// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "12/07/2023 17:27:53"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module bananachine (
	clk,
	reset,
	left,
	right,
	start,
	vga_clk,
	vga_h_sync,
	vga_v_sync,
	vga_sync,
	vga_blank,
	vga_red,
	vga_green,
	vga_blue);
input 	clk;
input 	reset;
input 	left;
input 	right;
input 	start;
output 	vga_clk;
output 	vga_h_sync;
output 	vga_v_sync;
output 	vga_sync;
output 	vga_blank;
output 	[7:0] vga_red;
output 	[7:0] vga_green;
output 	[7:0] vga_blue;

// Design Ports Information
// vga_clk	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_h_sync	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_v_sync	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_sync	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_blank	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_red[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_red[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_red[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_red[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_red[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_red[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_red[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_red[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_green[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_green[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_green[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_green[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_green[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_green[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_green[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_green[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_blue[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_blue[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_blue[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_blue[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_blue[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_blue[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_blue[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_blue[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// left	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// right	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a78~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a94~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a110~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a126~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a46~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a62~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a70~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a86~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a102~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a118~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a54~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a79~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a95~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a111~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a127~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a47~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a63~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a76~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a92~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a108~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a124~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a44~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a60~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a77~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a93~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a109~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a125~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a45~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a61~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a68~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a84~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a100~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a116~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a52~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a71~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a87~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a103~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a119~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a55~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a69~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a85~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a101~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a117~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a53~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a64~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a80~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a96~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a112~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a48~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a65~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a81~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a97~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a113~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a49~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a66~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a82~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a98~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a114~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a50~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a67~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a83~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a99~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a115~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a51~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a72~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a88~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a104~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a120~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a40~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a56~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a73~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a89~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a105~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a121~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a41~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a57~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a74~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a90~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a106~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a122~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a42~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a58~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a75~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a91~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a107~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a123~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a43~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a59~portadataout ;
wire \clk~input_o ;
wire \vga|bit_gen|control|clk_25MHz~_wirecell_combout ;
wire \reset~input_o ;
wire \vga|bit_gen|control|clk_25MHz~q ;
wire \clk~inputCLKENA0_outclk ;
wire \vga|bit_gen|control|Add1~1_sumout ;
wire \vga|bit_gen|control|Add1~62 ;
wire \vga|bit_gen|control|Add1~37_sumout ;
wire \vga|bit_gen|control|h_count[5]~1_combout ;
wire \vga|bit_gen|control|Add1~38 ;
wire \vga|bit_gen|control|Add1~41_sumout ;
wire \vga|bit_gen|control|Equal0~0_combout ;
wire \vga|bit_gen|control|Add1~42 ;
wire \vga|bit_gen|control|Add1~49_sumout ;
wire \vga|bit_gen|control|Add1~50 ;
wire \vga|bit_gen|control|Add1~53_sumout ;
wire \vga|bit_gen|control|Add1~54 ;
wire \vga|bit_gen|control|Add1~45_sumout ;
wire \vga|bit_gen|control|Equal0~2_combout ;
wire \vga|bit_gen|LessThan4~0_combout ;
wire \vga|bit_gen|control|Add1~46 ;
wire \vga|bit_gen|control|Add1~17_sumout ;
wire \vga|bit_gen|control|Add1~18 ;
wire \vga|bit_gen|control|Add1~21_sumout ;
wire \vga|bit_gen|control|Add1~22 ;
wire \vga|bit_gen|control|Add1~25_sumout ;
wire \vga|bit_gen|control|Add1~26 ;
wire \vga|bit_gen|control|Add1~29_sumout ;
wire \vga|bit_gen|control|Add1~30 ;
wire \vga|bit_gen|control|Add1~33_sumout ;
wire \vga|bit_gen|control|Add1~34 ;
wire \vga|bit_gen|control|Add1~13_sumout ;
wire \vga|bit_gen|sprite_p2|Equal1~0_combout ;
wire \vga|bit_gen|control|h_count[5]~0_combout ;
wire \vga|bit_gen|control|Add1~2 ;
wire \vga|bit_gen|control|Add1~9_sumout ;
wire \vga|bit_gen|control|Add1~10 ;
wire \vga|bit_gen|control|Add1~5_sumout ;
wire \vga|bit_gen|control|Add1~6 ;
wire \vga|bit_gen|control|Add1~57_sumout ;
wire \vga|bit_gen|control|Add1~58 ;
wire \vga|bit_gen|control|Add1~61_sumout ;
wire \vga|bit_gen|control|Equal2~0_combout ;
wire \vga|bit_gen|control|Equal3~0_combout ;
wire \vga|bit_gen|control|Equal0~1_combout ;
wire \vga|bit_gen|control|h_sync~1_combout ;
wire \vga|bit_gen|control|h_sync~0_combout ;
wire \vga|bit_gen|control|h_sync~q ;
wire \vga|bit_gen|vga_hsync~q ;
wire \vga|bit_gen|control|Add0~61_sumout ;
wire \vga|bit_gen|control|Equal1~0_combout ;
wire \vga|bit_gen|control|Equal5~0_combout ;
wire \vga|bit_gen|control|Equal1~1_combout ;
wire \vga|bit_gen|control|Equal1~2_combout ;
wire \vga|bit_gen|control|v_count[14]~0_combout ;
wire \vga|bit_gen|control|v_count[14]~1_combout ;
wire \vga|bit_gen|control|Add0~62 ;
wire \vga|bit_gen|control|Add0~9_sumout ;
wire \vga|bit_gen|control|Add0~10 ;
wire \vga|bit_gen|control|Add0~5_sumout ;
wire \vga|bit_gen|control|Add0~6 ;
wire \vga|bit_gen|control|Add0~57_sumout ;
wire \vga|bit_gen|control|Add0~58 ;
wire \vga|bit_gen|control|Add0~13_sumout ;
wire \vga|bit_gen|control|Add0~14 ;
wire \vga|bit_gen|control|Add0~53_sumout ;
wire \vga|bit_gen|control|Add0~54 ;
wire \vga|bit_gen|control|Add0~49_sumout ;
wire \vga|bit_gen|control|Add0~50 ;
wire \vga|bit_gen|control|Add0~45_sumout ;
wire \vga|bit_gen|control|Add0~46 ;
wire \vga|bit_gen|control|Add0~41_sumout ;
wire \vga|bit_gen|control|Add0~42 ;
wire \vga|bit_gen|control|Add0~21_sumout ;
wire \vga|bit_gen|control|Add0~22 ;
wire \vga|bit_gen|control|Add0~29_sumout ;
wire \vga|bit_gen|control|Add0~30 ;
wire \vga|bit_gen|control|Add0~33_sumout ;
wire \vga|bit_gen|control|Add0~34 ;
wire \vga|bit_gen|control|Add0~37_sumout ;
wire \vga|bit_gen|control|Add0~38 ;
wire \vga|bit_gen|control|Add0~25_sumout ;
wire \vga|bit_gen|control|Add0~26 ;
wire \vga|bit_gen|control|Add0~17_sumout ;
wire \vga|bit_gen|control|Add0~18 ;
wire \vga|bit_gen|control|Add0~1_sumout ;
wire \vga|bit_gen|control|Equal6~0_combout ;
wire \vga|bit_gen|control|Equal6~1_combout ;
wire \vga|bit_gen|control|Equal5~1_combout ;
wire \vga|bit_gen|control|Equal5~2_combout ;
wire \vga|bit_gen|control|v_sync~0_combout ;
wire \vga|bit_gen|control|v_sync~q ;
wire \vga|bit_gen|vga_vsync~q ;
wire \vga|bit_gen|control|v_bright~0_combout ;
wire \vga|bit_gen|control|v_bright~q ;
wire \vga|bit_gen|control|h_bright~0_combout ;
wire \vga|bit_gen|control|h_bright~q ;
wire \vga|bit_gen|control|blank_n~0_combout ;
wire \cpu|cont|state~6_combout ;
wire \cpu|cont|Decoder1~0_combout ;
wire \cpu|cont|state~0_combout ;
wire \cpu|cont|Decoder1~6_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[38]~feeder_combout ;
wire \cpu|cont|Decoder1~4_combout ;
wire \cpu|dp|mem_address~0_combout ;
wire \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0_combout ;
wire \~GND~combout ;
wire \vga_counter_i|counter~2_combout ;
wire \vga_counter_i|counter~1_combout ;
wire \vga_counter_i|counter~3_combout ;
wire \mux8_i|Mux13~0_combout ;
wire \mux8_i|Mux12~0_combout ;
wire \vga_counter_i|counter[2]~_wirecell_combout ;
wire \mux8_i|Mux8~0_combout ;
wire \mux8_i|Mux7~0_combout ;
wire \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0_combout ;
wire \cpu|cont|previous_state~0_combout ;
wire \cpu|cont|previous_state~1_combout ;
wire \cpu|cont|previous_state~3_combout ;
wire \cpu|cont|previous_state~2_combout ;
wire \cpu|cont|Selector4~0_combout ;
wire \cpu|cont|Decoder1~2_combout ;
wire \new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[26]~feeder_combout ;
wire \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0_combout ;
wire \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[30]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[12]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[28]~feeder_combout ;
wire \cpu|cont|pc_src[0]~1_combout ;
wire \cpu|cont|pc_src[0]~2_combout ;
wire \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0_combout ;
wire \cpu|cont|Selector4~2_combout ;
wire \cpu|cont|Selector8~2_combout ;
wire \cpu|cont|Selector8~7_combout ;
wire \cpu|cont|Selector8~3_combout ;
wire \cpu|cont|Selector8~8_combout ;
wire \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0_combout ;
wire \start~input_o ;
wire \left~input_o ;
wire \cpu|dp|button_mux|mux2_output[0]~8_combout ;
wire \right~input_o ;
wire \cpu|dp|reg_file|WideOr0~combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[10]~feeder_combout ;
wire \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[16]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[17]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[18]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[11]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[12]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[20]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[22]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[22]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[24]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[26]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[40]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a15 ;
wire \cpu|dp|reg_A_flopr|q~10_combout ;
wire \cpu|dp|data_to_mem_store[15]~10_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[28]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a9 ;
wire \cpu|dp|reg_B_flopr|q~12_combout ;
wire \cpu|cont|Selector8~0_combout ;
wire \cpu|cont|Selector8~1_combout ;
wire \cpu|cont|Selector4~1_combout ;
wire \cpu|cont|Selector8~4_combout ;
wire \cpu|cont|WideOr7~1_combout ;
wire \cpu|dp|alu_rf_i|Equal0~0_combout ;
wire \cpu|cont|Selector8~5_combout ;
wire \cpu|cont|Selector10~0_combout ;
wire \cpu|cont|Selector12~2_combout ;
wire \cpu|cont|state~5_combout ;
wire \cpu|cont|Selector10~2_combout ;
wire \cpu|cont|Selector8~6_combout ;
wire \cpu|cont|Selector12~0_combout ;
wire \cpu|cont|Selector12~1_combout ;
wire \cpu|cont|Selector10~1_combout ;
wire \cpu|cont|Selector9~1_combout ;
wire \cpu|cont|Selector9~2_combout ;
wire \cpu|cont|Selector10~5_combout ;
wire \cpu|cont|Selector10~4_combout ;
wire \cpu|cont|Selector11~1_combout ;
wire \cpu|cont|Selector12~3_combout ;
wire \cpu|dp|alu_rf_i|alu_out[2]~9_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[0]~6_combout ;
wire \cpu|dp|alu_rf_i|Selector7~3_combout ;
wire \cpu|dp|alu_rf_i|Add5~77_sumout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a10 ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[30]~feeder_combout ;
wire \cpu|dp|reg_B_flopr|q~13_combout ;
wire \cpu|dp|pc_counter_i|Add0~42 ;
wire \cpu|dp|pc_counter_i|Add0~46 ;
wire \cpu|dp|pc_counter_i|Add0~50 ;
wire \cpu|dp|pc_counter_i|Add0~53_sumout ;
wire \cpu|dp|alu_rf_i|Add5~82 ;
wire \cpu|dp|alu_rf_i|Add5~85_sumout ;
wire \cpu|dp|alu_rf_i|Add5~46 ;
wire \cpu|dp|alu_rf_i|Add5~50 ;
wire \cpu|dp|alu_rf_i|Add5~53_sumout ;
wire \cpu|cont|Selector12~4_combout ;
wire \cpu|cont|Selector9~0_combout ;
wire \cpu|cont|Selector10~7_combout ;
wire \cpu|dp|alu_rf_i|Selector7~0_combout ;
wire \cpu|dp|alu_rf_i|alu_out[9]~105_combout ;
wire \cpu|dp|alu_rf_i|alu_out[9]~113_combout ;
wire \cpu|dp|alu_rf_i|alu_out[2]~10_combout ;
wire \cpu|dp|alu_rf_i|alu_out[2]~60_combout ;
wire \cpu|dp|alu_rf_i|alu_out[2]~27_combout ;
wire \cpu|dp|alu_rf_i|alu_out[14]~28_combout ;
wire \cpu|dp|alu_rf_i|alu_out[9]~117_combout ;
wire \cpu|dp|alu_rf_i|alu_out[2]~53_combout ;
wire \cpu|dp|alu_rf_i|alu_out~114_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[10]~11_combout ;
wire \cpu|cont|WideOr7~0_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[10]~6_combout ;
wire \cpu|dp|alu_rf_i|alu_out[2]~11_combout ;
wire \cpu|cont|Selector10~6_combout ;
wire \cpu|cont|Selector10~3_combout ;
wire \cpu|dp|alu_rf_i|alu_out[9]~107_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[2]~2_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[8]~8_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[9]~9_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[1]~1_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[7]~10_combout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~5_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[1]~4_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[0]~11_combout ;
wire \cpu|dp|alu_rf_i|Add5~14 ;
wire \cpu|dp|alu_rf_i|Add5~18 ;
wire \cpu|dp|alu_rf_i|Add5~21_sumout ;
wire \cpu|dp|alu_B_mux|mux2_output[4]~14_combout ;
wire \cpu|cont|Selector6~0_combout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~10_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[20]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a5 ;
wire \cpu|dp|reg_B_flopr|q~8_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[34]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a12 ;
wire \cpu|dp|reg_B_flopr|q~15_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[12]~7_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[32]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a11 ;
wire \cpu|dp|reg_B_flopr|q~14_combout ;
wire \cpu|dp|pc_counter_i|Add0~54 ;
wire \cpu|dp|pc_counter_i|Add0~57_sumout ;
wire \cpu|dp|alu_rf_i|Add5~86 ;
wire \cpu|dp|alu_rf_i|Add5~89_sumout ;
wire \cpu|dp|alu_rf_i|Add5~54 ;
wire \cpu|dp|alu_rf_i|Add5~57_sumout ;
wire \cpu|dp|alu_rf_i|alu_out[9]~106_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[11]~3_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[11]~7_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[3]~0_combout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~2_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[6]~1_combout ;
wire \cpu|dp|alu_rf_i|alu_out[2]~64_combout ;
wire \cpu|dp|pc_counter_i|Add0~14 ;
wire \cpu|dp|pc_counter_i|Add0~18 ;
wire \cpu|dp|pc_counter_i|Add0~22 ;
wire \cpu|dp|pc_counter_i|Add0~25_sumout ;
wire \cpu|dp|alu_rf_i|Add5~22 ;
wire \cpu|dp|alu_rf_i|Add5~25_sumout ;
wire \cpu|dp|alu_rf_i|always0~0_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[36]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a13 ;
wire \cpu|dp|reg_B_flopr|q~2_combout ;
wire \cpu|dp|alu_rf_i|always0~8_combout ;
wire \cpu|dp|alu_rf_i|always0~9_combout ;
wire \cpu|dp|alu_rf_i|alu_out[2]~13_combout ;
wire \cpu|dp|alu_rf_i|alu_out[14]~14_combout ;
wire \cpu|dp|alu_rf_i|alu_out[14]~17_combout ;
wire \cpu|dp|alu_rf_i|alu_out[2]~58_combout ;
wire \cpu|dp|alu_rf_i|alu_out[2]~12_combout ;
wire \cpu|dp|alu_rf_i|alu_out[2]~57_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[3]~2_combout ;
wire \cpu|dp|alu_rf_i|alu_out~20_combout ;
wire \cpu|dp|alu_rf_i|alu_out[2]~16_combout ;
wire \cpu|dp|alu_rf_i|Add0~66_cout ;
wire \cpu|dp|alu_rf_i|Add0~14 ;
wire \cpu|dp|alu_rf_i|Add0~18 ;
wire \cpu|dp|alu_rf_i|Add0~22 ;
wire \cpu|dp|alu_rf_i|Add0~25_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~72_combout ;
wire \cpu|dp|alu_rf_i|alu_out~73_combout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~3_combout ;
wire \cpu|dp|alu_rf_i|alu_out[2]~65_combout ;
wire \cpu|dp|alu_rf_i|Add3~58 ;
wire \cpu|dp|alu_rf_i|Add3~62 ;
wire \cpu|dp|alu_rf_i|Add3~38 ;
wire \cpu|dp|alu_rf_i|Add3~41_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~74_combout ;
wire \cpu|dp|alu_rf_i|alu_out[2]~61_combout ;
wire \cpu|dp|alu_rf_i|alu_out~75_combout ;
wire \cpu|dp|alu_rf_i|alu_out[2]~37_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[15]~10_combout ;
wire \cpu|dp|alu_rf_i|alu_out[2]~36_combout ;
wire \cpu|dp|alu_rf_i|f_flag~0_combout ;
wire \cpu|dp|alu_rf_i|alu_out[2]~38_combout ;
wire \cpu|dp|pc_flopenr|q~7_combout ;
wire \cpu|cont|Decoder1~3_combout ;
wire \cpu|dp|pc_flopenr|q[3]~1_combout ;
wire \cpu|dp|alu_rf_i|Add5~26 ;
wire \cpu|dp|alu_rf_i|Add5~29_sumout ;
wire \cpu|dp|alu_rf_i|Add3~42 ;
wire \cpu|dp|alu_rf_i|Add3~45_sumout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~11_combout ;
wire \cpu|dp|alu_rf_i|alu_out[4]~79_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[4]~3_combout ;
wire \cpu|dp|alu_rf_i|alu_out[4]~83_combout ;
wire \cpu|dp|alu_rf_i|alu_out~86_combout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~12_combout ;
wire \cpu|dp|alu_rf_i|alu_out[14]~25_combout ;
wire \cpu|dp|alu_rf_i|alu_out[4]~78_combout ;
wire \cpu|dp|alu_rf_i|alu_out[4]~77_combout ;
wire \cpu|dp|alu_rf_i|alu_out~2_combout ;
wire \cpu|dp|alu_rf_i|alu_out~84_combout ;
wire \cpu|dp|alu_rf_i|alu_out[4]~81_combout ;
wire \cpu|dp|alu_rf_i|alu_out[4]~80_combout ;
wire \cpu|dp|alu_rf_i|alu_out~82_combout ;
wire \cpu|dp|alu_rf_i|Add0~26 ;
wire \cpu|dp|alu_rf_i|Add0~29_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~85_combout ;
wire \cpu|dp|alu_rf_i|alu_out~87_combout ;
wire \cpu|dp|alu_rf_i|alu_out~88_combout ;
wire \cpu|dp|pc_counter_i|Add0~26 ;
wire \cpu|dp|pc_counter_i|Add0~29_sumout ;
wire \cpu|dp|pc_flopenr|q~8_combout ;
wire \cpu|dp|alu_rf_i|Add5~30 ;
wire \cpu|dp|alu_rf_i|Add5~33_sumout ;
wire \cpu|dp|alu_rf_i|Add3~46 ;
wire \cpu|dp|alu_rf_i|Add3~49_sumout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~7_combout ;
wire \cpu|dp|alu_rf_i|alu_out~91_combout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~9_combout ;
wire \cpu|dp|alu_rf_i|alu_out~89_combout ;
wire \cpu|dp|alu_rf_i|alu_out~0_combout ;
wire \cpu|dp|alu_rf_i|Add0~30 ;
wire \cpu|dp|alu_rf_i|Add0~33_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~90_combout ;
wire \cpu|dp|alu_rf_i|alu_out~92_combout ;
wire \cpu|dp|alu_rf_i|alu_out~93_combout ;
wire \cpu|dp|pc_counter_i|Add0~30 ;
wire \cpu|dp|pc_counter_i|Add0~33_sumout ;
wire \cpu|dp|pc_flopenr|q~9_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[5]~0_combout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~1_combout ;
wire \cpu|dp|alu_rf_i|alu_out[9]~108_combout ;
wire \cpu|dp|alu_rf_i|alu_out[9]~109_combout ;
wire \cpu|dp|alu_rf_i|alu_out~123_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[9]~5_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[8]~4_combout ;
wire \cpu|dp|alu_rf_i|Add0~34 ;
wire \cpu|dp|alu_rf_i|Add0~38 ;
wire \cpu|dp|alu_rf_i|Add0~42 ;
wire \cpu|dp|alu_rf_i|Add0~46 ;
wire \cpu|dp|alu_rf_i|Add0~50 ;
wire \cpu|dp|alu_rf_i|Add0~54 ;
wire \cpu|dp|alu_rf_i|Add0~57_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~124_combout ;
wire \cpu|dp|alu_rf_i|alu_out~125_combout ;
wire \cpu|dp|alu_rf_i|Add3~50 ;
wire \cpu|dp|alu_rf_i|Add3~18 ;
wire \cpu|dp|alu_rf_i|Add3~22 ;
wire \cpu|dp|alu_rf_i|Add3~26 ;
wire \cpu|dp|alu_rf_i|Add3~30 ;
wire \cpu|dp|alu_rf_i|Add3~34 ;
wire \cpu|dp|alu_rf_i|Add3~53_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~126_combout ;
wire \cpu|dp|alu_rf_i|alu_out~127_combout ;
wire \cpu|dp|pc_flopenr|q~15_combout ;
wire \cpu|dp|alu_rf_i|Add3~54 ;
wire \cpu|dp|alu_rf_i|Add3~1_sumout ;
wire \cpu|dp|alu_rf_i|alu_out[14]~19_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[12]~12_combout ;
wire \cpu|dp|alu_rf_i|alu_out[14]~15_combout ;
wire \cpu|dp|alu_rf_i|alu_out~133_combout ;
wire \cpu|dp|alu_rf_i|alu_out[14]~24_combout ;
wire \cpu|dp|alu_rf_i|alu_out[14]~31_combout ;
wire \cpu|dp|alu_rf_i|alu_out[14]~30_combout ;
wire \cpu|dp|alu_rf_i|alu_out~128_combout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~13_combout ;
wire \cpu|dp|alu_rf_i|alu_out~129_combout ;
wire \cpu|dp|alu_rf_i|Add5~90 ;
wire \cpu|dp|alu_rf_i|Add5~93_sumout ;
wire \cpu|dp|alu_rf_i|Add5~58 ;
wire \cpu|dp|alu_rf_i|Add5~61_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~130_combout ;
wire \cpu|dp|alu_rf_i|alu_out[14]~29_combout ;
wire \cpu|dp|alu_rf_i|alu_out~5_combout ;
wire \cpu|dp|alu_rf_i|alu_out~131_combout ;
wire \cpu|dp|alu_rf_i|alu_out~18_combout ;
wire \cpu|dp|alu_rf_i|Add0~58 ;
wire \cpu|dp|alu_rf_i|Add0~61_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~132_combout ;
wire \cpu|dp|alu_rf_i|alu_out~134_combout ;
wire \cpu|dp|pc_counter_i|Add0~58 ;
wire \cpu|dp|pc_counter_i|Add0~61_sumout ;
wire \cpu|dp|pc_flopenr|q~16_combout ;
wire \cpu|dp|mem_address[12]~17_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout ;
wire \cpu|dp|button_mux|mux2_output[5]~7_combout ;
wire \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[0]~0_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[5]~15_combout ;
wire \cpu|dp|alu_rf_i|always0~1_combout ;
wire \cpu|dp|alu_rf_i|always0~2_combout ;
wire \cpu|dp|alu_rf_i|always0~3_combout ;
wire \cpu|dp|alu_rf_i|alu_out[2]~54_combout ;
wire \cpu|dp|alu_rf_i|alu_out[2]~55_combout ;
wire \cpu|dp|alu_rf_i|Add3~37_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~70_combout ;
wire \cpu|dp|alu_rf_i|Add0~21_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~68_combout ;
wire \cpu|dp|alu_rf_i|alu_out~69_combout ;
wire \cpu|dp|alu_rf_i|alu_out~71_combout ;
wire \cpu|dp|pc_counter_i|Add0~21_sumout ;
wire \cpu|dp|pc_flopenr|q~6_combout ;
wire \cpu|dp|alu_A_mux|mux2_output[2]~5_combout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~6_combout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~4_combout ;
wire \cpu|dp|alu_rf_i|alu_out~118_combout ;
wire \cpu|dp|alu_rf_i|Add0~53_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~119_combout ;
wire \cpu|dp|alu_rf_i|alu_out~120_combout ;
wire \cpu|dp|alu_rf_i|Add3~33_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~121_combout ;
wire \cpu|dp|alu_rf_i|alu_out~122_combout ;
wire \cpu|dp|pc_flopenr|q~14_combout ;
wire \cpu|dp|mem_address[10]~15_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout ;
wire \cpu|dp|button_mux|mux2_output[6]~1_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[6]~12_combout ;
wire \cpu|dp|alu_rf_i|Add3~17_sumout ;
wire \cpu|dp|alu_rf_i|Add5~34 ;
wire \cpu|dp|alu_rf_i|Add5~37_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~96_combout ;
wire \cpu|dp|alu_rf_i|alu_out~94_combout ;
wire \cpu|dp|alu_rf_i|alu_out~1_combout ;
wire \cpu|dp|alu_rf_i|Add0~37_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~95_combout ;
wire \cpu|dp|alu_rf_i|alu_out~97_combout ;
wire \cpu|dp|alu_rf_i|alu_out~98_combout ;
wire \cpu|dp|pc_counter_i|Add0~34 ;
wire \cpu|dp|pc_counter_i|Add0~37_sumout ;
wire \cpu|dp|pc_flopenr|q~10_combout ;
wire \cpu|dp|pc_counter_i|Add0~38 ;
wire \cpu|dp|pc_counter_i|Add0~41_sumout ;
wire \cpu|dp|pc_flopenr|q~11_combout ;
wire \cpu|dp|alu_rf_i|Add5~38 ;
wire \cpu|dp|alu_rf_i|Add5~42 ;
wire \cpu|dp|alu_rf_i|Add5~45_sumout ;
wire \cpu|dp|alu_rf_i|Add3~25_sumout ;
wire \cpu|dp|alu_rf_i|Selector7~1_combout ;
wire \cpu|cont|Selector10~8_combout ;
wire \cpu|dp|alu_rf_i|Selector7~12_combout ;
wire \cpu|dp|alu_rf_i|alu_out~104_combout ;
wire \cpu|dp|alu_rf_i|Selector7~4_combout ;
wire \cpu|dp|alu_rf_i|Add0~45_sumout ;
wire \cpu|dp|alu_rf_i|Selector7~8_combout ;
wire \cpu|dp|alu_rf_i|Selector7~2_combout ;
wire \cpu|dp|pc_counter_i|Add0~45_sumout ;
wire \cpu|dp|pc_flopenr|q~12_combout ;
wire \cpu|dp|alu_rf_i|Add5~78 ;
wire \cpu|dp|alu_rf_i|Add5~81_sumout ;
wire \cpu|dp|alu_rf_i|Add5~49_sumout ;
wire \cpu|dp|alu_rf_i|Add3~29_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~115_combout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~8_combout ;
wire \cpu|dp|alu_rf_i|alu_out~110_combout ;
wire \cpu|dp|alu_rf_i|Add0~49_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~111_combout ;
wire \cpu|dp|alu_rf_i|alu_out~112_combout ;
wire \cpu|dp|alu_rf_i|alu_out~116_combout ;
wire \cpu|dp|pc_counter_i|Add0~49_sumout ;
wire \cpu|dp|pc_flopenr|q~13_combout ;
wire \cpu|dp|mem_address[9]~14_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a95~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a79~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a127~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a111~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0_combout ;
wire \cpu|cont|Decoder1~5_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[38]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a14 ;
wire \cpu|dp|reg_A_flopr|q~11_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[14]~9_combout ;
wire \cpu|dp|pc_counter_i|Add0~62 ;
wire \cpu|dp|pc_counter_i|Add0~9_sumout ;
wire \cpu|dp|alu_B_mux|mux2_output[13]~8_combout ;
wire \cpu|dp|alu_rf_i|Add3~2 ;
wire \cpu|dp|alu_rf_i|Add3~5_sumout ;
wire \cpu|dp|alu_A_mux|mux2_output[13]~13_combout ;
wire \cpu|dp|alu_rf_i|alu_out~48_combout ;
wire \cpu|dp|alu_rf_i|alu_out~49_combout ;
wire \cpu|dp|alu_rf_i|alu_out~50_combout ;
wire \cpu|dp|alu_rf_i|Add5~94 ;
wire \cpu|dp|alu_rf_i|Add5~73_sumout ;
wire \cpu|dp|alu_rf_i|Add5~62 ;
wire \cpu|dp|alu_rf_i|Add5~9_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~51_combout ;
wire \cpu|dp|alu_rf_i|alu_out~6_combout ;
wire \cpu|dp|alu_rf_i|alu_out~46_combout ;
wire \cpu|dp|alu_rf_i|Add0~62 ;
wire \cpu|dp|alu_rf_i|Add0~9_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~47_combout ;
wire \cpu|dp|alu_rf_i|alu_out~52_combout ;
wire \cpu|dp|pc_flopenr|q~3_combout ;
wire \cpu|dp|alu_rf_i|Add3~6 ;
wire \cpu|dp|alu_rf_i|Add3~9_sumout ;
wire \cpu|dp|alu_A_mux|mux2_output[14]~14_combout ;
wire \cpu|dp|alu_rf_i|alu_out~41_combout ;
wire \cpu|dp|alu_rf_i|alu_out~39_combout ;
wire \cpu|dp|alu_rf_i|alu_out~7_combout ;
wire \cpu|dp|alu_rf_i|Add0~10 ;
wire \cpu|dp|alu_rf_i|Add0~5_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~40_combout ;
wire \cpu|dp|alu_rf_i|alu_out~42_combout ;
wire \cpu|dp|alu_rf_i|alu_out~43_combout ;
wire \cpu|dp|alu_rf_i|Add5~74 ;
wire \cpu|dp|alu_rf_i|Add5~69_sumout ;
wire \cpu|dp|alu_rf_i|Add5~10 ;
wire \cpu|dp|alu_rf_i|Add5~5_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~44_combout ;
wire \cpu|dp|alu_rf_i|alu_out~45_combout ;
wire \cpu|dp|pc_counter_i|Add0~10 ;
wire \cpu|dp|pc_counter_i|Add0~5_sumout ;
wire \cpu|dp|pc_flopenr|q~2_combout ;
wire \cpu|dp|alu_rf_i|Add3~10 ;
wire \cpu|dp|alu_rf_i|Add3~13_sumout ;
wire \cpu|dp|alu_A_mux|mux2_output[15]~15_combout ;
wire \cpu|dp|alu_rf_i|alu_out~23_combout ;
wire \cpu|dp|alu_rf_i|alu_out~21_combout ;
wire \cpu|dp|alu_rf_i|alu_out~8_combout ;
wire \cpu|dp|alu_rf_i|Add0~6 ;
wire \cpu|dp|alu_rf_i|Add0~1_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~22_combout ;
wire \cpu|dp|alu_rf_i|alu_out~32_combout ;
wire \cpu|dp|alu_rf_i|alu_out~33_combout ;
wire \cpu|dp|alu_rf_i|Add5~70 ;
wire \cpu|dp|alu_rf_i|Add5~65_sumout ;
wire \cpu|dp|alu_rf_i|Add5~6 ;
wire \cpu|dp|alu_rf_i|Add5~1_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~34_combout ;
wire \cpu|dp|alu_rf_i|alu_out~35_combout ;
wire \cpu|dp|pc_flopenr|q~0_combout ;
wire \cpu|dp|pc_counter_i|Add0~6 ;
wire \cpu|dp|pc_counter_i|Add0~1_sumout ;
wire \cpu|dp|reg_write_src_mux|Mux0~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux0~1_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a13 ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[36]~feeder_combout ;
wire \cpu|dp|reg_A_flopr|q~9_combout ;
wire \cpu|dp|data_to_mem_store[13]~9_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux2~0_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a125~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a109~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a93~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux2~1_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a8 ;
wire \cpu|dp|reg_B_flopr|q~11_combout ;
wire \cpu|dp|mem_address[8]~13_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux6~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux6~1_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a7 ;
wire \cpu|dp|reg_B_flopr|q~10_combout ;
wire \cpu|dp|mem_address[7]~12_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout ;
wire \cpu|dp|instruction_reg_i|B_index_flopr|q~2_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a6 ;
wire \cpu|dp|reg_B_flopr|q~9_combout ;
wire \cpu|dp|mem_address[6]~11_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux7~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux7~1_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a6 ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[21]~feeder_combout ;
wire \cpu|dp|reg_A_flopr|q~2_combout ;
wire \cpu|dp|data_to_mem_store[6]~2_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux9~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux9~1_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a5 ;
wire \cpu|dp|reg_A_flopr|q~1_combout ;
wire \cpu|dp|data_to_mem_store[5]~1_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux10~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux10~1_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a1 ;
wire \cpu|dp|reg_A_flopr|q~15_combout ;
wire \cpu|dp|data_to_mem_store[1]~15_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout ;
wire \cpu|dp|button_mux|mux2_output[1]~10_combout ;
wire \cpu|dp|instruction_reg_i|B_index_flopr|q~1_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a4 ;
wire \cpu|dp|reg_B_flopr|q~7_combout ;
wire \cpu|dp|mem_address[4]~9_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux11~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux11~1_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a3 ;
wire \cpu|dp|reg_A_flopr|q~12_combout ;
wire \cpu|dp|data_to_mem_store[3]~12_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux12~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux12~1_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a2 ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[14]~feeder_combout ;
wire \cpu|dp|reg_A_flopr|q~13_combout ;
wire \cpu|dp|data_to_mem_store[2]~13_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux13~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux13~1_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \cpu|dp|reg_A_flopr|q~14_combout ;
wire \cpu|dp|data_to_mem_store[0]~14_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout ;
wire \cpu|dp|button_mux|mux2_output[0]~9_combout ;
wire \cpu|dp|instruction_reg_i|B_index_flopr|q~0_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a2 ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[13]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[14]~feeder_combout ;
wire \cpu|dp|reg_B_flopr|q~5_combout ;
wire \cpu|dp|mem_address[2]~7_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux3~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux3~1_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a12 ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[34]~feeder_combout ;
wire \cpu|dp|reg_A_flopr|q~8_combout ;
wire \cpu|dp|data_to_mem_store[12]~8_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout ;
wire \cpu|dp|button_mux|mux2_output[12]~3_combout ;
wire \cpu|cont|Selector11~0_combout ;
wire \cpu|dp|alu_rf_i|alu_out[2]~26_combout ;
wire \cpu|dp|alu_rf_i|alu_out[2]~76_combout ;
wire \cpu|dp|alu_rf_i|Add3~21_sumout ;
wire \cpu|dp|alu_rf_i|Add5~41_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~101_combout ;
wire \cpu|dp|alu_rf_i|alu_out~4_combout ;
wire \cpu|dp|alu_rf_i|alu_out~99_combout ;
wire \cpu|dp|alu_rf_i|Add0~41_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~100_combout ;
wire \cpu|dp|alu_rf_i|alu_out~102_combout ;
wire \cpu|dp|alu_rf_i|alu_out~103_combout ;
wire \cpu|dp|reg_write_src_mux|Mux8~0_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux8~1_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[24]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a7 ;
wire \cpu|dp|reg_A_flopr|q~3_combout ;
wire \cpu|dp|data_to_mem_store[7]~3_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout ;
wire \cpu|dp|button_mux|mux2_output[7]~6_combout ;
wire \cpu|dp|alu_B_mux|mux2_output[7]~13_combout ;
wire \cpu|dp|alu_rf_i|alu_out[2]~62_combout ;
wire \cpu|dp|alu_rf_i|alu_out~63_combout ;
wire \cpu|dp|alu_rf_i|Add5~17_sumout ;
wire \cpu|dp|alu_rf_i|Add3~61_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~66_combout ;
wire \cpu|dp|alu_rf_i|Add0~17_sumout ;
wire \cpu|dp|alu_rf_i|alu_out~56_combout ;
wire \cpu|dp|alu_rf_i|alu_out~59_combout ;
wire \cpu|dp|alu_rf_i|alu_out~67_combout ;
wire \cpu|dp|pc_flopenr|q~5_combout ;
wire \cpu|dp|pc_counter_i|Add0~17_sumout ;
wire \cpu|dp|button_mux|mux2_output[1]~14_combout ;
wire \cpu|dp|button_mux|mux2_output[0]~12_combout ;
wire \cpu|dp|button_mux|mux2_output[1]~15_combout ;
wire \cpu|dp|reg_write_src_mux|Mux14~0_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a9 ;
wire \cpu|dp|reg_A_flopr|q~5_combout ;
wire \cpu|dp|data_to_mem_store[9]~5_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout ;
wire \cpu|dp|instruction_reg_i|A_index_flopr|q~8_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a1 ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[11]~feeder_combout ;
wire \cpu|dp|reg_B_flopr|q~4_combout ;
wire \cpu|dp|mem_address[1]~6_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux5~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux5~1_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a10 ;
wire \cpu|dp|reg_A_flopr|q~6_combout ;
wire \cpu|dp|data_to_mem_store[10]~6_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout ;
wire \cpu|dp|instruction_reg_i|A_index_flopr|q~4_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[6]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[8]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[4]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[2]~feeder_combout ;
wire \cpu|dp|reg_file|RAM~2_combout ;
wire \cpu|dp|reg_file|RAM~3_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[18]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a4 ;
wire \cpu|dp|reg_A_flopr|q~0_combout ;
wire \cpu|dp|data_to_mem_store[4]~0_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout ;
wire \cpu|dp|button_mux|mux2_output[4]~5_combout ;
wire \cpu|cont|Selector13~1_combout ;
wire \cpu|cont|Selector13~0_combout ;
wire \cpu|cont|Selector13~2_combout ;
wire \cpu|cont|Selector13~3_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a8 ;
wire \cpu|dp|reg_A_flopr|q~4_combout ;
wire \cpu|dp|data_to_mem_store[8]~4_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout ;
wire \cpu|dp|instruction_reg_i|A_index_flopr|q~12_combout ;
wire \cpu|dp|alu_rf_i|Decoder0~0_combout ;
wire \cpu|dp|alu_rf_i|Decoder0~1_combout ;
wire \cpu|dp|alu_rf_i|LessThan1~0_combout ;
wire \cpu|dp|alu_rf_i|alu_out~3_combout ;
wire \cpu|dp|alu_rf_i|LessThan1~1_combout ;
wire \cpu|dp|alu_rf_i|LessThan1~2_combout ;
wire \cpu|dp|alu_rf_i|LessThan1~3_combout ;
wire \cpu|dp|alu_rf_i|LessThan1~4_combout ;
wire \cpu|dp|alu_rf_i|LessThan1~5_combout ;
wire \cpu|dp|alu_rf_i|LessThan1~6_combout ;
wire \cpu|dp|alu_rf_i|LessThan1~7_combout ;
wire \cpu|dp|alu_rf_i|n_flag~0_combout ;
wire \cpu|dp|alu_rf_i|n_flag~q ;
wire \cpu|dp|alu_rf_i|l_flag~0_combout ;
wire \cpu|dp|alu_rf_i|l_flag~q ;
wire \cpu|cont|Mux0~1_combout ;
wire \cpu|dp|alu_rf_i|Equal0~1_combout ;
wire \cpu|dp|alu_rf_i|Equal0~2_combout ;
wire \cpu|dp|alu_rf_i|Equal0~3_combout ;
wire \cpu|dp|alu_rf_i|c_flag~0_combout ;
wire \cpu|dp|alu_rf_i|c_flag~1_combout ;
wire \cpu|dp|alu_rf_i|Add3~57_sumout ;
wire \cpu|dp|alu_rf_i|c_flag~4_combout ;
wire \cpu|dp|alu_rf_i|c_flag~6_combout ;
wire \cpu|dp|alu_rf_i|ShiftLeft0~0_combout ;
wire \cpu|dp|alu_rf_i|always0~4_combout ;
wire \cpu|dp|alu_rf_i|always0~6_combout ;
wire \cpu|dp|alu_rf_i|always0~5_combout ;
wire \cpu|dp|alu_rf_i|always0~7_combout ;
wire \cpu|dp|alu_rf_i|c_flag~2_combout ;
wire \cpu|dp|alu_rf_i|c_flag~3_combout ;
wire \cpu|dp|alu_rf_i|c_flag~5_combout ;
wire \cpu|dp|alu_rf_i|c_flag~7_combout ;
wire \cpu|dp|alu_rf_i|f_flag~1_combout ;
wire \cpu|dp|alu_rf_i|c_flag~q ;
wire \cpu|dp|alu_rf_i|Equal1~0_combout ;
wire \cpu|dp|alu_rf_i|Equal1~1_combout ;
wire \cpu|dp|alu_rf_i|Equal1~2_combout ;
wire \cpu|dp|alu_rf_i|Equal1~3_combout ;
wire \cpu|dp|alu_rf_i|Equal1~4_combout ;
wire \cpu|dp|alu_rf_i|Equal1~5_combout ;
wire \cpu|dp|alu_rf_i|Equal1~6_combout ;
wire \cpu|dp|alu_rf_i|z_flag~0_combout ;
wire \cpu|dp|alu_rf_i|z_flag~q ;
wire \cpu|cont|Mux0~0_combout ;
wire \cpu|cont|Mux0~3_combout ;
wire \cpu|dp|alu_rf_i|f_flag~2_combout ;
wire \cpu|dp|alu_rf_i|f_flag~q ;
wire \cpu|cont|Mux0~2_combout ;
wire \cpu|cont|Mux0~4_combout ;
wire \cpu|cont|pc_src[1]~0_combout ;
wire \cpu|dp|alu_rf_i|Selector15~2_combout ;
wire \cpu|dp|alu_rf_i|Selector15~3_combout ;
wire \cpu|dp|alu_rf_i|Selector15~4_combout ;
wire \cpu|dp|alu_rf_i|Add5~13_sumout ;
wire \cpu|dp|alu_rf_i|Selector15~7_combout ;
wire \cpu|dp|alu_rf_i|Selector15~6_combout ;
wire \cpu|dp|alu_rf_i|Selector15~5_combout ;
wire \cpu|dp|alu_rf_i|Selector15~8_combout ;
wire \cpu|dp|alu_rf_i|Selector15~0_combout ;
wire \cpu|dp|alu_rf_i|Add0~13_sumout ;
wire \cpu|dp|alu_rf_i|Selector15~1_combout ;
wire \cpu|dp|alu_rf_i|Selector15~9_combout ;
wire \cpu|dp|pc_flopenr|q~4_combout ;
wire \cpu|dp|pc_counter_i|Add0~13_sumout ;
wire \cpu|dp|button_mux|mux2_output[0]~11_combout ;
wire \cpu|dp|button_mux|mux2_output[0]~13_combout ;
wire \cpu|dp|reg_write_src_mux|Mux15~0_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[10]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \cpu|dp|reg_B_flopr|q~3_combout ;
wire \cpu|dp|mem_address[0]~5_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux4~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux4~1_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[31]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0_bypass[32]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a11 ;
wire \cpu|dp|reg_A_flopr|q~7_combout ;
wire \cpu|dp|data_to_mem_store[11]~7_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout ;
wire \cpu|dp|instruction_reg_i|A_index_flopr|q~0_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[0]~feeder_combout ;
wire \cpu|dp|reg_file|RAM~0_combout ;
wire \cpu|dp|reg_file|RAM~1_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[16]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a3 ;
wire \cpu|dp|reg_B_flopr|q~6_combout ;
wire \cpu|dp|mem_address[3]~8_combout ;
wire \cpu|dp|button_inputs|q[7]~feeder_combout ;
wire \cpu|dp|Equal0~2_combout ;
wire \cpu|dp|Equal0~3_combout ;
wire \cpu|dp|data_to_mem_store[14]~11_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a126~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a78~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a110~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux1~0_combout ;
wire \cpu|dp|reg_write_src_mux|Mux1~1_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a14 ;
wire \cpu|dp|reg_B_flopr|q~1_combout ;
wire \cpu|dp|mem_address[14]~3_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0 ;
wire \new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout ;
wire \cpu|dp|instruction_reg_i|B_index_flopr|q~6_combout ;
wire \cpu|dp|instruction_reg_i|B_index_flopr|q[2]~feeder_combout ;
wire \cpu|dp|reg_file|WideOr1~combout ;
wire \cpu|dp|reg_file|RAM_rtl_1_bypass[40]~feeder_combout ;
wire \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a15 ;
wire \cpu|dp|reg_B_flopr|q~0_combout ;
wire \cpu|dp|mem_address[15]~2_combout ;
wire \cpu|dp|button_mux|mux2_output[15]~2_combout ;
wire \cpu|cont|state~1_combout ;
wire \cpu|cont|state~3_combout ;
wire \cpu|cont|state~2_combout ;
wire \cpu|cont|state~4_combout ;
wire \cpu|cont|Decoder1~1_combout ;
wire \cpu|cont|state~7_combout ;
wire \cpu|dp|mem_address[5]~10_combout ;
wire \cpu|dp|Equal0~1_combout ;
wire \cpu|dp|button_mux|mux2_output[13]~4_combout ;
wire \cpu|cont|next_state[7]~0_combout ;
wire \cpu|cont|next_state[7]~1_combout ;
wire \cpu|cont|state~10_combout ;
wire \cpu|cont|state~11_combout ;
wire \cpu|dp|mem_address~1_combout ;
wire \cpu|dp|mem_address[11]~16_combout ;
wire \cpu|dp|Equal0~0_combout ;
wire \cpu|dp|button_mux|mux2_output[14]~0_combout ;
wire \cpu|cont|Selector0~0_combout ;
wire \cpu|cont|Selector0~1_combout ;
wire \cpu|cont|Selector0~2_combout ;
wire \cpu|cont|state~8_combout ;
wire \cpu|cont|state~9_combout ;
wire \cpu|dp|mem_address[13]~4_combout ;
wire \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \vga_counter_i|p1x[0]~0_combout ;
wire \vga|bit_gen|sprite_p2|state~25_combout ;
wire \vga|bit_gen|sprite_m|state.REG_POS~q ;
wire \vga|bit_gen|sprite_m|spry_r[15]~0_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \vga_counter_i|p1x[1]~feeder_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \vga|bit_gen|sprite_p1|Add0~30_cout ;
wire \vga|bit_gen|sprite_p1|Add0~31 ;
wire \vga|bit_gen|sprite_p1|Add0~2 ;
wire \vga|bit_gen|sprite_p1|Add0~3 ;
wire \vga|bit_gen|sprite_p1|Add0~26 ;
wire \vga|bit_gen|sprite_p1|Add0~27 ;
wire \vga|bit_gen|sprite_p1|Add0~22 ;
wire \vga|bit_gen|sprite_p1|Add0~23 ;
wire \vga|bit_gen|sprite_p1|Add0~33_sumout ;
wire \vga|bit_gen|sprite_p1|Add0~21_sumout ;
wire \vga|bit_gen|sprite_p1|Add0~25_sumout ;
wire \vga|bit_gen|sprite_p1|Add2~22 ;
wire \vga|bit_gen|sprite_p1|Add2~18 ;
wire \vga|bit_gen|sprite_p1|Add2~25_sumout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \vga_counter_i|p1y[6]~0_combout ;
wire \vga|bit_gen|sprite_p1|spry_r[12]~feeder_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \vga_counter_i|p1y[10]~feeder_combout ;
wire \vga|bit_gen|sprite_p1|spry_r[10]~feeder_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \vga|bit_gen|sprite_p1|spry_r[9]~feeder_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \vga|bit_gen|sprite_p1|spry_r[8]~feeder_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \vga_counter_i|p1y[7]~feeder_combout ;
wire \vga|bit_gen|sprite_p1|spry_r[7]~feeder_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \vga_counter_i|p1y[6]~feeder_combout ;
wire \vga|bit_gen|sprite_p1|spry_r[6]~feeder_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \vga_counter_i|p1y[5]~feeder_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \vga_counter_i|p1y[3]~feeder_combout ;
wire \vga|bit_gen|sprite_p1|spry_r[3]~feeder_combout ;
wire \vga_counter_i|p1y[2]~feeder_combout ;
wire \vga|bit_gen|sprite_p1|spry_r[0]~feeder_combout ;
wire \vga|bit_gen|sprite_p1|Add3~6_cout ;
wire \vga|bit_gen|sprite_p1|Add3~7 ;
wire \vga|bit_gen|sprite_p1|Add3~2_cout ;
wire \vga|bit_gen|sprite_p1|Add3~3 ;
wire \vga|bit_gen|sprite_p1|spr_diff[0]~54 ;
wire \vga|bit_gen|sprite_p1|spr_diff[0]~55 ;
wire \vga|bit_gen|sprite_p1|spr_diff[1]~50 ;
wire \vga|bit_gen|sprite_p1|spr_diff[1]~51 ;
wire \vga|bit_gen|sprite_p1|spr_diff[2]~46 ;
wire \vga|bit_gen|sprite_p1|spr_diff[2]~47 ;
wire \vga|bit_gen|sprite_p1|spr_diff[3]~42 ;
wire \vga|bit_gen|sprite_p1|spr_diff[3]~43 ;
wire \vga|bit_gen|sprite_p1|spr_diff[4]~30 ;
wire \vga|bit_gen|sprite_p1|spr_diff[4]~31 ;
wire \vga|bit_gen|sprite_p1|spr_diff[5]~34 ;
wire \vga|bit_gen|sprite_p1|spr_diff[5]~35 ;
wire \vga|bit_gen|sprite_p1|spr_diff[6]~14 ;
wire \vga|bit_gen|sprite_p1|spr_diff[6]~15 ;
wire \vga|bit_gen|sprite_p1|spr_diff[7]~18 ;
wire \vga|bit_gen|sprite_p1|spr_diff[7]~19 ;
wire \vga|bit_gen|sprite_p1|spr_diff[8]~22 ;
wire \vga|bit_gen|sprite_p1|spr_diff[8]~23 ;
wire \vga|bit_gen|sprite_p1|spr_diff[9]~26 ;
wire \vga|bit_gen|sprite_p1|spr_diff[9]~27 ;
wire \vga|bit_gen|sprite_p1|spr_diff[10]~1_sumout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \vga|bit_gen|sprite_p1|spry_r[14]~feeder_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \vga|bit_gen|sprite_p1|spr_diff[10]~2 ;
wire \vga|bit_gen|sprite_p1|spr_diff[10]~3 ;
wire \vga|bit_gen|sprite_p1|spr_diff[11]~6 ;
wire \vga|bit_gen|sprite_p1|spr_diff[11]~7 ;
wire \vga|bit_gen|sprite_p1|spr_diff[12]~37_sumout ;
wire \vga|bit_gen|sprite_p1|spr_diff[11]~5_sumout ;
wire \vga|bit_gen|sprite_p1|spr_diff[9]~25_sumout ;
wire \vga|bit_gen|sprite_p1|spr_diff[8]~21_sumout ;
wire \vga|bit_gen|sprite_p1|spr_diff[6]~13_sumout ;
wire \vga|bit_gen|sprite_p1|spr_diff[7]~17_sumout ;
wire \vga|bit_gen|sprite_m|state~24_combout ;
wire \vga|bit_gen|sprite_m|state.ACTIVE~q ;
wire \vga|bit_gen|sprite_p1|spr_diff[2]~45_sumout ;
wire \vga|bit_gen|sprite_p1|spr_diff[4]~29_sumout ;
wire \vga|bit_gen|sprite_p1|spr_diff[1]~49_sumout ;
wire \vga|bit_gen|sprite_p1|spr_diff[5]~33_sumout ;
wire \vga|bit_gen|sprite_p1|spr_diff[3]~41_sumout ;
wire \vga|bit_gen|sprite_p1|state~24_combout ;
wire \vga|bit_gen|sprite_p1|state~25_combout ;
wire \new_mem|ram_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \vga_counter_i|p1y[15]~feeder_combout ;
wire \vga|bit_gen|sprite_p1|spr_diff[12]~38 ;
wire \vga|bit_gen|sprite_p1|spr_diff[12]~39 ;
wire \vga|bit_gen|sprite_p1|spr_diff[13]~9_sumout ;
wire \vga|bit_gen|sprite_p1|state~22_combout ;
wire \vga_counter_i|Add0~42 ;
wire \vga_counter_i|Add0~38 ;
wire \vga_counter_i|Add0~34 ;
wire \vga_counter_i|Add0~30 ;
wire \vga_counter_i|Add0~26 ;
wire \vga_counter_i|Add0~22 ;
wire \vga_counter_i|Add0~18 ;
wire \vga_counter_i|Add0~14 ;
wire \vga_counter_i|Add0~10 ;
wire \vga_counter_i|Add0~5_sumout ;
wire \vga_counter_i|p1x[14]~feeder_combout ;
wire \vga_counter_i|Add0~9_sumout ;
wire \vga_counter_i|Add0~13_sumout ;
wire \vga_counter_i|Add0~17_sumout ;
wire \vga_counter_i|p1x[11]~feeder_combout ;
wire \vga_counter_i|Add0~21_sumout ;
wire \vga_counter_i|p1x[10]~feeder_combout ;
wire \vga_counter_i|Add0~25_sumout ;
wire \vga_counter_i|Add0~29_sumout ;
wire \vga_counter_i|Add0~33_sumout ;
wire \vga_counter_i|Add0~37_sumout ;
wire \vga_counter_i|p1x[6]~feeder_combout ;
wire \vga_counter_i|Add0~41_sumout ;
wire \vga_counter_i|p1x[5]~feeder_combout ;
wire \vga|bit_gen|sprite_p1|sprx_r[5]~feeder_combout ;
wire \vga|bit_gen|sprite_p1|Add4~62_cout ;
wire \vga|bit_gen|sprite_p1|Add4~58 ;
wire \vga|bit_gen|sprite_p1|Add4~54 ;
wire \vga|bit_gen|sprite_p1|Add4~50 ;
wire \vga|bit_gen|sprite_p1|Add4~46 ;
wire \vga|bit_gen|sprite_p1|Add4~42 ;
wire \vga|bit_gen|sprite_p1|Add4~38 ;
wire \vga|bit_gen|sprite_p1|Add4~34 ;
wire \vga|bit_gen|sprite_p1|Add4~30 ;
wire \vga|bit_gen|sprite_p1|Add4~26 ;
wire \vga|bit_gen|sprite_p1|Add4~22 ;
wire \vga|bit_gen|sprite_p1|Add4~18 ;
wire \vga|bit_gen|sprite_p1|Add4~14 ;
wire \vga|bit_gen|sprite_p1|Add4~9_sumout ;
wire \vga_counter_i|Add0~6 ;
wire \vga_counter_i|Add0~1_sumout ;
wire \vga_counter_i|p1x[15]~feeder_combout ;
wire \vga|bit_gen|sprite_p1|Add4~10 ;
wire \vga|bit_gen|sprite_p1|Add4~6 ;
wire \vga|bit_gen|sprite_p1|Add4~1_sumout ;
wire \vga|bit_gen|sprite_p1|Add4~5_sumout ;
wire \vga|bit_gen|sprite_p1|Add4~17_sumout ;
wire \vga|bit_gen|sprite_p1|Add4~21_sumout ;
wire \vga|bit_gen|sprite_p1|LessThan2~0_combout ;
wire \vga|bit_gen|sprite_p1|Add4~13_sumout ;
wire \vga|bit_gen|sprite_p1|Add4~25_sumout ;
wire \vga|bit_gen|sprite_p1|Add4~29_sumout ;
wire \vga|bit_gen|sprite_p1|LessThan2~1_combout ;
wire \vga|bit_gen|sprite_p1|Add4~33_sumout ;
wire \vga|bit_gen|sprite_p1|Add4~41_sumout ;
wire \vga|bit_gen|sprite_p1|LessThan2~2_combout ;
wire \vga|bit_gen|sprite_p1|Add4~37_sumout ;
wire \vga|bit_gen|sprite_p1|Add4~45_sumout ;
wire \vga|bit_gen|sprite_p1|Add4~49_sumout ;
wire \vga|bit_gen|sprite_p1|LessThan2~3_combout ;
wire \vga|bit_gen|sprite_p1|LessThan2~4_combout ;
wire \vga|bit_gen|sprite_p1|Add4~53_sumout ;
wire \vga|bit_gen|sprite_p1|Add4~57_sumout ;
wire \vga|bit_gen|sprite_p1|LessThan2~5_combout ;
wire \vga|bit_gen|sprite_p1|LessThan2~6_combout ;
wire \vga|bit_gen|sprite_p1|LessThan2~7_combout ;
wire \vga|bit_gen|sprite_p1|LessThan2~8_combout ;
wire \vga|bit_gen|sprite_p1|LessThan2~9_combout ;
wire \vga|bit_gen|sprite_p1|LessThan2~10_combout ;
wire \vga|bit_gen|sprite_p1|state~23_combout ;
wire \vga|bit_gen|sprite_p1|state.WAIT_POS~q ;
wire \vga|bit_gen|sprite_p1|bmap_x~3_combout ;
wire \vga|bit_gen|sprite_p1|cnt_x~2_combout ;
wire \vga|bit_gen|sprite_p1|cnt_x[2]~1_combout ;
wire \vga|bit_gen|sprite_p1|cnt_x~0_combout ;
wire \vga|bit_gen|sprite_p1|bmap_x[0]~0_combout ;
wire \vga|bit_gen|sprite_p1|bmap_x[0]~1_combout ;
wire \vga|bit_gen|sprite_p1|bmap_x~4_combout ;
wire \vga|bit_gen|sprite_p1|bmap_x~2_combout ;
wire \vga|bit_gen|sprite_p1|bmap_x~5_combout ;
wire \vga|bit_gen|sprite_p1|state~18_combout ;
wire \vga|bit_gen|sprite_p1|state~17_combout ;
wire \vga|bit_gen|control|Equal2~1_combout ;
wire \vga|bit_gen|sprite_p2|Equal1~1_combout ;
wire \vga|bit_gen|sprite_p2|Equal1~3_combout ;
wire \vga|bit_gen|sprite_p2|Equal1~4_combout ;
wire \vga|bit_gen|sprite_p1|state~20_combout ;
wire \vga|bit_gen|sprite_p1|state~21_combout ;
wire \vga|bit_gen|sprite_p1|state.SPR_LINE~q ;
wire \vga|bit_gen|sprite_p1|Add2~17_sumout ;
wire \vga|bit_gen|sprite_p1|Add0~1_sumout ;
wire \vga|bit_gen|sprite_p1|Add5~25_sumout ;
wire \vga|bit_gen|sprite_p1|spr_rom_addr~6_combout ;
wire \vga|bit_gen|sprite_p1|Add5~26 ;
wire \vga|bit_gen|sprite_p1|Add5~21_sumout ;
wire \vga|bit_gen|sprite_p1|Add2~21_sumout ;
wire \vga|bit_gen|sprite_p1|spr_rom_addr~5_combout ;
wire \vga|bit_gen|sprite_p1|Add5~22 ;
wire \vga|bit_gen|sprite_p1|Add5~17_sumout ;
wire \vga|bit_gen|sprite_p1|spr_rom_addr~4_combout ;
wire \vga|bit_gen|sprite_p1|Add5~18 ;
wire \vga|bit_gen|sprite_p1|Add5~29_sumout ;
wire \vga|bit_gen|sprite_p1|spr_rom_addr~7_combout ;
wire \vga|bit_gen|sprite_p1|Add5~30 ;
wire \vga|bit_gen|sprite_p1|Add5~13_sumout ;
wire \vga|bit_gen|sprite_p1|spr_diff[0]~53_sumout ;
wire \vga|bit_gen|sprite_p1|Add0~34 ;
wire \vga|bit_gen|sprite_p1|Add0~35 ;
wire \vga|bit_gen|sprite_p1|Add0~17_sumout ;
wire \vga|bit_gen|sprite_p1|Add2~26 ;
wire \vga|bit_gen|sprite_p1|Add2~13_sumout ;
wire \vga|bit_gen|sprite_p1|spr_rom_addr~3_combout ;
wire \vga|bit_gen|sprite_p1|Add5~14 ;
wire \vga|bit_gen|sprite_p1|Add5~5_sumout ;
wire \vga|bit_gen|sprite_p1|Add0~18 ;
wire \vga|bit_gen|sprite_p1|Add0~19 ;
wire \vga|bit_gen|sprite_p1|Add0~9_sumout ;
wire \vga|bit_gen|sprite_p1|Add2~14 ;
wire \vga|bit_gen|sprite_p1|Add2~5_sumout ;
wire \vga|bit_gen|sprite_p1|spr_rom_addr~1_combout ;
wire \vga|bit_gen|sprite_p1|Add5~6 ;
wire \vga|bit_gen|sprite_p1|Add5~1_sumout ;
wire \vga|bit_gen|sprite_p1|Add0~10 ;
wire \vga|bit_gen|sprite_p1|Add0~11 ;
wire \vga|bit_gen|sprite_p1|Add0~5_sumout ;
wire \vga|bit_gen|sprite_p1|Add2~6 ;
wire \vga|bit_gen|sprite_p1|Add2~1_sumout ;
wire \vga|bit_gen|sprite_p1|spr_rom_addr~0_combout ;
wire \vga|bit_gen|sprite_p1|Selector23~1_combout ;
wire \vga|bit_gen|sprite_p1|Add5~2 ;
wire \vga|bit_gen|sprite_p1|Add5~9_sumout ;
wire \vga|bit_gen|sprite_p1|Add0~6 ;
wire \vga|bit_gen|sprite_p1|Add0~7 ;
wire \vga|bit_gen|sprite_p1|Add0~13_sumout ;
wire \vga|bit_gen|sprite_p1|Add2~2 ;
wire \vga|bit_gen|sprite_p1|Add2~9_sumout ;
wire \vga|bit_gen|sprite_p1|spr_rom_addr~2_combout ;
wire \vga|bit_gen|sprite_p1|Selector23~2_combout ;
wire \vga|bit_gen|sprite_p1|Selector23~0_combout ;
wire \vga|bit_gen|sprite_p1|state~19_combout ;
wire \vga|bit_gen|sprite_p1|state.WAIT_DATA~q ;
wire \vga|bit_gen|sprite_p1|Selector23~3_combout ;
wire \vga|bit_gen|sprite_p2|state~17_combout ;
wire \vga_counter_i|my[11]~feeder_combout ;
wire \vga_counter_i|my[6]~0_combout ;
wire \vga|bit_gen|sprite_m|spry_r[11]~feeder_combout ;
wire \vga_counter_i|my[10]~feeder_combout ;
wire \vga|bit_gen|sprite_m|spry_r[10]~feeder_combout ;
wire \vga|bit_gen|sprite_m|spry_r[9]~feeder_combout ;
wire \vga|bit_gen|sprite_m|spry_r[8]~feeder_combout ;
wire \vga_counter_i|my[6]~feeder_combout ;
wire \vga_counter_i|my[5]~feeder_combout ;
wire \vga|bit_gen|sprite_m|spry_r[4]~feeder_combout ;
wire \vga_counter_i|my[3]~feeder_combout ;
wire \vga_counter_i|my[2]~feeder_combout ;
wire \vga|bit_gen|sprite_m|Add3~6_cout ;
wire \vga|bit_gen|sprite_m|Add3~7 ;
wire \vga|bit_gen|sprite_m|Add3~2_cout ;
wire \vga|bit_gen|sprite_m|Add3~3 ;
wire \vga|bit_gen|sprite_m|spr_diff[0]~54 ;
wire \vga|bit_gen|sprite_m|spr_diff[0]~55 ;
wire \vga|bit_gen|sprite_m|spr_diff[1]~50 ;
wire \vga|bit_gen|sprite_m|spr_diff[1]~51 ;
wire \vga|bit_gen|sprite_m|spr_diff[2]~46 ;
wire \vga|bit_gen|sprite_m|spr_diff[2]~47 ;
wire \vga|bit_gen|sprite_m|spr_diff[3]~42 ;
wire \vga|bit_gen|sprite_m|spr_diff[3]~43 ;
wire \vga|bit_gen|sprite_m|spr_diff[4]~30 ;
wire \vga|bit_gen|sprite_m|spr_diff[4]~31 ;
wire \vga|bit_gen|sprite_m|spr_diff[5]~34 ;
wire \vga|bit_gen|sprite_m|spr_diff[5]~35 ;
wire \vga|bit_gen|sprite_m|spr_diff[6]~14 ;
wire \vga|bit_gen|sprite_m|spr_diff[6]~15 ;
wire \vga|bit_gen|sprite_m|spr_diff[7]~18 ;
wire \vga|bit_gen|sprite_m|spr_diff[7]~19 ;
wire \vga|bit_gen|sprite_m|spr_diff[8]~22 ;
wire \vga|bit_gen|sprite_m|spr_diff[8]~23 ;
wire \vga|bit_gen|sprite_m|spr_diff[9]~25_sumout ;
wire \vga|bit_gen|sprite_m|spry_r[12]~feeder_combout ;
wire \vga|bit_gen|sprite_m|spr_diff[9]~26 ;
wire \vga|bit_gen|sprite_m|spr_diff[9]~27 ;
wire \vga|bit_gen|sprite_m|spr_diff[10]~2 ;
wire \vga|bit_gen|sprite_m|spr_diff[10]~3 ;
wire \vga|bit_gen|sprite_m|spr_diff[11]~5_sumout ;
wire \vga|bit_gen|sprite_m|spr_diff[10]~1_sumout ;
wire \vga|bit_gen|sprite_m|spr_diff[11]~6 ;
wire \vga|bit_gen|sprite_m|spr_diff[11]~7 ;
wire \vga|bit_gen|sprite_m|spr_diff[12]~37_sumout ;
wire \vga_counter_i|my[15]~feeder_combout ;
wire \vga|bit_gen|sprite_m|spr_diff[12]~38 ;
wire \vga|bit_gen|sprite_m|spr_diff[12]~39 ;
wire \vga|bit_gen|sprite_m|spr_diff[13]~9_sumout ;
wire \vga|bit_gen|sprite_m|spr_diff[6]~13_sumout ;
wire \vga|bit_gen|sprite_m|spr_diff[7]~17_sumout ;
wire \vga|bit_gen|sprite_m|spr_diff[2]~45_sumout ;
wire \vga|bit_gen|sprite_m|spr_diff[1]~49_sumout ;
wire \vga|bit_gen|sprite_m|spr_diff[3]~41_sumout ;
wire \vga|bit_gen|sprite_m|spr_diff[5]~33_sumout ;
wire \vga|bit_gen|sprite_m|spr_diff[4]~29_sumout ;
wire \vga|bit_gen|sprite_m|state~25_combout ;
wire \vga|bit_gen|sprite_m|spr_diff[8]~21_sumout ;
wire \vga|bit_gen|sprite_m|state~26_combout ;
wire \vga|bit_gen|sprite_m|state~22_combout ;
wire \vga_counter_i|mx[15]~feeder_combout ;
wire \vga_counter_i|mx[3]~0_combout ;
wire \vga_counter_i|mx[13]~feeder_combout ;
wire \vga_counter_i|mx[10]~feeder_combout ;
wire \vga_counter_i|mx[8]~feeder_combout ;
wire \vga_counter_i|mx[6]~feeder_combout ;
wire \vga_counter_i|mx[5]~feeder_combout ;
wire \vga_counter_i|mx[2]~feeder_combout ;
wire \vga|bit_gen|sprite_m|Add4~62_cout ;
wire \vga|bit_gen|sprite_m|Add4~58 ;
wire \vga|bit_gen|sprite_m|Add4~54 ;
wire \vga|bit_gen|sprite_m|Add4~50 ;
wire \vga|bit_gen|sprite_m|Add4~46 ;
wire \vga|bit_gen|sprite_m|Add4~42 ;
wire \vga|bit_gen|sprite_m|Add4~38 ;
wire \vga|bit_gen|sprite_m|Add4~34 ;
wire \vga|bit_gen|sprite_m|Add4~30 ;
wire \vga|bit_gen|sprite_m|Add4~26 ;
wire \vga|bit_gen|sprite_m|Add4~22 ;
wire \vga|bit_gen|sprite_m|Add4~18 ;
wire \vga|bit_gen|sprite_m|Add4~14 ;
wire \vga|bit_gen|sprite_m|Add4~10 ;
wire \vga|bit_gen|sprite_m|Add4~5_sumout ;
wire \vga|bit_gen|sprite_m|Add4~6 ;
wire \vga|bit_gen|sprite_m|Add4~1_sumout ;
wire \vga|bit_gen|sprite_m|Add4~9_sumout ;
wire \vga|bit_gen|sprite_m|Add4~17_sumout ;
wire \vga|bit_gen|sprite_m|Add4~13_sumout ;
wire \vga|bit_gen|sprite_m|Add4~21_sumout ;
wire \vga|bit_gen|sprite_m|LessThan2~0_combout ;
wire \vga|bit_gen|sprite_m|Add4~25_sumout ;
wire \vga|bit_gen|sprite_m|Add4~29_sumout ;
wire \vga|bit_gen|sprite_m|LessThan2~1_combout ;
wire \vga|bit_gen|sprite_m|Add4~33_sumout ;
wire \vga|bit_gen|sprite_m|Add4~37_sumout ;
wire \vga|bit_gen|sprite_m|Add4~41_sumout ;
wire \vga|bit_gen|sprite_m|LessThan2~2_combout ;
wire \vga|bit_gen|sprite_m|Add4~49_sumout ;
wire \vga|bit_gen|sprite_m|Add4~45_sumout ;
wire \vga|bit_gen|sprite_m|sprx_r[0]~feeder_combout ;
wire \vga|bit_gen|sprite_m|LessThan2~4_combout ;
wire \vga|bit_gen|sprite_m|Add4~57_sumout ;
wire \vga|bit_gen|sprite_m|Add4~53_sumout ;
wire \vga|bit_gen|sprite_m|LessThan2~5_combout ;
wire \vga|bit_gen|sprite_m|LessThan2~3_combout ;
wire \vga|bit_gen|sprite_m|LessThan2~6_combout ;
wire \vga|bit_gen|sprite_m|LessThan2~7_combout ;
wire \vga|bit_gen|sprite_m|LessThan2~8_combout ;
wire \vga|bit_gen|sprite_m|LessThan2~9_combout ;
wire \vga|bit_gen|sprite_m|LessThan2~10_combout ;
wire \vga|bit_gen|sprite_m|state~23_combout ;
wire \vga|bit_gen|sprite_m|state.WAIT_POS~q ;
wire \vga|bit_gen|sprite_m|bmap_x~3_combout ;
wire \vga|bit_gen|sprite_m|cnt_x~2_combout ;
wire \vga|bit_gen|sprite_m|cnt_x[2]~1_combout ;
wire \vga|bit_gen|sprite_m|cnt_x~0_combout ;
wire \vga|bit_gen|sprite_m|bmap_x[1]~0_combout ;
wire \vga|bit_gen|sprite_m|bmap_x[1]~1_combout ;
wire \vga|bit_gen|sprite_m|bmap_x~4_combout ;
wire \vga|bit_gen|sprite_m|bmap_x~2_combout ;
wire \vga|bit_gen|sprite_m|state~17_combout ;
wire \vga|bit_gen|sprite_m|bmap_x~5_combout ;
wire \vga|bit_gen|sprite_m|state~18_combout ;
wire \vga|bit_gen|sprite_m|state~20_combout ;
wire \vga|bit_gen|sprite_m|state~21_combout ;
wire \vga|bit_gen|sprite_m|state.SPR_LINE~q ;
wire \vga|bit_gen|sprite_m|Add5~5_sumout ;
wire \vga|bit_gen|sprite_m|Add0~10_cout ;
wire \vga|bit_gen|sprite_m|Add0~11 ;
wire \vga|bit_gen|sprite_m|Add0~1_sumout ;
wire \vga|bit_gen|sprite_m|spr_rom_addr~1_combout ;
wire \vga|bit_gen|sprite_m|Add5~6 ;
wire \vga|bit_gen|sprite_m|Add5~9_sumout ;
wire \vga|bit_gen|sprite_m|Add0~2 ;
wire \vga|bit_gen|sprite_m|Add0~3 ;
wire \vga|bit_gen|sprite_m|Add0~13_sumout ;
wire \vga|bit_gen|sprite_m|Add2~5_sumout ;
wire \vga|bit_gen|sprite_m|spr_rom_addr~2_combout ;
wire \vga|bit_gen|sprite_m|Add5~10 ;
wire \vga|bit_gen|sprite_m|Add5~13_sumout ;
wire \vga|bit_gen|sprite_m|Add0~14 ;
wire \vga|bit_gen|sprite_m|Add0~15 ;
wire \vga|bit_gen|sprite_m|Add0~17_sumout ;
wire \vga|bit_gen|sprite_m|Add2~6 ;
wire \vga|bit_gen|sprite_m|Add2~9_sumout ;
wire \vga|bit_gen|sprite_m|spr_rom_addr~3_combout ;
wire \vga|bit_gen|sprite_m|Add5~14 ;
wire \vga|bit_gen|sprite_m|Add5~17_sumout ;
wire \vga|bit_gen|sprite_m|Add0~18 ;
wire \vga|bit_gen|sprite_m|Add0~19 ;
wire \vga|bit_gen|sprite_m|Add0~21_sumout ;
wire \vga|bit_gen|sprite_m|Add2~10 ;
wire \vga|bit_gen|sprite_m|Add2~13_sumout ;
wire \vga|bit_gen|sprite_m|spr_rom_addr~4_combout ;
wire \vga|bit_gen|sprite_m|spr_diff[0]~53_sumout ;
wire \vga|bit_gen|sprite_m|Add0~22 ;
wire \vga|bit_gen|sprite_m|Add0~23 ;
wire \vga|bit_gen|sprite_m|Add0~26 ;
wire \vga|bit_gen|sprite_m|Add0~27 ;
wire \vga|bit_gen|sprite_m|Add0~33_sumout ;
wire \vga|bit_gen|sprite_m|Add0~25_sumout ;
wire \vga|bit_gen|sprite_m|Add2~14 ;
wire \vga|bit_gen|sprite_m|Add2~18 ;
wire \vga|bit_gen|sprite_m|Add2~25_sumout ;
wire \vga|bit_gen|sprite_m|Add5~18 ;
wire \vga|bit_gen|sprite_m|Add5~21_sumout ;
wire \vga|bit_gen|sprite_m|Add2~17_sumout ;
wire \vga|bit_gen|sprite_m|spr_rom_addr~5_combout ;
wire \vga|bit_gen|sprite_m|Add5~22 ;
wire \vga|bit_gen|sprite_m|Add5~29_sumout ;
wire \vga|bit_gen|sprite_m|spr_rom_addr~7_combout ;
wire \vga|bit_gen|sprite_m|Add5~30 ;
wire \vga|bit_gen|sprite_m|Add5~1_sumout ;
wire \vga|bit_gen|sprite_m|Add0~34 ;
wire \vga|bit_gen|sprite_m|Add0~35 ;
wire \vga|bit_gen|sprite_m|Add0~5_sumout ;
wire \vga|bit_gen|sprite_m|Add2~26 ;
wire \vga|bit_gen|sprite_m|Add2~1_sumout ;
wire \vga|bit_gen|sprite_m|spr_rom_addr~0_combout ;
wire \vga|bit_gen|sprite_m|spr_rom|memory~4_combout ;
wire \vga|bit_gen|sprite_m|Add5~2 ;
wire \vga|bit_gen|sprite_m|Add5~25_sumout ;
wire \vga|bit_gen|sprite_m|Add0~6 ;
wire \vga|bit_gen|sprite_m|Add0~7 ;
wire \vga|bit_gen|sprite_m|Add0~29_sumout ;
wire \vga|bit_gen|sprite_m|Add2~2 ;
wire \vga|bit_gen|sprite_m|Add2~21_sumout ;
wire \vga|bit_gen|sprite_m|spr_rom_addr~6_combout ;
wire \vga|bit_gen|sprite_m|spr_rom|memory~3_combout ;
wire \vga|bit_gen|sprite_m|spr_rom|memory~5_combout ;
wire \vga|bit_gen|sprite_m|Selector23~0_combout ;
wire \vga|bit_gen|sprite_m|state~19_combout ;
wire \vga|bit_gen|sprite_m|state.WAIT_DATA~q ;
wire \vga|bit_gen|sprite_m|Selector23~1_combout ;
wire \vga|bit_gen|sprite_m|pix[1]~feeder_combout ;
wire \vga|bit_gen|sprite_m|spr_rom|memory~0_combout ;
wire \vga|bit_gen|sprite_m|Selector21~4_combout ;
wire \vga|bit_gen|sprite_m|Selector21~5_combout ;
wire \vga|bit_gen|sprite_m|Selector21~6_combout ;
wire \vga|bit_gen|sprite_m|Selector21~0_combout ;
wire \vga|bit_gen|sprite_m|Selector25~0_combout ;
wire \vga|bit_gen|sprite_m|drawing~q ;
wire \vga|bit_gen|sprite_m|spr_rom|memory~1_combout ;
wire \vga|bit_gen|sprite_m|spr_rom|memory~2_combout ;
wire \vga|bit_gen|sprite_m|Selector24~0_combout ;
wire \vga|bit_gen|sprite_m|Selector24~1_combout ;
wire \vga|bit_gen|sprite_m|pix[0]~feeder_combout ;
wire \vga|bit_gen|sprite_m|spr_rom|memory~8_combout ;
wire \vga|bit_gen|sprite_m|spr_rom|memory~7_combout ;
wire \vga|bit_gen|sprite_m|spr_rom|memory~6_combout ;
wire \vga|bit_gen|sprite_m|Selector22~0_combout ;
wire \vga|bit_gen|sprite_m|Selector22~1_combout ;
wire \vga|bit_gen|always0~0_combout ;
wire \vga|bit_gen|sprite_p1|Selector25~0_combout ;
wire \vga|bit_gen|sprite_p1|drawing~feeder_combout ;
wire \vga|bit_gen|sprite_p1|drawing~q ;
wire \vga|bit_gen|sprite_p1|Selector24~0_combout ;
wire \vga|bit_gen|sprite_p1|Selector24~1_combout ;
wire \vga|bit_gen|sprite_p1|spr_rom|memory~1_combout ;
wire \vga|bit_gen|sprite_p1|Selector24~4_combout ;
wire \vga|bit_gen|sprite_p1|spr_rom|memory~0_combout ;
wire \vga|bit_gen|sprite_p1|Selector24~2_combout ;
wire \vga|bit_gen|sprite_p1|Selector24~3_combout ;
wire \vga|bit_gen|sprite_p1|Selector24~5_combout ;
wire \vga|bit_gen|sprite_p1|pix[0]~feeder_combout ;
wire \vga|bit_gen|always0~1_combout ;
wire \vga_counter_i|p2y[3]~0_combout ;
wire \vga|bit_gen|sprite_p2|spry_r[11]~feeder_combout ;
wire \vga_counter_i|p2y[10]~feeder_combout ;
wire \vga_counter_i|p2y[9]~feeder_combout ;
wire \vga|bit_gen|sprite_p2|spry_r[8]~feeder_combout ;
wire \vga_counter_i|p2y[7]~feeder_combout ;
wire \vga|bit_gen|sprite_p2|spry_r[7]~feeder_combout ;
wire \vga|bit_gen|sprite_p2|spry_r[6]~feeder_combout ;
wire \vga_counter_i|p2y[5]~feeder_combout ;
wire \vga|bit_gen|sprite_p2|spry_r[5]~feeder_combout ;
wire \vga|bit_gen|sprite_p2|spry_r[2]~feeder_combout ;
wire \vga_counter_i|p2y[1]~feeder_combout ;
wire \vga_counter_i|p2y[0]~feeder_combout ;
wire \vga|bit_gen|sprite_p2|spry_r[0]~feeder_combout ;
wire \vga|bit_gen|sprite_p2|Add3~6_cout ;
wire \vga|bit_gen|sprite_p2|Add3~7 ;
wire \vga|bit_gen|sprite_p2|Add3~2_cout ;
wire \vga|bit_gen|sprite_p2|Add3~3 ;
wire \vga|bit_gen|sprite_p2|spr_diff[0]~54 ;
wire \vga|bit_gen|sprite_p2|spr_diff[0]~55 ;
wire \vga|bit_gen|sprite_p2|spr_diff[1]~50 ;
wire \vga|bit_gen|sprite_p2|spr_diff[1]~51 ;
wire \vga|bit_gen|sprite_p2|spr_diff[2]~46 ;
wire \vga|bit_gen|sprite_p2|spr_diff[2]~47 ;
wire \vga|bit_gen|sprite_p2|spr_diff[3]~42 ;
wire \vga|bit_gen|sprite_p2|spr_diff[3]~43 ;
wire \vga|bit_gen|sprite_p2|spr_diff[4]~30 ;
wire \vga|bit_gen|sprite_p2|spr_diff[4]~31 ;
wire \vga|bit_gen|sprite_p2|spr_diff[5]~34 ;
wire \vga|bit_gen|sprite_p2|spr_diff[5]~35 ;
wire \vga|bit_gen|sprite_p2|spr_diff[6]~14 ;
wire \vga|bit_gen|sprite_p2|spr_diff[6]~15 ;
wire \vga|bit_gen|sprite_p2|spr_diff[7]~18 ;
wire \vga|bit_gen|sprite_p2|spr_diff[7]~19 ;
wire \vga|bit_gen|sprite_p2|spr_diff[8]~22 ;
wire \vga|bit_gen|sprite_p2|spr_diff[8]~23 ;
wire \vga|bit_gen|sprite_p2|spr_diff[9]~25_sumout ;
wire \vga|bit_gen|sprite_p2|spry_r[14]~feeder_combout ;
wire \vga_counter_i|p2y[13]~feeder_combout ;
wire \vga|bit_gen|sprite_p2|spry_r[13]~feeder_combout ;
wire \vga|bit_gen|sprite_p2|spr_diff[9]~26 ;
wire \vga|bit_gen|sprite_p2|spr_diff[9]~27 ;
wire \vga|bit_gen|sprite_p2|spr_diff[10]~2 ;
wire \vga|bit_gen|sprite_p2|spr_diff[10]~3 ;
wire \vga|bit_gen|sprite_p2|spr_diff[11]~6 ;
wire \vga|bit_gen|sprite_p2|spr_diff[11]~7 ;
wire \vga|bit_gen|sprite_p2|spr_diff[12]~37_sumout ;
wire \vga|bit_gen|sprite_p2|spr_diff[10]~1_sumout ;
wire \vga|bit_gen|sprite_p2|spr_diff[11]~5_sumout ;
wire \vga|bit_gen|sprite_p2|spr_diff[6]~13_sumout ;
wire \vga|bit_gen|sprite_p2|spr_diff[8]~21_sumout ;
wire \vga|bit_gen|sprite_p2|spr_diff[7]~17_sumout ;
wire \vga|bit_gen|sprite_p2|spr_diff[1]~49_sumout ;
wire \vga|bit_gen|sprite_p2|spr_diff[4]~29_sumout ;
wire \vga|bit_gen|sprite_p2|spr_diff[2]~45_sumout ;
wire \vga|bit_gen|sprite_p2|spr_diff[5]~33_sumout ;
wire \vga|bit_gen|sprite_p2|spr_diff[3]~41_sumout ;
wire \vga|bit_gen|sprite_p2|state~26_combout ;
wire \vga|bit_gen|sprite_p2|state~27_combout ;
wire \vga_counter_i|p2y[15]~feeder_combout ;
wire \vga|bit_gen|sprite_p2|spr_diff[12]~38 ;
wire \vga|bit_gen|sprite_p2|spr_diff[12]~39 ;
wire \vga|bit_gen|sprite_p2|spr_diff[13]~9_sumout ;
wire \vga|bit_gen|sprite_p2|state~23_combout ;
wire \vga_counter_i|p2x[14]~0_combout ;
wire \vga|bit_gen|sprite_p2|Add4~62_cout ;
wire \vga|bit_gen|sprite_p2|Add4~58 ;
wire \vga|bit_gen|sprite_p2|Add4~54 ;
wire \vga|bit_gen|sprite_p2|Add4~50 ;
wire \vga|bit_gen|sprite_p2|Add4~46 ;
wire \vga|bit_gen|sprite_p2|Add4~42 ;
wire \vga|bit_gen|sprite_p2|Add4~38 ;
wire \vga|bit_gen|sprite_p2|Add4~34 ;
wire \vga|bit_gen|sprite_p2|Add4~30 ;
wire \vga|bit_gen|sprite_p2|Add4~26 ;
wire \vga|bit_gen|sprite_p2|Add4~22 ;
wire \vga|bit_gen|sprite_p2|Add4~18 ;
wire \vga|bit_gen|sprite_p2|Add4~14 ;
wire \vga|bit_gen|sprite_p2|Add4~9_sumout ;
wire \vga|bit_gen|sprite_p2|Add4~10 ;
wire \vga|bit_gen|sprite_p2|Add4~6 ;
wire \vga|bit_gen|sprite_p2|Add4~1_sumout ;
wire \vga|bit_gen|sprite_p2|Add4~5_sumout ;
wire \vga|bit_gen|sprite_p2|Add4~13_sumout ;
wire \vga|bit_gen|sprite_p2|Add4~17_sumout ;
wire \vga|bit_gen|sprite_p2|Add4~21_sumout ;
wire \vga|bit_gen|sprite_p2|LessThan2~0_combout ;
wire \vga|bit_gen|sprite_p2|Add4~25_sumout ;
wire \vga|bit_gen|sprite_p2|Add4~37_sumout ;
wire \vga|bit_gen|sprite_p2|Add4~33_sumout ;
wire \vga|bit_gen|sprite_p2|Add4~45_sumout ;
wire \vga|bit_gen|sprite_p2|Add4~49_sumout ;
wire \vga|bit_gen|sprite_p2|Add4~41_sumout ;
wire \vga|bit_gen|sprite_p2|LessThan2~3_combout ;
wire \vga_counter_i|p2x[0]~feeder_combout ;
wire \vga|bit_gen|sprite_p2|LessThan2~4_combout ;
wire \vga|bit_gen|sprite_p2|Add4~53_sumout ;
wire \vga|bit_gen|sprite_p2|Add4~57_sumout ;
wire \vga|bit_gen|sprite_p2|LessThan2~5_combout ;
wire \vga|bit_gen|sprite_p2|LessThan2~6_combout ;
wire \vga|bit_gen|sprite_p2|LessThan2~2_combout ;
wire \vga|bit_gen|sprite_p2|LessThan2~7_combout ;
wire \vga|bit_gen|sprite_p2|Add4~29_sumout ;
wire \vga|bit_gen|sprite_p2|LessThan2~1_combout ;
wire \vga|bit_gen|sprite_p2|LessThan2~8_combout ;
wire \vga|bit_gen|sprite_p2|LessThan2~9_combout ;
wire \vga|bit_gen|sprite_p2|LessThan2~10_combout ;
wire \vga|bit_gen|sprite_p2|state~24_combout ;
wire \vga|bit_gen|sprite_p2|state.WAIT_POS~q ;
wire \vga|bit_gen|sprite_p2|bmap_x~3_combout ;
wire \vga|bit_gen|sprite_p2|cnt_x~2_combout ;
wire \vga|bit_gen|sprite_p2|cnt_x[1]~1_combout ;
wire \vga|bit_gen|sprite_p2|cnt_x~0_combout ;
wire \vga|bit_gen|sprite_p2|bmap_x[3]~0_combout ;
wire \vga|bit_gen|sprite_p2|bmap_x[3]~1_combout ;
wire \vga|bit_gen|sprite_p2|bmap_x~4_combout ;
wire \vga|bit_gen|sprite_p2|bmap_x~2_combout ;
wire \vga|bit_gen|sprite_p2|state~18_combout ;
wire \vga|bit_gen|sprite_p2|bmap_x~5_combout ;
wire \vga|bit_gen|sprite_p2|state~19_combout ;
wire \vga|bit_gen|sprite_p2|state~21_combout ;
wire \vga|bit_gen|sprite_p2|state~22_combout ;
wire \vga|bit_gen|sprite_p2|state.SPR_LINE~q ;
wire \vga|bit_gen|sprite_p2|Add0~34_cout ;
wire \vga|bit_gen|sprite_p2|Add0~35 ;
wire \vga|bit_gen|sprite_p2|Add0~2 ;
wire \vga|bit_gen|sprite_p2|Add0~3 ;
wire \vga|bit_gen|sprite_p2|Add0~29_sumout ;
wire \vga|bit_gen|sprite_p2|Add2~25_sumout ;
wire \vga|bit_gen|sprite_p2|Add5~29_sumout ;
wire \vga|bit_gen|sprite_p2|Add0~1_sumout ;
wire \vga|bit_gen|sprite_p2|spr_rom_addr~7_combout ;
wire \vga|bit_gen|sprite_p2|Add5~30 ;
wire \vga|bit_gen|sprite_p2|Add5~25_sumout ;
wire \vga|bit_gen|sprite_p2|spr_rom_addr~6_combout ;
wire \vga|bit_gen|sprite_p2|Add5~26 ;
wire \vga|bit_gen|sprite_p2|Add5~21_sumout ;
wire \vga|bit_gen|sprite_p2|Add0~30 ;
wire \vga|bit_gen|sprite_p2|Add0~31 ;
wire \vga|bit_gen|sprite_p2|Add0~25_sumout ;
wire \vga|bit_gen|sprite_p2|Add2~26 ;
wire \vga|bit_gen|sprite_p2|Add2~21_sumout ;
wire \vga|bit_gen|sprite_p2|spr_rom_addr~5_combout ;
wire \vga|bit_gen|sprite_p2|Add5~22 ;
wire \vga|bit_gen|sprite_p2|Add5~9_sumout ;
wire \vga|bit_gen|sprite_p2|Add0~26 ;
wire \vga|bit_gen|sprite_p2|Add0~27 ;
wire \vga|bit_gen|sprite_p2|Add0~13_sumout ;
wire \vga|bit_gen|sprite_p2|Add2~22 ;
wire \vga|bit_gen|sprite_p2|Add2~9_sumout ;
wire \vga|bit_gen|sprite_p2|spr_rom_addr~2_combout ;
wire \vga|bit_gen|sprite_p2|Add5~10 ;
wire \vga|bit_gen|sprite_p2|Add5~17_sumout ;
wire \vga|bit_gen|sprite_p2|spr_diff[0]~53_sumout ;
wire \vga|bit_gen|sprite_p2|Add0~14 ;
wire \vga|bit_gen|sprite_p2|Add0~15 ;
wire \vga|bit_gen|sprite_p2|Add0~21_sumout ;
wire \vga|bit_gen|sprite_p2|Add2~10 ;
wire \vga|bit_gen|sprite_p2|Add2~17_sumout ;
wire \vga|bit_gen|sprite_p2|spr_rom_addr~4_combout ;
wire \vga|bit_gen|sprite_p2|Add5~18 ;
wire \vga|bit_gen|sprite_p2|Add5~13_sumout ;
wire \vga|bit_gen|sprite_p2|Add0~22 ;
wire \vga|bit_gen|sprite_p2|Add0~23 ;
wire \vga|bit_gen|sprite_p2|Add0~17_sumout ;
wire \vga|bit_gen|sprite_p2|Add2~18 ;
wire \vga|bit_gen|sprite_p2|Add2~13_sumout ;
wire \vga|bit_gen|sprite_p2|spr_rom_addr~3_combout ;
wire \vga|bit_gen|sprite_p2|Add5~14 ;
wire \vga|bit_gen|sprite_p2|Add5~1_sumout ;
wire \vga|bit_gen|sprite_p2|Add0~18 ;
wire \vga|bit_gen|sprite_p2|Add0~19 ;
wire \vga|bit_gen|sprite_p2|Add0~5_sumout ;
wire \vga|bit_gen|sprite_p2|Add2~14 ;
wire \vga|bit_gen|sprite_p2|Add2~1_sumout ;
wire \vga|bit_gen|sprite_p2|spr_rom_addr~0_combout ;
wire \vga|bit_gen|sprite_p2|Selector23~1_combout ;
wire \vga|bit_gen|sprite_p2|Add5~2 ;
wire \vga|bit_gen|sprite_p2|Add5~5_sumout ;
wire \vga|bit_gen|sprite_p2|Add0~6 ;
wire \vga|bit_gen|sprite_p2|Add0~7 ;
wire \vga|bit_gen|sprite_p2|Add0~9_sumout ;
wire \vga|bit_gen|sprite_p2|Add2~2 ;
wire \vga|bit_gen|sprite_p2|Add2~5_sumout ;
wire \vga|bit_gen|sprite_p2|spr_rom_addr~1_combout ;
wire \vga|bit_gen|sprite_p2|Selector23~2_combout ;
wire \vga|bit_gen|sprite_p2|Selector23~0_combout ;
wire \vga|bit_gen|sprite_p2|state~20_combout ;
wire \vga|bit_gen|sprite_p2|state.WAIT_DATA~q ;
wire \vga|bit_gen|sprite_p2|Selector23~3_combout ;
wire \vga|bit_gen|pixel~2_combout ;
wire \vga|bit_gen|sprite_p2|spr_rom|memory~0_combout ;
wire \vga|bit_gen|sprite_p2|Selector24~4_combout ;
wire \vga|bit_gen|sprite_p2|Selector24~5_combout ;
wire \vga|bit_gen|sprite_p2|Selector24~6_combout ;
wire \vga|bit_gen|sprite_p2|Selector24~0_combout ;
wire \vga|bit_gen|pixel~3_combout ;
wire \vga|bit_gen|pixel~0_combout ;
wire \vga|bit_gen|pixel~1_combout ;
wire \vga|bit_gen|clut_mem|ram~0_combout ;
wire \vga|bit_gen|always2~3_combout ;
wire \vga|bit_gen|LessThan20~1_combout ;
wire \vga|bit_gen|LessThan20~0_combout ;
wire \vga|bit_gen|always2~1_combout ;
wire \vga|bit_gen|always2~4_combout ;
wire \vga|bit_gen|always2~0_combout ;
wire \vga|bit_gen|always2~2_combout ;
wire \vga|bit_gen|vga_b[7]~0_combout ;
wire \vga|bit_gen|sprite_p2|Selector25~0_combout ;
wire \vga|bit_gen|sprite_p2|drawing~q ;
wire \vga|bit_gen|drawing_t1~0_combout ;
wire \vga|bit_gen|drawing_t1~q ;
wire \vga|bit_gen|always2~5_combout ;
wire \vga|bit_gen|always2~18_combout ;
wire \vga|bit_gen|LessThan0~0_combout ;
wire \vga|bit_gen|always2~6_combout ;
wire \vga|bit_gen|vga_b[7]~1_combout ;
wire \vga|bit_gen|vga_b[5]~2_combout ;
wire \vga|bit_gen|display_r[4]~0_combout ;
wire \vga|bit_gen|display_r[5]~1_combout ;
wire \vga|bit_gen|LessThan27~0_combout ;
wire \vga|bit_gen|LessThan27~1_combout ;
wire \vga|bit_gen|LessThan25~0_combout ;
wire \vga|bit_gen|LessThan24~0_combout ;
wire \vga|bit_gen|LessThan24~1_combout ;
wire \vga|bit_gen|LessThan5~0_combout ;
wire \vga|bit_gen|LessThan4~1_combout ;
wire \vga|bit_gen|sprite_p2|Equal1~2_combout ;
wire \vga|bit_gen|LessThan5~1_combout ;
wire \vga|bit_gen|paint_r~0_combout ;
wire \vga|bit_gen|LessThan21~0_combout ;
wire \vga|bit_gen|always2~7_combout ;
wire \vga|bit_gen|paint_r~2_combout ;
wire \vga|bit_gen|LessThan25~1_combout ;
wire \vga|bit_gen|paint_r~1_combout ;
wire \vga|bit_gen|paint_r~3_combout ;
wire \vga|bit_gen|LessThan4~2_combout ;
wire \vga|bit_gen|paint_r~4_combout ;
wire \vga|bit_gen|paint_r~22_combout ;
wire \vga|bit_gen|always2~10_combout ;
wire \vga|bit_gen|always2~11_combout ;
wire \vga|bit_gen|paint_r~15_combout ;
wire \vga|bit_gen|paint_r~21_combout ;
wire \vga|bit_gen|paint_r~10_combout ;
wire \vga|bit_gen|paint_r~23_combout ;
wire \vga_counter_i|counter[2]~0_combout ;
wire \vga|bit_gen|bcdee|LessThan8~0_combout ;
wire \vga|bit_gen|bcdee|bcd~13_combout ;
wire \vga|bit_gen|bcdee|bcd~14_combout ;
wire \vga|bit_gen|bcdee|bcd~15_combout ;
wire \vga|bit_gen|bcdee|bcd~1_combout ;
wire \vga|bit_gen|bcdee|LessThan7~0_combout ;
wire \vga|bit_gen|bcdee|bcd~3_combout ;
wire \vga|bit_gen|bcdee|bcd~12_combout ;
wire \vga|bit_gen|bcdee|bcd~24_combout ;
wire \vga|bit_gen|bcdee|bcd~0_combout ;
wire \vga|bit_gen|bcdee|LessThan9~0_combout ;
wire \vga|bit_gen|bcdee|bcd~2_combout ;
wire \vga|bit_gen|bcdee|bcd~11_combout ;
wire \vga|bit_gen|bcdee|bcd~23_combout ;
wire \vga|bit_gen|bcdee|bcd~25_combout ;
wire \vga|bit_gen|bcdee|bcd~10_combout ;
wire \vga|bit_gen|bcdee|bcd~22_combout ;
wire \vga|bit_gen|bcdee|bcd~27_combout ;
wire \vga|bit_gen|bcdee|bcd~28_combout ;
wire \vga|bit_gen|bcdee|bcd~26_combout ;
wire \vga|bit_gen|bcdee|bcd~17_combout ;
wire \vga|bit_gen|bcdee|bcd~18_combout ;
wire \vga|bit_gen|bcdee|bcd~16_combout ;
wire \vga|bit_gen|bcdee|bcd~6_combout ;
wire \vga|bit_gen|bcdee|bcd~5_combout ;
wire \vga|bit_gen|bcdee|bcd~4_combout ;
wire \vga|bit_gen|bcdee|bcd~9_combout ;
wire \vga|bit_gen|bcdee|bcd~21_combout ;
wire \vga|bit_gen|bcdee|bcd~46_combout ;
wire \vga|bit_gen|bcdee|bcd~7_combout ;
wire \vga|bit_gen|bcdee|bcd~8_combout ;
wire \vga|bit_gen|bcdee|bcd~19_combout ;
wire \vga|bit_gen|bcdee|bcd~47_combout ;
wire \vga|bit_gen|bcdee|bcd~20_combout ;
wire \vga|bit_gen|bcdee|bcd~45_combout ;
wire \vga|bit_gen|bcdee|bcd~42_combout ;
wire \vga|bit_gen|bcdee|bcd~39_combout ;
wire \vga|bit_gen|bcdee|bcd~37_combout ;
wire \vga|bit_gen|bcdee|bcd~38_combout ;
wire \vga|bit_gen|bcdee|bcd~40_combout ;
wire \vga|bit_gen|bcdee|bcd~41_combout ;
wire \vga|bit_gen|bcdee|bcd~43_combout ;
wire \vga|bit_gen|bcdee|bcd~44_combout ;
wire \vga|bit_gen|bcdee|bcd[12]~48_combout ;
wire \vga|bit_gen|bcdee|bcd~32_combout ;
wire \vga|bit_gen|bcdee|bcd~33_combout ;
wire \vga|bit_gen|bcdee|bcd~34_combout ;
wire \vga|bit_gen|bcdee|bcd~31_combout ;
wire \vga|bit_gen|bcdee|bcd~30_combout ;
wire \vga|bit_gen|bcdee|bcd~29_combout ;
wire \vga|bit_gen|bcdee|bcd[13]~49_combout ;
wire \vga|bit_gen|Mux0~2_combout ;
wire \vga|bit_gen|vga_b[7]~3_combout ;
wire \vga|bit_gen|bcdee|bcd[15]~35_combout ;
wire \vga|bit_gen|bcdee|bcd[14]~36_combout ;
wire \vga|bit_gen|display_r[5]~6_combout ;
wire \vga|bit_gen|display_r[5]~16_combout ;
wire \vga|bit_gen|bcdee|bcd~50_combout ;
wire \vga|bit_gen|bcdee|bcd[6]~61_combout ;
wire \vga|bit_gen|bcdee|bcd[5]~64_combout ;
wire \vga|bit_gen|LessThan16~0_combout ;
wire \vga|bit_gen|LessThan16~1_combout ;
wire \vga|bit_gen|paint_r~25_combout ;
wire \vga|bit_gen|LessThan17~0_combout ;
wire \vga|bit_gen|paint_r~24_combout ;
wire \vga|bit_gen|bcdee|bcd~55_combout ;
wire \vga|bit_gen|bcdee|bcd~57_combout ;
wire \vga|bit_gen|bcdee|bcd~56_combout ;
wire \vga|bit_gen|bcdee|bcd[4]~63_combout ;
wire \vga|bit_gen|Mux2~1_combout ;
wire \vga|bit_gen|bcdee|bcd[7]~62_combout ;
wire \vga|bit_gen|always2~12_combout ;
wire \vga|bit_gen|always2~13_combout ;
wire \vga|bit_gen|paint_r~29_combout ;
wire \vga|bit_gen|paint_r~31_combout ;
wire \vga|bit_gen|paint_r~30_combout ;
wire \vga|bit_gen|Mux2~0_combout ;
wire \vga|bit_gen|paint_r~7_combout ;
wire \vga|bit_gen|paint_r~28_combout ;
wire \vga|bit_gen|paint_r~26_combout ;
wire \vga|bit_gen|paint_r~27_combout ;
wire \vga|bit_gen|Mux2~2_combout ;
wire \vga|bit_gen|display_r[5]~15_combout ;
wire \vga|bit_gen|display_r[5]~8_combout ;
wire \vga|bit_gen|Mux0~0_combout ;
wire \vga|bit_gen|LessThan10~0_combout ;
wire \vga|bit_gen|paint_r~11_combout ;
wire \vga|bit_gen|bcdee|bcd[8]~51_combout ;
wire \vga|bit_gen|Mux1~0_combout ;
wire \vga|bit_gen|LessThan11~0_combout ;
wire \vga|bit_gen|LessThan11~1_combout ;
wire \vga|bit_gen|paint_r~9_combout ;
wire \vga|bit_gen|vga_b[7]~4_combout ;
wire \vga|bit_gen|vga_b[7]~5_combout ;
wire \vga|bit_gen|bcdee|bcd[10]~53_combout ;
wire \vga|bit_gen|bcdee|bcd[9]~52_combout ;
wire \vga|bit_gen|bcdee|bcd[11]~54_combout ;
wire \vga|bit_gen|display_r[5]~4_combout ;
wire \vga|bit_gen|display_r[5]~5_combout ;
wire \vga|bit_gen|always2~8_combout ;
wire \vga|bit_gen|paint_r~8_combout ;
wire \vga|bit_gen|paint_r~5_combout ;
wire \vga|bit_gen|paint_r~6_combout ;
wire \vga|bit_gen|Mux0~3_combout ;
wire \vga|bit_gen|display_r[5]~3_combout ;
wire \vga|bit_gen|Mux0~1_combout ;
wire \vga|bit_gen|bcdee|bcd[2]~59_combout ;
wire \vga|bit_gen|LessThan31~0_combout ;
wire \vga|bit_gen|LessThan31~1_combout ;
wire \vga|bit_gen|LessThan31~2_combout ;
wire \vga|bit_gen|paint_r~12_combout ;
wire \vga|bit_gen|LessThan26~0_combout ;
wire \vga|bit_gen|paint_r~13_combout ;
wire \vga|bit_gen|Mux3~1_combout ;
wire \vga|bit_gen|bcdee|bcd[1]~58_combout ;
wire \vga|bit_gen|display_r[5]~21_combout ;
wire \vga|bit_gen|bcdee|bcd[3]~60_combout ;
wire \vga|bit_gen|always2~9_combout ;
wire \vga|bit_gen|paint_r~17_combout ;
wire \vga|bit_gen|paint_r~14_combout ;
wire \vga|bit_gen|paint_r~16_combout ;
wire \vga|bit_gen|Mux3~0_combout ;
wire \vga|bit_gen|paint_r~19_combout ;
wire \vga|bit_gen|paint_r~20_combout ;
wire \vga|bit_gen|paint_r~18_combout ;
wire \vga|bit_gen|Mux3~2_combout ;
wire \vga|bit_gen|display_r[5]~17_combout ;
wire \vga|bit_gen|display_r[5]~7_combout ;
wire \vga|bit_gen|always2~14_combout ;
wire \vga|bit_gen|always2~15_combout ;
wire \vga|bit_gen|always2~16_combout ;
wire \vga|bit_gen|paint_r~34_combout ;
wire \vga|bit_gen|paint_r~32_combout ;
wire \vga|bit_gen|paint_r~33_combout ;
wire \vga|bit_gen|Mux1~1_combout ;
wire \vga|bit_gen|paint_r~35_combout ;
wire \vga|bit_gen|always2~17_combout ;
wire \vga|bit_gen|paint_r~37_combout ;
wire \vga|bit_gen|paint_r~36_combout ;
wire \vga|bit_gen|Mux1~2_combout ;
wire \vga|bit_gen|display_r[5]~9_combout ;
wire \vga|bit_gen|clut_mem|ram~1_combout ;
wire \vga|bit_gen|display_r[5]~2_combout ;
wire \vga|bit_gen|display_r[5]~10_combout ;
wire \vga|bit_gen|clut_mem|ram~2_combout ;
wire \vga|bit_gen|display_r[6]~11_combout ;
wire \vga|bit_gen|display_r[6]~12_combout ;
wire \vga|bit_gen|clut_mem|ram~3_combout ;
wire \vga|bit_gen|display_r[7]~13_combout ;
wire \vga|bit_gen|display_r[7]~14_combout ;
wire \vga|bit_gen|clut_mem|ram~4_combout ;
wire \vga|bit_gen|display_g[4]~0_combout ;
wire \vga|bit_gen|clut_mem|ram~5_combout ;
wire \vga|bit_gen|display_g[5]~1_combout ;
wire \vga|bit_gen|clut_mem|ram~6_combout ;
wire \vga|bit_gen|display_g[6]~2_combout ;
wire \vga|bit_gen|display_g[6]~3_combout ;
wire \vga|bit_gen|clut_mem|ram~7_combout ;
wire \vga|bit_gen|display_g[7]~4_combout ;
wire \vga|bit_gen|display_g[7]~5_combout ;
wire \vga|bit_gen|clut_mem|ram~8_combout ;
wire \vga|bit_gen|display_b[4]~0_combout ;
wire \vga|bit_gen|clut_mem|ram~9_combout ;
wire \vga|bit_gen|display_b[5]~1_combout ;
wire \vga|bit_gen|clut_mem|ram~10_combout ;
wire \vga|bit_gen|display_b[6]~2_combout ;
wire \vga|bit_gen|clut_mem|ram~11_combout ;
wire \vga|bit_gen|display_b[7]~3_combout ;
wire \vga|bit_gen|display_b[7]~4_combout ;
wire [15:0] \vga_counter_i|cont ;
wire [15:0] \vga|bit_gen|control|v_count ;
wire [7:0] \cpu|cont|previous_state ;
wire [3:0] \vga|bit_gen|sprite_p2|pix ;
wire [3:0] \vga|bit_gen|sprite_m|pix ;
wire [15:0] \vga|bit_gen|control|h_count ;
wire [3:0] \vga|bit_gen|sprite_p1|pix ;
wire [3:0] \cpu|dp|instruction_reg_i|B_index_flopr|q ;
wire [3:0] \vga|bit_gen|sprite_p2|bmap_x ;
wire [7:0] \vga|bit_gen|sprite_m|spr_rom_addr ;
wire [2:0] \vga_counter_i|counter ;
wire [7:0] \vga|bit_gen|sprite_p1|spr_rom_addr ;
wire [7:0] \vga|bit_gen|sprite_p2|spr_rom_addr ;
wire [7:0] \cpu|cont|state ;
wire [15:0] \cpu|dp|pc_flopenr|q ;
wire [15:0] \vga|bit_gen|sprite_m|sprx_r ;
wire [15:0] \cpu|dp|reg_B_flopr|q ;
wire [3:0] \cpu|dp|instruction_reg_i|op_code_flopr|q ;
wire [3:0] \vga|bit_gen|pixel ;
wire [3:0] \cpu|dp|instruction_reg_i|ext_op_code_flopr|q ;
wire [15:0] \cpu|dp|pc_counter_i|incremented_pc ;
wire [15:0] \cpu|dp|alu_rf_i|alu_out ;
wire [15:0] \vga_counter_i|mx ;
wire [15:0] \vga_counter_i|p1x ;
wire [15:0] \vga_counter_i|p2x ;
wire [0:40] \cpu|dp|reg_file|RAM_rtl_1_bypass ;
wire [7:0] \vga|bit_gen|vga_r ;
wire [15:0] \cpu|dp|button_inputs|q ;
wire [15:0] \vga_counter_i|my ;
wire [15:0] \vga_counter_i|p1y ;
wire [15:0] \vga_counter_i|p2y ;
wire [7:0] \vga|bit_gen|vga_g ;
wire [7:0] \vga|bit_gen|vga_b ;
wire [3:0] \cpu|dp|instruction_reg_i|A_index_flopr|q ;
wire [2:0] \vga|bit_gen|sprite_p2|cnt_x ;
wire [11:0] \vga|bit_gen|clut_mem|data_out ;
wire [2:0] \new_mem|ram_rtl_0|auto_generated|address_reg_b ;
wire [15:0] \cpu|dp|reg_A_flopr|q ;
wire [3:0] \vga|bit_gen|sprite_m|bmap_x ;
wire [2:0] \vga|bit_gen|sprite_m|cnt_x ;
wire [3:0] \vga|bit_gen|sprite_p1|bmap_x ;
wire [2:0] \vga|bit_gen|sprite_p1|cnt_x ;
wire [15:0] \vga|bit_gen|sprite_p1|sprx_r ;
wire [15:0] \vga|bit_gen|sprite_p2|sprx_r ;
wire [0:40] \cpu|dp|reg_file|RAM_rtl_0_bypass ;
wire [15:0] \vga|bit_gen|sprite_m|spry_r ;
wire [15:0] \vga|bit_gen|sprite_p1|spry_r ;
wire [15:0] \vga|bit_gen|sprite_p2|spry_r ;

wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [39:0] \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \new_mem|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a4~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a5~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a6~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a7~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a8~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a9~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a10~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a11~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a12~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a13~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a15~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a14~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a3~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a2~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a0~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a1~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0~portbdataout  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a1  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a2  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a3  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a4  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a5  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a6  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a7  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a8  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a9  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a10  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a11  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a12  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a13  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a14  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a15  = \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a1  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a2  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a3  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a4  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a5  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a6  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a7  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a8  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a9  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a10  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a11  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a12  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a13  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a14  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a15  = \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a78~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a78~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a94~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a110~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a110~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a126~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a126~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a30~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a46~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a62~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a70~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a86~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a102~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a118~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a22~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a38~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a54~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a79~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a79~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a95~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a95~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a111~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a111~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a127~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a127~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a31~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a47~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a63~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a76~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a92~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a108~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a124~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a28~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a44~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a60~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a77~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a93~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a93~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a109~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a109~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a125~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a125~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a29~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a45~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a61~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a68~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a84~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a100~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a116~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a20~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a36~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a52~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a71~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a87~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a103~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a119~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a23~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a39~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a55~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a69~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a85~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a101~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a117~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a21~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a37~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a53~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a64~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a80~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a96~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a112~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a16~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a32~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a48~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a65~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a81~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a97~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a113~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a17~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a33~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a49~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a66~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a82~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a98~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a114~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a18~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a34~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a50~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a67~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a83~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a99~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a115~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a19~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a35~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a51~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a72~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a88~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a104~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a120~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a24~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a40~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a56~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a73~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a89~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a105~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a121~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a25~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a41~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a57~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a74~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a90~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a106~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a122~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a26~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a42~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a58~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a75~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a91~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a107~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a123~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a27~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a43~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a59~portadataout  = \new_mem|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \new_mem|ram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0  = \new_mem|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \vga_clk~output (
	.i(\vga|bit_gen|control|clk_25MHz~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_clk),
	.obar());
// synopsys translate_off
defparam \vga_clk~output .bus_hold = "false";
defparam \vga_clk~output .open_drain_output = "false";
defparam \vga_clk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \vga_h_sync~output (
	.i(\vga|bit_gen|vga_hsync~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_h_sync),
	.obar());
// synopsys translate_off
defparam \vga_h_sync~output .bus_hold = "false";
defparam \vga_h_sync~output .open_drain_output = "false";
defparam \vga_h_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \vga_v_sync~output (
	.i(\vga|bit_gen|vga_vsync~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_v_sync),
	.obar());
// synopsys translate_off
defparam \vga_v_sync~output .bus_hold = "false";
defparam \vga_v_sync~output .open_drain_output = "false";
defparam \vga_v_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \vga_sync~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_sync),
	.obar());
// synopsys translate_off
defparam \vga_sync~output .bus_hold = "false";
defparam \vga_sync~output .open_drain_output = "false";
defparam \vga_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \vga_blank~output (
	.i(\vga|bit_gen|control|blank_n~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_blank),
	.obar());
// synopsys translate_off
defparam \vga_blank~output .bus_hold = "false";
defparam \vga_blank~output .open_drain_output = "false";
defparam \vga_blank~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \vga_red[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_red[0]),
	.obar());
// synopsys translate_off
defparam \vga_red[0]~output .bus_hold = "false";
defparam \vga_red[0]~output .open_drain_output = "false";
defparam \vga_red[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \vga_red[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_red[1]),
	.obar());
// synopsys translate_off
defparam \vga_red[1]~output .bus_hold = "false";
defparam \vga_red[1]~output .open_drain_output = "false";
defparam \vga_red[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \vga_red[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_red[2]),
	.obar());
// synopsys translate_off
defparam \vga_red[2]~output .bus_hold = "false";
defparam \vga_red[2]~output .open_drain_output = "false";
defparam \vga_red[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \vga_red[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_red[3]),
	.obar());
// synopsys translate_off
defparam \vga_red[3]~output .bus_hold = "false";
defparam \vga_red[3]~output .open_drain_output = "false";
defparam \vga_red[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \vga_red[4]~output (
	.i(\vga|bit_gen|vga_r [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_red[4]),
	.obar());
// synopsys translate_off
defparam \vga_red[4]~output .bus_hold = "false";
defparam \vga_red[4]~output .open_drain_output = "false";
defparam \vga_red[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \vga_red[5]~output (
	.i(\vga|bit_gen|vga_r [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_red[5]),
	.obar());
// synopsys translate_off
defparam \vga_red[5]~output .bus_hold = "false";
defparam \vga_red[5]~output .open_drain_output = "false";
defparam \vga_red[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \vga_red[6]~output (
	.i(\vga|bit_gen|vga_r [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_red[6]),
	.obar());
// synopsys translate_off
defparam \vga_red[6]~output .bus_hold = "false";
defparam \vga_red[6]~output .open_drain_output = "false";
defparam \vga_red[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \vga_red[7]~output (
	.i(\vga|bit_gen|vga_r [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_red[7]),
	.obar());
// synopsys translate_off
defparam \vga_red[7]~output .bus_hold = "false";
defparam \vga_red[7]~output .open_drain_output = "false";
defparam \vga_red[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \vga_green[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_green[0]),
	.obar());
// synopsys translate_off
defparam \vga_green[0]~output .bus_hold = "false";
defparam \vga_green[0]~output .open_drain_output = "false";
defparam \vga_green[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \vga_green[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_green[1]),
	.obar());
// synopsys translate_off
defparam \vga_green[1]~output .bus_hold = "false";
defparam \vga_green[1]~output .open_drain_output = "false";
defparam \vga_green[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \vga_green[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_green[2]),
	.obar());
// synopsys translate_off
defparam \vga_green[2]~output .bus_hold = "false";
defparam \vga_green[2]~output .open_drain_output = "false";
defparam \vga_green[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \vga_green[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_green[3]),
	.obar());
// synopsys translate_off
defparam \vga_green[3]~output .bus_hold = "false";
defparam \vga_green[3]~output .open_drain_output = "false";
defparam \vga_green[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \vga_green[4]~output (
	.i(\vga|bit_gen|vga_g [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_green[4]),
	.obar());
// synopsys translate_off
defparam \vga_green[4]~output .bus_hold = "false";
defparam \vga_green[4]~output .open_drain_output = "false";
defparam \vga_green[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \vga_green[5]~output (
	.i(\vga|bit_gen|vga_g [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_green[5]),
	.obar());
// synopsys translate_off
defparam \vga_green[5]~output .bus_hold = "false";
defparam \vga_green[5]~output .open_drain_output = "false";
defparam \vga_green[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \vga_green[6]~output (
	.i(\vga|bit_gen|vga_g [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_green[6]),
	.obar());
// synopsys translate_off
defparam \vga_green[6]~output .bus_hold = "false";
defparam \vga_green[6]~output .open_drain_output = "false";
defparam \vga_green[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \vga_green[7]~output (
	.i(\vga|bit_gen|vga_g [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_green[7]),
	.obar());
// synopsys translate_off
defparam \vga_green[7]~output .bus_hold = "false";
defparam \vga_green[7]~output .open_drain_output = "false";
defparam \vga_green[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \vga_blue[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_blue[0]),
	.obar());
// synopsys translate_off
defparam \vga_blue[0]~output .bus_hold = "false";
defparam \vga_blue[0]~output .open_drain_output = "false";
defparam \vga_blue[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \vga_blue[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_blue[1]),
	.obar());
// synopsys translate_off
defparam \vga_blue[1]~output .bus_hold = "false";
defparam \vga_blue[1]~output .open_drain_output = "false";
defparam \vga_blue[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \vga_blue[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_blue[2]),
	.obar());
// synopsys translate_off
defparam \vga_blue[2]~output .bus_hold = "false";
defparam \vga_blue[2]~output .open_drain_output = "false";
defparam \vga_blue[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \vga_blue[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_blue[3]),
	.obar());
// synopsys translate_off
defparam \vga_blue[3]~output .bus_hold = "false";
defparam \vga_blue[3]~output .open_drain_output = "false";
defparam \vga_blue[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \vga_blue[4]~output (
	.i(\vga|bit_gen|vga_b [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_blue[4]),
	.obar());
// synopsys translate_off
defparam \vga_blue[4]~output .bus_hold = "false";
defparam \vga_blue[4]~output .open_drain_output = "false";
defparam \vga_blue[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \vga_blue[5]~output (
	.i(\vga|bit_gen|vga_b [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_blue[5]),
	.obar());
// synopsys translate_off
defparam \vga_blue[5]~output .bus_hold = "false";
defparam \vga_blue[5]~output .open_drain_output = "false";
defparam \vga_blue[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \vga_blue[6]~output (
	.i(\vga|bit_gen|vga_b [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_blue[6]),
	.obar());
// synopsys translate_off
defparam \vga_blue[6]~output .bus_hold = "false";
defparam \vga_blue[6]~output .open_drain_output = "false";
defparam \vga_blue[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \vga_blue[7]~output (
	.i(\vga|bit_gen|vga_b [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_blue[7]),
	.obar());
// synopsys translate_off
defparam \vga_blue[7]~output .bus_hold = "false";
defparam \vga_blue[7]~output .open_drain_output = "false";
defparam \vga_blue[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N0
cyclonev_lcell_comb \vga|bit_gen|control|clk_25MHz~_wirecell (
// Equation(s):
// \vga|bit_gen|control|clk_25MHz~_wirecell_combout  = ( !\vga|bit_gen|control|clk_25MHz~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|clk_25MHz~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|clk_25MHz~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|clk_25MHz~_wirecell .extended_lut = "off";
defparam \vga|bit_gen|control|clk_25MHz~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga|bit_gen|control|clk_25MHz~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y70_N5
dffeas \vga|bit_gen|control|clk_25MHz (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\vga|bit_gen|control|clk_25MHz~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|clk_25MHz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|clk_25MHz .is_wysiwyg = "true";
defparam \vga|bit_gen|control|clk_25MHz .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X29_Y70_N0
cyclonev_lcell_comb \vga|bit_gen|control|Add1~1 (
// Equation(s):
// \vga|bit_gen|control|Add1~1_sumout  = SUM(( \vga|bit_gen|control|h_count [0] ) + ( VCC ) + ( !VCC ))
// \vga|bit_gen|control|Add1~2  = CARRY(( \vga|bit_gen|control|h_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|h_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~1_sumout ),
	.cout(\vga|bit_gen|control|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~1 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|control|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y70_N12
cyclonev_lcell_comb \vga|bit_gen|control|Add1~61 (
// Equation(s):
// \vga|bit_gen|control|Add1~61_sumout  = SUM(( \vga|bit_gen|control|h_count [4] ) + ( GND ) + ( \vga|bit_gen|control|Add1~58  ))
// \vga|bit_gen|control|Add1~62  = CARRY(( \vga|bit_gen|control|h_count [4] ) + ( GND ) + ( \vga|bit_gen|control|Add1~58  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|h_count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~61_sumout ),
	.cout(\vga|bit_gen|control|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~61 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~61 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|bit_gen|control|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y70_N15
cyclonev_lcell_comb \vga|bit_gen|control|Add1~37 (
// Equation(s):
// \vga|bit_gen|control|Add1~37_sumout  = SUM(( \vga|bit_gen|control|h_count [5] ) + ( GND ) + ( \vga|bit_gen|control|Add1~62  ))
// \vga|bit_gen|control|Add1~38  = CARRY(( \vga|bit_gen|control|h_count [5] ) + ( GND ) + ( \vga|bit_gen|control|Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~37_sumout ),
	.cout(\vga|bit_gen|control|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~37 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|control|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y71_N30
cyclonev_lcell_comb \vga|bit_gen|control|h_count[5]~1 (
// Equation(s):
// \vga|bit_gen|control|h_count[5]~1_combout  = ( \vga|bit_gen|control|clk_25MHz~q  ) # ( !\vga|bit_gen|control|clk_25MHz~q  & ( !\reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|clk_25MHz~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|h_count[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[5]~1 .extended_lut = "off";
defparam \vga|bit_gen|control|h_count[5]~1 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \vga|bit_gen|control|h_count[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y70_N17
dffeas \vga|bit_gen|control|h_count[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|h_count[5]~0_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|h_count[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y70_N18
cyclonev_lcell_comb \vga|bit_gen|control|Add1~41 (
// Equation(s):
// \vga|bit_gen|control|Add1~41_sumout  = SUM(( \vga|bit_gen|control|h_count [6] ) + ( GND ) + ( \vga|bit_gen|control|Add1~38  ))
// \vga|bit_gen|control|Add1~42  = CARRY(( \vga|bit_gen|control|h_count [6] ) + ( GND ) + ( \vga|bit_gen|control|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~41_sumout ),
	.cout(\vga|bit_gen|control|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~41 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|control|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y70_N20
dffeas \vga|bit_gen|control|h_count[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|h_count[5]~0_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|h_count[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y70_N51
cyclonev_lcell_comb \vga|bit_gen|control|Equal0~0 (
// Equation(s):
// \vga|bit_gen|control|Equal0~0_combout  = ( !\vga|bit_gen|control|h_count [5] & ( !\vga|bit_gen|control|h_count [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|h_count [6]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|h_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal0~0 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal0~0 .lut_mask = 64'hFF00FF0000000000;
defparam \vga|bit_gen|control|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y70_N21
cyclonev_lcell_comb \vga|bit_gen|control|Add1~49 (
// Equation(s):
// \vga|bit_gen|control|Add1~49_sumout  = SUM(( \vga|bit_gen|control|h_count [7] ) + ( GND ) + ( \vga|bit_gen|control|Add1~42  ))
// \vga|bit_gen|control|Add1~50  = CARRY(( \vga|bit_gen|control|h_count [7] ) + ( GND ) + ( \vga|bit_gen|control|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|h_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~49_sumout ),
	.cout(\vga|bit_gen|control|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~49 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|control|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y70_N23
dffeas \vga|bit_gen|control|h_count[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|h_count[5]~0_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|h_count[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y70_N24
cyclonev_lcell_comb \vga|bit_gen|control|Add1~53 (
// Equation(s):
// \vga|bit_gen|control|Add1~53_sumout  = SUM(( \vga|bit_gen|control|h_count [8] ) + ( GND ) + ( \vga|bit_gen|control|Add1~50  ))
// \vga|bit_gen|control|Add1~54  = CARRY(( \vga|bit_gen|control|h_count [8] ) + ( GND ) + ( \vga|bit_gen|control|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~53_sumout ),
	.cout(\vga|bit_gen|control|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~53 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|control|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y70_N26
dffeas \vga|bit_gen|control|h_count[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|h_count[5]~0_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|h_count[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[8] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y70_N27
cyclonev_lcell_comb \vga|bit_gen|control|Add1~45 (
// Equation(s):
// \vga|bit_gen|control|Add1~45_sumout  = SUM(( \vga|bit_gen|control|h_count [9] ) + ( GND ) + ( \vga|bit_gen|control|Add1~54  ))
// \vga|bit_gen|control|Add1~46  = CARRY(( \vga|bit_gen|control|h_count [9] ) + ( GND ) + ( \vga|bit_gen|control|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|h_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~45_sumout ),
	.cout(\vga|bit_gen|control|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~45 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|control|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y70_N29
dffeas \vga|bit_gen|control|h_count[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|h_count[5]~0_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|h_count[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[9] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y70_N54
cyclonev_lcell_comb \vga|bit_gen|control|Equal0~2 (
// Equation(s):
// \vga|bit_gen|control|Equal0~2_combout  = ( \vga|bit_gen|control|h_count [4] & ( (\vga|bit_gen|control|h_count [8] & (\vga|bit_gen|control|h_count [3] & (\vga|bit_gen|control|h_count [9] & !\vga|bit_gen|control|h_count [7]))) ) )

	.dataa(!\vga|bit_gen|control|h_count [8]),
	.datab(!\vga|bit_gen|control|h_count [3]),
	.datac(!\vga|bit_gen|control|h_count [9]),
	.datad(!\vga|bit_gen|control|h_count [7]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|h_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal0~2 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal0~2 .lut_mask = 64'h0000000001000100;
defparam \vga|bit_gen|control|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y70_N0
cyclonev_lcell_comb \vga|bit_gen|LessThan4~0 (
// Equation(s):
// \vga|bit_gen|LessThan4~0_combout  = ( !\vga|bit_gen|control|h_count [2] & ( (!\vga|bit_gen|control|h_count [1] & !\vga|bit_gen|control|h_count [0]) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|h_count [1]),
	.datac(!\vga|bit_gen|control|h_count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|h_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|LessThan4~0 .extended_lut = "off";
defparam \vga|bit_gen|LessThan4~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \vga|bit_gen|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y70_N30
cyclonev_lcell_comb \vga|bit_gen|control|Add1~17 (
// Equation(s):
// \vga|bit_gen|control|Add1~17_sumout  = SUM(( \vga|bit_gen|control|h_count [10] ) + ( GND ) + ( \vga|bit_gen|control|Add1~46  ))
// \vga|bit_gen|control|Add1~18  = CARRY(( \vga|bit_gen|control|h_count [10] ) + ( GND ) + ( \vga|bit_gen|control|Add1~46  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|h_count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~17_sumout ),
	.cout(\vga|bit_gen|control|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~17 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|bit_gen|control|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y70_N32
dffeas \vga|bit_gen|control|h_count[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|h_count[5]~0_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|h_count[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[10] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y70_N33
cyclonev_lcell_comb \vga|bit_gen|control|Add1~21 (
// Equation(s):
// \vga|bit_gen|control|Add1~21_sumout  = SUM(( \vga|bit_gen|control|h_count [11] ) + ( GND ) + ( \vga|bit_gen|control|Add1~18  ))
// \vga|bit_gen|control|Add1~22  = CARRY(( \vga|bit_gen|control|h_count [11] ) + ( GND ) + ( \vga|bit_gen|control|Add1~18  ))

	.dataa(!\vga|bit_gen|control|h_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~21_sumout ),
	.cout(\vga|bit_gen|control|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~21 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~21 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|bit_gen|control|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y70_N35
dffeas \vga|bit_gen|control|h_count[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|h_count[5]~0_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|h_count[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[11] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y70_N36
cyclonev_lcell_comb \vga|bit_gen|control|Add1~25 (
// Equation(s):
// \vga|bit_gen|control|Add1~25_sumout  = SUM(( \vga|bit_gen|control|h_count [12] ) + ( GND ) + ( \vga|bit_gen|control|Add1~22  ))
// \vga|bit_gen|control|Add1~26  = CARRY(( \vga|bit_gen|control|h_count [12] ) + ( GND ) + ( \vga|bit_gen|control|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~25_sumout ),
	.cout(\vga|bit_gen|control|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~25 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|control|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y70_N38
dffeas \vga|bit_gen|control|h_count[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|h_count[5]~0_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|h_count[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[12] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y70_N39
cyclonev_lcell_comb \vga|bit_gen|control|Add1~29 (
// Equation(s):
// \vga|bit_gen|control|Add1~29_sumout  = SUM(( \vga|bit_gen|control|h_count [13] ) + ( GND ) + ( \vga|bit_gen|control|Add1~26  ))
// \vga|bit_gen|control|Add1~30  = CARRY(( \vga|bit_gen|control|h_count [13] ) + ( GND ) + ( \vga|bit_gen|control|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~29_sumout ),
	.cout(\vga|bit_gen|control|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~29 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|control|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y70_N41
dffeas \vga|bit_gen|control|h_count[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|h_count[5]~0_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|h_count[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[13] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y70_N42
cyclonev_lcell_comb \vga|bit_gen|control|Add1~33 (
// Equation(s):
// \vga|bit_gen|control|Add1~33_sumout  = SUM(( \vga|bit_gen|control|h_count [14] ) + ( GND ) + ( \vga|bit_gen|control|Add1~30  ))
// \vga|bit_gen|control|Add1~34  = CARRY(( \vga|bit_gen|control|h_count [14] ) + ( GND ) + ( \vga|bit_gen|control|Add1~30  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|h_count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~33_sumout ),
	.cout(\vga|bit_gen|control|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~33 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~33 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|bit_gen|control|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y70_N44
dffeas \vga|bit_gen|control|h_count[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|h_count[5]~0_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|h_count[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[14] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y70_N45
cyclonev_lcell_comb \vga|bit_gen|control|Add1~13 (
// Equation(s):
// \vga|bit_gen|control|Add1~13_sumout  = SUM(( \vga|bit_gen|control|h_count [15] ) + ( GND ) + ( \vga|bit_gen|control|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~13 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|control|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y70_N47
dffeas \vga|bit_gen|control|h_count[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|h_count[5]~0_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|h_count[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[15] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y70_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Equal1~0 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Equal1~0_combout  = ( !\vga|bit_gen|control|h_count [12] & ( !\vga|bit_gen|control|h_count [11] & ( (!\vga|bit_gen|control|h_count [10] & (!\vga|bit_gen|control|h_count [14] & (!\vga|bit_gen|control|h_count [13] & 
// !\vga|bit_gen|control|h_count [15]))) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [10]),
	.datab(!\vga|bit_gen|control|h_count [14]),
	.datac(!\vga|bit_gen|control|h_count [13]),
	.datad(!\vga|bit_gen|control|h_count [15]),
	.datae(!\vga|bit_gen|control|h_count [12]),
	.dataf(!\vga|bit_gen|control|h_count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Equal1~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Equal1~0 .lut_mask = 64'h8000000000000000;
defparam \vga|bit_gen|sprite_p2|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y70_N48
cyclonev_lcell_comb \vga|bit_gen|control|h_count[5]~0 (
// Equation(s):
// \vga|bit_gen|control|h_count[5]~0_combout  = ( \vga|bit_gen|sprite_p2|Equal1~0_combout  & ( (!\reset~input_o ) # ((\vga|bit_gen|control|Equal0~0_combout  & (\vga|bit_gen|control|Equal0~2_combout  & \vga|bit_gen|LessThan4~0_combout ))) ) ) # ( 
// !\vga|bit_gen|sprite_p2|Equal1~0_combout  & ( !\reset~input_o  ) )

	.dataa(!\vga|bit_gen|control|Equal0~0_combout ),
	.datab(!\reset~input_o ),
	.datac(!\vga|bit_gen|control|Equal0~2_combout ),
	.datad(!\vga|bit_gen|LessThan4~0_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p2|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|h_count[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[5]~0 .extended_lut = "off";
defparam \vga|bit_gen|control|h_count[5]~0 .lut_mask = 64'hCCCCCCCCCCCDCCCD;
defparam \vga|bit_gen|control|h_count[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y70_N38
dffeas \vga|bit_gen|control|h_count[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|bit_gen|control|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|h_count[5]~0_combout ),
	.sload(vcc),
	.ena(\vga|bit_gen|control|h_count[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y70_N3
cyclonev_lcell_comb \vga|bit_gen|control|Add1~9 (
// Equation(s):
// \vga|bit_gen|control|Add1~9_sumout  = SUM(( \vga|bit_gen|control|h_count [1] ) + ( GND ) + ( \vga|bit_gen|control|Add1~2  ))
// \vga|bit_gen|control|Add1~10  = CARRY(( \vga|bit_gen|control|h_count [1] ) + ( GND ) + ( \vga|bit_gen|control|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|h_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~9_sumout ),
	.cout(\vga|bit_gen|control|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~9 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|control|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y70_N5
dffeas \vga|bit_gen|control|h_count[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|h_count[5]~0_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|h_count[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y70_N6
cyclonev_lcell_comb \vga|bit_gen|control|Add1~5 (
// Equation(s):
// \vga|bit_gen|control|Add1~5_sumout  = SUM(( \vga|bit_gen|control|h_count [2] ) + ( GND ) + ( \vga|bit_gen|control|Add1~10  ))
// \vga|bit_gen|control|Add1~6  = CARRY(( \vga|bit_gen|control|h_count [2] ) + ( GND ) + ( \vga|bit_gen|control|Add1~10  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|h_count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~5_sumout ),
	.cout(\vga|bit_gen|control|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~5 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~5 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|bit_gen|control|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y70_N8
dffeas \vga|bit_gen|control|h_count[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|h_count[5]~0_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|h_count[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y70_N9
cyclonev_lcell_comb \vga|bit_gen|control|Add1~57 (
// Equation(s):
// \vga|bit_gen|control|Add1~57_sumout  = SUM(( \vga|bit_gen|control|h_count [3] ) + ( GND ) + ( \vga|bit_gen|control|Add1~6  ))
// \vga|bit_gen|control|Add1~58  = CARRY(( \vga|bit_gen|control|h_count [3] ) + ( GND ) + ( \vga|bit_gen|control|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add1~57_sumout ),
	.cout(\vga|bit_gen|control|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add1~57 .extended_lut = "off";
defparam \vga|bit_gen|control|Add1~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|control|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y70_N11
dffeas \vga|bit_gen|control|h_count[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|h_count[5]~0_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|h_count[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y70_N14
dffeas \vga|bit_gen|control|h_count[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add1~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|h_count[5]~0_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|h_count[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_count[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N51
cyclonev_lcell_comb \vga|bit_gen|control|Equal2~0 (
// Equation(s):
// \vga|bit_gen|control|Equal2~0_combout  = ( !\vga|bit_gen|control|h_count [8] & ( (!\vga|bit_gen|control|h_count [4] & (!\vga|bit_gen|control|h_count [9] & (!\vga|bit_gen|control|h_count [3] & !\vga|bit_gen|control|h_count [7]))) ) )

	.dataa(!\vga|bit_gen|control|h_count [4]),
	.datab(!\vga|bit_gen|control|h_count [9]),
	.datac(!\vga|bit_gen|control|h_count [3]),
	.datad(!\vga|bit_gen|control|h_count [7]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|h_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal2~0 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal2~0 .lut_mask = 64'h8000800000000000;
defparam \vga|bit_gen|control|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N54
cyclonev_lcell_comb \vga|bit_gen|control|Equal3~0 (
// Equation(s):
// \vga|bit_gen|control|Equal3~0_combout  = ( \vga|bit_gen|control|h_count [7] & ( !\vga|bit_gen|control|h_count [8] & ( (\vga|bit_gen|control|h_count [9] & (\vga|bit_gen|control|h_count [4] & !\vga|bit_gen|control|h_count [3])) ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|h_count [9]),
	.datac(!\vga|bit_gen|control|h_count [4]),
	.datad(!\vga|bit_gen|control|h_count [3]),
	.datae(!\vga|bit_gen|control|h_count [7]),
	.dataf(!\vga|bit_gen|control|h_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal3~0 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal3~0 .lut_mask = 64'h0000030000000000;
defparam \vga|bit_gen|control|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N30
cyclonev_lcell_comb \vga|bit_gen|control|Equal0~1 (
// Equation(s):
// \vga|bit_gen|control|Equal0~1_combout  = ( \vga|bit_gen|sprite_p2|Equal1~0_combout  & ( \vga|bit_gen|LessThan4~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|LessThan4~0_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p2|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal0~1 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal0~1 .lut_mask = 64'h0000000000FF00FF;
defparam \vga|bit_gen|control|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N27
cyclonev_lcell_comb \vga|bit_gen|control|h_sync~1 (
// Equation(s):
// \vga|bit_gen|control|h_sync~1_combout  = ( \vga|bit_gen|control|Equal3~0_combout  & ( \vga|bit_gen|control|Equal0~1_combout  & ( (!\vga|bit_gen|control|h_count [5] & ((!\vga|bit_gen|control|h_count [6] & (\vga|bit_gen|control|Equal2~0_combout )) # 
// (\vga|bit_gen|control|h_count [6] & ((\vga|bit_gen|control|h_sync~q ))))) # (\vga|bit_gen|control|h_count [5] & (((\vga|bit_gen|control|h_count [6]) # (\vga|bit_gen|control|h_sync~q )))) ) ) ) # ( !\vga|bit_gen|control|Equal3~0_combout  & ( 
// \vga|bit_gen|control|Equal0~1_combout  & ( ((\vga|bit_gen|control|Equal2~0_combout  & (!\vga|bit_gen|control|h_count [5] & !\vga|bit_gen|control|h_count [6]))) # (\vga|bit_gen|control|h_sync~q ) ) ) ) # ( \vga|bit_gen|control|Equal3~0_combout  & ( 
// !\vga|bit_gen|control|Equal0~1_combout  & ( \vga|bit_gen|control|h_sync~q  ) ) ) # ( !\vga|bit_gen|control|Equal3~0_combout  & ( !\vga|bit_gen|control|Equal0~1_combout  & ( \vga|bit_gen|control|h_sync~q  ) ) )

	.dataa(!\vga|bit_gen|control|Equal2~0_combout ),
	.datab(!\vga|bit_gen|control|h_count [5]),
	.datac(!\vga|bit_gen|control|h_sync~q ),
	.datad(!\vga|bit_gen|control|h_count [6]),
	.datae(!\vga|bit_gen|control|Equal3~0_combout ),
	.dataf(!\vga|bit_gen|control|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|h_sync~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|h_sync~1 .extended_lut = "off";
defparam \vga|bit_gen|control|h_sync~1 .lut_mask = 64'h0F0F0F0F4F0F473F;
defparam \vga|bit_gen|control|h_sync~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N30
cyclonev_lcell_comb \vga|bit_gen|control|h_sync~0 (
// Equation(s):
// \vga|bit_gen|control|h_sync~0_combout  = ( \vga|bit_gen|control|clk_25MHz~q  & ( \reset~input_o  ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|clk_25MHz~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|h_sync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|h_sync~0 .extended_lut = "off";
defparam \vga|bit_gen|control|h_sync~0 .lut_mask = 64'h0000000055555555;
defparam \vga|bit_gen|control|h_sync~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y70_N47
dffeas \vga|bit_gen|control|h_sync (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|bit_gen|control|h_sync~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|control|h_sync~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_sync .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_sync .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y70_N25
dffeas \vga|bit_gen|vga_hsync (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|control|h_sync~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_hsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_hsync .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_hsync .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N0
cyclonev_lcell_comb \vga|bit_gen|control|Add0~61 (
// Equation(s):
// \vga|bit_gen|control|Add0~61_sumout  = SUM(( \vga|bit_gen|control|v_count [0] ) + ( VCC ) + ( !VCC ))
// \vga|bit_gen|control|Add0~62  = CARRY(( \vga|bit_gen|control|v_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|v_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~61_sumout ),
	.cout(\vga|bit_gen|control|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~61 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~61 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|control|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N48
cyclonev_lcell_comb \vga|bit_gen|control|Equal1~0 (
// Equation(s):
// \vga|bit_gen|control|Equal1~0_combout  = ( !\vga|bit_gen|control|v_count [5] & ( (!\vga|bit_gen|control|v_count [6] & (!\vga|bit_gen|control|v_count [8] & !\vga|bit_gen|control|v_count [7])) ) )

	.dataa(!\vga|bit_gen|control|v_count [6]),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [8]),
	.datad(!\vga|bit_gen|control|v_count [7]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|v_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal1~0 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal1~0 .lut_mask = 64'hA000A00000000000;
defparam \vga|bit_gen|control|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N51
cyclonev_lcell_comb \vga|bit_gen|control|Equal5~0 (
// Equation(s):
// \vga|bit_gen|control|Equal5~0_combout  = ( !\vga|bit_gen|control|v_count [11] & ( (!\vga|bit_gen|control|v_count [10] & (!\vga|bit_gen|control|v_count [13] & !\vga|bit_gen|control|v_count [12])) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|v_count [10]),
	.datac(!\vga|bit_gen|control|v_count [13]),
	.datad(!\vga|bit_gen|control|v_count [12]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|v_count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal5~0 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal5~0 .lut_mask = 64'hC000C00000000000;
defparam \vga|bit_gen|control|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N27
cyclonev_lcell_comb \vga|bit_gen|control|Equal1~1 (
// Equation(s):
// \vga|bit_gen|control|Equal1~1_combout  = ( !\vga|bit_gen|control|v_count [4] & ( \vga|bit_gen|control|v_count [3] & ( (!\vga|bit_gen|control|v_count [14] & !\vga|bit_gen|control|v_count [15]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [14]),
	.datad(!\vga|bit_gen|control|v_count [15]),
	.datae(!\vga|bit_gen|control|v_count [4]),
	.dataf(!\vga|bit_gen|control|v_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal1~1 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal1~1 .lut_mask = 64'h00000000F0000000;
defparam \vga|bit_gen|control|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N18
cyclonev_lcell_comb \vga|bit_gen|control|Equal1~2 (
// Equation(s):
// \vga|bit_gen|control|Equal1~2_combout  = ( !\vga|bit_gen|control|v_count [1] & ( !\vga|bit_gen|control|v_count [2] & ( (\vga|bit_gen|control|v_count [9] & \vga|bit_gen|control|v_count [0]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [9]),
	.datad(!\vga|bit_gen|control|v_count [0]),
	.datae(!\vga|bit_gen|control|v_count [1]),
	.dataf(!\vga|bit_gen|control|v_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal1~2 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal1~2 .lut_mask = 64'h000F000000000000;
defparam \vga|bit_gen|control|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N54
cyclonev_lcell_comb \vga|bit_gen|control|v_count[14]~0 (
// Equation(s):
// \vga|bit_gen|control|v_count[14]~0_combout  = ( \vga|bit_gen|control|Equal1~2_combout  & ( (!\reset~input_o ) # ((\vga|bit_gen|control|Equal1~0_combout  & (\vga|bit_gen|control|Equal5~0_combout  & \vga|bit_gen|control|Equal1~1_combout ))) ) ) # ( 
// !\vga|bit_gen|control|Equal1~2_combout  & ( !\reset~input_o  ) )

	.dataa(!\vga|bit_gen|control|Equal1~0_combout ),
	.datab(!\vga|bit_gen|control|Equal5~0_combout ),
	.datac(!\reset~input_o ),
	.datad(!\vga|bit_gen|control|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|v_count[14]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[14]~0 .extended_lut = "off";
defparam \vga|bit_gen|control|v_count[14]~0 .lut_mask = 64'hF0F0F0F0F0F1F0F1;
defparam \vga|bit_gen|control|v_count[14]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y70_N54
cyclonev_lcell_comb \vga|bit_gen|control|v_count[14]~1 (
// Equation(s):
// \vga|bit_gen|control|v_count[14]~1_combout  = ( \vga|bit_gen|LessThan4~0_combout  & ( \vga|bit_gen|control|clk_25MHz~q  & ( (!\reset~input_o ) # ((\vga|bit_gen|control|Equal0~2_combout  & (\vga|bit_gen|sprite_p2|Equal1~0_combout  & 
// \vga|bit_gen|control|Equal0~0_combout ))) ) ) ) # ( !\vga|bit_gen|LessThan4~0_combout  & ( \vga|bit_gen|control|clk_25MHz~q  & ( !\reset~input_o  ) ) ) # ( \vga|bit_gen|LessThan4~0_combout  & ( !\vga|bit_gen|control|clk_25MHz~q  & ( !\reset~input_o  ) ) ) 
// # ( !\vga|bit_gen|LessThan4~0_combout  & ( !\vga|bit_gen|control|clk_25MHz~q  & ( !\reset~input_o  ) ) )

	.dataa(!\vga|bit_gen|control|Equal0~2_combout ),
	.datab(!\vga|bit_gen|sprite_p2|Equal1~0_combout ),
	.datac(!\vga|bit_gen|control|Equal0~0_combout ),
	.datad(!\reset~input_o ),
	.datae(!\vga|bit_gen|LessThan4~0_combout ),
	.dataf(!\vga|bit_gen|control|clk_25MHz~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|v_count[14]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[14]~1 .extended_lut = "off";
defparam \vga|bit_gen|control|v_count[14]~1 .lut_mask = 64'hFF00FF00FF00FF01;
defparam \vga|bit_gen|control|v_count[14]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N2
dffeas \vga|bit_gen|control|v_count[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|v_count[14]~0_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|v_count[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N3
cyclonev_lcell_comb \vga|bit_gen|control|Add0~9 (
// Equation(s):
// \vga|bit_gen|control|Add0~9_sumout  = SUM(( \vga|bit_gen|control|v_count [1] ) + ( GND ) + ( \vga|bit_gen|control|Add0~62  ))
// \vga|bit_gen|control|Add0~10  = CARRY(( \vga|bit_gen|control|v_count [1] ) + ( GND ) + ( \vga|bit_gen|control|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|v_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~9_sumout ),
	.cout(\vga|bit_gen|control|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~9 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|control|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N5
dffeas \vga|bit_gen|control|v_count[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|v_count[14]~0_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|v_count[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N6
cyclonev_lcell_comb \vga|bit_gen|control|Add0~5 (
// Equation(s):
// \vga|bit_gen|control|Add0~5_sumout  = SUM(( \vga|bit_gen|control|v_count [2] ) + ( GND ) + ( \vga|bit_gen|control|Add0~10  ))
// \vga|bit_gen|control|Add0~6  = CARRY(( \vga|bit_gen|control|v_count [2] ) + ( GND ) + ( \vga|bit_gen|control|Add0~10  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|v_count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~5_sumout ),
	.cout(\vga|bit_gen|control|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~5 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|bit_gen|control|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N8
dffeas \vga|bit_gen|control|v_count[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|v_count[14]~0_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|v_count[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N9
cyclonev_lcell_comb \vga|bit_gen|control|Add0~57 (
// Equation(s):
// \vga|bit_gen|control|Add0~57_sumout  = SUM(( \vga|bit_gen|control|v_count [3] ) + ( GND ) + ( \vga|bit_gen|control|Add0~6  ))
// \vga|bit_gen|control|Add0~58  = CARRY(( \vga|bit_gen|control|v_count [3] ) + ( GND ) + ( \vga|bit_gen|control|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~57_sumout ),
	.cout(\vga|bit_gen|control|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~57 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|control|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N11
dffeas \vga|bit_gen|control|v_count[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|v_count[14]~0_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|v_count[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N12
cyclonev_lcell_comb \vga|bit_gen|control|Add0~13 (
// Equation(s):
// \vga|bit_gen|control|Add0~13_sumout  = SUM(( \vga|bit_gen|control|v_count [4] ) + ( GND ) + ( \vga|bit_gen|control|Add0~58  ))
// \vga|bit_gen|control|Add0~14  = CARRY(( \vga|bit_gen|control|v_count [4] ) + ( GND ) + ( \vga|bit_gen|control|Add0~58  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|v_count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~13_sumout ),
	.cout(\vga|bit_gen|control|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~13 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|bit_gen|control|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N14
dffeas \vga|bit_gen|control|v_count[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|v_count[14]~0_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|v_count[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N15
cyclonev_lcell_comb \vga|bit_gen|control|Add0~53 (
// Equation(s):
// \vga|bit_gen|control|Add0~53_sumout  = SUM(( \vga|bit_gen|control|v_count [5] ) + ( GND ) + ( \vga|bit_gen|control|Add0~14  ))
// \vga|bit_gen|control|Add0~54  = CARRY(( \vga|bit_gen|control|v_count [5] ) + ( GND ) + ( \vga|bit_gen|control|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~53_sumout ),
	.cout(\vga|bit_gen|control|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~53 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|control|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N17
dffeas \vga|bit_gen|control|v_count[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|v_count[14]~0_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|v_count[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N18
cyclonev_lcell_comb \vga|bit_gen|control|Add0~49 (
// Equation(s):
// \vga|bit_gen|control|Add0~49_sumout  = SUM(( \vga|bit_gen|control|v_count [6] ) + ( GND ) + ( \vga|bit_gen|control|Add0~54  ))
// \vga|bit_gen|control|Add0~50  = CARRY(( \vga|bit_gen|control|v_count [6] ) + ( GND ) + ( \vga|bit_gen|control|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~49_sumout ),
	.cout(\vga|bit_gen|control|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~49 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|control|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N20
dffeas \vga|bit_gen|control|v_count[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|v_count[14]~0_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|v_count[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N21
cyclonev_lcell_comb \vga|bit_gen|control|Add0~45 (
// Equation(s):
// \vga|bit_gen|control|Add0~45_sumout  = SUM(( \vga|bit_gen|control|v_count [7] ) + ( GND ) + ( \vga|bit_gen|control|Add0~50  ))
// \vga|bit_gen|control|Add0~46  = CARRY(( \vga|bit_gen|control|v_count [7] ) + ( GND ) + ( \vga|bit_gen|control|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|v_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~45_sumout ),
	.cout(\vga|bit_gen|control|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~45 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|control|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N23
dffeas \vga|bit_gen|control|v_count[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|v_count[14]~0_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|v_count[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N24
cyclonev_lcell_comb \vga|bit_gen|control|Add0~41 (
// Equation(s):
// \vga|bit_gen|control|Add0~41_sumout  = SUM(( \vga|bit_gen|control|v_count [8] ) + ( GND ) + ( \vga|bit_gen|control|Add0~46  ))
// \vga|bit_gen|control|Add0~42  = CARRY(( \vga|bit_gen|control|v_count [8] ) + ( GND ) + ( \vga|bit_gen|control|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~41_sumout ),
	.cout(\vga|bit_gen|control|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~41 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|control|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N26
dffeas \vga|bit_gen|control|v_count[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|v_count[14]~0_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|v_count[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[8] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N27
cyclonev_lcell_comb \vga|bit_gen|control|Add0~21 (
// Equation(s):
// \vga|bit_gen|control|Add0~21_sumout  = SUM(( \vga|bit_gen|control|v_count [9] ) + ( GND ) + ( \vga|bit_gen|control|Add0~42  ))
// \vga|bit_gen|control|Add0~22  = CARRY(( \vga|bit_gen|control|v_count [9] ) + ( GND ) + ( \vga|bit_gen|control|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|v_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~21_sumout ),
	.cout(\vga|bit_gen|control|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~21 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|control|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N29
dffeas \vga|bit_gen|control|v_count[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|v_count[14]~0_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|v_count[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[9] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N30
cyclonev_lcell_comb \vga|bit_gen|control|Add0~29 (
// Equation(s):
// \vga|bit_gen|control|Add0~29_sumout  = SUM(( \vga|bit_gen|control|v_count [10] ) + ( GND ) + ( \vga|bit_gen|control|Add0~22  ))
// \vga|bit_gen|control|Add0~30  = CARRY(( \vga|bit_gen|control|v_count [10] ) + ( GND ) + ( \vga|bit_gen|control|Add0~22  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|v_count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~29_sumout ),
	.cout(\vga|bit_gen|control|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~29 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|bit_gen|control|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N32
dffeas \vga|bit_gen|control|v_count[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|v_count[14]~0_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|v_count[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[10] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N33
cyclonev_lcell_comb \vga|bit_gen|control|Add0~33 (
// Equation(s):
// \vga|bit_gen|control|Add0~33_sumout  = SUM(( \vga|bit_gen|control|v_count [11] ) + ( GND ) + ( \vga|bit_gen|control|Add0~30  ))
// \vga|bit_gen|control|Add0~34  = CARRY(( \vga|bit_gen|control|v_count [11] ) + ( GND ) + ( \vga|bit_gen|control|Add0~30  ))

	.dataa(!\vga|bit_gen|control|v_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~33_sumout ),
	.cout(\vga|bit_gen|control|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~33 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|bit_gen|control|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N35
dffeas \vga|bit_gen|control|v_count[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|v_count[14]~0_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|v_count[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[11] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N36
cyclonev_lcell_comb \vga|bit_gen|control|Add0~37 (
// Equation(s):
// \vga|bit_gen|control|Add0~37_sumout  = SUM(( \vga|bit_gen|control|v_count [12] ) + ( GND ) + ( \vga|bit_gen|control|Add0~34  ))
// \vga|bit_gen|control|Add0~38  = CARRY(( \vga|bit_gen|control|v_count [12] ) + ( GND ) + ( \vga|bit_gen|control|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|v_count [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~37_sumout ),
	.cout(\vga|bit_gen|control|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~37 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|control|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N38
dffeas \vga|bit_gen|control|v_count[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|v_count[14]~0_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|v_count[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[12] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N39
cyclonev_lcell_comb \vga|bit_gen|control|Add0~25 (
// Equation(s):
// \vga|bit_gen|control|Add0~25_sumout  = SUM(( \vga|bit_gen|control|v_count [13] ) + ( GND ) + ( \vga|bit_gen|control|Add0~38  ))
// \vga|bit_gen|control|Add0~26  = CARRY(( \vga|bit_gen|control|v_count [13] ) + ( GND ) + ( \vga|bit_gen|control|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~25_sumout ),
	.cout(\vga|bit_gen|control|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~25 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|control|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N41
dffeas \vga|bit_gen|control|v_count[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|v_count[14]~0_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|v_count[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[13] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N42
cyclonev_lcell_comb \vga|bit_gen|control|Add0~17 (
// Equation(s):
// \vga|bit_gen|control|Add0~17_sumout  = SUM(( \vga|bit_gen|control|v_count [14] ) + ( GND ) + ( \vga|bit_gen|control|Add0~26  ))
// \vga|bit_gen|control|Add0~18  = CARRY(( \vga|bit_gen|control|v_count [14] ) + ( GND ) + ( \vga|bit_gen|control|Add0~26  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|v_count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~17_sumout ),
	.cout(\vga|bit_gen|control|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~17 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|bit_gen|control|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N44
dffeas \vga|bit_gen|control|v_count[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|v_count[14]~0_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|v_count[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[14] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N45
cyclonev_lcell_comb \vga|bit_gen|control|Add0~1 (
// Equation(s):
// \vga|bit_gen|control|Add0~1_sumout  = SUM(( \vga|bit_gen|control|v_count [15] ) + ( GND ) + ( \vga|bit_gen|control|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|control|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|control|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Add0~1 .extended_lut = "off";
defparam \vga|bit_gen|control|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|control|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N47
dffeas \vga|bit_gen|control|v_count[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|control|v_count[14]~0_combout ),
	.sload(gnd),
	.ena(\vga|bit_gen|control|v_count[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_count[15] .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N54
cyclonev_lcell_comb \vga|bit_gen|control|Equal6~0 (
// Equation(s):
// \vga|bit_gen|control|Equal6~0_combout  = ( \vga|bit_gen|control|v_count [6] & ( \vga|bit_gen|control|v_count [8] & ( (\vga|bit_gen|control|v_count [5] & \vga|bit_gen|control|v_count [7]) ) ) )

	.dataa(!\vga|bit_gen|control|v_count [5]),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [7]),
	.datad(gnd),
	.datae(!\vga|bit_gen|control|v_count [6]),
	.dataf(!\vga|bit_gen|control|v_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal6~0 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal6~0 .lut_mask = 64'h0000000000000505;
defparam \vga|bit_gen|control|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N12
cyclonev_lcell_comb \vga|bit_gen|control|Equal6~1 (
// Equation(s):
// \vga|bit_gen|control|Equal6~1_combout  = ( \vga|bit_gen|control|Equal1~1_combout  & ( \vga|bit_gen|control|Equal5~0_combout  & ( (!\vga|bit_gen|control|v_count [9] & (!\vga|bit_gen|control|v_count [0] & \vga|bit_gen|control|Equal6~0_combout )) ) ) )

	.dataa(!\vga|bit_gen|control|v_count [9]),
	.datab(!\vga|bit_gen|control|v_count [0]),
	.datac(!\vga|bit_gen|control|Equal6~0_combout ),
	.datad(gnd),
	.datae(!\vga|bit_gen|control|Equal1~1_combout ),
	.dataf(!\vga|bit_gen|control|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal6~1 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal6~1 .lut_mask = 64'h0000000000000808;
defparam \vga|bit_gen|control|Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N33
cyclonev_lcell_comb \vga|bit_gen|control|Equal5~1 (
// Equation(s):
// \vga|bit_gen|control|Equal5~1_combout  = ( !\vga|bit_gen|control|v_count [3] & ( (!\vga|bit_gen|control|v_count [2] & (!\vga|bit_gen|control|v_count [0] & !\vga|bit_gen|control|v_count [1])) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|v_count [2]),
	.datac(!\vga|bit_gen|control|v_count [0]),
	.datad(!\vga|bit_gen|control|v_count [1]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|v_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal5~1 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal5~1 .lut_mask = 64'hC000C00000000000;
defparam \vga|bit_gen|control|Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N6
cyclonev_lcell_comb \vga|bit_gen|control|Equal5~2 (
// Equation(s):
// \vga|bit_gen|control|Equal5~2_combout  = ( \vga|bit_gen|control|Equal1~0_combout  & ( \vga|bit_gen|control|Equal5~1_combout  & ( (!\vga|bit_gen|control|v_count [9] & (!\vga|bit_gen|control|v_count [4] & (\vga|bit_gen|control|Equal5~0_combout  & 
// !\vga|bit_gen|control|v_count [14]))) ) ) )

	.dataa(!\vga|bit_gen|control|v_count [9]),
	.datab(!\vga|bit_gen|control|v_count [4]),
	.datac(!\vga|bit_gen|control|Equal5~0_combout ),
	.datad(!\vga|bit_gen|control|v_count [14]),
	.datae(!\vga|bit_gen|control|Equal1~0_combout ),
	.dataf(!\vga|bit_gen|control|Equal5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal5~2 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal5~2 .lut_mask = 64'h0000000000000800;
defparam \vga|bit_gen|control|Equal5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N45
cyclonev_lcell_comb \vga|bit_gen|control|v_sync~0 (
// Equation(s):
// \vga|bit_gen|control|v_sync~0_combout  = ( \vga|bit_gen|control|v_count [1] & ( \vga|bit_gen|control|v_sync~q  & ( (!\vga|bit_gen|control|Equal6~1_combout ) # (((!\vga|bit_gen|control|v_count [15] & \vga|bit_gen|control|Equal5~2_combout )) # 
// (\vga|bit_gen|control|v_count [2])) ) ) ) # ( !\vga|bit_gen|control|v_count [1] & ( \vga|bit_gen|control|v_sync~q  ) ) # ( \vga|bit_gen|control|v_count [1] & ( !\vga|bit_gen|control|v_sync~q  & ( (!\vga|bit_gen|control|v_count [15] & 
// \vga|bit_gen|control|Equal5~2_combout ) ) ) ) # ( !\vga|bit_gen|control|v_count [1] & ( !\vga|bit_gen|control|v_sync~q  & ( (!\vga|bit_gen|control|v_count [15] & (((\vga|bit_gen|control|Equal6~1_combout  & \vga|bit_gen|control|v_count [2])) # 
// (\vga|bit_gen|control|Equal5~2_combout ))) # (\vga|bit_gen|control|v_count [15] & (\vga|bit_gen|control|Equal6~1_combout  & ((\vga|bit_gen|control|v_count [2])))) ) ) )

	.dataa(!\vga|bit_gen|control|v_count [15]),
	.datab(!\vga|bit_gen|control|Equal6~1_combout ),
	.datac(!\vga|bit_gen|control|Equal5~2_combout ),
	.datad(!\vga|bit_gen|control|v_count [2]),
	.datae(!\vga|bit_gen|control|v_count [1]),
	.dataf(!\vga|bit_gen|control|v_sync~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|v_sync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|v_sync~0 .extended_lut = "off";
defparam \vga|bit_gen|control|v_sync~0 .lut_mask = 64'h0A3B0A0AFFFFCEFF;
defparam \vga|bit_gen|control|v_sync~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N41
dffeas \vga|bit_gen|control|v_sync (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|bit_gen|control|v_sync~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|control|h_sync~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_sync .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_sync .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y72_N43
dffeas \vga|bit_gen|vga_vsync (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|control|v_sync~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_vsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_vsync .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_vsync .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N36
cyclonev_lcell_comb \vga|bit_gen|control|v_bright~0 (
// Equation(s):
// \vga|bit_gen|control|v_bright~0_combout  = ( \vga|bit_gen|control|v_bright~q  & ( \vga|bit_gen|control|Equal5~2_combout  & ( (!\vga|bit_gen|control|v_count [1]) # (((!\vga|bit_gen|control|v_count [15]) # (!\vga|bit_gen|control|Equal6~1_combout )) # 
// (\vga|bit_gen|control|v_count [2])) ) ) ) # ( !\vga|bit_gen|control|v_bright~q  & ( \vga|bit_gen|control|Equal5~2_combout  & ( !\vga|bit_gen|control|v_count [15] ) ) ) # ( \vga|bit_gen|control|v_bright~q  & ( !\vga|bit_gen|control|Equal5~2_combout  & ( 
// (!\vga|bit_gen|control|v_count [1]) # ((!\vga|bit_gen|control|Equal6~1_combout ) # (\vga|bit_gen|control|v_count [2])) ) ) )

	.dataa(!\vga|bit_gen|control|v_count [1]),
	.datab(!\vga|bit_gen|control|v_count [2]),
	.datac(!\vga|bit_gen|control|v_count [15]),
	.datad(!\vga|bit_gen|control|Equal6~1_combout ),
	.datae(!\vga|bit_gen|control|v_bright~q ),
	.dataf(!\vga|bit_gen|control|Equal5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|v_bright~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|v_bright~0 .extended_lut = "off";
defparam \vga|bit_gen|control|v_bright~0 .lut_mask = 64'h0000FFBBF0F0FFFB;
defparam \vga|bit_gen|control|v_bright~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N38
dffeas \vga|bit_gen|control|v_bright (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|v_bright~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|control|h_sync~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|v_bright~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|v_bright .is_wysiwyg = "true";
defparam \vga|bit_gen|control|v_bright .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N42
cyclonev_lcell_comb \vga|bit_gen|control|h_bright~0 (
// Equation(s):
// \vga|bit_gen|control|h_bright~0_combout  = ( \vga|bit_gen|control|h_bright~q  & ( \vga|bit_gen|LessThan4~0_combout  & ( (!\vga|bit_gen|control|Equal3~0_combout ) # ((!\vga|bit_gen|sprite_p2|Equal1~0_combout ) # ((!\vga|bit_gen|control|Equal0~0_combout ) # 
// (\vga|bit_gen|control|Equal2~0_combout ))) ) ) ) # ( !\vga|bit_gen|control|h_bright~q  & ( \vga|bit_gen|LessThan4~0_combout  & ( (\vga|bit_gen|sprite_p2|Equal1~0_combout  & (\vga|bit_gen|control|Equal2~0_combout  & \vga|bit_gen|control|Equal0~0_combout )) 
// ) ) ) # ( \vga|bit_gen|control|h_bright~q  & ( !\vga|bit_gen|LessThan4~0_combout  ) )

	.dataa(!\vga|bit_gen|control|Equal3~0_combout ),
	.datab(!\vga|bit_gen|sprite_p2|Equal1~0_combout ),
	.datac(!\vga|bit_gen|control|Equal2~0_combout ),
	.datad(!\vga|bit_gen|control|Equal0~0_combout ),
	.datae(!\vga|bit_gen|control|h_bright~q ),
	.dataf(!\vga|bit_gen|LessThan4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|h_bright~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|h_bright~0 .extended_lut = "off";
defparam \vga|bit_gen|control|h_bright~0 .lut_mask = 64'h0000FFFF0003FFEF;
defparam \vga|bit_gen|control|h_bright~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y70_N44
dffeas \vga|bit_gen|control|h_bright (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|control|h_bright~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|control|h_sync~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|control|h_bright~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|control|h_bright .is_wysiwyg = "true";
defparam \vga|bit_gen|control|h_bright .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N39
cyclonev_lcell_comb \vga|bit_gen|control|blank_n~0 (
// Equation(s):
// \vga|bit_gen|control|blank_n~0_combout  = ( \vga|bit_gen|control|h_bright~q  & ( \vga|bit_gen|control|v_bright~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_bright~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|h_bright~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|blank_n~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|blank_n~0 .extended_lut = "off";
defparam \vga|bit_gen|control|blank_n~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \vga|bit_gen|control|blank_n~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N57
cyclonev_lcell_comb \cpu|cont|state~6 (
// Equation(s):
// \cpu|cont|state~6_combout  = ( !\cpu|cont|state [3] & ( (\cpu|dp|instruction_reg_i|op_code_flopr|q [2] & !\cpu|cont|state [1]) ) )

	.dataa(!\cpu|dp|instruction_reg_i|op_code_flopr|q [2]),
	.datab(gnd),
	.datac(!\cpu|cont|state [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~6 .extended_lut = "off";
defparam \cpu|cont|state~6 .lut_mask = 64'h5050505000000000;
defparam \cpu|cont|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N42
cyclonev_lcell_comb \cpu|cont|Decoder1~0 (
// Equation(s):
// \cpu|cont|Decoder1~0_combout  = ( \cpu|cont|state [3] & ( !\cpu|cont|state [0] ) )

	.dataa(gnd),
	.datab(!\cpu|cont|state [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Decoder1~0 .extended_lut = "off";
defparam \cpu|cont|Decoder1~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \cpu|cont|Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y65_N45
cyclonev_lcell_comb \cpu|cont|state~0 (
// Equation(s):
// \cpu|cont|state~0_combout  = ( \cpu|cont|state [6] & ( !\cpu|cont|state [3] & ( (!\cpu|cont|state [2] & (!\cpu|cont|state [0] & !\cpu|cont|state [7])) ) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state [7]),
	.datad(gnd),
	.datae(!\cpu|cont|state [6]),
	.dataf(!\cpu|cont|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~0 .extended_lut = "off";
defparam \cpu|cont|state~0 .lut_mask = 64'h0000808000000000;
defparam \cpu|cont|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y65_N51
cyclonev_lcell_comb \cpu|cont|Decoder1~6 (
// Equation(s):
// \cpu|cont|Decoder1~6_combout  = ( !\cpu|cont|state [0] & ( \cpu|cont|state [2] & ( (!\cpu|cont|state [1] & (\cpu|cont|state [3] & (\cpu|cont|state [7] & !\cpu|cont|state [6]))) ) ) )

	.dataa(!\cpu|cont|state [1]),
	.datab(!\cpu|cont|state [3]),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|cont|state [0]),
	.dataf(!\cpu|cont|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Decoder1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Decoder1~6 .extended_lut = "off";
defparam \cpu|cont|Decoder1~6 .lut_mask = 64'h0000000002000000;
defparam \cpu|cont|Decoder1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N36
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[38]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[38]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[38]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y67_N37
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[38] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[38] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y65_N24
cyclonev_lcell_comb \cpu|cont|Decoder1~4 (
// Equation(s):
// \cpu|cont|Decoder1~4_combout  = ( !\cpu|cont|state [6] & ( !\cpu|cont|state [3] & ( (\cpu|cont|state [1] & (\cpu|cont|state [0] & (\cpu|cont|state [2] & \cpu|cont|state [7]))) ) ) )

	.dataa(!\cpu|cont|state [1]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state [2]),
	.datad(!\cpu|cont|state [7]),
	.datae(!\cpu|cont|state [6]),
	.dataf(!\cpu|cont|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Decoder1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Decoder1~4 .extended_lut = "off";
defparam \cpu|cont|Decoder1~4 .lut_mask = 64'h0001000000000000;
defparam \cpu|cont|Decoder1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y65_N39
cyclonev_lcell_comb \cpu|dp|mem_address~0 (
// Equation(s):
// \cpu|dp|mem_address~0_combout  = ( !\cpu|cont|state [3] & ( (!\cpu|cont|state [1] & (!\cpu|cont|state [7] & (!\cpu|cont|state [0] & \cpu|cont|state [6]))) ) )

	.dataa(!\cpu|cont|state [1]),
	.datab(!\cpu|cont|state [7]),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|cont|state [6]),
	.datae(gnd),
	.dataf(!\cpu|cont|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address~0 .extended_lut = "off";
defparam \cpu|dp|mem_address~0 .lut_mask = 64'h0080008000000000;
defparam \cpu|dp|mem_address~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N24
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0_combout  = ( \cpu|dp|mem_address~0_combout  & ( (\cpu|dp|mem_address[13]~4_combout  & (\cpu|cont|state [2] & (\cpu|dp|mem_address[15]~2_combout  & \cpu|dp|mem_address[14]~3_combout ))) ) )

	.dataa(!\cpu|dp|mem_address[13]~4_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|mem_address[15]~2_combout ),
	.datad(!\cpu|dp|mem_address[14]~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|mem_address~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0 .lut_mask = 64'h0000000000010001;
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y60_N12
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N48
cyclonev_lcell_comb \vga_counter_i|counter~2 (
// Equation(s):
// \vga_counter_i|counter~2_combout  = ( \reset~input_o  & ( !\vga_counter_i|counter [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_counter_i|counter [0]),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|counter~2 .extended_lut = "off";
defparam \vga_counter_i|counter~2 .lut_mask = 64'h00000000FF00FF00;
defparam \vga_counter_i|counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y68_N50
dffeas \vga_counter_i|counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|counter[0] .is_wysiwyg = "true";
defparam \vga_counter_i|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N39
cyclonev_lcell_comb \vga_counter_i|counter~1 (
// Equation(s):
// \vga_counter_i|counter~1_combout  = ( \vga_counter_i|counter [0] & ( !\vga_counter_i|counter [1] ) ) # ( !\vga_counter_i|counter [0] & ( \vga_counter_i|counter [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_counter_i|counter [1]),
	.datae(gnd),
	.dataf(!\vga_counter_i|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|counter~1 .extended_lut = "off";
defparam \vga_counter_i|counter~1 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \vga_counter_i|counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y68_N41
dffeas \vga_counter_i|counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|counter[1] .is_wysiwyg = "true";
defparam \vga_counter_i|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N6
cyclonev_lcell_comb \vga_counter_i|counter~3 (
// Equation(s):
// \vga_counter_i|counter~3_combout  = ( \vga_counter_i|counter [1] & ( (\reset~input_o  & (!\vga_counter_i|counter [0] $ (!\vga_counter_i|counter [2]))) ) ) # ( !\vga_counter_i|counter [1] & ( (\reset~input_o  & \vga_counter_i|counter [2]) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\vga_counter_i|counter [0]),
	.datad(!\vga_counter_i|counter [2]),
	.datae(gnd),
	.dataf(!\vga_counter_i|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|counter~3 .extended_lut = "off";
defparam \vga_counter_i|counter~3 .lut_mask = 64'h0033003303300330;
defparam \vga_counter_i|counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y68_N8
dffeas \vga_counter_i|counter[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|counter[2] .is_wysiwyg = "true";
defparam \vga_counter_i|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N30
cyclonev_lcell_comb \mux8_i|Mux13~0 (
// Equation(s):
// \mux8_i|Mux13~0_combout  = ( \vga_counter_i|counter [2] & ( (!\vga_counter_i|counter [1] & \vga_counter_i|counter [0]) ) ) # ( !\vga_counter_i|counter [2] & ( \vga_counter_i|counter [0] ) )

	.dataa(gnd),
	.datab(!\vga_counter_i|counter [1]),
	.datac(!\vga_counter_i|counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux8_i|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux8_i|Mux13~0 .extended_lut = "off";
defparam \mux8_i|Mux13~0 .lut_mask = 64'h0F0F0F0F0C0C0C0C;
defparam \mux8_i|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N51
cyclonev_lcell_comb \mux8_i|Mux12~0 (
// Equation(s):
// \mux8_i|Mux12~0_combout  = ( \vga_counter_i|counter [0] & ( (\vga_counter_i|counter [1] & !\vga_counter_i|counter [2]) ) ) # ( !\vga_counter_i|counter [0] & ( \vga_counter_i|counter [1] ) )

	.dataa(gnd),
	.datab(!\vga_counter_i|counter [1]),
	.datac(!\vga_counter_i|counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux8_i|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux8_i|Mux12~0 .extended_lut = "off";
defparam \mux8_i|Mux12~0 .lut_mask = 64'h3333333330303030;
defparam \mux8_i|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N9
cyclonev_lcell_comb \vga_counter_i|counter[2]~_wirecell (
// Equation(s):
// \vga_counter_i|counter[2]~_wirecell_combout  = ( !\vga_counter_i|counter [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|counter[2]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|counter[2]~_wirecell .extended_lut = "off";
defparam \vga_counter_i|counter[2]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga_counter_i|counter[2]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N33
cyclonev_lcell_comb \mux8_i|Mux8~0 (
// Equation(s):
// \mux8_i|Mux8~0_combout  = ( \vga_counter_i|counter [0] & ( (\vga_counter_i|counter [2] & !\vga_counter_i|counter [1]) ) ) # ( !\vga_counter_i|counter [0] & ( \vga_counter_i|counter [2] ) )

	.dataa(!\vga_counter_i|counter [2]),
	.datab(gnd),
	.datac(!\vga_counter_i|counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux8_i|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux8_i|Mux8~0 .extended_lut = "off";
defparam \mux8_i|Mux8~0 .lut_mask = 64'h5555555550505050;
defparam \mux8_i|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N36
cyclonev_lcell_comb \mux8_i|Mux7~0 (
// Equation(s):
// \mux8_i|Mux7~0_combout  = ( \vga_counter_i|counter [2] & ( (!\vga_counter_i|counter [1]) # (!\vga_counter_i|counter [0]) ) ) # ( !\vga_counter_i|counter [2] )

	.dataa(gnd),
	.datab(!\vga_counter_i|counter [1]),
	.datac(!\vga_counter_i|counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux8_i|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux8_i|Mux7~0 .extended_lut = "off";
defparam \mux8_i|Mux7~0 .lut_mask = 64'hFFFFFFFFFCFCFCFC;
defparam \mux8_i|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N6
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0_combout  = ( \cpu|dp|mem_address~0_combout  & ( (!\cpu|dp|mem_address[13]~4_combout  & (\cpu|cont|state [2] & (!\cpu|dp|mem_address[15]~2_combout  & \cpu|dp|mem_address[14]~3_combout ))) ) )

	.dataa(!\cpu|dp|mem_address[13]~4_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|mem_address[15]~2_combout ),
	.datad(!\cpu|dp|mem_address[14]~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|mem_address~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0 .lut_mask = 64'h0000000000200020;
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N30
cyclonev_lcell_comb \cpu|cont|previous_state~0 (
// Equation(s):
// \cpu|cont|previous_state~0_combout  = ( \reset~input_o  & ( \cpu|cont|state [2] ) ) # ( !\reset~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|state [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|previous_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|previous_state~0 .extended_lut = "off";
defparam \cpu|cont|previous_state~0 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \cpu|cont|previous_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y66_N44
dffeas \cpu|cont|previous_state[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cont|previous_state~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|previous_state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|previous_state[2] .is_wysiwyg = "true";
defparam \cpu|cont|previous_state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y65_N15
cyclonev_lcell_comb \cpu|cont|previous_state~1 (
// Equation(s):
// \cpu|cont|previous_state~1_combout  = ( \cpu|cont|state [1] ) # ( !\cpu|cont|state [1] & ( !\reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|previous_state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|previous_state~1 .extended_lut = "off";
defparam \cpu|cont|previous_state~1 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \cpu|cont|previous_state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y66_N53
dffeas \cpu|cont|previous_state[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cont|previous_state~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|previous_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|previous_state[1] .is_wysiwyg = "true";
defparam \cpu|cont|previous_state[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y66_N2
dffeas \cpu|cont|previous_state[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cont|state [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|previous_state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|previous_state[6] .is_wysiwyg = "true";
defparam \cpu|cont|previous_state[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N12
cyclonev_lcell_comb \cpu|cont|previous_state~3 (
// Equation(s):
// \cpu|cont|previous_state~3_combout  = (!\reset~input_o ) # (\cpu|cont|state [0])

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\cpu|cont|state [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|previous_state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|previous_state~3 .extended_lut = "off";
defparam \cpu|cont|previous_state~3 .lut_mask = 64'hCFCFCFCFCFCFCFCF;
defparam \cpu|cont|previous_state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y66_N41
dffeas \cpu|cont|previous_state[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cont|previous_state~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|previous_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|previous_state[0] .is_wysiwyg = "true";
defparam \cpu|cont|previous_state[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y66_N14
dffeas \cpu|cont|previous_state[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cont|state [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|previous_state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|previous_state[7] .is_wysiwyg = "true";
defparam \cpu|cont|previous_state[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N51
cyclonev_lcell_comb \cpu|cont|previous_state~2 (
// Equation(s):
// \cpu|cont|previous_state~2_combout  = ( \cpu|cont|state [3] ) # ( !\cpu|cont|state [3] & ( !\reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|previous_state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|previous_state~2 .extended_lut = "off";
defparam \cpu|cont|previous_state~2 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \cpu|cont|previous_state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y66_N47
dffeas \cpu|cont|previous_state[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cont|previous_state~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|previous_state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|previous_state[3] .is_wysiwyg = "true";
defparam \cpu|cont|previous_state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y67_N24
cyclonev_lcell_comb \cpu|cont|Selector4~0 (
// Equation(s):
// \cpu|cont|Selector4~0_combout  = ( \cpu|cont|previous_state [3] & ( (\cpu|cont|previous_state [6] & (!\cpu|cont|previous_state [0] & !\cpu|cont|previous_state [7])) ) ) # ( !\cpu|cont|previous_state [3] & ( (!\cpu|cont|previous_state [6] & 
// (\cpu|cont|previous_state [0] & (\cpu|cont|previous_state [2] & \cpu|cont|previous_state [7]))) ) )

	.dataa(!\cpu|cont|previous_state [6]),
	.datab(!\cpu|cont|previous_state [0]),
	.datac(!\cpu|cont|previous_state [2]),
	.datad(!\cpu|cont|previous_state [7]),
	.datae(gnd),
	.dataf(!\cpu|cont|previous_state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector4~0 .extended_lut = "off";
defparam \cpu|cont|Selector4~0 .lut_mask = 64'h0002000244004400;
defparam \cpu|cont|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y65_N48
cyclonev_lcell_comb \cpu|cont|Decoder1~2 (
// Equation(s):
// \cpu|cont|Decoder1~2_combout  = ( !\cpu|cont|state [2] & ( \cpu|cont|state [0] & ( (!\cpu|cont|state [1] & (\cpu|cont|state [3] & (!\cpu|cont|state [6] & \cpu|cont|state [7]))) ) ) )

	.dataa(!\cpu|cont|state [1]),
	.datab(!\cpu|cont|state [3]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [7]),
	.datae(!\cpu|cont|state [2]),
	.dataf(!\cpu|cont|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Decoder1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Decoder1~2 .extended_lut = "off";
defparam \cpu|cont|Decoder1~2 .lut_mask = 64'h0000000000200000;
defparam \cpu|cont|Decoder1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y64_N49
dffeas \new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|mem_address[13]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE .is_wysiwyg = "true";
defparam \new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y63_N3
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[26]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[26]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[26]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y63_N5
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N45
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0_combout  = ( !\cpu|dp|mem_address[14]~3_combout  & ( (\cpu|dp|mem_address[13]~4_combout  & (\cpu|dp|mem_address~0_combout  & (\cpu|cont|state [2] & \cpu|dp|mem_address[15]~2_combout ))) ) )

	.dataa(!\cpu|dp|mem_address[13]~4_combout ),
	.datab(!\cpu|dp|mem_address~0_combout ),
	.datac(!\cpu|cont|state [2]),
	.datad(!\cpu|dp|mem_address[15]~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|mem_address[14]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0 .lut_mask = 64'h0001000100000000;
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y62_N50
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|A_index_flopr|q [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y63_N47
dffeas \cpu|dp|instruction_reg_i|A_index_flopr|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|A_index_flopr|q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|A_index_flopr|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q[2] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N15
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0_combout  = ( \cpu|dp|mem_address[14]~3_combout  & ( (!\cpu|dp|mem_address[13]~4_combout  & (\cpu|cont|state [2] & (\cpu|dp|mem_address~0_combout  & \cpu|dp|mem_address[15]~2_combout ))) ) )

	.dataa(!\cpu|dp|mem_address[13]~4_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|mem_address~0_combout ),
	.datad(!\cpu|dp|mem_address[15]~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|mem_address[14]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0 .lut_mask = 64'h0000000000020002;
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y66_N21
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[30]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[30]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y66_N23
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y68_N24
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[12]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[12]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[12]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y68_N26
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[12] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y64_N50
dffeas \new_mem|ram_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|mem_address[13]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \new_mem|ram_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y63_N18
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[28]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[28]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[28]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y63_N19
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y67_N27
cyclonev_lcell_comb \cpu|cont|pc_src[0]~1 (
// Equation(s):
// \cpu|cont|pc_src[0]~1_combout  = ( \cpu|cont|previous_state [3] & ( (\cpu|cont|previous_state [6] & (!\cpu|cont|previous_state [0] & !\cpu|cont|previous_state [7])) ) )

	.dataa(!\cpu|cont|previous_state [6]),
	.datab(!\cpu|cont|previous_state [0]),
	.datac(!\cpu|cont|previous_state [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|previous_state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|pc_src[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|pc_src[0]~1 .extended_lut = "off";
defparam \cpu|cont|pc_src[0]~1 .lut_mask = 64'h0000000040404040;
defparam \cpu|cont|pc_src[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y67_N48
cyclonev_lcell_comb \cpu|cont|pc_src[0]~2 (
// Equation(s):
// \cpu|cont|pc_src[0]~2_combout  = ( \cpu|cont|Mux0~4_combout  & ( (!\cpu|cont|previous_state [1] & (\cpu|cont|pc_src[0]~1_combout  & \cpu|cont|Decoder1~2_combout )) ) ) # ( !\cpu|cont|Mux0~4_combout  & ( (!\cpu|cont|previous_state [2] & 
// (!\cpu|cont|previous_state [1] & (\cpu|cont|pc_src[0]~1_combout  & \cpu|cont|Decoder1~2_combout ))) ) )

	.dataa(!\cpu|cont|previous_state [2]),
	.datab(!\cpu|cont|previous_state [1]),
	.datac(!\cpu|cont|pc_src[0]~1_combout ),
	.datad(!\cpu|cont|Decoder1~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|pc_src[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|pc_src[0]~2 .extended_lut = "off";
defparam \cpu|cont|pc_src[0]~2 .lut_mask = 64'h00080008000C000C;
defparam \cpu|cont|pc_src[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N42
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0_combout  = ( !\cpu|dp|mem_address[14]~3_combout  & ( (!\cpu|dp|mem_address[13]~4_combout  & (\cpu|dp|mem_address~0_combout  & (\cpu|dp|mem_address[15]~2_combout  & \cpu|cont|state [2]))) ) )

	.dataa(!\cpu|dp|mem_address[13]~4_combout ),
	.datab(!\cpu|dp|mem_address~0_combout ),
	.datac(!\cpu|dp|mem_address[15]~2_combout ),
	.datad(!\cpu|cont|state [2]),
	.datae(gnd),
	.dataf(!\cpu|dp|mem_address[14]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0 .lut_mask = 64'h0002000200000000;
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N9
cyclonev_lcell_comb \cpu|cont|Selector4~2 (
// Equation(s):
// \cpu|cont|Selector4~2_combout  = ( \cpu|cont|previous_state [2] & ( \cpu|cont|previous_state [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|previous_state [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|previous_state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector4~2 .extended_lut = "off";
defparam \cpu|cont|Selector4~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \cpu|cont|Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N27
cyclonev_lcell_comb \cpu|cont|Selector8~2 (
// Equation(s):
// \cpu|cont|Selector8~2_combout  = (!\cpu|cont|previous_state [3] & !\cpu|cont|previous_state [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|previous_state [3]),
	.datad(!\cpu|cont|previous_state [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector8~2 .extended_lut = "off";
defparam \cpu|cont|Selector8~2 .lut_mask = 64'hF000F000F000F000;
defparam \cpu|cont|Selector8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N45
cyclonev_lcell_comb \cpu|cont|Selector8~7 (
// Equation(s):
// \cpu|cont|Selector8~7_combout  = ( \cpu|cont|previous_state [7] & ( \cpu|cont|Selector8~2_combout  & ( (!\cpu|cont|state [2] & (!\cpu|cont|state [1] & (\cpu|cont|Selector4~2_combout  & !\cpu|cont|previous_state [6]))) # (\cpu|cont|state [2] & 
// (\cpu|cont|state [1])) ) ) ) # ( !\cpu|cont|previous_state [7] & ( \cpu|cont|Selector8~2_combout  & ( (\cpu|cont|state [2] & \cpu|cont|state [1]) ) ) ) # ( \cpu|cont|previous_state [7] & ( !\cpu|cont|Selector8~2_combout  & ( (\cpu|cont|state [2] & 
// \cpu|cont|state [1]) ) ) ) # ( !\cpu|cont|previous_state [7] & ( !\cpu|cont|Selector8~2_combout  & ( (\cpu|cont|state [2] & \cpu|cont|state [1]) ) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [1]),
	.datac(!\cpu|cont|Selector4~2_combout ),
	.datad(!\cpu|cont|previous_state [6]),
	.datae(!\cpu|cont|previous_state [7]),
	.dataf(!\cpu|cont|Selector8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector8~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector8~7 .extended_lut = "off";
defparam \cpu|cont|Selector8~7 .lut_mask = 64'h1111111111111911;
defparam \cpu|cont|Selector8~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N27
cyclonev_lcell_comb \cpu|cont|Selector8~3 (
// Equation(s):
// \cpu|cont|Selector8~3_combout  = ( \cpu|cont|state [1] & ( (!\cpu|cont|state [6] & !\cpu|cont|state [7]) ) ) # ( !\cpu|cont|state [1] & ( (!\cpu|cont|state [6] & \cpu|cont|state [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [7]),
	.datae(gnd),
	.dataf(!\cpu|cont|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector8~3 .extended_lut = "off";
defparam \cpu|cont|Selector8~3 .lut_mask = 64'h00F000F0F000F000;
defparam \cpu|cont|Selector8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N12
cyclonev_lcell_comb \cpu|cont|Selector8~8 (
// Equation(s):
// \cpu|cont|Selector8~8_combout  = ( \cpu|cont|Selector8~3_combout  & ( \cpu|cont|state [3] & ( (\cpu|cont|state [0] & \cpu|cont|Selector8~7_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|Selector8~7_combout ),
	.datad(gnd),
	.datae(!\cpu|cont|Selector8~3_combout ),
	.dataf(!\cpu|cont|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector8~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector8~8 .extended_lut = "off";
defparam \cpu|cont|Selector8~8 .lut_mask = 64'h0000000000000303;
defparam \cpu|cont|Selector8~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N27
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0_combout  = ( !\cpu|dp|mem_address[14]~3_combout  & ( (\cpu|dp|mem_address[13]~4_combout  & (\cpu|cont|state [2] & (\cpu|dp|mem_address~0_combout  & !\cpu|dp|mem_address[15]~2_combout ))) ) )

	.dataa(!\cpu|dp|mem_address[13]~4_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|mem_address~0_combout ),
	.datad(!\cpu|dp|mem_address[15]~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|mem_address[14]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0 .lut_mask = 64'h0100010000000000;
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \start~input (
	.i(start),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start~input_o ));
// synopsys translate_off
defparam \start~input .bus_hold = "false";
defparam \start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \left~input (
	.i(left),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\left~input_o ));
// synopsys translate_off
defparam \left~input .bus_hold = "false";
defparam \left~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N45
cyclonev_lcell_comb \cpu|dp|button_mux|mux2_output[0]~8 (
// Equation(s):
// \cpu|dp|button_mux|mux2_output[0]~8_combout  = ( \left~input_o  & ( (\cpu|dp|Equal0~0_combout  & (\cpu|dp|Equal0~2_combout  & (!\start~input_o  & \cpu|dp|Equal0~1_combout ))) ) ) # ( !\left~input_o  & ( (\cpu|dp|Equal0~0_combout  & 
// (\cpu|dp|Equal0~2_combout  & \cpu|dp|Equal0~1_combout )) ) )

	.dataa(!\cpu|dp|Equal0~0_combout ),
	.datab(!\cpu|dp|Equal0~2_combout ),
	.datac(!\start~input_o ),
	.datad(!\cpu|dp|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\left~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|button_mux|mux2_output[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|button_mux|mux2_output[0]~8 .extended_lut = "off";
defparam \cpu|dp|button_mux|mux2_output[0]~8 .lut_mask = 64'h0011001100100010;
defparam \cpu|dp|button_mux|mux2_output[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y65_N11
dffeas \cpu|dp|instruction_reg_i|B_index_flopr|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|B_index_flopr|q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|B_index_flopr|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q[0] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \right~input (
	.i(right),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\right~input_o ));
// synopsys translate_off
defparam \right~input .bus_hold = "false";
defparam \right~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X48_Y63_N0
cyclonev_lcell_comb \cpu|dp|reg_file|WideOr0 (
// Equation(s):
// \cpu|dp|reg_file|WideOr0~combout  = ( !\cpu|dp|instruction_reg_i|A_index_flopr|q [3] & ( (!\cpu|dp|instruction_reg_i|A_index_flopr|q [0] & (!\cpu|dp|instruction_reg_i|A_index_flopr|q [1] & !\cpu|dp|instruction_reg_i|A_index_flopr|q [2])) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|instruction_reg_i|A_index_flopr|q [0]),
	.datac(!\cpu|dp|instruction_reg_i|A_index_flopr|q [1]),
	.datad(!\cpu|dp|instruction_reg_i|A_index_flopr|q [2]),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|A_index_flopr|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|WideOr0 .extended_lut = "off";
defparam \cpu|dp|reg_file|WideOr0 .lut_mask = 64'hC000C00000000000;
defparam \cpu|dp|reg_file|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y68_N27
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[10]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[10]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[10]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y68_N28
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N9
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0_combout  = ( \cpu|dp|mem_address[14]~3_combout  & ( (\cpu|dp|mem_address[13]~4_combout  & (\cpu|cont|state [2] & (\cpu|dp|mem_address~0_combout  & !\cpu|dp|mem_address[15]~2_combout ))) ) )

	.dataa(!\cpu|dp|mem_address[13]~4_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|mem_address~0_combout ),
	.datad(!\cpu|dp|mem_address[15]~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|mem_address[14]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0 .lut_mask = 64'h0000000001000100;
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y67_N22
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux13~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N12
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[16]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[16]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[16]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y68_N13
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y62_N52
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y62_N0
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[17]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[17]~feeder_combout  = ( \cpu|dp|reg_write_src_mux|Mux11~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_write_src_mux|Mux11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[17]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y62_N1
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[17] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N24
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[18]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[18]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[18]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y70_N26
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[18] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y64_N42
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[11]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[11]~feeder_combout  = ( \cpu|dp|reg_write_src_mux|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_write_src_mux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[11]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y64_N43
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N9
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[12]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[12]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[12]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y68_N10
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N36
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[20]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[20]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[20]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y67_N37
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y63_N55
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y70_N3
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[22]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[22]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[22]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y70_N4
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y68_N45
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[22]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[22]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[22]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y68_N46
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[22] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y62_N2
dffeas \cpu|dp|instruction_reg_i|B_index_flopr|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|B_index_flopr|q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|B_index_flopr|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q[3] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y68_N36
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[24]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[24]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[24]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y68_N37
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[24] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y66_N35
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[23] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N6
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[26]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[26]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[26]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y67_N7
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[26] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y63_N34
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[25] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y63_N10
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[35] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y65_N4
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[39] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N6
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[40]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[40]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[40]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y67_N7
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[40] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y65_N0
cyclonev_ram_block \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\cpu|cont|Selector13~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\cpu|dp|reg_write_src_mux|Mux0~1_combout ,\cpu|dp|reg_write_src_mux|Mux1~1_combout ,\cpu|dp|reg_write_src_mux|Mux2~1_combout ,\cpu|dp|reg_write_src_mux|Mux3~1_combout ,
\cpu|dp|reg_write_src_mux|Mux4~1_combout ,\cpu|dp|reg_write_src_mux|Mux5~1_combout ,\cpu|dp|reg_write_src_mux|Mux6~1_combout ,\cpu|dp|reg_write_src_mux|Mux7~1_combout ,\cpu|dp|reg_write_src_mux|Mux8~1_combout ,\cpu|dp|reg_write_src_mux|Mux9~1_combout ,
\cpu|dp|reg_write_src_mux|Mux10~1_combout ,\cpu|dp|reg_write_src_mux|Mux11~1_combout ,\cpu|dp|reg_write_src_mux|Mux12~1_combout ,\cpu|dp|reg_write_src_mux|Mux13~1_combout ,\cpu|dp|reg_write_src_mux|Mux14~0_combout ,\cpu|dp|reg_write_src_mux|Mux15~0_combout }),
	.portaaddr({\cpu|dp|instruction_reg_i|A_index_flopr|q [3],\cpu|dp|instruction_reg_i|A_index_flopr|q [2],\cpu|dp|instruction_reg_i|A_index_flopr|q [1],\cpu|dp|instruction_reg_i|A_index_flopr|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\cpu|dp|instruction_reg_i|A_index_flopr|q~0_combout ,\cpu|dp|instruction_reg_i|A_index_flopr|q~4_combout ,\cpu|dp|instruction_reg_i|A_index_flopr|q~8_combout ,\cpu|dp|instruction_reg_i|A_index_flopr|q~12_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/alu_rf.ram0_reg_file_495e9ac2.hdl.mif";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "cpu:cpu|datapath:dp|reg_file:reg_file|altsyncram:RAM_rtl_0|altsyncram_d6n1:auto_generated|ALTSYNCRAM";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y66_N48
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~10 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~10_combout  = ( \cpu|dp|reg_file|RAM_rtl_0_bypass [40] & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a15  & ( (!\cpu|dp|reg_file|WideOr0~combout  & (\reset~input_o  & ((!\cpu|dp|reg_file|RAM~3_combout ) # 
// (\cpu|dp|reg_file|RAM_rtl_0_bypass [39])))) ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_0_bypass [40] & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a15  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [39] & (!\cpu|dp|reg_file|WideOr0~combout  & \reset~input_o 
// )) ) ) ) # ( \cpu|dp|reg_file|RAM_rtl_0_bypass [40] & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a15  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [39] & (!\cpu|dp|reg_file|WideOr0~combout  & (\reset~input_o  & \cpu|dp|reg_file|RAM~3_combout ))) ) ) 
// ) # ( !\cpu|dp|reg_file|RAM_rtl_0_bypass [40] & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a15  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [39] & (!\cpu|dp|reg_file|WideOr0~combout  & \reset~input_o )) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_0_bypass [39]),
	.datab(!\cpu|dp|reg_file|WideOr0~combout ),
	.datac(!\reset~input_o ),
	.datad(!\cpu|dp|reg_file|RAM~3_combout ),
	.datae(!\cpu|dp|reg_file|RAM_rtl_0_bypass [40]),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~10 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~10 .lut_mask = 64'h0404000404040C04;
defparam \cpu|dp|reg_A_flopr|q~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y66_N50
dffeas \cpu|dp|reg_A_flopr|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[15] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N12
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[15]~10 (
// Equation(s):
// \cpu|dp|data_to_mem_store[15]~10_combout  = ( \cpu|dp|mem_address~1_combout  & ( \cpu|dp|reg_A_flopr|q [15] & ( (!\cpu|cont|state [0] & (\cpu|cont|state [2] & (!\cpu|cont|state [7] & \cpu|cont|state [6]))) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|dp|mem_address~1_combout ),
	.dataf(!\cpu|dp|reg_A_flopr|q [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[15]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[15]~10 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[15]~10 .lut_mask = 64'h0000000000000020;
defparam \cpu|dp|data_to_mem_store[15]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N57
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[28]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[28]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[28]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y68_N58
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[28] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y66_N0
cyclonev_ram_block \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\cpu|cont|Selector13~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\cpu|dp|reg_write_src_mux|Mux0~1_combout ,\cpu|dp|reg_write_src_mux|Mux1~1_combout ,\cpu|dp|reg_write_src_mux|Mux2~1_combout ,\cpu|dp|reg_write_src_mux|Mux3~1_combout ,
\cpu|dp|reg_write_src_mux|Mux4~1_combout ,\cpu|dp|reg_write_src_mux|Mux5~1_combout ,\cpu|dp|reg_write_src_mux|Mux6~1_combout ,\cpu|dp|reg_write_src_mux|Mux7~1_combout ,\cpu|dp|reg_write_src_mux|Mux8~1_combout ,\cpu|dp|reg_write_src_mux|Mux9~1_combout ,
\cpu|dp|reg_write_src_mux|Mux10~1_combout ,\cpu|dp|reg_write_src_mux|Mux11~1_combout ,\cpu|dp|reg_write_src_mux|Mux12~1_combout ,\cpu|dp|reg_write_src_mux|Mux13~1_combout ,\cpu|dp|reg_write_src_mux|Mux14~0_combout ,\cpu|dp|reg_write_src_mux|Mux15~0_combout }),
	.portaaddr({\cpu|dp|instruction_reg_i|A_index_flopr|q [3],\cpu|dp|instruction_reg_i|A_index_flopr|q [2],\cpu|dp|instruction_reg_i|A_index_flopr|q [1],\cpu|dp|instruction_reg_i|A_index_flopr|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\cpu|dp|instruction_reg_i|B_index_flopr|q~2_combout ,\cpu|dp|instruction_reg_i|B_index_flopr|q~6_combout ,\cpu|dp|instruction_reg_i|B_index_flopr|q~1_combout ,\cpu|dp|instruction_reg_i|B_index_flopr|q~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .init_file = "db/alu_rf.ram0_reg_file_495e9ac2.hdl.mif";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "cpu:cpu|datapath:dp|reg_file:reg_file|altsyncram:RAM_rtl_1|altsyncram_d6n1:auto_generated|ALTSYNCRAM";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X40_Y66_N46
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[27] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N24
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~12 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~12_combout  = ( \cpu|dp|reg_file|RAM_rtl_1_bypass [27] & ( \cpu|dp|reg_file|RAM~1_combout  & ( (!\cpu|dp|reg_file|WideOr1~combout  & \reset~input_o ) ) ) ) # ( \cpu|dp|reg_file|RAM_rtl_1_bypass [27] & ( 
// !\cpu|dp|reg_file|RAM~1_combout  & ( (!\cpu|dp|reg_file|WideOr1~combout  & (\reset~input_o  & ((!\cpu|dp|reg_file|RAM_rtl_1_bypass [28]) # (\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a9 )))) ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_1_bypass [27] & ( 
// !\cpu|dp|reg_file|RAM~1_combout  & ( (!\cpu|dp|reg_file|WideOr1~combout  & (\cpu|dp|reg_file|RAM_rtl_1_bypass [28] & (\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a9  & \reset~input_o ))) ) ) )

	.dataa(!\cpu|dp|reg_file|WideOr1~combout ),
	.datab(!\cpu|dp|reg_file|RAM_rtl_1_bypass [28]),
	.datac(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a9 ),
	.datad(!\reset~input_o ),
	.datae(!\cpu|dp|reg_file|RAM_rtl_1_bypass [27]),
	.dataf(!\cpu|dp|reg_file|RAM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~12 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~12 .lut_mask = 64'h0002008A000000AA;
defparam \cpu|dp|reg_B_flopr|q~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N26
dffeas \cpu|dp|reg_B_flopr|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[9] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N15
cyclonev_lcell_comb \cpu|cont|Selector8~0 (
// Equation(s):
// \cpu|cont|Selector8~0_combout  = ( \cpu|cont|state [3] & ( (\cpu|cont|state [1] & ((\cpu|dp|instruction_reg_i|op_code_flopr|q [0]) # (\cpu|dp|instruction_reg_i|op_code_flopr|q [1]))) ) ) # ( !\cpu|cont|state [3] & ( !\cpu|cont|state [1] ) )

	.dataa(!\cpu|cont|state [1]),
	.datab(gnd),
	.datac(!\cpu|dp|instruction_reg_i|op_code_flopr|q [1]),
	.datad(!\cpu|dp|instruction_reg_i|op_code_flopr|q [0]),
	.datae(gnd),
	.dataf(!\cpu|cont|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector8~0 .extended_lut = "off";
defparam \cpu|cont|Selector8~0 .lut_mask = 64'hAAAAAAAA05550555;
defparam \cpu|cont|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N6
cyclonev_lcell_comb \cpu|cont|Selector8~1 (
// Equation(s):
// \cpu|cont|Selector8~1_combout  = ( \cpu|cont|Selector8~0_combout  & ( (!\cpu|cont|state [6] & (\cpu|cont|state [7] & \cpu|cont|state [2])) ) )

	.dataa(gnd),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|cont|state [2]),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector8~1 .extended_lut = "off";
defparam \cpu|cont|Selector8~1 .lut_mask = 64'h00000000000C000C;
defparam \cpu|cont|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N3
cyclonev_lcell_comb \cpu|cont|Selector4~1 (
// Equation(s):
// \cpu|cont|Selector4~1_combout  = ( \cpu|cont|previous_state [0] & ( (\cpu|cont|previous_state [7] & (\cpu|cont|previous_state [2] & !\cpu|cont|previous_state [6])) ) )

	.dataa(gnd),
	.datab(!\cpu|cont|previous_state [7]),
	.datac(!\cpu|cont|previous_state [2]),
	.datad(!\cpu|cont|previous_state [6]),
	.datae(gnd),
	.dataf(!\cpu|cont|previous_state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector4~1 .extended_lut = "off";
defparam \cpu|cont|Selector4~1 .lut_mask = 64'h0000000003000300;
defparam \cpu|cont|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N21
cyclonev_lcell_comb \cpu|cont|Selector8~4 (
// Equation(s):
// \cpu|cont|Selector8~4_combout  = ( \cpu|cont|Selector4~1_combout  & ( \cpu|cont|Selector8~2_combout  & ( (\cpu|cont|state [3] & (\cpu|cont|Selector8~3_combout  & (!\cpu|cont|state [2] $ (\cpu|cont|state [1])))) ) ) ) # ( !\cpu|cont|Selector4~1_combout  & 
// ( \cpu|cont|Selector8~2_combout  & ( (\cpu|cont|state [2] & (\cpu|cont|state [3] & (\cpu|cont|state [1] & \cpu|cont|Selector8~3_combout ))) ) ) ) # ( \cpu|cont|Selector4~1_combout  & ( !\cpu|cont|Selector8~2_combout  & ( (\cpu|cont|state [2] & 
// (\cpu|cont|state [3] & (\cpu|cont|state [1] & \cpu|cont|Selector8~3_combout ))) ) ) ) # ( !\cpu|cont|Selector4~1_combout  & ( !\cpu|cont|Selector8~2_combout  & ( (\cpu|cont|state [2] & (\cpu|cont|state [3] & (\cpu|cont|state [1] & 
// \cpu|cont|Selector8~3_combout ))) ) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [3]),
	.datac(!\cpu|cont|state [1]),
	.datad(!\cpu|cont|Selector8~3_combout ),
	.datae(!\cpu|cont|Selector4~1_combout ),
	.dataf(!\cpu|cont|Selector8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector8~4 .extended_lut = "off";
defparam \cpu|cont|Selector8~4 .lut_mask = 64'h0001000100010021;
defparam \cpu|cont|Selector8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N24
cyclonev_lcell_comb \cpu|cont|WideOr7~1 (
// Equation(s):
// \cpu|cont|WideOr7~1_combout  = ( \cpu|cont|state [0] & ( (!\cpu|cont|state [7] & (!\cpu|cont|state [6] & (\cpu|cont|state [3] & \cpu|cont|state [1]))) ) ) # ( !\cpu|cont|state [0] & ( (\cpu|cont|state [7] & (!\cpu|cont|state [6] & (!\cpu|cont|state [3] $ 
// (\cpu|cont|state [1])))) ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [3]),
	.datad(!\cpu|cont|state [1]),
	.datae(gnd),
	.dataf(!\cpu|cont|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|WideOr7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|WideOr7~1 .extended_lut = "off";
defparam \cpu|cont|WideOr7~1 .lut_mask = 64'h4004400400080008;
defparam \cpu|cont|WideOr7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Equal0~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|Equal0~0_combout  = ( \cpu|cont|Selector8~7_combout  & ( \cpu|cont|Decoder1~1_combout  & ( (!\cpu|cont|state [3] & (!\cpu|cont|state [1] & ((!\cpu|cont|state [0])))) # (\cpu|cont|state [3] & (((\cpu|cont|Selector8~3_combout  & 
// \cpu|cont|state [0])))) ) ) ) # ( !\cpu|cont|Selector8~7_combout  & ( \cpu|cont|Decoder1~1_combout  & ( (!\cpu|cont|state [1] & (!\cpu|cont|state [3] & !\cpu|cont|state [0])) ) ) ) # ( \cpu|cont|Selector8~7_combout  & ( !\cpu|cont|Decoder1~1_combout  & ( 
// (\cpu|cont|Selector8~3_combout  & (\cpu|cont|state [3] & \cpu|cont|state [0])) ) ) )

	.dataa(!\cpu|cont|state [1]),
	.datab(!\cpu|cont|Selector8~3_combout ),
	.datac(!\cpu|cont|state [3]),
	.datad(!\cpu|cont|state [0]),
	.datae(!\cpu|cont|Selector8~7_combout ),
	.dataf(!\cpu|cont|Decoder1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Equal0~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Equal0~0 .lut_mask = 64'h00000003A000A003;
defparam \cpu|dp|alu_rf_i|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N6
cyclonev_lcell_comb \cpu|cont|Selector8~5 (
// Equation(s):
// \cpu|cont|Selector8~5_combout  = ( \cpu|cont|Selector8~2_combout  & ( (!\cpu|cont|state [2] & (\cpu|cont|Selector4~2_combout  & (!\cpu|cont|previous_state [6] & \cpu|cont|previous_state [7]))) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|Selector4~2_combout ),
	.datac(!\cpu|cont|previous_state [6]),
	.datad(!\cpu|cont|previous_state [7]),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector8~5 .extended_lut = "off";
defparam \cpu|cont|Selector8~5 .lut_mask = 64'h0000000000200020;
defparam \cpu|cont|Selector8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N36
cyclonev_lcell_comb \cpu|cont|Selector10~0 (
// Equation(s):
// \cpu|cont|Selector10~0_combout  = ( \cpu|cont|state [7] & ( \cpu|cont|Selector8~5_combout  & ( (!\cpu|cont|state [0] & (\cpu|cont|state [2] & (!\cpu|cont|state [1] $ (\cpu|cont|state [3])))) # (\cpu|cont|state [0] & (((!\cpu|cont|state [1] & 
// \cpu|cont|state [3])))) ) ) ) # ( \cpu|cont|state [7] & ( !\cpu|cont|Selector8~5_combout  & ( (\cpu|cont|state [2] & (!\cpu|cont|state [0] & (!\cpu|cont|state [1] $ (\cpu|cont|state [3])))) ) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state [1]),
	.datad(!\cpu|cont|state [3]),
	.datae(!\cpu|cont|state [7]),
	.dataf(!\cpu|cont|Selector8~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector10~0 .extended_lut = "off";
defparam \cpu|cont|Selector10~0 .lut_mask = 64'h0000400400004034;
defparam \cpu|cont|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N45
cyclonev_lcell_comb \cpu|cont|Selector12~2 (
// Equation(s):
// \cpu|cont|Selector12~2_combout  = ( \cpu|cont|state [1] & ( (\cpu|cont|state [3] & (\cpu|cont|state [0] & (!\cpu|cont|state [7] & \cpu|cont|state [2]))) ) )

	.dataa(!\cpu|cont|state [3]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|cont|state [2]),
	.datae(gnd),
	.dataf(!\cpu|cont|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector12~2 .extended_lut = "off";
defparam \cpu|cont|Selector12~2 .lut_mask = 64'h0000000000100010;
defparam \cpu|cont|Selector12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N15
cyclonev_lcell_comb \cpu|cont|state~5 (
// Equation(s):
// \cpu|cont|state~5_combout  = ( !\cpu|dp|instruction_reg_i|op_code_flopr|q [1] & ( !\cpu|dp|instruction_reg_i|op_code_flopr|q [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|dp|instruction_reg_i|op_code_flopr|q [0]),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|op_code_flopr|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~5 .extended_lut = "off";
defparam \cpu|cont|state~5 .lut_mask = 64'hFF00FF0000000000;
defparam \cpu|cont|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N30
cyclonev_lcell_comb \cpu|cont|Selector10~2 (
// Equation(s):
// \cpu|cont|Selector10~2_combout  = ( !\cpu|cont|state~5_combout  & ( (\cpu|cont|state [1] & (\cpu|cont|state [7] & (\cpu|cont|state [2] & \cpu|cont|Decoder1~0_combout ))) ) )

	.dataa(!\cpu|cont|state [1]),
	.datab(!\cpu|cont|state [7]),
	.datac(!\cpu|cont|state [2]),
	.datad(!\cpu|cont|Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|state~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector10~2 .extended_lut = "off";
defparam \cpu|cont|Selector10~2 .lut_mask = 64'h0001000100000000;
defparam \cpu|cont|Selector10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N0
cyclonev_lcell_comb \cpu|cont|Selector8~6 (
// Equation(s):
// \cpu|cont|Selector8~6_combout  = ( !\cpu|cont|previous_state [3] & ( (!\cpu|cont|state [2] & !\cpu|cont|previous_state [1]) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(gnd),
	.datac(!\cpu|cont|previous_state [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|previous_state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector8~6 .extended_lut = "off";
defparam \cpu|cont|Selector8~6 .lut_mask = 64'hA0A0A0A000000000;
defparam \cpu|cont|Selector8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N18
cyclonev_lcell_comb \cpu|cont|Selector12~0 (
// Equation(s):
// \cpu|cont|Selector12~0_combout  = ( !\cpu|cont|state [0] & ( (\cpu|cont|state [2] & !\cpu|cont|state [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|state [2]),
	.datad(!\cpu|cont|state [3]),
	.datae(gnd),
	.dataf(!\cpu|cont|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector12~0 .extended_lut = "off";
defparam \cpu|cont|Selector12~0 .lut_mask = 64'h0F000F0000000000;
defparam \cpu|cont|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N9
cyclonev_lcell_comb \cpu|cont|Selector12~1 (
// Equation(s):
// \cpu|cont|Selector12~1_combout  = ( \cpu|cont|state [0] & ( \cpu|cont|state [3] ) )

	.dataa(!\cpu|cont|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector12~1 .extended_lut = "off";
defparam \cpu|cont|Selector12~1 .lut_mask = 64'h0000000055555555;
defparam \cpu|cont|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N48
cyclonev_lcell_comb \cpu|cont|Selector10~1 (
// Equation(s):
// \cpu|cont|Selector10~1_combout  = ( \cpu|cont|Selector4~1_combout  & ( \cpu|cont|Selector12~1_combout  & ( (!\cpu|cont|state [1] & (\cpu|cont|state [7] & ((\cpu|cont|Selector12~0_combout ) # (\cpu|cont|Selector8~6_combout )))) ) ) ) # ( 
// !\cpu|cont|Selector4~1_combout  & ( \cpu|cont|Selector12~1_combout  & ( (!\cpu|cont|state [1] & (\cpu|cont|state [7] & \cpu|cont|Selector12~0_combout )) ) ) ) # ( \cpu|cont|Selector4~1_combout  & ( !\cpu|cont|Selector12~1_combout  & ( (!\cpu|cont|state 
// [1] & (\cpu|cont|state [7] & \cpu|cont|Selector12~0_combout )) ) ) ) # ( !\cpu|cont|Selector4~1_combout  & ( !\cpu|cont|Selector12~1_combout  & ( (!\cpu|cont|state [1] & (\cpu|cont|state [7] & \cpu|cont|Selector12~0_combout )) ) ) )

	.dataa(!\cpu|cont|state [1]),
	.datab(!\cpu|cont|state [7]),
	.datac(!\cpu|cont|Selector8~6_combout ),
	.datad(!\cpu|cont|Selector12~0_combout ),
	.datae(!\cpu|cont|Selector4~1_combout ),
	.dataf(!\cpu|cont|Selector12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector10~1 .extended_lut = "off";
defparam \cpu|cont|Selector10~1 .lut_mask = 64'h0022002200220222;
defparam \cpu|cont|Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N0
cyclonev_lcell_comb \cpu|cont|Selector9~1 (
// Equation(s):
// \cpu|cont|Selector9~1_combout  = ( \cpu|cont|Selector10~1_combout  & ( \cpu|dp|instruction_reg_i|op_code_flopr|q [3] ) ) # ( !\cpu|cont|Selector10~1_combout  & ( (!\cpu|cont|Selector10~2_combout  & ((\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3]))) # 
// (\cpu|cont|Selector10~2_combout  & (\cpu|dp|instruction_reg_i|op_code_flopr|q [3])) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|instruction_reg_i|op_code_flopr|q [3]),
	.datac(!\cpu|cont|Selector10~2_combout ),
	.datad(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3]),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector9~1 .extended_lut = "off";
defparam \cpu|cont|Selector9~1 .lut_mask = 64'h03F303F333333333;
defparam \cpu|cont|Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N9
cyclonev_lcell_comb \cpu|cont|Selector9~2 (
// Equation(s):
// \cpu|cont|Selector9~2_combout  = ( \cpu|cont|Selector9~1_combout  & ( ((!\cpu|cont|Selector10~0_combout  & !\cpu|cont|Selector12~2_combout )) # (\cpu|cont|state [6]) ) ) # ( !\cpu|cont|Selector9~1_combout  & ( ((!\cpu|cont|Selector12~2_combout ) # 
// (\cpu|cont|state [6])) # (\cpu|cont|Selector10~0_combout ) ) )

	.dataa(!\cpu|cont|Selector10~0_combout ),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|Selector12~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector9~2 .extended_lut = "off";
defparam \cpu|cont|Selector9~2 .lut_mask = 64'hF7F7F7F7B3B3B3B3;
defparam \cpu|cont|Selector9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N33
cyclonev_lcell_comb \cpu|cont|Selector10~5 (
// Equation(s):
// \cpu|cont|Selector10~5_combout  = ( \cpu|cont|state [3] & ( (\cpu|cont|state [1] & ((!\cpu|cont|state [7]) # ((!\cpu|cont|state [2]) # (\cpu|cont|state [0])))) ) ) # ( !\cpu|cont|state [3] & ( \cpu|cont|state [1] ) )

	.dataa(!\cpu|cont|state [1]),
	.datab(!\cpu|cont|state [7]),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|cont|state [2]),
	.datae(gnd),
	.dataf(!\cpu|cont|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector10~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector10~5 .extended_lut = "off";
defparam \cpu|cont|Selector10~5 .lut_mask = 64'h5555555555455545;
defparam \cpu|cont|Selector10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N0
cyclonev_lcell_comb \cpu|cont|Selector10~4 (
// Equation(s):
// \cpu|cont|Selector10~4_combout  = ( \cpu|cont|Selector8~6_combout  & ( \cpu|cont|Selector12~1_combout  & ( (!\cpu|cont|state [1] & ((!\cpu|cont|state [7]) # ((!\cpu|cont|Selector12~0_combout  & !\cpu|cont|Selector4~1_combout )))) ) ) ) # ( 
// !\cpu|cont|Selector8~6_combout  & ( \cpu|cont|Selector12~1_combout  & ( (!\cpu|cont|state [1] & ((!\cpu|cont|state [7]) # (!\cpu|cont|Selector12~0_combout ))) ) ) ) # ( \cpu|cont|Selector8~6_combout  & ( !\cpu|cont|Selector12~1_combout  & ( 
// (!\cpu|cont|state [1] & ((!\cpu|cont|state [7]) # (!\cpu|cont|Selector12~0_combout ))) ) ) ) # ( !\cpu|cont|Selector8~6_combout  & ( !\cpu|cont|Selector12~1_combout  & ( (!\cpu|cont|state [1] & ((!\cpu|cont|state [7]) # (!\cpu|cont|Selector12~0_combout 
// ))) ) ) )

	.dataa(!\cpu|cont|state [1]),
	.datab(!\cpu|cont|state [7]),
	.datac(!\cpu|cont|Selector12~0_combout ),
	.datad(!\cpu|cont|Selector4~1_combout ),
	.datae(!\cpu|cont|Selector8~6_combout ),
	.dataf(!\cpu|cont|Selector12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector10~4 .extended_lut = "off";
defparam \cpu|cont|Selector10~4 .lut_mask = 64'hA8A8A8A8A8A8A888;
defparam \cpu|cont|Selector10~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N48
cyclonev_lcell_comb \cpu|cont|Selector11~1 (
// Equation(s):
// \cpu|cont|Selector11~1_combout  = ( \cpu|cont|Selector11~0_combout  & ( (!\cpu|cont|state [6] & (\cpu|cont|Selector12~2_combout  & ((\cpu|cont|Selector10~4_combout ) # (\cpu|cont|Selector10~5_combout )))) ) ) # ( !\cpu|cont|Selector11~0_combout  & ( 
// (!\cpu|cont|state [6] & (((!\cpu|cont|Selector10~5_combout  & !\cpu|cont|Selector10~4_combout )) # (\cpu|cont|Selector12~2_combout ))) ) )

	.dataa(!\cpu|cont|Selector10~5_combout ),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|Selector10~4_combout ),
	.datad(!\cpu|cont|Selector12~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector11~1 .extended_lut = "off";
defparam \cpu|cont|Selector11~1 .lut_mask = 64'h80CC80CC004C004C;
defparam \cpu|cont|Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N24
cyclonev_lcell_comb \cpu|cont|Selector12~3 (
// Equation(s):
// \cpu|cont|Selector12~3_combout  = ( \cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0] & ( (!\cpu|dp|instruction_reg_i|op_code_flopr|q [0] & ((!\cpu|cont|state [1]) # (\cpu|dp|instruction_reg_i|op_code_flopr|q [1]))) ) ) # ( 
// !\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0] & ( !\cpu|dp|instruction_reg_i|op_code_flopr|q [0] ) )

	.dataa(!\cpu|cont|state [1]),
	.datab(gnd),
	.datac(!\cpu|dp|instruction_reg_i|op_code_flopr|q [0]),
	.datad(!\cpu|dp|instruction_reg_i|op_code_flopr|q [1]),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector12~3 .extended_lut = "off";
defparam \cpu|cont|Selector12~3 .lut_mask = 64'hF0F0F0F0A0F0A0F0;
defparam \cpu|cont|Selector12~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[2]~9 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[2]~9_combout  = ( !\cpu|cont|Selector10~4_combout  & ( (!\cpu|cont|state [6] & (!\cpu|cont|Selector10~5_combout  & (!\cpu|cont|Selector11~0_combout  $ (!\cpu|cont|Selector12~3_combout )))) ) )

	.dataa(!\cpu|cont|Selector11~0_combout ),
	.datab(!\cpu|cont|Selector12~3_combout ),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|Selector10~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[2]~9 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[2]~9 .lut_mask = 64'h6000600000000000;
defparam \cpu|dp|alu_rf_i|alu_out[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N12
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[0]~6 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[0]~6_combout  = ( \cpu|cont|Selector8~1_combout  & ( \cpu|cont|Selector8~4_combout  & ( \cpu|dp|instruction_reg_i|B_index_flopr|q [0] ) ) ) # ( !\cpu|cont|Selector8~1_combout  & ( \cpu|cont|Selector8~4_combout  & ( 
// (!\cpu|cont|state [0] & ((\cpu|dp|reg_B_flopr|q [0]))) # (\cpu|cont|state [0] & (\cpu|dp|instruction_reg_i|B_index_flopr|q [0])) ) ) ) # ( \cpu|cont|Selector8~1_combout  & ( !\cpu|cont|Selector8~4_combout  & ( (!\cpu|cont|state [0] & 
// (\cpu|dp|instruction_reg_i|B_index_flopr|q [0])) # (\cpu|cont|state [0] & ((\cpu|dp|reg_B_flopr|q [0]))) ) ) ) # ( !\cpu|cont|Selector8~1_combout  & ( !\cpu|cont|Selector8~4_combout  & ( \cpu|dp|reg_B_flopr|q [0] ) ) )

	.dataa(gnd),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|dp|instruction_reg_i|B_index_flopr|q [0]),
	.datad(!\cpu|dp|reg_B_flopr|q [0]),
	.datae(!\cpu|cont|Selector8~1_combout ),
	.dataf(!\cpu|cont|Selector8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[0]~6 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[0]~6 .lut_mask = 64'h00FF0C3F03CF0F0F;
defparam \cpu|dp|alu_B_mux|mux2_output[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N45
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector7~3 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector7~3_combout  = ( \cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ( (\cpu|cont|Selector8~8_combout  & !\cpu|dp|alu_rf_i|alu_out[2]~9_combout ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ( (!\cpu|cont|Selector11~1_combout  
// & (\cpu|cont|Selector8~8_combout  & !\cpu|dp|alu_rf_i|alu_out[2]~9_combout )) ) )

	.dataa(!\cpu|cont|Selector11~1_combout ),
	.datab(!\cpu|cont|Selector8~8_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[2]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector7~3 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector7~3 .lut_mask = 64'h2020202030303030;
defparam \cpu|dp|alu_rf_i|Selector7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~77 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~77_sumout  = SUM(( VCC ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [8])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [8])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q 
// [8]))))) ) + ( !VCC ))
// \cpu|dp|alu_rf_i|Add5~78  = CARRY(( VCC ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [8])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [8])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [8]))))) 
// ) + ( !VCC ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~77_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~78 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~77 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~77 .lut_mask = 64'h0000F1E00000FFFF;
defparam \cpu|dp|alu_rf_i|Add5~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y66_N27
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[30]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[30]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y66_N29
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[30] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y66_N5
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[29] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y66_N0
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~13 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~13_combout  = ( \cpu|dp|reg_file|RAM_rtl_1_bypass [29] & ( !\cpu|dp|reg_file|WideOr1~combout  & ( (\reset~input_o  & (((!\cpu|dp|reg_file|RAM_rtl_1_bypass [30]) # (\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a10 )) # 
// (\cpu|dp|reg_file|RAM~1_combout ))) ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_1_bypass [29] & ( !\cpu|dp|reg_file|WideOr1~combout  & ( (!\cpu|dp|reg_file|RAM~1_combout  & (\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a10  & 
// (\cpu|dp|reg_file|RAM_rtl_1_bypass [30] & \reset~input_o ))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM~1_combout ),
	.datab(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a10 ),
	.datac(!\cpu|dp|reg_file|RAM_rtl_1_bypass [30]),
	.datad(!\reset~input_o ),
	.datae(!\cpu|dp|reg_file|RAM_rtl_1_bypass [29]),
	.dataf(!\cpu|dp|reg_file|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~13 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~13 .lut_mask = 64'h000200F700000000;
defparam \cpu|dp|reg_B_flopr|q~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y66_N2
dffeas \cpu|dp|reg_B_flopr|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[10] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y66_N21
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~41 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~41_sumout  = SUM(( \cpu|dp|pc_flopenr|q [7] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~38  ))
// \cpu|dp|pc_counter_i|Add0~42  = CARRY(( \cpu|dp|pc_flopenr|q [7] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~38  ))

	.dataa(!\cpu|dp|pc_flopenr|q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~41_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~41 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|dp|pc_counter_i|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y66_N24
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~45 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~45_sumout  = SUM(( \cpu|dp|pc_flopenr|q [8] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~42  ))
// \cpu|dp|pc_counter_i|Add0~46  = CARRY(( \cpu|dp|pc_flopenr|q [8] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~42  ))

	.dataa(gnd),
	.datab(!\cpu|dp|pc_flopenr|q [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~45_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~45 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|dp|pc_counter_i|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y66_N27
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~49 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~49_sumout  = SUM(( \cpu|dp|pc_flopenr|q [9] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~46  ))
// \cpu|dp|pc_counter_i|Add0~50  = CARRY(( \cpu|dp|pc_flopenr|q [9] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|pc_flopenr|q [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~49_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~49 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|dp|pc_counter_i|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y66_N30
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~53 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~53_sumout  = SUM(( \cpu|dp|pc_flopenr|q [10] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~50  ))
// \cpu|dp|pc_counter_i|Add0~54  = CARRY(( \cpu|dp|pc_flopenr|q [10] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~50  ))

	.dataa(gnd),
	.datab(!\cpu|dp|pc_flopenr|q [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~53_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~53 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|dp|pc_counter_i|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y66_N32
dffeas \cpu|dp|pc_counter_i|incremented_pc[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[10] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N33
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~81 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~81_sumout  = SUM(( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [9])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [9])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [9]))))) ) + 
// ( VCC ) + ( \cpu|dp|alu_rf_i|Add5~78  ))
// \cpu|dp|alu_rf_i|Add5~82  = CARRY(( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [9])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [9])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [9]))))) ) + ( VCC 
// ) + ( \cpu|dp|alu_rf_i|Add5~78  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [9]),
	.datad(!\cpu|dp|reg_A_flopr|q [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~81_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~82 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~81 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~81 .lut_mask = 64'h0000000000000E1F;
defparam \cpu|dp|alu_rf_i|Add5~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~85 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~85_sumout  = SUM(( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [10])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [10])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [10]))))) ) 
// + ( VCC ) + ( \cpu|dp|alu_rf_i|Add5~82  ))
// \cpu|dp|alu_rf_i|Add5~86  = CARRY(( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [10])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [10])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [10]))))) ) + ( 
// VCC ) + ( \cpu|dp|alu_rf_i|Add5~82  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [10]),
	.datad(!\cpu|dp|reg_A_flopr|q [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~85_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~86 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~85 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~85 .lut_mask = 64'h0000000000000E1F;
defparam \cpu|dp|alu_rf_i|Add5~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~45 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~45_sumout  = SUM(( \cpu|dp|alu_rf_i|Add5~77_sumout  ) + ( (\cpu|dp|reg_B_flopr|q [8] & ((!\cpu|cont|state [0] & (!\cpu|cont|Selector8~1_combout )) # (\cpu|cont|state [0] & ((!\cpu|cont|Selector8~4_combout ))))) ) + ( 
// \cpu|dp|alu_rf_i|Add5~42  ))
// \cpu|dp|alu_rf_i|Add5~46  = CARRY(( \cpu|dp|alu_rf_i|Add5~77_sumout  ) + ( (\cpu|dp|reg_B_flopr|q [8] & ((!\cpu|cont|state [0] & (!\cpu|cont|Selector8~1_combout )) # (\cpu|cont|state [0] & ((!\cpu|cont|Selector8~4_combout ))))) ) + ( 
// \cpu|dp|alu_rf_i|Add5~42  ))

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|Selector8~1_combout ),
	.datac(!\cpu|cont|Selector8~4_combout ),
	.datad(!\cpu|dp|alu_rf_i|Add5~77_sumout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_B_flopr|q [8]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~45_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~46 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~45 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~45 .lut_mask = 64'h0000FF27000000FF;
defparam \cpu|dp|alu_rf_i|Add5~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N57
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~49 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~49_sumout  = SUM(( \cpu|dp|alu_rf_i|Add5~81_sumout  ) + ( (\cpu|dp|reg_B_flopr|q [9] & ((!\cpu|cont|state [0] & (!\cpu|cont|Selector8~1_combout )) # (\cpu|cont|state [0] & ((!\cpu|cont|Selector8~4_combout ))))) ) + ( 
// \cpu|dp|alu_rf_i|Add5~46  ))
// \cpu|dp|alu_rf_i|Add5~50  = CARRY(( \cpu|dp|alu_rf_i|Add5~81_sumout  ) + ( (\cpu|dp|reg_B_flopr|q [9] & ((!\cpu|cont|state [0] & (!\cpu|cont|Selector8~1_combout )) # (\cpu|cont|state [0] & ((!\cpu|cont|Selector8~4_combout ))))) ) + ( 
// \cpu|dp|alu_rf_i|Add5~46  ))

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|Selector8~1_combout ),
	.datac(!\cpu|cont|Selector8~4_combout ),
	.datad(!\cpu|dp|alu_rf_i|Add5~81_sumout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_B_flopr|q [9]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~49_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~50 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~49 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~49 .lut_mask = 64'h0000FF27000000FF;
defparam \cpu|dp|alu_rf_i|Add5~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~53 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~53_sumout  = SUM(( \cpu|dp|alu_rf_i|Add5~85_sumout  ) + ( (\cpu|dp|reg_B_flopr|q [10] & ((!\cpu|cont|state [0] & (!\cpu|cont|Selector8~1_combout )) # (\cpu|cont|state [0] & ((!\cpu|cont|Selector8~4_combout ))))) ) + ( 
// \cpu|dp|alu_rf_i|Add5~50  ))
// \cpu|dp|alu_rf_i|Add5~54  = CARRY(( \cpu|dp|alu_rf_i|Add5~85_sumout  ) + ( (\cpu|dp|reg_B_flopr|q [10] & ((!\cpu|cont|state [0] & (!\cpu|cont|Selector8~1_combout )) # (\cpu|cont|state [0] & ((!\cpu|cont|Selector8~4_combout ))))) ) + ( 
// \cpu|dp|alu_rf_i|Add5~50  ))

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|Selector8~1_combout ),
	.datac(!\cpu|cont|Selector8~4_combout ),
	.datad(!\cpu|dp|alu_rf_i|Add5~85_sumout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_B_flopr|q [10]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~53_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~54 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~53 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~53 .lut_mask = 64'h0000FF27000000FF;
defparam \cpu|dp|alu_rf_i|Add5~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N21
cyclonev_lcell_comb \cpu|cont|Selector12~4 (
// Equation(s):
// \cpu|cont|Selector12~4_combout  = ( \cpu|cont|Selector10~5_combout  & ( (\cpu|cont|Selector12~2_combout  & !\cpu|cont|state [6]) ) ) # ( !\cpu|cont|Selector10~5_combout  & ( (!\cpu|cont|state [6] & ((!\cpu|cont|Selector10~4_combout  & 
// (!\cpu|cont|Selector12~3_combout )) # (\cpu|cont|Selector10~4_combout  & ((\cpu|cont|Selector12~2_combout ))))) ) )

	.dataa(!\cpu|cont|Selector12~3_combout ),
	.datab(!\cpu|cont|Selector12~2_combout ),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|Selector10~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector12~4 .extended_lut = "off";
defparam \cpu|cont|Selector12~4 .lut_mask = 64'hA030A03030303030;
defparam \cpu|cont|Selector12~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N12
cyclonev_lcell_comb \cpu|cont|Selector9~0 (
// Equation(s):
// \cpu|cont|Selector9~0_combout  = ( \cpu|cont|Selector10~0_combout  & ( \cpu|cont|Selector10~2_combout  & ( \cpu|dp|instruction_reg_i|op_code_flopr|q [3] ) ) ) # ( !\cpu|cont|Selector10~0_combout  & ( \cpu|cont|Selector10~2_combout  & ( 
// \cpu|cont|Selector12~2_combout  ) ) ) # ( \cpu|cont|Selector10~0_combout  & ( !\cpu|cont|Selector10~2_combout  & ( (!\cpu|cont|Selector10~1_combout  & ((\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3]))) # (\cpu|cont|Selector10~1_combout  & 
// (\cpu|dp|instruction_reg_i|op_code_flopr|q [3])) ) ) ) # ( !\cpu|cont|Selector10~0_combout  & ( !\cpu|cont|Selector10~2_combout  & ( \cpu|cont|Selector12~2_combout  ) ) )

	.dataa(!\cpu|cont|Selector12~2_combout ),
	.datab(!\cpu|dp|instruction_reg_i|op_code_flopr|q [3]),
	.datac(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3]),
	.datad(!\cpu|cont|Selector10~1_combout ),
	.datae(!\cpu|cont|Selector10~0_combout ),
	.dataf(!\cpu|cont|Selector10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector9~0 .extended_lut = "off";
defparam \cpu|cont|Selector9~0 .lut_mask = 64'h55550F3355553333;
defparam \cpu|cont|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N6
cyclonev_lcell_comb \cpu|cont|Selector10~7 (
// Equation(s):
// \cpu|cont|Selector10~7_combout  = ( \cpu|cont|Selector10~1_combout  & ( \cpu|dp|instruction_reg_i|op_code_flopr|q [2] ) ) # ( !\cpu|cont|Selector10~1_combout  & ( (!\cpu|cont|Selector10~2_combout  & (\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2])) # 
// (\cpu|cont|Selector10~2_combout  & ((\cpu|dp|instruction_reg_i|op_code_flopr|q [2]))) ) )

	.dataa(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2]),
	.datab(gnd),
	.datac(!\cpu|cont|Selector10~2_combout ),
	.datad(!\cpu|dp|instruction_reg_i|op_code_flopr|q [2]),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector10~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector10~7 .extended_lut = "off";
defparam \cpu|cont|Selector10~7 .lut_mask = 64'h505F505F00FF00FF;
defparam \cpu|cont|Selector10~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector7~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector7~0_combout  = ( \cpu|cont|Selector10~7_combout  & ( (!\cpu|cont|state [6] & (\cpu|dp|alu_rf_i|Equal0~0_combout  & ((\cpu|cont|Selector10~0_combout ) # (\cpu|cont|Selector12~2_combout )))) ) ) # ( !\cpu|cont|Selector10~7_combout  
// & ( (!\cpu|cont|state [6] & (\cpu|cont|Selector12~2_combout  & (\cpu|dp|alu_rf_i|Equal0~0_combout  & !\cpu|cont|Selector10~0_combout ))) ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|cont|Selector12~2_combout ),
	.datac(!\cpu|dp|alu_rf_i|Equal0~0_combout ),
	.datad(!\cpu|cont|Selector10~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector10~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector7~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector7~0 .lut_mask = 64'h02000200020A020A;
defparam \cpu|dp|alu_rf_i|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[9]~105 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[9]~105_combout  = ( \cpu|cont|Selector8~8_combout  & ( (!\cpu|cont|Selector12~4_combout ) # ((!\cpu|cont|Selector9~0_combout ) # ((!\cpu|dp|alu_rf_i|Selector7~0_combout ) # (!\cpu|cont|Selector11~1_combout ))) ) )

	.dataa(!\cpu|cont|Selector12~4_combout ),
	.datab(!\cpu|cont|Selector9~0_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector7~0_combout ),
	.datad(!\cpu|cont|Selector11~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector8~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[9]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[9]~105 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[9]~105 .lut_mask = 64'h00000000FFFEFFFE;
defparam \cpu|dp|alu_rf_i|alu_out[9]~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[9]~113 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[9]~113_combout  = ( \cpu|cont|Selector9~0_combout  & ( (\cpu|cont|Selector11~1_combout  & (\cpu|cont|Selector8~8_combout  & (\cpu|cont|Selector12~4_combout  & \cpu|dp|alu_rf_i|Selector7~0_combout ))) ) )

	.dataa(!\cpu|cont|Selector11~1_combout ),
	.datab(!\cpu|cont|Selector8~8_combout ),
	.datac(!\cpu|cont|Selector12~4_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector7~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[9]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[9]~113 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[9]~113 .lut_mask = 64'h0000000000010001;
defparam \cpu|dp|alu_rf_i|alu_out[9]~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N27
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[2]~10 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[2]~10_combout  = ( \cpu|dp|alu_rf_i|alu_out[2]~9_combout  & ( (!\cpu|cont|state [6] & (\cpu|cont|Selector10~0_combout  & (\cpu|cont|Selector10~7_combout  & !\cpu|cont|Selector9~1_combout ))) ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|cont|Selector10~0_combout ),
	.datac(!\cpu|cont|Selector10~7_combout ),
	.datad(!\cpu|cont|Selector9~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[2]~10 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[2]~10 .lut_mask = 64'h0000000002000200;
defparam \cpu|dp|alu_rf_i|alu_out[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[2]~60 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[2]~60_combout  = ( \cpu|dp|alu_rf_i|Equal0~0_combout  & ( !\cpu|cont|Selector8~8_combout  ) ) # ( !\cpu|dp|alu_rf_i|Equal0~0_combout  & ( (!\cpu|cont|Selector8~8_combout  & !\cpu|dp|alu_rf_i|alu_out[2]~10_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|Selector8~8_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[2]~10_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[2]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[2]~60 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[2]~60 .lut_mask = 64'hF000F000F0F0F0F0;
defparam \cpu|dp|alu_rf_i|alu_out[2]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[2]~27 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[2]~27_combout  = ( \cpu|cont|Selector12~3_combout  & ( (!\cpu|cont|state [6] & (\cpu|cont|Selector10~0_combout  & \cpu|cont|Selector9~1_combout )) ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|cont|Selector10~0_combout ),
	.datac(gnd),
	.datad(!\cpu|cont|Selector9~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[2]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[2]~27 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[2]~27 .lut_mask = 64'h0000000000220022;
defparam \cpu|dp|alu_rf_i|alu_out[2]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y69_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[14]~28 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[14]~28_combout  = ( \cpu|dp|alu_rf_i|alu_out[2]~27_combout  & ( \cpu|dp|alu_rf_i|alu_out[2]~26_combout  & ( (\cpu|cont|Selector8~8_combout  & \cpu|dp|alu_B_mux|mux2_output[7]~13_combout ) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|alu_out[2]~27_combout  & ( \cpu|dp|alu_rf_i|alu_out[2]~26_combout  & ( \cpu|cont|Selector8~8_combout  ) ) ) # ( \cpu|dp|alu_rf_i|alu_out[2]~27_combout  & ( !\cpu|dp|alu_rf_i|alu_out[2]~26_combout  & ( \cpu|cont|Selector8~8_combout  ) ) ) 
// # ( !\cpu|dp|alu_rf_i|alu_out[2]~27_combout  & ( !\cpu|dp|alu_rf_i|alu_out[2]~26_combout  & ( \cpu|cont|Selector8~8_combout  ) ) )

	.dataa(!\cpu|cont|Selector8~8_combout ),
	.datab(gnd),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[7]~13_combout ),
	.datad(gnd),
	.datae(!\cpu|dp|alu_rf_i|alu_out[2]~27_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[2]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[14]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[14]~28 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[14]~28 .lut_mask = 64'h5555555555550505;
defparam \cpu|dp|alu_rf_i|alu_out[14]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N9
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[9]~117 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[9]~117_combout  = ( \cpu|dp|alu_rf_i|alu_out[14]~28_combout  & ( (\cpu|dp|alu_rf_i|alu_out[9]~113_combout  & \reset~input_o ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[14]~28_combout  & ( (\reset~input_o  & 
// ((!\cpu|dp|alu_rf_i|alu_out[2]~60_combout ) # (\cpu|dp|alu_rf_i|alu_out[9]~113_combout ))) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_rf_i|alu_out[9]~113_combout ),
	.datac(!\reset~input_o ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[2]~60_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[14]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[9]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[9]~117 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[9]~117 .lut_mask = 64'h0F030F0303030303;
defparam \cpu|dp|alu_rf_i|alu_out[9]~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N45
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[2]~53 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[2]~53_combout  = ( \cpu|dp|alu_rf_i|alu_out[2]~26_combout  & ( \cpu|dp|alu_rf_i|alu_out[2]~27_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|alu_out[2]~27_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[2]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[2]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[2]~53 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[2]~53 .lut_mask = 64'h000000000F0F0F0F;
defparam \cpu|dp|alu_rf_i|alu_out[2]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y69_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~114 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~114_combout  = ( \cpu|dp|alu_rf_i|alu_out[2]~53_combout  & ( \cpu|dp|alu_rf_i|alu_out[2]~60_combout  & ( (\reset~input_o  & !\cpu|dp|alu_rf_i|alu_out[9]~113_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[2]~53_combout  & ( 
// \cpu|dp|alu_rf_i|alu_out[2]~60_combout  & ( (!\cpu|cont|Selector8~8_combout  & (\reset~input_o  & !\cpu|dp|alu_rf_i|alu_out[9]~113_combout )) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out[2]~53_combout  & ( !\cpu|dp|alu_rf_i|alu_out[2]~60_combout  & ( 
// (\cpu|cont|Selector8~8_combout  & (\reset~input_o  & (\cpu|dp|alu_B_mux|mux2_output[7]~13_combout  & !\cpu|dp|alu_rf_i|alu_out[9]~113_combout ))) ) ) )

	.dataa(!\cpu|cont|Selector8~8_combout ),
	.datab(!\reset~input_o ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[7]~13_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[9]~113_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[2]~53_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[2]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~114 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~114 .lut_mask = 64'h0000010022003300;
defparam \cpu|dp|alu_rf_i|alu_out~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y66_N24
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[10]~11 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[10]~11_combout  = ( \cpu|cont|Selector8~4_combout  & ( (\cpu|dp|reg_B_flopr|q [10] & (!\cpu|cont|Selector8~1_combout  & !\cpu|cont|state [0])) ) ) # ( !\cpu|cont|Selector8~4_combout  & ( (\cpu|dp|reg_B_flopr|q [10] & 
// ((!\cpu|cont|Selector8~1_combout ) # (\cpu|cont|state [0]))) ) )

	.dataa(!\cpu|dp|reg_B_flopr|q [10]),
	.datab(gnd),
	.datac(!\cpu|cont|Selector8~1_combout ),
	.datad(!\cpu|cont|state [0]),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[10]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[10]~11 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[10]~11 .lut_mask = 64'h5055505550005000;
defparam \cpu|dp|alu_B_mux|mux2_output[10]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N21
cyclonev_lcell_comb \cpu|cont|WideOr7~0 (
// Equation(s):
// \cpu|cont|WideOr7~0_combout  = ( \cpu|cont|state [3] & ( (\cpu|cont|state [1] & (!\cpu|cont|state [0] $ (!\cpu|cont|state [7]))) ) ) # ( !\cpu|cont|state [3] & ( (!\cpu|cont|state [0] & (!\cpu|cont|state [1] & \cpu|cont|state [7])) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(gnd),
	.datac(!\cpu|cont|state [1]),
	.datad(!\cpu|cont|state [7]),
	.datae(gnd),
	.dataf(!\cpu|cont|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|WideOr7~0 .extended_lut = "off";
defparam \cpu|cont|WideOr7~0 .lut_mask = 64'h00A000A0050A050A;
defparam \cpu|cont|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y66_N54
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[10]~6 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[10]~6_combout  = ( \cpu|cont|state [2] & ( (!\cpu|cont|state [6] & ((!\cpu|cont|WideOr7~0_combout  & ((\cpu|dp|pc_flopenr|q [10]))) # (\cpu|cont|WideOr7~0_combout  & (\cpu|dp|reg_A_flopr|q [10])))) # (\cpu|cont|state [6] & 
// (((\cpu|dp|pc_flopenr|q [10])))) ) ) # ( !\cpu|cont|state [2] & ( \cpu|dp|pc_flopenr|q [10] ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|dp|reg_A_flopr|q [10]),
	.datac(!\cpu|dp|pc_flopenr|q [10]),
	.datad(!\cpu|cont|WideOr7~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[10]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[10]~6 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[10]~6 .lut_mask = 64'h0F0F0F0F0F270F27;
defparam \cpu|dp|alu_A_mux|mux2_output[10]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N51
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[2]~11 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[2]~11_combout  = ( \cpu|cont|Selector12~3_combout  ) # ( !\cpu|cont|Selector12~3_combout  & ( (((!\cpu|cont|Selector11~0_combout ) # (\cpu|cont|Selector10~4_combout )) # (\cpu|cont|state [6])) # (\cpu|cont|Selector10~5_combout ) ) 
// )

	.dataa(!\cpu|cont|Selector10~5_combout ),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|Selector11~0_combout ),
	.datad(!\cpu|cont|Selector10~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[2]~11 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[2]~11 .lut_mask = 64'hF7FFF7FFFFFFFFFF;
defparam \cpu|dp|alu_rf_i|alu_out[2]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N57
cyclonev_lcell_comb \cpu|cont|Selector10~6 (
// Equation(s):
// \cpu|cont|Selector10~6_combout  = ( \cpu|cont|Selector10~5_combout  & ( (!\cpu|cont|state [6] & \cpu|cont|Selector12~2_combout ) ) ) # ( !\cpu|cont|Selector10~5_combout  & ( (!\cpu|cont|state [6] & (\cpu|cont|Selector12~2_combout  & 
// \cpu|cont|Selector10~4_combout )) ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|cont|Selector12~2_combout ),
	.datac(gnd),
	.datad(!\cpu|cont|Selector10~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector10~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector10~6 .extended_lut = "off";
defparam \cpu|cont|Selector10~6 .lut_mask = 64'h0022002222222222;
defparam \cpu|cont|Selector10~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N30
cyclonev_lcell_comb \cpu|cont|Selector10~3 (
// Equation(s):
// \cpu|cont|Selector10~3_combout  = ( \cpu|cont|Selector10~0_combout  & ( \cpu|cont|Selector10~1_combout  & ( (\cpu|dp|instruction_reg_i|op_code_flopr|q [2] & !\cpu|cont|state [6]) ) ) ) # ( \cpu|cont|Selector10~0_combout  & ( 
// !\cpu|cont|Selector10~1_combout  & ( (!\cpu|cont|state [6] & ((!\cpu|cont|Selector10~2_combout  & ((\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2]))) # (\cpu|cont|Selector10~2_combout  & (\cpu|dp|instruction_reg_i|op_code_flopr|q [2])))) ) ) )

	.dataa(!\cpu|cont|Selector10~2_combout ),
	.datab(!\cpu|dp|instruction_reg_i|op_code_flopr|q [2]),
	.datac(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2]),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|cont|Selector10~0_combout ),
	.dataf(!\cpu|cont|Selector10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector10~3 .extended_lut = "off";
defparam \cpu|cont|Selector10~3 .lut_mask = 64'h00001B0000003300;
defparam \cpu|cont|Selector10~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[9]~107 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[9]~107_combout  = ( \cpu|cont|Selector10~6_combout  & ( \cpu|cont|Selector10~3_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[2]~11_combout  & !\cpu|dp|alu_rf_i|Equal0~0_combout ) ) ) ) # ( !\cpu|cont|Selector10~6_combout  & ( 
// \cpu|cont|Selector10~3_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[2]~11_combout  & !\cpu|dp|alu_rf_i|Equal0~0_combout ) ) ) ) # ( \cpu|cont|Selector10~6_combout  & ( !\cpu|cont|Selector10~3_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[2]~11_combout  & 
// !\cpu|dp|alu_rf_i|Equal0~0_combout ) ) ) ) # ( !\cpu|cont|Selector10~6_combout  & ( !\cpu|cont|Selector10~3_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[2]~11_combout  & (!\cpu|dp|alu_rf_i|Equal0~0_combout  & ((!\cpu|cont|Selector9~0_combout ) # 
// (\cpu|cont|state [6])))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[2]~11_combout ),
	.datab(!\cpu|dp|alu_rf_i|Equal0~0_combout ),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|Selector9~0_combout ),
	.datae(!\cpu|cont|Selector10~6_combout ),
	.dataf(!\cpu|cont|Selector10~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[9]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[9]~107 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[9]~107 .lut_mask = 64'h8808888888888888;
defparam \cpu|dp|alu_rf_i|alu_out[9]~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N3
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[2]~2 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[2]~2_combout  = ( \cpu|dp|instruction_reg_i|B_index_flopr|q [2] & ( ((!\cpu|cont|state [0] & (\cpu|cont|Selector8~1_combout )) # (\cpu|cont|state [0] & ((\cpu|cont|Selector8~4_combout )))) # (\cpu|dp|reg_B_flopr|q [2]) ) ) # 
// ( !\cpu|dp|instruction_reg_i|B_index_flopr|q [2] & ( (\cpu|dp|reg_B_flopr|q [2] & ((!\cpu|cont|state [0] & (!\cpu|cont|Selector8~1_combout )) # (\cpu|cont|state [0] & ((!\cpu|cont|Selector8~4_combout ))))) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|Selector8~1_combout ),
	.datac(!\cpu|dp|reg_B_flopr|q [2]),
	.datad(!\cpu|cont|Selector8~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|B_index_flopr|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[2]~2 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[2]~2 .lut_mask = 64'h0D080D082F7F2F7F;
defparam \cpu|dp|alu_B_mux|mux2_output[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y63_N30
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[8]~8 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[8]~8_combout  = ( \cpu|cont|WideOr7~0_combout  & ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [8])))) # (\cpu|cont|state [2] & ((!\cpu|cont|state [6] & (\cpu|dp|reg_A_flopr|q [8])) # (\cpu|cont|state [6] & 
// ((\cpu|dp|pc_flopenr|q [8]))))) ) ) # ( !\cpu|cont|WideOr7~0_combout  & ( \cpu|dp|pc_flopenr|q [8] ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|dp|reg_A_flopr|q [8]),
	.datad(!\cpu|dp|pc_flopenr|q [8]),
	.datae(gnd),
	.dataf(!\cpu|cont|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[8]~8 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[8]~8 .lut_mask = 64'h00FF00FF04BF04BF;
defparam \cpu|dp|alu_A_mux|mux2_output[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y63_N33
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[9]~9 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[9]~9_combout  = ( \cpu|cont|WideOr7~0_combout  & ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [9])))) # (\cpu|cont|state [2] & ((!\cpu|cont|state [6] & ((\cpu|dp|reg_A_flopr|q [9]))) # (\cpu|cont|state [6] & 
// (\cpu|dp|pc_flopenr|q [9])))) ) ) # ( !\cpu|cont|WideOr7~0_combout  & ( \cpu|dp|pc_flopenr|q [9] ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|dp|pc_flopenr|q [9]),
	.datad(!\cpu|dp|reg_A_flopr|q [9]),
	.datae(gnd),
	.dataf(!\cpu|cont|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[9]~9 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[9]~9 .lut_mask = 64'h0F0F0F0F0B4F0B4F;
defparam \cpu|dp|alu_A_mux|mux2_output[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y62_N41
dffeas \cpu|dp|instruction_reg_i|B_index_flopr|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|B_index_flopr|q~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|B_index_flopr|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q[1] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N12
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[1]~1 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[1]~1_combout  = ( \cpu|cont|Selector8~1_combout  & ( (!\cpu|cont|state [0] & (\cpu|dp|instruction_reg_i|B_index_flopr|q [1])) # (\cpu|cont|state [0] & ((!\cpu|cont|Selector8~4_combout  & ((\cpu|dp|reg_B_flopr|q [1]))) # 
// (\cpu|cont|Selector8~4_combout  & (\cpu|dp|instruction_reg_i|B_index_flopr|q [1])))) ) ) # ( !\cpu|cont|Selector8~1_combout  & ( (!\cpu|cont|state [0] & (((\cpu|dp|reg_B_flopr|q [1])))) # (\cpu|cont|state [0] & ((!\cpu|cont|Selector8~4_combout  & 
// ((\cpu|dp|reg_B_flopr|q [1]))) # (\cpu|cont|Selector8~4_combout  & (\cpu|dp|instruction_reg_i|B_index_flopr|q [1])))) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|dp|instruction_reg_i|B_index_flopr|q [1]),
	.datac(!\cpu|dp|reg_B_flopr|q [1]),
	.datad(!\cpu|cont|Selector8~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[1]~1 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[1]~1 .lut_mask = 64'h0F1B0F1B27332733;
defparam \cpu|dp|alu_B_mux|mux2_output[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N27
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[7]~10 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[7]~10_combout  = ( \cpu|dp|reg_A_flopr|q [7] & ( ((\cpu|cont|WideOr7~0_combout  & (\cpu|cont|state [2] & !\cpu|cont|state [6]))) # (\cpu|dp|pc_flopenr|q [7]) ) ) # ( !\cpu|dp|reg_A_flopr|q [7] & ( (\cpu|dp|pc_flopenr|q [7] & 
// ((!\cpu|cont|WideOr7~0_combout ) # ((!\cpu|cont|state [2]) # (\cpu|cont|state [6])))) ) )

	.dataa(!\cpu|cont|WideOr7~0_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|dp|pc_flopenr|q [7]),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[7]~10 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[7]~10 .lut_mask = 64'h00EF00EF10FF10FF;
defparam \cpu|dp|alu_A_mux|mux2_output[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~5 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~5_combout  = ( \cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ( \cpu|dp|alu_A_mux|mux2_output[7]~10_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ) # (\cpu|dp|alu_A_mux|mux2_output[9]~9_combout ) ) ) ) # ( 
// !\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ( \cpu|dp|alu_A_mux|mux2_output[7]~10_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ((\cpu|dp|alu_A_mux|mux2_output[10]~6_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & 
// (\cpu|dp|alu_A_mux|mux2_output[8]~8_combout )) ) ) ) # ( \cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[7]~10_combout  & ( (\cpu|dp|alu_A_mux|mux2_output[9]~9_combout  & !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ) ) ) ) # 
// ( !\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[7]~10_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ((\cpu|dp|alu_A_mux|mux2_output[10]~6_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & 
// (\cpu|dp|alu_A_mux|mux2_output[8]~8_combout )) ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[8]~8_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[9]~9_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[10]~6_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[7]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~5 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~5 .lut_mask = 64'h05F5303005F53F3F;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y68_N3
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[1]~4 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[1]~4_combout  = ( \cpu|cont|WideOr7~0_combout  & ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [1])))) # (\cpu|cont|state [2] & ((!\cpu|cont|state [6] & ((\cpu|dp|reg_A_flopr|q [1]))) # (\cpu|cont|state [6] & 
// (\cpu|dp|pc_flopenr|q [1])))) ) ) # ( !\cpu|cont|WideOr7~0_combout  & ( \cpu|dp|pc_flopenr|q [1] ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|dp|pc_flopenr|q [1]),
	.datad(!\cpu|dp|reg_A_flopr|q [1]),
	.datae(gnd),
	.dataf(!\cpu|cont|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[1]~4 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[1]~4 .lut_mask = 64'h0F0F0F0F0B4F0B4F;
defparam \cpu|dp|alu_A_mux|mux2_output[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y68_N0
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[0]~11 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[0]~11_combout  = ( \cpu|cont|WideOr7~0_combout  & ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [0])))) # (\cpu|cont|state [2] & ((!\cpu|cont|state [6] & ((\cpu|dp|reg_A_flopr|q [0]))) # (\cpu|cont|state [6] & 
// (\cpu|dp|pc_flopenr|q [0])))) ) ) # ( !\cpu|cont|WideOr7~0_combout  & ( \cpu|dp|pc_flopenr|q [0] ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|dp|pc_flopenr|q [0]),
	.datad(!\cpu|dp|reg_A_flopr|q [0]),
	.datae(gnd),
	.dataf(!\cpu|cont|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[0]~11 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[0]~11 .lut_mask = 64'h0F0F0F0F0B4F0B4F;
defparam \cpu|dp|alu_A_mux|mux2_output[0]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~13 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~13_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[0]~6_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [0])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [0])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [0]))))) ) + ( !VCC ))
// \cpu|dp|alu_rf_i|Add5~14  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[0]~6_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [0])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [0])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [0]))))) ) + ( !VCC ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [0]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~13_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~13 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~13 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N33
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~17 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~17_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[1]~1_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [1])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [1])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [1]))))) ) + ( \cpu|dp|alu_rf_i|Add5~14  ))
// \cpu|dp|alu_rf_i|Add5~18  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[1]~1_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [1])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [1])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [1]))))) ) + ( \cpu|dp|alu_rf_i|Add5~14  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [1]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [1]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~17_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~17 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~17 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~21 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~21_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[2]~2_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [2])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [2])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [2]))))) ) + ( \cpu|dp|alu_rf_i|Add5~18  ))
// \cpu|dp|alu_rf_i|Add5~22  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[2]~2_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [2])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [2])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [2]))))) ) + ( \cpu|dp|alu_rf_i|Add5~18  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [2]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [2]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~21_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~21 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~21 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N24
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[4]~14 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[4]~14_combout  = ( \cpu|cont|state [0] & ( (!\cpu|cont|Selector8~4_combout  & ((\cpu|dp|reg_B_flopr|q [4]))) # (\cpu|cont|Selector8~4_combout  & (\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0])) ) ) # ( !\cpu|cont|state 
// [0] & ( (!\cpu|cont|Selector8~1_combout  & ((\cpu|dp|reg_B_flopr|q [4]))) # (\cpu|cont|Selector8~1_combout  & (\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0])) ) )

	.dataa(!\cpu|cont|Selector8~1_combout ),
	.datab(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0]),
	.datac(!\cpu|dp|reg_B_flopr|q [4]),
	.datad(!\cpu|cont|Selector8~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[4]~14 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[4]~14 .lut_mask = 64'h1B1B1B1B0F330F33;
defparam \cpu|dp|alu_B_mux|mux2_output[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y63_N24
cyclonev_lcell_comb \cpu|cont|Selector6~0 (
// Equation(s):
// \cpu|cont|Selector6~0_combout  = ( \cpu|cont|Selector8~0_combout  & ( \cpu|cont|Decoder1~1_combout  & ( (!\cpu|cont|state [0]) # ((\cpu|cont|Selector8~3_combout  & (\cpu|cont|Selector8~7_combout  & \cpu|cont|state [3]))) ) ) ) # ( 
// !\cpu|cont|Selector8~0_combout  & ( \cpu|cont|Decoder1~1_combout  & ( (\cpu|cont|Selector8~3_combout  & (\cpu|cont|state [0] & (\cpu|cont|Selector8~7_combout  & \cpu|cont|state [3]))) ) ) ) # ( \cpu|cont|Selector8~0_combout  & ( 
// !\cpu|cont|Decoder1~1_combout  & ( (\cpu|cont|Selector8~3_combout  & (\cpu|cont|state [0] & (\cpu|cont|Selector8~7_combout  & \cpu|cont|state [3]))) ) ) ) # ( !\cpu|cont|Selector8~0_combout  & ( !\cpu|cont|Decoder1~1_combout  & ( 
// (\cpu|cont|Selector8~3_combout  & (\cpu|cont|state [0] & (\cpu|cont|Selector8~7_combout  & \cpu|cont|state [3]))) ) ) )

	.dataa(!\cpu|cont|Selector8~3_combout ),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|Selector8~7_combout ),
	.datad(!\cpu|cont|state [3]),
	.datae(!\cpu|cont|Selector8~0_combout ),
	.dataf(!\cpu|cont|Decoder1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector6~0 .extended_lut = "off";
defparam \cpu|cont|Selector6~0 .lut_mask = 64'h000100010001CCCD;
defparam \cpu|cont|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y63_N39
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~10 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~10_combout  = ( \cpu|dp|reg_B_flopr|q [3] & ( \cpu|cont|Selector6~0_combout  & ( (!\cpu|dp|instruction_reg_i|B_index_flopr|q [2] & !\cpu|dp|instruction_reg_i|B_index_flopr|q [3]) ) ) ) # ( !\cpu|dp|reg_B_flopr|q [3] & ( 
// \cpu|cont|Selector6~0_combout  & ( (!\cpu|dp|instruction_reg_i|B_index_flopr|q [2] & !\cpu|dp|instruction_reg_i|B_index_flopr|q [3]) ) ) ) # ( !\cpu|dp|reg_B_flopr|q [3] & ( !\cpu|cont|Selector6~0_combout  & ( !\cpu|dp|reg_B_flopr|q [2] ) ) )

	.dataa(!\cpu|dp|instruction_reg_i|B_index_flopr|q [2]),
	.datab(gnd),
	.datac(!\cpu|dp|reg_B_flopr|q [2]),
	.datad(!\cpu|dp|instruction_reg_i|B_index_flopr|q [3]),
	.datae(!\cpu|dp|reg_B_flopr|q [3]),
	.dataf(!\cpu|cont|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~10 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~10 .lut_mask = 64'hF0F00000AA00AA00;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N23
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[19] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N51
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[20]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[20]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[20]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y65_N52
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[20] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N18
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~8 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~8_combout  = ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a5  & ( \cpu|dp|reg_file|RAM~1_combout  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [19] & (!\cpu|dp|reg_file|WideOr1~combout  & \reset~input_o )) ) ) ) # ( 
// !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a5  & ( \cpu|dp|reg_file|RAM~1_combout  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [19] & (!\cpu|dp|reg_file|WideOr1~combout  & \reset~input_o )) ) ) ) # ( 
// \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a5  & ( !\cpu|dp|reg_file|RAM~1_combout  & ( (!\cpu|dp|reg_file|WideOr1~combout  & (\reset~input_o  & ((\cpu|dp|reg_file|RAM_rtl_1_bypass [20]) # (\cpu|dp|reg_file|RAM_rtl_1_bypass [19])))) ) ) ) # ( 
// !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a5  & ( !\cpu|dp|reg_file|RAM~1_combout  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [19] & (!\cpu|dp|reg_file|RAM_rtl_1_bypass [20] & (!\cpu|dp|reg_file|WideOr1~combout  & \reset~input_o ))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_1_bypass [19]),
	.datab(!\cpu|dp|reg_file|RAM_rtl_1_bypass [20]),
	.datac(!\cpu|dp|reg_file|WideOr1~combout ),
	.datad(!\reset~input_o ),
	.datae(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a5 ),
	.dataf(!\cpu|dp|reg_file|RAM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~8 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~8 .lut_mask = 64'h0040007000500050;
defparam \cpu|dp|reg_B_flopr|q~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y66_N8
dffeas \cpu|dp|reg_B_flopr|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_B_flopr|q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y68_N11
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[33] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[33] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y68_N33
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[34]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[34]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[34]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y68_N35
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[34] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[34] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y68_N6
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~15 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~15_combout  = ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a12  & ( !\cpu|dp|reg_file|WideOr1~combout  & ( (\reset~input_o  & (((\cpu|dp|reg_file|RAM_rtl_1_bypass [34] & !\cpu|dp|reg_file|RAM~1_combout )) # 
// (\cpu|dp|reg_file|RAM_rtl_1_bypass [33]))) ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a12  & ( !\cpu|dp|reg_file|WideOr1~combout  & ( (\reset~input_o  & (\cpu|dp|reg_file|RAM_rtl_1_bypass [33] & ((!\cpu|dp|reg_file|RAM_rtl_1_bypass 
// [34]) # (\cpu|dp|reg_file|RAM~1_combout )))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\cpu|dp|reg_file|RAM_rtl_1_bypass [33]),
	.datac(!\cpu|dp|reg_file|RAM_rtl_1_bypass [34]),
	.datad(!\cpu|dp|reg_file|RAM~1_combout ),
	.datae(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a12 ),
	.dataf(!\cpu|dp|reg_file|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~15 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~15 .lut_mask = 64'h1011151100000000;
defparam \cpu|dp|reg_B_flopr|q~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y68_N8
dffeas \cpu|dp|reg_B_flopr|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[12] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N48
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[12]~7 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[12]~7_combout  = ( \cpu|cont|Selector8~1_combout  & ( (!\cpu|cont|Selector8~4_combout  & (\cpu|dp|reg_B_flopr|q [12] & \cpu|cont|state [0])) ) ) # ( !\cpu|cont|Selector8~1_combout  & ( (\cpu|dp|reg_B_flopr|q [12] & 
// ((!\cpu|cont|Selector8~4_combout ) # (!\cpu|cont|state [0]))) ) )

	.dataa(gnd),
	.datab(!\cpu|cont|Selector8~4_combout ),
	.datac(!\cpu|dp|reg_B_flopr|q [12]),
	.datad(!\cpu|cont|state [0]),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[12]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[12]~7 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[12]~7 .lut_mask = 64'h0F0C0F0C000C000C;
defparam \cpu|dp|alu_B_mux|mux2_output[12]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y66_N52
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[31] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y68_N42
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[32]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[32]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[32]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y68_N44
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[32] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[32] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y68_N0
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~14 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~14_combout  = ( \reset~input_o  & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a11  & ( (!\cpu|dp|reg_file|WideOr1~combout  & (((\cpu|dp|reg_file|RAM_rtl_1_bypass [32] & !\cpu|dp|reg_file|RAM~1_combout )) # 
// (\cpu|dp|reg_file|RAM_rtl_1_bypass [31]))) ) ) ) # ( \reset~input_o  & ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a11  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [31] & (!\cpu|dp|reg_file|WideOr1~combout  & ((!\cpu|dp|reg_file|RAM_rtl_1_bypass 
// [32]) # (\cpu|dp|reg_file|RAM~1_combout )))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_1_bypass [31]),
	.datab(!\cpu|dp|reg_file|RAM_rtl_1_bypass [32]),
	.datac(!\cpu|dp|reg_file|WideOr1~combout ),
	.datad(!\cpu|dp|reg_file|RAM~1_combout ),
	.datae(!\reset~input_o ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~14 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~14 .lut_mask = 64'h0000405000007050;
defparam \cpu|dp|reg_B_flopr|q~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y68_N2
dffeas \cpu|dp|reg_B_flopr|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[11] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y66_N33
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~57 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~57_sumout  = SUM(( \cpu|dp|pc_flopenr|q [11] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~54  ))
// \cpu|dp|pc_counter_i|Add0~58  = CARRY(( \cpu|dp|pc_flopenr|q [11] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~54  ))

	.dataa(!\cpu|dp|pc_flopenr|q [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~57_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~57 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|dp|pc_counter_i|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y66_N35
dffeas \cpu|dp|pc_counter_i|incremented_pc[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[11] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N39
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~89 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~89_sumout  = SUM(( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [11])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [11])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [11]))))) ) 
// + ( VCC ) + ( \cpu|dp|alu_rf_i|Add5~86  ))
// \cpu|dp|alu_rf_i|Add5~90  = CARRY(( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [11])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [11])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [11]))))) ) + ( 
// VCC ) + ( \cpu|dp|alu_rf_i|Add5~86  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [11]),
	.datad(!\cpu|dp|reg_A_flopr|q [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~89_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~90 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~89 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~89 .lut_mask = 64'h0000000000000E1F;
defparam \cpu|dp|alu_rf_i|Add5~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N33
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~57 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~57_sumout  = SUM(( \cpu|dp|alu_rf_i|Add5~89_sumout  ) + ( (\cpu|dp|reg_B_flopr|q [11] & ((!\cpu|cont|state [0] & (!\cpu|cont|Selector8~1_combout )) # (\cpu|cont|state [0] & ((!\cpu|cont|Selector8~4_combout ))))) ) + ( 
// \cpu|dp|alu_rf_i|Add5~54  ))
// \cpu|dp|alu_rf_i|Add5~58  = CARRY(( \cpu|dp|alu_rf_i|Add5~89_sumout  ) + ( (\cpu|dp|reg_B_flopr|q [11] & ((!\cpu|cont|state [0] & (!\cpu|cont|Selector8~1_combout )) # (\cpu|cont|state [0] & ((!\cpu|cont|Selector8~4_combout ))))) ) + ( 
// \cpu|dp|alu_rf_i|Add5~54  ))

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|Selector8~1_combout ),
	.datac(!\cpu|cont|Selector8~4_combout ),
	.datad(!\cpu|dp|alu_rf_i|Add5~89_sumout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_B_flopr|q [11]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~57_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~58 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~57 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~57 .lut_mask = 64'h0000FF27000000FF;
defparam \cpu|dp|alu_rf_i|Add5~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N27
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[9]~106 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[9]~106_combout  = ( !\cpu|dp|alu_rf_i|Equal0~0_combout  & ( ((!\cpu|cont|Selector10~0_combout  & ((!\cpu|cont|Selector12~2_combout ))) # (\cpu|cont|Selector10~0_combout  & (!\cpu|cont|Selector10~7_combout ))) # (\cpu|cont|state 
// [6]) ) )

	.dataa(!\cpu|cont|Selector10~0_combout ),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|Selector10~7_combout ),
	.datad(!\cpu|cont|Selector12~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[9]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[9]~106 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[9]~106 .lut_mask = 64'hFB73FB7300000000;
defparam \cpu|dp|alu_rf_i|alu_out[9]~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N51
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[11]~3 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[11]~3_combout  = ( \cpu|cont|Selector8~1_combout  & ( (\cpu|dp|reg_B_flopr|q [11] & (!\cpu|cont|Selector8~4_combout  & \cpu|cont|state [0])) ) ) # ( !\cpu|cont|Selector8~1_combout  & ( (\cpu|dp|reg_B_flopr|q [11] & 
// ((!\cpu|cont|Selector8~4_combout ) # (!\cpu|cont|state [0]))) ) )

	.dataa(!\cpu|dp|reg_B_flopr|q [11]),
	.datab(gnd),
	.datac(!\cpu|cont|Selector8~4_combout ),
	.datad(!\cpu|cont|state [0]),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[11]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[11]~3 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[11]~3 .lut_mask = 64'h5550555000500050;
defparam \cpu|dp|alu_B_mux|mux2_output[11]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N18
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[11]~7 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[11]~7_combout  = ( \cpu|cont|state [6] & ( \cpu|dp|pc_flopenr|q [11] ) ) # ( !\cpu|cont|state [6] & ( (!\cpu|cont|WideOr7~0_combout  & (((\cpu|dp|pc_flopenr|q [11])))) # (\cpu|cont|WideOr7~0_combout  & ((!\cpu|cont|state [2] 
// & ((\cpu|dp|pc_flopenr|q [11]))) # (\cpu|cont|state [2] & (\cpu|dp|reg_A_flopr|q [11])))) ) )

	.dataa(!\cpu|cont|WideOr7~0_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|reg_A_flopr|q [11]),
	.datad(!\cpu|dp|pc_flopenr|q [11]),
	.datae(gnd),
	.dataf(!\cpu|cont|state [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[11]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[11]~7 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[11]~7 .lut_mask = 64'h01EF01EF00FF00FF;
defparam \cpu|dp|alu_A_mux|mux2_output[11]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N33
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[3]~0 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[3]~0_combout  = ( \cpu|dp|reg_B_flopr|q [3] & ( ((!\cpu|cont|state [0] & (!\cpu|cont|Selector8~1_combout )) # (\cpu|cont|state [0] & ((!\cpu|cont|Selector8~4_combout )))) # (\cpu|dp|instruction_reg_i|B_index_flopr|q [3]) ) ) 
// # ( !\cpu|dp|reg_B_flopr|q [3] & ( (\cpu|dp|instruction_reg_i|B_index_flopr|q [3] & ((!\cpu|cont|state [0] & (\cpu|cont|Selector8~1_combout )) # (\cpu|cont|state [0] & ((\cpu|cont|Selector8~4_combout ))))) ) )

	.dataa(!\cpu|cont|Selector8~1_combout ),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|dp|instruction_reg_i|B_index_flopr|q [3]),
	.datad(!\cpu|cont|Selector8~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_B_flopr|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[3]~0 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[3]~0 .lut_mask = 64'h04070407BF8FBF8F;
defparam \cpu|dp|alu_B_mux|mux2_output[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~2_combout  = ( \cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ( \cpu|dp|alu_A_mux|mux2_output[11]~7_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (\cpu|dp|alu_A_mux|mux2_output[10]~6_combout )) # 
// (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ((\cpu|dp|alu_A_mux|mux2_output[8]~8_combout ))) ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ( \cpu|dp|alu_A_mux|mux2_output[11]~7_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ) # 
// (\cpu|dp|alu_A_mux|mux2_output[9]~9_combout ) ) ) ) # ( \cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[11]~7_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (\cpu|dp|alu_A_mux|mux2_output[10]~6_combout )) # 
// (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ((\cpu|dp|alu_A_mux|mux2_output[8]~8_combout ))) ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[11]~7_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & 
// \cpu|dp|alu_A_mux|mux2_output[9]~9_combout ) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[10]~6_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[8]~8_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[9]~9_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[11]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~2 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~2 .lut_mask = 64'h00552727AAFF2727;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N24
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[6]~1 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[6]~1_combout  = ( \cpu|dp|pc_flopenr|q [6] & ( (!\cpu|cont|WideOr7~0_combout ) # ((!\cpu|cont|state [2]) # ((\cpu|dp|reg_A_flopr|q [6]) # (\cpu|cont|state [6]))) ) ) # ( !\cpu|dp|pc_flopenr|q [6] & ( 
// (\cpu|cont|WideOr7~0_combout  & (\cpu|cont|state [2] & (!\cpu|cont|state [6] & \cpu|dp|reg_A_flopr|q [6]))) ) )

	.dataa(!\cpu|cont|WideOr7~0_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|dp|reg_A_flopr|q [6]),
	.datae(gnd),
	.dataf(!\cpu|dp|pc_flopenr|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[6]~1 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[6]~1 .lut_mask = 64'h00100010EFFFEFFF;
defparam \cpu|dp|alu_A_mux|mux2_output[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[2]~64 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[2]~64_combout  = ( \cpu|dp|alu_rf_i|alu_out[2]~10_combout  & ( \cpu|dp|alu_rf_i|alu_out[2]~27_combout  & ( (!\cpu|cont|Selector8~8_combout  & (!\cpu|dp|alu_rf_i|Equal0~0_combout )) # (\cpu|cont|Selector8~8_combout  & 
// (((!\cpu|dp|alu_B_mux|mux2_output[7]~13_combout  & \cpu|dp|alu_rf_i|alu_out[2]~26_combout )))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[2]~10_combout  & ( \cpu|dp|alu_rf_i|alu_out[2]~27_combout  & ( (\cpu|cont|Selector8~8_combout  & 
// (!\cpu|dp|alu_B_mux|mux2_output[7]~13_combout  & \cpu|dp|alu_rf_i|alu_out[2]~26_combout )) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out[2]~10_combout  & ( !\cpu|dp|alu_rf_i|alu_out[2]~27_combout  & ( (!\cpu|dp|alu_rf_i|Equal0~0_combout  & 
// !\cpu|cont|Selector8~8_combout ) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Equal0~0_combout ),
	.datab(!\cpu|cont|Selector8~8_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[7]~13_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[2]~26_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[2]~10_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[2]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[2]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[2]~64 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[2]~64 .lut_mask = 64'h00008888003088B8;
defparam \cpu|dp|alu_rf_i|alu_out[2]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y66_N0
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~13 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~13_sumout  = SUM(( \cpu|dp|pc_flopenr|q [0] ) + ( VCC ) + ( !VCC ))
// \cpu|dp|pc_counter_i|Add0~14  = CARRY(( \cpu|dp|pc_flopenr|q [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\cpu|dp|pc_flopenr|q [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~13_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~13 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~13 .lut_mask = 64'h0000000000003333;
defparam \cpu|dp|pc_counter_i|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y66_N3
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~17 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~17_sumout  = SUM(( \cpu|dp|pc_flopenr|q [1] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~14  ))
// \cpu|dp|pc_counter_i|Add0~18  = CARRY(( \cpu|dp|pc_flopenr|q [1] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~14  ))

	.dataa(!\cpu|dp|pc_flopenr|q [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~17_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~17 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|dp|pc_counter_i|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y66_N6
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~21 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~21_sumout  = SUM(( \cpu|dp|pc_flopenr|q [2] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~18  ))
// \cpu|dp|pc_counter_i|Add0~22  = CARRY(( \cpu|dp|pc_flopenr|q [2] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|pc_flopenr|q [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~21_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~21 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|dp|pc_counter_i|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y66_N9
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~25 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~25_sumout  = SUM(( \cpu|dp|pc_flopenr|q [3] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~22  ))
// \cpu|dp|pc_counter_i|Add0~26  = CARRY(( \cpu|dp|pc_flopenr|q [3] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~22  ))

	.dataa(!\cpu|dp|pc_flopenr|q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~25_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~25 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|dp|pc_counter_i|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y66_N11
dffeas \cpu|dp|pc_counter_i|incremented_pc[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[3] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N39
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~25 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~25_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[3]~0_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [3])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [3])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [3]))))) ) + ( \cpu|dp|alu_rf_i|Add5~22  ))
// \cpu|dp|alu_rf_i|Add5~26  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[3]~0_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [3])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [3])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [3]))))) ) + ( \cpu|dp|alu_rf_i|Add5~22  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [3]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [3]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~25_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~25 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~25 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|always0~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|always0~0_combout  = ( !\cpu|cont|Selector8~4_combout  & ( \cpu|cont|Selector8~1_combout  & ( (\cpu|cont|state [0] & (((\cpu|dp|reg_B_flopr|q [10]) # (\cpu|dp|reg_B_flopr|q [11])) # (\cpu|dp|reg_B_flopr|q [12]))) ) ) ) # ( 
// \cpu|cont|Selector8~4_combout  & ( !\cpu|cont|Selector8~1_combout  & ( (!\cpu|cont|state [0] & (((\cpu|dp|reg_B_flopr|q [10]) # (\cpu|dp|reg_B_flopr|q [11])) # (\cpu|dp|reg_B_flopr|q [12]))) ) ) ) # ( !\cpu|cont|Selector8~4_combout  & ( 
// !\cpu|cont|Selector8~1_combout  & ( ((\cpu|dp|reg_B_flopr|q [10]) # (\cpu|dp|reg_B_flopr|q [11])) # (\cpu|dp|reg_B_flopr|q [12]) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|dp|reg_B_flopr|q [12]),
	.datac(!\cpu|dp|reg_B_flopr|q [11]),
	.datad(!\cpu|dp|reg_B_flopr|q [10]),
	.datae(!\cpu|cont|Selector8~4_combout ),
	.dataf(!\cpu|cont|Selector8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|always0~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|always0~0 .lut_mask = 64'h3FFF2AAA15550000;
defparam \cpu|dp|alu_rf_i|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N53
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[35] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[35] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N3
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[36]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[36]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[36]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y68_N5
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[36] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[36] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N48
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~2 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~2_combout  = ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a13  & ( \cpu|dp|reg_file|RAM~1_combout  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [35] & (\reset~input_o  & !\cpu|dp|reg_file|WideOr1~combout )) ) ) ) # ( 
// !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a13  & ( \cpu|dp|reg_file|RAM~1_combout  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [35] & (\reset~input_o  & !\cpu|dp|reg_file|WideOr1~combout )) ) ) ) # ( 
// \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a13  & ( !\cpu|dp|reg_file|RAM~1_combout  & ( (\reset~input_o  & (!\cpu|dp|reg_file|WideOr1~combout  & ((\cpu|dp|reg_file|RAM_rtl_1_bypass [36]) # (\cpu|dp|reg_file|RAM_rtl_1_bypass [35])))) ) ) ) # ( 
// !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a13  & ( !\cpu|dp|reg_file|RAM~1_combout  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [35] & (\reset~input_o  & (!\cpu|dp|reg_file|WideOr1~combout  & !\cpu|dp|reg_file|RAM_rtl_1_bypass [36]))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_1_bypass [35]),
	.datab(!\reset~input_o ),
	.datac(!\cpu|dp|reg_file|WideOr1~combout ),
	.datad(!\cpu|dp|reg_file|RAM_rtl_1_bypass [36]),
	.datae(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a13 ),
	.dataf(!\cpu|dp|reg_file|RAM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~2 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~2 .lut_mask = 64'h1000103010101010;
defparam \cpu|dp|reg_B_flopr|q~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N50
dffeas \cpu|dp|reg_B_flopr|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[13] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|always0~8 (
// Equation(s):
// \cpu|dp|alu_rf_i|always0~8_combout  = ( \cpu|dp|reg_B_flopr|q [9] & ( !\cpu|cont|Selector6~0_combout  ) ) # ( !\cpu|dp|reg_B_flopr|q [9] & ( !\cpu|cont|Selector6~0_combout  & ( (((\cpu|dp|reg_B_flopr|q [15]) # (\cpu|dp|reg_B_flopr|q [8])) # 
// (\cpu|dp|reg_B_flopr|q [13])) # (\cpu|dp|reg_B_flopr|q [14]) ) ) )

	.dataa(!\cpu|dp|reg_B_flopr|q [14]),
	.datab(!\cpu|dp|reg_B_flopr|q [13]),
	.datac(!\cpu|dp|reg_B_flopr|q [8]),
	.datad(!\cpu|dp|reg_B_flopr|q [15]),
	.datae(!\cpu|dp|reg_B_flopr|q [9]),
	.dataf(!\cpu|cont|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|always0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|always0~8 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|always0~8 .lut_mask = 64'h7FFFFFFF00000000;
defparam \cpu|dp|alu_rf_i|always0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|always0~9 (
// Equation(s):
// \cpu|dp|alu_rf_i|always0~9_combout  = ( !\cpu|dp|alu_B_mux|mux2_output[5]~15_combout  & ( !\cpu|dp|alu_rf_i|always0~8_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[7]~13_combout  & (!\cpu|dp|alu_B_mux|mux2_output[4]~14_combout  & 
// (!\cpu|dp|alu_rf_i|always0~0_combout  & !\cpu|dp|alu_B_mux|mux2_output[6]~12_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[7]~13_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[4]~14_combout ),
	.datac(!\cpu|dp|alu_rf_i|always0~0_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[6]~12_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[5]~15_combout ),
	.dataf(!\cpu|dp|alu_rf_i|always0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|always0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|always0~9 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|always0~9 .lut_mask = 64'h8000000000000000;
defparam \cpu|dp|alu_rf_i|always0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[2]~13 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[2]~13_combout  = ( \cpu|cont|Selector10~7_combout  & ( (!\cpu|cont|state [6] & (\cpu|dp|alu_rf_i|alu_out[2]~11_combout  & ((\cpu|cont|Selector10~0_combout ) # (\cpu|cont|Selector12~2_combout )))) ) ) # ( 
// !\cpu|cont|Selector10~7_combout  & ( (!\cpu|cont|state [6] & (\cpu|cont|Selector12~2_combout  & (\cpu|dp|alu_rf_i|alu_out[2]~11_combout  & !\cpu|cont|Selector10~0_combout ))) ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|cont|Selector12~2_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[2]~11_combout ),
	.datad(!\cpu|cont|Selector10~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector10~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[2]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[2]~13 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[2]~13 .lut_mask = 64'h02000200020A020A;
defparam \cpu|dp|alu_rf_i|alu_out[2]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N39
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[14]~14 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[14]~14_combout  = ( !\cpu|dp|alu_rf_i|alu_out[2]~11_combout  & ( (!\cpu|cont|state [6] & (\cpu|cont|Selector10~0_combout  & (\cpu|cont|Selector10~7_combout  & !\cpu|cont|Selector9~1_combout ))) ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|cont|Selector10~0_combout ),
	.datac(!\cpu|cont|Selector10~7_combout ),
	.datad(!\cpu|cont|Selector9~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[2]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[14]~14 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[14]~14 .lut_mask = 64'h0200020000000000;
defparam \cpu|dp|alu_rf_i|alu_out[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[14]~17 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[14]~17_combout  = ( \cpu|cont|Selector9~1_combout  & ( \cpu|cont|Selector12~2_combout  & ( (!\cpu|cont|state [6] & ((!\cpu|cont|Selector10~0_combout ) # (\cpu|cont|Selector10~7_combout ))) ) ) ) # ( !\cpu|cont|Selector9~1_combout  
// & ( \cpu|cont|Selector12~2_combout  & ( (!\cpu|cont|Selector10~0_combout  & (!\cpu|cont|state [6])) # (\cpu|cont|Selector10~0_combout  & ((!\cpu|dp|alu_rf_i|alu_out[2]~11_combout ) # ((!\cpu|cont|state [6] & \cpu|cont|Selector10~7_combout )))) ) ) ) # ( 
// \cpu|cont|Selector9~1_combout  & ( !\cpu|cont|Selector12~2_combout  & ( (!\cpu|cont|Selector10~0_combout  & (((!\cpu|dp|alu_rf_i|alu_out[2]~11_combout )))) # (\cpu|cont|Selector10~0_combout  & (!\cpu|cont|state [6] & ((\cpu|cont|Selector10~7_combout )))) 
// ) ) ) # ( !\cpu|cont|Selector9~1_combout  & ( !\cpu|cont|Selector12~2_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[2]~11_combout ) # ((!\cpu|cont|state [6] & (\cpu|cont|Selector10~0_combout  & \cpu|cont|Selector10~7_combout ))) ) ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|cont|Selector10~0_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[2]~11_combout ),
	.datad(!\cpu|cont|Selector10~7_combout ),
	.datae(!\cpu|cont|Selector9~1_combout ),
	.dataf(!\cpu|cont|Selector12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[14]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[14]~17 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[14]~17 .lut_mask = 64'hF0F2C0E2B8BA88AA;
defparam \cpu|dp|alu_rf_i|alu_out[14]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[2]~58 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[2]~58_combout  = ( \cpu|dp|alu_rf_i|Equal0~0_combout  & ( \cpu|dp|alu_rf_i|alu_out[14]~17_combout  & ( (\cpu|dp|alu_rf_i|always0~9_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~10_combout  & \cpu|dp|alu_rf_i|alu_out[14]~14_combout )) ) 
// ) ) # ( !\cpu|dp|alu_rf_i|Equal0~0_combout  & ( \cpu|dp|alu_rf_i|alu_out[14]~17_combout  & ( !\cpu|dp|alu_rf_i|alu_out[2]~13_combout  ) ) )

	.dataa(!\cpu|dp|alu_rf_i|always0~9_combout ),
	.datab(!\cpu|dp|alu_rf_i|ShiftLeft0~10_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[2]~13_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[14]~14_combout ),
	.datae(!\cpu|dp|alu_rf_i|Equal0~0_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[14]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[2]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[2]~58 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[2]~58 .lut_mask = 64'h00000000F0F00011;
defparam \cpu|dp|alu_rf_i|alu_out[2]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[2]~12 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[2]~12_combout  = ( !\cpu|cont|Selector9~1_combout  & ( \cpu|cont|Selector12~2_combout  & ( (\cpu|cont|Selector10~0_combout  & (!\cpu|dp|alu_rf_i|alu_out[2]~11_combout  & ((!\cpu|cont|Selector10~7_combout ) # (\cpu|cont|state 
// [6])))) ) ) ) # ( \cpu|cont|Selector9~1_combout  & ( !\cpu|cont|Selector12~2_combout  & ( (!\cpu|cont|Selector10~0_combout  & !\cpu|dp|alu_rf_i|alu_out[2]~11_combout ) ) ) ) # ( !\cpu|cont|Selector9~1_combout  & ( !\cpu|cont|Selector12~2_combout  & ( 
// (!\cpu|dp|alu_rf_i|alu_out[2]~11_combout  & (((!\cpu|cont|Selector10~0_combout ) # (!\cpu|cont|Selector10~7_combout )) # (\cpu|cont|state [6]))) ) ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|cont|Selector10~0_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[2]~11_combout ),
	.datad(!\cpu|cont|Selector10~7_combout ),
	.datae(!\cpu|cont|Selector9~1_combout ),
	.dataf(!\cpu|cont|Selector12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[2]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[2]~12 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[2]~12 .lut_mask = 64'hF0D0C0C030100000;
defparam \cpu|dp|alu_rf_i|alu_out[2]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[2]~57 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[2]~57_combout  = ( \cpu|dp|alu_rf_i|Equal0~0_combout  & ( !\cpu|dp|alu_rf_i|alu_out[2]~12_combout  & ( (\cpu|dp|alu_rf_i|ShiftLeft0~10_combout  & (\cpu|dp|alu_rf_i|always0~9_combout  & \cpu|dp|alu_rf_i|alu_out[14]~14_combout )) ) 
// ) ) # ( !\cpu|dp|alu_rf_i|Equal0~0_combout  & ( !\cpu|dp|alu_rf_i|alu_out[2]~12_combout  & ( !\cpu|dp|alu_rf_i|alu_out[2]~13_combout  ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[2]~13_combout ),
	.datab(!\cpu|dp|alu_rf_i|ShiftLeft0~10_combout ),
	.datac(!\cpu|dp|alu_rf_i|always0~9_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[14]~14_combout ),
	.datae(!\cpu|dp|alu_rf_i|Equal0~0_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[2]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[2]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[2]~57 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[2]~57 .lut_mask = 64'hAAAA000300000000;
defparam \cpu|dp|alu_rf_i|alu_out[2]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y68_N42
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[3]~2 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[3]~2_combout  = ( \cpu|cont|WideOr7~0_combout  & ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [3])))) # (\cpu|cont|state [2] & ((!\cpu|cont|state [6] & ((\cpu|dp|reg_A_flopr|q [3]))) # (\cpu|cont|state [6] & 
// (\cpu|dp|pc_flopenr|q [3])))) ) ) # ( !\cpu|cont|WideOr7~0_combout  & ( \cpu|dp|pc_flopenr|q [3] ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|dp|pc_flopenr|q [3]),
	.datad(!\cpu|dp|reg_A_flopr|q [3]),
	.datae(gnd),
	.dataf(!\cpu|cont|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[3]~2 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[3]~2 .lut_mask = 64'h0F0F0F0F0B4F0B4F;
defparam \cpu|dp|alu_A_mux|mux2_output[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~20 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~20_combout  = ( \cpu|cont|Selector12~3_combout  & ( (\cpu|cont|Selector10~0_combout  & (!\cpu|cont|state [6] & (!\cpu|cont|Selector11~0_combout  & !\cpu|cont|Selector9~1_combout ))) ) )

	.dataa(!\cpu|cont|Selector10~0_combout ),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|Selector11~0_combout ),
	.datad(!\cpu|cont|Selector9~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~20 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~20 .lut_mask = 64'h0000000040004000;
defparam \cpu|dp|alu_rf_i|alu_out~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N33
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[2]~16 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[2]~16_combout  = ( \cpu|cont|Selector11~1_combout  & ( (!\cpu|cont|Selector12~4_combout  & ((!\cpu|cont|Selector10~0_combout  & (!\cpu|cont|Selector12~2_combout )) # (\cpu|cont|Selector10~0_combout  & 
// ((!\cpu|cont|Selector9~1_combout ))))) ) ) # ( !\cpu|cont|Selector11~1_combout  & ( \cpu|cont|Selector12~4_combout  ) )

	.dataa(!\cpu|cont|Selector10~0_combout ),
	.datab(!\cpu|cont|Selector12~2_combout ),
	.datac(!\cpu|cont|Selector9~1_combout ),
	.datad(!\cpu|cont|Selector12~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[2]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[2]~16 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[2]~16 .lut_mask = 64'h00FF00FFD800D800;
defparam \cpu|dp|alu_rf_i|alu_out[2]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~66 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~66_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\cpu|dp|alu_rf_i|Add0~66_cout ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~66 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~66 .lut_mask = 64'h000000000000FFFF;
defparam \cpu|dp|alu_rf_i|Add0~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N21
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~13 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~13_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  ) + ( (!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [0])) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [0])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [0]))))) ) + ( \cpu|dp|alu_rf_i|Add0~66_cout  ))
// \cpu|dp|alu_rf_i|Add0~14  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  ) + ( (!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [0])) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [0])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [0]))))) ) + ( \cpu|dp|alu_rf_i|Add0~66_cout  ))

	.dataa(!\cpu|dp|pc_flopenr|q [0]),
	.datab(!\cpu|dp|reg_A_flopr|q [0]),
	.datac(!\cpu|cont|state [2]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|WideOr7~1_combout ),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~13_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~13 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~13 .lut_mask = 64'h0000AAAC0000FF00;
defparam \cpu|dp|alu_rf_i|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~17 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~17_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [1])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|pc_flopenr|q [1]))) # 
// (\cpu|cont|WideOr7~1_combout  & (\cpu|dp|reg_A_flopr|q [1])))) ) + ( \cpu|dp|alu_rf_i|Add0~14  ))
// \cpu|dp|alu_rf_i|Add0~18  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [1])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|pc_flopenr|q [1]))) # 
// (\cpu|cont|WideOr7~1_combout  & (\cpu|dp|reg_A_flopr|q [1])))) ) + ( \cpu|dp|alu_rf_i|Add0~14  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|reg_A_flopr|q [1]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|pc_flopenr|q [1]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~17_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~17 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~17 .lut_mask = 64'h0000FE100000FF00;
defparam \cpu|dp|alu_rf_i|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N27
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~21 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~21_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [2])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|pc_flopenr|q [2]))) # 
// (\cpu|cont|WideOr7~1_combout  & (\cpu|dp|reg_A_flopr|q [2])))) ) + ( \cpu|dp|alu_rf_i|Add0~18  ))
// \cpu|dp|alu_rf_i|Add0~22  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [2])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|pc_flopenr|q [2]))) # 
// (\cpu|cont|WideOr7~1_combout  & (\cpu|dp|reg_A_flopr|q [2])))) ) + ( \cpu|dp|alu_rf_i|Add0~18  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|reg_A_flopr|q [2]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|pc_flopenr|q [2]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~21_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~21 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~21 .lut_mask = 64'h0000FE100000FF00;
defparam \cpu|dp|alu_rf_i|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~25 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~25_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[3]~0_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [3])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [3])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [3]))))) ) + ( \cpu|dp|alu_rf_i|Add0~22  ))
// \cpu|dp|alu_rf_i|Add0~26  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[3]~0_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [3])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [3])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [3]))))) ) + ( \cpu|dp|alu_rf_i|Add0~22  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [3]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [3]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~25_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~25 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~25 .lut_mask = 64'h0000F1E00000FF00;
defparam \cpu|dp|alu_rf_i|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N33
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~72 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~72_combout  = ( \cpu|dp|alu_A_mux|mux2_output[3]~2_combout  & ( \cpu|dp|alu_rf_i|Add0~25_sumout  & ( ((\cpu|cont|Selector12~4_combout  & !\cpu|dp|alu_B_mux|mux2_output[3]~0_combout )) # (\cpu|dp|alu_rf_i|alu_out[2]~16_combout ) ) 
// ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[3]~2_combout  & ( \cpu|dp|alu_rf_i|Add0~25_sumout  & ( (\cpu|cont|Selector12~4_combout  & ((\cpu|dp|alu_B_mux|mux2_output[3]~0_combout ) # (\cpu|dp|alu_rf_i|alu_out[2]~16_combout ))) ) ) ) # ( 
// \cpu|dp|alu_A_mux|mux2_output[3]~2_combout  & ( !\cpu|dp|alu_rf_i|Add0~25_sumout  & ( (!\cpu|dp|alu_rf_i|alu_out[2]~16_combout  & (\cpu|cont|Selector12~4_combout  & !\cpu|dp|alu_B_mux|mux2_output[3]~0_combout )) # (\cpu|dp|alu_rf_i|alu_out[2]~16_combout  
// & (!\cpu|cont|Selector12~4_combout )) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[3]~2_combout  & ( !\cpu|dp|alu_rf_i|Add0~25_sumout  & ( (!\cpu|dp|alu_rf_i|alu_out[2]~16_combout  & (\cpu|cont|Selector12~4_combout  & 
// \cpu|dp|alu_B_mux|mux2_output[3]~0_combout )) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[2]~16_combout ),
	.datab(!\cpu|cont|Selector12~4_combout ),
	.datac(gnd),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[3]~2_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~72 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~72 .lut_mask = 64'h0022664411337755;
defparam \cpu|dp|alu_rf_i|alu_out~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~73 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~73_combout  = ( \cpu|dp|alu_rf_i|alu_out~20_combout  & ( \cpu|dp|alu_rf_i|alu_out~72_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[2]~58_combout  & (((\cpu|dp|alu_rf_i|alu_out[2]~57_combout )))) # (\cpu|dp|alu_rf_i|alu_out[2]~58_combout 
//  & (\cpu|dp|alu_B_mux|mux2_output[3]~0_combout  & ((\cpu|dp|alu_A_mux|mux2_output[3]~2_combout ) # (\cpu|dp|alu_rf_i|alu_out[2]~57_combout )))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~20_combout  & ( \cpu|dp|alu_rf_i|alu_out~72_combout  & ( 
// (!\cpu|dp|alu_rf_i|alu_out[2]~58_combout  & (((\cpu|dp|alu_rf_i|alu_out[2]~57_combout )))) # (\cpu|dp|alu_rf_i|alu_out[2]~58_combout  & (\cpu|dp|alu_B_mux|mux2_output[3]~0_combout  & ((\cpu|dp|alu_A_mux|mux2_output[3]~2_combout ) # 
// (\cpu|dp|alu_rf_i|alu_out[2]~57_combout )))) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out~20_combout  & ( !\cpu|dp|alu_rf_i|alu_out~72_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[3]~0_combout  & (((\cpu|dp|alu_rf_i|alu_out[2]~58_combout  & 
// \cpu|dp|alu_A_mux|mux2_output[3]~2_combout )) # (\cpu|dp|alu_rf_i|alu_out[2]~57_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~20_combout  & ( !\cpu|dp|alu_rf_i|alu_out~72_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[3]~0_combout  & 
// (\cpu|dp|alu_rf_i|alu_out[2]~58_combout  & ((\cpu|dp|alu_A_mux|mux2_output[3]~2_combout ) # (\cpu|dp|alu_rf_i|alu_out[2]~57_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[2]~58_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[2]~57_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[3]~2_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~20_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~73 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~73 .lut_mask = 64'h011105150D1D0D1D;
defparam \cpu|dp|alu_rf_i|alu_out~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~3 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~3_combout  = ( \cpu|dp|alu_A_mux|mux2_output[2]~5_combout  & ( \cpu|dp|alu_A_mux|mux2_output[1]~4_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & (((\cpu|dp|alu_A_mux|mux2_output[3]~2_combout )) # 
// (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ) # ((\cpu|dp|alu_A_mux|mux2_output[0]~11_combout )))) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[2]~5_combout  & 
// ( \cpu|dp|alu_A_mux|mux2_output[1]~4_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & (((\cpu|dp|alu_A_mux|mux2_output[3]~2_combout )) # (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & 
// (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (\cpu|dp|alu_A_mux|mux2_output[0]~11_combout ))) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[2]~5_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[1]~4_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & 
// (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ((\cpu|dp|alu_A_mux|mux2_output[3]~2_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ) # ((\cpu|dp|alu_A_mux|mux2_output[0]~11_combout )))) ) ) ) # 
// ( !\cpu|dp|alu_A_mux|mux2_output[2]~5_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[1]~4_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ((\cpu|dp|alu_A_mux|mux2_output[3]~2_combout )))) # 
// (\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (\cpu|dp|alu_A_mux|mux2_output[0]~11_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[0]~11_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[3]~2_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[2]~5_combout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~3 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~3 .lut_mask = 64'h018945CD23AB67EF;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N51
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[2]~65 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[2]~65_combout  = ( !\cpu|dp|alu_rf_i|alu_out[2]~54_combout  & ( !\cpu|cont|Selector8~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|cont|Selector8~8_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[2]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[2]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[2]~65 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[2]~65 .lut_mask = 64'hFF00FF0000000000;
defparam \cpu|dp|alu_rf_i|alu_out[2]~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y68_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~57 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~57_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[0]~6_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [0])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [0])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [0]))))) ) + ( !VCC ))
// \cpu|dp|alu_rf_i|Add3~58  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[0]~6_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [0])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [0])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [0]))))) ) + ( !VCC ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [0]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~57_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~57 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~57 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y68_N33
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~61 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~61_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[1]~1_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [1])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [1])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [1]))))) ) + ( \cpu|dp|alu_rf_i|Add3~58  ))
// \cpu|dp|alu_rf_i|Add3~62  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[1]~1_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [1])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [1])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [1]))))) ) + ( \cpu|dp|alu_rf_i|Add3~58  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [1]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [1]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~61_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~61 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~61 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y68_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~37 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~37_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[2]~2_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [2])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [2])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [2]))))) ) + ( \cpu|dp|alu_rf_i|Add3~62  ))
// \cpu|dp|alu_rf_i|Add3~38  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[2]~2_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [2])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [2])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [2]))))) ) + ( \cpu|dp|alu_rf_i|Add3~62  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [2]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [2]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~37_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~37 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~37 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y68_N39
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~41 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~41_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[3]~0_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [3])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [3])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [3]))))) ) + ( \cpu|dp|alu_rf_i|Add3~38  ))
// \cpu|dp|alu_rf_i|Add3~42  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[3]~0_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [3])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [3])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [3]))))) ) + ( \cpu|dp|alu_rf_i|Add3~38  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [3]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [3]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~41_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~41 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~41 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~74 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~74_combout  = ( \cpu|dp|alu_rf_i|alu_out[2]~64_combout  & ( \cpu|dp|alu_rf_i|Add3~41_sumout  & ( (\cpu|dp|alu_rf_i|ShiftLeft0~3_combout ) # (\reset~input_o ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[2]~64_combout  & ( 
// \cpu|dp|alu_rf_i|Add3~41_sumout  & ( ((\reset~input_o  & !\cpu|dp|alu_rf_i|alu_out[2]~65_combout )) # (\cpu|dp|alu_rf_i|ShiftLeft0~3_combout ) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out[2]~64_combout  & ( !\cpu|dp|alu_rf_i|Add3~41_sumout  & ( (!\reset~input_o  & 
// \cpu|dp|alu_rf_i|ShiftLeft0~3_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[2]~64_combout  & ( !\cpu|dp|alu_rf_i|Add3~41_sumout  & ( (\cpu|dp|alu_rf_i|ShiftLeft0~3_combout  & ((!\reset~input_o ) # (\cpu|dp|alu_rf_i|alu_out[2]~65_combout ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|ShiftLeft0~3_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[2]~65_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[2]~64_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add3~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~74 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~74 .lut_mask = 64'h0A0F0A0A5F0F5F5F;
defparam \cpu|dp|alu_rf_i|alu_out~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[2]~61 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[2]~61_combout  = ( \reset~input_o  & ( \cpu|dp|alu_rf_i|alu_out[2]~54_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[2]~60_combout  & ((!\cpu|cont|Selector8~8_combout ) # ((!\cpu|dp|alu_B_mux|mux2_output[7]~13_combout  & 
// \cpu|dp|alu_rf_i|alu_out[2]~53_combout )))) ) ) ) # ( \reset~input_o  & ( !\cpu|dp|alu_rf_i|alu_out[2]~54_combout  & ( (!\cpu|cont|Selector8~8_combout ) # ((!\cpu|dp|alu_B_mux|mux2_output[7]~13_combout  & (!\cpu|dp|alu_rf_i|alu_out[2]~60_combout  & 
// \cpu|dp|alu_rf_i|alu_out[2]~53_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[7]~13_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[2]~60_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[2]~53_combout ),
	.datad(!\cpu|cont|Selector8~8_combout ),
	.datae(!\reset~input_o ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[2]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[2]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[2]~61 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[2]~61 .lut_mask = 64'h0000FF080000CC08;
defparam \cpu|dp|alu_rf_i|alu_out[2]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~75 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~75_combout  = ( \cpu|dp|alu_rf_i|alu_out~63_combout  & ( \cpu|dp|alu_rf_i|alu_out[2]~61_combout  & ( ((!\cpu|dp|alu_rf_i|alu_out[2]~55_combout  & ((\cpu|dp|alu_rf_i|alu_out~73_combout ))) # (\cpu|dp|alu_rf_i|alu_out[2]~55_combout  
// & (\cpu|dp|alu_rf_i|Add5~25_sumout ))) # (\cpu|dp|alu_rf_i|alu_out~74_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~63_combout  & ( \cpu|dp|alu_rf_i|alu_out[2]~61_combout  & ( \cpu|dp|alu_rf_i|alu_out~74_combout  ) ) ) # ( 
// \cpu|dp|alu_rf_i|alu_out~63_combout  & ( !\cpu|dp|alu_rf_i|alu_out[2]~61_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[2]~55_combout  & ((\cpu|dp|alu_rf_i|alu_out~73_combout ))) # (\cpu|dp|alu_rf_i|alu_out[2]~55_combout  & (\cpu|dp|alu_rf_i|Add5~25_sumout )) ) 
// ) )

	.dataa(!\cpu|dp|alu_rf_i|Add5~25_sumout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out~73_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out~74_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[2]~55_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~63_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[2]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~75 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~75 .lut_mask = 64'h000033550F0F3F5F;
defparam \cpu|dp|alu_rf_i|alu_out~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[2]~37 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[2]~37_combout  = ( !\cpu|dp|alu_rf_i|Equal0~0_combout  & ( (!\cpu|cont|state [6] & ((!\cpu|cont|Selector10~0_combout  & (\cpu|cont|Selector12~2_combout )) # (\cpu|cont|Selector10~0_combout  & ((!\cpu|cont|Selector11~0_combout 
// ))))) ) )

	.dataa(!\cpu|cont|Selector10~0_combout ),
	.datab(!\cpu|cont|Selector12~2_combout ),
	.datac(!\cpu|cont|Selector11~0_combout ),
	.datad(!\cpu|cont|state [6]),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[2]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[2]~37 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[2]~37 .lut_mask = 64'h7200720000000000;
defparam \cpu|dp|alu_rf_i|alu_out[2]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N45
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[15]~10 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[15]~10_combout  = ( \cpu|cont|Selector8~4_combout  & ( (\cpu|dp|reg_B_flopr|q [15] & (!\cpu|cont|state [0] & !\cpu|cont|Selector8~1_combout )) ) ) # ( !\cpu|cont|Selector8~4_combout  & ( (\cpu|dp|reg_B_flopr|q [15] & 
// ((!\cpu|cont|Selector8~1_combout ) # (\cpu|cont|state [0]))) ) )

	.dataa(!\cpu|dp|reg_B_flopr|q [15]),
	.datab(gnd),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|cont|Selector8~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[15]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[15]~10 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[15]~10 .lut_mask = 64'h5505550550005000;
defparam \cpu|dp|alu_B_mux|mux2_output[15]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N21
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[2]~36 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[2]~36_combout  = ( !\cpu|cont|Selector9~1_combout  & ( (\cpu|cont|Selector10~0_combout  & (!\cpu|cont|state [6] & (!\cpu|cont|Selector12~3_combout  & \cpu|dp|alu_B_mux|mux2_output[15]~10_combout ))) ) )

	.dataa(!\cpu|cont|Selector10~0_combout ),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|Selector12~3_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[15]~10_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[2]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[2]~36 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[2]~36 .lut_mask = 64'h0040004000000000;
defparam \cpu|dp|alu_rf_i|alu_out[2]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|f_flag~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|f_flag~0_combout  = ( !\cpu|cont|Selector10~7_combout  & ( (\cpu|cont|Selector10~0_combout  & (!\cpu|cont|state [6] & (!\cpu|cont|Selector12~3_combout  & \cpu|cont|Selector9~1_combout ))) ) )

	.dataa(!\cpu|cont|Selector10~0_combout ),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|Selector12~3_combout ),
	.datad(!\cpu|cont|Selector9~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector10~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|f_flag~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|f_flag~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|f_flag~0 .lut_mask = 64'h0040004000000000;
defparam \cpu|dp|alu_rf_i|f_flag~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[2]~38 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[2]~38_combout  = ( \cpu|dp|alu_rf_i|alu_out[2]~36_combout  & ( \cpu|dp|alu_rf_i|f_flag~0_combout  & ( ((!\reset~input_o ) # ((!\cpu|dp|alu_rf_i|alu_out[2]~26_combout  & !\cpu|dp|alu_rf_i|alu_out[2]~37_combout ))) # 
// (\cpu|cont|Selector8~8_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[2]~36_combout  & ( \cpu|dp|alu_rf_i|f_flag~0_combout  & ( ((!\reset~input_o ) # (!\cpu|dp|alu_rf_i|alu_out[2]~37_combout )) # (\cpu|cont|Selector8~8_combout ) ) ) ) # ( 
// \cpu|dp|alu_rf_i|alu_out[2]~36_combout  & ( !\cpu|dp|alu_rf_i|f_flag~0_combout  & ( ((!\reset~input_o ) # (!\cpu|dp|alu_rf_i|alu_out[2]~26_combout )) # (\cpu|cont|Selector8~8_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[2]~36_combout  & ( 
// !\cpu|dp|alu_rf_i|f_flag~0_combout  ) )

	.dataa(!\cpu|cont|Selector8~8_combout ),
	.datab(!\reset~input_o ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[2]~26_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[2]~37_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[2]~36_combout ),
	.dataf(!\cpu|dp|alu_rf_i|f_flag~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[2]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[2]~38 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[2]~38 .lut_mask = 64'hFFFFFDFDFFDDFDDD;
defparam \cpu|dp|alu_rf_i|alu_out[2]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y64_N38
dffeas \cpu|dp|alu_rf_i|alu_out[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|alu_out~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|alu_rf_i|alu_out[2]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|alu_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[3] .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|alu_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y68_N9
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~7 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~7_combout  = ( \cpu|dp|alu_rf_i|alu_out [3] & ( (!\cpu|cont|pc_src[1]~0_combout  & ((!\cpu|cont|pc_src[0]~2_combout ) # ((\cpu|dp|reg_B_flopr|q [3])))) # (\cpu|cont|pc_src[1]~0_combout  & (((\cpu|dp|pc_counter_i|incremented_pc [3])))) 
// ) ) # ( !\cpu|dp|alu_rf_i|alu_out [3] & ( (!\cpu|cont|pc_src[1]~0_combout  & (\cpu|cont|pc_src[0]~2_combout  & (\cpu|dp|reg_B_flopr|q [3]))) # (\cpu|cont|pc_src[1]~0_combout  & (((\cpu|dp|pc_counter_i|incremented_pc [3])))) ) )

	.dataa(!\cpu|cont|pc_src[1]~0_combout ),
	.datab(!\cpu|cont|pc_src[0]~2_combout ),
	.datac(!\cpu|dp|reg_B_flopr|q [3]),
	.datad(!\cpu|dp|pc_counter_i|incremented_pc [3]),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~7 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~7 .lut_mask = 64'h025702578ADF8ADF;
defparam \cpu|dp|pc_flopenr|q~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y65_N12
cyclonev_lcell_comb \cpu|cont|Decoder1~3 (
// Equation(s):
// \cpu|cont|Decoder1~3_combout  = ( \cpu|cont|state [3] & ( (\cpu|cont|state [0] & !\cpu|cont|state [2]) ) )

	.dataa(gnd),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Decoder1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Decoder1~3 .extended_lut = "off";
defparam \cpu|cont|Decoder1~3 .lut_mask = 64'h0000000030303030;
defparam \cpu|cont|Decoder1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y65_N36
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q[3]~1 (
// Equation(s):
// \cpu|dp|pc_flopenr|q[3]~1_combout  = ( \cpu|cont|Decoder1~3_combout  & ( (!\reset~input_o ) # ((!\cpu|cont|state [1] & (\cpu|cont|state [7] & !\cpu|cont|state [6]))) ) ) # ( !\cpu|cont|Decoder1~3_combout  & ( !\reset~input_o  ) )

	.dataa(!\cpu|cont|state [1]),
	.datab(!\cpu|cont|state [7]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\cpu|cont|Decoder1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[3]~1 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q[3]~1 .lut_mask = 64'hFF00FF00FF20FF20;
defparam \cpu|dp|pc_flopenr|q[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y68_N11
dffeas \cpu|dp|pc_flopenr|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[3] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~29 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~29_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[4]~14_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [4])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [4])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [4]))))) ) + ( \cpu|dp|alu_rf_i|Add5~26  ))
// \cpu|dp|alu_rf_i|Add5~30  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[4]~14_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [4])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [4])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [4]))))) ) + ( \cpu|dp|alu_rf_i|Add5~26  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [4]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[4]~14_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [4]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~29_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~29 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~29 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y68_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~45 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~45_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[4]~14_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [4])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [4])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [4]))))) ) + ( \cpu|dp|alu_rf_i|Add3~42  ))
// \cpu|dp|alu_rf_i|Add3~46  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[4]~14_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [4])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [4])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [4]))))) ) + ( \cpu|dp|alu_rf_i|Add3~42  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [4]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[4]~14_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [4]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~45_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~45 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~45 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~11 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~11_combout  = ( \cpu|dp|alu_A_mux|mux2_output[0]~11_combout  & ( \cpu|cont|Selector6~0_combout  & ( (!\cpu|dp|instruction_reg_i|B_index_flopr|q [1] & !\cpu|dp|instruction_reg_i|B_index_flopr|q [0]) ) ) ) # ( 
// \cpu|dp|alu_A_mux|mux2_output[0]~11_combout  & ( !\cpu|cont|Selector6~0_combout  & ( (!\cpu|dp|reg_B_flopr|q [0] & !\cpu|dp|reg_B_flopr|q [1]) ) ) )

	.dataa(!\cpu|dp|reg_B_flopr|q [0]),
	.datab(!\cpu|dp|instruction_reg_i|B_index_flopr|q [1]),
	.datac(!\cpu|dp|reg_B_flopr|q [1]),
	.datad(!\cpu|dp|instruction_reg_i|B_index_flopr|q [0]),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[0]~11_combout ),
	.dataf(!\cpu|cont|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~11 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~11 .lut_mask = 64'h0000A0A00000CC00;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[4]~79 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[4]~79_combout  = ( \cpu|cont|Selector9~1_combout  & ( \cpu|dp|alu_rf_i|alu_out[2]~11_combout  & ( (!\cpu|cont|state [6] & ((!\cpu|cont|Selector10~0_combout  & ((\cpu|cont|Selector12~2_combout ))) # (\cpu|cont|Selector10~0_combout  
// & (\cpu|cont|Selector10~7_combout )))) ) ) ) # ( !\cpu|cont|Selector9~1_combout  & ( \cpu|dp|alu_rf_i|alu_out[2]~11_combout  & ( (!\cpu|cont|state [6] & ((!\cpu|cont|Selector10~0_combout  & ((\cpu|cont|Selector12~2_combout ))) # 
// (\cpu|cont|Selector10~0_combout  & (\cpu|cont|Selector10~7_combout )))) ) ) ) # ( \cpu|cont|Selector9~1_combout  & ( !\cpu|dp|alu_rf_i|alu_out[2]~11_combout  & ( (!\cpu|cont|Selector10~0_combout  & !\cpu|cont|Selector12~2_combout ) ) ) ) # ( 
// !\cpu|cont|Selector9~1_combout  & ( !\cpu|dp|alu_rf_i|alu_out[2]~11_combout  & ( (!\cpu|cont|Selector10~0_combout  & (((!\cpu|cont|Selector12~2_combout )))) # (\cpu|cont|Selector10~0_combout  & (((!\cpu|cont|Selector10~7_combout )) # (\cpu|cont|state 
// [6]))) ) ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|cont|Selector10~7_combout ),
	.datac(!\cpu|cont|Selector10~0_combout ),
	.datad(!\cpu|cont|Selector12~2_combout ),
	.datae(!\cpu|cont|Selector9~1_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[2]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[4]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[4]~79 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[4]~79 .lut_mask = 64'hFD0DF00002A202A2;
defparam \cpu|dp|alu_rf_i|alu_out[4]~79 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y63_N12
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[4]~3 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[4]~3_combout  = ( \cpu|cont|WideOr7~0_combout  & ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [4])))) # (\cpu|cont|state [2] & ((!\cpu|cont|state [6] & ((\cpu|dp|reg_A_flopr|q [4]))) # (\cpu|cont|state [6] & 
// (\cpu|dp|pc_flopenr|q [4])))) ) ) # ( !\cpu|cont|WideOr7~0_combout  & ( \cpu|dp|pc_flopenr|q [4] ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|dp|pc_flopenr|q [4]),
	.datad(!\cpu|dp|reg_A_flopr|q [4]),
	.datae(gnd),
	.dataf(!\cpu|cont|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[4]~3 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[4]~3 .lut_mask = 64'h0F0F0F0F0B4F0B4F;
defparam \cpu|dp|alu_A_mux|mux2_output[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[4]~83 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[4]~83_combout  = ( \cpu|cont|Selector10~7_combout  & ( !\cpu|dp|alu_rf_i|alu_out[2]~11_combout  ) ) # ( !\cpu|cont|Selector10~7_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[2]~11_combout  & (((!\cpu|cont|Selector10~0_combout ) # 
// (!\cpu|cont|Selector9~1_combout )) # (\cpu|cont|state [6]))) ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|cont|Selector10~0_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[2]~11_combout ),
	.datad(!\cpu|cont|Selector9~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector10~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[4]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[4]~83 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[4]~83 .lut_mask = 64'hF0D0F0D0F0F0F0F0;
defparam \cpu|dp|alu_rf_i|alu_out[4]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~86 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~86_combout  = ( \cpu|dp|alu_rf_i|alu_out[4]~83_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[4]~14_combout  & ((!\cpu|dp|alu_rf_i|alu_out[4]~79_combout ) # (\cpu|dp|alu_A_mux|mux2_output[4]~3_combout ))) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[4]~14_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[4]~79_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[4]~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[4]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~86 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~86 .lut_mask = 64'h0000000030333033;
defparam \cpu|dp|alu_rf_i|alu_out~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y68_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~12 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~12_combout  = ( \cpu|dp|alu_A_mux|mux2_output[2]~5_combout  & ( \cpu|dp|alu_A_mux|mux2_output[4]~3_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout ) # ((!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & 
// ((\cpu|dp|alu_A_mux|mux2_output[3]~2_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (\cpu|dp|alu_A_mux|mux2_output[1]~4_combout ))) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[2]~5_combout  & ( \cpu|dp|alu_A_mux|mux2_output[4]~3_combout  & ( 
// (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (((!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout ) # (\cpu|dp|alu_A_mux|mux2_output[3]~2_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (\cpu|dp|alu_A_mux|mux2_output[1]~4_combout  & 
// (\cpu|dp|alu_B_mux|mux2_output[0]~6_combout ))) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[2]~5_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[4]~3_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (((\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & 
// \cpu|dp|alu_A_mux|mux2_output[3]~2_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (((!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout )) # (\cpu|dp|alu_A_mux|mux2_output[1]~4_combout ))) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[2]~5_combout  & ( 
// !\cpu|dp|alu_A_mux|mux2_output[4]~3_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ((\cpu|dp|alu_A_mux|mux2_output[3]~2_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & 
// (\cpu|dp|alu_A_mux|mux2_output[1]~4_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[1]~4_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[3]~2_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[2]~5_combout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[4]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~12 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~12 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N15
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[14]~25 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[14]~25_combout  = ( \cpu|dp|alu_rf_i|alu_out[14]~14_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[4]~14_combout  & \cpu|dp|alu_rf_i|always0~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[4]~14_combout ),
	.datad(!\cpu|dp|alu_rf_i|always0~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[14]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[14]~25 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[14]~25 .lut_mask = 64'h0000000000F000F0;
defparam \cpu|dp|alu_rf_i|alu_out[14]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[4]~78 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[4]~78_combout  = ( \cpu|dp|alu_B_mux|mux2_output[3]~0_combout  & ( \cpu|dp|alu_rf_i|alu_out[14]~25_combout  & ( (!\cpu|cont|Selector8~8_combout  & (!\cpu|dp|alu_rf_i|Equal0~0_combout )) # (\cpu|cont|Selector8~8_combout  & 
// (\cpu|dp|alu_rf_i|alu_out[2]~53_combout  & ((!\cpu|dp|alu_rf_i|Equal0~0_combout ) # (!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout )))) ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[3]~0_combout  & ( \cpu|dp|alu_rf_i|alu_out[14]~25_combout  & ( 
// (!\cpu|cont|Selector8~8_combout  & ((!\cpu|dp|alu_rf_i|Equal0~0_combout ) # ((!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout )))) # (\cpu|cont|Selector8~8_combout  & (\cpu|dp|alu_rf_i|alu_out[2]~53_combout  & ((!\cpu|dp|alu_rf_i|Equal0~0_combout ) # 
// (!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout )))) ) ) ) # ( \cpu|dp|alu_B_mux|mux2_output[3]~0_combout  & ( !\cpu|dp|alu_rf_i|alu_out[14]~25_combout  & ( (!\cpu|cont|Selector8~8_combout  & (!\cpu|dp|alu_rf_i|Equal0~0_combout )) # 
// (\cpu|cont|Selector8~8_combout  & (\cpu|dp|alu_rf_i|alu_out[2]~53_combout  & ((!\cpu|dp|alu_rf_i|Equal0~0_combout ) # (!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout )))) ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[3]~0_combout  & ( 
// !\cpu|dp|alu_rf_i|alu_out[14]~25_combout  & ( (!\cpu|cont|Selector8~8_combout  & (!\cpu|dp|alu_rf_i|Equal0~0_combout )) # (\cpu|cont|Selector8~8_combout  & (\cpu|dp|alu_rf_i|alu_out[2]~53_combout  & ((!\cpu|dp|alu_rf_i|Equal0~0_combout ) # 
// (!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout )))) ) ) )

	.dataa(!\cpu|cont|Selector8~8_combout ),
	.datab(!\cpu|dp|alu_rf_i|Equal0~0_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[2]~53_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[14]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[4]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[4]~78 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[4]~78 .lut_mask = 64'h8D8C8D8CAF8C8D8C;
defparam \cpu|dp|alu_rf_i|alu_out[4]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[4]~77 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[4]~77_combout  = ( \cpu|dp|alu_rf_i|alu_out[14]~25_combout  & ( \cpu|dp|alu_rf_i|alu_out[2]~53_combout  & ( (!\cpu|dp|alu_rf_i|Equal0~0_combout ) # ((\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & 
// ((!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout ) # (\cpu|cont|Selector8~8_combout )))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[14]~25_combout  & ( \cpu|dp|alu_rf_i|alu_out[2]~53_combout  & ( (!\cpu|dp|alu_rf_i|Equal0~0_combout ) # 
// ((\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & \cpu|cont|Selector8~8_combout )) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out[14]~25_combout  & ( !\cpu|dp|alu_rf_i|alu_out[2]~53_combout  & ( (!\cpu|cont|Selector8~8_combout  & ((!\cpu|dp|alu_rf_i|Equal0~0_combout ) 
// # ((!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout  & \cpu|dp|alu_B_mux|mux2_output[2]~2_combout )))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[14]~25_combout  & ( !\cpu|dp|alu_rf_i|alu_out[2]~53_combout  & ( (!\cpu|dp|alu_rf_i|Equal0~0_combout  & 
// !\cpu|cont|Selector8~8_combout ) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Equal0~0_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout ),
	.datad(!\cpu|cont|Selector8~8_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[14]~25_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[2]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[4]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[4]~77 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[4]~77 .lut_mask = 64'hAA00AE00AAAFAEAF;
defparam \cpu|dp|alu_rf_i|alu_out[4]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~2_combout  = ( \cpu|cont|Selector8~4_combout  & ( \cpu|cont|Selector8~1_combout  & ( !\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0] $ (!\cpu|dp|alu_A_mux|mux2_output[4]~3_combout ) ) ) ) # ( !\cpu|cont|Selector8~4_combout  & ( 
// \cpu|cont|Selector8~1_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[4]~3_combout  $ (((!\cpu|cont|state [0] & (!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0])) # (\cpu|cont|state [0] & ((!\cpu|dp|reg_B_flopr|q [4]))))) ) ) ) # ( 
// \cpu|cont|Selector8~4_combout  & ( !\cpu|cont|Selector8~1_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[4]~3_combout  $ (((!\cpu|cont|state [0] & ((!\cpu|dp|reg_B_flopr|q [4]))) # (\cpu|cont|state [0] & (!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q 
// [0])))) ) ) ) # ( !\cpu|cont|Selector8~4_combout  & ( !\cpu|cont|Selector8~1_combout  & ( !\cpu|dp|reg_B_flopr|q [4] $ (!\cpu|dp|alu_A_mux|mux2_output[4]~3_combout ) ) ) )

	.dataa(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0]),
	.datab(!\cpu|dp|reg_B_flopr|q [4]),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[4]~3_combout ),
	.datae(!\cpu|cont|Selector8~4_combout ),
	.dataf(!\cpu|cont|Selector8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~2 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~2 .lut_mask = 64'h33CC35CA53AC55AA;
defparam \cpu|dp|alu_rf_i|alu_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~84 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~84_combout  = ( \cpu|dp|alu_A_mux|mux2_output[4]~3_combout  & ( \cpu|dp|alu_rf_i|alu_out[4]~83_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[4]~14_combout  & \cpu|dp|alu_rf_i|alu_out~20_combout ) ) ) ) # ( 
// !\cpu|dp|alu_A_mux|mux2_output[4]~3_combout  & ( \cpu|dp|alu_rf_i|alu_out[4]~83_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[4]~14_combout  & \cpu|dp|alu_rf_i|alu_out~20_combout ) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[4]~3_combout  & ( 
// !\cpu|dp|alu_rf_i|alu_out[4]~83_combout  & ( \cpu|dp|alu_rf_i|alu_out~20_combout  ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[4]~3_combout  & ( !\cpu|dp|alu_rf_i|alu_out[4]~83_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[4]~14_combout  & 
// \cpu|dp|alu_rf_i|alu_out~20_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[4]~14_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out~20_combout ),
	.datad(gnd),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[4]~3_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[4]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~84 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~84 .lut_mask = 64'h03030F0F03030303;
defparam \cpu|dp|alu_rf_i|alu_out~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N15
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[4]~81 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[4]~81_combout  = ( \cpu|cont|Selector10~5_combout  & ( (!\cpu|cont|state [6] & \cpu|cont|Selector12~2_combout ) ) ) # ( !\cpu|cont|Selector10~5_combout  & ( (!\cpu|cont|state [6] & ((!\cpu|cont|Selector10~4_combout ) # 
// (\cpu|cont|Selector12~2_combout ))) ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|cont|Selector12~2_combout ),
	.datac(gnd),
	.datad(!\cpu|cont|Selector10~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[4]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[4]~81 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[4]~81 .lut_mask = 64'hAA22AA2222222222;
defparam \cpu|dp|alu_rf_i|alu_out[4]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[4]~80 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[4]~80_combout  = ( \cpu|cont|Selector10~0_combout  & ( \cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2] & ( (!\cpu|dp|instruction_reg_i|op_code_flopr|q [2] & (!\cpu|cont|state [6] & ((\cpu|cont|Selector10~2_combout ) # 
// (\cpu|cont|Selector10~1_combout )))) ) ) ) # ( \cpu|cont|Selector10~0_combout  & ( !\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2] & ( (!\cpu|cont|state [6] & ((!\cpu|dp|instruction_reg_i|op_code_flopr|q [2]) # ((!\cpu|cont|Selector10~1_combout  & 
// !\cpu|cont|Selector10~2_combout )))) ) ) )

	.dataa(!\cpu|cont|Selector10~1_combout ),
	.datab(!\cpu|cont|Selector10~2_combout ),
	.datac(!\cpu|dp|instruction_reg_i|op_code_flopr|q [2]),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|cont|Selector10~0_combout ),
	.dataf(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[4]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[4]~80 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[4]~80 .lut_mask = 64'h0000F80000007000;
defparam \cpu|dp|alu_rf_i|alu_out[4]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~82 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~82_combout  = ( \cpu|cont|Selector12~4_combout  & ( \cpu|cont|Selector9~0_combout  & ( ((!\cpu|cont|state [6] & ((!\cpu|dp|alu_rf_i|alu_out[4]~81_combout ) # (\cpu|dp|alu_rf_i|alu_out[4]~80_combout )))) # 
// (\cpu|dp|alu_rf_i|alu_out[2]~11_combout ) ) ) ) # ( \cpu|cont|Selector12~4_combout  & ( !\cpu|cont|Selector9~0_combout  & ( \cpu|dp|alu_rf_i|alu_out[2]~11_combout  ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[4]~81_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[4]~80_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[2]~11_combout ),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|cont|Selector12~4_combout ),
	.dataf(!\cpu|cont|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~82 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~82 .lut_mask = 64'h00000F0F0000BF0F;
defparam \cpu|dp|alu_rf_i|alu_out~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N33
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~29 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~29_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[4]~14_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [4])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [4])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [4]))))) ) + ( \cpu|dp|alu_rf_i|Add0~26  ))
// \cpu|dp|alu_rf_i|Add0~30  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[4]~14_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [4])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [4])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [4]))))) ) + ( \cpu|dp|alu_rf_i|Add0~26  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [4]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[4]~14_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [4]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~29_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~29 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~29 .lut_mask = 64'h0000F1E00000FF00;
defparam \cpu|dp|alu_rf_i|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~85 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~85_combout  = ( \cpu|dp|alu_rf_i|alu_out~82_combout  & ( \cpu|dp|alu_rf_i|Add0~29_sumout  & ( (!\cpu|dp|alu_rf_i|alu_out[4]~79_combout  & (((\cpu|dp|alu_rf_i|alu_out~84_combout ) # (\cpu|dp|alu_rf_i|alu_out[2]~16_combout )) # 
// (\cpu|dp|alu_rf_i|alu_out~2_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~82_combout  & ( \cpu|dp|alu_rf_i|Add0~29_sumout  & ( (!\cpu|dp|alu_rf_i|alu_out[4]~79_combout  & \cpu|dp|alu_rf_i|alu_out~84_combout ) ) ) ) # ( 
// \cpu|dp|alu_rf_i|alu_out~82_combout  & ( !\cpu|dp|alu_rf_i|Add0~29_sumout  & ( (!\cpu|dp|alu_rf_i|alu_out[4]~79_combout  & (((\cpu|dp|alu_rf_i|alu_out~2_combout  & !\cpu|dp|alu_rf_i|alu_out[2]~16_combout )) # (\cpu|dp|alu_rf_i|alu_out~84_combout ))) ) ) ) 
// # ( !\cpu|dp|alu_rf_i|alu_out~82_combout  & ( !\cpu|dp|alu_rf_i|Add0~29_sumout  & ( (!\cpu|dp|alu_rf_i|alu_out[4]~79_combout  & \cpu|dp|alu_rf_i|alu_out~84_combout ) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out~2_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[4]~79_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[2]~16_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~84_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~82_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~85 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~85 .lut_mask = 64'h00CC40CC00CC4CCC;
defparam \cpu|dp|alu_rf_i|alu_out~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~87 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~87_combout  = ( \cpu|dp|alu_rf_i|alu_out[4]~77_combout  & ( \cpu|dp|alu_rf_i|alu_out~85_combout  & ( (\cpu|dp|alu_rf_i|alu_out[4]~78_combout ) # (\cpu|dp|alu_rf_i|ShiftLeft0~11_combout ) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|alu_out[4]~77_combout  & ( \cpu|dp|alu_rf_i|alu_out~85_combout  & ( (\cpu|dp|alu_rf_i|ShiftLeft0~12_combout  & \cpu|dp|alu_rf_i|alu_out[4]~78_combout ) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out[4]~77_combout  & ( 
// !\cpu|dp|alu_rf_i|alu_out~85_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[4]~78_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~11_combout )) # (\cpu|dp|alu_rf_i|alu_out[4]~78_combout  & ((\cpu|dp|alu_rf_i|alu_out~86_combout ))) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|alu_out[4]~77_combout  & ( !\cpu|dp|alu_rf_i|alu_out~85_combout  & ( (\cpu|dp|alu_rf_i|ShiftLeft0~12_combout  & \cpu|dp|alu_rf_i|alu_out[4]~78_combout ) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|ShiftLeft0~11_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out~86_combout ),
	.datac(!\cpu|dp|alu_rf_i|ShiftLeft0~12_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[4]~78_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[4]~77_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~87 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~87 .lut_mask = 64'h000F5533000F55FF;
defparam \cpu|dp|alu_rf_i|alu_out~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~88 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~88_combout  = ( \cpu|dp|alu_rf_i|Add3~45_sumout  & ( \cpu|dp|alu_rf_i|alu_out~87_combout  & ( (\reset~input_o  & ((!\cpu|dp|alu_rf_i|alu_out[2]~76_combout ) # ((\cpu|dp|alu_rf_i|alu_out[2]~64_combout ) # 
// (\cpu|dp|alu_rf_i|Add5~29_sumout )))) ) ) ) # ( !\cpu|dp|alu_rf_i|Add3~45_sumout  & ( \cpu|dp|alu_rf_i|alu_out~87_combout  & ( (\reset~input_o  & (!\cpu|dp|alu_rf_i|alu_out[2]~64_combout  & ((!\cpu|dp|alu_rf_i|alu_out[2]~76_combout ) # 
// (\cpu|dp|alu_rf_i|Add5~29_sumout )))) ) ) ) # ( \cpu|dp|alu_rf_i|Add3~45_sumout  & ( !\cpu|dp|alu_rf_i|alu_out~87_combout  & ( (\reset~input_o  & (((\cpu|dp|alu_rf_i|alu_out[2]~76_combout  & \cpu|dp|alu_rf_i|Add5~29_sumout )) # 
// (\cpu|dp|alu_rf_i|alu_out[2]~64_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|Add3~45_sumout  & ( !\cpu|dp|alu_rf_i|alu_out~87_combout  & ( (\cpu|dp|alu_rf_i|alu_out[2]~76_combout  & (\reset~input_o  & (\cpu|dp|alu_rf_i|Add5~29_sumout  & 
// !\cpu|dp|alu_rf_i|alu_out[2]~64_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[2]~76_combout ),
	.datab(!\reset~input_o ),
	.datac(!\cpu|dp|alu_rf_i|Add5~29_sumout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[2]~64_combout ),
	.datae(!\cpu|dp|alu_rf_i|Add3~45_sumout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~88 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~88 .lut_mask = 64'h0100013323002333;
defparam \cpu|dp|alu_rf_i|alu_out~88 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y64_N56
dffeas \cpu|dp|alu_rf_i|alu_out[4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|alu_out~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|alu_rf_i|alu_out[2]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|alu_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[4] .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|alu_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y66_N12
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~29 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~29_sumout  = SUM(( \cpu|dp|pc_flopenr|q [4] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~26  ))
// \cpu|dp|pc_counter_i|Add0~30  = CARRY(( \cpu|dp|pc_flopenr|q [4] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~26  ))

	.dataa(gnd),
	.datab(!\cpu|dp|pc_flopenr|q [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~29_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~29 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|dp|pc_counter_i|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y66_N14
dffeas \cpu|dp|pc_counter_i|incremented_pc[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[4] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y63_N36
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~8 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~8_combout  = ( \cpu|dp|pc_counter_i|incremented_pc [4] & ( ((!\cpu|cont|pc_src[0]~2_combout  & (\cpu|dp|alu_rf_i|alu_out [4])) # (\cpu|cont|pc_src[0]~2_combout  & ((\cpu|dp|reg_B_flopr|q [4])))) # (\cpu|cont|pc_src[1]~0_combout ) ) ) 
// # ( !\cpu|dp|pc_counter_i|incremented_pc [4] & ( (!\cpu|cont|pc_src[1]~0_combout  & ((!\cpu|cont|pc_src[0]~2_combout  & (\cpu|dp|alu_rf_i|alu_out [4])) # (\cpu|cont|pc_src[0]~2_combout  & ((\cpu|dp|reg_B_flopr|q [4]))))) ) )

	.dataa(!\cpu|cont|pc_src[1]~0_combout ),
	.datab(!\cpu|cont|pc_src[0]~2_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out [4]),
	.datad(!\cpu|dp|reg_B_flopr|q [4]),
	.datae(gnd),
	.dataf(!\cpu|dp|pc_counter_i|incremented_pc [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~8 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~8 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \cpu|dp|pc_flopenr|q~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y63_N38
dffeas \cpu|dp|pc_flopenr|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[4] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N45
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~33 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~33_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[5]~15_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [5])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [5])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [5]))))) ) + ( \cpu|dp|alu_rf_i|Add5~30  ))
// \cpu|dp|alu_rf_i|Add5~34  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[5]~15_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [5])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [5])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [5]))))) ) + ( \cpu|dp|alu_rf_i|Add5~30  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [5]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[5]~15_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [5]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~33_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~33 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~33 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y68_N45
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~49 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~49_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[5]~15_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [5])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [5])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [5]))))) ) + ( \cpu|dp|alu_rf_i|Add3~46  ))
// \cpu|dp|alu_rf_i|Add3~50  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[5]~15_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [5])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [5])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [5]))))) ) + ( \cpu|dp|alu_rf_i|Add3~46  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [5]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[5]~15_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [5]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~49_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~49 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~49 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y68_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~7 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~7_combout  = ( \cpu|dp|alu_A_mux|mux2_output[2]~5_combout  & ( \cpu|dp|alu_A_mux|mux2_output[4]~3_combout  & ( ((!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (\cpu|dp|alu_A_mux|mux2_output[5]~0_combout )) # 
// (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ((\cpu|dp|alu_A_mux|mux2_output[3]~2_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[0]~6_combout ) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[2]~5_combout  & ( \cpu|dp|alu_A_mux|mux2_output[4]~3_combout  & ( 
// (!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (\cpu|dp|alu_A_mux|mux2_output[5]~0_combout )) # (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ((\cpu|dp|alu_A_mux|mux2_output[3]~2_combout ))))) # 
// (\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout )) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[2]~5_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[4]~3_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & 
// ((!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (\cpu|dp|alu_A_mux|mux2_output[5]~0_combout )) # (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ((\cpu|dp|alu_A_mux|mux2_output[3]~2_combout ))))) # (\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & 
// (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout )) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[2]~5_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[4]~3_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & 
// (\cpu|dp|alu_A_mux|mux2_output[5]~0_combout )) # (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ((\cpu|dp|alu_A_mux|mux2_output[3]~2_combout ))))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[5]~0_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[3]~2_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[2]~5_combout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[4]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~7 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~7 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N27
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~91 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~91_combout  = ( \cpu|dp|alu_rf_i|alu_out[4]~79_combout  & ( (\cpu|dp|alu_rf_i|alu_out[4]~83_combout  & (\cpu|dp|alu_B_mux|mux2_output[5]~15_combout  & \cpu|dp|alu_A_mux|mux2_output[5]~0_combout )) ) ) # ( 
// !\cpu|dp|alu_rf_i|alu_out[4]~79_combout  & ( (\cpu|dp|alu_rf_i|alu_out[4]~83_combout  & \cpu|dp|alu_B_mux|mux2_output[5]~15_combout ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[4]~83_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[5]~15_combout ),
	.datac(gnd),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[5]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[4]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~91 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~91 .lut_mask = 64'h1111111100110011;
defparam \cpu|dp|alu_rf_i|alu_out~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~9 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~9_combout  = ( \cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ( (\cpu|dp|alu_A_mux|mux2_output[0]~11_combout  & !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ( 
// (\cpu|dp|alu_A_mux|mux2_output[1]~4_combout  & !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[0]~11_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[1]~4_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~9 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~9 .lut_mask = 64'h0F000F0033003300;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~89 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~89_combout  = ( \cpu|dp|alu_rf_i|alu_out~20_combout  & ( ((!\cpu|dp|alu_rf_i|alu_out[4]~83_combout  & \cpu|dp|alu_A_mux|mux2_output[5]~0_combout )) # (\cpu|dp|alu_B_mux|mux2_output[5]~15_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[5]~15_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[4]~83_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[5]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~89 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~89 .lut_mask = 64'h0000000033F333F3;
defparam \cpu|dp|alu_rf_i|alu_out~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y67_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~0_combout  = ( \cpu|dp|alu_A_mux|mux2_output[5]~0_combout  & ( \cpu|cont|Selector8~1_combout  & ( (!\cpu|cont|Selector8~4_combout  & ((!\cpu|cont|state [0] & ((!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1]))) # 
// (\cpu|cont|state [0] & (!\cpu|dp|reg_B_flopr|q [5])))) # (\cpu|cont|Selector8~4_combout  & (((!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1])))) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[5]~0_combout  & ( \cpu|cont|Selector8~1_combout  & ( 
// (!\cpu|cont|Selector8~4_combout  & ((!\cpu|cont|state [0] & ((\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1]))) # (\cpu|cont|state [0] & (\cpu|dp|reg_B_flopr|q [5])))) # (\cpu|cont|Selector8~4_combout  & (((\cpu|dp|instruction_reg_i|ext_op_code_flopr|q 
// [1])))) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[5]~0_combout  & ( !\cpu|cont|Selector8~1_combout  & ( (!\cpu|cont|Selector8~4_combout  & (!\cpu|dp|reg_B_flopr|q [5])) # (\cpu|cont|Selector8~4_combout  & ((!\cpu|cont|state [0] & (!\cpu|dp|reg_B_flopr|q 
// [5])) # (\cpu|cont|state [0] & ((!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1]))))) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[5]~0_combout  & ( !\cpu|cont|Selector8~1_combout  & ( (!\cpu|cont|Selector8~4_combout  & (\cpu|dp|reg_B_flopr|q [5])) # 
// (\cpu|cont|Selector8~4_combout  & ((!\cpu|cont|state [0] & (\cpu|dp|reg_B_flopr|q [5])) # (\cpu|cont|state [0] & ((\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1]))))) ) ) )

	.dataa(!\cpu|dp|reg_B_flopr|q [5]),
	.datab(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1]),
	.datac(!\cpu|cont|Selector8~4_combout ),
	.datad(!\cpu|cont|state [0]),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[5]~0_combout ),
	.dataf(!\cpu|cont|Selector8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~0 .lut_mask = 64'h5553AAAC3353CCAC;
defparam \cpu|dp|alu_rf_i|alu_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~33 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~33_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[5]~15_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [5])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [5])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [5]))))) ) + ( \cpu|dp|alu_rf_i|Add0~30  ))
// \cpu|dp|alu_rf_i|Add0~34  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[5]~15_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [5])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [5])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [5]))))) ) + ( \cpu|dp|alu_rf_i|Add0~30  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [5]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[5]~15_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [5]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~33_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~33 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~33 .lut_mask = 64'h0000F1E00000FF00;
defparam \cpu|dp|alu_rf_i|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~90 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~90_combout  = ( \cpu|dp|alu_rf_i|alu_out~82_combout  & ( \cpu|dp|alu_rf_i|Add0~33_sumout  & ( (!\cpu|dp|alu_rf_i|alu_out[4]~79_combout  & (((\cpu|dp|alu_rf_i|alu_out[2]~16_combout ) # (\cpu|dp|alu_rf_i|alu_out~0_combout )) # 
// (\cpu|dp|alu_rf_i|alu_out~89_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~82_combout  & ( \cpu|dp|alu_rf_i|Add0~33_sumout  & ( (\cpu|dp|alu_rf_i|alu_out~89_combout  & !\cpu|dp|alu_rf_i|alu_out[4]~79_combout ) ) ) ) # ( 
// \cpu|dp|alu_rf_i|alu_out~82_combout  & ( !\cpu|dp|alu_rf_i|Add0~33_sumout  & ( (!\cpu|dp|alu_rf_i|alu_out[4]~79_combout  & (((\cpu|dp|alu_rf_i|alu_out~0_combout  & !\cpu|dp|alu_rf_i|alu_out[2]~16_combout )) # (\cpu|dp|alu_rf_i|alu_out~89_combout ))) ) ) ) 
// # ( !\cpu|dp|alu_rf_i|alu_out~82_combout  & ( !\cpu|dp|alu_rf_i|Add0~33_sumout  & ( (\cpu|dp|alu_rf_i|alu_out~89_combout  & !\cpu|dp|alu_rf_i|alu_out[4]~79_combout ) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out~89_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[4]~79_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out~0_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[2]~16_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~82_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~90 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~90 .lut_mask = 64'h44444C4444444CCC;
defparam \cpu|dp|alu_rf_i|alu_out~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~92 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~92_combout  = ( \cpu|dp|alu_rf_i|alu_out[4]~78_combout  & ( \cpu|dp|alu_rf_i|alu_out~90_combout  & ( (\cpu|dp|alu_rf_i|alu_out[4]~77_combout ) # (\cpu|dp|alu_rf_i|ShiftLeft0~7_combout ) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|alu_out[4]~78_combout  & ( \cpu|dp|alu_rf_i|alu_out~90_combout  & ( (\cpu|dp|alu_rf_i|alu_out[4]~77_combout  & \cpu|dp|alu_rf_i|ShiftLeft0~9_combout ) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out[4]~78_combout  & ( 
// !\cpu|dp|alu_rf_i|alu_out~90_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[4]~77_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~7_combout )) # (\cpu|dp|alu_rf_i|alu_out[4]~77_combout  & ((\cpu|dp|alu_rf_i|alu_out~91_combout ))) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|alu_out[4]~78_combout  & ( !\cpu|dp|alu_rf_i|alu_out~90_combout  & ( (\cpu|dp|alu_rf_i|alu_out[4]~77_combout  & \cpu|dp|alu_rf_i|ShiftLeft0~9_combout ) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|ShiftLeft0~7_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out~91_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[4]~77_combout ),
	.datad(!\cpu|dp|alu_rf_i|ShiftLeft0~9_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[4]~78_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~92 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~92 .lut_mask = 64'h000F5353000F5F5F;
defparam \cpu|dp|alu_rf_i|alu_out~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~93 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~93_combout  = ( \cpu|dp|alu_rf_i|Add3~49_sumout  & ( \cpu|dp|alu_rf_i|alu_out~92_combout  & ( (\reset~input_o  & (((!\cpu|dp|alu_rf_i|alu_out[2]~76_combout ) # (\cpu|dp|alu_rf_i|Add5~33_sumout )) # 
// (\cpu|dp|alu_rf_i|alu_out[2]~64_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|Add3~49_sumout  & ( \cpu|dp|alu_rf_i|alu_out~92_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[2]~64_combout  & (\reset~input_o  & ((!\cpu|dp|alu_rf_i|alu_out[2]~76_combout ) # 
// (\cpu|dp|alu_rf_i|Add5~33_sumout )))) ) ) ) # ( \cpu|dp|alu_rf_i|Add3~49_sumout  & ( !\cpu|dp|alu_rf_i|alu_out~92_combout  & ( (\reset~input_o  & (((\cpu|dp|alu_rf_i|alu_out[2]~76_combout  & \cpu|dp|alu_rf_i|Add5~33_sumout )) # 
// (\cpu|dp|alu_rf_i|alu_out[2]~64_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|Add3~49_sumout  & ( !\cpu|dp|alu_rf_i|alu_out~92_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[2]~64_combout  & (\cpu|dp|alu_rf_i|alu_out[2]~76_combout  & (\cpu|dp|alu_rf_i|Add5~33_sumout  
// & \reset~input_o ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[2]~64_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[2]~76_combout ),
	.datac(!\cpu|dp|alu_rf_i|Add5~33_sumout ),
	.datad(!\reset~input_o ),
	.datae(!\cpu|dp|alu_rf_i|Add3~49_sumout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~93 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~93 .lut_mask = 64'h00020057008A00DF;
defparam \cpu|dp|alu_rf_i|alu_out~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y66_N38
dffeas \cpu|dp|alu_rf_i|alu_out[5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|alu_out~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|alu_rf_i|alu_out[2]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|alu_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[5] .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|alu_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y66_N15
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~33 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~33_sumout  = SUM(( \cpu|dp|pc_flopenr|q [5] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~30  ))
// \cpu|dp|pc_counter_i|Add0~34  = CARRY(( \cpu|dp|pc_flopenr|q [5] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|pc_flopenr|q [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~33_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~33 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|dp|pc_counter_i|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y66_N17
dffeas \cpu|dp|pc_counter_i|incremented_pc[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[5] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y67_N0
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~9 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~9_combout  = ( \cpu|cont|pc_src[0]~2_combout  & ( (!\cpu|cont|pc_src[1]~0_combout  & ((\cpu|dp|reg_B_flopr|q [5]))) # (\cpu|cont|pc_src[1]~0_combout  & (\cpu|dp|pc_counter_i|incremented_pc [5])) ) ) # ( !\cpu|cont|pc_src[0]~2_combout  
// & ( (!\cpu|cont|pc_src[1]~0_combout  & (\cpu|dp|alu_rf_i|alu_out [5])) # (\cpu|cont|pc_src[1]~0_combout  & ((\cpu|dp|pc_counter_i|incremented_pc [5]))) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out [5]),
	.datab(!\cpu|dp|pc_counter_i|incremented_pc [5]),
	.datac(!\cpu|dp|reg_B_flopr|q [5]),
	.datad(!\cpu|cont|pc_src[1]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|pc_src[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~9 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~9 .lut_mask = 64'h553355330F330F33;
defparam \cpu|dp|pc_flopenr|q~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y67_N2
dffeas \cpu|dp|pc_flopenr|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[5] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y67_N0
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[5]~0 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[5]~0_combout  = ( \cpu|dp|pc_flopenr|q [5] & ( (((!\cpu|cont|WideOr7~0_combout ) # (!\cpu|cont|state [2])) # (\cpu|cont|state [6])) # (\cpu|dp|reg_A_flopr|q [5]) ) ) # ( !\cpu|dp|pc_flopenr|q [5] & ( (\cpu|dp|reg_A_flopr|q 
// [5] & (!\cpu|cont|state [6] & (\cpu|cont|WideOr7~0_combout  & \cpu|cont|state [2]))) ) )

	.dataa(!\cpu|dp|reg_A_flopr|q [5]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|WideOr7~0_combout ),
	.datad(!\cpu|cont|state [2]),
	.datae(gnd),
	.dataf(!\cpu|dp|pc_flopenr|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[5]~0 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[5]~0 .lut_mask = 64'h00040004FFF7FFF7;
defparam \cpu|dp|alu_A_mux|mux2_output[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N9
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~1_combout  = ( \cpu|dp|alu_A_mux|mux2_output[4]~3_combout  & ( \cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( (\cpu|dp|alu_A_mux|mux2_output[5]~0_combout ) # (\cpu|dp|alu_B_mux|mux2_output[0]~6_combout ) ) ) ) # ( 
// !\cpu|dp|alu_A_mux|mux2_output[4]~3_combout  & ( \cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & \cpu|dp|alu_A_mux|mux2_output[5]~0_combout ) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[4]~3_combout  & ( 
// !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & (\cpu|dp|alu_A_mux|mux2_output[7]~10_combout )) # (\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ((\cpu|dp|alu_A_mux|mux2_output[6]~1_combout ))) ) ) ) # ( 
// !\cpu|dp|alu_A_mux|mux2_output[4]~3_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & (\cpu|dp|alu_A_mux|mux2_output[7]~10_combout )) # (\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & 
// ((\cpu|dp|alu_A_mux|mux2_output[6]~1_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[7]~10_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[6]~1_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[5]~0_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[4]~3_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~1 .lut_mask = 64'h5353535300F00FFF;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y63_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[9]~108 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[9]~108_combout  = ( \cpu|dp|reg_B_flopr|q [3] & ( \cpu|cont|Selector6~0_combout  & ( (\cpu|dp|instruction_reg_i|B_index_flopr|q [2] & \cpu|dp|instruction_reg_i|B_index_flopr|q [3]) ) ) ) # ( !\cpu|dp|reg_B_flopr|q [3] & ( 
// \cpu|cont|Selector6~0_combout  & ( (\cpu|dp|instruction_reg_i|B_index_flopr|q [2] & \cpu|dp|instruction_reg_i|B_index_flopr|q [3]) ) ) ) # ( \cpu|dp|reg_B_flopr|q [3] & ( !\cpu|cont|Selector6~0_combout  & ( \cpu|dp|reg_B_flopr|q [2] ) ) )

	.dataa(!\cpu|dp|instruction_reg_i|B_index_flopr|q [2]),
	.datab(!\cpu|dp|reg_B_flopr|q [2]),
	.datac(!\cpu|dp|instruction_reg_i|B_index_flopr|q [3]),
	.datad(gnd),
	.datae(!\cpu|dp|reg_B_flopr|q [3]),
	.dataf(!\cpu|cont|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[9]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[9]~108 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[9]~108 .lut_mask = 64'h0000333305050505;
defparam \cpu|dp|alu_rf_i|alu_out[9]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[9]~109 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[9]~109_combout  = ( !\cpu|dp|alu_rf_i|alu_out[9]~108_combout  & ( \cpu|dp|alu_rf_i|alu_out[2]~13_combout  & ( (\cpu|dp|alu_rf_i|Equal0~0_combout  & (\cpu|dp|alu_rf_i|alu_out[14]~14_combout  & (\cpu|dp|alu_rf_i|always0~3_combout  & 
// !\cpu|dp|alu_B_mux|mux2_output[4]~14_combout ))) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out[9]~108_combout  & ( !\cpu|dp|alu_rf_i|alu_out[2]~13_combout  & ( !\cpu|dp|alu_rf_i|Equal0~0_combout  ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[9]~108_combout  & ( 
// !\cpu|dp|alu_rf_i|alu_out[2]~13_combout  & ( (!\cpu|dp|alu_rf_i|Equal0~0_combout ) # ((\cpu|dp|alu_rf_i|alu_out[14]~14_combout  & (\cpu|dp|alu_rf_i|always0~3_combout  & !\cpu|dp|alu_B_mux|mux2_output[4]~14_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Equal0~0_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[14]~14_combout ),
	.datac(!\cpu|dp|alu_rf_i|always0~3_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[4]~14_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[9]~108_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[2]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[9]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[9]~109 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[9]~109 .lut_mask = 64'hABAAAAAA01000000;
defparam \cpu|dp|alu_rf_i|alu_out[9]~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~123 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~123_combout  = ( \cpu|dp|alu_rf_i|ShiftLeft0~3_combout  & ( \cpu|dp|alu_rf_i|alu_out[9]~109_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & (((\cpu|dp|alu_rf_i|ShiftLeft0~2_combout )) # 
// (\cpu|dp|alu_B_mux|mux2_output[3]~0_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & (((\cpu|dp|alu_rf_i|ShiftLeft0~1_combout )))) ) ) ) # ( !\cpu|dp|alu_rf_i|ShiftLeft0~3_combout  & ( \cpu|dp|alu_rf_i|alu_out[9]~109_combout  & ( 
// (!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & (!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~2_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & (((\cpu|dp|alu_rf_i|ShiftLeft0~1_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout ),
	.datab(!\cpu|dp|alu_rf_i|ShiftLeft0~2_combout ),
	.datac(!\cpu|dp|alu_rf_i|ShiftLeft0~1_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout ),
	.datae(!\cpu|dp|alu_rf_i|ShiftLeft0~3_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[9]~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~123 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~123 .lut_mask = 64'h00000000220F770F;
defparam \cpu|dp|alu_rf_i|alu_out~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N21
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[9]~5 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[9]~5_combout  = ( \cpu|cont|Selector8~4_combout  & ( (\cpu|dp|reg_B_flopr|q [9] & (!\cpu|cont|Selector8~1_combout  & !\cpu|cont|state [0])) ) ) # ( !\cpu|cont|Selector8~4_combout  & ( (\cpu|dp|reg_B_flopr|q [9] & 
// ((!\cpu|cont|Selector8~1_combout ) # (\cpu|cont|state [0]))) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|reg_B_flopr|q [9]),
	.datac(!\cpu|cont|Selector8~1_combout ),
	.datad(!\cpu|cont|state [0]),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[9]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[9]~5 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[9]~5 .lut_mask = 64'h3033303330003000;
defparam \cpu|dp|alu_B_mux|mux2_output[9]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N9
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[8]~4 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[8]~4_combout  = ( \cpu|cont|Selector8~4_combout  & ( (!\cpu|cont|Selector8~1_combout  & (!\cpu|cont|state [0] & \cpu|dp|reg_B_flopr|q [8])) ) ) # ( !\cpu|cont|Selector8~4_combout  & ( (\cpu|dp|reg_B_flopr|q [8] & 
// ((!\cpu|cont|Selector8~1_combout ) # (\cpu|cont|state [0]))) ) )

	.dataa(!\cpu|cont|Selector8~1_combout ),
	.datab(gnd),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|dp|reg_B_flopr|q [8]),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[8]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[8]~4 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[8]~4 .lut_mask = 64'h00AF00AF00A000A0;
defparam \cpu|dp|alu_B_mux|mux2_output[8]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N39
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~37 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~37_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[6]~12_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [6])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [6])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [6]))))) ) + ( \cpu|dp|alu_rf_i|Add0~34  ))
// \cpu|dp|alu_rf_i|Add0~38  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[6]~12_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [6])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [6])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [6]))))) ) + ( \cpu|dp|alu_rf_i|Add0~34  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [6]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[6]~12_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [6]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~37_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~37 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~37 .lut_mask = 64'h0000F1E00000FF00;
defparam \cpu|dp|alu_rf_i|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~41 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~41_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[7]~13_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [7])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [7])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [7]))))) ) + ( \cpu|dp|alu_rf_i|Add0~38  ))
// \cpu|dp|alu_rf_i|Add0~42  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[7]~13_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [7])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [7])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [7]))))) ) + ( \cpu|dp|alu_rf_i|Add0~38  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [7]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[7]~13_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [7]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~41_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~41 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~41 .lut_mask = 64'h0000F1E00000FF00;
defparam \cpu|dp|alu_rf_i|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N45
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~45 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~45_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[8]~4_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [8])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [8])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [8]))))) ) + ( \cpu|dp|alu_rf_i|Add0~42  ))
// \cpu|dp|alu_rf_i|Add0~46  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[8]~4_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [8])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [8])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [8]))))) ) + ( \cpu|dp|alu_rf_i|Add0~42  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [8]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[8]~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [8]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~45_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~45 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~45 .lut_mask = 64'h0000F1E00000FF00;
defparam \cpu|dp|alu_rf_i|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~49 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~49_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[9]~5_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [9])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [9])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [9]))))) ) + ( \cpu|dp|alu_rf_i|Add0~46  ))
// \cpu|dp|alu_rf_i|Add0~50  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[9]~5_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [9])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [9])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [9]))))) ) + ( \cpu|dp|alu_rf_i|Add0~46  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [9]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[9]~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [9]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~49_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~49 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~49 .lut_mask = 64'h0000F1E00000FF00;
defparam \cpu|dp|alu_rf_i|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N51
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~53 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~53_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[10]~11_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [10])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [10])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [10]))))) ) + ( \cpu|dp|alu_rf_i|Add0~50  ))
// \cpu|dp|alu_rf_i|Add0~54  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[10]~11_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [10])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [10])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [10]))))) ) + ( \cpu|dp|alu_rf_i|Add0~50  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [10]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[10]~11_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [10]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~53_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~53 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~53 .lut_mask = 64'h0000F1E00000FF00;
defparam \cpu|dp|alu_rf_i|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~57 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~57_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[11]~3_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [11])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [11])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [11]))))) ) + ( \cpu|dp|alu_rf_i|Add0~54  ))
// \cpu|dp|alu_rf_i|Add0~58  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[11]~3_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [11])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [11])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [11]))))) ) + ( \cpu|dp|alu_rf_i|Add0~54  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [11]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[11]~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [11]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~57_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~57 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~57 .lut_mask = 64'h0000F1E00000FF00;
defparam \cpu|dp|alu_rf_i|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~124 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~124_combout  = ( \cpu|dp|alu_rf_i|Add0~57_sumout  & ( (!\cpu|cont|Selector12~4_combout  & (\cpu|dp|alu_rf_i|alu_out[2]~16_combout  & ((\cpu|dp|alu_B_mux|mux2_output[11]~3_combout ) # (\cpu|dp|alu_A_mux|mux2_output[11]~7_combout 
// )))) # (\cpu|cont|Selector12~4_combout  & ((!\cpu|dp|alu_A_mux|mux2_output[11]~7_combout  $ (!\cpu|dp|alu_B_mux|mux2_output[11]~3_combout )) # (\cpu|dp|alu_rf_i|alu_out[2]~16_combout ))) ) ) # ( !\cpu|dp|alu_rf_i|Add0~57_sumout  & ( 
// (!\cpu|cont|Selector12~4_combout  & (\cpu|dp|alu_rf_i|alu_out[2]~16_combout  & ((\cpu|dp|alu_B_mux|mux2_output[11]~3_combout ) # (\cpu|dp|alu_A_mux|mux2_output[11]~7_combout )))) # (\cpu|cont|Selector12~4_combout  & 
// (!\cpu|dp|alu_rf_i|alu_out[2]~16_combout  & (!\cpu|dp|alu_A_mux|mux2_output[11]~7_combout  $ (!\cpu|dp|alu_B_mux|mux2_output[11]~3_combout )))) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[11]~7_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[11]~3_combout ),
	.datac(!\cpu|cont|Selector12~4_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[2]~16_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~124 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~124 .lut_mask = 64'h06700670067F067F;
defparam \cpu|dp|alu_rf_i|alu_out~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~125 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~125_combout  = ( \cpu|dp|alu_rf_i|alu_out[9]~107_combout  & ( \cpu|dp|alu_rf_i|alu_out~124_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[11]~3_combout  & ((!\cpu|dp|alu_rf_i|alu_out[9]~106_combout ) # 
// (\cpu|dp|alu_A_mux|mux2_output[11]~7_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[9]~107_combout  & ( \cpu|dp|alu_rf_i|alu_out~124_combout  & ( (\cpu|dp|alu_rf_i|alu_out~123_combout ) # (\cpu|dp|alu_rf_i|alu_out[9]~106_combout ) ) ) ) # ( 
// \cpu|dp|alu_rf_i|alu_out[9]~107_combout  & ( !\cpu|dp|alu_rf_i|alu_out~124_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[11]~3_combout  & ((!\cpu|dp|alu_rf_i|alu_out[9]~106_combout ) # (\cpu|dp|alu_A_mux|mux2_output[11]~7_combout ))) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|alu_out[9]~107_combout  & ( !\cpu|dp|alu_rf_i|alu_out~124_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[9]~106_combout  & \cpu|dp|alu_rf_i|alu_out~123_combout ) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[9]~106_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[11]~3_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[11]~7_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~123_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[9]~107_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~125 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~125 .lut_mask = 64'h00AA232355FF2323;
defparam \cpu|dp|alu_rf_i|alu_out~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y68_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~17 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~17_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[6]~12_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [6])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [6])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [6]))))) ) + ( \cpu|dp|alu_rf_i|Add3~50  ))
// \cpu|dp|alu_rf_i|Add3~18  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[6]~12_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [6])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [6])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [6]))))) ) + ( \cpu|dp|alu_rf_i|Add3~50  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [6]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[6]~12_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [6]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~17_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~17 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~17 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y68_N51
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~21 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~21_sumout  = SUM(( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [7])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [7])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [7]))))) ) + 
// ( \cpu|dp|alu_B_mux|mux2_output[7]~13_combout  ) + ( \cpu|dp|alu_rf_i|Add3~18  ))
// \cpu|dp|alu_rf_i|Add3~22  = CARRY(( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [7])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [7])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [7]))))) ) + ( 
// \cpu|dp|alu_B_mux|mux2_output[7]~13_combout  ) + ( \cpu|dp|alu_rf_i|Add3~18  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [7]),
	.datad(!\cpu|dp|reg_A_flopr|q [7]),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[7]~13_combout ),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~21_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~21 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~21 .lut_mask = 64'h0000FF0000000E1F;
defparam \cpu|dp|alu_rf_i|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y68_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~25 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~25_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[8]~4_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [8])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [8])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [8]))))) ) + ( \cpu|dp|alu_rf_i|Add3~22  ))
// \cpu|dp|alu_rf_i|Add3~26  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[8]~4_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [8])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [8])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [8]))))) ) + ( \cpu|dp|alu_rf_i|Add3~22  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [8]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[8]~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [8]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~25_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~25 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~25 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y68_N57
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~29 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~29_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[9]~5_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [9])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [9])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [9]))))) ) + ( \cpu|dp|alu_rf_i|Add3~26  ))
// \cpu|dp|alu_rf_i|Add3~30  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[9]~5_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [9])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [9])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [9]))))) ) + ( \cpu|dp|alu_rf_i|Add3~26  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [9]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[9]~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [9]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~29_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~29 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~29 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y67_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~33 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~33_sumout  = SUM(( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [10])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [10])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [10]))))) ) 
// + ( \cpu|dp|alu_B_mux|mux2_output[10]~11_combout  ) + ( \cpu|dp|alu_rf_i|Add3~30  ))
// \cpu|dp|alu_rf_i|Add3~34  = CARRY(( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [10])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [10])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [10]))))) ) + ( 
// \cpu|dp|alu_B_mux|mux2_output[10]~11_combout  ) + ( \cpu|dp|alu_rf_i|Add3~30  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [10]),
	.datad(!\cpu|dp|reg_A_flopr|q [10]),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[10]~11_combout ),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~33_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~33 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~33 .lut_mask = 64'h0000FF0000000E1F;
defparam \cpu|dp|alu_rf_i|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y67_N3
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~53 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~53_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[11]~3_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [11])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [11])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [11]))))) ) + ( \cpu|dp|alu_rf_i|Add3~34  ))
// \cpu|dp|alu_rf_i|Add3~54  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[11]~3_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [11])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [11])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [11]))))) ) + ( \cpu|dp|alu_rf_i|Add3~34  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [11]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[11]~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [11]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~53_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~53 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~53 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y65_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~126 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~126_combout  = ( \cpu|dp|alu_rf_i|Add3~53_sumout  & ( ((\reset~input_o  & !\cpu|dp|alu_rf_i|alu_out[9]~113_combout )) # (\cpu|dp|alu_B_mux|mux2_output[3]~0_combout ) ) ) # ( !\cpu|dp|alu_rf_i|Add3~53_sumout  & ( 
// (\cpu|dp|alu_B_mux|mux2_output[3]~0_combout  & ((!\reset~input_o ) # (\cpu|dp|alu_rf_i|alu_out[9]~113_combout ))) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout ),
	.datac(!\reset~input_o ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[9]~113_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Add3~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~126 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~126 .lut_mask = 64'h303330333F333F33;
defparam \cpu|dp|alu_rf_i|alu_out~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~127 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~127_combout  = ( \cpu|dp|alu_rf_i|alu_out~125_combout  & ( \cpu|dp|alu_rf_i|alu_out~126_combout  & ( ((\cpu|dp|alu_rf_i|alu_out~114_combout  & ((!\cpu|dp|alu_rf_i|alu_out[9]~105_combout ) # (\cpu|dp|alu_rf_i|Add5~57_sumout )))) # 
// (\cpu|dp|alu_rf_i|alu_out[9]~117_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~125_combout  & ( \cpu|dp|alu_rf_i|alu_out~126_combout  & ( ((\cpu|dp|alu_rf_i|Add5~57_sumout  & (\cpu|dp|alu_rf_i|alu_out[9]~105_combout  & \cpu|dp|alu_rf_i|alu_out~114_combout 
// ))) # (\cpu|dp|alu_rf_i|alu_out[9]~117_combout ) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out~125_combout  & ( !\cpu|dp|alu_rf_i|alu_out~126_combout  & ( (\cpu|dp|alu_rf_i|alu_out~114_combout  & ((!\cpu|dp|alu_rf_i|alu_out[9]~105_combout ) # 
// (\cpu|dp|alu_rf_i|Add5~57_sumout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~125_combout  & ( !\cpu|dp|alu_rf_i|alu_out~126_combout  & ( (\cpu|dp|alu_rf_i|Add5~57_sumout  & (\cpu|dp|alu_rf_i|alu_out[9]~105_combout  & \cpu|dp|alu_rf_i|alu_out~114_combout )) ) 
// ) )

	.dataa(!\cpu|dp|alu_rf_i|Add5~57_sumout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[9]~105_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[9]~117_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~114_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~125_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~126_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~127 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~127 .lut_mask = 64'h001100DD0F1F0FDF;
defparam \cpu|dp|alu_rf_i|alu_out~127 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y67_N2
dffeas \cpu|dp|alu_rf_i|alu_out[11] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|alu_out~127_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|alu_rf_i|alu_out[2]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|alu_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[11] .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|alu_out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y67_N39
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~15 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~15_combout  = ( \cpu|cont|pc_src[1]~0_combout  & ( \cpu|cont|pc_src[0]~2_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [11] ) ) ) # ( !\cpu|cont|pc_src[1]~0_combout  & ( \cpu|cont|pc_src[0]~2_combout  & ( \cpu|dp|reg_B_flopr|q [11] 
// ) ) ) # ( \cpu|cont|pc_src[1]~0_combout  & ( !\cpu|cont|pc_src[0]~2_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [11] ) ) ) # ( !\cpu|cont|pc_src[1]~0_combout  & ( !\cpu|cont|pc_src[0]~2_combout  & ( \cpu|dp|alu_rf_i|alu_out [11] ) ) )

	.dataa(!\cpu|dp|reg_B_flopr|q [11]),
	.datab(gnd),
	.datac(!\cpu|dp|pc_counter_i|incremented_pc [11]),
	.datad(!\cpu|dp|alu_rf_i|alu_out [11]),
	.datae(!\cpu|cont|pc_src[1]~0_combout ),
	.dataf(!\cpu|cont|pc_src[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~15 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~15 .lut_mask = 64'h00FF0F0F55550F0F;
defparam \cpu|dp|pc_flopenr|q~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y67_N41
dffeas \cpu|dp|pc_flopenr|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[11] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y67_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~1_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[12]~7_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [12])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [12])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [12]))))) ) + ( \cpu|dp|alu_rf_i|Add3~54  ))
// \cpu|dp|alu_rf_i|Add3~2  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[12]~7_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [12])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [12])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [12]))))) ) + ( \cpu|dp|alu_rf_i|Add3~54  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [12]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[12]~7_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [12]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~1_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~1 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[14]~19 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[14]~19_combout  = ( \cpu|dp|alu_rf_i|always0~3_combout  & ( \cpu|dp|alu_rf_i|alu_out[14]~14_combout  & ( (\cpu|dp|alu_rf_i|alu_out[14]~17_combout  & ((!\cpu|dp|alu_rf_i|Equal0~0_combout  & (!\cpu|dp|alu_rf_i|alu_out[2]~13_combout 
// )) # (\cpu|dp|alu_rf_i|Equal0~0_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[4]~14_combout ))))) ) ) ) # ( !\cpu|dp|alu_rf_i|always0~3_combout  & ( \cpu|dp|alu_rf_i|alu_out[14]~14_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[2]~13_combout  & 
// (\cpu|dp|alu_rf_i|alu_out[14]~17_combout  & !\cpu|dp|alu_rf_i|Equal0~0_combout )) ) ) ) # ( \cpu|dp|alu_rf_i|always0~3_combout  & ( !\cpu|dp|alu_rf_i|alu_out[14]~14_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[2]~13_combout  & 
// (\cpu|dp|alu_rf_i|alu_out[14]~17_combout  & !\cpu|dp|alu_rf_i|Equal0~0_combout )) ) ) ) # ( !\cpu|dp|alu_rf_i|always0~3_combout  & ( !\cpu|dp|alu_rf_i|alu_out[14]~14_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[2]~13_combout  & 
// (\cpu|dp|alu_rf_i|alu_out[14]~17_combout  & !\cpu|dp|alu_rf_i|Equal0~0_combout )) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[2]~13_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[4]~14_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[14]~17_combout ),
	.datad(!\cpu|dp|alu_rf_i|Equal0~0_combout ),
	.datae(!\cpu|dp|alu_rf_i|always0~3_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[14]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[14]~19 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[14]~19 .lut_mask = 64'h0A000A000A000A0C;
defparam \cpu|dp|alu_rf_i|alu_out[14]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N15
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[12]~12 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[12]~12_combout  = ( \cpu|dp|pc_flopenr|q [12] & ( (!\cpu|cont|WideOr7~0_combout ) # ((!\cpu|cont|state [2]) # ((\cpu|dp|reg_A_flopr|q [12]) # (\cpu|cont|state [6]))) ) ) # ( !\cpu|dp|pc_flopenr|q [12] & ( 
// (\cpu|cont|WideOr7~0_combout  & (\cpu|cont|state [2] & (!\cpu|cont|state [6] & \cpu|dp|reg_A_flopr|q [12]))) ) )

	.dataa(!\cpu|cont|WideOr7~0_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|dp|reg_A_flopr|q [12]),
	.datae(gnd),
	.dataf(!\cpu|dp|pc_flopenr|q [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[12]~12 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[12]~12 .lut_mask = 64'h00100010EFFFEFFF;
defparam \cpu|dp|alu_A_mux|mux2_output[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[14]~15 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[14]~15_combout  = ( \cpu|dp|alu_rf_i|alu_out[2]~13_combout  & ( !\cpu|dp|alu_rf_i|alu_out[2]~12_combout  & ( (\cpu|dp|alu_rf_i|always0~3_combout  & (!\cpu|dp|alu_B_mux|mux2_output[4]~14_combout  & 
// (\cpu|dp|alu_rf_i|alu_out[14]~14_combout  & \cpu|dp|alu_rf_i|Equal0~0_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[2]~13_combout  & ( !\cpu|dp|alu_rf_i|alu_out[2]~12_combout  & ( (!\cpu|dp|alu_rf_i|Equal0~0_combout ) # 
// ((\cpu|dp|alu_rf_i|always0~3_combout  & (!\cpu|dp|alu_B_mux|mux2_output[4]~14_combout  & \cpu|dp|alu_rf_i|alu_out[14]~14_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|always0~3_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[4]~14_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[14]~14_combout ),
	.datad(!\cpu|dp|alu_rf_i|Equal0~0_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[2]~13_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[2]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[14]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[14]~15 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[14]~15 .lut_mask = 64'hFF04000400000000;
defparam \cpu|dp|alu_rf_i|alu_out[14]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~133 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~133_combout  = ( \cpu|dp|alu_rf_i|alu_out[14]~15_combout  & ( (\cpu|dp|alu_rf_i|alu_out[14]~19_combout  & \cpu|dp|alu_B_mux|mux2_output[12]~7_combout ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[14]~15_combout  & ( 
// (\cpu|dp|alu_rf_i|alu_out[14]~19_combout  & (\cpu|dp|alu_B_mux|mux2_output[12]~7_combout  & \cpu|dp|alu_A_mux|mux2_output[12]~12_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_rf_i|alu_out[14]~19_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[12]~7_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[12]~12_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[14]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~133 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~133 .lut_mask = 64'h0003000303030303;
defparam \cpu|dp|alu_rf_i|alu_out~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[14]~24 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[14]~24_combout  = ( \cpu|dp|alu_rf_i|Equal0~0_combout  & ( \cpu|dp|alu_rf_i|always0~9_combout  & ( (\reset~input_o  & ((\cpu|dp|alu_rf_i|alu_out[14]~14_combout ) # (\cpu|cont|Selector8~8_combout ))) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|Equal0~0_combout  & ( \cpu|dp|alu_rf_i|always0~9_combout  & ( (\reset~input_o  & ((\cpu|dp|alu_rf_i|alu_out[2]~10_combout ) # (\cpu|cont|Selector8~8_combout ))) ) ) ) # ( \cpu|dp|alu_rf_i|Equal0~0_combout  & ( 
// !\cpu|dp|alu_rf_i|always0~9_combout  & ( (\cpu|cont|Selector8~8_combout  & \reset~input_o ) ) ) ) # ( !\cpu|dp|alu_rf_i|Equal0~0_combout  & ( !\cpu|dp|alu_rf_i|always0~9_combout  & ( (\reset~input_o  & ((\cpu|dp|alu_rf_i|alu_out[2]~10_combout ) # 
// (\cpu|cont|Selector8~8_combout ))) ) ) )

	.dataa(!\cpu|cont|Selector8~8_combout ),
	.datab(!\reset~input_o ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[2]~10_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[14]~14_combout ),
	.datae(!\cpu|dp|alu_rf_i|Equal0~0_combout ),
	.dataf(!\cpu|dp|alu_rf_i|always0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[14]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[14]~24 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[14]~24 .lut_mask = 64'h1313111113131133;
defparam \cpu|dp|alu_rf_i|alu_out[14]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N27
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[14]~31 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[14]~31_combout  = ( \cpu|cont|Selector8~8_combout  & ( (!\cpu|cont|Selector12~4_combout ) # ((!\cpu|cont|Selector9~0_combout ) # ((!\cpu|cont|Selector11~1_combout ) # (!\cpu|dp|alu_rf_i|Selector7~0_combout ))) ) )

	.dataa(!\cpu|cont|Selector12~4_combout ),
	.datab(!\cpu|cont|Selector9~0_combout ),
	.datac(!\cpu|cont|Selector11~1_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector7~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector8~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[14]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[14]~31 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[14]~31 .lut_mask = 64'h00000000FFFEFFFE;
defparam \cpu|dp|alu_rf_i|alu_out[14]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[14]~30 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[14]~30_combout  = ( \cpu|dp|alu_rf_i|Selector7~0_combout  & ( \cpu|cont|Selector9~0_combout  & ( (\cpu|cont|Selector8~8_combout  & (((\cpu|cont|state [6]) # (\cpu|cont|Selector11~1_combout )) # (\cpu|cont|Selector12~4_combout ))) 
// ) ) ) # ( !\cpu|dp|alu_rf_i|Selector7~0_combout  & ( \cpu|cont|Selector9~0_combout  & ( \cpu|cont|Selector8~8_combout  ) ) ) # ( \cpu|dp|alu_rf_i|Selector7~0_combout  & ( !\cpu|cont|Selector9~0_combout  & ( \cpu|cont|Selector8~8_combout  ) ) ) # ( 
// !\cpu|dp|alu_rf_i|Selector7~0_combout  & ( !\cpu|cont|Selector9~0_combout  & ( \cpu|cont|Selector8~8_combout  ) ) )

	.dataa(!\cpu|cont|Selector12~4_combout ),
	.datab(!\cpu|cont|Selector11~1_combout ),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|Selector8~8_combout ),
	.datae(!\cpu|dp|alu_rf_i|Selector7~0_combout ),
	.dataf(!\cpu|cont|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[14]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[14]~30 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[14]~30 .lut_mask = 64'h00FF00FF00FF007F;
defparam \cpu|dp|alu_rf_i|alu_out[14]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~128 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~128_combout  = ( \cpu|dp|alu_A_mux|mux2_output[10]~6_combout  & ( \cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ((\cpu|dp|alu_A_mux|mux2_output[11]~7_combout ))) # 
// (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (\cpu|dp|alu_A_mux|mux2_output[9]~9_combout )) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[10]~6_combout  & ( \cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & 
// ((\cpu|dp|alu_A_mux|mux2_output[11]~7_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (\cpu|dp|alu_A_mux|mux2_output[9]~9_combout )) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[10]~6_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ( 
// (\cpu|dp|alu_A_mux|mux2_output[12]~12_combout ) # (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[10]~6_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & 
// \cpu|dp|alu_A_mux|mux2_output[12]~12_combout ) ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[9]~9_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[12]~12_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[11]~7_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[10]~6_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~128 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~128 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \cpu|dp|alu_rf_i|alu_out~128 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~13 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~13_combout  = ( \cpu|dp|alu_A_mux|mux2_output[5]~0_combout  & ( \cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ) # (\cpu|dp|alu_A_mux|mux2_output[7]~10_combout ) ) ) ) # ( 
// !\cpu|dp|alu_A_mux|mux2_output[5]~0_combout  & ( \cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ( (\cpu|dp|alu_A_mux|mux2_output[7]~10_combout  & !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[5]~0_combout  & ( 
// !\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (\cpu|dp|alu_A_mux|mux2_output[8]~8_combout )) # (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ((\cpu|dp|alu_A_mux|mux2_output[6]~1_combout ))) ) ) ) # ( 
// !\cpu|dp|alu_A_mux|mux2_output[5]~0_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (\cpu|dp|alu_A_mux|mux2_output[8]~8_combout )) # (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & 
// ((\cpu|dp|alu_A_mux|mux2_output[6]~1_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[7]~10_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[8]~8_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[6]~1_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[5]~0_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~13 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~13 .lut_mask = 64'h0C3F0C3F44447777;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~129 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~129_combout  = ( \cpu|dp|alu_rf_i|ShiftLeft0~13_combout  & ( \cpu|dp|alu_rf_i|ShiftLeft0~12_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & (((\cpu|dp|alu_rf_i|alu_out~128_combout ) # 
// (\cpu|dp|alu_B_mux|mux2_output[3]~0_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & (((!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout )) # (\cpu|dp|alu_rf_i|ShiftLeft0~11_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|ShiftLeft0~13_combout  & ( 
// \cpu|dp|alu_rf_i|ShiftLeft0~12_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & (((\cpu|dp|alu_rf_i|alu_out~128_combout ) # (\cpu|dp|alu_B_mux|mux2_output[3]~0_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & 
// (\cpu|dp|alu_rf_i|ShiftLeft0~11_combout  & (\cpu|dp|alu_B_mux|mux2_output[3]~0_combout ))) ) ) ) # ( \cpu|dp|alu_rf_i|ShiftLeft0~13_combout  & ( !\cpu|dp|alu_rf_i|ShiftLeft0~12_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & 
// (((!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout  & \cpu|dp|alu_rf_i|alu_out~128_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & (((!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout )) # (\cpu|dp|alu_rf_i|ShiftLeft0~11_combout ))) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|ShiftLeft0~13_combout  & ( !\cpu|dp|alu_rf_i|ShiftLeft0~12_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & (((!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout  & \cpu|dp|alu_rf_i|alu_out~128_combout )))) # 
// (\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~11_combout  & (\cpu|dp|alu_B_mux|mux2_output[3]~0_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|ShiftLeft0~11_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~128_combout ),
	.datae(!\cpu|dp|alu_rf_i|ShiftLeft0~13_combout ),
	.dataf(!\cpu|dp|alu_rf_i|ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~129 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~129 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \cpu|dp|alu_rf_i|alu_out~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~93 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~93_sumout  = SUM(( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [12])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [12])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [12]))))) ) 
// + ( VCC ) + ( \cpu|dp|alu_rf_i|Add5~90  ))
// \cpu|dp|alu_rf_i|Add5~94  = CARRY(( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [12])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [12])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [12]))))) ) + ( 
// VCC ) + ( \cpu|dp|alu_rf_i|Add5~90  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [12]),
	.datad(!\cpu|dp|reg_A_flopr|q [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~93_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~94 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~93 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~93 .lut_mask = 64'h0000000000000E1F;
defparam \cpu|dp|alu_rf_i|Add5~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~61 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~61_sumout  = SUM(( \cpu|dp|alu_rf_i|Add5~93_sumout  ) + ( (\cpu|dp|reg_B_flopr|q [12] & ((!\cpu|cont|state [0] & ((!\cpu|cont|Selector8~1_combout ))) # (\cpu|cont|state [0] & (!\cpu|cont|Selector8~4_combout )))) ) + ( 
// \cpu|dp|alu_rf_i|Add5~58  ))
// \cpu|dp|alu_rf_i|Add5~62  = CARRY(( \cpu|dp|alu_rf_i|Add5~93_sumout  ) + ( (\cpu|dp|reg_B_flopr|q [12] & ((!\cpu|cont|state [0] & ((!\cpu|cont|Selector8~1_combout ))) # (\cpu|cont|state [0] & (!\cpu|cont|Selector8~4_combout )))) ) + ( 
// \cpu|dp|alu_rf_i|Add5~58  ))

	.dataa(!\cpu|cont|Selector8~4_combout ),
	.datab(!\cpu|cont|Selector8~1_combout ),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|dp|alu_rf_i|Add5~93_sumout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_B_flopr|q [12]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~61_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~62 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~61 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~61 .lut_mask = 64'h0000FF35000000FF;
defparam \cpu|dp|alu_rf_i|Add5~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~130 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~130_combout  = ( \cpu|dp|alu_B_mux|mux2_output[4]~14_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[14]~31_combout  & (((\cpu|dp|alu_rf_i|alu_out~129_combout )) # (\cpu|dp|alu_rf_i|alu_out[14]~30_combout ))) # 
// (\cpu|dp|alu_rf_i|alu_out[14]~31_combout  & (!\cpu|dp|alu_rf_i|alu_out[14]~30_combout  & ((\cpu|dp|alu_rf_i|Add5~61_sumout )))) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[4]~14_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[14]~30_combout  & 
// ((!\cpu|dp|alu_rf_i|alu_out[14]~31_combout  & (\cpu|dp|alu_rf_i|alu_out~129_combout )) # (\cpu|dp|alu_rf_i|alu_out[14]~31_combout  & ((\cpu|dp|alu_rf_i|Add5~61_sumout ))))) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[14]~31_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[14]~30_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out~129_combout ),
	.datad(!\cpu|dp|alu_rf_i|Add5~61_sumout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[4]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~130 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~130 .lut_mask = 64'h084C084C2A6E2A6E;
defparam \cpu|dp|alu_rf_i|alu_out~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y69_N9
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[14]~29 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[14]~29_combout  = ( !\cpu|dp|alu_rf_i|alu_out[14]~28_combout  & ( \cpu|dp|alu_rf_i|alu_out[14]~25_combout  & ( (\reset~input_o  & ((!\cpu|dp|alu_rf_i|Equal0~0_combout ) # (\cpu|cont|Selector8~8_combout ))) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|alu_out[14]~28_combout  & ( !\cpu|dp|alu_rf_i|alu_out[14]~25_combout  & ( \reset~input_o  ) ) )

	.dataa(!\cpu|cont|Selector8~8_combout ),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(!\cpu|dp|alu_rf_i|Equal0~0_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[14]~28_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[14]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[14]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[14]~29 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[14]~29 .lut_mask = 64'h0F0F00000F050000;
defparam \cpu|dp|alu_rf_i|alu_out[14]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y67_N39
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~5 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~5_combout  = !\cpu|dp|alu_B_mux|mux2_output[12]~7_combout  $ (!\cpu|dp|alu_A_mux|mux2_output[12]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[12]~7_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[12]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~5 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~5 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \cpu|dp|alu_rf_i|alu_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N39
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~131 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~131_combout  = ( \cpu|dp|alu_rf_i|alu_out[14]~19_combout  & ( (\cpu|dp|alu_rf_i|alu_out~20_combout  & \cpu|dp|alu_B_mux|mux2_output[12]~7_combout ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[14]~19_combout  & ( 
// (\cpu|dp|alu_rf_i|alu_out~20_combout  & ((\cpu|dp|alu_B_mux|mux2_output[12]~7_combout ) # (\cpu|dp|alu_A_mux|mux2_output[12]~12_combout ))) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_rf_i|alu_out~20_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[12]~12_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[12]~7_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[14]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~131 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~131 .lut_mask = 64'h0333033300330033;
defparam \cpu|dp|alu_rf_i|alu_out~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~18 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~18_combout  = ( \cpu|cont|Selector12~4_combout  & ( \cpu|dp|alu_rf_i|always0~9_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[14]~17_combout ) # ((!\cpu|dp|alu_rf_i|Equal0~0_combout  & (\cpu|dp|alu_rf_i|alu_out[2]~13_combout )) # 
// (\cpu|dp|alu_rf_i|Equal0~0_combout  & ((!\cpu|dp|alu_rf_i|alu_out[14]~14_combout )))) ) ) ) # ( \cpu|cont|Selector12~4_combout  & ( !\cpu|dp|alu_rf_i|always0~9_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[14]~17_combout ) # ((\cpu|dp|alu_rf_i|Equal0~0_combout 
// ) # (\cpu|dp|alu_rf_i|alu_out[2]~13_combout )) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[14]~17_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[2]~13_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[14]~14_combout ),
	.datad(!\cpu|dp|alu_rf_i|Equal0~0_combout ),
	.datae(!\cpu|cont|Selector12~4_combout ),
	.dataf(!\cpu|dp|alu_rf_i|always0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~18 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~18 .lut_mask = 64'h0000BBFF0000BBFA;
defparam \cpu|dp|alu_rf_i|alu_out~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N57
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~61 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~61_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[12]~7_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [12])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [12])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [12]))))) ) + ( \cpu|dp|alu_rf_i|Add0~58  ))
// \cpu|dp|alu_rf_i|Add0~62  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[12]~7_combout  ) + ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [12])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~1_combout  & (\cpu|dp|pc_flopenr|q [12])) # 
// (\cpu|cont|WideOr7~1_combout  & ((\cpu|dp|reg_A_flopr|q [12]))))) ) + ( \cpu|dp|alu_rf_i|Add0~58  ))

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|WideOr7~1_combout ),
	.datac(!\cpu|dp|pc_flopenr|q [12]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[12]~7_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [12]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~61_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~61 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~61 .lut_mask = 64'h0000F1E00000FF00;
defparam \cpu|dp|alu_rf_i|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~132 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~132_combout  = ( \cpu|dp|alu_rf_i|alu_out~18_combout  & ( \cpu|dp|alu_rf_i|Add0~61_sumout  & ( (\cpu|dp|alu_rf_i|alu_out[14]~15_combout  & (((\cpu|dp|alu_rf_i|alu_out~131_combout ) # (\cpu|dp|alu_rf_i|alu_out~5_combout )) # 
// (\cpu|dp|alu_rf_i|alu_out[2]~16_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~18_combout  & ( \cpu|dp|alu_rf_i|Add0~61_sumout  & ( (\cpu|dp|alu_rf_i|alu_out[14]~15_combout  & \cpu|dp|alu_rf_i|alu_out~131_combout ) ) ) ) # ( 
// \cpu|dp|alu_rf_i|alu_out~18_combout  & ( !\cpu|dp|alu_rf_i|Add0~61_sumout  & ( (\cpu|dp|alu_rf_i|alu_out[14]~15_combout  & (((!\cpu|dp|alu_rf_i|alu_out[2]~16_combout  & \cpu|dp|alu_rf_i|alu_out~5_combout )) # (\cpu|dp|alu_rf_i|alu_out~131_combout ))) ) ) 
// ) # ( !\cpu|dp|alu_rf_i|alu_out~18_combout  & ( !\cpu|dp|alu_rf_i|Add0~61_sumout  & ( (\cpu|dp|alu_rf_i|alu_out[14]~15_combout  & \cpu|dp|alu_rf_i|alu_out~131_combout ) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[14]~15_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[2]~16_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out~5_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~131_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~18_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~132 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~132 .lut_mask = 64'h0055045500551555;
defparam \cpu|dp|alu_rf_i|alu_out~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~134 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~134_combout  = ( \cpu|dp|alu_rf_i|alu_out[14]~29_combout  & ( \cpu|dp|alu_rf_i|alu_out~132_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[14]~24_combout ) # (\cpu|dp|alu_rf_i|Add3~1_sumout ) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|alu_out[14]~29_combout  & ( \cpu|dp|alu_rf_i|alu_out~132_combout  & ( (\cpu|dp|alu_rf_i|alu_out[14]~24_combout  & \cpu|dp|alu_rf_i|alu_out~130_combout ) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out[14]~29_combout  & ( 
// !\cpu|dp|alu_rf_i|alu_out~132_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[14]~24_combout  & ((\cpu|dp|alu_rf_i|alu_out~133_combout ))) # (\cpu|dp|alu_rf_i|alu_out[14]~24_combout  & (\cpu|dp|alu_rf_i|Add3~1_sumout )) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|alu_out[14]~29_combout  & ( !\cpu|dp|alu_rf_i|alu_out~132_combout  & ( (\cpu|dp|alu_rf_i|alu_out[14]~24_combout  & \cpu|dp|alu_rf_i|alu_out~130_combout ) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Add3~1_sumout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out~133_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[14]~24_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~130_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[14]~29_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~134 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~134 .lut_mask = 64'h000F3535000FF5F5;
defparam \cpu|dp|alu_rf_i|alu_out~134 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y67_N20
dffeas \cpu|dp|alu_rf_i|alu_out[12] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|alu_out~134_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|alu_rf_i|alu_out[2]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|alu_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[12] .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|alu_out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y66_N36
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~61 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~61_sumout  = SUM(( \cpu|dp|pc_flopenr|q [12] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~58  ))
// \cpu|dp|pc_counter_i|Add0~62  = CARRY(( \cpu|dp|pc_flopenr|q [12] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~58  ))

	.dataa(gnd),
	.datab(!\cpu|dp|pc_flopenr|q [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~61_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~61 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|dp|pc_counter_i|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y66_N38
dffeas \cpu|dp|pc_counter_i|incremented_pc[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[12] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y67_N9
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~16 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~16_combout  = ( \cpu|dp|pc_counter_i|incremented_pc [12] & ( \cpu|cont|pc_src[0]~2_combout  & ( (\cpu|cont|pc_src[1]~0_combout ) # (\cpu|dp|reg_B_flopr|q [12]) ) ) ) # ( !\cpu|dp|pc_counter_i|incremented_pc [12] & ( 
// \cpu|cont|pc_src[0]~2_combout  & ( (\cpu|dp|reg_B_flopr|q [12] & !\cpu|cont|pc_src[1]~0_combout ) ) ) ) # ( \cpu|dp|pc_counter_i|incremented_pc [12] & ( !\cpu|cont|pc_src[0]~2_combout  & ( (\cpu|cont|pc_src[1]~0_combout ) # (\cpu|dp|alu_rf_i|alu_out [12]) 
// ) ) ) # ( !\cpu|dp|pc_counter_i|incremented_pc [12] & ( !\cpu|cont|pc_src[0]~2_combout  & ( (\cpu|dp|alu_rf_i|alu_out [12] & !\cpu|cont|pc_src[1]~0_combout ) ) ) )

	.dataa(!\cpu|dp|reg_B_flopr|q [12]),
	.datab(!\cpu|dp|alu_rf_i|alu_out [12]),
	.datac(!\cpu|cont|pc_src[1]~0_combout ),
	.datad(gnd),
	.datae(!\cpu|dp|pc_counter_i|incremented_pc [12]),
	.dataf(!\cpu|cont|pc_src[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~16 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~16 .lut_mask = 64'h30303F3F50505F5F;
defparam \cpu|dp|pc_flopenr|q~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y67_N11
dffeas \cpu|dp|pc_flopenr|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[12] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N33
cyclonev_lcell_comb \cpu|dp|mem_address[12]~17 (
// Equation(s):
// \cpu|dp|mem_address[12]~17_combout  = ( \cpu|dp|reg_B_flopr|q [12] & ( \cpu|dp|pc_flopenr|q [12] ) ) # ( !\cpu|dp|reg_B_flopr|q [12] & ( \cpu|dp|pc_flopenr|q [12] & ( ((!\cpu|dp|mem_address~1_combout ) # ((!\cpu|cont|state [6]) # (\cpu|cont|state [7]))) # 
// (\cpu|cont|state [0]) ) ) ) # ( \cpu|dp|reg_B_flopr|q [12] & ( !\cpu|dp|pc_flopenr|q [12] & ( (!\cpu|cont|state [0] & (\cpu|dp|mem_address~1_combout  & (\cpu|cont|state [6] & !\cpu|cont|state [7]))) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|dp|mem_address~1_combout ),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [7]),
	.datae(!\cpu|dp|reg_B_flopr|q [12]),
	.dataf(!\cpu|dp|pc_flopenr|q [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[12]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[12]~17 .extended_lut = "off";
defparam \cpu|dp|mem_address[12]~17 .lut_mask = 64'h00000200FDFFFFFF;
defparam \cpu|dp|mem_address[12]~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y56_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[5]~1_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y52_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[5]~1_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y60_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[5]~1_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000881200009B0040933080A50361014E06C2008442258406600004";
// synopsys translate_on

// Location: M10K_X14_Y53_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[5]~1_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y58_N42
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # ((\new_mem|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0 )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (((\new_mem|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0  & ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0 
// )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q 
// ) # ((\new_mem|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0 )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0 ))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0 )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\new_mem|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h04268CAE15379DBF;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N36
cyclonev_lcell_comb \cpu|dp|button_mux|mux2_output[5]~7 (
// Equation(s):
// \cpu|dp|button_mux|mux2_output[5]~7_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout  & ( (!\cpu|dp|Equal0~1_combout ) # 
// ((!\cpu|dp|Equal0~0_combout ) # (!\cpu|dp|Equal0~2_combout )) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ((!\cpu|dp|Equal0~1_combout ) # ((!\cpu|dp|Equal0~0_combout ) # (!\cpu|dp|Equal0~2_combout )))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout  & ( 
// !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout  & ( (\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ((!\cpu|dp|Equal0~1_combout ) # ((!\cpu|dp|Equal0~0_combout ) # (!\cpu|dp|Equal0~2_combout )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\cpu|dp|Equal0~1_combout ),
	.datac(!\cpu|dp|Equal0~0_combout ),
	.datad(!\cpu|dp|Equal0~2_combout ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|button_mux|mux2_output[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|button_mux|mux2_output[5]~7 .extended_lut = "off";
defparam \cpu|dp|button_mux|mux2_output[5]~7 .lut_mask = 64'h00005554AAA8FFFC;
defparam \cpu|dp|button_mux|mux2_output[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y65_N6
cyclonev_lcell_comb \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[0]~0 (
// Equation(s):
// \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[0]~0_combout  = ( \cpu|cont|state [2] & ( \cpu|cont|Decoder1~0_combout  & ( (!\reset~input_o ) # ((!\cpu|cont|state [6] & (\cpu|cont|state [7] & !\cpu|cont|state [1]))) ) ) ) # ( !\cpu|cont|state [2] & ( 
// \cpu|cont|Decoder1~0_combout  & ( !\reset~input_o  ) ) ) # ( \cpu|cont|state [2] & ( !\cpu|cont|Decoder1~0_combout  & ( !\reset~input_o  ) ) ) # ( !\cpu|cont|state [2] & ( !\cpu|cont|Decoder1~0_combout  & ( !\reset~input_o  ) ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|cont|state [7]),
	.datac(!\cpu|cont|state [1]),
	.datad(!\reset~input_o ),
	.datae(!\cpu|cont|state [2]),
	.dataf(!\cpu|cont|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|instruction_reg_i|ext_op_code_flopr|q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[0]~0 .extended_lut = "off";
defparam \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[0]~0 .lut_mask = 64'hFF00FF00FF00FF20;
defparam \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y63_N38
dffeas \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|button_mux|mux2_output[5]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|instruction_reg_i|ext_op_code_flopr|q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[1] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N30
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[5]~15 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[5]~15_combout  = ( \cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1] & ( ((!\cpu|cont|state [0] & (\cpu|cont|Selector8~1_combout )) # (\cpu|cont|state [0] & ((\cpu|cont|Selector8~4_combout )))) # (\cpu|dp|reg_B_flopr|q [5]) ) 
// ) # ( !\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1] & ( (\cpu|dp|reg_B_flopr|q [5] & ((!\cpu|cont|state [0] & (!\cpu|cont|Selector8~1_combout )) # (\cpu|cont|state [0] & ((!\cpu|cont|Selector8~4_combout ))))) ) )

	.dataa(!\cpu|cont|Selector8~1_combout ),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|dp|reg_B_flopr|q [5]),
	.datad(!\cpu|cont|Selector8~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[5]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[5]~15 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[5]~15 .lut_mask = 64'h0B080B084F7F4F7F;
defparam \cpu|dp|alu_B_mux|mux2_output[5]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|always0~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|always0~1_combout  = ( !\cpu|cont|Selector8~4_combout  & ( \cpu|cont|Selector8~1_combout  & ( (\cpu|cont|state [0] & (((\cpu|dp|reg_B_flopr|q [15]) # (\cpu|dp|reg_B_flopr|q [14])) # (\cpu|dp|reg_B_flopr|q [13]))) ) ) ) # ( 
// \cpu|cont|Selector8~4_combout  & ( !\cpu|cont|Selector8~1_combout  & ( (!\cpu|cont|state [0] & (((\cpu|dp|reg_B_flopr|q [15]) # (\cpu|dp|reg_B_flopr|q [14])) # (\cpu|dp|reg_B_flopr|q [13]))) ) ) ) # ( !\cpu|cont|Selector8~4_combout  & ( 
// !\cpu|cont|Selector8~1_combout  & ( ((\cpu|dp|reg_B_flopr|q [15]) # (\cpu|dp|reg_B_flopr|q [14])) # (\cpu|dp|reg_B_flopr|q [13]) ) ) )

	.dataa(!\cpu|dp|reg_B_flopr|q [13]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|dp|reg_B_flopr|q [14]),
	.datad(!\cpu|dp|reg_B_flopr|q [15]),
	.datae(!\cpu|cont|Selector8~4_combout ),
	.dataf(!\cpu|cont|Selector8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|always0~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|always0~1 .lut_mask = 64'h5FFF4CCC13330000;
defparam \cpu|dp|alu_rf_i|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|always0~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|always0~2_combout  = ( \cpu|cont|Selector8~4_combout  & ( (!\cpu|cont|Selector8~1_combout  & (!\cpu|cont|state [0] & ((\cpu|dp|reg_B_flopr|q [8]) # (\cpu|dp|reg_B_flopr|q [9])))) ) ) # ( !\cpu|cont|Selector8~4_combout  & ( 
// (!\cpu|cont|Selector8~1_combout  & (((\cpu|dp|reg_B_flopr|q [8])) # (\cpu|dp|reg_B_flopr|q [9]))) # (\cpu|cont|Selector8~1_combout  & (\cpu|cont|state [0] & ((\cpu|dp|reg_B_flopr|q [8]) # (\cpu|dp|reg_B_flopr|q [9])))) ) )

	.dataa(!\cpu|cont|Selector8~1_combout ),
	.datab(!\cpu|dp|reg_B_flopr|q [9]),
	.datac(!\cpu|dp|reg_B_flopr|q [8]),
	.datad(!\cpu|cont|state [0]),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|always0~2 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|always0~2 .lut_mask = 64'h2A3F2A3F2A002A00;
defparam \cpu|dp|alu_rf_i|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|always0~3 (
// Equation(s):
// \cpu|dp|alu_rf_i|always0~3_combout  = ( !\cpu|dp|alu_B_mux|mux2_output[6]~12_combout  & ( !\cpu|dp|alu_rf_i|always0~2_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[5]~15_combout  & (!\cpu|dp|alu_rf_i|always0~1_combout  & 
// (!\cpu|dp|alu_rf_i|always0~0_combout  & !\cpu|dp|alu_B_mux|mux2_output[7]~13_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[5]~15_combout ),
	.datab(!\cpu|dp|alu_rf_i|always0~1_combout ),
	.datac(!\cpu|dp|alu_rf_i|always0~0_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[7]~13_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[6]~12_combout ),
	.dataf(!\cpu|dp|alu_rf_i|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|always0~3 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|always0~3 .lut_mask = 64'h8000000000000000;
defparam \cpu|dp|alu_rf_i|always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[2]~54 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[2]~54_combout  = ( \cpu|dp|alu_rf_i|always0~3_combout  & ( \cpu|dp|alu_rf_i|alu_out[14]~14_combout  & ( (!\cpu|cont|Selector8~8_combout  & (((!\cpu|dp|alu_rf_i|Equal0~0_combout ) # (!\cpu|dp|alu_rf_i|ShiftLeft0~10_combout )) # 
// (\cpu|dp|alu_B_mux|mux2_output[4]~14_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|always0~3_combout  & ( \cpu|dp|alu_rf_i|alu_out[14]~14_combout  & ( !\cpu|cont|Selector8~8_combout  ) ) ) # ( \cpu|dp|alu_rf_i|always0~3_combout  & ( 
// !\cpu|dp|alu_rf_i|alu_out[14]~14_combout  & ( !\cpu|cont|Selector8~8_combout  ) ) ) # ( !\cpu|dp|alu_rf_i|always0~3_combout  & ( !\cpu|dp|alu_rf_i|alu_out[14]~14_combout  & ( !\cpu|cont|Selector8~8_combout  ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[4]~14_combout ),
	.datab(!\cpu|cont|Selector8~8_combout ),
	.datac(!\cpu|dp|alu_rf_i|Equal0~0_combout ),
	.datad(!\cpu|dp|alu_rf_i|ShiftLeft0~10_combout ),
	.datae(!\cpu|dp|alu_rf_i|always0~3_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[2]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[2]~54 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[2]~54 .lut_mask = 64'hCCCCCCCCCCCCCCC4;
defparam \cpu|dp|alu_rf_i|alu_out[2]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N57
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[2]~55 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[2]~55_combout  = ( !\cpu|dp|alu_rf_i|alu_out[2]~54_combout  & ( (!\cpu|cont|Selector8~8_combout ) # (\cpu|dp|alu_rf_i|alu_out[2]~53_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|Selector8~8_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[2]~53_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[2]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[2]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[2]~55 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[2]~55 .lut_mask = 64'hF0FFF0FF00000000;
defparam \cpu|dp|alu_rf_i|alu_out[2]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N21
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~70 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~70_combout  = ( \cpu|dp|alu_rf_i|alu_out[2]~65_combout  & ( (!\reset~input_o  & (((\cpu|dp|alu_rf_i|ShiftLeft0~6_combout )))) # (\reset~input_o  & ((!\cpu|dp|alu_rf_i|alu_out[2]~64_combout  & 
// ((\cpu|dp|alu_rf_i|ShiftLeft0~6_combout ))) # (\cpu|dp|alu_rf_i|alu_out[2]~64_combout  & (\cpu|dp|alu_rf_i|Add3~37_sumout )))) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[2]~65_combout  & ( (!\reset~input_o  & ((\cpu|dp|alu_rf_i|ShiftLeft0~6_combout ))) # 
// (\reset~input_o  & (\cpu|dp|alu_rf_i|Add3~37_sumout )) ) )

	.dataa(!\cpu|dp|alu_rf_i|Add3~37_sumout ),
	.datab(!\reset~input_o ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[2]~64_combout ),
	.datad(!\cpu|dp|alu_rf_i|ShiftLeft0~6_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[2]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~70 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~70 .lut_mask = 64'h11DD11DD01FD01FD;
defparam \cpu|dp|alu_rf_i|alu_out~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N51
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~68 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~68_combout  = ( \cpu|dp|alu_A_mux|mux2_output[2]~5_combout  & ( \cpu|dp|alu_rf_i|Add0~21_sumout  & ( ((!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & \cpu|cont|Selector12~4_combout )) # (\cpu|dp|alu_rf_i|alu_out[2]~16_combout ) ) 
// ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[2]~5_combout  & ( \cpu|dp|alu_rf_i|Add0~21_sumout  & ( (\cpu|cont|Selector12~4_combout  & ((\cpu|dp|alu_rf_i|alu_out[2]~16_combout ) # (\cpu|dp|alu_B_mux|mux2_output[2]~2_combout ))) ) ) ) # ( 
// \cpu|dp|alu_A_mux|mux2_output[2]~5_combout  & ( !\cpu|dp|alu_rf_i|Add0~21_sumout  & ( (!\cpu|cont|Selector12~4_combout  & ((\cpu|dp|alu_rf_i|alu_out[2]~16_combout ))) # (\cpu|cont|Selector12~4_combout  & (!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & 
// !\cpu|dp|alu_rf_i|alu_out[2]~16_combout )) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[2]~5_combout  & ( !\cpu|dp|alu_rf_i|Add0~21_sumout  & ( (\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & (\cpu|cont|Selector12~4_combout  & 
// !\cpu|dp|alu_rf_i|alu_out[2]~16_combout )) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout ),
	.datab(!\cpu|cont|Selector12~4_combout ),
	.datac(gnd),
	.datad(!\cpu|dp|alu_rf_i|alu_out[2]~16_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[2]~5_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~68 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~68 .lut_mask = 64'h110022CC113322FF;
defparam \cpu|dp|alu_rf_i|alu_out~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~69 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~69_combout  = ( \cpu|dp|alu_rf_i|alu_out[2]~57_combout  & ( \cpu|dp|alu_rf_i|alu_out~68_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[2]~58_combout ) # (\cpu|dp|alu_B_mux|mux2_output[2]~2_combout ) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|alu_out[2]~57_combout  & ( \cpu|dp|alu_rf_i|alu_out~68_combout  & ( (\cpu|dp|alu_A_mux|mux2_output[2]~5_combout  & (\cpu|dp|alu_rf_i|alu_out[2]~58_combout  & \cpu|dp|alu_B_mux|mux2_output[2]~2_combout )) ) ) ) # ( 
// \cpu|dp|alu_rf_i|alu_out[2]~57_combout  & ( !\cpu|dp|alu_rf_i|alu_out~68_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & ((\cpu|dp|alu_rf_i|alu_out~20_combout ) # (\cpu|dp|alu_rf_i|alu_out[2]~58_combout ))) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|alu_out[2]~57_combout  & ( !\cpu|dp|alu_rf_i|alu_out~68_combout  & ( (\cpu|dp|alu_A_mux|mux2_output[2]~5_combout  & (\cpu|dp|alu_rf_i|alu_out[2]~58_combout  & \cpu|dp|alu_B_mux|mux2_output[2]~2_combout )) ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[2]~5_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[2]~58_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out~20_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[2]~57_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~69 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~69 .lut_mask = 64'h0011003F0011CCFF;
defparam \cpu|dp|alu_rf_i|alu_out~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~71 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~71_combout  = ( \cpu|dp|alu_rf_i|alu_out~70_combout  & ( \cpu|dp|alu_rf_i|alu_out~69_combout  & ( ((\cpu|dp|alu_rf_i|alu_out~63_combout  & ((!\cpu|dp|alu_rf_i|alu_out[2]~55_combout ) # (\cpu|dp|alu_rf_i|Add5~21_sumout )))) # 
// (\cpu|dp|alu_rf_i|alu_out[2]~61_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~70_combout  & ( \cpu|dp|alu_rf_i|alu_out~69_combout  & ( (\cpu|dp|alu_rf_i|alu_out~63_combout  & ((!\cpu|dp|alu_rf_i|alu_out[2]~55_combout ) # (\cpu|dp|alu_rf_i|Add5~21_sumout 
// ))) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out~70_combout  & ( !\cpu|dp|alu_rf_i|alu_out~69_combout  & ( ((\cpu|dp|alu_rf_i|Add5~21_sumout  & (\cpu|dp|alu_rf_i|alu_out[2]~55_combout  & \cpu|dp|alu_rf_i|alu_out~63_combout ))) # 
// (\cpu|dp|alu_rf_i|alu_out[2]~61_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~70_combout  & ( !\cpu|dp|alu_rf_i|alu_out~69_combout  & ( (\cpu|dp|alu_rf_i|Add5~21_sumout  & (\cpu|dp|alu_rf_i|alu_out[2]~55_combout  & \cpu|dp|alu_rf_i|alu_out~63_combout )) ) 
// ) )

	.dataa(!\cpu|dp|alu_rf_i|Add5~21_sumout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[2]~55_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out~63_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[2]~61_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~70_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~71 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~71 .lut_mask = 64'h010101FF0D0D0DFF;
defparam \cpu|dp|alu_rf_i|alu_out~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y64_N44
dffeas \cpu|dp|alu_rf_i|alu_out[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|alu_out~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|alu_rf_i|alu_out[2]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|alu_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[2] .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|alu_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y66_N8
dffeas \cpu|dp|pc_counter_i|incremented_pc[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[2] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y68_N6
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~6 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~6_combout  = ( \cpu|dp|reg_B_flopr|q [2] & ( (!\cpu|cont|pc_src[1]~0_combout  & (((\cpu|dp|alu_rf_i|alu_out [2])) # (\cpu|cont|pc_src[0]~2_combout ))) # (\cpu|cont|pc_src[1]~0_combout  & (((\cpu|dp|pc_counter_i|incremented_pc [2])))) 
// ) ) # ( !\cpu|dp|reg_B_flopr|q [2] & ( (!\cpu|cont|pc_src[1]~0_combout  & (!\cpu|cont|pc_src[0]~2_combout  & (\cpu|dp|alu_rf_i|alu_out [2]))) # (\cpu|cont|pc_src[1]~0_combout  & (((\cpu|dp|pc_counter_i|incremented_pc [2])))) ) )

	.dataa(!\cpu|cont|pc_src[1]~0_combout ),
	.datab(!\cpu|cont|pc_src[0]~2_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out [2]),
	.datad(!\cpu|dp|pc_counter_i|incremented_pc [2]),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_B_flopr|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~6 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~6 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \cpu|dp|pc_flopenr|q~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y68_N8
dffeas \cpu|dp|pc_flopenr|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[2] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y68_N45
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[2]~5 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[2]~5_combout  = ( \cpu|cont|WideOr7~0_combout  & ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [2])))) # (\cpu|cont|state [2] & ((!\cpu|cont|state [6] & (\cpu|dp|reg_A_flopr|q [2])) # (\cpu|cont|state [6] & 
// ((\cpu|dp|pc_flopenr|q [2]))))) ) ) # ( !\cpu|cont|WideOr7~0_combout  & ( \cpu|dp|pc_flopenr|q [2] ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|dp|reg_A_flopr|q [2]),
	.datad(!\cpu|dp|pc_flopenr|q [2]),
	.datae(gnd),
	.dataf(!\cpu|cont|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[2]~5 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[2]~5 .lut_mask = 64'h00FF00FF04BF04BF;
defparam \cpu|dp|alu_A_mux|mux2_output[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N27
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~6 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~6_combout  = ( \cpu|dp|alu_A_mux|mux2_output[2]~5_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (((!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout )) # (\cpu|dp|alu_A_mux|mux2_output[1]~4_combout ))) # 
// (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (((\cpu|dp|alu_A_mux|mux2_output[0]~11_combout  & !\cpu|dp|alu_B_mux|mux2_output[0]~6_combout )))) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[2]~5_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & 
// (\cpu|dp|alu_A_mux|mux2_output[1]~4_combout  & ((\cpu|dp|alu_B_mux|mux2_output[0]~6_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (((\cpu|dp|alu_A_mux|mux2_output[0]~11_combout  & !\cpu|dp|alu_B_mux|mux2_output[0]~6_combout )))) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[1]~4_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[0]~11_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~6 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~6 .lut_mask = 64'h03440344CF44CF44;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~4 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~4_combout  = ( \cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ( \cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( \cpu|dp|alu_A_mux|mux2_output[3]~2_combout  ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ( 
// \cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( \cpu|dp|alu_A_mux|mux2_output[4]~3_combout  ) ) ) # ( \cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( \cpu|dp|alu_A_mux|mux2_output[5]~0_combout  ) ) ) # ( 
// !\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( \cpu|dp|alu_A_mux|mux2_output[6]~1_combout  ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[5]~0_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[6]~1_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[3]~2_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[4]~3_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~4 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~4 .lut_mask = 64'h3333555500FF0F0F;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~118 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~118_combout  = ( \cpu|dp|alu_rf_i|ShiftLeft0~4_combout  & ( \cpu|dp|alu_rf_i|alu_out[9]~109_combout  & ( ((!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~5_combout )) # 
// (\cpu|dp|alu_B_mux|mux2_output[3]~0_combout  & ((\cpu|dp|alu_rf_i|ShiftLeft0~6_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[2]~2_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|ShiftLeft0~4_combout  & ( \cpu|dp|alu_rf_i|alu_out[9]~109_combout  & ( 
// (!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~5_combout )) # (\cpu|dp|alu_B_mux|mux2_output[3]~0_combout  & ((\cpu|dp|alu_rf_i|ShiftLeft0~6_combout ))))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout ),
	.datab(!\cpu|dp|alu_rf_i|ShiftLeft0~5_combout ),
	.datac(!\cpu|dp|alu_rf_i|ShiftLeft0~6_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout ),
	.datae(!\cpu|dp|alu_rf_i|ShiftLeft0~4_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[9]~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~118 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~118 .lut_mask = 64'h00000000220A775F;
defparam \cpu|dp|alu_rf_i|alu_out~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~119 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~119_combout  = ( \cpu|dp|alu_rf_i|alu_out[2]~16_combout  & ( \cpu|dp|alu_rf_i|Add0~53_sumout  & ( ((\cpu|cont|Selector12~4_combout ) # (\cpu|dp|alu_A_mux|mux2_output[10]~6_combout )) # (\cpu|dp|alu_B_mux|mux2_output[10]~11_combout 
// ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[2]~16_combout  & ( \cpu|dp|alu_rf_i|Add0~53_sumout  & ( (\cpu|cont|Selector12~4_combout  & (!\cpu|dp|alu_B_mux|mux2_output[10]~11_combout  $ (!\cpu|dp|alu_A_mux|mux2_output[10]~6_combout ))) ) ) ) # ( 
// \cpu|dp|alu_rf_i|alu_out[2]~16_combout  & ( !\cpu|dp|alu_rf_i|Add0~53_sumout  & ( (!\cpu|cont|Selector12~4_combout  & ((\cpu|dp|alu_A_mux|mux2_output[10]~6_combout ) # (\cpu|dp|alu_B_mux|mux2_output[10]~11_combout ))) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|alu_out[2]~16_combout  & ( !\cpu|dp|alu_rf_i|Add0~53_sumout  & ( (\cpu|cont|Selector12~4_combout  & (!\cpu|dp|alu_B_mux|mux2_output[10]~11_combout  $ (!\cpu|dp|alu_A_mux|mux2_output[10]~6_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[10]~11_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[10]~6_combout ),
	.datac(!\cpu|cont|Selector12~4_combout ),
	.datad(gnd),
	.datae(!\cpu|dp|alu_rf_i|alu_out[2]~16_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~119 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~119 .lut_mask = 64'h0606707006067F7F;
defparam \cpu|dp|alu_rf_i|alu_out~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~120 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~120_combout  = ( \cpu|dp|alu_rf_i|alu_out[9]~106_combout  & ( \cpu|dp|alu_rf_i|alu_out~119_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[9]~107_combout ) # ((\cpu|dp|alu_B_mux|mux2_output[10]~11_combout  & 
// \cpu|dp|alu_A_mux|mux2_output[10]~6_combout )) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[9]~106_combout  & ( \cpu|dp|alu_rf_i|alu_out~119_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[9]~107_combout  & ((\cpu|dp|alu_rf_i|alu_out~118_combout ))) # 
// (\cpu|dp|alu_rf_i|alu_out[9]~107_combout  & (\cpu|dp|alu_B_mux|mux2_output[10]~11_combout )) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out[9]~106_combout  & ( !\cpu|dp|alu_rf_i|alu_out~119_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[10]~11_combout  & 
// (\cpu|dp|alu_A_mux|mux2_output[10]~6_combout  & \cpu|dp|alu_rf_i|alu_out[9]~107_combout )) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[9]~106_combout  & ( !\cpu|dp|alu_rf_i|alu_out~119_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[9]~107_combout  & 
// ((\cpu|dp|alu_rf_i|alu_out~118_combout ))) # (\cpu|dp|alu_rf_i|alu_out[9]~107_combout  & (\cpu|dp|alu_B_mux|mux2_output[10]~11_combout )) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[10]~11_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[10]~6_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[9]~107_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~118_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[9]~106_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~120 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~120 .lut_mask = 64'h05F5010105F5F1F1;
defparam \cpu|dp|alu_rf_i|alu_out~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y65_N3
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~121 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~121_combout  = ( \cpu|dp|alu_rf_i|Add3~33_sumout  & ( ((\reset~input_o  & !\cpu|dp|alu_rf_i|alu_out[9]~113_combout )) # (\cpu|dp|alu_B_mux|mux2_output[2]~2_combout ) ) ) # ( !\cpu|dp|alu_rf_i|Add3~33_sumout  & ( 
// (\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & ((!\reset~input_o ) # (\cpu|dp|alu_rf_i|alu_out[9]~113_combout ))) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout ),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[9]~113_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Add3~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~121 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~121 .lut_mask = 64'h505550555F555F55;
defparam \cpu|dp|alu_rf_i|alu_out~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~122 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~122_combout  = ( \cpu|dp|alu_rf_i|alu_out~120_combout  & ( \cpu|dp|alu_rf_i|alu_out~121_combout  & ( ((\cpu|dp|alu_rf_i|alu_out~114_combout  & ((!\cpu|dp|alu_rf_i|alu_out[9]~105_combout ) # (\cpu|dp|alu_rf_i|Add5~53_sumout )))) # 
// (\cpu|dp|alu_rf_i|alu_out[9]~117_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~120_combout  & ( \cpu|dp|alu_rf_i|alu_out~121_combout  & ( ((\cpu|dp|alu_rf_i|Add5~53_sumout  & (\cpu|dp|alu_rf_i|alu_out[9]~105_combout  & \cpu|dp|alu_rf_i|alu_out~114_combout 
// ))) # (\cpu|dp|alu_rf_i|alu_out[9]~117_combout ) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out~120_combout  & ( !\cpu|dp|alu_rf_i|alu_out~121_combout  & ( (\cpu|dp|alu_rf_i|alu_out~114_combout  & ((!\cpu|dp|alu_rf_i|alu_out[9]~105_combout ) # 
// (\cpu|dp|alu_rf_i|Add5~53_sumout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~120_combout  & ( !\cpu|dp|alu_rf_i|alu_out~121_combout  & ( (\cpu|dp|alu_rf_i|Add5~53_sumout  & (\cpu|dp|alu_rf_i|alu_out[9]~105_combout  & \cpu|dp|alu_rf_i|alu_out~114_combout )) ) 
// ) )

	.dataa(!\cpu|dp|alu_rf_i|Add5~53_sumout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[9]~105_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[9]~117_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~114_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~120_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~122 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~122 .lut_mask = 64'h001100DD0F1F0FDF;
defparam \cpu|dp|alu_rf_i|alu_out~122 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y67_N50
dffeas \cpu|dp|alu_rf_i|alu_out[10] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|alu_out~122_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|alu_rf_i|alu_out[2]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|alu_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[10] .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|alu_out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y66_N36
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~14 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~14_combout  = ( \cpu|dp|reg_B_flopr|q [10] & ( (!\cpu|cont|pc_src[1]~0_combout  & (((\cpu|dp|alu_rf_i|alu_out [10])) # (\cpu|cont|pc_src[0]~2_combout ))) # (\cpu|cont|pc_src[1]~0_combout  & (((\cpu|dp|pc_counter_i|incremented_pc 
// [10])))) ) ) # ( !\cpu|dp|reg_B_flopr|q [10] & ( (!\cpu|cont|pc_src[1]~0_combout  & (!\cpu|cont|pc_src[0]~2_combout  & ((\cpu|dp|alu_rf_i|alu_out [10])))) # (\cpu|cont|pc_src[1]~0_combout  & (((\cpu|dp|pc_counter_i|incremented_pc [10])))) ) )

	.dataa(!\cpu|cont|pc_src[0]~2_combout ),
	.datab(!\cpu|cont|pc_src[1]~0_combout ),
	.datac(!\cpu|dp|pc_counter_i|incremented_pc [10]),
	.datad(!\cpu|dp|alu_rf_i|alu_out [10]),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_B_flopr|q [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~14 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~14 .lut_mask = 64'h038B038B47CF47CF;
defparam \cpu|dp|pc_flopenr|q~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y66_N38
dffeas \cpu|dp|pc_flopenr|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[10] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N0
cyclonev_lcell_comb \cpu|dp|mem_address[10]~15 (
// Equation(s):
// \cpu|dp|mem_address[10]~15_combout  = ( \cpu|dp|reg_B_flopr|q [10] & ( \cpu|dp|pc_flopenr|q [10] ) ) # ( !\cpu|dp|reg_B_flopr|q [10] & ( \cpu|dp|pc_flopenr|q [10] & ( ((!\cpu|cont|state [6]) # ((!\cpu|dp|mem_address~1_combout ) # (\cpu|cont|state [0]))) # 
// (\cpu|cont|state [7]) ) ) ) # ( \cpu|dp|reg_B_flopr|q [10] & ( !\cpu|dp|pc_flopenr|q [10] & ( (!\cpu|cont|state [7] & (\cpu|cont|state [6] & (!\cpu|cont|state [0] & \cpu|dp|mem_address~1_combout ))) ) ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|dp|mem_address~1_combout ),
	.datae(!\cpu|dp|reg_B_flopr|q [10]),
	.dataf(!\cpu|dp|pc_flopenr|q [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[10]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[10]~15 .extended_lut = "off";
defparam \cpu|dp|mem_address[10]~15 .lut_mask = 64'h00000020FFDFFFFF;
defparam \cpu|dp|mem_address[10]~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y56_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[6]~2_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y58_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[6]~2_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001200250288902D58010A18000114300002244A41201984474288D";
// synopsys translate_on

// Location: M10K_X49_Y58_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[6]~2_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y60_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[6]~2_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y58_N21
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0  & ( 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0 )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b 
// [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0 )))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0  & ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 
// ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0 ),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h0C440C773F443F77;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N0
cyclonev_lcell_comb \cpu|dp|button_mux|mux2_output[6]~1 (
// Equation(s):
// \cpu|dp|button_mux|mux2_output[6]~1_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout  & ( (!\cpu|dp|Equal0~0_combout ) # 
// ((!\cpu|dp|Equal0~2_combout ) # (!\cpu|dp|Equal0~1_combout )) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ((!\cpu|dp|Equal0~0_combout ) # ((!\cpu|dp|Equal0~2_combout ) # (!\cpu|dp|Equal0~1_combout )))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout  & ( 
// !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout  & ( (\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ((!\cpu|dp|Equal0~0_combout ) # ((!\cpu|dp|Equal0~2_combout ) # (!\cpu|dp|Equal0~1_combout )))) ) ) )

	.dataa(!\cpu|dp|Equal0~0_combout ),
	.datab(!\cpu|dp|Equal0~2_combout ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\cpu|dp|Equal0~1_combout ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|button_mux|mux2_output[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|button_mux|mux2_output[6]~1 .extended_lut = "off";
defparam \cpu|dp|button_mux|mux2_output[6]~1 .lut_mask = 64'h00000F0EF0E0FFEE;
defparam \cpu|dp|button_mux|mux2_output[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y65_N53
dffeas \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|button_mux|mux2_output[6]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\cpu|dp|instruction_reg_i|ext_op_code_flopr|q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[2] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N0
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[6]~12 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[6]~12_combout  = ( \cpu|dp|reg_B_flopr|q [6] & ( ((!\cpu|cont|state [0] & (!\cpu|cont|Selector8~1_combout )) # (\cpu|cont|state [0] & ((!\cpu|cont|Selector8~4_combout )))) # (\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2]) 
// ) ) # ( !\cpu|dp|reg_B_flopr|q [6] & ( (\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2] & ((!\cpu|cont|state [0] & (\cpu|cont|Selector8~1_combout )) # (\cpu|cont|state [0] & ((\cpu|cont|Selector8~4_combout ))))) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|Selector8~1_combout ),
	.datac(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2]),
	.datad(!\cpu|cont|Selector8~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_B_flopr|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[6]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[6]~12 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[6]~12 .lut_mask = 64'h02070207DF8FDF8F;
defparam \cpu|dp|alu_B_mux|mux2_output[6]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~37 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~37_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[6]~12_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [6])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [6])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [6]))))) ) + ( \cpu|dp|alu_rf_i|Add5~34  ))
// \cpu|dp|alu_rf_i|Add5~38  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[6]~12_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [6])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [6])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [6]))))) ) + ( \cpu|dp|alu_rf_i|Add5~34  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [6]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[6]~12_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [6]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~37_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~38 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~37 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~37 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add5~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N21
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~96 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~96_combout  = ( \cpu|dp|alu_rf_i|alu_out[4]~79_combout  & ( \cpu|dp|alu_rf_i|alu_out[4]~83_combout  & ( (\cpu|dp|alu_A_mux|mux2_output[6]~1_combout  & \cpu|dp|alu_B_mux|mux2_output[6]~12_combout ) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|alu_out[4]~79_combout  & ( \cpu|dp|alu_rf_i|alu_out[4]~83_combout  & ( \cpu|dp|alu_B_mux|mux2_output[6]~12_combout  ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[6]~1_combout ),
	.datab(gnd),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[6]~12_combout ),
	.datad(gnd),
	.datae(!\cpu|dp|alu_rf_i|alu_out[4]~79_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[4]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~96 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~96 .lut_mask = 64'h000000000F0F0505;
defparam \cpu|dp|alu_rf_i|alu_out~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~94 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~94_combout  = ( \cpu|dp|alu_rf_i|alu_out~20_combout  & ( \cpu|dp|alu_rf_i|alu_out[4]~83_combout  & ( \cpu|dp|alu_B_mux|mux2_output[6]~12_combout  ) ) ) # ( \cpu|dp|alu_rf_i|alu_out~20_combout  & ( 
// !\cpu|dp|alu_rf_i|alu_out[4]~83_combout  & ( (\cpu|dp|alu_A_mux|mux2_output[6]~1_combout ) # (\cpu|dp|alu_B_mux|mux2_output[6]~12_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[6]~12_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[6]~1_combout ),
	.datad(gnd),
	.datae(!\cpu|dp|alu_rf_i|alu_out~20_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[4]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~94 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~94 .lut_mask = 64'h00003F3F00003333;
defparam \cpu|dp|alu_rf_i|alu_out~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~1_combout  = ( \cpu|cont|Selector8~4_combout  & ( \cpu|dp|alu_A_mux|mux2_output[6]~1_combout  & ( (!\cpu|cont|state [0] & ((!\cpu|cont|Selector8~1_combout  & (!\cpu|dp|reg_B_flopr|q [6])) # (\cpu|cont|Selector8~1_combout  & 
// ((!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2]))))) # (\cpu|cont|state [0] & (((!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2])))) ) ) ) # ( !\cpu|cont|Selector8~4_combout  & ( \cpu|dp|alu_A_mux|mux2_output[6]~1_combout  & ( (!\cpu|cont|state 
// [0] & ((!\cpu|cont|Selector8~1_combout  & (!\cpu|dp|reg_B_flopr|q [6])) # (\cpu|cont|Selector8~1_combout  & ((!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2]))))) # (\cpu|cont|state [0] & (((!\cpu|dp|reg_B_flopr|q [6])))) ) ) ) # ( 
// \cpu|cont|Selector8~4_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[6]~1_combout  & ( (!\cpu|cont|state [0] & ((!\cpu|cont|Selector8~1_combout  & (\cpu|dp|reg_B_flopr|q [6])) # (\cpu|cont|Selector8~1_combout  & 
// ((\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2]))))) # (\cpu|cont|state [0] & (((\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2])))) ) ) ) # ( !\cpu|cont|Selector8~4_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[6]~1_combout  & ( (!\cpu|cont|state [0] 
// & ((!\cpu|cont|Selector8~1_combout  & (\cpu|dp|reg_B_flopr|q [6])) # (\cpu|cont|Selector8~1_combout  & ((\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2]))))) # (\cpu|cont|state [0] & (((\cpu|dp|reg_B_flopr|q [6])))) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|Selector8~1_combout ),
	.datac(!\cpu|dp|reg_B_flopr|q [6]),
	.datad(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2]),
	.datae(!\cpu|cont|Selector8~4_combout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[6]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~1 .lut_mask = 64'h0D2F087FF2D0F780;
defparam \cpu|dp|alu_rf_i|alu_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~95 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~95_combout  = ( \cpu|dp|alu_rf_i|alu_out~82_combout  & ( \cpu|dp|alu_rf_i|Add0~37_sumout  & ( (!\cpu|dp|alu_rf_i|alu_out[4]~79_combout  & (((\cpu|dp|alu_rf_i|alu_out[2]~16_combout ) # (\cpu|dp|alu_rf_i|alu_out~1_combout )) # 
// (\cpu|dp|alu_rf_i|alu_out~94_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~82_combout  & ( \cpu|dp|alu_rf_i|Add0~37_sumout  & ( (\cpu|dp|alu_rf_i|alu_out~94_combout  & !\cpu|dp|alu_rf_i|alu_out[4]~79_combout ) ) ) ) # ( 
// \cpu|dp|alu_rf_i|alu_out~82_combout  & ( !\cpu|dp|alu_rf_i|Add0~37_sumout  & ( (!\cpu|dp|alu_rf_i|alu_out[4]~79_combout  & (((\cpu|dp|alu_rf_i|alu_out~1_combout  & !\cpu|dp|alu_rf_i|alu_out[2]~16_combout )) # (\cpu|dp|alu_rf_i|alu_out~94_combout ))) ) ) ) 
// # ( !\cpu|dp|alu_rf_i|alu_out~82_combout  & ( !\cpu|dp|alu_rf_i|Add0~37_sumout  & ( (\cpu|dp|alu_rf_i|alu_out~94_combout  & !\cpu|dp|alu_rf_i|alu_out[4]~79_combout ) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out~94_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out~1_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[2]~16_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[4]~79_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~82_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~95 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~95 .lut_mask = 64'h5500750055007F00;
defparam \cpu|dp|alu_rf_i|alu_out~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~97 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~97_combout  = ( \cpu|dp|alu_rf_i|alu_out[4]~77_combout  & ( \cpu|dp|alu_rf_i|alu_out~95_combout  & ( (\cpu|dp|alu_rf_i|alu_out[4]~78_combout ) # (\cpu|dp|alu_rf_i|ShiftLeft0~6_combout ) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|alu_out[4]~77_combout  & ( \cpu|dp|alu_rf_i|alu_out~95_combout  & ( (\cpu|dp|alu_rf_i|ShiftLeft0~4_combout  & \cpu|dp|alu_rf_i|alu_out[4]~78_combout ) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out[4]~77_combout  & ( 
// !\cpu|dp|alu_rf_i|alu_out~95_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[4]~78_combout  & ((\cpu|dp|alu_rf_i|ShiftLeft0~6_combout ))) # (\cpu|dp|alu_rf_i|alu_out[4]~78_combout  & (\cpu|dp|alu_rf_i|alu_out~96_combout )) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|alu_out[4]~77_combout  & ( !\cpu|dp|alu_rf_i|alu_out~95_combout  & ( (\cpu|dp|alu_rf_i|ShiftLeft0~4_combout  & \cpu|dp|alu_rf_i|alu_out[4]~78_combout ) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out~96_combout ),
	.datab(!\cpu|dp|alu_rf_i|ShiftLeft0~6_combout ),
	.datac(!\cpu|dp|alu_rf_i|ShiftLeft0~4_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[4]~78_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[4]~77_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~97 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~97 .lut_mask = 64'h000F3355000F33FF;
defparam \cpu|dp|alu_rf_i|alu_out~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~98 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~98_combout  = ( \cpu|dp|alu_rf_i|Add5~37_sumout  & ( \cpu|dp|alu_rf_i|alu_out~97_combout  & ( (\reset~input_o  & ((!\cpu|dp|alu_rf_i|alu_out[2]~64_combout ) # (\cpu|dp|alu_rf_i|Add3~17_sumout ))) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|Add5~37_sumout  & ( \cpu|dp|alu_rf_i|alu_out~97_combout  & ( (\reset~input_o  & ((!\cpu|dp|alu_rf_i|alu_out[2]~64_combout  & (!\cpu|dp|alu_rf_i|alu_out[2]~76_combout )) # (\cpu|dp|alu_rf_i|alu_out[2]~64_combout  & 
// ((\cpu|dp|alu_rf_i|Add3~17_sumout ))))) ) ) ) # ( \cpu|dp|alu_rf_i|Add5~37_sumout  & ( !\cpu|dp|alu_rf_i|alu_out~97_combout  & ( (\reset~input_o  & ((!\cpu|dp|alu_rf_i|alu_out[2]~64_combout  & (\cpu|dp|alu_rf_i|alu_out[2]~76_combout )) # 
// (\cpu|dp|alu_rf_i|alu_out[2]~64_combout  & ((\cpu|dp|alu_rf_i|Add3~17_sumout ))))) ) ) ) # ( !\cpu|dp|alu_rf_i|Add5~37_sumout  & ( !\cpu|dp|alu_rf_i|alu_out~97_combout  & ( (\reset~input_o  & (\cpu|dp|alu_rf_i|Add3~17_sumout  & 
// \cpu|dp|alu_rf_i|alu_out[2]~64_combout )) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[2]~76_combout ),
	.datab(!\reset~input_o ),
	.datac(!\cpu|dp|alu_rf_i|Add3~17_sumout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[2]~64_combout ),
	.datae(!\cpu|dp|alu_rf_i|Add5~37_sumout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~98 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~98 .lut_mask = 64'h0003110322033303;
defparam \cpu|dp|alu_rf_i|alu_out~98 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y64_N38
dffeas \cpu|dp|alu_rf_i|alu_out[6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|alu_out~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|alu_rf_i|alu_out[2]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|alu_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[6] .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|alu_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y66_N18
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~37 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~37_sumout  = SUM(( \cpu|dp|pc_flopenr|q [6] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~34  ))
// \cpu|dp|pc_counter_i|Add0~38  = CARRY(( \cpu|dp|pc_flopenr|q [6] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|pc_flopenr|q [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~37_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~37 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|dp|pc_counter_i|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y66_N20
dffeas \cpu|dp|pc_counter_i|incremented_pc[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[6] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y67_N54
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~10 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~10_combout  = ( \cpu|cont|pc_src[1]~0_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [6] ) ) # ( !\cpu|cont|pc_src[1]~0_combout  & ( (!\cpu|cont|pc_src[0]~2_combout  & (\cpu|dp|alu_rf_i|alu_out [6])) # (\cpu|cont|pc_src[0]~2_combout 
//  & ((\cpu|dp|reg_B_flopr|q [6]))) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out [6]),
	.datab(!\cpu|dp|pc_counter_i|incremented_pc [6]),
	.datac(!\cpu|cont|pc_src[0]~2_combout ),
	.datad(!\cpu|dp|reg_B_flopr|q [6]),
	.datae(gnd),
	.dataf(!\cpu|cont|pc_src[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~10 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~10 .lut_mask = 64'h505F505F33333333;
defparam \cpu|dp|pc_flopenr|q~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y67_N56
dffeas \cpu|dp|pc_flopenr|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[6] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y66_N23
dffeas \cpu|dp|pc_counter_i|incremented_pc[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[7] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N36
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~11 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~11_combout  = ( \cpu|cont|pc_src[1]~0_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [7] ) ) # ( !\cpu|cont|pc_src[1]~0_combout  & ( (!\cpu|cont|pc_src[0]~2_combout  & (\cpu|dp|alu_rf_i|alu_out [7])) # (\cpu|cont|pc_src[0]~2_combout 
//  & ((\cpu|dp|reg_B_flopr|q [7]))) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out [7]),
	.datab(!\cpu|dp|pc_counter_i|incremented_pc [7]),
	.datac(!\cpu|cont|pc_src[0]~2_combout ),
	.datad(!\cpu|dp|reg_B_flopr|q [7]),
	.datae(gnd),
	.dataf(!\cpu|cont|pc_src[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~11 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~11 .lut_mask = 64'h505F505F33333333;
defparam \cpu|dp|pc_flopenr|q~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y64_N38
dffeas \cpu|dp|pc_flopenr|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[7] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N51
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~41 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~41_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[7]~13_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [7])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [7])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [7]))))) ) + ( \cpu|dp|alu_rf_i|Add5~38  ))
// \cpu|dp|alu_rf_i|Add5~42  = CARRY(( \cpu|dp|alu_B_mux|mux2_output[7]~13_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [7])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [7])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [7]))))) ) + ( \cpu|dp|alu_rf_i|Add5~38  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [7]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[7]~13_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [7]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~41_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~42 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~41 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~41 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add5~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector7~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector7~1_combout  = ( \cpu|dp|alu_rf_i|Add5~45_sumout  & ( \cpu|dp|alu_rf_i|Add3~25_sumout  & ( (!\cpu|cont|Selector9~2_combout  & \cpu|dp|alu_rf_i|Selector7~3_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|Add5~45_sumout  & ( 
// \cpu|dp|alu_rf_i|Add3~25_sumout  & ( (!\cpu|cont|Selector9~2_combout  & (\cpu|dp|alu_rf_i|Selector7~3_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[7]~13_combout ) # (\cpu|cont|Selector11~1_combout )))) ) ) ) # ( \cpu|dp|alu_rf_i|Add5~45_sumout  & ( 
// !\cpu|dp|alu_rf_i|Add3~25_sumout  & ( (!\cpu|cont|Selector9~2_combout  & (\cpu|dp|alu_rf_i|Selector7~3_combout  & ((\cpu|cont|Selector11~1_combout ) # (\cpu|dp|alu_B_mux|mux2_output[7]~13_combout )))) ) ) ) # ( !\cpu|dp|alu_rf_i|Add5~45_sumout  & ( 
// !\cpu|dp|alu_rf_i|Add3~25_sumout  & ( (!\cpu|cont|Selector9~2_combout  & (\cpu|dp|alu_rf_i|Selector7~3_combout  & \cpu|cont|Selector11~1_combout )) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[7]~13_combout ),
	.datab(!\cpu|cont|Selector9~2_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector7~3_combout ),
	.datad(!\cpu|cont|Selector11~1_combout ),
	.datae(!\cpu|dp|alu_rf_i|Add5~45_sumout ),
	.dataf(!\cpu|dp|alu_rf_i|Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector7~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector7~1 .lut_mask = 64'h000C040C080C0C0C;
defparam \cpu|dp|alu_rf_i|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N6
cyclonev_lcell_comb \cpu|cont|Selector10~8 (
// Equation(s):
// \cpu|cont|Selector10~8_combout  = ( \cpu|cont|Selector10~7_combout  & ( (!\cpu|cont|state [6] & ((\cpu|cont|Selector12~2_combout ) # (\cpu|cont|Selector10~0_combout ))) ) ) # ( !\cpu|cont|Selector10~7_combout  & ( (!\cpu|cont|state [6] & 
// (!\cpu|cont|Selector10~0_combout  & \cpu|cont|Selector12~2_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|Selector10~0_combout ),
	.datad(!\cpu|cont|Selector12~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector10~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector10~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector10~8 .extended_lut = "off";
defparam \cpu|cont|Selector10~8 .lut_mask = 64'h00C000C00CCC0CCC;
defparam \cpu|cont|Selector10~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector7~12 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector7~12_combout  = ( !\cpu|cont|Selector10~8_combout  & ( (\cpu|cont|Selector9~2_combout  & ((!\cpu|dp|alu_A_mux|mux2_output[8]~8_combout  & (((\cpu|cont|Selector11~1_combout  & \cpu|dp|alu_B_mux|mux2_output[8]~4_combout )))) # 
// (\cpu|dp|alu_A_mux|mux2_output[8]~8_combout  & (!\cpu|cont|Selector11~1_combout  $ (((!\cpu|cont|Selector12~4_combout ) # (!\cpu|dp|alu_B_mux|mux2_output[8]~4_combout ))))))) ) ) # ( \cpu|cont|Selector10~8_combout  & ( (\cpu|cont|Selector9~2_combout  & 
// (\cpu|dp|alu_rf_i|Add3~25_sumout  & (!\cpu|cont|Selector12~4_combout  $ ((!\cpu|cont|Selector11~1_combout ))))) ) )

	.dataa(!\cpu|cont|Selector12~4_combout ),
	.datab(!\cpu|cont|Selector9~2_combout ),
	.datac(!\cpu|dp|alu_rf_i|Add3~25_sumout ),
	.datad(!\cpu|cont|Selector11~1_combout ),
	.datae(!\cpu|cont|Selector10~8_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[8]~4_combout ),
	.datag(!\cpu|dp|alu_A_mux|mux2_output[8]~8_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector7~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector7~12 .extended_lut = "on";
defparam \cpu|dp|alu_rf_i|Selector7~12 .lut_mask = 64'h0003010201320102;
defparam \cpu|dp|alu_rf_i|Selector7~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~104 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~104_combout  = ( \cpu|dp|alu_rf_i|ShiftLeft0~12_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout  & ((\cpu|dp|alu_rf_i|ShiftLeft0~13_combout ))) # 
// (\cpu|dp|alu_B_mux|mux2_output[3]~0_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~11_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & (((!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout )))) ) ) # ( !\cpu|dp|alu_rf_i|ShiftLeft0~12_combout  & ( 
// (!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout  & ((\cpu|dp|alu_rf_i|ShiftLeft0~13_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[3]~0_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~11_combout )))) ) )

	.dataa(!\cpu|dp|alu_rf_i|ShiftLeft0~11_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout ),
	.datad(!\cpu|dp|alu_rf_i|ShiftLeft0~13_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~104 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~104 .lut_mask = 64'h04C404C434F434F4;
defparam \cpu|dp|alu_rf_i|alu_out~104 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector7~4 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector7~4_combout  = ( !\cpu|dp|alu_B_mux|mux2_output[15]~10_combout  & ( (!\cpu|cont|Selector8~8_combout  & (\cpu|cont|Selector9~2_combout  & (\cpu|dp|alu_rf_i|always0~9_combout  & (!\cpu|dp|alu_rf_i|alu_out[2]~11_combout  & 
// \cpu|dp|alu_rf_i|alu_out~104_combout )))) ) ) # ( \cpu|dp|alu_B_mux|mux2_output[15]~10_combout  & ( (!\cpu|cont|Selector8~8_combout  & (\cpu|cont|Selector9~2_combout  & (\cpu|dp|alu_rf_i|alu_out [8] & (!\cpu|dp|alu_rf_i|alu_out[2]~11_combout )))) ) )

	.dataa(!\cpu|cont|Selector8~8_combout ),
	.datab(!\cpu|cont|Selector9~2_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out [8]),
	.datad(!\cpu|dp|alu_rf_i|alu_out[2]~11_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[15]~10_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~104_combout ),
	.datag(!\cpu|dp|alu_rf_i|always0~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector7~4 .extended_lut = "on";
defparam \cpu|dp|alu_rf_i|Selector7~4 .lut_mask = 64'h0000020002000200;
defparam \cpu|dp|alu_rf_i|Selector7~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector7~8 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector7~8_combout  = ( !\cpu|cont|Selector11~1_combout  & ( (\cpu|cont|Selector12~4_combout  & (!\cpu|cont|Selector9~2_combout  & ((!\cpu|cont|Selector10~8_combout  & (\cpu|dp|alu_rf_i|Add0~45_sumout )) # (\cpu|cont|Selector10~8_combout 
//  & ((\cpu|dp|alu_B_mux|mux2_output[8]~4_combout )))))) ) ) # ( \cpu|cont|Selector11~1_combout  & ( (\cpu|cont|Selector12~4_combout  & (!\cpu|cont|Selector9~2_combout  & (\cpu|dp|alu_rf_i|alu_out [8] & (!\cpu|cont|Selector10~8_combout )))) ) )

	.dataa(!\cpu|cont|Selector12~4_combout ),
	.datab(!\cpu|cont|Selector9~2_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out [8]),
	.datad(!\cpu|cont|Selector10~8_combout ),
	.datae(!\cpu|cont|Selector11~1_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[8]~4_combout ),
	.datag(!\cpu|dp|alu_rf_i|Add0~45_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector7~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector7~8 .extended_lut = "on";
defparam \cpu|dp|alu_rf_i|Selector7~8 .lut_mask = 64'h0400040004440400;
defparam \cpu|dp|alu_rf_i|Selector7~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector7~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector7~2_combout  = ( \cpu|dp|alu_rf_i|Selector7~4_combout  & ( \cpu|dp|alu_rf_i|Selector7~8_combout  & ( (!\cpu|dp|alu_rf_i|Equal0~0_combout ) # (\cpu|dp|alu_rf_i|Selector7~0_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|Selector7~4_combout  
// & ( \cpu|dp|alu_rf_i|Selector7~8_combout  & ( (!\cpu|dp|alu_rf_i|Equal0~0_combout ) # ((\cpu|dp|alu_rf_i|Selector7~1_combout  & \cpu|dp|alu_rf_i|Selector7~0_combout )) ) ) ) # ( \cpu|dp|alu_rf_i|Selector7~4_combout  & ( 
// !\cpu|dp|alu_rf_i|Selector7~8_combout  & ( ((!\cpu|dp|alu_rf_i|Equal0~0_combout  & \cpu|dp|alu_rf_i|Selector7~12_combout )) # (\cpu|dp|alu_rf_i|Selector7~0_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|Selector7~4_combout  & ( 
// !\cpu|dp|alu_rf_i|Selector7~8_combout  & ( (!\cpu|dp|alu_rf_i|Equal0~0_combout  & (((\cpu|dp|alu_rf_i|Selector7~1_combout  & \cpu|dp|alu_rf_i|Selector7~0_combout )) # (\cpu|dp|alu_rf_i|Selector7~12_combout ))) # (\cpu|dp|alu_rf_i|Equal0~0_combout  & 
// (\cpu|dp|alu_rf_i|Selector7~1_combout  & ((\cpu|dp|alu_rf_i|Selector7~0_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Equal0~0_combout ),
	.datab(!\cpu|dp|alu_rf_i|Selector7~1_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector7~12_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector7~0_combout ),
	.datae(!\cpu|dp|alu_rf_i|Selector7~4_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Selector7~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector7~2 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector7~2 .lut_mask = 64'h0A3B0AFFAABBAAFF;
defparam \cpu|dp|alu_rf_i|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y64_N50
dffeas \cpu|dp|alu_rf_i|alu_out[8] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|Selector7~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|alu_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[8] .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|alu_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y66_N26
dffeas \cpu|dp|pc_counter_i|incremented_pc[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[8] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N18
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~12 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~12_combout  = ( \cpu|cont|pc_src[1]~0_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [8] ) ) # ( !\cpu|cont|pc_src[1]~0_combout  & ( (!\cpu|cont|pc_src[0]~2_combout  & (\cpu|dp|alu_rf_i|alu_out [8])) # (\cpu|cont|pc_src[0]~2_combout 
//  & ((\cpu|dp|reg_B_flopr|q [8]))) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out [8]),
	.datab(!\cpu|dp|pc_counter_i|incremented_pc [8]),
	.datac(!\cpu|cont|pc_src[0]~2_combout ),
	.datad(!\cpu|dp|reg_B_flopr|q [8]),
	.datae(gnd),
	.dataf(!\cpu|cont|pc_src[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~12 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~12 .lut_mask = 64'h505F505F33333333;
defparam \cpu|dp|pc_flopenr|q~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y64_N20
dffeas \cpu|dp|pc_flopenr|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[8] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y69_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~115 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~115_combout  = ( \cpu|dp|alu_rf_i|alu_out[9]~113_combout  & ( \cpu|dp|alu_rf_i|Add3~29_sumout  & ( (\reset~input_o  & \cpu|dp|alu_B_mux|mux2_output[1]~1_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[9]~113_combout  & ( 
// \cpu|dp|alu_rf_i|Add3~29_sumout  & ( (!\cpu|dp|alu_rf_i|alu_out[14]~28_combout  & (\reset~input_o  & !\cpu|dp|alu_rf_i|alu_out[2]~60_combout )) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out[9]~113_combout  & ( !\cpu|dp|alu_rf_i|Add3~29_sumout  & ( (\reset~input_o  & 
// \cpu|dp|alu_B_mux|mux2_output[1]~1_combout ) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[14]~28_combout ),
	.datab(!\reset~input_o ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[2]~60_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[9]~113_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add3~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~115 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~115 .lut_mask = 64'h0000030322000303;
defparam \cpu|dp|alu_rf_i|alu_out~115 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~8 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~8_combout  = ( \cpu|dp|alu_A_mux|mux2_output[7]~10_combout  & ( \cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (\cpu|dp|alu_A_mux|mux2_output[8]~8_combout )) # 
// (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ((\cpu|dp|alu_A_mux|mux2_output[6]~1_combout ))) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[7]~10_combout  & ( \cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & 
// (\cpu|dp|alu_A_mux|mux2_output[8]~8_combout )) # (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ((\cpu|dp|alu_A_mux|mux2_output[6]~1_combout ))) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[7]~10_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ( 
// (\cpu|dp|alu_A_mux|mux2_output[9]~9_combout ) # (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[7]~10_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & 
// \cpu|dp|alu_A_mux|mux2_output[9]~9_combout ) ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[8]~8_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[6]~1_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[9]~9_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[7]~10_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~8 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~8 .lut_mask = 64'h00CC33FF47474747;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~110 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~110_combout  = ( \cpu|dp|alu_rf_i|ShiftLeft0~8_combout  & ( \cpu|dp|alu_rf_i|ShiftLeft0~7_combout  & ( (\cpu|dp|alu_rf_i|alu_out[9]~109_combout  & (((!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout ) # 
// (\cpu|dp|alu_B_mux|mux2_output[2]~2_combout )) # (\cpu|dp|alu_rf_i|ShiftLeft0~9_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|ShiftLeft0~8_combout  & ( \cpu|dp|alu_rf_i|ShiftLeft0~7_combout  & ( (\cpu|dp|alu_rf_i|alu_out[9]~109_combout  & 
// (((\cpu|dp|alu_rf_i|ShiftLeft0~9_combout  & \cpu|dp|alu_B_mux|mux2_output[3]~0_combout )) # (\cpu|dp|alu_B_mux|mux2_output[2]~2_combout ))) ) ) ) # ( \cpu|dp|alu_rf_i|ShiftLeft0~8_combout  & ( !\cpu|dp|alu_rf_i|ShiftLeft0~7_combout  & ( 
// (!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & (\cpu|dp|alu_rf_i|alu_out[9]~109_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout ) # (\cpu|dp|alu_rf_i|ShiftLeft0~9_combout )))) ) ) ) # ( !\cpu|dp|alu_rf_i|ShiftLeft0~8_combout  & ( 
// !\cpu|dp|alu_rf_i|ShiftLeft0~7_combout  & ( (\cpu|dp|alu_rf_i|ShiftLeft0~9_combout  & (!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & (\cpu|dp|alu_B_mux|mux2_output[3]~0_combout  & \cpu|dp|alu_rf_i|alu_out[9]~109_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|ShiftLeft0~9_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[9]~109_combout ),
	.datae(!\cpu|dp|alu_rf_i|ShiftLeft0~8_combout ),
	.dataf(!\cpu|dp|alu_rf_i|ShiftLeft0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~110 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~110 .lut_mask = 64'h000400C4003700F7;
defparam \cpu|dp|alu_rf_i|alu_out~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~111 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~111_combout  = ( \cpu|dp|alu_rf_i|Add0~49_sumout  & ( (!\cpu|dp|alu_rf_i|alu_out[2]~16_combout  & (\cpu|cont|Selector12~4_combout  & (!\cpu|dp|alu_B_mux|mux2_output[9]~5_combout  $ (!\cpu|dp|alu_A_mux|mux2_output[9]~9_combout )))) 
// # (\cpu|dp|alu_rf_i|alu_out[2]~16_combout  & (((\cpu|cont|Selector12~4_combout ) # (\cpu|dp|alu_A_mux|mux2_output[9]~9_combout )) # (\cpu|dp|alu_B_mux|mux2_output[9]~5_combout ))) ) ) # ( !\cpu|dp|alu_rf_i|Add0~49_sumout  & ( 
// (!\cpu|dp|alu_rf_i|alu_out[2]~16_combout  & (\cpu|cont|Selector12~4_combout  & (!\cpu|dp|alu_B_mux|mux2_output[9]~5_combout  $ (!\cpu|dp|alu_A_mux|mux2_output[9]~9_combout )))) # (\cpu|dp|alu_rf_i|alu_out[2]~16_combout  & (!\cpu|cont|Selector12~4_combout  
// & ((\cpu|dp|alu_A_mux|mux2_output[9]~9_combout ) # (\cpu|dp|alu_B_mux|mux2_output[9]~5_combout )))) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[9]~5_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[2]~16_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[9]~9_combout ),
	.datad(!\cpu|cont|Selector12~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~111 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~111 .lut_mask = 64'h13481348137B137B;
defparam \cpu|dp|alu_rf_i|alu_out~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~112 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~112_combout  = ( \cpu|dp|alu_rf_i|alu_out~110_combout  & ( \cpu|dp|alu_rf_i|alu_out~111_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[9]~107_combout ) # ((\cpu|dp|alu_B_mux|mux2_output[9]~5_combout  & 
// ((!\cpu|dp|alu_rf_i|alu_out[9]~106_combout ) # (\cpu|dp|alu_A_mux|mux2_output[9]~9_combout )))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~110_combout  & ( \cpu|dp|alu_rf_i|alu_out~111_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[9]~107_combout  & 
// (((\cpu|dp|alu_rf_i|alu_out[9]~106_combout )))) # (\cpu|dp|alu_rf_i|alu_out[9]~107_combout  & (\cpu|dp|alu_B_mux|mux2_output[9]~5_combout  & ((!\cpu|dp|alu_rf_i|alu_out[9]~106_combout ) # (\cpu|dp|alu_A_mux|mux2_output[9]~9_combout )))) ) ) ) # ( 
// \cpu|dp|alu_rf_i|alu_out~110_combout  & ( !\cpu|dp|alu_rf_i|alu_out~111_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[9]~107_combout  & (((!\cpu|dp|alu_rf_i|alu_out[9]~106_combout )))) # (\cpu|dp|alu_rf_i|alu_out[9]~107_combout  & 
// (\cpu|dp|alu_B_mux|mux2_output[9]~5_combout  & ((!\cpu|dp|alu_rf_i|alu_out[9]~106_combout ) # (\cpu|dp|alu_A_mux|mux2_output[9]~9_combout )))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~110_combout  & ( !\cpu|dp|alu_rf_i|alu_out~111_combout  & ( 
// (\cpu|dp|alu_B_mux|mux2_output[9]~5_combout  & (\cpu|dp|alu_rf_i|alu_out[9]~107_combout  & ((!\cpu|dp|alu_rf_i|alu_out[9]~106_combout ) # (\cpu|dp|alu_A_mux|mux2_output[9]~9_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[9]~9_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[9]~5_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[9]~106_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[9]~107_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~110_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~112 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~112 .lut_mask = 64'h0031F0310F31FF31;
defparam \cpu|dp|alu_rf_i|alu_out~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~116 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~116_combout  = ( \cpu|dp|alu_rf_i|alu_out~112_combout  & ( ((\cpu|dp|alu_rf_i|alu_out~114_combout  & ((!\cpu|dp|alu_rf_i|alu_out[9]~105_combout ) # (\cpu|dp|alu_rf_i|Add5~49_sumout )))) # (\cpu|dp|alu_rf_i|alu_out~115_combout ) ) 
// ) # ( !\cpu|dp|alu_rf_i|alu_out~112_combout  & ( ((\cpu|dp|alu_rf_i|Add5~49_sumout  & (\cpu|dp|alu_rf_i|alu_out[9]~105_combout  & \cpu|dp|alu_rf_i|alu_out~114_combout ))) # (\cpu|dp|alu_rf_i|alu_out~115_combout ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Add5~49_sumout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[9]~105_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out~115_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~114_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~116 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~116 .lut_mask = 64'h0F1F0F1F0FDF0FDF;
defparam \cpu|dp|alu_rf_i|alu_out~116 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y67_N50
dffeas \cpu|dp|alu_rf_i|alu_out[9] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|alu_out~116_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|alu_rf_i|alu_out[2]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|alu_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[9] .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|alu_out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y66_N29
dffeas \cpu|dp|pc_counter_i|incremented_pc[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[9] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y63_N39
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~13 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~13_combout  = ( \cpu|dp|pc_counter_i|incremented_pc [9] & ( ((!\cpu|cont|pc_src[0]~2_combout  & (\cpu|dp|alu_rf_i|alu_out [9])) # (\cpu|cont|pc_src[0]~2_combout  & ((\cpu|dp|reg_B_flopr|q [9])))) # (\cpu|cont|pc_src[1]~0_combout ) ) ) 
// # ( !\cpu|dp|pc_counter_i|incremented_pc [9] & ( (!\cpu|cont|pc_src[1]~0_combout  & ((!\cpu|cont|pc_src[0]~2_combout  & (\cpu|dp|alu_rf_i|alu_out [9])) # (\cpu|cont|pc_src[0]~2_combout  & ((\cpu|dp|reg_B_flopr|q [9]))))) ) )

	.dataa(!\cpu|cont|pc_src[1]~0_combout ),
	.datab(!\cpu|cont|pc_src[0]~2_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out [9]),
	.datad(!\cpu|dp|reg_B_flopr|q [9]),
	.datae(gnd),
	.dataf(!\cpu|dp|pc_counter_i|incremented_pc [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~13 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~13 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \cpu|dp|pc_flopenr|q~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y63_N41
dffeas \cpu|dp|pc_flopenr|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[9] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y63_N57
cyclonev_lcell_comb \cpu|dp|mem_address[9]~14 (
// Equation(s):
// \cpu|dp|mem_address[9]~14_combout  = ( \cpu|dp|reg_B_flopr|q [9] & ( \cpu|dp|pc_flopenr|q [9] ) ) # ( !\cpu|dp|reg_B_flopr|q [9] & ( \cpu|dp|pc_flopenr|q [9] & ( ((!\cpu|dp|mem_address~1_combout ) # ((!\cpu|cont|state [6]) # (\cpu|cont|state [0]))) # 
// (\cpu|cont|state [7]) ) ) ) # ( \cpu|dp|reg_B_flopr|q [9] & ( !\cpu|dp|pc_flopenr|q [9] & ( (!\cpu|cont|state [7] & (\cpu|dp|mem_address~1_combout  & (\cpu|cont|state [6] & !\cpu|cont|state [0]))) ) ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\cpu|dp|mem_address~1_combout ),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [0]),
	.datae(!\cpu|dp|reg_B_flopr|q [9]),
	.dataf(!\cpu|dp|pc_flopenr|q [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[9]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[9]~14 .extended_lut = "off";
defparam \cpu|dp|mem_address[9]~14 .lut_mask = 64'h00000200FDFFFFFF;
defparam \cpu|dp|mem_address[9]~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y61_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[15]~10_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000090E186C3EC84386CC842CA8D8085951B010053A1D8CBAD214123";
// synopsys translate_on

// Location: M10K_X26_Y47_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[15]~10_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 15;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y48_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[15]~10_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y48_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[15]~10_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 15;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y59_N24
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0  & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0 )))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & \new_mem|ram_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0  & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0 .lut_mask = 64'h40434C4F70737C7F;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y57_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a95 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[15]~10_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_first_bit_number = 15;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a95 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y47_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a79 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[15]~10_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_first_bit_number = 15;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a79 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y51_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a127 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[15]~10_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_first_bit_number = 15;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a127 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y49_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a111 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[15]~10_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_first_bit_number = 15;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a111 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y59_N42
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a127~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a111~PORTBDATAOUT0  & ( 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a79~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a95~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a127~PORTBDATAOUT0  & ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a111~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\new_mem|ram_rtl_0|auto_generated|ram_block1a79~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\new_mem|ram_rtl_0|auto_generated|ram_block1a95~PORTBDATAOUT0 )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b 
// [1] & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a127~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a111~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a79~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\new_mem|ram_rtl_0|auto_generated|ram_block1a95~PORTBDATAOUT0 )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (((\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a127~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a111~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a79~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\new_mem|ram_rtl_0|auto_generated|ram_block1a95~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|ram_block1a95~PORTBDATAOUT0 ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a79~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a127~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a111~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0 .lut_mask = 64'h0A220A775F225F77;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N0
cyclonev_lcell_comb \cpu|cont|Decoder1~5 (
// Equation(s):
// \cpu|cont|Decoder1~5_combout  = ( !\cpu|cont|state [7] & ( \cpu|cont|state [6] & ( (!\cpu|cont|state [2] & (!\cpu|cont|state [0] & (\cpu|cont|state [3] & !\cpu|cont|state [1]))) ) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state [3]),
	.datad(!\cpu|cont|state [1]),
	.datae(!\cpu|cont|state [7]),
	.dataf(!\cpu|cont|state [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Decoder1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Decoder1~5 .extended_lut = "off";
defparam \cpu|cont|Decoder1~5 .lut_mask = 64'h0000000008000000;
defparam \cpu|cont|Decoder1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y69_N27
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[38]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[38]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[38]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y69_N28
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[38] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y63_N28
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[37] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N54
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~11 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~11_combout  = ( \cpu|dp|reg_file|RAM_rtl_0_bypass [37] & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a14  & ( (!\cpu|dp|reg_file|WideOr0~combout  & \reset~input_o ) ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_0_bypass [37] & ( 
// \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a14  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [38] & (!\cpu|dp|reg_file|WideOr0~combout  & (\reset~input_o  & !\cpu|dp|reg_file|RAM~3_combout ))) ) ) ) # ( \cpu|dp|reg_file|RAM_rtl_0_bypass [37] & ( 
// !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a14  & ( (!\cpu|dp|reg_file|WideOr0~combout  & (\reset~input_o  & ((!\cpu|dp|reg_file|RAM_rtl_0_bypass [38]) # (\cpu|dp|reg_file|RAM~3_combout )))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_0_bypass [38]),
	.datab(!\cpu|dp|reg_file|WideOr0~combout ),
	.datac(!\reset~input_o ),
	.datad(!\cpu|dp|reg_file|RAM~3_combout ),
	.datae(!\cpu|dp|reg_file|RAM_rtl_0_bypass [37]),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~11 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~11 .lut_mask = 64'h0000080C04000C0C;
defparam \cpu|dp|reg_A_flopr|q~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y66_N56
dffeas \cpu|dp|reg_A_flopr|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[14] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y69_N27
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[14]~9 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[14]~9_combout  = ( !\cpu|cont|Selector8~1_combout  & ( \cpu|cont|Selector8~4_combout  & ( (!\cpu|cont|state [0] & \cpu|dp|reg_B_flopr|q [14]) ) ) ) # ( \cpu|cont|Selector8~1_combout  & ( !\cpu|cont|Selector8~4_combout  & ( 
// (\cpu|cont|state [0] & \cpu|dp|reg_B_flopr|q [14]) ) ) ) # ( !\cpu|cont|Selector8~1_combout  & ( !\cpu|cont|Selector8~4_combout  & ( \cpu|dp|reg_B_flopr|q [14] ) ) )

	.dataa(gnd),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|dp|reg_B_flopr|q [14]),
	.datad(gnd),
	.datae(!\cpu|cont|Selector8~1_combout ),
	.dataf(!\cpu|cont|Selector8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[14]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[14]~9 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[14]~9 .lut_mask = 64'h0F0F03030C0C0000;
defparam \cpu|dp|alu_B_mux|mux2_output[14]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y66_N39
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~9 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~9_sumout  = SUM(( \cpu|dp|pc_flopenr|q [13] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~62  ))
// \cpu|dp|pc_counter_i|Add0~10  = CARRY(( \cpu|dp|pc_flopenr|q [13] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|pc_flopenr|q [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~9_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~9 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|dp|pc_counter_i|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y66_N41
dffeas \cpu|dp|pc_counter_i|incremented_pc[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[13] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y69_N48
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[13]~8 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[13]~8_combout  = ( !\cpu|cont|Selector8~1_combout  & ( \cpu|cont|Selector8~4_combout  & ( (\cpu|dp|reg_B_flopr|q [13] & !\cpu|cont|state [0]) ) ) ) # ( \cpu|cont|Selector8~1_combout  & ( !\cpu|cont|Selector8~4_combout  & ( 
// (\cpu|dp|reg_B_flopr|q [13] & \cpu|cont|state [0]) ) ) ) # ( !\cpu|cont|Selector8~1_combout  & ( !\cpu|cont|Selector8~4_combout  & ( \cpu|dp|reg_B_flopr|q [13] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|reg_B_flopr|q [13]),
	.datad(!\cpu|cont|state [0]),
	.datae(!\cpu|cont|Selector8~1_combout ),
	.dataf(!\cpu|cont|Selector8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[13]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[13]~8 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[13]~8 .lut_mask = 64'h0F0F000F0F000000;
defparam \cpu|dp|alu_B_mux|mux2_output[13]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y67_N9
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~5 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~5_sumout  = SUM(( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [13])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [13])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [13]))))) ) 
// + ( \cpu|dp|alu_B_mux|mux2_output[13]~8_combout  ) + ( \cpu|dp|alu_rf_i|Add3~2  ))
// \cpu|dp|alu_rf_i|Add3~6  = CARRY(( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [13])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [13])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [13]))))) ) + ( 
// \cpu|dp|alu_B_mux|mux2_output[13]~8_combout  ) + ( \cpu|dp|alu_rf_i|Add3~2  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [13]),
	.datad(!\cpu|dp|reg_A_flopr|q [13]),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[13]~8_combout ),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~5_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~5 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~5 .lut_mask = 64'h0000FF0000000E1F;
defparam \cpu|dp|alu_rf_i|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N12
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[13]~13 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[13]~13_combout  = ( \cpu|dp|pc_flopenr|q [13] & ( (!\cpu|cont|WideOr7~0_combout ) # ((!\cpu|cont|state [2]) # ((\cpu|dp|reg_A_flopr|q [13]) # (\cpu|cont|state [6]))) ) ) # ( !\cpu|dp|pc_flopenr|q [13] & ( 
// (\cpu|cont|WideOr7~0_combout  & (\cpu|cont|state [2] & (!\cpu|cont|state [6] & \cpu|dp|reg_A_flopr|q [13]))) ) )

	.dataa(!\cpu|cont|WideOr7~0_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|dp|reg_A_flopr|q [13]),
	.datae(gnd),
	.dataf(!\cpu|dp|pc_flopenr|q [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[13]~13 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[13]~13 .lut_mask = 64'h00100010EFFFEFFF;
defparam \cpu|dp|alu_A_mux|mux2_output[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N9
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~48 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~48_combout  = ( \cpu|dp|alu_B_mux|mux2_output[13]~8_combout  & ( (\cpu|dp|alu_rf_i|alu_out[14]~19_combout  & ((\cpu|dp|alu_A_mux|mux2_output[13]~13_combout ) # (\cpu|dp|alu_rf_i|alu_out[14]~15_combout ))) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[14]~15_combout ),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|alu_out[14]~19_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[13]~13_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[13]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~48 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~48 .lut_mask = 64'h00000000050F050F;
defparam \cpu|dp|alu_rf_i|alu_out~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~49 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~49_combout  = ( \cpu|dp|alu_A_mux|mux2_output[10]~6_combout  & ( \cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[0]~6_combout ) # (\cpu|dp|alu_A_mux|mux2_output[11]~7_combout ) ) ) ) # ( 
// !\cpu|dp|alu_A_mux|mux2_output[10]~6_combout  & ( \cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( (\cpu|dp|alu_A_mux|mux2_output[11]~7_combout  & !\cpu|dp|alu_B_mux|mux2_output[0]~6_combout ) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[10]~6_combout  & ( 
// !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ((\cpu|dp|alu_A_mux|mux2_output[13]~13_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & (\cpu|dp|alu_A_mux|mux2_output[12]~12_combout )) ) ) ) # ( 
// !\cpu|dp|alu_A_mux|mux2_output[10]~6_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ((\cpu|dp|alu_A_mux|mux2_output[13]~13_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & 
// (\cpu|dp|alu_A_mux|mux2_output[12]~12_combout )) ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[11]~7_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[12]~12_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[13]~13_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[10]~6_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~49 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~49 .lut_mask = 64'h03F303F350505F5F;
defparam \cpu|dp|alu_rf_i|alu_out~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~50 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~50_combout  = ( \cpu|dp|alu_rf_i|ShiftLeft0~9_combout  & ( \cpu|dp|alu_rf_i|ShiftLeft0~7_combout  & ( ((!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & (\cpu|dp|alu_rf_i|alu_out~49_combout )) # 
// (\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & ((\cpu|dp|alu_rf_i|ShiftLeft0~8_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[3]~0_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|ShiftLeft0~9_combout  & ( \cpu|dp|alu_rf_i|ShiftLeft0~7_combout  & ( 
// (!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & (\cpu|dp|alu_rf_i|alu_out~49_combout )) # (\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & ((\cpu|dp|alu_rf_i|ShiftLeft0~8_combout ))))) # 
// (\cpu|dp|alu_B_mux|mux2_output[3]~0_combout  & (((!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout )))) ) ) ) # ( \cpu|dp|alu_rf_i|ShiftLeft0~9_combout  & ( !\cpu|dp|alu_rf_i|ShiftLeft0~7_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout  & 
// ((!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & (\cpu|dp|alu_rf_i|alu_out~49_combout )) # (\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & ((\cpu|dp|alu_rf_i|ShiftLeft0~8_combout ))))) # (\cpu|dp|alu_B_mux|mux2_output[3]~0_combout  & 
// (((\cpu|dp|alu_B_mux|mux2_output[2]~2_combout )))) ) ) ) # ( !\cpu|dp|alu_rf_i|ShiftLeft0~9_combout  & ( !\cpu|dp|alu_rf_i|ShiftLeft0~7_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & 
// (\cpu|dp|alu_rf_i|alu_out~49_combout )) # (\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & ((\cpu|dp|alu_rf_i|ShiftLeft0~8_combout ))))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out~49_combout ),
	.datac(!\cpu|dp|alu_rf_i|ShiftLeft0~8_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout ),
	.datae(!\cpu|dp|alu_rf_i|ShiftLeft0~9_combout ),
	.dataf(!\cpu|dp|alu_rf_i|ShiftLeft0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~50 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~50 .lut_mask = 64'h220A225F770A775F;
defparam \cpu|dp|alu_rf_i|alu_out~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N45
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~73 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~73_sumout  = SUM(( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [13])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [13])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [13]))))) ) 
// + ( VCC ) + ( \cpu|dp|alu_rf_i|Add5~94  ))
// \cpu|dp|alu_rf_i|Add5~74  = CARRY(( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [13])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [13])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [13]))))) ) + ( 
// VCC ) + ( \cpu|dp|alu_rf_i|Add5~94  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [13]),
	.datad(!\cpu|dp|reg_A_flopr|q [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~73_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~74 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~73 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~73 .lut_mask = 64'h0000000000000E1F;
defparam \cpu|dp|alu_rf_i|Add5~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N39
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~9 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~9_sumout  = SUM(( \cpu|dp|alu_rf_i|Add5~73_sumout  ) + ( (\cpu|dp|reg_B_flopr|q [13] & ((!\cpu|cont|state [0] & ((!\cpu|cont|Selector8~1_combout ))) # (\cpu|cont|state [0] & (!\cpu|cont|Selector8~4_combout )))) ) + ( 
// \cpu|dp|alu_rf_i|Add5~62  ))
// \cpu|dp|alu_rf_i|Add5~10  = CARRY(( \cpu|dp|alu_rf_i|Add5~73_sumout  ) + ( (\cpu|dp|reg_B_flopr|q [13] & ((!\cpu|cont|state [0] & ((!\cpu|cont|Selector8~1_combout ))) # (\cpu|cont|state [0] & (!\cpu|cont|Selector8~4_combout )))) ) + ( 
// \cpu|dp|alu_rf_i|Add5~62  ))

	.dataa(!\cpu|cont|Selector8~4_combout ),
	.datab(!\cpu|cont|Selector8~1_combout ),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|dp|alu_rf_i|Add5~73_sumout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_B_flopr|q [13]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~9_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~9 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~9 .lut_mask = 64'h0000FF35000000FF;
defparam \cpu|dp|alu_rf_i|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N9
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~51 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~51_combout  = ( \cpu|dp|alu_rf_i|Add5~9_sumout  & ( (!\cpu|dp|alu_rf_i|alu_out[14]~31_combout  & ((!\cpu|dp|alu_rf_i|alu_out[14]~30_combout  & ((\cpu|dp|alu_rf_i|alu_out~50_combout ))) # (\cpu|dp|alu_rf_i|alu_out[14]~30_combout  & 
// (\cpu|dp|alu_B_mux|mux2_output[5]~15_combout )))) # (\cpu|dp|alu_rf_i|alu_out[14]~31_combout  & (!\cpu|dp|alu_rf_i|alu_out[14]~30_combout )) ) ) # ( !\cpu|dp|alu_rf_i|Add5~9_sumout  & ( (!\cpu|dp|alu_rf_i|alu_out[14]~31_combout  & 
// ((!\cpu|dp|alu_rf_i|alu_out[14]~30_combout  & ((\cpu|dp|alu_rf_i|alu_out~50_combout ))) # (\cpu|dp|alu_rf_i|alu_out[14]~30_combout  & (\cpu|dp|alu_B_mux|mux2_output[5]~15_combout )))) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[14]~31_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[14]~30_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[5]~15_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~50_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Add5~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~51 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~51 .lut_mask = 64'h028A028A46CE46CE;
defparam \cpu|dp|alu_rf_i|alu_out~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y69_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~6 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~6_combout  = ( !\cpu|dp|alu_B_mux|mux2_output[13]~8_combout  & ( \cpu|dp|alu_A_mux|mux2_output[13]~13_combout  ) ) # ( \cpu|dp|alu_B_mux|mux2_output[13]~8_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[13]~13_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[13]~8_combout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~6 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~6 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \cpu|dp|alu_rf_i|alu_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~46 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~46_combout  = ( \cpu|dp|alu_rf_i|alu_out[14]~19_combout  & ( (\cpu|dp|alu_rf_i|alu_out~20_combout  & \cpu|dp|alu_B_mux|mux2_output[13]~8_combout ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[14]~19_combout  & ( 
// (\cpu|dp|alu_rf_i|alu_out~20_combout  & ((\cpu|dp|alu_A_mux|mux2_output[13]~13_combout ) # (\cpu|dp|alu_B_mux|mux2_output[13]~8_combout ))) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_rf_i|alu_out~20_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[13]~8_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[13]~13_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[14]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~46 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~46 .lut_mask = 64'h0333033303030303;
defparam \cpu|dp|alu_rf_i|alu_out~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~9 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~9_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[13]~8_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [13])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [13])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [13]))))) ) + ( \cpu|dp|alu_rf_i|Add0~62  ))
// \cpu|dp|alu_rf_i|Add0~10  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[13]~8_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [13])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [13])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [13]))))) ) + ( \cpu|dp|alu_rf_i|Add0~62  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [13]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[13]~8_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [13]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~9_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~9 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~9 .lut_mask = 64'h0000F1E00000FF00;
defparam \cpu|dp|alu_rf_i|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~47 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~47_combout  = ( \cpu|dp|alu_rf_i|alu_out~46_combout  & ( \cpu|dp|alu_rf_i|Add0~9_sumout  & ( \cpu|dp|alu_rf_i|alu_out[14]~15_combout  ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~46_combout  & ( \cpu|dp|alu_rf_i|Add0~9_sumout  & ( 
// (\cpu|dp|alu_rf_i|alu_out[14]~15_combout  & (\cpu|dp|alu_rf_i|alu_out~18_combout  & ((\cpu|dp|alu_rf_i|alu_out~6_combout ) # (\cpu|dp|alu_rf_i|alu_out[2]~16_combout )))) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out~46_combout  & ( !\cpu|dp|alu_rf_i|Add0~9_sumout  & 
// ( \cpu|dp|alu_rf_i|alu_out[14]~15_combout  ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~46_combout  & ( !\cpu|dp|alu_rf_i|Add0~9_sumout  & ( (\cpu|dp|alu_rf_i|alu_out[14]~15_combout  & (!\cpu|dp|alu_rf_i|alu_out[2]~16_combout  & 
// (\cpu|dp|alu_rf_i|alu_out~18_combout  & \cpu|dp|alu_rf_i|alu_out~6_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[14]~15_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[2]~16_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out~18_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~6_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~46_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~47 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~47 .lut_mask = 64'h0004555501055555;
defparam \cpu|dp|alu_rf_i|alu_out~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~52 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~52_combout  = ( \cpu|dp|alu_rf_i|alu_out[14]~29_combout  & ( \cpu|dp|alu_rf_i|alu_out~47_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[14]~24_combout ) # (\cpu|dp|alu_rf_i|Add3~5_sumout ) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|alu_out[14]~29_combout  & ( \cpu|dp|alu_rf_i|alu_out~47_combout  & ( (\cpu|dp|alu_rf_i|alu_out[14]~24_combout  & \cpu|dp|alu_rf_i|alu_out~51_combout ) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out[14]~29_combout  & ( 
// !\cpu|dp|alu_rf_i|alu_out~47_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[14]~24_combout  & ((\cpu|dp|alu_rf_i|alu_out~48_combout ))) # (\cpu|dp|alu_rf_i|alu_out[14]~24_combout  & (\cpu|dp|alu_rf_i|Add3~5_sumout )) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|alu_out[14]~29_combout  & ( !\cpu|dp|alu_rf_i|alu_out~47_combout  & ( (\cpu|dp|alu_rf_i|alu_out[14]~24_combout  & \cpu|dp|alu_rf_i|alu_out~51_combout ) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Add3~5_sumout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out~48_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[14]~24_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~51_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[14]~29_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~52 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~52 .lut_mask = 64'h000F3535000FF5F5;
defparam \cpu|dp|alu_rf_i|alu_out~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y67_N2
dffeas \cpu|dp|alu_rf_i|alu_out[13] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|alu_out~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|alu_rf_i|alu_out[2]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|alu_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[13] .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|alu_out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y67_N21
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~3 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~3_combout  = ( \cpu|cont|pc_src[1]~0_combout  & ( \cpu|cont|pc_src[0]~2_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [13] ) ) ) # ( !\cpu|cont|pc_src[1]~0_combout  & ( \cpu|cont|pc_src[0]~2_combout  & ( \cpu|dp|reg_B_flopr|q [13] 
// ) ) ) # ( \cpu|cont|pc_src[1]~0_combout  & ( !\cpu|cont|pc_src[0]~2_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [13] ) ) ) # ( !\cpu|cont|pc_src[1]~0_combout  & ( !\cpu|cont|pc_src[0]~2_combout  & ( \cpu|dp|alu_rf_i|alu_out [13] ) ) )

	.dataa(!\cpu|dp|pc_counter_i|incremented_pc [13]),
	.datab(!\cpu|dp|alu_rf_i|alu_out [13]),
	.datac(!\cpu|dp|reg_B_flopr|q [13]),
	.datad(gnd),
	.datae(!\cpu|cont|pc_src[1]~0_combout ),
	.dataf(!\cpu|cont|pc_src[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~3 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~3 .lut_mask = 64'h333355550F0F5555;
defparam \cpu|dp|pc_flopenr|q~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y67_N23
dffeas \cpu|dp|pc_flopenr|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[13] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y67_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~9 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~9_sumout  = SUM(( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [14])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [14])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [14]))))) ) 
// + ( \cpu|dp|alu_B_mux|mux2_output[14]~9_combout  ) + ( \cpu|dp|alu_rf_i|Add3~6  ))
// \cpu|dp|alu_rf_i|Add3~10  = CARRY(( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [14])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [14])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [14]))))) ) + ( 
// \cpu|dp|alu_B_mux|mux2_output[14]~9_combout  ) + ( \cpu|dp|alu_rf_i|Add3~6  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [14]),
	.datad(!\cpu|dp|reg_A_flopr|q [14]),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[14]~9_combout ),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~9_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~9 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~9 .lut_mask = 64'h0000FF0000000E1F;
defparam \cpu|dp|alu_rf_i|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N21
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[14]~14 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[14]~14_combout  = ( \cpu|dp|pc_flopenr|q [14] & ( (!\cpu|cont|WideOr7~0_combout ) # ((!\cpu|cont|state [2]) # ((\cpu|dp|reg_A_flopr|q [14]) # (\cpu|cont|state [6]))) ) ) # ( !\cpu|dp|pc_flopenr|q [14] & ( 
// (\cpu|cont|WideOr7~0_combout  & (\cpu|cont|state [2] & (!\cpu|cont|state [6] & \cpu|dp|reg_A_flopr|q [14]))) ) )

	.dataa(!\cpu|cont|WideOr7~0_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|dp|reg_A_flopr|q [14]),
	.datae(gnd),
	.dataf(!\cpu|dp|pc_flopenr|q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[14]~14 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[14]~14 .lut_mask = 64'h00100010EFFFEFFF;
defparam \cpu|dp|alu_A_mux|mux2_output[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~41 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~41_combout  = ( \cpu|dp|alu_B_mux|mux2_output[14]~9_combout  & ( (\cpu|dp|alu_rf_i|alu_out[14]~19_combout  & ((\cpu|dp|alu_A_mux|mux2_output[14]~14_combout ) # (\cpu|dp|alu_rf_i|alu_out[14]~15_combout ))) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[14]~19_combout ),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|alu_out[14]~15_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[14]~14_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[14]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~41 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~41 .lut_mask = 64'h0000000005550555;
defparam \cpu|dp|alu_rf_i|alu_out~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N45
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~39 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~39_combout  = ( \cpu|dp|alu_rf_i|alu_out[14]~19_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[14]~9_combout  & \cpu|dp|alu_rf_i|alu_out~20_combout ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[14]~19_combout  & ( 
// (\cpu|dp|alu_rf_i|alu_out~20_combout  & ((\cpu|dp|alu_A_mux|mux2_output[14]~14_combout ) # (\cpu|dp|alu_B_mux|mux2_output[14]~9_combout ))) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[14]~9_combout ),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|alu_out~20_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[14]~14_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[14]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~39 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~39 .lut_mask = 64'h050F050F05050505;
defparam \cpu|dp|alu_rf_i|alu_out~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y67_N33
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~7 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~7_combout  = ( \cpu|dp|alu_B_mux|mux2_output[14]~9_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[14]~14_combout  ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[14]~9_combout  & ( \cpu|dp|alu_A_mux|mux2_output[14]~14_combout  ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[14]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[14]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~7 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~7 .lut_mask = 64'h55555555AAAAAAAA;
defparam \cpu|dp|alu_rf_i|alu_out~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N33
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~5 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~5_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[14]~9_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [14])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [14])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [14]))))) ) + ( \cpu|dp|alu_rf_i|Add0~10  ))
// \cpu|dp|alu_rf_i|Add0~6  = CARRY(( !\cpu|dp|alu_B_mux|mux2_output[14]~9_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [14])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [14])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [14]))))) ) + ( \cpu|dp|alu_rf_i|Add0~10  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [14]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[14]~9_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [14]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~5_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~5 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~5 .lut_mask = 64'h0000F1E00000FF00;
defparam \cpu|dp|alu_rf_i|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~40 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~40_combout  = ( \cpu|dp|alu_rf_i|alu_out~18_combout  & ( \cpu|dp|alu_rf_i|Add0~5_sumout  & ( (\cpu|dp|alu_rf_i|alu_out[14]~15_combout  & (((\cpu|dp|alu_rf_i|alu_out~7_combout ) # (\cpu|dp|alu_rf_i|alu_out[2]~16_combout )) # 
// (\cpu|dp|alu_rf_i|alu_out~39_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~18_combout  & ( \cpu|dp|alu_rf_i|Add0~5_sumout  & ( (\cpu|dp|alu_rf_i|alu_out[14]~15_combout  & \cpu|dp|alu_rf_i|alu_out~39_combout ) ) ) ) # ( 
// \cpu|dp|alu_rf_i|alu_out~18_combout  & ( !\cpu|dp|alu_rf_i|Add0~5_sumout  & ( (\cpu|dp|alu_rf_i|alu_out[14]~15_combout  & (((!\cpu|dp|alu_rf_i|alu_out[2]~16_combout  & \cpu|dp|alu_rf_i|alu_out~7_combout )) # (\cpu|dp|alu_rf_i|alu_out~39_combout ))) ) ) ) 
// # ( !\cpu|dp|alu_rf_i|alu_out~18_combout  & ( !\cpu|dp|alu_rf_i|Add0~5_sumout  & ( (\cpu|dp|alu_rf_i|alu_out[14]~15_combout  & \cpu|dp|alu_rf_i|alu_out~39_combout ) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[14]~15_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out~39_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[2]~16_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~7_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~18_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~40 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~40 .lut_mask = 64'h1111115111111555;
defparam \cpu|dp|alu_rf_i|alu_out~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~42 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~42_combout  = ( \cpu|dp|alu_A_mux|mux2_output[13]~13_combout  & ( \cpu|dp|alu_A_mux|mux2_output[11]~7_combout  & ( ((!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ((\cpu|dp|alu_A_mux|mux2_output[14]~14_combout ))) # 
// (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (\cpu|dp|alu_A_mux|mux2_output[12]~12_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[0]~6_combout ) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[13]~13_combout  & ( \cpu|dp|alu_A_mux|mux2_output[11]~7_combout  & ( 
// (!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ((\cpu|dp|alu_A_mux|mux2_output[14]~14_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (\cpu|dp|alu_A_mux|mux2_output[12]~12_combout )))) # 
// (\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & (((\cpu|dp|alu_B_mux|mux2_output[1]~1_combout )))) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[13]~13_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[11]~7_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & 
// ((!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ((\cpu|dp|alu_A_mux|mux2_output[14]~14_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (\cpu|dp|alu_A_mux|mux2_output[12]~12_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & 
// (((!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout )))) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[13]~13_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[11]~7_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & 
// ((!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ((\cpu|dp|alu_A_mux|mux2_output[14]~14_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & (\cpu|dp|alu_A_mux|mux2_output[12]~12_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[12]~12_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[14]~14_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[13]~13_combout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[11]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~42 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~42 .lut_mask = 64'h0C443F440C773F77;
defparam \cpu|dp|alu_rf_i|alu_out~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~43 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~43_combout  = ( \cpu|dp|alu_rf_i|ShiftLeft0~4_combout  & ( \cpu|dp|alu_rf_i|ShiftLeft0~5_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & (((\cpu|dp|alu_rf_i|alu_out~42_combout )) # 
// (\cpu|dp|alu_B_mux|mux2_output[3]~0_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout ) # ((\cpu|dp|alu_rf_i|ShiftLeft0~6_combout )))) ) ) ) # ( !\cpu|dp|alu_rf_i|ShiftLeft0~4_combout  & ( 
// \cpu|dp|alu_rf_i|ShiftLeft0~5_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & (!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout  & ((\cpu|dp|alu_rf_i|alu_out~42_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & 
// ((!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout ) # ((\cpu|dp|alu_rf_i|ShiftLeft0~6_combout )))) ) ) ) # ( \cpu|dp|alu_rf_i|ShiftLeft0~4_combout  & ( !\cpu|dp|alu_rf_i|ShiftLeft0~5_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & 
// (((\cpu|dp|alu_rf_i|alu_out~42_combout )) # (\cpu|dp|alu_B_mux|mux2_output[3]~0_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & (\cpu|dp|alu_B_mux|mux2_output[3]~0_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~6_combout ))) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|ShiftLeft0~4_combout  & ( !\cpu|dp|alu_rf_i|ShiftLeft0~5_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & (!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout  & ((\cpu|dp|alu_rf_i|alu_out~42_combout )))) # 
// (\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & (\cpu|dp|alu_B_mux|mux2_output[3]~0_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~6_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout ),
	.datac(!\cpu|dp|alu_rf_i|ShiftLeft0~6_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~42_combout ),
	.datae(!\cpu|dp|alu_rf_i|ShiftLeft0~4_combout ),
	.dataf(!\cpu|dp|alu_rf_i|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~43 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~43 .lut_mask = 64'h018923AB45CD67EF;
defparam \cpu|dp|alu_rf_i|alu_out~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~69 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~69_sumout  = SUM(( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [14])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [14])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [14]))))) ) 
// + ( VCC ) + ( \cpu|dp|alu_rf_i|Add5~74  ))
// \cpu|dp|alu_rf_i|Add5~70  = CARRY(( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [14])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [14])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [14]))))) ) + ( 
// VCC ) + ( \cpu|dp|alu_rf_i|Add5~74  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [14]),
	.datad(!\cpu|dp|reg_A_flopr|q [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~69_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~70 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~69 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~69 .lut_mask = 64'h0000000000000E1F;
defparam \cpu|dp|alu_rf_i|Add5~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~5 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~5_sumout  = SUM(( \cpu|dp|alu_rf_i|Add5~69_sumout  ) + ( (\cpu|dp|reg_B_flopr|q [14] & ((!\cpu|cont|state [0] & (!\cpu|cont|Selector8~1_combout )) # (\cpu|cont|state [0] & ((!\cpu|cont|Selector8~4_combout ))))) ) + ( 
// \cpu|dp|alu_rf_i|Add5~10  ))
// \cpu|dp|alu_rf_i|Add5~6  = CARRY(( \cpu|dp|alu_rf_i|Add5~69_sumout  ) + ( (\cpu|dp|reg_B_flopr|q [14] & ((!\cpu|cont|state [0] & (!\cpu|cont|Selector8~1_combout )) # (\cpu|cont|state [0] & ((!\cpu|cont|Selector8~4_combout ))))) ) + ( 
// \cpu|dp|alu_rf_i|Add5~10  ))

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|Selector8~1_combout ),
	.datac(!\cpu|cont|Selector8~4_combout ),
	.datad(!\cpu|dp|alu_rf_i|Add5~69_sumout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_B_flopr|q [14]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~5_sumout ),
	.cout(\cpu|dp|alu_rf_i|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~5 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~5 .lut_mask = 64'h0000FF27000000FF;
defparam \cpu|dp|alu_rf_i|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~44 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~44_combout  = ( \cpu|dp|alu_rf_i|alu_out[14]~30_combout  & ( \cpu|dp|alu_rf_i|Add5~5_sumout  & ( (\cpu|dp|alu_B_mux|mux2_output[6]~12_combout  & !\cpu|dp|alu_rf_i|alu_out[14]~31_combout ) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|alu_out[14]~30_combout  & ( \cpu|dp|alu_rf_i|Add5~5_sumout  & ( (\cpu|dp|alu_rf_i|alu_out[14]~31_combout ) # (\cpu|dp|alu_rf_i|alu_out~43_combout ) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out[14]~30_combout  & ( !\cpu|dp|alu_rf_i|Add5~5_sumout  & 
// ( (\cpu|dp|alu_B_mux|mux2_output[6]~12_combout  & !\cpu|dp|alu_rf_i|alu_out[14]~31_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[14]~30_combout  & ( !\cpu|dp|alu_rf_i|Add5~5_sumout  & ( (\cpu|dp|alu_rf_i|alu_out~43_combout  & 
// !\cpu|dp|alu_rf_i|alu_out[14]~31_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_rf_i|alu_out~43_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[6]~12_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[14]~31_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[14]~30_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add5~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~44 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~44 .lut_mask = 64'h33000F0033FF0F00;
defparam \cpu|dp|alu_rf_i|alu_out~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~45 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~45_combout  = ( \cpu|dp|alu_rf_i|alu_out~40_combout  & ( \cpu|dp|alu_rf_i|alu_out~44_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[14]~29_combout  & ((\cpu|dp|alu_rf_i|alu_out[14]~24_combout ))) # 
// (\cpu|dp|alu_rf_i|alu_out[14]~29_combout  & ((!\cpu|dp|alu_rf_i|alu_out[14]~24_combout ) # (\cpu|dp|alu_rf_i|Add3~9_sumout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~40_combout  & ( \cpu|dp|alu_rf_i|alu_out~44_combout  & ( 
// (!\cpu|dp|alu_rf_i|alu_out[14]~29_combout  & (((\cpu|dp|alu_rf_i|alu_out[14]~24_combout )))) # (\cpu|dp|alu_rf_i|alu_out[14]~29_combout  & ((!\cpu|dp|alu_rf_i|alu_out[14]~24_combout  & ((\cpu|dp|alu_rf_i|alu_out~41_combout ))) # 
// (\cpu|dp|alu_rf_i|alu_out[14]~24_combout  & (\cpu|dp|alu_rf_i|Add3~9_sumout )))) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out~40_combout  & ( !\cpu|dp|alu_rf_i|alu_out~44_combout  & ( (\cpu|dp|alu_rf_i|alu_out[14]~29_combout  & 
// ((!\cpu|dp|alu_rf_i|alu_out[14]~24_combout ) # (\cpu|dp|alu_rf_i|Add3~9_sumout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~40_combout  & ( !\cpu|dp|alu_rf_i|alu_out~44_combout  & ( (\cpu|dp|alu_rf_i|alu_out[14]~29_combout  & 
// ((!\cpu|dp|alu_rf_i|alu_out[14]~24_combout  & ((\cpu|dp|alu_rf_i|alu_out~41_combout ))) # (\cpu|dp|alu_rf_i|alu_out[14]~24_combout  & (\cpu|dp|alu_rf_i|Add3~9_sumout )))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[14]~29_combout ),
	.datab(!\cpu|dp|alu_rf_i|Add3~9_sumout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out~41_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[14]~24_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~40_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~45 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~45 .lut_mask = 64'h0511551105BB55BB;
defparam \cpu|dp|alu_rf_i|alu_out~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y68_N38
dffeas \cpu|dp|alu_rf_i|alu_out[14] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|alu_out~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|alu_rf_i|alu_out[2]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|alu_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[14] .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|alu_out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y66_N42
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~5 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~5_sumout  = SUM(( \cpu|dp|pc_flopenr|q [14] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~10  ))
// \cpu|dp|pc_counter_i|Add0~6  = CARRY(( \cpu|dp|pc_flopenr|q [14] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|pc_flopenr|q [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~5_sumout ),
	.cout(\cpu|dp|pc_counter_i|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~5 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|dp|pc_counter_i|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y66_N44
dffeas \cpu|dp|pc_counter_i|incremented_pc[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[14] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y66_N39
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~2 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~2_combout  = ( \cpu|dp|pc_counter_i|incremented_pc [14] & ( ((!\cpu|cont|pc_src[0]~2_combout  & ((\cpu|dp|alu_rf_i|alu_out [14]))) # (\cpu|cont|pc_src[0]~2_combout  & (\cpu|dp|reg_B_flopr|q [14]))) # (\cpu|cont|pc_src[1]~0_combout ) ) 
// ) # ( !\cpu|dp|pc_counter_i|incremented_pc [14] & ( (!\cpu|cont|pc_src[1]~0_combout  & ((!\cpu|cont|pc_src[0]~2_combout  & ((\cpu|dp|alu_rf_i|alu_out [14]))) # (\cpu|cont|pc_src[0]~2_combout  & (\cpu|dp|reg_B_flopr|q [14])))) ) )

	.dataa(!\cpu|cont|pc_src[0]~2_combout ),
	.datab(!\cpu|cont|pc_src[1]~0_combout ),
	.datac(!\cpu|dp|reg_B_flopr|q [14]),
	.datad(!\cpu|dp|alu_rf_i|alu_out [14]),
	.datae(gnd),
	.dataf(!\cpu|dp|pc_counter_i|incremented_pc [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~2 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~2 .lut_mask = 64'h048C048C37BF37BF;
defparam \cpu|dp|pc_flopenr|q~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y66_N41
dffeas \cpu|dp|pc_flopenr|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[14] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y67_N15
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add3~13 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add3~13_sumout  = SUM(( \cpu|dp|alu_B_mux|mux2_output[15]~10_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [15])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [15])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [15]))))) ) + ( \cpu|dp|alu_rf_i|Add3~10  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [15]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[15]~10_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [15]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add3~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add3~13 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add3~13 .lut_mask = 64'h0000F1E0000000FF;
defparam \cpu|dp|alu_rf_i|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y66_N18
cyclonev_lcell_comb \cpu|dp|alu_A_mux|mux2_output[15]~15 (
// Equation(s):
// \cpu|dp|alu_A_mux|mux2_output[15]~15_combout  = ( \cpu|cont|state [6] & ( \cpu|dp|pc_flopenr|q [15] ) ) # ( !\cpu|cont|state [6] & ( (!\cpu|cont|state [2] & (((\cpu|dp|pc_flopenr|q [15])))) # (\cpu|cont|state [2] & ((!\cpu|cont|WideOr7~0_combout  & 
// ((\cpu|dp|pc_flopenr|q [15]))) # (\cpu|cont|WideOr7~0_combout  & (\cpu|dp|reg_A_flopr|q [15])))) ) )

	.dataa(!\cpu|dp|reg_A_flopr|q [15]),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|cont|WideOr7~0_combout ),
	.datad(!\cpu|dp|pc_flopenr|q [15]),
	.datae(gnd),
	.dataf(!\cpu|cont|state [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_A_mux|mux2_output[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_A_mux|mux2_output[15]~15 .extended_lut = "off";
defparam \cpu|dp|alu_A_mux|mux2_output[15]~15 .lut_mask = 64'h01FD01FD00FF00FF;
defparam \cpu|dp|alu_A_mux|mux2_output[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~23 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~23_combout  = ( \cpu|dp|alu_rf_i|alu_out[14]~15_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[15]~10_combout  & \cpu|dp|alu_rf_i|alu_out[14]~19_combout ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[14]~15_combout  & ( 
// (\cpu|dp|alu_B_mux|mux2_output[15]~10_combout  & (\cpu|dp|alu_A_mux|mux2_output[15]~15_combout  & \cpu|dp|alu_rf_i|alu_out[14]~19_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[15]~10_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[15]~15_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[14]~19_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[14]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~23 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~23 .lut_mask = 64'h0003000300330033;
defparam \cpu|dp|alu_rf_i|alu_out~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N9
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~21 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~21_combout  = ( \cpu|dp|alu_rf_i|alu_out[14]~19_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[15]~10_combout  & \cpu|dp|alu_rf_i|alu_out~20_combout ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[14]~19_combout  & ( 
// (\cpu|dp|alu_rf_i|alu_out~20_combout  & ((\cpu|dp|alu_B_mux|mux2_output[15]~10_combout ) # (\cpu|dp|alu_A_mux|mux2_output[15]~15_combout ))) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[15]~15_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[15]~10_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~20_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[14]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~21 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~21 .lut_mask = 64'h003F003F000F000F;
defparam \cpu|dp|alu_rf_i|alu_out~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y67_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~8 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~8_combout  = ( \cpu|dp|alu_B_mux|mux2_output[15]~10_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[15]~15_combout  ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[15]~10_combout  & ( \cpu|dp|alu_A_mux|mux2_output[15]~15_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[15]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[15]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~8 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~8 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \cpu|dp|alu_rf_i|alu_out~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add0~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add0~1_sumout  = SUM(( !\cpu|dp|alu_B_mux|mux2_output[15]~10_combout  ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [15])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [15])) # 
// (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q [15]))))) ) + ( \cpu|dp|alu_rf_i|Add0~6  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [15]),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[15]~10_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [15]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add0~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add0~1 .lut_mask = 64'h0000F1E00000FF00;
defparam \cpu|dp|alu_rf_i|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~22 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~22_combout  = ( \cpu|dp|alu_rf_i|alu_out~18_combout  & ( \cpu|dp|alu_rf_i|Add0~1_sumout  & ( (\cpu|dp|alu_rf_i|alu_out[14]~15_combout  & (((\cpu|dp|alu_rf_i|alu_out[2]~16_combout ) # (\cpu|dp|alu_rf_i|alu_out~8_combout )) # 
// (\cpu|dp|alu_rf_i|alu_out~21_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~18_combout  & ( \cpu|dp|alu_rf_i|Add0~1_sumout  & ( (\cpu|dp|alu_rf_i|alu_out[14]~15_combout  & \cpu|dp|alu_rf_i|alu_out~21_combout ) ) ) ) # ( 
// \cpu|dp|alu_rf_i|alu_out~18_combout  & ( !\cpu|dp|alu_rf_i|Add0~1_sumout  & ( (\cpu|dp|alu_rf_i|alu_out[14]~15_combout  & (((\cpu|dp|alu_rf_i|alu_out~8_combout  & !\cpu|dp|alu_rf_i|alu_out[2]~16_combout )) # (\cpu|dp|alu_rf_i|alu_out~21_combout ))) ) ) ) 
// # ( !\cpu|dp|alu_rf_i|alu_out~18_combout  & ( !\cpu|dp|alu_rf_i|Add0~1_sumout  & ( (\cpu|dp|alu_rf_i|alu_out[14]~15_combout  & \cpu|dp|alu_rf_i|alu_out~21_combout ) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[14]~15_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out~21_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out~8_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[2]~16_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~18_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~22 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~22 .lut_mask = 64'h1111151111111555;
defparam \cpu|dp|alu_rf_i|alu_out~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~32 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~32_combout  = ( \cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( \cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ( \cpu|dp|alu_A_mux|mux2_output[12]~12_combout  ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( 
// \cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ( \cpu|dp|alu_A_mux|mux2_output[14]~14_combout  ) ) ) # ( \cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ( \cpu|dp|alu_A_mux|mux2_output[13]~13_combout  ) ) ) # 
// ( !\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & ( \cpu|dp|alu_A_mux|mux2_output[15]~15_combout  ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[12]~12_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[14]~14_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[13]~13_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[15]~15_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~32 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~32 .lut_mask = 64'h00FF0F0F33335555;
defparam \cpu|dp|alu_rf_i|alu_out~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~33 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~33_combout  = ( \cpu|dp|alu_rf_i|alu_out~32_combout  & ( \cpu|dp|alu_rf_i|ShiftLeft0~3_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & (((!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout ) # 
// (\cpu|dp|alu_rf_i|ShiftLeft0~1_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & (((\cpu|dp|alu_B_mux|mux2_output[3]~0_combout )) # (\cpu|dp|alu_rf_i|ShiftLeft0~2_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~32_combout  & ( 
// \cpu|dp|alu_rf_i|ShiftLeft0~3_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & (((\cpu|dp|alu_rf_i|ShiftLeft0~1_combout  & \cpu|dp|alu_B_mux|mux2_output[3]~0_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & 
// (((\cpu|dp|alu_B_mux|mux2_output[3]~0_combout )) # (\cpu|dp|alu_rf_i|ShiftLeft0~2_combout ))) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out~32_combout  & ( !\cpu|dp|alu_rf_i|ShiftLeft0~3_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & 
// (((!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout ) # (\cpu|dp|alu_rf_i|ShiftLeft0~1_combout )))) # (\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~2_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout )))) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|alu_out~32_combout  & ( !\cpu|dp|alu_rf_i|ShiftLeft0~3_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & (((\cpu|dp|alu_rf_i|ShiftLeft0~1_combout  & \cpu|dp|alu_B_mux|mux2_output[3]~0_combout )))) # 
// (\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~2_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|ShiftLeft0~2_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout ),
	.datac(!\cpu|dp|alu_rf_i|ShiftLeft0~1_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~32_combout ),
	.dataf(!\cpu|dp|alu_rf_i|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~33 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~33 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \cpu|dp|alu_rf_i|alu_out~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N51
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~65 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~65_sumout  = SUM(( VCC ) + ( (!\cpu|cont|WideOr7~1_combout  & (((\cpu|dp|pc_flopenr|q [15])))) # (\cpu|cont|WideOr7~1_combout  & ((!\cpu|cont|state [2] & (\cpu|dp|pc_flopenr|q [15])) # (\cpu|cont|state [2] & ((\cpu|dp|reg_A_flopr|q 
// [15]))))) ) + ( \cpu|dp|alu_rf_i|Add5~70  ))

	.dataa(!\cpu|cont|WideOr7~1_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|pc_flopenr|q [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_A_flopr|q [15]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~65 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~65 .lut_mask = 64'h0000F1E00000FFFF;
defparam \cpu|dp|alu_rf_i|Add5~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y67_N45
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Add5~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|Add5~1_sumout  = SUM(( \cpu|dp|alu_rf_i|Add5~65_sumout  ) + ( (\cpu|dp|reg_B_flopr|q [15] & ((!\cpu|cont|state [0] & (!\cpu|cont|Selector8~1_combout )) # (\cpu|cont|state [0] & ((!\cpu|cont|Selector8~4_combout ))))) ) + ( 
// \cpu|dp|alu_rf_i|Add5~6  ))

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|Selector8~1_combout ),
	.datac(!\cpu|cont|Selector8~4_combout ),
	.datad(!\cpu|dp|alu_rf_i|Add5~65_sumout ),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_B_flopr|q [15]),
	.datag(gnd),
	.cin(\cpu|dp|alu_rf_i|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|alu_rf_i|Add5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Add5~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Add5~1 .lut_mask = 64'h0000FF27000000FF;
defparam \cpu|dp|alu_rf_i|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~34 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~34_combout  = ( \cpu|dp|alu_rf_i|alu_out[14]~30_combout  & ( \cpu|dp|alu_rf_i|Add5~1_sumout  & ( (!\cpu|dp|alu_rf_i|alu_out[14]~31_combout  & \cpu|dp|alu_B_mux|mux2_output[7]~13_combout ) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|alu_out[14]~30_combout  & ( \cpu|dp|alu_rf_i|Add5~1_sumout  & ( (\cpu|dp|alu_rf_i|alu_out~33_combout ) # (\cpu|dp|alu_rf_i|alu_out[14]~31_combout ) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out[14]~30_combout  & ( !\cpu|dp|alu_rf_i|Add5~1_sumout  & 
// ( (!\cpu|dp|alu_rf_i|alu_out[14]~31_combout  & \cpu|dp|alu_B_mux|mux2_output[7]~13_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[14]~30_combout  & ( !\cpu|dp|alu_rf_i|Add5~1_sumout  & ( (!\cpu|dp|alu_rf_i|alu_out[14]~31_combout  & 
// \cpu|dp|alu_rf_i|alu_out~33_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_rf_i|alu_out[14]~31_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[7]~13_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~33_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[14]~30_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~34 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~34 .lut_mask = 64'h00CC0C0C33FF0C0C;
defparam \cpu|dp|alu_rf_i|alu_out~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~35 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~35_combout  = ( \cpu|dp|alu_rf_i|alu_out~22_combout  & ( \cpu|dp|alu_rf_i|alu_out~34_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[14]~29_combout  & ((\cpu|dp|alu_rf_i|alu_out[14]~24_combout ))) # 
// (\cpu|dp|alu_rf_i|alu_out[14]~29_combout  & ((!\cpu|dp|alu_rf_i|alu_out[14]~24_combout ) # (\cpu|dp|alu_rf_i|Add3~13_sumout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~22_combout  & ( \cpu|dp|alu_rf_i|alu_out~34_combout  & ( 
// (!\cpu|dp|alu_rf_i|alu_out[14]~29_combout  & (((\cpu|dp|alu_rf_i|alu_out[14]~24_combout )))) # (\cpu|dp|alu_rf_i|alu_out[14]~29_combout  & ((!\cpu|dp|alu_rf_i|alu_out[14]~24_combout  & ((\cpu|dp|alu_rf_i|alu_out~23_combout ))) # 
// (\cpu|dp|alu_rf_i|alu_out[14]~24_combout  & (\cpu|dp|alu_rf_i|Add3~13_sumout )))) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out~22_combout  & ( !\cpu|dp|alu_rf_i|alu_out~34_combout  & ( (\cpu|dp|alu_rf_i|alu_out[14]~29_combout  & 
// ((!\cpu|dp|alu_rf_i|alu_out[14]~24_combout ) # (\cpu|dp|alu_rf_i|Add3~13_sumout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~22_combout  & ( !\cpu|dp|alu_rf_i|alu_out~34_combout  & ( (\cpu|dp|alu_rf_i|alu_out[14]~29_combout  & 
// ((!\cpu|dp|alu_rf_i|alu_out[14]~24_combout  & ((\cpu|dp|alu_rf_i|alu_out~23_combout ))) # (\cpu|dp|alu_rf_i|alu_out[14]~24_combout  & (\cpu|dp|alu_rf_i|Add3~13_sumout )))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Add3~13_sumout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out~23_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[14]~29_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[14]~24_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~22_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~35 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~35 .lut_mask = 64'h03050F0503F50FF5;
defparam \cpu|dp|alu_rf_i|alu_out~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y68_N50
dffeas \cpu|dp|alu_rf_i|alu_out[15] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|alu_out~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|alu_rf_i|alu_out[2]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|alu_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[15] .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|alu_out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y67_N12
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~0 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~0_combout  = ( \cpu|cont|pc_src[1]~0_combout  & ( \cpu|cont|pc_src[0]~2_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [15] ) ) ) # ( !\cpu|cont|pc_src[1]~0_combout  & ( \cpu|cont|pc_src[0]~2_combout  & ( \cpu|dp|reg_B_flopr|q [15] 
// ) ) ) # ( \cpu|cont|pc_src[1]~0_combout  & ( !\cpu|cont|pc_src[0]~2_combout  & ( \cpu|dp|pc_counter_i|incremented_pc [15] ) ) ) # ( !\cpu|cont|pc_src[1]~0_combout  & ( !\cpu|cont|pc_src[0]~2_combout  & ( \cpu|dp|alu_rf_i|alu_out [15] ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out [15]),
	.datab(!\cpu|dp|reg_B_flopr|q [15]),
	.datac(!\cpu|dp|pc_counter_i|incremented_pc [15]),
	.datad(gnd),
	.datae(!\cpu|cont|pc_src[1]~0_combout ),
	.dataf(!\cpu|cont|pc_src[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~0 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~0 .lut_mask = 64'h55550F0F33330F0F;
defparam \cpu|dp|pc_flopenr|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y67_N14
dffeas \cpu|dp|pc_flopenr|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[15] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y66_N45
cyclonev_lcell_comb \cpu|dp|pc_counter_i|Add0~1 (
// Equation(s):
// \cpu|dp|pc_counter_i|Add0~1_sumout  = SUM(( \cpu|dp|pc_flopenr|q [15] ) + ( GND ) + ( \cpu|dp|pc_counter_i|Add0~6  ))

	.dataa(!\cpu|dp|pc_flopenr|q [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|dp|pc_counter_i|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|dp|pc_counter_i|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|Add0~1 .extended_lut = "off";
defparam \cpu|dp|pc_counter_i|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|dp|pc_counter_i|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y66_N47
dffeas \cpu|dp|pc_counter_i|incremented_pc[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[15] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y67_N33
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux0~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux0~0_combout  = ( \cpu|dp|alu_rf_i|alu_out [15] & ( (!\cpu|cont|Decoder1~5_combout ) # (\cpu|dp|pc_counter_i|incremented_pc [15]) ) ) # ( !\cpu|dp|alu_rf_i|alu_out [15] & ( (\cpu|cont|Decoder1~5_combout  & 
// \cpu|dp|pc_counter_i|incremented_pc [15]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|Decoder1~5_combout ),
	.datad(!\cpu|dp|pc_counter_i|incremented_pc [15]),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux0~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux0~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \cpu|dp|reg_write_src_mux|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N6
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux0~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux0~1_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0_combout  & ( \cpu|dp|reg_write_src_mux|Mux0~0_combout  & ( (!\cpu|cont|Decoder1~4_combout ) # ((!\cpu|dp|Equal0~3_combout  & 
// ((\new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0_combout ) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0_combout  & ( 
// \cpu|dp|reg_write_src_mux|Mux0~0_combout  & ( (!\cpu|cont|Decoder1~4_combout ) # ((!\cpu|dp|Equal0~3_combout  & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0_combout ))) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0_combout  & ( !\cpu|dp|reg_write_src_mux|Mux0~0_combout  & ( (\cpu|cont|Decoder1~4_combout  & (!\cpu|dp|Equal0~3_combout  & 
// ((\new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0_combout ) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0_combout  & ( 
// !\cpu|dp|reg_write_src_mux|Mux0~0_combout  & ( (\cpu|cont|Decoder1~4_combout  & (!\cpu|dp|Equal0~3_combout  & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\cpu|cont|Decoder1~4_combout ),
	.datab(!\cpu|dp|Equal0~3_combout ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0_combout ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0_combout ),
	.dataf(!\cpu|dp|reg_write_src_mux|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux0~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux0~1 .lut_mask = 64'h00400444AAEAAEEE;
defparam \cpu|dp|reg_write_src_mux|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N3
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[36]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[36]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[36]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y67_N4
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[36] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y66_N30
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~9 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~9_combout  = ( !\cpu|dp|reg_file|WideOr0~combout  & ( \cpu|dp|reg_file|RAM~3_combout  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [35] & \reset~input_o ) ) ) ) # ( !\cpu|dp|reg_file|WideOr0~combout  & ( !\cpu|dp|reg_file|RAM~3_combout  & 
// ( (\reset~input_o  & ((!\cpu|dp|reg_file|RAM_rtl_0_bypass [36] & (\cpu|dp|reg_file|RAM_rtl_0_bypass [35])) # (\cpu|dp|reg_file|RAM_rtl_0_bypass [36] & ((\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a13 ))))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_0_bypass [35]),
	.datab(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a13 ),
	.datac(!\cpu|dp|reg_file|RAM_rtl_0_bypass [36]),
	.datad(!\reset~input_o ),
	.datae(!\cpu|dp|reg_file|WideOr0~combout ),
	.dataf(!\cpu|dp|reg_file|RAM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~9 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~9 .lut_mask = 64'h0053000000550000;
defparam \cpu|dp|reg_A_flopr|q~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y66_N32
dffeas \cpu|dp|reg_A_flopr|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[13] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N15
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[13]~9 (
// Equation(s):
// \cpu|dp|data_to_mem_store[13]~9_combout  = ( \cpu|dp|reg_A_flopr|q [13] & ( \cpu|dp|mem_address~1_combout  & ( (!\cpu|cont|state [0] & (\cpu|cont|state [2] & (\cpu|cont|state [6] & !\cpu|cont|state [7]))) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [7]),
	.datae(!\cpu|dp|reg_A_flopr|q [13]),
	.dataf(!\cpu|dp|mem_address~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[13]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[13]~9 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[13]~9 .lut_mask = 64'h0000000000000200;
defparam \cpu|dp|data_to_mem_store[13]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y70_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[13]~9_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C1848200842048884280800085010001004201008208204122";
// synopsys translate_on

// Location: M10K_X14_Y66_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[13]~9_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y70_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[13]~9_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y68_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[13]~9_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N24
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0  & ( 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0 )))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0 ))))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0  
// & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\new_mem|ram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0 ))))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0 .lut_mask = 64'h202A707A252F757F;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y66_N57
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux2~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux2~0_combout  = ( \cpu|dp|alu_rf_i|alu_out [13] & ( (!\cpu|cont|Decoder1~5_combout ) # (\cpu|dp|pc_counter_i|incremented_pc [13]) ) ) # ( !\cpu|dp|alu_rf_i|alu_out [13] & ( (\cpu|cont|Decoder1~5_combout  & 
// \cpu|dp|pc_counter_i|incremented_pc [13]) ) )

	.dataa(!\cpu|cont|Decoder1~5_combout ),
	.datab(gnd),
	.datac(!\cpu|dp|pc_counter_i|incremented_pc [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux2~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux2~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \cpu|dp|reg_write_src_mux|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y66_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a125 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[13]~9_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_first_bit_number = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a125 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y67_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a77 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[13]~9_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_first_bit_number = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a77 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y69_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a109 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[13]~9_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_first_bit_number = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a109 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y69_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a93 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[13]~9_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_first_bit_number = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a93 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N54
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a109~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a93~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0 )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a125~PORTBDATAOUT0 ))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a109~PORTBDATAOUT0  & ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a93~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0  & !\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a125~PORTBDATAOUT0 ))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a109~PORTBDATAOUT0 
//  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a93~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0 )))) 
// # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a125~PORTBDATAOUT0  & ((\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a109~PORTBDATAOUT0 
//  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a93~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0  & !\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a125~PORTBDATAOUT0  & ((\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|ram_block1a125~PORTBDATAOUT0 ),
	.datab(!\new_mem|ram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0 ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a109~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a93~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0 .lut_mask = 64'h300530F53F053FF5;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N48
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux2~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux2~1_combout  = ( \cpu|dp|reg_write_src_mux|Mux2~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout ) # ((!\cpu|dp|Equal0~3_combout  & 
// ((\new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0_combout ) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\cpu|dp|reg_write_src_mux|Mux2~0_combout  & ( 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0_combout  & ( (\cpu|cont|Decoder1~4_combout  & (!\cpu|dp|Equal0~3_combout  & ((\new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0_combout ) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( \cpu|dp|reg_write_src_mux|Mux2~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout ) # ((!\cpu|dp|Equal0~3_combout  & 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0_combout ))) ) ) ) # ( !\cpu|dp|reg_write_src_mux|Mux2~0_combout  & ( 
// !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0_combout  & ( (\cpu|cont|Decoder1~4_combout  & (!\cpu|dp|Equal0~3_combout  & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\cpu|cont|Decoder1~4_combout ),
	.datab(!\cpu|dp|Equal0~3_combout ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0_combout ),
	.datae(!\cpu|dp|reg_write_src_mux|Mux2~0_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux2~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux2~1 .lut_mask = 64'h0040AAEA0444AEEE;
defparam \cpu|dp|reg_write_src_mux|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N36
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~11 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~11_combout  = ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a8  & ( !\cpu|dp|reg_file|WideOr1~combout  & ( (\reset~input_o  & (((\cpu|dp|reg_file|RAM_rtl_1_bypass [26] & !\cpu|dp|reg_file|RAM~1_combout )) # 
// (\cpu|dp|reg_file|RAM_rtl_1_bypass [25]))) ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a8  & ( !\cpu|dp|reg_file|WideOr1~combout  & ( (\reset~input_o  & (\cpu|dp|reg_file|RAM_rtl_1_bypass [25] & ((!\cpu|dp|reg_file|RAM_rtl_1_bypass 
// [26]) # (\cpu|dp|reg_file|RAM~1_combout )))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_1_bypass [26]),
	.datab(!\reset~input_o ),
	.datac(!\cpu|dp|reg_file|RAM_rtl_1_bypass [25]),
	.datad(!\cpu|dp|reg_file|RAM~1_combout ),
	.datae(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a8 ),
	.dataf(!\cpu|dp|reg_file|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~11 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~11 .lut_mask = 64'h0203130300000000;
defparam \cpu|dp|reg_B_flopr|q~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y68_N2
dffeas \cpu|dp|reg_B_flopr|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_B_flopr|q~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[8] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N57
cyclonev_lcell_comb \cpu|dp|mem_address[8]~13 (
// Equation(s):
// \cpu|dp|mem_address[8]~13_combout  = ( \cpu|dp|reg_B_flopr|q [8] & ( \cpu|dp|pc_flopenr|q [8] ) ) # ( !\cpu|dp|reg_B_flopr|q [8] & ( \cpu|dp|pc_flopenr|q [8] & ( ((!\cpu|cont|state [6]) # ((!\cpu|dp|mem_address~1_combout ) # (\cpu|cont|state [7]))) # 
// (\cpu|cont|state [0]) ) ) ) # ( \cpu|dp|reg_B_flopr|q [8] & ( !\cpu|dp|pc_flopenr|q [8] & ( (!\cpu|cont|state [0] & (\cpu|cont|state [6] & (\cpu|dp|mem_address~1_combout  & !\cpu|cont|state [7]))) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|dp|mem_address~1_combout ),
	.datad(!\cpu|cont|state [7]),
	.datae(!\cpu|dp|reg_B_flopr|q [8]),
	.dataf(!\cpu|dp|pc_flopenr|q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[8]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[8]~13 .extended_lut = "off";
defparam \cpu|dp|mem_address[8]~13 .lut_mask = 64'h00000200FDFFFFFF;
defparam \cpu|dp|mem_address[8]~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y69_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[9]~5_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101836E77066F6EE066FE3C6C2DFC78D85B08C7239180037B3716";
// synopsys translate_on

// Location: M10K_X14_Y71_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[9]~5_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 9;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y72_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[9]~5_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y73_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[9]~5_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 9;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N0
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0  & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0 )))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & \new_mem|ram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0  & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0 .lut_mask = 64'h40434C4F70737C7F;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N3
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux6~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux6~0_combout  = ( \cpu|dp|alu_rf_i|alu_out [9] & ( (!\cpu|cont|Decoder1~5_combout ) # (\cpu|dp|pc_counter_i|incremented_pc [9]) ) ) # ( !\cpu|dp|alu_rf_i|alu_out [9] & ( (\cpu|cont|Decoder1~5_combout  & 
// \cpu|dp|pc_counter_i|incremented_pc [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|Decoder1~5_combout ),
	.datad(!\cpu|dp|pc_counter_i|incremented_pc [9]),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux6~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux6~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \cpu|dp|reg_write_src_mux|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y63_N54
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux6~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux6~1_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0_combout  & ( \cpu|dp|reg_write_src_mux|Mux6~0_combout  & ( (!\cpu|cont|Decoder1~4_combout ) # ((!\cpu|dp|Equal0~3_combout  & 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]) # (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0_combout  & ( 
// \cpu|dp|reg_write_src_mux|Mux6~0_combout  & ( (!\cpu|cont|Decoder1~4_combout ) # ((\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout  & !\cpu|dp|Equal0~3_combout ))) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0_combout  & ( !\cpu|dp|reg_write_src_mux|Mux6~0_combout  & ( (\cpu|cont|Decoder1~4_combout  & (!\cpu|dp|Equal0~3_combout  & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]) # 
// (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0_combout  & ( !\cpu|dp|reg_write_src_mux|Mux6~0_combout  & ( (\cpu|cont|Decoder1~4_combout  & 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout  & !\cpu|dp|Equal0~3_combout ))) ) ) )

	.dataa(!\cpu|cont|Decoder1~4_combout ),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout ),
	.datad(!\cpu|dp|Equal0~3_combout ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0_combout ),
	.dataf(!\cpu|dp|reg_write_src_mux|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux6~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux6~1 .lut_mask = 64'h01004500ABAAEFAA;
defparam \cpu|dp|reg_write_src_mux|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y66_N42
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~10 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~10_combout  = ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a7  & ( \cpu|dp|reg_file|RAM~1_combout  & ( (!\cpu|dp|reg_file|WideOr1~combout  & (\cpu|dp|reg_file|RAM_rtl_1_bypass [23] & \reset~input_o )) ) ) ) # ( 
// !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a7  & ( \cpu|dp|reg_file|RAM~1_combout  & ( (!\cpu|dp|reg_file|WideOr1~combout  & (\cpu|dp|reg_file|RAM_rtl_1_bypass [23] & \reset~input_o )) ) ) ) # ( 
// \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a7  & ( !\cpu|dp|reg_file|RAM~1_combout  & ( (!\cpu|dp|reg_file|WideOr1~combout  & (\reset~input_o  & ((\cpu|dp|reg_file|RAM_rtl_1_bypass [23]) # (\cpu|dp|reg_file|RAM_rtl_1_bypass [24])))) ) ) ) # ( 
// !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a7  & ( !\cpu|dp|reg_file|RAM~1_combout  & ( (!\cpu|dp|reg_file|WideOr1~combout  & (!\cpu|dp|reg_file|RAM_rtl_1_bypass [24] & (\cpu|dp|reg_file|RAM_rtl_1_bypass [23] & \reset~input_o ))) ) ) )

	.dataa(!\cpu|dp|reg_file|WideOr1~combout ),
	.datab(!\cpu|dp|reg_file|RAM_rtl_1_bypass [24]),
	.datac(!\cpu|dp|reg_file|RAM_rtl_1_bypass [23]),
	.datad(!\reset~input_o ),
	.datae(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a7 ),
	.dataf(!\cpu|dp|reg_file|RAM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~10 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~10 .lut_mask = 64'h0008002A000A000A;
defparam \cpu|dp|reg_B_flopr|q~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y66_N44
dffeas \cpu|dp|reg_B_flopr|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N51
cyclonev_lcell_comb \cpu|dp|mem_address[7]~12 (
// Equation(s):
// \cpu|dp|mem_address[7]~12_combout  = ( \cpu|dp|reg_B_flopr|q [7] & ( \cpu|dp|pc_flopenr|q [7] ) ) # ( !\cpu|dp|reg_B_flopr|q [7] & ( \cpu|dp|pc_flopenr|q [7] & ( ((!\cpu|cont|state [6]) # ((!\cpu|dp|mem_address~1_combout ) # (\cpu|cont|state [7]))) # 
// (\cpu|cont|state [0]) ) ) ) # ( \cpu|dp|reg_B_flopr|q [7] & ( !\cpu|dp|pc_flopenr|q [7] & ( (!\cpu|cont|state [0] & (\cpu|cont|state [6] & (\cpu|dp|mem_address~1_combout  & !\cpu|cont|state [7]))) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|dp|mem_address~1_combout ),
	.datad(!\cpu|cont|state [7]),
	.datae(!\cpu|dp|reg_B_flopr|q [7]),
	.dataf(!\cpu|dp|pc_flopenr|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[7]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[7]~12 .extended_lut = "off";
defparam \cpu|dp|mem_address[7]~12 .lut_mask = 64'h00000200FDFFFFFF;
defparam \cpu|dp|mem_address[7]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y54_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a99 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[3]~12_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a99 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y55_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a83 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[3]~12_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a83 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y56_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a67 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[3]~12_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a67 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y54_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a115 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[3]~12_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_first_bit_number = 3;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a115 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y58_N24
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0 ) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0  & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0 
// ) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & \new_mem|ram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0  & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0 ),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0 .lut_mask = 64'h0434C4F40737C7F7;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y62_N12
cyclonev_lcell_comb \cpu|dp|instruction_reg_i|B_index_flopr|q~2 (
// Equation(s):
// \cpu|dp|instruction_reg_i|B_index_flopr|q~2_combout  = ( !\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ( (\reset~input_o  & ((!\cpu|cont|Decoder1~6_combout  & (\cpu|dp|instruction_reg_i|B_index_flopr|q [3])) # (\cpu|cont|Decoder1~6_combout  & 
// (((\new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout  & !\cpu|dp|Equal0~3_combout )))))) ) ) # ( \new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ( (\reset~input_o  & ((!\cpu|cont|Decoder1~6_combout  & 
// (\cpu|dp|instruction_reg_i|B_index_flopr|q [3])) # (\cpu|cont|Decoder1~6_combout  & (((\new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout  & !\cpu|dp|Equal0~3_combout )))))) ) )

	.dataa(!\cpu|dp|instruction_reg_i|B_index_flopr|q [3]),
	.datab(!\reset~input_o ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout ),
	.datad(!\cpu|dp|Equal0~3_combout ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\cpu|cont|Decoder1~6_combout ),
	.datag(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|instruction_reg_i|B_index_flopr|q~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q~2 .extended_lut = "on";
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q~2 .lut_mask = 64'h1111111103000300;
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y68_N16
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[21] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N36
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~9 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~9_combout  = ( \cpu|dp|reg_file|RAM_rtl_1_bypass [21] & ( !\cpu|dp|reg_file|WideOr1~combout  & ( (\reset~input_o  & ((!\cpu|dp|reg_file|RAM_rtl_1_bypass [22]) # ((\cpu|dp|reg_file|RAM~1_combout ) # 
// (\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a6 )))) ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_1_bypass [21] & ( !\cpu|dp|reg_file|WideOr1~combout  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [22] & (\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a6  & 
// (!\cpu|dp|reg_file|RAM~1_combout  & \reset~input_o ))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_1_bypass [22]),
	.datab(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a6 ),
	.datac(!\cpu|dp|reg_file|RAM~1_combout ),
	.datad(!\reset~input_o ),
	.datae(!\cpu|dp|reg_file|RAM_rtl_1_bypass [21]),
	.dataf(!\cpu|dp|reg_file|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~9 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~9 .lut_mask = 64'h001000BF00000000;
defparam \cpu|dp|reg_B_flopr|q~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y66_N38
dffeas \cpu|dp|reg_B_flopr|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N54
cyclonev_lcell_comb \cpu|dp|mem_address[6]~11 (
// Equation(s):
// \cpu|dp|mem_address[6]~11_combout  = ( \cpu|dp|reg_B_flopr|q [6] & ( \cpu|dp|pc_flopenr|q [6] ) ) # ( !\cpu|dp|reg_B_flopr|q [6] & ( \cpu|dp|pc_flopenr|q [6] & ( ((!\cpu|cont|state [6]) # ((!\cpu|dp|mem_address~1_combout ) # (\cpu|cont|state [7]))) # 
// (\cpu|cont|state [0]) ) ) ) # ( \cpu|dp|reg_B_flopr|q [6] & ( !\cpu|dp|pc_flopenr|q [6] & ( (!\cpu|cont|state [0] & (\cpu|cont|state [6] & (!\cpu|cont|state [7] & \cpu|dp|mem_address~1_combout ))) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|dp|mem_address~1_combout ),
	.datae(!\cpu|dp|reg_B_flopr|q [6]),
	.dataf(!\cpu|dp|pc_flopenr|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[6]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[6]~11 .extended_lut = "off";
defparam \cpu|dp|mem_address[6]~11 .lut_mask = 64'h00000020FFDFFFFF;
defparam \cpu|dp|mem_address[6]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y49_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[8]~4_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 8;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y49_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[8]~4_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y49_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[8]~4_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 8;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y63_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[8]~4_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D1E3BD9ED83DF3DB83C602BA478C05748F08C7C3E65F7CEEDCFF";
// synopsys translate_on

// Location: LABCELL_X43_Y61_N54
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\new_mem|ram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0 ))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0  & ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0 )))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\new_mem|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\new_mem|ram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0  & ( (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q 
//  & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\new_mem|ram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0 ),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N21
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux7~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux7~0_combout  = (!\cpu|cont|Decoder1~5_combout  & (\cpu|dp|alu_rf_i|alu_out [8])) # (\cpu|cont|Decoder1~5_combout  & ((\cpu|dp|pc_counter_i|incremented_pc [8])))

	.dataa(!\cpu|dp|alu_rf_i|alu_out [8]),
	.datab(!\cpu|dp|pc_counter_i|incremented_pc [8]),
	.datac(gnd),
	.datad(!\cpu|cont|Decoder1~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux7~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux7~0 .lut_mask = 64'h5533553355335533;
defparam \cpu|dp|reg_write_src_mux|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y63_N30
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux7~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux7~1_combout  = ( \new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ( \cpu|dp|reg_write_src_mux|Mux7~0_combout  & ( (!\cpu|cont|Decoder1~4_combout ) # ((\new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout  
// & !\cpu|dp|Equal0~3_combout )) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ( \cpu|dp|reg_write_src_mux|Mux7~0_combout  & ( (!\cpu|cont|Decoder1~4_combout ) # ((\new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout  & 
// !\cpu|dp|Equal0~3_combout )) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ( !\cpu|dp|reg_write_src_mux|Mux7~0_combout  & ( (\cpu|cont|Decoder1~4_combout  & (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout  & 
// !\cpu|dp|Equal0~3_combout )) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ( !\cpu|dp|reg_write_src_mux|Mux7~0_combout  & ( (\cpu|cont|Decoder1~4_combout  & (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout  & 
// !\cpu|dp|Equal0~3_combout )) ) ) )

	.dataa(!\cpu|cont|Decoder1~4_combout ),
	.datab(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout ),
	.datad(!\cpu|dp|Equal0~3_combout ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\cpu|dp|reg_write_src_mux|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux7~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux7~1 .lut_mask = 64'h11000500BBAAAFAA;
defparam \cpu|dp|reg_write_src_mux|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y68_N30
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[21]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[21]~feeder_combout  = ( \cpu|dp|reg_write_src_mux|Mux9~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_write_src_mux|Mux9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[21]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y68_N31
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y68_N12
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~2 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~2_combout  = ( \cpu|dp|reg_file|RAM~3_combout  & ( \cpu|dp|reg_file|RAM_rtl_0_bypass [21] & ( (!\cpu|dp|reg_file|WideOr0~combout  & \reset~input_o ) ) ) ) # ( !\cpu|dp|reg_file|RAM~3_combout  & ( \cpu|dp|reg_file|RAM_rtl_0_bypass 
// [21] & ( (!\cpu|dp|reg_file|WideOr0~combout  & (\reset~input_o  & ((!\cpu|dp|reg_file|RAM_rtl_0_bypass [22]) # (\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a6 )))) ) ) ) # ( !\cpu|dp|reg_file|RAM~3_combout  & ( !\cpu|dp|reg_file|RAM_rtl_0_bypass 
// [21] & ( (!\cpu|dp|reg_file|WideOr0~combout  & (\cpu|dp|reg_file|RAM_rtl_0_bypass [22] & (\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a6  & \reset~input_o ))) ) ) )

	.dataa(!\cpu|dp|reg_file|WideOr0~combout ),
	.datab(!\cpu|dp|reg_file|RAM_rtl_0_bypass [22]),
	.datac(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a6 ),
	.datad(!\reset~input_o ),
	.datae(!\cpu|dp|reg_file|RAM~3_combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0_bypass [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~2 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~2 .lut_mask = 64'h00020000008A00AA;
defparam \cpu|dp|reg_A_flopr|q~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y68_N14
dffeas \cpu|dp|reg_A_flopr|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y63_N3
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[6]~2 (
// Equation(s):
// \cpu|dp|data_to_mem_store[6]~2_combout  = ( \cpu|dp|mem_address~1_combout  & ( \cpu|dp|reg_A_flopr|q [6] & ( (!\cpu|cont|state [0] & (\cpu|cont|state [6] & (!\cpu|cont|state [7] & \cpu|cont|state [2]))) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|cont|state [2]),
	.datae(!\cpu|dp|mem_address~1_combout ),
	.dataf(!\cpu|dp|reg_A_flopr|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[6]~2 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[6]~2 .lut_mask = 64'h0000000000000020;
defparam \cpu|dp|data_to_mem_store[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y57_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a86 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[6]~2_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_first_bit_number = 6;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a86 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y59_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a102 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[6]~2_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a102 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y56_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a118 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[6]~2_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_first_bit_number = 6;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a118 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y59_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a70 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[6]~2_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a70 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y59_N12
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (((\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0  & ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0  & 
// !\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0  & ((\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (((\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0  & ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0  & ((\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q 
// )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0  & !\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0 ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0 .lut_mask = 64'h05220577AF22AF77;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y67_N57
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux9~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux9~0_combout  = ( \cpu|dp|alu_rf_i|alu_out [6] & ( (!\cpu|cont|Decoder1~5_combout ) # (\cpu|dp|pc_counter_i|incremented_pc [6]) ) ) # ( !\cpu|dp|alu_rf_i|alu_out [6] & ( (\cpu|dp|pc_counter_i|incremented_pc [6] & 
// \cpu|cont|Decoder1~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|pc_counter_i|incremented_pc [6]),
	.datad(!\cpu|cont|Decoder1~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux9~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux9~0 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \cpu|dp|reg_write_src_mux|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y63_N12
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux9~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux9~1_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout  & ( \cpu|dp|reg_write_src_mux|Mux9~0_combout  & ( (!\cpu|cont|Decoder1~4_combout ) # ((!\cpu|dp|Equal0~3_combout  & 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]) # (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout  & ( 
// \cpu|dp|reg_write_src_mux|Mux9~0_combout  & ( (!\cpu|cont|Decoder1~4_combout ) # ((!\cpu|dp|Equal0~3_combout  & (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout  & \new_mem|ram_rtl_0|auto_generated|address_reg_b [2]))) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout  & ( !\cpu|dp|reg_write_src_mux|Mux9~0_combout  & ( (!\cpu|dp|Equal0~3_combout  & (\cpu|cont|Decoder1~4_combout  & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]) # 
// (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout  & ( !\cpu|dp|reg_write_src_mux|Mux9~0_combout  & ( (!\cpu|dp|Equal0~3_combout  & 
// (\cpu|cont|Decoder1~4_combout  & (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout  & \new_mem|ram_rtl_0|auto_generated|address_reg_b [2]))) ) ) )

	.dataa(!\cpu|dp|Equal0~3_combout ),
	.datab(!\cpu|cont|Decoder1~4_combout ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout ),
	.dataf(!\cpu|dp|reg_write_src_mux|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux9~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux9~1 .lut_mask = 64'h00022202CCCEEECE;
defparam \cpu|dp|reg_write_src_mux|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N18
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~1 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~1_combout  = ( \cpu|dp|reg_file|RAM~3_combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a5  & ( (!\cpu|dp|reg_file|WideOr0~combout  & (\cpu|dp|reg_file|RAM_rtl_0_bypass [19] & \reset~input_o )) ) ) ) # ( 
// !\cpu|dp|reg_file|RAM~3_combout  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a5  & ( (!\cpu|dp|reg_file|WideOr0~combout  & (\reset~input_o  & ((\cpu|dp|reg_file|RAM_rtl_0_bypass [19]) # (\cpu|dp|reg_file|RAM_rtl_0_bypass [20])))) ) ) ) # ( 
// \cpu|dp|reg_file|RAM~3_combout  & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a5  & ( (!\cpu|dp|reg_file|WideOr0~combout  & (\cpu|dp|reg_file|RAM_rtl_0_bypass [19] & \reset~input_o )) ) ) ) # ( !\cpu|dp|reg_file|RAM~3_combout  & ( 
// !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a5  & ( (!\cpu|dp|reg_file|RAM_rtl_0_bypass [20] & (!\cpu|dp|reg_file|WideOr0~combout  & (\cpu|dp|reg_file|RAM_rtl_0_bypass [19] & \reset~input_o ))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_0_bypass [20]),
	.datab(!\cpu|dp|reg_file|WideOr0~combout ),
	.datac(!\cpu|dp|reg_file|RAM_rtl_0_bypass [19]),
	.datad(!\reset~input_o ),
	.datae(!\cpu|dp|reg_file|RAM~3_combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~1 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~1 .lut_mask = 64'h0008000C004C000C;
defparam \cpu|dp|reg_A_flopr|q~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y67_N20
dffeas \cpu|dp|reg_A_flopr|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y63_N24
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[5]~1 (
// Equation(s):
// \cpu|dp|data_to_mem_store[5]~1_combout  = ( \cpu|dp|reg_A_flopr|q [5] & ( \cpu|dp|mem_address~1_combout  & ( (!\cpu|cont|state [0] & (!\cpu|cont|state [7] & (\cpu|cont|state [2] & \cpu|cont|state [6]))) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|state [7]),
	.datac(!\cpu|cont|state [2]),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|dp|reg_A_flopr|q [5]),
	.dataf(!\cpu|dp|mem_address~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[5]~1 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[5]~1 .lut_mask = 64'h0000000000000008;
defparam \cpu|dp|data_to_mem_store[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y55_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a117 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[5]~1_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_first_bit_number = 5;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a117 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y57_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a69 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[5]~1_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a69 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y54_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a101 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[5]~1_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a101 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y60_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a85 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[5]~1_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_first_bit_number = 5;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a85 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y58_N12
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # ((\new_mem|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0  & ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0 )) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\new_mem|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0 
// ))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0 )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # ((\new_mem|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0  & ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0 
// )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\new_mem|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0 .lut_mask = 64'h018945CD23AB67EF;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y67_N3
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux10~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux10~0_combout  = ( \cpu|dp|alu_rf_i|alu_out [5] & ( (!\cpu|cont|Decoder1~5_combout ) # (\cpu|dp|pc_counter_i|incremented_pc [5]) ) ) # ( !\cpu|dp|alu_rf_i|alu_out [5] & ( (\cpu|cont|Decoder1~5_combout  & 
// \cpu|dp|pc_counter_i|incremented_pc [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|Decoder1~5_combout ),
	.datad(!\cpu|dp|pc_counter_i|incremented_pc [5]),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux10~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux10~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \cpu|dp|reg_write_src_mux|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N24
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux10~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux10~1_combout  = ( \cpu|dp|reg_write_src_mux|Mux10~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout ) # ((!\cpu|dp|Equal0~3_combout  & 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]) # (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout )))) ) ) ) # ( !\cpu|dp|reg_write_src_mux|Mux10~0_combout  & ( 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout  & ( (\cpu|cont|Decoder1~4_combout  & (!\cpu|dp|Equal0~3_combout  & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]) # 
// (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout )))) ) ) ) # ( \cpu|dp|reg_write_src_mux|Mux10~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout ) # 
// ((\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout  & !\cpu|dp|Equal0~3_combout ))) ) ) ) # ( !\cpu|dp|reg_write_src_mux|Mux10~0_combout  & ( 
// !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout  & ( (\cpu|cont|Decoder1~4_combout  & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout  & 
// !\cpu|dp|Equal0~3_combout ))) ) ) )

	.dataa(!\cpu|cont|Decoder1~4_combout ),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout ),
	.datad(!\cpu|dp|Equal0~3_combout ),
	.datae(!\cpu|dp|reg_write_src_mux|Mux10~0_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux10~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux10~1 .lut_mask = 64'h0100ABAA4500EFAA;
defparam \cpu|dp|reg_write_src_mux|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y68_N36
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~15 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~15_combout  = ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a1  & ( \cpu|dp|reg_file|RAM~3_combout  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [11] & (!\cpu|dp|reg_file|WideOr0~combout  & \reset~input_o )) ) ) ) # ( 
// !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a1  & ( \cpu|dp|reg_file|RAM~3_combout  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [11] & (!\cpu|dp|reg_file|WideOr0~combout  & \reset~input_o )) ) ) ) # ( 
// \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a1  & ( !\cpu|dp|reg_file|RAM~3_combout  & ( (!\cpu|dp|reg_file|WideOr0~combout  & (\reset~input_o  & ((\cpu|dp|reg_file|RAM_rtl_0_bypass [12]) # (\cpu|dp|reg_file|RAM_rtl_0_bypass [11])))) ) ) ) # ( 
// !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a1  & ( !\cpu|dp|reg_file|RAM~3_combout  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [11] & (!\cpu|dp|reg_file|RAM_rtl_0_bypass [12] & (!\cpu|dp|reg_file|WideOr0~combout  & \reset~input_o ))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_0_bypass [11]),
	.datab(!\cpu|dp|reg_file|RAM_rtl_0_bypass [12]),
	.datac(!\cpu|dp|reg_file|WideOr0~combout ),
	.datad(!\reset~input_o ),
	.datae(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a1 ),
	.dataf(!\cpu|dp|reg_file|RAM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~15 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~15 .lut_mask = 64'h0040007000500050;
defparam \cpu|dp|reg_A_flopr|q~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y68_N38
dffeas \cpu|dp|reg_A_flopr|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N21
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[1]~15 (
// Equation(s):
// \cpu|dp|data_to_mem_store[1]~15_combout  = ( \cpu|cont|state [2] & ( !\cpu|cont|state [7] & ( (!\cpu|cont|state [0] & (\cpu|dp|mem_address~1_combout  & (\cpu|cont|state [6] & \cpu|dp|reg_A_flopr|q [1]))) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|dp|mem_address~1_combout ),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|dp|reg_A_flopr|q [1]),
	.datae(!\cpu|cont|state [2]),
	.dataf(!\cpu|cont|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[1]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[1]~15 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[1]~15 .lut_mask = 64'h0000000200000000;
defparam \cpu|dp|data_to_mem_store[1]~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y70_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a97 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[1]~15_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a97 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y70_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a113 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[1]~15_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_first_bit_number = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a113 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y73_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a81 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[1]~15_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a81 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y68_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a65 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[1]~15_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a65 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N24
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\new_mem|ram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0])))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0 ))))) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b [0])))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\new_mem|ram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0 ))))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0  & ( 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\new_mem|ram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0 ),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0 .lut_mask = 64'h110311CFDD03DDCF;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y71_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[1]~15_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000285542A20D6AD4C8D6A8851FAD510A3F5556AF57B880CF42A8A";
// synopsys translate_on

// Location: M10K_X41_Y69_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[1]~15_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y72_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[1]~15_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y73_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[1]~15_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N42
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]) # ((\new_mem|ram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0  & ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0 )))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0  & ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]) # ((\new_mem|ram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0  
// & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y62_N21
cyclonev_lcell_comb \cpu|dp|button_mux|mux2_output[1]~10 (
// Equation(s):
// \cpu|dp|button_mux|mux2_output[1]~10_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout  & ( (!\cpu|dp|Equal0~3_combout  & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]) # 
// (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout )))) # (\cpu|dp|Equal0~3_combout  & (!\right~input_o )) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout  & ( (!\cpu|dp|Equal0~3_combout  & 
// (((\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout )))) # (\cpu|dp|Equal0~3_combout  & (!\right~input_o )) ) )

	.dataa(!\right~input_o ),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\cpu|dp|Equal0~3_combout ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|button_mux|mux2_output[1]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|button_mux|mux2_output[1]~10 .extended_lut = "off";
defparam \cpu|dp|button_mux|mux2_output[1]~10 .lut_mask = 64'h0A3A0A3ACAFACAFA;
defparam \cpu|dp|button_mux|mux2_output[1]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y62_N3
cyclonev_lcell_comb \cpu|dp|instruction_reg_i|B_index_flopr|q~1 (
// Equation(s):
// \cpu|dp|instruction_reg_i|B_index_flopr|q~1_combout  = ( \cpu|dp|button_mux|mux2_output[1]~10_combout  & ( \cpu|dp|instruction_reg_i|B_index_flopr|q [1] & ( (\reset~input_o  & ((!\cpu|cont|Decoder1~6_combout ) # 
// ((!\cpu|dp|button_mux|mux2_output[0]~8_combout ) # (\start~input_o )))) ) ) ) # ( !\cpu|dp|button_mux|mux2_output[1]~10_combout  & ( \cpu|dp|instruction_reg_i|B_index_flopr|q [1] & ( (\reset~input_o  & ((!\cpu|cont|Decoder1~6_combout ) # ((\start~input_o  
// & \cpu|dp|button_mux|mux2_output[0]~8_combout )))) ) ) ) # ( \cpu|dp|button_mux|mux2_output[1]~10_combout  & ( !\cpu|dp|instruction_reg_i|B_index_flopr|q [1] & ( (\cpu|cont|Decoder1~6_combout  & (\reset~input_o  & 
// ((!\cpu|dp|button_mux|mux2_output[0]~8_combout ) # (\start~input_o )))) ) ) ) # ( !\cpu|dp|button_mux|mux2_output[1]~10_combout  & ( !\cpu|dp|instruction_reg_i|B_index_flopr|q [1] & ( (\cpu|cont|Decoder1~6_combout  & (\reset~input_o  & (\start~input_o  & 
// \cpu|dp|button_mux|mux2_output[0]~8_combout ))) ) ) )

	.dataa(!\cpu|cont|Decoder1~6_combout ),
	.datab(!\reset~input_o ),
	.datac(!\start~input_o ),
	.datad(!\cpu|dp|button_mux|mux2_output[0]~8_combout ),
	.datae(!\cpu|dp|button_mux|mux2_output[1]~10_combout ),
	.dataf(!\cpu|dp|instruction_reg_i|B_index_flopr|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|instruction_reg_i|B_index_flopr|q~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q~1 .extended_lut = "off";
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q~1 .lut_mask = 64'h0001110122233323;
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N12
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~7 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~7_combout  = ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a4  & ( \reset~input_o  & ( (!\cpu|dp|reg_file|WideOr1~combout  & (((\cpu|dp|reg_file|RAM_rtl_1_bypass [18] & !\cpu|dp|reg_file|RAM~1_combout )) # 
// (\cpu|dp|reg_file|RAM_rtl_1_bypass [17]))) ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a4  & ( \reset~input_o  & ( (!\cpu|dp|reg_file|WideOr1~combout  & (\cpu|dp|reg_file|RAM_rtl_1_bypass [17] & ((!\cpu|dp|reg_file|RAM_rtl_1_bypass 
// [18]) # (\cpu|dp|reg_file|RAM~1_combout )))) ) ) )

	.dataa(!\cpu|dp|reg_file|WideOr1~combout ),
	.datab(!\cpu|dp|reg_file|RAM_rtl_1_bypass [17]),
	.datac(!\cpu|dp|reg_file|RAM_rtl_1_bypass [18]),
	.datad(!\cpu|dp|reg_file|RAM~1_combout ),
	.datae(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a4 ),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~7 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~7 .lut_mask = 64'h0000000020222A22;
defparam \cpu|dp|reg_B_flopr|q~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y66_N23
dffeas \cpu|dp|reg_B_flopr|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_B_flopr|q~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y63_N54
cyclonev_lcell_comb \cpu|dp|mem_address[4]~9 (
// Equation(s):
// \cpu|dp|mem_address[4]~9_combout  = ( \cpu|dp|reg_B_flopr|q [4] & ( \cpu|dp|pc_flopenr|q [4] ) ) # ( !\cpu|dp|reg_B_flopr|q [4] & ( \cpu|dp|pc_flopenr|q [4] & ( ((!\cpu|dp|mem_address~1_combout ) # ((!\cpu|cont|state [6]) # (\cpu|cont|state [0]))) # 
// (\cpu|cont|state [7]) ) ) ) # ( \cpu|dp|reg_B_flopr|q [4] & ( !\cpu|dp|pc_flopenr|q [4] & ( (!\cpu|cont|state [7] & (\cpu|dp|mem_address~1_combout  & (!\cpu|cont|state [0] & \cpu|cont|state [6]))) ) ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\cpu|dp|mem_address~1_combout ),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|dp|reg_B_flopr|q [4]),
	.dataf(!\cpu|dp|pc_flopenr|q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[4]~9 .extended_lut = "off";
defparam \cpu|dp|mem_address[4]~9 .lut_mask = 64'h00000020FFDFFFFF;
defparam \cpu|dp|mem_address[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y63_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[4]~0_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C9B05029E0470D360C3B527F5876A0FE322C6432D840E608207";
// synopsys translate_on

// Location: M10K_X26_Y52_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[4]~0_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y53_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[4]~0_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y51_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[4]~0_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y58_N54
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b 
// [1])) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0 )))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\new_mem|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0  & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q 
//  & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0  & ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\new_mem|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0  & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b 
// [1]))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & \new_mem|ram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\new_mem|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h202570752A2F7A7F;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y61_N51
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux11~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux11~0_combout  = ( \cpu|cont|Decoder1~5_combout  & ( \cpu|dp|alu_rf_i|alu_out [4] & ( \cpu|dp|pc_counter_i|incremented_pc [4] ) ) ) # ( !\cpu|cont|Decoder1~5_combout  & ( \cpu|dp|alu_rf_i|alu_out [4] ) ) # ( 
// \cpu|cont|Decoder1~5_combout  & ( !\cpu|dp|alu_rf_i|alu_out [4] & ( \cpu|dp|pc_counter_i|incremented_pc [4] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|pc_counter_i|incremented_pc [4]),
	.datad(gnd),
	.datae(!\cpu|cont|Decoder1~5_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux11~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux11~0 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \cpu|dp|reg_write_src_mux|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y62_N24
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux11~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux11~1_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout  & ( \cpu|dp|reg_write_src_mux|Mux11~0_combout  & ( (!\cpu|cont|Decoder1~4_combout ) # ((!\cpu|dp|Equal0~3_combout  & 
// ((\new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout ) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout  & ( 
// \cpu|dp|reg_write_src_mux|Mux11~0_combout  & ( (!\cpu|cont|Decoder1~4_combout ) # ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & (!\cpu|dp|Equal0~3_combout  & \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout ))) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout  & ( !\cpu|dp|reg_write_src_mux|Mux11~0_combout  & ( (\cpu|cont|Decoder1~4_combout  & (!\cpu|dp|Equal0~3_combout  & 
// ((\new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout ) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout  & ( 
// !\cpu|dp|reg_write_src_mux|Mux11~0_combout  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & (\cpu|cont|Decoder1~4_combout  & (!\cpu|dp|Equal0~3_combout  & \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\cpu|cont|Decoder1~4_combout ),
	.datac(!\cpu|dp|Equal0~3_combout ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout ),
	.dataf(!\cpu|dp|reg_write_src_mux|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux11~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux11~1 .lut_mask = 64'h00201030CCECDCFC;
defparam \cpu|dp|reg_write_src_mux|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y68_N12
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~12 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~12_combout  = ( \cpu|dp|reg_file|RAM_rtl_0_bypass [15] & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a3  & ( (!\cpu|dp|reg_file|WideOr0~combout  & \reset~input_o ) ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_0_bypass [15] & ( 
// \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a3  & ( (!\cpu|dp|reg_file|WideOr0~combout  & (\cpu|dp|reg_file|RAM_rtl_0_bypass [16] & (!\cpu|dp|reg_file|RAM~3_combout  & \reset~input_o ))) ) ) ) # ( \cpu|dp|reg_file|RAM_rtl_0_bypass [15] & ( 
// !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a3  & ( (!\cpu|dp|reg_file|WideOr0~combout  & (\reset~input_o  & ((!\cpu|dp|reg_file|RAM_rtl_0_bypass [16]) # (\cpu|dp|reg_file|RAM~3_combout )))) ) ) )

	.dataa(!\cpu|dp|reg_file|WideOr0~combout ),
	.datab(!\cpu|dp|reg_file|RAM_rtl_0_bypass [16]),
	.datac(!\cpu|dp|reg_file|RAM~3_combout ),
	.datad(!\reset~input_o ),
	.datae(!\cpu|dp|reg_file|RAM_rtl_0_bypass [15]),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~12 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~12 .lut_mask = 64'h0000008A002000AA;
defparam \cpu|dp|reg_A_flopr|q~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y68_N14
dffeas \cpu|dp|reg_A_flopr|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N54
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[3]~12 (
// Equation(s):
// \cpu|dp|data_to_mem_store[3]~12_combout  = ( \cpu|dp|mem_address~1_combout  & ( \cpu|cont|state [6] & ( (\cpu|dp|reg_A_flopr|q [3] & (!\cpu|cont|state [7] & (!\cpu|cont|state [0] & \cpu|cont|state [2]))) ) ) )

	.dataa(!\cpu|dp|reg_A_flopr|q [3]),
	.datab(!\cpu|cont|state [7]),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|cont|state [2]),
	.datae(!\cpu|dp|mem_address~1_combout ),
	.dataf(!\cpu|cont|state [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[3]~12 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[3]~12 .lut_mask = 64'h0000000000000040;
defparam \cpu|dp|data_to_mem_store[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y58_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[3]~12_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y57_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[3]~12_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y64_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[3]~12_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000220040210040841085DA08000BB440082A9008018C14600200";
// synopsys translate_on

// Location: M10K_X26_Y56_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[3]~12_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y58_N36
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0 ) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0  & ( 
// \new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ( (\new_mem|ram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0  & \new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 
// ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\new_mem|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 )) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0  & ( 
// !\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\new_mem|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 )) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0 ),
	.datab(!\new_mem|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h03F303F30505F5F5;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y64_N48
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux12~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux12~0_combout  = ( \cpu|cont|Decoder1~5_combout  & ( \cpu|dp|alu_rf_i|alu_out [3] & ( \cpu|dp|pc_counter_i|incremented_pc [3] ) ) ) # ( !\cpu|cont|Decoder1~5_combout  & ( \cpu|dp|alu_rf_i|alu_out [3] ) ) # ( 
// \cpu|cont|Decoder1~5_combout  & ( !\cpu|dp|alu_rf_i|alu_out [3] & ( \cpu|dp|pc_counter_i|incremented_pc [3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|pc_counter_i|incremented_pc [3]),
	.datad(gnd),
	.datae(!\cpu|cont|Decoder1~5_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux12~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux12~0 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \cpu|dp|reg_write_src_mux|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y62_N36
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux12~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux12~1_combout  = ( \new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ( \cpu|dp|reg_write_src_mux|Mux12~0_combout  & ( (!\cpu|cont|Decoder1~4_combout ) # 
// ((\new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout  & !\cpu|dp|Equal0~3_combout )) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ( \cpu|dp|reg_write_src_mux|Mux12~0_combout  & ( (!\cpu|cont|Decoder1~4_combout ) # 
// ((\new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout  & !\cpu|dp|Equal0~3_combout )) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ( !\cpu|dp|reg_write_src_mux|Mux12~0_combout  & ( (\cpu|cont|Decoder1~4_combout  & 
// (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout  & !\cpu|dp|Equal0~3_combout )) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ( !\cpu|dp|reg_write_src_mux|Mux12~0_combout  & ( 
// (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout  & (\cpu|cont|Decoder1~4_combout  & !\cpu|dp|Equal0~3_combout )) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout ),
	.datab(!\cpu|cont|Decoder1~4_combout ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout ),
	.datad(!\cpu|dp|Equal0~3_combout ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\cpu|dp|reg_write_src_mux|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux12~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux12~1 .lut_mask = 64'h11000300DDCCCFCC;
defparam \cpu|dp|reg_write_src_mux|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N18
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[14]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[14]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[14]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y68_N20
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N36
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~13 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~13_combout  = ( \cpu|dp|reg_file|RAM~3_combout  & ( \cpu|dp|reg_file|RAM_rtl_0_bypass [14] & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [13] & (!\cpu|dp|reg_file|WideOr0~combout  & \reset~input_o )) ) ) ) # ( 
// !\cpu|dp|reg_file|RAM~3_combout  & ( \cpu|dp|reg_file|RAM_rtl_0_bypass [14] & ( (\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a2  & (!\cpu|dp|reg_file|WideOr0~combout  & \reset~input_o )) ) ) ) # ( \cpu|dp|reg_file|RAM~3_combout  & ( 
// !\cpu|dp|reg_file|RAM_rtl_0_bypass [14] & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [13] & (!\cpu|dp|reg_file|WideOr0~combout  & \reset~input_o )) ) ) ) # ( !\cpu|dp|reg_file|RAM~3_combout  & ( !\cpu|dp|reg_file|RAM_rtl_0_bypass [14] & ( 
// (\cpu|dp|reg_file|RAM_rtl_0_bypass [13] & (!\cpu|dp|reg_file|WideOr0~combout  & \reset~input_o )) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_0_bypass [13]),
	.datab(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\cpu|dp|reg_file|WideOr0~combout ),
	.datad(!\reset~input_o ),
	.datae(!\cpu|dp|reg_file|RAM~3_combout ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0_bypass [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~13 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~13 .lut_mask = 64'h0050005000300050;
defparam \cpu|dp|reg_A_flopr|q~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y68_N17
dffeas \cpu|dp|reg_A_flopr|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_A_flopr|q~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N57
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[2]~13 (
// Equation(s):
// \cpu|dp|data_to_mem_store[2]~13_combout  = ( \cpu|dp|reg_A_flopr|q [2] & ( \cpu|dp|mem_address~1_combout  & ( (!\cpu|cont|state [0] & (\cpu|cont|state [6] & (\cpu|cont|state [2] & !\cpu|cont|state [7]))) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [2]),
	.datad(!\cpu|cont|state [7]),
	.datae(!\cpu|dp|reg_A_flopr|q [2]),
	.dataf(!\cpu|dp|mem_address~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[2]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[2]~13 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[2]~13 .lut_mask = 64'h0000000000000200;
defparam \cpu|dp|data_to_mem_store[2]~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y58_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[2]~13_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y60_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[2]~13_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y58_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[2]~13_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y65_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[2]~13_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000183241206252A406242830E8085061D0100C2814188486A1412";
// synopsys translate_on

// Location: LABCELL_X46_Y58_N36
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0 ))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\new_mem|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0 )))) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b 
// [1])))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b 
// [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0  & ( 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0 ),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y68_N57
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux13~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux13~0_combout  = ( \cpu|dp|alu_rf_i|alu_out [2] & ( (!\cpu|cont|Decoder1~5_combout ) # (\cpu|dp|pc_counter_i|incremented_pc [2]) ) ) # ( !\cpu|dp|alu_rf_i|alu_out [2] & ( (\cpu|cont|Decoder1~5_combout  & 
// \cpu|dp|pc_counter_i|incremented_pc [2]) ) )

	.dataa(!\cpu|cont|Decoder1~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|dp|pc_counter_i|incremented_pc [2]),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux13~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux13~0 .lut_mask = 64'h00550055AAFFAAFF;
defparam \cpu|dp|reg_write_src_mux|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y62_N48
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux13~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux13~1_combout  = ( \new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ( \cpu|dp|reg_write_src_mux|Mux13~0_combout  & ( (!\cpu|cont|Decoder1~4_combout ) # ((!\cpu|dp|Equal0~3_combout  & 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout )) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ( \cpu|dp|reg_write_src_mux|Mux13~0_combout  & ( (!\cpu|cont|Decoder1~4_combout ) # ((!\cpu|dp|Equal0~3_combout  & 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0_combout )) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ( !\cpu|dp|reg_write_src_mux|Mux13~0_combout  & ( (!\cpu|dp|Equal0~3_combout  & (\cpu|cont|Decoder1~4_combout  & 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout )) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ( !\cpu|dp|reg_write_src_mux|Mux13~0_combout  & ( (!\cpu|dp|Equal0~3_combout  & (\cpu|cont|Decoder1~4_combout  & 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0_combout )) ) ) )

	.dataa(!\cpu|dp|Equal0~3_combout ),
	.datab(!\cpu|cont|Decoder1~4_combout ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0_combout ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\cpu|dp|reg_write_src_mux|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux13~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux13~1 .lut_mask = 64'h00220202CCEECECE;
defparam \cpu|dp|reg_write_src_mux|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y64_N13
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y68_N18
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~14 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~14_combout  = ( \cpu|dp|reg_file|RAM_rtl_0_bypass [9] & ( \cpu|dp|reg_file|RAM~3_combout  & ( (!\cpu|dp|reg_file|WideOr0~combout  & \reset~input_o ) ) ) ) # ( \cpu|dp|reg_file|RAM_rtl_0_bypass [9] & ( !\cpu|dp|reg_file|RAM~3_combout  
// & ( (!\cpu|dp|reg_file|WideOr0~combout  & (\reset~input_o  & ((!\cpu|dp|reg_file|RAM_rtl_0_bypass [10]) # (\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout )))) ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_0_bypass [9] & ( 
// !\cpu|dp|reg_file|RAM~3_combout  & ( (!\cpu|dp|reg_file|WideOr0~combout  & (\reset~input_o  & (\cpu|dp|reg_file|RAM_rtl_0_bypass [10] & \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout ))) ) ) )

	.dataa(!\cpu|dp|reg_file|WideOr0~combout ),
	.datab(!\reset~input_o ),
	.datac(!\cpu|dp|reg_file|RAM_rtl_0_bypass [10]),
	.datad(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(!\cpu|dp|reg_file|RAM_rtl_0_bypass [9]),
	.dataf(!\cpu|dp|reg_file|RAM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~14 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~14 .lut_mask = 64'h0002202200002222;
defparam \cpu|dp|reg_A_flopr|q~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y68_N20
dffeas \cpu|dp|reg_A_flopr|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N54
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[0]~14 (
// Equation(s):
// \cpu|dp|data_to_mem_store[0]~14_combout  = ( \cpu|dp|reg_A_flopr|q [0] & ( \cpu|dp|mem_address~1_combout  & ( (!\cpu|cont|state [0] & (\cpu|cont|state [6] & (!\cpu|cont|state [7] & \cpu|cont|state [2]))) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|cont|state [2]),
	.datae(!\cpu|dp|reg_A_flopr|q [0]),
	.dataf(!\cpu|dp|mem_address~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[0]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[0]~14 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[0]~14 .lut_mask = 64'h0000000000000020;
defparam \cpu|dp|data_to_mem_store[0]~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y68_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a64 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[0]~14_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a64 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y71_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a96 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[0]~14_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a96 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y74_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a80 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[0]~14_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a80 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y68_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a112 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[0]~14_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a112 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N54
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0  & ( 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0 )))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0 )) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] 
// & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\new_mem|ram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\new_mem|ram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y72_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[0]~14_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y66_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[0]~14_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y66_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[0]~14_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y71_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[0]~14_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001EEBD54EA54D6AD420D7AAF508AF55AA115D57ABD49944FF469AA";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N12
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\new_mem|ram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0 ))))) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\new_mem|ram_rtl_0|auto_generated|address_reg_b 
// [1])) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\new_mem|ram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0 ))))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0  & ( 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\new_mem|ram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h041526378C9DAEBF;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y62_N18
cyclonev_lcell_comb \cpu|dp|button_mux|mux2_output[0]~9 (
// Equation(s):
// \cpu|dp|button_mux|mux2_output[0]~9_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout  & ( (!\cpu|dp|Equal0~3_combout  & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]) # 
// (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout )))) # (\cpu|dp|Equal0~3_combout  & (!\right~input_o )) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout  & ( (!\cpu|dp|Equal0~3_combout  & 
// (((\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout )))) # (\cpu|dp|Equal0~3_combout  & (!\right~input_o )) ) )

	.dataa(!\right~input_o ),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout ),
	.datad(!\cpu|dp|Equal0~3_combout ),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|button_mux|mux2_output[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|button_mux|mux2_output[0]~9 .extended_lut = "off";
defparam \cpu|dp|button_mux|mux2_output[0]~9 .lut_mask = 64'h03AA03AACFAACFAA;
defparam \cpu|dp|button_mux|mux2_output[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y62_N24
cyclonev_lcell_comb \cpu|dp|instruction_reg_i|B_index_flopr|q~0 (
// Equation(s):
// \cpu|dp|instruction_reg_i|B_index_flopr|q~0_combout  = ( \cpu|dp|instruction_reg_i|B_index_flopr|q [0] & ( \cpu|dp|button_mux|mux2_output[0]~9_combout  & ( (\reset~input_o  & ((!\cpu|dp|button_mux|mux2_output[0]~8_combout ) # 
// ((!\cpu|cont|Decoder1~6_combout ) # (!\start~input_o )))) ) ) ) # ( !\cpu|dp|instruction_reg_i|B_index_flopr|q [0] & ( \cpu|dp|button_mux|mux2_output[0]~9_combout  & ( (\reset~input_o  & (\cpu|cont|Decoder1~6_combout  & 
// ((!\cpu|dp|button_mux|mux2_output[0]~8_combout ) # (!\start~input_o )))) ) ) ) # ( \cpu|dp|instruction_reg_i|B_index_flopr|q [0] & ( !\cpu|dp|button_mux|mux2_output[0]~9_combout  & ( (\reset~input_o  & ((!\cpu|cont|Decoder1~6_combout ) # 
// ((\cpu|dp|button_mux|mux2_output[0]~8_combout  & !\start~input_o )))) ) ) ) # ( !\cpu|dp|instruction_reg_i|B_index_flopr|q [0] & ( !\cpu|dp|button_mux|mux2_output[0]~9_combout  & ( (\cpu|dp|button_mux|mux2_output[0]~8_combout  & (\reset~input_o  & 
// (\cpu|cont|Decoder1~6_combout  & !\start~input_o ))) ) ) )

	.dataa(!\cpu|dp|button_mux|mux2_output[0]~8_combout ),
	.datab(!\reset~input_o ),
	.datac(!\cpu|cont|Decoder1~6_combout ),
	.datad(!\start~input_o ),
	.datae(!\cpu|dp|instruction_reg_i|B_index_flopr|q [0]),
	.dataf(!\cpu|dp|button_mux|mux2_output[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|instruction_reg_i|B_index_flopr|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q~0 .extended_lut = "off";
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q~0 .lut_mask = 64'h0100313003023332;
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N24
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[13]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[13]~feeder_combout  = ( \cpu|dp|reg_write_src_mux|Mux13~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_write_src_mux|Mux13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[13]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y65_N26
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[13] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N39
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[14]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[14]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[14]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y64_N40
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[14] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N54
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~5 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~5_combout  = ( \cpu|dp|reg_file|RAM_rtl_1_bypass [14] & ( \cpu|dp|reg_file|RAM~1_combout  & ( (!\cpu|dp|reg_file|WideOr1~combout  & (\reset~input_o  & \cpu|dp|reg_file|RAM_rtl_1_bypass [13])) ) ) ) # ( 
// !\cpu|dp|reg_file|RAM_rtl_1_bypass [14] & ( \cpu|dp|reg_file|RAM~1_combout  & ( (!\cpu|dp|reg_file|WideOr1~combout  & (\reset~input_o  & \cpu|dp|reg_file|RAM_rtl_1_bypass [13])) ) ) ) # ( \cpu|dp|reg_file|RAM_rtl_1_bypass [14] & ( 
// !\cpu|dp|reg_file|RAM~1_combout  & ( (!\cpu|dp|reg_file|WideOr1~combout  & (\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a2  & \reset~input_o )) ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_1_bypass [14] & ( !\cpu|dp|reg_file|RAM~1_combout  & ( 
// (!\cpu|dp|reg_file|WideOr1~combout  & (\reset~input_o  & \cpu|dp|reg_file|RAM_rtl_1_bypass [13])) ) ) )

	.dataa(!\cpu|dp|reg_file|WideOr1~combout ),
	.datab(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a2 ),
	.datac(!\reset~input_o ),
	.datad(!\cpu|dp|reg_file|RAM_rtl_1_bypass [13]),
	.datae(!\cpu|dp|reg_file|RAM_rtl_1_bypass [14]),
	.dataf(!\cpu|dp|reg_file|RAM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~5 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~5 .lut_mask = 64'h000A0202000A000A;
defparam \cpu|dp|reg_B_flopr|q~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N56
dffeas \cpu|dp|reg_B_flopr|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N39
cyclonev_lcell_comb \cpu|dp|mem_address[2]~7 (
// Equation(s):
// \cpu|dp|mem_address[2]~7_combout  = ( \cpu|dp|reg_B_flopr|q [2] & ( \cpu|dp|pc_flopenr|q [2] ) ) # ( !\cpu|dp|reg_B_flopr|q [2] & ( \cpu|dp|pc_flopenr|q [2] & ( ((!\cpu|dp|mem_address~1_combout ) # ((!\cpu|cont|state [6]) # (\cpu|cont|state [7]))) # 
// (\cpu|cont|state [0]) ) ) ) # ( \cpu|dp|reg_B_flopr|q [2] & ( !\cpu|dp|pc_flopenr|q [2] & ( (!\cpu|cont|state [0] & (\cpu|dp|mem_address~1_combout  & (\cpu|cont|state [6] & !\cpu|cont|state [7]))) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|dp|mem_address~1_combout ),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [7]),
	.datae(!\cpu|dp|reg_B_flopr|q [2]),
	.dataf(!\cpu|dp|pc_flopenr|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[2]~7 .extended_lut = "off";
defparam \cpu|dp|mem_address[2]~7 .lut_mask = 64'h00000200FDFFFFFF;
defparam \cpu|dp|mem_address[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y62_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[12]~8_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 12;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y62_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[12]~8_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D1C3AF9789AD72F99AD780A925AF01524B88D72B91EBB96BD777";
// synopsys translate_on

// Location: M10K_X49_Y61_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[12]~8_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y61_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[12]~8_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 12;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y61_N36
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0  & ( 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0  & ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 
// ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\new_mem|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (((\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\new_mem|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\new_mem|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 ),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0 .lut_mask = 64'h04C434F407C737F7;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y67_N51
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux3~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux3~0_combout  = ( \cpu|dp|alu_rf_i|alu_out [12] & ( (!\cpu|cont|Decoder1~5_combout ) # (\cpu|dp|pc_counter_i|incremented_pc [12]) ) ) # ( !\cpu|dp|alu_rf_i|alu_out [12] & ( (\cpu|cont|Decoder1~5_combout  & 
// \cpu|dp|pc_counter_i|incremented_pc [12]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|Decoder1~5_combout ),
	.datad(!\cpu|dp|pc_counter_i|incremented_pc [12]),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux3~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux3~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \cpu|dp|reg_write_src_mux|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y63_N42
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux3~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux3~1_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout  & ( \cpu|dp|reg_write_src_mux|Mux3~0_combout  & ( (!\cpu|cont|Decoder1~4_combout ) # ((!\cpu|dp|Equal0~3_combout  & 
// ((\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]) # (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout  & ( 
// \cpu|dp|reg_write_src_mux|Mux3~0_combout  & ( (!\cpu|cont|Decoder1~4_combout ) # ((!\cpu|dp|Equal0~3_combout  & (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout  & !\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]))) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout  & ( !\cpu|dp|reg_write_src_mux|Mux3~0_combout  & ( (\cpu|cont|Decoder1~4_combout  & (!\cpu|dp|Equal0~3_combout  & ((\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]) # 
// (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout  & ( !\cpu|dp|reg_write_src_mux|Mux3~0_combout  & ( (\cpu|cont|Decoder1~4_combout  & 
// (!\cpu|dp|Equal0~3_combout  & (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout  & !\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]))) ) ) )

	.dataa(!\cpu|cont|Decoder1~4_combout ),
	.datab(!\cpu|dp|Equal0~3_combout ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout ),
	.dataf(!\cpu|dp|reg_write_src_mux|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux3~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux3~1 .lut_mask = 64'h04000444AEAAAEEE;
defparam \cpu|dp|reg_write_src_mux|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y63_N13
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[33] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N9
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[34]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[34]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[34]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y67_N10
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[34] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N0
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~8 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~8_combout  = ( \reset~input_o  & ( !\cpu|dp|reg_file|WideOr0~combout  & ( (!\cpu|dp|reg_file|RAM_rtl_0_bypass [34] & (\cpu|dp|reg_file|RAM_rtl_0_bypass [33])) # (\cpu|dp|reg_file|RAM_rtl_0_bypass [34] & 
// ((!\cpu|dp|reg_file|RAM~3_combout  & ((\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a12 ))) # (\cpu|dp|reg_file|RAM~3_combout  & (\cpu|dp|reg_file|RAM_rtl_0_bypass [33])))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_0_bypass [33]),
	.datab(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a12 ),
	.datac(!\cpu|dp|reg_file|RAM_rtl_0_bypass [34]),
	.datad(!\cpu|dp|reg_file|RAM~3_combout ),
	.datae(!\reset~input_o ),
	.dataf(!\cpu|dp|reg_file|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~8 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~8 .lut_mask = 64'h0000535500000000;
defparam \cpu|dp|reg_A_flopr|q~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y66_N2
dffeas \cpu|dp|reg_A_flopr|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[12] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y63_N27
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[12]~8 (
// Equation(s):
// \cpu|dp|data_to_mem_store[12]~8_combout  = ( \cpu|dp|mem_address~1_combout  & ( \cpu|dp|reg_A_flopr|q [12] & ( (!\cpu|cont|state [0] & (!\cpu|cont|state [7] & (\cpu|cont|state [6] & \cpu|cont|state [2]))) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|state [7]),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|state [2]),
	.datae(!\cpu|dp|mem_address~1_combout ),
	.dataf(!\cpu|dp|reg_A_flopr|q [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[12]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[12]~8 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[12]~8 .lut_mask = 64'h0000000000000008;
defparam \cpu|dp|data_to_mem_store[12]~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y64_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a124 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[12]~8_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_first_bit_number = 12;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a124 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y64_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a76 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[12]~8_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_first_bit_number = 12;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a76 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y62_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a92 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[12]~8_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_first_bit_number = 12;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a92 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y64_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a108 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[12]~8_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_first_bit_number = 12;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a108 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N30
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0 ) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\new_mem|ram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0 )) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0 ))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0  & ( (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & \new_mem|ram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0 ) ) ) ) # ( 
// !\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\new_mem|ram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0 ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N54
cyclonev_lcell_comb \cpu|dp|button_mux|mux2_output[12]~3 (
// Equation(s):
// \cpu|dp|button_mux|mux2_output[12]~3_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout  & ( (!\cpu|dp|Equal0~1_combout ) # 
// ((!\cpu|dp|Equal0~0_combout ) # (!\cpu|dp|Equal0~2_combout )) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ((!\cpu|dp|Equal0~1_combout ) # ((!\cpu|dp|Equal0~0_combout ) # (!\cpu|dp|Equal0~2_combout )))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout  & ( 
// !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout  & ( (\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ((!\cpu|dp|Equal0~1_combout ) # ((!\cpu|dp|Equal0~0_combout ) # (!\cpu|dp|Equal0~2_combout )))) ) ) )

	.dataa(!\cpu|dp|Equal0~1_combout ),
	.datab(!\cpu|dp|Equal0~0_combout ),
	.datac(!\cpu|dp|Equal0~2_combout ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|button_mux|mux2_output[12]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|button_mux|mux2_output[12]~3 .extended_lut = "off";
defparam \cpu|dp|button_mux|mux2_output[12]~3 .lut_mask = 64'h000000FEFE00FEFE;
defparam \cpu|dp|button_mux|mux2_output[12]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y66_N56
dffeas \cpu|dp|instruction_reg_i|op_code_flopr|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|button_mux|mux2_output[12]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|instruction_reg_i|ext_op_code_flopr|q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|op_code_flopr|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|op_code_flopr|q[0] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|op_code_flopr|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N27
cyclonev_lcell_comb \cpu|cont|Selector11~0 (
// Equation(s):
// \cpu|cont|Selector11~0_combout  = ( \cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1] & ( (!\cpu|dp|instruction_reg_i|op_code_flopr|q [1] & ((!\cpu|cont|state [1]) # (\cpu|dp|instruction_reg_i|op_code_flopr|q [0]))) ) ) # ( 
// !\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1] & ( !\cpu|dp|instruction_reg_i|op_code_flopr|q [1] ) )

	.dataa(!\cpu|cont|state [1]),
	.datab(gnd),
	.datac(!\cpu|dp|instruction_reg_i|op_code_flopr|q [0]),
	.datad(!\cpu|dp|instruction_reg_i|op_code_flopr|q [1]),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector11~0 .extended_lut = "off";
defparam \cpu|cont|Selector11~0 .lut_mask = 64'hFF00FF00AF00AF00;
defparam \cpu|cont|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[2]~26 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[2]~26_combout  = ( \cpu|cont|Selector10~7_combout  & ( (\cpu|cont|Selector11~0_combout  & (\cpu|cont|Selector10~0_combout  & (!\cpu|cont|state [6] & \cpu|dp|alu_rf_i|Equal0~0_combout ))) ) )

	.dataa(!\cpu|cont|Selector11~0_combout ),
	.datab(!\cpu|cont|Selector10~0_combout ),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|dp|alu_rf_i|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector10~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[2]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[2]~26 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[2]~26 .lut_mask = 64'h0000000000100010;
defparam \cpu|dp|alu_rf_i|alu_out[2]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[2]~76 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[2]~76_combout  = ( \cpu|dp|alu_rf_i|alu_out[2]~27_combout  & ( (\cpu|cont|Selector8~8_combout  & \cpu|dp|alu_rf_i|alu_out[2]~26_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|Selector8~8_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[2]~26_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[2]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[2]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[2]~76 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[2]~76 .lut_mask = 64'h00000000000F000F;
defparam \cpu|dp|alu_rf_i|alu_out[2]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~101 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~101_combout  = ( \cpu|dp|alu_rf_i|alu_out[4]~79_combout  & ( (\cpu|dp|alu_rf_i|alu_out[4]~83_combout  & (\cpu|dp|alu_B_mux|mux2_output[7]~13_combout  & \cpu|dp|alu_A_mux|mux2_output[7]~10_combout )) ) ) # ( 
// !\cpu|dp|alu_rf_i|alu_out[4]~79_combout  & ( (\cpu|dp|alu_rf_i|alu_out[4]~83_combout  & \cpu|dp|alu_B_mux|mux2_output[7]~13_combout ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[4]~83_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[7]~13_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[7]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[4]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~101 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~101 .lut_mask = 64'h1111111101010101;
defparam \cpu|dp|alu_rf_i|alu_out~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~4 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~4_combout  = ( \cpu|cont|Selector8~4_combout  & ( \cpu|dp|alu_A_mux|mux2_output[7]~10_combout  & ( (!\cpu|cont|Selector8~1_combout  & ((!\cpu|cont|state [0] & (!\cpu|dp|reg_B_flopr|q [7])) # (\cpu|cont|state [0] & 
// ((!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3]))))) # (\cpu|cont|Selector8~1_combout  & (((!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3])))) ) ) ) # ( !\cpu|cont|Selector8~4_combout  & ( \cpu|dp|alu_A_mux|mux2_output[7]~10_combout  & ( 
// (!\cpu|cont|Selector8~1_combout  & (!\cpu|dp|reg_B_flopr|q [7])) # (\cpu|cont|Selector8~1_combout  & ((!\cpu|cont|state [0] & ((!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3]))) # (\cpu|cont|state [0] & (!\cpu|dp|reg_B_flopr|q [7])))) ) ) ) # ( 
// \cpu|cont|Selector8~4_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[7]~10_combout  & ( (!\cpu|cont|Selector8~1_combout  & ((!\cpu|cont|state [0] & (\cpu|dp|reg_B_flopr|q [7])) # (\cpu|cont|state [0] & ((\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3]))))) 
// # (\cpu|cont|Selector8~1_combout  & (((\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3])))) ) ) ) # ( !\cpu|cont|Selector8~4_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[7]~10_combout  & ( (!\cpu|cont|Selector8~1_combout  & (\cpu|dp|reg_B_flopr|q [7])) # 
// (\cpu|cont|Selector8~1_combout  & ((!\cpu|cont|state [0] & ((\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3]))) # (\cpu|cont|state [0] & (\cpu|dp|reg_B_flopr|q [7])))) ) ) )

	.dataa(!\cpu|dp|reg_B_flopr|q [7]),
	.datab(!\cpu|cont|Selector8~1_combout ),
	.datac(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3]),
	.datad(!\cpu|cont|state [0]),
	.datae(!\cpu|cont|Selector8~4_combout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[7]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~4 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~4 .lut_mask = 64'h4755470FB8AAB8F0;
defparam \cpu|dp|alu_rf_i|alu_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N33
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~99 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~99_combout  = ( \cpu|dp|alu_rf_i|alu_out~20_combout  & ( ((!\cpu|dp|alu_rf_i|alu_out[4]~83_combout  & \cpu|dp|alu_A_mux|mux2_output[7]~10_combout )) # (\cpu|dp|alu_B_mux|mux2_output[7]~13_combout ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[4]~83_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[7]~13_combout ),
	.datac(gnd),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[7]~10_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~99 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~99 .lut_mask = 64'h0000000033BB33BB;
defparam \cpu|dp|alu_rf_i|alu_out~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~100 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~100_combout  = ( \cpu|dp|alu_rf_i|alu_out~82_combout  & ( \cpu|dp|alu_rf_i|Add0~41_sumout  & ( (!\cpu|dp|alu_rf_i|alu_out[4]~79_combout  & (((\cpu|dp|alu_rf_i|alu_out[2]~16_combout ) # (\cpu|dp|alu_rf_i|alu_out~99_combout )) # 
// (\cpu|dp|alu_rf_i|alu_out~4_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~82_combout  & ( \cpu|dp|alu_rf_i|Add0~41_sumout  & ( (!\cpu|dp|alu_rf_i|alu_out[4]~79_combout  & \cpu|dp|alu_rf_i|alu_out~99_combout ) ) ) ) # ( 
// \cpu|dp|alu_rf_i|alu_out~82_combout  & ( !\cpu|dp|alu_rf_i|Add0~41_sumout  & ( (!\cpu|dp|alu_rf_i|alu_out[4]~79_combout  & (((\cpu|dp|alu_rf_i|alu_out~4_combout  & !\cpu|dp|alu_rf_i|alu_out[2]~16_combout )) # (\cpu|dp|alu_rf_i|alu_out~99_combout ))) ) ) ) 
// # ( !\cpu|dp|alu_rf_i|alu_out~82_combout  & ( !\cpu|dp|alu_rf_i|Add0~41_sumout  & ( (!\cpu|dp|alu_rf_i|alu_out[4]~79_combout  & \cpu|dp|alu_rf_i|alu_out~99_combout ) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out~4_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[4]~79_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out~99_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[2]~16_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~82_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~100 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~100 .lut_mask = 64'h0C0C4C0C0C0C4CCC;
defparam \cpu|dp|alu_rf_i|alu_out~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~102 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~102_combout  = ( \cpu|dp|alu_rf_i|alu_out[4]~78_combout  & ( \cpu|dp|alu_rf_i|alu_out~100_combout  & ( (\cpu|dp|alu_rf_i|ShiftLeft0~1_combout ) # (\cpu|dp|alu_rf_i|alu_out[4]~77_combout ) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|alu_out[4]~78_combout  & ( \cpu|dp|alu_rf_i|alu_out~100_combout  & ( (\cpu|dp|alu_rf_i|ShiftLeft0~3_combout  & \cpu|dp|alu_rf_i|alu_out[4]~77_combout ) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out[4]~78_combout  & ( 
// !\cpu|dp|alu_rf_i|alu_out~100_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[4]~77_combout  & ((\cpu|dp|alu_rf_i|ShiftLeft0~1_combout ))) # (\cpu|dp|alu_rf_i|alu_out[4]~77_combout  & (\cpu|dp|alu_rf_i|alu_out~101_combout )) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|alu_out[4]~78_combout  & ( !\cpu|dp|alu_rf_i|alu_out~100_combout  & ( (\cpu|dp|alu_rf_i|ShiftLeft0~3_combout  & \cpu|dp|alu_rf_i|alu_out[4]~77_combout ) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|ShiftLeft0~3_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out~101_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[4]~77_combout ),
	.datad(!\cpu|dp|alu_rf_i|ShiftLeft0~1_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[4]~78_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~102 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~102 .lut_mask = 64'h050503F305050FFF;
defparam \cpu|dp|alu_rf_i|alu_out~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~103 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~103_combout  = ( \cpu|dp|alu_rf_i|alu_out[2]~64_combout  & ( \cpu|dp|alu_rf_i|alu_out~102_combout  & ( (\reset~input_o  & \cpu|dp|alu_rf_i|Add3~21_sumout ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[2]~64_combout  & ( 
// \cpu|dp|alu_rf_i|alu_out~102_combout  & ( (\reset~input_o  & ((!\cpu|dp|alu_rf_i|alu_out[2]~76_combout ) # (\cpu|dp|alu_rf_i|Add5~41_sumout ))) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out[2]~64_combout  & ( !\cpu|dp|alu_rf_i|alu_out~102_combout  & ( 
// (\reset~input_o  & \cpu|dp|alu_rf_i|Add3~21_sumout ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[2]~64_combout  & ( !\cpu|dp|alu_rf_i|alu_out~102_combout  & ( (\reset~input_o  & (\cpu|dp|alu_rf_i|alu_out[2]~76_combout  & \cpu|dp|alu_rf_i|Add5~41_sumout )) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[2]~76_combout ),
	.datac(!\cpu|dp|alu_rf_i|Add3~21_sumout ),
	.datad(!\cpu|dp|alu_rf_i|Add5~41_sumout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[2]~64_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~103 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~103 .lut_mask = 64'h0011050544550505;
defparam \cpu|dp|alu_rf_i|alu_out~103 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y66_N56
dffeas \cpu|dp|alu_rf_i|alu_out[7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|alu_out~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|alu_rf_i|alu_out[2]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|alu_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[7] .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|alu_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N39
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux8~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux8~0_combout  = (!\cpu|cont|Decoder1~5_combout  & (\cpu|dp|alu_rf_i|alu_out [7])) # (\cpu|cont|Decoder1~5_combout  & ((\cpu|dp|pc_counter_i|incremented_pc [7])))

	.dataa(!\cpu|dp|alu_rf_i|alu_out [7]),
	.datab(!\cpu|dp|pc_counter_i|incremented_pc [7]),
	.datac(gnd),
	.datad(!\cpu|cont|Decoder1~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux8~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux8~0 .lut_mask = 64'h5533553355335533;
defparam \cpu|dp|reg_write_src_mux|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y67_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[7]~3_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y71_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[7]~3_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y69_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[7]~3_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y72_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[7]~3_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001295089049B0800023005B582500B6B04A0220040259E16608200";
// synopsys translate_on

// Location: LABCELL_X48_Y69_N15
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\new_mem|ram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0])))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0 ))))) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b [0])))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\new_mem|ram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0 ))))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0  & ( 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\new_mem|ram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0 ),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h110311CFDD03DDCF;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N57
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux8~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux8~1_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout  & 
// ((\cpu|dp|reg_write_src_mux|Mux8~0_combout ))) # (\cpu|cont|Decoder1~4_combout  & (!\cpu|dp|Equal0~3_combout )) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout  & ( 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout  & (((\cpu|dp|reg_write_src_mux|Mux8~0_combout )))) # (\cpu|cont|Decoder1~4_combout  & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & 
// (!\cpu|dp|Equal0~3_combout ))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout  & 
// (((\cpu|dp|reg_write_src_mux|Mux8~0_combout )))) # (\cpu|cont|Decoder1~4_combout  & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & (!\cpu|dp|Equal0~3_combout ))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout  & ( 
// !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout  & ( (!\cpu|cont|Decoder1~4_combout  & \cpu|dp|reg_write_src_mux|Mux8~0_combout ) ) ) )

	.dataa(!\cpu|cont|Decoder1~4_combout ),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\cpu|dp|Equal0~3_combout ),
	.datad(!\cpu|dp|reg_write_src_mux|Mux8~0_combout ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux8~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux8~1 .lut_mask = 64'h00AA10BA40EA50FA;
defparam \cpu|dp|reg_write_src_mux|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y63_N52
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N36
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[24]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[24]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[24]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y66_N37
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N24
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~3 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~3_combout  = ( \reset~input_o  & ( \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a7  & ( (!\cpu|dp|reg_file|WideOr0~combout  & (((!\cpu|dp|reg_file|RAM~3_combout  & \cpu|dp|reg_file|RAM_rtl_0_bypass [24])) # 
// (\cpu|dp|reg_file|RAM_rtl_0_bypass [23]))) ) ) ) # ( \reset~input_o  & ( !\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a7  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [23] & (!\cpu|dp|reg_file|WideOr0~combout  & ((!\cpu|dp|reg_file|RAM_rtl_0_bypass 
// [24]) # (\cpu|dp|reg_file|RAM~3_combout )))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_0_bypass [23]),
	.datab(!\cpu|dp|reg_file|RAM~3_combout ),
	.datac(!\cpu|dp|reg_file|WideOr0~combout ),
	.datad(!\cpu|dp|reg_file|RAM_rtl_0_bypass [24]),
	.datae(!\reset~input_o ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~3 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~3 .lut_mask = 64'h00005010000050D0;
defparam \cpu|dp|reg_A_flopr|q~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y66_N26
dffeas \cpu|dp|reg_A_flopr|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y63_N42
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[7]~3 (
// Equation(s):
// \cpu|dp|data_to_mem_store[7]~3_combout  = ( \cpu|dp|mem_address~1_combout  & ( \cpu|dp|reg_A_flopr|q [7] & ( (\cpu|cont|state [2] & (\cpu|cont|state [6] & (!\cpu|cont|state [0] & !\cpu|cont|state [7]))) ) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|cont|state [7]),
	.datae(!\cpu|dp|mem_address~1_combout ),
	.dataf(!\cpu|dp|reg_A_flopr|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[7]~3 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[7]~3 .lut_mask = 64'h0000000000001000;
defparam \cpu|dp|data_to_mem_store[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y68_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a71 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[7]~3_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a71 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y72_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a103 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[7]~3_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a103 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y70_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a119 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[7]~3_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_first_bit_number = 7;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a119 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y73_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a87 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[7]~3_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_first_bit_number = 7;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a87 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N48
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0  & ( 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0 )))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (((\new_mem|ram_rtl_0|auto_generated|address_reg_b [0])) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0  & 
// !\new_mem|ram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b 
// [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0  & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0])))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]) # 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\new_mem|ram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0 ),
	.datab(!\new_mem|ram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0 ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0 .lut_mask = 64'h5300530F53F053FF;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N39
cyclonev_lcell_comb \cpu|dp|button_mux|mux2_output[7]~6 (
// Equation(s):
// \cpu|dp|button_mux|mux2_output[7]~6_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout  & ( (!\cpu|dp|Equal0~1_combout ) # 
// ((!\cpu|dp|Equal0~2_combout ) # (!\cpu|dp|Equal0~0_combout )) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ((!\cpu|dp|Equal0~1_combout ) # ((!\cpu|dp|Equal0~2_combout ) # (!\cpu|dp|Equal0~0_combout )))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout  & ( 
// !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout  & ( (\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ((!\cpu|dp|Equal0~1_combout ) # ((!\cpu|dp|Equal0~2_combout ) # (!\cpu|dp|Equal0~0_combout )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\cpu|dp|Equal0~1_combout ),
	.datac(!\cpu|dp|Equal0~2_combout ),
	.datad(!\cpu|dp|Equal0~0_combout ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|button_mux|mux2_output[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|button_mux|mux2_output[7]~6 .extended_lut = "off";
defparam \cpu|dp|button_mux|mux2_output[7]~6 .lut_mask = 64'h00005554AAA8FFFC;
defparam \cpu|dp|button_mux|mux2_output[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y63_N41
dffeas \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|button_mux|mux2_output[7]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|instruction_reg_i|ext_op_code_flopr|q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[3] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N48
cyclonev_lcell_comb \cpu|dp|alu_B_mux|mux2_output[7]~13 (
// Equation(s):
// \cpu|dp|alu_B_mux|mux2_output[7]~13_combout  = ( \cpu|cont|Selector8~1_combout  & ( (!\cpu|cont|state [0] & (\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3])) # (\cpu|cont|state [0] & ((!\cpu|cont|Selector8~4_combout  & ((\cpu|dp|reg_B_flopr|q [7]))) # 
// (\cpu|cont|Selector8~4_combout  & (\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3])))) ) ) # ( !\cpu|cont|Selector8~1_combout  & ( (!\cpu|cont|state [0] & (((\cpu|dp|reg_B_flopr|q [7])))) # (\cpu|cont|state [0] & ((!\cpu|cont|Selector8~4_combout  & 
// ((\cpu|dp|reg_B_flopr|q [7]))) # (\cpu|cont|Selector8~4_combout  & (\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3])))) ) )

	.dataa(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3]),
	.datab(!\cpu|dp|reg_B_flopr|q [7]),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|cont|Selector8~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_B_mux|mux2_output[7]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_B_mux|mux2_output[7]~13 .extended_lut = "off";
defparam \cpu|dp|alu_B_mux|mux2_output[7]~13 .lut_mask = 64'h3335333553555355;
defparam \cpu|dp|alu_B_mux|mux2_output[7]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out[2]~62 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out[2]~62_combout  = ( !\cpu|dp|alu_rf_i|Equal0~0_combout  & ( \cpu|cont|Selector10~3_combout  & ( (\cpu|dp|alu_rf_i|alu_out[2]~9_combout  & ((!\cpu|cont|Selector9~0_combout ) # (\cpu|cont|state [6]))) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|Equal0~0_combout  & ( !\cpu|cont|Selector10~3_combout  & ( (\cpu|dp|alu_rf_i|alu_out[2]~9_combout  & (\cpu|cont|Selector10~6_combout  & ((!\cpu|cont|Selector9~0_combout ) # (\cpu|cont|state [6])))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out[2]~9_combout ),
	.datab(!\cpu|cont|Selector9~0_combout ),
	.datac(!\cpu|cont|state [6]),
	.datad(!\cpu|cont|Selector10~6_combout ),
	.datae(!\cpu|dp|alu_rf_i|Equal0~0_combout ),
	.dataf(!\cpu|cont|Selector10~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out[2]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[2]~62 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out[2]~62 .lut_mask = 64'h0045000045450000;
defparam \cpu|dp|alu_rf_i|alu_out[2]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~63 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~63_combout  = ( \cpu|dp|alu_rf_i|alu_out[2]~62_combout  & ( \cpu|dp|alu_rf_i|alu_out[2]~54_combout  & ( (\reset~input_o  & (\cpu|cont|Selector8~8_combout  & ((!\cpu|dp|alu_rf_i|alu_out[2]~53_combout ) # 
// (\cpu|dp|alu_B_mux|mux2_output[7]~13_combout )))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[2]~62_combout  & ( \cpu|dp|alu_rf_i|alu_out[2]~54_combout  & ( (\reset~input_o  & (((!\cpu|dp|alu_rf_i|alu_out[2]~53_combout ) # (!\cpu|cont|Selector8~8_combout )) # 
// (\cpu|dp|alu_B_mux|mux2_output[7]~13_combout ))) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out[2]~62_combout  & ( !\cpu|dp|alu_rf_i|alu_out[2]~54_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[7]~13_combout  & (\reset~input_o  & (\cpu|dp|alu_rf_i|alu_out[2]~53_combout  
// & \cpu|cont|Selector8~8_combout ))) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[2]~62_combout  & ( !\cpu|dp|alu_rf_i|alu_out[2]~54_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[7]~13_combout  & (\reset~input_o  & (\cpu|dp|alu_rf_i|alu_out[2]~53_combout  & 
// \cpu|cont|Selector8~8_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[7]~13_combout ),
	.datab(!\reset~input_o ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[2]~53_combout ),
	.datad(!\cpu|cont|Selector8~8_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[2]~62_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[2]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~63 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~63 .lut_mask = 64'h0001000133310031;
defparam \cpu|dp|alu_rf_i|alu_out~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~66 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~66_combout  = ( \cpu|dp|alu_rf_i|ShiftLeft0~9_combout  & ( \cpu|dp|alu_rf_i|alu_out[2]~65_combout  & ( (!\reset~input_o ) # ((!\cpu|dp|alu_rf_i|alu_out[2]~64_combout ) # (\cpu|dp|alu_rf_i|Add3~61_sumout )) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|ShiftLeft0~9_combout  & ( \cpu|dp|alu_rf_i|alu_out[2]~65_combout  & ( (\reset~input_o  & (\cpu|dp|alu_rf_i|Add3~61_sumout  & \cpu|dp|alu_rf_i|alu_out[2]~64_combout )) ) ) ) # ( \cpu|dp|alu_rf_i|ShiftLeft0~9_combout  & ( 
// !\cpu|dp|alu_rf_i|alu_out[2]~65_combout  & ( (!\reset~input_o ) # (\cpu|dp|alu_rf_i|Add3~61_sumout ) ) ) ) # ( !\cpu|dp|alu_rf_i|ShiftLeft0~9_combout  & ( !\cpu|dp|alu_rf_i|alu_out[2]~65_combout  & ( (\reset~input_o  & \cpu|dp|alu_rf_i|Add3~61_sumout ) ) 
// ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\cpu|dp|alu_rf_i|Add3~61_sumout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[2]~64_combout ),
	.datae(!\cpu|dp|alu_rf_i|ShiftLeft0~9_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out[2]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~66 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~66 .lut_mask = 64'h0303CFCF0003FFCF;
defparam \cpu|dp|alu_rf_i|alu_out~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~56 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~56_combout  = ( \cpu|dp|alu_rf_i|alu_out[2]~16_combout  & ( \cpu|dp|alu_rf_i|Add0~17_sumout  & ( (\cpu|cont|Selector12~4_combout ) # (\cpu|dp|alu_A_mux|mux2_output[1]~4_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[2]~16_combout  
// & ( \cpu|dp|alu_rf_i|Add0~17_sumout  & ( (\cpu|cont|Selector12~4_combout  & (!\cpu|dp|alu_A_mux|mux2_output[1]~4_combout  $ (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ))) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out[2]~16_combout  & ( 
// !\cpu|dp|alu_rf_i|Add0~17_sumout  & ( (\cpu|dp|alu_A_mux|mux2_output[1]~4_combout  & !\cpu|cont|Selector12~4_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out[2]~16_combout  & ( !\cpu|dp|alu_rf_i|Add0~17_sumout  & ( (\cpu|cont|Selector12~4_combout  & 
// (!\cpu|dp|alu_A_mux|mux2_output[1]~4_combout  $ (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[1]~4_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datac(gnd),
	.datad(!\cpu|cont|Selector12~4_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[2]~16_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~56 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~56 .lut_mask = 64'h00665500006655FF;
defparam \cpu|dp|alu_rf_i|alu_out~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~59 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~59_combout  = ( \cpu|dp|alu_rf_i|alu_out[2]~57_combout  & ( \cpu|dp|alu_rf_i|alu_out~56_combout  & ( (!\cpu|dp|alu_rf_i|alu_out[2]~58_combout ) # (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|alu_out[2]~57_combout  & ( \cpu|dp|alu_rf_i|alu_out~56_combout  & ( (\cpu|dp|alu_rf_i|alu_out[2]~58_combout  & (\cpu|dp|alu_A_mux|mux2_output[1]~4_combout  & \cpu|dp|alu_B_mux|mux2_output[1]~1_combout )) ) ) ) # ( 
// \cpu|dp|alu_rf_i|alu_out[2]~57_combout  & ( !\cpu|dp|alu_rf_i|alu_out~56_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & ((\cpu|dp|alu_rf_i|alu_out[2]~58_combout ) # (\cpu|dp|alu_rf_i|alu_out~20_combout ))) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|alu_out[2]~57_combout  & ( !\cpu|dp|alu_rf_i|alu_out~56_combout  & ( (\cpu|dp|alu_rf_i|alu_out[2]~58_combout  & (\cpu|dp|alu_A_mux|mux2_output[1]~4_combout  & \cpu|dp|alu_B_mux|mux2_output[1]~1_combout )) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out~20_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[2]~58_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[1]~4_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out[2]~57_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~59 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~59 .lut_mask = 64'h000300770003CCFF;
defparam \cpu|dp|alu_rf_i|alu_out~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~67 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~67_combout  = ( \cpu|dp|alu_rf_i|alu_out~66_combout  & ( \cpu|dp|alu_rf_i|alu_out~59_combout  & ( ((\cpu|dp|alu_rf_i|alu_out~63_combout  & ((!\cpu|dp|alu_rf_i|alu_out[2]~55_combout ) # (\cpu|dp|alu_rf_i|Add5~17_sumout )))) # 
// (\cpu|dp|alu_rf_i|alu_out[2]~61_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~66_combout  & ( \cpu|dp|alu_rf_i|alu_out~59_combout  & ( (\cpu|dp|alu_rf_i|alu_out~63_combout  & ((!\cpu|dp|alu_rf_i|alu_out[2]~55_combout ) # (\cpu|dp|alu_rf_i|Add5~17_sumout 
// ))) ) ) ) # ( \cpu|dp|alu_rf_i|alu_out~66_combout  & ( !\cpu|dp|alu_rf_i|alu_out~59_combout  & ( ((\cpu|dp|alu_rf_i|alu_out~63_combout  & (\cpu|dp|alu_rf_i|alu_out[2]~55_combout  & \cpu|dp|alu_rf_i|Add5~17_sumout ))) # 
// (\cpu|dp|alu_rf_i|alu_out[2]~61_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~66_combout  & ( !\cpu|dp|alu_rf_i|alu_out~59_combout  & ( (\cpu|dp|alu_rf_i|alu_out~63_combout  & (\cpu|dp|alu_rf_i|alu_out[2]~55_combout  & \cpu|dp|alu_rf_i|Add5~17_sumout )) ) 
// ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out~63_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[2]~55_combout ),
	.datac(!\cpu|dp|alu_rf_i|Add5~17_sumout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[2]~61_combout ),
	.datae(!\cpu|dp|alu_rf_i|alu_out~66_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~67 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~67 .lut_mask = 64'h010101FF454545FF;
defparam \cpu|dp|alu_rf_i|alu_out~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y64_N2
dffeas \cpu|dp|alu_rf_i|alu_out[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|alu_out~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|alu_rf_i|alu_out[2]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|alu_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[1] .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|alu_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y68_N24
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~5 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~5_combout  = ( \cpu|dp|reg_B_flopr|q [1] & ( (!\cpu|cont|pc_src[1]~0_combout  & (((\cpu|dp|alu_rf_i|alu_out [1])) # (\cpu|cont|pc_src[0]~2_combout ))) # (\cpu|cont|pc_src[1]~0_combout  & (((\cpu|dp|pc_counter_i|incremented_pc [1])))) 
// ) ) # ( !\cpu|dp|reg_B_flopr|q [1] & ( (!\cpu|cont|pc_src[1]~0_combout  & (!\cpu|cont|pc_src[0]~2_combout  & ((\cpu|dp|alu_rf_i|alu_out [1])))) # (\cpu|cont|pc_src[1]~0_combout  & (((\cpu|dp|pc_counter_i|incremented_pc [1])))) ) )

	.dataa(!\cpu|cont|pc_src[1]~0_combout ),
	.datab(!\cpu|cont|pc_src[0]~2_combout ),
	.datac(!\cpu|dp|pc_counter_i|incremented_pc [1]),
	.datad(!\cpu|dp|alu_rf_i|alu_out [1]),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_B_flopr|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~5 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~5 .lut_mask = 64'h058D058D27AF27AF;
defparam \cpu|dp|pc_flopenr|q~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y68_N26
dffeas \cpu|dp|pc_flopenr|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[1] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y66_N5
dffeas \cpu|dp|pc_counter_i|incremented_pc[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[1] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N18
cyclonev_lcell_comb \cpu|dp|button_mux|mux2_output[1]~14 (
// Equation(s):
// \cpu|dp|button_mux|mux2_output[1]~14_combout  = ( !\left~input_o  & ( (\cpu|dp|Equal0~0_combout  & (\cpu|dp|Equal0~2_combout  & (\cpu|dp|Equal0~1_combout  & \start~input_o ))) ) )

	.dataa(!\cpu|dp|Equal0~0_combout ),
	.datab(!\cpu|dp|Equal0~2_combout ),
	.datac(!\cpu|dp|Equal0~1_combout ),
	.datad(!\start~input_o ),
	.datae(gnd),
	.dataf(!\left~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|button_mux|mux2_output[1]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|button_mux|mux2_output[1]~14 .extended_lut = "off";
defparam \cpu|dp|button_mux|mux2_output[1]~14 .lut_mask = 64'h0001000100000000;
defparam \cpu|dp|button_mux|mux2_output[1]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y62_N33
cyclonev_lcell_comb \cpu|dp|button_mux|mux2_output[0]~12 (
// Equation(s):
// \cpu|dp|button_mux|mux2_output[0]~12_combout  = (\left~input_o  & \start~input_o )

	.dataa(!\left~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\start~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|button_mux|mux2_output[0]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|button_mux|mux2_output[0]~12 .extended_lut = "off";
defparam \cpu|dp|button_mux|mux2_output[0]~12 .lut_mask = 64'h0055005500550055;
defparam \cpu|dp|button_mux|mux2_output[0]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y62_N57
cyclonev_lcell_comb \cpu|dp|button_mux|mux2_output[1]~15 (
// Equation(s):
// \cpu|dp|button_mux|mux2_output[1]~15_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout  & ( (!\cpu|dp|Equal0~3_combout ) # 
// ((\cpu|dp|button_mux|mux2_output[0]~12_combout  & !\right~input_o )) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout  & ( 
// (!\cpu|dp|Equal0~3_combout  & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2])))) # (\cpu|dp|Equal0~3_combout  & (\cpu|dp|button_mux|mux2_output[0]~12_combout  & ((!\right~input_o )))) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout  & ( (!\cpu|dp|Equal0~3_combout  & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b [2])))) # 
// (\cpu|dp|Equal0~3_combout  & (\cpu|dp|button_mux|mux2_output[0]~12_combout  & ((!\right~input_o )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout  & ( 
// !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout  & ( (\cpu|dp|button_mux|mux2_output[0]~12_combout  & (\cpu|dp|Equal0~3_combout  & !\right~input_o )) ) ) )

	.dataa(!\cpu|dp|button_mux|mux2_output[0]~12_combout ),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\cpu|dp|Equal0~3_combout ),
	.datad(!\right~input_o ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|button_mux|mux2_output[1]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|button_mux|mux2_output[1]~15 .extended_lut = "off";
defparam \cpu|dp|button_mux|mux2_output[1]~15 .lut_mask = 64'h05003530C5C0F5F0;
defparam \cpu|dp|button_mux|mux2_output[1]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y64_N33
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux14~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux14~0_combout  = ( \cpu|cont|Decoder1~4_combout  & ( \cpu|dp|button_mux|mux2_output[1]~15_combout  ) ) # ( !\cpu|cont|Decoder1~4_combout  & ( \cpu|dp|button_mux|mux2_output[1]~15_combout  & ( (!\cpu|cont|Decoder1~5_combout  & 
// ((\cpu|dp|alu_rf_i|alu_out [1]))) # (\cpu|cont|Decoder1~5_combout  & (\cpu|dp|pc_counter_i|incremented_pc [1])) ) ) ) # ( \cpu|cont|Decoder1~4_combout  & ( !\cpu|dp|button_mux|mux2_output[1]~15_combout  & ( \cpu|dp|button_mux|mux2_output[1]~14_combout  ) 
// ) ) # ( !\cpu|cont|Decoder1~4_combout  & ( !\cpu|dp|button_mux|mux2_output[1]~15_combout  & ( (!\cpu|cont|Decoder1~5_combout  & ((\cpu|dp|alu_rf_i|alu_out [1]))) # (\cpu|cont|Decoder1~5_combout  & (\cpu|dp|pc_counter_i|incremented_pc [1])) ) ) )

	.dataa(!\cpu|dp|pc_counter_i|incremented_pc [1]),
	.datab(!\cpu|cont|Decoder1~5_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out [1]),
	.datad(!\cpu|dp|button_mux|mux2_output[1]~14_combout ),
	.datae(!\cpu|cont|Decoder1~4_combout ),
	.dataf(!\cpu|dp|button_mux|mux2_output[1]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux14~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux14~0 .lut_mask = 64'h1D1D00FF1D1DFFFF;
defparam \cpu|dp|reg_write_src_mux|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y63_N17
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y63_N15
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~5 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~5_combout  = ( \cpu|dp|reg_file|RAM_rtl_0_bypass [27] & ( \reset~input_o  & ( (!\cpu|dp|reg_file|WideOr0~combout  & (((!\cpu|dp|reg_file|RAM_rtl_0_bypass [28]) # (\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a9 )) # 
// (\cpu|dp|reg_file|RAM~3_combout ))) ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_0_bypass [27] & ( \reset~input_o  & ( (!\cpu|dp|reg_file|RAM~3_combout  & (\cpu|dp|reg_file|RAM_rtl_0_bypass [28] & (\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a9  & 
// !\cpu|dp|reg_file|WideOr0~combout ))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM~3_combout ),
	.datab(!\cpu|dp|reg_file|RAM_rtl_0_bypass [28]),
	.datac(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a9 ),
	.datad(!\cpu|dp|reg_file|WideOr0~combout ),
	.datae(!\cpu|dp|reg_file|RAM_rtl_0_bypass [27]),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~5 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~5 .lut_mask = 64'h000000000200DF00;
defparam \cpu|dp|reg_A_flopr|q~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y66_N59
dffeas \cpu|dp|reg_A_flopr|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_A_flopr|q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[9] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y63_N51
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[9]~5 (
// Equation(s):
// \cpu|dp|data_to_mem_store[9]~5_combout  = ( \cpu|dp|reg_A_flopr|q [9] & ( \cpu|dp|mem_address~1_combout  & ( (\cpu|cont|state [2] & (\cpu|cont|state [6] & (!\cpu|cont|state [7] & !\cpu|cont|state [0]))) ) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|cont|state [0]),
	.datae(!\cpu|dp|reg_A_flopr|q [9]),
	.dataf(!\cpu|dp|mem_address~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[9]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[9]~5 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[9]~5 .lut_mask = 64'h0000000000001000;
defparam \cpu|dp|data_to_mem_store[9]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y67_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a105 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[9]~5_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_first_bit_number = 9;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a105 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y67_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a121 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[9]~5_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_first_bit_number = 9;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a121 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y67_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a73 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[9]~5_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_first_bit_number = 9;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a73 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y73_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a89 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[9]~5_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_first_bit_number = 9;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a89 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N24
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\new_mem|ram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # ((\new_mem|ram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0 )))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0  & ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # ((\new_mem|ram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0 )))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0  & 
// ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0  & ( (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0 )) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0 .lut_mask = 64'h02138A9B4657CEDF;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y63_N24
cyclonev_lcell_comb \cpu|dp|instruction_reg_i|A_index_flopr|q~8 (
// Equation(s):
// \cpu|dp|instruction_reg_i|A_index_flopr|q~8_combout  = ( !\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ( (\reset~input_o  & ((!\cpu|cont|Decoder1~6_combout  & (((\cpu|dp|instruction_reg_i|A_index_flopr|q [1])))) # (\cpu|cont|Decoder1~6_combout  & 
// (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0_combout  & (!\cpu|dp|Equal0~3_combout ))))) ) ) # ( \new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ( (\reset~input_o  & ((!\cpu|cont|Decoder1~6_combout  & 
// (((\cpu|dp|instruction_reg_i|A_index_flopr|q [1])))) # (\cpu|cont|Decoder1~6_combout  & (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout  & (!\cpu|dp|Equal0~3_combout ))))) ) )

	.dataa(!\reset~input_o ),
	.datab(!\cpu|cont|Decoder1~6_combout ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout ),
	.datad(!\cpu|dp|Equal0~3_combout ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\cpu|dp|instruction_reg_i|A_index_flopr|q [1]),
	.datag(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|instruction_reg_i|A_index_flopr|q~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q~8 .extended_lut = "on";
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q~8 .lut_mask = 64'h0100010045444544;
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y65_N29
dffeas \cpu|dp|instruction_reg_i|A_index_flopr|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|A_index_flopr|q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|A_index_flopr|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q[1] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y68_N12
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[11]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[11]~feeder_combout  = ( \cpu|dp|reg_write_src_mux|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_write_src_mux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[11]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y68_N13
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[11] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y68_N18
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~4 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~4_combout  = ( \reset~input_o  & ( \cpu|dp|reg_file|RAM_rtl_1_bypass [11] & ( (!\cpu|dp|reg_file|WideOr1~combout  & ((!\cpu|dp|reg_file|RAM_rtl_1_bypass [12]) # ((\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a1 ) # 
// (\cpu|dp|reg_file|RAM~1_combout )))) ) ) ) # ( \reset~input_o  & ( !\cpu|dp|reg_file|RAM_rtl_1_bypass [11] & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [12] & (!\cpu|dp|reg_file|RAM~1_combout  & (!\cpu|dp|reg_file|WideOr1~combout  & 
// \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a1 ))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_1_bypass [12]),
	.datab(!\cpu|dp|reg_file|RAM~1_combout ),
	.datac(!\cpu|dp|reg_file|WideOr1~combout ),
	.datad(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a1 ),
	.datae(!\reset~input_o ),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_1_bypass [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~4 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~4 .lut_mask = 64'h000000400000B0F0;
defparam \cpu|dp|reg_B_flopr|q~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y68_N20
dffeas \cpu|dp|reg_B_flopr|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N3
cyclonev_lcell_comb \cpu|dp|mem_address[1]~6 (
// Equation(s):
// \cpu|dp|mem_address[1]~6_combout  = ( \cpu|dp|reg_B_flopr|q [1] & ( \cpu|dp|pc_flopenr|q [1] ) ) # ( !\cpu|dp|reg_B_flopr|q [1] & ( \cpu|dp|pc_flopenr|q [1] & ( ((!\cpu|cont|state [6]) # ((!\cpu|dp|mem_address~1_combout ) # (\cpu|cont|state [0]))) # 
// (\cpu|cont|state [7]) ) ) ) # ( \cpu|dp|reg_B_flopr|q [1] & ( !\cpu|dp|pc_flopenr|q [1] & ( (!\cpu|cont|state [7] & (\cpu|cont|state [6] & (\cpu|dp|mem_address~1_combout  & !\cpu|cont|state [0]))) ) ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|dp|mem_address~1_combout ),
	.datad(!\cpu|cont|state [0]),
	.datae(!\cpu|dp|reg_B_flopr|q [1]),
	.dataf(!\cpu|dp|pc_flopenr|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[1]~6 .extended_lut = "off";
defparam \cpu|dp|mem_address[1]~6 .lut_mask = 64'h00000200FDFFFFFF;
defparam \cpu|dp|mem_address[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y60_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[10]~6_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010E1C53E99D829D3BD8384A859070950B2077381C0000180000E0";
// synopsys translate_on

// Location: M10K_X49_Y48_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[10]~6_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y51_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[10]~6_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 10;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y51_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[10]~6_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 10;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y58_N54
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0  & ( 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0 )))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\new_mem|ram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0 ))))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b 
// [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0 ))))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0  & ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 
// )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0 .lut_mask = 64'h404C434F707C737F;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y66_N57
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux5~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux5~0_combout  = ( \cpu|dp|pc_counter_i|incremented_pc [10] & ( (\cpu|cont|Decoder1~5_combout ) # (\cpu|dp|alu_rf_i|alu_out [10]) ) ) # ( !\cpu|dp|pc_counter_i|incremented_pc [10] & ( (\cpu|dp|alu_rf_i|alu_out [10] & 
// !\cpu|cont|Decoder1~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|alu_out [10]),
	.datad(!\cpu|cont|Decoder1~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|pc_counter_i|incremented_pc [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux5~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux5~0 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \cpu|dp|reg_write_src_mux|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y62_N33
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux5~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux5~1_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout  & ( \cpu|dp|reg_write_src_mux|Mux5~0_combout  & ( (!\cpu|cont|Decoder1~4_combout ) # ((!\cpu|dp|Equal0~3_combout  & 
// ((\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]) # (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout  & ( 
// \cpu|dp|reg_write_src_mux|Mux5~0_combout  & ( (!\cpu|cont|Decoder1~4_combout ) # ((!\cpu|dp|Equal0~3_combout  & (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout  & !\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]))) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout  & ( !\cpu|dp|reg_write_src_mux|Mux5~0_combout  & ( (!\cpu|dp|Equal0~3_combout  & (\cpu|cont|Decoder1~4_combout  & ((\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]) # 
// (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout  & ( !\cpu|dp|reg_write_src_mux|Mux5~0_combout  & ( (!\cpu|dp|Equal0~3_combout  & 
// (\cpu|cont|Decoder1~4_combout  & (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout  & !\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]))) ) ) )

	.dataa(!\cpu|dp|Equal0~3_combout ),
	.datab(!\cpu|cont|Decoder1~4_combout ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout ),
	.dataf(!\cpu|dp|reg_write_src_mux|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux5~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux5~1 .lut_mask = 64'h02000222CECCCEEE;
defparam \cpu|dp|reg_write_src_mux|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y65_N34
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux5~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y66_N6
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~6 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~6_combout  = ( !\cpu|dp|reg_file|WideOr0~combout  & ( \reset~input_o  & ( (!\cpu|dp|reg_file|RAM_rtl_0_bypass [30] & (\cpu|dp|reg_file|RAM_rtl_0_bypass [29])) # (\cpu|dp|reg_file|RAM_rtl_0_bypass [30] & 
// ((!\cpu|dp|reg_file|RAM~3_combout  & ((\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a10 ))) # (\cpu|dp|reg_file|RAM~3_combout  & (\cpu|dp|reg_file|RAM_rtl_0_bypass [29])))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_0_bypass [30]),
	.datab(!\cpu|dp|reg_file|RAM_rtl_0_bypass [29]),
	.datac(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a10 ),
	.datad(!\cpu|dp|reg_file|RAM~3_combout ),
	.datae(!\cpu|dp|reg_file|WideOr0~combout ),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~6 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~6 .lut_mask = 64'h0000000027330000;
defparam \cpu|dp|reg_A_flopr|q~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y66_N8
dffeas \cpu|dp|reg_A_flopr|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[10] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y63_N21
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[10]~6 (
// Equation(s):
// \cpu|dp|data_to_mem_store[10]~6_combout  = ( !\cpu|cont|state [7] & ( \cpu|cont|state [2] & ( (!\cpu|cont|state [0] & (\cpu|dp|mem_address~1_combout  & (\cpu|dp|reg_A_flopr|q [10] & \cpu|cont|state [6]))) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|dp|mem_address~1_combout ),
	.datac(!\cpu|dp|reg_A_flopr|q [10]),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|cont|state [7]),
	.dataf(!\cpu|cont|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[10]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[10]~6 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[10]~6 .lut_mask = 64'h0000000000020000;
defparam \cpu|dp|data_to_mem_store[10]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y50_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a106 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[10]~6_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_first_bit_number = 10;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a106 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y48_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a74 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[10]~6_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_first_bit_number = 10;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a74 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y54_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a122 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[10]~6_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_first_bit_number = 10;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a122 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y57_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a90 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[10]~6_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_first_bit_number = 10;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a90 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y58_N12
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0  & ( 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\new_mem|ram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0 ))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0  & ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0 
// )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) ) ) ) # ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b 
// [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0 .lut_mask = 64'h048C159D26AE37BF;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y62_N42
cyclonev_lcell_comb \cpu|dp|instruction_reg_i|A_index_flopr|q~4 (
// Equation(s):
// \cpu|dp|instruction_reg_i|A_index_flopr|q~4_combout  = ( !\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ( (\reset~input_o  & ((!\cpu|cont|Decoder1~6_combout  & (((\cpu|dp|instruction_reg_i|A_index_flopr|q [2])))) # (\cpu|cont|Decoder1~6_combout  & 
// (!\cpu|dp|Equal0~3_combout  & ((\new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout )))))) ) ) # ( \new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ( (\reset~input_o  & ((!\cpu|cont|Decoder1~6_combout  & 
// (((\cpu|dp|instruction_reg_i|A_index_flopr|q [2])))) # (\cpu|cont|Decoder1~6_combout  & (!\cpu|dp|Equal0~3_combout  & ((\new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout )))))) ) )

	.dataa(!\cpu|dp|Equal0~3_combout ),
	.datab(!\cpu|dp|instruction_reg_i|A_index_flopr|q [2]),
	.datac(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout ),
	.datad(!\cpu|cont|Decoder1~6_combout ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\reset~input_o ),
	.datag(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|instruction_reg_i|A_index_flopr|q~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q~4 .extended_lut = "on";
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q~4 .lut_mask = 64'h00000000330A330A;
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y62_N9
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[6]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[6]~feeder_combout  = ( \cpu|dp|instruction_reg_i|A_index_flopr|q~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|A_index_flopr|q~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[6]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y62_N11
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y62_N6
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[8]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[8]~feeder_combout  = ( \cpu|dp|instruction_reg_i|A_index_flopr|q~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|A_index_flopr|q~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[8]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y62_N8
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y62_N53
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|A_index_flopr|q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y63_N48
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[4]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[4]~feeder_combout  = ( \cpu|dp|instruction_reg_i|A_index_flopr|q~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|A_index_flopr|q~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[4]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y63_N50
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y67_N58
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|A_index_flopr|q [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y63_N51
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[2]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[2]~feeder_combout  = ( \cpu|dp|instruction_reg_i|A_index_flopr|q~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|A_index_flopr|q~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[2]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y63_N52
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y63_N23
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|A_index_flopr|q [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y63_N10
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cont|Selector13~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y63_N21
cyclonev_lcell_comb \cpu|dp|reg_file|RAM~2 (
// Equation(s):
// \cpu|dp|reg_file|RAM~2_combout  = ( \cpu|dp|reg_file|RAM_rtl_0_bypass [0] & ( (!\cpu|dp|reg_file|RAM_rtl_0_bypass [4] & (!\cpu|dp|reg_file|RAM_rtl_0_bypass [3] & (!\cpu|dp|reg_file|RAM_rtl_0_bypass [1] $ (\cpu|dp|reg_file|RAM_rtl_0_bypass [2])))) # 
// (\cpu|dp|reg_file|RAM_rtl_0_bypass [4] & (\cpu|dp|reg_file|RAM_rtl_0_bypass [3] & (!\cpu|dp|reg_file|RAM_rtl_0_bypass [1] $ (\cpu|dp|reg_file|RAM_rtl_0_bypass [2])))) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_0_bypass [4]),
	.datab(!\cpu|dp|reg_file|RAM_rtl_0_bypass [1]),
	.datac(!\cpu|dp|reg_file|RAM_rtl_0_bypass [2]),
	.datad(!\cpu|dp|reg_file|RAM_rtl_0_bypass [3]),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_0_bypass [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM~2 .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM~2 .lut_mask = 64'h0000000082418241;
defparam \cpu|dp|reg_file|RAM~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y62_N51
cyclonev_lcell_comb \cpu|dp|reg_file|RAM~3 (
// Equation(s):
// \cpu|dp|reg_file|RAM~3_combout  = ( \cpu|dp|reg_file|RAM_rtl_0_bypass [5] & ( \cpu|dp|reg_file|RAM~2_combout  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [6] & (!\cpu|dp|reg_file|RAM_rtl_0_bypass [7] $ (\cpu|dp|reg_file|RAM_rtl_0_bypass [8]))) ) ) ) # ( 
// !\cpu|dp|reg_file|RAM_rtl_0_bypass [5] & ( \cpu|dp|reg_file|RAM~2_combout  & ( (!\cpu|dp|reg_file|RAM_rtl_0_bypass [6] & (!\cpu|dp|reg_file|RAM_rtl_0_bypass [7] $ (\cpu|dp|reg_file|RAM_rtl_0_bypass [8]))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_0_bypass [7]),
	.datab(!\cpu|dp|reg_file|RAM_rtl_0_bypass [6]),
	.datac(!\cpu|dp|reg_file|RAM_rtl_0_bypass [8]),
	.datad(gnd),
	.datae(!\cpu|dp|reg_file|RAM_rtl_0_bypass [5]),
	.dataf(!\cpu|dp|reg_file|RAM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM~3 .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM~3 .lut_mask = 64'h0000000084842121;
defparam \cpu|dp|reg_file|RAM~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N33
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[18]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[18]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[18]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y68_N34
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y68_N5
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N3
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~0 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~0_combout  = ( \cpu|dp|reg_file|RAM_rtl_0_bypass [17] & ( !\cpu|dp|reg_file|WideOr0~combout  & ( (\reset~input_o  & (((!\cpu|dp|reg_file|RAM_rtl_0_bypass [18]) # (\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a4 )) # 
// (\cpu|dp|reg_file|RAM~3_combout ))) ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_0_bypass [17] & ( !\cpu|dp|reg_file|WideOr0~combout  & ( (!\cpu|dp|reg_file|RAM~3_combout  & (\cpu|dp|reg_file|RAM_rtl_0_bypass [18] & (\reset~input_o  & 
// \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a4 ))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM~3_combout ),
	.datab(!\cpu|dp|reg_file|RAM_rtl_0_bypass [18]),
	.datac(!\reset~input_o ),
	.datad(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a4 ),
	.datae(!\cpu|dp|reg_file|RAM_rtl_0_bypass [17]),
	.dataf(!\cpu|dp|reg_file|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~0 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~0 .lut_mask = 64'h00020D0F00000000;
defparam \cpu|dp|reg_A_flopr|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y66_N11
dffeas \cpu|dp|reg_A_flopr|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_A_flopr|q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y63_N0
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[4]~0 (
// Equation(s):
// \cpu|dp|data_to_mem_store[4]~0_combout  = ( \cpu|dp|reg_A_flopr|q [4] & ( \cpu|dp|mem_address~1_combout  & ( (!\cpu|cont|state [0] & (\cpu|cont|state [6] & (\cpu|cont|state [2] & !\cpu|cont|state [7]))) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [2]),
	.datad(!\cpu|cont|state [7]),
	.datae(!\cpu|dp|reg_A_flopr|q [4]),
	.dataf(!\cpu|dp|mem_address~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[4]~0 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[4]~0 .lut_mask = 64'h0000000000000200;
defparam \cpu|dp|data_to_mem_store[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y55_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a84 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[4]~0_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_first_bit_number = 4;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a84 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y50_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a100 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[4]~0_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a100 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y51_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a116 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[4]~0_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_first_bit_number = 4;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a116 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y50_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a68 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[4]~0_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a68 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y58_N24
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # ((\new_mem|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0 )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (((\new_mem|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0  & ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # 
// ((\new_mem|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0 )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\new_mem|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0 )))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\new_mem|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (((\new_mem|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0  & ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\new_mem|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0 
// ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0 .lut_mask = 64'h024613578ACE9BDF;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N33
cyclonev_lcell_comb \cpu|dp|button_mux|mux2_output[4]~5 (
// Equation(s):
// \cpu|dp|button_mux|mux2_output[4]~5_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout  & ( (!\cpu|dp|Equal0~1_combout ) # 
// ((!\cpu|dp|Equal0~2_combout ) # (!\cpu|dp|Equal0~0_combout )) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ((!\cpu|dp|Equal0~1_combout ) # ((!\cpu|dp|Equal0~2_combout ) # (!\cpu|dp|Equal0~0_combout )))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout  & ( 
// !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout  & ( (\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ((!\cpu|dp|Equal0~1_combout ) # ((!\cpu|dp|Equal0~2_combout ) # (!\cpu|dp|Equal0~0_combout )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\cpu|dp|Equal0~1_combout ),
	.datac(!\cpu|dp|Equal0~2_combout ),
	.datad(!\cpu|dp|Equal0~0_combout ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|button_mux|mux2_output[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|button_mux|mux2_output[4]~5 .extended_lut = "off";
defparam \cpu|dp|button_mux|mux2_output[4]~5 .lut_mask = 64'h00005554AAA8FFFC;
defparam \cpu|dp|button_mux|mux2_output[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y63_N35
dffeas \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|button_mux|mux2_output[4]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|instruction_reg_i|ext_op_code_flopr|q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[0] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N42
cyclonev_lcell_comb \cpu|cont|Selector13~1 (
// Equation(s):
// \cpu|cont|Selector13~1_combout  = ( \cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1] & ( (\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0] & (\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3] & !\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2])) ) )

	.dataa(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0]),
	.datab(gnd),
	.datac(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3]),
	.datad(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2]),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector13~1 .extended_lut = "off";
defparam \cpu|cont|Selector13~1 .lut_mask = 64'h0000000005000500;
defparam \cpu|cont|Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N39
cyclonev_lcell_comb \cpu|cont|Selector13~0 (
// Equation(s):
// \cpu|cont|Selector13~0_combout  = ( \cpu|dp|instruction_reg_i|op_code_flopr|q [1] & ( (!\cpu|dp|instruction_reg_i|op_code_flopr|q [2] & (\cpu|dp|instruction_reg_i|op_code_flopr|q [3] & \cpu|dp|instruction_reg_i|op_code_flopr|q [0])) ) )

	.dataa(!\cpu|dp|instruction_reg_i|op_code_flopr|q [2]),
	.datab(!\cpu|dp|instruction_reg_i|op_code_flopr|q [3]),
	.datac(gnd),
	.datad(!\cpu|dp|instruction_reg_i|op_code_flopr|q [0]),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|op_code_flopr|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector13~0 .extended_lut = "off";
defparam \cpu|cont|Selector13~0 .lut_mask = 64'h0000000000220022;
defparam \cpu|cont|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N33
cyclonev_lcell_comb \cpu|cont|Selector13~2 (
// Equation(s):
// \cpu|cont|Selector13~2_combout  = ( \cpu|cont|Selector13~0_combout  & ( (!\cpu|cont|state [3] & (!\cpu|cont|state [0] $ (\cpu|cont|state [1]))) ) ) # ( !\cpu|cont|Selector13~0_combout  & ( (!\cpu|cont|state [3] & ((!\cpu|cont|state [0] $ (\cpu|cont|state 
// [1])))) # (\cpu|cont|state [3] & (!\cpu|cont|Selector13~1_combout  & (!\cpu|cont|state [0] & \cpu|cont|state [1]))) ) )

	.dataa(!\cpu|cont|state [3]),
	.datab(!\cpu|cont|Selector13~1_combout ),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|cont|state [1]),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector13~2 .extended_lut = "off";
defparam \cpu|cont|Selector13~2 .lut_mask = 64'hA04AA04AA00AA00A;
defparam \cpu|cont|Selector13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y63_N0
cyclonev_lcell_comb \cpu|cont|Selector13~3 (
// Equation(s):
// \cpu|cont|Selector13~3_combout  = ( !\cpu|cont|state [7] & ( (\cpu|cont|state [3] & ((!\cpu|cont|state [2] & (\cpu|cont|state [6] & (!\cpu|cont|state [0] & !\cpu|cont|state [1]))) # (\cpu|cont|state [2] & (!\cpu|cont|state [6] & (\cpu|cont|state [0] & 
// \cpu|cont|state [1]))))) ) ) # ( \cpu|cont|state [7] & ( (\cpu|cont|state [2] & (!\cpu|cont|state [6] & (\cpu|cont|Selector13~2_combout ))) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|Selector13~2_combout ),
	.datad(!\cpu|cont|state [3]),
	.datae(!\cpu|cont|state [7]),
	.dataf(!\cpu|cont|state [1]),
	.datag(!\cpu|cont|state [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector13~3 .extended_lut = "on";
defparam \cpu|cont|Selector13~3 .lut_mask = 64'h0020040400040404;
defparam \cpu|cont|Selector13~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y63_N37
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y63_N39
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~4 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~4_combout  = ( !\cpu|dp|reg_file|WideOr0~combout  & ( \reset~input_o  & ( (!\cpu|dp|reg_file|RAM_rtl_0_bypass [26] & (((\cpu|dp|reg_file|RAM_rtl_0_bypass [25])))) # (\cpu|dp|reg_file|RAM_rtl_0_bypass [26] & 
// ((!\cpu|dp|reg_file|RAM~3_combout  & (\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a8 )) # (\cpu|dp|reg_file|RAM~3_combout  & ((\cpu|dp|reg_file|RAM_rtl_0_bypass [25]))))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_0_bypass [26]),
	.datab(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a8 ),
	.datac(!\cpu|dp|reg_file|RAM_rtl_0_bypass [25]),
	.datad(!\cpu|dp|reg_file|RAM~3_combout ),
	.datae(!\cpu|dp|reg_file|WideOr0~combout ),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~4 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~4 .lut_mask = 64'h000000001B0F0000;
defparam \cpu|dp|reg_A_flopr|q~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y63_N41
dffeas \cpu|dp|reg_A_flopr|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[8] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y63_N45
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[8]~4 (
// Equation(s):
// \cpu|dp|data_to_mem_store[8]~4_combout  = ( \cpu|dp|mem_address~1_combout  & ( \cpu|dp|reg_A_flopr|q [8] & ( (\cpu|cont|state [2] & (\cpu|cont|state [6] & (!\cpu|cont|state [7] & !\cpu|cont|state [0]))) ) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|cont|state [0]),
	.datae(!\cpu|dp|mem_address~1_combout ),
	.dataf(!\cpu|dp|reg_A_flopr|q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[8]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[8]~4 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[8]~4 .lut_mask = 64'h0000000000001000;
defparam \cpu|dp|data_to_mem_store[8]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y54_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a120 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[8]~4_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_first_bit_number = 8;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a120 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y50_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a72 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[8]~4_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 8;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a72 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y50_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a104 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[8]~4_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_first_bit_number = 8;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a104 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y55_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a88 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[8]~4_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_first_bit_number = 8;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a88 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y58_N30
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # ((\new_mem|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0  & ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\new_mem|ram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0 )) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\new_mem|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0 
// ))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0 )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # ((\new_mem|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0 )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0  & ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0 
// )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\new_mem|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0 .lut_mask = 64'h018945CD23AB67EF;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y63_N6
cyclonev_lcell_comb \cpu|dp|instruction_reg_i|A_index_flopr|q~12 (
// Equation(s):
// \cpu|dp|instruction_reg_i|A_index_flopr|q~12_combout  = ( !\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ( (\reset~input_o  & ((!\cpu|cont|Decoder1~6_combout  & (((\cpu|dp|instruction_reg_i|A_index_flopr|q [0])))) # (\cpu|cont|Decoder1~6_combout  
// & (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout  & (!\cpu|dp|Equal0~3_combout ))))) ) ) # ( \new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ( (\reset~input_o  & ((!\cpu|cont|Decoder1~6_combout  & 
// (((\cpu|dp|instruction_reg_i|A_index_flopr|q [0])))) # (\cpu|cont|Decoder1~6_combout  & (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout  & (!\cpu|dp|Equal0~3_combout ))))) ) )

	.dataa(!\reset~input_o ),
	.datab(!\cpu|cont|Decoder1~6_combout ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout ),
	.datad(!\cpu|dp|Equal0~3_combout ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\cpu|dp|instruction_reg_i|A_index_flopr|q [0]),
	.datag(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|instruction_reg_i|A_index_flopr|q~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q~12 .extended_lut = "on";
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q~12 .lut_mask = 64'h0100010045444544;
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y67_N29
dffeas \cpu|dp|instruction_reg_i|A_index_flopr|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|A_index_flopr|q~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|A_index_flopr|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q[0] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N21
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Decoder0~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|Decoder0~0_combout  = ( \cpu|cont|Selector12~2_combout  & ( (!\cpu|dp|alu_rf_i|Equal0~0_combout  & ((!\cpu|cont|Selector11~0_combout ) # (!\cpu|cont|Selector10~0_combout ))) ) ) # ( !\cpu|cont|Selector12~2_combout  & ( 
// (!\cpu|cont|Selector11~0_combout  & (!\cpu|dp|alu_rf_i|Equal0~0_combout  & \cpu|cont|Selector10~0_combout )) ) )

	.dataa(!\cpu|cont|Selector11~0_combout ),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|Equal0~0_combout ),
	.datad(!\cpu|cont|Selector10~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Decoder0~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Decoder0~0 .lut_mask = 64'h00A000A0F0A0F0A0;
defparam \cpu|dp|alu_rf_i|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N39
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Decoder0~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|Decoder0~1_combout  = ( \cpu|dp|alu_rf_i|f_flag~0_combout  & ( \cpu|dp|alu_rf_i|Decoder0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|f_flag~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Decoder0~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Decoder0~1 .lut_mask = 64'h0000000000FF00FF;
defparam \cpu|dp|alu_rf_i|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y67_N3
cyclonev_lcell_comb \cpu|dp|alu_rf_i|LessThan1~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|LessThan1~0_combout  = ( \cpu|dp|alu_B_mux|mux2_output[10]~11_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[10]~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[10]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_B_mux|mux2_output[10]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|LessThan1~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|LessThan1~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \cpu|dp|alu_rf_i|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y66_N15
cyclonev_lcell_comb \cpu|dp|alu_rf_i|alu_out~3 (
// Equation(s):
// \cpu|dp|alu_rf_i|alu_out~3_combout  = ( \cpu|cont|Selector8~4_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[10]~6_combout  $ (((!\cpu|dp|reg_B_flopr|q [10]) # ((\cpu|cont|Selector8~1_combout ) # (\cpu|cont|state [0])))) ) ) # ( 
// !\cpu|cont|Selector8~4_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[10]~6_combout  $ (((!\cpu|dp|reg_B_flopr|q [10]) # ((!\cpu|cont|state [0] & \cpu|cont|Selector8~1_combout )))) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[10]~6_combout ),
	.datab(!\cpu|dp|reg_B_flopr|q [10]),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|cont|Selector8~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|alu_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out~3 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|alu_out~3 .lut_mask = 64'h6656665665556555;
defparam \cpu|dp|alu_rf_i|alu_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y67_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|LessThan1~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|LessThan1~1_combout  = ( !\cpu|dp|alu_A_mux|mux2_output[5]~0_combout  & ( \cpu|cont|Selector8~1_combout  & ( (!\cpu|cont|Selector8~4_combout  & ((!\cpu|cont|state [0] & ((\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1]))) # 
// (\cpu|cont|state [0] & (\cpu|dp|reg_B_flopr|q [5])))) # (\cpu|cont|Selector8~4_combout  & (((\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1])))) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[5]~0_combout  & ( !\cpu|cont|Selector8~1_combout  & ( 
// (!\cpu|cont|Selector8~4_combout  & (\cpu|dp|reg_B_flopr|q [5])) # (\cpu|cont|Selector8~4_combout  & ((!\cpu|cont|state [0] & (\cpu|dp|reg_B_flopr|q [5])) # (\cpu|cont|state [0] & ((\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1]))))) ) ) )

	.dataa(!\cpu|dp|reg_B_flopr|q [5]),
	.datab(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1]),
	.datac(!\cpu|cont|Selector8~4_combout ),
	.datad(!\cpu|cont|state [0]),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[5]~0_combout ),
	.dataf(!\cpu|cont|Selector8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|LessThan1~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|LessThan1~1 .lut_mask = 64'h5553000033530000;
defparam \cpu|dp|alu_rf_i|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|LessThan1~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|LessThan1~2_combout  = ( \cpu|dp|alu_A_mux|mux2_output[1]~4_combout  & ( \cpu|dp|alu_A_mux|mux2_output[2]~5_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & (\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & 
// (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & !\cpu|dp|alu_A_mux|mux2_output[0]~11_combout ))) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[1]~4_combout  & ( \cpu|dp|alu_A_mux|mux2_output[2]~5_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & 
// (((\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & !\cpu|dp|alu_A_mux|mux2_output[0]~11_combout )) # (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ))) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[1]~4_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[2]~5_combout  & ( 
// ((\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  & !\cpu|dp|alu_A_mux|mux2_output[0]~11_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[2]~2_combout ) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[1]~4_combout  & ( 
// !\cpu|dp|alu_A_mux|mux2_output[2]~5_combout  & ( (((\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & !\cpu|dp|alu_A_mux|mux2_output[0]~11_combout )) # (\cpu|dp|alu_B_mux|mux2_output[1]~1_combout )) # (\cpu|dp|alu_B_mux|mux2_output[2]~2_combout ) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[0]~11_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[1]~4_combout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|LessThan1~2 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|LessThan1~2 .lut_mask = 64'h7F5F575515050100;
defparam \cpu|dp|alu_rf_i|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y67_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|LessThan1~3 (
// Equation(s):
// \cpu|dp|alu_rf_i|LessThan1~3_combout  = ( \cpu|dp|alu_B_mux|mux2_output[3]~0_combout  & ( \cpu|dp|alu_rf_i|LessThan1~2_combout  & ( (!\cpu|dp|alu_rf_i|alu_out~0_combout  & ((!\cpu|dp|alu_A_mux|mux2_output[4]~3_combout ) # 
// (\cpu|dp|alu_B_mux|mux2_output[4]~14_combout ))) ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[3]~0_combout  & ( \cpu|dp|alu_rf_i|LessThan1~2_combout  & ( (!\cpu|dp|alu_rf_i|alu_out~0_combout  & ((!\cpu|dp|alu_A_mux|mux2_output[4]~3_combout  & 
// ((!\cpu|dp|alu_A_mux|mux2_output[3]~2_combout ) # (\cpu|dp|alu_B_mux|mux2_output[4]~14_combout ))) # (\cpu|dp|alu_A_mux|mux2_output[4]~3_combout  & (\cpu|dp|alu_B_mux|mux2_output[4]~14_combout  & !\cpu|dp|alu_A_mux|mux2_output[3]~2_combout )))) ) ) ) # ( 
// \cpu|dp|alu_B_mux|mux2_output[3]~0_combout  & ( !\cpu|dp|alu_rf_i|LessThan1~2_combout  & ( (!\cpu|dp|alu_rf_i|alu_out~0_combout  & ((!\cpu|dp|alu_A_mux|mux2_output[4]~3_combout  & ((!\cpu|dp|alu_A_mux|mux2_output[3]~2_combout ) # 
// (\cpu|dp|alu_B_mux|mux2_output[4]~14_combout ))) # (\cpu|dp|alu_A_mux|mux2_output[4]~3_combout  & (\cpu|dp|alu_B_mux|mux2_output[4]~14_combout  & !\cpu|dp|alu_A_mux|mux2_output[3]~2_combout )))) ) ) ) # ( !\cpu|dp|alu_B_mux|mux2_output[3]~0_combout  & ( 
// !\cpu|dp|alu_rf_i|LessThan1~2_combout  & ( (!\cpu|dp|alu_A_mux|mux2_output[4]~3_combout  & (\cpu|dp|alu_B_mux|mux2_output[4]~14_combout  & !\cpu|dp|alu_rf_i|alu_out~0_combout )) ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[4]~3_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[4]~14_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[3]~2_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~0_combout ),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout ),
	.dataf(!\cpu|dp|alu_rf_i|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|LessThan1~3 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|LessThan1~3 .lut_mask = 64'h2200B200B200BB00;
defparam \cpu|dp|alu_rf_i|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y67_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|LessThan1~4 (
// Equation(s):
// \cpu|dp|alu_rf_i|LessThan1~4_combout  = ( \cpu|dp|alu_A_mux|mux2_output[6]~1_combout  & ( \cpu|dp|alu_rf_i|LessThan1~3_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[6]~12_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[7]~13_combout ) # 
// (\cpu|dp|alu_A_mux|mux2_output[7]~10_combout ))) # (\cpu|dp|alu_B_mux|mux2_output[6]~12_combout  & (\cpu|dp|alu_A_mux|mux2_output[7]~10_combout  & !\cpu|dp|alu_B_mux|mux2_output[7]~13_combout )) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[6]~1_combout  & ( 
// \cpu|dp|alu_rf_i|LessThan1~3_combout  & ( (\cpu|dp|alu_A_mux|mux2_output[7]~10_combout  & !\cpu|dp|alu_B_mux|mux2_output[7]~13_combout ) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[6]~1_combout  & ( !\cpu|dp|alu_rf_i|LessThan1~3_combout  & ( 
// (!\cpu|dp|alu_A_mux|mux2_output[7]~10_combout  & (!\cpu|dp|alu_B_mux|mux2_output[7]~13_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[6]~12_combout ) # (!\cpu|dp|alu_rf_i|LessThan1~1_combout )))) # (\cpu|dp|alu_A_mux|mux2_output[7]~10_combout  & 
// ((!\cpu|dp|alu_B_mux|mux2_output[6]~12_combout ) # ((!\cpu|dp|alu_rf_i|LessThan1~1_combout ) # (!\cpu|dp|alu_B_mux|mux2_output[7]~13_combout )))) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[6]~1_combout  & ( !\cpu|dp|alu_rf_i|LessThan1~3_combout  & ( 
// (!\cpu|dp|alu_A_mux|mux2_output[7]~10_combout  & (!\cpu|dp|alu_B_mux|mux2_output[6]~12_combout  & (!\cpu|dp|alu_rf_i|LessThan1~1_combout  & !\cpu|dp|alu_B_mux|mux2_output[7]~13_combout ))) # (\cpu|dp|alu_A_mux|mux2_output[7]~10_combout  & 
// ((!\cpu|dp|alu_B_mux|mux2_output[7]~13_combout ) # ((!\cpu|dp|alu_B_mux|mux2_output[6]~12_combout  & !\cpu|dp|alu_rf_i|LessThan1~1_combout )))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[6]~12_combout ),
	.datab(!\cpu|dp|alu_rf_i|LessThan1~1_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[7]~10_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[7]~13_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[6]~1_combout ),
	.dataf(!\cpu|dp|alu_rf_i|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|LessThan1~4 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|LessThan1~4 .lut_mask = 64'h8F08EF0E0F00AF0A;
defparam \cpu|dp|alu_rf_i|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y67_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|LessThan1~5 (
// Equation(s):
// \cpu|dp|alu_rf_i|LessThan1~5_combout  = ( \cpu|dp|alu_A_mux|mux2_output[8]~8_combout  & ( \cpu|dp|alu_rf_i|LessThan1~4_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[9]~5_combout  & (!\cpu|dp|alu_rf_i|alu_out~3_combout  & 
// !\cpu|dp|alu_A_mux|mux2_output[9]~9_combout )) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[8]~8_combout  & ( \cpu|dp|alu_rf_i|LessThan1~4_combout  & ( (!\cpu|dp|alu_rf_i|alu_out~3_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[8]~4_combout  & 
// (\cpu|dp|alu_B_mux|mux2_output[9]~5_combout  & !\cpu|dp|alu_A_mux|mux2_output[9]~9_combout )) # (\cpu|dp|alu_B_mux|mux2_output[8]~4_combout  & ((!\cpu|dp|alu_A_mux|mux2_output[9]~9_combout ) # (\cpu|dp|alu_B_mux|mux2_output[9]~5_combout ))))) ) ) ) # ( 
// \cpu|dp|alu_A_mux|mux2_output[8]~8_combout  & ( !\cpu|dp|alu_rf_i|LessThan1~4_combout  & ( (!\cpu|dp|alu_rf_i|alu_out~3_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[8]~4_combout  & (\cpu|dp|alu_B_mux|mux2_output[9]~5_combout  & 
// !\cpu|dp|alu_A_mux|mux2_output[9]~9_combout )) # (\cpu|dp|alu_B_mux|mux2_output[8]~4_combout  & ((!\cpu|dp|alu_A_mux|mux2_output[9]~9_combout ) # (\cpu|dp|alu_B_mux|mux2_output[9]~5_combout ))))) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[8]~8_combout  & ( 
// !\cpu|dp|alu_rf_i|LessThan1~4_combout  & ( (!\cpu|dp|alu_rf_i|alu_out~3_combout  & ((!\cpu|dp|alu_A_mux|mux2_output[9]~9_combout ) # (\cpu|dp|alu_B_mux|mux2_output[9]~5_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[8]~4_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[9]~5_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out~3_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[9]~9_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[8]~8_combout ),
	.dataf(!\cpu|dp|alu_rf_i|LessThan1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|LessThan1~5 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|LessThan1~5 .lut_mask = 64'hF030701070103000;
defparam \cpu|dp|alu_rf_i|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y67_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|LessThan1~6 (
// Equation(s):
// \cpu|dp|alu_rf_i|LessThan1~6_combout  = ( \cpu|dp|alu_A_mux|mux2_output[12]~12_combout  & ( \cpu|dp|alu_rf_i|LessThan1~5_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[12]~7_combout ) # ((\cpu|dp|alu_A_mux|mux2_output[11]~7_combout  & 
// !\cpu|dp|alu_B_mux|mux2_output[11]~3_combout )) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[12]~12_combout  & ( \cpu|dp|alu_rf_i|LessThan1~5_combout  & ( (\cpu|dp|alu_A_mux|mux2_output[11]~7_combout  & (!\cpu|dp|alu_B_mux|mux2_output[12]~7_combout  & 
// !\cpu|dp|alu_B_mux|mux2_output[11]~3_combout )) ) ) ) # ( \cpu|dp|alu_A_mux|mux2_output[12]~12_combout  & ( !\cpu|dp|alu_rf_i|LessThan1~5_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[12]~7_combout ) # ((!\cpu|dp|alu_A_mux|mux2_output[11]~7_combout  & 
// (!\cpu|dp|alu_rf_i|LessThan1~0_combout  & !\cpu|dp|alu_B_mux|mux2_output[11]~3_combout )) # (\cpu|dp|alu_A_mux|mux2_output[11]~7_combout  & ((!\cpu|dp|alu_rf_i|LessThan1~0_combout ) # (!\cpu|dp|alu_B_mux|mux2_output[11]~3_combout )))) ) ) ) # ( 
// !\cpu|dp|alu_A_mux|mux2_output[12]~12_combout  & ( !\cpu|dp|alu_rf_i|LessThan1~5_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[12]~7_combout  & ((!\cpu|dp|alu_A_mux|mux2_output[11]~7_combout  & (!\cpu|dp|alu_rf_i|LessThan1~0_combout  & 
// !\cpu|dp|alu_B_mux|mux2_output[11]~3_combout )) # (\cpu|dp|alu_A_mux|mux2_output[11]~7_combout  & ((!\cpu|dp|alu_rf_i|LessThan1~0_combout ) # (!\cpu|dp|alu_B_mux|mux2_output[11]~3_combout ))))) ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[11]~7_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[12]~7_combout ),
	.datac(!\cpu|dp|alu_rf_i|LessThan1~0_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[11]~3_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[12]~12_combout ),
	.dataf(!\cpu|dp|alu_rf_i|LessThan1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|LessThan1~6 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|LessThan1~6 .lut_mask = 64'hC440FDDC4400DDCC;
defparam \cpu|dp|alu_rf_i|LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y67_N45
cyclonev_lcell_comb \cpu|dp|alu_rf_i|LessThan1~7 (
// Equation(s):
// \cpu|dp|alu_rf_i|LessThan1~7_combout  = ( \cpu|dp|alu_rf_i|LessThan1~6_combout  & ( (!\cpu|dp|alu_A_mux|mux2_output[14]~14_combout  & (((\cpu|dp|alu_B_mux|mux2_output[13]~8_combout  & !\cpu|dp|alu_A_mux|mux2_output[13]~13_combout )) # 
// (\cpu|dp|alu_B_mux|mux2_output[14]~9_combout ))) # (\cpu|dp|alu_A_mux|mux2_output[14]~14_combout  & (\cpu|dp|alu_B_mux|mux2_output[13]~8_combout  & (\cpu|dp|alu_B_mux|mux2_output[14]~9_combout  & !\cpu|dp|alu_A_mux|mux2_output[13]~13_combout ))) ) ) # ( 
// !\cpu|dp|alu_rf_i|LessThan1~6_combout  & ( (!\cpu|dp|alu_A_mux|mux2_output[14]~14_combout  & (((!\cpu|dp|alu_A_mux|mux2_output[13]~13_combout ) # (\cpu|dp|alu_B_mux|mux2_output[14]~9_combout )) # (\cpu|dp|alu_B_mux|mux2_output[13]~8_combout ))) # 
// (\cpu|dp|alu_A_mux|mux2_output[14]~14_combout  & (\cpu|dp|alu_B_mux|mux2_output[14]~9_combout  & ((!\cpu|dp|alu_A_mux|mux2_output[13]~13_combout ) # (\cpu|dp|alu_B_mux|mux2_output[13]~8_combout )))) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[14]~14_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[13]~8_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[14]~9_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[13]~13_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|LessThan1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|LessThan1~7 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|LessThan1~7 .lut_mask = 64'hAF2BAF2B2B0A2B0A;
defparam \cpu|dp|alu_rf_i|LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N15
cyclonev_lcell_comb \cpu|dp|alu_rf_i|n_flag~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|n_flag~0_combout  = ( \cpu|dp|alu_rf_i|n_flag~q  & ( \cpu|dp|alu_rf_i|LessThan1~7_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[15]~10_combout ) # ((!\cpu|dp|alu_rf_i|Decoder0~1_combout ) # (\cpu|dp|alu_A_mux|mux2_output[15]~15_combout )) 
// ) ) ) # ( !\cpu|dp|alu_rf_i|n_flag~q  & ( \cpu|dp|alu_rf_i|LessThan1~7_combout  & ( (\cpu|dp|alu_rf_i|Decoder0~1_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[15]~10_combout ) # (\cpu|dp|alu_A_mux|mux2_output[15]~15_combout ))) ) ) ) # ( 
// \cpu|dp|alu_rf_i|n_flag~q  & ( !\cpu|dp|alu_rf_i|LessThan1~7_combout  & ( (!\cpu|dp|alu_rf_i|Decoder0~1_combout ) # ((!\cpu|dp|alu_B_mux|mux2_output[15]~10_combout  & \cpu|dp|alu_A_mux|mux2_output[15]~15_combout )) ) ) ) # ( !\cpu|dp|alu_rf_i|n_flag~q  & 
// ( !\cpu|dp|alu_rf_i|LessThan1~7_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[15]~10_combout  & (\cpu|dp|alu_A_mux|mux2_output[15]~15_combout  & \cpu|dp|alu_rf_i|Decoder0~1_combout )) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[15]~10_combout ),
	.datab(gnd),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[15]~15_combout ),
	.datad(!\cpu|dp|alu_rf_i|Decoder0~1_combout ),
	.datae(!\cpu|dp|alu_rf_i|n_flag~q ),
	.dataf(!\cpu|dp|alu_rf_i|LessThan1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|n_flag~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|n_flag~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|n_flag~0 .lut_mask = 64'h000AFF0A00AFFFAF;
defparam \cpu|dp|alu_rf_i|n_flag~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y67_N17
dffeas \cpu|dp|alu_rf_i|n_flag (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|n_flag~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|n_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|n_flag .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|n_flag .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N51
cyclonev_lcell_comb \cpu|dp|alu_rf_i|l_flag~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|l_flag~0_combout  = ( \cpu|dp|alu_rf_i|Add0~1_sumout  & ( (\reset~input_o  & ((\cpu|dp|alu_rf_i|Decoder0~1_combout ) # (\cpu|dp|alu_rf_i|l_flag~q ))) ) ) # ( !\cpu|dp|alu_rf_i|Add0~1_sumout  & ( (\cpu|dp|alu_rf_i|l_flag~q  & 
// (\reset~input_o  & !\cpu|dp|alu_rf_i|Decoder0~1_combout )) ) )

	.dataa(!\cpu|dp|alu_rf_i|l_flag~q ),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(!\cpu|dp|alu_rf_i|Decoder0~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|l_flag~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|l_flag~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|l_flag~0 .lut_mask = 64'h05000500050F050F;
defparam \cpu|dp|alu_rf_i|l_flag~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y67_N53
dffeas \cpu|dp|alu_rf_i|l_flag (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|l_flag~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|l_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|l_flag .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|l_flag .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N54
cyclonev_lcell_comb \cpu|cont|Mux0~1 (
// Equation(s):
// \cpu|cont|Mux0~1_combout  = ( \cpu|dp|instruction_reg_i|A_index_flopr|q [1] & ( \cpu|dp|alu_rf_i|l_flag~q  & ( !\cpu|dp|instruction_reg_i|A_index_flopr|q [0] $ (!\cpu|dp|alu_rf_i|n_flag~q ) ) ) ) # ( !\cpu|dp|instruction_reg_i|A_index_flopr|q [1] & ( 
// \cpu|dp|alu_rf_i|l_flag~q  & ( !\cpu|dp|instruction_reg_i|A_index_flopr|q [0] ) ) ) # ( \cpu|dp|instruction_reg_i|A_index_flopr|q [1] & ( !\cpu|dp|alu_rf_i|l_flag~q  & ( !\cpu|dp|instruction_reg_i|A_index_flopr|q [0] $ (!\cpu|dp|alu_rf_i|n_flag~q ) ) ) ) 
// # ( !\cpu|dp|instruction_reg_i|A_index_flopr|q [1] & ( !\cpu|dp|alu_rf_i|l_flag~q  & ( \cpu|dp|instruction_reg_i|A_index_flopr|q [0] ) ) )

	.dataa(!\cpu|dp|instruction_reg_i|A_index_flopr|q [0]),
	.datab(!\cpu|dp|alu_rf_i|n_flag~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|dp|instruction_reg_i|A_index_flopr|q [1]),
	.dataf(!\cpu|dp|alu_rf_i|l_flag~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Mux0~1 .extended_lut = "off";
defparam \cpu|cont|Mux0~1 .lut_mask = 64'h55556666AAAA6666;
defparam \cpu|cont|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N33
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Equal0~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|Equal0~1_combout  = ( \cpu|cont|Selector10~7_combout  & ( (!\cpu|cont|state [6] & (\cpu|cont|Selector10~0_combout  & !\cpu|cont|Selector9~1_combout )) ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|cont|Selector10~0_combout ),
	.datac(gnd),
	.datad(!\cpu|cont|Selector9~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector10~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Equal0~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Equal0~1 .lut_mask = 64'h0000000022002200;
defparam \cpu|dp|alu_rf_i|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y65_N3
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Equal0~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|Equal0~2_combout  = ( \cpu|cont|Selector11~1_combout  & ( (!\cpu|dp|alu_rf_i|Equal0~0_combout  & !\cpu|cont|Selector12~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|Equal0~0_combout ),
	.datad(!\cpu|cont|Selector12~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Equal0~2 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Equal0~2 .lut_mask = 64'h00000000F000F000;
defparam \cpu|dp|alu_rf_i|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y67_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Equal0~3 (
// Equation(s):
// \cpu|dp|alu_rf_i|Equal0~3_combout  = ( \cpu|dp|alu_rf_i|Equal0~2_combout  & ( \cpu|dp|alu_rf_i|Equal0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|dp|alu_rf_i|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Equal0~3 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Equal0~3 .lut_mask = 64'h0000000000FF00FF;
defparam \cpu|dp|alu_rf_i|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y67_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|c_flag~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|c_flag~0_combout  = ( \cpu|dp|alu_A_mux|mux2_output[13]~13_combout  & ( \cpu|dp|alu_rf_i|LessThan1~6_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[14]~9_combout  & (!\cpu|dp|alu_A_mux|mux2_output[14]~14_combout  & 
// !\cpu|dp|alu_rf_i|alu_out~8_combout )) ) ) ) # ( !\cpu|dp|alu_A_mux|mux2_output[13]~13_combout  & ( \cpu|dp|alu_rf_i|LessThan1~6_combout  & ( (!\cpu|dp|alu_rf_i|alu_out~8_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[14]~9_combout  & 
// (\cpu|dp|alu_B_mux|mux2_output[13]~8_combout  & !\cpu|dp|alu_A_mux|mux2_output[14]~14_combout )) # (\cpu|dp|alu_B_mux|mux2_output[14]~9_combout  & ((!\cpu|dp|alu_A_mux|mux2_output[14]~14_combout ) # (\cpu|dp|alu_B_mux|mux2_output[13]~8_combout ))))) ) ) ) 
// # ( \cpu|dp|alu_A_mux|mux2_output[13]~13_combout  & ( !\cpu|dp|alu_rf_i|LessThan1~6_combout  & ( (!\cpu|dp|alu_rf_i|alu_out~8_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[14]~9_combout  & (\cpu|dp|alu_B_mux|mux2_output[13]~8_combout  & 
// !\cpu|dp|alu_A_mux|mux2_output[14]~14_combout )) # (\cpu|dp|alu_B_mux|mux2_output[14]~9_combout  & ((!\cpu|dp|alu_A_mux|mux2_output[14]~14_combout ) # (\cpu|dp|alu_B_mux|mux2_output[13]~8_combout ))))) ) ) ) # ( 
// !\cpu|dp|alu_A_mux|mux2_output[13]~13_combout  & ( !\cpu|dp|alu_rf_i|LessThan1~6_combout  & ( (!\cpu|dp|alu_rf_i|alu_out~8_combout  & ((!\cpu|dp|alu_A_mux|mux2_output[14]~14_combout ) # (\cpu|dp|alu_B_mux|mux2_output[14]~9_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[14]~9_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[13]~8_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[14]~14_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~8_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[13]~13_combout ),
	.dataf(!\cpu|dp|alu_rf_i|LessThan1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|c_flag~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|c_flag~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|c_flag~0 .lut_mask = 64'hF500710071005000;
defparam \cpu|dp|alu_rf_i|c_flag~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N12
cyclonev_lcell_comb \cpu|dp|alu_rf_i|c_flag~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|c_flag~1_combout  = (!\cpu|cont|Selector10~8_combout  & \cpu|cont|Selector12~4_combout )

	.dataa(gnd),
	.datab(!\cpu|cont|Selector10~8_combout ),
	.datac(gnd),
	.datad(!\cpu|cont|Selector12~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|c_flag~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|c_flag~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|c_flag~1 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \cpu|dp|alu_rf_i|c_flag~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y68_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|c_flag~4 (
// Equation(s):
// \cpu|dp|alu_rf_i|c_flag~4_combout  = ( !\cpu|dp|alu_rf_i|Add3~57_sumout  & ( !\cpu|dp|alu_rf_i|Add3~61_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|Add3~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Add3~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|c_flag~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|c_flag~4 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|c_flag~4 .lut_mask = 64'hF0F0F0F000000000;
defparam \cpu|dp|alu_rf_i|c_flag~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y67_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|c_flag~6 (
// Equation(s):
// \cpu|dp|alu_rf_i|c_flag~6_combout  = ( !\cpu|dp|alu_rf_i|Add3~53_sumout  & ( !\cpu|dp|alu_rf_i|Add3~13_sumout  & ( (!\cpu|dp|alu_rf_i|Add3~45_sumout  & (!\cpu|dp|alu_rf_i|Add3~49_sumout  & (!\cpu|dp|alu_rf_i|Add3~37_sumout  & 
// !\cpu|dp|alu_rf_i|Add3~41_sumout ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Add3~45_sumout ),
	.datab(!\cpu|dp|alu_rf_i|Add3~49_sumout ),
	.datac(!\cpu|dp|alu_rf_i|Add3~37_sumout ),
	.datad(!\cpu|dp|alu_rf_i|Add3~41_sumout ),
	.datae(!\cpu|dp|alu_rf_i|Add3~53_sumout ),
	.dataf(!\cpu|dp|alu_rf_i|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|c_flag~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|c_flag~6 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|c_flag~6 .lut_mask = 64'h8000000000000000;
defparam \cpu|dp|alu_rf_i|c_flag~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y63_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|ShiftLeft0~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|ShiftLeft0~0_combout  = ( !\cpu|dp|instruction_reg_i|B_index_flopr|q [0] & ( \cpu|cont|Selector6~0_combout  & ( !\cpu|dp|instruction_reg_i|B_index_flopr|q [1] ) ) ) # ( \cpu|dp|instruction_reg_i|B_index_flopr|q [0] & ( 
// !\cpu|cont|Selector6~0_combout  & ( (!\cpu|dp|reg_B_flopr|q [1] & !\cpu|dp|reg_B_flopr|q [0]) ) ) ) # ( !\cpu|dp|instruction_reg_i|B_index_flopr|q [0] & ( !\cpu|cont|Selector6~0_combout  & ( (!\cpu|dp|reg_B_flopr|q [1] & !\cpu|dp|reg_B_flopr|q [0]) ) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|reg_B_flopr|q [1]),
	.datac(!\cpu|dp|instruction_reg_i|B_index_flopr|q [1]),
	.datad(!\cpu|dp|reg_B_flopr|q [0]),
	.datae(!\cpu|dp|instruction_reg_i|B_index_flopr|q [0]),
	.dataf(!\cpu|cont|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|ShiftLeft0~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|ShiftLeft0~0 .lut_mask = 64'hCC00CC00F0F00000;
defparam \cpu|dp|alu_rf_i|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y68_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|always0~4 (
// Equation(s):
// \cpu|dp|alu_rf_i|always0~4_combout  = ( !\cpu|dp|alu_A_mux|mux2_output[0]~11_combout  & ( (!\cpu|dp|alu_A_mux|mux2_output[3]~2_combout  & (!\cpu|dp|alu_A_mux|mux2_output[1]~4_combout  & !\cpu|dp|alu_A_mux|mux2_output[2]~5_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[3]~2_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[1]~4_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[2]~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[0]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|always0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|always0~4 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|always0~4 .lut_mask = 64'hC000C00000000000;
defparam \cpu|dp|alu_rf_i|always0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y67_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|always0~6 (
// Equation(s):
// \cpu|dp|alu_rf_i|always0~6_combout  = ( !\cpu|dp|alu_A_mux|mux2_output[4]~3_combout  & ( (!\cpu|dp|alu_A_mux|mux2_output[11]~7_combout  & (!\cpu|dp|alu_A_mux|mux2_output[10]~6_combout  & (!\cpu|dp|alu_A_mux|mux2_output[5]~0_combout  & 
// !\cpu|dp|alu_A_mux|mux2_output[9]~9_combout ))) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[11]~7_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[10]~6_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[5]~0_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[9]~9_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[4]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|always0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|always0~6 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|always0~6 .lut_mask = 64'h8000800000000000;
defparam \cpu|dp|alu_rf_i|always0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|always0~5 (
// Equation(s):
// \cpu|dp|alu_rf_i|always0~5_combout  = ( !\cpu|dp|alu_A_mux|mux2_output[7]~10_combout  & ( !\cpu|dp|alu_A_mux|mux2_output[15]~15_combout  & ( (!\cpu|dp|alu_A_mux|mux2_output[14]~14_combout  & (!\cpu|dp|alu_A_mux|mux2_output[12]~12_combout  & 
// (!\cpu|dp|alu_A_mux|mux2_output[6]~1_combout  & !\cpu|dp|alu_A_mux|mux2_output[13]~13_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[14]~14_combout ),
	.datab(!\cpu|dp|alu_A_mux|mux2_output[12]~12_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[6]~1_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[13]~13_combout ),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[7]~10_combout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|always0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|always0~5 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|always0~5 .lut_mask = 64'h8000000000000000;
defparam \cpu|dp|alu_rf_i|always0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y67_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|always0~7 (
// Equation(s):
// \cpu|dp|alu_rf_i|always0~7_combout  = ( \cpu|dp|alu_rf_i|always0~6_combout  & ( \cpu|dp|alu_rf_i|always0~5_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & (!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout  & (\cpu|dp|alu_rf_i|always0~4_combout  & 
// !\cpu|dp|alu_A_mux|mux2_output[8]~8_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout ),
	.datac(!\cpu|dp|alu_rf_i|always0~4_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[8]~8_combout ),
	.datae(!\cpu|dp|alu_rf_i|always0~6_combout ),
	.dataf(!\cpu|dp|alu_rf_i|always0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|always0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|always0~7 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|always0~7 .lut_mask = 64'h0000000000000800;
defparam \cpu|dp|alu_rf_i|always0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y67_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|c_flag~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|c_flag~2_combout  = ( \cpu|dp|alu_rf_i|Equal0~2_combout  & ( \cpu|dp|alu_rf_i|always0~7_combout  & ( ((\cpu|dp|alu_rf_i|always0~3_combout  & (!\cpu|dp|alu_B_mux|mux2_output[4]~14_combout  & \cpu|dp|alu_rf_i|ShiftLeft0~0_combout ))) # 
// (\cpu|dp|alu_rf_i|Equal0~1_combout ) ) ) ) # ( !\cpu|dp|alu_rf_i|Equal0~2_combout  & ( \cpu|dp|alu_rf_i|always0~7_combout  & ( (\cpu|dp|alu_rf_i|always0~3_combout  & (!\cpu|dp|alu_B_mux|mux2_output[4]~14_combout  & \cpu|dp|alu_rf_i|ShiftLeft0~0_combout )) 
// ) ) ) # ( \cpu|dp|alu_rf_i|Equal0~2_combout  & ( !\cpu|dp|alu_rf_i|always0~7_combout  & ( \cpu|dp|alu_rf_i|Equal0~1_combout  ) ) )

	.dataa(!\cpu|dp|alu_rf_i|always0~3_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[4]~14_combout ),
	.datac(!\cpu|dp|alu_rf_i|Equal0~1_combout ),
	.datad(!\cpu|dp|alu_rf_i|ShiftLeft0~0_combout ),
	.datae(!\cpu|dp|alu_rf_i|Equal0~2_combout ),
	.dataf(!\cpu|dp|alu_rf_i|always0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|c_flag~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|c_flag~2 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|c_flag~2 .lut_mask = 64'h00000F0F00440F4F;
defparam \cpu|dp|alu_rf_i|c_flag~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y68_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|c_flag~3 (
// Equation(s):
// \cpu|dp|alu_rf_i|c_flag~3_combout  = ( !\cpu|dp|alu_rf_i|Add3~25_sumout  & ( !\cpu|dp|alu_rf_i|Add3~33_sumout  & ( (!\cpu|dp|alu_rf_i|Add3~17_sumout  & (!\cpu|dp|alu_rf_i|c_flag~2_combout  & (!\cpu|dp|alu_rf_i|Add3~21_sumout  & 
// !\cpu|dp|alu_rf_i|Add3~29_sumout ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Add3~17_sumout ),
	.datab(!\cpu|dp|alu_rf_i|c_flag~2_combout ),
	.datac(!\cpu|dp|alu_rf_i|Add3~21_sumout ),
	.datad(!\cpu|dp|alu_rf_i|Add3~29_sumout ),
	.datae(!\cpu|dp|alu_rf_i|Add3~25_sumout ),
	.dataf(!\cpu|dp|alu_rf_i|Add3~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|c_flag~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|c_flag~3 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|c_flag~3 .lut_mask = 64'h8000000000000000;
defparam \cpu|dp|alu_rf_i|c_flag~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y67_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|c_flag~5 (
// Equation(s):
// \cpu|dp|alu_rf_i|c_flag~5_combout  = ( \cpu|dp|alu_rf_i|c_flag~6_combout  & ( \cpu|dp|alu_rf_i|c_flag~3_combout  & ( (!\cpu|dp|alu_rf_i|Add3~1_sumout  & (!\cpu|dp|alu_rf_i|Add3~9_sumout  & (\cpu|dp|alu_rf_i|c_flag~4_combout  & 
// !\cpu|dp|alu_rf_i|Add3~5_sumout ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Add3~1_sumout ),
	.datab(!\cpu|dp|alu_rf_i|Add3~9_sumout ),
	.datac(!\cpu|dp|alu_rf_i|c_flag~4_combout ),
	.datad(!\cpu|dp|alu_rf_i|Add3~5_sumout ),
	.datae(!\cpu|dp|alu_rf_i|c_flag~6_combout ),
	.dataf(!\cpu|dp|alu_rf_i|c_flag~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|c_flag~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|c_flag~5 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|c_flag~5 .lut_mask = 64'h0000000000000800;
defparam \cpu|dp|alu_rf_i|c_flag~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y67_N18
cyclonev_lcell_comb \cpu|dp|alu_rf_i|c_flag~7 (
// Equation(s):
// \cpu|dp|alu_rf_i|c_flag~7_combout  = ( !\cpu|dp|alu_rf_i|c_flag~1_combout  & ( ((((\cpu|dp|alu_rf_i|Equal0~3_combout  & \cpu|dp|alu_rf_i|c_flag~q )) # (\cpu|dp|alu_rf_i|c_flag~5_combout ))) ) ) # ( \cpu|dp|alu_rf_i|c_flag~1_combout  & ( 
// (((!\cpu|dp|alu_A_mux|mux2_output[15]~15_combout  & (\cpu|dp|alu_B_mux|mux2_output[15]~10_combout ))) # (\cpu|dp|alu_rf_i|c_flag~0_combout )) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[15]~15_combout ),
	.datab(!\cpu|dp|alu_rf_i|Equal0~3_combout ),
	.datac(!\cpu|dp|alu_rf_i|c_flag~0_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[15]~10_combout ),
	.datae(!\cpu|dp|alu_rf_i|c_flag~1_combout ),
	.dataf(!\cpu|dp|alu_rf_i|c_flag~5_combout ),
	.datag(!\cpu|dp|alu_rf_i|c_flag~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|c_flag~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|c_flag~7 .extended_lut = "on";
defparam \cpu|dp|alu_rf_i|c_flag~7 .lut_mask = 64'h03030FAFFFFF0FAF;
defparam \cpu|dp|alu_rf_i|c_flag~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y67_N30
cyclonev_lcell_comb \cpu|dp|alu_rf_i|f_flag~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|f_flag~1_combout  = ( \cpu|dp|alu_rf_i|f_flag~0_combout  & ( (!\reset~input_o ) # ((!\cpu|dp|alu_rf_i|Equal0~0_combout  & ((!\cpu|cont|Selector11~1_combout ) # (\cpu|dp|alu_rf_i|alu_out[2]~10_combout )))) ) ) # ( 
// !\cpu|dp|alu_rf_i|f_flag~0_combout  & ( (!\reset~input_o ) # ((!\cpu|dp|alu_rf_i|Equal0~0_combout  & \cpu|dp|alu_rf_i|alu_out[2]~10_combout )) ) )

	.dataa(!\cpu|cont|Selector11~1_combout ),
	.datab(!\reset~input_o ),
	.datac(!\cpu|dp|alu_rf_i|Equal0~0_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out[2]~10_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|f_flag~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|f_flag~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|f_flag~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|f_flag~1 .lut_mask = 64'hCCFCCCFCECFCECFC;
defparam \cpu|dp|alu_rf_i|f_flag~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y67_N20
dffeas \cpu|dp|alu_rf_i|c_flag (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|c_flag~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|alu_rf_i|f_flag~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|c_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|c_flag .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|c_flag .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Equal1~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|Equal1~0_combout  = ( \cpu|dp|alu_A_mux|mux2_output[2]~5_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  $ (\cpu|dp|alu_A_mux|mux2_output[1]~4_combout ))) ) ) # ( 
// !\cpu|dp|alu_A_mux|mux2_output[2]~5_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout  & (!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout  $ (\cpu|dp|alu_A_mux|mux2_output[1]~4_combout ))) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[1]~1_combout ),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[2]~2_combout ),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[1]~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Equal1~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Equal1~0 .lut_mask = 64'hC030C0300C030C03;
defparam \cpu|dp|alu_rf_i|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N6
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Equal1~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|Equal1~1_combout  = ( \cpu|dp|alu_A_mux|mux2_output[3]~2_combout  & ( \cpu|dp|alu_rf_i|Equal1~0_combout  & ( (\cpu|dp|alu_B_mux|mux2_output[3]~0_combout  & !\cpu|dp|alu_rf_i|alu_out~2_combout ) ) ) ) # ( 
// !\cpu|dp|alu_A_mux|mux2_output[3]~2_combout  & ( \cpu|dp|alu_rf_i|Equal1~0_combout  & ( (!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout  & !\cpu|dp|alu_rf_i|alu_out~2_combout ) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[3]~0_combout ),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|alu_out~2_combout ),
	.datad(gnd),
	.datae(!\cpu|dp|alu_A_mux|mux2_output[3]~2_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Equal1~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Equal1~1 .lut_mask = 64'h00000000A0A05050;
defparam \cpu|dp|alu_rf_i|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N9
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Equal1~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|Equal1~2_combout  = ( !\cpu|dp|alu_rf_i|alu_out~4_combout  & ( \cpu|dp|alu_A_mux|mux2_output[0]~11_combout  & ( \cpu|dp|alu_B_mux|mux2_output[0]~6_combout  ) ) ) # ( !\cpu|dp|alu_rf_i|alu_out~4_combout  & ( 
// !\cpu|dp|alu_A_mux|mux2_output[0]~11_combout  & ( !\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout ),
	.datad(gnd),
	.datae(!\cpu|dp|alu_rf_i|alu_out~4_combout ),
	.dataf(!\cpu|dp|alu_A_mux|mux2_output[0]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Equal1~2 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Equal1~2 .lut_mask = 64'hF0F000000F0F0000;
defparam \cpu|dp|alu_rf_i|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N51
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Equal1~3 (
// Equation(s):
// \cpu|dp|alu_rf_i|Equal1~3_combout  = ( \cpu|dp|alu_rf_i|Equal1~2_combout  & ( (!\cpu|dp|alu_A_mux|mux2_output[8]~8_combout  & (!\cpu|dp|alu_B_mux|mux2_output[8]~4_combout  & (!\cpu|dp|alu_A_mux|mux2_output[9]~9_combout  $ 
// (\cpu|dp|alu_B_mux|mux2_output[9]~5_combout )))) # (\cpu|dp|alu_A_mux|mux2_output[8]~8_combout  & (\cpu|dp|alu_B_mux|mux2_output[8]~4_combout  & (!\cpu|dp|alu_A_mux|mux2_output[9]~9_combout  $ (\cpu|dp|alu_B_mux|mux2_output[9]~5_combout )))) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[8]~8_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[8]~4_combout ),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[9]~9_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[9]~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Equal1~3 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Equal1~3 .lut_mask = 64'h0000000090099009;
defparam \cpu|dp|alu_rf_i|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y65_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Equal1~4 (
// Equation(s):
// \cpu|dp|alu_rf_i|Equal1~4_combout  = ( \cpu|dp|alu_B_mux|mux2_output[11]~3_combout  & ( \cpu|dp|alu_rf_i|Equal1~3_combout  & ( (\cpu|dp|alu_A_mux|mux2_output[11]~7_combout  & !\cpu|dp|alu_rf_i|alu_out~3_combout ) ) ) ) # ( 
// !\cpu|dp|alu_B_mux|mux2_output[11]~3_combout  & ( \cpu|dp|alu_rf_i|Equal1~3_combout  & ( (!\cpu|dp|alu_A_mux|mux2_output[11]~7_combout  & !\cpu|dp|alu_rf_i|alu_out~3_combout ) ) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[11]~7_combout ),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|alu_out~3_combout ),
	.datad(gnd),
	.datae(!\cpu|dp|alu_B_mux|mux2_output[11]~3_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Equal1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Equal1~4 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Equal1~4 .lut_mask = 64'h00000000A0A05050;
defparam \cpu|dp|alu_rf_i|Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Equal1~5 (
// Equation(s):
// \cpu|dp|alu_rf_i|Equal1~5_combout  = ( !\cpu|dp|alu_rf_i|alu_out~7_combout  & ( !\cpu|dp|alu_rf_i|alu_out~8_combout  & ( (!\cpu|dp|alu_rf_i|alu_out~5_combout  & !\cpu|dp|alu_rf_i|alu_out~6_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|alu_rf_i|alu_out~5_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out~6_combout ),
	.datad(gnd),
	.datae(!\cpu|dp|alu_rf_i|alu_out~7_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Equal1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Equal1~5 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Equal1~5 .lut_mask = 64'hC0C0000000000000;
defparam \cpu|dp|alu_rf_i|Equal1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Equal1~6 (
// Equation(s):
// \cpu|dp|alu_rf_i|Equal1~6_combout  = ( \cpu|dp|alu_rf_i|Equal1~5_combout  & ( (!\cpu|dp|alu_rf_i|alu_out~0_combout  & (\cpu|dp|alu_rf_i|Equal1~1_combout  & (\cpu|dp|alu_rf_i|Equal1~4_combout  & !\cpu|dp|alu_rf_i|alu_out~1_combout ))) ) )

	.dataa(!\cpu|dp|alu_rf_i|alu_out~0_combout ),
	.datab(!\cpu|dp|alu_rf_i|Equal1~1_combout ),
	.datac(!\cpu|dp|alu_rf_i|Equal1~4_combout ),
	.datad(!\cpu|dp|alu_rf_i|alu_out~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Equal1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Equal1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Equal1~6 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Equal1~6 .lut_mask = 64'h0000000002000200;
defparam \cpu|dp|alu_rf_i|Equal1~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y65_N36
cyclonev_lcell_comb \cpu|dp|alu_rf_i|z_flag~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|z_flag~0_combout  = ( \cpu|cont|Selector10~6_combout  & ( \cpu|cont|Selector9~0_combout  & ( !\reset~input_o  ) ) ) # ( !\cpu|cont|Selector10~6_combout  & ( \cpu|cont|Selector9~0_combout  & ( (!\reset~input_o ) # 
// ((\cpu|dp|alu_rf_i|Decoder0~0_combout  & (\cpu|cont|Selector12~4_combout  & !\cpu|cont|Selector10~3_combout ))) ) ) ) # ( \cpu|cont|Selector10~6_combout  & ( !\cpu|cont|Selector9~0_combout  & ( !\reset~input_o  ) ) ) # ( !\cpu|cont|Selector10~6_combout  & 
// ( !\cpu|cont|Selector9~0_combout  & ( !\reset~input_o  ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Decoder0~0_combout ),
	.datab(!\reset~input_o ),
	.datac(!\cpu|cont|Selector12~4_combout ),
	.datad(!\cpu|cont|Selector10~3_combout ),
	.datae(!\cpu|cont|Selector10~6_combout ),
	.dataf(!\cpu|cont|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|z_flag~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|z_flag~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|z_flag~0 .lut_mask = 64'hCCCCCCCCCDCCCCCC;
defparam \cpu|dp|alu_rf_i|z_flag~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y65_N2
dffeas \cpu|dp|alu_rf_i|z_flag (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|Equal1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|alu_rf_i|z_flag~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|z_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|z_flag .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|z_flag .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N45
cyclonev_lcell_comb \cpu|cont|Mux0~0 (
// Equation(s):
// \cpu|cont|Mux0~0_combout  = ( \cpu|dp|instruction_reg_i|A_index_flopr|q [0] & ( \cpu|dp|alu_rf_i|z_flag~q  & ( (!\cpu|dp|alu_rf_i|c_flag~q  & \cpu|dp|instruction_reg_i|A_index_flopr|q [1]) ) ) ) # ( !\cpu|dp|instruction_reg_i|A_index_flopr|q [0] & ( 
// \cpu|dp|alu_rf_i|z_flag~q  & ( (!\cpu|dp|instruction_reg_i|A_index_flopr|q [1]) # (\cpu|dp|alu_rf_i|c_flag~q ) ) ) ) # ( \cpu|dp|instruction_reg_i|A_index_flopr|q [0] & ( !\cpu|dp|alu_rf_i|z_flag~q  & ( (!\cpu|dp|alu_rf_i|c_flag~q ) # 
// (!\cpu|dp|instruction_reg_i|A_index_flopr|q [1]) ) ) ) # ( !\cpu|dp|instruction_reg_i|A_index_flopr|q [0] & ( !\cpu|dp|alu_rf_i|z_flag~q  & ( (\cpu|dp|alu_rf_i|c_flag~q  & \cpu|dp|instruction_reg_i|A_index_flopr|q [1]) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|c_flag~q ),
	.datab(gnd),
	.datac(!\cpu|dp|instruction_reg_i|A_index_flopr|q [1]),
	.datad(gnd),
	.datae(!\cpu|dp|instruction_reg_i|A_index_flopr|q [0]),
	.dataf(!\cpu|dp|alu_rf_i|z_flag~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Mux0~0 .extended_lut = "off";
defparam \cpu|cont|Mux0~0 .lut_mask = 64'h0505FAFAF5F50A0A;
defparam \cpu|cont|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N0
cyclonev_lcell_comb \cpu|cont|Mux0~3 (
// Equation(s):
// \cpu|cont|Mux0~3_combout  = ( \cpu|dp|alu_rf_i|z_flag~q  & ( !\cpu|dp|instruction_reg_i|A_index_flopr|q [0] $ (!\cpu|dp|instruction_reg_i|A_index_flopr|q [1]) ) ) # ( !\cpu|dp|alu_rf_i|z_flag~q  & ( !\cpu|dp|instruction_reg_i|A_index_flopr|q [0] $ 
// (((\cpu|dp|alu_rf_i|n_flag~q  & !\cpu|dp|instruction_reg_i|A_index_flopr|q [1]))) ) )

	.dataa(!\cpu|dp|instruction_reg_i|A_index_flopr|q [0]),
	.datab(!\cpu|dp|alu_rf_i|n_flag~q ),
	.datac(gnd),
	.datad(!\cpu|dp|instruction_reg_i|A_index_flopr|q [1]),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|z_flag~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Mux0~3 .extended_lut = "off";
defparam \cpu|cont|Mux0~3 .lut_mask = 64'h99AA99AA55AA55AA;
defparam \cpu|cont|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y67_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|f_flag~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|f_flag~2_combout  = ( !\cpu|dp|alu_rf_i|Equal0~3_combout  & ( (!\cpu|dp|alu_A_mux|mux2_output[15]~15_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[15]~10_combout  & (\cpu|dp|alu_rf_i|Add3~13_sumout  & (!\cpu|dp|alu_rf_i|c_flag~1_combout ))) 
// # (\cpu|dp|alu_B_mux|mux2_output[15]~10_combout  & (((\cpu|dp|alu_rf_i|c_flag~1_combout  & \cpu|dp|alu_rf_i|Add0~1_sumout )))))) # (\cpu|dp|alu_A_mux|mux2_output[15]~15_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[15]~10_combout  & 
// (((\cpu|dp|alu_rf_i|c_flag~1_combout  & !\cpu|dp|alu_rf_i|Add0~1_sumout )))) # (\cpu|dp|alu_B_mux|mux2_output[15]~10_combout  & (!\cpu|dp|alu_rf_i|Add3~13_sumout  & (!\cpu|dp|alu_rf_i|c_flag~1_combout ))))) ) ) # ( \cpu|dp|alu_rf_i|Equal0~3_combout  & ( 
// (!\cpu|dp|alu_rf_i|c_flag~1_combout  & ((((\cpu|dp|alu_rf_i|f_flag~q ))))) # (\cpu|dp|alu_rf_i|c_flag~1_combout  & ((!\cpu|dp|alu_A_mux|mux2_output[15]~15_combout  & (\cpu|dp|alu_B_mux|mux2_output[15]~10_combout  & ((\cpu|dp|alu_rf_i|Add0~1_sumout )))) # 
// (\cpu|dp|alu_A_mux|mux2_output[15]~15_combout  & (!\cpu|dp|alu_B_mux|mux2_output[15]~10_combout  & ((!\cpu|dp|alu_rf_i|Add0~1_sumout )))))) ) )

	.dataa(!\cpu|dp|alu_A_mux|mux2_output[15]~15_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[15]~10_combout ),
	.datac(!\cpu|dp|alu_rf_i|f_flag~q ),
	.datad(!\cpu|dp|alu_rf_i|c_flag~1_combout ),
	.datae(!\cpu|dp|alu_rf_i|Equal0~3_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add0~1_sumout ),
	.datag(!\cpu|dp|alu_rf_i|Add3~13_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|f_flag~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|f_flag~2 .extended_lut = "on";
defparam \cpu|dp|alu_rf_i|f_flag~2 .lut_mask = 64'h18440F4418220F22;
defparam \cpu|dp|alu_rf_i|f_flag~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y67_N26
dffeas \cpu|dp|alu_rf_i|f_flag (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|f_flag~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|alu_rf_i|f_flag~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|f_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|f_flag .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|f_flag .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N48
cyclonev_lcell_comb \cpu|cont|Mux0~2 (
// Equation(s):
// \cpu|cont|Mux0~2_combout  = ( \cpu|dp|alu_rf_i|z_flag~q  & ( !\cpu|dp|instruction_reg_i|A_index_flopr|q [0] $ (((!\cpu|dp|alu_rf_i|f_flag~q ) # (\cpu|dp|instruction_reg_i|A_index_flopr|q [1]))) ) ) # ( !\cpu|dp|alu_rf_i|z_flag~q  & ( 
// !\cpu|dp|instruction_reg_i|A_index_flopr|q [0] $ (((!\cpu|dp|instruction_reg_i|A_index_flopr|q [1] & ((!\cpu|dp|alu_rf_i|f_flag~q ))) # (\cpu|dp|instruction_reg_i|A_index_flopr|q [1] & (\cpu|dp|alu_rf_i|l_flag~q )))) ) )

	.dataa(!\cpu|dp|alu_rf_i|l_flag~q ),
	.datab(!\cpu|dp|instruction_reg_i|A_index_flopr|q [1]),
	.datac(!\cpu|dp|alu_rf_i|f_flag~q ),
	.datad(!\cpu|dp|instruction_reg_i|A_index_flopr|q [0]),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|z_flag~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Mux0~2 .extended_lut = "off";
defparam \cpu|cont|Mux0~2 .lut_mask = 64'h2ED12ED10CF30CF3;
defparam \cpu|cont|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N36
cyclonev_lcell_comb \cpu|cont|Mux0~4 (
// Equation(s):
// \cpu|cont|Mux0~4_combout  = ( \cpu|cont|Mux0~3_combout  & ( \cpu|cont|Mux0~2_combout  & ( ((!\cpu|dp|instruction_reg_i|A_index_flopr|q [2] & ((\cpu|cont|Mux0~0_combout ))) # (\cpu|dp|instruction_reg_i|A_index_flopr|q [2] & (\cpu|cont|Mux0~1_combout ))) # 
// (\cpu|dp|instruction_reg_i|A_index_flopr|q [3]) ) ) ) # ( !\cpu|cont|Mux0~3_combout  & ( \cpu|cont|Mux0~2_combout  & ( (!\cpu|dp|instruction_reg_i|A_index_flopr|q [3] & ((!\cpu|dp|instruction_reg_i|A_index_flopr|q [2] & ((\cpu|cont|Mux0~0_combout ))) # 
// (\cpu|dp|instruction_reg_i|A_index_flopr|q [2] & (\cpu|cont|Mux0~1_combout )))) # (\cpu|dp|instruction_reg_i|A_index_flopr|q [3] & (((!\cpu|dp|instruction_reg_i|A_index_flopr|q [2])))) ) ) ) # ( \cpu|cont|Mux0~3_combout  & ( !\cpu|cont|Mux0~2_combout  & ( 
// (!\cpu|dp|instruction_reg_i|A_index_flopr|q [3] & ((!\cpu|dp|instruction_reg_i|A_index_flopr|q [2] & ((\cpu|cont|Mux0~0_combout ))) # (\cpu|dp|instruction_reg_i|A_index_flopr|q [2] & (\cpu|cont|Mux0~1_combout )))) # 
// (\cpu|dp|instruction_reg_i|A_index_flopr|q [3] & (((\cpu|dp|instruction_reg_i|A_index_flopr|q [2])))) ) ) ) # ( !\cpu|cont|Mux0~3_combout  & ( !\cpu|cont|Mux0~2_combout  & ( (!\cpu|dp|instruction_reg_i|A_index_flopr|q [3] & 
// ((!\cpu|dp|instruction_reg_i|A_index_flopr|q [2] & ((\cpu|cont|Mux0~0_combout ))) # (\cpu|dp|instruction_reg_i|A_index_flopr|q [2] & (\cpu|cont|Mux0~1_combout )))) ) ) )

	.dataa(!\cpu|cont|Mux0~1_combout ),
	.datab(!\cpu|dp|instruction_reg_i|A_index_flopr|q [3]),
	.datac(!\cpu|dp|instruction_reg_i|A_index_flopr|q [2]),
	.datad(!\cpu|cont|Mux0~0_combout ),
	.datae(!\cpu|cont|Mux0~3_combout ),
	.dataf(!\cpu|cont|Mux0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Mux0~4 .extended_lut = "off";
defparam \cpu|cont|Mux0~4 .lut_mask = 64'h04C407C734F437F7;
defparam \cpu|cont|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y67_N45
cyclonev_lcell_comb \cpu|cont|pc_src[1]~0 (
// Equation(s):
// \cpu|cont|pc_src[1]~0_combout  = ( \cpu|cont|Decoder1~2_combout  & ( \cpu|cont|Mux0~4_combout  & ( (!\cpu|cont|Selector4~0_combout ) # (\cpu|cont|previous_state [1]) ) ) ) # ( \cpu|cont|Decoder1~2_combout  & ( !\cpu|cont|Mux0~4_combout  & ( 
// ((!\cpu|cont|Selector4~0_combout ) # (\cpu|cont|previous_state [1])) # (\cpu|cont|previous_state [2]) ) ) )

	.dataa(!\cpu|cont|previous_state [2]),
	.datab(gnd),
	.datac(!\cpu|cont|previous_state [1]),
	.datad(!\cpu|cont|Selector4~0_combout ),
	.datae(!\cpu|cont|Decoder1~2_combout ),
	.dataf(!\cpu|cont|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|pc_src[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|pc_src[1]~0 .extended_lut = "off";
defparam \cpu|cont|pc_src[1]~0 .lut_mask = 64'h0000FF5F0000FF0F;
defparam \cpu|cont|pc_src[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N27
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector15~2 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector15~2_combout  = ( \cpu|dp|alu_rf_i|Add3~57_sumout  & ( (!\cpu|cont|Selector11~1_combout  & (\cpu|cont|Selector10~8_combout  & ((\cpu|dp|alu_B_mux|mux2_output[0]~6_combout ) # (\cpu|cont|Selector9~2_combout )))) ) ) # ( 
// !\cpu|dp|alu_rf_i|Add3~57_sumout  & ( (!\cpu|cont|Selector11~1_combout  & (!\cpu|cont|Selector9~2_combout  & (\cpu|cont|Selector10~8_combout  & \cpu|dp|alu_B_mux|mux2_output[0]~6_combout ))) ) )

	.dataa(!\cpu|cont|Selector11~1_combout ),
	.datab(!\cpu|cont|Selector9~2_combout ),
	.datac(!\cpu|cont|Selector10~8_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Add3~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector15~2 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector15~2 .lut_mask = 64'h00080008020A020A;
defparam \cpu|dp|alu_rf_i|Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N15
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector15~3 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector15~3_combout  = ( \cpu|dp|alu_rf_i|Add3~57_sumout  & ( (!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & (!\cpu|cont|Selector10~8_combout  & !\cpu|dp|alu_A_mux|mux2_output[0]~11_combout )) ) ) # ( !\cpu|dp|alu_rf_i|Add3~57_sumout  & 
// ( ((!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & !\cpu|dp|alu_A_mux|mux2_output[0]~11_combout )) # (\cpu|cont|Selector10~8_combout ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout ),
	.datab(!\cpu|cont|Selector10~8_combout ),
	.datac(gnd),
	.datad(!\cpu|dp|alu_A_mux|mux2_output[0]~11_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Add3~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector15~3 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector15~3 .lut_mask = 64'hBB33BB3388008800;
defparam \cpu|dp|alu_rf_i|Selector15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N24
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector15~4 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector15~4_combout  = ( !\cpu|dp|alu_rf_i|Selector15~3_combout  & ( (\cpu|cont|Selector11~1_combout  & (\cpu|cont|Selector9~2_combout  & !\cpu|cont|Selector12~4_combout )) ) )

	.dataa(!\cpu|cont|Selector11~1_combout ),
	.datab(!\cpu|cont|Selector9~2_combout ),
	.datac(gnd),
	.datad(!\cpu|cont|Selector12~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Selector15~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector15~4 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector15~4 .lut_mask = 64'h1100110000000000;
defparam \cpu|dp|alu_rf_i|Selector15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N54
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector15~7 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector15~7_combout  = ( \cpu|dp|alu_rf_i|Add3~57_sumout  & ( (\cpu|cont|Selector8~8_combout  & (\cpu|dp|alu_rf_i|alu_out[2]~27_combout  & ((!\cpu|dp|alu_B_mux|mux2_output[7]~13_combout ) # (\cpu|dp|alu_rf_i|Add5~13_sumout )))) ) ) # ( 
// !\cpu|dp|alu_rf_i|Add3~57_sumout  & ( (\cpu|cont|Selector8~8_combout  & (\cpu|dp|alu_B_mux|mux2_output[7]~13_combout  & (\cpu|dp|alu_rf_i|alu_out[2]~27_combout  & \cpu|dp|alu_rf_i|Add5~13_sumout ))) ) )

	.dataa(!\cpu|cont|Selector8~8_combout ),
	.datab(!\cpu|dp|alu_B_mux|mux2_output[7]~13_combout ),
	.datac(!\cpu|dp|alu_rf_i|alu_out[2]~27_combout ),
	.datad(!\cpu|dp|alu_rf_i|Add5~13_sumout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|Add3~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector15~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector15~7 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector15~7 .lut_mask = 64'h0001000104050405;
defparam \cpu|dp|alu_rf_i|Selector15~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N57
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector15~6 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector15~6_combout  = (!\cpu|cont|Selector8~8_combout  & (\cpu|cont|Selector9~2_combout  & \cpu|cont|Selector12~4_combout ))

	.dataa(!\cpu|cont|Selector8~8_combout ),
	.datab(gnd),
	.datac(!\cpu|cont|Selector9~2_combout ),
	.datad(!\cpu|cont|Selector12~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector15~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector15~6 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector15~6 .lut_mask = 64'h000A000A000A000A;
defparam \cpu|dp|alu_rf_i|Selector15~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N9
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector15~5 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector15~5_combout  = ( \cpu|dp|alu_rf_i|always0~9_combout  & ( (\cpu|dp|alu_rf_i|ShiftLeft0~11_combout  & (\cpu|dp|alu_rf_i|ShiftLeft0~10_combout  & !\cpu|dp|alu_B_mux|mux2_output[15]~10_combout )) ) )

	.dataa(!\cpu|dp|alu_rf_i|ShiftLeft0~11_combout ),
	.datab(gnd),
	.datac(!\cpu|dp|alu_rf_i|ShiftLeft0~10_combout ),
	.datad(!\cpu|dp|alu_B_mux|mux2_output[15]~10_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|always0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector15~5 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector15~5 .lut_mask = 64'h0000000005000500;
defparam \cpu|dp|alu_rf_i|Selector15~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N0
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector15~8 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector15~8_combout  = ( \cpu|dp|alu_rf_i|Selector15~5_combout  & ( \cpu|dp|alu_rf_i|alu_out [0] & ( (\cpu|dp|alu_rf_i|alu_out[2]~26_combout  & ((\cpu|dp|alu_rf_i|Selector15~6_combout ) # (\cpu|dp|alu_rf_i|Selector15~7_combout ))) ) ) ) 
// # ( !\cpu|dp|alu_rf_i|Selector15~5_combout  & ( \cpu|dp|alu_rf_i|alu_out [0] & ( (\cpu|dp|alu_rf_i|alu_out[2]~26_combout  & (((\cpu|dp|alu_B_mux|mux2_output[15]~10_combout  & \cpu|dp|alu_rf_i|Selector15~6_combout )) # 
// (\cpu|dp|alu_rf_i|Selector15~7_combout ))) ) ) ) # ( \cpu|dp|alu_rf_i|Selector15~5_combout  & ( !\cpu|dp|alu_rf_i|alu_out [0] & ( (\cpu|dp|alu_rf_i|alu_out[2]~26_combout  & ((\cpu|dp|alu_rf_i|Selector15~6_combout ) # (\cpu|dp|alu_rf_i|Selector15~7_combout 
// ))) ) ) ) # ( !\cpu|dp|alu_rf_i|Selector15~5_combout  & ( !\cpu|dp|alu_rf_i|alu_out [0] & ( (\cpu|dp|alu_rf_i|alu_out[2]~26_combout  & \cpu|dp|alu_rf_i|Selector15~7_combout ) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[15]~10_combout ),
	.datab(!\cpu|dp|alu_rf_i|alu_out[2]~26_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector15~7_combout ),
	.datad(!\cpu|dp|alu_rf_i|Selector15~6_combout ),
	.datae(!\cpu|dp|alu_rf_i|Selector15~5_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector15~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector15~8 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector15~8 .lut_mask = 64'h0303033303130333;
defparam \cpu|dp|alu_rf_i|Selector15~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y68_N3
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector15~0 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector15~0_combout  = ( \cpu|cont|Selector11~1_combout  & ( \cpu|dp|alu_rf_i|Add3~57_sumout  ) ) # ( !\cpu|cont|Selector11~1_combout  & ( \cpu|dp|alu_rf_i|Add3~57_sumout  & ( (\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & 
// \cpu|dp|alu_A_mux|mux2_output[0]~11_combout ) ) ) ) # ( !\cpu|cont|Selector11~1_combout  & ( !\cpu|dp|alu_rf_i|Add3~57_sumout  & ( (\cpu|dp|alu_B_mux|mux2_output[0]~6_combout  & \cpu|dp|alu_A_mux|mux2_output[0]~11_combout ) ) ) )

	.dataa(!\cpu|dp|alu_B_mux|mux2_output[0]~6_combout ),
	.datab(gnd),
	.datac(!\cpu|dp|alu_A_mux|mux2_output[0]~11_combout ),
	.datad(gnd),
	.datae(!\cpu|cont|Selector11~1_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Add3~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector15~0 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector15~0 .lut_mask = 64'h050500000505FFFF;
defparam \cpu|dp|alu_rf_i|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N42
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector15~1 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector15~1_combout  = ( \cpu|dp|alu_rf_i|Add0~13_sumout  & ( \cpu|dp|alu_rf_i|alu_out [0] & ( (!\cpu|cont|Selector10~8_combout  & ((!\cpu|cont|Selector9~2_combout ) # (\cpu|dp|alu_rf_i|Selector15~0_combout ))) ) ) ) # ( 
// !\cpu|dp|alu_rf_i|Add0~13_sumout  & ( \cpu|dp|alu_rf_i|alu_out [0] & ( (!\cpu|cont|Selector10~8_combout  & ((!\cpu|cont|Selector9~2_combout  & (\cpu|cont|Selector11~1_combout )) # (\cpu|cont|Selector9~2_combout  & ((\cpu|dp|alu_rf_i|Selector15~0_combout 
// ))))) ) ) ) # ( \cpu|dp|alu_rf_i|Add0~13_sumout  & ( !\cpu|dp|alu_rf_i|alu_out [0] & ( (!\cpu|cont|Selector10~8_combout  & ((!\cpu|cont|Selector9~2_combout  & (!\cpu|cont|Selector11~1_combout )) # (\cpu|cont|Selector9~2_combout  & 
// ((\cpu|dp|alu_rf_i|Selector15~0_combout ))))) ) ) ) # ( !\cpu|dp|alu_rf_i|Add0~13_sumout  & ( !\cpu|dp|alu_rf_i|alu_out [0] & ( (!\cpu|cont|Selector10~8_combout  & (\cpu|dp|alu_rf_i|Selector15~0_combout  & \cpu|cont|Selector9~2_combout )) ) ) )

	.dataa(!\cpu|cont|Selector11~1_combout ),
	.datab(!\cpu|cont|Selector10~8_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector15~0_combout ),
	.datad(!\cpu|cont|Selector9~2_combout ),
	.datae(!\cpu|dp|alu_rf_i|Add0~13_sumout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector15~1 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector15~1 .lut_mask = 64'h000C880C440CCC0C;
defparam \cpu|dp|alu_rf_i|Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y64_N48
cyclonev_lcell_comb \cpu|dp|alu_rf_i|Selector15~9 (
// Equation(s):
// \cpu|dp|alu_rf_i|Selector15~9_combout  = ( \cpu|dp|alu_rf_i|Selector15~8_combout  & ( \cpu|dp|alu_rf_i|Selector15~1_combout  ) ) # ( !\cpu|dp|alu_rf_i|Selector15~8_combout  & ( \cpu|dp|alu_rf_i|Selector15~1_combout  & ( (!\cpu|dp|alu_rf_i|Equal0~0_combout 
//  & ((\cpu|dp|alu_rf_i|Selector15~4_combout ) # (\cpu|cont|Selector12~4_combout ))) ) ) ) # ( \cpu|dp|alu_rf_i|Selector15~8_combout  & ( !\cpu|dp|alu_rf_i|Selector15~1_combout  ) ) # ( !\cpu|dp|alu_rf_i|Selector15~8_combout  & ( 
// !\cpu|dp|alu_rf_i|Selector15~1_combout  & ( (!\cpu|dp|alu_rf_i|Equal0~0_combout  & (((\cpu|dp|alu_rf_i|Selector15~2_combout  & \cpu|cont|Selector12~4_combout )) # (\cpu|dp|alu_rf_i|Selector15~4_combout ))) ) ) )

	.dataa(!\cpu|dp|alu_rf_i|Selector15~2_combout ),
	.datab(!\cpu|cont|Selector12~4_combout ),
	.datac(!\cpu|dp|alu_rf_i|Selector15~4_combout ),
	.datad(!\cpu|dp|alu_rf_i|Equal0~0_combout ),
	.datae(!\cpu|dp|alu_rf_i|Selector15~8_combout ),
	.dataf(!\cpu|dp|alu_rf_i|Selector15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|alu_rf_i|Selector15~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|Selector15~9 .extended_lut = "off";
defparam \cpu|dp|alu_rf_i|Selector15~9 .lut_mask = 64'h1F00FFFF3F00FFFF;
defparam \cpu|dp|alu_rf_i|Selector15~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y64_N50
dffeas \cpu|dp|alu_rf_i|alu_out[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|alu_rf_i|Selector15~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|alu_rf_i|alu_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|alu_rf_i|alu_out[0] .is_wysiwyg = "true";
defparam \cpu|dp|alu_rf_i|alu_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y68_N27
cyclonev_lcell_comb \cpu|dp|pc_flopenr|q~4 (
// Equation(s):
// \cpu|dp|pc_flopenr|q~4_combout  = ( \cpu|dp|pc_counter_i|incremented_pc [0] & ( ((!\cpu|cont|pc_src[0]~2_combout  & ((\cpu|dp|alu_rf_i|alu_out [0]))) # (\cpu|cont|pc_src[0]~2_combout  & (\cpu|dp|reg_B_flopr|q [0]))) # (\cpu|cont|pc_src[1]~0_combout ) ) ) 
// # ( !\cpu|dp|pc_counter_i|incremented_pc [0] & ( (!\cpu|cont|pc_src[1]~0_combout  & ((!\cpu|cont|pc_src[0]~2_combout  & ((\cpu|dp|alu_rf_i|alu_out [0]))) # (\cpu|cont|pc_src[0]~2_combout  & (\cpu|dp|reg_B_flopr|q [0])))) ) )

	.dataa(!\cpu|cont|pc_src[1]~0_combout ),
	.datab(!\cpu|cont|pc_src[0]~2_combout ),
	.datac(!\cpu|dp|reg_B_flopr|q [0]),
	.datad(!\cpu|dp|alu_rf_i|alu_out [0]),
	.datae(gnd),
	.dataf(!\cpu|dp|pc_counter_i|incremented_pc [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|pc_flopenr|q~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q~4 .extended_lut = "off";
defparam \cpu|dp|pc_flopenr|q~4 .lut_mask = 64'h028A028A57DF57DF;
defparam \cpu|dp|pc_flopenr|q~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y68_N29
dffeas \cpu|dp|pc_flopenr|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_flopenr|q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|pc_flopenr|q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_flopenr|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_flopenr|q[0] .is_wysiwyg = "true";
defparam \cpu|dp|pc_flopenr|q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y66_N2
dffeas \cpu|dp|pc_counter_i|incremented_pc[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|pc_counter_i|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pc_counter_i|incremented_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pc_counter_i|incremented_pc[0] .is_wysiwyg = "true";
defparam \cpu|dp|pc_counter_i|incremented_pc[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N21
cyclonev_lcell_comb \cpu|dp|button_mux|mux2_output[0]~11 (
// Equation(s):
// \cpu|dp|button_mux|mux2_output[0]~11_combout  = ( \cpu|dp|Equal0~2_combout  & ( (\cpu|dp|Equal0~0_combout  & (\cpu|dp|Equal0~1_combout  & !\start~input_o )) ) )

	.dataa(!\cpu|dp|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\cpu|dp|Equal0~1_combout ),
	.datad(!\start~input_o ),
	.datae(gnd),
	.dataf(!\cpu|dp|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|button_mux|mux2_output[0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|button_mux|mux2_output[0]~11 .extended_lut = "off";
defparam \cpu|dp|button_mux|mux2_output[0]~11 .lut_mask = 64'h0000000005000500;
defparam \cpu|dp|button_mux|mux2_output[0]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y62_N54
cyclonev_lcell_comb \cpu|dp|button_mux|mux2_output[0]~13 (
// Equation(s):
// \cpu|dp|button_mux|mux2_output[0]~13_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout  & ( (!\cpu|dp|Equal0~3_combout ) # 
// ((\cpu|dp|button_mux|mux2_output[0]~12_combout  & !\right~input_o )) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout  & ( 
// (!\cpu|dp|Equal0~3_combout  & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2])))) # (\cpu|dp|Equal0~3_combout  & (\cpu|dp|button_mux|mux2_output[0]~12_combout  & ((!\right~input_o )))) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout  & ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout  & ( (!\cpu|dp|Equal0~3_combout  & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b [2])))) # 
// (\cpu|dp|Equal0~3_combout  & (\cpu|dp|button_mux|mux2_output[0]~12_combout  & ((!\right~input_o )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout  & ( 
// !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout  & ( (\cpu|dp|button_mux|mux2_output[0]~12_combout  & (!\right~input_o  & \cpu|dp|Equal0~3_combout )) ) ) )

	.dataa(!\cpu|dp|button_mux|mux2_output[0]~12_combout ),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\right~input_o ),
	.datad(!\cpu|dp|Equal0~3_combout ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|button_mux|mux2_output[0]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|button_mux|mux2_output[0]~13 .extended_lut = "off";
defparam \cpu|dp|button_mux|mux2_output[0]~13 .lut_mask = 64'h00503350CC50FF50;
defparam \cpu|dp|button_mux|mux2_output[0]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y64_N0
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux15~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux15~0_combout  = ( \cpu|cont|Decoder1~4_combout  & ( \cpu|dp|button_mux|mux2_output[0]~13_combout  ) ) # ( !\cpu|cont|Decoder1~4_combout  & ( \cpu|dp|button_mux|mux2_output[0]~13_combout  & ( (!\cpu|cont|Decoder1~5_combout  & 
// ((\cpu|dp|alu_rf_i|alu_out [0]))) # (\cpu|cont|Decoder1~5_combout  & (\cpu|dp|pc_counter_i|incremented_pc [0])) ) ) ) # ( \cpu|cont|Decoder1~4_combout  & ( !\cpu|dp|button_mux|mux2_output[0]~13_combout  & ( \cpu|dp|button_mux|mux2_output[0]~11_combout  ) 
// ) ) # ( !\cpu|cont|Decoder1~4_combout  & ( !\cpu|dp|button_mux|mux2_output[0]~13_combout  & ( (!\cpu|cont|Decoder1~5_combout  & ((\cpu|dp|alu_rf_i|alu_out [0]))) # (\cpu|cont|Decoder1~5_combout  & (\cpu|dp|pc_counter_i|incremented_pc [0])) ) ) )

	.dataa(!\cpu|dp|pc_counter_i|incremented_pc [0]),
	.datab(!\cpu|dp|alu_rf_i|alu_out [0]),
	.datac(!\cpu|dp|button_mux|mux2_output[0]~11_combout ),
	.datad(!\cpu|cont|Decoder1~5_combout ),
	.datae(!\cpu|cont|Decoder1~4_combout ),
	.dataf(!\cpu|dp|button_mux|mux2_output[0]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux15~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux15~0 .lut_mask = 64'h33550F0F3355FFFF;
defparam \cpu|dp|reg_write_src_mux|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y66_N17
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[9] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y68_N57
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[10]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[10]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[10]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y68_N58
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[10] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y68_N48
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~3 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~3_combout  = ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( !\cpu|dp|reg_file|WideOr1~combout  & ( (\reset~input_o  & (((\cpu|dp|reg_file|RAM_rtl_1_bypass [10] & !\cpu|dp|reg_file|RAM~1_combout )) # 
// (\cpu|dp|reg_file|RAM_rtl_1_bypass [9]))) ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( !\cpu|dp|reg_file|WideOr1~combout  & ( (\reset~input_o  & (\cpu|dp|reg_file|RAM_rtl_1_bypass [9] & 
// ((!\cpu|dp|reg_file|RAM_rtl_1_bypass [10]) # (\cpu|dp|reg_file|RAM~1_combout )))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\cpu|dp|reg_file|RAM_rtl_1_bypass [9]),
	.datac(!\cpu|dp|reg_file|RAM_rtl_1_bypass [10]),
	.datad(!\cpu|dp|reg_file|RAM~1_combout ),
	.datae(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.dataf(!\cpu|dp|reg_file|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~3 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~3 .lut_mask = 64'h1011151100000000;
defparam \cpu|dp|reg_B_flopr|q~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y68_N50
dffeas \cpu|dp|reg_B_flopr|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N51
cyclonev_lcell_comb \cpu|dp|mem_address[0]~5 (
// Equation(s):
// \cpu|dp|mem_address[0]~5_combout  = ( \cpu|dp|reg_B_flopr|q [0] & ( \cpu|dp|pc_flopenr|q [0] ) ) # ( !\cpu|dp|reg_B_flopr|q [0] & ( \cpu|dp|pc_flopenr|q [0] & ( ((!\cpu|cont|state [6]) # ((!\cpu|dp|mem_address~1_combout ) # (\cpu|cont|state [0]))) # 
// (\cpu|cont|state [7]) ) ) ) # ( \cpu|dp|reg_B_flopr|q [0] & ( !\cpu|dp|pc_flopenr|q [0] & ( (!\cpu|cont|state [7] & (\cpu|cont|state [6] & (\cpu|dp|mem_address~1_combout  & !\cpu|cont|state [0]))) ) ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|dp|mem_address~1_combout ),
	.datad(!\cpu|cont|state [0]),
	.datae(!\cpu|dp|reg_B_flopr|q [0]),
	.dataf(!\cpu|dp|pc_flopenr|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[0]~5 .extended_lut = "off";
defparam \cpu|dp|mem_address[0]~5 .lut_mask = 64'h00000200FDFFFFFF;
defparam \cpu|dp|mem_address[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y61_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[11]~7_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y62_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[11]~7_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 11;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y65_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[11]~7_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000140000040000008000001C3008003860100800000006180000000";
// synopsys translate_on

// Location: M10K_X26_Y62_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[11]~7_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 11;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X23_Y62_N48
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0 )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (((\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0 ))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0  & ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & \new_mem|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0 
// )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0 ))) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0 )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0  & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0  & ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & \new_mem|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0 
// )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0  & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0 ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y66_N54
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux4~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux4~0_combout  = ( \cpu|dp|alu_rf_i|alu_out [11] & ( (!\cpu|cont|Decoder1~5_combout ) # (\cpu|dp|pc_counter_i|incremented_pc [11]) ) ) # ( !\cpu|dp|alu_rf_i|alu_out [11] & ( (\cpu|cont|Decoder1~5_combout  & 
// \cpu|dp|pc_counter_i|incremented_pc [11]) ) )

	.dataa(!\cpu|cont|Decoder1~5_combout ),
	.datab(gnd),
	.datac(!\cpu|dp|pc_counter_i|incremented_pc [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux4~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux4~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \cpu|dp|reg_write_src_mux|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y62_N39
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux4~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux4~1_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout  & ( \cpu|dp|reg_write_src_mux|Mux4~0_combout  & ( (!\cpu|cont|Decoder1~4_combout ) # ((!\cpu|dp|Equal0~3_combout  & 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]) # (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout  & ( 
// \cpu|dp|reg_write_src_mux|Mux4~0_combout  & ( (!\cpu|cont|Decoder1~4_combout ) # ((\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & (!\cpu|dp|Equal0~3_combout  & \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout ))) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout  & ( !\cpu|dp|reg_write_src_mux|Mux4~0_combout  & ( (\cpu|cont|Decoder1~4_combout  & (!\cpu|dp|Equal0~3_combout  & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]) # 
// (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout )))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout  & ( !\cpu|dp|reg_write_src_mux|Mux4~0_combout  & ( 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & (\cpu|cont|Decoder1~4_combout  & (!\cpu|dp|Equal0~3_combout  & \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout ))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\cpu|cont|Decoder1~4_combout ),
	.datac(!\cpu|dp|Equal0~3_combout ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout ),
	.dataf(!\cpu|dp|reg_write_src_mux|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux4~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux4~1 .lut_mask = 64'h00102030CCDCECFC;
defparam \cpu|dp|reg_write_src_mux|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y62_N54
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[31]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[31]~feeder_combout  = ( \cpu|dp|reg_write_src_mux|Mux4~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|reg_write_src_mux|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[31]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y62_N55
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y66_N12
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_0_bypass[32]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_0_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[32]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[32]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y66_N14
dffeas \cpu|dp|reg_file|RAM_rtl_0_bypass[32] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y66_N48
cyclonev_lcell_comb \cpu|dp|reg_A_flopr|q~7 (
// Equation(s):
// \cpu|dp|reg_A_flopr|q~7_combout  = ( \reset~input_o  & ( \cpu|dp|reg_file|RAM~3_combout  & ( (\cpu|dp|reg_file|RAM_rtl_0_bypass [31] & !\cpu|dp|reg_file|WideOr0~combout ) ) ) ) # ( \reset~input_o  & ( !\cpu|dp|reg_file|RAM~3_combout  & ( 
// (!\cpu|dp|reg_file|WideOr0~combout  & ((!\cpu|dp|reg_file|RAM_rtl_0_bypass [32] & (\cpu|dp|reg_file|RAM_rtl_0_bypass [31])) # (\cpu|dp|reg_file|RAM_rtl_0_bypass [32] & ((\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a11 ))))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_0_bypass [31]),
	.datab(!\cpu|dp|reg_file|RAM_rtl_0_bypass [32]),
	.datac(!\cpu|dp|reg_file|WideOr0~combout ),
	.datad(!\cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a11 ),
	.datae(!\reset~input_o ),
	.dataf(!\cpu|dp|reg_file|RAM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_A_flopr|q~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q~7 .extended_lut = "off";
defparam \cpu|dp|reg_A_flopr|q~7 .lut_mask = 64'h0000407000005050;
defparam \cpu|dp|reg_A_flopr|q~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y66_N50
dffeas \cpu|dp|reg_A_flopr|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_A_flopr|q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_A_flopr|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_A_flopr|q[11] .is_wysiwyg = "true";
defparam \cpu|dp|reg_A_flopr|q[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y63_N48
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[11]~7 (
// Equation(s):
// \cpu|dp|data_to_mem_store[11]~7_combout  = ( \cpu|dp|mem_address~1_combout  & ( \cpu|dp|reg_A_flopr|q [11] & ( (\cpu|cont|state [2] & (\cpu|cont|state [6] & (!\cpu|cont|state [0] & !\cpu|cont|state [7]))) ) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|cont|state [7]),
	.datae(!\cpu|dp|mem_address~1_combout ),
	.dataf(!\cpu|dp|reg_A_flopr|q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[11]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[11]~7 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[11]~7 .lut_mask = 64'h0000000000001000;
defparam \cpu|dp|data_to_mem_store[11]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y65_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a123 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[11]~7_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_first_bit_number = 11;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a123 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y65_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a107 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[11]~7_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_first_bit_number = 11;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a107 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y63_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a91 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[11]~7_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_first_bit_number = 11;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a91 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y64_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a75 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[11]~7_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_first_bit_number = 11;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a75 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X24_Y65_N3
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\new_mem|ram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0 ))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0  & ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0 )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\new_mem|ram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0  & ((\new_mem|ram_rtl_0|auto_generated|address_reg_b 
// [1])))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (((\new_mem|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0  & \new_mem|ram_rtl_0|auto_generated|address_reg_b [1])))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])) # 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0 ))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0  & ( 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\new_mem|ram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0 ),
	.datab(!\new_mem|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0 ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0 .lut_mask = 64'h00350F35F035FF35;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y62_N12
cyclonev_lcell_comb \cpu|dp|instruction_reg_i|A_index_flopr|q~0 (
// Equation(s):
// \cpu|dp|instruction_reg_i|A_index_flopr|q~0_combout  = ( !\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ( (\reset~input_o  & ((!\cpu|cont|Decoder1~6_combout  & (\cpu|dp|instruction_reg_i|A_index_flopr|q [3])) # (\cpu|cont|Decoder1~6_combout  & 
// (((\new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout  & !\cpu|dp|Equal0~3_combout )))))) ) ) # ( \new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ( (\reset~input_o  & ((!\cpu|cont|Decoder1~6_combout  & 
// (\cpu|dp|instruction_reg_i|A_index_flopr|q [3])) # (\cpu|cont|Decoder1~6_combout  & (((\new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout  & !\cpu|dp|Equal0~3_combout )))))) ) )

	.dataa(!\cpu|dp|instruction_reg_i|A_index_flopr|q [3]),
	.datab(!\cpu|cont|Decoder1~6_combout ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout ),
	.datad(!\cpu|dp|Equal0~3_combout ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\reset~input_o ),
	.datag(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|instruction_reg_i|A_index_flopr|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q~0 .extended_lut = "on";
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q~0 .lut_mask = 64'h0000000047444744;
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y65_N23
dffeas \cpu|dp|instruction_reg_i|A_index_flopr|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|A_index_flopr|q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|A_index_flopr|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q[3] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|A_index_flopr|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y66_N10
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|A_index_flopr|q [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y65_N15
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[0]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[0]~feeder_combout  = ( \cpu|cont|Selector13~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|Selector13~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[0]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y65_N16
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y66_N46
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|B_index_flopr|q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y67_N32
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|A_index_flopr|q [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y67_N35
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|A_index_flopr|q [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y66_N52
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|B_index_flopr|q~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N33
cyclonev_lcell_comb \cpu|dp|reg_file|RAM~0 (
// Equation(s):
// \cpu|dp|reg_file|RAM~0_combout  = ( \cpu|dp|reg_file|RAM_rtl_1_bypass [3] & ( \cpu|dp|reg_file|RAM_rtl_1_bypass [4] & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [0] & (!\cpu|dp|reg_file|RAM_rtl_1_bypass [2] $ (\cpu|dp|reg_file|RAM_rtl_1_bypass [1]))) ) ) ) # ( 
// !\cpu|dp|reg_file|RAM_rtl_1_bypass [3] & ( !\cpu|dp|reg_file|RAM_rtl_1_bypass [4] & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [0] & (!\cpu|dp|reg_file|RAM_rtl_1_bypass [2] $ (\cpu|dp|reg_file|RAM_rtl_1_bypass [1]))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_1_bypass [0]),
	.datab(!\cpu|dp|reg_file|RAM_rtl_1_bypass [2]),
	.datac(!\cpu|dp|reg_file|RAM_rtl_1_bypass [1]),
	.datad(gnd),
	.datae(!\cpu|dp|reg_file|RAM_rtl_1_bypass [3]),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_1_bypass [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM~0 .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM~0 .lut_mask = 64'h4141000000004141;
defparam \cpu|dp|reg_file|RAM~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N35
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|B_index_flopr|q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[8] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y66_N28
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|A_index_flopr|q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y66_N32
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|instruction_reg_i|B_index_flopr|q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N30
cyclonev_lcell_comb \cpu|dp|reg_file|RAM~1 (
// Equation(s):
// \cpu|dp|reg_file|RAM~1_combout  = ( \cpu|dp|reg_file|RAM_rtl_1_bypass [6] & ( (\cpu|dp|reg_file|RAM~0_combout  & (\cpu|dp|reg_file|RAM_rtl_1_bypass [5] & (!\cpu|dp|reg_file|RAM_rtl_1_bypass [7] $ (\cpu|dp|reg_file|RAM_rtl_1_bypass [8])))) ) ) # ( 
// !\cpu|dp|reg_file|RAM_rtl_1_bypass [6] & ( (\cpu|dp|reg_file|RAM~0_combout  & (!\cpu|dp|reg_file|RAM_rtl_1_bypass [5] & (!\cpu|dp|reg_file|RAM_rtl_1_bypass [7] $ (\cpu|dp|reg_file|RAM_rtl_1_bypass [8])))) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_1_bypass [7]),
	.datab(!\cpu|dp|reg_file|RAM~0_combout ),
	.datac(!\cpu|dp|reg_file|RAM_rtl_1_bypass [8]),
	.datad(!\cpu|dp|reg_file|RAM_rtl_1_bypass [5]),
	.datae(!\cpu|dp|reg_file|RAM_rtl_1_bypass [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM~1 .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM~1 .lut_mask = 64'h2100002121000021;
defparam \cpu|dp|reg_file|RAM~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N21
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[16]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[16]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[16]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y64_N22
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[16] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y66_N11
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[15] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N9
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~6 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~6_combout  = ( \cpu|dp|reg_file|RAM_rtl_1_bypass [15] & ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a3  & ( (\reset~input_o  & !\cpu|dp|reg_file|WideOr1~combout ) ) ) ) # ( !\cpu|dp|reg_file|RAM_rtl_1_bypass [15] & ( 
// \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a3  & ( (!\cpu|dp|reg_file|RAM~1_combout  & (\reset~input_o  & (\cpu|dp|reg_file|RAM_rtl_1_bypass [16] & !\cpu|dp|reg_file|WideOr1~combout ))) ) ) ) # ( \cpu|dp|reg_file|RAM_rtl_1_bypass [15] & ( 
// !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a3  & ( (\reset~input_o  & (!\cpu|dp|reg_file|WideOr1~combout  & ((!\cpu|dp|reg_file|RAM_rtl_1_bypass [16]) # (\cpu|dp|reg_file|RAM~1_combout )))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM~1_combout ),
	.datab(!\reset~input_o ),
	.datac(!\cpu|dp|reg_file|RAM_rtl_1_bypass [16]),
	.datad(!\cpu|dp|reg_file|WideOr1~combout ),
	.datae(!\cpu|dp|reg_file|RAM_rtl_1_bypass [15]),
	.dataf(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~6 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~6 .lut_mask = 64'h0000310002003300;
defparam \cpu|dp|reg_B_flopr|q~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y66_N5
dffeas \cpu|dp|reg_B_flopr|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_B_flopr|q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N36
cyclonev_lcell_comb \cpu|dp|mem_address[3]~8 (
// Equation(s):
// \cpu|dp|mem_address[3]~8_combout  = ( \cpu|dp|reg_B_flopr|q [3] & ( \cpu|dp|pc_flopenr|q [3] ) ) # ( !\cpu|dp|reg_B_flopr|q [3] & ( \cpu|dp|pc_flopenr|q [3] & ( ((!\cpu|dp|mem_address~1_combout ) # ((!\cpu|cont|state [6]) # (\cpu|cont|state [7]))) # 
// (\cpu|cont|state [0]) ) ) ) # ( \cpu|dp|reg_B_flopr|q [3] & ( !\cpu|dp|pc_flopenr|q [3] & ( (!\cpu|cont|state [0] & (\cpu|dp|mem_address~1_combout  & (!\cpu|cont|state [7] & \cpu|cont|state [6]))) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|dp|mem_address~1_combout ),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|dp|reg_B_flopr|q [3]),
	.dataf(!\cpu|dp|pc_flopenr|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[3]~8 .extended_lut = "off";
defparam \cpu|dp|mem_address[3]~8 .lut_mask = 64'h00000020FFDFFFFF;
defparam \cpu|dp|mem_address[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y66_N38
dffeas \cpu|dp|button_inputs|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|mem_address[3]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|button_inputs|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|button_inputs|q[3] .is_wysiwyg = "true";
defparam \cpu|dp|button_inputs|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y66_N24
cyclonev_lcell_comb \cpu|dp|button_inputs|q[7]~feeder (
// Equation(s):
// \cpu|dp|button_inputs|q[7]~feeder_combout  = ( \cpu|dp|mem_address[7]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|mem_address[7]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|button_inputs|q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|button_inputs|q[7]~feeder .extended_lut = "off";
defparam \cpu|dp|button_inputs|q[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|dp|button_inputs|q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y66_N25
dffeas \cpu|dp|button_inputs|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|button_inputs|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|button_inputs|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|button_inputs|q[7] .is_wysiwyg = "true";
defparam \cpu|dp|button_inputs|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y66_N41
dffeas \cpu|dp|button_inputs|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|mem_address[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|button_inputs|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|button_inputs|q[2] .is_wysiwyg = "true";
defparam \cpu|dp|button_inputs|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y66_N53
dffeas \cpu|dp|button_inputs|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|mem_address[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|button_inputs|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|button_inputs|q[0] .is_wysiwyg = "true";
defparam \cpu|dp|button_inputs|q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y66_N47
dffeas \cpu|dp|button_inputs|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|mem_address[1]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|button_inputs|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|button_inputs|q[1] .is_wysiwyg = "true";
defparam \cpu|dp|button_inputs|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y63_N19
dffeas \cpu|dp|button_inputs|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|mem_address[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|button_inputs|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|button_inputs|q[4] .is_wysiwyg = "true";
defparam \cpu|dp|button_inputs|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N45
cyclonev_lcell_comb \cpu|dp|Equal0~2 (
// Equation(s):
// \cpu|dp|Equal0~2_combout  = ( \cpu|dp|button_inputs|q [1] & ( \cpu|dp|button_inputs|q [4] & ( (\cpu|dp|button_inputs|q [3] & (\cpu|dp|button_inputs|q [7] & (\cpu|dp|button_inputs|q [2] & \cpu|dp|button_inputs|q [0]))) ) ) )

	.dataa(!\cpu|dp|button_inputs|q [3]),
	.datab(!\cpu|dp|button_inputs|q [7]),
	.datac(!\cpu|dp|button_inputs|q [2]),
	.datad(!\cpu|dp|button_inputs|q [0]),
	.datae(!\cpu|dp|button_inputs|q [1]),
	.dataf(!\cpu|dp|button_inputs|q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|Equal0~2 .extended_lut = "off";
defparam \cpu|dp|Equal0~2 .lut_mask = 64'h0000000000000001;
defparam \cpu|dp|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N42
cyclonev_lcell_comb \cpu|dp|Equal0~3 (
// Equation(s):
// \cpu|dp|Equal0~3_combout  = ( \cpu|dp|Equal0~2_combout  & ( (\cpu|dp|Equal0~0_combout  & \cpu|dp|Equal0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|Equal0~0_combout ),
	.datad(!\cpu|dp|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|Equal0~3 .extended_lut = "off";
defparam \cpu|dp|Equal0~3 .lut_mask = 64'h00000000000F000F;
defparam \cpu|dp|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y63_N6
cyclonev_lcell_comb \cpu|dp|data_to_mem_store[14]~11 (
// Equation(s):
// \cpu|dp|data_to_mem_store[14]~11_combout  = ( \cpu|dp|reg_A_flopr|q [14] & ( \cpu|cont|state [2] & ( (!\cpu|cont|state [0] & (\cpu|cont|state [6] & (\cpu|dp|mem_address~1_combout  & !\cpu|cont|state [7]))) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|dp|mem_address~1_combout ),
	.datad(!\cpu|cont|state [7]),
	.datae(!\cpu|dp|reg_A_flopr|q [14]),
	.dataf(!\cpu|cont|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|data_to_mem_store[14]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|data_to_mem_store[14]~11 .extended_lut = "off";
defparam \cpu|dp|data_to_mem_store[14]~11 .lut_mask = 64'h0000000000000200;
defparam \cpu|dp|data_to_mem_store[14]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y52_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[14]~11_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y63_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[14]~11_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F3E7FFFFEDFFFFFDDFFFCAF4AFFF95E95FDDEFBFDBFBFDFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y53_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[14]~11_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 14;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y52_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[14]~11_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 14;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N48
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0  & ( 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0 )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b 
// [1] & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0 )))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0  & ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\new_mem|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\new_mem|ram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0 ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0 .lut_mask = 64'h0A225F220A775F77;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y53_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a126 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[14]~11_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_first_bit_number = 14;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a126 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y52_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a78 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[14]~11_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_first_bit_number = 14;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a78 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y53_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a110 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[14]~11_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_first_bit_number = 14;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a110 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y55_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a94 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[14]~11_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_first_bit_number = 14;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a94 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y58_N51
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) # (\new_mem|ram_rtl_0|auto_generated|ram_block1a126~PORTBDATAOUT0 ) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a78~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\new_mem|ram_rtl_0|auto_generated|ram_block1a110~PORTBDATAOUT0 ))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0  & ( 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a126~PORTBDATAOUT0  & \new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( 
// !\new_mem|ram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|ram_block1a78~PORTBDATAOUT0 )) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\new_mem|ram_rtl_0|auto_generated|ram_block1a110~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|ram_block1a126~PORTBDATAOUT0 ),
	.datab(!\new_mem|ram_rtl_0|auto_generated|ram_block1a78~PORTBDATAOUT0 ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a110~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0 .lut_mask = 64'h330F0055330FFF55;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y68_N3
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux1~0 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux1~0_combout  = ( \cpu|cont|Decoder1~5_combout  & ( \cpu|dp|alu_rf_i|alu_out [14] & ( \cpu|dp|pc_counter_i|incremented_pc [14] ) ) ) # ( !\cpu|cont|Decoder1~5_combout  & ( \cpu|dp|alu_rf_i|alu_out [14] ) ) # ( 
// \cpu|cont|Decoder1~5_combout  & ( !\cpu|dp|alu_rf_i|alu_out [14] & ( \cpu|dp|pc_counter_i|incremented_pc [14] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|dp|pc_counter_i|incremented_pc [14]),
	.datad(gnd),
	.datae(!\cpu|cont|Decoder1~5_combout ),
	.dataf(!\cpu|dp|alu_rf_i|alu_out [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux1~0 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux1~0 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \cpu|dp|reg_write_src_mux|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N12
cyclonev_lcell_comb \cpu|dp|reg_write_src_mux|Mux1~1 (
// Equation(s):
// \cpu|dp|reg_write_src_mux|Mux1~1_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0_combout  & ( \cpu|dp|reg_write_src_mux|Mux1~0_combout  & ( (!\cpu|cont|Decoder1~4_combout ) # ((!\cpu|dp|Equal0~3_combout  & 
// ((\new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0_combout ) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0_combout  & ( 
// \cpu|dp|reg_write_src_mux|Mux1~0_combout  & ( (!\cpu|cont|Decoder1~4_combout ) # ((!\cpu|dp|Equal0~3_combout  & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0_combout ))) ) ) ) # ( 
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0_combout  & ( !\cpu|dp|reg_write_src_mux|Mux1~0_combout  & ( (\cpu|cont|Decoder1~4_combout  & (!\cpu|dp|Equal0~3_combout  & 
// ((\new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0_combout ) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0_combout  & ( 
// !\cpu|dp|reg_write_src_mux|Mux1~0_combout  & ( (\cpu|cont|Decoder1~4_combout  & (!\cpu|dp|Equal0~3_combout  & (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\cpu|cont|Decoder1~4_combout ),
	.datab(!\cpu|dp|Equal0~3_combout ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0_combout ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0_combout ),
	.dataf(!\cpu|dp|reg_write_src_mux|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_write_src_mux|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_write_src_mux|Mux1~1 .extended_lut = "off";
defparam \cpu|dp|reg_write_src_mux|Mux1~1 .lut_mask = 64'h00400444AAEAAEEE;
defparam \cpu|dp|reg_write_src_mux|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N41
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[37] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[37] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N42
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~1 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~1_combout  = ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a14  & ( \cpu|dp|reg_file|RAM~1_combout  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [37] & (!\cpu|dp|reg_file|WideOr1~combout  & \reset~input_o )) ) ) ) # ( 
// !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a14  & ( \cpu|dp|reg_file|RAM~1_combout  & ( (\cpu|dp|reg_file|RAM_rtl_1_bypass [37] & (!\cpu|dp|reg_file|WideOr1~combout  & \reset~input_o )) ) ) ) # ( 
// \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a14  & ( !\cpu|dp|reg_file|RAM~1_combout  & ( (!\cpu|dp|reg_file|WideOr1~combout  & (\reset~input_o  & ((\cpu|dp|reg_file|RAM_rtl_1_bypass [37]) # (\cpu|dp|reg_file|RAM_rtl_1_bypass [38])))) ) ) ) # ( 
// !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a14  & ( !\cpu|dp|reg_file|RAM~1_combout  & ( (!\cpu|dp|reg_file|RAM_rtl_1_bypass [38] & (\cpu|dp|reg_file|RAM_rtl_1_bypass [37] & (!\cpu|dp|reg_file|WideOr1~combout  & \reset~input_o ))) ) ) )

	.dataa(!\cpu|dp|reg_file|RAM_rtl_1_bypass [38]),
	.datab(!\cpu|dp|reg_file|RAM_rtl_1_bypass [37]),
	.datac(!\cpu|dp|reg_file|WideOr1~combout ),
	.datad(!\reset~input_o ),
	.datae(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a14 ),
	.dataf(!\cpu|dp|reg_file|RAM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~1 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~1 .lut_mask = 64'h0020007000300030;
defparam \cpu|dp|reg_B_flopr|q~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N44
dffeas \cpu|dp|reg_B_flopr|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[14] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N30
cyclonev_lcell_comb \cpu|dp|mem_address[14]~3 (
// Equation(s):
// \cpu|dp|mem_address[14]~3_combout  = ( \cpu|dp|reg_B_flopr|q [14] & ( \cpu|dp|pc_flopenr|q [14] ) ) # ( !\cpu|dp|reg_B_flopr|q [14] & ( \cpu|dp|pc_flopenr|q [14] & ( ((!\cpu|cont|state [6]) # ((!\cpu|dp|mem_address~1_combout ) # (\cpu|cont|state [7]))) # 
// (\cpu|cont|state [0]) ) ) ) # ( \cpu|dp|reg_B_flopr|q [14] & ( !\cpu|dp|pc_flopenr|q [14] & ( (!\cpu|cont|state [0] & (\cpu|cont|state [6] & (!\cpu|cont|state [7] & \cpu|dp|mem_address~1_combout ))) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|dp|mem_address~1_combout ),
	.datae(!\cpu|dp|reg_B_flopr|q [14]),
	.dataf(!\cpu|dp|pc_flopenr|q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[14]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[14]~3 .extended_lut = "off";
defparam \cpu|dp|mem_address[14]~3 .lut_mask = 64'h00000020FFDFFFFF;
defparam \cpu|dp|mem_address[14]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y64_N32
dffeas \new_mem|ram_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|mem_address[14]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \new_mem|ram_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y59_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a82 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[2]~13_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a82 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y59_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a66 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[2]~13_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a66 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y61_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a114 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[2]~13_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_first_bit_number = 2;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a114 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y59_N0
cyclonev_ram_block \new_mem|ram_rtl_0|auto_generated|ram_block1a98 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux8_i|Mux7~0_combout ,\~GND~combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux7~0_combout ,\mux8_i|Mux8~0_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,\vga_counter_i|counter[2]~_wirecell_combout ,
\vga_counter_i|counter[2]~_wirecell_combout ,\mux8_i|Mux12~0_combout ,\mux8_i|Mux13~0_combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\cpu|dp|data_to_mem_store[2]~13_combout }),
	.portbaddr({\cpu|dp|mem_address[12]~17_combout ,\cpu|dp|mem_address[11]~16_combout ,\cpu|dp|mem_address[10]~15_combout ,\cpu|dp|mem_address[9]~14_combout ,\cpu|dp|mem_address[8]~13_combout ,\cpu|dp|mem_address[7]~12_combout ,\cpu|dp|mem_address[6]~11_combout ,
\cpu|dp|mem_address[5]~10_combout ,\cpu|dp|mem_address[4]~9_combout ,\cpu|dp|mem_address[3]~8_combout ,\cpu|dp|mem_address[2]~7_combout ,\cpu|dp|mem_address[1]~6_combout ,\cpu|dp|mem_address[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(\new_mem|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .init_file = "db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .logical_ram_name = "true_dual_port_ram_single_clock:new_mem|altsyncram:ram_rtl_0|altsyncram_v582:auto_generated|ALTSYNCRAM";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "old";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .operation_mode = "bidir_dual_port";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_in_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clock = "none";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 65536;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_width = 16;
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_write_enable_clock = "clock0";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .ram_block_type = "M20K";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \new_mem|ram_rtl_0|auto_generated|ram_block1a98 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y59_N30
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0  & ( \new_mem|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0  & ( 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0  & ( 
// \new_mem|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0 
// ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\new_mem|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0 )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0 ))) # 
// (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\new_mem|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0 )))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q 
// )) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0  & ( !\new_mem|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0  & ( (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\new_mem|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0 ))) # (\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\new_mem|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\new_mem|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0 ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0 ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0 ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0 .lut_mask = 64'h028A139B46CE57DF;
defparam \new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y62_N42
cyclonev_lcell_comb \cpu|dp|instruction_reg_i|B_index_flopr|q~6 (
// Equation(s):
// \cpu|dp|instruction_reg_i|B_index_flopr|q~6_combout  = ( !\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ( (\reset~input_o  & ((!\cpu|cont|Decoder1~6_combout  & (((\cpu|dp|instruction_reg_i|B_index_flopr|q [2])))) # (\cpu|cont|Decoder1~6_combout  & 
// (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0_combout  & (!\cpu|dp|Equal0~3_combout ))))) ) ) # ( \new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ( (\reset~input_o  & ((!\cpu|cont|Decoder1~6_combout  & 
// (((\cpu|dp|instruction_reg_i|B_index_flopr|q [2])))) # (\cpu|cont|Decoder1~6_combout  & (\new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout  & (!\cpu|dp|Equal0~3_combout ))))) ) )

	.dataa(!\cpu|cont|Decoder1~6_combout ),
	.datab(!\reset~input_o ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout ),
	.datad(!\cpu|dp|Equal0~3_combout ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\cpu|dp|instruction_reg_i|B_index_flopr|q [2]),
	.datag(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|instruction_reg_i|B_index_flopr|q~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q~6 .extended_lut = "on";
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q~6 .lut_mask = 64'h0100010023222322;
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y62_N9
cyclonev_lcell_comb \cpu|dp|instruction_reg_i|B_index_flopr|q[2]~feeder (
// Equation(s):
// \cpu|dp|instruction_reg_i|B_index_flopr|q[2]~feeder_combout  = ( \cpu|dp|instruction_reg_i|B_index_flopr|q~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|B_index_flopr|q~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|instruction_reg_i|B_index_flopr|q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q[2]~feeder .extended_lut = "off";
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y62_N11
dffeas \cpu|dp|instruction_reg_i|B_index_flopr|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|instruction_reg_i|B_index_flopr|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|B_index_flopr|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q[2] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|B_index_flopr|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y62_N30
cyclonev_lcell_comb \cpu|dp|reg_file|WideOr1 (
// Equation(s):
// \cpu|dp|reg_file|WideOr1~combout  = ( !\cpu|dp|instruction_reg_i|B_index_flopr|q [1] & ( (!\cpu|dp|instruction_reg_i|B_index_flopr|q [2] & (!\cpu|dp|instruction_reg_i|B_index_flopr|q [0] & !\cpu|dp|instruction_reg_i|B_index_flopr|q [3])) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|instruction_reg_i|B_index_flopr|q [2]),
	.datac(!\cpu|dp|instruction_reg_i|B_index_flopr|q [0]),
	.datad(!\cpu|dp|instruction_reg_i|B_index_flopr|q [3]),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|B_index_flopr|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|WideOr1 .extended_lut = "off";
defparam \cpu|dp|reg_file|WideOr1 .lut_mask = 64'hC000C00000000000;
defparam \cpu|dp|reg_file|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N3
cyclonev_lcell_comb \cpu|dp|reg_file|RAM_rtl_1_bypass[40]~feeder (
// Equation(s):
// \cpu|dp|reg_file|RAM_rtl_1_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_file|RAM_rtl_1_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[40]~feeder .extended_lut = "off";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[40]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y67_N4
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[40] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_file|RAM_rtl_1_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[40] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y66_N5
dffeas \cpu|dp|reg_file|RAM_rtl_1_bypass[39] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_write_src_mux|Mux0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|RAM_rtl_1_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[39] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|RAM_rtl_1_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N0
cyclonev_lcell_comb \cpu|dp|reg_B_flopr|q~0 (
// Equation(s):
// \cpu|dp|reg_B_flopr|q~0_combout  = ( \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a15  & ( \cpu|dp|reg_file|RAM~1_combout  & ( (!\cpu|dp|reg_file|WideOr1~combout  & (\cpu|dp|reg_file|RAM_rtl_1_bypass [39] & \reset~input_o )) ) ) ) # ( 
// !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a15  & ( \cpu|dp|reg_file|RAM~1_combout  & ( (!\cpu|dp|reg_file|WideOr1~combout  & (\cpu|dp|reg_file|RAM_rtl_1_bypass [39] & \reset~input_o )) ) ) ) # ( 
// \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a15  & ( !\cpu|dp|reg_file|RAM~1_combout  & ( (!\cpu|dp|reg_file|WideOr1~combout  & (\reset~input_o  & ((\cpu|dp|reg_file|RAM_rtl_1_bypass [39]) # (\cpu|dp|reg_file|RAM_rtl_1_bypass [40])))) ) ) ) # ( 
// !\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a15  & ( !\cpu|dp|reg_file|RAM~1_combout  & ( (!\cpu|dp|reg_file|WideOr1~combout  & (!\cpu|dp|reg_file|RAM_rtl_1_bypass [40] & (\cpu|dp|reg_file|RAM_rtl_1_bypass [39] & \reset~input_o ))) ) ) )

	.dataa(!\cpu|dp|reg_file|WideOr1~combout ),
	.datab(!\cpu|dp|reg_file|RAM_rtl_1_bypass [40]),
	.datac(!\cpu|dp|reg_file|RAM_rtl_1_bypass [39]),
	.datad(!\reset~input_o ),
	.datae(!\cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a15 ),
	.dataf(!\cpu|dp|reg_file|RAM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|reg_B_flopr|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q~0 .extended_lut = "off";
defparam \cpu|dp|reg_B_flopr|q~0 .lut_mask = 64'h0008002A000A000A;
defparam \cpu|dp|reg_B_flopr|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N2
dffeas \cpu|dp|reg_B_flopr|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|reg_B_flopr|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_B_flopr|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_B_flopr|q[15] .is_wysiwyg = "true";
defparam \cpu|dp|reg_B_flopr|q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N48
cyclonev_lcell_comb \cpu|dp|mem_address[15]~2 (
// Equation(s):
// \cpu|dp|mem_address[15]~2_combout  = ( \cpu|dp|reg_B_flopr|q [15] & ( \cpu|dp|pc_flopenr|q [15] ) ) # ( !\cpu|dp|reg_B_flopr|q [15] & ( \cpu|dp|pc_flopenr|q [15] & ( ((!\cpu|cont|state [6]) # ((!\cpu|dp|mem_address~1_combout ) # (\cpu|cont|state [0]))) # 
// (\cpu|cont|state [7]) ) ) ) # ( \cpu|dp|reg_B_flopr|q [15] & ( !\cpu|dp|pc_flopenr|q [15] & ( (!\cpu|cont|state [7] & (\cpu|cont|state [6] & (!\cpu|cont|state [0] & \cpu|dp|mem_address~1_combout ))) ) ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|dp|mem_address~1_combout ),
	.datae(!\cpu|dp|reg_B_flopr|q [15]),
	.dataf(!\cpu|dp|pc_flopenr|q [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[15]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[15]~2 .extended_lut = "off";
defparam \cpu|dp|mem_address[15]~2 .lut_mask = 64'h00000020FFDFFFFF;
defparam \cpu|dp|mem_address[15]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y66_N43
dffeas \new_mem|ram_rtl_0|auto_generated|address_reg_b[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|mem_address[15]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \new_mem|ram_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N30
cyclonev_lcell_comb \cpu|dp|button_mux|mux2_output[15]~2 (
// Equation(s):
// \cpu|dp|button_mux|mux2_output[15]~2_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0_combout  & ( (!\cpu|dp|Equal0~1_combout ) # 
// ((!\cpu|dp|Equal0~0_combout ) # (!\cpu|dp|Equal0~2_combout )) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0_combout  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ((!\cpu|dp|Equal0~1_combout ) # ((!\cpu|dp|Equal0~0_combout ) # (!\cpu|dp|Equal0~2_combout )))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0_combout  & ( 
// !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0_combout  & ( (\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ((!\cpu|dp|Equal0~1_combout ) # ((!\cpu|dp|Equal0~0_combout ) # (!\cpu|dp|Equal0~2_combout )))) ) ) )

	.dataa(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\cpu|dp|Equal0~1_combout ),
	.datac(!\cpu|dp|Equal0~0_combout ),
	.datad(!\cpu|dp|Equal0~2_combout ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|button_mux|mux2_output[15]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|button_mux|mux2_output[15]~2 .extended_lut = "off";
defparam \cpu|dp|button_mux|mux2_output[15]~2 .lut_mask = 64'h00005554AAA8FFFC;
defparam \cpu|dp|button_mux|mux2_output[15]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y63_N32
dffeas \cpu|dp|instruction_reg_i|op_code_flopr|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|button_mux|mux2_output[15]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|instruction_reg_i|ext_op_code_flopr|q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|op_code_flopr|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|op_code_flopr|q[3] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|op_code_flopr|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N27
cyclonev_lcell_comb \cpu|cont|state~1 (
// Equation(s):
// \cpu|cont|state~1_combout  = ( !\cpu|dp|instruction_reg_i|op_code_flopr|q [0] & ( (\cpu|dp|instruction_reg_i|op_code_flopr|q [2] & (!\cpu|dp|instruction_reg_i|op_code_flopr|q [1] & ((!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2]) # 
// (\cpu|dp|instruction_reg_i|op_code_flopr|q [3])))) ) )

	.dataa(!\cpu|dp|instruction_reg_i|op_code_flopr|q [2]),
	.datab(!\cpu|dp|instruction_reg_i|op_code_flopr|q [3]),
	.datac(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [2]),
	.datad(!\cpu|dp|instruction_reg_i|op_code_flopr|q [1]),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|op_code_flopr|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~1 .extended_lut = "off";
defparam \cpu|cont|state~1 .lut_mask = 64'h5100510000000000;
defparam \cpu|cont|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y65_N57
cyclonev_lcell_comb \cpu|cont|state~3 (
// Equation(s):
// \cpu|cont|state~3_combout  = ( \cpu|cont|state [7] & ( !\cpu|cont|state [6] ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~3 .extended_lut = "off";
defparam \cpu|cont|state~3 .lut_mask = 64'h00000000AAAAAAAA;
defparam \cpu|cont|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y65_N0
cyclonev_lcell_comb \cpu|cont|state~2 (
// Equation(s):
// \cpu|cont|state~2_combout  = ( !\cpu|cont|state [3] & ( (\cpu|cont|state [0] & \cpu|cont|state [2]) ) )

	.dataa(gnd),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~2 .extended_lut = "off";
defparam \cpu|cont|state~2 .lut_mask = 64'h0303030300000000;
defparam \cpu|cont|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y65_N30
cyclonev_lcell_comb \cpu|cont|state~4 (
// Equation(s):
// \cpu|cont|state~4_combout  = ( \cpu|cont|state~2_combout  & ( !\cpu|cont|state [1] & ( ((\cpu|cont|state~3_combout  & ((!\cpu|cont|state~1_combout ) # (\cpu|cont|Decoder1~0_combout )))) # (\cpu|cont|state~0_combout ) ) ) ) # ( !\cpu|cont|state~2_combout  
// & ( !\cpu|cont|state [1] & ( ((\cpu|cont|Decoder1~0_combout  & \cpu|cont|state~3_combout )) # (\cpu|cont|state~0_combout ) ) ) )

	.dataa(!\cpu|cont|Decoder1~0_combout ),
	.datab(!\cpu|cont|state~0_combout ),
	.datac(!\cpu|cont|state~1_combout ),
	.datad(!\cpu|cont|state~3_combout ),
	.datae(!\cpu|cont|state~2_combout ),
	.dataf(!\cpu|cont|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~4 .extended_lut = "off";
defparam \cpu|cont|state~4 .lut_mask = 64'h337733F700000000;
defparam \cpu|cont|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y66_N26
dffeas \cpu|cont|state[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cont|state~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|state[2] .is_wysiwyg = "true";
defparam \cpu|cont|state[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y63_N15
cyclonev_lcell_comb \cpu|cont|Decoder1~1 (
// Equation(s):
// \cpu|cont|Decoder1~1_combout  = ( \cpu|cont|state [7] & ( (\cpu|cont|state [2] & !\cpu|cont|state [6]) ) )

	.dataa(!\cpu|cont|state [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|cont|state [6]),
	.datae(gnd),
	.dataf(!\cpu|cont|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Decoder1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Decoder1~1 .extended_lut = "off";
defparam \cpu|cont|Decoder1~1 .lut_mask = 64'h0000000055005500;
defparam \cpu|cont|Decoder1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N12
cyclonev_lcell_comb \cpu|cont|state~7 (
// Equation(s):
// \cpu|cont|state~7_combout  = ( !\cpu|dp|instruction_reg_i|op_code_flopr|q [3] & ( \cpu|cont|state~5_combout  & ( (\cpu|cont|state [0] & (\cpu|cont|state~6_combout  & (\reset~input_o  & \cpu|cont|Decoder1~1_combout ))) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|state~6_combout ),
	.datac(!\reset~input_o ),
	.datad(!\cpu|cont|Decoder1~1_combout ),
	.datae(!\cpu|dp|instruction_reg_i|op_code_flopr|q [3]),
	.dataf(!\cpu|cont|state~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~7 .extended_lut = "off";
defparam \cpu|cont|state~7 .lut_mask = 64'h0000000000010000;
defparam \cpu|cont|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y66_N59
dffeas \cpu|cont|state[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cont|state~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|state[6] .is_wysiwyg = "true";
defparam \cpu|cont|state[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N48
cyclonev_lcell_comb \cpu|dp|mem_address[5]~10 (
// Equation(s):
// \cpu|dp|mem_address[5]~10_combout  = ( \cpu|dp|reg_B_flopr|q [5] & ( \cpu|dp|pc_flopenr|q [5] ) ) # ( !\cpu|dp|reg_B_flopr|q [5] & ( \cpu|dp|pc_flopenr|q [5] & ( ((!\cpu|cont|state [6]) # ((!\cpu|dp|mem_address~1_combout ) # (\cpu|cont|state [7]))) # 
// (\cpu|cont|state [0]) ) ) ) # ( \cpu|dp|reg_B_flopr|q [5] & ( !\cpu|dp|pc_flopenr|q [5] & ( (!\cpu|cont|state [0] & (\cpu|cont|state [6] & (!\cpu|cont|state [7] & \cpu|dp|mem_address~1_combout ))) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|dp|mem_address~1_combout ),
	.datae(!\cpu|dp|reg_B_flopr|q [5]),
	.dataf(!\cpu|dp|pc_flopenr|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[5]~10 .extended_lut = "off";
defparam \cpu|dp|mem_address[5]~10 .lut_mask = 64'h00000020FFDFFFFF;
defparam \cpu|dp|mem_address[5]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y64_N50
dffeas \cpu|dp|button_inputs|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|mem_address[5]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|button_inputs|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|button_inputs|q[5] .is_wysiwyg = "true";
defparam \cpu|dp|button_inputs|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y64_N4
dffeas \cpu|dp|button_inputs|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|mem_address[15]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|button_inputs|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|button_inputs|q[15] .is_wysiwyg = "true";
defparam \cpu|dp|button_inputs|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y64_N5
dffeas \cpu|dp|button_inputs|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|mem_address[6]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|button_inputs|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|button_inputs|q[6] .is_wysiwyg = "true";
defparam \cpu|dp|button_inputs|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y64_N59
dffeas \cpu|dp|button_inputs|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|mem_address[8]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|button_inputs|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|button_inputs|q[8] .is_wysiwyg = "true";
defparam \cpu|dp|button_inputs|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y64_N2
dffeas \cpu|dp|button_inputs|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|mem_address[14]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|button_inputs|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|button_inputs|q[14] .is_wysiwyg = "true";
defparam \cpu|dp|button_inputs|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y64_N28
dffeas \cpu|dp|button_inputs|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|mem_address[13]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|button_inputs|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|button_inputs|q[13] .is_wysiwyg = "true";
defparam \cpu|dp|button_inputs|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N0
cyclonev_lcell_comb \cpu|dp|Equal0~1 (
// Equation(s):
// \cpu|dp|Equal0~1_combout  = ( \cpu|dp|button_inputs|q [14] & ( \cpu|dp|button_inputs|q [13] & ( (\cpu|dp|button_inputs|q [5] & (\cpu|dp|button_inputs|q [15] & (\cpu|dp|button_inputs|q [6] & \cpu|dp|button_inputs|q [8]))) ) ) )

	.dataa(!\cpu|dp|button_inputs|q [5]),
	.datab(!\cpu|dp|button_inputs|q [15]),
	.datac(!\cpu|dp|button_inputs|q [6]),
	.datad(!\cpu|dp|button_inputs|q [8]),
	.datae(!\cpu|dp|button_inputs|q [14]),
	.dataf(!\cpu|dp|button_inputs|q [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|Equal0~1 .extended_lut = "off";
defparam \cpu|dp|Equal0~1 .lut_mask = 64'h0000000000000001;
defparam \cpu|dp|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N57
cyclonev_lcell_comb \cpu|dp|button_mux|mux2_output[13]~4 (
// Equation(s):
// \cpu|dp|button_mux|mux2_output[13]~4_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0_combout  & ( (!\cpu|dp|Equal0~1_combout ) # 
// ((!\cpu|dp|Equal0~0_combout ) # (!\cpu|dp|Equal0~2_combout )) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0_combout  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ((!\cpu|dp|Equal0~1_combout ) # ((!\cpu|dp|Equal0~0_combout ) # (!\cpu|dp|Equal0~2_combout )))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0_combout  & ( 
// !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0_combout  & ( (\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ((!\cpu|dp|Equal0~1_combout ) # ((!\cpu|dp|Equal0~0_combout ) # (!\cpu|dp|Equal0~2_combout )))) ) ) )

	.dataa(!\cpu|dp|Equal0~1_combout ),
	.datab(!\cpu|dp|Equal0~0_combout ),
	.datac(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\cpu|dp|Equal0~2_combout ),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|button_mux|mux2_output[13]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|button_mux|mux2_output[13]~4 .extended_lut = "off";
defparam \cpu|dp|button_mux|mux2_output[13]~4 .lut_mask = 64'h00000F0EF0E0FFEE;
defparam \cpu|dp|button_mux|mux2_output[13]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y66_N59
dffeas \cpu|dp|instruction_reg_i|op_code_flopr|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|button_mux|mux2_output[13]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|instruction_reg_i|ext_op_code_flopr|q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|op_code_flopr|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|op_code_flopr|q[1] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|op_code_flopr|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N54
cyclonev_lcell_comb \cpu|cont|next_state[7]~0 (
// Equation(s):
// \cpu|cont|next_state[7]~0_combout  = ( \cpu|dp|instruction_reg_i|op_code_flopr|q [0] & ( (\cpu|dp|instruction_reg_i|op_code_flopr|q [1] & \cpu|dp|instruction_reg_i|op_code_flopr|q [3]) ) ) # ( !\cpu|dp|instruction_reg_i|op_code_flopr|q [0] & ( 
// (!\cpu|dp|instruction_reg_i|op_code_flopr|q [1] & !\cpu|dp|instruction_reg_i|op_code_flopr|q [3]) ) )

	.dataa(gnd),
	.datab(!\cpu|dp|instruction_reg_i|op_code_flopr|q [1]),
	.datac(gnd),
	.datad(!\cpu|dp|instruction_reg_i|op_code_flopr|q [3]),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|op_code_flopr|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|next_state[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|next_state[7]~0 .extended_lut = "off";
defparam \cpu|cont|next_state[7]~0 .lut_mask = 64'hCC00CC0000330033;
defparam \cpu|cont|next_state[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N54
cyclonev_lcell_comb \cpu|cont|next_state[7]~1 (
// Equation(s):
// \cpu|cont|next_state[7]~1_combout  = ( \cpu|cont|state [7] & ( \cpu|cont|state [6] ) ) # ( !\cpu|cont|state [7] & ( \cpu|cont|state [6] ) ) # ( \cpu|cont|state [7] & ( !\cpu|cont|state [6] & ( (!\cpu|cont|next_state[7]~0_combout ) # ((!\cpu|cont|state 
// [0]) # ((!\cpu|cont|state~6_combout ) # (!\cpu|cont|state [2]))) ) ) ) # ( !\cpu|cont|state [7] & ( !\cpu|cont|state [6] ) )

	.dataa(!\cpu|cont|next_state[7]~0_combout ),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state~6_combout ),
	.datad(!\cpu|cont|state [2]),
	.datae(!\cpu|cont|state [7]),
	.dataf(!\cpu|cont|state [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|next_state[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|next_state[7]~1 .extended_lut = "off";
defparam \cpu|cont|next_state[7]~1 .lut_mask = 64'hFFFFFFFEFFFFFFFF;
defparam \cpu|cont|next_state[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y66_N56
dffeas \cpu|cont|state[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|cont|next_state[7]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reset~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|state[7] .is_wysiwyg = "true";
defparam \cpu|cont|state[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N24
cyclonev_lcell_comb \cpu|cont|state~10 (
// Equation(s):
// \cpu|cont|state~10_combout  = ( !\cpu|dp|instruction_reg_i|op_code_flopr|q [1] & ( (!\cpu|dp|instruction_reg_i|op_code_flopr|q [0] & (((\cpu|dp|instruction_reg_i|op_code_flopr|q [2] & !\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1])) # 
// (\cpu|dp|instruction_reg_i|op_code_flopr|q [3]))) ) )

	.dataa(!\cpu|dp|instruction_reg_i|op_code_flopr|q [2]),
	.datab(!\cpu|dp|instruction_reg_i|op_code_flopr|q [3]),
	.datac(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [1]),
	.datad(!\cpu|dp|instruction_reg_i|op_code_flopr|q [0]),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|op_code_flopr|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~10 .extended_lut = "off";
defparam \cpu|cont|state~10 .lut_mask = 64'h7300730000000000;
defparam \cpu|cont|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N15
cyclonev_lcell_comb \cpu|cont|state~11 (
// Equation(s):
// \cpu|cont|state~11_combout  = ( !\cpu|cont|state [2] & ( \cpu|cont|state~10_combout  & ( (!\cpu|cont|state [7] & (\cpu|cont|state [6] & (!\cpu|cont|state [0] & \cpu|dp|mem_address~1_combout ))) ) ) ) # ( \cpu|cont|state [2] & ( !\cpu|cont|state~10_combout 
//  & ( (\cpu|cont|state [7] & (!\cpu|cont|state [6] & (\cpu|cont|state [0] & \cpu|dp|mem_address~1_combout ))) ) ) ) # ( !\cpu|cont|state [2] & ( !\cpu|cont|state~10_combout  & ( (!\cpu|cont|state [7] & (\cpu|cont|state [6] & (!\cpu|cont|state [0] & 
// \cpu|dp|mem_address~1_combout ))) ) ) )

	.dataa(!\cpu|cont|state [7]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|cont|state [0]),
	.datad(!\cpu|dp|mem_address~1_combout ),
	.datae(!\cpu|cont|state [2]),
	.dataf(!\cpu|cont|state~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~11 .extended_lut = "off";
defparam \cpu|cont|state~11 .lut_mask = 64'h0020000400200000;
defparam \cpu|cont|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y66_N20
dffeas \cpu|cont|state[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cont|state~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|state[1] .is_wysiwyg = "true";
defparam \cpu|cont|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N9
cyclonev_lcell_comb \cpu|dp|mem_address~1 (
// Equation(s):
// \cpu|dp|mem_address~1_combout  = ( !\cpu|cont|state [3] & ( !\cpu|cont|state [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cont|state [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address~1 .extended_lut = "off";
defparam \cpu|dp|mem_address~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \cpu|dp|mem_address~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N30
cyclonev_lcell_comb \cpu|dp|mem_address[11]~16 (
// Equation(s):
// \cpu|dp|mem_address[11]~16_combout  = ( \cpu|dp|reg_B_flopr|q [11] & ( \cpu|dp|pc_flopenr|q [11] ) ) # ( !\cpu|dp|reg_B_flopr|q [11] & ( \cpu|dp|pc_flopenr|q [11] & ( ((!\cpu|dp|mem_address~1_combout ) # ((!\cpu|cont|state [6]) # (\cpu|cont|state [7]))) # 
// (\cpu|cont|state [0]) ) ) ) # ( \cpu|dp|reg_B_flopr|q [11] & ( !\cpu|dp|pc_flopenr|q [11] & ( (!\cpu|cont|state [0] & (\cpu|dp|mem_address~1_combout  & (!\cpu|cont|state [7] & \cpu|cont|state [6]))) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|dp|mem_address~1_combout ),
	.datac(!\cpu|cont|state [7]),
	.datad(!\cpu|cont|state [6]),
	.datae(!\cpu|dp|reg_B_flopr|q [11]),
	.dataf(!\cpu|dp|pc_flopenr|q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[11]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[11]~16 .extended_lut = "off";
defparam \cpu|dp|mem_address[11]~16 .lut_mask = 64'h00000020FFDFFFFF;
defparam \cpu|dp|mem_address[11]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y66_N26
dffeas \cpu|dp|button_inputs|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|mem_address[11]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|button_inputs|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|button_inputs|q[11] .is_wysiwyg = "true";
defparam \cpu|dp|button_inputs|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y66_N20
dffeas \cpu|dp|button_inputs|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|mem_address[10]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|button_inputs|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|button_inputs|q[10] .is_wysiwyg = "true";
defparam \cpu|dp|button_inputs|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y66_N23
dffeas \cpu|dp|button_inputs|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|mem_address[9]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|button_inputs|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|button_inputs|q[9] .is_wysiwyg = "true";
defparam \cpu|dp|button_inputs|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y66_N28
dffeas \cpu|dp|button_inputs|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|mem_address[12]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|button_inputs|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|button_inputs|q[12] .is_wysiwyg = "true";
defparam \cpu|dp|button_inputs|q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N6
cyclonev_lcell_comb \cpu|dp|Equal0~0 (
// Equation(s):
// \cpu|dp|Equal0~0_combout  = ( \cpu|dp|button_inputs|q [12] & ( (\cpu|dp|button_inputs|q [11] & (\cpu|dp|button_inputs|q [10] & \cpu|dp|button_inputs|q [9])) ) )

	.dataa(!\cpu|dp|button_inputs|q [11]),
	.datab(gnd),
	.datac(!\cpu|dp|button_inputs|q [10]),
	.datad(!\cpu|dp|button_inputs|q [9]),
	.datae(gnd),
	.dataf(!\cpu|dp|button_inputs|q [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|Equal0~0 .extended_lut = "off";
defparam \cpu|dp|Equal0~0 .lut_mask = 64'h0000000000050005;
defparam \cpu|dp|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y63_N3
cyclonev_lcell_comb \cpu|dp|button_mux|mux2_output[14]~0 (
// Equation(s):
// \cpu|dp|button_mux|mux2_output[14]~0_combout  = ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0_combout  & ( (!\cpu|dp|Equal0~0_combout ) # 
// ((!\cpu|dp|Equal0~2_combout ) # (!\cpu|dp|Equal0~1_combout )) ) ) ) # ( !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0_combout  & ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0_combout  & ( 
// (!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ((!\cpu|dp|Equal0~0_combout ) # ((!\cpu|dp|Equal0~2_combout ) # (!\cpu|dp|Equal0~1_combout )))) ) ) ) # ( \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0_combout  & ( 
// !\new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0_combout  & ( (\new_mem|ram_rtl_0|auto_generated|address_reg_b [2] & ((!\cpu|dp|Equal0~0_combout ) # ((!\cpu|dp|Equal0~2_combout ) # (!\cpu|dp|Equal0~1_combout )))) ) ) )

	.dataa(!\cpu|dp|Equal0~0_combout ),
	.datab(!\cpu|dp|Equal0~2_combout ),
	.datac(!\cpu|dp|Equal0~1_combout ),
	.datad(!\new_mem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0_combout ),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|button_mux|mux2_output[14]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|button_mux|mux2_output[14]~0 .extended_lut = "off";
defparam \cpu|dp|button_mux|mux2_output[14]~0 .lut_mask = 64'h000000FEFE00FEFE;
defparam \cpu|dp|button_mux|mux2_output[14]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y63_N5
dffeas \cpu|dp|instruction_reg_i|op_code_flopr|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|dp|button_mux|mux2_output[14]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\cpu|dp|instruction_reg_i|ext_op_code_flopr|q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|instruction_reg_i|op_code_flopr|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|instruction_reg_i|op_code_flopr|q[2] .is_wysiwyg = "true";
defparam \cpu|dp|instruction_reg_i|op_code_flopr|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N36
cyclonev_lcell_comb \cpu|cont|Selector0~0 (
// Equation(s):
// \cpu|cont|Selector0~0_combout  = ( !\cpu|cont|state [3] & ( (!\cpu|cont|state [6] & ((!\cpu|dp|instruction_reg_i|op_code_flopr|q [2] & (\cpu|dp|instruction_reg_i|op_code_flopr|q [3])) # (\cpu|dp|instruction_reg_i|op_code_flopr|q [2] & 
// (!\cpu|dp|instruction_reg_i|op_code_flopr|q [3] & !\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3])))) ) )

	.dataa(!\cpu|dp|instruction_reg_i|op_code_flopr|q [2]),
	.datab(!\cpu|dp|instruction_reg_i|op_code_flopr|q [3]),
	.datac(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [3]),
	.datad(!\cpu|cont|state [6]),
	.datae(gnd),
	.dataf(!\cpu|cont|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector0~0 .extended_lut = "off";
defparam \cpu|cont|Selector0~0 .lut_mask = 64'h6200620000000000;
defparam \cpu|cont|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y65_N18
cyclonev_lcell_comb \cpu|cont|Selector0~1 (
// Equation(s):
// \cpu|cont|Selector0~1_combout  = ( !\cpu|cont|state [1] & ( \cpu|cont|state [2] & ( (!\cpu|cont|state [6] & (\cpu|cont|state [7] & ((\cpu|cont|state [3]) # (\cpu|cont|state [0])))) ) ) ) # ( !\cpu|cont|state [1] & ( !\cpu|cont|state [2] & ( 
// (\cpu|cont|state [6] & (!\cpu|cont|state [3] & ((!\cpu|cont|state [7]) # (\cpu|cont|state [0])))) ) ) )

	.dataa(!\cpu|cont|state [6]),
	.datab(!\cpu|cont|state [0]),
	.datac(!\cpu|cont|state [3]),
	.datad(!\cpu|cont|state [7]),
	.datae(!\cpu|cont|state [1]),
	.dataf(!\cpu|cont|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector0~1 .extended_lut = "off";
defparam \cpu|cont|Selector0~1 .lut_mask = 64'h50100000002A0000;
defparam \cpu|cont|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N18
cyclonev_lcell_comb \cpu|cont|Selector0~2 (
// Equation(s):
// \cpu|cont|Selector0~2_combout  = ( \cpu|cont|state~5_combout  & ( (!\cpu|cont|Selector0~1_combout ) # ((\cpu|cont|state [0] & !\cpu|cont|Selector0~0_combout )) ) ) # ( !\cpu|cont|state~5_combout  & ( (!\cpu|cont|Selector0~1_combout ) # (\cpu|cont|state 
// [0]) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|Selector0~0_combout ),
	.datac(!\cpu|cont|Selector0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cont|state~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|Selector0~2 .extended_lut = "off";
defparam \cpu|cont|Selector0~2 .lut_mask = 64'hF5F5F5F5F4F4F4F4;
defparam \cpu|cont|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y66_N20
dffeas \cpu|cont|state[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|cont|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reset~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|state[3] .is_wysiwyg = "true";
defparam \cpu|cont|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y63_N45
cyclonev_lcell_comb \cpu|cont|state~8 (
// Equation(s):
// \cpu|cont|state~8_combout  = ( \cpu|dp|instruction_reg_i|op_code_flopr|q [3] & ( (\cpu|dp|instruction_reg_i|op_code_flopr|q [2] & (!\cpu|dp|instruction_reg_i|op_code_flopr|q [0] $ (\cpu|dp|instruction_reg_i|op_code_flopr|q [1]))) ) ) # ( 
// !\cpu|dp|instruction_reg_i|op_code_flopr|q [3] & ( (\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0] & (!\cpu|dp|instruction_reg_i|op_code_flopr|q [0] & (!\cpu|dp|instruction_reg_i|op_code_flopr|q [1] & \cpu|dp|instruction_reg_i|op_code_flopr|q [2]))) ) 
// )

	.dataa(!\cpu|dp|instruction_reg_i|ext_op_code_flopr|q [0]),
	.datab(!\cpu|dp|instruction_reg_i|op_code_flopr|q [0]),
	.datac(!\cpu|dp|instruction_reg_i|op_code_flopr|q [1]),
	.datad(!\cpu|dp|instruction_reg_i|op_code_flopr|q [2]),
	.datae(gnd),
	.dataf(!\cpu|dp|instruction_reg_i|op_code_flopr|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~8 .extended_lut = "off";
defparam \cpu|cont|state~8 .lut_mask = 64'h0040004000C300C3;
defparam \cpu|cont|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y65_N6
cyclonev_lcell_comb \cpu|cont|state~9 (
// Equation(s):
// \cpu|cont|state~9_combout  = ( \cpu|cont|state [0] & ( \cpu|cont|state~3_combout  & ( ((!\cpu|cont|state [3] & ((!\cpu|cont|state [2]) # (\cpu|cont|state~8_combout ))) # (\cpu|cont|state [3] & ((\cpu|cont|state [2])))) # (\cpu|cont|state [1]) ) ) ) # ( 
// !\cpu|cont|state [0] & ( \cpu|cont|state~3_combout  & ( (!\cpu|cont|state [3]) # ((\cpu|cont|state [2]) # (\cpu|cont|state [1])) ) ) ) # ( \cpu|cont|state [0] & ( !\cpu|cont|state~3_combout  ) ) # ( !\cpu|cont|state [0] & ( !\cpu|cont|state~3_combout  ) )

	.dataa(!\cpu|cont|state [3]),
	.datab(!\cpu|cont|state~8_combout ),
	.datac(!\cpu|cont|state [1]),
	.datad(!\cpu|cont|state [2]),
	.datae(!\cpu|cont|state [0]),
	.dataf(!\cpu|cont|state~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cont|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cont|state~9 .extended_lut = "off";
defparam \cpu|cont|state~9 .lut_mask = 64'hFFFFFFFFAFFFAF7F;
defparam \cpu|cont|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y65_N8
dffeas \cpu|cont|state[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|cont|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cont|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cont|state[0] .is_wysiwyg = "true";
defparam \cpu|cont|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N33
cyclonev_lcell_comb \cpu|dp|mem_address[13]~4 (
// Equation(s):
// \cpu|dp|mem_address[13]~4_combout  = ( \cpu|dp|reg_B_flopr|q [13] & ( \cpu|dp|pc_flopenr|q [13] ) ) # ( !\cpu|dp|reg_B_flopr|q [13] & ( \cpu|dp|pc_flopenr|q [13] & ( ((!\cpu|cont|state [6]) # ((!\cpu|dp|mem_address~1_combout ) # (\cpu|cont|state [7]))) # 
// (\cpu|cont|state [0]) ) ) ) # ( \cpu|dp|reg_B_flopr|q [13] & ( !\cpu|dp|pc_flopenr|q [13] & ( (!\cpu|cont|state [0] & (\cpu|cont|state [6] & (\cpu|dp|mem_address~1_combout  & !\cpu|cont|state [7]))) ) ) )

	.dataa(!\cpu|cont|state [0]),
	.datab(!\cpu|cont|state [6]),
	.datac(!\cpu|dp|mem_address~1_combout ),
	.datad(!\cpu|cont|state [7]),
	.datae(!\cpu|dp|reg_B_flopr|q [13]),
	.dataf(!\cpu|dp|pc_flopenr|q [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|dp|mem_address[13]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|dp|mem_address[13]~4 .extended_lut = "off";
defparam \cpu|dp|mem_address[13]~4 .lut_mask = 64'h00000200FDFFFFFF;
defparam \cpu|dp|mem_address[13]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N12
cyclonev_lcell_comb \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0 (
// Equation(s):
// \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0_combout  = ( \cpu|dp|mem_address~0_combout  & ( (!\cpu|dp|mem_address[13]~4_combout  & (\cpu|cont|state [2] & (!\cpu|dp|mem_address[15]~2_combout  & !\cpu|dp|mem_address[14]~3_combout ))) ) )

	.dataa(!\cpu|dp|mem_address[13]~4_combout ),
	.datab(!\cpu|cont|state [2]),
	.datac(!\cpu|dp|mem_address[15]~2_combout ),
	.datad(!\cpu|dp|mem_address[14]~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|dp|mem_address~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0 .extended_lut = "off";
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0 .lut_mask = 64'h0000000020002000;
defparam \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N12
cyclonev_lcell_comb \vga_counter_i|p1x[0]~0 (
// Equation(s):
// \vga_counter_i|p1x[0]~0_combout  = ( \vga_counter_i|counter [0] & ( (!\reset~input_o ) # ((\vga_counter_i|counter [1] & !\vga_counter_i|counter [2])) ) ) # ( !\vga_counter_i|counter [0] & ( !\reset~input_o  ) )

	.dataa(!\vga_counter_i|counter [1]),
	.datab(!\reset~input_o ),
	.datac(!\vga_counter_i|counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|p1x[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|p1x[0]~0 .extended_lut = "off";
defparam \vga_counter_i|p1x[0]~0 .lut_mask = 64'hCCCCCCCCDCDCDCDC;
defparam \vga_counter_i|p1x[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y68_N28
dffeas \vga_counter_i|p1x[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|p1x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p1x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p1x[3] .is_wysiwyg = "true";
defparam \vga_counter_i|p1x[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N57
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|state~25 (
// Equation(s):
// \vga|bit_gen|sprite_p2|state~25_combout  = ( \reset~input_o  & ( !\vga|bit_gen|control|h_bright~q  ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|h_bright~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|state~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|state~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|state~25 .lut_mask = 64'h00000000CCCCCCCC;
defparam \vga|bit_gen|sprite_p2|state~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y71_N59
dffeas \vga|bit_gen|sprite_m|state.REG_POS (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p2|state~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|state.REG_POS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|state.REG_POS .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|state.REG_POS .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_m|spry_r[15]~0 (
// Equation(s):
// \vga|bit_gen|sprite_m|spry_r[15]~0_combout  = (\vga|bit_gen|control|h_bright~q  & \vga|bit_gen|sprite_m|state.REG_POS~q )

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|h_bright~q ),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_m|state.REG_POS~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spry_r[15]~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|spry_r[15]~0 .lut_mask = 64'h0033003300330033;
defparam \vga|bit_gen|sprite_m|spry_r[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y68_N5
dffeas \vga|bit_gen|sprite_p1|sprx_r[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p1x [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|sprx_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|sprx_r[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|sprx_r[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y68_N52
dffeas \vga_counter_i|p1x[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|p1x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p1x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p1x[2] .is_wysiwyg = "true";
defparam \vga_counter_i|p1x[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y68_N11
dffeas \vga|bit_gen|sprite_p1|sprx_r[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p1x [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|sprx_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|sprx_r[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|sprx_r[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y68_N36
cyclonev_lcell_comb \vga_counter_i|p1x[1]~feeder (
// Equation(s):
// \vga_counter_i|p1x[1]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a1~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|p1x[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|p1x[1]~feeder .extended_lut = "off";
defparam \vga_counter_i|p1x[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_counter_i|p1x[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y68_N38
dffeas \vga_counter_i|p1x[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|p1x[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|p1x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p1x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p1x[1] .is_wysiwyg = "true";
defparam \vga_counter_i|p1x[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y68_N56
dffeas \vga|bit_gen|sprite_p1|sprx_r[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p1x [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|sprx_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|sprx_r[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|sprx_r[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y68_N43
dffeas \vga_counter_i|p1x[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|p1x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p1x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p1x[0] .is_wysiwyg = "true";
defparam \vga_counter_i|p1x[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y68_N32
dffeas \vga|bit_gen|sprite_p1|sprx_r[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p1x [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|sprx_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|sprx_r[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|sprx_r[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add0~30 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add0~30_cout  = CARRY(( GND ) + ( !VCC ) + ( !VCC ))
// \vga|bit_gen|sprite_p1|Add0~31  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|bit_gen|sprite_p1|Add0~30_cout ),
	.shareout(\vga|bit_gen|sprite_p1|Add0~31 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add0~30 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add0~30 .lut_mask = 64'h0000FFFF00000000;
defparam \vga|bit_gen|sprite_p1|Add0~30 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add0~1 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add0~1_sumout  = SUM(( !\vga|bit_gen|sprite_p1|sprx_r [0] $ (\vga|bit_gen|control|h_count [0]) ) + ( \vga|bit_gen|sprite_p1|Add0~31  ) + ( \vga|bit_gen|sprite_p1|Add0~30_cout  ))
// \vga|bit_gen|sprite_p1|Add0~2  = CARRY(( !\vga|bit_gen|sprite_p1|sprx_r [0] $ (\vga|bit_gen|control|h_count [0]) ) + ( \vga|bit_gen|sprite_p1|Add0~31  ) + ( \vga|bit_gen|sprite_p1|Add0~30_cout  ))
// \vga|bit_gen|sprite_p1|Add0~3  = SHARE((!\vga|bit_gen|sprite_p1|sprx_r [0] & \vga|bit_gen|control|h_count [0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p1|sprx_r [0]),
	.datad(!\vga|bit_gen|control|h_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|Add0~30_cout ),
	.sharein(\vga|bit_gen|sprite_p1|Add0~31 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|Add0~1_sumout ),
	.cout(\vga|bit_gen|sprite_p1|Add0~2 ),
	.shareout(\vga|bit_gen|sprite_p1|Add0~3 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add0~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add0~1 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_p1|Add0~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add0~25 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add0~25_sumout  = SUM(( !\vga|bit_gen|sprite_p1|sprx_r [1] $ (\vga|bit_gen|control|h_count [1]) ) + ( \vga|bit_gen|sprite_p1|Add0~3  ) + ( \vga|bit_gen|sprite_p1|Add0~2  ))
// \vga|bit_gen|sprite_p1|Add0~26  = CARRY(( !\vga|bit_gen|sprite_p1|sprx_r [1] $ (\vga|bit_gen|control|h_count [1]) ) + ( \vga|bit_gen|sprite_p1|Add0~3  ) + ( \vga|bit_gen|sprite_p1|Add0~2  ))
// \vga|bit_gen|sprite_p1|Add0~27  = SHARE((!\vga|bit_gen|sprite_p1|sprx_r [1] & \vga|bit_gen|control|h_count [1]))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_p1|sprx_r [1]),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|h_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|Add0~2 ),
	.sharein(\vga|bit_gen|sprite_p1|Add0~3 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|Add0~25_sumout ),
	.cout(\vga|bit_gen|sprite_p1|Add0~26 ),
	.shareout(\vga|bit_gen|sprite_p1|Add0~27 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add0~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add0~25 .lut_mask = 64'h000000CC0000CC33;
defparam \vga|bit_gen|sprite_p1|Add0~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N9
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add0~21 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add0~21_sumout  = SUM(( !\vga|bit_gen|sprite_p1|sprx_r [2] $ (\vga|bit_gen|control|h_count [2]) ) + ( \vga|bit_gen|sprite_p1|Add0~27  ) + ( \vga|bit_gen|sprite_p1|Add0~26  ))
// \vga|bit_gen|sprite_p1|Add0~22  = CARRY(( !\vga|bit_gen|sprite_p1|sprx_r [2] $ (\vga|bit_gen|control|h_count [2]) ) + ( \vga|bit_gen|sprite_p1|Add0~27  ) + ( \vga|bit_gen|sprite_p1|Add0~26  ))
// \vga|bit_gen|sprite_p1|Add0~23  = SHARE((!\vga|bit_gen|sprite_p1|sprx_r [2] & \vga|bit_gen|control|h_count [2]))

	.dataa(!\vga|bit_gen|sprite_p1|sprx_r [2]),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|Add0~26 ),
	.sharein(\vga|bit_gen|sprite_p1|Add0~27 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|Add0~21_sumout ),
	.cout(\vga|bit_gen|sprite_p1|Add0~22 ),
	.shareout(\vga|bit_gen|sprite_p1|Add0~23 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add0~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add0~21 .lut_mask = 64'h00000A0A0000A5A5;
defparam \vga|bit_gen|sprite_p1|Add0~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add0~33 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add0~33_sumout  = SUM(( !\vga|bit_gen|sprite_p1|sprx_r [3] $ (\vga|bit_gen|control|h_count [3]) ) + ( \vga|bit_gen|sprite_p1|Add0~23  ) + ( \vga|bit_gen|sprite_p1|Add0~22  ))
// \vga|bit_gen|sprite_p1|Add0~34  = CARRY(( !\vga|bit_gen|sprite_p1|sprx_r [3] $ (\vga|bit_gen|control|h_count [3]) ) + ( \vga|bit_gen|sprite_p1|Add0~23  ) + ( \vga|bit_gen|sprite_p1|Add0~22  ))
// \vga|bit_gen|sprite_p1|Add0~35  = SHARE((!\vga|bit_gen|sprite_p1|sprx_r [3] & \vga|bit_gen|control|h_count [3]))

	.dataa(!\vga|bit_gen|sprite_p1|sprx_r [3]),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|Add0~22 ),
	.sharein(\vga|bit_gen|sprite_p1|Add0~23 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|Add0~33_sumout ),
	.cout(\vga|bit_gen|sprite_p1|Add0~34 ),
	.shareout(\vga|bit_gen|sprite_p1|Add0~35 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add0~33 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add0~33 .lut_mask = 64'h00000A0A0000A5A5;
defparam \vga|bit_gen|sprite_p1|Add0~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add2~21 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add2~21_sumout  = SUM(( \vga|bit_gen|sprite_p1|Add0~25_sumout  ) + ( VCC ) + ( !VCC ))
// \vga|bit_gen|sprite_p1|Add2~22  = CARRY(( \vga|bit_gen|sprite_p1|Add0~25_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_p1|Add0~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|Add2~21_sumout ),
	.cout(\vga|bit_gen|sprite_p1|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add2~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add2~21 .lut_mask = 64'h0000000000003333;
defparam \vga|bit_gen|sprite_p1|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add2~17 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add2~17_sumout  = SUM(( \vga|bit_gen|sprite_p1|Add0~21_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_p1|Add2~22  ))
// \vga|bit_gen|sprite_p1|Add2~18  = CARRY(( \vga|bit_gen|sprite_p1|Add0~21_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_p1|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p1|Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|Add2~17_sumout ),
	.cout(\vga|bit_gen|sprite_p1|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add2~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add2~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_p1|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add2~25 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add2~25_sumout  = SUM(( \vga|bit_gen|sprite_p1|Add0~33_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_p1|Add2~18  ))
// \vga|bit_gen|sprite_p1|Add2~26  = CARRY(( \vga|bit_gen|sprite_p1|Add0~33_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_p1|Add2~18  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_p1|Add0~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|Add2~25_sumout ),
	.cout(\vga|bit_gen|sprite_p1|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add2~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add2~25 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|bit_gen|sprite_p1|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N42
cyclonev_lcell_comb \vga_counter_i|p1y[6]~0 (
// Equation(s):
// \vga_counter_i|p1y[6]~0_combout  = ( \vga_counter_i|counter [1] & ( !\reset~input_o  ) ) # ( !\vga_counter_i|counter [1] & ( (!\reset~input_o ) # ((!\vga_counter_i|counter [0] & \vga_counter_i|counter [2])) ) )

	.dataa(!\vga_counter_i|counter [0]),
	.datab(gnd),
	.datac(!\vga_counter_i|counter [2]),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\vga_counter_i|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|p1y[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|p1y[6]~0 .extended_lut = "off";
defparam \vga_counter_i|p1y[6]~0 .lut_mask = 64'hFF0AFF0AFF00FF00;
defparam \vga_counter_i|p1y[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y71_N19
dffeas \vga_counter_i|p1y[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|p1y[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p1y [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p1y[12] .is_wysiwyg = "true";
defparam \vga_counter_i|p1y[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y69_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|spry_r[12]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_p1|spry_r[12]~feeder_combout  = ( \vga_counter_i|p1y [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|p1y [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|spry_r[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spry_r[12]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|spry_r[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_p1|spry_r[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y69_N1
dffeas \vga|bit_gen|sprite_p1|spry_r[12] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p1|spry_r[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|spry_r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spry_r[12] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|spry_r[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y69_N32
dffeas \vga_counter_i|p1y[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|p1y[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p1y [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p1y[11] .is_wysiwyg = "true";
defparam \vga_counter_i|p1y[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y72_N37
dffeas \vga|bit_gen|sprite_p1|spry_r[11] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p1y [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|spry_r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spry_r[11] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|spry_r[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N24
cyclonev_lcell_comb \vga_counter_i|p1y[10]~feeder (
// Equation(s):
// \vga_counter_i|p1y[10]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a10~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|p1y[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|p1y[10]~feeder .extended_lut = "off";
defparam \vga_counter_i|p1y[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_counter_i|p1y[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y70_N26
dffeas \vga_counter_i|p1y[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|p1y[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|p1y[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p1y [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p1y[10] .is_wysiwyg = "true";
defparam \vga_counter_i|p1y[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|spry_r[10]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_p1|spry_r[10]~feeder_combout  = ( \vga_counter_i|p1y [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|p1y [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|spry_r[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spry_r[10]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|spry_r[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_p1|spry_r[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y72_N49
dffeas \vga|bit_gen|sprite_p1|spry_r[10] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p1|spry_r[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|spry_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spry_r[10] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|spry_r[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y71_N37
dffeas \vga_counter_i|p1y[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|p1y[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p1y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p1y[9] .is_wysiwyg = "true";
defparam \vga_counter_i|p1y[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|spry_r[9]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_p1|spry_r[9]~feeder_combout  = ( \vga_counter_i|p1y [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|p1y [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|spry_r[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spry_r[9]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|spry_r[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_p1|spry_r[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y72_N34
dffeas \vga|bit_gen|sprite_p1|spry_r[9] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p1|spry_r[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|spry_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spry_r[9] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|spry_r[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y71_N10
dffeas \vga_counter_i|p1y[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|p1y[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p1y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p1y[8] .is_wysiwyg = "true";
defparam \vga_counter_i|p1y[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N9
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|spry_r[8]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_p1|spry_r[8]~feeder_combout  = ( \vga_counter_i|p1y [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|p1y [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|spry_r[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spry_r[8]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|spry_r[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_p1|spry_r[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y72_N10
dffeas \vga|bit_gen|sprite_p1|spry_r[8] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p1|spry_r[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|spry_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spry_r[8] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|spry_r[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N39
cyclonev_lcell_comb \vga_counter_i|p1y[7]~feeder (
// Equation(s):
// \vga_counter_i|p1y[7]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a7~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|p1y[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|p1y[7]~feeder .extended_lut = "off";
defparam \vga_counter_i|p1y[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_counter_i|p1y[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y71_N40
dffeas \vga_counter_i|p1y[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|p1y[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|p1y[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p1y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p1y[7] .is_wysiwyg = "true";
defparam \vga_counter_i|p1y[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y72_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|spry_r[7]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_p1|spry_r[7]~feeder_combout  = ( \vga_counter_i|p1y [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|p1y [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|spry_r[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spry_r[7]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|spry_r[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_p1|spry_r[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y72_N14
dffeas \vga|bit_gen|sprite_p1|spry_r[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p1|spry_r[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|spry_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spry_r[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|spry_r[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N33
cyclonev_lcell_comb \vga_counter_i|p1y[6]~feeder (
// Equation(s):
// \vga_counter_i|p1y[6]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a6~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|p1y[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|p1y[6]~feeder .extended_lut = "off";
defparam \vga_counter_i|p1y[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_counter_i|p1y[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y71_N34
dffeas \vga_counter_i|p1y[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|p1y[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|p1y[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p1y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p1y[6] .is_wysiwyg = "true";
defparam \vga_counter_i|p1y[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|spry_r[6]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_p1|spry_r[6]~feeder_combout  = ( \vga_counter_i|p1y [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|p1y [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|spry_r[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spry_r[6]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|spry_r[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_p1|spry_r[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y72_N17
dffeas \vga|bit_gen|sprite_p1|spry_r[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p1|spry_r[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|spry_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spry_r[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|spry_r[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N6
cyclonev_lcell_comb \vga_counter_i|p1y[5]~feeder (
// Equation(s):
// \vga_counter_i|p1y[5]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a5~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|p1y[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|p1y[5]~feeder .extended_lut = "off";
defparam \vga_counter_i|p1y[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_counter_i|p1y[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y71_N7
dffeas \vga_counter_i|p1y[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|p1y[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|p1y[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p1y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p1y[5] .is_wysiwyg = "true";
defparam \vga_counter_i|p1y[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y72_N59
dffeas \vga|bit_gen|sprite_p1|spry_r[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p1y [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|spry_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spry_r[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|spry_r[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y70_N16
dffeas \vga_counter_i|p1y[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|p1y[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p1y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p1y[4] .is_wysiwyg = "true";
defparam \vga_counter_i|p1y[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y72_N56
dffeas \vga|bit_gen|sprite_p1|spry_r[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p1y [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|spry_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spry_r[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|spry_r[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N30
cyclonev_lcell_comb \vga_counter_i|p1y[3]~feeder (
// Equation(s):
// \vga_counter_i|p1y[3]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a3~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|p1y[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|p1y[3]~feeder .extended_lut = "off";
defparam \vga_counter_i|p1y[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_counter_i|p1y[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y71_N31
dffeas \vga_counter_i|p1y[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|p1y[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|p1y[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p1y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p1y[3] .is_wysiwyg = "true";
defparam \vga_counter_i|p1y[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N57
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|spry_r[3]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_p1|spry_r[3]~feeder_combout  = ( \vga_counter_i|p1y [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|p1y [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|spry_r[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spry_r[3]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|spry_r[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_p1|spry_r[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y72_N58
dffeas \vga|bit_gen|sprite_p1|spry_r[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p1|spry_r[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|spry_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spry_r[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|spry_r[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N21
cyclonev_lcell_comb \vga_counter_i|p1y[2]~feeder (
// Equation(s):
// \vga_counter_i|p1y[2]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a2~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|p1y[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|p1y[2]~feeder .extended_lut = "off";
defparam \vga_counter_i|p1y[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_counter_i|p1y[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y71_N22
dffeas \vga_counter_i|p1y[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|p1y[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|p1y[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p1y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p1y[2] .is_wysiwyg = "true";
defparam \vga_counter_i|p1y[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y72_N53
dffeas \vga|bit_gen|sprite_p1|spry_r[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p1y [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|spry_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spry_r[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|spry_r[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y70_N13
dffeas \vga_counter_i|p1y[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|p1y[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p1y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p1y[1] .is_wysiwyg = "true";
defparam \vga_counter_i|p1y[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y72_N40
dffeas \vga|bit_gen|sprite_p1|spry_r[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p1y [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|spry_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spry_r[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|spry_r[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y70_N22
dffeas \vga_counter_i|p1y[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|p1y[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p1y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p1y[0] .is_wysiwyg = "true";
defparam \vga_counter_i|p1y[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|spry_r[0]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_p1|spry_r[0]~feeder_combout  = ( \vga_counter_i|p1y [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|p1y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|spry_r[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spry_r[0]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|spry_r[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_p1|spry_r[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y72_N43
dffeas \vga|bit_gen|sprite_p1|spry_r[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p1|spry_r[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|spry_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spry_r[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|spry_r[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add3~6 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add3~6_cout  = CARRY(( !\vga|bit_gen|sprite_p1|spry_r [0] $ (!\vga|bit_gen|control|v_count [0]) ) + ( !VCC ) + ( !VCC ))
// \vga|bit_gen|sprite_p1|Add3~7  = SHARE((!\vga|bit_gen|sprite_p1|spry_r [0]) # (\vga|bit_gen|control|v_count [0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p1|spry_r [0]),
	.datad(!\vga|bit_gen|control|v_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|bit_gen|sprite_p1|Add3~6_cout ),
	.shareout(\vga|bit_gen|sprite_p1|Add3~7 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add3~6 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add3~6 .lut_mask = 64'h0000F0FF00000FF0;
defparam \vga|bit_gen|sprite_p1|Add3~6 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add3~2 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add3~2_cout  = CARRY(( !\vga|bit_gen|sprite_p1|spry_r [1] $ (\vga|bit_gen|control|v_count [1]) ) + ( \vga|bit_gen|sprite_p1|Add3~7  ) + ( \vga|bit_gen|sprite_p1|Add3~6_cout  ))
// \vga|bit_gen|sprite_p1|Add3~3  = SHARE((!\vga|bit_gen|sprite_p1|spry_r [1] & \vga|bit_gen|control|v_count [1]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p1|spry_r [1]),
	.datad(!\vga|bit_gen|control|v_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|Add3~6_cout ),
	.sharein(\vga|bit_gen|sprite_p1|Add3~7 ),
	.combout(),
	.sumout(),
	.cout(\vga|bit_gen|sprite_p1|Add3~2_cout ),
	.shareout(\vga|bit_gen|sprite_p1|Add3~3 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add3~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add3~2 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_p1|Add3~2 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|spr_diff[0]~53 (
// Equation(s):
// \vga|bit_gen|sprite_p1|spr_diff[0]~53_sumout  = SUM(( !\vga|bit_gen|sprite_p1|spry_r [2] $ (\vga|bit_gen|control|v_count [2]) ) + ( \vga|bit_gen|sprite_p1|Add3~3  ) + ( \vga|bit_gen|sprite_p1|Add3~2_cout  ))
// \vga|bit_gen|sprite_p1|spr_diff[0]~54  = CARRY(( !\vga|bit_gen|sprite_p1|spry_r [2] $ (\vga|bit_gen|control|v_count [2]) ) + ( \vga|bit_gen|sprite_p1|Add3~3  ) + ( \vga|bit_gen|sprite_p1|Add3~2_cout  ))
// \vga|bit_gen|sprite_p1|spr_diff[0]~55  = SHARE((!\vga|bit_gen|sprite_p1|spry_r [2] & \vga|bit_gen|control|v_count [2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p1|spry_r [2]),
	.datad(!\vga|bit_gen|control|v_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|Add3~2_cout ),
	.sharein(\vga|bit_gen|sprite_p1|Add3~3 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|spr_diff[0]~53_sumout ),
	.cout(\vga|bit_gen|sprite_p1|spr_diff[0]~54 ),
	.shareout(\vga|bit_gen|sprite_p1|spr_diff[0]~55 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spr_diff[0]~53 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|spr_diff[0]~53 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_p1|spr_diff[0]~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N9
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|spr_diff[1]~49 (
// Equation(s):
// \vga|bit_gen|sprite_p1|spr_diff[1]~49_sumout  = SUM(( !\vga|bit_gen|control|v_count [3] $ (\vga|bit_gen|sprite_p1|spry_r [3]) ) + ( \vga|bit_gen|sprite_p1|spr_diff[0]~55  ) + ( \vga|bit_gen|sprite_p1|spr_diff[0]~54  ))
// \vga|bit_gen|sprite_p1|spr_diff[1]~50  = CARRY(( !\vga|bit_gen|control|v_count [3] $ (\vga|bit_gen|sprite_p1|spry_r [3]) ) + ( \vga|bit_gen|sprite_p1|spr_diff[0]~55  ) + ( \vga|bit_gen|sprite_p1|spr_diff[0]~54  ))
// \vga|bit_gen|sprite_p1|spr_diff[1]~51  = SHARE((\vga|bit_gen|control|v_count [3] & !\vga|bit_gen|sprite_p1|spry_r [3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [3]),
	.datad(!\vga|bit_gen|sprite_p1|spry_r [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|spr_diff[0]~54 ),
	.sharein(\vga|bit_gen|sprite_p1|spr_diff[0]~55 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|spr_diff[1]~49_sumout ),
	.cout(\vga|bit_gen|sprite_p1|spr_diff[1]~50 ),
	.shareout(\vga|bit_gen|sprite_p1|spr_diff[1]~51 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spr_diff[1]~49 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|spr_diff[1]~49 .lut_mask = 64'h00000F000000F00F;
defparam \vga|bit_gen|sprite_p1|spr_diff[1]~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|spr_diff[2]~45 (
// Equation(s):
// \vga|bit_gen|sprite_p1|spr_diff[2]~45_sumout  = SUM(( !\vga|bit_gen|sprite_p1|spry_r [4] $ (\vga|bit_gen|control|v_count [4]) ) + ( \vga|bit_gen|sprite_p1|spr_diff[1]~51  ) + ( \vga|bit_gen|sprite_p1|spr_diff[1]~50  ))
// \vga|bit_gen|sprite_p1|spr_diff[2]~46  = CARRY(( !\vga|bit_gen|sprite_p1|spry_r [4] $ (\vga|bit_gen|control|v_count [4]) ) + ( \vga|bit_gen|sprite_p1|spr_diff[1]~51  ) + ( \vga|bit_gen|sprite_p1|spr_diff[1]~50  ))
// \vga|bit_gen|sprite_p1|spr_diff[2]~47  = SHARE((!\vga|bit_gen|sprite_p1|spry_r [4] & \vga|bit_gen|control|v_count [4]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p1|spry_r [4]),
	.datad(!\vga|bit_gen|control|v_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|spr_diff[1]~50 ),
	.sharein(\vga|bit_gen|sprite_p1|spr_diff[1]~51 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|spr_diff[2]~45_sumout ),
	.cout(\vga|bit_gen|sprite_p1|spr_diff[2]~46 ),
	.shareout(\vga|bit_gen|sprite_p1|spr_diff[2]~47 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spr_diff[2]~45 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|spr_diff[2]~45 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_p1|spr_diff[2]~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|spr_diff[3]~41 (
// Equation(s):
// \vga|bit_gen|sprite_p1|spr_diff[3]~41_sumout  = SUM(( !\vga|bit_gen|control|v_count [5] $ (\vga|bit_gen|sprite_p1|spry_r [5]) ) + ( \vga|bit_gen|sprite_p1|spr_diff[2]~47  ) + ( \vga|bit_gen|sprite_p1|spr_diff[2]~46  ))
// \vga|bit_gen|sprite_p1|spr_diff[3]~42  = CARRY(( !\vga|bit_gen|control|v_count [5] $ (\vga|bit_gen|sprite_p1|spry_r [5]) ) + ( \vga|bit_gen|sprite_p1|spr_diff[2]~47  ) + ( \vga|bit_gen|sprite_p1|spr_diff[2]~46  ))
// \vga|bit_gen|sprite_p1|spr_diff[3]~43  = SHARE((\vga|bit_gen|control|v_count [5] & !\vga|bit_gen|sprite_p1|spry_r [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [5]),
	.datad(!\vga|bit_gen|sprite_p1|spry_r [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|spr_diff[2]~46 ),
	.sharein(\vga|bit_gen|sprite_p1|spr_diff[2]~47 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|spr_diff[3]~41_sumout ),
	.cout(\vga|bit_gen|sprite_p1|spr_diff[3]~42 ),
	.shareout(\vga|bit_gen|sprite_p1|spr_diff[3]~43 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spr_diff[3]~41 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|spr_diff[3]~41 .lut_mask = 64'h00000F000000F00F;
defparam \vga|bit_gen|sprite_p1|spr_diff[3]~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|spr_diff[4]~29 (
// Equation(s):
// \vga|bit_gen|sprite_p1|spr_diff[4]~29_sumout  = SUM(( !\vga|bit_gen|sprite_p1|spry_r [6] $ (\vga|bit_gen|control|v_count [6]) ) + ( \vga|bit_gen|sprite_p1|spr_diff[3]~43  ) + ( \vga|bit_gen|sprite_p1|spr_diff[3]~42  ))
// \vga|bit_gen|sprite_p1|spr_diff[4]~30  = CARRY(( !\vga|bit_gen|sprite_p1|spry_r [6] $ (\vga|bit_gen|control|v_count [6]) ) + ( \vga|bit_gen|sprite_p1|spr_diff[3]~43  ) + ( \vga|bit_gen|sprite_p1|spr_diff[3]~42  ))
// \vga|bit_gen|sprite_p1|spr_diff[4]~31  = SHARE((!\vga|bit_gen|sprite_p1|spry_r [6] & \vga|bit_gen|control|v_count [6]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p1|spry_r [6]),
	.datad(!\vga|bit_gen|control|v_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|spr_diff[3]~42 ),
	.sharein(\vga|bit_gen|sprite_p1|spr_diff[3]~43 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|spr_diff[4]~29_sumout ),
	.cout(\vga|bit_gen|sprite_p1|spr_diff[4]~30 ),
	.shareout(\vga|bit_gen|sprite_p1|spr_diff[4]~31 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spr_diff[4]~29 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|spr_diff[4]~29 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_p1|spr_diff[4]~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N21
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|spr_diff[5]~33 (
// Equation(s):
// \vga|bit_gen|sprite_p1|spr_diff[5]~33_sumout  = SUM(( !\vga|bit_gen|control|v_count [7] $ (\vga|bit_gen|sprite_p1|spry_r [7]) ) + ( \vga|bit_gen|sprite_p1|spr_diff[4]~31  ) + ( \vga|bit_gen|sprite_p1|spr_diff[4]~30  ))
// \vga|bit_gen|sprite_p1|spr_diff[5]~34  = CARRY(( !\vga|bit_gen|control|v_count [7] $ (\vga|bit_gen|sprite_p1|spry_r [7]) ) + ( \vga|bit_gen|sprite_p1|spr_diff[4]~31  ) + ( \vga|bit_gen|sprite_p1|spr_diff[4]~30  ))
// \vga|bit_gen|sprite_p1|spr_diff[5]~35  = SHARE((\vga|bit_gen|control|v_count [7] & !\vga|bit_gen|sprite_p1|spry_r [7]))

	.dataa(!\vga|bit_gen|control|v_count [7]),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p1|spry_r [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|spr_diff[4]~30 ),
	.sharein(\vga|bit_gen|sprite_p1|spr_diff[4]~31 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|spr_diff[5]~33_sumout ),
	.cout(\vga|bit_gen|sprite_p1|spr_diff[5]~34 ),
	.shareout(\vga|bit_gen|sprite_p1|spr_diff[5]~35 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spr_diff[5]~33 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|spr_diff[5]~33 .lut_mask = 64'h000050500000A5A5;
defparam \vga|bit_gen|sprite_p1|spr_diff[5]~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|spr_diff[6]~13 (
// Equation(s):
// \vga|bit_gen|sprite_p1|spr_diff[6]~13_sumout  = SUM(( !\vga|bit_gen|sprite_p1|spry_r [8] $ (\vga|bit_gen|control|v_count [8]) ) + ( \vga|bit_gen|sprite_p1|spr_diff[5]~35  ) + ( \vga|bit_gen|sprite_p1|spr_diff[5]~34  ))
// \vga|bit_gen|sprite_p1|spr_diff[6]~14  = CARRY(( !\vga|bit_gen|sprite_p1|spry_r [8] $ (\vga|bit_gen|control|v_count [8]) ) + ( \vga|bit_gen|sprite_p1|spr_diff[5]~35  ) + ( \vga|bit_gen|sprite_p1|spr_diff[5]~34  ))
// \vga|bit_gen|sprite_p1|spr_diff[6]~15  = SHARE((!\vga|bit_gen|sprite_p1|spry_r [8] & \vga|bit_gen|control|v_count [8]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p1|spry_r [8]),
	.datad(!\vga|bit_gen|control|v_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|spr_diff[5]~34 ),
	.sharein(\vga|bit_gen|sprite_p1|spr_diff[5]~35 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|spr_diff[6]~13_sumout ),
	.cout(\vga|bit_gen|sprite_p1|spr_diff[6]~14 ),
	.shareout(\vga|bit_gen|sprite_p1|spr_diff[6]~15 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spr_diff[6]~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|spr_diff[6]~13 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_p1|spr_diff[6]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N27
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|spr_diff[7]~17 (
// Equation(s):
// \vga|bit_gen|sprite_p1|spr_diff[7]~17_sumout  = SUM(( !\vga|bit_gen|sprite_p1|spry_r [9] $ (\vga|bit_gen|control|v_count [9]) ) + ( \vga|bit_gen|sprite_p1|spr_diff[6]~15  ) + ( \vga|bit_gen|sprite_p1|spr_diff[6]~14  ))
// \vga|bit_gen|sprite_p1|spr_diff[7]~18  = CARRY(( !\vga|bit_gen|sprite_p1|spry_r [9] $ (\vga|bit_gen|control|v_count [9]) ) + ( \vga|bit_gen|sprite_p1|spr_diff[6]~15  ) + ( \vga|bit_gen|sprite_p1|spr_diff[6]~14  ))
// \vga|bit_gen|sprite_p1|spr_diff[7]~19  = SHARE((!\vga|bit_gen|sprite_p1|spry_r [9] & \vga|bit_gen|control|v_count [9]))

	.dataa(!\vga|bit_gen|sprite_p1|spry_r [9]),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|spr_diff[6]~14 ),
	.sharein(\vga|bit_gen|sprite_p1|spr_diff[6]~15 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|spr_diff[7]~17_sumout ),
	.cout(\vga|bit_gen|sprite_p1|spr_diff[7]~18 ),
	.shareout(\vga|bit_gen|sprite_p1|spr_diff[7]~19 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spr_diff[7]~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|spr_diff[7]~17 .lut_mask = 64'h00000A0A0000A5A5;
defparam \vga|bit_gen|sprite_p1|spr_diff[7]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|spr_diff[8]~21 (
// Equation(s):
// \vga|bit_gen|sprite_p1|spr_diff[8]~21_sumout  = SUM(( !\vga|bit_gen|sprite_p1|spry_r [10] $ (\vga|bit_gen|control|v_count [10]) ) + ( \vga|bit_gen|sprite_p1|spr_diff[7]~19  ) + ( \vga|bit_gen|sprite_p1|spr_diff[7]~18  ))
// \vga|bit_gen|sprite_p1|spr_diff[8]~22  = CARRY(( !\vga|bit_gen|sprite_p1|spry_r [10] $ (\vga|bit_gen|control|v_count [10]) ) + ( \vga|bit_gen|sprite_p1|spr_diff[7]~19  ) + ( \vga|bit_gen|sprite_p1|spr_diff[7]~18  ))
// \vga|bit_gen|sprite_p1|spr_diff[8]~23  = SHARE((!\vga|bit_gen|sprite_p1|spry_r [10] & \vga|bit_gen|control|v_count [10]))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_p1|spry_r [10]),
	.datac(!\vga|bit_gen|control|v_count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|spr_diff[7]~18 ),
	.sharein(\vga|bit_gen|sprite_p1|spr_diff[7]~19 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|spr_diff[8]~21_sumout ),
	.cout(\vga|bit_gen|sprite_p1|spr_diff[8]~22 ),
	.shareout(\vga|bit_gen|sprite_p1|spr_diff[8]~23 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spr_diff[8]~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|spr_diff[8]~21 .lut_mask = 64'h00000C0C0000C3C3;
defparam \vga|bit_gen|sprite_p1|spr_diff[8]~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|spr_diff[9]~25 (
// Equation(s):
// \vga|bit_gen|sprite_p1|spr_diff[9]~25_sumout  = SUM(( !\vga|bit_gen|control|v_count [11] $ (\vga|bit_gen|sprite_p1|spry_r [11]) ) + ( \vga|bit_gen|sprite_p1|spr_diff[8]~23  ) + ( \vga|bit_gen|sprite_p1|spr_diff[8]~22  ))
// \vga|bit_gen|sprite_p1|spr_diff[9]~26  = CARRY(( !\vga|bit_gen|control|v_count [11] $ (\vga|bit_gen|sprite_p1|spry_r [11]) ) + ( \vga|bit_gen|sprite_p1|spr_diff[8]~23  ) + ( \vga|bit_gen|sprite_p1|spr_diff[8]~22  ))
// \vga|bit_gen|sprite_p1|spr_diff[9]~27  = SHARE((\vga|bit_gen|control|v_count [11] & !\vga|bit_gen|sprite_p1|spry_r [11]))

	.dataa(!\vga|bit_gen|control|v_count [11]),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p1|spry_r [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|spr_diff[8]~22 ),
	.sharein(\vga|bit_gen|sprite_p1|spr_diff[8]~23 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|spr_diff[9]~25_sumout ),
	.cout(\vga|bit_gen|sprite_p1|spr_diff[9]~26 ),
	.shareout(\vga|bit_gen|sprite_p1|spr_diff[9]~27 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spr_diff[9]~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|spr_diff[9]~25 .lut_mask = 64'h000050500000A5A5;
defparam \vga|bit_gen|sprite_p1|spr_diff[9]~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|spr_diff[10]~1 (
// Equation(s):
// \vga|bit_gen|sprite_p1|spr_diff[10]~1_sumout  = SUM(( !\vga|bit_gen|control|v_count [12] $ (\vga|bit_gen|sprite_p1|spry_r [12]) ) + ( \vga|bit_gen|sprite_p1|spr_diff[9]~27  ) + ( \vga|bit_gen|sprite_p1|spr_diff[9]~26  ))
// \vga|bit_gen|sprite_p1|spr_diff[10]~2  = CARRY(( !\vga|bit_gen|control|v_count [12] $ (\vga|bit_gen|sprite_p1|spry_r [12]) ) + ( \vga|bit_gen|sprite_p1|spr_diff[9]~27  ) + ( \vga|bit_gen|sprite_p1|spr_diff[9]~26  ))
// \vga|bit_gen|sprite_p1|spr_diff[10]~3  = SHARE((\vga|bit_gen|control|v_count [12] & !\vga|bit_gen|sprite_p1|spry_r [12]))

	.dataa(!\vga|bit_gen|control|v_count [12]),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p1|spry_r [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|spr_diff[9]~26 ),
	.sharein(\vga|bit_gen|sprite_p1|spr_diff[9]~27 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|spr_diff[10]~1_sumout ),
	.cout(\vga|bit_gen|sprite_p1|spr_diff[10]~2 ),
	.shareout(\vga|bit_gen|sprite_p1|spr_diff[10]~3 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spr_diff[10]~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|spr_diff[10]~1 .lut_mask = 64'h000050500000A5A5;
defparam \vga|bit_gen|sprite_p1|spr_diff[10]~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y70_N1
dffeas \vga_counter_i|p1y[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|p1y[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p1y [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p1y[14] .is_wysiwyg = "true";
defparam \vga_counter_i|p1y[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|spry_r[14]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_p1|spry_r[14]~feeder_combout  = ( \vga_counter_i|p1y [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|p1y [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|spry_r[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spry_r[14]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|spry_r[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_p1|spry_r[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y72_N38
dffeas \vga|bit_gen|sprite_p1|spry_r[14] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p1|spry_r[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|spry_r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spry_r[14] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|spry_r[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y71_N13
dffeas \vga_counter_i|p1y[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|p1y[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p1y [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p1y[13] .is_wysiwyg = "true";
defparam \vga_counter_i|p1y[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y72_N7
dffeas \vga|bit_gen|sprite_p1|spry_r[13] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p1y [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|spry_r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spry_r[13] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|spry_r[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|spr_diff[11]~5 (
// Equation(s):
// \vga|bit_gen|sprite_p1|spr_diff[11]~5_sumout  = SUM(( !\vga|bit_gen|sprite_p1|spry_r [13] $ (\vga|bit_gen|control|v_count [13]) ) + ( \vga|bit_gen|sprite_p1|spr_diff[10]~3  ) + ( \vga|bit_gen|sprite_p1|spr_diff[10]~2  ))
// \vga|bit_gen|sprite_p1|spr_diff[11]~6  = CARRY(( !\vga|bit_gen|sprite_p1|spry_r [13] $ (\vga|bit_gen|control|v_count [13]) ) + ( \vga|bit_gen|sprite_p1|spr_diff[10]~3  ) + ( \vga|bit_gen|sprite_p1|spr_diff[10]~2  ))
// \vga|bit_gen|sprite_p1|spr_diff[11]~7  = SHARE((!\vga|bit_gen|sprite_p1|spry_r [13] & \vga|bit_gen|control|v_count [13]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p1|spry_r [13]),
	.datad(!\vga|bit_gen|control|v_count [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|spr_diff[10]~2 ),
	.sharein(\vga|bit_gen|sprite_p1|spr_diff[10]~3 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|spr_diff[11]~5_sumout ),
	.cout(\vga|bit_gen|sprite_p1|spr_diff[11]~6 ),
	.shareout(\vga|bit_gen|sprite_p1|spr_diff[11]~7 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spr_diff[11]~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|spr_diff[11]~5 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_p1|spr_diff[11]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|spr_diff[12]~37 (
// Equation(s):
// \vga|bit_gen|sprite_p1|spr_diff[12]~37_sumout  = SUM(( !\vga|bit_gen|sprite_p1|spry_r [14] $ (\vga|bit_gen|control|v_count [14]) ) + ( \vga|bit_gen|sprite_p1|spr_diff[11]~7  ) + ( \vga|bit_gen|sprite_p1|spr_diff[11]~6  ))
// \vga|bit_gen|sprite_p1|spr_diff[12]~38  = CARRY(( !\vga|bit_gen|sprite_p1|spry_r [14] $ (\vga|bit_gen|control|v_count [14]) ) + ( \vga|bit_gen|sprite_p1|spr_diff[11]~7  ) + ( \vga|bit_gen|sprite_p1|spr_diff[11]~6  ))
// \vga|bit_gen|sprite_p1|spr_diff[12]~39  = SHARE((!\vga|bit_gen|sprite_p1|spry_r [14] & \vga|bit_gen|control|v_count [14]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p1|spry_r [14]),
	.datad(!\vga|bit_gen|control|v_count [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|spr_diff[11]~6 ),
	.sharein(\vga|bit_gen|sprite_p1|spr_diff[11]~7 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|spr_diff[12]~37_sumout ),
	.cout(\vga|bit_gen|sprite_p1|spr_diff[12]~38 ),
	.shareout(\vga|bit_gen|sprite_p1|spr_diff[12]~39 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spr_diff[12]~37 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|spr_diff[12]~37 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_p1|spr_diff[12]~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N51
cyclonev_lcell_comb \vga|bit_gen|sprite_m|state~24 (
// Equation(s):
// \vga|bit_gen|sprite_m|state~24_combout  = ( \vga|bit_gen|control|h_bright~q  & ( \vga|bit_gen|sprite_m|state.REG_POS~q  & ( \reset~input_o  ) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|bit_gen|control|h_bright~q ),
	.dataf(!\vga|bit_gen|sprite_m|state.REG_POS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|state~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|state~24 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|state~24 .lut_mask = 64'h0000000000005555;
defparam \vga|bit_gen|sprite_m|state~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y71_N53
dffeas \vga|bit_gen|sprite_m|state.ACTIVE (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_m|state~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|state.ACTIVE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|state.ACTIVE .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|state.ACTIVE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|state~24 (
// Equation(s):
// \vga|bit_gen|sprite_p1|state~24_combout  = ( !\vga|bit_gen|sprite_p1|spr_diff[5]~33_sumout  & ( \vga|bit_gen|sprite_p1|spr_diff[3]~41_sumout  & ( (\vga|bit_gen|sprite_m|state.ACTIVE~q  & (!\vga|bit_gen|sprite_p1|spr_diff[2]~45_sumout  & 
// (!\vga|bit_gen|sprite_p1|spr_diff[4]~29_sumout  & !\vga|bit_gen|sprite_p1|spr_diff[1]~49_sumout ))) ) ) ) # ( !\vga|bit_gen|sprite_p1|spr_diff[5]~33_sumout  & ( !\vga|bit_gen|sprite_p1|spr_diff[3]~41_sumout  & ( (\vga|bit_gen|sprite_m|state.ACTIVE~q  & 
// !\vga|bit_gen|sprite_p1|spr_diff[4]~29_sumout ) ) ) )

	.dataa(!\vga|bit_gen|sprite_m|state.ACTIVE~q ),
	.datab(!\vga|bit_gen|sprite_p1|spr_diff[2]~45_sumout ),
	.datac(!\vga|bit_gen|sprite_p1|spr_diff[4]~29_sumout ),
	.datad(!\vga|bit_gen|sprite_p1|spr_diff[1]~49_sumout ),
	.datae(!\vga|bit_gen|sprite_p1|spr_diff[5]~33_sumout ),
	.dataf(!\vga|bit_gen|sprite_p1|spr_diff[3]~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|state~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|state~24 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|state~24 .lut_mask = 64'h5050000040000000;
defparam \vga|bit_gen|sprite_p1|state~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N57
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|state~25 (
// Equation(s):
// \vga|bit_gen|sprite_p1|state~25_combout  = ( !\vga|bit_gen|sprite_p1|spr_diff[7]~17_sumout  & ( \vga|bit_gen|sprite_p1|state~24_combout  & ( (!\vga|bit_gen|sprite_p1|spr_diff[8]~21_sumout  & !\vga|bit_gen|sprite_p1|spr_diff[6]~13_sumout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p1|spr_diff[8]~21_sumout ),
	.datad(!\vga|bit_gen|sprite_p1|spr_diff[6]~13_sumout ),
	.datae(!\vga|bit_gen|sprite_p1|spr_diff[7]~17_sumout ),
	.dataf(!\vga|bit_gen|sprite_p1|state~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|state~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|state~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|state~25 .lut_mask = 64'h00000000F0000000;
defparam \vga|bit_gen|sprite_p1|state~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N15
cyclonev_lcell_comb \vga_counter_i|p1y[15]~feeder (
// Equation(s):
// \vga_counter_i|p1y[15]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a15~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|p1y[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|p1y[15]~feeder .extended_lut = "off";
defparam \vga_counter_i|p1y[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_counter_i|p1y[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y71_N16
dffeas \vga_counter_i|p1y[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|p1y[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|p1y[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p1y [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p1y[15] .is_wysiwyg = "true";
defparam \vga_counter_i|p1y[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y72_N22
dffeas \vga|bit_gen|sprite_p1|spry_r[15] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p1y [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|spry_r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spry_r[15] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|spry_r[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|spr_diff[13]~9 (
// Equation(s):
// \vga|bit_gen|sprite_p1|spr_diff[13]~9_sumout  = SUM(( !\vga|bit_gen|sprite_p1|spry_r [15] $ (\vga|bit_gen|control|v_count [15]) ) + ( \vga|bit_gen|sprite_p1|spr_diff[12]~39  ) + ( \vga|bit_gen|sprite_p1|spr_diff[12]~38  ))

	.dataa(!\vga|bit_gen|sprite_p1|spry_r [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|v_count [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|spr_diff[12]~38 ),
	.sharein(\vga|bit_gen|sprite_p1|spr_diff[12]~39 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|spr_diff[13]~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spr_diff[13]~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|spr_diff[13]~9 .lut_mask = 64'h000000000000AA55;
defparam \vga|bit_gen|sprite_p1|spr_diff[13]~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y72_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|state~22 (
// Equation(s):
// \vga|bit_gen|sprite_p1|state~22_combout  = ( \vga|bit_gen|sprite_p1|state~25_combout  & ( !\vga|bit_gen|sprite_p1|spr_diff[13]~9_sumout  & ( (!\vga|bit_gen|sprite_p1|spr_diff[10]~1_sumout  & (!\vga|bit_gen|sprite_p1|spr_diff[12]~37_sumout  & 
// (!\vga|bit_gen|sprite_p1|spr_diff[11]~5_sumout  & !\vga|bit_gen|sprite_p1|spr_diff[9]~25_sumout ))) ) ) )

	.dataa(!\vga|bit_gen|sprite_p1|spr_diff[10]~1_sumout ),
	.datab(!\vga|bit_gen|sprite_p1|spr_diff[12]~37_sumout ),
	.datac(!\vga|bit_gen|sprite_p1|spr_diff[11]~5_sumout ),
	.datad(!\vga|bit_gen|sprite_p1|spr_diff[9]~25_sumout ),
	.datae(!\vga|bit_gen|sprite_p1|state~25_combout ),
	.dataf(!\vga|bit_gen|sprite_p1|spr_diff[13]~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|state~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|state~22 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|state~22 .lut_mask = 64'h0000800000000000;
defparam \vga|bit_gen|sprite_p1|state~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y68_N0
cyclonev_lcell_comb \vga_counter_i|Add0~41 (
// Equation(s):
// \vga_counter_i|Add0~41_sumout  = SUM(( \new_mem|ram_rtl_0|auto_generated|ram_block1a5~portadataout  ) + ( VCC ) + ( !VCC ))
// \vga_counter_i|Add0~42  = CARRY(( \new_mem|ram_rtl_0|auto_generated|ram_block1a5~portadataout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_counter_i|Add0~41_sumout ),
	.cout(\vga_counter_i|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|Add0~41 .extended_lut = "off";
defparam \vga_counter_i|Add0~41 .lut_mask = 64'h00000000000000FF;
defparam \vga_counter_i|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y68_N3
cyclonev_lcell_comb \vga_counter_i|Add0~37 (
// Equation(s):
// \vga_counter_i|Add0~37_sumout  = SUM(( \new_mem|ram_rtl_0|auto_generated|ram_block1a6~portadataout  ) + ( VCC ) + ( \vga_counter_i|Add0~42  ))
// \vga_counter_i|Add0~38  = CARRY(( \new_mem|ram_rtl_0|auto_generated|ram_block1a6~portadataout  ) + ( VCC ) + ( \vga_counter_i|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_counter_i|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_counter_i|Add0~37_sumout ),
	.cout(\vga_counter_i|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|Add0~37 .extended_lut = "off";
defparam \vga_counter_i|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \vga_counter_i|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y68_N6
cyclonev_lcell_comb \vga_counter_i|Add0~33 (
// Equation(s):
// \vga_counter_i|Add0~33_sumout  = SUM(( \new_mem|ram_rtl_0|auto_generated|ram_block1a7~portadataout  ) + ( VCC ) + ( \vga_counter_i|Add0~38  ))
// \vga_counter_i|Add0~34  = CARRY(( \new_mem|ram_rtl_0|auto_generated|ram_block1a7~portadataout  ) + ( VCC ) + ( \vga_counter_i|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_counter_i|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_counter_i|Add0~33_sumout ),
	.cout(\vga_counter_i|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|Add0~33 .extended_lut = "off";
defparam \vga_counter_i|Add0~33 .lut_mask = 64'h00000000000000FF;
defparam \vga_counter_i|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y68_N9
cyclonev_lcell_comb \vga_counter_i|Add0~29 (
// Equation(s):
// \vga_counter_i|Add0~29_sumout  = SUM(( \new_mem|ram_rtl_0|auto_generated|ram_block1a8~portadataout  ) + ( VCC ) + ( \vga_counter_i|Add0~34  ))
// \vga_counter_i|Add0~30  = CARRY(( \new_mem|ram_rtl_0|auto_generated|ram_block1a8~portadataout  ) + ( VCC ) + ( \vga_counter_i|Add0~34  ))

	.dataa(!\new_mem|ram_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_counter_i|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_counter_i|Add0~29_sumout ),
	.cout(\vga_counter_i|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|Add0~29 .extended_lut = "off";
defparam \vga_counter_i|Add0~29 .lut_mask = 64'h0000000000005555;
defparam \vga_counter_i|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y68_N12
cyclonev_lcell_comb \vga_counter_i|Add0~25 (
// Equation(s):
// \vga_counter_i|Add0~25_sumout  = SUM(( \new_mem|ram_rtl_0|auto_generated|ram_block1a9~portadataout  ) + ( VCC ) + ( \vga_counter_i|Add0~30  ))
// \vga_counter_i|Add0~26  = CARRY(( \new_mem|ram_rtl_0|auto_generated|ram_block1a9~portadataout  ) + ( VCC ) + ( \vga_counter_i|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_counter_i|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_counter_i|Add0~25_sumout ),
	.cout(\vga_counter_i|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|Add0~25 .extended_lut = "off";
defparam \vga_counter_i|Add0~25 .lut_mask = 64'h00000000000000FF;
defparam \vga_counter_i|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y68_N15
cyclonev_lcell_comb \vga_counter_i|Add0~21 (
// Equation(s):
// \vga_counter_i|Add0~21_sumout  = SUM(( \new_mem|ram_rtl_0|auto_generated|ram_block1a10~portadataout  ) + ( VCC ) + ( \vga_counter_i|Add0~26  ))
// \vga_counter_i|Add0~22  = CARRY(( \new_mem|ram_rtl_0|auto_generated|ram_block1a10~portadataout  ) + ( VCC ) + ( \vga_counter_i|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_counter_i|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_counter_i|Add0~21_sumout ),
	.cout(\vga_counter_i|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|Add0~21 .extended_lut = "off";
defparam \vga_counter_i|Add0~21 .lut_mask = 64'h00000000000000FF;
defparam \vga_counter_i|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y68_N18
cyclonev_lcell_comb \vga_counter_i|Add0~17 (
// Equation(s):
// \vga_counter_i|Add0~17_sumout  = SUM(( \new_mem|ram_rtl_0|auto_generated|ram_block1a11~portadataout  ) + ( VCC ) + ( \vga_counter_i|Add0~22  ))
// \vga_counter_i|Add0~18  = CARRY(( \new_mem|ram_rtl_0|auto_generated|ram_block1a11~portadataout  ) + ( VCC ) + ( \vga_counter_i|Add0~22  ))

	.dataa(gnd),
	.datab(!\new_mem|ram_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_counter_i|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_counter_i|Add0~17_sumout ),
	.cout(\vga_counter_i|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|Add0~17 .extended_lut = "off";
defparam \vga_counter_i|Add0~17 .lut_mask = 64'h0000000000003333;
defparam \vga_counter_i|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y68_N21
cyclonev_lcell_comb \vga_counter_i|Add0~13 (
// Equation(s):
// \vga_counter_i|Add0~13_sumout  = SUM(( \new_mem|ram_rtl_0|auto_generated|ram_block1a12~portadataout  ) + ( VCC ) + ( \vga_counter_i|Add0~18  ))
// \vga_counter_i|Add0~14  = CARRY(( \new_mem|ram_rtl_0|auto_generated|ram_block1a12~portadataout  ) + ( VCC ) + ( \vga_counter_i|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_counter_i|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_counter_i|Add0~13_sumout ),
	.cout(\vga_counter_i|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|Add0~13 .extended_lut = "off";
defparam \vga_counter_i|Add0~13 .lut_mask = 64'h00000000000000FF;
defparam \vga_counter_i|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y68_N24
cyclonev_lcell_comb \vga_counter_i|Add0~9 (
// Equation(s):
// \vga_counter_i|Add0~9_sumout  = SUM(( \new_mem|ram_rtl_0|auto_generated|ram_block1a13~portadataout  ) + ( VCC ) + ( \vga_counter_i|Add0~14  ))
// \vga_counter_i|Add0~10  = CARRY(( \new_mem|ram_rtl_0|auto_generated|ram_block1a13~portadataout  ) + ( VCC ) + ( \vga_counter_i|Add0~14  ))

	.dataa(gnd),
	.datab(!\new_mem|ram_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_counter_i|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_counter_i|Add0~9_sumout ),
	.cout(\vga_counter_i|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|Add0~9 .extended_lut = "off";
defparam \vga_counter_i|Add0~9 .lut_mask = 64'h0000000000003333;
defparam \vga_counter_i|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y68_N27
cyclonev_lcell_comb \vga_counter_i|Add0~5 (
// Equation(s):
// \vga_counter_i|Add0~5_sumout  = SUM(( \new_mem|ram_rtl_0|auto_generated|ram_block1a14~portadataout  ) + ( VCC ) + ( \vga_counter_i|Add0~10  ))
// \vga_counter_i|Add0~6  = CARRY(( \new_mem|ram_rtl_0|auto_generated|ram_block1a14~portadataout  ) + ( VCC ) + ( \vga_counter_i|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\new_mem|ram_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_counter_i|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_counter_i|Add0~5_sumout ),
	.cout(\vga_counter_i|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|Add0~5 .extended_lut = "off";
defparam \vga_counter_i|Add0~5 .lut_mask = 64'h00000000000000FF;
defparam \vga_counter_i|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y68_N51
cyclonev_lcell_comb \vga_counter_i|p1x[14]~feeder (
// Equation(s):
// \vga_counter_i|p1x[14]~feeder_combout  = ( \vga_counter_i|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|p1x[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|p1x[14]~feeder .extended_lut = "off";
defparam \vga_counter_i|p1x[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_counter_i|p1x[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y68_N52
dffeas \vga_counter_i|p1x[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|p1x[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|p1x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p1x [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p1x[14] .is_wysiwyg = "true";
defparam \vga_counter_i|p1x[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y68_N41
dffeas \vga|bit_gen|sprite_p1|sprx_r[14] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p1x [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|sprx_r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|sprx_r[14] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|sprx_r[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y68_N44
dffeas \vga_counter_i|p1x[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_counter_i|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|p1x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p1x [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p1x[13] .is_wysiwyg = "true";
defparam \vga_counter_i|p1x[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y68_N38
dffeas \vga|bit_gen|sprite_p1|sprx_r[13] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p1x [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|sprx_r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|sprx_r[13] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|sprx_r[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y68_N47
dffeas \vga_counter_i|p1x[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_counter_i|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|p1x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p1x [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p1x[12] .is_wysiwyg = "true";
defparam \vga_counter_i|p1x[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y68_N35
dffeas \vga|bit_gen|sprite_p1|sprx_r[12] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p1x [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|sprx_r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|sprx_r[12] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|sprx_r[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y68_N42
cyclonev_lcell_comb \vga_counter_i|p1x[11]~feeder (
// Equation(s):
// \vga_counter_i|p1x[11]~feeder_combout  = ( \vga_counter_i|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|p1x[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|p1x[11]~feeder .extended_lut = "off";
defparam \vga_counter_i|p1x[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_counter_i|p1x[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y68_N43
dffeas \vga_counter_i|p1x[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|p1x[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|p1x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p1x [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p1x[11] .is_wysiwyg = "true";
defparam \vga_counter_i|p1x[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y68_N32
dffeas \vga|bit_gen|sprite_p1|sprx_r[11] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p1x [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|sprx_r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|sprx_r[11] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|sprx_r[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y68_N45
cyclonev_lcell_comb \vga_counter_i|p1x[10]~feeder (
// Equation(s):
// \vga_counter_i|p1x[10]~feeder_combout  = ( \vga_counter_i|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|p1x[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|p1x[10]~feeder .extended_lut = "off";
defparam \vga_counter_i|p1x[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_counter_i|p1x[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y68_N46
dffeas \vga_counter_i|p1x[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|p1x[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|p1x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p1x [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p1x[10] .is_wysiwyg = "true";
defparam \vga_counter_i|p1x[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y68_N29
dffeas \vga|bit_gen|sprite_p1|sprx_r[10] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p1x [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|sprx_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|sprx_r[10] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|sprx_r[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y68_N49
dffeas \vga_counter_i|p1x[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_counter_i|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|p1x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p1x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p1x[9] .is_wysiwyg = "true";
defparam \vga_counter_i|p1x[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y68_N26
dffeas \vga|bit_gen|sprite_p1|sprx_r[9] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p1x [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|sprx_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|sprx_r[9] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|sprx_r[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y68_N53
dffeas \vga_counter_i|p1x[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_counter_i|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|p1x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p1x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p1x[8] .is_wysiwyg = "true";
defparam \vga_counter_i|p1x[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y68_N23
dffeas \vga|bit_gen|sprite_p1|sprx_r[8] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p1x [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|sprx_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|sprx_r[8] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|sprx_r[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y68_N55
dffeas \vga_counter_i|p1x[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_counter_i|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|p1x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p1x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p1x[7] .is_wysiwyg = "true";
defparam \vga_counter_i|p1x[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y68_N17
dffeas \vga|bit_gen|sprite_p1|sprx_r[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p1x [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|sprx_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|sprx_r[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|sprx_r[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N57
cyclonev_lcell_comb \vga_counter_i|p1x[6]~feeder (
// Equation(s):
// \vga_counter_i|p1x[6]~feeder_combout  = ( \vga_counter_i|Add0~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|p1x[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|p1x[6]~feeder .extended_lut = "off";
defparam \vga_counter_i|p1x[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_counter_i|p1x[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y68_N58
dffeas \vga_counter_i|p1x[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|p1x[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|p1x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p1x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p1x[6] .is_wysiwyg = "true";
defparam \vga_counter_i|p1x[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y68_N59
dffeas \vga|bit_gen|sprite_p1|sprx_r[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p1x [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|sprx_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|sprx_r[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|sprx_r[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y65_N39
cyclonev_lcell_comb \vga_counter_i|p1x[5]~feeder (
// Equation(s):
// \vga_counter_i|p1x[5]~feeder_combout  = ( \vga_counter_i|Add0~41_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|p1x[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|p1x[5]~feeder .extended_lut = "off";
defparam \vga_counter_i|p1x[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_counter_i|p1x[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y65_N41
dffeas \vga_counter_i|p1x[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|p1x[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|p1x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p1x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p1x[5] .is_wysiwyg = "true";
defparam \vga_counter_i|p1x[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N51
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|sprx_r[5]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_p1|sprx_r[5]~feeder_combout  = ( \vga_counter_i|p1x [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|p1x [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|sprx_r[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|sprx_r[5]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|sprx_r[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_p1|sprx_r[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y68_N53
dffeas \vga|bit_gen|sprite_p1|sprx_r[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p1|sprx_r[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|sprx_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|sprx_r[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|sprx_r[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y68_N58
dffeas \vga_counter_i|p1x[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|p1x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p1x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p1x[4] .is_wysiwyg = "true";
defparam \vga_counter_i|p1x[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y68_N50
dffeas \vga|bit_gen|sprite_p1|sprx_r[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p1x [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|sprx_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|sprx_r[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|sprx_r[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add4~62 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add4~62_cout  = CARRY(( \vga|bit_gen|sprite_p1|sprx_r [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_p1|sprx_r [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|bit_gen|sprite_p1|Add4~62_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add4~62 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add4~62 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|sprite_p1|Add4~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add4~57 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add4~57_sumout  = SUM(( \vga|bit_gen|sprite_p1|sprx_r [2] ) + ( VCC ) + ( \vga|bit_gen|sprite_p1|Add4~62_cout  ))
// \vga|bit_gen|sprite_p1|Add4~58  = CARRY(( \vga|bit_gen|sprite_p1|sprx_r [2] ) + ( VCC ) + ( \vga|bit_gen|sprite_p1|Add4~62_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p1|sprx_r [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|Add4~62_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|Add4~57_sumout ),
	.cout(\vga|bit_gen|sprite_p1|Add4~58 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add4~57 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add4~57 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_p1|Add4~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add4~53 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add4~53_sumout  = SUM(( \vga|bit_gen|sprite_p1|sprx_r [3] ) + ( VCC ) + ( \vga|bit_gen|sprite_p1|Add4~58  ))
// \vga|bit_gen|sprite_p1|Add4~54  = CARRY(( \vga|bit_gen|sprite_p1|sprx_r [3] ) + ( VCC ) + ( \vga|bit_gen|sprite_p1|Add4~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_p1|sprx_r [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|Add4~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|Add4~53_sumout ),
	.cout(\vga|bit_gen|sprite_p1|Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add4~53 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add4~53 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|sprite_p1|Add4~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N9
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add4~49 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add4~49_sumout  = SUM(( \vga|bit_gen|sprite_p1|sprx_r [4] ) + ( VCC ) + ( \vga|bit_gen|sprite_p1|Add4~54  ))
// \vga|bit_gen|sprite_p1|Add4~50  = CARRY(( \vga|bit_gen|sprite_p1|sprx_r [4] ) + ( VCC ) + ( \vga|bit_gen|sprite_p1|Add4~54  ))

	.dataa(!\vga|bit_gen|sprite_p1|sprx_r [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|Add4~49_sumout ),
	.cout(\vga|bit_gen|sprite_p1|Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add4~49 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add4~49 .lut_mask = 64'h0000000000005555;
defparam \vga|bit_gen|sprite_p1|Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add4~45 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add4~45_sumout  = SUM(( \vga|bit_gen|sprite_p1|sprx_r [5] ) + ( VCC ) + ( \vga|bit_gen|sprite_p1|Add4~50  ))
// \vga|bit_gen|sprite_p1|Add4~46  = CARRY(( \vga|bit_gen|sprite_p1|sprx_r [5] ) + ( VCC ) + ( \vga|bit_gen|sprite_p1|Add4~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p1|sprx_r [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|Add4~45_sumout ),
	.cout(\vga|bit_gen|sprite_p1|Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add4~45 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add4~45 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_p1|Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add4~41 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add4~41_sumout  = SUM(( \vga|bit_gen|sprite_p1|sprx_r [6] ) + ( VCC ) + ( \vga|bit_gen|sprite_p1|Add4~46  ))
// \vga|bit_gen|sprite_p1|Add4~42  = CARRY(( \vga|bit_gen|sprite_p1|sprx_r [6] ) + ( VCC ) + ( \vga|bit_gen|sprite_p1|Add4~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p1|sprx_r [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|Add4~41_sumout ),
	.cout(\vga|bit_gen|sprite_p1|Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add4~41 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add4~41 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_p1|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add4~37 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add4~37_sumout  = SUM(( \vga|bit_gen|sprite_p1|sprx_r [7] ) + ( VCC ) + ( \vga|bit_gen|sprite_p1|Add4~42  ))
// \vga|bit_gen|sprite_p1|Add4~38  = CARRY(( \vga|bit_gen|sprite_p1|sprx_r [7] ) + ( VCC ) + ( \vga|bit_gen|sprite_p1|Add4~42  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_p1|sprx_r [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|Add4~37_sumout ),
	.cout(\vga|bit_gen|sprite_p1|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add4~37 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add4~37 .lut_mask = 64'h0000000000003333;
defparam \vga|bit_gen|sprite_p1|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N21
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add4~33 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add4~33_sumout  = SUM(( \vga|bit_gen|sprite_p1|sprx_r [8] ) + ( VCC ) + ( \vga|bit_gen|sprite_p1|Add4~38  ))
// \vga|bit_gen|sprite_p1|Add4~34  = CARRY(( \vga|bit_gen|sprite_p1|sprx_r [8] ) + ( VCC ) + ( \vga|bit_gen|sprite_p1|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_p1|sprx_r [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|Add4~33_sumout ),
	.cout(\vga|bit_gen|sprite_p1|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add4~33 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add4~33 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|sprite_p1|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add4~29 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add4~29_sumout  = SUM(( \vga|bit_gen|sprite_p1|sprx_r [9] ) + ( VCC ) + ( \vga|bit_gen|sprite_p1|Add4~34  ))
// \vga|bit_gen|sprite_p1|Add4~30  = CARRY(( \vga|bit_gen|sprite_p1|sprx_r [9] ) + ( VCC ) + ( \vga|bit_gen|sprite_p1|Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p1|sprx_r [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|Add4~29_sumout ),
	.cout(\vga|bit_gen|sprite_p1|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add4~29 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add4~29 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_p1|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N27
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add4~25 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add4~25_sumout  = SUM(( \vga|bit_gen|sprite_p1|sprx_r [10] ) + ( VCC ) + ( \vga|bit_gen|sprite_p1|Add4~30  ))
// \vga|bit_gen|sprite_p1|Add4~26  = CARRY(( \vga|bit_gen|sprite_p1|sprx_r [10] ) + ( VCC ) + ( \vga|bit_gen|sprite_p1|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_p1|sprx_r [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|Add4~25_sumout ),
	.cout(\vga|bit_gen|sprite_p1|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add4~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add4~25 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|sprite_p1|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add4~21 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add4~21_sumout  = SUM(( \vga|bit_gen|sprite_p1|sprx_r [11] ) + ( VCC ) + ( \vga|bit_gen|sprite_p1|Add4~26  ))
// \vga|bit_gen|sprite_p1|Add4~22  = CARRY(( \vga|bit_gen|sprite_p1|sprx_r [11] ) + ( VCC ) + ( \vga|bit_gen|sprite_p1|Add4~26  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_p1|sprx_r [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|Add4~21_sumout ),
	.cout(\vga|bit_gen|sprite_p1|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add4~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add4~21 .lut_mask = 64'h0000000000003333;
defparam \vga|bit_gen|sprite_p1|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add4~17 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add4~17_sumout  = SUM(( \vga|bit_gen|sprite_p1|sprx_r [12] ) + ( VCC ) + ( \vga|bit_gen|sprite_p1|Add4~22  ))
// \vga|bit_gen|sprite_p1|Add4~18  = CARRY(( \vga|bit_gen|sprite_p1|sprx_r [12] ) + ( VCC ) + ( \vga|bit_gen|sprite_p1|Add4~22  ))

	.dataa(!\vga|bit_gen|sprite_p1|sprx_r [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|Add4~17_sumout ),
	.cout(\vga|bit_gen|sprite_p1|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add4~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add4~17 .lut_mask = 64'h0000000000005555;
defparam \vga|bit_gen|sprite_p1|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add4~13 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add4~13_sumout  = SUM(( \vga|bit_gen|sprite_p1|sprx_r [13] ) + ( VCC ) + ( \vga|bit_gen|sprite_p1|Add4~18  ))
// \vga|bit_gen|sprite_p1|Add4~14  = CARRY(( \vga|bit_gen|sprite_p1|sprx_r [13] ) + ( VCC ) + ( \vga|bit_gen|sprite_p1|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p1|sprx_r [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|Add4~13_sumout ),
	.cout(\vga|bit_gen|sprite_p1|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add4~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add4~13 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_p1|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add4~9 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add4~9_sumout  = SUM(( \vga|bit_gen|sprite_p1|sprx_r [14] ) + ( VCC ) + ( \vga|bit_gen|sprite_p1|Add4~14  ))
// \vga|bit_gen|sprite_p1|Add4~10  = CARRY(( \vga|bit_gen|sprite_p1|sprx_r [14] ) + ( VCC ) + ( \vga|bit_gen|sprite_p1|Add4~14  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_p1|sprx_r [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|Add4~9_sumout ),
	.cout(\vga|bit_gen|sprite_p1|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add4~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add4~9 .lut_mask = 64'h0000000000003333;
defparam \vga|bit_gen|sprite_p1|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y68_N30
cyclonev_lcell_comb \vga_counter_i|Add0~1 (
// Equation(s):
// \vga_counter_i|Add0~1_sumout  = SUM(( \new_mem|ram_rtl_0|auto_generated|ram_block1a15~portadataout  ) + ( VCC ) + ( \vga_counter_i|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\new_mem|ram_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_counter_i|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_counter_i|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|Add0~1 .extended_lut = "off";
defparam \vga_counter_i|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \vga_counter_i|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y68_N48
cyclonev_lcell_comb \vga_counter_i|p1x[15]~feeder (
// Equation(s):
// \vga_counter_i|p1x[15]~feeder_combout  = ( \vga_counter_i|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|p1x[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|p1x[15]~feeder .extended_lut = "off";
defparam \vga_counter_i|p1x[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_counter_i|p1x[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y68_N50
dffeas \vga_counter_i|p1x[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|p1x[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|p1x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p1x [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p1x[15] .is_wysiwyg = "true";
defparam \vga_counter_i|p1x[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y68_N44
dffeas \vga|bit_gen|sprite_p1|sprx_r[15] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p1x [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|sprx_r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|sprx_r[15] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|sprx_r[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add4~5 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add4~5_sumout  = SUM(( \vga|bit_gen|sprite_p1|sprx_r [15] ) + ( VCC ) + ( \vga|bit_gen|sprite_p1|Add4~10  ))
// \vga|bit_gen|sprite_p1|Add4~6  = CARRY(( \vga|bit_gen|sprite_p1|sprx_r [15] ) + ( VCC ) + ( \vga|bit_gen|sprite_p1|Add4~10  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_p1|sprx_r [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|Add4~5_sumout ),
	.cout(\vga|bit_gen|sprite_p1|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add4~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add4~5 .lut_mask = 64'h0000000000003333;
defparam \vga|bit_gen|sprite_p1|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y68_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add4~1 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add4~1_sumout  = SUM(( \vga|bit_gen|sprite_p1|sprx_r [15] ) + ( VCC ) + ( \vga|bit_gen|sprite_p1|Add4~6  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_p1|sprx_r [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add4~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add4~1 .lut_mask = 64'h0000000000003333;
defparam \vga|bit_gen|sprite_p1|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|LessThan2~0 (
// Equation(s):
// \vga|bit_gen|sprite_p1|LessThan2~0_combout  = ( !\vga|bit_gen|control|h_count [11] & ( \vga|bit_gen|sprite_p1|Add4~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|bit_gen|control|h_count [11]),
	.dataf(!\vga|bit_gen|sprite_p1|Add4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|LessThan2~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|LessThan2~0 .lut_mask = 64'h00000000FFFF0000;
defparam \vga|bit_gen|sprite_p1|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N27
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|LessThan2~1 (
// Equation(s):
// \vga|bit_gen|sprite_p1|LessThan2~1_combout  = ( \vga|bit_gen|sprite_p1|Add4~21_sumout  & ( !\vga|bit_gen|control|h_count [11] ) ) # ( !\vga|bit_gen|sprite_p1|Add4~21_sumout  & ( \vga|bit_gen|control|h_count [11] ) )

	.dataa(!\vga|bit_gen|control|h_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p1|Add4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|LessThan2~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|LessThan2~1 .lut_mask = 64'h55555555AAAAAAAA;
defparam \vga|bit_gen|sprite_p1|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|LessThan2~2 (
// Equation(s):
// \vga|bit_gen|sprite_p1|LessThan2~2_combout  = ( \vga|bit_gen|sprite_p1|Add4~41_sumout  & ( !\vga|bit_gen|control|h_count [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p1|Add4~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|LessThan2~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|LessThan2~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \vga|bit_gen|sprite_p1|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y68_N57
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|LessThan2~3 (
// Equation(s):
// \vga|bit_gen|sprite_p1|LessThan2~3_combout  = ( \vga|bit_gen|sprite_p1|Add4~41_sumout  & ( !\vga|bit_gen|control|h_count [6] ) ) # ( !\vga|bit_gen|sprite_p1|Add4~41_sumout  & ( \vga|bit_gen|control|h_count [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p1|Add4~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|LessThan2~3 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|LessThan2~3 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \vga|bit_gen|sprite_p1|LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y68_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|LessThan2~4 (
// Equation(s):
// \vga|bit_gen|sprite_p1|LessThan2~4_combout  = ( \vga|bit_gen|sprite_p1|sprx_r [1] & ( (\vga|bit_gen|sprite_p1|sprx_r [0] & (!\vga|bit_gen|control|h_count [1] & !\vga|bit_gen|control|h_count [0])) ) ) # ( !\vga|bit_gen|sprite_p1|sprx_r [1] & ( 
// (!\vga|bit_gen|control|h_count [1]) # ((\vga|bit_gen|sprite_p1|sprx_r [0] & !\vga|bit_gen|control|h_count [0])) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_p1|sprx_r [0]),
	.datac(!\vga|bit_gen|control|h_count [1]),
	.datad(!\vga|bit_gen|control|h_count [0]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p1|sprx_r [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|LessThan2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|LessThan2~4 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|LessThan2~4 .lut_mask = 64'hF3F0F3F030003000;
defparam \vga|bit_gen|sprite_p1|LessThan2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y68_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|LessThan2~5 (
// Equation(s):
// \vga|bit_gen|sprite_p1|LessThan2~5_combout  = ( \vga|bit_gen|sprite_p1|Add4~53_sumout  & ( \vga|bit_gen|sprite_p1|Add4~57_sumout  & ( (!\vga|bit_gen|control|h_count [2]) # ((!\vga|bit_gen|control|h_count [3]) # (\vga|bit_gen|sprite_p1|LessThan2~4_combout 
// )) ) ) ) # ( !\vga|bit_gen|sprite_p1|Add4~53_sumout  & ( \vga|bit_gen|sprite_p1|Add4~57_sumout  & ( (!\vga|bit_gen|control|h_count [3] & ((!\vga|bit_gen|control|h_count [2]) # (\vga|bit_gen|sprite_p1|LessThan2~4_combout ))) ) ) ) # ( 
// \vga|bit_gen|sprite_p1|Add4~53_sumout  & ( !\vga|bit_gen|sprite_p1|Add4~57_sumout  & ( (!\vga|bit_gen|control|h_count [3]) # ((!\vga|bit_gen|control|h_count [2] & \vga|bit_gen|sprite_p1|LessThan2~4_combout )) ) ) ) # ( 
// !\vga|bit_gen|sprite_p1|Add4~53_sumout  & ( !\vga|bit_gen|sprite_p1|Add4~57_sumout  & ( (!\vga|bit_gen|control|h_count [2] & (\vga|bit_gen|sprite_p1|LessThan2~4_combout  & !\vga|bit_gen|control|h_count [3])) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [2]),
	.datab(!\vga|bit_gen|sprite_p1|LessThan2~4_combout ),
	.datac(!\vga|bit_gen|control|h_count [3]),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_p1|Add4~53_sumout ),
	.dataf(!\vga|bit_gen|sprite_p1|Add4~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|LessThan2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|LessThan2~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|LessThan2~5 .lut_mask = 64'h2020F2F2B0B0FBFB;
defparam \vga|bit_gen|sprite_p1|LessThan2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y68_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|LessThan2~6 (
// Equation(s):
// \vga|bit_gen|sprite_p1|LessThan2~6_combout  = ( !\vga|bit_gen|sprite_p1|LessThan2~3_combout  & ( \vga|bit_gen|sprite_p1|LessThan2~5_combout  & ( (!\vga|bit_gen|control|h_count [5] & ((!\vga|bit_gen|control|h_count [4]) # 
// ((\vga|bit_gen|sprite_p1|Add4~49_sumout ) # (\vga|bit_gen|sprite_p1|Add4~45_sumout )))) # (\vga|bit_gen|control|h_count [5] & (\vga|bit_gen|sprite_p1|Add4~45_sumout  & ((!\vga|bit_gen|control|h_count [4]) # (\vga|bit_gen|sprite_p1|Add4~49_sumout )))) ) ) 
// ) # ( !\vga|bit_gen|sprite_p1|LessThan2~3_combout  & ( !\vga|bit_gen|sprite_p1|LessThan2~5_combout  & ( (!\vga|bit_gen|control|h_count [5] & (((!\vga|bit_gen|control|h_count [4] & \vga|bit_gen|sprite_p1|Add4~49_sumout )) # 
// (\vga|bit_gen|sprite_p1|Add4~45_sumout ))) # (\vga|bit_gen|control|h_count [5] & (!\vga|bit_gen|control|h_count [4] & (\vga|bit_gen|sprite_p1|Add4~45_sumout  & \vga|bit_gen|sprite_p1|Add4~49_sumout ))) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [4]),
	.datab(!\vga|bit_gen|control|h_count [5]),
	.datac(!\vga|bit_gen|sprite_p1|Add4~45_sumout ),
	.datad(!\vga|bit_gen|sprite_p1|Add4~49_sumout ),
	.datae(!\vga|bit_gen|sprite_p1|LessThan2~3_combout ),
	.dataf(!\vga|bit_gen|sprite_p1|LessThan2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|LessThan2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|LessThan2~6 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|LessThan2~6 .lut_mask = 64'h0C8E00008ECF0000;
defparam \vga|bit_gen|sprite_p1|LessThan2~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|LessThan2~7 (
// Equation(s):
// \vga|bit_gen|sprite_p1|LessThan2~7_combout  = ( \vga|bit_gen|sprite_p1|Add4~37_sumout  & ( \vga|bit_gen|sprite_p1|LessThan2~6_combout  & ( (!\vga|bit_gen|sprite_p1|Add4~33_sumout  & \vga|bit_gen|control|h_count [8]) ) ) ) # ( 
// !\vga|bit_gen|sprite_p1|Add4~37_sumout  & ( \vga|bit_gen|sprite_p1|LessThan2~6_combout  & ( (!\vga|bit_gen|control|h_count [7] & (!\vga|bit_gen|sprite_p1|Add4~33_sumout  & \vga|bit_gen|control|h_count [8])) # (\vga|bit_gen|control|h_count [7] & 
// ((!\vga|bit_gen|sprite_p1|Add4~33_sumout ) # (\vga|bit_gen|control|h_count [8]))) ) ) ) # ( \vga|bit_gen|sprite_p1|Add4~37_sumout  & ( !\vga|bit_gen|sprite_p1|LessThan2~6_combout  & ( (!\vga|bit_gen|sprite_p1|Add4~33_sumout  & 
// (((\vga|bit_gen|control|h_count [7] & !\vga|bit_gen|sprite_p1|LessThan2~2_combout )) # (\vga|bit_gen|control|h_count [8]))) # (\vga|bit_gen|sprite_p1|Add4~33_sumout  & (\vga|bit_gen|control|h_count [7] & (\vga|bit_gen|control|h_count [8] & 
// !\vga|bit_gen|sprite_p1|LessThan2~2_combout ))) ) ) ) # ( !\vga|bit_gen|sprite_p1|Add4~37_sumout  & ( !\vga|bit_gen|sprite_p1|LessThan2~6_combout  & ( (!\vga|bit_gen|sprite_p1|Add4~33_sumout  & (((!\vga|bit_gen|sprite_p1|LessThan2~2_combout ) # 
// (\vga|bit_gen|control|h_count [8])) # (\vga|bit_gen|control|h_count [7]))) # (\vga|bit_gen|sprite_p1|Add4~33_sumout  & (\vga|bit_gen|control|h_count [8] & ((!\vga|bit_gen|sprite_p1|LessThan2~2_combout ) # (\vga|bit_gen|control|h_count [7])))) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [7]),
	.datab(!\vga|bit_gen|sprite_p1|Add4~33_sumout ),
	.datac(!\vga|bit_gen|control|h_count [8]),
	.datad(!\vga|bit_gen|sprite_p1|LessThan2~2_combout ),
	.datae(!\vga|bit_gen|sprite_p1|Add4~37_sumout ),
	.dataf(!\vga|bit_gen|sprite_p1|LessThan2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|LessThan2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|LessThan2~7 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|LessThan2~7 .lut_mask = 64'hCF4D4D0C4D4D0C0C;
defparam \vga|bit_gen|sprite_p1|LessThan2~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|LessThan2~8 (
// Equation(s):
// \vga|bit_gen|sprite_p1|LessThan2~8_combout  = ( !\vga|bit_gen|sprite_p1|LessThan2~1_combout  & ( \vga|bit_gen|sprite_p1|LessThan2~7_combout  & ( (!\vga|bit_gen|sprite_p1|Add4~25_sumout  & (!\vga|bit_gen|control|h_count [10] & 
// (!\vga|bit_gen|control|h_count [9] & \vga|bit_gen|sprite_p1|Add4~29_sumout ))) # (\vga|bit_gen|sprite_p1|Add4~25_sumout  & ((!\vga|bit_gen|control|h_count [10]) # ((!\vga|bit_gen|control|h_count [9] & \vga|bit_gen|sprite_p1|Add4~29_sumout )))) ) ) ) # ( 
// !\vga|bit_gen|sprite_p1|LessThan2~1_combout  & ( !\vga|bit_gen|sprite_p1|LessThan2~7_combout  & ( (!\vga|bit_gen|sprite_p1|Add4~25_sumout  & (!\vga|bit_gen|control|h_count [10] & ((!\vga|bit_gen|control|h_count [9]) # 
// (\vga|bit_gen|sprite_p1|Add4~29_sumout )))) # (\vga|bit_gen|sprite_p1|Add4~25_sumout  & ((!\vga|bit_gen|control|h_count [10]) # ((!\vga|bit_gen|control|h_count [9]) # (\vga|bit_gen|sprite_p1|Add4~29_sumout )))) ) ) )

	.dataa(!\vga|bit_gen|sprite_p1|Add4~25_sumout ),
	.datab(!\vga|bit_gen|control|h_count [10]),
	.datac(!\vga|bit_gen|control|h_count [9]),
	.datad(!\vga|bit_gen|sprite_p1|Add4~29_sumout ),
	.datae(!\vga|bit_gen|sprite_p1|LessThan2~1_combout ),
	.dataf(!\vga|bit_gen|sprite_p1|LessThan2~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|LessThan2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|LessThan2~8 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|LessThan2~8 .lut_mask = 64'hD4DD000044D40000;
defparam \vga|bit_gen|sprite_p1|LessThan2~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|LessThan2~9 (
// Equation(s):
// \vga|bit_gen|sprite_p1|LessThan2~9_combout  = ( \vga|bit_gen|sprite_p1|LessThan2~8_combout  & ( \vga|bit_gen|control|h_count [13] & ( (!\vga|bit_gen|sprite_p1|Add4~13_sumout ) # ((!\vga|bit_gen|sprite_p1|Add4~17_sumout  & \vga|bit_gen|control|h_count 
// [12])) ) ) ) # ( !\vga|bit_gen|sprite_p1|LessThan2~8_combout  & ( \vga|bit_gen|control|h_count [13] & ( (!\vga|bit_gen|sprite_p1|Add4~13_sumout ) # ((!\vga|bit_gen|sprite_p1|Add4~17_sumout  & ((!\vga|bit_gen|sprite_p1|LessThan2~0_combout ) # 
// (\vga|bit_gen|control|h_count [12]))) # (\vga|bit_gen|sprite_p1|Add4~17_sumout  & (!\vga|bit_gen|sprite_p1|LessThan2~0_combout  & \vga|bit_gen|control|h_count [12]))) ) ) ) # ( \vga|bit_gen|sprite_p1|LessThan2~8_combout  & ( !\vga|bit_gen|control|h_count 
// [13] & ( (!\vga|bit_gen|sprite_p1|Add4~17_sumout  & (!\vga|bit_gen|sprite_p1|Add4~13_sumout  & \vga|bit_gen|control|h_count [12])) ) ) ) # ( !\vga|bit_gen|sprite_p1|LessThan2~8_combout  & ( !\vga|bit_gen|control|h_count [13] & ( 
// (!\vga|bit_gen|sprite_p1|Add4~13_sumout  & ((!\vga|bit_gen|sprite_p1|Add4~17_sumout  & ((!\vga|bit_gen|sprite_p1|LessThan2~0_combout ) # (\vga|bit_gen|control|h_count [12]))) # (\vga|bit_gen|sprite_p1|Add4~17_sumout  & 
// (!\vga|bit_gen|sprite_p1|LessThan2~0_combout  & \vga|bit_gen|control|h_count [12])))) ) ) )

	.dataa(!\vga|bit_gen|sprite_p1|Add4~17_sumout ),
	.datab(!\vga|bit_gen|sprite_p1|LessThan2~0_combout ),
	.datac(!\vga|bit_gen|sprite_p1|Add4~13_sumout ),
	.datad(!\vga|bit_gen|control|h_count [12]),
	.datae(!\vga|bit_gen|sprite_p1|LessThan2~8_combout ),
	.dataf(!\vga|bit_gen|control|h_count [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|LessThan2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|LessThan2~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|LessThan2~9 .lut_mask = 64'h80E000A0F8FEF0FA;
defparam \vga|bit_gen|sprite_p1|LessThan2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|LessThan2~10 (
// Equation(s):
// \vga|bit_gen|sprite_p1|LessThan2~10_combout  = ( \vga|bit_gen|sprite_p1|Add4~5_sumout  & ( \vga|bit_gen|sprite_p1|LessThan2~9_combout  & ( (!\vga|bit_gen|sprite_p1|Add4~1_sumout ) # ((\vga|bit_gen|sprite_p1|Add4~9_sumout  & (!\vga|bit_gen|control|h_count 
// [14] & \vga|bit_gen|control|h_count [15]))) ) ) ) # ( !\vga|bit_gen|sprite_p1|Add4~5_sumout  & ( \vga|bit_gen|sprite_p1|LessThan2~9_combout  & ( (!\vga|bit_gen|sprite_p1|Add4~1_sumout  & (((\vga|bit_gen|sprite_p1|Add4~9_sumout  & 
// !\vga|bit_gen|control|h_count [14])) # (\vga|bit_gen|control|h_count [15]))) ) ) ) # ( \vga|bit_gen|sprite_p1|Add4~5_sumout  & ( !\vga|bit_gen|sprite_p1|LessThan2~9_combout  & ( (!\vga|bit_gen|sprite_p1|Add4~1_sumout ) # ((\vga|bit_gen|control|h_count 
// [15] & ((!\vga|bit_gen|control|h_count [14]) # (\vga|bit_gen|sprite_p1|Add4~9_sumout )))) ) ) ) # ( !\vga|bit_gen|sprite_p1|Add4~5_sumout  & ( !\vga|bit_gen|sprite_p1|LessThan2~9_combout  & ( (!\vga|bit_gen|sprite_p1|Add4~1_sumout  & 
// (((!\vga|bit_gen|control|h_count [14]) # (\vga|bit_gen|control|h_count [15])) # (\vga|bit_gen|sprite_p1|Add4~9_sumout ))) ) ) )

	.dataa(!\vga|bit_gen|sprite_p1|Add4~9_sumout ),
	.datab(!\vga|bit_gen|control|h_count [14]),
	.datac(!\vga|bit_gen|control|h_count [15]),
	.datad(!\vga|bit_gen|sprite_p1|Add4~1_sumout ),
	.datae(!\vga|bit_gen|sprite_p1|Add4~5_sumout ),
	.dataf(!\vga|bit_gen|sprite_p1|LessThan2~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|LessThan2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|LessThan2~10 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|LessThan2~10 .lut_mask = 64'hDF00FF0D4F00FF04;
defparam \vga|bit_gen|sprite_p1|LessThan2~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N9
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|state~23 (
// Equation(s):
// \vga|bit_gen|sprite_p1|state~23_combout  = ( \vga|bit_gen|sprite_p1|LessThan2~10_combout  & ( (\reset~input_o  & (\vga|bit_gen|control|h_bright~q  & ((\vga|bit_gen|sprite_p1|state~22_combout ) # (\vga|bit_gen|sprite_p1|state.WAIT_POS~q )))) ) ) # ( 
// !\vga|bit_gen|sprite_p1|LessThan2~10_combout  & ( (\reset~input_o  & (\vga|bit_gen|sprite_p1|state~22_combout  & \vga|bit_gen|control|h_bright~q )) ) )

	.dataa(!\reset~input_o ),
	.datab(!\vga|bit_gen|sprite_p1|state.WAIT_POS~q ),
	.datac(!\vga|bit_gen|sprite_p1|state~22_combout ),
	.datad(!\vga|bit_gen|control|h_bright~q ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p1|LessThan2~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|state~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|state~23 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|state~23 .lut_mask = 64'h0005000500150015;
defparam \vga|bit_gen|sprite_p1|state~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y68_N56
dffeas \vga|bit_gen|sprite_p1|state.WAIT_POS (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_p1|state~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|state.WAIT_POS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|state.WAIT_POS .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|state.WAIT_POS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|bmap_x~3 (
// Equation(s):
// \vga|bit_gen|sprite_p1|bmap_x~3_combout  = ( \vga|bit_gen|sprite_p1|state.SPR_LINE~q  & ( (!\vga|bit_gen|sprite_p1|bmap_x [0] & \reset~input_o ) ) )

	.dataa(!\vga|bit_gen|sprite_p1|bmap_x [0]),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_p1|state.SPR_LINE~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|bmap_x~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|bmap_x~3 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|bmap_x~3 .lut_mask = 64'h00000A0A00000A0A;
defparam \vga|bit_gen|sprite_p1|bmap_x~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N9
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|cnt_x~2 (
// Equation(s):
// \vga|bit_gen|sprite_p1|cnt_x~2_combout  = ( !\vga|bit_gen|sprite_p1|cnt_x [0] & ( (\vga|bit_gen|sprite_p1|state.SPR_LINE~q  & \reset~input_o ) ) )

	.dataa(!\vga|bit_gen|sprite_p1|state.SPR_LINE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p1|cnt_x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|cnt_x~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|cnt_x~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|cnt_x~2 .lut_mask = 64'h0055005500000000;
defparam \vga|bit_gen|sprite_p1|cnt_x~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|cnt_x[2]~1 (
// Equation(s):
// \vga|bit_gen|sprite_p1|cnt_x[2]~1_combout  = ( \vga|bit_gen|sprite_p1|LessThan2~10_combout  & ( (!\reset~input_o ) # ((\vga|bit_gen|control|h_bright~q  & (\vga|bit_gen|sprite_p1|state.SPR_LINE~q  & !\vga|bit_gen|sprite_p1|state.WAIT_POS~q ))) ) ) # ( 
// !\vga|bit_gen|sprite_p1|LessThan2~10_combout  & ( (!\reset~input_o ) # ((\vga|bit_gen|control|h_bright~q  & ((\vga|bit_gen|sprite_p1|state.WAIT_POS~q ) # (\vga|bit_gen|sprite_p1|state.SPR_LINE~q )))) ) )

	.dataa(!\vga|bit_gen|control|h_bright~q ),
	.datab(!\vga|bit_gen|sprite_p1|state.SPR_LINE~q ),
	.datac(!\reset~input_o ),
	.datad(!\vga|bit_gen|sprite_p1|state.WAIT_POS~q ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p1|LessThan2~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|cnt_x[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|cnt_x[2]~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|cnt_x[2]~1 .lut_mask = 64'hF1F5F1F5F1F0F1F0;
defparam \vga|bit_gen|sprite_p1|cnt_x[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y68_N17
dffeas \vga|bit_gen|sprite_p1|cnt_x[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_p1|cnt_x~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_p1|cnt_x[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|cnt_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|cnt_x[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|cnt_x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|cnt_x~0 (
// Equation(s):
// \vga|bit_gen|sprite_p1|cnt_x~0_combout  = ( \vga|bit_gen|sprite_p1|state.SPR_LINE~q  & ( \reset~input_o  & ( !\vga|bit_gen|sprite_p1|cnt_x [0] $ (!\vga|bit_gen|sprite_p1|cnt_x [1]) ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_p1|cnt_x [0]),
	.datac(!\vga|bit_gen|sprite_p1|cnt_x [1]),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_p1|state.SPR_LINE~q ),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|cnt_x~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|cnt_x~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|cnt_x~0 .lut_mask = 64'h0000000000003C3C;
defparam \vga|bit_gen|sprite_p1|cnt_x~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y68_N8
dffeas \vga|bit_gen|sprite_p1|cnt_x[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_p1|cnt_x~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_p1|cnt_x[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|cnt_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|cnt_x[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|cnt_x[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N57
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|bmap_x[0]~0 (
// Equation(s):
// \vga|bit_gen|sprite_p1|bmap_x[0]~0_combout  = ( \vga|bit_gen|sprite_p1|cnt_x [0] & ( (\vga|bit_gen|sprite_p1|state.SPR_LINE~q  & \vga|bit_gen|sprite_p1|cnt_x [1]) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_p1|state.SPR_LINE~q ),
	.datac(!\vga|bit_gen|sprite_p1|cnt_x [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p1|cnt_x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|bmap_x[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|bmap_x[0]~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|bmap_x[0]~0 .lut_mask = 64'h0000000003030303;
defparam \vga|bit_gen|sprite_p1|bmap_x[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|bmap_x[0]~1 (
// Equation(s):
// \vga|bit_gen|sprite_p1|bmap_x[0]~1_combout  = ( \vga|bit_gen|sprite_p1|LessThan2~10_combout  & ( (!\reset~input_o ) # ((\vga|bit_gen|sprite_p1|bmap_x[0]~0_combout  & \vga|bit_gen|control|h_bright~q )) ) ) # ( !\vga|bit_gen|sprite_p1|LessThan2~10_combout  
// & ( (!\reset~input_o ) # ((\vga|bit_gen|control|h_bright~q  & ((\vga|bit_gen|sprite_p1|state.WAIT_POS~q ) # (\vga|bit_gen|sprite_p1|bmap_x[0]~0_combout )))) ) )

	.dataa(!\reset~input_o ),
	.datab(!\vga|bit_gen|sprite_p1|bmap_x[0]~0_combout ),
	.datac(!\vga|bit_gen|sprite_p1|state.WAIT_POS~q ),
	.datad(!\vga|bit_gen|control|h_bright~q ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p1|LessThan2~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|bmap_x[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|bmap_x[0]~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|bmap_x[0]~1 .lut_mask = 64'hAABFAABFAABBAABB;
defparam \vga|bit_gen|sprite_p1|bmap_x[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y68_N2
dffeas \vga|bit_gen|sprite_p1|bmap_x[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_p1|bmap_x~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_p1|bmap_x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|bmap_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|bmap_x[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|bmap_x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|bmap_x~4 (
// Equation(s):
// \vga|bit_gen|sprite_p1|bmap_x~4_combout  = ( !\vga|bit_gen|sprite_p1|bmap_x [0] & ( \vga|bit_gen|sprite_p1|bmap_x [1] & ( (\vga|bit_gen|sprite_p1|state.SPR_LINE~q  & \reset~input_o ) ) ) ) # ( \vga|bit_gen|sprite_p1|bmap_x [0] & ( 
// !\vga|bit_gen|sprite_p1|bmap_x [1] & ( (\vga|bit_gen|sprite_p1|state.SPR_LINE~q  & \reset~input_o ) ) ) )

	.dataa(!\vga|bit_gen|sprite_p1|state.SPR_LINE~q ),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_p1|bmap_x [0]),
	.dataf(!\vga|bit_gen|sprite_p1|bmap_x [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|bmap_x~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|bmap_x~4 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|bmap_x~4 .lut_mask = 64'h0000050505050000;
defparam \vga|bit_gen|sprite_p1|bmap_x~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y68_N32
dffeas \vga|bit_gen|sprite_p1|bmap_x[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_p1|bmap_x~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_p1|bmap_x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|bmap_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|bmap_x[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|bmap_x[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|bmap_x~2 (
// Equation(s):
// \vga|bit_gen|sprite_p1|bmap_x~2_combout  = ( \vga|bit_gen|sprite_p1|bmap_x [2] & ( (\vga|bit_gen|sprite_p1|state.SPR_LINE~q  & (\reset~input_o  & ((!\vga|bit_gen|sprite_p1|bmap_x [0]) # (!\vga|bit_gen|sprite_p1|bmap_x [1])))) ) ) # ( 
// !\vga|bit_gen|sprite_p1|bmap_x [2] & ( (\vga|bit_gen|sprite_p1|bmap_x [0] & (\vga|bit_gen|sprite_p1|state.SPR_LINE~q  & (\reset~input_o  & \vga|bit_gen|sprite_p1|bmap_x [1]))) ) )

	.dataa(!\vga|bit_gen|sprite_p1|bmap_x [0]),
	.datab(!\vga|bit_gen|sprite_p1|state.SPR_LINE~q ),
	.datac(!\reset~input_o ),
	.datad(!\vga|bit_gen|sprite_p1|bmap_x [1]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p1|bmap_x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|bmap_x~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|bmap_x~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|bmap_x~2 .lut_mask = 64'h0001000103020302;
defparam \vga|bit_gen|sprite_p1|bmap_x~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y68_N47
dffeas \vga|bit_gen|sprite_p1|bmap_x[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_p1|bmap_x~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_p1|bmap_x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|bmap_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|bmap_x[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|bmap_x[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|bmap_x~5 (
// Equation(s):
// \vga|bit_gen|sprite_p1|bmap_x~5_combout  = ( \vga|bit_gen|sprite_p1|bmap_x [2] & ( \reset~input_o  & ( (\vga|bit_gen|sprite_p1|state.SPR_LINE~q  & (!\vga|bit_gen|sprite_p1|bmap_x [3] $ (((!\vga|bit_gen|sprite_p1|bmap_x [1]) # 
// (!\vga|bit_gen|sprite_p1|bmap_x [0]))))) ) ) ) # ( !\vga|bit_gen|sprite_p1|bmap_x [2] & ( \reset~input_o  & ( (\vga|bit_gen|sprite_p1|bmap_x [3] & \vga|bit_gen|sprite_p1|state.SPR_LINE~q ) ) ) )

	.dataa(!\vga|bit_gen|sprite_p1|bmap_x [3]),
	.datab(!\vga|bit_gen|sprite_p1|bmap_x [1]),
	.datac(!\vga|bit_gen|sprite_p1|bmap_x [0]),
	.datad(!\vga|bit_gen|sprite_p1|state.SPR_LINE~q ),
	.datae(!\vga|bit_gen|sprite_p1|bmap_x [2]),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|bmap_x~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|bmap_x~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|bmap_x~5 .lut_mask = 64'h0000000000550056;
defparam \vga|bit_gen|sprite_p1|bmap_x~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y68_N53
dffeas \vga|bit_gen|sprite_p1|bmap_x[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_p1|bmap_x~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_p1|bmap_x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|bmap_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|bmap_x[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|bmap_x[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|state~18 (
// Equation(s):
// \vga|bit_gen|sprite_p1|state~18_combout  = ( \vga|bit_gen|sprite_p1|cnt_x [0] & ( (\vga|bit_gen|sprite_p1|bmap_x [3] & \vga|bit_gen|sprite_p1|cnt_x [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p1|bmap_x [3]),
	.datad(!\vga|bit_gen|sprite_p1|cnt_x [1]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p1|cnt_x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|state~18 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|state~18 .lut_mask = 64'h00000000000F000F;
defparam \vga|bit_gen|sprite_p1|state~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|state~17 (
// Equation(s):
// \vga|bit_gen|sprite_p1|state~17_combout  = ( \vga|bit_gen|sprite_p1|bmap_x [1] & ( (\vga|bit_gen|sprite_p1|bmap_x [2] & \vga|bit_gen|sprite_p1|bmap_x [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p1|bmap_x [2]),
	.datad(!\vga|bit_gen|sprite_p1|bmap_x [0]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p1|bmap_x [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|state~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|state~17 .lut_mask = 64'h00000000000F000F;
defparam \vga|bit_gen|sprite_p1|state~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y70_N48
cyclonev_lcell_comb \vga|bit_gen|control|Equal2~1 (
// Equation(s):
// \vga|bit_gen|control|Equal2~1_combout  = ( !\vga|bit_gen|control|h_count [8] & ( !\vga|bit_gen|control|h_count [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|h_count [7]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|h_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|control|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|control|Equal2~1 .extended_lut = "off";
defparam \vga|bit_gen|control|Equal2~1 .lut_mask = 64'hFF00FF0000000000;
defparam \vga|bit_gen|control|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y70_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Equal1~1 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Equal1~1_combout  = ( \vga|bit_gen|sprite_p2|Equal1~0_combout  & ( (\vga|bit_gen|control|Equal2~1_combout  & \vga|bit_gen|control|h_count [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|Equal2~1_combout ),
	.datad(!\vga|bit_gen|control|h_count [9]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p2|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Equal1~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Equal1~1 .lut_mask = 64'h00000000000F000F;
defparam \vga|bit_gen|sprite_p2|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Equal1~3 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Equal1~3_combout  = ( \vga|bit_gen|control|h_count [3] & ( (\vga|bit_gen|control|h_count [4] & (\vga|bit_gen|control|h_count [2] & \vga|bit_gen|control|h_count [1])) ) )

	.dataa(!\vga|bit_gen|control|h_count [4]),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [2]),
	.datad(!\vga|bit_gen|control|h_count [1]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|h_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Equal1~3 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Equal1~3 .lut_mask = 64'h0000000000050005;
defparam \vga|bit_gen|sprite_p2|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Equal1~4 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Equal1~4_combout  = ( \vga|bit_gen|sprite_p2|Equal1~1_combout  & ( \vga|bit_gen|sprite_p2|Equal1~3_combout  & ( (!\vga|bit_gen|control|h_count [0] & (\vga|bit_gen|control|h_count [5] & \vga|bit_gen|control|h_count [6])) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [0]),
	.datab(!\vga|bit_gen|control|h_count [5]),
	.datac(!\vga|bit_gen|control|h_count [6]),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_p2|Equal1~1_combout ),
	.dataf(!\vga|bit_gen|sprite_p2|Equal1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Equal1~4 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Equal1~4 .lut_mask = 64'h0000000000000202;
defparam \vga|bit_gen|sprite_p2|Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|state~20 (
// Equation(s):
// \vga|bit_gen|sprite_p1|state~20_combout  = ( \vga|bit_gen|sprite_p1|state~17_combout  & ( !\vga|bit_gen|sprite_p2|Equal1~4_combout  & ( !\vga|bit_gen|sprite_p1|state~18_combout  ) ) ) # ( !\vga|bit_gen|sprite_p1|state~17_combout  & ( 
// !\vga|bit_gen|sprite_p2|Equal1~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p1|state~18_combout ),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_p1|state~17_combout ),
	.dataf(!\vga|bit_gen|sprite_p2|Equal1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|state~20 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|state~20 .lut_mask = 64'hFFFFF0F000000000;
defparam \vga|bit_gen|sprite_p1|state~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|state~21 (
// Equation(s):
// \vga|bit_gen|sprite_p1|state~21_combout  = ( \vga|bit_gen|sprite_p1|LessThan2~10_combout  & ( \vga|bit_gen|sprite_p1|state~20_combout  & ( (\reset~input_o  & (\vga|bit_gen|control|h_bright~q  & \vga|bit_gen|sprite_p1|state.SPR_LINE~q )) ) ) ) # ( 
// !\vga|bit_gen|sprite_p1|LessThan2~10_combout  & ( \vga|bit_gen|sprite_p1|state~20_combout  & ( (\reset~input_o  & (\vga|bit_gen|control|h_bright~q  & ((\vga|bit_gen|sprite_p1|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_p1|state.WAIT_POS~q )))) ) ) ) # ( 
// !\vga|bit_gen|sprite_p1|LessThan2~10_combout  & ( !\vga|bit_gen|sprite_p1|state~20_combout  & ( (\reset~input_o  & (\vga|bit_gen|sprite_p1|state.WAIT_POS~q  & \vga|bit_gen|control|h_bright~q )) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\vga|bit_gen|sprite_p1|state.WAIT_POS~q ),
	.datac(!\vga|bit_gen|control|h_bright~q ),
	.datad(!\vga|bit_gen|sprite_p1|state.SPR_LINE~q ),
	.datae(!\vga|bit_gen|sprite_p1|LessThan2~10_combout ),
	.dataf(!\vga|bit_gen|sprite_p1|state~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|state~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|state~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|state~21 .lut_mask = 64'h0101000001050005;
defparam \vga|bit_gen|sprite_p1|state~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y68_N5
dffeas \vga|bit_gen|sprite_p1|state.SPR_LINE (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_p1|state~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|state.SPR_LINE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|state.SPR_LINE .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|state.SPR_LINE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add5~25 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add5~25_sumout  = SUM(( \vga|bit_gen|sprite_p1|spr_rom_addr [0] ) + ( VCC ) + ( !VCC ))
// \vga|bit_gen|sprite_p1|Add5~26  = CARRY(( \vga|bit_gen|sprite_p1|spr_rom_addr [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_p1|spr_rom_addr [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|Add5~25_sumout ),
	.cout(\vga|bit_gen|sprite_p1|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add5~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add5~25 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|sprite_p1|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|spr_rom_addr~6 (
// Equation(s):
// \vga|bit_gen|sprite_p1|spr_rom_addr~6_combout  = ( \vga|bit_gen|sprite_p1|state.SPR_LINE~q  & ( \vga|bit_gen|sprite_p1|Add5~25_sumout  ) ) # ( !\vga|bit_gen|sprite_p1|state.SPR_LINE~q  & ( \vga|bit_gen|sprite_p1|Add5~25_sumout  & ( 
// \vga|bit_gen|sprite_p1|Add0~1_sumout  ) ) ) # ( !\vga|bit_gen|sprite_p1|state.SPR_LINE~q  & ( !\vga|bit_gen|sprite_p1|Add5~25_sumout  & ( \vga|bit_gen|sprite_p1|Add0~1_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p1|Add0~1_sumout ),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_p1|state.SPR_LINE~q ),
	.dataf(!\vga|bit_gen|sprite_p1|Add5~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|spr_rom_addr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spr_rom_addr~6 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|spr_rom_addr~6 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \vga|bit_gen|sprite_p1|spr_rom_addr~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y68_N41
dffeas \vga|bit_gen|sprite_p1|spr_rom_addr[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p1|spr_rom_addr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_p1|bmap_x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|spr_rom_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spr_rom_addr[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|spr_rom_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add5~21 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add5~21_sumout  = SUM(( \vga|bit_gen|sprite_p1|spr_rom_addr [1] ) + ( GND ) + ( \vga|bit_gen|sprite_p1|Add5~26  ))
// \vga|bit_gen|sprite_p1|Add5~22  = CARRY(( \vga|bit_gen|sprite_p1|spr_rom_addr [1] ) + ( GND ) + ( \vga|bit_gen|sprite_p1|Add5~26  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_p1|spr_rom_addr [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|Add5~21_sumout ),
	.cout(\vga|bit_gen|sprite_p1|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add5~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add5~21 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|bit_gen|sprite_p1|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|spr_rom_addr~5 (
// Equation(s):
// \vga|bit_gen|sprite_p1|spr_rom_addr~5_combout  = ( \vga|bit_gen|sprite_p1|Add2~21_sumout  & ( \vga|bit_gen|sprite_p1|state.SPR_LINE~q  & ( \vga|bit_gen|sprite_p1|Add5~21_sumout  ) ) ) # ( !\vga|bit_gen|sprite_p1|Add2~21_sumout  & ( 
// \vga|bit_gen|sprite_p1|state.SPR_LINE~q  & ( \vga|bit_gen|sprite_p1|Add5~21_sumout  ) ) ) # ( \vga|bit_gen|sprite_p1|Add2~21_sumout  & ( !\vga|bit_gen|sprite_p1|state.SPR_LINE~q  ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_p1|Add5~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_p1|Add2~21_sumout ),
	.dataf(!\vga|bit_gen|sprite_p1|state.SPR_LINE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|spr_rom_addr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spr_rom_addr~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|spr_rom_addr~5 .lut_mask = 64'h0000FFFF33333333;
defparam \vga|bit_gen|sprite_p1|spr_rom_addr~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y68_N56
dffeas \vga|bit_gen|sprite_p1|spr_rom_addr[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p1|spr_rom_addr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_p1|bmap_x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|spr_rom_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spr_rom_addr[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|spr_rom_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add5~17 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add5~17_sumout  = SUM(( \vga|bit_gen|sprite_p1|spr_rom_addr [2] ) + ( GND ) + ( \vga|bit_gen|sprite_p1|Add5~22  ))
// \vga|bit_gen|sprite_p1|Add5~18  = CARRY(( \vga|bit_gen|sprite_p1|spr_rom_addr [2] ) + ( GND ) + ( \vga|bit_gen|sprite_p1|Add5~22  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_p1|spr_rom_addr [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|Add5~17_sumout ),
	.cout(\vga|bit_gen|sprite_p1|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add5~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add5~17 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|bit_gen|sprite_p1|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N51
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|spr_rom_addr~4 (
// Equation(s):
// \vga|bit_gen|sprite_p1|spr_rom_addr~4_combout  = ( \vga|bit_gen|sprite_p1|state.SPR_LINE~q  & ( \vga|bit_gen|sprite_p1|Add5~17_sumout  ) ) # ( !\vga|bit_gen|sprite_p1|state.SPR_LINE~q  & ( \vga|bit_gen|sprite_p1|Add5~17_sumout  & ( 
// \vga|bit_gen|sprite_p1|Add2~17_sumout  ) ) ) # ( !\vga|bit_gen|sprite_p1|state.SPR_LINE~q  & ( !\vga|bit_gen|sprite_p1|Add5~17_sumout  & ( \vga|bit_gen|sprite_p1|Add2~17_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p1|Add2~17_sumout ),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_p1|state.SPR_LINE~q ),
	.dataf(!\vga|bit_gen|sprite_p1|Add5~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|spr_rom_addr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spr_rom_addr~4 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|spr_rom_addr~4 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \vga|bit_gen|sprite_p1|spr_rom_addr~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y68_N53
dffeas \vga|bit_gen|sprite_p1|spr_rom_addr[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p1|spr_rom_addr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_p1|bmap_x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|spr_rom_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spr_rom_addr[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|spr_rom_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add5~29 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add5~29_sumout  = SUM(( \vga|bit_gen|sprite_p1|spr_rom_addr [3] ) + ( GND ) + ( \vga|bit_gen|sprite_p1|Add5~18  ))
// \vga|bit_gen|sprite_p1|Add5~30  = CARRY(( \vga|bit_gen|sprite_p1|spr_rom_addr [3] ) + ( GND ) + ( \vga|bit_gen|sprite_p1|Add5~18  ))

	.dataa(!\vga|bit_gen|sprite_p1|spr_rom_addr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|Add5~29_sumout ),
	.cout(\vga|bit_gen|sprite_p1|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add5~29 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add5~29 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|bit_gen|sprite_p1|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|spr_rom_addr~7 (
// Equation(s):
// \vga|bit_gen|sprite_p1|spr_rom_addr~7_combout  = ( \vga|bit_gen|sprite_p1|Add5~29_sumout  & ( (\vga|bit_gen|sprite_p1|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_p1|Add2~25_sumout ) ) ) # ( !\vga|bit_gen|sprite_p1|Add5~29_sumout  & ( 
// (\vga|bit_gen|sprite_p1|Add2~25_sumout  & !\vga|bit_gen|sprite_p1|state.SPR_LINE~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p1|Add2~25_sumout ),
	.datad(!\vga|bit_gen|sprite_p1|state.SPR_LINE~q ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p1|Add5~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|spr_rom_addr~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spr_rom_addr~7 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|spr_rom_addr~7 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \vga|bit_gen|sprite_p1|spr_rom_addr~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y68_N8
dffeas \vga|bit_gen|sprite_p1|spr_rom_addr[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p1|spr_rom_addr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_p1|bmap_x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|spr_rom_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spr_rom_addr[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|spr_rom_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add5~13 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add5~13_sumout  = SUM(( \vga|bit_gen|sprite_p1|spr_rom_addr [4] ) + ( GND ) + ( \vga|bit_gen|sprite_p1|Add5~30  ))
// \vga|bit_gen|sprite_p1|Add5~14  = CARRY(( \vga|bit_gen|sprite_p1|spr_rom_addr [4] ) + ( GND ) + ( \vga|bit_gen|sprite_p1|Add5~30  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_p1|spr_rom_addr [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|Add5~13_sumout ),
	.cout(\vga|bit_gen|sprite_p1|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add5~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add5~13 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|bit_gen|sprite_p1|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add0~17 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add0~17_sumout  = SUM(( !\vga|bit_gen|sprite_p1|sprx_r [4] $ (!\vga|bit_gen|sprite_p1|spr_diff[0]~53_sumout  $ (!\vga|bit_gen|control|h_count [4])) ) + ( \vga|bit_gen|sprite_p1|Add0~35  ) + ( \vga|bit_gen|sprite_p1|Add0~34  ))
// \vga|bit_gen|sprite_p1|Add0~18  = CARRY(( !\vga|bit_gen|sprite_p1|sprx_r [4] $ (!\vga|bit_gen|sprite_p1|spr_diff[0]~53_sumout  $ (!\vga|bit_gen|control|h_count [4])) ) + ( \vga|bit_gen|sprite_p1|Add0~35  ) + ( \vga|bit_gen|sprite_p1|Add0~34  ))
// \vga|bit_gen|sprite_p1|Add0~19  = SHARE((!\vga|bit_gen|sprite_p1|sprx_r [4] & ((\vga|bit_gen|control|h_count [4]) # (\vga|bit_gen|sprite_p1|spr_diff[0]~53_sumout ))) # (\vga|bit_gen|sprite_p1|sprx_r [4] & (\vga|bit_gen|sprite_p1|spr_diff[0]~53_sumout  & 
// \vga|bit_gen|control|h_count [4])))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_p1|sprx_r [4]),
	.datac(!\vga|bit_gen|sprite_p1|spr_diff[0]~53_sumout ),
	.datad(!\vga|bit_gen|control|h_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|Add0~34 ),
	.sharein(\vga|bit_gen|sprite_p1|Add0~35 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|Add0~17_sumout ),
	.cout(\vga|bit_gen|sprite_p1|Add0~18 ),
	.shareout(\vga|bit_gen|sprite_p1|Add0~19 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add0~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add0~17 .lut_mask = 64'h00000CCF0000C33C;
defparam \vga|bit_gen|sprite_p1|Add0~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add2~13 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add2~13_sumout  = SUM(( \vga|bit_gen|sprite_p1|Add0~17_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_p1|Add2~26  ))
// \vga|bit_gen|sprite_p1|Add2~14  = CARRY(( \vga|bit_gen|sprite_p1|Add0~17_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_p1|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p1|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|Add2~13_sumout ),
	.cout(\vga|bit_gen|sprite_p1|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add2~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add2~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_p1|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|spr_rom_addr~3 (
// Equation(s):
// \vga|bit_gen|sprite_p1|spr_rom_addr~3_combout  = ( \vga|bit_gen|sprite_p1|Add2~13_sumout  & ( (!\vga|bit_gen|sprite_p1|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_p1|Add5~13_sumout ) ) ) # ( !\vga|bit_gen|sprite_p1|Add2~13_sumout  & ( 
// (\vga|bit_gen|sprite_p1|state.SPR_LINE~q  & \vga|bit_gen|sprite_p1|Add5~13_sumout ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_p1|state.SPR_LINE~q ),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_p1|Add5~13_sumout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p1|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|spr_rom_addr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spr_rom_addr~3 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|spr_rom_addr~3 .lut_mask = 64'h00330033CCFFCCFF;
defparam \vga|bit_gen|sprite_p1|spr_rom_addr~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y68_N26
dffeas \vga|bit_gen|sprite_p1|spr_rom_addr[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p1|spr_rom_addr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_p1|bmap_x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|spr_rom_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spr_rom_addr[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|spr_rom_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add5~5 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add5~5_sumout  = SUM(( \vga|bit_gen|sprite_p1|spr_rom_addr [5] ) + ( GND ) + ( \vga|bit_gen|sprite_p1|Add5~14  ))
// \vga|bit_gen|sprite_p1|Add5~6  = CARRY(( \vga|bit_gen|sprite_p1|spr_rom_addr [5] ) + ( GND ) + ( \vga|bit_gen|sprite_p1|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p1|spr_rom_addr [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|Add5~5_sumout ),
	.cout(\vga|bit_gen|sprite_p1|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add5~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add5~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_p1|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add0~9 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add0~9_sumout  = SUM(( !\vga|bit_gen|sprite_p1|sprx_r [5] $ (!\vga|bit_gen|control|h_count [5] $ (!\vga|bit_gen|sprite_p1|spr_diff[1]~49_sumout )) ) + ( \vga|bit_gen|sprite_p1|Add0~19  ) + ( \vga|bit_gen|sprite_p1|Add0~18  ))
// \vga|bit_gen|sprite_p1|Add0~10  = CARRY(( !\vga|bit_gen|sprite_p1|sprx_r [5] $ (!\vga|bit_gen|control|h_count [5] $ (!\vga|bit_gen|sprite_p1|spr_diff[1]~49_sumout )) ) + ( \vga|bit_gen|sprite_p1|Add0~19  ) + ( \vga|bit_gen|sprite_p1|Add0~18  ))
// \vga|bit_gen|sprite_p1|Add0~11  = SHARE((!\vga|bit_gen|sprite_p1|sprx_r [5] & ((\vga|bit_gen|sprite_p1|spr_diff[1]~49_sumout ) # (\vga|bit_gen|control|h_count [5]))) # (\vga|bit_gen|sprite_p1|sprx_r [5] & (\vga|bit_gen|control|h_count [5] & 
// \vga|bit_gen|sprite_p1|spr_diff[1]~49_sumout )))

	.dataa(!\vga|bit_gen|sprite_p1|sprx_r [5]),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [5]),
	.datad(!\vga|bit_gen|sprite_p1|spr_diff[1]~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|Add0~18 ),
	.sharein(\vga|bit_gen|sprite_p1|Add0~19 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|Add0~9_sumout ),
	.cout(\vga|bit_gen|sprite_p1|Add0~10 ),
	.shareout(\vga|bit_gen|sprite_p1|Add0~11 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add0~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add0~9 .lut_mask = 64'h00000AAF0000A55A;
defparam \vga|bit_gen|sprite_p1|Add0~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add2~5 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add2~5_sumout  = SUM(( \vga|bit_gen|sprite_p1|Add0~9_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_p1|Add2~14  ))
// \vga|bit_gen|sprite_p1|Add2~6  = CARRY(( \vga|bit_gen|sprite_p1|Add0~9_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_p1|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p1|Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|Add2~5_sumout ),
	.cout(\vga|bit_gen|sprite_p1|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add2~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add2~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_p1|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N27
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|spr_rom_addr~1 (
// Equation(s):
// \vga|bit_gen|sprite_p1|spr_rom_addr~1_combout  = ( \vga|bit_gen|sprite_p1|Add2~5_sumout  & ( (!\vga|bit_gen|sprite_p1|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_p1|Add5~5_sumout ) ) ) # ( !\vga|bit_gen|sprite_p1|Add2~5_sumout  & ( 
// (\vga|bit_gen|sprite_p1|state.SPR_LINE~q  & \vga|bit_gen|sprite_p1|Add5~5_sumout ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_p1|state.SPR_LINE~q ),
	.datac(!\vga|bit_gen|sprite_p1|Add5~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p1|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|spr_rom_addr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spr_rom_addr~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|spr_rom_addr~1 .lut_mask = 64'h03030303CFCFCFCF;
defparam \vga|bit_gen|sprite_p1|spr_rom_addr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y68_N29
dffeas \vga|bit_gen|sprite_p1|spr_rom_addr[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p1|spr_rom_addr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_p1|bmap_x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|spr_rom_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spr_rom_addr[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|spr_rom_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add5~1 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add5~1_sumout  = SUM(( \vga|bit_gen|sprite_p1|spr_rom_addr [6] ) + ( GND ) + ( \vga|bit_gen|sprite_p1|Add5~6  ))
// \vga|bit_gen|sprite_p1|Add5~2  = CARRY(( \vga|bit_gen|sprite_p1|spr_rom_addr [6] ) + ( GND ) + ( \vga|bit_gen|sprite_p1|Add5~6  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_p1|spr_rom_addr [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|Add5~1_sumout ),
	.cout(\vga|bit_gen|sprite_p1|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add5~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add5~1 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|bit_gen|sprite_p1|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N21
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add0~5 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add0~5_sumout  = SUM(( !\vga|bit_gen|sprite_p1|sprx_r [6] $ (!\vga|bit_gen|control|h_count [6] $ (!\vga|bit_gen|sprite_p1|spr_diff[2]~45_sumout )) ) + ( \vga|bit_gen|sprite_p1|Add0~11  ) + ( \vga|bit_gen|sprite_p1|Add0~10  ))
// \vga|bit_gen|sprite_p1|Add0~6  = CARRY(( !\vga|bit_gen|sprite_p1|sprx_r [6] $ (!\vga|bit_gen|control|h_count [6] $ (!\vga|bit_gen|sprite_p1|spr_diff[2]~45_sumout )) ) + ( \vga|bit_gen|sprite_p1|Add0~11  ) + ( \vga|bit_gen|sprite_p1|Add0~10  ))
// \vga|bit_gen|sprite_p1|Add0~7  = SHARE((!\vga|bit_gen|sprite_p1|sprx_r [6] & ((\vga|bit_gen|sprite_p1|spr_diff[2]~45_sumout ) # (\vga|bit_gen|control|h_count [6]))) # (\vga|bit_gen|sprite_p1|sprx_r [6] & (\vga|bit_gen|control|h_count [6] & 
// \vga|bit_gen|sprite_p1|spr_diff[2]~45_sumout )))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_p1|sprx_r [6]),
	.datac(!\vga|bit_gen|control|h_count [6]),
	.datad(!\vga|bit_gen|sprite_p1|spr_diff[2]~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|Add0~10 ),
	.sharein(\vga|bit_gen|sprite_p1|Add0~11 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|Add0~5_sumout ),
	.cout(\vga|bit_gen|sprite_p1|Add0~6 ),
	.shareout(\vga|bit_gen|sprite_p1|Add0~7 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add0~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add0~5 .lut_mask = 64'h00000CCF0000C33C;
defparam \vga|bit_gen|sprite_p1|Add0~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add2~1 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add2~1_sumout  = SUM(( \vga|bit_gen|sprite_p1|Add0~5_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_p1|Add2~6  ))
// \vga|bit_gen|sprite_p1|Add2~2  = CARRY(( \vga|bit_gen|sprite_p1|Add0~5_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_p1|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_p1|Add0~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|Add2~1_sumout ),
	.cout(\vga|bit_gen|sprite_p1|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add2~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add2~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|sprite_p1|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|spr_rom_addr~0 (
// Equation(s):
// \vga|bit_gen|sprite_p1|spr_rom_addr~0_combout  = ( \vga|bit_gen|sprite_p1|Add2~1_sumout  & ( (!\vga|bit_gen|sprite_p1|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_p1|Add5~1_sumout ) ) ) # ( !\vga|bit_gen|sprite_p1|Add2~1_sumout  & ( 
// (\vga|bit_gen|sprite_p1|Add5~1_sumout  & \vga|bit_gen|sprite_p1|state.SPR_LINE~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p1|Add5~1_sumout ),
	.datad(!\vga|bit_gen|sprite_p1|state.SPR_LINE~q ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p1|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|spr_rom_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spr_rom_addr~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|spr_rom_addr~0 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \vga|bit_gen|sprite_p1|spr_rom_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y68_N26
dffeas \vga|bit_gen|sprite_p1|spr_rom_addr[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p1|spr_rom_addr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_p1|bmap_x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|spr_rom_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spr_rom_addr[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|spr_rom_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y68_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Selector23~1 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Selector23~1_combout  = ( \vga|bit_gen|sprite_p1|spr_rom_addr [5] & ( \vga|bit_gen|sprite_p1|spr_rom_addr [6] ) ) # ( !\vga|bit_gen|sprite_p1|spr_rom_addr [5] & ( \vga|bit_gen|sprite_p1|spr_rom_addr [6] ) ) # ( 
// \vga|bit_gen|sprite_p1|spr_rom_addr [5] & ( !\vga|bit_gen|sprite_p1|spr_rom_addr [6] & ( (!\vga|bit_gen|sprite_p1|spr_rom_addr [3]) # (!\vga|bit_gen|sprite_p1|spr_rom_addr [0]) ) ) ) # ( !\vga|bit_gen|sprite_p1|spr_rom_addr [5] & ( 
// !\vga|bit_gen|sprite_p1|spr_rom_addr [6] & ( (\vga|bit_gen|sprite_p1|spr_rom_addr [3] & !\vga|bit_gen|sprite_p1|spr_rom_addr [0]) ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_p1|spr_rom_addr [3]),
	.datac(!\vga|bit_gen|sprite_p1|spr_rom_addr [0]),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_p1|spr_rom_addr [5]),
	.dataf(!\vga|bit_gen|sprite_p1|spr_rom_addr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Selector23~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Selector23~1 .lut_mask = 64'h3030FCFCFFFFFFFF;
defparam \vga|bit_gen|sprite_p1|Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y68_N51
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add5~9 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add5~9_sumout  = SUM(( \vga|bit_gen|sprite_p1|spr_rom_addr [7] ) + ( GND ) + ( \vga|bit_gen|sprite_p1|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p1|spr_rom_addr [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|Add5~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add5~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add5~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_p1|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add0~13 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add0~13_sumout  = SUM(( !\vga|bit_gen|control|h_count [7] $ (!\vga|bit_gen|sprite_p1|sprx_r [7] $ (!\vga|bit_gen|sprite_p1|spr_diff[3]~41_sumout )) ) + ( \vga|bit_gen|sprite_p1|Add0~7  ) + ( \vga|bit_gen|sprite_p1|Add0~6  ))

	.dataa(!\vga|bit_gen|control|h_count [7]),
	.datab(!\vga|bit_gen|sprite_p1|sprx_r [7]),
	.datac(!\vga|bit_gen|sprite_p1|spr_diff[3]~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|Add0~6 ),
	.sharein(\vga|bit_gen|sprite_p1|Add0~7 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add0~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add0~13 .lut_mask = 64'h0000000000009696;
defparam \vga|bit_gen|sprite_p1|Add0~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Add2~9 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Add2~9_sumout  = SUM(( \vga|bit_gen|sprite_p1|Add0~13_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_p1|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p1|Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p1|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p1|Add2~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Add2~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Add2~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_p1|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|spr_rom_addr~2 (
// Equation(s):
// \vga|bit_gen|sprite_p1|spr_rom_addr~2_combout  = ( \vga|bit_gen|sprite_p1|Add5~9_sumout  & ( \vga|bit_gen|sprite_p1|Add2~9_sumout  ) ) # ( !\vga|bit_gen|sprite_p1|Add5~9_sumout  & ( \vga|bit_gen|sprite_p1|Add2~9_sumout  & ( 
// !\vga|bit_gen|sprite_p1|state.SPR_LINE~q  ) ) ) # ( \vga|bit_gen|sprite_p1|Add5~9_sumout  & ( !\vga|bit_gen|sprite_p1|Add2~9_sumout  & ( \vga|bit_gen|sprite_p1|state.SPR_LINE~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p1|state.SPR_LINE~q ),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_p1|Add5~9_sumout ),
	.dataf(!\vga|bit_gen|sprite_p1|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|spr_rom_addr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spr_rom_addr~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|spr_rom_addr~2 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \vga|bit_gen|sprite_p1|spr_rom_addr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y68_N44
dffeas \vga|bit_gen|sprite_p1|spr_rom_addr[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p1|spr_rom_addr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_p1|bmap_x[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|spr_rom_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spr_rom_addr[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|spr_rom_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y68_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Selector23~2 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Selector23~2_combout  = ( !\vga|bit_gen|sprite_p1|spr_rom_addr [5] & ( \vga|bit_gen|sprite_p1|spr_rom_addr [7] & ( !\vga|bit_gen|sprite_p1|spr_rom_addr [6] ) ) ) # ( !\vga|bit_gen|sprite_p1|spr_rom_addr [5] & ( 
// !\vga|bit_gen|sprite_p1|spr_rom_addr [7] & ( (!\vga|bit_gen|sprite_p1|spr_rom_addr [6] & ((\vga|bit_gen|sprite_p1|spr_rom_addr [2]) # (\vga|bit_gen|sprite_p1|spr_rom_addr [1]))) ) ) )

	.dataa(!\vga|bit_gen|sprite_p1|spr_rom_addr [1]),
	.datab(!\vga|bit_gen|sprite_p1|spr_rom_addr [6]),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_p1|spr_rom_addr [2]),
	.datae(!\vga|bit_gen|sprite_p1|spr_rom_addr [5]),
	.dataf(!\vga|bit_gen|sprite_p1|spr_rom_addr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|Selector23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Selector23~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Selector23~2 .lut_mask = 64'h44CC0000CCCC0000;
defparam \vga|bit_gen|sprite_p1|Selector23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y68_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Selector23~0 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Selector23~0_combout  = ( \vga|bit_gen|sprite_p1|spr_rom_addr [1] & ( \vga|bit_gen|sprite_p1|spr_rom_addr [4] & ( (\vga|bit_gen|sprite_p1|spr_rom_addr [0] & !\vga|bit_gen|sprite_p1|spr_rom_addr [2]) ) ) ) # ( 
// !\vga|bit_gen|sprite_p1|spr_rom_addr [1] & ( \vga|bit_gen|sprite_p1|spr_rom_addr [4] & ( \vga|bit_gen|sprite_p1|spr_rom_addr [0] ) ) ) # ( \vga|bit_gen|sprite_p1|spr_rom_addr [1] & ( !\vga|bit_gen|sprite_p1|spr_rom_addr [4] & ( 
// \vga|bit_gen|sprite_p1|spr_rom_addr [0] ) ) ) # ( !\vga|bit_gen|sprite_p1|spr_rom_addr [1] & ( !\vga|bit_gen|sprite_p1|spr_rom_addr [4] & ( \vga|bit_gen|sprite_p1|spr_rom_addr [0] ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_p1|spr_rom_addr [0]),
	.datac(!\vga|bit_gen|sprite_p1|spr_rom_addr [2]),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_p1|spr_rom_addr [1]),
	.dataf(!\vga|bit_gen|sprite_p1|spr_rom_addr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Selector23~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Selector23~0 .lut_mask = 64'h3333333333333030;
defparam \vga|bit_gen|sprite_p1|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|state~19 (
// Equation(s):
// \vga|bit_gen|sprite_p1|state~19_combout  = ( \vga|bit_gen|sprite_p1|state.SPR_LINE~q  & ( \vga|bit_gen|sprite_p2|Equal1~4_combout  & ( (\reset~input_o  & \vga|bit_gen|control|h_bright~q ) ) ) ) # ( \vga|bit_gen|sprite_p1|state.SPR_LINE~q  & ( 
// !\vga|bit_gen|sprite_p2|Equal1~4_combout  & ( (\vga|bit_gen|sprite_p1|state~18_combout  & (\reset~input_o  & (\vga|bit_gen|control|h_bright~q  & \vga|bit_gen|sprite_p1|state~17_combout ))) ) ) )

	.dataa(!\vga|bit_gen|sprite_p1|state~18_combout ),
	.datab(!\reset~input_o ),
	.datac(!\vga|bit_gen|control|h_bright~q ),
	.datad(!\vga|bit_gen|sprite_p1|state~17_combout ),
	.datae(!\vga|bit_gen|sprite_p1|state.SPR_LINE~q ),
	.dataf(!\vga|bit_gen|sprite_p2|Equal1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|state~19 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|state~19 .lut_mask = 64'h0000000100000303;
defparam \vga|bit_gen|sprite_p1|state~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N56
dffeas \vga|bit_gen|sprite_p1|state.WAIT_DATA (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p1|state~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|state.WAIT_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|state.WAIT_DATA .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|state.WAIT_DATA .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Selector23~3 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Selector23~3_combout  = ( !\vga|bit_gen|sprite_p1|state.SPR_LINE~q  & ( ((\vga|bit_gen|sprite_p1|pix [1] & (!\vga|bit_gen|sprite_p1|state.WAIT_DATA~q ))) ) ) # ( \vga|bit_gen|sprite_p1|state.SPR_LINE~q  & ( 
// (((!\vga|bit_gen|sprite_p1|spr_rom_addr [7] & ((\vga|bit_gen|sprite_p1|Selector23~0_combout ) # (\vga|bit_gen|sprite_p1|Selector23~1_combout )))) # (\vga|bit_gen|sprite_p1|Selector23~2_combout )) ) )

	.dataa(!\vga|bit_gen|sprite_p1|Selector23~1_combout ),
	.datab(!\vga|bit_gen|sprite_p1|pix [1]),
	.datac(!\vga|bit_gen|sprite_p1|Selector23~2_combout ),
	.datad(!\vga|bit_gen|sprite_p1|spr_rom_addr [7]),
	.datae(!\vga|bit_gen|sprite_p1|state.SPR_LINE~q ),
	.dataf(!\vga|bit_gen|sprite_p1|Selector23~0_combout ),
	.datag(!\vga|bit_gen|sprite_p1|state.WAIT_DATA~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|Selector23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Selector23~3 .extended_lut = "on";
defparam \vga|bit_gen|sprite_p1|Selector23~3 .lut_mask = 64'h30305F0F3030FF0F;
defparam \vga|bit_gen|sprite_p1|Selector23~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y71_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|state~17 (
// Equation(s):
// \vga|bit_gen|sprite_p2|state~17_combout  = ( \reset~input_o  & ( !\vga|bit_gen|control|h_bright~q  ) ) # ( !\reset~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_bright~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|state~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|state~17 .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \vga|bit_gen|sprite_p2|state~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y70_N14
dffeas \vga|bit_gen|sprite_p1|pix[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p1|Selector23~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|sprite_p2|state~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|pix [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|pix[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|pix[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y69_N39
cyclonev_lcell_comb \vga_counter_i|my[11]~feeder (
// Equation(s):
// \vga_counter_i|my[11]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a11~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|my[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|my[11]~feeder .extended_lut = "off";
defparam \vga_counter_i|my[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_counter_i|my[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N45
cyclonev_lcell_comb \vga_counter_i|my[6]~0 (
// Equation(s):
// \vga_counter_i|my[6]~0_combout  = ( \vga_counter_i|counter [1] & ( (!\reset~input_o ) # ((!\vga_counter_i|counter [0] & !\vga_counter_i|counter [2])) ) ) # ( !\vga_counter_i|counter [1] & ( !\reset~input_o  ) )

	.dataa(!\vga_counter_i|counter [0]),
	.datab(!\vga_counter_i|counter [2]),
	.datac(gnd),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\vga_counter_i|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|my[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|my[6]~0 .extended_lut = "off";
defparam \vga_counter_i|my[6]~0 .lut_mask = 64'hFF00FF00FF88FF88;
defparam \vga_counter_i|my[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y69_N40
dffeas \vga_counter_i|my[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|my[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|my[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|my [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|my[11] .is_wysiwyg = "true";
defparam \vga_counter_i|my[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_m|spry_r[11]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_m|spry_r[11]~feeder_combout  = ( \vga_counter_i|my [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|my [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|spry_r[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spry_r[11]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|spry_r[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_m|spry_r[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y72_N47
dffeas \vga|bit_gen|sprite_m|spry_r[11] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_m|spry_r[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|spry_r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spry_r[11] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|spry_r[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N36
cyclonev_lcell_comb \vga_counter_i|my[10]~feeder (
// Equation(s):
// \vga_counter_i|my[10]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a10~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|my[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|my[10]~feeder .extended_lut = "off";
defparam \vga_counter_i|my[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_counter_i|my[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y70_N37
dffeas \vga_counter_i|my[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|my[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|my[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|my [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|my[10] .is_wysiwyg = "true";
defparam \vga_counter_i|my[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y73_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_m|spry_r[10]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_m|spry_r[10]~feeder_combout  = ( \vga_counter_i|my [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|my [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|spry_r[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spry_r[10]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|spry_r[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_m|spry_r[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y73_N49
dffeas \vga|bit_gen|sprite_m|spry_r[10] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_m|spry_r[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|spry_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spry_r[10] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|spry_r[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y67_N41
dffeas \vga_counter_i|my[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|my[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|my [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|my[9] .is_wysiwyg = "true";
defparam \vga_counter_i|my[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_m|spry_r[9]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_m|spry_r[9]~feeder_combout  = ( \vga_counter_i|my [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|my [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|spry_r[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spry_r[9]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|spry_r[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_m|spry_r[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y70_N43
dffeas \vga|bit_gen|sprite_m|spry_r[9] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_m|spry_r[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|spry_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spry_r[9] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|spry_r[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y71_N7
dffeas \vga_counter_i|my[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|my[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|my [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|my[8] .is_wysiwyg = "true";
defparam \vga_counter_i|my[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N57
cyclonev_lcell_comb \vga|bit_gen|sprite_m|spry_r[8]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_m|spry_r[8]~feeder_combout  = ( \vga_counter_i|my [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|my [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|spry_r[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spry_r[8]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|spry_r[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_m|spry_r[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y72_N58
dffeas \vga|bit_gen|sprite_m|spry_r[8] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_m|spry_r[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|spry_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spry_r[8] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|spry_r[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y72_N40
dffeas \vga_counter_i|my[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|my[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|my [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|my[7] .is_wysiwyg = "true";
defparam \vga_counter_i|my[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y72_N55
dffeas \vga|bit_gen|sprite_m|spry_r[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|my [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|spry_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spry_r[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|spry_r[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N24
cyclonev_lcell_comb \vga_counter_i|my[6]~feeder (
// Equation(s):
// \vga_counter_i|my[6]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a6~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|my[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|my[6]~feeder .extended_lut = "off";
defparam \vga_counter_i|my[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_counter_i|my[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y70_N26
dffeas \vga_counter_i|my[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|my[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|my[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|my [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|my[6] .is_wysiwyg = "true";
defparam \vga_counter_i|my[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y72_N50
dffeas \vga|bit_gen|sprite_m|spry_r[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|my [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|spry_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spry_r[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|spry_r[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N12
cyclonev_lcell_comb \vga_counter_i|my[5]~feeder (
// Equation(s):
// \vga_counter_i|my[5]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a5~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|my[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|my[5]~feeder .extended_lut = "off";
defparam \vga_counter_i|my[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_counter_i|my[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y69_N13
dffeas \vga_counter_i|my[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|my[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|my[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|my [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|my[5] .is_wysiwyg = "true";
defparam \vga_counter_i|my[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y72_N4
dffeas \vga|bit_gen|sprite_m|spry_r[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|my [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|spry_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spry_r[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|spry_r[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y70_N59
dffeas \vga_counter_i|my[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|my[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|my [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|my[4] .is_wysiwyg = "true";
defparam \vga_counter_i|my[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_m|spry_r[4]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_m|spry_r[4]~feeder_combout  = ( \vga_counter_i|my [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|my [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|spry_r[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spry_r[4]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|spry_r[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_m|spry_r[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y72_N32
dffeas \vga|bit_gen|sprite_m|spry_r[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_m|spry_r[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|spry_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spry_r[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|spry_r[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N27
cyclonev_lcell_comb \vga_counter_i|my[3]~feeder (
// Equation(s):
// \vga_counter_i|my[3]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a3~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|my[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|my[3]~feeder .extended_lut = "off";
defparam \vga_counter_i|my[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_counter_i|my[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y71_N28
dffeas \vga_counter_i|my[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|my[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|my[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|my [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|my[3] .is_wysiwyg = "true";
defparam \vga_counter_i|my[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y72_N53
dffeas \vga|bit_gen|sprite_m|spry_r[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|my [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|spry_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spry_r[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|spry_r[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y72_N36
cyclonev_lcell_comb \vga_counter_i|my[2]~feeder (
// Equation(s):
// \vga_counter_i|my[2]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a2~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|my[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|my[2]~feeder .extended_lut = "off";
defparam \vga_counter_i|my[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_counter_i|my[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y72_N37
dffeas \vga_counter_i|my[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|my[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|my[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|my [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|my[2] .is_wysiwyg = "true";
defparam \vga_counter_i|my[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y72_N20
dffeas \vga|bit_gen|sprite_m|spry_r[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|my [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|spry_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spry_r[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|spry_r[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y70_N43
dffeas \vga_counter_i|my[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|my[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|my [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|my[1] .is_wysiwyg = "true";
defparam \vga_counter_i|my[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y72_N59
dffeas \vga|bit_gen|sprite_m|spry_r[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|my [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|spry_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spry_r[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|spry_r[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y70_N29
dffeas \vga_counter_i|my[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|my[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|my [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|my[0] .is_wysiwyg = "true";
defparam \vga_counter_i|my[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y72_N29
dffeas \vga|bit_gen|sprite_m|spry_r[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|my [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|spry_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spry_r[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|spry_r[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add3~6 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add3~6_cout  = CARRY(( !\vga|bit_gen|sprite_m|spry_r [0] $ (!\vga|bit_gen|control|v_count [0]) ) + ( !VCC ) + ( !VCC ))
// \vga|bit_gen|sprite_m|Add3~7  = SHARE((!\vga|bit_gen|sprite_m|spry_r [0]) # (\vga|bit_gen|control|v_count [0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_m|spry_r [0]),
	.datad(!\vga|bit_gen|control|v_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|bit_gen|sprite_m|Add3~6_cout ),
	.shareout(\vga|bit_gen|sprite_m|Add3~7 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add3~6 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add3~6 .lut_mask = 64'h0000F0FF00000FF0;
defparam \vga|bit_gen|sprite_m|Add3~6 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add3~2 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add3~2_cout  = CARRY(( !\vga|bit_gen|sprite_m|spry_r [1] $ (\vga|bit_gen|control|v_count [1]) ) + ( \vga|bit_gen|sprite_m|Add3~7  ) + ( \vga|bit_gen|sprite_m|Add3~6_cout  ))
// \vga|bit_gen|sprite_m|Add3~3  = SHARE((!\vga|bit_gen|sprite_m|spry_r [1] & \vga|bit_gen|control|v_count [1]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_m|spry_r [1]),
	.datad(!\vga|bit_gen|control|v_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|Add3~6_cout ),
	.sharein(\vga|bit_gen|sprite_m|Add3~7 ),
	.combout(),
	.sumout(),
	.cout(\vga|bit_gen|sprite_m|Add3~2_cout ),
	.shareout(\vga|bit_gen|sprite_m|Add3~3 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add3~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add3~2 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_m|Add3~2 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_m|spr_diff[0]~53 (
// Equation(s):
// \vga|bit_gen|sprite_m|spr_diff[0]~53_sumout  = SUM(( !\vga|bit_gen|control|v_count [2] $ (\vga|bit_gen|sprite_m|spry_r [2]) ) + ( \vga|bit_gen|sprite_m|Add3~3  ) + ( \vga|bit_gen|sprite_m|Add3~2_cout  ))
// \vga|bit_gen|sprite_m|spr_diff[0]~54  = CARRY(( !\vga|bit_gen|control|v_count [2] $ (\vga|bit_gen|sprite_m|spry_r [2]) ) + ( \vga|bit_gen|sprite_m|Add3~3  ) + ( \vga|bit_gen|sprite_m|Add3~2_cout  ))
// \vga|bit_gen|sprite_m|spr_diff[0]~55  = SHARE((\vga|bit_gen|control|v_count [2] & !\vga|bit_gen|sprite_m|spry_r [2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [2]),
	.datad(!\vga|bit_gen|sprite_m|spry_r [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|Add3~2_cout ),
	.sharein(\vga|bit_gen|sprite_m|Add3~3 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|spr_diff[0]~53_sumout ),
	.cout(\vga|bit_gen|sprite_m|spr_diff[0]~54 ),
	.shareout(\vga|bit_gen|sprite_m|spr_diff[0]~55 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_diff[0]~53 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|spr_diff[0]~53 .lut_mask = 64'h00000F000000F00F;
defparam \vga|bit_gen|sprite_m|spr_diff[0]~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N9
cyclonev_lcell_comb \vga|bit_gen|sprite_m|spr_diff[1]~49 (
// Equation(s):
// \vga|bit_gen|sprite_m|spr_diff[1]~49_sumout  = SUM(( !\vga|bit_gen|sprite_m|spry_r [3] $ (\vga|bit_gen|control|v_count [3]) ) + ( \vga|bit_gen|sprite_m|spr_diff[0]~55  ) + ( \vga|bit_gen|sprite_m|spr_diff[0]~54  ))
// \vga|bit_gen|sprite_m|spr_diff[1]~50  = CARRY(( !\vga|bit_gen|sprite_m|spry_r [3] $ (\vga|bit_gen|control|v_count [3]) ) + ( \vga|bit_gen|sprite_m|spr_diff[0]~55  ) + ( \vga|bit_gen|sprite_m|spr_diff[0]~54  ))
// \vga|bit_gen|sprite_m|spr_diff[1]~51  = SHARE((!\vga|bit_gen|sprite_m|spry_r [3] & \vga|bit_gen|control|v_count [3]))

	.dataa(!\vga|bit_gen|sprite_m|spry_r [3]),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|spr_diff[0]~54 ),
	.sharein(\vga|bit_gen|sprite_m|spr_diff[0]~55 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|spr_diff[1]~49_sumout ),
	.cout(\vga|bit_gen|sprite_m|spr_diff[1]~50 ),
	.shareout(\vga|bit_gen|sprite_m|spr_diff[1]~51 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_diff[1]~49 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|spr_diff[1]~49 .lut_mask = 64'h00000A0A0000A5A5;
defparam \vga|bit_gen|sprite_m|spr_diff[1]~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_m|spr_diff[2]~45 (
// Equation(s):
// \vga|bit_gen|sprite_m|spr_diff[2]~45_sumout  = SUM(( !\vga|bit_gen|sprite_m|spry_r [4] $ (\vga|bit_gen|control|v_count [4]) ) + ( \vga|bit_gen|sprite_m|spr_diff[1]~51  ) + ( \vga|bit_gen|sprite_m|spr_diff[1]~50  ))
// \vga|bit_gen|sprite_m|spr_diff[2]~46  = CARRY(( !\vga|bit_gen|sprite_m|spry_r [4] $ (\vga|bit_gen|control|v_count [4]) ) + ( \vga|bit_gen|sprite_m|spr_diff[1]~51  ) + ( \vga|bit_gen|sprite_m|spr_diff[1]~50  ))
// \vga|bit_gen|sprite_m|spr_diff[2]~47  = SHARE((!\vga|bit_gen|sprite_m|spry_r [4] & \vga|bit_gen|control|v_count [4]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_m|spry_r [4]),
	.datad(!\vga|bit_gen|control|v_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|spr_diff[1]~50 ),
	.sharein(\vga|bit_gen|sprite_m|spr_diff[1]~51 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|spr_diff[2]~45_sumout ),
	.cout(\vga|bit_gen|sprite_m|spr_diff[2]~46 ),
	.shareout(\vga|bit_gen|sprite_m|spr_diff[2]~47 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_diff[2]~45 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|spr_diff[2]~45 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_m|spr_diff[2]~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_m|spr_diff[3]~41 (
// Equation(s):
// \vga|bit_gen|sprite_m|spr_diff[3]~41_sumout  = SUM(( !\vga|bit_gen|control|v_count [5] $ (\vga|bit_gen|sprite_m|spry_r [5]) ) + ( \vga|bit_gen|sprite_m|spr_diff[2]~47  ) + ( \vga|bit_gen|sprite_m|spr_diff[2]~46  ))
// \vga|bit_gen|sprite_m|spr_diff[3]~42  = CARRY(( !\vga|bit_gen|control|v_count [5] $ (\vga|bit_gen|sprite_m|spry_r [5]) ) + ( \vga|bit_gen|sprite_m|spr_diff[2]~47  ) + ( \vga|bit_gen|sprite_m|spr_diff[2]~46  ))
// \vga|bit_gen|sprite_m|spr_diff[3]~43  = SHARE((\vga|bit_gen|control|v_count [5] & !\vga|bit_gen|sprite_m|spry_r [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [5]),
	.datad(!\vga|bit_gen|sprite_m|spry_r [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|spr_diff[2]~46 ),
	.sharein(\vga|bit_gen|sprite_m|spr_diff[2]~47 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|spr_diff[3]~41_sumout ),
	.cout(\vga|bit_gen|sprite_m|spr_diff[3]~42 ),
	.shareout(\vga|bit_gen|sprite_m|spr_diff[3]~43 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_diff[3]~41 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|spr_diff[3]~41 .lut_mask = 64'h00000F000000F00F;
defparam \vga|bit_gen|sprite_m|spr_diff[3]~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_m|spr_diff[4]~29 (
// Equation(s):
// \vga|bit_gen|sprite_m|spr_diff[4]~29_sumout  = SUM(( !\vga|bit_gen|sprite_m|spry_r [6] $ (\vga|bit_gen|control|v_count [6]) ) + ( \vga|bit_gen|sprite_m|spr_diff[3]~43  ) + ( \vga|bit_gen|sprite_m|spr_diff[3]~42  ))
// \vga|bit_gen|sprite_m|spr_diff[4]~30  = CARRY(( !\vga|bit_gen|sprite_m|spry_r [6] $ (\vga|bit_gen|control|v_count [6]) ) + ( \vga|bit_gen|sprite_m|spr_diff[3]~43  ) + ( \vga|bit_gen|sprite_m|spr_diff[3]~42  ))
// \vga|bit_gen|sprite_m|spr_diff[4]~31  = SHARE((!\vga|bit_gen|sprite_m|spry_r [6] & \vga|bit_gen|control|v_count [6]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_m|spry_r [6]),
	.datad(!\vga|bit_gen|control|v_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|spr_diff[3]~42 ),
	.sharein(\vga|bit_gen|sprite_m|spr_diff[3]~43 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|spr_diff[4]~29_sumout ),
	.cout(\vga|bit_gen|sprite_m|spr_diff[4]~30 ),
	.shareout(\vga|bit_gen|sprite_m|spr_diff[4]~31 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_diff[4]~29 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|spr_diff[4]~29 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_m|spr_diff[4]~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N21
cyclonev_lcell_comb \vga|bit_gen|sprite_m|spr_diff[5]~33 (
// Equation(s):
// \vga|bit_gen|sprite_m|spr_diff[5]~33_sumout  = SUM(( !\vga|bit_gen|sprite_m|spry_r [7] $ (\vga|bit_gen|control|v_count [7]) ) + ( \vga|bit_gen|sprite_m|spr_diff[4]~31  ) + ( \vga|bit_gen|sprite_m|spr_diff[4]~30  ))
// \vga|bit_gen|sprite_m|spr_diff[5]~34  = CARRY(( !\vga|bit_gen|sprite_m|spry_r [7] $ (\vga|bit_gen|control|v_count [7]) ) + ( \vga|bit_gen|sprite_m|spr_diff[4]~31  ) + ( \vga|bit_gen|sprite_m|spr_diff[4]~30  ))
// \vga|bit_gen|sprite_m|spr_diff[5]~35  = SHARE((!\vga|bit_gen|sprite_m|spry_r [7] & \vga|bit_gen|control|v_count [7]))

	.dataa(!\vga|bit_gen|sprite_m|spry_r [7]),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|spr_diff[4]~30 ),
	.sharein(\vga|bit_gen|sprite_m|spr_diff[4]~31 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|spr_diff[5]~33_sumout ),
	.cout(\vga|bit_gen|sprite_m|spr_diff[5]~34 ),
	.shareout(\vga|bit_gen|sprite_m|spr_diff[5]~35 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_diff[5]~33 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|spr_diff[5]~33 .lut_mask = 64'h00000A0A0000A5A5;
defparam \vga|bit_gen|sprite_m|spr_diff[5]~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_m|spr_diff[6]~13 (
// Equation(s):
// \vga|bit_gen|sprite_m|spr_diff[6]~13_sumout  = SUM(( !\vga|bit_gen|control|v_count [8] $ (\vga|bit_gen|sprite_m|spry_r [8]) ) + ( \vga|bit_gen|sprite_m|spr_diff[5]~35  ) + ( \vga|bit_gen|sprite_m|spr_diff[5]~34  ))
// \vga|bit_gen|sprite_m|spr_diff[6]~14  = CARRY(( !\vga|bit_gen|control|v_count [8] $ (\vga|bit_gen|sprite_m|spry_r [8]) ) + ( \vga|bit_gen|sprite_m|spr_diff[5]~35  ) + ( \vga|bit_gen|sprite_m|spr_diff[5]~34  ))
// \vga|bit_gen|sprite_m|spr_diff[6]~15  = SHARE((\vga|bit_gen|control|v_count [8] & !\vga|bit_gen|sprite_m|spry_r [8]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [8]),
	.datad(!\vga|bit_gen|sprite_m|spry_r [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|spr_diff[5]~34 ),
	.sharein(\vga|bit_gen|sprite_m|spr_diff[5]~35 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|spr_diff[6]~13_sumout ),
	.cout(\vga|bit_gen|sprite_m|spr_diff[6]~14 ),
	.shareout(\vga|bit_gen|sprite_m|spr_diff[6]~15 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_diff[6]~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|spr_diff[6]~13 .lut_mask = 64'h00000F000000F00F;
defparam \vga|bit_gen|sprite_m|spr_diff[6]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N27
cyclonev_lcell_comb \vga|bit_gen|sprite_m|spr_diff[7]~17 (
// Equation(s):
// \vga|bit_gen|sprite_m|spr_diff[7]~17_sumout  = SUM(( !\vga|bit_gen|sprite_m|spry_r [9] $ (\vga|bit_gen|control|v_count [9]) ) + ( \vga|bit_gen|sprite_m|spr_diff[6]~15  ) + ( \vga|bit_gen|sprite_m|spr_diff[6]~14  ))
// \vga|bit_gen|sprite_m|spr_diff[7]~18  = CARRY(( !\vga|bit_gen|sprite_m|spry_r [9] $ (\vga|bit_gen|control|v_count [9]) ) + ( \vga|bit_gen|sprite_m|spr_diff[6]~15  ) + ( \vga|bit_gen|sprite_m|spr_diff[6]~14  ))
// \vga|bit_gen|sprite_m|spr_diff[7]~19  = SHARE((!\vga|bit_gen|sprite_m|spry_r [9] & \vga|bit_gen|control|v_count [9]))

	.dataa(!\vga|bit_gen|sprite_m|spry_r [9]),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|spr_diff[6]~14 ),
	.sharein(\vga|bit_gen|sprite_m|spr_diff[6]~15 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|spr_diff[7]~17_sumout ),
	.cout(\vga|bit_gen|sprite_m|spr_diff[7]~18 ),
	.shareout(\vga|bit_gen|sprite_m|spr_diff[7]~19 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_diff[7]~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|spr_diff[7]~17 .lut_mask = 64'h00000A0A0000A5A5;
defparam \vga|bit_gen|sprite_m|spr_diff[7]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_m|spr_diff[8]~21 (
// Equation(s):
// \vga|bit_gen|sprite_m|spr_diff[8]~21_sumout  = SUM(( !\vga|bit_gen|control|v_count [10] $ (\vga|bit_gen|sprite_m|spry_r [10]) ) + ( \vga|bit_gen|sprite_m|spr_diff[7]~19  ) + ( \vga|bit_gen|sprite_m|spr_diff[7]~18  ))
// \vga|bit_gen|sprite_m|spr_diff[8]~22  = CARRY(( !\vga|bit_gen|control|v_count [10] $ (\vga|bit_gen|sprite_m|spry_r [10]) ) + ( \vga|bit_gen|sprite_m|spr_diff[7]~19  ) + ( \vga|bit_gen|sprite_m|spr_diff[7]~18  ))
// \vga|bit_gen|sprite_m|spr_diff[8]~23  = SHARE((\vga|bit_gen|control|v_count [10] & !\vga|bit_gen|sprite_m|spry_r [10]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [10]),
	.datad(!\vga|bit_gen|sprite_m|spry_r [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|spr_diff[7]~18 ),
	.sharein(\vga|bit_gen|sprite_m|spr_diff[7]~19 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|spr_diff[8]~21_sumout ),
	.cout(\vga|bit_gen|sprite_m|spr_diff[8]~22 ),
	.shareout(\vga|bit_gen|sprite_m|spr_diff[8]~23 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_diff[8]~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|spr_diff[8]~21 .lut_mask = 64'h00000F000000F00F;
defparam \vga|bit_gen|sprite_m|spr_diff[8]~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_m|spr_diff[9]~25 (
// Equation(s):
// \vga|bit_gen|sprite_m|spr_diff[9]~25_sumout  = SUM(( !\vga|bit_gen|sprite_m|spry_r [11] $ (\vga|bit_gen|control|v_count [11]) ) + ( \vga|bit_gen|sprite_m|spr_diff[8]~23  ) + ( \vga|bit_gen|sprite_m|spr_diff[8]~22  ))
// \vga|bit_gen|sprite_m|spr_diff[9]~26  = CARRY(( !\vga|bit_gen|sprite_m|spry_r [11] $ (\vga|bit_gen|control|v_count [11]) ) + ( \vga|bit_gen|sprite_m|spr_diff[8]~23  ) + ( \vga|bit_gen|sprite_m|spr_diff[8]~22  ))
// \vga|bit_gen|sprite_m|spr_diff[9]~27  = SHARE((!\vga|bit_gen|sprite_m|spry_r [11] & \vga|bit_gen|control|v_count [11]))

	.dataa(!\vga|bit_gen|sprite_m|spry_r [11]),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|spr_diff[8]~22 ),
	.sharein(\vga|bit_gen|sprite_m|spr_diff[8]~23 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|spr_diff[9]~25_sumout ),
	.cout(\vga|bit_gen|sprite_m|spr_diff[9]~26 ),
	.shareout(\vga|bit_gen|sprite_m|spr_diff[9]~27 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_diff[9]~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|spr_diff[9]~25 .lut_mask = 64'h00000A0A0000A5A5;
defparam \vga|bit_gen|sprite_m|spr_diff[9]~25 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y71_N46
dffeas \vga_counter_i|my[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|my[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|my [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|my[13] .is_wysiwyg = "true";
defparam \vga_counter_i|my[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y70_N26
dffeas \vga|bit_gen|sprite_m|spry_r[13] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|my [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|spry_r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spry_r[13] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|spry_r[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y71_N4
dffeas \vga_counter_i|my[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|my[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|my [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|my[12] .is_wysiwyg = "true";
defparam \vga_counter_i|my[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_m|spry_r[12]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_m|spry_r[12]~feeder_combout  = ( \vga_counter_i|my [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|my [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|spry_r[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spry_r[12]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|spry_r[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_m|spry_r[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y70_N31
dffeas \vga|bit_gen|sprite_m|spry_r[12] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_m|spry_r[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|spry_r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spry_r[12] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|spry_r[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_m|spr_diff[10]~1 (
// Equation(s):
// \vga|bit_gen|sprite_m|spr_diff[10]~1_sumout  = SUM(( !\vga|bit_gen|control|v_count [12] $ (\vga|bit_gen|sprite_m|spry_r [12]) ) + ( \vga|bit_gen|sprite_m|spr_diff[9]~27  ) + ( \vga|bit_gen|sprite_m|spr_diff[9]~26  ))
// \vga|bit_gen|sprite_m|spr_diff[10]~2  = CARRY(( !\vga|bit_gen|control|v_count [12] $ (\vga|bit_gen|sprite_m|spry_r [12]) ) + ( \vga|bit_gen|sprite_m|spr_diff[9]~27  ) + ( \vga|bit_gen|sprite_m|spr_diff[9]~26  ))
// \vga|bit_gen|sprite_m|spr_diff[10]~3  = SHARE((\vga|bit_gen|control|v_count [12] & !\vga|bit_gen|sprite_m|spry_r [12]))

	.dataa(!\vga|bit_gen|control|v_count [12]),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_m|spry_r [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|spr_diff[9]~26 ),
	.sharein(\vga|bit_gen|sprite_m|spr_diff[9]~27 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|spr_diff[10]~1_sumout ),
	.cout(\vga|bit_gen|sprite_m|spr_diff[10]~2 ),
	.shareout(\vga|bit_gen|sprite_m|spr_diff[10]~3 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_diff[10]~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|spr_diff[10]~1 .lut_mask = 64'h000050500000A5A5;
defparam \vga|bit_gen|sprite_m|spr_diff[10]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_m|spr_diff[11]~5 (
// Equation(s):
// \vga|bit_gen|sprite_m|spr_diff[11]~5_sumout  = SUM(( !\vga|bit_gen|sprite_m|spry_r [13] $ (\vga|bit_gen|control|v_count [13]) ) + ( \vga|bit_gen|sprite_m|spr_diff[10]~3  ) + ( \vga|bit_gen|sprite_m|spr_diff[10]~2  ))
// \vga|bit_gen|sprite_m|spr_diff[11]~6  = CARRY(( !\vga|bit_gen|sprite_m|spry_r [13] $ (\vga|bit_gen|control|v_count [13]) ) + ( \vga|bit_gen|sprite_m|spr_diff[10]~3  ) + ( \vga|bit_gen|sprite_m|spr_diff[10]~2  ))
// \vga|bit_gen|sprite_m|spr_diff[11]~7  = SHARE((!\vga|bit_gen|sprite_m|spry_r [13] & \vga|bit_gen|control|v_count [13]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_m|spry_r [13]),
	.datad(!\vga|bit_gen|control|v_count [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|spr_diff[10]~2 ),
	.sharein(\vga|bit_gen|sprite_m|spr_diff[10]~3 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|spr_diff[11]~5_sumout ),
	.cout(\vga|bit_gen|sprite_m|spr_diff[11]~6 ),
	.shareout(\vga|bit_gen|sprite_m|spr_diff[11]~7 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_diff[11]~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|spr_diff[11]~5 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_m|spr_diff[11]~5 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X37_Y70_N46
dffeas \vga_counter_i|my[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|my[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|my [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|my[14] .is_wysiwyg = "true";
defparam \vga_counter_i|my[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y70_N37
dffeas \vga|bit_gen|sprite_m|spry_r[14] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|my [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|spry_r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spry_r[14] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|spry_r[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_m|spr_diff[12]~37 (
// Equation(s):
// \vga|bit_gen|sprite_m|spr_diff[12]~37_sumout  = SUM(( !\vga|bit_gen|sprite_m|spry_r [14] $ (\vga|bit_gen|control|v_count [14]) ) + ( \vga|bit_gen|sprite_m|spr_diff[11]~7  ) + ( \vga|bit_gen|sprite_m|spr_diff[11]~6  ))
// \vga|bit_gen|sprite_m|spr_diff[12]~38  = CARRY(( !\vga|bit_gen|sprite_m|spry_r [14] $ (\vga|bit_gen|control|v_count [14]) ) + ( \vga|bit_gen|sprite_m|spr_diff[11]~7  ) + ( \vga|bit_gen|sprite_m|spr_diff[11]~6  ))
// \vga|bit_gen|sprite_m|spr_diff[12]~39  = SHARE((!\vga|bit_gen|sprite_m|spry_r [14] & \vga|bit_gen|control|v_count [14]))

	.dataa(!\vga|bit_gen|sprite_m|spry_r [14]),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|spr_diff[11]~6 ),
	.sharein(\vga|bit_gen|sprite_m|spr_diff[11]~7 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|spr_diff[12]~37_sumout ),
	.cout(\vga|bit_gen|sprite_m|spr_diff[12]~38 ),
	.shareout(\vga|bit_gen|sprite_m|spr_diff[12]~39 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_diff[12]~37 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|spr_diff[12]~37 .lut_mask = 64'h00000A0A0000A5A5;
defparam \vga|bit_gen|sprite_m|spr_diff[12]~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N24
cyclonev_lcell_comb \vga_counter_i|my[15]~feeder (
// Equation(s):
// \vga_counter_i|my[15]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a15~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|my[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|my[15]~feeder .extended_lut = "off";
defparam \vga_counter_i|my[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_counter_i|my[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y71_N25
dffeas \vga_counter_i|my[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|my[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|my[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|my [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|my[15] .is_wysiwyg = "true";
defparam \vga_counter_i|my[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y69_N34
dffeas \vga|bit_gen|sprite_m|spry_r[15] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|my [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|spry_r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spry_r[15] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|spry_r[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_m|spr_diff[13]~9 (
// Equation(s):
// \vga|bit_gen|sprite_m|spr_diff[13]~9_sumout  = SUM(( !\vga|bit_gen|sprite_m|spry_r [15] $ (\vga|bit_gen|control|v_count [15]) ) + ( \vga|bit_gen|sprite_m|spr_diff[12]~39  ) + ( \vga|bit_gen|sprite_m|spr_diff[12]~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_m|spry_r [15]),
	.datad(!\vga|bit_gen|control|v_count [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|spr_diff[12]~38 ),
	.sharein(\vga|bit_gen|sprite_m|spr_diff[12]~39 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|spr_diff[13]~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_diff[13]~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|spr_diff[13]~9 .lut_mask = 64'h000000000000F00F;
defparam \vga|bit_gen|sprite_m|spr_diff[13]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_m|state~25 (
// Equation(s):
// \vga|bit_gen|sprite_m|state~25_combout  = ( !\vga|bit_gen|sprite_m|spr_diff[5]~33_sumout  & ( !\vga|bit_gen|sprite_m|spr_diff[4]~29_sumout  & ( (\vga|bit_gen|sprite_m|state.ACTIVE~q  & ((!\vga|bit_gen|sprite_m|spr_diff[3]~41_sumout ) # 
// ((!\vga|bit_gen|sprite_m|spr_diff[2]~45_sumout  & !\vga|bit_gen|sprite_m|spr_diff[1]~49_sumout )))) ) ) )

	.dataa(!\vga|bit_gen|sprite_m|state.ACTIVE~q ),
	.datab(!\vga|bit_gen|sprite_m|spr_diff[2]~45_sumout ),
	.datac(!\vga|bit_gen|sprite_m|spr_diff[1]~49_sumout ),
	.datad(!\vga|bit_gen|sprite_m|spr_diff[3]~41_sumout ),
	.datae(!\vga|bit_gen|sprite_m|spr_diff[5]~33_sumout ),
	.dataf(!\vga|bit_gen|sprite_m|spr_diff[4]~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|state~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|state~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|state~25 .lut_mask = 64'h5540000000000000;
defparam \vga|bit_gen|sprite_m|state~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_m|state~26 (
// Equation(s):
// \vga|bit_gen|sprite_m|state~26_combout  = ( \vga|bit_gen|sprite_m|state~25_combout  & ( !\vga|bit_gen|sprite_m|spr_diff[8]~21_sumout  & ( (!\vga|bit_gen|sprite_m|spr_diff[6]~13_sumout  & !\vga|bit_gen|sprite_m|spr_diff[7]~17_sumout ) ) ) )

	.dataa(!\vga|bit_gen|sprite_m|spr_diff[6]~13_sumout ),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_m|spr_diff[7]~17_sumout ),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_m|state~25_combout ),
	.dataf(!\vga|bit_gen|sprite_m|spr_diff[8]~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|state~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|state~26 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|state~26 .lut_mask = 64'h0000A0A000000000;
defparam \vga|bit_gen|sprite_m|state~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_m|state~22 (
// Equation(s):
// \vga|bit_gen|sprite_m|state~22_combout  = ( !\vga|bit_gen|sprite_m|spr_diff[13]~9_sumout  & ( \vga|bit_gen|sprite_m|state~26_combout  & ( (!\vga|bit_gen|sprite_m|spr_diff[9]~25_sumout  & (!\vga|bit_gen|sprite_m|spr_diff[11]~5_sumout  & 
// (!\vga|bit_gen|sprite_m|spr_diff[10]~1_sumout  & !\vga|bit_gen|sprite_m|spr_diff[12]~37_sumout ))) ) ) )

	.dataa(!\vga|bit_gen|sprite_m|spr_diff[9]~25_sumout ),
	.datab(!\vga|bit_gen|sprite_m|spr_diff[11]~5_sumout ),
	.datac(!\vga|bit_gen|sprite_m|spr_diff[10]~1_sumout ),
	.datad(!\vga|bit_gen|sprite_m|spr_diff[12]~37_sumout ),
	.datae(!\vga|bit_gen|sprite_m|spr_diff[13]~9_sumout ),
	.dataf(!\vga|bit_gen|sprite_m|state~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|state~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|state~22 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|state~22 .lut_mask = 64'h0000000080000000;
defparam \vga|bit_gen|sprite_m|state~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y68_N36
cyclonev_lcell_comb \vga_counter_i|mx[15]~feeder (
// Equation(s):
// \vga_counter_i|mx[15]~feeder_combout  = ( \vga_counter_i|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|mx[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|mx[15]~feeder .extended_lut = "off";
defparam \vga_counter_i|mx[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_counter_i|mx[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N27
cyclonev_lcell_comb \vga_counter_i|mx[3]~0 (
// Equation(s):
// \vga_counter_i|mx[3]~0_combout  = ( \vga_counter_i|counter [2] & ( !\reset~input_o  ) ) # ( !\vga_counter_i|counter [2] & ( (!\reset~input_o ) # ((!\vga_counter_i|counter [1] & \vga_counter_i|counter [0])) ) )

	.dataa(!\vga_counter_i|counter [1]),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(!\vga_counter_i|counter [0]),
	.datae(!\vga_counter_i|counter [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|mx[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|mx[3]~0 .extended_lut = "off";
defparam \vga_counter_i|mx[3]~0 .lut_mask = 64'hCCEECCCCCCEECCCC;
defparam \vga_counter_i|mx[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y68_N37
dffeas \vga_counter_i|mx[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|mx[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|mx[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|mx [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|mx[15] .is_wysiwyg = "true";
defparam \vga_counter_i|mx[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y70_N44
dffeas \vga|bit_gen|sprite_m|sprx_r[15] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|mx [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|sprx_r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|sprx_r[15] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|sprx_r[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y68_N41
dffeas \vga_counter_i|mx[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_counter_i|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|mx[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|mx [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|mx[14] .is_wysiwyg = "true";
defparam \vga_counter_i|mx[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y70_N40
dffeas \vga|bit_gen|sprite_m|sprx_r[14] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|mx [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|sprx_r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|sprx_r[14] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|sprx_r[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y68_N54
cyclonev_lcell_comb \vga_counter_i|mx[13]~feeder (
// Equation(s):
// \vga_counter_i|mx[13]~feeder_combout  = ( \vga_counter_i|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|mx[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|mx[13]~feeder .extended_lut = "off";
defparam \vga_counter_i|mx[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_counter_i|mx[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y68_N55
dffeas \vga_counter_i|mx[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|mx[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|mx[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|mx [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|mx[13] .is_wysiwyg = "true";
defparam \vga_counter_i|mx[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y70_N7
dffeas \vga|bit_gen|sprite_m|sprx_r[13] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|mx [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|sprx_r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|sprx_r[13] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|sprx_r[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y68_N59
dffeas \vga_counter_i|mx[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_counter_i|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|mx[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|mx [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|mx[12] .is_wysiwyg = "true";
defparam \vga_counter_i|mx[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y70_N35
dffeas \vga|bit_gen|sprite_m|sprx_r[12] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|mx [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|sprx_r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|sprx_r[12] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|sprx_r[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y68_N38
dffeas \vga_counter_i|mx[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_counter_i|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|mx[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|mx [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|mx[11] .is_wysiwyg = "true";
defparam \vga_counter_i|mx[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y70_N32
dffeas \vga|bit_gen|sprite_m|sprx_r[11] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|mx [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|sprx_r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|sprx_r[11] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|sprx_r[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y68_N39
cyclonev_lcell_comb \vga_counter_i|mx[10]~feeder (
// Equation(s):
// \vga_counter_i|mx[10]~feeder_combout  = ( \vga_counter_i|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|mx[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|mx[10]~feeder .extended_lut = "off";
defparam \vga_counter_i|mx[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_counter_i|mx[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y68_N40
dffeas \vga_counter_i|mx[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|mx[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|mx[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|mx [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|mx[10] .is_wysiwyg = "true";
defparam \vga_counter_i|mx[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y70_N29
dffeas \vga|bit_gen|sprite_m|sprx_r[10] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|mx [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|sprx_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|sprx_r[10] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|sprx_r[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y68_N56
dffeas \vga_counter_i|mx[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_counter_i|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|mx[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|mx [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|mx[9] .is_wysiwyg = "true";
defparam \vga_counter_i|mx[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y70_N26
dffeas \vga|bit_gen|sprite_m|sprx_r[9] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|mx [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|sprx_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|sprx_r[9] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|sprx_r[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y68_N57
cyclonev_lcell_comb \vga_counter_i|mx[8]~feeder (
// Equation(s):
// \vga_counter_i|mx[8]~feeder_combout  = \vga_counter_i|Add0~29_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_counter_i|Add0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|mx[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|mx[8]~feeder .extended_lut = "off";
defparam \vga_counter_i|mx[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \vga_counter_i|mx[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y68_N58
dffeas \vga_counter_i|mx[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|mx[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|mx[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|mx [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|mx[8] .is_wysiwyg = "true";
defparam \vga_counter_i|mx[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y70_N23
dffeas \vga|bit_gen|sprite_m|sprx_r[8] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|mx [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|sprx_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|sprx_r[8] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|sprx_r[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y68_N20
dffeas \vga_counter_i|mx[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_counter_i|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|mx[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|mx [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|mx[7] .is_wysiwyg = "true";
defparam \vga_counter_i|mx[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y70_N20
dffeas \vga|bit_gen|sprite_m|sprx_r[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|mx [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|sprx_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|sprx_r[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|sprx_r[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N21
cyclonev_lcell_comb \vga_counter_i|mx[6]~feeder (
// Equation(s):
// \vga_counter_i|mx[6]~feeder_combout  = ( \vga_counter_i|Add0~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|mx[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|mx[6]~feeder .extended_lut = "off";
defparam \vga_counter_i|mx[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_counter_i|mx[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y68_N22
dffeas \vga_counter_i|mx[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|mx[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|mx[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|mx [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|mx[6] .is_wysiwyg = "true";
defparam \vga_counter_i|mx[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y70_N17
dffeas \vga|bit_gen|sprite_m|sprx_r[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|mx [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|sprx_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|sprx_r[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|sprx_r[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y69_N18
cyclonev_lcell_comb \vga_counter_i|mx[5]~feeder (
// Equation(s):
// \vga_counter_i|mx[5]~feeder_combout  = ( \vga_counter_i|Add0~41_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|mx[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|mx[5]~feeder .extended_lut = "off";
defparam \vga_counter_i|mx[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_counter_i|mx[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y69_N19
dffeas \vga_counter_i|mx[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|mx[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|mx[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|mx [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|mx[5] .is_wysiwyg = "true";
defparam \vga_counter_i|mx[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y70_N14
dffeas \vga|bit_gen|sprite_m|sprx_r[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|mx [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|sprx_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|sprx_r[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|sprx_r[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y70_N5
dffeas \vga_counter_i|mx[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|mx[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|mx [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|mx[4] .is_wysiwyg = "true";
defparam \vga_counter_i|mx[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y70_N11
dffeas \vga|bit_gen|sprite_m|sprx_r[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|mx [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|sprx_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|sprx_r[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|sprx_r[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y68_N26
dffeas \vga_counter_i|mx[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|mx[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|mx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|mx[3] .is_wysiwyg = "true";
defparam \vga_counter_i|mx[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y70_N56
dffeas \vga|bit_gen|sprite_m|sprx_r[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|mx [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|sprx_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|sprx_r[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|sprx_r[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N39
cyclonev_lcell_comb \vga_counter_i|mx[2]~feeder (
// Equation(s):
// \vga_counter_i|mx[2]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a2~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|mx[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|mx[2]~feeder .extended_lut = "off";
defparam \vga_counter_i|mx[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_counter_i|mx[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y67_N40
dffeas \vga_counter_i|mx[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|mx[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|mx[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|mx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|mx[2] .is_wysiwyg = "true";
defparam \vga_counter_i|mx[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y70_N59
dffeas \vga|bit_gen|sprite_m|sprx_r[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|mx [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|sprx_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|sprx_r[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|sprx_r[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y70_N37
dffeas \vga_counter_i|mx[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|mx[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|mx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|mx[1] .is_wysiwyg = "true";
defparam \vga_counter_i|mx[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y70_N50
dffeas \vga|bit_gen|sprite_m|sprx_r[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|mx [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|sprx_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|sprx_r[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|sprx_r[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y70_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add4~62 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add4~62_cout  = CARRY(( \vga|bit_gen|sprite_m|sprx_r [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_m|sprx_r [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|bit_gen|sprite_m|Add4~62_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add4~62 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add4~62 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_m|Add4~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y70_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add4~57 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add4~57_sumout  = SUM(( \vga|bit_gen|sprite_m|sprx_r [2] ) + ( VCC ) + ( \vga|bit_gen|sprite_m|Add4~62_cout  ))
// \vga|bit_gen|sprite_m|Add4~58  = CARRY(( \vga|bit_gen|sprite_m|sprx_r [2] ) + ( VCC ) + ( \vga|bit_gen|sprite_m|Add4~62_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_m|sprx_r [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|Add4~62_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|Add4~57_sumout ),
	.cout(\vga|bit_gen|sprite_m|Add4~58 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add4~57 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add4~57 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|sprite_m|Add4~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y70_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add4~53 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add4~53_sumout  = SUM(( \vga|bit_gen|sprite_m|sprx_r [3] ) + ( VCC ) + ( \vga|bit_gen|sprite_m|Add4~58  ))
// \vga|bit_gen|sprite_m|Add4~54  = CARRY(( \vga|bit_gen|sprite_m|sprx_r [3] ) + ( VCC ) + ( \vga|bit_gen|sprite_m|Add4~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_m|sprx_r [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|Add4~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|Add4~53_sumout ),
	.cout(\vga|bit_gen|sprite_m|Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add4~53 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add4~53 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_m|Add4~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y70_N9
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add4~49 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add4~49_sumout  = SUM(( \vga|bit_gen|sprite_m|sprx_r [4] ) + ( VCC ) + ( \vga|bit_gen|sprite_m|Add4~54  ))
// \vga|bit_gen|sprite_m|Add4~50  = CARRY(( \vga|bit_gen|sprite_m|sprx_r [4] ) + ( VCC ) + ( \vga|bit_gen|sprite_m|Add4~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_m|sprx_r [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|Add4~49_sumout ),
	.cout(\vga|bit_gen|sprite_m|Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add4~49 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add4~49 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_m|Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y70_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add4~45 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add4~45_sumout  = SUM(( \vga|bit_gen|sprite_m|sprx_r [5] ) + ( VCC ) + ( \vga|bit_gen|sprite_m|Add4~50  ))
// \vga|bit_gen|sprite_m|Add4~46  = CARRY(( \vga|bit_gen|sprite_m|sprx_r [5] ) + ( VCC ) + ( \vga|bit_gen|sprite_m|Add4~50  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_m|sprx_r [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|Add4~45_sumout ),
	.cout(\vga|bit_gen|sprite_m|Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add4~45 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add4~45 .lut_mask = 64'h0000000000003333;
defparam \vga|bit_gen|sprite_m|Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y70_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add4~41 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add4~41_sumout  = SUM(( \vga|bit_gen|sprite_m|sprx_r [6] ) + ( VCC ) + ( \vga|bit_gen|sprite_m|Add4~46  ))
// \vga|bit_gen|sprite_m|Add4~42  = CARRY(( \vga|bit_gen|sprite_m|sprx_r [6] ) + ( VCC ) + ( \vga|bit_gen|sprite_m|Add4~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_m|sprx_r [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|Add4~41_sumout ),
	.cout(\vga|bit_gen|sprite_m|Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add4~41 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add4~41 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_m|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y70_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add4~37 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add4~37_sumout  = SUM(( \vga|bit_gen|sprite_m|sprx_r [7] ) + ( VCC ) + ( \vga|bit_gen|sprite_m|Add4~42  ))
// \vga|bit_gen|sprite_m|Add4~38  = CARRY(( \vga|bit_gen|sprite_m|sprx_r [7] ) + ( VCC ) + ( \vga|bit_gen|sprite_m|Add4~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_m|sprx_r [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|Add4~37_sumout ),
	.cout(\vga|bit_gen|sprite_m|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add4~37 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add4~37 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_m|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y70_N21
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add4~33 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add4~33_sumout  = SUM(( \vga|bit_gen|sprite_m|sprx_r [8] ) + ( VCC ) + ( \vga|bit_gen|sprite_m|Add4~38  ))
// \vga|bit_gen|sprite_m|Add4~34  = CARRY(( \vga|bit_gen|sprite_m|sprx_r [8] ) + ( VCC ) + ( \vga|bit_gen|sprite_m|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_m|sprx_r [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|Add4~33_sumout ),
	.cout(\vga|bit_gen|sprite_m|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add4~33 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add4~33 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|sprite_m|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y70_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add4~29 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add4~29_sumout  = SUM(( \vga|bit_gen|sprite_m|sprx_r [9] ) + ( VCC ) + ( \vga|bit_gen|sprite_m|Add4~34  ))
// \vga|bit_gen|sprite_m|Add4~30  = CARRY(( \vga|bit_gen|sprite_m|sprx_r [9] ) + ( VCC ) + ( \vga|bit_gen|sprite_m|Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_m|sprx_r [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|Add4~29_sumout ),
	.cout(\vga|bit_gen|sprite_m|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add4~29 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add4~29 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_m|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y70_N27
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add4~25 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add4~25_sumout  = SUM(( \vga|bit_gen|sprite_m|sprx_r [10] ) + ( VCC ) + ( \vga|bit_gen|sprite_m|Add4~30  ))
// \vga|bit_gen|sprite_m|Add4~26  = CARRY(( \vga|bit_gen|sprite_m|sprx_r [10] ) + ( VCC ) + ( \vga|bit_gen|sprite_m|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_m|sprx_r [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|Add4~25_sumout ),
	.cout(\vga|bit_gen|sprite_m|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add4~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add4~25 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|sprite_m|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y70_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add4~21 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add4~21_sumout  = SUM(( \vga|bit_gen|sprite_m|sprx_r [11] ) + ( VCC ) + ( \vga|bit_gen|sprite_m|Add4~26  ))
// \vga|bit_gen|sprite_m|Add4~22  = CARRY(( \vga|bit_gen|sprite_m|sprx_r [11] ) + ( VCC ) + ( \vga|bit_gen|sprite_m|Add4~26  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_m|sprx_r [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|Add4~21_sumout ),
	.cout(\vga|bit_gen|sprite_m|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add4~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add4~21 .lut_mask = 64'h0000000000003333;
defparam \vga|bit_gen|sprite_m|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y70_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add4~17 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add4~17_sumout  = SUM(( \vga|bit_gen|sprite_m|sprx_r [12] ) + ( VCC ) + ( \vga|bit_gen|sprite_m|Add4~22  ))
// \vga|bit_gen|sprite_m|Add4~18  = CARRY(( \vga|bit_gen|sprite_m|sprx_r [12] ) + ( VCC ) + ( \vga|bit_gen|sprite_m|Add4~22  ))

	.dataa(!\vga|bit_gen|sprite_m|sprx_r [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|Add4~17_sumout ),
	.cout(\vga|bit_gen|sprite_m|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add4~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add4~17 .lut_mask = 64'h0000000000005555;
defparam \vga|bit_gen|sprite_m|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y70_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add4~13 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add4~13_sumout  = SUM(( \vga|bit_gen|sprite_m|sprx_r [13] ) + ( VCC ) + ( \vga|bit_gen|sprite_m|Add4~18  ))
// \vga|bit_gen|sprite_m|Add4~14  = CARRY(( \vga|bit_gen|sprite_m|sprx_r [13] ) + ( VCC ) + ( \vga|bit_gen|sprite_m|Add4~18  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_m|sprx_r [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|Add4~13_sumout ),
	.cout(\vga|bit_gen|sprite_m|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add4~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add4~13 .lut_mask = 64'h0000000000003333;
defparam \vga|bit_gen|sprite_m|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y70_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add4~9 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add4~9_sumout  = SUM(( \vga|bit_gen|sprite_m|sprx_r [14] ) + ( VCC ) + ( \vga|bit_gen|sprite_m|Add4~14  ))
// \vga|bit_gen|sprite_m|Add4~10  = CARRY(( \vga|bit_gen|sprite_m|sprx_r [14] ) + ( VCC ) + ( \vga|bit_gen|sprite_m|Add4~14  ))

	.dataa(!\vga|bit_gen|sprite_m|sprx_r [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|Add4~9_sumout ),
	.cout(\vga|bit_gen|sprite_m|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add4~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add4~9 .lut_mask = 64'h0000000000005555;
defparam \vga|bit_gen|sprite_m|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y70_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add4~5 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add4~5_sumout  = SUM(( \vga|bit_gen|sprite_m|sprx_r [15] ) + ( VCC ) + ( \vga|bit_gen|sprite_m|Add4~10  ))
// \vga|bit_gen|sprite_m|Add4~6  = CARRY(( \vga|bit_gen|sprite_m|sprx_r [15] ) + ( VCC ) + ( \vga|bit_gen|sprite_m|Add4~10  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_m|sprx_r [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|Add4~5_sumout ),
	.cout(\vga|bit_gen|sprite_m|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add4~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add4~5 .lut_mask = 64'h0000000000003333;
defparam \vga|bit_gen|sprite_m|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y70_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add4~1 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add4~1_sumout  = SUM(( \vga|bit_gen|sprite_m|sprx_r [15] ) + ( VCC ) + ( \vga|bit_gen|sprite_m|Add4~6  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_m|sprx_r [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add4~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add4~1 .lut_mask = 64'h0000000000003333;
defparam \vga|bit_gen|sprite_m|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_m|LessThan2~0 (
// Equation(s):
// \vga|bit_gen|sprite_m|LessThan2~0_combout  = ( !\vga|bit_gen|control|h_count [11] & ( \vga|bit_gen|sprite_m|Add4~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|bit_gen|control|h_count [11]),
	.dataf(!\vga|bit_gen|sprite_m|Add4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|LessThan2~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|LessThan2~0 .lut_mask = 64'h00000000FFFF0000;
defparam \vga|bit_gen|sprite_m|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_m|LessThan2~1 (
// Equation(s):
// \vga|bit_gen|sprite_m|LessThan2~1_combout  = ( !\vga|bit_gen|control|h_count [11] & ( \vga|bit_gen|sprite_m|Add4~21_sumout  ) ) # ( \vga|bit_gen|control|h_count [11] & ( !\vga|bit_gen|sprite_m|Add4~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|bit_gen|control|h_count [11]),
	.dataf(!\vga|bit_gen|sprite_m|Add4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|LessThan2~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|LessThan2~1 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \vga|bit_gen|sprite_m|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_m|LessThan2~2 (
// Equation(s):
// \vga|bit_gen|sprite_m|LessThan2~2_combout  = ( !\vga|bit_gen|control|h_count [6] & ( \vga|bit_gen|sprite_m|Add4~41_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|bit_gen|control|h_count [6]),
	.dataf(!\vga|bit_gen|sprite_m|Add4~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|LessThan2~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|LessThan2~2 .lut_mask = 64'h00000000FFFF0000;
defparam \vga|bit_gen|sprite_m|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y70_N10
dffeas \vga_counter_i|mx[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|mx[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|mx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|mx[0] .is_wysiwyg = "true";
defparam \vga_counter_i|mx[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_m|sprx_r[0]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_m|sprx_r[0]~feeder_combout  = ( \vga_counter_i|mx [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|mx [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|sprx_r[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|sprx_r[0]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|sprx_r[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_m|sprx_r[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y70_N5
dffeas \vga|bit_gen|sprite_m|sprx_r[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_m|sprx_r[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|sprx_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|sprx_r[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|sprx_r[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_m|LessThan2~4 (
// Equation(s):
// \vga|bit_gen|sprite_m|LessThan2~4_combout  = ( !\vga|bit_gen|control|h_count [0] & ( \vga|bit_gen|control|h_count [1] & ( (\vga|bit_gen|sprite_m|sprx_r [0] & !\vga|bit_gen|sprite_m|sprx_r [1]) ) ) ) # ( \vga|bit_gen|control|h_count [0] & ( 
// !\vga|bit_gen|control|h_count [1] & ( !\vga|bit_gen|sprite_m|sprx_r [1] ) ) ) # ( !\vga|bit_gen|control|h_count [0] & ( !\vga|bit_gen|control|h_count [1] & ( (!\vga|bit_gen|sprite_m|sprx_r [1]) # (\vga|bit_gen|sprite_m|sprx_r [0]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_m|sprx_r [0]),
	.datad(!\vga|bit_gen|sprite_m|sprx_r [1]),
	.datae(!\vga|bit_gen|control|h_count [0]),
	.dataf(!\vga|bit_gen|control|h_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|LessThan2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|LessThan2~4 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|LessThan2~4 .lut_mask = 64'hFF0FFF000F000000;
defparam \vga|bit_gen|sprite_m|LessThan2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y70_N51
cyclonev_lcell_comb \vga|bit_gen|sprite_m|LessThan2~5 (
// Equation(s):
// \vga|bit_gen|sprite_m|LessThan2~5_combout  = ( \vga|bit_gen|sprite_m|Add4~53_sumout  & ( (!\vga|bit_gen|control|h_count [3]) # ((!\vga|bit_gen|control|h_count [2] & ((\vga|bit_gen|sprite_m|Add4~57_sumout ) # (\vga|bit_gen|sprite_m|LessThan2~4_combout ))) 
// # (\vga|bit_gen|control|h_count [2] & (\vga|bit_gen|sprite_m|LessThan2~4_combout  & \vga|bit_gen|sprite_m|Add4~57_sumout ))) ) ) # ( !\vga|bit_gen|sprite_m|Add4~53_sumout  & ( (!\vga|bit_gen|control|h_count [3] & ((!\vga|bit_gen|control|h_count [2] & 
// ((\vga|bit_gen|sprite_m|Add4~57_sumout ) # (\vga|bit_gen|sprite_m|LessThan2~4_combout ))) # (\vga|bit_gen|control|h_count [2] & (\vga|bit_gen|sprite_m|LessThan2~4_combout  & \vga|bit_gen|sprite_m|Add4~57_sumout )))) ) )

	.dataa(!\vga|bit_gen|control|h_count [3]),
	.datab(!\vga|bit_gen|control|h_count [2]),
	.datac(!\vga|bit_gen|sprite_m|LessThan2~4_combout ),
	.datad(!\vga|bit_gen|sprite_m|Add4~57_sumout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_m|Add4~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|LessThan2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|LessThan2~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|LessThan2~5 .lut_mask = 64'h088A088AAEEFAEEF;
defparam \vga|bit_gen|sprite_m|LessThan2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y70_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_m|LessThan2~3 (
// Equation(s):
// \vga|bit_gen|sprite_m|LessThan2~3_combout  = ( \vga|bit_gen|sprite_m|Add4~41_sumout  & ( !\vga|bit_gen|control|h_count [6] ) ) # ( !\vga|bit_gen|sprite_m|Add4~41_sumout  & ( \vga|bit_gen|control|h_count [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_m|Add4~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|LessThan2~3 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|LessThan2~3 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \vga|bit_gen|sprite_m|LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y70_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_m|LessThan2~6 (
// Equation(s):
// \vga|bit_gen|sprite_m|LessThan2~6_combout  = ( \vga|bit_gen|sprite_m|LessThan2~5_combout  & ( !\vga|bit_gen|sprite_m|LessThan2~3_combout  & ( (!\vga|bit_gen|control|h_count [5] & ((!\vga|bit_gen|control|h_count [4]) # 
// ((\vga|bit_gen|sprite_m|Add4~45_sumout ) # (\vga|bit_gen|sprite_m|Add4~49_sumout )))) # (\vga|bit_gen|control|h_count [5] & (\vga|bit_gen|sprite_m|Add4~45_sumout  & ((!\vga|bit_gen|control|h_count [4]) # (\vga|bit_gen|sprite_m|Add4~49_sumout )))) ) ) ) # 
// ( !\vga|bit_gen|sprite_m|LessThan2~5_combout  & ( !\vga|bit_gen|sprite_m|LessThan2~3_combout  & ( (!\vga|bit_gen|control|h_count [5] & (((!\vga|bit_gen|control|h_count [4] & \vga|bit_gen|sprite_m|Add4~49_sumout )) # (\vga|bit_gen|sprite_m|Add4~45_sumout 
// ))) # (\vga|bit_gen|control|h_count [5] & (!\vga|bit_gen|control|h_count [4] & (\vga|bit_gen|sprite_m|Add4~49_sumout  & \vga|bit_gen|sprite_m|Add4~45_sumout ))) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [5]),
	.datab(!\vga|bit_gen|control|h_count [4]),
	.datac(!\vga|bit_gen|sprite_m|Add4~49_sumout ),
	.datad(!\vga|bit_gen|sprite_m|Add4~45_sumout ),
	.datae(!\vga|bit_gen|sprite_m|LessThan2~5_combout ),
	.dataf(!\vga|bit_gen|sprite_m|LessThan2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|LessThan2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|LessThan2~6 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|LessThan2~6 .lut_mask = 64'h08AE8AEF00000000;
defparam \vga|bit_gen|sprite_m|LessThan2~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_m|LessThan2~7 (
// Equation(s):
// \vga|bit_gen|sprite_m|LessThan2~7_combout  = ( \vga|bit_gen|sprite_m|LessThan2~2_combout  & ( \vga|bit_gen|sprite_m|LessThan2~6_combout  & ( (!\vga|bit_gen|sprite_m|Add4~33_sumout  & (((\vga|bit_gen|control|h_count [7] & 
// !\vga|bit_gen|sprite_m|Add4~37_sumout )) # (\vga|bit_gen|control|h_count [8]))) # (\vga|bit_gen|sprite_m|Add4~33_sumout  & (\vga|bit_gen|control|h_count [8] & (\vga|bit_gen|control|h_count [7] & !\vga|bit_gen|sprite_m|Add4~37_sumout ))) ) ) ) # ( 
// !\vga|bit_gen|sprite_m|LessThan2~2_combout  & ( \vga|bit_gen|sprite_m|LessThan2~6_combout  & ( (!\vga|bit_gen|sprite_m|Add4~33_sumout  & (((\vga|bit_gen|control|h_count [7] & !\vga|bit_gen|sprite_m|Add4~37_sumout )) # (\vga|bit_gen|control|h_count [8]))) 
// # (\vga|bit_gen|sprite_m|Add4~33_sumout  & (\vga|bit_gen|control|h_count [8] & (\vga|bit_gen|control|h_count [7] & !\vga|bit_gen|sprite_m|Add4~37_sumout ))) ) ) ) # ( \vga|bit_gen|sprite_m|LessThan2~2_combout  & ( 
// !\vga|bit_gen|sprite_m|LessThan2~6_combout  & ( (!\vga|bit_gen|sprite_m|Add4~33_sumout  & (((\vga|bit_gen|control|h_count [7] & !\vga|bit_gen|sprite_m|Add4~37_sumout )) # (\vga|bit_gen|control|h_count [8]))) # (\vga|bit_gen|sprite_m|Add4~33_sumout  & 
// (\vga|bit_gen|control|h_count [8] & (\vga|bit_gen|control|h_count [7] & !\vga|bit_gen|sprite_m|Add4~37_sumout ))) ) ) ) # ( !\vga|bit_gen|sprite_m|LessThan2~2_combout  & ( !\vga|bit_gen|sprite_m|LessThan2~6_combout  & ( 
// (!\vga|bit_gen|sprite_m|Add4~33_sumout  & (((!\vga|bit_gen|sprite_m|Add4~37_sumout ) # (\vga|bit_gen|control|h_count [7])) # (\vga|bit_gen|control|h_count [8]))) # (\vga|bit_gen|sprite_m|Add4~33_sumout  & (\vga|bit_gen|control|h_count [8] & 
// ((!\vga|bit_gen|sprite_m|Add4~37_sumout ) # (\vga|bit_gen|control|h_count [7])))) ) ) )

	.dataa(!\vga|bit_gen|sprite_m|Add4~33_sumout ),
	.datab(!\vga|bit_gen|control|h_count [8]),
	.datac(!\vga|bit_gen|control|h_count [7]),
	.datad(!\vga|bit_gen|sprite_m|Add4~37_sumout ),
	.datae(!\vga|bit_gen|sprite_m|LessThan2~2_combout ),
	.dataf(!\vga|bit_gen|sprite_m|LessThan2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|LessThan2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|LessThan2~7 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|LessThan2~7 .lut_mask = 64'hBB2B2B222B222B22;
defparam \vga|bit_gen|sprite_m|LessThan2~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_m|LessThan2~8 (
// Equation(s):
// \vga|bit_gen|sprite_m|LessThan2~8_combout  = ( !\vga|bit_gen|sprite_m|LessThan2~1_combout  & ( \vga|bit_gen|sprite_m|LessThan2~7_combout  & ( (!\vga|bit_gen|control|h_count [10] & (((!\vga|bit_gen|control|h_count [9] & \vga|bit_gen|sprite_m|Add4~29_sumout 
// )) # (\vga|bit_gen|sprite_m|Add4~25_sumout ))) # (\vga|bit_gen|control|h_count [10] & (!\vga|bit_gen|control|h_count [9] & (\vga|bit_gen|sprite_m|Add4~25_sumout  & \vga|bit_gen|sprite_m|Add4~29_sumout ))) ) ) ) # ( 
// !\vga|bit_gen|sprite_m|LessThan2~1_combout  & ( !\vga|bit_gen|sprite_m|LessThan2~7_combout  & ( (!\vga|bit_gen|control|h_count [10] & ((!\vga|bit_gen|control|h_count [9]) # ((\vga|bit_gen|sprite_m|Add4~29_sumout ) # (\vga|bit_gen|sprite_m|Add4~25_sumout 
// )))) # (\vga|bit_gen|control|h_count [10] & (\vga|bit_gen|sprite_m|Add4~25_sumout  & ((!\vga|bit_gen|control|h_count [9]) # (\vga|bit_gen|sprite_m|Add4~29_sumout )))) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [10]),
	.datab(!\vga|bit_gen|control|h_count [9]),
	.datac(!\vga|bit_gen|sprite_m|Add4~25_sumout ),
	.datad(!\vga|bit_gen|sprite_m|Add4~29_sumout ),
	.datae(!\vga|bit_gen|sprite_m|LessThan2~1_combout ),
	.dataf(!\vga|bit_gen|sprite_m|LessThan2~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|LessThan2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|LessThan2~8 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|LessThan2~8 .lut_mask = 64'h8EAF00000A8E0000;
defparam \vga|bit_gen|sprite_m|LessThan2~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_m|LessThan2~9 (
// Equation(s):
// \vga|bit_gen|sprite_m|LessThan2~9_combout  = ( \vga|bit_gen|sprite_m|LessThan2~0_combout  & ( \vga|bit_gen|sprite_m|LessThan2~8_combout  & ( (!\vga|bit_gen|control|h_count [13] & (!\vga|bit_gen|sprite_m|Add4~17_sumout  & 
// (!\vga|bit_gen|sprite_m|Add4~13_sumout  & \vga|bit_gen|control|h_count [12]))) # (\vga|bit_gen|control|h_count [13] & ((!\vga|bit_gen|sprite_m|Add4~13_sumout ) # ((!\vga|bit_gen|sprite_m|Add4~17_sumout  & \vga|bit_gen|control|h_count [12])))) ) ) ) # ( 
// !\vga|bit_gen|sprite_m|LessThan2~0_combout  & ( \vga|bit_gen|sprite_m|LessThan2~8_combout  & ( (!\vga|bit_gen|control|h_count [13] & (!\vga|bit_gen|sprite_m|Add4~17_sumout  & (!\vga|bit_gen|sprite_m|Add4~13_sumout  & \vga|bit_gen|control|h_count [12]))) # 
// (\vga|bit_gen|control|h_count [13] & ((!\vga|bit_gen|sprite_m|Add4~13_sumout ) # ((!\vga|bit_gen|sprite_m|Add4~17_sumout  & \vga|bit_gen|control|h_count [12])))) ) ) ) # ( \vga|bit_gen|sprite_m|LessThan2~0_combout  & ( 
// !\vga|bit_gen|sprite_m|LessThan2~8_combout  & ( (!\vga|bit_gen|control|h_count [13] & (!\vga|bit_gen|sprite_m|Add4~17_sumout  & (!\vga|bit_gen|sprite_m|Add4~13_sumout  & \vga|bit_gen|control|h_count [12]))) # (\vga|bit_gen|control|h_count [13] & 
// ((!\vga|bit_gen|sprite_m|Add4~13_sumout ) # ((!\vga|bit_gen|sprite_m|Add4~17_sumout  & \vga|bit_gen|control|h_count [12])))) ) ) ) # ( !\vga|bit_gen|sprite_m|LessThan2~0_combout  & ( !\vga|bit_gen|sprite_m|LessThan2~8_combout  & ( 
// (!\vga|bit_gen|control|h_count [13] & (!\vga|bit_gen|sprite_m|Add4~13_sumout  & ((!\vga|bit_gen|sprite_m|Add4~17_sumout ) # (\vga|bit_gen|control|h_count [12])))) # (\vga|bit_gen|control|h_count [13] & ((!\vga|bit_gen|sprite_m|Add4~17_sumout ) # 
// ((!\vga|bit_gen|sprite_m|Add4~13_sumout ) # (\vga|bit_gen|control|h_count [12])))) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [13]),
	.datab(!\vga|bit_gen|sprite_m|Add4~17_sumout ),
	.datac(!\vga|bit_gen|sprite_m|Add4~13_sumout ),
	.datad(!\vga|bit_gen|control|h_count [12]),
	.datae(!\vga|bit_gen|sprite_m|LessThan2~0_combout ),
	.dataf(!\vga|bit_gen|sprite_m|LessThan2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|LessThan2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|LessThan2~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|LessThan2~9 .lut_mask = 64'hD4F550D450D450D4;
defparam \vga|bit_gen|sprite_m|LessThan2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_m|LessThan2~10 (
// Equation(s):
// \vga|bit_gen|sprite_m|LessThan2~10_combout  = ( \vga|bit_gen|sprite_m|Add4~9_sumout  & ( \vga|bit_gen|sprite_m|LessThan2~9_combout  & ( (!\vga|bit_gen|control|h_count [14] & ((!\vga|bit_gen|sprite_m|Add4~1_sumout ) # ((\vga|bit_gen|control|h_count [15] & 
// \vga|bit_gen|sprite_m|Add4~5_sumout )))) # (\vga|bit_gen|control|h_count [14] & (!\vga|bit_gen|sprite_m|Add4~1_sumout  & ((\vga|bit_gen|sprite_m|Add4~5_sumout ) # (\vga|bit_gen|control|h_count [15])))) ) ) ) # ( !\vga|bit_gen|sprite_m|Add4~9_sumout  & ( 
// \vga|bit_gen|sprite_m|LessThan2~9_combout  & ( (!\vga|bit_gen|sprite_m|Add4~1_sumout  & ((\vga|bit_gen|sprite_m|Add4~5_sumout ) # (\vga|bit_gen|control|h_count [15]))) ) ) ) # ( \vga|bit_gen|sprite_m|Add4~9_sumout  & ( 
// !\vga|bit_gen|sprite_m|LessThan2~9_combout  & ( (!\vga|bit_gen|sprite_m|Add4~1_sumout ) # ((\vga|bit_gen|control|h_count [15] & \vga|bit_gen|sprite_m|Add4~5_sumout )) ) ) ) # ( !\vga|bit_gen|sprite_m|Add4~9_sumout  & ( 
// !\vga|bit_gen|sprite_m|LessThan2~9_combout  & ( (!\vga|bit_gen|control|h_count [14] & ((!\vga|bit_gen|sprite_m|Add4~1_sumout ) # ((\vga|bit_gen|control|h_count [15] & \vga|bit_gen|sprite_m|Add4~5_sumout )))) # (\vga|bit_gen|control|h_count [14] & 
// (!\vga|bit_gen|sprite_m|Add4~1_sumout  & ((\vga|bit_gen|sprite_m|Add4~5_sumout ) # (\vga|bit_gen|control|h_count [15])))) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [14]),
	.datab(!\vga|bit_gen|control|h_count [15]),
	.datac(!\vga|bit_gen|sprite_m|Add4~5_sumout ),
	.datad(!\vga|bit_gen|sprite_m|Add4~1_sumout ),
	.datae(!\vga|bit_gen|sprite_m|Add4~9_sumout ),
	.dataf(!\vga|bit_gen|sprite_m|LessThan2~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|LessThan2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|LessThan2~10 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|LessThan2~10 .lut_mask = 64'hBF02FF033F00BF02;
defparam \vga|bit_gen|sprite_m|LessThan2~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_m|state~23 (
// Equation(s):
// \vga|bit_gen|sprite_m|state~23_combout  = ( \vga|bit_gen|sprite_m|LessThan2~10_combout  & ( (\vga|bit_gen|control|h_bright~q  & (\reset~input_o  & ((\vga|bit_gen|sprite_m|state~22_combout ) # (\vga|bit_gen|sprite_m|state.WAIT_POS~q )))) ) ) # ( 
// !\vga|bit_gen|sprite_m|LessThan2~10_combout  & ( (\vga|bit_gen|control|h_bright~q  & (\vga|bit_gen|sprite_m|state~22_combout  & \reset~input_o )) ) )

	.dataa(!\vga|bit_gen|control|h_bright~q ),
	.datab(!\vga|bit_gen|sprite_m|state.WAIT_POS~q ),
	.datac(!\vga|bit_gen|sprite_m|state~22_combout ),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_m|LessThan2~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|state~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|state~23 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|state~23 .lut_mask = 64'h0005000500150015;
defparam \vga|bit_gen|sprite_m|state~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y71_N17
dffeas \vga|bit_gen|sprite_m|state.WAIT_POS (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_m|state~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|state.WAIT_POS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|state.WAIT_POS .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|state.WAIT_POS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_m|bmap_x~3 (
// Equation(s):
// \vga|bit_gen|sprite_m|bmap_x~3_combout  = (\reset~input_o  & (\vga|bit_gen|sprite_m|state.SPR_LINE~q  & !\vga|bit_gen|sprite_m|bmap_x [0]))

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\vga|bit_gen|sprite_m|state.SPR_LINE~q ),
	.datad(!\vga|bit_gen|sprite_m|bmap_x [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|bmap_x~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|bmap_x~3 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|bmap_x~3 .lut_mask = 64'h0300030003000300;
defparam \vga|bit_gen|sprite_m|bmap_x~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_m|cnt_x~2 (
// Equation(s):
// \vga|bit_gen|sprite_m|cnt_x~2_combout  = ( !\vga|bit_gen|sprite_m|cnt_x [0] & ( (\vga|bit_gen|sprite_m|state.SPR_LINE~q  & \reset~input_o ) ) )

	.dataa(!\vga|bit_gen|sprite_m|state.SPR_LINE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_m|cnt_x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|cnt_x~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|cnt_x~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|cnt_x~2 .lut_mask = 64'h0055005500000000;
defparam \vga|bit_gen|sprite_m|cnt_x~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N9
cyclonev_lcell_comb \vga|bit_gen|sprite_m|cnt_x[2]~1 (
// Equation(s):
// \vga|bit_gen|sprite_m|cnt_x[2]~1_combout  = ( \vga|bit_gen|sprite_m|LessThan2~10_combout  & ( (!\reset~input_o ) # ((\vga|bit_gen|sprite_m|state.SPR_LINE~q  & (!\vga|bit_gen|sprite_m|state.WAIT_POS~q  & \vga|bit_gen|control|h_bright~q ))) ) ) # ( 
// !\vga|bit_gen|sprite_m|LessThan2~10_combout  & ( (!\reset~input_o ) # ((\vga|bit_gen|control|h_bright~q  & ((\vga|bit_gen|sprite_m|state.WAIT_POS~q ) # (\vga|bit_gen|sprite_m|state.SPR_LINE~q )))) ) )

	.dataa(!\vga|bit_gen|sprite_m|state.SPR_LINE~q ),
	.datab(!\vga|bit_gen|sprite_m|state.WAIT_POS~q ),
	.datac(!\reset~input_o ),
	.datad(!\vga|bit_gen|control|h_bright~q ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_m|LessThan2~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|cnt_x[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|cnt_x[2]~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|cnt_x[2]~1 .lut_mask = 64'hF0F7F0F7F0F4F0F4;
defparam \vga|bit_gen|sprite_m|cnt_x[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y71_N32
dffeas \vga|bit_gen|sprite_m|cnt_x[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_m|cnt_x~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|cnt_x[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|cnt_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|cnt_x[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|cnt_x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y71_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_m|cnt_x~0 (
// Equation(s):
// \vga|bit_gen|sprite_m|cnt_x~0_combout  = (\reset~input_o  & (\vga|bit_gen|sprite_m|state.SPR_LINE~q  & (!\vga|bit_gen|sprite_m|cnt_x [1] $ (!\vga|bit_gen|sprite_m|cnt_x [0]))))

	.dataa(!\vga|bit_gen|sprite_m|cnt_x [1]),
	.datab(!\vga|bit_gen|sprite_m|cnt_x [0]),
	.datac(!\reset~input_o ),
	.datad(!\vga|bit_gen|sprite_m|state.SPR_LINE~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|cnt_x~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|cnt_x~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|cnt_x~0 .lut_mask = 64'h0006000600060006;
defparam \vga|bit_gen|sprite_m|cnt_x~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y73_N38
dffeas \vga|bit_gen|sprite_m|cnt_x[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_m|cnt_x~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|cnt_x[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|cnt_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|cnt_x[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|cnt_x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_m|bmap_x[1]~0 (
// Equation(s):
// \vga|bit_gen|sprite_m|bmap_x[1]~0_combout  = ( \vga|bit_gen|sprite_m|cnt_x [1] & ( (\vga|bit_gen|sprite_m|state.SPR_LINE~q  & \vga|bit_gen|sprite_m|cnt_x [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_m|state.SPR_LINE~q ),
	.datad(!\vga|bit_gen|sprite_m|cnt_x [0]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_m|cnt_x [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|bmap_x[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|bmap_x[1]~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|bmap_x[1]~0 .lut_mask = 64'h00000000000F000F;
defparam \vga|bit_gen|sprite_m|bmap_x[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N21
cyclonev_lcell_comb \vga|bit_gen|sprite_m|bmap_x[1]~1 (
// Equation(s):
// \vga|bit_gen|sprite_m|bmap_x[1]~1_combout  = ( \vga|bit_gen|sprite_m|state.WAIT_POS~q  & ( (!\reset~input_o ) # ((\vga|bit_gen|control|h_bright~q  & ((!\vga|bit_gen|sprite_m|LessThan2~10_combout ) # (\vga|bit_gen|sprite_m|bmap_x[1]~0_combout )))) ) ) # ( 
// !\vga|bit_gen|sprite_m|state.WAIT_POS~q  & ( (!\reset~input_o ) # ((\vga|bit_gen|control|h_bright~q  & \vga|bit_gen|sprite_m|bmap_x[1]~0_combout )) ) )

	.dataa(!\vga|bit_gen|control|h_bright~q ),
	.datab(!\reset~input_o ),
	.datac(!\vga|bit_gen|sprite_m|bmap_x[1]~0_combout ),
	.datad(!\vga|bit_gen|sprite_m|LessThan2~10_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_m|state.WAIT_POS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|bmap_x[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|bmap_x[1]~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|bmap_x[1]~1 .lut_mask = 64'hCDCDCDCDDDCDDDCD;
defparam \vga|bit_gen|sprite_m|bmap_x[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y71_N23
dffeas \vga|bit_gen|sprite_m|bmap_x[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_m|bmap_x~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|bmap_x[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|bmap_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|bmap_x[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|bmap_x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N57
cyclonev_lcell_comb \vga|bit_gen|sprite_m|bmap_x~4 (
// Equation(s):
// \vga|bit_gen|sprite_m|bmap_x~4_combout  = ( \vga|bit_gen|sprite_m|state.SPR_LINE~q  & ( (\reset~input_o  & (!\vga|bit_gen|sprite_m|bmap_x [0] $ (!\vga|bit_gen|sprite_m|bmap_x [1]))) ) )

	.dataa(!\vga|bit_gen|sprite_m|bmap_x [0]),
	.datab(!\reset~input_o ),
	.datac(!\vga|bit_gen|sprite_m|bmap_x [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_m|state.SPR_LINE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|bmap_x~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|bmap_x~4 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|bmap_x~4 .lut_mask = 64'h0000000012121212;
defparam \vga|bit_gen|sprite_m|bmap_x~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y71_N50
dffeas \vga|bit_gen|sprite_m|bmap_x[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_m|bmap_x~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|bmap_x[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|bmap_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|bmap_x[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|bmap_x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_m|bmap_x~2 (
// Equation(s):
// \vga|bit_gen|sprite_m|bmap_x~2_combout  = ( \vga|bit_gen|sprite_m|bmap_x [2] & ( (\vga|bit_gen|sprite_m|state.SPR_LINE~q  & (\reset~input_o  & ((!\vga|bit_gen|sprite_m|bmap_x [1]) # (!\vga|bit_gen|sprite_m|bmap_x [0])))) ) ) # ( 
// !\vga|bit_gen|sprite_m|bmap_x [2] & ( (\vga|bit_gen|sprite_m|state.SPR_LINE~q  & (\vga|bit_gen|sprite_m|bmap_x [1] & (\reset~input_o  & \vga|bit_gen|sprite_m|bmap_x [0]))) ) )

	.dataa(!\vga|bit_gen|sprite_m|state.SPR_LINE~q ),
	.datab(!\vga|bit_gen|sprite_m|bmap_x [1]),
	.datac(!\reset~input_o ),
	.datad(!\vga|bit_gen|sprite_m|bmap_x [0]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_m|bmap_x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|bmap_x~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|bmap_x~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|bmap_x~2 .lut_mask = 64'h0001000105040504;
defparam \vga|bit_gen|sprite_m|bmap_x~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y71_N41
dffeas \vga|bit_gen|sprite_m|bmap_x[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_m|bmap_x~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|bmap_x[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|bmap_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|bmap_x[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|bmap_x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N27
cyclonev_lcell_comb \vga|bit_gen|sprite_m|state~17 (
// Equation(s):
// \vga|bit_gen|sprite_m|state~17_combout  = (\vga|bit_gen|sprite_m|bmap_x [0] & (\vga|bit_gen|sprite_m|bmap_x [2] & \vga|bit_gen|sprite_m|bmap_x [1]))

	.dataa(!\vga|bit_gen|sprite_m|bmap_x [0]),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_m|bmap_x [2]),
	.datad(!\vga|bit_gen|sprite_m|bmap_x [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|state~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|state~17 .lut_mask = 64'h0005000500050005;
defparam \vga|bit_gen|sprite_m|state~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_m|bmap_x~5 (
// Equation(s):
// \vga|bit_gen|sprite_m|bmap_x~5_combout  = ( \vga|bit_gen|sprite_m|bmap_x [0] & ( \vga|bit_gen|sprite_m|bmap_x [2] & ( (\vga|bit_gen|sprite_m|state.SPR_LINE~q  & (\reset~input_o  & (!\vga|bit_gen|sprite_m|bmap_x [3] $ (!\vga|bit_gen|sprite_m|bmap_x [1])))) 
// ) ) ) # ( !\vga|bit_gen|sprite_m|bmap_x [0] & ( \vga|bit_gen|sprite_m|bmap_x [2] & ( (\vga|bit_gen|sprite_m|bmap_x [3] & (\vga|bit_gen|sprite_m|state.SPR_LINE~q  & \reset~input_o )) ) ) ) # ( \vga|bit_gen|sprite_m|bmap_x [0] & ( 
// !\vga|bit_gen|sprite_m|bmap_x [2] & ( (\vga|bit_gen|sprite_m|bmap_x [3] & (\vga|bit_gen|sprite_m|state.SPR_LINE~q  & \reset~input_o )) ) ) ) # ( !\vga|bit_gen|sprite_m|bmap_x [0] & ( !\vga|bit_gen|sprite_m|bmap_x [2] & ( (\vga|bit_gen|sprite_m|bmap_x [3] 
// & (\vga|bit_gen|sprite_m|state.SPR_LINE~q  & \reset~input_o )) ) ) )

	.dataa(!\vga|bit_gen|sprite_m|bmap_x [3]),
	.datab(!\vga|bit_gen|sprite_m|bmap_x [1]),
	.datac(!\vga|bit_gen|sprite_m|state.SPR_LINE~q ),
	.datad(!\reset~input_o ),
	.datae(!\vga|bit_gen|sprite_m|bmap_x [0]),
	.dataf(!\vga|bit_gen|sprite_m|bmap_x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|bmap_x~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|bmap_x~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|bmap_x~5 .lut_mask = 64'h0005000500050006;
defparam \vga|bit_gen|sprite_m|bmap_x~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y71_N53
dffeas \vga|bit_gen|sprite_m|bmap_x[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_m|bmap_x~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|bmap_x[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|bmap_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|bmap_x[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|bmap_x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_m|state~18 (
// Equation(s):
// \vga|bit_gen|sprite_m|state~18_combout  = ( \vga|bit_gen|sprite_m|cnt_x [1] & ( \vga|bit_gen|sprite_m|cnt_x [0] & ( \vga|bit_gen|sprite_m|bmap_x [3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_m|bmap_x [3]),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_m|cnt_x [1]),
	.dataf(!\vga|bit_gen|sprite_m|cnt_x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|state~18 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|state~18 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_m|state~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y71_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_m|state~20 (
// Equation(s):
// \vga|bit_gen|sprite_m|state~20_combout  = ( \vga|bit_gen|sprite_m|state~18_combout  & ( (!\vga|bit_gen|sprite_p2|Equal1~4_combout  & !\vga|bit_gen|sprite_m|state~17_combout ) ) ) # ( !\vga|bit_gen|sprite_m|state~18_combout  & ( 
// !\vga|bit_gen|sprite_p2|Equal1~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p2|Equal1~4_combout ),
	.datad(!\vga|bit_gen|sprite_m|state~17_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_m|state~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|state~20 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|state~20 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \vga|bit_gen|sprite_m|state~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y71_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_m|state~21 (
// Equation(s):
// \vga|bit_gen|sprite_m|state~21_combout  = ( \vga|bit_gen|sprite_m|state~20_combout  & ( \vga|bit_gen|sprite_m|LessThan2~10_combout  & ( (\vga|bit_gen|control|h_bright~q  & (\vga|bit_gen|sprite_m|state.SPR_LINE~q  & \reset~input_o )) ) ) ) # ( 
// \vga|bit_gen|sprite_m|state~20_combout  & ( !\vga|bit_gen|sprite_m|LessThan2~10_combout  & ( (\vga|bit_gen|control|h_bright~q  & (\reset~input_o  & ((\vga|bit_gen|sprite_m|state.WAIT_POS~q ) # (\vga|bit_gen|sprite_m|state.SPR_LINE~q )))) ) ) ) # ( 
// !\vga|bit_gen|sprite_m|state~20_combout  & ( !\vga|bit_gen|sprite_m|LessThan2~10_combout  & ( (\vga|bit_gen|control|h_bright~q  & (\reset~input_o  & \vga|bit_gen|sprite_m|state.WAIT_POS~q )) ) ) )

	.dataa(!\vga|bit_gen|control|h_bright~q ),
	.datab(!\vga|bit_gen|sprite_m|state.SPR_LINE~q ),
	.datac(!\reset~input_o ),
	.datad(!\vga|bit_gen|sprite_m|state.WAIT_POS~q ),
	.datae(!\vga|bit_gen|sprite_m|state~20_combout ),
	.dataf(!\vga|bit_gen|sprite_m|LessThan2~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|state~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|state~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|state~21 .lut_mask = 64'h0005010500000101;
defparam \vga|bit_gen|sprite_m|state~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y71_N47
dffeas \vga|bit_gen|sprite_m|state.SPR_LINE (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_m|state~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|state.SPR_LINE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|state.SPR_LINE .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|state.SPR_LINE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add5~5 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add5~5_sumout  = SUM(( \vga|bit_gen|sprite_m|spr_rom_addr [0] ) + ( VCC ) + ( !VCC ))
// \vga|bit_gen|sprite_m|Add5~6  = CARRY(( \vga|bit_gen|sprite_m|spr_rom_addr [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_m|spr_rom_addr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|Add5~5_sumout ),
	.cout(\vga|bit_gen|sprite_m|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add5~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add5~5 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_m|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add0~10 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add0~10_cout  = CARRY(( GND ) + ( !VCC ) + ( !VCC ))
// \vga|bit_gen|sprite_m|Add0~11  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|bit_gen|sprite_m|Add0~10_cout ),
	.shareout(\vga|bit_gen|sprite_m|Add0~11 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add0~10 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add0~10 .lut_mask = 64'h0000FFFF00000000;
defparam \vga|bit_gen|sprite_m|Add0~10 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add0~1 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add0~1_sumout  = SUM(( !\vga|bit_gen|control|h_count [0] $ (\vga|bit_gen|sprite_m|sprx_r [0]) ) + ( \vga|bit_gen|sprite_m|Add0~11  ) + ( \vga|bit_gen|sprite_m|Add0~10_cout  ))
// \vga|bit_gen|sprite_m|Add0~2  = CARRY(( !\vga|bit_gen|control|h_count [0] $ (\vga|bit_gen|sprite_m|sprx_r [0]) ) + ( \vga|bit_gen|sprite_m|Add0~11  ) + ( \vga|bit_gen|sprite_m|Add0~10_cout  ))
// \vga|bit_gen|sprite_m|Add0~3  = SHARE((\vga|bit_gen|control|h_count [0] & !\vga|bit_gen|sprite_m|sprx_r [0]))

	.dataa(!\vga|bit_gen|control|h_count [0]),
	.datab(!\vga|bit_gen|sprite_m|sprx_r [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|Add0~10_cout ),
	.sharein(\vga|bit_gen|sprite_m|Add0~11 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|Add0~1_sumout ),
	.cout(\vga|bit_gen|sprite_m|Add0~2 ),
	.shareout(\vga|bit_gen|sprite_m|Add0~3 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add0~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add0~1 .lut_mask = 64'h0000444400009999;
defparam \vga|bit_gen|sprite_m|Add0~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_m|spr_rom_addr~1 (
// Equation(s):
// \vga|bit_gen|sprite_m|spr_rom_addr~1_combout  = ( \vga|bit_gen|sprite_m|Add0~1_sumout  & ( (!\vga|bit_gen|sprite_m|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_m|Add5~5_sumout ) ) ) # ( !\vga|bit_gen|sprite_m|Add0~1_sumout  & ( 
// (\vga|bit_gen|sprite_m|state.SPR_LINE~q  & \vga|bit_gen|sprite_m|Add5~5_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_m|state.SPR_LINE~q ),
	.datad(!\vga|bit_gen|sprite_m|Add5~5_sumout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_m|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|spr_rom_addr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_rom_addr~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|spr_rom_addr~1 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \vga|bit_gen|sprite_m|spr_rom_addr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y71_N2
dffeas \vga|bit_gen|sprite_m|spr_rom_addr[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_m|spr_rom_addr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_m|bmap_x[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|spr_rom_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_rom_addr[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|spr_rom_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add5~9 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add5~9_sumout  = SUM(( \vga|bit_gen|sprite_m|spr_rom_addr [1] ) + ( GND ) + ( \vga|bit_gen|sprite_m|Add5~6  ))
// \vga|bit_gen|sprite_m|Add5~10  = CARRY(( \vga|bit_gen|sprite_m|spr_rom_addr [1] ) + ( GND ) + ( \vga|bit_gen|sprite_m|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_m|spr_rom_addr [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|Add5~9_sumout ),
	.cout(\vga|bit_gen|sprite_m|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add5~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add5~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_m|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add0~13 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add0~13_sumout  = SUM(( !\vga|bit_gen|control|h_count [1] $ (\vga|bit_gen|sprite_m|sprx_r [1]) ) + ( \vga|bit_gen|sprite_m|Add0~3  ) + ( \vga|bit_gen|sprite_m|Add0~2  ))
// \vga|bit_gen|sprite_m|Add0~14  = CARRY(( !\vga|bit_gen|control|h_count [1] $ (\vga|bit_gen|sprite_m|sprx_r [1]) ) + ( \vga|bit_gen|sprite_m|Add0~3  ) + ( \vga|bit_gen|sprite_m|Add0~2  ))
// \vga|bit_gen|sprite_m|Add0~15  = SHARE((\vga|bit_gen|control|h_count [1] & !\vga|bit_gen|sprite_m|sprx_r [1]))

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|h_count [1]),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_m|sprx_r [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|Add0~2 ),
	.sharein(\vga|bit_gen|sprite_m|Add0~3 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|Add0~13_sumout ),
	.cout(\vga|bit_gen|sprite_m|Add0~14 ),
	.shareout(\vga|bit_gen|sprite_m|Add0~15 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add0~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add0~13 .lut_mask = 64'h000033000000CC33;
defparam \vga|bit_gen|sprite_m|Add0~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add2~5 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add2~5_sumout  = SUM(( \vga|bit_gen|sprite_m|Add0~13_sumout  ) + ( VCC ) + ( !VCC ))
// \vga|bit_gen|sprite_m|Add2~6  = CARRY(( \vga|bit_gen|sprite_m|Add0~13_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_m|Add0~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|Add2~5_sumout ),
	.cout(\vga|bit_gen|sprite_m|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add2~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add2~5 .lut_mask = 64'h0000000000003333;
defparam \vga|bit_gen|sprite_m|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_m|spr_rom_addr~2 (
// Equation(s):
// \vga|bit_gen|sprite_m|spr_rom_addr~2_combout  = ( \vga|bit_gen|sprite_m|Add2~5_sumout  & ( (!\vga|bit_gen|sprite_m|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_m|Add5~9_sumout ) ) ) # ( !\vga|bit_gen|sprite_m|Add2~5_sumout  & ( 
// (\vga|bit_gen|sprite_m|state.SPR_LINE~q  & \vga|bit_gen|sprite_m|Add5~9_sumout ) ) )

	.dataa(!\vga|bit_gen|sprite_m|state.SPR_LINE~q ),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_m|Add5~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_m|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|spr_rom_addr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_rom_addr~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|spr_rom_addr~2 .lut_mask = 64'h05050505AFAFAFAF;
defparam \vga|bit_gen|sprite_m|spr_rom_addr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y71_N47
dffeas \vga|bit_gen|sprite_m|spr_rom_addr[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_m|spr_rom_addr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_m|bmap_x[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|spr_rom_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_rom_addr[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|spr_rom_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add5~13 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add5~13_sumout  = SUM(( \vga|bit_gen|sprite_m|spr_rom_addr [2] ) + ( GND ) + ( \vga|bit_gen|sprite_m|Add5~10  ))
// \vga|bit_gen|sprite_m|Add5~14  = CARRY(( \vga|bit_gen|sprite_m|spr_rom_addr [2] ) + ( GND ) + ( \vga|bit_gen|sprite_m|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_m|spr_rom_addr [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|Add5~13_sumout ),
	.cout(\vga|bit_gen|sprite_m|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add5~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add5~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|sprite_m|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N9
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add0~17 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add0~17_sumout  = SUM(( !\vga|bit_gen|sprite_m|sprx_r [2] $ (\vga|bit_gen|control|h_count [2]) ) + ( \vga|bit_gen|sprite_m|Add0~15  ) + ( \vga|bit_gen|sprite_m|Add0~14  ))
// \vga|bit_gen|sprite_m|Add0~18  = CARRY(( !\vga|bit_gen|sprite_m|sprx_r [2] $ (\vga|bit_gen|control|h_count [2]) ) + ( \vga|bit_gen|sprite_m|Add0~15  ) + ( \vga|bit_gen|sprite_m|Add0~14  ))
// \vga|bit_gen|sprite_m|Add0~19  = SHARE((!\vga|bit_gen|sprite_m|sprx_r [2] & \vga|bit_gen|control|h_count [2]))

	.dataa(!\vga|bit_gen|sprite_m|sprx_r [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|h_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|Add0~14 ),
	.sharein(\vga|bit_gen|sprite_m|Add0~15 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|Add0~17_sumout ),
	.cout(\vga|bit_gen|sprite_m|Add0~18 ),
	.shareout(\vga|bit_gen|sprite_m|Add0~19 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add0~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add0~17 .lut_mask = 64'h000000AA0000AA55;
defparam \vga|bit_gen|sprite_m|Add0~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add2~9 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add2~9_sumout  = SUM(( \vga|bit_gen|sprite_m|Add0~17_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_m|Add2~6  ))
// \vga|bit_gen|sprite_m|Add2~10  = CARRY(( \vga|bit_gen|sprite_m|Add0~17_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_m|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_m|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|Add2~9_sumout ),
	.cout(\vga|bit_gen|sprite_m|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add2~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add2~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_m|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y71_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_m|spr_rom_addr~3 (
// Equation(s):
// \vga|bit_gen|sprite_m|spr_rom_addr~3_combout  = ( \vga|bit_gen|sprite_m|Add2~9_sumout  & ( (!\vga|bit_gen|sprite_m|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_m|Add5~13_sumout ) ) ) # ( !\vga|bit_gen|sprite_m|Add2~9_sumout  & ( 
// (\vga|bit_gen|sprite_m|Add5~13_sumout  & \vga|bit_gen|sprite_m|state.SPR_LINE~q ) ) )

	.dataa(!\vga|bit_gen|sprite_m|Add5~13_sumout ),
	.datab(!\vga|bit_gen|sprite_m|state.SPR_LINE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_m|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|spr_rom_addr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_rom_addr~3 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|spr_rom_addr~3 .lut_mask = 64'h11111111DDDDDDDD;
defparam \vga|bit_gen|sprite_m|spr_rom_addr~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y71_N47
dffeas \vga|bit_gen|sprite_m|spr_rom_addr[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_m|spr_rom_addr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_m|bmap_x[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|spr_rom_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_rom_addr[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|spr_rom_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add5~17 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add5~17_sumout  = SUM(( \vga|bit_gen|sprite_m|spr_rom_addr [3] ) + ( GND ) + ( \vga|bit_gen|sprite_m|Add5~14  ))
// \vga|bit_gen|sprite_m|Add5~18  = CARRY(( \vga|bit_gen|sprite_m|spr_rom_addr [3] ) + ( GND ) + ( \vga|bit_gen|sprite_m|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_m|spr_rom_addr [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|Add5~17_sumout ),
	.cout(\vga|bit_gen|sprite_m|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add5~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add5~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_m|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add0~21 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add0~21_sumout  = SUM(( !\vga|bit_gen|sprite_m|sprx_r [3] $ (\vga|bit_gen|control|h_count [3]) ) + ( \vga|bit_gen|sprite_m|Add0~19  ) + ( \vga|bit_gen|sprite_m|Add0~18  ))
// \vga|bit_gen|sprite_m|Add0~22  = CARRY(( !\vga|bit_gen|sprite_m|sprx_r [3] $ (\vga|bit_gen|control|h_count [3]) ) + ( \vga|bit_gen|sprite_m|Add0~19  ) + ( \vga|bit_gen|sprite_m|Add0~18  ))
// \vga|bit_gen|sprite_m|Add0~23  = SHARE((!\vga|bit_gen|sprite_m|sprx_r [3] & \vga|bit_gen|control|h_count [3]))

	.dataa(!\vga|bit_gen|sprite_m|sprx_r [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|h_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|Add0~18 ),
	.sharein(\vga|bit_gen|sprite_m|Add0~19 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|Add0~21_sumout ),
	.cout(\vga|bit_gen|sprite_m|Add0~22 ),
	.shareout(\vga|bit_gen|sprite_m|Add0~23 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add0~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add0~21 .lut_mask = 64'h000000AA0000AA55;
defparam \vga|bit_gen|sprite_m|Add0~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add2~13 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add2~13_sumout  = SUM(( \vga|bit_gen|sprite_m|Add0~21_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_m|Add2~10  ))
// \vga|bit_gen|sprite_m|Add2~14  = CARRY(( \vga|bit_gen|sprite_m|Add0~21_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_m|Add2~10  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_m|Add0~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|Add2~13_sumout ),
	.cout(\vga|bit_gen|sprite_m|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add2~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add2~13 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|bit_gen|sprite_m|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y71_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_m|spr_rom_addr~4 (
// Equation(s):
// \vga|bit_gen|sprite_m|spr_rom_addr~4_combout  = ( \vga|bit_gen|sprite_m|Add2~13_sumout  & ( (!\vga|bit_gen|sprite_m|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_m|Add5~17_sumout ) ) ) # ( !\vga|bit_gen|sprite_m|Add2~13_sumout  & ( 
// (\vga|bit_gen|sprite_m|state.SPR_LINE~q  & \vga|bit_gen|sprite_m|Add5~17_sumout ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_m|state.SPR_LINE~q ),
	.datac(!\vga|bit_gen|sprite_m|Add5~17_sumout ),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_m|Add2~13_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|spr_rom_addr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_rom_addr~4 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|spr_rom_addr~4 .lut_mask = 64'h0303CFCF0303CFCF;
defparam \vga|bit_gen|sprite_m|spr_rom_addr~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y71_N14
dffeas \vga|bit_gen|sprite_m|spr_rom_addr[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_m|spr_rom_addr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_m|bmap_x[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|spr_rom_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_rom_addr[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|spr_rom_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add0~25 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add0~25_sumout  = SUM(( !\vga|bit_gen|sprite_m|sprx_r [4] $ (!\vga|bit_gen|control|h_count [4] $ (!\vga|bit_gen|sprite_m|spr_diff[0]~53_sumout )) ) + ( \vga|bit_gen|sprite_m|Add0~23  ) + ( \vga|bit_gen|sprite_m|Add0~22  ))
// \vga|bit_gen|sprite_m|Add0~26  = CARRY(( !\vga|bit_gen|sprite_m|sprx_r [4] $ (!\vga|bit_gen|control|h_count [4] $ (!\vga|bit_gen|sprite_m|spr_diff[0]~53_sumout )) ) + ( \vga|bit_gen|sprite_m|Add0~23  ) + ( \vga|bit_gen|sprite_m|Add0~22  ))
// \vga|bit_gen|sprite_m|Add0~27  = SHARE((!\vga|bit_gen|sprite_m|sprx_r [4] & ((\vga|bit_gen|sprite_m|spr_diff[0]~53_sumout ) # (\vga|bit_gen|control|h_count [4]))) # (\vga|bit_gen|sprite_m|sprx_r [4] & (\vga|bit_gen|control|h_count [4] & 
// \vga|bit_gen|sprite_m|spr_diff[0]~53_sumout )))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_m|sprx_r [4]),
	.datac(!\vga|bit_gen|control|h_count [4]),
	.datad(!\vga|bit_gen|sprite_m|spr_diff[0]~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|Add0~22 ),
	.sharein(\vga|bit_gen|sprite_m|Add0~23 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|Add0~25_sumout ),
	.cout(\vga|bit_gen|sprite_m|Add0~26 ),
	.shareout(\vga|bit_gen|sprite_m|Add0~27 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add0~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add0~25 .lut_mask = 64'h00000CCF0000C33C;
defparam \vga|bit_gen|sprite_m|Add0~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add0~33 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add0~33_sumout  = SUM(( !\vga|bit_gen|sprite_m|sprx_r [5] $ (!\vga|bit_gen|control|h_count [5] $ (!\vga|bit_gen|sprite_m|spr_diff[1]~49_sumout )) ) + ( \vga|bit_gen|sprite_m|Add0~27  ) + ( \vga|bit_gen|sprite_m|Add0~26  ))
// \vga|bit_gen|sprite_m|Add0~34  = CARRY(( !\vga|bit_gen|sprite_m|sprx_r [5] $ (!\vga|bit_gen|control|h_count [5] $ (!\vga|bit_gen|sprite_m|spr_diff[1]~49_sumout )) ) + ( \vga|bit_gen|sprite_m|Add0~27  ) + ( \vga|bit_gen|sprite_m|Add0~26  ))
// \vga|bit_gen|sprite_m|Add0~35  = SHARE((!\vga|bit_gen|sprite_m|sprx_r [5] & ((\vga|bit_gen|sprite_m|spr_diff[1]~49_sumout ) # (\vga|bit_gen|control|h_count [5]))) # (\vga|bit_gen|sprite_m|sprx_r [5] & (\vga|bit_gen|control|h_count [5] & 
// \vga|bit_gen|sprite_m|spr_diff[1]~49_sumout )))

	.dataa(!\vga|bit_gen|sprite_m|sprx_r [5]),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [5]),
	.datad(!\vga|bit_gen|sprite_m|spr_diff[1]~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|Add0~26 ),
	.sharein(\vga|bit_gen|sprite_m|Add0~27 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|Add0~33_sumout ),
	.cout(\vga|bit_gen|sprite_m|Add0~34 ),
	.shareout(\vga|bit_gen|sprite_m|Add0~35 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add0~33 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add0~33 .lut_mask = 64'h00000AAF0000A55A;
defparam \vga|bit_gen|sprite_m|Add0~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add2~17 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add2~17_sumout  = SUM(( \vga|bit_gen|sprite_m|Add0~25_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_m|Add2~14  ))
// \vga|bit_gen|sprite_m|Add2~18  = CARRY(( \vga|bit_gen|sprite_m|Add0~25_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_m|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_m|Add0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|Add2~17_sumout ),
	.cout(\vga|bit_gen|sprite_m|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add2~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add2~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_m|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add2~25 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add2~25_sumout  = SUM(( \vga|bit_gen|sprite_m|Add0~33_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_m|Add2~18  ))
// \vga|bit_gen|sprite_m|Add2~26  = CARRY(( \vga|bit_gen|sprite_m|Add0~33_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_m|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_m|Add0~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|Add2~25_sumout ),
	.cout(\vga|bit_gen|sprite_m|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add2~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add2~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_m|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add5~21 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add5~21_sumout  = SUM(( \vga|bit_gen|sprite_m|spr_rom_addr [4] ) + ( GND ) + ( \vga|bit_gen|sprite_m|Add5~18  ))
// \vga|bit_gen|sprite_m|Add5~22  = CARRY(( \vga|bit_gen|sprite_m|spr_rom_addr [4] ) + ( GND ) + ( \vga|bit_gen|sprite_m|Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_m|spr_rom_addr [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|Add5~21_sumout ),
	.cout(\vga|bit_gen|sprite_m|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add5~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add5~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_m|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_m|spr_rom_addr~5 (
// Equation(s):
// \vga|bit_gen|sprite_m|spr_rom_addr~5_combout  = ( \vga|bit_gen|sprite_m|Add2~17_sumout  & ( (!\vga|bit_gen|sprite_m|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_m|Add5~21_sumout ) ) ) # ( !\vga|bit_gen|sprite_m|Add2~17_sumout  & ( 
// (\vga|bit_gen|sprite_m|Add5~21_sumout  & \vga|bit_gen|sprite_m|state.SPR_LINE~q ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_m|Add5~21_sumout ),
	.datac(!\vga|bit_gen|sprite_m|state.SPR_LINE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_m|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|spr_rom_addr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_rom_addr~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|spr_rom_addr~5 .lut_mask = 64'h03030303F3F3F3F3;
defparam \vga|bit_gen|sprite_m|spr_rom_addr~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y71_N26
dffeas \vga|bit_gen|sprite_m|spr_rom_addr[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_m|spr_rom_addr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_m|bmap_x[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|spr_rom_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_rom_addr[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|spr_rom_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add5~29 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add5~29_sumout  = SUM(( \vga|bit_gen|sprite_m|spr_rom_addr [5] ) + ( GND ) + ( \vga|bit_gen|sprite_m|Add5~22  ))
// \vga|bit_gen|sprite_m|Add5~30  = CARRY(( \vga|bit_gen|sprite_m|spr_rom_addr [5] ) + ( GND ) + ( \vga|bit_gen|sprite_m|Add5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_m|spr_rom_addr [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|Add5~29_sumout ),
	.cout(\vga|bit_gen|sprite_m|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add5~29 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add5~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|sprite_m|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y71_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_m|spr_rom_addr~7 (
// Equation(s):
// \vga|bit_gen|sprite_m|spr_rom_addr~7_combout  = ( \vga|bit_gen|sprite_m|Add2~25_sumout  & ( \vga|bit_gen|sprite_m|Add5~29_sumout  ) ) # ( !\vga|bit_gen|sprite_m|Add2~25_sumout  & ( \vga|bit_gen|sprite_m|Add5~29_sumout  & ( 
// \vga|bit_gen|sprite_m|state.SPR_LINE~q  ) ) ) # ( \vga|bit_gen|sprite_m|Add2~25_sumout  & ( !\vga|bit_gen|sprite_m|Add5~29_sumout  & ( !\vga|bit_gen|sprite_m|state.SPR_LINE~q  ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_m|state.SPR_LINE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_m|Add2~25_sumout ),
	.dataf(!\vga|bit_gen|sprite_m|Add5~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|spr_rom_addr~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_rom_addr~7 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|spr_rom_addr~7 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \vga|bit_gen|sprite_m|spr_rom_addr~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y71_N5
dffeas \vga|bit_gen|sprite_m|spr_rom_addr[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_m|spr_rom_addr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_m|bmap_x[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|spr_rom_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_rom_addr[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|spr_rom_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add5~1 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add5~1_sumout  = SUM(( \vga|bit_gen|sprite_m|spr_rom_addr [6] ) + ( GND ) + ( \vga|bit_gen|sprite_m|Add5~30  ))
// \vga|bit_gen|sprite_m|Add5~2  = CARRY(( \vga|bit_gen|sprite_m|spr_rom_addr [6] ) + ( GND ) + ( \vga|bit_gen|sprite_m|Add5~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_m|spr_rom_addr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|Add5~1_sumout ),
	.cout(\vga|bit_gen|sprite_m|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add5~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add5~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_m|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N21
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add0~5 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add0~5_sumout  = SUM(( !\vga|bit_gen|sprite_m|sprx_r [6] $ (!\vga|bit_gen|sprite_m|spr_diff[2]~45_sumout  $ (!\vga|bit_gen|control|h_count [6])) ) + ( \vga|bit_gen|sprite_m|Add0~35  ) + ( \vga|bit_gen|sprite_m|Add0~34  ))
// \vga|bit_gen|sprite_m|Add0~6  = CARRY(( !\vga|bit_gen|sprite_m|sprx_r [6] $ (!\vga|bit_gen|sprite_m|spr_diff[2]~45_sumout  $ (!\vga|bit_gen|control|h_count [6])) ) + ( \vga|bit_gen|sprite_m|Add0~35  ) + ( \vga|bit_gen|sprite_m|Add0~34  ))
// \vga|bit_gen|sprite_m|Add0~7  = SHARE((!\vga|bit_gen|sprite_m|sprx_r [6] & ((\vga|bit_gen|control|h_count [6]) # (\vga|bit_gen|sprite_m|spr_diff[2]~45_sumout ))) # (\vga|bit_gen|sprite_m|sprx_r [6] & (\vga|bit_gen|sprite_m|spr_diff[2]~45_sumout  & 
// \vga|bit_gen|control|h_count [6])))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_m|sprx_r [6]),
	.datac(!\vga|bit_gen|sprite_m|spr_diff[2]~45_sumout ),
	.datad(!\vga|bit_gen|control|h_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|Add0~34 ),
	.sharein(\vga|bit_gen|sprite_m|Add0~35 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|Add0~5_sumout ),
	.cout(\vga|bit_gen|sprite_m|Add0~6 ),
	.shareout(\vga|bit_gen|sprite_m|Add0~7 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add0~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add0~5 .lut_mask = 64'h00000CCF0000C33C;
defparam \vga|bit_gen|sprite_m|Add0~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add2~1 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add2~1_sumout  = SUM(( \vga|bit_gen|sprite_m|Add0~5_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_m|Add2~26  ))
// \vga|bit_gen|sprite_m|Add2~2  = CARRY(( \vga|bit_gen|sprite_m|Add0~5_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_m|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_m|Add0~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|Add2~1_sumout ),
	.cout(\vga|bit_gen|sprite_m|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add2~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add2~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|sprite_m|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y71_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_m|spr_rom_addr~0 (
// Equation(s):
// \vga|bit_gen|sprite_m|spr_rom_addr~0_combout  = ( \vga|bit_gen|sprite_m|Add5~1_sumout  & ( \vga|bit_gen|sprite_m|Add2~1_sumout  ) ) # ( !\vga|bit_gen|sprite_m|Add5~1_sumout  & ( \vga|bit_gen|sprite_m|Add2~1_sumout  & ( 
// !\vga|bit_gen|sprite_m|state.SPR_LINE~q  ) ) ) # ( \vga|bit_gen|sprite_m|Add5~1_sumout  & ( !\vga|bit_gen|sprite_m|Add2~1_sumout  & ( \vga|bit_gen|sprite_m|state.SPR_LINE~q  ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_m|state.SPR_LINE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_m|Add5~1_sumout ),
	.dataf(!\vga|bit_gen|sprite_m|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|spr_rom_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_rom_addr~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|spr_rom_addr~0 .lut_mask = 64'h00003333CCCCFFFF;
defparam \vga|bit_gen|sprite_m|spr_rom_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y71_N41
dffeas \vga|bit_gen|sprite_m|spr_rom_addr[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_m|spr_rom_addr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_m|bmap_x[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|spr_rom_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_rom_addr[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|spr_rom_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_m|spr_rom|memory~4 (
// Equation(s):
// \vga|bit_gen|sprite_m|spr_rom|memory~4_combout  = ( \vga|bit_gen|sprite_m|spr_rom_addr [6] & ( \vga|bit_gen|sprite_m|spr_rom_addr [4] & ( (!\vga|bit_gen|sprite_m|spr_rom_addr [2] & (((\vga|bit_gen|sprite_m|spr_rom_addr [3] & 
// !\vga|bit_gen|sprite_m|spr_rom_addr [1])))) # (\vga|bit_gen|sprite_m|spr_rom_addr [2] & (\vga|bit_gen|sprite_m|spr_rom_addr [0] & (!\vga|bit_gen|sprite_m|spr_rom_addr [3] & \vga|bit_gen|sprite_m|spr_rom_addr [1]))) ) ) ) # ( 
// !\vga|bit_gen|sprite_m|spr_rom_addr [6] & ( \vga|bit_gen|sprite_m|spr_rom_addr [4] & ( (!\vga|bit_gen|sprite_m|spr_rom_addr [2] & (!\vga|bit_gen|sprite_m|spr_rom_addr [1] $ (((!\vga|bit_gen|sprite_m|spr_rom_addr [0] & !\vga|bit_gen|sprite_m|spr_rom_addr 
// [3]))))) # (\vga|bit_gen|sprite_m|spr_rom_addr [2] & ((!\vga|bit_gen|sprite_m|spr_rom_addr [0] & ((!\vga|bit_gen|sprite_m|spr_rom_addr [1]) # (\vga|bit_gen|sprite_m|spr_rom_addr [3]))) # (\vga|bit_gen|sprite_m|spr_rom_addr [0] & 
// ((\vga|bit_gen|sprite_m|spr_rom_addr [1]))))) ) ) ) # ( \vga|bit_gen|sprite_m|spr_rom_addr [6] & ( !\vga|bit_gen|sprite_m|spr_rom_addr [4] & ( (!\vga|bit_gen|sprite_m|spr_rom_addr [2] & (\vga|bit_gen|sprite_m|spr_rom_addr [3] & 
// ((!\vga|bit_gen|sprite_m|spr_rom_addr [0]) # (!\vga|bit_gen|sprite_m|spr_rom_addr [1])))) # (\vga|bit_gen|sprite_m|spr_rom_addr [2] & (((!\vga|bit_gen|sprite_m|spr_rom_addr [3] & \vga|bit_gen|sprite_m|spr_rom_addr [1])))) ) ) ) # ( 
// !\vga|bit_gen|sprite_m|spr_rom_addr [6] & ( !\vga|bit_gen|sprite_m|spr_rom_addr [4] & ( (!\vga|bit_gen|sprite_m|spr_rom_addr [2] & (((!\vga|bit_gen|sprite_m|spr_rom_addr [3] & \vga|bit_gen|sprite_m|spr_rom_addr [1])))) # 
// (\vga|bit_gen|sprite_m|spr_rom_addr [2] & (\vga|bit_gen|sprite_m|spr_rom_addr [3] & (!\vga|bit_gen|sprite_m|spr_rom_addr [0] $ (!\vga|bit_gen|sprite_m|spr_rom_addr [1])))) ) ) )

	.dataa(!\vga|bit_gen|sprite_m|spr_rom_addr [2]),
	.datab(!\vga|bit_gen|sprite_m|spr_rom_addr [0]),
	.datac(!\vga|bit_gen|sprite_m|spr_rom_addr [3]),
	.datad(!\vga|bit_gen|sprite_m|spr_rom_addr [1]),
	.datae(!\vga|bit_gen|sprite_m|spr_rom_addr [6]),
	.dataf(!\vga|bit_gen|sprite_m|spr_rom_addr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|spr_rom|memory~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_rom|memory~4 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|spr_rom|memory~4 .lut_mask = 64'h01A40A586E950A10;
defparam \vga|bit_gen|sprite_m|spr_rom|memory~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N51
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add5~25 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add5~25_sumout  = SUM(( \vga|bit_gen|sprite_m|spr_rom_addr [7] ) + ( GND ) + ( \vga|bit_gen|sprite_m|Add5~2  ))

	.dataa(!\vga|bit_gen|sprite_m|spr_rom_addr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|Add5~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add5~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add5~25 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|bit_gen|sprite_m|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add0~29 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add0~29_sumout  = SUM(( !\vga|bit_gen|sprite_m|sprx_r [7] $ (!\vga|bit_gen|control|h_count [7] $ (!\vga|bit_gen|sprite_m|spr_diff[3]~41_sumout )) ) + ( \vga|bit_gen|sprite_m|Add0~7  ) + ( \vga|bit_gen|sprite_m|Add0~6  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_m|sprx_r [7]),
	.datac(!\vga|bit_gen|control|h_count [7]),
	.datad(!\vga|bit_gen|sprite_m|spr_diff[3]~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|Add0~6 ),
	.sharein(\vga|bit_gen|sprite_m|Add0~7 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add0~29 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add0~29 .lut_mask = 64'h000000000000C33C;
defparam \vga|bit_gen|sprite_m|Add0~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Add2~21 (
// Equation(s):
// \vga|bit_gen|sprite_m|Add2~21_sumout  = SUM(( \vga|bit_gen|sprite_m|Add0~29_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_m|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_m|Add0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_m|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_m|Add2~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Add2~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Add2~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_m|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y71_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_m|spr_rom_addr~6 (
// Equation(s):
// \vga|bit_gen|sprite_m|spr_rom_addr~6_combout  = ( \vga|bit_gen|sprite_m|Add2~21_sumout  & ( (!\vga|bit_gen|sprite_m|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_m|Add5~25_sumout ) ) ) # ( !\vga|bit_gen|sprite_m|Add2~21_sumout  & ( 
// (\vga|bit_gen|sprite_m|state.SPR_LINE~q  & \vga|bit_gen|sprite_m|Add5~25_sumout ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_m|state.SPR_LINE~q ),
	.datac(!\vga|bit_gen|sprite_m|Add5~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_m|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|spr_rom_addr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_rom_addr~6 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|spr_rom_addr~6 .lut_mask = 64'h03030303CFCFCFCF;
defparam \vga|bit_gen|sprite_m|spr_rom_addr~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y71_N32
dffeas \vga|bit_gen|sprite_m|spr_rom_addr[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_m|spr_rom_addr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_m|bmap_x[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|spr_rom_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_rom_addr[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|spr_rom_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_m|spr_rom|memory~3 (
// Equation(s):
// \vga|bit_gen|sprite_m|spr_rom|memory~3_combout  = ( \vga|bit_gen|sprite_m|spr_rom_addr [4] & ( (!\vga|bit_gen|sprite_m|spr_rom_addr [2] & (((!\vga|bit_gen|sprite_m|spr_rom_addr [3] & \vga|bit_gen|sprite_m|spr_rom_addr [1])))) # 
// (\vga|bit_gen|sprite_m|spr_rom_addr [2] & ((!\vga|bit_gen|sprite_m|spr_rom_addr [0] & ((!\vga|bit_gen|sprite_m|spr_rom_addr [1]) # (\vga|bit_gen|sprite_m|spr_rom_addr [3]))) # (\vga|bit_gen|sprite_m|spr_rom_addr [0] & (\vga|bit_gen|sprite_m|spr_rom_addr 
// [3] & !\vga|bit_gen|sprite_m|spr_rom_addr [1])))) ) ) # ( !\vga|bit_gen|sprite_m|spr_rom_addr [4] & ( (!\vga|bit_gen|sprite_m|spr_rom_addr [2] & (((\vga|bit_gen|sprite_m|spr_rom_addr [3] & !\vga|bit_gen|sprite_m|spr_rom_addr [1])))) # 
// (\vga|bit_gen|sprite_m|spr_rom_addr [2] & (\vga|bit_gen|sprite_m|spr_rom_addr [0] & (!\vga|bit_gen|sprite_m|spr_rom_addr [3] & \vga|bit_gen|sprite_m|spr_rom_addr [1]))) ) )

	.dataa(!\vga|bit_gen|sprite_m|spr_rom_addr [2]),
	.datab(!\vga|bit_gen|sprite_m|spr_rom_addr [0]),
	.datac(!\vga|bit_gen|sprite_m|spr_rom_addr [3]),
	.datad(!\vga|bit_gen|sprite_m|spr_rom_addr [1]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_m|spr_rom_addr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|spr_rom|memory~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_rom|memory~3 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|spr_rom|memory~3 .lut_mask = 64'h0A100A1045A445A4;
defparam \vga|bit_gen|sprite_m|spr_rom|memory~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_m|spr_rom|memory~5 (
// Equation(s):
// \vga|bit_gen|sprite_m|spr_rom|memory~5_combout  = ( \vga|bit_gen|sprite_m|spr_rom_addr [1] & ( \vga|bit_gen|sprite_m|spr_rom_addr [4] & ( (!\vga|bit_gen|sprite_m|spr_rom_addr [3] & (\vga|bit_gen|sprite_m|spr_rom_addr [2] & 
// ((!\vga|bit_gen|sprite_m|spr_rom_addr [0]) # (\vga|bit_gen|sprite_m|spr_rom_addr [6])))) # (\vga|bit_gen|sprite_m|spr_rom_addr [3] & (((!\vga|bit_gen|sprite_m|spr_rom_addr [2] & !\vga|bit_gen|sprite_m|spr_rom_addr [0])))) ) ) ) # ( 
// !\vga|bit_gen|sprite_m|spr_rom_addr [1] & ( \vga|bit_gen|sprite_m|spr_rom_addr [4] & ( (\vga|bit_gen|sprite_m|spr_rom_addr [3] & (!\vga|bit_gen|sprite_m|spr_rom_addr [2] & (!\vga|bit_gen|sprite_m|spr_rom_addr [6] $ (\vga|bit_gen|sprite_m|spr_rom_addr 
// [0])))) ) ) ) # ( \vga|bit_gen|sprite_m|spr_rom_addr [1] & ( !\vga|bit_gen|sprite_m|spr_rom_addr [4] & ( (!\vga|bit_gen|sprite_m|spr_rom_addr [6] & ((!\vga|bit_gen|sprite_m|spr_rom_addr [0]) # (\vga|bit_gen|sprite_m|spr_rom_addr [2]))) ) ) ) # ( 
// !\vga|bit_gen|sprite_m|spr_rom_addr [1] & ( !\vga|bit_gen|sprite_m|spr_rom_addr [4] & ( (!\vga|bit_gen|sprite_m|spr_rom_addr [6] & (!\vga|bit_gen|sprite_m|spr_rom_addr [2] & ((\vga|bit_gen|sprite_m|spr_rom_addr [0]) # (\vga|bit_gen|sprite_m|spr_rom_addr 
// [3])))) ) ) )

	.dataa(!\vga|bit_gen|sprite_m|spr_rom_addr [6]),
	.datab(!\vga|bit_gen|sprite_m|spr_rom_addr [3]),
	.datac(!\vga|bit_gen|sprite_m|spr_rom_addr [2]),
	.datad(!\vga|bit_gen|sprite_m|spr_rom_addr [0]),
	.datae(!\vga|bit_gen|sprite_m|spr_rom_addr [1]),
	.dataf(!\vga|bit_gen|sprite_m|spr_rom_addr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|spr_rom|memory~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_rom|memory~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|spr_rom|memory~5 .lut_mask = 64'h20A0AA0A20103C04;
defparam \vga|bit_gen|sprite_m|spr_rom|memory~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Selector23~0 (
// Equation(s):
// \vga|bit_gen|sprite_m|Selector23~0_combout  = ( !\vga|bit_gen|sprite_m|spr_rom_addr [5] & ( \vga|bit_gen|sprite_m|spr_rom|memory~5_combout  & ( (!\vga|bit_gen|sprite_m|spr_rom_addr [7] & (!\vga|bit_gen|sprite_m|spr_rom|memory~4_combout )) # 
// (\vga|bit_gen|sprite_m|spr_rom_addr [7] & (((!\vga|bit_gen|sprite_m|spr_rom|memory~3_combout  & !\vga|bit_gen|sprite_m|spr_rom_addr [6])))) ) ) ) # ( \vga|bit_gen|sprite_m|spr_rom_addr [5] & ( !\vga|bit_gen|sprite_m|spr_rom|memory~5_combout  & ( 
// !\vga|bit_gen|sprite_m|spr_rom_addr [7] ) ) ) # ( !\vga|bit_gen|sprite_m|spr_rom_addr [5] & ( !\vga|bit_gen|sprite_m|spr_rom|memory~5_combout  & ( (!\vga|bit_gen|sprite_m|spr_rom_addr [7] & (!\vga|bit_gen|sprite_m|spr_rom|memory~4_combout )) # 
// (\vga|bit_gen|sprite_m|spr_rom_addr [7] & (((!\vga|bit_gen|sprite_m|spr_rom|memory~3_combout  & !\vga|bit_gen|sprite_m|spr_rom_addr [6])))) ) ) )

	.dataa(!\vga|bit_gen|sprite_m|spr_rom|memory~4_combout ),
	.datab(!\vga|bit_gen|sprite_m|spr_rom_addr [7]),
	.datac(!\vga|bit_gen|sprite_m|spr_rom|memory~3_combout ),
	.datad(!\vga|bit_gen|sprite_m|spr_rom_addr [6]),
	.datae(!\vga|bit_gen|sprite_m|spr_rom_addr [5]),
	.dataf(!\vga|bit_gen|sprite_m|spr_rom|memory~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Selector23~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Selector23~0 .lut_mask = 64'hB888CCCCB8880000;
defparam \vga|bit_gen|sprite_m|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y71_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_m|state~19 (
// Equation(s):
// \vga|bit_gen|sprite_m|state~19_combout  = ( \vga|bit_gen|control|h_bright~q  & ( \vga|bit_gen|sprite_m|state.SPR_LINE~q  & ( (\reset~input_o  & (((\vga|bit_gen|sprite_m|state~18_combout  & \vga|bit_gen|sprite_m|state~17_combout )) # 
// (\vga|bit_gen|sprite_p2|Equal1~4_combout ))) ) ) )

	.dataa(!\vga|bit_gen|sprite_m|state~18_combout ),
	.datab(!\vga|bit_gen|sprite_m|state~17_combout ),
	.datac(!\reset~input_o ),
	.datad(!\vga|bit_gen|sprite_p2|Equal1~4_combout ),
	.datae(!\vga|bit_gen|control|h_bright~q ),
	.dataf(!\vga|bit_gen|sprite_m|state.SPR_LINE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|state~19 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|state~19 .lut_mask = 64'h000000000000010F;
defparam \vga|bit_gen|sprite_m|state~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y71_N14
dffeas \vga|bit_gen|sprite_m|state.WAIT_DATA (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_m|state~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|state.WAIT_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|state.WAIT_DATA .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|state.WAIT_DATA .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Selector23~1 (
// Equation(s):
// \vga|bit_gen|sprite_m|Selector23~1_combout  = ( \vga|bit_gen|sprite_m|Selector23~0_combout  & ( \vga|bit_gen|sprite_m|state.WAIT_DATA~q  & ( \vga|bit_gen|sprite_m|state.SPR_LINE~q  ) ) ) # ( \vga|bit_gen|sprite_m|Selector23~0_combout  & ( 
// !\vga|bit_gen|sprite_m|state.WAIT_DATA~q  & ( (\vga|bit_gen|sprite_m|pix [1]) # (\vga|bit_gen|sprite_m|state.SPR_LINE~q ) ) ) ) # ( !\vga|bit_gen|sprite_m|Selector23~0_combout  & ( !\vga|bit_gen|sprite_m|state.WAIT_DATA~q  & ( 
// (!\vga|bit_gen|sprite_m|state.SPR_LINE~q  & \vga|bit_gen|sprite_m|pix [1]) ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_m|state.SPR_LINE~q ),
	.datac(!\vga|bit_gen|sprite_m|pix [1]),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_m|Selector23~0_combout ),
	.dataf(!\vga|bit_gen|sprite_m|state.WAIT_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Selector23~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Selector23~1 .lut_mask = 64'h0C0C3F3F00003333;
defparam \vga|bit_gen|sprite_m|Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_m|pix[1]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_m|pix[1]~feeder_combout  = ( \vga|bit_gen|sprite_m|Selector23~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_m|Selector23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|pix[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|pix[1]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|pix[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_m|pix[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y69_N17
dffeas \vga|bit_gen|sprite_m|pix[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_m|pix[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|sprite_p2|state~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|pix [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|pix[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|pix[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_m|spr_rom|memory~0 (
// Equation(s):
// \vga|bit_gen|sprite_m|spr_rom|memory~0_combout  = ( \vga|bit_gen|sprite_m|spr_rom_addr [1] & ( \vga|bit_gen|sprite_m|spr_rom_addr [3] & ( (\vga|bit_gen|sprite_m|spr_rom_addr [2] & (((\vga|bit_gen|sprite_m|spr_rom_addr [4]) # 
// (\vga|bit_gen|sprite_m|spr_rom_addr [0])) # (\vga|bit_gen|sprite_m|spr_rom_addr [5]))) ) ) ) # ( !\vga|bit_gen|sprite_m|spr_rom_addr [1] & ( \vga|bit_gen|sprite_m|spr_rom_addr [3] & ( (\vga|bit_gen|sprite_m|spr_rom_addr [2] & 
// ((!\vga|bit_gen|sprite_m|spr_rom_addr [5] & (\vga|bit_gen|sprite_m|spr_rom_addr [0] & \vga|bit_gen|sprite_m|spr_rom_addr [4])) # (\vga|bit_gen|sprite_m|spr_rom_addr [5] & ((!\vga|bit_gen|sprite_m|spr_rom_addr [4]))))) ) ) ) # ( 
// \vga|bit_gen|sprite_m|spr_rom_addr [1] & ( !\vga|bit_gen|sprite_m|spr_rom_addr [3] & ( (!\vga|bit_gen|sprite_m|spr_rom_addr [2] & ((!\vga|bit_gen|sprite_m|spr_rom_addr [5] & ((\vga|bit_gen|sprite_m|spr_rom_addr [4]))) # (\vga|bit_gen|sprite_m|spr_rom_addr 
// [5] & ((!\vga|bit_gen|sprite_m|spr_rom_addr [0]) # (!\vga|bit_gen|sprite_m|spr_rom_addr [4]))))) ) ) ) # ( !\vga|bit_gen|sprite_m|spr_rom_addr [1] & ( !\vga|bit_gen|sprite_m|spr_rom_addr [3] & ( (!\vga|bit_gen|sprite_m|spr_rom_addr [2]) # 
// ((\vga|bit_gen|sprite_m|spr_rom_addr [5] & (!\vga|bit_gen|sprite_m|spr_rom_addr [0] & !\vga|bit_gen|sprite_m|spr_rom_addr [4]))) ) ) )

	.dataa(!\vga|bit_gen|sprite_m|spr_rom_addr [5]),
	.datab(!\vga|bit_gen|sprite_m|spr_rom_addr [0]),
	.datac(!\vga|bit_gen|sprite_m|spr_rom_addr [2]),
	.datad(!\vga|bit_gen|sprite_m|spr_rom_addr [4]),
	.datae(!\vga|bit_gen|sprite_m|spr_rom_addr [1]),
	.dataf(!\vga|bit_gen|sprite_m|spr_rom_addr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|spr_rom|memory~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_rom|memory~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|spr_rom|memory~0 .lut_mask = 64'hF4F050E00502070F;
defparam \vga|bit_gen|sprite_m|spr_rom|memory~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Selector21~4 (
// Equation(s):
// \vga|bit_gen|sprite_m|Selector21~4_combout  = ( !\vga|bit_gen|sprite_m|spr_rom_addr [2] & ( \vga|bit_gen|sprite_m|spr_rom_addr [3] & ( (\vga|bit_gen|sprite_m|spr_rom_addr [1] & (!\vga|bit_gen|sprite_m|spr_rom_addr [5] & 
// (!\vga|bit_gen|sprite_m|spr_rom_addr [7] $ (\vga|bit_gen|sprite_m|spr_rom_addr [4])))) ) ) ) # ( \vga|bit_gen|sprite_m|spr_rom_addr [2] & ( !\vga|bit_gen|sprite_m|spr_rom_addr [3] & ( (\vga|bit_gen|sprite_m|spr_rom_addr [1] & 
// (!\vga|bit_gen|sprite_m|spr_rom_addr [5] & (!\vga|bit_gen|sprite_m|spr_rom_addr [7] $ (\vga|bit_gen|sprite_m|spr_rom_addr [4])))) ) ) ) # ( !\vga|bit_gen|sprite_m|spr_rom_addr [2] & ( !\vga|bit_gen|sprite_m|spr_rom_addr [3] & ( 
// (!\vga|bit_gen|sprite_m|spr_rom_addr [1] & ((!\vga|bit_gen|sprite_m|spr_rom_addr [7]) # (!\vga|bit_gen|sprite_m|spr_rom_addr [5]))) ) ) )

	.dataa(!\vga|bit_gen|sprite_m|spr_rom_addr [7]),
	.datab(!\vga|bit_gen|sprite_m|spr_rom_addr [1]),
	.datac(!\vga|bit_gen|sprite_m|spr_rom_addr [5]),
	.datad(!\vga|bit_gen|sprite_m|spr_rom_addr [4]),
	.datae(!\vga|bit_gen|sprite_m|spr_rom_addr [2]),
	.dataf(!\vga|bit_gen|sprite_m|spr_rom_addr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|Selector21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Selector21~4 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Selector21~4 .lut_mask = 64'hC8C8201020100000;
defparam \vga|bit_gen|sprite_m|Selector21~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Selector21~5 (
// Equation(s):
// \vga|bit_gen|sprite_m|Selector21~5_combout  = ( \vga|bit_gen|sprite_m|spr_rom_addr [1] & ( !\vga|bit_gen|sprite_m|spr_rom_addr [4] & ( (!\vga|bit_gen|sprite_m|spr_rom_addr [2] & (\vga|bit_gen|sprite_m|spr_rom_addr [3] & 
// (!\vga|bit_gen|sprite_m|spr_rom_addr [5] & !\vga|bit_gen|sprite_m|spr_rom_addr [7]))) ) ) ) # ( !\vga|bit_gen|sprite_m|spr_rom_addr [1] & ( !\vga|bit_gen|sprite_m|spr_rom_addr [4] & ( (\vga|bit_gen|sprite_m|spr_rom_addr [2] & 
// (!\vga|bit_gen|sprite_m|spr_rom_addr [3] & (!\vga|bit_gen|sprite_m|spr_rom_addr [5] & !\vga|bit_gen|sprite_m|spr_rom_addr [7]))) ) ) )

	.dataa(!\vga|bit_gen|sprite_m|spr_rom_addr [2]),
	.datab(!\vga|bit_gen|sprite_m|spr_rom_addr [3]),
	.datac(!\vga|bit_gen|sprite_m|spr_rom_addr [5]),
	.datad(!\vga|bit_gen|sprite_m|spr_rom_addr [7]),
	.datae(!\vga|bit_gen|sprite_m|spr_rom_addr [1]),
	.dataf(!\vga|bit_gen|sprite_m|spr_rom_addr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|Selector21~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Selector21~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Selector21~5 .lut_mask = 64'h4000200000000000;
defparam \vga|bit_gen|sprite_m|Selector21~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N21
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Selector21~6 (
// Equation(s):
// \vga|bit_gen|sprite_m|Selector21~6_combout  = ( \vga|bit_gen|sprite_m|Selector21~5_combout  & ( (\vga|bit_gen|sprite_m|Selector21~4_combout ) # (\vga|bit_gen|sprite_m|spr_rom_addr [0]) ) ) # ( !\vga|bit_gen|sprite_m|Selector21~5_combout  & ( 
// (!\vga|bit_gen|sprite_m|spr_rom_addr [0] & \vga|bit_gen|sprite_m|Selector21~4_combout ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_m|spr_rom_addr [0]),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_m|Selector21~4_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_m|Selector21~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|Selector21~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Selector21~6 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Selector21~6 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \vga|bit_gen|sprite_m|Selector21~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Selector21~0 (
// Equation(s):
// \vga|bit_gen|sprite_m|Selector21~0_combout  = ( !\vga|bit_gen|sprite_m|spr_rom_addr [6] & ( (!\vga|bit_gen|sprite_m|state.SPR_LINE~q  & (\vga|bit_gen|sprite_m|pix [3] & (((!\vga|bit_gen|sprite_m|state.WAIT_DATA~q ))))) # 
// (\vga|bit_gen|sprite_m|state.SPR_LINE~q  & (((\vga|bit_gen|sprite_m|Selector21~6_combout )))) ) ) # ( \vga|bit_gen|sprite_m|spr_rom_addr [6] & ( (!\vga|bit_gen|sprite_m|state.SPR_LINE~q  & (\vga|bit_gen|sprite_m|pix [3] & 
// (((!\vga|bit_gen|sprite_m|state.WAIT_DATA~q ))))) # (\vga|bit_gen|sprite_m|state.SPR_LINE~q  & (((!\vga|bit_gen|sprite_m|spr_rom_addr [7] & ((\vga|bit_gen|sprite_m|spr_rom|memory~0_combout )))))) ) )

	.dataa(!\vga|bit_gen|sprite_m|state.SPR_LINE~q ),
	.datab(!\vga|bit_gen|sprite_m|pix [3]),
	.datac(!\vga|bit_gen|sprite_m|spr_rom_addr [7]),
	.datad(!\vga|bit_gen|sprite_m|state.WAIT_DATA~q ),
	.datae(!\vga|bit_gen|sprite_m|spr_rom_addr [6]),
	.dataf(!\vga|bit_gen|sprite_m|spr_rom|memory~0_combout ),
	.datag(!\vga|bit_gen|sprite_m|Selector21~6_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Selector21~0 .extended_lut = "on";
defparam \vga|bit_gen|sprite_m|Selector21~0 .lut_mask = 64'h2705220027057250;
defparam \vga|bit_gen|sprite_m|Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y69_N14
dffeas \vga|bit_gen|sprite_m|pix[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_m|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|sprite_p2|state~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|pix [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|pix[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|pix[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N57
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Selector25~0 (
// Equation(s):
// \vga|bit_gen|sprite_m|Selector25~0_combout  = ( \vga|bit_gen|sprite_m|state.WAIT_DATA~q  & ( \vga|bit_gen|sprite_m|state.SPR_LINE~q  ) ) # ( !\vga|bit_gen|sprite_m|state.WAIT_DATA~q  & ( \vga|bit_gen|sprite_m|state.SPR_LINE~q  ) ) # ( 
// !\vga|bit_gen|sprite_m|state.WAIT_DATA~q  & ( !\vga|bit_gen|sprite_m|state.SPR_LINE~q  & ( \vga|bit_gen|sprite_m|drawing~q  ) ) )

	.dataa(!\vga|bit_gen|sprite_m|drawing~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_m|state.WAIT_DATA~q ),
	.dataf(!\vga|bit_gen|sprite_m|state.SPR_LINE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Selector25~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Selector25~0 .lut_mask = 64'h55550000FFFFFFFF;
defparam \vga|bit_gen|sprite_m|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y70_N50
dffeas \vga|bit_gen|sprite_m|drawing (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_m|Selector25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|sprite_p2|state~17_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|drawing~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|drawing .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|drawing .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_m|spr_rom|memory~1 (
// Equation(s):
// \vga|bit_gen|sprite_m|spr_rom|memory~1_combout  = ( \vga|bit_gen|sprite_m|spr_rom_addr [3] & ( (!\vga|bit_gen|sprite_m|spr_rom_addr [1] & !\vga|bit_gen|sprite_m|spr_rom_addr [2]) ) ) # ( !\vga|bit_gen|sprite_m|spr_rom_addr [3] & ( 
// (\vga|bit_gen|sprite_m|spr_rom_addr [1] & (\vga|bit_gen|sprite_m|spr_rom_addr [0] & \vga|bit_gen|sprite_m|spr_rom_addr [2])) ) )

	.dataa(!\vga|bit_gen|sprite_m|spr_rom_addr [1]),
	.datab(!\vga|bit_gen|sprite_m|spr_rom_addr [0]),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_m|spr_rom_addr [2]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_m|spr_rom_addr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|spr_rom|memory~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_rom|memory~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|spr_rom|memory~1 .lut_mask = 64'h00110011AA00AA00;
defparam \vga|bit_gen|sprite_m|spr_rom|memory~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_m|spr_rom|memory~2 (
// Equation(s):
// \vga|bit_gen|sprite_m|spr_rom|memory~2_combout  = ( !\vga|bit_gen|sprite_m|spr_rom_addr [2] & ( \vga|bit_gen|sprite_m|spr_rom_addr [3] & ( (!\vga|bit_gen|sprite_m|spr_rom_addr [6] & ((!\vga|bit_gen|sprite_m|spr_rom_addr [0] & 
// ((\vga|bit_gen|sprite_m|spr_rom_addr [1]))) # (\vga|bit_gen|sprite_m|spr_rom_addr [0] & (!\vga|bit_gen|sprite_m|spr_rom_addr [4] & !\vga|bit_gen|sprite_m|spr_rom_addr [1])))) ) ) ) # ( \vga|bit_gen|sprite_m|spr_rom_addr [2] & ( 
// !\vga|bit_gen|sprite_m|spr_rom_addr [3] & ( (\vga|bit_gen|sprite_m|spr_rom_addr [1] & (!\vga|bit_gen|sprite_m|spr_rom_addr [6] & ((!\vga|bit_gen|sprite_m|spr_rom_addr [4]) # (!\vga|bit_gen|sprite_m|spr_rom_addr [0])))) ) ) )

	.dataa(!\vga|bit_gen|sprite_m|spr_rom_addr [4]),
	.datab(!\vga|bit_gen|sprite_m|spr_rom_addr [0]),
	.datac(!\vga|bit_gen|sprite_m|spr_rom_addr [1]),
	.datad(!\vga|bit_gen|sprite_m|spr_rom_addr [6]),
	.datae(!\vga|bit_gen|sprite_m|spr_rom_addr [2]),
	.dataf(!\vga|bit_gen|sprite_m|spr_rom_addr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|spr_rom|memory~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_rom|memory~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|spr_rom|memory~2 .lut_mask = 64'h00000E002C000000;
defparam \vga|bit_gen|sprite_m|spr_rom|memory~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Selector24~0 (
// Equation(s):
// \vga|bit_gen|sprite_m|Selector24~0_combout  = ( \vga|bit_gen|sprite_m|spr_rom|memory~1_combout  & ( \vga|bit_gen|sprite_m|spr_rom|memory~2_combout  & ( (!\vga|bit_gen|sprite_m|spr_rom_addr [5] & ((!\vga|bit_gen|sprite_m|spr_rom_addr [6]) # 
// ((!\vga|bit_gen|sprite_m|spr_rom_addr [4] & !\vga|bit_gen|sprite_m|spr_rom_addr [7])))) ) ) ) # ( !\vga|bit_gen|sprite_m|spr_rom|memory~1_combout  & ( \vga|bit_gen|sprite_m|spr_rom|memory~2_combout  & ( (!\vga|bit_gen|sprite_m|spr_rom_addr [5] & 
// ((!\vga|bit_gen|sprite_m|spr_rom_addr [7]) # (!\vga|bit_gen|sprite_m|spr_rom_addr [6]))) ) ) ) # ( \vga|bit_gen|sprite_m|spr_rom|memory~1_combout  & ( !\vga|bit_gen|sprite_m|spr_rom|memory~2_combout  & ( (!\vga|bit_gen|sprite_m|spr_rom_addr [5] & 
// ((!\vga|bit_gen|sprite_m|spr_rom_addr [6]) # ((!\vga|bit_gen|sprite_m|spr_rom_addr [4] & !\vga|bit_gen|sprite_m|spr_rom_addr [7])))) # (\vga|bit_gen|sprite_m|spr_rom_addr [5] & (((!\vga|bit_gen|sprite_m|spr_rom_addr [7])))) ) ) ) # ( 
// !\vga|bit_gen|sprite_m|spr_rom|memory~1_combout  & ( !\vga|bit_gen|sprite_m|spr_rom|memory~2_combout  & ( (!\vga|bit_gen|sprite_m|spr_rom_addr [7]) # ((!\vga|bit_gen|sprite_m|spr_rom_addr [5] & !\vga|bit_gen|sprite_m|spr_rom_addr [6])) ) ) )

	.dataa(!\vga|bit_gen|sprite_m|spr_rom_addr [5]),
	.datab(!\vga|bit_gen|sprite_m|spr_rom_addr [4]),
	.datac(!\vga|bit_gen|sprite_m|spr_rom_addr [7]),
	.datad(!\vga|bit_gen|sprite_m|spr_rom_addr [6]),
	.datae(!\vga|bit_gen|sprite_m|spr_rom|memory~1_combout ),
	.dataf(!\vga|bit_gen|sprite_m|spr_rom|memory~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Selector24~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Selector24~0 .lut_mask = 64'hFAF0FAD0AAA0AA80;
defparam \vga|bit_gen|sprite_m|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y71_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Selector24~1 (
// Equation(s):
// \vga|bit_gen|sprite_m|Selector24~1_combout  = ( \vga|bit_gen|sprite_m|pix [0] & ( \vga|bit_gen|sprite_m|Selector24~0_combout  & ( (!\vga|bit_gen|sprite_m|state.WAIT_DATA~q ) # (\vga|bit_gen|sprite_m|state.SPR_LINE~q ) ) ) ) # ( !\vga|bit_gen|sprite_m|pix 
// [0] & ( \vga|bit_gen|sprite_m|Selector24~0_combout  & ( \vga|bit_gen|sprite_m|state.SPR_LINE~q  ) ) ) # ( \vga|bit_gen|sprite_m|pix [0] & ( !\vga|bit_gen|sprite_m|Selector24~0_combout  & ( (!\vga|bit_gen|sprite_m|state.WAIT_DATA~q  & 
// !\vga|bit_gen|sprite_m|state.SPR_LINE~q ) ) ) )

	.dataa(!\vga|bit_gen|sprite_m|state.WAIT_DATA~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_m|state.SPR_LINE~q ),
	.datae(!\vga|bit_gen|sprite_m|pix [0]),
	.dataf(!\vga|bit_gen|sprite_m|Selector24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Selector24~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Selector24~1 .lut_mask = 64'h0000AA0000FFAAFF;
defparam \vga|bit_gen|sprite_m|Selector24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y71_N27
cyclonev_lcell_comb \vga|bit_gen|sprite_m|pix[0]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_m|pix[0]~feeder_combout  = ( \vga|bit_gen|sprite_m|Selector24~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_m|Selector24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|pix[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|pix[0]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|pix[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_m|pix[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y71_N29
dffeas \vga|bit_gen|sprite_m|pix[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_m|pix[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|sprite_p2|state~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|pix [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|pix[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|pix[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_m|spr_rom|memory~8 (
// Equation(s):
// \vga|bit_gen|sprite_m|spr_rom|memory~8_combout  = ( \vga|bit_gen|sprite_m|spr_rom_addr [1] & ( \vga|bit_gen|sprite_m|spr_rom_addr [3] & ( (!\vga|bit_gen|sprite_m|spr_rom_addr [2] & (!\vga|bit_gen|sprite_m|spr_rom_addr [0] & 
// ((!\vga|bit_gen|sprite_m|spr_rom_addr [6]) # (\vga|bit_gen|sprite_m|spr_rom_addr [4])))) # (\vga|bit_gen|sprite_m|spr_rom_addr [2] & (((!\vga|bit_gen|sprite_m|spr_rom_addr [4]) # (\vga|bit_gen|sprite_m|spr_rom_addr [6])))) ) ) ) # ( 
// !\vga|bit_gen|sprite_m|spr_rom_addr [1] & ( \vga|bit_gen|sprite_m|spr_rom_addr [3] & ( (!\vga|bit_gen|sprite_m|spr_rom_addr [4] & ((!\vga|bit_gen|sprite_m|spr_rom_addr [6] $ (\vga|bit_gen|sprite_m|spr_rom_addr [2])))) # (\vga|bit_gen|sprite_m|spr_rom_addr 
// [4] & (!\vga|bit_gen|sprite_m|spr_rom_addr [2] & (!\vga|bit_gen|sprite_m|spr_rom_addr [0] $ (\vga|bit_gen|sprite_m|spr_rom_addr [6])))) ) ) ) # ( \vga|bit_gen|sprite_m|spr_rom_addr [1] & ( !\vga|bit_gen|sprite_m|spr_rom_addr [3] & ( 
// (!\vga|bit_gen|sprite_m|spr_rom_addr [6] & ((!\vga|bit_gen|sprite_m|spr_rom_addr [0] & ((!\vga|bit_gen|sprite_m|spr_rom_addr [4]) # (\vga|bit_gen|sprite_m|spr_rom_addr [2]))) # (\vga|bit_gen|sprite_m|spr_rom_addr [0] & (!\vga|bit_gen|sprite_m|spr_rom_addr 
// [4] & \vga|bit_gen|sprite_m|spr_rom_addr [2])))) # (\vga|bit_gen|sprite_m|spr_rom_addr [6] & ((!\vga|bit_gen|sprite_m|spr_rom_addr [4] & ((!\vga|bit_gen|sprite_m|spr_rom_addr [2]))) # (\vga|bit_gen|sprite_m|spr_rom_addr [4] & 
// ((!\vga|bit_gen|sprite_m|spr_rom_addr [0]) # (\vga|bit_gen|sprite_m|spr_rom_addr [2]))))) ) ) ) # ( !\vga|bit_gen|sprite_m|spr_rom_addr [1] & ( !\vga|bit_gen|sprite_m|spr_rom_addr [3] & ( (!\vga|bit_gen|sprite_m|spr_rom_addr [0] & 
// ((!\vga|bit_gen|sprite_m|spr_rom_addr [2]) # ((\vga|bit_gen|sprite_m|spr_rom_addr [6] & !\vga|bit_gen|sprite_m|spr_rom_addr [4])))) # (\vga|bit_gen|sprite_m|spr_rom_addr [0] & (!\vga|bit_gen|sprite_m|spr_rom_addr [2] & 
// ((!\vga|bit_gen|sprite_m|spr_rom_addr [4]) # (\vga|bit_gen|sprite_m|spr_rom_addr [6])))) ) ) )

	.dataa(!\vga|bit_gen|sprite_m|spr_rom_addr [0]),
	.datab(!\vga|bit_gen|sprite_m|spr_rom_addr [6]),
	.datac(!\vga|bit_gen|sprite_m|spr_rom_addr [4]),
	.datad(!\vga|bit_gen|sprite_m|spr_rom_addr [2]),
	.datae(!\vga|bit_gen|sprite_m|spr_rom_addr [1]),
	.dataf(!\vga|bit_gen|sprite_m|spr_rom_addr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|spr_rom|memory~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_rom|memory~8 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|spr_rom|memory~8 .lut_mask = 64'hFB20B2CBC9308AF3;
defparam \vga|bit_gen|sprite_m|spr_rom|memory~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_m|spr_rom|memory~7 (
// Equation(s):
// \vga|bit_gen|sprite_m|spr_rom|memory~7_combout  = ( \vga|bit_gen|sprite_m|spr_rom_addr [1] & ( \vga|bit_gen|sprite_m|spr_rom_addr [3] & ( (!\vga|bit_gen|sprite_m|spr_rom_addr [4] & ((!\vga|bit_gen|sprite_m|spr_rom_addr [0] & 
// (\vga|bit_gen|sprite_m|spr_rom_addr [6] & \vga|bit_gen|sprite_m|spr_rom_addr [2])) # (\vga|bit_gen|sprite_m|spr_rom_addr [0] & (!\vga|bit_gen|sprite_m|spr_rom_addr [6] $ (!\vga|bit_gen|sprite_m|spr_rom_addr [2]))))) # (\vga|bit_gen|sprite_m|spr_rom_addr 
// [4] & (((!\vga|bit_gen|sprite_m|spr_rom_addr [2])))) ) ) ) # ( !\vga|bit_gen|sprite_m|spr_rom_addr [1] & ( \vga|bit_gen|sprite_m|spr_rom_addr [3] & ( (!\vga|bit_gen|sprite_m|spr_rom_addr [6] & (!\vga|bit_gen|sprite_m|spr_rom_addr [4] $ 
// (((\vga|bit_gen|sprite_m|spr_rom_addr [0] & \vga|bit_gen|sprite_m|spr_rom_addr [2]))))) # (\vga|bit_gen|sprite_m|spr_rom_addr [6] & (\vga|bit_gen|sprite_m|spr_rom_addr [2] & ((!\vga|bit_gen|sprite_m|spr_rom_addr [0]) # (!\vga|bit_gen|sprite_m|spr_rom_addr 
// [4])))) ) ) ) # ( \vga|bit_gen|sprite_m|spr_rom_addr [1] & ( !\vga|bit_gen|sprite_m|spr_rom_addr [3] & ( (!\vga|bit_gen|sprite_m|spr_rom_addr [4] & ((!\vga|bit_gen|sprite_m|spr_rom_addr [6] & (\vga|bit_gen|sprite_m|spr_rom_addr [0] & 
// \vga|bit_gen|sprite_m|spr_rom_addr [2])) # (\vga|bit_gen|sprite_m|spr_rom_addr [6] & ((!\vga|bit_gen|sprite_m|spr_rom_addr [2]))))) # (\vga|bit_gen|sprite_m|spr_rom_addr [4] & ((!\vga|bit_gen|sprite_m|spr_rom_addr [0] & 
// ((\vga|bit_gen|sprite_m|spr_rom_addr [2]))) # (\vga|bit_gen|sprite_m|spr_rom_addr [0] & (!\vga|bit_gen|sprite_m|spr_rom_addr [6] & !\vga|bit_gen|sprite_m|spr_rom_addr [2])))) ) ) ) # ( !\vga|bit_gen|sprite_m|spr_rom_addr [1] & ( 
// !\vga|bit_gen|sprite_m|spr_rom_addr [3] & ( (!\vga|bit_gen|sprite_m|spr_rom_addr [0] & (\vga|bit_gen|sprite_m|spr_rom_addr [2] & ((!\vga|bit_gen|sprite_m|spr_rom_addr [4]) # (\vga|bit_gen|sprite_m|spr_rom_addr [6])))) # (\vga|bit_gen|sprite_m|spr_rom_addr 
// [0] & (!\vga|bit_gen|sprite_m|spr_rom_addr [2] $ (((\vga|bit_gen|sprite_m|spr_rom_addr [4]) # (\vga|bit_gen|sprite_m|spr_rom_addr [6]))))) ) ) )

	.dataa(!\vga|bit_gen|sprite_m|spr_rom_addr [0]),
	.datab(!\vga|bit_gen|sprite_m|spr_rom_addr [6]),
	.datac(!\vga|bit_gen|sprite_m|spr_rom_addr [4]),
	.datad(!\vga|bit_gen|sprite_m|spr_rom_addr [2]),
	.datae(!\vga|bit_gen|sprite_m|spr_rom_addr [1]),
	.dataf(!\vga|bit_gen|sprite_m|spr_rom_addr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|spr_rom|memory~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_rom|memory~7 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|spr_rom|memory~7 .lut_mask = 64'h40B7344AC0B61F60;
defparam \vga|bit_gen|sprite_m|spr_rom|memory~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y69_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_m|spr_rom|memory~6 (
// Equation(s):
// \vga|bit_gen|sprite_m|spr_rom|memory~6_combout  = ( \vga|bit_gen|sprite_m|spr_rom_addr [4] & ( (!\vga|bit_gen|sprite_m|spr_rom_addr [1] & ((!\vga|bit_gen|sprite_m|spr_rom_addr [3] & (!\vga|bit_gen|sprite_m|spr_rom_addr [0])) # 
// (\vga|bit_gen|sprite_m|spr_rom_addr [3] & ((\vga|bit_gen|sprite_m|spr_rom_addr [2]))))) # (\vga|bit_gen|sprite_m|spr_rom_addr [1] & ((!\vga|bit_gen|sprite_m|spr_rom_addr [0]) # ((!\vga|bit_gen|sprite_m|spr_rom_addr [3] & 
// !\vga|bit_gen|sprite_m|spr_rom_addr [2])))) ) ) # ( !\vga|bit_gen|sprite_m|spr_rom_addr [4] & ( (!\vga|bit_gen|sprite_m|spr_rom_addr [1] & (!\vga|bit_gen|sprite_m|spr_rom_addr [2] & ((!\vga|bit_gen|sprite_m|spr_rom_addr [0]) # 
// (\vga|bit_gen|sprite_m|spr_rom_addr [3])))) # (\vga|bit_gen|sprite_m|spr_rom_addr [1] & (\vga|bit_gen|sprite_m|spr_rom_addr [0] & (!\vga|bit_gen|sprite_m|spr_rom_addr [3] & \vga|bit_gen|sprite_m|spr_rom_addr [2]))) ) )

	.dataa(!\vga|bit_gen|sprite_m|spr_rom_addr [1]),
	.datab(!\vga|bit_gen|sprite_m|spr_rom_addr [0]),
	.datac(!\vga|bit_gen|sprite_m|spr_rom_addr [3]),
	.datad(!\vga|bit_gen|sprite_m|spr_rom_addr [2]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_m|spr_rom_addr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|spr_rom|memory~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|spr_rom|memory~6 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|spr_rom|memory~6 .lut_mask = 64'h8A108A10D4CED4CE;
defparam \vga|bit_gen|sprite_m|spr_rom|memory~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y69_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Selector22~0 (
// Equation(s):
// \vga|bit_gen|sprite_m|Selector22~0_combout  = ( \vga|bit_gen|sprite_m|spr_rom_addr [5] & ( \vga|bit_gen|sprite_m|spr_rom|memory~6_combout  & ( (\vga|bit_gen|sprite_m|spr_rom|memory~8_combout  & !\vga|bit_gen|sprite_m|spr_rom_addr [7]) ) ) ) # ( 
// !\vga|bit_gen|sprite_m|spr_rom_addr [5] & ( \vga|bit_gen|sprite_m|spr_rom|memory~6_combout  & ( (!\vga|bit_gen|sprite_m|spr_rom_addr [7] & ((!\vga|bit_gen|sprite_m|spr_rom|memory~7_combout ))) # (\vga|bit_gen|sprite_m|spr_rom_addr [7] & 
// (!\vga|bit_gen|sprite_m|spr_rom_addr [6])) ) ) ) # ( \vga|bit_gen|sprite_m|spr_rom_addr [5] & ( !\vga|bit_gen|sprite_m|spr_rom|memory~6_combout  & ( (\vga|bit_gen|sprite_m|spr_rom|memory~8_combout  & !\vga|bit_gen|sprite_m|spr_rom_addr [7]) ) ) ) # ( 
// !\vga|bit_gen|sprite_m|spr_rom_addr [5] & ( !\vga|bit_gen|sprite_m|spr_rom|memory~6_combout  & ( (!\vga|bit_gen|sprite_m|spr_rom_addr [7] & !\vga|bit_gen|sprite_m|spr_rom|memory~7_combout ) ) ) )

	.dataa(!\vga|bit_gen|sprite_m|spr_rom|memory~8_combout ),
	.datab(!\vga|bit_gen|sprite_m|spr_rom_addr [6]),
	.datac(!\vga|bit_gen|sprite_m|spr_rom_addr [7]),
	.datad(!\vga|bit_gen|sprite_m|spr_rom|memory~7_combout ),
	.datae(!\vga|bit_gen|sprite_m|spr_rom_addr [5]),
	.dataf(!\vga|bit_gen|sprite_m|spr_rom|memory~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Selector22~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Selector22~0 .lut_mask = 64'hF0005050FC0C5050;
defparam \vga|bit_gen|sprite_m|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_m|Selector22~1 (
// Equation(s):
// \vga|bit_gen|sprite_m|Selector22~1_combout  = ( \vga|bit_gen|sprite_m|Selector22~0_combout  & ( ((!\vga|bit_gen|sprite_m|state.WAIT_DATA~q  & \vga|bit_gen|sprite_m|pix [2])) # (\vga|bit_gen|sprite_m|state.SPR_LINE~q ) ) ) # ( 
// !\vga|bit_gen|sprite_m|Selector22~0_combout  & ( (!\vga|bit_gen|sprite_m|state.SPR_LINE~q  & (!\vga|bit_gen|sprite_m|state.WAIT_DATA~q  & \vga|bit_gen|sprite_m|pix [2])) ) )

	.dataa(!\vga|bit_gen|sprite_m|state.SPR_LINE~q ),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_m|state.WAIT_DATA~q ),
	.datad(!\vga|bit_gen|sprite_m|pix [2]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_m|Selector22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_m|Selector22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|Selector22~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_m|Selector22~1 .lut_mask = 64'h00A000A055F555F5;
defparam \vga|bit_gen|sprite_m|Selector22~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N56
dffeas \vga|bit_gen|sprite_m|pix[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_m|Selector22~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|sprite_p2|state~17_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_m|pix [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_m|pix[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_m|pix[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N24
cyclonev_lcell_comb \vga|bit_gen|always0~0 (
// Equation(s):
// \vga|bit_gen|always0~0_combout  = ( \vga|bit_gen|sprite_m|pix [2] & ( (\vga|bit_gen|sprite_m|drawing~q  & ((!\vga|bit_gen|sprite_m|pix [1]) # ((!\vga|bit_gen|sprite_m|pix [3]) # (!\vga|bit_gen|sprite_m|pix [0])))) ) ) # ( !\vga|bit_gen|sprite_m|pix [2] & 
// ( \vga|bit_gen|sprite_m|drawing~q  ) )

	.dataa(!\vga|bit_gen|sprite_m|pix [1]),
	.datab(!\vga|bit_gen|sprite_m|pix [3]),
	.datac(!\vga|bit_gen|sprite_m|drawing~q ),
	.datad(!\vga|bit_gen|sprite_m|pix [0]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_m|pix [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|always0~0 .extended_lut = "off";
defparam \vga|bit_gen|always0~0 .lut_mask = 64'h0F0F0F0F0F0E0F0E;
defparam \vga|bit_gen|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Selector25~0 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Selector25~0_combout  = ( \vga|bit_gen|sprite_p1|state.SPR_LINE~q  & ( \vga|bit_gen|sprite_p1|state.WAIT_DATA~q  ) ) # ( \vga|bit_gen|sprite_p1|state.SPR_LINE~q  & ( !\vga|bit_gen|sprite_p1|state.WAIT_DATA~q  ) ) # ( 
// !\vga|bit_gen|sprite_p1|state.SPR_LINE~q  & ( !\vga|bit_gen|sprite_p1|state.WAIT_DATA~q  & ( \vga|bit_gen|sprite_p1|drawing~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p1|drawing~q ),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_p1|state.SPR_LINE~q ),
	.dataf(!\vga|bit_gen|sprite_p1|state.WAIT_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Selector25~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Selector25~0 .lut_mask = 64'h0F0FFFFF0000FFFF;
defparam \vga|bit_gen|sprite_p1|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|drawing~feeder (
// Equation(s):
// \vga|bit_gen|sprite_p1|drawing~feeder_combout  = \vga|bit_gen|sprite_p1|Selector25~0_combout 

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_p1|Selector25~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|drawing~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|drawing~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|drawing~feeder .lut_mask = 64'h3333333333333333;
defparam \vga|bit_gen|sprite_p1|drawing~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N17
dffeas \vga|bit_gen|sprite_p1|drawing (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p1|drawing~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|sprite_p2|state~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|drawing~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|drawing .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|drawing .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y68_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Selector24~0 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Selector24~0_combout  = ( \vga|bit_gen|sprite_p1|spr_rom_addr [1] & ( \vga|bit_gen|sprite_p1|spr_rom_addr [4] & ( (!\vga|bit_gen|sprite_p1|spr_rom_addr [3] & (\vga|bit_gen|sprite_p1|spr_rom_addr [7] & 
// !\vga|bit_gen|sprite_p1|spr_rom_addr [2])) # (\vga|bit_gen|sprite_p1|spr_rom_addr [3] & ((\vga|bit_gen|sprite_p1|spr_rom_addr [2]))) ) ) ) # ( !\vga|bit_gen|sprite_p1|spr_rom_addr [1] & ( \vga|bit_gen|sprite_p1|spr_rom_addr [4] & ( 
// (!\vga|bit_gen|sprite_p1|spr_rom_addr [3] & (\vga|bit_gen|sprite_p1|spr_rom_addr [7] & !\vga|bit_gen|sprite_p1|spr_rom_addr [2])) # (\vga|bit_gen|sprite_p1|spr_rom_addr [3] & ((\vga|bit_gen|sprite_p1|spr_rom_addr [2]))) ) ) ) # ( 
// \vga|bit_gen|sprite_p1|spr_rom_addr [1] & ( !\vga|bit_gen|sprite_p1|spr_rom_addr [4] & ( (!\vga|bit_gen|sprite_p1|spr_rom_addr [3] & (\vga|bit_gen|sprite_p1|spr_rom_addr [7] & (!\vga|bit_gen|sprite_p1|spr_rom_addr [0] & 
// !\vga|bit_gen|sprite_p1|spr_rom_addr [2]))) # (\vga|bit_gen|sprite_p1|spr_rom_addr [3] & (((\vga|bit_gen|sprite_p1|spr_rom_addr [2])))) ) ) ) # ( !\vga|bit_gen|sprite_p1|spr_rom_addr [1] & ( !\vga|bit_gen|sprite_p1|spr_rom_addr [4] & ( 
// (!\vga|bit_gen|sprite_p1|spr_rom_addr [3] & (\vga|bit_gen|sprite_p1|spr_rom_addr [7] & ((!\vga|bit_gen|sprite_p1|spr_rom_addr [2])))) # (\vga|bit_gen|sprite_p1|spr_rom_addr [3] & (((\vga|bit_gen|sprite_p1|spr_rom_addr [0] & 
// \vga|bit_gen|sprite_p1|spr_rom_addr [2])))) ) ) )

	.dataa(!\vga|bit_gen|sprite_p1|spr_rom_addr [7]),
	.datab(!\vga|bit_gen|sprite_p1|spr_rom_addr [3]),
	.datac(!\vga|bit_gen|sprite_p1|spr_rom_addr [0]),
	.datad(!\vga|bit_gen|sprite_p1|spr_rom_addr [2]),
	.datae(!\vga|bit_gen|sprite_p1|spr_rom_addr [1]),
	.dataf(!\vga|bit_gen|sprite_p1|spr_rom_addr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Selector24~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Selector24~0 .lut_mask = 64'h4403403344334433;
defparam \vga|bit_gen|sprite_p1|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y68_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Selector24~1 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Selector24~1_combout  = ( !\vga|bit_gen|sprite_p1|spr_rom_addr [5] & ( \vga|bit_gen|sprite_p1|Selector24~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_p1|spr_rom_addr [5]),
	.dataf(!\vga|bit_gen|sprite_p1|Selector24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Selector24~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Selector24~1 .lut_mask = 64'h00000000FFFF0000;
defparam \vga|bit_gen|sprite_p1|Selector24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y68_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|spr_rom|memory~1 (
// Equation(s):
// \vga|bit_gen|sprite_p1|spr_rom|memory~1_combout  = ( \vga|bit_gen|sprite_p1|spr_rom_addr [5] & ( \vga|bit_gen|sprite_p1|spr_rom_addr [4] & ( (!\vga|bit_gen|sprite_p1|spr_rom_addr [3] & (!\vga|bit_gen|sprite_p1|spr_rom_addr [1] & 
// !\vga|bit_gen|sprite_p1|spr_rom_addr [2])) # (\vga|bit_gen|sprite_p1|spr_rom_addr [3] & (\vga|bit_gen|sprite_p1|spr_rom_addr [1] & \vga|bit_gen|sprite_p1|spr_rom_addr [2])) ) ) ) # ( !\vga|bit_gen|sprite_p1|spr_rom_addr [5] & ( 
// \vga|bit_gen|sprite_p1|spr_rom_addr [4] & ( (!\vga|bit_gen|sprite_p1|spr_rom_addr [3] & (!\vga|bit_gen|sprite_p1|spr_rom_addr [2] $ (((\vga|bit_gen|sprite_p1|spr_rom_addr [1]) # (\vga|bit_gen|sprite_p1|spr_rom_addr [0]))))) # 
// (\vga|bit_gen|sprite_p1|spr_rom_addr [3] & ((!\vga|bit_gen|sprite_p1|spr_rom_addr [2]) # ((\vga|bit_gen|sprite_p1|spr_rom_addr [0] & \vga|bit_gen|sprite_p1|spr_rom_addr [1])))) ) ) ) # ( \vga|bit_gen|sprite_p1|spr_rom_addr [5] & ( 
// !\vga|bit_gen|sprite_p1|spr_rom_addr [4] & ( (!\vga|bit_gen|sprite_p1|spr_rom_addr [3] & (!\vga|bit_gen|sprite_p1|spr_rom_addr [0] & (!\vga|bit_gen|sprite_p1|spr_rom_addr [1] & !\vga|bit_gen|sprite_p1|spr_rom_addr [2]))) # 
// (\vga|bit_gen|sprite_p1|spr_rom_addr [3] & (((\vga|bit_gen|sprite_p1|spr_rom_addr [1] & \vga|bit_gen|sprite_p1|spr_rom_addr [2])))) ) ) ) # ( !\vga|bit_gen|sprite_p1|spr_rom_addr [5] & ( !\vga|bit_gen|sprite_p1|spr_rom_addr [4] & ( 
// (!\vga|bit_gen|sprite_p1|spr_rom_addr [3] & ((\vga|bit_gen|sprite_p1|spr_rom_addr [2]))) # (\vga|bit_gen|sprite_p1|spr_rom_addr [3] & ((!\vga|bit_gen|sprite_p1|spr_rom_addr [1]) # (!\vga|bit_gen|sprite_p1|spr_rom_addr [2]))) ) ) )

	.dataa(!\vga|bit_gen|sprite_p1|spr_rom_addr [0]),
	.datab(!\vga|bit_gen|sprite_p1|spr_rom_addr [3]),
	.datac(!\vga|bit_gen|sprite_p1|spr_rom_addr [1]),
	.datad(!\vga|bit_gen|sprite_p1|spr_rom_addr [2]),
	.datae(!\vga|bit_gen|sprite_p1|spr_rom_addr [5]),
	.dataf(!\vga|bit_gen|sprite_p1|spr_rom_addr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|spr_rom|memory~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spr_rom|memory~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|spr_rom|memory~1 .lut_mask = 64'h33FC8003B34DC003;
defparam \vga|bit_gen|sprite_p1|spr_rom|memory~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y68_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Selector24~4 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Selector24~4_combout  = ( \vga|bit_gen|sprite_p1|spr_rom|memory~1_combout  & ( !\vga|bit_gen|sprite_p1|spr_rom_addr [7] & ( \vga|bit_gen|sprite_p1|spr_rom_addr [6] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p1|spr_rom_addr [6]),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_p1|spr_rom|memory~1_combout ),
	.dataf(!\vga|bit_gen|sprite_p1|spr_rom_addr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|Selector24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Selector24~4 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Selector24~4 .lut_mask = 64'h00000F0F00000000;
defparam \vga|bit_gen|sprite_p1|Selector24~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y68_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|spr_rom|memory~0 (
// Equation(s):
// \vga|bit_gen|sprite_p1|spr_rom|memory~0_combout  = ( \vga|bit_gen|sprite_p1|spr_rom_addr [5] & ( \vga|bit_gen|sprite_p1|spr_rom_addr [4] & ( (!\vga|bit_gen|sprite_p1|spr_rom_addr [0]) # (!\vga|bit_gen|sprite_p1|spr_rom_addr [1]) ) ) ) # ( 
// !\vga|bit_gen|sprite_p1|spr_rom_addr [5] & ( \vga|bit_gen|sprite_p1|spr_rom_addr [4] & ( (!\vga|bit_gen|sprite_p1|spr_rom_addr [0] & !\vga|bit_gen|sprite_p1|spr_rom_addr [1]) ) ) ) # ( \vga|bit_gen|sprite_p1|spr_rom_addr [5] & ( 
// !\vga|bit_gen|sprite_p1|spr_rom_addr [4] & ( !\vga|bit_gen|sprite_p1|spr_rom_addr [1] ) ) ) # ( !\vga|bit_gen|sprite_p1|spr_rom_addr [5] & ( !\vga|bit_gen|sprite_p1|spr_rom_addr [4] & ( (!\vga|bit_gen|sprite_p1|spr_rom_addr [0] & 
// !\vga|bit_gen|sprite_p1|spr_rom_addr [1]) ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_p1|spr_rom_addr [0]),
	.datac(!\vga|bit_gen|sprite_p1|spr_rom_addr [1]),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_p1|spr_rom_addr [5]),
	.dataf(!\vga|bit_gen|sprite_p1|spr_rom_addr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|spr_rom|memory~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|spr_rom|memory~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|spr_rom|memory~0 .lut_mask = 64'hC0C0F0F0C0C0FCFC;
defparam \vga|bit_gen|sprite_p1|spr_rom|memory~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y68_N27
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Selector24~2 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Selector24~2_combout  = ( \vga|bit_gen|sprite_p1|spr_rom_addr [4] & ( (\vga|bit_gen|sprite_p1|spr_rom_addr [3] & (\vga|bit_gen|sprite_p1|spr_rom_addr [0] & \vga|bit_gen|sprite_p1|spr_rom_addr [1])) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_p1|spr_rom_addr [3]),
	.datac(!\vga|bit_gen|sprite_p1|spr_rom_addr [0]),
	.datad(!\vga|bit_gen|sprite_p1|spr_rom_addr [1]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p1|spr_rom_addr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|Selector24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Selector24~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Selector24~2 .lut_mask = 64'h0000000000030003;
defparam \vga|bit_gen|sprite_p1|Selector24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y68_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Selector24~3 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Selector24~3_combout  = ( \vga|bit_gen|sprite_p1|Selector24~2_combout  & ( (!\vga|bit_gen|sprite_p1|spr_rom_addr [7] & (!\vga|bit_gen|sprite_p1|spr_rom_addr [2] & ((!\vga|bit_gen|sprite_p1|spr_rom|memory~0_combout ) # 
// (\vga|bit_gen|sprite_p1|spr_rom_addr [3])))) ) ) # ( !\vga|bit_gen|sprite_p1|Selector24~2_combout  & ( (!\vga|bit_gen|sprite_p1|spr_rom_addr [7] & ((!\vga|bit_gen|sprite_p1|spr_rom|memory~0_combout ) # ((\vga|bit_gen|sprite_p1|spr_rom_addr [2]) # 
// (\vga|bit_gen|sprite_p1|spr_rom_addr [3])))) ) )

	.dataa(!\vga|bit_gen|sprite_p1|spr_rom|memory~0_combout ),
	.datab(!\vga|bit_gen|sprite_p1|spr_rom_addr [3]),
	.datac(!\vga|bit_gen|sprite_p1|spr_rom_addr [7]),
	.datad(!\vga|bit_gen|sprite_p1|spr_rom_addr [2]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p1|Selector24~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|Selector24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Selector24~3 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|Selector24~3 .lut_mask = 64'hB0F0B0F0B000B000;
defparam \vga|bit_gen|sprite_p1|Selector24~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y70_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|Selector24~5 (
// Equation(s):
// \vga|bit_gen|sprite_p1|Selector24~5_combout  = ( !\vga|bit_gen|sprite_p1|state.SPR_LINE~q  & ( (((!\vga|bit_gen|sprite_p1|state.WAIT_DATA~q  & (\vga|bit_gen|sprite_p1|pix [0])))) ) ) # ( \vga|bit_gen|sprite_p1|state.SPR_LINE~q  & ( 
// ((!\vga|bit_gen|sprite_p1|spr_rom_addr [6] & (((\vga|bit_gen|sprite_p1|Selector24~3_combout )) # (\vga|bit_gen|sprite_p1|Selector24~1_combout )))) # (\vga|bit_gen|sprite_p1|Selector24~4_combout ) ) )

	.dataa(!\vga|bit_gen|sprite_p1|spr_rom_addr [6]),
	.datab(!\vga|bit_gen|sprite_p1|Selector24~1_combout ),
	.datac(!\vga|bit_gen|sprite_p1|Selector24~4_combout ),
	.datad(!\vga|bit_gen|sprite_p1|pix [0]),
	.datae(!\vga|bit_gen|sprite_p1|state.SPR_LINE~q ),
	.dataf(!\vga|bit_gen|sprite_p1|Selector24~3_combout ),
	.datag(!\vga|bit_gen|sprite_p1|state.WAIT_DATA~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|Selector24~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|Selector24~5 .extended_lut = "on";
defparam \vga|bit_gen|sprite_p1|Selector24~5 .lut_mask = 64'h00F02F2F00F0AFAF;
defparam \vga|bit_gen|sprite_p1|Selector24~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y70_N9
cyclonev_lcell_comb \vga|bit_gen|sprite_p1|pix[0]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_p1|pix[0]~feeder_combout  = ( \vga|bit_gen|sprite_p1|Selector24~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p1|Selector24~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p1|pix[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|pix[0]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_p1|pix[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_p1|pix[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y70_N11
dffeas \vga|bit_gen|sprite_p1|pix[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p1|pix[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|sprite_p2|state~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p1|pix [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p1|pix[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p1|pix[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N27
cyclonev_lcell_comb \vga|bit_gen|always0~1 (
// Equation(s):
// \vga|bit_gen|always0~1_combout  = ( \vga|bit_gen|sprite_p1|pix [0] & ( (!\vga|bit_gen|sprite_p1|pix [1] & \vga|bit_gen|sprite_p1|drawing~q ) ) ) # ( !\vga|bit_gen|sprite_p1|pix [0] & ( \vga|bit_gen|sprite_p1|drawing~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p1|pix [1]),
	.datad(!\vga|bit_gen|sprite_p1|drawing~q ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p1|pix [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|always0~1 .extended_lut = "off";
defparam \vga|bit_gen|always0~1 .lut_mask = 64'h00FF00FF00F000F0;
defparam \vga|bit_gen|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N0
cyclonev_lcell_comb \vga_counter_i|p2y[3]~0 (
// Equation(s):
// \vga_counter_i|p2y[3]~0_combout  = ( \vga_counter_i|counter [0] & ( !\reset~input_o  ) ) # ( !\vga_counter_i|counter [0] & ( (!\reset~input_o ) # ((\vga_counter_i|counter [1] & \vga_counter_i|counter [2])) ) )

	.dataa(!\vga_counter_i|counter [1]),
	.datab(!\reset~input_o ),
	.datac(!\vga_counter_i|counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|p2y[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|p2y[3]~0 .extended_lut = "off";
defparam \vga_counter_i|p2y[3]~0 .lut_mask = 64'hCDCDCDCDCCCCCCCC;
defparam \vga_counter_i|p2y[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y69_N40
dffeas \vga_counter_i|p2y[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|p2y[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p2y [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p2y[11] .is_wysiwyg = "true";
defparam \vga_counter_i|p2y[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|spry_r[11]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_p2|spry_r[11]~feeder_combout  = ( \vga_counter_i|p2y [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|p2y [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|spry_r[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spry_r[11]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|spry_r[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_p2|spry_r[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y72_N8
dffeas \vga|bit_gen|sprite_p2|spry_r[11] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p2|spry_r[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|spry_r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spry_r[11] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|spry_r[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N27
cyclonev_lcell_comb \vga_counter_i|p2y[10]~feeder (
// Equation(s):
// \vga_counter_i|p2y[10]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a10~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|p2y[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|p2y[10]~feeder .extended_lut = "off";
defparam \vga_counter_i|p2y[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_counter_i|p2y[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N28
dffeas \vga_counter_i|p2y[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|p2y[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|p2y[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p2y [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p2y[10] .is_wysiwyg = "true";
defparam \vga_counter_i|p2y[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y72_N46
dffeas \vga|bit_gen|sprite_p2|spry_r[10] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p2y [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|spry_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spry_r[10] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|spry_r[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y69_N30
cyclonev_lcell_comb \vga_counter_i|p2y[9]~feeder (
// Equation(s):
// \vga_counter_i|p2y[9]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a9~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|p2y[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|p2y[9]~feeder .extended_lut = "off";
defparam \vga_counter_i|p2y[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_counter_i|p2y[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y69_N32
dffeas \vga_counter_i|p2y[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|p2y[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|p2y[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p2y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p2y[9] .is_wysiwyg = "true";
defparam \vga_counter_i|p2y[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y70_N14
dffeas \vga|bit_gen|sprite_p2|spry_r[9] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p2y [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|spry_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spry_r[9] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|spry_r[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y71_N40
dffeas \vga_counter_i|p2y[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|p2y[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p2y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p2y[8] .is_wysiwyg = "true";
defparam \vga_counter_i|p2y[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N21
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|spry_r[8]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_p2|spry_r[8]~feeder_combout  = ( \vga_counter_i|p2y [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|p2y [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|spry_r[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spry_r[8]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|spry_r[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_p2|spry_r[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y72_N23
dffeas \vga|bit_gen|sprite_p2|spry_r[8] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p2|spry_r[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|spry_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spry_r[8] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|spry_r[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N42
cyclonev_lcell_comb \vga_counter_i|p2y[7]~feeder (
// Equation(s):
// \vga_counter_i|p2y[7]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a7~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|p2y[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|p2y[7]~feeder .extended_lut = "off";
defparam \vga_counter_i|p2y[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_counter_i|p2y[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y69_N43
dffeas \vga_counter_i|p2y[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|p2y[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|p2y[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p2y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p2y[7] .is_wysiwyg = "true";
defparam \vga_counter_i|p2y[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|spry_r[7]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_p2|spry_r[7]~feeder_combout  = ( \vga_counter_i|p2y [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|p2y [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|spry_r[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spry_r[7]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|spry_r[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_p2|spry_r[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y72_N13
dffeas \vga|bit_gen|sprite_p2|spry_r[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p2|spry_r[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|spry_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spry_r[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|spry_r[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y71_N28
dffeas \vga_counter_i|p2y[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|p2y[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p2y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p2y[6] .is_wysiwyg = "true";
defparam \vga_counter_i|p2y[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y72_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|spry_r[6]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_p2|spry_r[6]~feeder_combout  = ( \vga_counter_i|p2y [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|p2y [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|spry_r[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spry_r[6]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|spry_r[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_p2|spry_r[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y72_N55
dffeas \vga|bit_gen|sprite_p2|spry_r[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p2|spry_r[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|spry_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spry_r[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|spry_r[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N0
cyclonev_lcell_comb \vga_counter_i|p2y[5]~feeder (
// Equation(s):
// \vga_counter_i|p2y[5]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a5~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|p2y[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|p2y[5]~feeder .extended_lut = "off";
defparam \vga_counter_i|p2y[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_counter_i|p2y[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y69_N1
dffeas \vga_counter_i|p2y[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|p2y[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|p2y[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p2y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p2y[5] .is_wysiwyg = "true";
defparam \vga_counter_i|p2y[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|spry_r[5]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_p2|spry_r[5]~feeder_combout  = ( \vga_counter_i|p2y [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|p2y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|spry_r[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spry_r[5]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|spry_r[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_p2|spry_r[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y72_N25
dffeas \vga|bit_gen|sprite_p2|spry_r[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p2|spry_r[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|spry_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spry_r[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|spry_r[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y71_N22
dffeas \vga_counter_i|p2y[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|p2y[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p2y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p2y[4] .is_wysiwyg = "true";
defparam \vga_counter_i|p2y[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y72_N53
dffeas \vga|bit_gen|sprite_p2|spry_r[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p2y [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|spry_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spry_r[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|spry_r[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y71_N22
dffeas \vga_counter_i|p2y[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|p2y[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p2y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p2y[3] .is_wysiwyg = "true";
defparam \vga_counter_i|p2y[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y72_N1
dffeas \vga|bit_gen|sprite_p2|spry_r[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p2y [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|spry_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spry_r[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|spry_r[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y71_N10
dffeas \vga_counter_i|p2y[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|p2y[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p2y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p2y[2] .is_wysiwyg = "true";
defparam \vga_counter_i|p2y[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y72_N27
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|spry_r[2]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_p2|spry_r[2]~feeder_combout  = ( \vga_counter_i|p2y [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|p2y [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|spry_r[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spry_r[2]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|spry_r[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_p2|spry_r[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y72_N28
dffeas \vga|bit_gen|sprite_p2|spry_r[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p2|spry_r[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|spry_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spry_r[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|spry_r[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N57
cyclonev_lcell_comb \vga_counter_i|p2y[1]~feeder (
// Equation(s):
// \vga_counter_i|p2y[1]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a1~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|p2y[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|p2y[1]~feeder .extended_lut = "off";
defparam \vga_counter_i|p2y[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_counter_i|p2y[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y69_N58
dffeas \vga_counter_i|p2y[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|p2y[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|p2y[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p2y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p2y[1] .is_wysiwyg = "true";
defparam \vga_counter_i|p2y[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y72_N56
dffeas \vga|bit_gen|sprite_p2|spry_r[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p2y [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|spry_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spry_r[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|spry_r[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y69_N36
cyclonev_lcell_comb \vga_counter_i|p2y[0]~feeder (
// Equation(s):
// \vga_counter_i|p2y[0]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a0~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|p2y[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|p2y[0]~feeder .extended_lut = "off";
defparam \vga_counter_i|p2y[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_counter_i|p2y[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y69_N37
dffeas \vga_counter_i|p2y[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|p2y[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|p2y[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p2y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p2y[0] .is_wysiwyg = "true";
defparam \vga_counter_i|p2y[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N51
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|spry_r[0]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_p2|spry_r[0]~feeder_combout  = ( \vga_counter_i|p2y [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|p2y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|spry_r[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spry_r[0]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|spry_r[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_p2|spry_r[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y72_N52
dffeas \vga|bit_gen|sprite_p2|spry_r[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p2|spry_r[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|spry_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spry_r[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|spry_r[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add3~6 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add3~6_cout  = CARRY(( !\vga|bit_gen|control|v_count [0] $ (!\vga|bit_gen|sprite_p2|spry_r [0]) ) + ( !VCC ) + ( !VCC ))
// \vga|bit_gen|sprite_p2|Add3~7  = SHARE((!\vga|bit_gen|sprite_p2|spry_r [0]) # (\vga|bit_gen|control|v_count [0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [0]),
	.datad(!\vga|bit_gen|sprite_p2|spry_r [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|bit_gen|sprite_p2|Add3~6_cout ),
	.shareout(\vga|bit_gen|sprite_p2|Add3~7 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add3~6 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add3~6 .lut_mask = 64'h0000FF0F00000FF0;
defparam \vga|bit_gen|sprite_p2|Add3~6 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add3~2 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add3~2_cout  = CARRY(( !\vga|bit_gen|control|v_count [1] $ (\vga|bit_gen|sprite_p2|spry_r [1]) ) + ( \vga|bit_gen|sprite_p2|Add3~7  ) + ( \vga|bit_gen|sprite_p2|Add3~6_cout  ))
// \vga|bit_gen|sprite_p2|Add3~3  = SHARE((\vga|bit_gen|control|v_count [1] & !\vga|bit_gen|sprite_p2|spry_r [1]))

	.dataa(!\vga|bit_gen|control|v_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_p2|spry_r [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|Add3~6_cout ),
	.sharein(\vga|bit_gen|sprite_p2|Add3~7 ),
	.combout(),
	.sumout(),
	.cout(\vga|bit_gen|sprite_p2|Add3~2_cout ),
	.shareout(\vga|bit_gen|sprite_p2|Add3~3 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add3~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add3~2 .lut_mask = 64'h000055000000AA55;
defparam \vga|bit_gen|sprite_p2|Add3~2 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|spr_diff[0]~53 (
// Equation(s):
// \vga|bit_gen|sprite_p2|spr_diff[0]~53_sumout  = SUM(( !\vga|bit_gen|control|v_count [2] $ (\vga|bit_gen|sprite_p2|spry_r [2]) ) + ( \vga|bit_gen|sprite_p2|Add3~3  ) + ( \vga|bit_gen|sprite_p2|Add3~2_cout  ))
// \vga|bit_gen|sprite_p2|spr_diff[0]~54  = CARRY(( !\vga|bit_gen|control|v_count [2] $ (\vga|bit_gen|sprite_p2|spry_r [2]) ) + ( \vga|bit_gen|sprite_p2|Add3~3  ) + ( \vga|bit_gen|sprite_p2|Add3~2_cout  ))
// \vga|bit_gen|sprite_p2|spr_diff[0]~55  = SHARE((\vga|bit_gen|control|v_count [2] & !\vga|bit_gen|sprite_p2|spry_r [2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [2]),
	.datad(!\vga|bit_gen|sprite_p2|spry_r [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|Add3~2_cout ),
	.sharein(\vga|bit_gen|sprite_p2|Add3~3 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|spr_diff[0]~53_sumout ),
	.cout(\vga|bit_gen|sprite_p2|spr_diff[0]~54 ),
	.shareout(\vga|bit_gen|sprite_p2|spr_diff[0]~55 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spr_diff[0]~53 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|spr_diff[0]~53 .lut_mask = 64'h00000F000000F00F;
defparam \vga|bit_gen|sprite_p2|spr_diff[0]~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N9
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|spr_diff[1]~49 (
// Equation(s):
// \vga|bit_gen|sprite_p2|spr_diff[1]~49_sumout  = SUM(( !\vga|bit_gen|sprite_p2|spry_r [3] $ (\vga|bit_gen|control|v_count [3]) ) + ( \vga|bit_gen|sprite_p2|spr_diff[0]~55  ) + ( \vga|bit_gen|sprite_p2|spr_diff[0]~54  ))
// \vga|bit_gen|sprite_p2|spr_diff[1]~50  = CARRY(( !\vga|bit_gen|sprite_p2|spry_r [3] $ (\vga|bit_gen|control|v_count [3]) ) + ( \vga|bit_gen|sprite_p2|spr_diff[0]~55  ) + ( \vga|bit_gen|sprite_p2|spr_diff[0]~54  ))
// \vga|bit_gen|sprite_p2|spr_diff[1]~51  = SHARE((!\vga|bit_gen|sprite_p2|spry_r [3] & \vga|bit_gen|control|v_count [3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p2|spry_r [3]),
	.datad(!\vga|bit_gen|control|v_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|spr_diff[0]~54 ),
	.sharein(\vga|bit_gen|sprite_p2|spr_diff[0]~55 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|spr_diff[1]~49_sumout ),
	.cout(\vga|bit_gen|sprite_p2|spr_diff[1]~50 ),
	.shareout(\vga|bit_gen|sprite_p2|spr_diff[1]~51 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spr_diff[1]~49 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|spr_diff[1]~49 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_p2|spr_diff[1]~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|spr_diff[2]~45 (
// Equation(s):
// \vga|bit_gen|sprite_p2|spr_diff[2]~45_sumout  = SUM(( !\vga|bit_gen|control|v_count [4] $ (\vga|bit_gen|sprite_p2|spry_r [4]) ) + ( \vga|bit_gen|sprite_p2|spr_diff[1]~51  ) + ( \vga|bit_gen|sprite_p2|spr_diff[1]~50  ))
// \vga|bit_gen|sprite_p2|spr_diff[2]~46  = CARRY(( !\vga|bit_gen|control|v_count [4] $ (\vga|bit_gen|sprite_p2|spry_r [4]) ) + ( \vga|bit_gen|sprite_p2|spr_diff[1]~51  ) + ( \vga|bit_gen|sprite_p2|spr_diff[1]~50  ))
// \vga|bit_gen|sprite_p2|spr_diff[2]~47  = SHARE((\vga|bit_gen|control|v_count [4] & !\vga|bit_gen|sprite_p2|spry_r [4]))

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|v_count [4]),
	.datac(!\vga|bit_gen|sprite_p2|spry_r [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|spr_diff[1]~50 ),
	.sharein(\vga|bit_gen|sprite_p2|spr_diff[1]~51 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|spr_diff[2]~45_sumout ),
	.cout(\vga|bit_gen|sprite_p2|spr_diff[2]~46 ),
	.shareout(\vga|bit_gen|sprite_p2|spr_diff[2]~47 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spr_diff[2]~45 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|spr_diff[2]~45 .lut_mask = 64'h000030300000C3C3;
defparam \vga|bit_gen|sprite_p2|spr_diff[2]~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|spr_diff[3]~41 (
// Equation(s):
// \vga|bit_gen|sprite_p2|spr_diff[3]~41_sumout  = SUM(( !\vga|bit_gen|sprite_p2|spry_r [5] $ (\vga|bit_gen|control|v_count [5]) ) + ( \vga|bit_gen|sprite_p2|spr_diff[2]~47  ) + ( \vga|bit_gen|sprite_p2|spr_diff[2]~46  ))
// \vga|bit_gen|sprite_p2|spr_diff[3]~42  = CARRY(( !\vga|bit_gen|sprite_p2|spry_r [5] $ (\vga|bit_gen|control|v_count [5]) ) + ( \vga|bit_gen|sprite_p2|spr_diff[2]~47  ) + ( \vga|bit_gen|sprite_p2|spr_diff[2]~46  ))
// \vga|bit_gen|sprite_p2|spr_diff[3]~43  = SHARE((!\vga|bit_gen|sprite_p2|spry_r [5] & \vga|bit_gen|control|v_count [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p2|spry_r [5]),
	.datad(!\vga|bit_gen|control|v_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|spr_diff[2]~46 ),
	.sharein(\vga|bit_gen|sprite_p2|spr_diff[2]~47 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|spr_diff[3]~41_sumout ),
	.cout(\vga|bit_gen|sprite_p2|spr_diff[3]~42 ),
	.shareout(\vga|bit_gen|sprite_p2|spr_diff[3]~43 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spr_diff[3]~41 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|spr_diff[3]~41 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_p2|spr_diff[3]~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|spr_diff[4]~29 (
// Equation(s):
// \vga|bit_gen|sprite_p2|spr_diff[4]~29_sumout  = SUM(( !\vga|bit_gen|sprite_p2|spry_r [6] $ (\vga|bit_gen|control|v_count [6]) ) + ( \vga|bit_gen|sprite_p2|spr_diff[3]~43  ) + ( \vga|bit_gen|sprite_p2|spr_diff[3]~42  ))
// \vga|bit_gen|sprite_p2|spr_diff[4]~30  = CARRY(( !\vga|bit_gen|sprite_p2|spry_r [6] $ (\vga|bit_gen|control|v_count [6]) ) + ( \vga|bit_gen|sprite_p2|spr_diff[3]~43  ) + ( \vga|bit_gen|sprite_p2|spr_diff[3]~42  ))
// \vga|bit_gen|sprite_p2|spr_diff[4]~31  = SHARE((!\vga|bit_gen|sprite_p2|spry_r [6] & \vga|bit_gen|control|v_count [6]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p2|spry_r [6]),
	.datad(!\vga|bit_gen|control|v_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|spr_diff[3]~42 ),
	.sharein(\vga|bit_gen|sprite_p2|spr_diff[3]~43 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|spr_diff[4]~29_sumout ),
	.cout(\vga|bit_gen|sprite_p2|spr_diff[4]~30 ),
	.shareout(\vga|bit_gen|sprite_p2|spr_diff[4]~31 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spr_diff[4]~29 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|spr_diff[4]~29 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_p2|spr_diff[4]~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N21
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|spr_diff[5]~33 (
// Equation(s):
// \vga|bit_gen|sprite_p2|spr_diff[5]~33_sumout  = SUM(( !\vga|bit_gen|sprite_p2|spry_r [7] $ (\vga|bit_gen|control|v_count [7]) ) + ( \vga|bit_gen|sprite_p2|spr_diff[4]~31  ) + ( \vga|bit_gen|sprite_p2|spr_diff[4]~30  ))
// \vga|bit_gen|sprite_p2|spr_diff[5]~34  = CARRY(( !\vga|bit_gen|sprite_p2|spry_r [7] $ (\vga|bit_gen|control|v_count [7]) ) + ( \vga|bit_gen|sprite_p2|spr_diff[4]~31  ) + ( \vga|bit_gen|sprite_p2|spr_diff[4]~30  ))
// \vga|bit_gen|sprite_p2|spr_diff[5]~35  = SHARE((!\vga|bit_gen|sprite_p2|spry_r [7] & \vga|bit_gen|control|v_count [7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p2|spry_r [7]),
	.datad(!\vga|bit_gen|control|v_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|spr_diff[4]~30 ),
	.sharein(\vga|bit_gen|sprite_p2|spr_diff[4]~31 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|spr_diff[5]~33_sumout ),
	.cout(\vga|bit_gen|sprite_p2|spr_diff[5]~34 ),
	.shareout(\vga|bit_gen|sprite_p2|spr_diff[5]~35 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spr_diff[5]~33 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|spr_diff[5]~33 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_p2|spr_diff[5]~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|spr_diff[6]~13 (
// Equation(s):
// \vga|bit_gen|sprite_p2|spr_diff[6]~13_sumout  = SUM(( !\vga|bit_gen|control|v_count [8] $ (\vga|bit_gen|sprite_p2|spry_r [8]) ) + ( \vga|bit_gen|sprite_p2|spr_diff[5]~35  ) + ( \vga|bit_gen|sprite_p2|spr_diff[5]~34  ))
// \vga|bit_gen|sprite_p2|spr_diff[6]~14  = CARRY(( !\vga|bit_gen|control|v_count [8] $ (\vga|bit_gen|sprite_p2|spry_r [8]) ) + ( \vga|bit_gen|sprite_p2|spr_diff[5]~35  ) + ( \vga|bit_gen|sprite_p2|spr_diff[5]~34  ))
// \vga|bit_gen|sprite_p2|spr_diff[6]~15  = SHARE((\vga|bit_gen|control|v_count [8] & !\vga|bit_gen|sprite_p2|spry_r [8]))

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|v_count [8]),
	.datac(!\vga|bit_gen|sprite_p2|spry_r [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|spr_diff[5]~34 ),
	.sharein(\vga|bit_gen|sprite_p2|spr_diff[5]~35 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|spr_diff[6]~13_sumout ),
	.cout(\vga|bit_gen|sprite_p2|spr_diff[6]~14 ),
	.shareout(\vga|bit_gen|sprite_p2|spr_diff[6]~15 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spr_diff[6]~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|spr_diff[6]~13 .lut_mask = 64'h000030300000C3C3;
defparam \vga|bit_gen|sprite_p2|spr_diff[6]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N27
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|spr_diff[7]~17 (
// Equation(s):
// \vga|bit_gen|sprite_p2|spr_diff[7]~17_sumout  = SUM(( !\vga|bit_gen|control|v_count [9] $ (\vga|bit_gen|sprite_p2|spry_r [9]) ) + ( \vga|bit_gen|sprite_p2|spr_diff[6]~15  ) + ( \vga|bit_gen|sprite_p2|spr_diff[6]~14  ))
// \vga|bit_gen|sprite_p2|spr_diff[7]~18  = CARRY(( !\vga|bit_gen|control|v_count [9] $ (\vga|bit_gen|sprite_p2|spry_r [9]) ) + ( \vga|bit_gen|sprite_p2|spr_diff[6]~15  ) + ( \vga|bit_gen|sprite_p2|spr_diff[6]~14  ))
// \vga|bit_gen|sprite_p2|spr_diff[7]~19  = SHARE((\vga|bit_gen|control|v_count [9] & !\vga|bit_gen|sprite_p2|spry_r [9]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [9]),
	.datad(!\vga|bit_gen|sprite_p2|spry_r [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|spr_diff[6]~14 ),
	.sharein(\vga|bit_gen|sprite_p2|spr_diff[6]~15 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|spr_diff[7]~17_sumout ),
	.cout(\vga|bit_gen|sprite_p2|spr_diff[7]~18 ),
	.shareout(\vga|bit_gen|sprite_p2|spr_diff[7]~19 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spr_diff[7]~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|spr_diff[7]~17 .lut_mask = 64'h00000F000000F00F;
defparam \vga|bit_gen|sprite_p2|spr_diff[7]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|spr_diff[8]~21 (
// Equation(s):
// \vga|bit_gen|sprite_p2|spr_diff[8]~21_sumout  = SUM(( !\vga|bit_gen|control|v_count [10] $ (\vga|bit_gen|sprite_p2|spry_r [10]) ) + ( \vga|bit_gen|sprite_p2|spr_diff[7]~19  ) + ( \vga|bit_gen|sprite_p2|spr_diff[7]~18  ))
// \vga|bit_gen|sprite_p2|spr_diff[8]~22  = CARRY(( !\vga|bit_gen|control|v_count [10] $ (\vga|bit_gen|sprite_p2|spry_r [10]) ) + ( \vga|bit_gen|sprite_p2|spr_diff[7]~19  ) + ( \vga|bit_gen|sprite_p2|spr_diff[7]~18  ))
// \vga|bit_gen|sprite_p2|spr_diff[8]~23  = SHARE((\vga|bit_gen|control|v_count [10] & !\vga|bit_gen|sprite_p2|spry_r [10]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [10]),
	.datad(!\vga|bit_gen|sprite_p2|spry_r [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|spr_diff[7]~18 ),
	.sharein(\vga|bit_gen|sprite_p2|spr_diff[7]~19 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|spr_diff[8]~21_sumout ),
	.cout(\vga|bit_gen|sprite_p2|spr_diff[8]~22 ),
	.shareout(\vga|bit_gen|sprite_p2|spr_diff[8]~23 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spr_diff[8]~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|spr_diff[8]~21 .lut_mask = 64'h00000F000000F00F;
defparam \vga|bit_gen|sprite_p2|spr_diff[8]~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|spr_diff[9]~25 (
// Equation(s):
// \vga|bit_gen|sprite_p2|spr_diff[9]~25_sumout  = SUM(( !\vga|bit_gen|control|v_count [11] $ (\vga|bit_gen|sprite_p2|spry_r [11]) ) + ( \vga|bit_gen|sprite_p2|spr_diff[8]~23  ) + ( \vga|bit_gen|sprite_p2|spr_diff[8]~22  ))
// \vga|bit_gen|sprite_p2|spr_diff[9]~26  = CARRY(( !\vga|bit_gen|control|v_count [11] $ (\vga|bit_gen|sprite_p2|spry_r [11]) ) + ( \vga|bit_gen|sprite_p2|spr_diff[8]~23  ) + ( \vga|bit_gen|sprite_p2|spr_diff[8]~22  ))
// \vga|bit_gen|sprite_p2|spr_diff[9]~27  = SHARE((\vga|bit_gen|control|v_count [11] & !\vga|bit_gen|sprite_p2|spry_r [11]))

	.dataa(!\vga|bit_gen|control|v_count [11]),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p2|spry_r [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|spr_diff[8]~22 ),
	.sharein(\vga|bit_gen|sprite_p2|spr_diff[8]~23 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|spr_diff[9]~25_sumout ),
	.cout(\vga|bit_gen|sprite_p2|spr_diff[9]~26 ),
	.shareout(\vga|bit_gen|sprite_p2|spr_diff[9]~27 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spr_diff[9]~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|spr_diff[9]~25 .lut_mask = 64'h000050500000A5A5;
defparam \vga|bit_gen|sprite_p2|spr_diff[9]~25 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X34_Y70_N19
dffeas \vga_counter_i|p2y[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|p2y[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p2y [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p2y[14] .is_wysiwyg = "true";
defparam \vga_counter_i|p2y[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|spry_r[14]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_p2|spry_r[14]~feeder_combout  = \vga_counter_i|p2y [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_counter_i|p2y [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|spry_r[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spry_r[14]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|spry_r[14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \vga|bit_gen|sprite_p2|spry_r[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y72_N19
dffeas \vga|bit_gen|sprite_p2|spry_r[14] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p2|spry_r[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|spry_r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spry_r[14] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|spry_r[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N9
cyclonev_lcell_comb \vga_counter_i|p2y[13]~feeder (
// Equation(s):
// \vga_counter_i|p2y[13]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a13~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|p2y[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|p2y[13]~feeder .extended_lut = "off";
defparam \vga_counter_i|p2y[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_counter_i|p2y[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y70_N11
dffeas \vga_counter_i|p2y[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|p2y[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|p2y[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p2y [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p2y[13] .is_wysiwyg = "true";
defparam \vga_counter_i|p2y[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y73_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|spry_r[13]~feeder (
// Equation(s):
// \vga|bit_gen|sprite_p2|spry_r[13]~feeder_combout  = ( \vga_counter_i|p2y [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|p2y [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|spry_r[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spry_r[13]~feeder .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|spry_r[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|bit_gen|sprite_p2|spry_r[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y73_N49
dffeas \vga|bit_gen|sprite_p2|spry_r[13] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p2|spry_r[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|spry_r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spry_r[13] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|spry_r[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y71_N53
dffeas \vga_counter_i|p2y[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|p2y[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p2y [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p2y[12] .is_wysiwyg = "true";
defparam \vga_counter_i|p2y[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y70_N52
dffeas \vga|bit_gen|sprite_p2|spry_r[12] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p2y [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|spry_r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spry_r[12] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|spry_r[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|spr_diff[10]~1 (
// Equation(s):
// \vga|bit_gen|sprite_p2|spr_diff[10]~1_sumout  = SUM(( !\vga|bit_gen|control|v_count [12] $ (\vga|bit_gen|sprite_p2|spry_r [12]) ) + ( \vga|bit_gen|sprite_p2|spr_diff[9]~27  ) + ( \vga|bit_gen|sprite_p2|spr_diff[9]~26  ))
// \vga|bit_gen|sprite_p2|spr_diff[10]~2  = CARRY(( !\vga|bit_gen|control|v_count [12] $ (\vga|bit_gen|sprite_p2|spry_r [12]) ) + ( \vga|bit_gen|sprite_p2|spr_diff[9]~27  ) + ( \vga|bit_gen|sprite_p2|spr_diff[9]~26  ))
// \vga|bit_gen|sprite_p2|spr_diff[10]~3  = SHARE((\vga|bit_gen|control|v_count [12] & !\vga|bit_gen|sprite_p2|spry_r [12]))

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|v_count [12]),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_p2|spry_r [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|spr_diff[9]~26 ),
	.sharein(\vga|bit_gen|sprite_p2|spr_diff[9]~27 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|spr_diff[10]~1_sumout ),
	.cout(\vga|bit_gen|sprite_p2|spr_diff[10]~2 ),
	.shareout(\vga|bit_gen|sprite_p2|spr_diff[10]~3 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spr_diff[10]~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|spr_diff[10]~1 .lut_mask = 64'h000033000000CC33;
defparam \vga|bit_gen|sprite_p2|spr_diff[10]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|spr_diff[11]~5 (
// Equation(s):
// \vga|bit_gen|sprite_p2|spr_diff[11]~5_sumout  = SUM(( !\vga|bit_gen|control|v_count [13] $ (\vga|bit_gen|sprite_p2|spry_r [13]) ) + ( \vga|bit_gen|sprite_p2|spr_diff[10]~3  ) + ( \vga|bit_gen|sprite_p2|spr_diff[10]~2  ))
// \vga|bit_gen|sprite_p2|spr_diff[11]~6  = CARRY(( !\vga|bit_gen|control|v_count [13] $ (\vga|bit_gen|sprite_p2|spry_r [13]) ) + ( \vga|bit_gen|sprite_p2|spr_diff[10]~3  ) + ( \vga|bit_gen|sprite_p2|spr_diff[10]~2  ))
// \vga|bit_gen|sprite_p2|spr_diff[11]~7  = SHARE((\vga|bit_gen|control|v_count [13] & !\vga|bit_gen|sprite_p2|spry_r [13]))

	.dataa(!\vga|bit_gen|control|v_count [13]),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p2|spry_r [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|spr_diff[10]~2 ),
	.sharein(\vga|bit_gen|sprite_p2|spr_diff[10]~3 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|spr_diff[11]~5_sumout ),
	.cout(\vga|bit_gen|sprite_p2|spr_diff[11]~6 ),
	.shareout(\vga|bit_gen|sprite_p2|spr_diff[11]~7 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spr_diff[11]~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|spr_diff[11]~5 .lut_mask = 64'h000050500000A5A5;
defparam \vga|bit_gen|sprite_p2|spr_diff[11]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|spr_diff[12]~37 (
// Equation(s):
// \vga|bit_gen|sprite_p2|spr_diff[12]~37_sumout  = SUM(( !\vga|bit_gen|sprite_p2|spry_r [14] $ (\vga|bit_gen|control|v_count [14]) ) + ( \vga|bit_gen|sprite_p2|spr_diff[11]~7  ) + ( \vga|bit_gen|sprite_p2|spr_diff[11]~6  ))
// \vga|bit_gen|sprite_p2|spr_diff[12]~38  = CARRY(( !\vga|bit_gen|sprite_p2|spry_r [14] $ (\vga|bit_gen|control|v_count [14]) ) + ( \vga|bit_gen|sprite_p2|spr_diff[11]~7  ) + ( \vga|bit_gen|sprite_p2|spr_diff[11]~6  ))
// \vga|bit_gen|sprite_p2|spr_diff[12]~39  = SHARE((!\vga|bit_gen|sprite_p2|spry_r [14] & \vga|bit_gen|control|v_count [14]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p2|spry_r [14]),
	.datad(!\vga|bit_gen|control|v_count [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|spr_diff[11]~6 ),
	.sharein(\vga|bit_gen|sprite_p2|spr_diff[11]~7 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|spr_diff[12]~37_sumout ),
	.cout(\vga|bit_gen|sprite_p2|spr_diff[12]~38 ),
	.shareout(\vga|bit_gen|sprite_p2|spr_diff[12]~39 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spr_diff[12]~37 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|spr_diff[12]~37 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_p2|spr_diff[12]~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|state~26 (
// Equation(s):
// \vga|bit_gen|sprite_p2|state~26_combout  = ( !\vga|bit_gen|sprite_p2|spr_diff[5]~33_sumout  & ( \vga|bit_gen|sprite_p2|spr_diff[3]~41_sumout  & ( (\vga|bit_gen|sprite_m|state.ACTIVE~q  & (!\vga|bit_gen|sprite_p2|spr_diff[1]~49_sumout  & 
// (!\vga|bit_gen|sprite_p2|spr_diff[4]~29_sumout  & !\vga|bit_gen|sprite_p2|spr_diff[2]~45_sumout ))) ) ) ) # ( !\vga|bit_gen|sprite_p2|spr_diff[5]~33_sumout  & ( !\vga|bit_gen|sprite_p2|spr_diff[3]~41_sumout  & ( (\vga|bit_gen|sprite_m|state.ACTIVE~q  & 
// !\vga|bit_gen|sprite_p2|spr_diff[4]~29_sumout ) ) ) )

	.dataa(!\vga|bit_gen|sprite_m|state.ACTIVE~q ),
	.datab(!\vga|bit_gen|sprite_p2|spr_diff[1]~49_sumout ),
	.datac(!\vga|bit_gen|sprite_p2|spr_diff[4]~29_sumout ),
	.datad(!\vga|bit_gen|sprite_p2|spr_diff[2]~45_sumout ),
	.datae(!\vga|bit_gen|sprite_p2|spr_diff[5]~33_sumout ),
	.dataf(!\vga|bit_gen|sprite_p2|spr_diff[3]~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|state~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|state~26 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|state~26 .lut_mask = 64'h5050000040000000;
defparam \vga|bit_gen|sprite_p2|state~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N57
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|state~27 (
// Equation(s):
// \vga|bit_gen|sprite_p2|state~27_combout  = ( !\vga|bit_gen|sprite_p2|spr_diff[7]~17_sumout  & ( \vga|bit_gen|sprite_p2|state~26_combout  & ( (!\vga|bit_gen|sprite_p2|spr_diff[6]~13_sumout  & !\vga|bit_gen|sprite_p2|spr_diff[8]~21_sumout ) ) ) )

	.dataa(!\vga|bit_gen|sprite_p2|spr_diff[6]~13_sumout ),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p2|spr_diff[8]~21_sumout ),
	.datad(gnd),
	.datae(!\vga|bit_gen|sprite_p2|spr_diff[7]~17_sumout ),
	.dataf(!\vga|bit_gen|sprite_p2|state~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|state~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|state~27 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|state~27 .lut_mask = 64'h00000000A0A00000;
defparam \vga|bit_gen|sprite_p2|state~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y69_N12
cyclonev_lcell_comb \vga_counter_i|p2y[15]~feeder (
// Equation(s):
// \vga_counter_i|p2y[15]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a15~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|p2y[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|p2y[15]~feeder .extended_lut = "off";
defparam \vga_counter_i|p2y[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_counter_i|p2y[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y69_N13
dffeas \vga_counter_i|p2y[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|p2y[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|p2y[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p2y [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p2y[15] .is_wysiwyg = "true";
defparam \vga_counter_i|p2y[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y70_N19
dffeas \vga|bit_gen|sprite_p2|spry_r[15] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p2y [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|spry_r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spry_r[15] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|spry_r[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|spr_diff[13]~9 (
// Equation(s):
// \vga|bit_gen|sprite_p2|spr_diff[13]~9_sumout  = SUM(( !\vga|bit_gen|control|v_count [15] $ (\vga|bit_gen|sprite_p2|spry_r [15]) ) + ( \vga|bit_gen|sprite_p2|spr_diff[12]~39  ) + ( \vga|bit_gen|sprite_p2|spr_diff[12]~38  ))

	.dataa(!\vga|bit_gen|control|v_count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_p2|spry_r [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|spr_diff[12]~38 ),
	.sharein(\vga|bit_gen|sprite_p2|spr_diff[12]~39 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|spr_diff[13]~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spr_diff[13]~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|spr_diff[13]~9 .lut_mask = 64'h000000000000AA55;
defparam \vga|bit_gen|sprite_p2|spr_diff[13]~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y72_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|state~23 (
// Equation(s):
// \vga|bit_gen|sprite_p2|state~23_combout  = ( \vga|bit_gen|sprite_p2|state~27_combout  & ( !\vga|bit_gen|sprite_p2|spr_diff[13]~9_sumout  & ( (!\vga|bit_gen|sprite_p2|spr_diff[9]~25_sumout  & (!\vga|bit_gen|sprite_p2|spr_diff[12]~37_sumout  & 
// (!\vga|bit_gen|sprite_p2|spr_diff[10]~1_sumout  & !\vga|bit_gen|sprite_p2|spr_diff[11]~5_sumout ))) ) ) )

	.dataa(!\vga|bit_gen|sprite_p2|spr_diff[9]~25_sumout ),
	.datab(!\vga|bit_gen|sprite_p2|spr_diff[12]~37_sumout ),
	.datac(!\vga|bit_gen|sprite_p2|spr_diff[10]~1_sumout ),
	.datad(!\vga|bit_gen|sprite_p2|spr_diff[11]~5_sumout ),
	.datae(!\vga|bit_gen|sprite_p2|state~27_combout ),
	.dataf(!\vga|bit_gen|sprite_p2|spr_diff[13]~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|state~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|state~23 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|state~23 .lut_mask = 64'h0000800000000000;
defparam \vga|bit_gen|sprite_p2|state~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N3
cyclonev_lcell_comb \vga_counter_i|p2x[14]~0 (
// Equation(s):
// \vga_counter_i|p2x[14]~0_combout  = ( \vga_counter_i|counter [0] & ( (!\reset~input_o ) # ((!\vga_counter_i|counter [1] & \vga_counter_i|counter [2])) ) ) # ( !\vga_counter_i|counter [0] & ( !\reset~input_o  ) )

	.dataa(!\vga_counter_i|counter [1]),
	.datab(!\reset~input_o ),
	.datac(!\vga_counter_i|counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|p2x[14]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|p2x[14]~0 .extended_lut = "off";
defparam \vga_counter_i|p2x[14]~0 .lut_mask = 64'hCCCCCCCCCECECECE;
defparam \vga_counter_i|p2x[14]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y68_N29
dffeas \vga_counter_i|p2x[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|p2x[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p2x [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p2x[14] .is_wysiwyg = "true";
defparam \vga_counter_i|p2x[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y70_N40
dffeas \vga|bit_gen|sprite_p2|sprx_r[14] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p2x [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|sprx_r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|sprx_r[14] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|sprx_r[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y68_N26
dffeas \vga_counter_i|p2x[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|p2x[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p2x [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p2x[13] .is_wysiwyg = "true";
defparam \vga_counter_i|p2x[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y70_N38
dffeas \vga|bit_gen|sprite_p2|sprx_r[13] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p2x [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|sprx_r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|sprx_r[13] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|sprx_r[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y68_N23
dffeas \vga_counter_i|p2x[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|p2x[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p2x [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p2x[12] .is_wysiwyg = "true";
defparam \vga_counter_i|p2x[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y70_N35
dffeas \vga|bit_gen|sprite_p2|sprx_r[12] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p2x [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|sprx_r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|sprx_r[12] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|sprx_r[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y68_N20
dffeas \vga_counter_i|p2x[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|p2x[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p2x [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p2x[11] .is_wysiwyg = "true";
defparam \vga_counter_i|p2x[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y70_N26
dffeas \vga|bit_gen|sprite_p2|sprx_r[11] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p2x [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|sprx_r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|sprx_r[11] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|sprx_r[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y68_N16
dffeas \vga_counter_i|p2x[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|p2x[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p2x [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p2x[10] .is_wysiwyg = "true";
defparam \vga_counter_i|p2x[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y70_N29
dffeas \vga|bit_gen|sprite_p2|sprx_r[10] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p2x [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|sprx_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|sprx_r[10] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|sprx_r[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y68_N14
dffeas \vga_counter_i|p2x[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|p2x[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p2x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p2x[9] .is_wysiwyg = "true";
defparam \vga_counter_i|p2x[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y70_N23
dffeas \vga|bit_gen|sprite_p2|sprx_r[9] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p2x [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|sprx_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|sprx_r[9] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|sprx_r[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y68_N11
dffeas \vga_counter_i|p2x[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|p2x[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p2x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p2x[8] .is_wysiwyg = "true";
defparam \vga_counter_i|p2x[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y70_N56
dffeas \vga|bit_gen|sprite_p2|sprx_r[8] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p2x [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|sprx_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|sprx_r[8] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|sprx_r[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y68_N8
dffeas \vga_counter_i|p2x[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|p2x[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p2x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p2x[7] .is_wysiwyg = "true";
defparam \vga_counter_i|p2x[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y70_N59
dffeas \vga|bit_gen|sprite_p2|sprx_r[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p2x [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|sprx_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|sprx_r[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|sprx_r[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y68_N5
dffeas \vga_counter_i|p2x[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|p2x[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p2x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p2x[6] .is_wysiwyg = "true";
defparam \vga_counter_i|p2x[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y70_N53
dffeas \vga|bit_gen|sprite_p2|sprx_r[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p2x [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|sprx_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|sprx_r[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|sprx_r[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y68_N1
dffeas \vga_counter_i|p2x[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|p2x[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p2x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p2x[5] .is_wysiwyg = "true";
defparam \vga_counter_i|p2x[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y70_N17
dffeas \vga|bit_gen|sprite_p2|sprx_r[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p2x [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|sprx_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|sprx_r[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|sprx_r[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y68_N34
dffeas \vga_counter_i|p2x[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|p2x[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p2x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p2x[4] .is_wysiwyg = "true";
defparam \vga_counter_i|p2x[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y70_N11
dffeas \vga|bit_gen|sprite_p2|sprx_r[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p2x [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|sprx_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|sprx_r[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|sprx_r[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y70_N59
dffeas \vga_counter_i|p2x[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|p2x[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p2x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p2x[3] .is_wysiwyg = "true";
defparam \vga_counter_i|p2x[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y70_N2
dffeas \vga|bit_gen|sprite_p2|sprx_r[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p2x [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|sprx_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|sprx_r[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|sprx_r[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y70_N41
dffeas \vga_counter_i|p2x[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|p2x[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p2x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p2x[2] .is_wysiwyg = "true";
defparam \vga_counter_i|p2x[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y70_N5
dffeas \vga|bit_gen|sprite_p2|sprx_r[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p2x [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|sprx_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|sprx_r[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|sprx_r[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y70_N16
dffeas \vga_counter_i|p2x[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|p2x[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p2x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p2x[1] .is_wysiwyg = "true";
defparam \vga_counter_i|p2x[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y70_N50
dffeas \vga|bit_gen|sprite_p2|sprx_r[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p2x [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|sprx_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|sprx_r[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|sprx_r[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add4~62 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add4~62_cout  = CARRY(( \vga|bit_gen|sprite_p2|sprx_r [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p2|sprx_r [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|bit_gen|sprite_p2|Add4~62_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add4~62 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add4~62 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_p2|Add4~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add4~57 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add4~57_sumout  = SUM(( \vga|bit_gen|sprite_p2|sprx_r [2] ) + ( VCC ) + ( \vga|bit_gen|sprite_p2|Add4~62_cout  ))
// \vga|bit_gen|sprite_p2|Add4~58  = CARRY(( \vga|bit_gen|sprite_p2|sprx_r [2] ) + ( VCC ) + ( \vga|bit_gen|sprite_p2|Add4~62_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_p2|sprx_r [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|Add4~62_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|Add4~57_sumout ),
	.cout(\vga|bit_gen|sprite_p2|Add4~58 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add4~57 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add4~57 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|sprite_p2|Add4~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add4~53 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add4~53_sumout  = SUM(( \vga|bit_gen|sprite_p2|sprx_r [3] ) + ( VCC ) + ( \vga|bit_gen|sprite_p2|Add4~58  ))
// \vga|bit_gen|sprite_p2|Add4~54  = CARRY(( \vga|bit_gen|sprite_p2|sprx_r [3] ) + ( VCC ) + ( \vga|bit_gen|sprite_p2|Add4~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_p2|sprx_r [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|Add4~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|Add4~53_sumout ),
	.cout(\vga|bit_gen|sprite_p2|Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add4~53 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add4~53 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|sprite_p2|Add4~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N9
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add4~49 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add4~49_sumout  = SUM(( \vga|bit_gen|sprite_p2|sprx_r [4] ) + ( VCC ) + ( \vga|bit_gen|sprite_p2|Add4~54  ))
// \vga|bit_gen|sprite_p2|Add4~50  = CARRY(( \vga|bit_gen|sprite_p2|sprx_r [4] ) + ( VCC ) + ( \vga|bit_gen|sprite_p2|Add4~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p2|sprx_r [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|Add4~49_sumout ),
	.cout(\vga|bit_gen|sprite_p2|Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add4~49 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add4~49 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_p2|Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add4~45 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add4~45_sumout  = SUM(( \vga|bit_gen|sprite_p2|sprx_r [5] ) + ( VCC ) + ( \vga|bit_gen|sprite_p2|Add4~50  ))
// \vga|bit_gen|sprite_p2|Add4~46  = CARRY(( \vga|bit_gen|sprite_p2|sprx_r [5] ) + ( VCC ) + ( \vga|bit_gen|sprite_p2|Add4~50  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_p2|sprx_r [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|Add4~45_sumout ),
	.cout(\vga|bit_gen|sprite_p2|Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add4~45 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add4~45 .lut_mask = 64'h0000000000003333;
defparam \vga|bit_gen|sprite_p2|Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add4~41 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add4~41_sumout  = SUM(( \vga|bit_gen|sprite_p2|sprx_r [6] ) + ( VCC ) + ( \vga|bit_gen|sprite_p2|Add4~46  ))
// \vga|bit_gen|sprite_p2|Add4~42  = CARRY(( \vga|bit_gen|sprite_p2|sprx_r [6] ) + ( VCC ) + ( \vga|bit_gen|sprite_p2|Add4~46  ))

	.dataa(!\vga|bit_gen|sprite_p2|sprx_r [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|Add4~41_sumout ),
	.cout(\vga|bit_gen|sprite_p2|Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add4~41 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add4~41 .lut_mask = 64'h0000000000005555;
defparam \vga|bit_gen|sprite_p2|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add4~37 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add4~37_sumout  = SUM(( \vga|bit_gen|sprite_p2|sprx_r [7] ) + ( VCC ) + ( \vga|bit_gen|sprite_p2|Add4~42  ))
// \vga|bit_gen|sprite_p2|Add4~38  = CARRY(( \vga|bit_gen|sprite_p2|sprx_r [7] ) + ( VCC ) + ( \vga|bit_gen|sprite_p2|Add4~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_p2|sprx_r [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|Add4~37_sumout ),
	.cout(\vga|bit_gen|sprite_p2|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add4~37 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add4~37 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|sprite_p2|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N21
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add4~33 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add4~33_sumout  = SUM(( \vga|bit_gen|sprite_p2|sprx_r [8] ) + ( VCC ) + ( \vga|bit_gen|sprite_p2|Add4~38  ))
// \vga|bit_gen|sprite_p2|Add4~34  = CARRY(( \vga|bit_gen|sprite_p2|sprx_r [8] ) + ( VCC ) + ( \vga|bit_gen|sprite_p2|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_p2|sprx_r [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|Add4~33_sumout ),
	.cout(\vga|bit_gen|sprite_p2|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add4~33 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add4~33 .lut_mask = 64'h00000000000000FF;
defparam \vga|bit_gen|sprite_p2|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add4~29 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add4~29_sumout  = SUM(( \vga|bit_gen|sprite_p2|sprx_r [9] ) + ( VCC ) + ( \vga|bit_gen|sprite_p2|Add4~34  ))
// \vga|bit_gen|sprite_p2|Add4~30  = CARRY(( \vga|bit_gen|sprite_p2|sprx_r [9] ) + ( VCC ) + ( \vga|bit_gen|sprite_p2|Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p2|sprx_r [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|Add4~29_sumout ),
	.cout(\vga|bit_gen|sprite_p2|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add4~29 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add4~29 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_p2|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N27
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add4~25 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add4~25_sumout  = SUM(( \vga|bit_gen|sprite_p2|sprx_r [10] ) + ( VCC ) + ( \vga|bit_gen|sprite_p2|Add4~30  ))
// \vga|bit_gen|sprite_p2|Add4~26  = CARRY(( \vga|bit_gen|sprite_p2|sprx_r [10] ) + ( VCC ) + ( \vga|bit_gen|sprite_p2|Add4~30  ))

	.dataa(!\vga|bit_gen|sprite_p2|sprx_r [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|Add4~25_sumout ),
	.cout(\vga|bit_gen|sprite_p2|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add4~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add4~25 .lut_mask = 64'h0000000000005555;
defparam \vga|bit_gen|sprite_p2|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add4~21 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add4~21_sumout  = SUM(( \vga|bit_gen|sprite_p2|sprx_r [11] ) + ( VCC ) + ( \vga|bit_gen|sprite_p2|Add4~26  ))
// \vga|bit_gen|sprite_p2|Add4~22  = CARRY(( \vga|bit_gen|sprite_p2|sprx_r [11] ) + ( VCC ) + ( \vga|bit_gen|sprite_p2|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p2|sprx_r [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|Add4~21_sumout ),
	.cout(\vga|bit_gen|sprite_p2|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add4~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add4~21 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_p2|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add4~17 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add4~17_sumout  = SUM(( \vga|bit_gen|sprite_p2|sprx_r [12] ) + ( VCC ) + ( \vga|bit_gen|sprite_p2|Add4~22  ))
// \vga|bit_gen|sprite_p2|Add4~18  = CARRY(( \vga|bit_gen|sprite_p2|sprx_r [12] ) + ( VCC ) + ( \vga|bit_gen|sprite_p2|Add4~22  ))

	.dataa(!\vga|bit_gen|sprite_p2|sprx_r [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|Add4~17_sumout ),
	.cout(\vga|bit_gen|sprite_p2|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add4~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add4~17 .lut_mask = 64'h0000000000005555;
defparam \vga|bit_gen|sprite_p2|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add4~13 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add4~13_sumout  = SUM(( \vga|bit_gen|sprite_p2|sprx_r [13] ) + ( VCC ) + ( \vga|bit_gen|sprite_p2|Add4~18  ))
// \vga|bit_gen|sprite_p2|Add4~14  = CARRY(( \vga|bit_gen|sprite_p2|sprx_r [13] ) + ( VCC ) + ( \vga|bit_gen|sprite_p2|Add4~18  ))

	.dataa(!\vga|bit_gen|sprite_p2|sprx_r [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|Add4~13_sumout ),
	.cout(\vga|bit_gen|sprite_p2|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add4~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add4~13 .lut_mask = 64'h0000000000005555;
defparam \vga|bit_gen|sprite_p2|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add4~9 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add4~9_sumout  = SUM(( \vga|bit_gen|sprite_p2|sprx_r [14] ) + ( VCC ) + ( \vga|bit_gen|sprite_p2|Add4~14  ))
// \vga|bit_gen|sprite_p2|Add4~10  = CARRY(( \vga|bit_gen|sprite_p2|sprx_r [14] ) + ( VCC ) + ( \vga|bit_gen|sprite_p2|Add4~14  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_p2|sprx_r [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|Add4~9_sumout ),
	.cout(\vga|bit_gen|sprite_p2|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add4~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add4~9 .lut_mask = 64'h0000000000003333;
defparam \vga|bit_gen|sprite_p2|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y68_N32
dffeas \vga_counter_i|p2x[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|p2x[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p2x [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p2x[15] .is_wysiwyg = "true";
defparam \vga_counter_i|p2x[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y70_N44
dffeas \vga|bit_gen|sprite_p2|sprx_r[15] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p2x [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|sprx_r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|sprx_r[15] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|sprx_r[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add4~5 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add4~5_sumout  = SUM(( \vga|bit_gen|sprite_p2|sprx_r [15] ) + ( VCC ) + ( \vga|bit_gen|sprite_p2|Add4~10  ))
// \vga|bit_gen|sprite_p2|Add4~6  = CARRY(( \vga|bit_gen|sprite_p2|sprx_r [15] ) + ( VCC ) + ( \vga|bit_gen|sprite_p2|Add4~10  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_p2|sprx_r [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|Add4~5_sumout ),
	.cout(\vga|bit_gen|sprite_p2|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add4~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add4~5 .lut_mask = 64'h0000000000003333;
defparam \vga|bit_gen|sprite_p2|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add4~1 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add4~1_sumout  = SUM(( \vga|bit_gen|sprite_p2|sprx_r [15] ) + ( VCC ) + ( \vga|bit_gen|sprite_p2|Add4~6  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_p2|sprx_r [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add4~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add4~1 .lut_mask = 64'h0000000000003333;
defparam \vga|bit_gen|sprite_p2|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y71_N27
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|LessThan2~0 (
// Equation(s):
// \vga|bit_gen|sprite_p2|LessThan2~0_combout  = ( \vga|bit_gen|sprite_p2|Add4~21_sumout  & ( !\vga|bit_gen|control|h_count [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|h_count [11]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p2|Add4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|LessThan2~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|LessThan2~0 .lut_mask = 64'h00000000FF00FF00;
defparam \vga|bit_gen|sprite_p2|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y70_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|LessThan2~3 (
// Equation(s):
// \vga|bit_gen|sprite_p2|LessThan2~3_combout  = ( \vga|bit_gen|sprite_p2|Add4~41_sumout  & ( !\vga|bit_gen|control|h_count [6] ) ) # ( !\vga|bit_gen|sprite_p2|Add4~41_sumout  & ( \vga|bit_gen|control|h_count [6] ) )

	.dataa(!\vga|bit_gen|control|h_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p2|Add4~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|LessThan2~3 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|LessThan2~3 .lut_mask = 64'h55555555AAAAAAAA;
defparam \vga|bit_gen|sprite_p2|LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y69_N48
cyclonev_lcell_comb \vga_counter_i|p2x[0]~feeder (
// Equation(s):
// \vga_counter_i|p2x[0]~feeder_combout  = ( \new_mem|ram_rtl_0|auto_generated|ram_block1a0~portadataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\new_mem|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|p2x[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|p2x[0]~feeder .extended_lut = "off";
defparam \vga_counter_i|p2x[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_counter_i|p2x[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y69_N49
dffeas \vga_counter_i|p2x[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga_counter_i|p2x[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga_counter_i|p2x[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|p2x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|p2x[0] .is_wysiwyg = "true";
defparam \vga_counter_i|p2x[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y70_N29
dffeas \vga|bit_gen|sprite_p2|sprx_r[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga_counter_i|p2x [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_m|spry_r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|sprx_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|sprx_r[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|sprx_r[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y70_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|LessThan2~4 (
// Equation(s):
// \vga|bit_gen|sprite_p2|LessThan2~4_combout  = ( \vga|bit_gen|sprite_p2|sprx_r [1] & ( (!\vga|bit_gen|control|h_count [1] & (!\vga|bit_gen|control|h_count [0] & \vga|bit_gen|sprite_p2|sprx_r [0])) ) ) # ( !\vga|bit_gen|sprite_p2|sprx_r [1] & ( 
// (!\vga|bit_gen|control|h_count [1]) # ((!\vga|bit_gen|control|h_count [0] & \vga|bit_gen|sprite_p2|sprx_r [0])) ) )

	.dataa(!\vga|bit_gen|control|h_count [1]),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [0]),
	.datad(!\vga|bit_gen|sprite_p2|sprx_r [0]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p2|sprx_r [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|LessThan2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|LessThan2~4 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|LessThan2~4 .lut_mask = 64'hAAFAAAFA00A000A0;
defparam \vga|bit_gen|sprite_p2|LessThan2~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y70_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|LessThan2~5 (
// Equation(s):
// \vga|bit_gen|sprite_p2|LessThan2~5_combout  = ( \vga|bit_gen|sprite_p2|Add4~53_sumout  & ( \vga|bit_gen|sprite_p2|Add4~57_sumout  & ( (!\vga|bit_gen|control|h_count [2]) # ((!\vga|bit_gen|control|h_count [3]) # (\vga|bit_gen|sprite_p2|LessThan2~4_combout 
// )) ) ) ) # ( !\vga|bit_gen|sprite_p2|Add4~53_sumout  & ( \vga|bit_gen|sprite_p2|Add4~57_sumout  & ( (!\vga|bit_gen|control|h_count [3] & ((!\vga|bit_gen|control|h_count [2]) # (\vga|bit_gen|sprite_p2|LessThan2~4_combout ))) ) ) ) # ( 
// \vga|bit_gen|sprite_p2|Add4~53_sumout  & ( !\vga|bit_gen|sprite_p2|Add4~57_sumout  & ( (!\vga|bit_gen|control|h_count [3]) # ((!\vga|bit_gen|control|h_count [2] & \vga|bit_gen|sprite_p2|LessThan2~4_combout )) ) ) ) # ( 
// !\vga|bit_gen|sprite_p2|Add4~53_sumout  & ( !\vga|bit_gen|sprite_p2|Add4~57_sumout  & ( (!\vga|bit_gen|control|h_count [2] & (!\vga|bit_gen|control|h_count [3] & \vga|bit_gen|sprite_p2|LessThan2~4_combout )) ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|h_count [2]),
	.datac(!\vga|bit_gen|control|h_count [3]),
	.datad(!\vga|bit_gen|sprite_p2|LessThan2~4_combout ),
	.datae(!\vga|bit_gen|sprite_p2|Add4~53_sumout ),
	.dataf(!\vga|bit_gen|sprite_p2|Add4~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|LessThan2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|LessThan2~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|LessThan2~5 .lut_mask = 64'h00C0F0FCC0F0FCFF;
defparam \vga|bit_gen|sprite_p2|LessThan2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y70_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|LessThan2~6 (
// Equation(s):
// \vga|bit_gen|sprite_p2|LessThan2~6_combout  = ( !\vga|bit_gen|sprite_p2|LessThan2~3_combout  & ( \vga|bit_gen|sprite_p2|LessThan2~5_combout  & ( (!\vga|bit_gen|control|h_count [5] & ((!\vga|bit_gen|control|h_count [4]) # 
// ((\vga|bit_gen|sprite_p2|Add4~49_sumout ) # (\vga|bit_gen|sprite_p2|Add4~45_sumout )))) # (\vga|bit_gen|control|h_count [5] & (\vga|bit_gen|sprite_p2|Add4~45_sumout  & ((!\vga|bit_gen|control|h_count [4]) # (\vga|bit_gen|sprite_p2|Add4~49_sumout )))) ) ) 
// ) # ( !\vga|bit_gen|sprite_p2|LessThan2~3_combout  & ( !\vga|bit_gen|sprite_p2|LessThan2~5_combout  & ( (!\vga|bit_gen|control|h_count [5] & (((!\vga|bit_gen|control|h_count [4] & \vga|bit_gen|sprite_p2|Add4~49_sumout )) # 
// (\vga|bit_gen|sprite_p2|Add4~45_sumout ))) # (\vga|bit_gen|control|h_count [5] & (!\vga|bit_gen|control|h_count [4] & (\vga|bit_gen|sprite_p2|Add4~45_sumout  & \vga|bit_gen|sprite_p2|Add4~49_sumout ))) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [5]),
	.datab(!\vga|bit_gen|control|h_count [4]),
	.datac(!\vga|bit_gen|sprite_p2|Add4~45_sumout ),
	.datad(!\vga|bit_gen|sprite_p2|Add4~49_sumout ),
	.datae(!\vga|bit_gen|sprite_p2|LessThan2~3_combout ),
	.dataf(!\vga|bit_gen|sprite_p2|LessThan2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|LessThan2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|LessThan2~6 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|LessThan2~6 .lut_mask = 64'h0A8E00008EAF0000;
defparam \vga|bit_gen|sprite_p2|LessThan2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|LessThan2~2 (
// Equation(s):
// \vga|bit_gen|sprite_p2|LessThan2~2_combout  = (!\vga|bit_gen|control|h_count [6] & \vga|bit_gen|sprite_p2|Add4~41_sumout )

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|h_count [6]),
	.datac(!\vga|bit_gen|sprite_p2|Add4~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|LessThan2~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|LessThan2~2 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \vga|bit_gen|sprite_p2|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y70_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|LessThan2~7 (
// Equation(s):
// \vga|bit_gen|sprite_p2|LessThan2~7_combout  = ( \vga|bit_gen|sprite_p2|LessThan2~6_combout  & ( \vga|bit_gen|sprite_p2|LessThan2~2_combout  & ( (!\vga|bit_gen|control|h_count [8] & (!\vga|bit_gen|sprite_p2|Add4~37_sumout  & 
// (!\vga|bit_gen|sprite_p2|Add4~33_sumout  & \vga|bit_gen|control|h_count [7]))) # (\vga|bit_gen|control|h_count [8] & ((!\vga|bit_gen|sprite_p2|Add4~33_sumout ) # ((!\vga|bit_gen|sprite_p2|Add4~37_sumout  & \vga|bit_gen|control|h_count [7])))) ) ) ) # ( 
// !\vga|bit_gen|sprite_p2|LessThan2~6_combout  & ( \vga|bit_gen|sprite_p2|LessThan2~2_combout  & ( (!\vga|bit_gen|control|h_count [8] & (!\vga|bit_gen|sprite_p2|Add4~37_sumout  & (!\vga|bit_gen|sprite_p2|Add4~33_sumout  & \vga|bit_gen|control|h_count [7]))) 
// # (\vga|bit_gen|control|h_count [8] & ((!\vga|bit_gen|sprite_p2|Add4~33_sumout ) # ((!\vga|bit_gen|sprite_p2|Add4~37_sumout  & \vga|bit_gen|control|h_count [7])))) ) ) ) # ( \vga|bit_gen|sprite_p2|LessThan2~6_combout  & ( 
// !\vga|bit_gen|sprite_p2|LessThan2~2_combout  & ( (!\vga|bit_gen|control|h_count [8] & (!\vga|bit_gen|sprite_p2|Add4~37_sumout  & (!\vga|bit_gen|sprite_p2|Add4~33_sumout  & \vga|bit_gen|control|h_count [7]))) # (\vga|bit_gen|control|h_count [8] & 
// ((!\vga|bit_gen|sprite_p2|Add4~33_sumout ) # ((!\vga|bit_gen|sprite_p2|Add4~37_sumout  & \vga|bit_gen|control|h_count [7])))) ) ) ) # ( !\vga|bit_gen|sprite_p2|LessThan2~6_combout  & ( !\vga|bit_gen|sprite_p2|LessThan2~2_combout  & ( 
// (!\vga|bit_gen|control|h_count [8] & (!\vga|bit_gen|sprite_p2|Add4~33_sumout  & ((!\vga|bit_gen|sprite_p2|Add4~37_sumout ) # (\vga|bit_gen|control|h_count [7])))) # (\vga|bit_gen|control|h_count [8] & ((!\vga|bit_gen|sprite_p2|Add4~37_sumout ) # 
// ((!\vga|bit_gen|sprite_p2|Add4~33_sumout ) # (\vga|bit_gen|control|h_count [7])))) ) ) )

	.dataa(!\vga|bit_gen|sprite_p2|Add4~37_sumout ),
	.datab(!\vga|bit_gen|control|h_count [8]),
	.datac(!\vga|bit_gen|sprite_p2|Add4~33_sumout ),
	.datad(!\vga|bit_gen|control|h_count [7]),
	.datae(!\vga|bit_gen|sprite_p2|LessThan2~6_combout ),
	.dataf(!\vga|bit_gen|sprite_p2|LessThan2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|LessThan2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|LessThan2~7 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|LessThan2~7 .lut_mask = 64'hB2F330B230B230B2;
defparam \vga|bit_gen|sprite_p2|LessThan2~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N51
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|LessThan2~1 (
// Equation(s):
// \vga|bit_gen|sprite_p2|LessThan2~1_combout  = ( \vga|bit_gen|sprite_p2|Add4~21_sumout  & ( !\vga|bit_gen|control|h_count [11] ) ) # ( !\vga|bit_gen|sprite_p2|Add4~21_sumout  & ( \vga|bit_gen|control|h_count [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|h_count [11]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p2|Add4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|LessThan2~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|LessThan2~1 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \vga|bit_gen|sprite_p2|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y70_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|LessThan2~8 (
// Equation(s):
// \vga|bit_gen|sprite_p2|LessThan2~8_combout  = ( \vga|bit_gen|control|h_count [10] & ( !\vga|bit_gen|sprite_p2|LessThan2~1_combout  & ( (\vga|bit_gen|sprite_p2|Add4~25_sumout  & ((!\vga|bit_gen|control|h_count [9] & 
// ((!\vga|bit_gen|sprite_p2|LessThan2~7_combout ) # (\vga|bit_gen|sprite_p2|Add4~29_sumout ))) # (\vga|bit_gen|control|h_count [9] & (!\vga|bit_gen|sprite_p2|LessThan2~7_combout  & \vga|bit_gen|sprite_p2|Add4~29_sumout )))) ) ) ) # ( 
// !\vga|bit_gen|control|h_count [10] & ( !\vga|bit_gen|sprite_p2|LessThan2~1_combout  & ( ((!\vga|bit_gen|control|h_count [9] & ((!\vga|bit_gen|sprite_p2|LessThan2~7_combout ) # (\vga|bit_gen|sprite_p2|Add4~29_sumout ))) # (\vga|bit_gen|control|h_count [9] 
// & (!\vga|bit_gen|sprite_p2|LessThan2~7_combout  & \vga|bit_gen|sprite_p2|Add4~29_sumout ))) # (\vga|bit_gen|sprite_p2|Add4~25_sumout ) ) ) )

	.dataa(!\vga|bit_gen|sprite_p2|Add4~25_sumout ),
	.datab(!\vga|bit_gen|control|h_count [9]),
	.datac(!\vga|bit_gen|sprite_p2|LessThan2~7_combout ),
	.datad(!\vga|bit_gen|sprite_p2|Add4~29_sumout ),
	.datae(!\vga|bit_gen|control|h_count [10]),
	.dataf(!\vga|bit_gen|sprite_p2|LessThan2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|LessThan2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|LessThan2~8 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|LessThan2~8 .lut_mask = 64'hD5FD405400000000;
defparam \vga|bit_gen|sprite_p2|LessThan2~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y71_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|LessThan2~9 (
// Equation(s):
// \vga|bit_gen|sprite_p2|LessThan2~9_combout  = ( \vga|bit_gen|sprite_p2|LessThan2~0_combout  & ( \vga|bit_gen|sprite_p2|LessThan2~8_combout  & ( (!\vga|bit_gen|control|h_count [13] & (\vga|bit_gen|control|h_count [12] & 
// (!\vga|bit_gen|sprite_p2|Add4~13_sumout  & !\vga|bit_gen|sprite_p2|Add4~17_sumout ))) # (\vga|bit_gen|control|h_count [13] & ((!\vga|bit_gen|sprite_p2|Add4~13_sumout ) # ((\vga|bit_gen|control|h_count [12] & !\vga|bit_gen|sprite_p2|Add4~17_sumout )))) ) ) 
// ) # ( !\vga|bit_gen|sprite_p2|LessThan2~0_combout  & ( \vga|bit_gen|sprite_p2|LessThan2~8_combout  & ( (!\vga|bit_gen|control|h_count [13] & (\vga|bit_gen|control|h_count [12] & (!\vga|bit_gen|sprite_p2|Add4~13_sumout  & 
// !\vga|bit_gen|sprite_p2|Add4~17_sumout ))) # (\vga|bit_gen|control|h_count [13] & ((!\vga|bit_gen|sprite_p2|Add4~13_sumout ) # ((\vga|bit_gen|control|h_count [12] & !\vga|bit_gen|sprite_p2|Add4~17_sumout )))) ) ) ) # ( 
// \vga|bit_gen|sprite_p2|LessThan2~0_combout  & ( !\vga|bit_gen|sprite_p2|LessThan2~8_combout  & ( (!\vga|bit_gen|control|h_count [13] & (\vga|bit_gen|control|h_count [12] & (!\vga|bit_gen|sprite_p2|Add4~13_sumout  & !\vga|bit_gen|sprite_p2|Add4~17_sumout 
// ))) # (\vga|bit_gen|control|h_count [13] & ((!\vga|bit_gen|sprite_p2|Add4~13_sumout ) # ((\vga|bit_gen|control|h_count [12] & !\vga|bit_gen|sprite_p2|Add4~17_sumout )))) ) ) ) # ( !\vga|bit_gen|sprite_p2|LessThan2~0_combout  & ( 
// !\vga|bit_gen|sprite_p2|LessThan2~8_combout  & ( (!\vga|bit_gen|control|h_count [13] & (!\vga|bit_gen|sprite_p2|Add4~13_sumout  & ((!\vga|bit_gen|sprite_p2|Add4~17_sumout ) # (\vga|bit_gen|control|h_count [12])))) # (\vga|bit_gen|control|h_count [13] & 
// (((!\vga|bit_gen|sprite_p2|Add4~13_sumout ) # (!\vga|bit_gen|sprite_p2|Add4~17_sumout )) # (\vga|bit_gen|control|h_count [12]))) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [12]),
	.datab(!\vga|bit_gen|control|h_count [13]),
	.datac(!\vga|bit_gen|sprite_p2|Add4~13_sumout ),
	.datad(!\vga|bit_gen|sprite_p2|Add4~17_sumout ),
	.datae(!\vga|bit_gen|sprite_p2|LessThan2~0_combout ),
	.dataf(!\vga|bit_gen|sprite_p2|LessThan2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|LessThan2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|LessThan2~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|LessThan2~9 .lut_mask = 64'hF371713071307130;
defparam \vga|bit_gen|sprite_p2|LessThan2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y71_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|LessThan2~10 (
// Equation(s):
// \vga|bit_gen|sprite_p2|LessThan2~10_combout  = ( \vga|bit_gen|sprite_p2|Add4~5_sumout  & ( \vga|bit_gen|sprite_p2|LessThan2~9_combout  & ( (!\vga|bit_gen|sprite_p2|Add4~1_sumout ) # ((!\vga|bit_gen|control|h_count [14] & 
// (\vga|bit_gen|sprite_p2|Add4~9_sumout  & \vga|bit_gen|control|h_count [15]))) ) ) ) # ( !\vga|bit_gen|sprite_p2|Add4~5_sumout  & ( \vga|bit_gen|sprite_p2|LessThan2~9_combout  & ( (!\vga|bit_gen|sprite_p2|Add4~1_sumout  & (((!\vga|bit_gen|control|h_count 
// [14] & \vga|bit_gen|sprite_p2|Add4~9_sumout )) # (\vga|bit_gen|control|h_count [15]))) ) ) ) # ( \vga|bit_gen|sprite_p2|Add4~5_sumout  & ( !\vga|bit_gen|sprite_p2|LessThan2~9_combout  & ( (!\vga|bit_gen|sprite_p2|Add4~1_sumout ) # 
// ((\vga|bit_gen|control|h_count [15] & ((!\vga|bit_gen|control|h_count [14]) # (\vga|bit_gen|sprite_p2|Add4~9_sumout )))) ) ) ) # ( !\vga|bit_gen|sprite_p2|Add4~5_sumout  & ( !\vga|bit_gen|sprite_p2|LessThan2~9_combout  & ( 
// (!\vga|bit_gen|sprite_p2|Add4~1_sumout  & ((!\vga|bit_gen|control|h_count [14]) # ((\vga|bit_gen|control|h_count [15]) # (\vga|bit_gen|sprite_p2|Add4~9_sumout )))) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [14]),
	.datab(!\vga|bit_gen|sprite_p2|Add4~9_sumout ),
	.datac(!\vga|bit_gen|sprite_p2|Add4~1_sumout ),
	.datad(!\vga|bit_gen|control|h_count [15]),
	.datae(!\vga|bit_gen|sprite_p2|Add4~5_sumout ),
	.dataf(!\vga|bit_gen|sprite_p2|LessThan2~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|LessThan2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|LessThan2~10 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|LessThan2~10 .lut_mask = 64'hB0F0F0FB20F0F0F2;
defparam \vga|bit_gen|sprite_p2|LessThan2~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y71_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|state~24 (
// Equation(s):
// \vga|bit_gen|sprite_p2|state~24_combout  = ( \vga|bit_gen|sprite_p2|LessThan2~10_combout  & ( (\reset~input_o  & (\vga|bit_gen|control|h_bright~q  & ((\vga|bit_gen|sprite_p2|state~23_combout ) # (\vga|bit_gen|sprite_p2|state.WAIT_POS~q )))) ) ) # ( 
// !\vga|bit_gen|sprite_p2|LessThan2~10_combout  & ( (\reset~input_o  & (\vga|bit_gen|sprite_p2|state~23_combout  & \vga|bit_gen|control|h_bright~q )) ) )

	.dataa(!\vga|bit_gen|sprite_p2|state.WAIT_POS~q ),
	.datab(!\reset~input_o ),
	.datac(!\vga|bit_gen|sprite_p2|state~23_combout ),
	.datad(!\vga|bit_gen|control|h_bright~q ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p2|LessThan2~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|state~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|state~24 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|state~24 .lut_mask = 64'h0003000300130013;
defparam \vga|bit_gen|sprite_p2|state~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y71_N20
dffeas \vga|bit_gen|sprite_p2|state.WAIT_POS (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_p2|state~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|state.WAIT_POS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|state.WAIT_POS .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|state.WAIT_POS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y71_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|bmap_x~3 (
// Equation(s):
// \vga|bit_gen|sprite_p2|bmap_x~3_combout  = ( \vga|bit_gen|sprite_p2|state.SPR_LINE~q  & ( (\reset~input_o  & !\vga|bit_gen|sprite_p2|bmap_x [0]) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p2|bmap_x [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p2|state.SPR_LINE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|bmap_x~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|bmap_x~3 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|bmap_x~3 .lut_mask = 64'h0000000050505050;
defparam \vga|bit_gen|sprite_p2|bmap_x~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y71_N21
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|cnt_x~2 (
// Equation(s):
// \vga|bit_gen|sprite_p2|cnt_x~2_combout  = ( \vga|bit_gen|sprite_p2|state.SPR_LINE~q  & ( (\reset~input_o  & !\vga|bit_gen|sprite_p2|cnt_x [0]) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p2|cnt_x [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p2|state.SPR_LINE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|cnt_x~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|cnt_x~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|cnt_x~2 .lut_mask = 64'h0000000050505050;
defparam \vga|bit_gen|sprite_p2|cnt_x~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y71_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|cnt_x[1]~1 (
// Equation(s):
// \vga|bit_gen|sprite_p2|cnt_x[1]~1_combout  = ( \vga|bit_gen|sprite_p2|LessThan2~10_combout  & ( (!\reset~input_o ) # ((\vga|bit_gen|control|h_bright~q  & (\vga|bit_gen|sprite_p2|state.SPR_LINE~q  & !\vga|bit_gen|sprite_p2|state.WAIT_POS~q ))) ) ) # ( 
// !\vga|bit_gen|sprite_p2|LessThan2~10_combout  & ( (!\reset~input_o ) # ((\vga|bit_gen|control|h_bright~q  & ((\vga|bit_gen|sprite_p2|state.WAIT_POS~q ) # (\vga|bit_gen|sprite_p2|state.SPR_LINE~q )))) ) )

	.dataa(!\vga|bit_gen|control|h_bright~q ),
	.datab(!\reset~input_o ),
	.datac(!\vga|bit_gen|sprite_p2|state.SPR_LINE~q ),
	.datad(!\vga|bit_gen|sprite_p2|state.WAIT_POS~q ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p2|LessThan2~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|cnt_x[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|cnt_x[1]~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|cnt_x[1]~1 .lut_mask = 64'hCDDDCDDDCDCCCDCC;
defparam \vga|bit_gen|sprite_p2|cnt_x[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y71_N47
dffeas \vga|bit_gen|sprite_p2|cnt_x[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_p2|cnt_x~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_p2|cnt_x[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|cnt_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|cnt_x[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|cnt_x[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|cnt_x~0 (
// Equation(s):
// \vga|bit_gen|sprite_p2|cnt_x~0_combout  = ( \vga|bit_gen|sprite_p2|cnt_x [0] & ( (\vga|bit_gen|sprite_p2|state.SPR_LINE~q  & (\reset~input_o  & !\vga|bit_gen|sprite_p2|cnt_x [1])) ) ) # ( !\vga|bit_gen|sprite_p2|cnt_x [0] & ( 
// (\vga|bit_gen|sprite_p2|state.SPR_LINE~q  & (\reset~input_o  & \vga|bit_gen|sprite_p2|cnt_x [1])) ) )

	.dataa(!\vga|bit_gen|sprite_p2|state.SPR_LINE~q ),
	.datab(!\reset~input_o ),
	.datac(!\vga|bit_gen|sprite_p2|cnt_x [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p2|cnt_x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|cnt_x~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|cnt_x~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|cnt_x~0 .lut_mask = 64'h0101010110101010;
defparam \vga|bit_gen|sprite_p2|cnt_x~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y71_N41
dffeas \vga|bit_gen|sprite_p2|cnt_x[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_p2|cnt_x~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_p2|cnt_x[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|cnt_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|cnt_x[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|cnt_x[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y71_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|bmap_x[3]~0 (
// Equation(s):
// \vga|bit_gen|sprite_p2|bmap_x[3]~0_combout  = ( \vga|bit_gen|sprite_p2|cnt_x [1] & ( (\vga|bit_gen|sprite_p2|state.SPR_LINE~q  & \vga|bit_gen|sprite_p2|cnt_x [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p2|state.SPR_LINE~q ),
	.datad(!\vga|bit_gen|sprite_p2|cnt_x [0]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p2|cnt_x [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|bmap_x[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|bmap_x[3]~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|bmap_x[3]~0 .lut_mask = 64'h00000000000F000F;
defparam \vga|bit_gen|sprite_p2|bmap_x[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y71_N51
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|bmap_x[3]~1 (
// Equation(s):
// \vga|bit_gen|sprite_p2|bmap_x[3]~1_combout  = ( \vga|bit_gen|sprite_p2|LessThan2~10_combout  & ( (!\reset~input_o ) # ((\vga|bit_gen|control|h_bright~q  & \vga|bit_gen|sprite_p2|bmap_x[3]~0_combout )) ) ) # ( !\vga|bit_gen|sprite_p2|LessThan2~10_combout  
// & ( (!\reset~input_o ) # ((\vga|bit_gen|control|h_bright~q  & ((\vga|bit_gen|sprite_p2|bmap_x[3]~0_combout ) # (\vga|bit_gen|sprite_p2|state.WAIT_POS~q )))) ) )

	.dataa(!\vga|bit_gen|control|h_bright~q ),
	.datab(!\reset~input_o ),
	.datac(!\vga|bit_gen|sprite_p2|state.WAIT_POS~q ),
	.datad(!\vga|bit_gen|sprite_p2|bmap_x[3]~0_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p2|LessThan2~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|bmap_x[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|bmap_x[3]~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|bmap_x[3]~1 .lut_mask = 64'hCDDDCDDDCCDDCCDD;
defparam \vga|bit_gen|sprite_p2|bmap_x[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y71_N8
dffeas \vga|bit_gen|sprite_p2|bmap_x[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_p2|bmap_x~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_p2|bmap_x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|bmap_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|bmap_x[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|bmap_x[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y71_N57
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|bmap_x~4 (
// Equation(s):
// \vga|bit_gen|sprite_p2|bmap_x~4_combout  = ( \vga|bit_gen|sprite_p2|bmap_x [0] & ( (\vga|bit_gen|sprite_p2|state.SPR_LINE~q  & (!\vga|bit_gen|sprite_p2|bmap_x [1] & \reset~input_o )) ) ) # ( !\vga|bit_gen|sprite_p2|bmap_x [0] & ( 
// (\vga|bit_gen|sprite_p2|state.SPR_LINE~q  & (\vga|bit_gen|sprite_p2|bmap_x [1] & \reset~input_o )) ) )

	.dataa(!\vga|bit_gen|sprite_p2|state.SPR_LINE~q ),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p2|bmap_x [1]),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p2|bmap_x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|bmap_x~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|bmap_x~4 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|bmap_x~4 .lut_mask = 64'h0005000500500050;
defparam \vga|bit_gen|sprite_p2|bmap_x~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y71_N14
dffeas \vga|bit_gen|sprite_p2|bmap_x[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_p2|bmap_x~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_p2|bmap_x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|bmap_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|bmap_x[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|bmap_x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y71_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|bmap_x~2 (
// Equation(s):
// \vga|bit_gen|sprite_p2|bmap_x~2_combout  = ( \vga|bit_gen|sprite_p2|bmap_x [1] & ( (\vga|bit_gen|sprite_p2|state.SPR_LINE~q  & (\reset~input_o  & (!\vga|bit_gen|sprite_p2|bmap_x [2] $ (!\vga|bit_gen|sprite_p2|bmap_x [0])))) ) ) # ( 
// !\vga|bit_gen|sprite_p2|bmap_x [1] & ( (\vga|bit_gen|sprite_p2|bmap_x [2] & (\vga|bit_gen|sprite_p2|state.SPR_LINE~q  & \reset~input_o )) ) )

	.dataa(!\vga|bit_gen|sprite_p2|bmap_x [2]),
	.datab(!\vga|bit_gen|sprite_p2|state.SPR_LINE~q ),
	.datac(!\vga|bit_gen|sprite_p2|bmap_x [0]),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p2|bmap_x [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|bmap_x~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|bmap_x~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|bmap_x~2 .lut_mask = 64'h0011001100120012;
defparam \vga|bit_gen|sprite_p2|bmap_x~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y71_N11
dffeas \vga|bit_gen|sprite_p2|bmap_x[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_p2|bmap_x~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_p2|bmap_x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|bmap_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|bmap_x[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|bmap_x[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y71_N21
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|state~18 (
// Equation(s):
// \vga|bit_gen|sprite_p2|state~18_combout  = ( \vga|bit_gen|sprite_p2|bmap_x [0] & ( (\vga|bit_gen|sprite_p2|bmap_x [1] & \vga|bit_gen|sprite_p2|bmap_x [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p2|bmap_x [1]),
	.datad(!\vga|bit_gen|sprite_p2|bmap_x [2]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p2|bmap_x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|state~18 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|state~18 .lut_mask = 64'h00000000000F000F;
defparam \vga|bit_gen|sprite_p2|state~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y71_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|bmap_x~5 (
// Equation(s):
// \vga|bit_gen|sprite_p2|bmap_x~5_combout  = ( \reset~input_o  & ( \vga|bit_gen|sprite_p2|bmap_x [0] & ( (\vga|bit_gen|sprite_p2|state.SPR_LINE~q  & (!\vga|bit_gen|sprite_p2|bmap_x [3] $ (((!\vga|bit_gen|sprite_p2|bmap_x [2]) # 
// (!\vga|bit_gen|sprite_p2|bmap_x [1]))))) ) ) ) # ( \reset~input_o  & ( !\vga|bit_gen|sprite_p2|bmap_x [0] & ( (\vga|bit_gen|sprite_p2|state.SPR_LINE~q  & \vga|bit_gen|sprite_p2|bmap_x [3]) ) ) )

	.dataa(!\vga|bit_gen|sprite_p2|bmap_x [2]),
	.datab(!\vga|bit_gen|sprite_p2|bmap_x [1]),
	.datac(!\vga|bit_gen|sprite_p2|state.SPR_LINE~q ),
	.datad(!\vga|bit_gen|sprite_p2|bmap_x [3]),
	.datae(!\reset~input_o ),
	.dataf(!\vga|bit_gen|sprite_p2|bmap_x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|bmap_x~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|bmap_x~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|bmap_x~5 .lut_mask = 64'h0000000F0000010E;
defparam \vga|bit_gen|sprite_p2|bmap_x~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y71_N17
dffeas \vga|bit_gen|sprite_p2|bmap_x[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_p2|bmap_x~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|bit_gen|sprite_p2|bmap_x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|bmap_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|bmap_x[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|bmap_x[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y71_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|state~19 (
// Equation(s):
// \vga|bit_gen|sprite_p2|state~19_combout  = ( \vga|bit_gen|sprite_p2|cnt_x [0] & ( (\vga|bit_gen|sprite_p2|bmap_x [3] & \vga|bit_gen|sprite_p2|cnt_x [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p2|bmap_x [3]),
	.datad(!\vga|bit_gen|sprite_p2|cnt_x [1]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p2|cnt_x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|state~19 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|state~19 .lut_mask = 64'h00000000000F000F;
defparam \vga|bit_gen|sprite_p2|state~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y71_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|state~21 (
// Equation(s):
// \vga|bit_gen|sprite_p2|state~21_combout  = ( !\vga|bit_gen|sprite_p2|Equal1~4_combout  & ( (!\vga|bit_gen|sprite_p2|state~18_combout ) # (!\vga|bit_gen|sprite_p2|state~19_combout ) ) )

	.dataa(!\vga|bit_gen|sprite_p2|state~18_combout ),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p2|state~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p2|Equal1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|state~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|state~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|state~21 .lut_mask = 64'hFAFAFAFA00000000;
defparam \vga|bit_gen|sprite_p2|state~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y71_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|state~22 (
// Equation(s):
// \vga|bit_gen|sprite_p2|state~22_combout  = ( \vga|bit_gen|sprite_p2|state~21_combout  & ( \vga|bit_gen|sprite_p2|LessThan2~10_combout  & ( (\vga|bit_gen|sprite_p2|state.SPR_LINE~q  & (\vga|bit_gen|control|h_bright~q  & \reset~input_o )) ) ) ) # ( 
// \vga|bit_gen|sprite_p2|state~21_combout  & ( !\vga|bit_gen|sprite_p2|LessThan2~10_combout  & ( (\vga|bit_gen|control|h_bright~q  & (\reset~input_o  & ((\vga|bit_gen|sprite_p2|state.WAIT_POS~q ) # (\vga|bit_gen|sprite_p2|state.SPR_LINE~q )))) ) ) ) # ( 
// !\vga|bit_gen|sprite_p2|state~21_combout  & ( !\vga|bit_gen|sprite_p2|LessThan2~10_combout  & ( (\vga|bit_gen|control|h_bright~q  & (\reset~input_o  & \vga|bit_gen|sprite_p2|state.WAIT_POS~q )) ) ) )

	.dataa(!\vga|bit_gen|sprite_p2|state.SPR_LINE~q ),
	.datab(!\vga|bit_gen|control|h_bright~q ),
	.datac(!\reset~input_o ),
	.datad(!\vga|bit_gen|sprite_p2|state.WAIT_POS~q ),
	.datae(!\vga|bit_gen|sprite_p2|state~21_combout ),
	.dataf(!\vga|bit_gen|sprite_p2|LessThan2~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|state~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|state~22 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|state~22 .lut_mask = 64'h0003010300000101;
defparam \vga|bit_gen|sprite_p2|state~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y71_N35
dffeas \vga|bit_gen|sprite_p2|state.SPR_LINE (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_p2|state~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|state.SPR_LINE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|state.SPR_LINE .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|state.SPR_LINE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y71_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add0~34 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add0~34_cout  = CARRY(( GND ) + ( !VCC ) + ( !VCC ))
// \vga|bit_gen|sprite_p2|Add0~35  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|bit_gen|sprite_p2|Add0~34_cout ),
	.shareout(\vga|bit_gen|sprite_p2|Add0~35 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add0~34 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add0~34 .lut_mask = 64'h0000FFFF00000000;
defparam \vga|bit_gen|sprite_p2|Add0~34 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y71_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add0~1 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add0~1_sumout  = SUM(( !\vga|bit_gen|control|h_count [0] $ (\vga|bit_gen|sprite_p2|sprx_r [0]) ) + ( \vga|bit_gen|sprite_p2|Add0~35  ) + ( \vga|bit_gen|sprite_p2|Add0~34_cout  ))
// \vga|bit_gen|sprite_p2|Add0~2  = CARRY(( !\vga|bit_gen|control|h_count [0] $ (\vga|bit_gen|sprite_p2|sprx_r [0]) ) + ( \vga|bit_gen|sprite_p2|Add0~35  ) + ( \vga|bit_gen|sprite_p2|Add0~34_cout  ))
// \vga|bit_gen|sprite_p2|Add0~3  = SHARE((\vga|bit_gen|control|h_count [0] & !\vga|bit_gen|sprite_p2|sprx_r [0]))

	.dataa(!\vga|bit_gen|control|h_count [0]),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p2|sprx_r [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|Add0~34_cout ),
	.sharein(\vga|bit_gen|sprite_p2|Add0~35 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|Add0~1_sumout ),
	.cout(\vga|bit_gen|sprite_p2|Add0~2 ),
	.shareout(\vga|bit_gen|sprite_p2|Add0~3 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add0~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add0~1 .lut_mask = 64'h000050500000A5A5;
defparam \vga|bit_gen|sprite_p2|Add0~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y71_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add0~29 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add0~29_sumout  = SUM(( !\vga|bit_gen|sprite_p2|sprx_r [1] $ (\vga|bit_gen|control|h_count [1]) ) + ( \vga|bit_gen|sprite_p2|Add0~3  ) + ( \vga|bit_gen|sprite_p2|Add0~2  ))
// \vga|bit_gen|sprite_p2|Add0~30  = CARRY(( !\vga|bit_gen|sprite_p2|sprx_r [1] $ (\vga|bit_gen|control|h_count [1]) ) + ( \vga|bit_gen|sprite_p2|Add0~3  ) + ( \vga|bit_gen|sprite_p2|Add0~2  ))
// \vga|bit_gen|sprite_p2|Add0~31  = SHARE((!\vga|bit_gen|sprite_p2|sprx_r [1] & \vga|bit_gen|control|h_count [1]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p2|sprx_r [1]),
	.datad(!\vga|bit_gen|control|h_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|Add0~2 ),
	.sharein(\vga|bit_gen|sprite_p2|Add0~3 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|Add0~29_sumout ),
	.cout(\vga|bit_gen|sprite_p2|Add0~30 ),
	.shareout(\vga|bit_gen|sprite_p2|Add0~31 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add0~29 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add0~29 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_p2|Add0~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y71_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add2~25 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add2~25_sumout  = SUM(( \vga|bit_gen|sprite_p2|Add0~29_sumout  ) + ( VCC ) + ( !VCC ))
// \vga|bit_gen|sprite_p2|Add2~26  = CARRY(( \vga|bit_gen|sprite_p2|Add0~29_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p2|Add0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|Add2~25_sumout ),
	.cout(\vga|bit_gen|sprite_p2|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add2~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add2~25 .lut_mask = 64'h0000000000000F0F;
defparam \vga|bit_gen|sprite_p2|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add5~29 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add5~29_sumout  = SUM(( \vga|bit_gen|sprite_p2|spr_rom_addr [0] ) + ( VCC ) + ( !VCC ))
// \vga|bit_gen|sprite_p2|Add5~30  = CARRY(( \vga|bit_gen|sprite_p2|spr_rom_addr [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_p2|spr_rom_addr [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|Add5~29_sumout ),
	.cout(\vga|bit_gen|sprite_p2|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add5~29 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add5~29 .lut_mask = 64'h0000000000003333;
defparam \vga|bit_gen|sprite_p2|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y71_N27
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|spr_rom_addr~7 (
// Equation(s):
// \vga|bit_gen|sprite_p2|spr_rom_addr~7_combout  = ( \vga|bit_gen|sprite_p2|Add0~1_sumout  & ( (!\vga|bit_gen|sprite_p2|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_p2|Add5~29_sumout ) ) ) # ( !\vga|bit_gen|sprite_p2|Add0~1_sumout  & ( 
// (\vga|bit_gen|sprite_p2|state.SPR_LINE~q  & \vga|bit_gen|sprite_p2|Add5~29_sumout ) ) )

	.dataa(!\vga|bit_gen|sprite_p2|state.SPR_LINE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_p2|Add5~29_sumout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|spr_rom_addr~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spr_rom_addr~7 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|spr_rom_addr~7 .lut_mask = 64'h00550055AAFFAAFF;
defparam \vga|bit_gen|sprite_p2|spr_rom_addr~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y71_N29
dffeas \vga|bit_gen|sprite_p2|spr_rom_addr[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p2|spr_rom_addr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_p2|bmap_x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|spr_rom_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spr_rom_addr[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|spr_rom_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add5~25 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add5~25_sumout  = SUM(( \vga|bit_gen|sprite_p2|spr_rom_addr [1] ) + ( GND ) + ( \vga|bit_gen|sprite_p2|Add5~30  ))
// \vga|bit_gen|sprite_p2|Add5~26  = CARRY(( \vga|bit_gen|sprite_p2|spr_rom_addr [1] ) + ( GND ) + ( \vga|bit_gen|sprite_p2|Add5~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_p2|spr_rom_addr [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|Add5~25_sumout ),
	.cout(\vga|bit_gen|sprite_p2|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add5~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add5~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|sprite_p2|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y71_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|spr_rom_addr~6 (
// Equation(s):
// \vga|bit_gen|sprite_p2|spr_rom_addr~6_combout  = ( \vga|bit_gen|sprite_p2|Add5~25_sumout  & ( (\vga|bit_gen|sprite_p2|Add2~25_sumout ) # (\vga|bit_gen|sprite_p2|state.SPR_LINE~q ) ) ) # ( !\vga|bit_gen|sprite_p2|Add5~25_sumout  & ( 
// (!\vga|bit_gen|sprite_p2|state.SPR_LINE~q  & \vga|bit_gen|sprite_p2|Add2~25_sumout ) ) )

	.dataa(!\vga|bit_gen|sprite_p2|state.SPR_LINE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_p2|Add2~25_sumout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p2|Add5~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|spr_rom_addr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spr_rom_addr~6 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|spr_rom_addr~6 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \vga|bit_gen|sprite_p2|spr_rom_addr~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y71_N26
dffeas \vga|bit_gen|sprite_p2|spr_rom_addr[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p2|spr_rom_addr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_p2|bmap_x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|spr_rom_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spr_rom_addr[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|spr_rom_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add5~21 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add5~21_sumout  = SUM(( \vga|bit_gen|sprite_p2|spr_rom_addr [2] ) + ( GND ) + ( \vga|bit_gen|sprite_p2|Add5~26  ))
// \vga|bit_gen|sprite_p2|Add5~22  = CARRY(( \vga|bit_gen|sprite_p2|spr_rom_addr [2] ) + ( GND ) + ( \vga|bit_gen|sprite_p2|Add5~26  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_p2|spr_rom_addr [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|Add5~21_sumout ),
	.cout(\vga|bit_gen|sprite_p2|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add5~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add5~21 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|bit_gen|sprite_p2|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y71_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add0~25 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add0~25_sumout  = SUM(( !\vga|bit_gen|sprite_p2|sprx_r [2] $ (\vga|bit_gen|control|h_count [2]) ) + ( \vga|bit_gen|sprite_p2|Add0~31  ) + ( \vga|bit_gen|sprite_p2|Add0~30  ))
// \vga|bit_gen|sprite_p2|Add0~26  = CARRY(( !\vga|bit_gen|sprite_p2|sprx_r [2] $ (\vga|bit_gen|control|h_count [2]) ) + ( \vga|bit_gen|sprite_p2|Add0~31  ) + ( \vga|bit_gen|sprite_p2|Add0~30  ))
// \vga|bit_gen|sprite_p2|Add0~27  = SHARE((!\vga|bit_gen|sprite_p2|sprx_r [2] & \vga|bit_gen|control|h_count [2]))

	.dataa(!\vga|bit_gen|sprite_p2|sprx_r [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|h_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|Add0~30 ),
	.sharein(\vga|bit_gen|sprite_p2|Add0~31 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|Add0~25_sumout ),
	.cout(\vga|bit_gen|sprite_p2|Add0~26 ),
	.shareout(\vga|bit_gen|sprite_p2|Add0~27 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add0~25 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add0~25 .lut_mask = 64'h000000AA0000AA55;
defparam \vga|bit_gen|sprite_p2|Add0~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y71_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add2~21 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add2~21_sumout  = SUM(( \vga|bit_gen|sprite_p2|Add0~25_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_p2|Add2~26  ))
// \vga|bit_gen|sprite_p2|Add2~22  = CARRY(( \vga|bit_gen|sprite_p2|Add0~25_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_p2|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p2|Add0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|Add2~21_sumout ),
	.cout(\vga|bit_gen|sprite_p2|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add2~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add2~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_p2|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y71_N30
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|spr_rom_addr~5 (
// Equation(s):
// \vga|bit_gen|sprite_p2|spr_rom_addr~5_combout  = ( \vga|bit_gen|sprite_p2|Add2~21_sumout  & ( (!\vga|bit_gen|sprite_p2|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_p2|Add5~21_sumout ) ) ) # ( !\vga|bit_gen|sprite_p2|Add2~21_sumout  & ( 
// (\vga|bit_gen|sprite_p2|state.SPR_LINE~q  & \vga|bit_gen|sprite_p2|Add5~21_sumout ) ) )

	.dataa(!\vga|bit_gen|sprite_p2|state.SPR_LINE~q ),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p2|Add5~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p2|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|spr_rom_addr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spr_rom_addr~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|spr_rom_addr~5 .lut_mask = 64'h05050505AFAFAFAF;
defparam \vga|bit_gen|sprite_p2|spr_rom_addr~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y71_N32
dffeas \vga|bit_gen|sprite_p2|spr_rom_addr[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p2|spr_rom_addr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_p2|bmap_x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|spr_rom_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spr_rom_addr[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|spr_rom_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add5~9 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add5~9_sumout  = SUM(( \vga|bit_gen|sprite_p2|spr_rom_addr [3] ) + ( GND ) + ( \vga|bit_gen|sprite_p2|Add5~22  ))
// \vga|bit_gen|sprite_p2|Add5~10  = CARRY(( \vga|bit_gen|sprite_p2|spr_rom_addr [3] ) + ( GND ) + ( \vga|bit_gen|sprite_p2|Add5~22  ))

	.dataa(!\vga|bit_gen|sprite_p2|spr_rom_addr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|Add5~9_sumout ),
	.cout(\vga|bit_gen|sprite_p2|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add5~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add5~9 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|bit_gen|sprite_p2|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y71_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add0~13 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add0~13_sumout  = SUM(( !\vga|bit_gen|sprite_p2|sprx_r [3] $ (\vga|bit_gen|control|h_count [3]) ) + ( \vga|bit_gen|sprite_p2|Add0~27  ) + ( \vga|bit_gen|sprite_p2|Add0~26  ))
// \vga|bit_gen|sprite_p2|Add0~14  = CARRY(( !\vga|bit_gen|sprite_p2|sprx_r [3] $ (\vga|bit_gen|control|h_count [3]) ) + ( \vga|bit_gen|sprite_p2|Add0~27  ) + ( \vga|bit_gen|sprite_p2|Add0~26  ))
// \vga|bit_gen|sprite_p2|Add0~15  = SHARE((!\vga|bit_gen|sprite_p2|sprx_r [3] & \vga|bit_gen|control|h_count [3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p2|sprx_r [3]),
	.datad(!\vga|bit_gen|control|h_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|Add0~26 ),
	.sharein(\vga|bit_gen|sprite_p2|Add0~27 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|Add0~13_sumout ),
	.cout(\vga|bit_gen|sprite_p2|Add0~14 ),
	.shareout(\vga|bit_gen|sprite_p2|Add0~15 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add0~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add0~13 .lut_mask = 64'h000000F00000F00F;
defparam \vga|bit_gen|sprite_p2|Add0~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y71_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add2~9 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add2~9_sumout  = SUM(( \vga|bit_gen|sprite_p2|Add0~13_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_p2|Add2~22  ))
// \vga|bit_gen|sprite_p2|Add2~10  = CARRY(( \vga|bit_gen|sprite_p2|Add0~13_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_p2|Add2~22  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_p2|Add0~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|Add2~9_sumout ),
	.cout(\vga|bit_gen|sprite_p2|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add2~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add2~9 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|bit_gen|sprite_p2|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y71_N33
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|spr_rom_addr~2 (
// Equation(s):
// \vga|bit_gen|sprite_p2|spr_rom_addr~2_combout  = ( \vga|bit_gen|sprite_p2|Add2~9_sumout  & ( (!\vga|bit_gen|sprite_p2|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_p2|Add5~9_sumout ) ) ) # ( !\vga|bit_gen|sprite_p2|Add2~9_sumout  & ( 
// (\vga|bit_gen|sprite_p2|state.SPR_LINE~q  & \vga|bit_gen|sprite_p2|Add5~9_sumout ) ) )

	.dataa(!\vga|bit_gen|sprite_p2|state.SPR_LINE~q ),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p2|Add5~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p2|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|spr_rom_addr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spr_rom_addr~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|spr_rom_addr~2 .lut_mask = 64'h05050505AFAFAFAF;
defparam \vga|bit_gen|sprite_p2|spr_rom_addr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y71_N35
dffeas \vga|bit_gen|sprite_p2|spr_rom_addr[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p2|spr_rom_addr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_p2|bmap_x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|spr_rom_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spr_rom_addr[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|spr_rom_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N42
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add5~17 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add5~17_sumout  = SUM(( \vga|bit_gen|sprite_p2|spr_rom_addr [4] ) + ( GND ) + ( \vga|bit_gen|sprite_p2|Add5~10  ))
// \vga|bit_gen|sprite_p2|Add5~18  = CARRY(( \vga|bit_gen|sprite_p2|spr_rom_addr [4] ) + ( GND ) + ( \vga|bit_gen|sprite_p2|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p2|spr_rom_addr [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|Add5~17_sumout ),
	.cout(\vga|bit_gen|sprite_p2|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add5~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add5~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_p2|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y71_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add0~21 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add0~21_sumout  = SUM(( !\vga|bit_gen|control|h_count [4] $ (!\vga|bit_gen|sprite_p2|sprx_r [4] $ (!\vga|bit_gen|sprite_p2|spr_diff[0]~53_sumout )) ) + ( \vga|bit_gen|sprite_p2|Add0~15  ) + ( \vga|bit_gen|sprite_p2|Add0~14  ))
// \vga|bit_gen|sprite_p2|Add0~22  = CARRY(( !\vga|bit_gen|control|h_count [4] $ (!\vga|bit_gen|sprite_p2|sprx_r [4] $ (!\vga|bit_gen|sprite_p2|spr_diff[0]~53_sumout )) ) + ( \vga|bit_gen|sprite_p2|Add0~15  ) + ( \vga|bit_gen|sprite_p2|Add0~14  ))
// \vga|bit_gen|sprite_p2|Add0~23  = SHARE((!\vga|bit_gen|control|h_count [4] & (!\vga|bit_gen|sprite_p2|sprx_r [4] & \vga|bit_gen|sprite_p2|spr_diff[0]~53_sumout )) # (\vga|bit_gen|control|h_count [4] & ((!\vga|bit_gen|sprite_p2|sprx_r [4]) # 
// (\vga|bit_gen|sprite_p2|spr_diff[0]~53_sumout ))))

	.dataa(!\vga|bit_gen|control|h_count [4]),
	.datab(!\vga|bit_gen|sprite_p2|sprx_r [4]),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_p2|spr_diff[0]~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|Add0~14 ),
	.sharein(\vga|bit_gen|sprite_p2|Add0~15 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|Add0~21_sumout ),
	.cout(\vga|bit_gen|sprite_p2|Add0~22 ),
	.shareout(\vga|bit_gen|sprite_p2|Add0~23 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add0~21 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add0~21 .lut_mask = 64'h000044DD00009966;
defparam \vga|bit_gen|sprite_p2|Add0~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y71_N9
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add2~17 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add2~17_sumout  = SUM(( \vga|bit_gen|sprite_p2|Add0~21_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_p2|Add2~10  ))
// \vga|bit_gen|sprite_p2|Add2~18  = CARRY(( \vga|bit_gen|sprite_p2|Add0~21_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_p2|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_p2|Add0~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|Add2~17_sumout ),
	.cout(\vga|bit_gen|sprite_p2|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add2~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add2~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|sprite_p2|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y71_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|spr_rom_addr~4 (
// Equation(s):
// \vga|bit_gen|sprite_p2|spr_rom_addr~4_combout  = ( \vga|bit_gen|sprite_p2|Add2~17_sumout  & ( (!\vga|bit_gen|sprite_p2|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_p2|Add5~17_sumout ) ) ) # ( !\vga|bit_gen|sprite_p2|Add2~17_sumout  & ( 
// (\vga|bit_gen|sprite_p2|state.SPR_LINE~q  & \vga|bit_gen|sprite_p2|Add5~17_sumout ) ) )

	.dataa(!\vga|bit_gen|sprite_p2|state.SPR_LINE~q ),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p2|Add5~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p2|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|spr_rom_addr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spr_rom_addr~4 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|spr_rom_addr~4 .lut_mask = 64'h05050505AFAFAFAF;
defparam \vga|bit_gen|sprite_p2|spr_rom_addr~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y71_N56
dffeas \vga|bit_gen|sprite_p2|spr_rom_addr[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p2|spr_rom_addr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_p2|bmap_x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|spr_rom_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spr_rom_addr[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|spr_rom_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N45
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add5~13 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add5~13_sumout  = SUM(( \vga|bit_gen|sprite_p2|spr_rom_addr [5] ) + ( GND ) + ( \vga|bit_gen|sprite_p2|Add5~18  ))
// \vga|bit_gen|sprite_p2|Add5~14  = CARRY(( \vga|bit_gen|sprite_p2|spr_rom_addr [5] ) + ( GND ) + ( \vga|bit_gen|sprite_p2|Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p2|spr_rom_addr [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|Add5~13_sumout ),
	.cout(\vga|bit_gen|sprite_p2|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add5~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add5~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_p2|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y71_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add0~17 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add0~17_sumout  = SUM(( !\vga|bit_gen|control|h_count [5] $ (!\vga|bit_gen|sprite_p2|sprx_r [5] $ (!\vga|bit_gen|sprite_p2|spr_diff[1]~49_sumout )) ) + ( \vga|bit_gen|sprite_p2|Add0~23  ) + ( \vga|bit_gen|sprite_p2|Add0~22  ))
// \vga|bit_gen|sprite_p2|Add0~18  = CARRY(( !\vga|bit_gen|control|h_count [5] $ (!\vga|bit_gen|sprite_p2|sprx_r [5] $ (!\vga|bit_gen|sprite_p2|spr_diff[1]~49_sumout )) ) + ( \vga|bit_gen|sprite_p2|Add0~23  ) + ( \vga|bit_gen|sprite_p2|Add0~22  ))
// \vga|bit_gen|sprite_p2|Add0~19  = SHARE((!\vga|bit_gen|control|h_count [5] & (!\vga|bit_gen|sprite_p2|sprx_r [5] & \vga|bit_gen|sprite_p2|spr_diff[1]~49_sumout )) # (\vga|bit_gen|control|h_count [5] & ((!\vga|bit_gen|sprite_p2|sprx_r [5]) # 
// (\vga|bit_gen|sprite_p2|spr_diff[1]~49_sumout ))))

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|h_count [5]),
	.datac(!\vga|bit_gen|sprite_p2|sprx_r [5]),
	.datad(!\vga|bit_gen|sprite_p2|spr_diff[1]~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|Add0~22 ),
	.sharein(\vga|bit_gen|sprite_p2|Add0~23 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|Add0~17_sumout ),
	.cout(\vga|bit_gen|sprite_p2|Add0~18 ),
	.shareout(\vga|bit_gen|sprite_p2|Add0~19 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add0~17 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add0~17 .lut_mask = 64'h000030F30000C33C;
defparam \vga|bit_gen|sprite_p2|Add0~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y71_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add2~13 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add2~13_sumout  = SUM(( \vga|bit_gen|sprite_p2|Add0~17_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_p2|Add2~18  ))
// \vga|bit_gen|sprite_p2|Add2~14  = CARRY(( \vga|bit_gen|sprite_p2|Add0~17_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_p2|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p2|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|Add2~13_sumout ),
	.cout(\vga|bit_gen|sprite_p2|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add2~13 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add2~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_p2|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y71_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|spr_rom_addr~3 (
// Equation(s):
// \vga|bit_gen|sprite_p2|spr_rom_addr~3_combout  = ( \vga|bit_gen|sprite_p2|Add2~13_sumout  & ( (!\vga|bit_gen|sprite_p2|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_p2|Add5~13_sumout ) ) ) # ( !\vga|bit_gen|sprite_p2|Add2~13_sumout  & ( 
// (\vga|bit_gen|sprite_p2|state.SPR_LINE~q  & \vga|bit_gen|sprite_p2|Add5~13_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p2|state.SPR_LINE~q ),
	.datad(!\vga|bit_gen|sprite_p2|Add5~13_sumout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p2|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|spr_rom_addr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spr_rom_addr~3 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|spr_rom_addr~3 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \vga|bit_gen|sprite_p2|spr_rom_addr~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y71_N50
dffeas \vga|bit_gen|sprite_p2|spr_rom_addr[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p2|spr_rom_addr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_p2|bmap_x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|spr_rom_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spr_rom_addr[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|spr_rom_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N48
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add5~1 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add5~1_sumout  = SUM(( \vga|bit_gen|sprite_p2|spr_rom_addr [6] ) + ( GND ) + ( \vga|bit_gen|sprite_p2|Add5~14  ))
// \vga|bit_gen|sprite_p2|Add5~2  = CARRY(( \vga|bit_gen|sprite_p2|spr_rom_addr [6] ) + ( GND ) + ( \vga|bit_gen|sprite_p2|Add5~14  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_p2|spr_rom_addr [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|Add5~1_sumout ),
	.cout(\vga|bit_gen|sprite_p2|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add5~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add5~1 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|bit_gen|sprite_p2|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y71_N51
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add0~5 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add0~5_sumout  = SUM(( !\vga|bit_gen|control|h_count [6] $ (!\vga|bit_gen|sprite_p2|sprx_r [6] $ (!\vga|bit_gen|sprite_p2|spr_diff[2]~45_sumout )) ) + ( \vga|bit_gen|sprite_p2|Add0~19  ) + ( \vga|bit_gen|sprite_p2|Add0~18  ))
// \vga|bit_gen|sprite_p2|Add0~6  = CARRY(( !\vga|bit_gen|control|h_count [6] $ (!\vga|bit_gen|sprite_p2|sprx_r [6] $ (!\vga|bit_gen|sprite_p2|spr_diff[2]~45_sumout )) ) + ( \vga|bit_gen|sprite_p2|Add0~19  ) + ( \vga|bit_gen|sprite_p2|Add0~18  ))
// \vga|bit_gen|sprite_p2|Add0~7  = SHARE((!\vga|bit_gen|control|h_count [6] & (!\vga|bit_gen|sprite_p2|sprx_r [6] & \vga|bit_gen|sprite_p2|spr_diff[2]~45_sumout )) # (\vga|bit_gen|control|h_count [6] & ((!\vga|bit_gen|sprite_p2|sprx_r [6]) # 
// (\vga|bit_gen|sprite_p2|spr_diff[2]~45_sumout ))))

	.dataa(!\vga|bit_gen|control|h_count [6]),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p2|sprx_r [6]),
	.datad(!\vga|bit_gen|sprite_p2|spr_diff[2]~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|Add0~18 ),
	.sharein(\vga|bit_gen|sprite_p2|Add0~19 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|Add0~5_sumout ),
	.cout(\vga|bit_gen|sprite_p2|Add0~6 ),
	.shareout(\vga|bit_gen|sprite_p2|Add0~7 ));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add0~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add0~5 .lut_mask = 64'h000050F50000A55A;
defparam \vga|bit_gen|sprite_p2|Add0~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y71_N15
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add2~1 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add2~1_sumout  = SUM(( \vga|bit_gen|sprite_p2|Add0~5_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_p2|Add2~14  ))
// \vga|bit_gen|sprite_p2|Add2~2  = CARRY(( \vga|bit_gen|sprite_p2|Add0~5_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_p2|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_p2|Add0~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|Add2~1_sumout ),
	.cout(\vga|bit_gen|sprite_p2|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add2~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add2~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|sprite_p2|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y71_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|spr_rom_addr~0 (
// Equation(s):
// \vga|bit_gen|sprite_p2|spr_rom_addr~0_combout  = ( \vga|bit_gen|sprite_p2|Add2~1_sumout  & ( (!\vga|bit_gen|sprite_p2|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_p2|Add5~1_sumout ) ) ) # ( !\vga|bit_gen|sprite_p2|Add2~1_sumout  & ( 
// (\vga|bit_gen|sprite_p2|state.SPR_LINE~q  & \vga|bit_gen|sprite_p2|Add5~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p2|state.SPR_LINE~q ),
	.datad(!\vga|bit_gen|sprite_p2|Add5~1_sumout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p2|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|spr_rom_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spr_rom_addr~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|spr_rom_addr~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \vga|bit_gen|sprite_p2|spr_rom_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y71_N2
dffeas \vga|bit_gen|sprite_p2|spr_rom_addr[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p2|spr_rom_addr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_p2|bmap_x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|spr_rom_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spr_rom_addr[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|spr_rom_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Selector23~1 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Selector23~1_combout  = ( \vga|bit_gen|sprite_p2|spr_rom_addr [2] & ( (!\vga|bit_gen|sprite_p2|spr_rom_addr [3]) # (\vga|bit_gen|sprite_p2|spr_rom_addr [6]) ) ) # ( !\vga|bit_gen|sprite_p2|spr_rom_addr [2] & ( 
// (\vga|bit_gen|sprite_p2|spr_rom_addr [5]) # (\vga|bit_gen|sprite_p2|spr_rom_addr [6]) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_p2|spr_rom_addr [6]),
	.datac(!\vga|bit_gen|sprite_p2|spr_rom_addr [3]),
	.datad(!\vga|bit_gen|sprite_p2|spr_rom_addr [5]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p2|spr_rom_addr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Selector23~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Selector23~1 .lut_mask = 64'h33FF33FFF3F3F3F3;
defparam \vga|bit_gen|sprite_p2|Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N51
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add5~5 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add5~5_sumout  = SUM(( \vga|bit_gen|sprite_p2|spr_rom_addr [7] ) + ( GND ) + ( \vga|bit_gen|sprite_p2|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p2|spr_rom_addr [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|Add5~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add5~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add5~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|bit_gen|sprite_p2|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y71_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add0~9 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add0~9_sumout  = SUM(( !\vga|bit_gen|sprite_p2|sprx_r [7] $ (!\vga|bit_gen|control|h_count [7] $ (!\vga|bit_gen|sprite_p2|spr_diff[3]~41_sumout )) ) + ( \vga|bit_gen|sprite_p2|Add0~7  ) + ( \vga|bit_gen|sprite_p2|Add0~6  ))

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_p2|sprx_r [7]),
	.datac(!\vga|bit_gen|control|h_count [7]),
	.datad(!\vga|bit_gen|sprite_p2|spr_diff[3]~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|Add0~6 ),
	.sharein(\vga|bit_gen|sprite_p2|Add0~7 ),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add0~9 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add0~9 .lut_mask = 64'h000000000000C33C;
defparam \vga|bit_gen|sprite_p2|Add0~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y71_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Add2~5 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Add2~5_sumout  = SUM(( \vga|bit_gen|sprite_p2|Add0~9_sumout  ) + ( GND ) + ( \vga|bit_gen|sprite_p2|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|sprite_p2|Add0~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|bit_gen|sprite_p2|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|bit_gen|sprite_p2|Add2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Add2~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Add2~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|bit_gen|sprite_p2|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y71_N27
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|spr_rom_addr~1 (
// Equation(s):
// \vga|bit_gen|sprite_p2|spr_rom_addr~1_combout  = ( \vga|bit_gen|sprite_p2|Add2~5_sumout  & ( (!\vga|bit_gen|sprite_p2|state.SPR_LINE~q ) # (\vga|bit_gen|sprite_p2|Add5~5_sumout ) ) ) # ( !\vga|bit_gen|sprite_p2|Add2~5_sumout  & ( 
// (\vga|bit_gen|sprite_p2|state.SPR_LINE~q  & \vga|bit_gen|sprite_p2|Add5~5_sumout ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|sprite_p2|state.SPR_LINE~q ),
	.datac(!\vga|bit_gen|sprite_p2|Add5~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p2|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|spr_rom_addr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spr_rom_addr~1 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|spr_rom_addr~1 .lut_mask = 64'h03030303CFCFCFCF;
defparam \vga|bit_gen|sprite_p2|spr_rom_addr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y71_N29
dffeas \vga|bit_gen|sprite_p2|spr_rom_addr[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p2|spr_rom_addr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\vga|bit_gen|sprite_p2|bmap_x[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|spr_rom_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spr_rom_addr[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|spr_rom_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N0
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Selector23~2 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Selector23~2_combout  = ( \vga|bit_gen|sprite_p2|spr_rom_addr [7] & ( (!\vga|bit_gen|sprite_p2|spr_rom_addr [6] & !\vga|bit_gen|sprite_p2|spr_rom_addr [5]) ) ) # ( !\vga|bit_gen|sprite_p2|spr_rom_addr [7] & ( 
// (!\vga|bit_gen|sprite_p2|spr_rom_addr [6] & (!\vga|bit_gen|sprite_p2|spr_rom_addr [5] & ((\vga|bit_gen|sprite_p2|spr_rom_addr [0]) # (\vga|bit_gen|sprite_p2|spr_rom_addr [1])))) ) )

	.dataa(!\vga|bit_gen|sprite_p2|spr_rom_addr [1]),
	.datab(!\vga|bit_gen|sprite_p2|spr_rom_addr [0]),
	.datac(!\vga|bit_gen|sprite_p2|spr_rom_addr [6]),
	.datad(!\vga|bit_gen|sprite_p2|spr_rom_addr [5]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p2|spr_rom_addr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|Selector23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Selector23~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Selector23~2 .lut_mask = 64'h70007000F000F000;
defparam \vga|bit_gen|sprite_p2|Selector23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N3
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Selector23~0 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Selector23~0_combout  = ( \vga|bit_gen|sprite_p2|spr_rom_addr [3] & ( (!\vga|bit_gen|sprite_p2|spr_rom_addr [1]) # ((!\vga|bit_gen|sprite_p2|spr_rom_addr [0]) # (!\vga|bit_gen|sprite_p2|spr_rom_addr [4])) ) )

	.dataa(!\vga|bit_gen|sprite_p2|spr_rom_addr [1]),
	.datab(!\vga|bit_gen|sprite_p2|spr_rom_addr [0]),
	.datac(!\vga|bit_gen|sprite_p2|spr_rom_addr [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p2|spr_rom_addr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Selector23~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Selector23~0 .lut_mask = 64'h00000000FEFEFEFE;
defparam \vga|bit_gen|sprite_p2|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y71_N6
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|state~20 (
// Equation(s):
// \vga|bit_gen|sprite_p2|state~20_combout  = ( \vga|bit_gen|sprite_p2|state~18_combout  & ( \vga|bit_gen|sprite_p2|state.SPR_LINE~q  & ( (\vga|bit_gen|control|h_bright~q  & (\reset~input_o  & ((\vga|bit_gen|sprite_p2|Equal1~4_combout ) # 
// (\vga|bit_gen|sprite_p2|state~19_combout )))) ) ) ) # ( !\vga|bit_gen|sprite_p2|state~18_combout  & ( \vga|bit_gen|sprite_p2|state.SPR_LINE~q  & ( (\vga|bit_gen|control|h_bright~q  & (\reset~input_o  & \vga|bit_gen|sprite_p2|Equal1~4_combout )) ) ) )

	.dataa(!\vga|bit_gen|sprite_p2|state~19_combout ),
	.datab(!\vga|bit_gen|control|h_bright~q ),
	.datac(!\reset~input_o ),
	.datad(!\vga|bit_gen|sprite_p2|Equal1~4_combout ),
	.datae(!\vga|bit_gen|sprite_p2|state~18_combout ),
	.dataf(!\vga|bit_gen|sprite_p2|state.SPR_LINE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|state~20 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|state~20 .lut_mask = 64'h0000000000030103;
defparam \vga|bit_gen|sprite_p2|state~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y71_N8
dffeas \vga|bit_gen|sprite_p2|state.WAIT_DATA (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p2|state~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|state.WAIT_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|state.WAIT_DATA .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|state.WAIT_DATA .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N24
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Selector23~3 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Selector23~3_combout  = ( !\vga|bit_gen|sprite_p2|state.SPR_LINE~q  & ( (\vga|bit_gen|sprite_p2|pix [1] & (((!\vga|bit_gen|sprite_p2|state.WAIT_DATA~q )))) ) ) # ( \vga|bit_gen|sprite_p2|state.SPR_LINE~q  & ( 
// (((!\vga|bit_gen|sprite_p2|spr_rom_addr [7] & ((\vga|bit_gen|sprite_p2|Selector23~0_combout ) # (\vga|bit_gen|sprite_p2|Selector23~1_combout )))) # (\vga|bit_gen|sprite_p2|Selector23~2_combout )) ) )

	.dataa(!\vga|bit_gen|sprite_p2|pix [1]),
	.datab(!\vga|bit_gen|sprite_p2|Selector23~1_combout ),
	.datac(!\vga|bit_gen|sprite_p2|Selector23~2_combout ),
	.datad(!\vga|bit_gen|sprite_p2|spr_rom_addr [7]),
	.datae(!\vga|bit_gen|sprite_p2|state.SPR_LINE~q ),
	.dataf(!\vga|bit_gen|sprite_p2|Selector23~0_combout ),
	.datag(!\vga|bit_gen|sprite_p2|state.WAIT_DATA~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|Selector23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Selector23~3 .extended_lut = "on";
defparam \vga|bit_gen|sprite_p2|Selector23~3 .lut_mask = 64'h50503F0F5050FF0F;
defparam \vga|bit_gen|sprite_p2|Selector23~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y71_N26
dffeas \vga|bit_gen|sprite_p2|pix[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p2|Selector23~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|sprite_p2|state~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|pix [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|pix[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|pix[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N48
cyclonev_lcell_comb \vga|bit_gen|pixel~2 (
// Equation(s):
// \vga|bit_gen|pixel~2_combout  = ( \vga|bit_gen|sprite_p2|pix [1] & ( (!\vga|bit_gen|always0~0_combout  & (((!\vga|bit_gen|always0~1_combout )) # (\vga|bit_gen|sprite_p1|pix [1]))) # (\vga|bit_gen|always0~0_combout  & (((\vga|bit_gen|sprite_m|pix [2])))) ) 
// ) # ( !\vga|bit_gen|sprite_p2|pix [1] & ( (!\vga|bit_gen|always0~0_combout  & (\vga|bit_gen|sprite_p1|pix [1] & ((\vga|bit_gen|always0~1_combout )))) # (\vga|bit_gen|always0~0_combout  & (((\vga|bit_gen|sprite_m|pix [2])))) ) )

	.dataa(!\vga|bit_gen|sprite_p1|pix [1]),
	.datab(!\vga|bit_gen|always0~0_combout ),
	.datac(!\vga|bit_gen|sprite_m|pix [2]),
	.datad(!\vga|bit_gen|always0~1_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p2|pix [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|pixel~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|pixel~2 .extended_lut = "off";
defparam \vga|bit_gen|pixel~2 .lut_mask = 64'h03470347CF47CF47;
defparam \vga|bit_gen|pixel~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N50
dffeas \vga|bit_gen|pixel[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|pixel~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|pixel [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|pixel[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|pixel[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N18
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|spr_rom|memory~0 (
// Equation(s):
// \vga|bit_gen|sprite_p2|spr_rom|memory~0_combout  = ( \vga|bit_gen|sprite_p2|spr_rom_addr [4] & ( \vga|bit_gen|sprite_p2|spr_rom_addr [0] & ( (!\vga|bit_gen|sprite_p2|spr_rom_addr [3] & ((!\vga|bit_gen|sprite_p2|spr_rom_addr [5] & 
// ((\vga|bit_gen|sprite_p2|spr_rom_addr [2]))) # (\vga|bit_gen|sprite_p2|spr_rom_addr [5] & (!\vga|bit_gen|sprite_p2|spr_rom_addr [1] & !\vga|bit_gen|sprite_p2|spr_rom_addr [2])))) # (\vga|bit_gen|sprite_p2|spr_rom_addr [3] & 
// ((!\vga|bit_gen|sprite_p2|spr_rom_addr [2] & ((!\vga|bit_gen|sprite_p2|spr_rom_addr [5]))) # (\vga|bit_gen|sprite_p2|spr_rom_addr [2] & (\vga|bit_gen|sprite_p2|spr_rom_addr [1])))) ) ) ) # ( !\vga|bit_gen|sprite_p2|spr_rom_addr [4] & ( 
// \vga|bit_gen|sprite_p2|spr_rom_addr [0] & ( (!\vga|bit_gen|sprite_p2|spr_rom_addr [3] & (((!\vga|bit_gen|sprite_p2|spr_rom_addr [5] & \vga|bit_gen|sprite_p2|spr_rom_addr [2])))) # (\vga|bit_gen|sprite_p2|spr_rom_addr [3] & 
// (!\vga|bit_gen|sprite_p2|spr_rom_addr [5] $ (((\vga|bit_gen|sprite_p2|spr_rom_addr [1] & \vga|bit_gen|sprite_p2|spr_rom_addr [2]))))) ) ) ) # ( \vga|bit_gen|sprite_p2|spr_rom_addr [4] & ( !\vga|bit_gen|sprite_p2|spr_rom_addr [0] & ( 
// (!\vga|bit_gen|sprite_p2|spr_rom_addr [2] & ((!\vga|bit_gen|sprite_p2|spr_rom_addr [3] & (!\vga|bit_gen|sprite_p2|spr_rom_addr [1])) # (\vga|bit_gen|sprite_p2|spr_rom_addr [3] & ((!\vga|bit_gen|sprite_p2|spr_rom_addr [5]))))) # 
// (\vga|bit_gen|sprite_p2|spr_rom_addr [2] & (\vga|bit_gen|sprite_p2|spr_rom_addr [1] & (!\vga|bit_gen|sprite_p2|spr_rom_addr [5] $ (\vga|bit_gen|sprite_p2|spr_rom_addr [3])))) ) ) ) # ( !\vga|bit_gen|sprite_p2|spr_rom_addr [4] & ( 
// !\vga|bit_gen|sprite_p2|spr_rom_addr [0] & ( (!\vga|bit_gen|sprite_p2|spr_rom_addr [3] & ((!\vga|bit_gen|sprite_p2|spr_rom_addr [5] & ((\vga|bit_gen|sprite_p2|spr_rom_addr [2]))) # (\vga|bit_gen|sprite_p2|spr_rom_addr [5] & 
// (!\vga|bit_gen|sprite_p2|spr_rom_addr [1] & !\vga|bit_gen|sprite_p2|spr_rom_addr [2])))) # (\vga|bit_gen|sprite_p2|spr_rom_addr [3] & (!\vga|bit_gen|sprite_p2|spr_rom_addr [5] $ (((\vga|bit_gen|sprite_p2|spr_rom_addr [1] & 
// \vga|bit_gen|sprite_p2|spr_rom_addr [2]))))) ) ) )

	.dataa(!\vga|bit_gen|sprite_p2|spr_rom_addr [1]),
	.datab(!\vga|bit_gen|sprite_p2|spr_rom_addr [5]),
	.datac(!\vga|bit_gen|sprite_p2|spr_rom_addr [3]),
	.datad(!\vga|bit_gen|sprite_p2|spr_rom_addr [2]),
	.datae(!\vga|bit_gen|sprite_p2|spr_rom_addr [4]),
	.dataf(!\vga|bit_gen|sprite_p2|spr_rom_addr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|spr_rom|memory~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|spr_rom|memory~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|spr_rom|memory~0 .lut_mask = 64'h2CC9AC410CC92CC5;
defparam \vga|bit_gen|sprite_p2|spr_rom|memory~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N12
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Selector24~4 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Selector24~4_combout  = ( \vga|bit_gen|sprite_p2|spr_rom_addr [5] & ( \vga|bit_gen|sprite_p2|spr_rom_addr [2] & ( (\vga|bit_gen|sprite_p2|spr_rom_addr [1] & (\vga|bit_gen|sprite_p2|spr_rom_addr [4] & 
// (\vga|bit_gen|sprite_p2|spr_rom_addr [3] & \vga|bit_gen|sprite_p2|spr_rom_addr [0]))) ) ) ) # ( \vga|bit_gen|sprite_p2|spr_rom_addr [5] & ( !\vga|bit_gen|sprite_p2|spr_rom_addr [2] & ( (!\vga|bit_gen|sprite_p2|spr_rom_addr [3] & 
// ((!\vga|bit_gen|sprite_p2|spr_rom_addr [1]) # ((\vga|bit_gen|sprite_p2|spr_rom_addr [4] & !\vga|bit_gen|sprite_p2|spr_rom_addr [0])))) ) ) ) # ( !\vga|bit_gen|sprite_p2|spr_rom_addr [5] & ( !\vga|bit_gen|sprite_p2|spr_rom_addr [2] & ( 
// (!\vga|bit_gen|sprite_p2|spr_rom_addr [1] & (!\vga|bit_gen|sprite_p2|spr_rom_addr [3] & !\vga|bit_gen|sprite_p2|spr_rom_addr [0])) ) ) )

	.dataa(!\vga|bit_gen|sprite_p2|spr_rom_addr [1]),
	.datab(!\vga|bit_gen|sprite_p2|spr_rom_addr [4]),
	.datac(!\vga|bit_gen|sprite_p2|spr_rom_addr [3]),
	.datad(!\vga|bit_gen|sprite_p2|spr_rom_addr [0]),
	.datae(!\vga|bit_gen|sprite_p2|spr_rom_addr [5]),
	.dataf(!\vga|bit_gen|sprite_p2|spr_rom_addr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|Selector24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Selector24~4 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Selector24~4 .lut_mask = 64'hA000B0A000000001;
defparam \vga|bit_gen|sprite_p2|Selector24~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Selector24~5 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Selector24~5_combout  = ( !\vga|bit_gen|sprite_p2|spr_rom_addr [5] & ( \vga|bit_gen|sprite_p2|spr_rom_addr [2] & ( (\vga|bit_gen|sprite_p2|spr_rom_addr [3] & (((\vga|bit_gen|sprite_p2|spr_rom_addr [0]) # 
// (\vga|bit_gen|sprite_p2|spr_rom_addr [4])) # (\vga|bit_gen|sprite_p2|spr_rom_addr [1]))) ) ) ) # ( !\vga|bit_gen|sprite_p2|spr_rom_addr [5] & ( !\vga|bit_gen|sprite_p2|spr_rom_addr [2] & ( (!\vga|bit_gen|sprite_p2|spr_rom_addr [3] & 
// ((!\vga|bit_gen|sprite_p2|spr_rom_addr [1]) # ((!\vga|bit_gen|sprite_p2|spr_rom_addr [0]) # (\vga|bit_gen|sprite_p2|spr_rom_addr [4])))) ) ) )

	.dataa(!\vga|bit_gen|sprite_p2|spr_rom_addr [1]),
	.datab(!\vga|bit_gen|sprite_p2|spr_rom_addr [4]),
	.datac(!\vga|bit_gen|sprite_p2|spr_rom_addr [3]),
	.datad(!\vga|bit_gen|sprite_p2|spr_rom_addr [0]),
	.datae(!\vga|bit_gen|sprite_p2|spr_rom_addr [5]),
	.dataf(!\vga|bit_gen|sprite_p2|spr_rom_addr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|Selector24~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Selector24~5 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Selector24~5 .lut_mask = 64'hF0B00000070F0000;
defparam \vga|bit_gen|sprite_p2|Selector24~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y71_N9
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Selector24~6 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Selector24~6_combout  = ( \vga|bit_gen|sprite_p2|spr_rom_addr [7] & ( \vga|bit_gen|sprite_p2|Selector24~5_combout  ) ) # ( !\vga|bit_gen|sprite_p2|spr_rom_addr [7] & ( !\vga|bit_gen|sprite_p2|Selector24~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p2|Selector24~4_combout ),
	.datad(!\vga|bit_gen|sprite_p2|Selector24~5_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p2|spr_rom_addr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|Selector24~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Selector24~6 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Selector24~6 .lut_mask = 64'hF0F0F0F000FF00FF;
defparam \vga|bit_gen|sprite_p2|Selector24~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y71_N54
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Selector24~0 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Selector24~0_combout  = ( !\vga|bit_gen|sprite_p2|spr_rom_addr [6] & ( ((!\vga|bit_gen|sprite_p2|state.SPR_LINE~q  & (!\vga|bit_gen|sprite_p2|state.WAIT_DATA~q  & ((\vga|bit_gen|sprite_p2|pix [0])))) # 
// (\vga|bit_gen|sprite_p2|state.SPR_LINE~q  & (((\vga|bit_gen|sprite_p2|Selector24~6_combout ))))) ) ) # ( \vga|bit_gen|sprite_p2|spr_rom_addr [6] & ( (!\vga|bit_gen|sprite_p2|state.SPR_LINE~q  & (!\vga|bit_gen|sprite_p2|state.WAIT_DATA~q  & 
// (((\vga|bit_gen|sprite_p2|pix [0]))))) # (\vga|bit_gen|sprite_p2|state.SPR_LINE~q  & (((\vga|bit_gen|sprite_p2|spr_rom|memory~0_combout  & (!\vga|bit_gen|sprite_p2|spr_rom_addr [7]))))) ) )

	.dataa(!\vga|bit_gen|sprite_p2|state.WAIT_DATA~q ),
	.datab(!\vga|bit_gen|sprite_p2|spr_rom|memory~0_combout ),
	.datac(!\vga|bit_gen|sprite_p2|spr_rom_addr [7]),
	.datad(!\vga|bit_gen|sprite_p2|pix [0]),
	.datae(!\vga|bit_gen|sprite_p2|spr_rom_addr [6]),
	.dataf(!\vga|bit_gen|sprite_p2|state.SPR_LINE~q ),
	.datag(!\vga|bit_gen|sprite_p2|Selector24~6_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Selector24~0 .extended_lut = "on";
defparam \vga|bit_gen|sprite_p2|Selector24~0 .lut_mask = 64'h00AA00AA0F0F3030;
defparam \vga|bit_gen|sprite_p2|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y71_N56
dffeas \vga|bit_gen|sprite_p2|pix[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|sprite_p2|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|sprite_p2|state~17_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|pix [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|pix[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|pix[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N3
cyclonev_lcell_comb \vga|bit_gen|pixel~3 (
// Equation(s):
// \vga|bit_gen|pixel~3_combout  = ( \vga|bit_gen|sprite_p1|pix [0] & ( (!\vga|bit_gen|always0~0_combout  & (((\vga|bit_gen|always0~1_combout )) # (\vga|bit_gen|sprite_p2|pix [0]))) # (\vga|bit_gen|always0~0_combout  & (((\vga|bit_gen|sprite_m|pix [3])))) ) 
// ) # ( !\vga|bit_gen|sprite_p1|pix [0] & ( (!\vga|bit_gen|always0~0_combout  & (\vga|bit_gen|sprite_p2|pix [0] & ((!\vga|bit_gen|always0~1_combout )))) # (\vga|bit_gen|always0~0_combout  & (((\vga|bit_gen|sprite_m|pix [3])))) ) )

	.dataa(!\vga|bit_gen|sprite_p2|pix [0]),
	.datab(!\vga|bit_gen|always0~0_combout ),
	.datac(!\vga|bit_gen|sprite_m|pix [3]),
	.datad(!\vga|bit_gen|always0~1_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p1|pix [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|pixel~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|pixel~3 .extended_lut = "off";
defparam \vga|bit_gen|pixel~3 .lut_mask = 64'h4703470347CF47CF;
defparam \vga|bit_gen|pixel~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N5
dffeas \vga|bit_gen|pixel[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|pixel~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|pixel [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|pixel[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|pixel[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N0
cyclonev_lcell_comb \vga|bit_gen|pixel~0 (
// Equation(s):
// \vga|bit_gen|pixel~0_combout  = ( \vga|bit_gen|sprite_p1|pix [0] & ( (!\vga|bit_gen|always0~0_combout  & (((\vga|bit_gen|always0~1_combout )) # (\vga|bit_gen|sprite_p2|pix [0]))) # (\vga|bit_gen|always0~0_combout  & (((\vga|bit_gen|sprite_m|pix [0])))) ) 
// ) # ( !\vga|bit_gen|sprite_p1|pix [0] & ( (!\vga|bit_gen|always0~0_combout  & (\vga|bit_gen|sprite_p2|pix [0] & ((!\vga|bit_gen|always0~1_combout )))) # (\vga|bit_gen|always0~0_combout  & (((\vga|bit_gen|sprite_m|pix [0])))) ) )

	.dataa(!\vga|bit_gen|sprite_p2|pix [0]),
	.datab(!\vga|bit_gen|always0~0_combout ),
	.datac(!\vga|bit_gen|sprite_m|pix [0]),
	.datad(!\vga|bit_gen|always0~1_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p1|pix [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|pixel~0 .extended_lut = "off";
defparam \vga|bit_gen|pixel~0 .lut_mask = 64'h4703470347CF47CF;
defparam \vga|bit_gen|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N2
dffeas \vga|bit_gen|pixel[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|pixel~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|pixel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|pixel[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|pixel[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N51
cyclonev_lcell_comb \vga|bit_gen|pixel~1 (
// Equation(s):
// \vga|bit_gen|pixel~1_combout  = ( \vga|bit_gen|sprite_p2|pix [1] & ( (!\vga|bit_gen|always0~0_combout  & (((!\vga|bit_gen|always0~1_combout )) # (\vga|bit_gen|sprite_p1|pix [1]))) # (\vga|bit_gen|always0~0_combout  & (((\vga|bit_gen|sprite_m|pix [1])))) ) 
// ) # ( !\vga|bit_gen|sprite_p2|pix [1] & ( (!\vga|bit_gen|always0~0_combout  & (\vga|bit_gen|sprite_p1|pix [1] & ((\vga|bit_gen|always0~1_combout )))) # (\vga|bit_gen|always0~0_combout  & (((\vga|bit_gen|sprite_m|pix [1])))) ) )

	.dataa(!\vga|bit_gen|sprite_p1|pix [1]),
	.datab(!\vga|bit_gen|always0~0_combout ),
	.datac(!\vga|bit_gen|sprite_m|pix [1]),
	.datad(!\vga|bit_gen|always0~1_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p2|pix [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|pixel~1 .extended_lut = "off";
defparam \vga|bit_gen|pixel~1 .lut_mask = 64'h03470347CF47CF47;
defparam \vga|bit_gen|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N53
dffeas \vga|bit_gen|pixel[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|bit_gen|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|pixel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|pixel[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|pixel[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N18
cyclonev_lcell_comb \vga|bit_gen|clut_mem|ram~0 (
// Equation(s):
// \vga|bit_gen|clut_mem|ram~0_combout  = ( \vga|bit_gen|pixel [1] & ( !\vga|bit_gen|pixel [3] $ (((!\vga|bit_gen|pixel [2] & \vga|bit_gen|pixel [0]))) ) ) # ( !\vga|bit_gen|pixel [1] & ( (!\vga|bit_gen|pixel [3] & ((\vga|bit_gen|pixel [0]))) # 
// (\vga|bit_gen|pixel [3] & (\vga|bit_gen|pixel [2])) ) )

	.dataa(!\vga|bit_gen|pixel [2]),
	.datab(gnd),
	.datac(!\vga|bit_gen|pixel [3]),
	.datad(!\vga|bit_gen|pixel [0]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|pixel [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|clut_mem|ram~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|ram~0 .extended_lut = "off";
defparam \vga|bit_gen|clut_mem|ram~0 .lut_mask = 64'h05F505F5F05AF05A;
defparam \vga|bit_gen|clut_mem|ram~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N19
dffeas \vga|bit_gen|clut_mem|data_out[8] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|clut_mem|ram~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|clut_mem|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|data_out[8] .is_wysiwyg = "true";
defparam \vga|bit_gen|clut_mem|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N18
cyclonev_lcell_comb \vga|bit_gen|always2~3 (
// Equation(s):
// \vga|bit_gen|always2~3_combout  = ( \vga|bit_gen|control|h_count [4] & ( \vga|bit_gen|control|h_count [3] & ( !\vga|bit_gen|control|h_count [5] ) ) ) # ( !\vga|bit_gen|control|h_count [4] & ( \vga|bit_gen|control|h_count [3] & ( 
// (\vga|bit_gen|control|h_count [0] & (\vga|bit_gen|control|h_count [2] & (\vga|bit_gen|control|h_count [1] & !\vga|bit_gen|control|h_count [5]))) ) ) ) # ( \vga|bit_gen|control|h_count [4] & ( !\vga|bit_gen|control|h_count [3] & ( 
// !\vga|bit_gen|control|h_count [5] ) ) ) # ( !\vga|bit_gen|control|h_count [4] & ( !\vga|bit_gen|control|h_count [3] & ( (!\vga|bit_gen|control|h_count [2] & (!\vga|bit_gen|control|h_count [1] & \vga|bit_gen|control|h_count [5])) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [0]),
	.datab(!\vga|bit_gen|control|h_count [2]),
	.datac(!\vga|bit_gen|control|h_count [1]),
	.datad(!\vga|bit_gen|control|h_count [5]),
	.datae(!\vga|bit_gen|control|h_count [4]),
	.dataf(!\vga|bit_gen|control|h_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|always2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|always2~3 .extended_lut = "off";
defparam \vga|bit_gen|always2~3 .lut_mask = 64'h00C0FF000100FF00;
defparam \vga|bit_gen|always2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N3
cyclonev_lcell_comb \vga|bit_gen|LessThan20~1 (
// Equation(s):
// \vga|bit_gen|LessThan20~1_combout  = ( \vga|bit_gen|control|v_count [1] & ( \vga|bit_gen|control|v_count [2] & ( (\vga|bit_gen|control|v_count [3] & \vga|bit_gen|control|v_count [4]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [3]),
	.datad(!\vga|bit_gen|control|v_count [4]),
	.datae(!\vga|bit_gen|control|v_count [1]),
	.dataf(!\vga|bit_gen|control|v_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|LessThan20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|LessThan20~1 .extended_lut = "off";
defparam \vga|bit_gen|LessThan20~1 .lut_mask = 64'h000000000000000F;
defparam \vga|bit_gen|LessThan20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y71_N39
cyclonev_lcell_comb \vga|bit_gen|LessThan20~0 (
// Equation(s):
// \vga|bit_gen|LessThan20~0_combout  = ( \vga|bit_gen|control|Equal5~0_combout  & ( \vga|bit_gen|control|Equal1~0_combout  & ( (!\vga|bit_gen|control|v_count [14] & !\vga|bit_gen|control|v_count [9]) ) ) )

	.dataa(!\vga|bit_gen|control|v_count [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|v_count [9]),
	.datae(!\vga|bit_gen|control|Equal5~0_combout ),
	.dataf(!\vga|bit_gen|control|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|LessThan20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|LessThan20~0 .extended_lut = "off";
defparam \vga|bit_gen|LessThan20~0 .lut_mask = 64'h000000000000AA00;
defparam \vga|bit_gen|LessThan20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y70_N9
cyclonev_lcell_comb \vga|bit_gen|always2~1 (
// Equation(s):
// \vga|bit_gen|always2~1_combout  = ( \vga|bit_gen|LessThan20~0_combout  & ( (!\vga|bit_gen|LessThan20~1_combout  & (!\vga|bit_gen|control|v_count [15] & (\vga|bit_gen|sprite_p2|Equal1~1_combout  & !\vga|bit_gen|control|Equal5~2_combout ))) ) )

	.dataa(!\vga|bit_gen|LessThan20~1_combout ),
	.datab(!\vga|bit_gen|control|v_count [15]),
	.datac(!\vga|bit_gen|sprite_p2|Equal1~1_combout ),
	.datad(!\vga|bit_gen|control|Equal5~2_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|LessThan20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|always2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|always2~1 .extended_lut = "off";
defparam \vga|bit_gen|always2~1 .lut_mask = 64'h0000000008000800;
defparam \vga|bit_gen|always2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y70_N6
cyclonev_lcell_comb \vga|bit_gen|always2~4 (
// Equation(s):
// \vga|bit_gen|always2~4_combout  = ( \vga|bit_gen|always2~1_combout  & ( (\vga|bit_gen|control|h_count [6] & \vga|bit_gen|always2~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [6]),
	.datad(!\vga|bit_gen|always2~3_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|always2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|always2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|always2~4 .extended_lut = "off";
defparam \vga|bit_gen|always2~4 .lut_mask = 64'h00000000000F000F;
defparam \vga|bit_gen|always2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N33
cyclonev_lcell_comb \vga|bit_gen|always2~0 (
// Equation(s):
// \vga|bit_gen|always2~0_combout  = ( \vga|bit_gen|control|h_count [0] & ( (!\vga|bit_gen|control|h_count [3] & (((!\vga|bit_gen|control|h_count [4])))) # (\vga|bit_gen|control|h_count [3] & (\vga|bit_gen|control|h_count [4] & ((\vga|bit_gen|control|h_count 
// [2]) # (\vga|bit_gen|control|h_count [1])))) ) ) # ( !\vga|bit_gen|control|h_count [0] & ( (!\vga|bit_gen|control|h_count [3] & ((!\vga|bit_gen|control|h_count [4]))) # (\vga|bit_gen|control|h_count [3] & (\vga|bit_gen|control|h_count [2] & 
// \vga|bit_gen|control|h_count [4])) ) )

	.dataa(!\vga|bit_gen|control|h_count [1]),
	.datab(!\vga|bit_gen|control|h_count [3]),
	.datac(!\vga|bit_gen|control|h_count [2]),
	.datad(!\vga|bit_gen|control|h_count [4]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|h_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|always2~0 .extended_lut = "off";
defparam \vga|bit_gen|always2~0 .lut_mask = 64'hCC03CC03CC13CC13;
defparam \vga|bit_gen|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y70_N24
cyclonev_lcell_comb \vga|bit_gen|always2~2 (
// Equation(s):
// \vga|bit_gen|always2~2_combout  = ( \vga|bit_gen|always2~1_combout  & ( (\vga|bit_gen|control|h_count [6] & (!\vga|bit_gen|always2~0_combout  & \vga|bit_gen|control|h_count [5])) ) )

	.dataa(!\vga|bit_gen|control|h_count [6]),
	.datab(gnd),
	.datac(!\vga|bit_gen|always2~0_combout ),
	.datad(!\vga|bit_gen|control|h_count [5]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|always2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|always2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|always2~2 .extended_lut = "off";
defparam \vga|bit_gen|always2~2 .lut_mask = 64'h0000000000500050;
defparam \vga|bit_gen|always2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N15
cyclonev_lcell_comb \vga|bit_gen|vga_b[7]~0 (
// Equation(s):
// \vga|bit_gen|vga_b[7]~0_combout  = ( !\vga|bit_gen|always2~2_combout  & ( !\vga|bit_gen|always2~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|always2~4_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|always2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|vga_b[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|vga_b[7]~0 .extended_lut = "off";
defparam \vga|bit_gen|vga_b[7]~0 .lut_mask = 64'hFF00FF0000000000;
defparam \vga|bit_gen|vga_b[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y71_N36
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Selector25~0 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Selector25~0_combout  = ( \vga|bit_gen|sprite_p2|state.WAIT_DATA~q  & ( \vga|bit_gen|sprite_p2|state.SPR_LINE~q  ) ) # ( !\vga|bit_gen|sprite_p2|state.WAIT_DATA~q  & ( (\vga|bit_gen|sprite_p2|drawing~q ) # 
// (\vga|bit_gen|sprite_p2|state.SPR_LINE~q ) ) )

	.dataa(!\vga|bit_gen|sprite_p2|state.SPR_LINE~q ),
	.datab(gnd),
	.datac(!\vga|bit_gen|sprite_p2|drawing~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p2|state.WAIT_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Selector25~0 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Selector25~0 .lut_mask = 64'h5F5F5F5F55555555;
defparam \vga|bit_gen|sprite_p2|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y71_N53
dffeas \vga|bit_gen|sprite_p2|drawing (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\vga|bit_gen|sprite_p2|Selector25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|bit_gen|sprite_p2|state~17_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|sprite_p2|drawing~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|drawing .is_wysiwyg = "true";
defparam \vga|bit_gen|sprite_p2|drawing .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y71_N24
cyclonev_lcell_comb \vga|bit_gen|drawing_t1~0 (
// Equation(s):
// \vga|bit_gen|drawing_t1~0_combout  = ( \vga|bit_gen|sprite_p2|drawing~q  & ( (((!\vga|bit_gen|sprite_p2|pix [1]) # (!\vga|bit_gen|sprite_p2|pix [0])) # (\vga|bit_gen|always0~0_combout )) # (\vga|bit_gen|always0~1_combout ) ) ) # ( 
// !\vga|bit_gen|sprite_p2|drawing~q  & ( (\vga|bit_gen|always0~0_combout ) # (\vga|bit_gen|always0~1_combout ) ) )

	.dataa(!\vga|bit_gen|always0~1_combout ),
	.datab(!\vga|bit_gen|always0~0_combout ),
	.datac(!\vga|bit_gen|sprite_p2|pix [1]),
	.datad(!\vga|bit_gen|sprite_p2|pix [0]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p2|drawing~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|drawing_t1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|drawing_t1~0 .extended_lut = "off";
defparam \vga|bit_gen|drawing_t1~0 .lut_mask = 64'h77777777FFF7FFF7;
defparam \vga|bit_gen|drawing_t1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y71_N25
dffeas \vga|bit_gen|drawing_t1 (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|drawing_t1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|drawing_t1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|drawing_t1 .is_wysiwyg = "true";
defparam \vga|bit_gen|drawing_t1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y70_N33
cyclonev_lcell_comb \vga|bit_gen|always2~5 (
// Equation(s):
// \vga|bit_gen|always2~5_combout  = ( \vga|bit_gen|control|h_count [1] & ( (\vga|bit_gen|control|h_count [3]) # (\vga|bit_gen|control|h_count [2]) ) ) # ( !\vga|bit_gen|control|h_count [1] & ( \vga|bit_gen|control|h_count [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [2]),
	.datad(!\vga|bit_gen|control|h_count [3]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|h_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|always2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|always2~5 .extended_lut = "off";
defparam \vga|bit_gen|always2~5 .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \vga|bit_gen|always2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y70_N18
cyclonev_lcell_comb \vga|bit_gen|always2~18 (
// Equation(s):
// \vga|bit_gen|always2~18_combout  = ( !\vga|bit_gen|control|h_count [4] & ( (!\vga|bit_gen|control|h_count [5] & (\vga|bit_gen|control|h_count [6] & (\vga|bit_gen|always2~1_combout  & ((!\vga|bit_gen|control|h_count [3]) # (\vga|bit_gen|LessThan4~0_combout 
// ))))) ) ) # ( \vga|bit_gen|control|h_count [4] & ( ((\vga|bit_gen|control|h_count [5] & (\vga|bit_gen|always2~5_combout  & (!\vga|bit_gen|control|h_count [6] & \vga|bit_gen|always2~1_combout )))) ) )

	.dataa(!\vga|bit_gen|LessThan4~0_combout ),
	.datab(!\vga|bit_gen|control|h_count [5]),
	.datac(!\vga|bit_gen|always2~5_combout ),
	.datad(!\vga|bit_gen|control|h_count [6]),
	.datae(!\vga|bit_gen|control|h_count [4]),
	.dataf(!\vga|bit_gen|always2~1_combout ),
	.datag(!\vga|bit_gen|control|h_count [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|always2~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|always2~18 .extended_lut = "on";
defparam \vga|bit_gen|always2~18 .lut_mask = 64'h0000000000C40300;
defparam \vga|bit_gen|always2~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y70_N3
cyclonev_lcell_comb \vga|bit_gen|LessThan0~0 (
// Equation(s):
// \vga|bit_gen|LessThan0~0_combout  = ( \vga|bit_gen|control|h_count [1] & ( (\vga|bit_gen|control|h_count [2] & \vga|bit_gen|control|h_count [3]) ) ) # ( !\vga|bit_gen|control|h_count [1] & ( (\vga|bit_gen|control|h_count [0] & 
// (\vga|bit_gen|control|h_count [2] & \vga|bit_gen|control|h_count [3])) ) )

	.dataa(!\vga|bit_gen|control|h_count [0]),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [2]),
	.datad(!\vga|bit_gen|control|h_count [3]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|h_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|LessThan0~0 .extended_lut = "off";
defparam \vga|bit_gen|LessThan0~0 .lut_mask = 64'h00050005000F000F;
defparam \vga|bit_gen|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y70_N30
cyclonev_lcell_comb \vga|bit_gen|always2~6 (
// Equation(s):
// \vga|bit_gen|always2~6_combout  = ( \vga|bit_gen|always2~1_combout  & ( (!\vga|bit_gen|control|h_count [6] & ((!\vga|bit_gen|control|h_count [5] & (\vga|bit_gen|LessThan0~0_combout  & \vga|bit_gen|control|h_count [4])) # (\vga|bit_gen|control|h_count [5] 
// & ((!\vga|bit_gen|control|h_count [4]))))) ) )

	.dataa(!\vga|bit_gen|control|h_count [6]),
	.datab(!\vga|bit_gen|control|h_count [5]),
	.datac(!\vga|bit_gen|LessThan0~0_combout ),
	.datad(!\vga|bit_gen|control|h_count [4]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|always2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|always2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|always2~6 .extended_lut = "off";
defparam \vga|bit_gen|always2~6 .lut_mask = 64'h0000000022082208;
defparam \vga|bit_gen|always2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N48
cyclonev_lcell_comb \vga|bit_gen|vga_b[7]~1 (
// Equation(s):
// \vga|bit_gen|vga_b[7]~1_combout  = ( !\vga|bit_gen|always2~6_combout  & ( !\vga|bit_gen|always2~18_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|always2~18_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|always2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|vga_b[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|vga_b[7]~1 .extended_lut = "off";
defparam \vga|bit_gen|vga_b[7]~1 .lut_mask = 64'hFF00FF0000000000;
defparam \vga|bit_gen|vga_b[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N18
cyclonev_lcell_comb \vga|bit_gen|vga_b[5]~2 (
// Equation(s):
// \vga|bit_gen|vga_b[5]~2_combout  = ( \vga|bit_gen|vga_b[7]~1_combout  & ( (\vga|bit_gen|vga_b[7]~0_combout  & \vga|bit_gen|drawing_t1~q ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|vga_b[7]~0_combout ),
	.datac(!\vga|bit_gen|drawing_t1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|vga_b[7]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|vga_b[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|vga_b[5]~2 .extended_lut = "off";
defparam \vga|bit_gen|vga_b[5]~2 .lut_mask = 64'h0000000003030303;
defparam \vga|bit_gen|vga_b[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N42
cyclonev_lcell_comb \vga|bit_gen|display_r[4]~0 (
// Equation(s):
// \vga|bit_gen|display_r[4]~0_combout  = ( \vga|bit_gen|vga_b[5]~2_combout  & ( (\vga|bit_gen|control|blank_n~0_combout  & \vga|bit_gen|clut_mem|data_out [8]) ) ) # ( !\vga|bit_gen|vga_b[5]~2_combout  & ( \vga|bit_gen|control|blank_n~0_combout  ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|blank_n~0_combout ),
	.datac(!\vga|bit_gen|clut_mem|data_out [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|vga_b[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_r[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_r[4]~0 .extended_lut = "off";
defparam \vga|bit_gen|display_r[4]~0 .lut_mask = 64'h3333333303030303;
defparam \vga|bit_gen|display_r[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y72_N43
dffeas \vga|bit_gen|vga_r[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|display_r[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_r[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_r[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N54
cyclonev_lcell_comb \vga|bit_gen|display_r[5]~1 (
// Equation(s):
// \vga|bit_gen|display_r[5]~1_combout  = (\vga|bit_gen|control|h_bright~q  & (!\vga|bit_gen|always2~18_combout  & (!\vga|bit_gen|always2~6_combout  & \vga|bit_gen|control|v_bright~q )))

	.dataa(!\vga|bit_gen|control|h_bright~q ),
	.datab(!\vga|bit_gen|always2~18_combout ),
	.datac(!\vga|bit_gen|always2~6_combout ),
	.datad(!\vga|bit_gen|control|v_bright~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_r[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_r[5]~1 .extended_lut = "off";
defparam \vga|bit_gen|display_r[5]~1 .lut_mask = 64'h0040004000400040;
defparam \vga|bit_gen|display_r[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y71_N48
cyclonev_lcell_comb \vga|bit_gen|LessThan27~0 (
// Equation(s):
// \vga|bit_gen|LessThan27~0_combout  = ( \vga|bit_gen|control|v_count [3] & ( \vga|bit_gen|LessThan20~0_combout  & ( (!\vga|bit_gen|control|v_count [4] & ((!\vga|bit_gen|control|v_count [0]) # ((!\vga|bit_gen|control|v_count [2]) # 
// (!\vga|bit_gen|control|v_count [1])))) ) ) ) # ( !\vga|bit_gen|control|v_count [3] & ( \vga|bit_gen|LessThan20~0_combout  & ( !\vga|bit_gen|control|v_count [4] ) ) )

	.dataa(!\vga|bit_gen|control|v_count [0]),
	.datab(!\vga|bit_gen|control|v_count [2]),
	.datac(!\vga|bit_gen|control|v_count [4]),
	.datad(!\vga|bit_gen|control|v_count [1]),
	.datae(!\vga|bit_gen|control|v_count [3]),
	.dataf(!\vga|bit_gen|LessThan20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|LessThan27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|LessThan27~0 .extended_lut = "off";
defparam \vga|bit_gen|LessThan27~0 .lut_mask = 64'h00000000F0F0F0E0;
defparam \vga|bit_gen|LessThan27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y71_N57
cyclonev_lcell_comb \vga|bit_gen|LessThan27~1 (
// Equation(s):
// \vga|bit_gen|LessThan27~1_combout  = ( !\vga|bit_gen|LessThan27~0_combout  & ( !\vga|bit_gen|control|v_count [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|v_count [15]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|LessThan27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|LessThan27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|LessThan27~1 .extended_lut = "off";
defparam \vga|bit_gen|LessThan27~1 .lut_mask = 64'hFF00FF0000000000;
defparam \vga|bit_gen|LessThan27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N57
cyclonev_lcell_comb \vga|bit_gen|LessThan25~0 (
// Equation(s):
// \vga|bit_gen|LessThan25~0_combout  = ( \vga|bit_gen|control|Equal5~0_combout  & ( (\vga|bit_gen|control|Equal1~0_combout  & (!\vga|bit_gen|control|v_count [4] & !\vga|bit_gen|control|v_count [9])) ) )

	.dataa(!\vga|bit_gen|control|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [4]),
	.datad(!\vga|bit_gen|control|v_count [9]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|LessThan25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|LessThan25~0 .extended_lut = "off";
defparam \vga|bit_gen|LessThan25~0 .lut_mask = 64'h0000000050005000;
defparam \vga|bit_gen|LessThan25~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N30
cyclonev_lcell_comb \vga|bit_gen|LessThan24~0 (
// Equation(s):
// \vga|bit_gen|LessThan24~0_combout  = ( \vga|bit_gen|LessThan25~0_combout  & ( !\vga|bit_gen|control|v_count [14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|v_count [14]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|LessThan25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|LessThan24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|LessThan24~0 .extended_lut = "off";
defparam \vga|bit_gen|LessThan24~0 .lut_mask = 64'h00000000FF00FF00;
defparam \vga|bit_gen|LessThan24~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N33
cyclonev_lcell_comb \vga|bit_gen|LessThan24~1 (
// Equation(s):
// \vga|bit_gen|LessThan24~1_combout  = ( !\vga|bit_gen|LessThan24~0_combout  & ( !\vga|bit_gen|control|v_count [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|v_count [15]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|LessThan24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|LessThan24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|LessThan24~1 .extended_lut = "off";
defparam \vga|bit_gen|LessThan24~1 .lut_mask = 64'hFF00FF0000000000;
defparam \vga|bit_gen|LessThan24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y71_N42
cyclonev_lcell_comb \vga|bit_gen|LessThan5~0 (
// Equation(s):
// \vga|bit_gen|LessThan5~0_combout  = ( \vga|bit_gen|control|h_count [3] & ( \vga|bit_gen|control|h_count [2] & ( \vga|bit_gen|control|h_count [5] ) ) ) # ( !\vga|bit_gen|control|h_count [3] & ( \vga|bit_gen|control|h_count [2] & ( 
// (\vga|bit_gen|control|h_count [4] & \vga|bit_gen|control|h_count [5]) ) ) ) # ( \vga|bit_gen|control|h_count [3] & ( !\vga|bit_gen|control|h_count [2] & ( (\vga|bit_gen|control|h_count [4] & \vga|bit_gen|control|h_count [5]) ) ) ) # ( 
// !\vga|bit_gen|control|h_count [3] & ( !\vga|bit_gen|control|h_count [2] & ( (\vga|bit_gen|control|h_count [4] & \vga|bit_gen|control|h_count [5]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [4]),
	.datad(!\vga|bit_gen|control|h_count [5]),
	.datae(!\vga|bit_gen|control|h_count [3]),
	.dataf(!\vga|bit_gen|control|h_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|LessThan5~0 .extended_lut = "off";
defparam \vga|bit_gen|LessThan5~0 .lut_mask = 64'h000F000F000F00FF;
defparam \vga|bit_gen|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y71_N3
cyclonev_lcell_comb \vga|bit_gen|LessThan4~1 (
// Equation(s):
// \vga|bit_gen|LessThan4~1_combout  = ( !\vga|bit_gen|control|h_count [6] & ( \vga|bit_gen|control|Equal2~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|bit_gen|control|h_count [6]),
	.dataf(!\vga|bit_gen|control|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|LessThan4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|LessThan4~1 .extended_lut = "off";
defparam \vga|bit_gen|LessThan4~1 .lut_mask = 64'h00000000FFFF0000;
defparam \vga|bit_gen|LessThan4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N39
cyclonev_lcell_comb \vga|bit_gen|sprite_p2|Equal1~2 (
// Equation(s):
// \vga|bit_gen|sprite_p2|Equal1~2_combout  = ( !\vga|bit_gen|control|h_count [11] & ( !\vga|bit_gen|control|h_count [10] & ( (!\vga|bit_gen|control|h_count [13] & (!\vga|bit_gen|control|h_count [12] & !\vga|bit_gen|control|h_count [14])) ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|h_count [13]),
	.datac(!\vga|bit_gen|control|h_count [12]),
	.datad(!\vga|bit_gen|control|h_count [14]),
	.datae(!\vga|bit_gen|control|h_count [11]),
	.dataf(!\vga|bit_gen|control|h_count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|sprite_p2|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|sprite_p2|Equal1~2 .extended_lut = "off";
defparam \vga|bit_gen|sprite_p2|Equal1~2 .lut_mask = 64'hC000000000000000;
defparam \vga|bit_gen|sprite_p2|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y71_N57
cyclonev_lcell_comb \vga|bit_gen|LessThan5~1 (
// Equation(s):
// \vga|bit_gen|LessThan5~1_combout  = ( \vga|bit_gen|LessThan4~1_combout  & ( \vga|bit_gen|sprite_p2|Equal1~2_combout  & ( (!\vga|bit_gen|control|h_count [9]) # (!\vga|bit_gen|LessThan5~0_combout ) ) ) ) # ( !\vga|bit_gen|LessThan4~1_combout  & ( 
// \vga|bit_gen|sprite_p2|Equal1~2_combout  & ( !\vga|bit_gen|control|h_count [9] ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|h_count [9]),
	.datac(!\vga|bit_gen|LessThan5~0_combout ),
	.datad(gnd),
	.datae(!\vga|bit_gen|LessThan4~1_combout ),
	.dataf(!\vga|bit_gen|sprite_p2|Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|LessThan5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|LessThan5~1 .extended_lut = "off";
defparam \vga|bit_gen|LessThan5~1 .lut_mask = 64'h00000000CCCCFCFC;
defparam \vga|bit_gen|LessThan5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y71_N36
cyclonev_lcell_comb \vga|bit_gen|paint_r~0 (
// Equation(s):
// \vga|bit_gen|paint_r~0_combout  = ( !\vga|bit_gen|control|h_count [15] & ( !\vga|bit_gen|LessThan5~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|bit_gen|control|h_count [15]),
	.dataf(!\vga|bit_gen|LessThan5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|paint_r~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|paint_r~0 .extended_lut = "off";
defparam \vga|bit_gen|paint_r~0 .lut_mask = 64'hFFFF000000000000;
defparam \vga|bit_gen|paint_r~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y71_N33
cyclonev_lcell_comb \vga|bit_gen|LessThan21~0 (
// Equation(s):
// \vga|bit_gen|LessThan21~0_combout  = ( !\vga|bit_gen|control|v_count [0] & ( !\vga|bit_gen|control|v_count [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|v_count [1]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|v_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|LessThan21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|LessThan21~0 .extended_lut = "off";
defparam \vga|bit_gen|LessThan21~0 .lut_mask = 64'hFF00FF0000000000;
defparam \vga|bit_gen|LessThan21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y71_N6
cyclonev_lcell_comb \vga|bit_gen|always2~7 (
// Equation(s):
// \vga|bit_gen|always2~7_combout  = ( \vga|bit_gen|control|v_count [3] & ( \vga|bit_gen|LessThan20~0_combout  & ( (!\vga|bit_gen|control|v_count [4] & (\vga|bit_gen|control|v_count [2] & (!\vga|bit_gen|LessThan21~0_combout  & !\vga|bit_gen|control|v_count 
// [15]))) ) ) ) # ( !\vga|bit_gen|control|v_count [3] & ( \vga|bit_gen|LessThan20~0_combout  & ( (\vga|bit_gen|control|v_count [4] & (!\vga|bit_gen|control|v_count [2] & (\vga|bit_gen|LessThan21~0_combout  & !\vga|bit_gen|control|v_count [15]))) ) ) )

	.dataa(!\vga|bit_gen|control|v_count [4]),
	.datab(!\vga|bit_gen|control|v_count [2]),
	.datac(!\vga|bit_gen|LessThan21~0_combout ),
	.datad(!\vga|bit_gen|control|v_count [15]),
	.datae(!\vga|bit_gen|control|v_count [3]),
	.dataf(!\vga|bit_gen|LessThan20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|always2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|always2~7 .extended_lut = "off";
defparam \vga|bit_gen|always2~7 .lut_mask = 64'h0000000004002000;
defparam \vga|bit_gen|always2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y71_N3
cyclonev_lcell_comb \vga|bit_gen|paint_r~2 (
// Equation(s):
// \vga|bit_gen|paint_r~2_combout  = ( \vga|bit_gen|LessThan20~0_combout  & ( (!\vga|bit_gen|control|v_count [4]) # ((!\vga|bit_gen|control|v_count [3]) # ((!\vga|bit_gen|control|v_count [2] & !\vga|bit_gen|control|v_count [1]))) ) )

	.dataa(!\vga|bit_gen|control|v_count [4]),
	.datab(!\vga|bit_gen|control|v_count [2]),
	.datac(!\vga|bit_gen|control|v_count [1]),
	.datad(!\vga|bit_gen|control|v_count [3]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|LessThan20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|paint_r~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|paint_r~2 .extended_lut = "off";
defparam \vga|bit_gen|paint_r~2 .lut_mask = 64'h00000000FFEAFFEA;
defparam \vga|bit_gen|paint_r~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y71_N24
cyclonev_lcell_comb \vga|bit_gen|LessThan25~1 (
// Equation(s):
// \vga|bit_gen|LessThan25~1_combout  = ( \vga|bit_gen|LessThan25~0_combout  & ( (!\vga|bit_gen|control|v_count [3] & ((!\vga|bit_gen|control|v_count [2]) # (\vga|bit_gen|LessThan21~0_combout ))) ) )

	.dataa(!\vga|bit_gen|control|v_count [3]),
	.datab(gnd),
	.datac(!\vga|bit_gen|LessThan21~0_combout ),
	.datad(!\vga|bit_gen|control|v_count [2]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|LessThan25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|LessThan25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|LessThan25~1 .extended_lut = "off";
defparam \vga|bit_gen|LessThan25~1 .lut_mask = 64'h00000000AA0AAA0A;
defparam \vga|bit_gen|LessThan25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y71_N21
cyclonev_lcell_comb \vga|bit_gen|paint_r~1 (
// Equation(s):
// \vga|bit_gen|paint_r~1_combout  = ( \vga|bit_gen|LessThan25~1_combout  & ( (!\vga|bit_gen|control|v_count [15] & \vga|bit_gen|control|v_count [14]) ) ) # ( !\vga|bit_gen|LessThan25~1_combout  & ( !\vga|bit_gen|control|v_count [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [15]),
	.datad(!\vga|bit_gen|control|v_count [14]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|LessThan25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|paint_r~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|paint_r~1 .extended_lut = "off";
defparam \vga|bit_gen|paint_r~1 .lut_mask = 64'hF0F0F0F000F000F0;
defparam \vga|bit_gen|paint_r~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y71_N54
cyclonev_lcell_comb \vga|bit_gen|paint_r~3 (
// Equation(s):
// \vga|bit_gen|paint_r~3_combout  = ( \vga|bit_gen|paint_r~1_combout  & ( (!\vga|bit_gen|always2~7_combout  & \vga|bit_gen|paint_r~2_combout ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|always2~7_combout ),
	.datac(gnd),
	.datad(!\vga|bit_gen|paint_r~2_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|paint_r~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|paint_r~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|paint_r~3 .extended_lut = "off";
defparam \vga|bit_gen|paint_r~3 .lut_mask = 64'h0000000000CC00CC;
defparam \vga|bit_gen|paint_r~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y70_N57
cyclonev_lcell_comb \vga|bit_gen|LessThan4~2 (
// Equation(s):
// \vga|bit_gen|LessThan4~2_combout  = ( \vga|bit_gen|control|h_count [5] & ( ((!\vga|bit_gen|LessThan4~0_combout ) # (\vga|bit_gen|control|h_count [4])) # (\vga|bit_gen|control|h_count [3]) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|h_count [3]),
	.datac(!\vga|bit_gen|control|h_count [4]),
	.datad(!\vga|bit_gen|LessThan4~0_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|h_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|LessThan4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|LessThan4~2 .extended_lut = "off";
defparam \vga|bit_gen|LessThan4~2 .lut_mask = 64'h00000000FF3FFF3F;
defparam \vga|bit_gen|LessThan4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y71_N18
cyclonev_lcell_comb \vga|bit_gen|paint_r~4 (
// Equation(s):
// \vga|bit_gen|paint_r~4_combout  = ( \vga|bit_gen|LessThan4~1_combout  & ( (!\vga|bit_gen|control|h_count [15] & ((!\vga|bit_gen|sprite_p2|Equal1~2_combout ) # ((\vga|bit_gen|control|h_count [9] & \vga|bit_gen|LessThan4~2_combout )))) ) ) # ( 
// !\vga|bit_gen|LessThan4~1_combout  & ( (!\vga|bit_gen|control|h_count [15] & ((!\vga|bit_gen|sprite_p2|Equal1~2_combout ) # (\vga|bit_gen|control|h_count [9]))) ) )

	.dataa(!\vga|bit_gen|control|h_count [9]),
	.datab(!\vga|bit_gen|control|h_count [15]),
	.datac(!\vga|bit_gen|sprite_p2|Equal1~2_combout ),
	.datad(!\vga|bit_gen|LessThan4~2_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|LessThan4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|paint_r~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|paint_r~4 .extended_lut = "off";
defparam \vga|bit_gen|paint_r~4 .lut_mask = 64'hC4C4C4C4C0C4C0C4;
defparam \vga|bit_gen|paint_r~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N0
cyclonev_lcell_comb \vga|bit_gen|paint_r~22 (
// Equation(s):
// \vga|bit_gen|paint_r~22_combout  = ( \vga|bit_gen|paint_r~4_combout  & ( (\vga|bit_gen|paint_r~3_combout  & ((!\vga|bit_gen|paint_r~0_combout ) # (\vga|bit_gen|LessThan27~1_combout ))) ) ) # ( !\vga|bit_gen|paint_r~4_combout  & ( 
// (!\vga|bit_gen|LessThan24~1_combout  & (\vga|bit_gen|paint_r~3_combout  & ((!\vga|bit_gen|paint_r~0_combout ) # (\vga|bit_gen|LessThan27~1_combout )))) ) )

	.dataa(!\vga|bit_gen|LessThan27~1_combout ),
	.datab(!\vga|bit_gen|LessThan24~1_combout ),
	.datac(!\vga|bit_gen|paint_r~0_combout ),
	.datad(!\vga|bit_gen|paint_r~3_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|paint_r~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|paint_r~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|paint_r~22 .extended_lut = "off";
defparam \vga|bit_gen|paint_r~22 .lut_mask = 64'h00C400C400F500F5;
defparam \vga|bit_gen|paint_r~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N48
cyclonev_lcell_comb \vga|bit_gen|always2~10 (
// Equation(s):
// \vga|bit_gen|always2~10_combout  = (!\vga|bit_gen|control|h_count [4] & (\vga|bit_gen|control|h_count [5] & !\vga|bit_gen|control|h_count [6]))

	.dataa(!\vga|bit_gen|control|h_count [4]),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [5]),
	.datad(!\vga|bit_gen|control|h_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|always2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|always2~10 .extended_lut = "off";
defparam \vga|bit_gen|always2~10 .lut_mask = 64'h0A000A000A000A00;
defparam \vga|bit_gen|always2~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N12
cyclonev_lcell_comb \vga|bit_gen|always2~11 (
// Equation(s):
// \vga|bit_gen|always2~11_combout  = ( \vga|bit_gen|control|h_count [1] & ( \vga|bit_gen|control|h_count [3] & ( (\vga|bit_gen|always2~10_combout  & (\vga|bit_gen|sprite_p2|Equal1~1_combout  & (!\vga|bit_gen|control|h_count [0] & 
// !\vga|bit_gen|control|h_count [2]))) ) ) ) # ( !\vga|bit_gen|control|h_count [1] & ( \vga|bit_gen|control|h_count [3] & ( (\vga|bit_gen|always2~10_combout  & (\vga|bit_gen|sprite_p2|Equal1~1_combout  & !\vga|bit_gen|control|h_count [2])) ) ) ) # ( 
// \vga|bit_gen|control|h_count [1] & ( !\vga|bit_gen|control|h_count [3] & ( (\vga|bit_gen|always2~10_combout  & \vga|bit_gen|sprite_p2|Equal1~1_combout ) ) ) ) # ( !\vga|bit_gen|control|h_count [1] & ( !\vga|bit_gen|control|h_count [3] & ( 
// (\vga|bit_gen|always2~10_combout  & (\vga|bit_gen|sprite_p2|Equal1~1_combout  & \vga|bit_gen|control|h_count [2])) ) ) )

	.dataa(!\vga|bit_gen|always2~10_combout ),
	.datab(!\vga|bit_gen|sprite_p2|Equal1~1_combout ),
	.datac(!\vga|bit_gen|control|h_count [0]),
	.datad(!\vga|bit_gen|control|h_count [2]),
	.datae(!\vga|bit_gen|control|h_count [1]),
	.dataf(!\vga|bit_gen|control|h_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|always2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|always2~11 .extended_lut = "off";
defparam \vga|bit_gen|always2~11 .lut_mask = 64'h0011111111001000;
defparam \vga|bit_gen|always2~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N39
cyclonev_lcell_comb \vga|bit_gen|paint_r~15 (
// Equation(s):
// \vga|bit_gen|paint_r~15_combout  = ( \vga|bit_gen|LessThan27~1_combout  & ( !\vga|bit_gen|LessThan24~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|LessThan24~1_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|LessThan27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|paint_r~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|paint_r~15 .extended_lut = "off";
defparam \vga|bit_gen|paint_r~15 .lut_mask = 64'h00000000FF00FF00;
defparam \vga|bit_gen|paint_r~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N39
cyclonev_lcell_comb \vga|bit_gen|paint_r~21 (
// Equation(s):
// \vga|bit_gen|paint_r~21_combout  = ( \vga|bit_gen|paint_r~3_combout  & ( (!\vga|bit_gen|paint_r~0_combout ) # (\vga|bit_gen|paint_r~15_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|paint_r~15_combout ),
	.datad(!\vga|bit_gen|paint_r~0_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|paint_r~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|paint_r~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|paint_r~21 .extended_lut = "off";
defparam \vga|bit_gen|paint_r~21 .lut_mask = 64'h00000000FF0FFF0F;
defparam \vga|bit_gen|paint_r~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y71_N12
cyclonev_lcell_comb \vga|bit_gen|paint_r~10 (
// Equation(s):
// \vga|bit_gen|paint_r~10_combout  = ( !\vga|bit_gen|LessThan25~1_combout  & ( (!\vga|bit_gen|control|v_count [15] & \vga|bit_gen|paint_r~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|v_count [15]),
	.datad(!\vga|bit_gen|paint_r~2_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|LessThan25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|paint_r~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|paint_r~10 .extended_lut = "off";
defparam \vga|bit_gen|paint_r~10 .lut_mask = 64'h00F000F000000000;
defparam \vga|bit_gen|paint_r~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N18
cyclonev_lcell_comb \vga|bit_gen|paint_r~23 (
// Equation(s):
// \vga|bit_gen|paint_r~23_combout  = ( \vga|bit_gen|paint_r~10_combout  & ( (\vga|bit_gen|LessThan5~1_combout  & \vga|bit_gen|paint_r~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|LessThan5~1_combout ),
	.datad(!\vga|bit_gen|paint_r~4_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|paint_r~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|paint_r~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|paint_r~23 .extended_lut = "off";
defparam \vga|bit_gen|paint_r~23 .lut_mask = 64'h00000000000F000F;
defparam \vga|bit_gen|paint_r~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y68_N15
cyclonev_lcell_comb \vga_counter_i|counter[2]~0 (
// Equation(s):
// \vga_counter_i|counter[2]~0_combout  = ( \vga_counter_i|counter [0] & ( (!\reset~input_o ) # ((\vga_counter_i|counter [1] & \vga_counter_i|counter [2])) ) ) # ( !\vga_counter_i|counter [0] & ( !\reset~input_o  ) )

	.dataa(!\vga_counter_i|counter [1]),
	.datab(!\reset~input_o ),
	.datac(!\vga_counter_i|counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_counter_i|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_counter_i|counter[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_counter_i|counter[2]~0 .extended_lut = "off";
defparam \vga_counter_i|counter[2]~0 .lut_mask = 64'hCCCCCCCCCDCDCDCD;
defparam \vga_counter_i|counter[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y71_N32
dffeas \vga_counter_i|cont[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|counter[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|cont [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|cont[11] .is_wysiwyg = "true";
defparam \vga_counter_i|cont[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y71_N14
dffeas \vga_counter_i|cont[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|counter[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|cont [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|cont[12] .is_wysiwyg = "true";
defparam \vga_counter_i|cont[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y71_N2
dffeas \vga_counter_i|cont[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|counter[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|cont [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|cont[14] .is_wysiwyg = "true";
defparam \vga_counter_i|cont[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y71_N44
dffeas \vga_counter_i|cont[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|counter[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|cont [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|cont[13] .is_wysiwyg = "true";
defparam \vga_counter_i|cont[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y71_N26
dffeas \vga_counter_i|cont[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|counter[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|cont [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|cont[15] .is_wysiwyg = "true";
defparam \vga_counter_i|cont[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N33
cyclonev_lcell_comb \vga|bit_gen|bcdee|LessThan8~0 (
// Equation(s):
// \vga|bit_gen|bcdee|LessThan8~0_combout  = ( \vga_counter_i|cont [13] & ( \vga_counter_i|cont [15] & ( \vga_counter_i|cont [14] ) ) ) # ( !\vga_counter_i|cont [13] & ( \vga_counter_i|cont [15] & ( (\vga_counter_i|cont [14] & ((\vga_counter_i|cont [12]) # 
// (\vga_counter_i|cont [11]))) ) ) )

	.dataa(gnd),
	.datab(!\vga_counter_i|cont [11]),
	.datac(!\vga_counter_i|cont [12]),
	.datad(!\vga_counter_i|cont [14]),
	.datae(!\vga_counter_i|cont [13]),
	.dataf(!\vga_counter_i|cont [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|LessThan8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|LessThan8~0 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|LessThan8~0 .lut_mask = 64'h00000000003F00FF;
defparam \vga|bit_gen|bcdee|LessThan8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y71_N41
dffeas \vga_counter_i|cont[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|counter[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|cont[10] .is_wysiwyg = "true";
defparam \vga_counter_i|cont[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N3
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~13 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~13_combout  = ( \vga_counter_i|cont [10] & ( \vga_counter_i|cont [11] & ( (!\vga_counter_i|cont [14] & ((!\vga_counter_i|cont [12] & (\vga_counter_i|cont [13] & \vga_counter_i|cont [15])) # (\vga_counter_i|cont [12] & 
// ((!\vga_counter_i|cont [15]))))) # (\vga_counter_i|cont [14] & (!\vga_counter_i|cont [13] $ (!\vga_counter_i|cont [12] $ (!\vga_counter_i|cont [15])))) ) ) ) # ( !\vga_counter_i|cont [10] & ( \vga_counter_i|cont [11] & ( (!\vga_counter_i|cont [12] & 
// (!\vga_counter_i|cont [15] $ (((!\vga_counter_i|cont [14]) # (\vga_counter_i|cont [13]))))) # (\vga_counter_i|cont [12] & (!\vga_counter_i|cont [15] & (!\vga_counter_i|cont [14] $ (\vga_counter_i|cont [13])))) ) ) ) # ( \vga_counter_i|cont [10] & ( 
// !\vga_counter_i|cont [11] & ( (!\vga_counter_i|cont [14] & (!\vga_counter_i|cont [12] $ (((!\vga_counter_i|cont [13] & !\vga_counter_i|cont [15]))))) # (\vga_counter_i|cont [14] & (!\vga_counter_i|cont [12] & (!\vga_counter_i|cont [13] $ 
// (\vga_counter_i|cont [15])))) ) ) ) # ( !\vga_counter_i|cont [10] & ( !\vga_counter_i|cont [11] & ( (!\vga_counter_i|cont [14] & ((!\vga_counter_i|cont [13] & (!\vga_counter_i|cont [12] & \vga_counter_i|cont [15])) # (\vga_counter_i|cont [13] & 
// ((!\vga_counter_i|cont [12]) # (\vga_counter_i|cont [15]))))) # (\vga_counter_i|cont [14] & (!\vga_counter_i|cont [12] & (!\vga_counter_i|cont [13] $ (\vga_counter_i|cont [15])))) ) ) )

	.dataa(!\vga_counter_i|cont [14]),
	.datab(!\vga_counter_i|cont [13]),
	.datac(!\vga_counter_i|cont [12]),
	.datad(!\vga_counter_i|cont [15]),
	.datae(!\vga_counter_i|cont [10]),
	.dataf(!\vga_counter_i|cont [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~13 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~13 .lut_mask = 64'h60B268B049B04B34;
defparam \vga|bit_gen|bcdee|bcd~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N36
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~14 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~14_combout  = ( \vga_counter_i|cont [11] & ( \vga_counter_i|cont [13] & ( !\vga_counter_i|cont [14] $ (((\vga_counter_i|cont [15] & \vga_counter_i|cont [12]))) ) ) ) # ( !\vga_counter_i|cont [11] & ( \vga_counter_i|cont [13] & ( 
// (!\vga_counter_i|cont [14] & ((!\vga_counter_i|cont [15] & ((\vga_counter_i|cont [12]))) # (\vga_counter_i|cont [15] & ((!\vga_counter_i|cont [10]) # (!\vga_counter_i|cont [12]))))) # (\vga_counter_i|cont [14] & (\vga_counter_i|cont [15] & 
// ((\vga_counter_i|cont [12])))) ) ) ) # ( \vga_counter_i|cont [11] & ( !\vga_counter_i|cont [13] & ( (!\vga_counter_i|cont [14] & (\vga_counter_i|cont [15] & ((\vga_counter_i|cont [12]) # (\vga_counter_i|cont [10])))) # (\vga_counter_i|cont [14] & 
// (!\vga_counter_i|cont [15] & ((!\vga_counter_i|cont [12])))) ) ) ) # ( !\vga_counter_i|cont [11] & ( !\vga_counter_i|cont [13] & ( (!\vga_counter_i|cont [14] & (\vga_counter_i|cont [15] & \vga_counter_i|cont [12])) # (\vga_counter_i|cont [14] & 
// (!\vga_counter_i|cont [15] & !\vga_counter_i|cont [12])) ) ) )

	.dataa(!\vga_counter_i|cont [14]),
	.datab(!\vga_counter_i|cont [15]),
	.datac(!\vga_counter_i|cont [10]),
	.datad(!\vga_counter_i|cont [12]),
	.datae(!\vga_counter_i|cont [11]),
	.dataf(!\vga_counter_i|cont [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~14 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~14 .lut_mask = 64'h4422462222B9AA99;
defparam \vga|bit_gen|bcdee|bcd~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N36
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~15 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~15_combout  = ( \vga_counter_i|cont [10] & ( \vga_counter_i|cont [12] & ( (!\vga_counter_i|cont [15] & (!\vga_counter_i|cont [13] & \vga_counter_i|cont [14])) # (\vga_counter_i|cont [15] & (\vga_counter_i|cont [13] & 
// !\vga_counter_i|cont [14])) ) ) ) # ( !\vga_counter_i|cont [10] & ( \vga_counter_i|cont [12] & ( (!\vga_counter_i|cont [15] & (!\vga_counter_i|cont [13] & (\vga_counter_i|cont [14]))) # (\vga_counter_i|cont [15] & (\vga_counter_i|cont [13] & 
// (!\vga_counter_i|cont [14] & \vga_counter_i|cont [11]))) ) ) ) # ( \vga_counter_i|cont [10] & ( !\vga_counter_i|cont [12] & ( (\vga_counter_i|cont [15] & (!\vga_counter_i|cont [13] & (\vga_counter_i|cont [14] & !\vga_counter_i|cont [11]))) ) ) ) # ( 
// !\vga_counter_i|cont [10] & ( !\vga_counter_i|cont [12] & ( (\vga_counter_i|cont [14] & (!\vga_counter_i|cont [11] & (!\vga_counter_i|cont [15] $ (!\vga_counter_i|cont [13])))) ) ) )

	.dataa(!\vga_counter_i|cont [15]),
	.datab(!\vga_counter_i|cont [13]),
	.datac(!\vga_counter_i|cont [14]),
	.datad(!\vga_counter_i|cont [11]),
	.datae(!\vga_counter_i|cont [10]),
	.dataf(!\vga_counter_i|cont [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~15 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~15 .lut_mask = 64'h0600040008181818;
defparam \vga|bit_gen|bcdee|bcd~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N48
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~1 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~1_combout  = ( \vga_counter_i|cont [11] & ( (!\vga_counter_i|cont [15] & (!\vga_counter_i|cont [13] $ (((\vga_counter_i|cont [14] & !\vga_counter_i|cont [12]))))) # (\vga_counter_i|cont [15] & (\vga_counter_i|cont [13] & 
// ((!\vga_counter_i|cont [14]) # (\vga_counter_i|cont [12])))) ) ) # ( !\vga_counter_i|cont [11] & ( (!\vga_counter_i|cont [15] & ((!\vga_counter_i|cont [13] & (\vga_counter_i|cont [14] & !\vga_counter_i|cont [12])) # (\vga_counter_i|cont [13] & 
// (!\vga_counter_i|cont [14] & \vga_counter_i|cont [12])))) # (\vga_counter_i|cont [15] & (!\vga_counter_i|cont [13] $ (((\vga_counter_i|cont [14] & !\vga_counter_i|cont [12]))))) ) )

	.dataa(!\vga_counter_i|cont [15]),
	.datab(!\vga_counter_i|cont [13]),
	.datac(!\vga_counter_i|cont [14]),
	.datad(!\vga_counter_i|cont [12]),
	.datae(gnd),
	.dataf(!\vga_counter_i|cont [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~1 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~1 .lut_mask = 64'h4964496492999299;
defparam \vga|bit_gen|bcdee|bcd~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y71_N56
dffeas \vga_counter_i|cont[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|counter[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|cont[9] .is_wysiwyg = "true";
defparam \vga_counter_i|cont[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N57
cyclonev_lcell_comb \vga|bit_gen|bcdee|LessThan7~0 (
// Equation(s):
// \vga|bit_gen|bcdee|LessThan7~0_combout  = ( \vga_counter_i|cont [14] & ( \vga_counter_i|cont [11] & ( (!\vga_counter_i|cont [12] & (((!\vga_counter_i|cont [15]) # (\vga_counter_i|cont [13])))) # (\vga_counter_i|cont [12] & (\vga_counter_i|cont [10] & 
// (!\vga_counter_i|cont [13] & \vga_counter_i|cont [15]))) ) ) ) # ( !\vga_counter_i|cont [14] & ( \vga_counter_i|cont [11] & ( (!\vga_counter_i|cont [10] & (\vga_counter_i|cont [12] & ((!\vga_counter_i|cont [13]) # (\vga_counter_i|cont [15])))) # 
// (\vga_counter_i|cont [10] & (((!\vga_counter_i|cont [13] & \vga_counter_i|cont [15])) # (\vga_counter_i|cont [12]))) ) ) ) # ( \vga_counter_i|cont [14] & ( !\vga_counter_i|cont [11] & ( (!\vga_counter_i|cont [12] & (((!\vga_counter_i|cont [13]) # 
// (\vga_counter_i|cont [15])) # (\vga_counter_i|cont [10]))) # (\vga_counter_i|cont [12] & (((\vga_counter_i|cont [13] & !\vga_counter_i|cont [15])))) ) ) ) # ( !\vga_counter_i|cont [14] & ( !\vga_counter_i|cont [11] & ( (!\vga_counter_i|cont [12] & 
// (((\vga_counter_i|cont [13] & !\vga_counter_i|cont [15])))) # (\vga_counter_i|cont [12] & ((!\vga_counter_i|cont [10] & (!\vga_counter_i|cont [13] & \vga_counter_i|cont [15])) # (\vga_counter_i|cont [10] & ((!\vga_counter_i|cont [13]) # 
// (\vga_counter_i|cont [15]))))) ) ) )

	.dataa(!\vga_counter_i|cont [10]),
	.datab(!\vga_counter_i|cont [12]),
	.datac(!\vga_counter_i|cont [13]),
	.datad(!\vga_counter_i|cont [15]),
	.datae(!\vga_counter_i|cont [14]),
	.dataf(!\vga_counter_i|cont [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|LessThan7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|LessThan7~0 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|LessThan7~0 .lut_mask = 64'h1C31C7CC3173CC1C;
defparam \vga|bit_gen|bcdee|LessThan7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N51
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~3 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~3_combout  = ( \vga_counter_i|cont [12] & ( (!\vga_counter_i|cont [15] & (!\vga_counter_i|cont [14] & ((!\vga_counter_i|cont [13]) # (\vga_counter_i|cont [11])))) # (\vga_counter_i|cont [15] & (!\vga_counter_i|cont [14] $ 
// (((!\vga_counter_i|cont [13] & \vga_counter_i|cont [11]))))) ) ) # ( !\vga_counter_i|cont [12] & ( (!\vga_counter_i|cont [15] & (\vga_counter_i|cont [14] & ((!\vga_counter_i|cont [11]) # (\vga_counter_i|cont [13])))) # (\vga_counter_i|cont [15] & 
// ((!\vga_counter_i|cont [13] & (\vga_counter_i|cont [11] & !\vga_counter_i|cont [14])) # (\vga_counter_i|cont [13] & (!\vga_counter_i|cont [11] & \vga_counter_i|cont [14])))) ) )

	.dataa(!\vga_counter_i|cont [15]),
	.datab(!\vga_counter_i|cont [13]),
	.datac(!\vga_counter_i|cont [11]),
	.datad(!\vga_counter_i|cont [14]),
	.datae(gnd),
	.dataf(!\vga_counter_i|cont [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~3 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~3 .lut_mask = 64'h04B204B2DB04DB04;
defparam \vga|bit_gen|bcdee|bcd~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N6
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~12 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~12_combout  = ( \vga|bit_gen|bcdee|bcd~3_combout  & ( (!\vga|bit_gen|bcdee|bcd~1_combout  & (((\vga|bit_gen|bcdee|LessThan7~0_combout )))) # (\vga|bit_gen|bcdee|bcd~1_combout  & ((!\vga_counter_i|cont [10] & 
// ((\vga|bit_gen|bcdee|LessThan7~0_combout ) # (\vga_counter_i|cont [9]))) # (\vga_counter_i|cont [10] & ((!\vga_counter_i|cont [9]) # (!\vga|bit_gen|bcdee|LessThan7~0_combout ))))) ) ) # ( !\vga|bit_gen|bcdee|bcd~3_combout  & ( 
// (!\vga|bit_gen|bcdee|bcd~1_combout  & (((!\vga|bit_gen|bcdee|LessThan7~0_combout )))) # (\vga|bit_gen|bcdee|bcd~1_combout  & ((!\vga_counter_i|cont [10] & (!\vga_counter_i|cont [9] & !\vga|bit_gen|bcdee|LessThan7~0_combout )) # (\vga_counter_i|cont [10] & 
// (\vga_counter_i|cont [9] & \vga|bit_gen|bcdee|LessThan7~0_combout )))) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd~1_combout ),
	.datab(!\vga_counter_i|cont [10]),
	.datac(!\vga_counter_i|cont [9]),
	.datad(!\vga|bit_gen|bcdee|LessThan7~0_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|bcdee|bcd~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~12 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~12 .lut_mask = 64'hEA01EA0115FE15FE;
defparam \vga|bit_gen|bcdee|bcd~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N15
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~24 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~24_combout  = ( \vga|bit_gen|bcdee|bcd~12_combout  & ( !\vga|bit_gen|bcdee|bcd~15_combout  $ (((\vga|bit_gen|bcdee|bcd~13_combout  & \vga|bit_gen|bcdee|bcd~14_combout ))) ) ) # ( !\vga|bit_gen|bcdee|bcd~12_combout  & ( 
// !\vga|bit_gen|bcdee|bcd~14_combout  $ (\vga|bit_gen|bcdee|bcd~15_combout ) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd~13_combout ),
	.datab(gnd),
	.datac(!\vga|bit_gen|bcdee|bcd~14_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd~15_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|bcdee|bcd~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~24 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~24 .lut_mask = 64'hF00FF00FFA05FA05;
defparam \vga|bit_gen|bcdee|bcd~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y71_N44
dffeas \vga_counter_i|cont[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|counter[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|cont[8] .is_wysiwyg = "true";
defparam \vga_counter_i|cont[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N21
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~0 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~0_combout  = ( \vga|bit_gen|bcdee|LessThan7~0_combout  & ( \vga_counter_i|cont [10] ) ) # ( !\vga|bit_gen|bcdee|LessThan7~0_combout  & ( !\vga_counter_i|cont [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_counter_i|cont [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|bcdee|LessThan7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~0 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~0 .lut_mask = 64'hF0F0F0F00F0F0F0F;
defparam \vga|bit_gen|bcdee|bcd~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N45
cyclonev_lcell_comb \vga|bit_gen|bcdee|LessThan9~0 (
// Equation(s):
// \vga|bit_gen|bcdee|LessThan9~0_combout  = ( \vga|bit_gen|bcdee|LessThan7~0_combout  & ( \vga|bit_gen|bcdee|bcd~1_combout  & ( (\vga|bit_gen|bcdee|bcd~3_combout  & ((!\vga_counter_i|cont [10]) # (!\vga_counter_i|cont [9]))) ) ) ) # ( 
// !\vga|bit_gen|bcdee|LessThan7~0_combout  & ( \vga|bit_gen|bcdee|bcd~1_combout  & ( (!\vga|bit_gen|bcdee|bcd~3_combout  & (!\vga_counter_i|cont [10] & !\vga_counter_i|cont [9])) ) ) ) # ( \vga|bit_gen|bcdee|LessThan7~0_combout  & ( 
// !\vga|bit_gen|bcdee|bcd~1_combout  & ( (\vga|bit_gen|bcdee|bcd~3_combout  & \vga_counter_i|cont [10]) ) ) ) # ( !\vga|bit_gen|bcdee|LessThan7~0_combout  & ( !\vga|bit_gen|bcdee|bcd~1_combout  & ( !\vga|bit_gen|bcdee|bcd~3_combout  ) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd~3_combout ),
	.datab(gnd),
	.datac(!\vga_counter_i|cont [10]),
	.datad(!\vga_counter_i|cont [9]),
	.datae(!\vga|bit_gen|bcdee|LessThan7~0_combout ),
	.dataf(!\vga|bit_gen|bcdee|bcd~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|LessThan9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|LessThan9~0 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|LessThan9~0 .lut_mask = 64'hAAAA0505A0005550;
defparam \vga|bit_gen|bcdee|LessThan9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N9
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~2 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~2_combout  = ( \vga|bit_gen|bcdee|LessThan7~0_combout  & ( !\vga_counter_i|cont [10] $ (\vga|bit_gen|bcdee|bcd~1_combout ) ) ) # ( !\vga|bit_gen|bcdee|LessThan7~0_combout  & ( \vga|bit_gen|bcdee|bcd~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_counter_i|cont [10]),
	.datad(!\vga|bit_gen|bcdee|bcd~1_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|bcdee|LessThan7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~2 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~2 .lut_mask = 64'h00FF00FFF00FF00F;
defparam \vga|bit_gen|bcdee|bcd~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N18
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~11 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~11_combout  = ( \vga|bit_gen|bcdee|bcd~2_combout  & ( (!\vga|bit_gen|bcdee|bcd~0_combout  & ((!\vga_counter_i|cont [9] & ((!\vga|bit_gen|bcdee|LessThan9~0_combout ) # (\vga_counter_i|cont [8]))) # (\vga_counter_i|cont [9] & 
// ((!\vga_counter_i|cont [8]) # (\vga|bit_gen|bcdee|LessThan9~0_combout ))))) # (\vga|bit_gen|bcdee|bcd~0_combout  & (((!\vga|bit_gen|bcdee|LessThan9~0_combout )))) ) ) # ( !\vga|bit_gen|bcdee|bcd~2_combout  & ( (!\vga|bit_gen|bcdee|bcd~0_combout  & 
// ((!\vga_counter_i|cont [9] & (!\vga_counter_i|cont [8] & \vga|bit_gen|bcdee|LessThan9~0_combout )) # (\vga_counter_i|cont [9] & (\vga_counter_i|cont [8] & !\vga|bit_gen|bcdee|LessThan9~0_combout )))) # (\vga|bit_gen|bcdee|bcd~0_combout  & 
// (((\vga|bit_gen|bcdee|LessThan9~0_combout )))) ) )

	.dataa(!\vga_counter_i|cont [9]),
	.datab(!\vga_counter_i|cont [8]),
	.datac(!\vga|bit_gen|bcdee|bcd~0_combout ),
	.datad(!\vga|bit_gen|bcdee|LessThan9~0_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|bcdee|bcd~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~11 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~11 .lut_mask = 64'h108F108FEF70EF70;
defparam \vga|bit_gen|bcdee|bcd~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N12
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~23 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~23_combout  = ( \vga|bit_gen|bcdee|bcd~11_combout  & ( (!\vga|bit_gen|bcdee|bcd~14_combout  & (((\vga|bit_gen|bcdee|bcd~13_combout  & !\vga|bit_gen|bcdee|bcd~12_combout )) # (\vga|bit_gen|bcdee|bcd~15_combout ))) # 
// (\vga|bit_gen|bcdee|bcd~14_combout  & (!\vga|bit_gen|bcdee|bcd~13_combout  & (!\vga|bit_gen|bcdee|bcd~15_combout  & \vga|bit_gen|bcdee|bcd~12_combout ))) ) ) # ( !\vga|bit_gen|bcdee|bcd~11_combout  & ( (!\vga|bit_gen|bcdee|bcd~15_combout  & 
// (!\vga|bit_gen|bcdee|bcd~13_combout  $ (((!\vga|bit_gen|bcdee|bcd~14_combout ) # (!\vga|bit_gen|bcdee|bcd~12_combout ))))) # (\vga|bit_gen|bcdee|bcd~15_combout  & (!\vga|bit_gen|bcdee|bcd~14_combout  $ (((\vga|bit_gen|bcdee|bcd~13_combout  & 
// !\vga|bit_gen|bcdee|bcd~12_combout ))))) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd~13_combout ),
	.datab(!\vga|bit_gen|bcdee|bcd~14_combout ),
	.datac(!\vga|bit_gen|bcdee|bcd~15_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd~12_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|bcdee|bcd~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~23 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~23 .lut_mask = 64'h596C596C4C2C4C2C;
defparam \vga|bit_gen|bcdee|bcd~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N15
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~25 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~25_combout  = ( \vga_counter_i|cont [11] & ( \vga_counter_i|cont [15] & ( !\vga_counter_i|cont [14] ) ) ) # ( !\vga_counter_i|cont [11] & ( \vga_counter_i|cont [15] & ( (!\vga_counter_i|cont [14]) # ((!\vga_counter_i|cont [12] & 
// !\vga_counter_i|cont [13])) ) ) ) # ( \vga_counter_i|cont [11] & ( !\vga_counter_i|cont [15] & ( (\vga_counter_i|cont [13] & \vga_counter_i|cont [14]) ) ) ) # ( !\vga_counter_i|cont [11] & ( !\vga_counter_i|cont [15] & ( (\vga_counter_i|cont [13] & 
// (\vga_counter_i|cont [14] & ((\vga_counter_i|cont [12]) # (\vga_counter_i|cont [10])))) ) ) )

	.dataa(!\vga_counter_i|cont [10]),
	.datab(!\vga_counter_i|cont [12]),
	.datac(!\vga_counter_i|cont [13]),
	.datad(!\vga_counter_i|cont [14]),
	.datae(!\vga_counter_i|cont [11]),
	.dataf(!\vga_counter_i|cont [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~25 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~25 .lut_mask = 64'h0007000FFFC0FF00;
defparam \vga|bit_gen|bcdee|bcd~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y71_N5
dffeas \vga_counter_i|cont[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|counter[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|cont[7] .is_wysiwyg = "true";
defparam \vga_counter_i|cont[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N27
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~10 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~10_combout  = ( \vga|bit_gen|bcdee|LessThan9~0_combout  & ( \vga|bit_gen|bcdee|bcd~2_combout  & ( !\vga|bit_gen|bcdee|bcd~0_combout  $ (((!\vga_counter_i|cont [7]) # ((!\vga_counter_i|cont [8]) # (!\vga_counter_i|cont [9])))) ) ) ) 
// # ( !\vga|bit_gen|bcdee|LessThan9~0_combout  & ( \vga|bit_gen|bcdee|bcd~2_combout  & ( (!\vga_counter_i|cont [7] & (!\vga|bit_gen|bcdee|bcd~0_combout  & (!\vga_counter_i|cont [8] $ (!\vga_counter_i|cont [9])))) # (\vga_counter_i|cont [7] & 
// ((!\vga_counter_i|cont [8] & (!\vga|bit_gen|bcdee|bcd~0_combout )) # (\vga_counter_i|cont [8] & ((!\vga_counter_i|cont [9]))))) ) ) ) # ( \vga|bit_gen|bcdee|LessThan9~0_combout  & ( !\vga|bit_gen|bcdee|bcd~2_combout  & ( (!\vga_counter_i|cont [8] & 
// ((!\vga|bit_gen|bcdee|bcd~0_combout  & ((!\vga_counter_i|cont [9]))) # (\vga|bit_gen|bcdee|bcd~0_combout  & (\vga_counter_i|cont [7] & \vga_counter_i|cont [9])))) # (\vga_counter_i|cont [8] & (\vga_counter_i|cont [9] & ((\vga|bit_gen|bcdee|bcd~0_combout ) 
// # (\vga_counter_i|cont [7])))) ) ) ) # ( !\vga|bit_gen|bcdee|LessThan9~0_combout  & ( !\vga|bit_gen|bcdee|bcd~2_combout  & ( !\vga|bit_gen|bcdee|bcd~0_combout  $ ((((\vga_counter_i|cont [7] & \vga_counter_i|cont [8])) # (\vga_counter_i|cont [9]))) ) ) )

	.dataa(!\vga_counter_i|cont [7]),
	.datab(!\vga_counter_i|cont [8]),
	.datac(!\vga|bit_gen|bcdee|bcd~0_combout ),
	.datad(!\vga_counter_i|cont [9]),
	.datae(!\vga|bit_gen|bcdee|LessThan9~0_combout ),
	.dataf(!\vga|bit_gen|bcdee|bcd~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~10 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~10 .lut_mask = 64'hE10FC01771C00F1E;
defparam \vga|bit_gen|bcdee|bcd~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N6
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~22 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~22_combout  = ( \vga|bit_gen|bcdee|bcd~11_combout  & ( \vga|bit_gen|bcdee|bcd~10_combout  & ( (!\vga|bit_gen|bcdee|bcd~12_combout  & ((!\vga|bit_gen|bcdee|bcd~13_combout  $ (\vga|bit_gen|bcdee|bcd~14_combout )))) # 
// (\vga|bit_gen|bcdee|bcd~12_combout  & (((!\vga|bit_gen|bcdee|bcd~15_combout  & \vga|bit_gen|bcdee|bcd~14_combout )) # (\vga|bit_gen|bcdee|bcd~13_combout ))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~11_combout  & ( \vga|bit_gen|bcdee|bcd~10_combout  & ( 
// (!\vga|bit_gen|bcdee|bcd~14_combout  & ((!\vga|bit_gen|bcdee|bcd~15_combout  & (!\vga|bit_gen|bcdee|bcd~12_combout )) # (\vga|bit_gen|bcdee|bcd~15_combout  & ((!\vga|bit_gen|bcdee|bcd~13_combout ))))) # (\vga|bit_gen|bcdee|bcd~14_combout  & 
// (\vga|bit_gen|bcdee|bcd~12_combout )) ) ) ) # ( \vga|bit_gen|bcdee|bcd~11_combout  & ( !\vga|bit_gen|bcdee|bcd~10_combout  & ( (!\vga|bit_gen|bcdee|bcd~13_combout  & ((!\vga|bit_gen|bcdee|bcd~12_combout  & (\vga|bit_gen|bcdee|bcd~15_combout  & 
// !\vga|bit_gen|bcdee|bcd~14_combout )) # (\vga|bit_gen|bcdee|bcd~12_combout  & (!\vga|bit_gen|bcdee|bcd~15_combout  & \vga|bit_gen|bcdee|bcd~14_combout )))) # (\vga|bit_gen|bcdee|bcd~13_combout  & (!\vga|bit_gen|bcdee|bcd~12_combout  $ 
// (((!\vga|bit_gen|bcdee|bcd~14_combout ))))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~11_combout  & ( !\vga|bit_gen|bcdee|bcd~10_combout  & ( (!\vga|bit_gen|bcdee|bcd~12_combout  & (((!\vga|bit_gen|bcdee|bcd~13_combout  & !\vga|bit_gen|bcdee|bcd~14_combout )))) # 
// (\vga|bit_gen|bcdee|bcd~12_combout  & ((!\vga|bit_gen|bcdee|bcd~15_combout  & ((\vga|bit_gen|bcdee|bcd~14_combout ))) # (\vga|bit_gen|bcdee|bcd~15_combout  & (\vga|bit_gen|bcdee|bcd~13_combout )))) ) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd~12_combout ),
	.datab(!\vga|bit_gen|bcdee|bcd~15_combout ),
	.datac(!\vga|bit_gen|bcdee|bcd~13_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd~14_combout ),
	.datae(!\vga|bit_gen|bcdee|bcd~11_combout ),
	.dataf(!\vga|bit_gen|bcdee|bcd~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~22 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~22 .lut_mask = 64'hA145254AB855A54F;
defparam \vga|bit_gen|bcdee|bcd~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N57
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~27 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~27_combout  = ( \vga|bit_gen|bcdee|bcd~22_combout  & ( (!\vga|bit_gen|bcdee|bcd~23_combout  & ((!\vga|bit_gen|bcdee|LessThan8~0_combout  & (!\vga|bit_gen|bcdee|bcd~24_combout  & \vga|bit_gen|bcdee|bcd~25_combout )) # 
// (\vga|bit_gen|bcdee|LessThan8~0_combout  & (\vga|bit_gen|bcdee|bcd~24_combout  & !\vga|bit_gen|bcdee|bcd~25_combout )))) # (\vga|bit_gen|bcdee|bcd~23_combout  & (!\vga|bit_gen|bcdee|bcd~25_combout  $ (((\vga|bit_gen|bcdee|LessThan8~0_combout  & 
// \vga|bit_gen|bcdee|bcd~24_combout ))))) ) ) # ( !\vga|bit_gen|bcdee|bcd~22_combout  & ( (!\vga|bit_gen|bcdee|bcd~25_combout  & (\vga|bit_gen|bcdee|bcd~23_combout  & ((\vga|bit_gen|bcdee|bcd~24_combout ) # (\vga|bit_gen|bcdee|LessThan8~0_combout )))) # 
// (\vga|bit_gen|bcdee|bcd~25_combout  & (!\vga|bit_gen|bcdee|bcd~23_combout  $ (((\vga|bit_gen|bcdee|LessThan8~0_combout  & \vga|bit_gen|bcdee|bcd~24_combout ))))) ) )

	.dataa(!\vga|bit_gen|bcdee|LessThan8~0_combout ),
	.datab(!\vga|bit_gen|bcdee|bcd~24_combout ),
	.datac(!\vga|bit_gen|bcdee|bcd~23_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd~25_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|bcdee|bcd~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~27 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~27 .lut_mask = 64'h07E107E11E811E81;
defparam \vga|bit_gen|bcdee|bcd~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N36
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~28 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~28_combout  = ( \vga|bit_gen|bcdee|bcd~22_combout  & ( (!\vga|bit_gen|bcdee|bcd~25_combout  & (\vga|bit_gen|bcdee|bcd~24_combout  & (\vga|bit_gen|bcdee|LessThan8~0_combout  & \vga|bit_gen|bcdee|bcd~23_combout ))) # 
// (\vga|bit_gen|bcdee|bcd~25_combout  & (!\vga|bit_gen|bcdee|bcd~23_combout  & (!\vga|bit_gen|bcdee|bcd~24_combout  $ (!\vga|bit_gen|bcdee|LessThan8~0_combout )))) ) ) # ( !\vga|bit_gen|bcdee|bcd~22_combout  & ( (!\vga|bit_gen|bcdee|bcd~24_combout  & 
// (!\vga|bit_gen|bcdee|LessThan8~0_combout  & (!\vga|bit_gen|bcdee|bcd~25_combout  $ (\vga|bit_gen|bcdee|bcd~23_combout )))) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd~25_combout ),
	.datab(!\vga|bit_gen|bcdee|bcd~24_combout ),
	.datac(!\vga|bit_gen|bcdee|LessThan8~0_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd~23_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|bcdee|bcd~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~28 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~28 .lut_mask = 64'h8040804014021402;
defparam \vga|bit_gen|bcdee|bcd~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N54
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~26 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~26_combout  = ( \vga|bit_gen|bcdee|bcd~22_combout  & ( (!\vga|bit_gen|bcdee|LessThan8~0_combout  & (!\vga|bit_gen|bcdee|bcd~24_combout  $ (((!\vga|bit_gen|bcdee|bcd~25_combout ) # (\vga|bit_gen|bcdee|bcd~23_combout ))))) # 
// (\vga|bit_gen|bcdee|LessThan8~0_combout  & ((!\vga|bit_gen|bcdee|bcd~24_combout  & ((!\vga|bit_gen|bcdee|bcd~25_combout ) # (\vga|bit_gen|bcdee|bcd~23_combout ))) # (\vga|bit_gen|bcdee|bcd~24_combout  & (\vga|bit_gen|bcdee|bcd~25_combout )))) ) ) # ( 
// !\vga|bit_gen|bcdee|bcd~22_combout  & ( (!\vga|bit_gen|bcdee|bcd~25_combout  & ((!\vga|bit_gen|bcdee|LessThan8~0_combout  & (!\vga|bit_gen|bcdee|bcd~24_combout  & \vga|bit_gen|bcdee|bcd~23_combout )) # (\vga|bit_gen|bcdee|LessThan8~0_combout  & 
// (\vga|bit_gen|bcdee|bcd~24_combout )))) # (\vga|bit_gen|bcdee|bcd~25_combout  & (!\vga|bit_gen|bcdee|bcd~23_combout  & (!\vga|bit_gen|bcdee|LessThan8~0_combout  $ (!\vga|bit_gen|bcdee|bcd~24_combout )))) ) )

	.dataa(!\vga|bit_gen|bcdee|LessThan8~0_combout ),
	.datab(!\vga|bit_gen|bcdee|bcd~24_combout ),
	.datac(!\vga|bit_gen|bcdee|bcd~25_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd~23_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|bcdee|bcd~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~26 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~26 .lut_mask = 64'h1690169069676967;
defparam \vga|bit_gen|bcdee|bcd~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N12
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~17 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~17_combout  = ( \vga|bit_gen|bcdee|bcd~10_combout  & ( \vga|bit_gen|bcdee|bcd~11_combout  & ( (!\vga|bit_gen|bcdee|bcd~14_combout  & (((!\vga|bit_gen|bcdee|bcd~12_combout  & \vga|bit_gen|bcdee|bcd~13_combout )) # 
// (\vga|bit_gen|bcdee|bcd~15_combout ))) # (\vga|bit_gen|bcdee|bcd~14_combout  & (\vga|bit_gen|bcdee|bcd~12_combout  & ((!\vga|bit_gen|bcdee|bcd~13_combout )))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~10_combout  & ( \vga|bit_gen|bcdee|bcd~11_combout  & ( 
// (!\vga|bit_gen|bcdee|bcd~13_combout  & (\vga|bit_gen|bcdee|bcd~12_combout  & (\vga|bit_gen|bcdee|bcd~15_combout ))) # (\vga|bit_gen|bcdee|bcd~13_combout  & ((!\vga|bit_gen|bcdee|bcd~14_combout  & ((!\vga|bit_gen|bcdee|bcd~15_combout ))) # 
// (\vga|bit_gen|bcdee|bcd~14_combout  & (!\vga|bit_gen|bcdee|bcd~12_combout )))) ) ) ) # ( \vga|bit_gen|bcdee|bcd~10_combout  & ( !\vga|bit_gen|bcdee|bcd~11_combout  & ( (!\vga|bit_gen|bcdee|bcd~14_combout  & (((!\vga|bit_gen|bcdee|bcd~15_combout  & 
// !\vga|bit_gen|bcdee|bcd~13_combout )))) # (\vga|bit_gen|bcdee|bcd~14_combout  & (!\vga|bit_gen|bcdee|bcd~12_combout  $ (((\vga|bit_gen|bcdee|bcd~13_combout ))))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~10_combout  & ( !\vga|bit_gen|bcdee|bcd~11_combout  & ( 
// (!\vga|bit_gen|bcdee|bcd~12_combout  & (!\vga|bit_gen|bcdee|bcd~13_combout  & ((\vga|bit_gen|bcdee|bcd~14_combout ) # (\vga|bit_gen|bcdee|bcd~15_combout )))) # (\vga|bit_gen|bcdee|bcd~12_combout  & ((!\vga|bit_gen|bcdee|bcd~15_combout  & 
// (!\vga|bit_gen|bcdee|bcd~13_combout )) # (\vga|bit_gen|bcdee|bcd~15_combout  & (\vga|bit_gen|bcdee|bcd~13_combout  & !\vga|bit_gen|bcdee|bcd~14_combout )))) ) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd~12_combout ),
	.datab(!\vga|bit_gen|bcdee|bcd~15_combout ),
	.datac(!\vga|bit_gen|bcdee|bcd~13_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd~14_combout ),
	.datae(!\vga|bit_gen|bcdee|bcd~10_combout ),
	.dataf(!\vga|bit_gen|bcdee|bcd~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~17 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~17 .lut_mask = 64'h61E0C0A51C1A3B50;
defparam \vga|bit_gen|bcdee|bcd~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N30
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~18 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~18_combout  = ( \vga|bit_gen|bcdee|bcd~10_combout  & ( \vga|bit_gen|bcdee|bcd~11_combout  & ( (\vga|bit_gen|bcdee|bcd~13_combout  & (!\vga|bit_gen|bcdee|bcd~12_combout  $ (!\vga|bit_gen|bcdee|bcd~14_combout ))) ) ) ) # ( 
// !\vga|bit_gen|bcdee|bcd~10_combout  & ( \vga|bit_gen|bcdee|bcd~11_combout  & ( (!\vga|bit_gen|bcdee|bcd~12_combout  & (!\vga|bit_gen|bcdee|bcd~15_combout  & (!\vga|bit_gen|bcdee|bcd~13_combout  & !\vga|bit_gen|bcdee|bcd~14_combout ))) # 
// (\vga|bit_gen|bcdee|bcd~12_combout  & (\vga|bit_gen|bcdee|bcd~13_combout  & ((\vga|bit_gen|bcdee|bcd~14_combout ) # (\vga|bit_gen|bcdee|bcd~15_combout )))) ) ) ) # ( \vga|bit_gen|bcdee|bcd~10_combout  & ( !\vga|bit_gen|bcdee|bcd~11_combout  & ( 
// (!\vga|bit_gen|bcdee|bcd~13_combout  & ((!\vga|bit_gen|bcdee|bcd~12_combout  & (\vga|bit_gen|bcdee|bcd~15_combout  & !\vga|bit_gen|bcdee|bcd~14_combout )) # (\vga|bit_gen|bcdee|bcd~12_combout  & (!\vga|bit_gen|bcdee|bcd~15_combout  & 
// \vga|bit_gen|bcdee|bcd~14_combout )))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~10_combout  & ( !\vga|bit_gen|bcdee|bcd~11_combout  & ( (!\vga|bit_gen|bcdee|bcd~13_combout  & (\vga|bit_gen|bcdee|bcd~12_combout  & (\vga|bit_gen|bcdee|bcd~15_combout ))) # 
// (\vga|bit_gen|bcdee|bcd~13_combout  & (!\vga|bit_gen|bcdee|bcd~14_combout  & (!\vga|bit_gen|bcdee|bcd~12_combout  $ (\vga|bit_gen|bcdee|bcd~15_combout )))) ) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd~12_combout ),
	.datab(!\vga|bit_gen|bcdee|bcd~15_combout ),
	.datac(!\vga|bit_gen|bcdee|bcd~13_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd~14_combout ),
	.datae(!\vga|bit_gen|bcdee|bcd~10_combout ),
	.dataf(!\vga|bit_gen|bcdee|bcd~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~18 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~18 .lut_mask = 64'h191020408105050A;
defparam \vga|bit_gen|bcdee|bcd~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N15
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~16 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~16_combout  = ( \vga|bit_gen|bcdee|bcd~10_combout  & ( \vga|bit_gen|bcdee|bcd~11_combout  & ( (!\vga|bit_gen|bcdee|bcd~12_combout  & ((!\vga|bit_gen|bcdee|bcd~13_combout  & ((\vga|bit_gen|bcdee|bcd~14_combout ))) # 
// (\vga|bit_gen|bcdee|bcd~13_combout  & (!\vga|bit_gen|bcdee|bcd~15_combout  & !\vga|bit_gen|bcdee|bcd~14_combout )))) # (\vga|bit_gen|bcdee|bcd~12_combout  & (!\vga|bit_gen|bcdee|bcd~13_combout  & ((!\vga|bit_gen|bcdee|bcd~14_combout ) # 
// (\vga|bit_gen|bcdee|bcd~15_combout )))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~10_combout  & ( \vga|bit_gen|bcdee|bcd~11_combout  & ( (!\vga|bit_gen|bcdee|bcd~12_combout  & ((!\vga|bit_gen|bcdee|bcd~14_combout  & (\vga|bit_gen|bcdee|bcd~15_combout )) # 
// (\vga|bit_gen|bcdee|bcd~14_combout  & ((\vga|bit_gen|bcdee|bcd~13_combout ))))) # (\vga|bit_gen|bcdee|bcd~12_combout  & ((!\vga|bit_gen|bcdee|bcd~13_combout  & (!\vga|bit_gen|bcdee|bcd~15_combout  & \vga|bit_gen|bcdee|bcd~14_combout )) # 
// (\vga|bit_gen|bcdee|bcd~13_combout  & ((!\vga|bit_gen|bcdee|bcd~14_combout ))))) ) ) ) # ( \vga|bit_gen|bcdee|bcd~10_combout  & ( !\vga|bit_gen|bcdee|bcd~11_combout  & ( (!\vga|bit_gen|bcdee|bcd~15_combout  & (!\vga|bit_gen|bcdee|bcd~12_combout  $ 
// (((!\vga|bit_gen|bcdee|bcd~14_combout ))))) # (\vga|bit_gen|bcdee|bcd~15_combout  & (!\vga|bit_gen|bcdee|bcd~12_combout  & ((\vga|bit_gen|bcdee|bcd~14_combout ) # (\vga|bit_gen|bcdee|bcd~13_combout )))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~10_combout  & ( 
// !\vga|bit_gen|bcdee|bcd~11_combout  & ( (!\vga|bit_gen|bcdee|bcd~12_combout  & (((!\vga|bit_gen|bcdee|bcd~13_combout  & !\vga|bit_gen|bcdee|bcd~14_combout )))) # (\vga|bit_gen|bcdee|bcd~12_combout  & ((!\vga|bit_gen|bcdee|bcd~15_combout  & 
// ((\vga|bit_gen|bcdee|bcd~14_combout ))) # (\vga|bit_gen|bcdee|bcd~15_combout  & (\vga|bit_gen|bcdee|bcd~13_combout )))) ) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd~15_combout ),
	.datab(!\vga|bit_gen|bcdee|bcd~12_combout ),
	.datac(!\vga|bit_gen|bcdee|bcd~13_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd~14_combout ),
	.datae(!\vga|bit_gen|bcdee|bcd~10_combout ),
	.dataf(!\vga|bit_gen|bcdee|bcd~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~16 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~16 .lut_mask = 64'hC12326CC472C38D0;
defparam \vga|bit_gen|bcdee|bcd~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y71_N32
dffeas \vga_counter_i|cont[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|counter[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|cont[6] .is_wysiwyg = "true";
defparam \vga_counter_i|cont[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N33
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~6 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~6_combout  = ( \vga|bit_gen|bcdee|LessThan9~0_combout  & ( \vga|bit_gen|bcdee|bcd~0_combout  & ( (!\vga_counter_i|cont [7] & (\vga_counter_i|cont [9] & ((!\vga_counter_i|cont [8]) # (\vga|bit_gen|bcdee|bcd~2_combout )))) # 
// (\vga_counter_i|cont [7] & (\vga|bit_gen|bcdee|bcd~2_combout  & (!\vga_counter_i|cont [8] $ (!\vga_counter_i|cont [9])))) ) ) ) # ( !\vga|bit_gen|bcdee|LessThan9~0_combout  & ( \vga|bit_gen|bcdee|bcd~0_combout  & ( (\vga_counter_i|cont [8] & 
// ((!\vga_counter_i|cont [7] & ((!\vga_counter_i|cont [9]))) # (\vga_counter_i|cont [7] & (!\vga|bit_gen|bcdee|bcd~2_combout  & \vga_counter_i|cont [9])))) ) ) ) # ( \vga|bit_gen|bcdee|LessThan9~0_combout  & ( !\vga|bit_gen|bcdee|bcd~0_combout  & ( 
// (!\vga_counter_i|cont [7] & (\vga_counter_i|cont [8] & ((\vga_counter_i|cont [9])))) # (\vga_counter_i|cont [7] & (!\vga_counter_i|cont [8] & (!\vga|bit_gen|bcdee|bcd~2_combout  & !\vga_counter_i|cont [9]))) ) ) ) # ( 
// !\vga|bit_gen|bcdee|LessThan9~0_combout  & ( !\vga|bit_gen|bcdee|bcd~0_combout  & ( (!\vga_counter_i|cont [7] & (!\vga_counter_i|cont [9] & ((!\vga_counter_i|cont [8]) # (!\vga|bit_gen|bcdee|bcd~2_combout )))) # (\vga_counter_i|cont [7] & 
// (!\vga_counter_i|cont [8] & (!\vga|bit_gen|bcdee|bcd~2_combout  $ (\vga_counter_i|cont [9])))) ) ) )

	.dataa(!\vga_counter_i|cont [7]),
	.datab(!\vga_counter_i|cont [8]),
	.datac(!\vga|bit_gen|bcdee|bcd~2_combout ),
	.datad(!\vga_counter_i|cont [9]),
	.datae(!\vga|bit_gen|bcdee|LessThan9~0_combout ),
	.dataf(!\vga|bit_gen|bcdee|bcd~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~6 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~6 .lut_mask = 64'hE80440222210018E;
defparam \vga|bit_gen|bcdee|bcd~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N45
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~5 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~5_combout  = ( \vga|bit_gen|bcdee|bcd~2_combout  & ( \vga|bit_gen|bcdee|LessThan9~0_combout  & ( (!\vga_counter_i|cont [7] & ((!\vga_counter_i|cont [8] & (\vga_counter_i|cont [9] & !\vga|bit_gen|bcdee|bcd~0_combout )) # 
// (\vga_counter_i|cont [8] & ((\vga|bit_gen|bcdee|bcd~0_combout ))))) # (\vga_counter_i|cont [7] & (!\vga_counter_i|cont [8])) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~2_combout  & ( \vga|bit_gen|bcdee|LessThan9~0_combout  & ( (!\vga_counter_i|cont [8] & 
// (!\vga|bit_gen|bcdee|bcd~0_combout  & ((!\vga_counter_i|cont [7]) # (\vga_counter_i|cont [9])))) # (\vga_counter_i|cont [8] & (\vga|bit_gen|bcdee|bcd~0_combout  & ((!\vga_counter_i|cont [9]) # (\vga_counter_i|cont [7])))) ) ) ) # ( 
// \vga|bit_gen|bcdee|bcd~2_combout  & ( !\vga|bit_gen|bcdee|LessThan9~0_combout  & ( (!\vga|bit_gen|bcdee|bcd~0_combout  & ((!\vga_counter_i|cont [7] & (!\vga_counter_i|cont [8] & \vga_counter_i|cont [9])) # (\vga_counter_i|cont [7] & (\vga_counter_i|cont 
// [8] & !\vga_counter_i|cont [9])))) # (\vga|bit_gen|bcdee|bcd~0_combout  & ((!\vga_counter_i|cont [8] $ (\vga_counter_i|cont [9])))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~2_combout  & ( !\vga|bit_gen|bcdee|LessThan9~0_combout  & ( (!\vga_counter_i|cont [7] & 
// ((!\vga_counter_i|cont [8] & (!\vga_counter_i|cont [9] & \vga|bit_gen|bcdee|bcd~0_combout )) # (\vga_counter_i|cont [8] & (!\vga_counter_i|cont [9] $ (\vga|bit_gen|bcdee|bcd~0_combout ))))) # (\vga_counter_i|cont [7] & (!\vga_counter_i|cont [8])) ) ) )

	.dataa(!\vga_counter_i|cont [7]),
	.datab(!\vga_counter_i|cont [8]),
	.datac(!\vga_counter_i|cont [9]),
	.datad(!\vga|bit_gen|bcdee|bcd~0_combout ),
	.datae(!\vga|bit_gen|bcdee|bcd~2_combout ),
	.dataf(!\vga|bit_gen|bcdee|LessThan9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~5 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~5 .lut_mask = 64'h64C618C38C314C66;
defparam \vga|bit_gen|bcdee|bcd~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N36
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~4 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~4_combout  = ( \vga|bit_gen|bcdee|bcd~0_combout  & ( \vga|bit_gen|bcdee|LessThan9~0_combout  & ( (!\vga_counter_i|cont [9] & ((!\vga|bit_gen|bcdee|bcd~2_combout  $ (!\vga_counter_i|cont [7])))) # (\vga_counter_i|cont [9] & 
// (!\vga_counter_i|cont [7] & ((\vga|bit_gen|bcdee|bcd~2_combout ) # (\vga_counter_i|cont [8])))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~0_combout  & ( \vga|bit_gen|bcdee|LessThan9~0_combout  & ( (!\vga_counter_i|cont [9] & (!\vga_counter_i|cont [8] $ 
// (\vga_counter_i|cont [7]))) # (\vga_counter_i|cont [9] & (!\vga_counter_i|cont [8] & \vga_counter_i|cont [7])) ) ) ) # ( \vga|bit_gen|bcdee|bcd~0_combout  & ( !\vga|bit_gen|bcdee|LessThan9~0_combout  & ( (!\vga_counter_i|cont [9] & (!\vga_counter_i|cont 
// [8] & ((\vga_counter_i|cont [7])))) # (\vga_counter_i|cont [9] & ((!\vga|bit_gen|bcdee|bcd~2_combout  $ (\vga_counter_i|cont [7])))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~0_combout  & ( !\vga|bit_gen|bcdee|LessThan9~0_combout  & ( (!\vga_counter_i|cont [9] & 
// (!\vga_counter_i|cont [7] & ((!\vga|bit_gen|bcdee|bcd~2_combout ) # (\vga_counter_i|cont [8])))) # (\vga_counter_i|cont [9] & (!\vga_counter_i|cont [8] $ (((\vga_counter_i|cont [7]))))) ) ) )

	.dataa(!\vga_counter_i|cont [9]),
	.datab(!\vga_counter_i|cont [8]),
	.datac(!\vga|bit_gen|bcdee|bcd~2_combout ),
	.datad(!\vga_counter_i|cont [7]),
	.datae(!\vga|bit_gen|bcdee|bcd~0_combout ),
	.dataf(!\vga|bit_gen|bcdee|LessThan9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~4 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~4 .lut_mask = 64'hE611508D88661FA0;
defparam \vga|bit_gen|bcdee|bcd~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N18
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~9 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~9_combout  = ( \vga|bit_gen|bcdee|bcd~4_combout  & ( !\vga|bit_gen|bcdee|bcd~6_combout  $ (\vga|bit_gen|bcdee|bcd~5_combout ) ) ) # ( !\vga|bit_gen|bcdee|bcd~4_combout  & ( !\vga|bit_gen|bcdee|bcd~6_combout  $ (((\vga_counter_i|cont 
// [6] & \vga|bit_gen|bcdee|bcd~5_combout ))) ) )

	.dataa(gnd),
	.datab(!\vga_counter_i|cont [6]),
	.datac(!\vga|bit_gen|bcdee|bcd~6_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd~5_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|bcdee|bcd~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~9 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~9 .lut_mask = 64'hF0C3F0C3F00FF00F;
defparam \vga|bit_gen|bcdee|bcd~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N51
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~21 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~21_combout  = ( \vga|bit_gen|bcdee|bcd~9_combout  & ( !\vga|bit_gen|bcdee|bcd~18_combout  $ (((\vga|bit_gen|bcdee|bcd~17_combout  & \vga|bit_gen|bcdee|bcd~16_combout ))) ) ) # ( !\vga|bit_gen|bcdee|bcd~9_combout  & ( 
// !\vga|bit_gen|bcdee|bcd~17_combout  $ (\vga|bit_gen|bcdee|bcd~18_combout ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|bcdee|bcd~17_combout ),
	.datac(!\vga|bit_gen|bcdee|bcd~18_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd~16_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|bcdee|bcd~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~21 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~21 .lut_mask = 64'hC3C3C3C3F0C3F0C3;
defparam \vga|bit_gen|bcdee|bcd~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N30
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~46 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~46_combout  = ( \vga|bit_gen|bcdee|bcd~21_combout  & ( (!\vga|bit_gen|bcdee|bcd~28_combout  & (!\vga|bit_gen|bcdee|bcd~27_combout  & \vga|bit_gen|bcdee|bcd~26_combout )) # (\vga|bit_gen|bcdee|bcd~28_combout  & 
// ((!\vga|bit_gen|bcdee|bcd~26_combout ))) ) ) # ( !\vga|bit_gen|bcdee|bcd~21_combout  & ( \vga|bit_gen|bcdee|bcd~26_combout  ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|bcdee|bcd~27_combout ),
	.datac(!\vga|bit_gen|bcdee|bcd~28_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd~26_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|bcdee|bcd~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~46 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~46 .lut_mask = 64'h00FF00FF0FC00FC0;
defparam \vga|bit_gen|bcdee|bcd~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y71_N2
dffeas \vga_counter_i|cont[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|counter[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|cont[4] .is_wysiwyg = "true";
defparam \vga_counter_i|cont[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y71_N50
dffeas \vga_counter_i|cont[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|counter[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|cont[5] .is_wysiwyg = "true";
defparam \vga_counter_i|cont[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N51
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~7 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~7_combout  = ( \vga|bit_gen|bcdee|bcd~5_combout  & ( \vga|bit_gen|bcdee|bcd~4_combout  & ( (!\vga_counter_i|cont [5] & ((\vga_counter_i|cont [6]) # (\vga_counter_i|cont [4]))) # (\vga_counter_i|cont [5] & ((!\vga_counter_i|cont 
// [6]))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~5_combout  & ( \vga|bit_gen|bcdee|bcd~4_combout  & ( (!\vga_counter_i|cont [5] & (((!\vga_counter_i|cont [6])))) # (\vga_counter_i|cont [5] & ((!\vga_counter_i|cont [4] & (!\vga_counter_i|cont [6] & 
// \vga|bit_gen|bcdee|bcd~6_combout )) # (\vga_counter_i|cont [4] & (\vga_counter_i|cont [6] & !\vga|bit_gen|bcdee|bcd~6_combout )))) ) ) ) # ( \vga|bit_gen|bcdee|bcd~5_combout  & ( !\vga|bit_gen|bcdee|bcd~4_combout  & ( (!\vga_counter_i|cont [6] & 
// ((!\vga|bit_gen|bcdee|bcd~6_combout ) # ((\vga_counter_i|cont [4] & \vga_counter_i|cont [5])))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~5_combout  & ( !\vga|bit_gen|bcdee|bcd~4_combout  & ( (!\vga_counter_i|cont [4] & (\vga_counter_i|cont [6] & 
// ((\vga|bit_gen|bcdee|bcd~6_combout ) # (\vga_counter_i|cont [5])))) # (\vga_counter_i|cont [4] & (((\vga_counter_i|cont [5] & \vga|bit_gen|bcdee|bcd~6_combout )) # (\vga_counter_i|cont [6]))) ) ) )

	.dataa(!\vga_counter_i|cont [4]),
	.datab(!\vga_counter_i|cont [5]),
	.datac(!\vga_counter_i|cont [6]),
	.datad(!\vga|bit_gen|bcdee|bcd~6_combout ),
	.datae(!\vga|bit_gen|bcdee|bcd~5_combout ),
	.dataf(!\vga|bit_gen|bcdee|bcd~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~7 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~7 .lut_mask = 64'h071FF010C1E07C7C;
defparam \vga|bit_gen|bcdee|bcd~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N21
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~8 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~8_combout  = ( \vga|bit_gen|bcdee|bcd~4_combout  & ( (!\vga_counter_i|cont [6] & (!\vga|bit_gen|bcdee|bcd~5_combout  & ((\vga_counter_i|cont [5]) # (\vga|bit_gen|bcdee|bcd~6_combout )))) # (\vga_counter_i|cont [6] & 
// ((!\vga_counter_i|cont [5] & ((!\vga|bit_gen|bcdee|bcd~5_combout ))) # (\vga_counter_i|cont [5] & ((!\vga|bit_gen|bcdee|bcd~6_combout ) # (\vga|bit_gen|bcdee|bcd~5_combout ))))) ) ) # ( !\vga|bit_gen|bcdee|bcd~4_combout  & ( 
// (!\vga|bit_gen|bcdee|bcd~6_combout  & (!\vga_counter_i|cont [6] & \vga|bit_gen|bcdee|bcd~5_combout )) # (\vga|bit_gen|bcdee|bcd~6_combout  & ((!\vga|bit_gen|bcdee|bcd~5_combout ))) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd~6_combout ),
	.datab(!\vga_counter_i|cont [6]),
	.datac(!\vga_counter_i|cont [5]),
	.datad(!\vga|bit_gen|bcdee|bcd~5_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|bcdee|bcd~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~8 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~8 .lut_mask = 64'h558855887E037E03;
defparam \vga|bit_gen|bcdee|bcd~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N0
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~19 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~19_combout  = ( \vga|bit_gen|bcdee|bcd~8_combout  & ( \vga|bit_gen|bcdee|bcd~9_combout  & ( (!\vga|bit_gen|bcdee|bcd~18_combout  & (((\vga|bit_gen|bcdee|bcd~17_combout )))) # (\vga|bit_gen|bcdee|bcd~18_combout  & 
// ((!\vga|bit_gen|bcdee|bcd~7_combout  & ((\vga|bit_gen|bcdee|bcd~16_combout ))) # (\vga|bit_gen|bcdee|bcd~7_combout  & ((!\vga|bit_gen|bcdee|bcd~16_combout ) # (\vga|bit_gen|bcdee|bcd~17_combout ))))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~8_combout  & ( 
// \vga|bit_gen|bcdee|bcd~9_combout  & ( (!\vga|bit_gen|bcdee|bcd~17_combout  & (((\vga|bit_gen|bcdee|bcd~16_combout )))) # (\vga|bit_gen|bcdee|bcd~17_combout  & ((!\vga|bit_gen|bcdee|bcd~16_combout  & ((!\vga|bit_gen|bcdee|bcd~18_combout ))) # 
// (\vga|bit_gen|bcdee|bcd~16_combout  & (\vga|bit_gen|bcdee|bcd~7_combout )))) ) ) ) # ( \vga|bit_gen|bcdee|bcd~8_combout  & ( !\vga|bit_gen|bcdee|bcd~9_combout  & ( (!\vga|bit_gen|bcdee|bcd~17_combout  & ((!\vga|bit_gen|bcdee|bcd~16_combout ) # 
// ((\vga|bit_gen|bcdee|bcd~7_combout  & !\vga|bit_gen|bcdee|bcd~18_combout )))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~8_combout  & ( !\vga|bit_gen|bcdee|bcd~9_combout  & ( (!\vga|bit_gen|bcdee|bcd~17_combout  & (!\vga|bit_gen|bcdee|bcd~16_combout  & 
// ((\vga|bit_gen|bcdee|bcd~18_combout ) # (\vga|bit_gen|bcdee|bcd~7_combout )))) # (\vga|bit_gen|bcdee|bcd~17_combout  & (((\vga|bit_gen|bcdee|bcd~16_combout )))) ) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd~7_combout ),
	.datab(!\vga|bit_gen|bcdee|bcd~17_combout ),
	.datac(!\vga|bit_gen|bcdee|bcd~16_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd~18_combout ),
	.datae(!\vga|bit_gen|bcdee|bcd~8_combout ),
	.dataf(!\vga|bit_gen|bcdee|bcd~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~19 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~19 .lut_mask = 64'h43C3C4C03D0D335B;
defparam \vga|bit_gen|bcdee|bcd~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N48
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~47 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~47_combout  = ( \vga|bit_gen|bcdee|bcd~21_combout  & ( (!\vga|bit_gen|bcdee|bcd~27_combout  & (\vga|bit_gen|bcdee|bcd~28_combout  & \vga|bit_gen|bcdee|bcd~26_combout )) # (\vga|bit_gen|bcdee|bcd~27_combout  & 
// ((!\vga|bit_gen|bcdee|bcd~26_combout ))) ) ) # ( !\vga|bit_gen|bcdee|bcd~21_combout  & ( (\vga|bit_gen|bcdee|bcd~28_combout  & !\vga|bit_gen|bcdee|bcd~27_combout ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|bcdee|bcd~28_combout ),
	.datac(!\vga|bit_gen|bcdee|bcd~27_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd~26_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|bcdee|bcd~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~47 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~47 .lut_mask = 64'h303030300F300F30;
defparam \vga|bit_gen|bcdee|bcd~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N48
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~20 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~20_combout  = ( \vga|bit_gen|bcdee|bcd~8_combout  & ( (!\vga|bit_gen|bcdee|bcd~9_combout  & (!\vga|bit_gen|bcdee|bcd~16_combout  $ (((!\vga|bit_gen|bcdee|bcd~18_combout ) # (\vga|bit_gen|bcdee|bcd~17_combout ))))) # 
// (\vga|bit_gen|bcdee|bcd~9_combout  & (!\vga|bit_gen|bcdee|bcd~17_combout  $ (((!\vga|bit_gen|bcdee|bcd~16_combout  & !\vga|bit_gen|bcdee|bcd~18_combout ))))) ) ) # ( !\vga|bit_gen|bcdee|bcd~8_combout  & ( (!\vga|bit_gen|bcdee|bcd~17_combout  & 
// (((!\vga|bit_gen|bcdee|bcd~9_combout  & \vga|bit_gen|bcdee|bcd~16_combout )) # (\vga|bit_gen|bcdee|bcd~18_combout ))) # (\vga|bit_gen|bcdee|bcd~17_combout  & (\vga|bit_gen|bcdee|bcd~9_combout  & (!\vga|bit_gen|bcdee|bcd~16_combout  & 
// !\vga|bit_gen|bcdee|bcd~18_combout ))) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd~9_combout ),
	.datab(!\vga|bit_gen|bcdee|bcd~17_combout ),
	.datac(!\vga|bit_gen|bcdee|bcd~16_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd~18_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|bcdee|bcd~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~20 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~20 .lut_mask = 64'h18CC18CC1EC61EC6;
defparam \vga|bit_gen|bcdee|bcd~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N0
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~45 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~45_combout  = ( \vga|bit_gen|bcdee|bcd~21_combout  & ( ((\vga|bit_gen|bcdee|bcd~27_combout  & \vga|bit_gen|bcdee|bcd~26_combout )) # (\vga|bit_gen|bcdee|bcd~28_combout ) ) ) # ( !\vga|bit_gen|bcdee|bcd~21_combout  & ( 
// (!\vga|bit_gen|bcdee|bcd~27_combout  & !\vga|bit_gen|bcdee|bcd~28_combout ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|bcdee|bcd~27_combout ),
	.datac(!\vga|bit_gen|bcdee|bcd~28_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd~26_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|bcdee|bcd~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~45 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~45 .lut_mask = 64'hC0C0C0C00F3F0F3F;
defparam \vga|bit_gen|bcdee|bcd~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N57
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~42 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~42_combout  = ( \vga|bit_gen|bcdee|bcd~9_combout  & ( (!\vga|bit_gen|bcdee|bcd~17_combout  & (((\vga|bit_gen|bcdee|bcd~18_combout  & \vga|bit_gen|bcdee|bcd~8_combout )))) # (\vga|bit_gen|bcdee|bcd~17_combout  & 
// ((!\vga|bit_gen|bcdee|bcd~18_combout  $ (\vga|bit_gen|bcdee|bcd~8_combout )) # (\vga|bit_gen|bcdee|bcd~16_combout ))) ) ) # ( !\vga|bit_gen|bcdee|bcd~9_combout  & ( (!\vga|bit_gen|bcdee|bcd~17_combout  & ((!\vga|bit_gen|bcdee|bcd~18_combout  & 
// ((!\vga|bit_gen|bcdee|bcd~16_combout ) # (\vga|bit_gen|bcdee|bcd~8_combout ))) # (\vga|bit_gen|bcdee|bcd~18_combout  & ((!\vga|bit_gen|bcdee|bcd~8_combout ))))) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd~16_combout ),
	.datab(!\vga|bit_gen|bcdee|bcd~17_combout ),
	.datac(!\vga|bit_gen|bcdee|bcd~18_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd~8_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|bcdee|bcd~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~42 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~42 .lut_mask = 64'h8CC08CC0311F311F;
defparam \vga|bit_gen|bcdee|bcd~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N33
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~39 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~39_combout  = ( \vga|bit_gen|bcdee|bcd~4_combout  & ( \vga|bit_gen|bcdee|bcd~6_combout  & ( (!\vga_counter_i|cont [5] & (!\vga_counter_i|cont [4] & (!\vga_counter_i|cont [6] & \vga|bit_gen|bcdee|bcd~5_combout ))) # 
// (\vga_counter_i|cont [5] & (((\vga_counter_i|cont [6])))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~4_combout  & ( \vga|bit_gen|bcdee|bcd~6_combout  & ( (!\vga_counter_i|cont [6] & ((!\vga_counter_i|cont [4]) # ((!\vga_counter_i|cont [5])))) # 
// (\vga_counter_i|cont [6] & (((\vga|bit_gen|bcdee|bcd~5_combout )))) ) ) ) # ( \vga|bit_gen|bcdee|bcd~4_combout  & ( !\vga|bit_gen|bcdee|bcd~6_combout  & ( (!\vga_counter_i|cont [5] & ((!\vga_counter_i|cont [6] & (!\vga_counter_i|cont [4] & 
// \vga|bit_gen|bcdee|bcd~5_combout )) # (\vga_counter_i|cont [6] & ((!\vga|bit_gen|bcdee|bcd~5_combout ))))) # (\vga_counter_i|cont [5] & ((!\vga_counter_i|cont [6] & ((!\vga|bit_gen|bcdee|bcd~5_combout ))) # (\vga_counter_i|cont [6] & 
// ((!\vga_counter_i|cont [4]) # (\vga|bit_gen|bcdee|bcd~5_combout ))))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~4_combout  & ( !\vga|bit_gen|bcdee|bcd~6_combout  & ( (!\vga_counter_i|cont [6] & (((!\vga|bit_gen|bcdee|bcd~5_combout )))) # (\vga_counter_i|cont [6] 
// & (((!\vga_counter_i|cont [4] & !\vga_counter_i|cont [5])) # (\vga|bit_gen|bcdee|bcd~5_combout ))) ) ) )

	.dataa(!\vga_counter_i|cont [4]),
	.datab(!\vga_counter_i|cont [5]),
	.datac(!\vga_counter_i|cont [6]),
	.datad(!\vga|bit_gen|bcdee|bcd~5_combout ),
	.datae(!\vga|bit_gen|bcdee|bcd~4_combout ),
	.dataf(!\vga|bit_gen|bcdee|bcd~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~39 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~39 .lut_mask = 64'hF80F3E83E0EF0383;
defparam \vga|bit_gen|bcdee|bcd~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y71_N17
dffeas \vga_counter_i|cont[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|counter[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|cont[3] .is_wysiwyg = "true";
defparam \vga_counter_i|cont[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N9
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~37 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~37_combout  = ( \vga|bit_gen|bcdee|bcd~5_combout  & ( (!\vga_counter_i|cont [6] & (!\vga_counter_i|cont [5] $ (\vga|bit_gen|bcdee|bcd~4_combout ))) # (\vga_counter_i|cont [6] & (\vga_counter_i|cont [5] & 
// !\vga|bit_gen|bcdee|bcd~4_combout )) ) ) # ( !\vga|bit_gen|bcdee|bcd~5_combout  & ( (!\vga_counter_i|cont [5] & (((\vga_counter_i|cont [6] & \vga|bit_gen|bcdee|bcd~4_combout )) # (\vga|bit_gen|bcdee|bcd~6_combout ))) # (\vga_counter_i|cont [5] & 
// (((!\vga|bit_gen|bcdee|bcd~6_combout  & !\vga|bit_gen|bcdee|bcd~4_combout )))) ) )

	.dataa(!\vga_counter_i|cont [6]),
	.datab(!\vga_counter_i|cont [5]),
	.datac(!\vga|bit_gen|bcdee|bcd~6_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd~4_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|bcdee|bcd~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~37 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~37 .lut_mask = 64'h3C4C3C4C99229922;
defparam \vga|bit_gen|bcdee|bcd~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N48
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~38 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~38_combout  = ( \vga|bit_gen|bcdee|bcd~6_combout  & ( (!\vga_counter_i|cont [6] & (((\vga|bit_gen|bcdee|bcd~5_combout  & \vga|bit_gen|bcdee|bcd~4_combout )) # (\vga_counter_i|cont [5]))) # (\vga_counter_i|cont [6] & 
// (!\vga_counter_i|cont [5] & (!\vga|bit_gen|bcdee|bcd~5_combout ))) ) ) # ( !\vga|bit_gen|bcdee|bcd~6_combout  & ( (!\vga_counter_i|cont [6] & (\vga|bit_gen|bcdee|bcd~5_combout  & ((!\vga_counter_i|cont [5]) # (\vga|bit_gen|bcdee|bcd~4_combout )))) # 
// (\vga_counter_i|cont [6] & (!\vga|bit_gen|bcdee|bcd~5_combout  & ((!\vga|bit_gen|bcdee|bcd~4_combout ) # (\vga_counter_i|cont [5])))) ) )

	.dataa(!\vga_counter_i|cont [6]),
	.datab(!\vga_counter_i|cont [5]),
	.datac(!\vga|bit_gen|bcdee|bcd~5_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd~4_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|bcdee|bcd~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~38 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~38 .lut_mask = 64'h581A581A626A626A;
defparam \vga|bit_gen|bcdee|bcd~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N3
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~40 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~40_combout  = ( \vga|bit_gen|bcdee|bcd~38_combout  & ( (!\vga|bit_gen|bcdee|bcd~39_combout  & ((!\vga_counter_i|cont [3]) # ((!\vga|bit_gen|bcdee|bcd~37_combout ) # (!\vga_counter_i|cont [4])))) # (\vga|bit_gen|bcdee|bcd~39_combout  
// & (\vga|bit_gen|bcdee|bcd~37_combout  & ((\vga_counter_i|cont [4]) # (\vga_counter_i|cont [3])))) ) ) # ( !\vga|bit_gen|bcdee|bcd~38_combout  & ( (!\vga|bit_gen|bcdee|bcd~39_combout  & (\vga_counter_i|cont [3] & (\vga|bit_gen|bcdee|bcd~37_combout  & 
// \vga_counter_i|cont [4]))) # (\vga|bit_gen|bcdee|bcd~39_combout  & ((!\vga|bit_gen|bcdee|bcd~37_combout ) # ((!\vga_counter_i|cont [3] & !\vga_counter_i|cont [4])))) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd~39_combout ),
	.datab(!\vga_counter_i|cont [3]),
	.datac(!\vga|bit_gen|bcdee|bcd~37_combout ),
	.datad(!\vga_counter_i|cont [4]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|bcdee|bcd~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~40 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~40 .lut_mask = 64'h54525452ABADABAD;
defparam \vga|bit_gen|bcdee|bcd~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N54
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~41 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~41_combout  = ( \vga|bit_gen|bcdee|bcd~9_combout  & ( (!\vga|bit_gen|bcdee|bcd~17_combout  & ((!\vga|bit_gen|bcdee|bcd~18_combout  & (!\vga|bit_gen|bcdee|bcd~16_combout  & \vga|bit_gen|bcdee|bcd~8_combout )) # 
// (\vga|bit_gen|bcdee|bcd~18_combout  & ((!\vga|bit_gen|bcdee|bcd~8_combout ))))) # (\vga|bit_gen|bcdee|bcd~17_combout  & (!\vga|bit_gen|bcdee|bcd~16_combout  $ (((\vga|bit_gen|bcdee|bcd~8_combout ))))) ) ) # ( !\vga|bit_gen|bcdee|bcd~9_combout  & ( 
// (!\vga|bit_gen|bcdee|bcd~16_combout  & (!\vga|bit_gen|bcdee|bcd~8_combout  $ (((!\vga|bit_gen|bcdee|bcd~18_combout ) # (\vga|bit_gen|bcdee|bcd~17_combout ))))) # (\vga|bit_gen|bcdee|bcd~16_combout  & (!\vga|bit_gen|bcdee|bcd~17_combout  & 
// ((!\vga|bit_gen|bcdee|bcd~8_combout )))) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd~16_combout ),
	.datab(!\vga|bit_gen|bcdee|bcd~17_combout ),
	.datac(!\vga|bit_gen|bcdee|bcd~18_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd~8_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|bcdee|bcd~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~41 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~41 .lut_mask = 64'h4CA24CA22E912E91;
defparam \vga|bit_gen|bcdee|bcd~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N24
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~43 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~43_combout  = ( \vga|bit_gen|bcdee|bcd~8_combout  & ( \vga|bit_gen|bcdee|bcd~7_combout  & ( (!\vga|bit_gen|bcdee|bcd~18_combout  & ((!\vga|bit_gen|bcdee|bcd~9_combout  $ (!\vga|bit_gen|bcdee|bcd~17_combout )))) # 
// (\vga|bit_gen|bcdee|bcd~18_combout  & (!\vga|bit_gen|bcdee|bcd~9_combout  & ((\vga|bit_gen|bcdee|bcd~17_combout ) # (\vga|bit_gen|bcdee|bcd~16_combout )))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~8_combout  & ( \vga|bit_gen|bcdee|bcd~7_combout  & ( 
// (!\vga|bit_gen|bcdee|bcd~16_combout  & ((!\vga|bit_gen|bcdee|bcd~9_combout  & ((\vga|bit_gen|bcdee|bcd~17_combout ))) # (\vga|bit_gen|bcdee|bcd~9_combout  & ((!\vga|bit_gen|bcdee|bcd~17_combout ) # (\vga|bit_gen|bcdee|bcd~18_combout ))))) # 
// (\vga|bit_gen|bcdee|bcd~16_combout  & (!\vga|bit_gen|bcdee|bcd~18_combout  & (!\vga|bit_gen|bcdee|bcd~9_combout  & !\vga|bit_gen|bcdee|bcd~17_combout ))) ) ) ) # ( \vga|bit_gen|bcdee|bcd~8_combout  & ( !\vga|bit_gen|bcdee|bcd~7_combout  & ( 
// (!\vga|bit_gen|bcdee|bcd~9_combout  & (((\vga|bit_gen|bcdee|bcd~17_combout )) # (\vga|bit_gen|bcdee|bcd~16_combout ))) # (\vga|bit_gen|bcdee|bcd~9_combout  & ((!\vga|bit_gen|bcdee|bcd~18_combout  & ((!\vga|bit_gen|bcdee|bcd~17_combout ))) # 
// (\vga|bit_gen|bcdee|bcd~18_combout  & (!\vga|bit_gen|bcdee|bcd~16_combout )))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~8_combout  & ( !\vga|bit_gen|bcdee|bcd~7_combout  & ( (!\vga|bit_gen|bcdee|bcd~9_combout  & ((!\vga|bit_gen|bcdee|bcd~17_combout  & 
// ((!\vga|bit_gen|bcdee|bcd~18_combout ))) # (\vga|bit_gen|bcdee|bcd~17_combout  & (!\vga|bit_gen|bcdee|bcd~16_combout )))) # (\vga|bit_gen|bcdee|bcd~9_combout  & ((!\vga|bit_gen|bcdee|bcd~16_combout  & ((!\vga|bit_gen|bcdee|bcd~17_combout ) # 
// (\vga|bit_gen|bcdee|bcd~18_combout ))) # (\vga|bit_gen|bcdee|bcd~16_combout  & ((\vga|bit_gen|bcdee|bcd~17_combout ))))) ) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd~16_combout ),
	.datab(!\vga|bit_gen|bcdee|bcd~18_combout ),
	.datac(!\vga|bit_gen|bcdee|bcd~9_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd~17_combout ),
	.datae(!\vga|bit_gen|bcdee|bcd~8_combout ),
	.dataf(!\vga|bit_gen|bcdee|bcd~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~43 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~43 .lut_mask = 64'hCAA75EF24AA21CF0;
defparam \vga|bit_gen|bcdee|bcd~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N36
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~44 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~44_combout  = ( \vga|bit_gen|bcdee|bcd~43_combout  & ( !\vga|bit_gen|bcdee|bcd~42_combout  $ (((\vga|bit_gen|bcdee|bcd~41_combout  & ((!\vga|bit_gen|bcdee|bcd~40_combout ) # (\vga|bit_gen|bcdee|bcd~7_combout ))))) ) ) # ( 
// !\vga|bit_gen|bcdee|bcd~43_combout  & ( !\vga|bit_gen|bcdee|bcd~42_combout  $ (((!\vga|bit_gen|bcdee|bcd~7_combout ) # ((!\vga|bit_gen|bcdee|bcd~41_combout ) # (\vga|bit_gen|bcdee|bcd~40_combout )))) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd~7_combout ),
	.datab(!\vga|bit_gen|bcdee|bcd~42_combout ),
	.datac(!\vga|bit_gen|bcdee|bcd~40_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd~41_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|bcdee|bcd~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~44 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~44 .lut_mask = 64'h33633363CC39CC39;
defparam \vga|bit_gen|bcdee|bcd~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N18
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd[12]~48 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd[12]~48_combout  = ( \vga|bit_gen|bcdee|bcd~45_combout  & ( \vga|bit_gen|bcdee|bcd~44_combout  & ( (!\vga|bit_gen|bcdee|bcd~46_combout  & (((\vga|bit_gen|bcdee|bcd~19_combout  & !\vga|bit_gen|bcdee|bcd~47_combout )) # 
// (\vga|bit_gen|bcdee|bcd~20_combout ))) # (\vga|bit_gen|bcdee|bcd~46_combout  & (!\vga|bit_gen|bcdee|bcd~19_combout  $ (((\vga|bit_gen|bcdee|bcd~20_combout ))))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~45_combout  & ( \vga|bit_gen|bcdee|bcd~44_combout  & ( 
// (!\vga|bit_gen|bcdee|bcd~46_combout  & ((!\vga|bit_gen|bcdee|bcd~20_combout ) # ((!\vga|bit_gen|bcdee|bcd~19_combout  & !\vga|bit_gen|bcdee|bcd~47_combout )))) # (\vga|bit_gen|bcdee|bcd~46_combout  & (((\vga|bit_gen|bcdee|bcd~20_combout ) # 
// (\vga|bit_gen|bcdee|bcd~47_combout )))) ) ) ) # ( \vga|bit_gen|bcdee|bcd~45_combout  & ( !\vga|bit_gen|bcdee|bcd~44_combout  & ( (!\vga|bit_gen|bcdee|bcd~46_combout  & ((!\vga|bit_gen|bcdee|bcd~19_combout  & ((\vga|bit_gen|bcdee|bcd~20_combout ))) # 
// (\vga|bit_gen|bcdee|bcd~19_combout  & ((!\vga|bit_gen|bcdee|bcd~20_combout ) # (\vga|bit_gen|bcdee|bcd~47_combout ))))) # (\vga|bit_gen|bcdee|bcd~46_combout  & (\vga|bit_gen|bcdee|bcd~19_combout  & ((\vga|bit_gen|bcdee|bcd~20_combout )))) ) ) ) # ( 
// !\vga|bit_gen|bcdee|bcd~45_combout  & ( !\vga|bit_gen|bcdee|bcd~44_combout  & ( (!\vga|bit_gen|bcdee|bcd~20_combout  & ((!\vga|bit_gen|bcdee|bcd~47_combout  & (!\vga|bit_gen|bcdee|bcd~46_combout )) # (\vga|bit_gen|bcdee|bcd~47_combout  & 
// ((!\vga|bit_gen|bcdee|bcd~19_combout ))))) # (\vga|bit_gen|bcdee|bcd~20_combout  & (\vga|bit_gen|bcdee|bcd~46_combout )) ) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd~46_combout ),
	.datab(!\vga|bit_gen|bcdee|bcd~19_combout ),
	.datac(!\vga|bit_gen|bcdee|bcd~47_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd~20_combout ),
	.datae(!\vga|bit_gen|bcdee|bcd~45_combout ),
	.dataf(!\vga|bit_gen|bcdee|bcd~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd[12]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd[12]~48 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd[12]~48 .lut_mask = 64'hAC55229BAFD564BB;
defparam \vga|bit_gen|bcdee|bcd[12]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N51
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~32 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~32_combout  = ( \vga|bit_gen|bcdee|bcd~25_combout  & ( (\vga|bit_gen|bcdee|LessThan8~0_combout  & \vga|bit_gen|bcdee|bcd~24_combout ) ) ) # ( !\vga|bit_gen|bcdee|bcd~25_combout  & ( (\vga|bit_gen|bcdee|LessThan8~0_combout  & 
// !\vga|bit_gen|bcdee|bcd~24_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|bcdee|LessThan8~0_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd~24_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|bcdee|bcd~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~32 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~32 .lut_mask = 64'h0F000F00000F000F;
defparam \vga|bit_gen|bcdee|bcd~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N39
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~33 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~33_combout  = ( \vga|bit_gen|bcdee|bcd~23_combout  & ( (!\vga|bit_gen|bcdee|bcd~25_combout  & (!\vga|bit_gen|bcdee|bcd~24_combout  $ (((\vga|bit_gen|bcdee|LessThan8~0_combout ))))) # (\vga|bit_gen|bcdee|bcd~25_combout  & 
// (!\vga|bit_gen|bcdee|bcd~24_combout  & ((\vga|bit_gen|bcdee|LessThan8~0_combout ) # (\vga|bit_gen|bcdee|bcd~22_combout )))) ) ) # ( !\vga|bit_gen|bcdee|bcd~23_combout  & ( (!\vga|bit_gen|bcdee|bcd~24_combout  & (!\vga|bit_gen|bcdee|bcd~25_combout  & 
// (\vga|bit_gen|bcdee|bcd~22_combout  & !\vga|bit_gen|bcdee|LessThan8~0_combout ))) # (\vga|bit_gen|bcdee|bcd~24_combout  & (!\vga|bit_gen|bcdee|bcd~25_combout  $ (((!\vga|bit_gen|bcdee|LessThan8~0_combout ))))) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd~25_combout ),
	.datab(!\vga|bit_gen|bcdee|bcd~24_combout ),
	.datac(!\vga|bit_gen|bcdee|bcd~22_combout ),
	.datad(!\vga|bit_gen|bcdee|LessThan8~0_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|bcdee|bcd~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~33 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~33 .lut_mask = 64'h192219228C668C66;
defparam \vga|bit_gen|bcdee|bcd~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N33
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~34 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~34_combout  = ( \vga|bit_gen|bcdee|bcd~21_combout  & ( (!\vga|bit_gen|bcdee|bcd~26_combout  & (!\vga|bit_gen|bcdee|bcd~27_combout  $ (((!\vga|bit_gen|bcdee|bcd~28_combout ))))) # (\vga|bit_gen|bcdee|bcd~26_combout  & 
// (!\vga|bit_gen|bcdee|bcd~27_combout  & ((\vga|bit_gen|bcdee|bcd~28_combout ) # (\vga|bit_gen|bcdee|bcd~20_combout )))) ) ) # ( !\vga|bit_gen|bcdee|bcd~21_combout  & ( (!\vga|bit_gen|bcdee|bcd~26_combout  & (!\vga|bit_gen|bcdee|bcd~27_combout  & 
// ((\vga|bit_gen|bcdee|bcd~28_combout )))) # (\vga|bit_gen|bcdee|bcd~26_combout  & ((!\vga|bit_gen|bcdee|bcd~27_combout  & ((!\vga|bit_gen|bcdee|bcd~20_combout ) # (!\vga|bit_gen|bcdee|bcd~28_combout ))) # (\vga|bit_gen|bcdee|bcd~27_combout  & 
// (\vga|bit_gen|bcdee|bcd~20_combout )))) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd~26_combout ),
	.datab(!\vga|bit_gen|bcdee|bcd~27_combout ),
	.datac(!\vga|bit_gen|bcdee|bcd~20_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd~28_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|bcdee|bcd~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~34 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~34 .lut_mask = 64'h45C945C926CC26CC;
defparam \vga|bit_gen|bcdee|bcd~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N24
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~31 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~31_combout  = ( \vga|bit_gen|bcdee|bcd~23_combout  & ( (!\vga|bit_gen|bcdee|bcd~25_combout  & (\vga|bit_gen|bcdee|bcd~24_combout  & \vga|bit_gen|bcdee|LessThan8~0_combout )) # (\vga|bit_gen|bcdee|bcd~25_combout  & 
// ((!\vga|bit_gen|bcdee|LessThan8~0_combout ))) ) ) # ( !\vga|bit_gen|bcdee|bcd~23_combout  & ( (!\vga|bit_gen|bcdee|bcd~24_combout  & (\vga|bit_gen|bcdee|bcd~25_combout  & !\vga|bit_gen|bcdee|LessThan8~0_combout )) # (\vga|bit_gen|bcdee|bcd~24_combout  & 
// (!\vga|bit_gen|bcdee|bcd~25_combout  & \vga|bit_gen|bcdee|LessThan8~0_combout )) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|bcdee|bcd~24_combout ),
	.datac(!\vga|bit_gen|bcdee|bcd~25_combout ),
	.datad(!\vga|bit_gen|bcdee|LessThan8~0_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|bcdee|bcd~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~31 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~31 .lut_mask = 64'h0C300C300F300F30;
defparam \vga|bit_gen|bcdee|bcd~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N27
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~30 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~30_combout  = ( \vga|bit_gen|bcdee|bcd~21_combout  & ( !\vga|bit_gen|bcdee|bcd~28_combout  $ (((\vga|bit_gen|bcdee|bcd~26_combout  & \vga|bit_gen|bcdee|bcd~27_combout ))) ) ) # ( !\vga|bit_gen|bcdee|bcd~21_combout  & ( 
// !\vga|bit_gen|bcdee|bcd~27_combout  $ (\vga|bit_gen|bcdee|bcd~28_combout ) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd~26_combout ),
	.datab(gnd),
	.datac(!\vga|bit_gen|bcdee|bcd~27_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd~28_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|bcdee|bcd~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~30 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~30 .lut_mask = 64'hF00FF00FFA05FA05;
defparam \vga|bit_gen|bcdee|bcd~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N18
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~29 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~29_combout  = ( \vga|bit_gen|bcdee|bcd~20_combout  & ( \vga|bit_gen|bcdee|bcd~21_combout  & ( (!\vga|bit_gen|bcdee|bcd~28_combout  & (((\vga|bit_gen|bcdee|bcd~27_combout )))) # (\vga|bit_gen|bcdee|bcd~28_combout  & 
// ((!\vga|bit_gen|bcdee|bcd~19_combout  & (\vga|bit_gen|bcdee|bcd~26_combout )) # (\vga|bit_gen|bcdee|bcd~19_combout  & ((!\vga|bit_gen|bcdee|bcd~26_combout ) # (\vga|bit_gen|bcdee|bcd~27_combout ))))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~20_combout  & ( 
// \vga|bit_gen|bcdee|bcd~21_combout  & ( (!\vga|bit_gen|bcdee|bcd~26_combout  & (((!\vga|bit_gen|bcdee|bcd~28_combout  & \vga|bit_gen|bcdee|bcd~27_combout )))) # (\vga|bit_gen|bcdee|bcd~26_combout  & (((!\vga|bit_gen|bcdee|bcd~27_combout )) # 
// (\vga|bit_gen|bcdee|bcd~19_combout ))) ) ) ) # ( \vga|bit_gen|bcdee|bcd~20_combout  & ( !\vga|bit_gen|bcdee|bcd~21_combout  & ( (!\vga|bit_gen|bcdee|bcd~27_combout  & ((!\vga|bit_gen|bcdee|bcd~26_combout ) # ((\vga|bit_gen|bcdee|bcd~19_combout  & 
// !\vga|bit_gen|bcdee|bcd~28_combout )))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~20_combout  & ( !\vga|bit_gen|bcdee|bcd~21_combout  & ( (!\vga|bit_gen|bcdee|bcd~26_combout  & (!\vga|bit_gen|bcdee|bcd~27_combout  & ((\vga|bit_gen|bcdee|bcd~28_combout ) # 
// (\vga|bit_gen|bcdee|bcd~19_combout )))) # (\vga|bit_gen|bcdee|bcd~26_combout  & (((\vga|bit_gen|bcdee|bcd~27_combout )))) ) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd~19_combout ),
	.datab(!\vga|bit_gen|bcdee|bcd~28_combout ),
	.datac(!\vga|bit_gen|bcdee|bcd~26_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd~27_combout ),
	.datae(!\vga|bit_gen|bcdee|bcd~20_combout ),
	.dataf(!\vga|bit_gen|bcdee|bcd~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~29 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~29 .lut_mask = 64'h700FF4000FC512DF;
defparam \vga|bit_gen|bcdee|bcd~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N42
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd[13]~49 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd[13]~49_combout  = ( \vga|bit_gen|bcdee|bcd~30_combout  & ( \vga|bit_gen|bcdee|bcd~29_combout  & ( (!\vga|bit_gen|bcdee|bcd~32_combout  & (!\vga|bit_gen|bcdee|bcd~31_combout  & ((!\vga|bit_gen|bcdee|bcd~33_combout ) # 
// (\vga|bit_gen|bcdee|bcd~34_combout )))) # (\vga|bit_gen|bcdee|bcd~32_combout  & (!\vga|bit_gen|bcdee|bcd~33_combout  & (!\vga|bit_gen|bcdee|bcd~34_combout ))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~30_combout  & ( \vga|bit_gen|bcdee|bcd~29_combout  & ( 
// (!\vga|bit_gen|bcdee|bcd~32_combout  & (!\vga|bit_gen|bcdee|bcd~31_combout  $ (((!\vga|bit_gen|bcdee|bcd~33_combout ) # (\vga|bit_gen|bcdee|bcd~34_combout ))))) # (\vga|bit_gen|bcdee|bcd~32_combout  & (\vga|bit_gen|bcdee|bcd~33_combout  & 
// (\vga|bit_gen|bcdee|bcd~34_combout ))) ) ) ) # ( \vga|bit_gen|bcdee|bcd~30_combout  & ( !\vga|bit_gen|bcdee|bcd~29_combout  & ( (!\vga|bit_gen|bcdee|bcd~32_combout  & (!\vga|bit_gen|bcdee|bcd~31_combout  $ (((!\vga|bit_gen|bcdee|bcd~33_combout ) # 
// (\vga|bit_gen|bcdee|bcd~34_combout ))))) # (\vga|bit_gen|bcdee|bcd~32_combout  & (\vga|bit_gen|bcdee|bcd~33_combout  & (\vga|bit_gen|bcdee|bcd~34_combout ))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~30_combout  & ( !\vga|bit_gen|bcdee|bcd~29_combout  & ( 
// (!\vga|bit_gen|bcdee|bcd~33_combout  & (((\vga|bit_gen|bcdee|bcd~34_combout  & !\vga|bit_gen|bcdee|bcd~31_combout )) # (\vga|bit_gen|bcdee|bcd~32_combout ))) # (\vga|bit_gen|bcdee|bcd~33_combout  & (!\vga|bit_gen|bcdee|bcd~34_combout  & 
// ((\vga|bit_gen|bcdee|bcd~31_combout ) # (\vga|bit_gen|bcdee|bcd~32_combout )))) ) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd~32_combout ),
	.datab(!\vga|bit_gen|bcdee|bcd~33_combout ),
	.datac(!\vga|bit_gen|bcdee|bcd~34_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd~31_combout ),
	.datae(!\vga|bit_gen|bcdee|bcd~30_combout ),
	.dataf(!\vga|bit_gen|bcdee|bcd~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd[13]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd[13]~49 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd[13]~49 .lut_mask = 64'h5C74218B218BCA40;
defparam \vga|bit_gen|bcdee|bcd[13]~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N0
cyclonev_lcell_comb \vga|bit_gen|Mux0~2 (
// Equation(s):
// \vga|bit_gen|Mux0~2_combout  = ( \vga|bit_gen|bcdee|bcd[12]~48_combout  & ( \vga|bit_gen|bcdee|bcd[13]~49_combout  & ( !\vga|bit_gen|paint_r~22_combout  ) ) ) # ( !\vga|bit_gen|bcdee|bcd[12]~48_combout  & ( \vga|bit_gen|bcdee|bcd[13]~49_combout  & ( 
// !\vga|bit_gen|paint_r~21_combout  ) ) ) # ( \vga|bit_gen|bcdee|bcd[12]~48_combout  & ( !\vga|bit_gen|bcdee|bcd[13]~49_combout  & ( !\vga|bit_gen|paint_r~23_combout  ) ) ) # ( !\vga|bit_gen|bcdee|bcd[12]~48_combout  & ( 
// !\vga|bit_gen|bcdee|bcd[13]~49_combout  & ( \vga|bit_gen|always2~11_combout  ) ) )

	.dataa(!\vga|bit_gen|paint_r~22_combout ),
	.datab(!\vga|bit_gen|always2~11_combout ),
	.datac(!\vga|bit_gen|paint_r~21_combout ),
	.datad(!\vga|bit_gen|paint_r~23_combout ),
	.datae(!\vga|bit_gen|bcdee|bcd[12]~48_combout ),
	.dataf(!\vga|bit_gen|bcdee|bcd[13]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|Mux0~2 .extended_lut = "off";
defparam \vga|bit_gen|Mux0~2 .lut_mask = 64'h3333FF00F0F0AAAA;
defparam \vga|bit_gen|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N27
cyclonev_lcell_comb \vga|bit_gen|vga_b[7]~3 (
// Equation(s):
// \vga|bit_gen|vga_b[7]~3_combout  = ( \vga|bit_gen|always2~2_combout  & ( !\vga|bit_gen|always2~4_combout  ) ) # ( !\vga|bit_gen|always2~2_combout  & ( (!\vga|bit_gen|drawing_t1~q  & (!\vga|bit_gen|always2~18_combout  & !\vga|bit_gen|always2~4_combout )) ) 
// )

	.dataa(!\vga|bit_gen|drawing_t1~q ),
	.datab(gnd),
	.datac(!\vga|bit_gen|always2~18_combout ),
	.datad(!\vga|bit_gen|always2~4_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|always2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|vga_b[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|vga_b[7]~3 .extended_lut = "off";
defparam \vga|bit_gen|vga_b[7]~3 .lut_mask = 64'hA000A000FF00FF00;
defparam \vga|bit_gen|vga_b[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N24
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd[15]~35 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd[15]~35_combout  = ( \vga|bit_gen|bcdee|bcd~34_combout  & ( \vga|bit_gen|bcdee|bcd~29_combout  & ( (!\vga|bit_gen|bcdee|bcd~33_combout  & ((!\vga|bit_gen|bcdee|bcd~32_combout  & (\vga|bit_gen|bcdee|bcd~30_combout  & 
// \vga|bit_gen|bcdee|bcd~31_combout )) # (\vga|bit_gen|bcdee|bcd~32_combout  & (!\vga|bit_gen|bcdee|bcd~30_combout )))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~34_combout  & ( \vga|bit_gen|bcdee|bcd~29_combout  & ( (\vga|bit_gen|bcdee|bcd~33_combout  & 
// (!\vga|bit_gen|bcdee|bcd~32_combout  & (!\vga|bit_gen|bcdee|bcd~30_combout  $ (!\vga|bit_gen|bcdee|bcd~31_combout )))) ) ) ) # ( \vga|bit_gen|bcdee|bcd~34_combout  & ( !\vga|bit_gen|bcdee|bcd~29_combout  & ( (!\vga|bit_gen|bcdee|bcd~33_combout  & 
// (\vga|bit_gen|bcdee|bcd~32_combout  & (\vga|bit_gen|bcdee|bcd~30_combout ))) # (\vga|bit_gen|bcdee|bcd~33_combout  & (!\vga|bit_gen|bcdee|bcd~32_combout  & (!\vga|bit_gen|bcdee|bcd~30_combout  & !\vga|bit_gen|bcdee|bcd~31_combout ))) ) ) ) # ( 
// !\vga|bit_gen|bcdee|bcd~34_combout  & ( !\vga|bit_gen|bcdee|bcd~29_combout  & ( (!\vga|bit_gen|bcdee|bcd~33_combout  & (!\vga|bit_gen|bcdee|bcd~32_combout  & (!\vga|bit_gen|bcdee|bcd~30_combout  & !\vga|bit_gen|bcdee|bcd~31_combout ))) # 
// (\vga|bit_gen|bcdee|bcd~33_combout  & (\vga|bit_gen|bcdee|bcd~30_combout  & ((\vga|bit_gen|bcdee|bcd~31_combout ) # (\vga|bit_gen|bcdee|bcd~32_combout )))) ) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd~33_combout ),
	.datab(!\vga|bit_gen|bcdee|bcd~32_combout ),
	.datac(!\vga|bit_gen|bcdee|bcd~30_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd~31_combout ),
	.datae(!\vga|bit_gen|bcdee|bcd~34_combout ),
	.dataf(!\vga|bit_gen|bcdee|bcd~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd[15]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd[15]~35 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd[15]~35 .lut_mask = 64'h8105420204402028;
defparam \vga|bit_gen|bcdee|bcd[15]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N42
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd[14]~36 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd[14]~36_combout  = ( \vga|bit_gen|bcdee|bcd~34_combout  & ( \vga|bit_gen|bcdee|bcd~29_combout  & ( (!\vga|bit_gen|bcdee|bcd~32_combout  & (!\vga|bit_gen|bcdee|bcd~33_combout  $ (((\vga|bit_gen|bcdee|bcd~30_combout  & 
// \vga|bit_gen|bcdee|bcd~31_combout ))))) # (\vga|bit_gen|bcdee|bcd~32_combout  & (\vga|bit_gen|bcdee|bcd~33_combout  & (\vga|bit_gen|bcdee|bcd~30_combout ))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~34_combout  & ( \vga|bit_gen|bcdee|bcd~29_combout  & ( 
// (!\vga|bit_gen|bcdee|bcd~33_combout  & (((\vga|bit_gen|bcdee|bcd~30_combout  & \vga|bit_gen|bcdee|bcd~31_combout )) # (\vga|bit_gen|bcdee|bcd~32_combout ))) # (\vga|bit_gen|bcdee|bcd~33_combout  & (!\vga|bit_gen|bcdee|bcd~30_combout  & 
// ((!\vga|bit_gen|bcdee|bcd~31_combout ) # (\vga|bit_gen|bcdee|bcd~32_combout )))) ) ) ) # ( \vga|bit_gen|bcdee|bcd~34_combout  & ( !\vga|bit_gen|bcdee|bcd~29_combout  & ( (!\vga|bit_gen|bcdee|bcd~33_combout  & ((!\vga|bit_gen|bcdee|bcd~32_combout  & 
// ((\vga|bit_gen|bcdee|bcd~31_combout ) # (\vga|bit_gen|bcdee|bcd~30_combout ))) # (\vga|bit_gen|bcdee|bcd~32_combout  & (!\vga|bit_gen|bcdee|bcd~30_combout )))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~34_combout  & ( !\vga|bit_gen|bcdee|bcd~29_combout  & ( 
// (!\vga|bit_gen|bcdee|bcd~33_combout  & (\vga|bit_gen|bcdee|bcd~32_combout  & (\vga|bit_gen|bcdee|bcd~30_combout ))) # (\vga|bit_gen|bcdee|bcd~33_combout  & (!\vga|bit_gen|bcdee|bcd~32_combout  & ((!\vga|bit_gen|bcdee|bcd~30_combout ) # 
// (!\vga|bit_gen|bcdee|bcd~31_combout )))) ) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd~33_combout ),
	.datab(!\vga|bit_gen|bcdee|bcd~32_combout ),
	.datac(!\vga|bit_gen|bcdee|bcd~30_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd~31_combout ),
	.datae(!\vga|bit_gen|bcdee|bcd~34_combout ),
	.dataf(!\vga|bit_gen|bcdee|bcd~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd[14]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd[14]~36 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd[14]~36 .lut_mask = 64'h464228A8723A8985;
defparam \vga|bit_gen|bcdee|bcd[14]~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N39
cyclonev_lcell_comb \vga|bit_gen|display_r[5]~6 (
// Equation(s):
// \vga|bit_gen|display_r[5]~6_combout  = ( !\vga|bit_gen|bcdee|bcd[14]~36_combout  & ( (\vga|bit_gen|control|h_bright~q  & (\vga|bit_gen|control|v_bright~q  & \vga|bit_gen|always2~6_combout )) ) )

	.dataa(!\vga|bit_gen|control|h_bright~q ),
	.datab(!\vga|bit_gen|control|v_bright~q ),
	.datac(gnd),
	.datad(!\vga|bit_gen|always2~6_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|bcdee|bcd[14]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_r[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_r[5]~6 .extended_lut = "off";
defparam \vga|bit_gen|display_r[5]~6 .lut_mask = 64'h0011001100000000;
defparam \vga|bit_gen|display_r[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N36
cyclonev_lcell_comb \vga|bit_gen|display_r[5]~16 (
// Equation(s):
// \vga|bit_gen|display_r[5]~16_combout  = ( \vga|bit_gen|display_r[5]~6_combout  & ( !\vga|bit_gen|bcdee|bcd[15]~35_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|bcdee|bcd[15]~35_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|display_r[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_r[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_r[5]~16 .extended_lut = "off";
defparam \vga|bit_gen|display_r[5]~16 .lut_mask = 64'h00000000F0F0F0F0;
defparam \vga|bit_gen|display_r[5]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y71_N56
dffeas \vga_counter_i|cont[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|counter[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|cont[2] .is_wysiwyg = "true";
defparam \vga_counter_i|cont[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N12
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~50 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~50_combout  = ( \vga_counter_i|cont [4] & ( \vga|bit_gen|bcdee|bcd~38_combout  & ( (!\vga_counter_i|cont [3] & ((!\vga|bit_gen|bcdee|bcd~39_combout  $ (!\vga|bit_gen|bcdee|bcd~37_combout )))) # (\vga_counter_i|cont [3] & 
// (\vga|bit_gen|bcdee|bcd~39_combout  & (!\vga_counter_i|cont [2] $ (\vga|bit_gen|bcdee|bcd~37_combout )))) ) ) ) # ( !\vga_counter_i|cont [4] & ( \vga|bit_gen|bcdee|bcd~38_combout  & ( (!\vga|bit_gen|bcdee|bcd~39_combout  & ((!\vga_counter_i|cont [2] & 
// (\vga_counter_i|cont [3] & \vga|bit_gen|bcdee|bcd~37_combout )) # (\vga_counter_i|cont [2] & ((\vga|bit_gen|bcdee|bcd~37_combout ) # (\vga_counter_i|cont [3]))))) # (\vga|bit_gen|bcdee|bcd~39_combout  & (((!\vga|bit_gen|bcdee|bcd~37_combout )))) ) ) ) # ( 
// \vga_counter_i|cont [4] & ( !\vga|bit_gen|bcdee|bcd~38_combout  & ( (!\vga_counter_i|cont [2] & (!\vga|bit_gen|bcdee|bcd~37_combout  & ((!\vga|bit_gen|bcdee|bcd~39_combout ) # (\vga_counter_i|cont [3])))) # (\vga_counter_i|cont [2] & 
// ((!\vga|bit_gen|bcdee|bcd~37_combout ) # ((\vga_counter_i|cont [3] & \vga|bit_gen|bcdee|bcd~39_combout )))) ) ) ) # ( !\vga_counter_i|cont [4] & ( !\vga|bit_gen|bcdee|bcd~38_combout  & ( (!\vga_counter_i|cont [3] & (((\vga|bit_gen|bcdee|bcd~37_combout 
// )))) # (\vga_counter_i|cont [3] & (!\vga|bit_gen|bcdee|bcd~39_combout  & (!\vga_counter_i|cont [2] $ (!\vga|bit_gen|bcdee|bcd~37_combout )))) ) ) )

	.dataa(!\vga_counter_i|cont [2]),
	.datab(!\vga_counter_i|cont [3]),
	.datac(!\vga|bit_gen|bcdee|bcd~39_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd~37_combout ),
	.datae(!\vga_counter_i|cont [4]),
	.dataf(!\vga|bit_gen|bcdee|bcd~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~50 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~50 .lut_mask = 64'h10ECF7011F700EC1;
defparam \vga|bit_gen|bcdee|bcd~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N6
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd[6]~61 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd[6]~61_combout  = ( \vga|bit_gen|bcdee|bcd~50_combout  & ( \vga|bit_gen|bcdee|bcd~43_combout  & ( (!\vga|bit_gen|bcdee|bcd~40_combout  & (((!\vga|bit_gen|bcdee|bcd~41_combout  & !\vga|bit_gen|bcdee|bcd~42_combout )))) # 
// (\vga|bit_gen|bcdee|bcd~40_combout  & (((\vga|bit_gen|bcdee|bcd~7_combout  & \vga|bit_gen|bcdee|bcd~41_combout )) # (\vga|bit_gen|bcdee|bcd~42_combout ))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~50_combout  & ( \vga|bit_gen|bcdee|bcd~43_combout  & ( 
// (!\vga|bit_gen|bcdee|bcd~40_combout  & (!\vga|bit_gen|bcdee|bcd~41_combout  & ((!\vga|bit_gen|bcdee|bcd~7_combout ) # (\vga|bit_gen|bcdee|bcd~42_combout )))) # (\vga|bit_gen|bcdee|bcd~40_combout  & (\vga|bit_gen|bcdee|bcd~41_combout  & 
// ((!\vga|bit_gen|bcdee|bcd~42_combout ) # (\vga|bit_gen|bcdee|bcd~7_combout )))) ) ) ) # ( \vga|bit_gen|bcdee|bcd~50_combout  & ( !\vga|bit_gen|bcdee|bcd~43_combout  & ( (!\vga|bit_gen|bcdee|bcd~40_combout  & (\vga|bit_gen|bcdee|bcd~42_combout  & 
// (!\vga|bit_gen|bcdee|bcd~7_combout  $ (!\vga|bit_gen|bcdee|bcd~41_combout )))) # (\vga|bit_gen|bcdee|bcd~40_combout  & ((!\vga|bit_gen|bcdee|bcd~42_combout ) # ((!\vga|bit_gen|bcdee|bcd~7_combout  & !\vga|bit_gen|bcdee|bcd~41_combout )))) ) ) ) # ( 
// !\vga|bit_gen|bcdee|bcd~50_combout  & ( !\vga|bit_gen|bcdee|bcd~43_combout  & ( (!\vga|bit_gen|bcdee|bcd~41_combout  & (!\vga|bit_gen|bcdee|bcd~7_combout  $ ((!\vga|bit_gen|bcdee|bcd~40_combout )))) # (\vga|bit_gen|bcdee|bcd~41_combout  & 
// ((!\vga|bit_gen|bcdee|bcd~7_combout  & (!\vga|bit_gen|bcdee|bcd~40_combout  & !\vga|bit_gen|bcdee|bcd~42_combout )) # (\vga|bit_gen|bcdee|bcd~7_combout  & (\vga|bit_gen|bcdee|bcd~40_combout  & \vga|bit_gen|bcdee|bcd~42_combout )))) ) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd~7_combout ),
	.datab(!\vga|bit_gen|bcdee|bcd~40_combout ),
	.datac(!\vga|bit_gen|bcdee|bcd~41_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd~42_combout ),
	.datae(!\vga|bit_gen|bcdee|bcd~50_combout ),
	.dataf(!\vga|bit_gen|bcdee|bcd~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd[6]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd[6]~61 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd[6]~61 .lut_mask = 64'h6861336883C1C133;
defparam \vga|bit_gen|bcdee|bcd[6]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N42
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd[5]~64 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd[5]~64_combout  = ( \vga|bit_gen|bcdee|bcd~41_combout  & ( \vga|bit_gen|bcdee|bcd~43_combout  & ( (!\vga|bit_gen|bcdee|bcd~7_combout  & (!\vga|bit_gen|bcdee|bcd~50_combout  $ (!\vga|bit_gen|bcdee|bcd~40_combout ))) # 
// (\vga|bit_gen|bcdee|bcd~7_combout  & (\vga|bit_gen|bcdee|bcd~50_combout  & \vga|bit_gen|bcdee|bcd~40_combout )) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~41_combout  & ( \vga|bit_gen|bcdee|bcd~43_combout  & ( (!\vga|bit_gen|bcdee|bcd~7_combout  & 
// (!\vga|bit_gen|bcdee|bcd~50_combout  $ (((!\vga|bit_gen|bcdee|bcd~42_combout ))))) # (\vga|bit_gen|bcdee|bcd~7_combout  & (!\vga|bit_gen|bcdee|bcd~50_combout  & ((!\vga|bit_gen|bcdee|bcd~40_combout ) # (\vga|bit_gen|bcdee|bcd~42_combout )))) ) ) ) # ( 
// \vga|bit_gen|bcdee|bcd~41_combout  & ( !\vga|bit_gen|bcdee|bcd~43_combout  & ( (!\vga|bit_gen|bcdee|bcd~7_combout  & (!\vga|bit_gen|bcdee|bcd~50_combout  & ((!\vga|bit_gen|bcdee|bcd~40_combout ) # (!\vga|bit_gen|bcdee|bcd~42_combout )))) # 
// (\vga|bit_gen|bcdee|bcd~7_combout  & (!\vga|bit_gen|bcdee|bcd~50_combout  $ ((!\vga|bit_gen|bcdee|bcd~40_combout )))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~41_combout  & ( !\vga|bit_gen|bcdee|bcd~43_combout  & ( (!\vga|bit_gen|bcdee|bcd~7_combout  & 
// (\vga|bit_gen|bcdee|bcd~50_combout  & (\vga|bit_gen|bcdee|bcd~40_combout ))) # (\vga|bit_gen|bcdee|bcd~7_combout  & (!\vga|bit_gen|bcdee|bcd~50_combout  $ (((\vga|bit_gen|bcdee|bcd~42_combout ))))) ) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd~7_combout ),
	.datab(!\vga|bit_gen|bcdee|bcd~50_combout ),
	.datac(!\vga|bit_gen|bcdee|bcd~40_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd~42_combout ),
	.datae(!\vga|bit_gen|bcdee|bcd~41_combout ),
	.dataf(!\vga|bit_gen|bcdee|bcd~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd[5]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd[5]~64 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd[5]~64 .lut_mask = 64'h46139C9462CC2929;
defparam \vga|bit_gen|bcdee|bcd[5]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N9
cyclonev_lcell_comb \vga|bit_gen|LessThan16~0 (
// Equation(s):
// \vga|bit_gen|LessThan16~0_combout  = ( !\vga|bit_gen|control|h_count [2] & ( (!\vga|bit_gen|control|h_count [3] & ((!\vga|bit_gen|control|h_count [0]) # (!\vga|bit_gen|control|h_count [1]))) ) )

	.dataa(!\vga|bit_gen|control|h_count [0]),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [3]),
	.datad(!\vga|bit_gen|control|h_count [1]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|h_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|LessThan16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|LessThan16~0 .extended_lut = "off";
defparam \vga|bit_gen|LessThan16~0 .lut_mask = 64'hF0A0F0A000000000;
defparam \vga|bit_gen|LessThan16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N6
cyclonev_lcell_comb \vga|bit_gen|LessThan16~1 (
// Equation(s):
// \vga|bit_gen|LessThan16~1_combout  = ( \vga|bit_gen|LessThan16~0_combout  & ( (\vga|bit_gen|control|h_count [5] & \vga|bit_gen|control|h_count [6]) ) ) # ( !\vga|bit_gen|LessThan16~0_combout  & ( (\vga|bit_gen|control|h_count [6] & 
// ((\vga|bit_gen|control|h_count [4]) # (\vga|bit_gen|control|h_count [5]))) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|h_count [5]),
	.datac(!\vga|bit_gen|control|h_count [6]),
	.datad(!\vga|bit_gen|control|h_count [4]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|LessThan16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|LessThan16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|LessThan16~1 .extended_lut = "off";
defparam \vga|bit_gen|LessThan16~1 .lut_mask = 64'h030F030F03030303;
defparam \vga|bit_gen|LessThan16~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N36
cyclonev_lcell_comb \vga|bit_gen|paint_r~25 (
// Equation(s):
// \vga|bit_gen|paint_r~25_combout  = ( \vga|bit_gen|sprite_p2|Equal1~2_combout  & ( (\vga|bit_gen|control|h_count [9] & (!\vga|bit_gen|control|h_count [15] & ((!\vga|bit_gen|control|Equal2~1_combout ) # (\vga|bit_gen|LessThan16~1_combout )))) ) ) # ( 
// !\vga|bit_gen|sprite_p2|Equal1~2_combout  & ( !\vga|bit_gen|control|h_count [15] ) )

	.dataa(!\vga|bit_gen|control|h_count [9]),
	.datab(!\vga|bit_gen|LessThan16~1_combout ),
	.datac(!\vga|bit_gen|control|h_count [15]),
	.datad(!\vga|bit_gen|control|Equal2~1_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p2|Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|paint_r~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|paint_r~25 .extended_lut = "off";
defparam \vga|bit_gen|paint_r~25 .lut_mask = 64'hF0F0F0F050105010;
defparam \vga|bit_gen|paint_r~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N12
cyclonev_lcell_comb \vga|bit_gen|LessThan17~0 (
// Equation(s):
// \vga|bit_gen|LessThan17~0_combout  = ( \vga|bit_gen|control|Equal2~1_combout  & ( \vga|bit_gen|sprite_p2|Equal1~2_combout  & ( (!\vga|bit_gen|control|h_count [6]) # ((!\vga|bit_gen|control|h_count [9]) # ((!\vga|bit_gen|control|h_count [5] & 
// !\vga|bit_gen|sprite_p2|Equal1~3_combout ))) ) ) ) # ( !\vga|bit_gen|control|Equal2~1_combout  & ( \vga|bit_gen|sprite_p2|Equal1~2_combout  & ( !\vga|bit_gen|control|h_count [9] ) ) )

	.dataa(!\vga|bit_gen|control|h_count [6]),
	.datab(!\vga|bit_gen|control|h_count [5]),
	.datac(!\vga|bit_gen|control|h_count [9]),
	.datad(!\vga|bit_gen|sprite_p2|Equal1~3_combout ),
	.datae(!\vga|bit_gen|control|Equal2~1_combout ),
	.dataf(!\vga|bit_gen|sprite_p2|Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|LessThan17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|LessThan17~0 .extended_lut = "off";
defparam \vga|bit_gen|LessThan17~0 .lut_mask = 64'h00000000F0F0FEFA;
defparam \vga|bit_gen|LessThan17~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N42
cyclonev_lcell_comb \vga|bit_gen|paint_r~24 (
// Equation(s):
// \vga|bit_gen|paint_r~24_combout  = ( !\vga|bit_gen|LessThan17~0_combout  & ( !\vga|bit_gen|control|h_count [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|h_count [15]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|LessThan17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|paint_r~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|paint_r~24 .extended_lut = "off";
defparam \vga|bit_gen|paint_r~24 .lut_mask = 64'hFF00FF0000000000;
defparam \vga|bit_gen|paint_r~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N6
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~55 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~55_combout  = ( \vga|bit_gen|bcdee|bcd~39_combout  & ( !\vga_counter_i|cont [4] ) ) # ( !\vga|bit_gen|bcdee|bcd~39_combout  & ( \vga_counter_i|cont [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_counter_i|cont [4]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|bcdee|bcd~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~55 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~55 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \vga|bit_gen|bcdee|bcd~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y71_N35
dffeas \vga_counter_i|cont[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|counter[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|cont[1] .is_wysiwyg = "true";
defparam \vga_counter_i|cont[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N0
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~57 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~57_combout  = ( \vga|bit_gen|bcdee|bcd~37_combout  & ( (!\vga|bit_gen|bcdee|bcd~39_combout  & (\vga|bit_gen|bcdee|bcd~38_combout  & ((!\vga_counter_i|cont [3]) # (!\vga_counter_i|cont [4])))) # (\vga|bit_gen|bcdee|bcd~39_combout  & 
// (!\vga_counter_i|cont [3] & (!\vga|bit_gen|bcdee|bcd~38_combout  & !\vga_counter_i|cont [4]))) ) ) # ( !\vga|bit_gen|bcdee|bcd~37_combout  & ( (!\vga|bit_gen|bcdee|bcd~39_combout  & (\vga|bit_gen|bcdee|bcd~38_combout  & \vga_counter_i|cont [4])) # 
// (\vga|bit_gen|bcdee|bcd~39_combout  & (!\vga|bit_gen|bcdee|bcd~38_combout )) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd~39_combout ),
	.datab(!\vga_counter_i|cont [3]),
	.datac(!\vga|bit_gen|bcdee|bcd~38_combout ),
	.datad(!\vga_counter_i|cont [4]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|bcdee|bcd~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~57 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~57 .lut_mask = 64'h505A505A4A084A08;
defparam \vga|bit_gen|bcdee|bcd~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N51
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd~56 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd~56_combout  = ( \vga|bit_gen|bcdee|bcd~39_combout  & ( \vga|bit_gen|bcdee|bcd~37_combout  ) ) # ( !\vga|bit_gen|bcdee|bcd~39_combout  & ( !\vga|bit_gen|bcdee|bcd~37_combout  $ (\vga_counter_i|cont [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|bcdee|bcd~37_combout ),
	.datad(!\vga_counter_i|cont [4]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|bcdee|bcd~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd~56 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd~56 .lut_mask = 64'hF00FF00F0F0F0F0F;
defparam \vga|bit_gen|bcdee|bcd~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N57
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd[4]~63 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd[4]~63_combout  = ( \vga|bit_gen|bcdee|bcd~57_combout  & ( \vga|bit_gen|bcdee|bcd~56_combout  & ( !\vga|bit_gen|bcdee|bcd~55_combout  $ (((\vga_counter_i|cont [2] & (\vga_counter_i|cont [3] & \vga_counter_i|cont [1])))) ) ) ) # ( 
// !\vga|bit_gen|bcdee|bcd~57_combout  & ( \vga|bit_gen|bcdee|bcd~56_combout  & ( (!\vga_counter_i|cont [2] & (((!\vga_counter_i|cont [3] & !\vga_counter_i|cont [1])) # (\vga|bit_gen|bcdee|bcd~55_combout ))) # (\vga_counter_i|cont [2] & 
// (((\vga|bit_gen|bcdee|bcd~55_combout  & !\vga_counter_i|cont [1])) # (\vga_counter_i|cont [3]))) ) ) ) # ( \vga|bit_gen|bcdee|bcd~57_combout  & ( !\vga|bit_gen|bcdee|bcd~56_combout  & ( (!\vga_counter_i|cont [2] & ((!\vga_counter_i|cont [3] & 
// (\vga|bit_gen|bcdee|bcd~55_combout )) # (\vga_counter_i|cont [3] & ((!\vga|bit_gen|bcdee|bcd~55_combout ) # (!\vga_counter_i|cont [1]))))) # (\vga_counter_i|cont [2] & ((!\vga_counter_i|cont [3]) # ((!\vga|bit_gen|bcdee|bcd~55_combout  & 
// !\vga_counter_i|cont [1])))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~57_combout  & ( !\vga|bit_gen|bcdee|bcd~56_combout  & ( !\vga|bit_gen|bcdee|bcd~55_combout  $ (((!\vga_counter_i|cont [3] & ((!\vga_counter_i|cont [2]) # (!\vga_counter_i|cont [1]))))) ) ) )

	.dataa(!\vga_counter_i|cont [2]),
	.datab(!\vga_counter_i|cont [3]),
	.datac(!\vga|bit_gen|bcdee|bcd~55_combout ),
	.datad(!\vga_counter_i|cont [1]),
	.datae(!\vga|bit_gen|bcdee|bcd~57_combout ),
	.dataf(!\vga|bit_gen|bcdee|bcd~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd[4]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd[4]~63 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd[4]~63 .lut_mask = 64'h3C787E6C9F1BF0E1;
defparam \vga|bit_gen|bcdee|bcd[4]~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N54
cyclonev_lcell_comb \vga|bit_gen|Mux2~1 (
// Equation(s):
// \vga|bit_gen|Mux2~1_combout  = ( \vga|bit_gen|bcdee|bcd[4]~63_combout  & ( \vga|bit_gen|paint_r~3_combout  & ( (\vga|bit_gen|paint_r~25_combout  & !\vga|bit_gen|paint_r~24_combout ) ) ) ) # ( !\vga|bit_gen|bcdee|bcd[4]~63_combout  & ( 
// \vga|bit_gen|paint_r~3_combout  & ( (!\vga|bit_gen|paint_r~24_combout  & ((!\vga|bit_gen|LessThan27~0_combout ) # (\vga|bit_gen|paint_r~25_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|LessThan27~0_combout ),
	.datac(!\vga|bit_gen|paint_r~25_combout ),
	.datad(!\vga|bit_gen|paint_r~24_combout ),
	.datae(!\vga|bit_gen|bcdee|bcd[4]~63_combout ),
	.dataf(!\vga|bit_gen|paint_r~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|Mux2~1 .extended_lut = "off";
defparam \vga|bit_gen|Mux2~1 .lut_mask = 64'h00000000CF000F00;
defparam \vga|bit_gen|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N9
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd[7]~62 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd[7]~62_combout  = ( \vga|bit_gen|bcdee|bcd~43_combout  & ( \vga|bit_gen|bcdee|bcd~40_combout  & ( (!\vga|bit_gen|bcdee|bcd~7_combout  & (!\vga|bit_gen|bcdee|bcd~42_combout  & (\vga|bit_gen|bcdee|bcd~41_combout  & 
// \vga|bit_gen|bcdee|bcd~50_combout ))) # (\vga|bit_gen|bcdee|bcd~7_combout  & (!\vga|bit_gen|bcdee|bcd~41_combout  & ((!\vga|bit_gen|bcdee|bcd~50_combout ) # (\vga|bit_gen|bcdee|bcd~42_combout )))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~43_combout  & ( 
// \vga|bit_gen|bcdee|bcd~40_combout  & ( (\vga|bit_gen|bcdee|bcd~41_combout  & (!\vga|bit_gen|bcdee|bcd~7_combout  $ (((\vga|bit_gen|bcdee|bcd~42_combout  & \vga|bit_gen|bcdee|bcd~50_combout ))))) ) ) ) # ( \vga|bit_gen|bcdee|bcd~43_combout  & ( 
// !\vga|bit_gen|bcdee|bcd~40_combout  & ( (!\vga|bit_gen|bcdee|bcd~41_combout  & (\vga|bit_gen|bcdee|bcd~42_combout  & (!\vga|bit_gen|bcdee|bcd~7_combout  $ (!\vga|bit_gen|bcdee|bcd~50_combout )))) # (\vga|bit_gen|bcdee|bcd~41_combout  & 
// (\vga|bit_gen|bcdee|bcd~7_combout  & ((!\vga|bit_gen|bcdee|bcd~50_combout )))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~43_combout  & ( !\vga|bit_gen|bcdee|bcd~40_combout  & ( (!\vga|bit_gen|bcdee|bcd~7_combout  & (!\vga|bit_gen|bcdee|bcd~50_combout  & 
// ((!\vga|bit_gen|bcdee|bcd~42_combout ) # (!\vga|bit_gen|bcdee|bcd~41_combout )))) # (\vga|bit_gen|bcdee|bcd~7_combout  & (!\vga|bit_gen|bcdee|bcd~42_combout  & (!\vga|bit_gen|bcdee|bcd~41_combout  & \vga|bit_gen|bcdee|bcd~50_combout ))) ) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd~7_combout ),
	.datab(!\vga|bit_gen|bcdee|bcd~42_combout ),
	.datac(!\vga|bit_gen|bcdee|bcd~41_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd~50_combout ),
	.datae(!\vga|bit_gen|bcdee|bcd~43_combout ),
	.dataf(!\vga|bit_gen|bcdee|bcd~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd[7]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd[7]~62 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd[7]~62 .lut_mask = 64'hA84015200A095018;
defparam \vga|bit_gen|bcdee|bcd[7]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N36
cyclonev_lcell_comb \vga|bit_gen|always2~12 (
// Equation(s):
// \vga|bit_gen|always2~12_combout  = ( !\vga|bit_gen|control|h_count [5] & ( (\vga|bit_gen|control|h_count [6] & \vga|bit_gen|control|h_count [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [6]),
	.datad(!\vga|bit_gen|control|h_count [4]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|h_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|always2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|always2~12 .extended_lut = "off";
defparam \vga|bit_gen|always2~12 .lut_mask = 64'h000F000F00000000;
defparam \vga|bit_gen|always2~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y70_N45
cyclonev_lcell_comb \vga|bit_gen|always2~13 (
// Equation(s):
// \vga|bit_gen|always2~13_combout  = ( \vga|bit_gen|sprite_p2|Equal1~1_combout  & ( (\vga|bit_gen|always2~12_combout  & (!\vga|bit_gen|LessThan0~0_combout  & ((\vga|bit_gen|control|h_count [2]) # (\vga|bit_gen|control|h_count [3])))) ) )

	.dataa(!\vga|bit_gen|control|h_count [3]),
	.datab(!\vga|bit_gen|control|h_count [2]),
	.datac(!\vga|bit_gen|always2~12_combout ),
	.datad(!\vga|bit_gen|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p2|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|always2~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|always2~13 .extended_lut = "off";
defparam \vga|bit_gen|always2~13 .lut_mask = 64'h0000000007000700;
defparam \vga|bit_gen|always2~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N51
cyclonev_lcell_comb \vga|bit_gen|paint_r~29 (
// Equation(s):
// \vga|bit_gen|paint_r~29_combout  = ( \vga|bit_gen|paint_r~15_combout  & ( \vga|bit_gen|paint_r~3_combout  ) ) # ( !\vga|bit_gen|paint_r~15_combout  & ( \vga|bit_gen|paint_r~3_combout  & ( !\vga|bit_gen|paint_r~24_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|paint_r~24_combout ),
	.datad(gnd),
	.datae(!\vga|bit_gen|paint_r~15_combout ),
	.dataf(!\vga|bit_gen|paint_r~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|paint_r~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|paint_r~29 .extended_lut = "off";
defparam \vga|bit_gen|paint_r~29 .lut_mask = 64'h00000000F0F0FFFF;
defparam \vga|bit_gen|paint_r~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y71_N30
cyclonev_lcell_comb \vga|bit_gen|paint_r~31 (
// Equation(s):
// \vga|bit_gen|paint_r~31_combout  = ( \vga|bit_gen|paint_r~25_combout  & ( (\vga|bit_gen|paint_r~10_combout  & \vga|bit_gen|LessThan17~0_combout ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|paint_r~10_combout ),
	.datac(gnd),
	.datad(!\vga|bit_gen|LessThan17~0_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|paint_r~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|paint_r~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|paint_r~31 .extended_lut = "off";
defparam \vga|bit_gen|paint_r~31 .lut_mask = 64'h0000000000330033;
defparam \vga|bit_gen|paint_r~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y71_N15
cyclonev_lcell_comb \vga|bit_gen|paint_r~30 (
// Equation(s):
// \vga|bit_gen|paint_r~30_combout  = ( \vga|bit_gen|LessThan24~1_combout  & ( (\vga|bit_gen|paint_r~3_combout  & (\vga|bit_gen|paint_r~25_combout  & ((!\vga|bit_gen|paint_r~24_combout ) # (\vga|bit_gen|LessThan27~1_combout )))) ) ) # ( 
// !\vga|bit_gen|LessThan24~1_combout  & ( (\vga|bit_gen|paint_r~3_combout  & ((!\vga|bit_gen|paint_r~24_combout ) # (\vga|bit_gen|LessThan27~1_combout ))) ) )

	.dataa(!\vga|bit_gen|paint_r~3_combout ),
	.datab(!\vga|bit_gen|LessThan27~1_combout ),
	.datac(!\vga|bit_gen|paint_r~25_combout ),
	.datad(!\vga|bit_gen|paint_r~24_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|LessThan24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|paint_r~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|paint_r~30 .extended_lut = "off";
defparam \vga|bit_gen|paint_r~30 .lut_mask = 64'h5511551105010501;
defparam \vga|bit_gen|paint_r~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N18
cyclonev_lcell_comb \vga|bit_gen|Mux2~0 (
// Equation(s):
// \vga|bit_gen|Mux2~0_combout  = ( \vga|bit_gen|paint_r~31_combout  & ( \vga|bit_gen|paint_r~30_combout  & ( (!\vga|bit_gen|bcdee|bcd[4]~63_combout  & ((!\vga|bit_gen|bcdee|bcd[5]~64_combout  & (\vga|bit_gen|always2~13_combout )) # 
// (\vga|bit_gen|bcdee|bcd[5]~64_combout  & ((!\vga|bit_gen|paint_r~29_combout ))))) ) ) ) # ( !\vga|bit_gen|paint_r~31_combout  & ( \vga|bit_gen|paint_r~30_combout  & ( (!\vga|bit_gen|bcdee|bcd[4]~63_combout  & ((!\vga|bit_gen|bcdee|bcd[5]~64_combout  & 
// (\vga|bit_gen|always2~13_combout )) # (\vga|bit_gen|bcdee|bcd[5]~64_combout  & ((!\vga|bit_gen|paint_r~29_combout ))))) # (\vga|bit_gen|bcdee|bcd[4]~63_combout  & (((!\vga|bit_gen|bcdee|bcd[5]~64_combout )))) ) ) ) # ( \vga|bit_gen|paint_r~31_combout  & ( 
// !\vga|bit_gen|paint_r~30_combout  & ( (!\vga|bit_gen|bcdee|bcd[4]~63_combout  & ((!\vga|bit_gen|bcdee|bcd[5]~64_combout  & (\vga|bit_gen|always2~13_combout )) # (\vga|bit_gen|bcdee|bcd[5]~64_combout  & ((!\vga|bit_gen|paint_r~29_combout ))))) # 
// (\vga|bit_gen|bcdee|bcd[4]~63_combout  & (((\vga|bit_gen|bcdee|bcd[5]~64_combout )))) ) ) ) # ( !\vga|bit_gen|paint_r~31_combout  & ( !\vga|bit_gen|paint_r~30_combout  & ( ((!\vga|bit_gen|bcdee|bcd[5]~64_combout  & (\vga|bit_gen|always2~13_combout )) # 
// (\vga|bit_gen|bcdee|bcd[5]~64_combout  & ((!\vga|bit_gen|paint_r~29_combout )))) # (\vga|bit_gen|bcdee|bcd[4]~63_combout ) ) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd[4]~63_combout ),
	.datab(!\vga|bit_gen|always2~13_combout ),
	.datac(!\vga|bit_gen|paint_r~29_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd[5]~64_combout ),
	.datae(!\vga|bit_gen|paint_r~31_combout ),
	.dataf(!\vga|bit_gen|paint_r~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|Mux2~0 .extended_lut = "off";
defparam \vga|bit_gen|Mux2~0 .lut_mask = 64'h77F522F577A022A0;
defparam \vga|bit_gen|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y71_N27
cyclonev_lcell_comb \vga|bit_gen|paint_r~7 (
// Equation(s):
// \vga|bit_gen|paint_r~7_combout  = ( !\vga|bit_gen|LessThan27~0_combout  & ( (\vga|bit_gen|LessThan25~0_combout  & (!\vga|bit_gen|control|v_count [15] & !\vga|bit_gen|control|v_count [14])) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|LessThan25~0_combout ),
	.datac(!\vga|bit_gen|control|v_count [15]),
	.datad(!\vga|bit_gen|control|v_count [14]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|LessThan27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|paint_r~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|paint_r~7 .extended_lut = "off";
defparam \vga|bit_gen|paint_r~7 .lut_mask = 64'h3000300000000000;
defparam \vga|bit_gen|paint_r~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N18
cyclonev_lcell_comb \vga|bit_gen|paint_r~28 (
// Equation(s):
// \vga|bit_gen|paint_r~28_combout  = ( \vga|bit_gen|LessThan27~1_combout  & ( ((\vga|bit_gen|paint_r~24_combout  & !\vga|bit_gen|paint_r~7_combout )) # (\vga|bit_gen|always2~7_combout ) ) ) # ( !\vga|bit_gen|LessThan27~1_combout  & ( 
// ((!\vga|bit_gen|paint_r~25_combout ) # ((\vga|bit_gen|paint_r~24_combout  & !\vga|bit_gen|paint_r~7_combout ))) # (\vga|bit_gen|always2~7_combout ) ) )

	.dataa(!\vga|bit_gen|always2~7_combout ),
	.datab(!\vga|bit_gen|paint_r~24_combout ),
	.datac(!\vga|bit_gen|paint_r~25_combout ),
	.datad(!\vga|bit_gen|paint_r~7_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|LessThan27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|paint_r~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|paint_r~28 .extended_lut = "off";
defparam \vga|bit_gen|paint_r~28 .lut_mask = 64'hF7F5F7F577557755;
defparam \vga|bit_gen|paint_r~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N9
cyclonev_lcell_comb \vga|bit_gen|paint_r~26 (
// Equation(s):
// \vga|bit_gen|paint_r~26_combout  = ( \vga|bit_gen|paint_r~15_combout  & ( \vga|bit_gen|paint_r~3_combout  & ( (\vga|bit_gen|paint_r~24_combout  & !\vga|bit_gen|LessThan24~0_combout ) ) ) ) # ( !\vga|bit_gen|paint_r~15_combout  & ( 
// \vga|bit_gen|paint_r~3_combout  & ( (!\vga|bit_gen|paint_r~25_combout ) # ((\vga|bit_gen|paint_r~24_combout  & !\vga|bit_gen|LessThan24~0_combout )) ) ) ) # ( \vga|bit_gen|paint_r~15_combout  & ( !\vga|bit_gen|paint_r~3_combout  ) ) # ( 
// !\vga|bit_gen|paint_r~15_combout  & ( !\vga|bit_gen|paint_r~3_combout  ) )

	.dataa(!\vga|bit_gen|paint_r~25_combout ),
	.datab(!\vga|bit_gen|paint_r~24_combout ),
	.datac(!\vga|bit_gen|LessThan24~0_combout ),
	.datad(gnd),
	.datae(!\vga|bit_gen|paint_r~15_combout ),
	.dataf(!\vga|bit_gen|paint_r~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|paint_r~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|paint_r~26 .extended_lut = "off";
defparam \vga|bit_gen|paint_r~26 .lut_mask = 64'hFFFFFFFFBABA3030;
defparam \vga|bit_gen|paint_r~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N27
cyclonev_lcell_comb \vga|bit_gen|paint_r~27 (
// Equation(s):
// \vga|bit_gen|paint_r~27_combout  = ( \vga|bit_gen|paint_r~25_combout  & ( \vga|bit_gen|paint_r~3_combout  & ( (\vga|bit_gen|LessThan24~1_combout  & \vga|bit_gen|paint_r~24_combout ) ) ) ) # ( !\vga|bit_gen|paint_r~25_combout  & ( 
// \vga|bit_gen|paint_r~3_combout  & ( (!\vga|bit_gen|LessThan27~1_combout ) # ((\vga|bit_gen|LessThan24~1_combout  & \vga|bit_gen|paint_r~24_combout )) ) ) ) # ( \vga|bit_gen|paint_r~25_combout  & ( !\vga|bit_gen|paint_r~3_combout  ) ) # ( 
// !\vga|bit_gen|paint_r~25_combout  & ( !\vga|bit_gen|paint_r~3_combout  ) )

	.dataa(!\vga|bit_gen|LessThan24~1_combout ),
	.datab(gnd),
	.datac(!\vga|bit_gen|paint_r~24_combout ),
	.datad(!\vga|bit_gen|LessThan27~1_combout ),
	.datae(!\vga|bit_gen|paint_r~25_combout ),
	.dataf(!\vga|bit_gen|paint_r~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|paint_r~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|paint_r~27 .extended_lut = "off";
defparam \vga|bit_gen|paint_r~27 .lut_mask = 64'hFFFFFFFFFF050505;
defparam \vga|bit_gen|paint_r~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N0
cyclonev_lcell_comb \vga|bit_gen|Mux2~2 (
// Equation(s):
// \vga|bit_gen|Mux2~2_combout  = ( !\vga|bit_gen|bcdee|bcd[5]~64_combout  & ( ((!\vga|bit_gen|bcdee|bcd[4]~63_combout  & (((\vga|bit_gen|paint_r~27_combout )))) # (\vga|bit_gen|bcdee|bcd[4]~63_combout  & (\vga|bit_gen|paint_r~28_combout ))) ) ) # ( 
// \vga|bit_gen|bcdee|bcd[5]~64_combout  & ( ((!\vga|bit_gen|bcdee|bcd[4]~63_combout  & (((!\vga|bit_gen|paint_r~1_combout )) # (\vga|bit_gen|paint_r~24_combout ))) # (\vga|bit_gen|bcdee|bcd[4]~63_combout  & (((\vga|bit_gen|paint_r~26_combout ))))) ) )

	.dataa(!\vga|bit_gen|paint_r~28_combout ),
	.datab(!\vga|bit_gen|paint_r~24_combout ),
	.datac(!\vga|bit_gen|paint_r~1_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd[4]~63_combout ),
	.datae(!\vga|bit_gen|bcdee|bcd[5]~64_combout ),
	.dataf(!\vga|bit_gen|paint_r~26_combout ),
	.datag(!\vga|bit_gen|paint_r~27_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|Mux2~2 .extended_lut = "on";
defparam \vga|bit_gen|Mux2~2 .lut_mask = 64'h0F55F3000F55F3FF;
defparam \vga|bit_gen|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N18
cyclonev_lcell_comb \vga|bit_gen|display_r[5]~15 (
// Equation(s):
// \vga|bit_gen|display_r[5]~15_combout  = ( \vga|bit_gen|Mux2~0_combout  & ( \vga|bit_gen|Mux2~2_combout  & ( (!\vga|bit_gen|bcdee|bcd[7]~62_combout ) # ((!\vga|bit_gen|bcdee|bcd[6]~61_combout  & (!\vga|bit_gen|bcdee|bcd[5]~64_combout  & 
// !\vga|bit_gen|Mux2~1_combout ))) ) ) ) # ( !\vga|bit_gen|Mux2~0_combout  & ( \vga|bit_gen|Mux2~2_combout  & ( (!\vga|bit_gen|bcdee|bcd[6]~61_combout  & (!\vga|bit_gen|bcdee|bcd[5]~64_combout  & (!\vga|bit_gen|Mux2~1_combout  & 
// \vga|bit_gen|bcdee|bcd[7]~62_combout ))) # (\vga|bit_gen|bcdee|bcd[6]~61_combout  & (((!\vga|bit_gen|bcdee|bcd[7]~62_combout )))) ) ) ) # ( \vga|bit_gen|Mux2~0_combout  & ( !\vga|bit_gen|Mux2~2_combout  & ( (!\vga|bit_gen|bcdee|bcd[6]~61_combout  & 
// ((!\vga|bit_gen|bcdee|bcd[7]~62_combout ) # ((!\vga|bit_gen|bcdee|bcd[5]~64_combout  & !\vga|bit_gen|Mux2~1_combout )))) ) ) ) # ( !\vga|bit_gen|Mux2~0_combout  & ( !\vga|bit_gen|Mux2~2_combout  & ( (!\vga|bit_gen|bcdee|bcd[6]~61_combout  & 
// (!\vga|bit_gen|bcdee|bcd[5]~64_combout  & (!\vga|bit_gen|Mux2~1_combout  & \vga|bit_gen|bcdee|bcd[7]~62_combout ))) ) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd[6]~61_combout ),
	.datab(!\vga|bit_gen|bcdee|bcd[5]~64_combout ),
	.datac(!\vga|bit_gen|Mux2~1_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd[7]~62_combout ),
	.datae(!\vga|bit_gen|Mux2~0_combout ),
	.dataf(!\vga|bit_gen|Mux2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_r[5]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_r[5]~15 .extended_lut = "off";
defparam \vga|bit_gen|display_r[5]~15 .lut_mask = 64'h0080AA805580FF80;
defparam \vga|bit_gen|display_r[5]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N48
cyclonev_lcell_comb \vga|bit_gen|display_r[5]~8 (
// Equation(s):
// \vga|bit_gen|display_r[5]~8_combout  = ( \vga|bit_gen|display_r[5]~16_combout  & ( \vga|bit_gen|display_r[5]~15_combout  & ( ((\vga|bit_gen|display_r[5]~1_combout  & (!\vga|bit_gen|vga_b[7]~0_combout  & !\vga|bit_gen|vga_b[7]~3_combout ))) # 
// (\vga|bit_gen|Mux0~2_combout ) ) ) ) # ( !\vga|bit_gen|display_r[5]~16_combout  & ( \vga|bit_gen|display_r[5]~15_combout  & ( (\vga|bit_gen|display_r[5]~1_combout  & (!\vga|bit_gen|vga_b[7]~0_combout  & !\vga|bit_gen|vga_b[7]~3_combout )) ) ) ) # ( 
// \vga|bit_gen|display_r[5]~16_combout  & ( !\vga|bit_gen|display_r[5]~15_combout  & ( \vga|bit_gen|Mux0~2_combout  ) ) )

	.dataa(!\vga|bit_gen|display_r[5]~1_combout ),
	.datab(!\vga|bit_gen|vga_b[7]~0_combout ),
	.datac(!\vga|bit_gen|Mux0~2_combout ),
	.datad(!\vga|bit_gen|vga_b[7]~3_combout ),
	.datae(!\vga|bit_gen|display_r[5]~16_combout ),
	.dataf(!\vga|bit_gen|display_r[5]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_r[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_r[5]~8 .extended_lut = "off";
defparam \vga|bit_gen|display_r[5]~8 .lut_mask = 64'h00000F0F44004F0F;
defparam \vga|bit_gen|display_r[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N15
cyclonev_lcell_comb \vga|bit_gen|Mux0~0 (
// Equation(s):
// \vga|bit_gen|Mux0~0_combout  = ( \vga|bit_gen|paint_r~10_combout  & ( !\vga|bit_gen|always2~7_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|always2~7_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|paint_r~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|Mux0~0 .extended_lut = "off";
defparam \vga|bit_gen|Mux0~0 .lut_mask = 64'h00000000FF00FF00;
defparam \vga|bit_gen|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N3
cyclonev_lcell_comb \vga|bit_gen|LessThan10~0 (
// Equation(s):
// \vga|bit_gen|LessThan10~0_combout  = ( \vga|bit_gen|control|h_count [5] & ( \vga|bit_gen|control|h_count [2] & ( (\vga|bit_gen|control|h_count [3] & \vga|bit_gen|control|h_count [4]) ) ) ) # ( \vga|bit_gen|control|h_count [5] & ( 
// !\vga|bit_gen|control|h_count [2] & ( (\vga|bit_gen|control|h_count [1] & (\vga|bit_gen|control|h_count [3] & \vga|bit_gen|control|h_count [4])) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [1]),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [3]),
	.datad(!\vga|bit_gen|control|h_count [4]),
	.datae(!\vga|bit_gen|control|h_count [5]),
	.dataf(!\vga|bit_gen|control|h_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|LessThan10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|LessThan10~0 .extended_lut = "off";
defparam \vga|bit_gen|LessThan10~0 .lut_mask = 64'h000000050000000F;
defparam \vga|bit_gen|LessThan10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N39
cyclonev_lcell_comb \vga|bit_gen|paint_r~11 (
// Equation(s):
// \vga|bit_gen|paint_r~11_combout  = ( \vga|bit_gen|LessThan4~1_combout  & ( (!\vga|bit_gen|control|h_count [15] & ((!\vga|bit_gen|sprite_p2|Equal1~2_combout ) # ((\vga|bit_gen|control|h_count [9] & \vga|bit_gen|LessThan10~0_combout )))) ) ) # ( 
// !\vga|bit_gen|LessThan4~1_combout  & ( (!\vga|bit_gen|control|h_count [15] & ((!\vga|bit_gen|sprite_p2|Equal1~2_combout ) # (\vga|bit_gen|control|h_count [9]))) ) )

	.dataa(!\vga|bit_gen|sprite_p2|Equal1~2_combout ),
	.datab(!\vga|bit_gen|control|h_count [15]),
	.datac(!\vga|bit_gen|control|h_count [9]),
	.datad(!\vga|bit_gen|LessThan10~0_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|LessThan4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|paint_r~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|paint_r~11 .extended_lut = "off";
defparam \vga|bit_gen|paint_r~11 .lut_mask = 64'h8C8C8C8C888C888C;
defparam \vga|bit_gen|paint_r~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N18
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd[8]~51 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd[8]~51_combout  = ( \vga|bit_gen|bcdee|bcd~41_combout  & ( \vga|bit_gen|bcdee|bcd~43_combout  & ( (!\vga|bit_gen|bcdee|bcd~7_combout  & (((!\vga|bit_gen|bcdee|bcd~40_combout ) # (\vga|bit_gen|bcdee|bcd~42_combout )))) # 
// (\vga|bit_gen|bcdee|bcd~7_combout  & ((!\vga|bit_gen|bcdee|bcd~50_combout ) # ((\vga|bit_gen|bcdee|bcd~40_combout )))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~41_combout  & ( \vga|bit_gen|bcdee|bcd~43_combout  & ( (!\vga|bit_gen|bcdee|bcd~7_combout  & 
// (((!\vga|bit_gen|bcdee|bcd~42_combout )))) # (\vga|bit_gen|bcdee|bcd~7_combout  & ((!\vga|bit_gen|bcdee|bcd~50_combout  & (\vga|bit_gen|bcdee|bcd~40_combout  & !\vga|bit_gen|bcdee|bcd~42_combout )) # (\vga|bit_gen|bcdee|bcd~50_combout  & 
// (!\vga|bit_gen|bcdee|bcd~40_combout  & \vga|bit_gen|bcdee|bcd~42_combout )))) ) ) ) # ( \vga|bit_gen|bcdee|bcd~41_combout  & ( !\vga|bit_gen|bcdee|bcd~43_combout  & ( (!\vga|bit_gen|bcdee|bcd~7_combout  & ((!\vga|bit_gen|bcdee|bcd~50_combout  & 
// (\vga|bit_gen|bcdee|bcd~40_combout  & \vga|bit_gen|bcdee|bcd~42_combout )) # (\vga|bit_gen|bcdee|bcd~50_combout  & (!\vga|bit_gen|bcdee|bcd~40_combout  & !\vga|bit_gen|bcdee|bcd~42_combout )))) # (\vga|bit_gen|bcdee|bcd~7_combout  & 
// (((!\vga|bit_gen|bcdee|bcd~40_combout ) # (!\vga|bit_gen|bcdee|bcd~42_combout )))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~41_combout  & ( !\vga|bit_gen|bcdee|bcd~43_combout  & ( (!\vga|bit_gen|bcdee|bcd~7_combout  & ((!\vga|bit_gen|bcdee|bcd~50_combout ) # 
// ((\vga|bit_gen|bcdee|bcd~40_combout )))) # (\vga|bit_gen|bcdee|bcd~7_combout  & (((\vga|bit_gen|bcdee|bcd~42_combout )))) ) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd~7_combout ),
	.datab(!\vga|bit_gen|bcdee|bcd~50_combout ),
	.datac(!\vga|bit_gen|bcdee|bcd~40_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd~42_combout ),
	.datae(!\vga|bit_gen|bcdee|bcd~41_combout ),
	.dataf(!\vga|bit_gen|bcdee|bcd~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd[8]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd[8]~51 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd[8]~51 .lut_mask = 64'h8ADF7558AE10E5EF;
defparam \vga|bit_gen|bcdee|bcd[8]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N24
cyclonev_lcell_comb \vga|bit_gen|Mux1~0 (
// Equation(s):
// \vga|bit_gen|Mux1~0_combout  = ( \vga|bit_gen|bcdee|bcd[8]~51_combout  & ( (\vga|bit_gen|paint_r~11_combout  & \vga|bit_gen|paint_r~3_combout ) ) ) # ( !\vga|bit_gen|bcdee|bcd[8]~51_combout  & ( (\vga|bit_gen|Mux0~0_combout  & 
// ((\vga|bit_gen|LessThan27~1_combout ) # (\vga|bit_gen|paint_r~11_combout ))) ) )

	.dataa(!\vga|bit_gen|Mux0~0_combout ),
	.datab(!\vga|bit_gen|paint_r~11_combout ),
	.datac(!\vga|bit_gen|LessThan27~1_combout ),
	.datad(!\vga|bit_gen|paint_r~3_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|bcdee|bcd[8]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|Mux1~0 .extended_lut = "off";
defparam \vga|bit_gen|Mux1~0 .lut_mask = 64'h1515151500330033;
defparam \vga|bit_gen|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N48
cyclonev_lcell_comb \vga|bit_gen|LessThan11~0 (
// Equation(s):
// \vga|bit_gen|LessThan11~0_combout  = ( !\vga|bit_gen|control|h_count [5] & ( !\vga|bit_gen|control|h_count [4] & ( (!\vga|bit_gen|control|h_count [3] & ((!\vga|bit_gen|control|h_count [2]) # ((!\vga|bit_gen|control|h_count [0] & 
// !\vga|bit_gen|control|h_count [1])))) ) ) )

	.dataa(!\vga|bit_gen|control|h_count [0]),
	.datab(!\vga|bit_gen|control|h_count [2]),
	.datac(!\vga|bit_gen|control|h_count [3]),
	.datad(!\vga|bit_gen|control|h_count [1]),
	.datae(!\vga|bit_gen|control|h_count [5]),
	.dataf(!\vga|bit_gen|control|h_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|LessThan11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|LessThan11~0 .extended_lut = "off";
defparam \vga|bit_gen|LessThan11~0 .lut_mask = 64'hE0C0000000000000;
defparam \vga|bit_gen|LessThan11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N57
cyclonev_lcell_comb \vga|bit_gen|LessThan11~1 (
// Equation(s):
// \vga|bit_gen|LessThan11~1_combout  = ( \vga|bit_gen|control|h_count [9] & ( (\vga|bit_gen|sprite_p2|Equal1~2_combout  & (\vga|bit_gen|control|Equal2~1_combout  & ((!\vga|bit_gen|control|h_count [6]) # (\vga|bit_gen|LessThan11~0_combout )))) ) ) # ( 
// !\vga|bit_gen|control|h_count [9] & ( \vga|bit_gen|sprite_p2|Equal1~2_combout  ) )

	.dataa(!\vga|bit_gen|sprite_p2|Equal1~2_combout ),
	.datab(!\vga|bit_gen|control|h_count [6]),
	.datac(!\vga|bit_gen|control|Equal2~1_combout ),
	.datad(!\vga|bit_gen|LessThan11~0_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|h_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|LessThan11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|LessThan11~1 .extended_lut = "off";
defparam \vga|bit_gen|LessThan11~1 .lut_mask = 64'h5555555504050405;
defparam \vga|bit_gen|LessThan11~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y72_N6
cyclonev_lcell_comb \vga|bit_gen|paint_r~9 (
// Equation(s):
// \vga|bit_gen|paint_r~9_combout  = ( !\vga|bit_gen|LessThan11~1_combout  & ( !\vga|bit_gen|control|h_count [15] ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|h_count [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|LessThan11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|paint_r~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|paint_r~9 .extended_lut = "off";
defparam \vga|bit_gen|paint_r~9 .lut_mask = 64'hCCCCCCCC00000000;
defparam \vga|bit_gen|paint_r~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N48
cyclonev_lcell_comb \vga|bit_gen|vga_b[7]~4 (
// Equation(s):
// \vga|bit_gen|vga_b[7]~4_combout  = ( \vga|bit_gen|always2~18_combout  & ( \vga|bit_gen|always2~6_combout  & ( (\vga|bit_gen|control|v_bright~q  & \vga|bit_gen|control|h_bright~q ) ) ) ) # ( !\vga|bit_gen|always2~18_combout  & ( 
// \vga|bit_gen|always2~6_combout  & ( (\vga|bit_gen|control|v_bright~q  & \vga|bit_gen|control|h_bright~q ) ) ) ) # ( !\vga|bit_gen|always2~18_combout  & ( !\vga|bit_gen|always2~6_combout  & ( (\vga|bit_gen|control|v_bright~q  & 
// \vga|bit_gen|control|h_bright~q ) ) ) )

	.dataa(!\vga|bit_gen|control|v_bright~q ),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_bright~q ),
	.datad(gnd),
	.datae(!\vga|bit_gen|always2~18_combout ),
	.dataf(!\vga|bit_gen|always2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|vga_b[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|vga_b[7]~4 .extended_lut = "off";
defparam \vga|bit_gen|vga_b[7]~4 .lut_mask = 64'h0505000005050505;
defparam \vga|bit_gen|vga_b[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N45
cyclonev_lcell_comb \vga|bit_gen|vga_b[7]~5 (
// Equation(s):
// \vga|bit_gen|vga_b[7]~5_combout  = ( !\vga|bit_gen|vga_b[7]~1_combout  & ( (\vga|bit_gen|control|h_bright~q  & \vga|bit_gen|control|v_bright~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_bright~q ),
	.datad(!\vga|bit_gen|control|v_bright~q ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|vga_b[7]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|vga_b[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|vga_b[7]~5 .extended_lut = "off";
defparam \vga|bit_gen|vga_b[7]~5 .lut_mask = 64'h000F000F00000000;
defparam \vga|bit_gen|vga_b[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N42
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd[10]~53 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd[10]~53_combout  = ( \vga|bit_gen|bcdee|bcd~44_combout  & ( \vga|bit_gen|bcdee|bcd~46_combout  & ( (!\vga|bit_gen|bcdee|bcd~20_combout  & (!\vga|bit_gen|bcdee|bcd~45_combout  & (!\vga|bit_gen|bcdee|bcd~19_combout  $ 
// (!\vga|bit_gen|bcdee|bcd~47_combout )))) # (\vga|bit_gen|bcdee|bcd~20_combout  & (!\vga|bit_gen|bcdee|bcd~19_combout  $ ((!\vga|bit_gen|bcdee|bcd~45_combout )))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~44_combout  & ( \vga|bit_gen|bcdee|bcd~46_combout  & ( 
// (!\vga|bit_gen|bcdee|bcd~19_combout  & (!\vga|bit_gen|bcdee|bcd~20_combout  & !\vga|bit_gen|bcdee|bcd~45_combout )) # (\vga|bit_gen|bcdee|bcd~19_combout  & (!\vga|bit_gen|bcdee|bcd~20_combout  $ (!\vga|bit_gen|bcdee|bcd~45_combout ))) ) ) ) # ( 
// \vga|bit_gen|bcdee|bcd~44_combout  & ( !\vga|bit_gen|bcdee|bcd~46_combout  & ( (!\vga|bit_gen|bcdee|bcd~20_combout  & (!\vga|bit_gen|bcdee|bcd~19_combout  $ (!\vga|bit_gen|bcdee|bcd~45_combout  $ (\vga|bit_gen|bcdee|bcd~47_combout )))) # 
// (\vga|bit_gen|bcdee|bcd~20_combout  & ((!\vga|bit_gen|bcdee|bcd~19_combout  & (\vga|bit_gen|bcdee|bcd~45_combout  & !\vga|bit_gen|bcdee|bcd~47_combout )) # (\vga|bit_gen|bcdee|bcd~19_combout  & (!\vga|bit_gen|bcdee|bcd~45_combout  & 
// \vga|bit_gen|bcdee|bcd~47_combout )))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~44_combout  & ( !\vga|bit_gen|bcdee|bcd~46_combout  & ( (!\vga|bit_gen|bcdee|bcd~19_combout  & (((\vga|bit_gen|bcdee|bcd~20_combout  & \vga|bit_gen|bcdee|bcd~45_combout )) # 
// (\vga|bit_gen|bcdee|bcd~47_combout ))) # (\vga|bit_gen|bcdee|bcd~19_combout  & (((!\vga|bit_gen|bcdee|bcd~45_combout  & !\vga|bit_gen|bcdee|bcd~47_combout )))) ) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd~19_combout ),
	.datab(!\vga|bit_gen|bcdee|bcd~20_combout ),
	.datac(!\vga|bit_gen|bcdee|bcd~45_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd~47_combout ),
	.datae(!\vga|bit_gen|bcdee|bcd~44_combout ),
	.dataf(!\vga|bit_gen|bcdee|bcd~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd[10]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd[10]~53 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd[10]~53 .lut_mask = 64'h52AA4A9494945292;
defparam \vga|bit_gen|bcdee|bcd[10]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N6
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd[9]~52 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd[9]~52_combout  = ( \vga|bit_gen|bcdee|bcd~45_combout  & ( \vga|bit_gen|bcdee|bcd~44_combout  & ( (!\vga|bit_gen|bcdee|bcd~19_combout  & ((!\vga|bit_gen|bcdee|bcd~46_combout  & ((!\vga|bit_gen|bcdee|bcd~20_combout ) # 
// (\vga|bit_gen|bcdee|bcd~47_combout ))) # (\vga|bit_gen|bcdee|bcd~46_combout  & ((\vga|bit_gen|bcdee|bcd~20_combout ))))) # (\vga|bit_gen|bcdee|bcd~19_combout  & (!\vga|bit_gen|bcdee|bcd~20_combout  & ((\vga|bit_gen|bcdee|bcd~46_combout ) # 
// (\vga|bit_gen|bcdee|bcd~47_combout )))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~45_combout  & ( \vga|bit_gen|bcdee|bcd~44_combout  & ( (!\vga|bit_gen|bcdee|bcd~46_combout  & (\vga|bit_gen|bcdee|bcd~20_combout  & ((\vga|bit_gen|bcdee|bcd~19_combout ) # 
// (\vga|bit_gen|bcdee|bcd~47_combout )))) # (\vga|bit_gen|bcdee|bcd~46_combout  & (!\vga|bit_gen|bcdee|bcd~47_combout  & ((!\vga|bit_gen|bcdee|bcd~20_combout )))) ) ) ) # ( \vga|bit_gen|bcdee|bcd~45_combout  & ( !\vga|bit_gen|bcdee|bcd~44_combout  & ( 
// (!\vga|bit_gen|bcdee|bcd~19_combout  & (!\vga|bit_gen|bcdee|bcd~47_combout  & (!\vga|bit_gen|bcdee|bcd~46_combout  & \vga|bit_gen|bcdee|bcd~20_combout ))) # (\vga|bit_gen|bcdee|bcd~19_combout  & (!\vga|bit_gen|bcdee|bcd~20_combout  $ 
// (((\vga|bit_gen|bcdee|bcd~46_combout ) # (\vga|bit_gen|bcdee|bcd~47_combout ))))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~45_combout  & ( !\vga|bit_gen|bcdee|bcd~44_combout  & ( (!\vga|bit_gen|bcdee|bcd~20_combout  & ((!\vga|bit_gen|bcdee|bcd~47_combout  & 
// ((!\vga|bit_gen|bcdee|bcd~46_combout ))) # (\vga|bit_gen|bcdee|bcd~47_combout  & (!\vga|bit_gen|bcdee|bcd~19_combout )))) # (\vga|bit_gen|bcdee|bcd~20_combout  & (((\vga|bit_gen|bcdee|bcd~46_combout )))) ) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd~47_combout ),
	.datab(!\vga|bit_gen|bcdee|bcd~19_combout ),
	.datac(!\vga|bit_gen|bcdee|bcd~46_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd~20_combout ),
	.datae(!\vga|bit_gen|bcdee|bcd~45_combout ),
	.dataf(!\vga|bit_gen|bcdee|bcd~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd[9]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd[9]~52 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd[9]~52 .lut_mask = 64'hE40F20930A70D34C;
defparam \vga|bit_gen|bcdee|bcd[9]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N48
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd[11]~54 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd[11]~54_combout  = ( \vga|bit_gen|bcdee|bcd~44_combout  & ( \vga|bit_gen|bcdee|bcd~46_combout  & ( (!\vga|bit_gen|bcdee|bcd~20_combout  & ((!\vga|bit_gen|bcdee|bcd~19_combout  & (\vga|bit_gen|bcdee|bcd~45_combout )) # 
// (\vga|bit_gen|bcdee|bcd~19_combout  & (!\vga|bit_gen|bcdee|bcd~45_combout  & \vga|bit_gen|bcdee|bcd~47_combout )))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~44_combout  & ( \vga|bit_gen|bcdee|bcd~46_combout  & ( (!\vga|bit_gen|bcdee|bcd~19_combout  & 
// (\vga|bit_gen|bcdee|bcd~20_combout  & (\vga|bit_gen|bcdee|bcd~45_combout ))) # (\vga|bit_gen|bcdee|bcd~19_combout  & (!\vga|bit_gen|bcdee|bcd~20_combout  & (!\vga|bit_gen|bcdee|bcd~45_combout  & !\vga|bit_gen|bcdee|bcd~47_combout ))) ) ) ) # ( 
// \vga|bit_gen|bcdee|bcd~44_combout  & ( !\vga|bit_gen|bcdee|bcd~46_combout  & ( (!\vga|bit_gen|bcdee|bcd~20_combout  & (\vga|bit_gen|bcdee|bcd~47_combout  & ((\vga|bit_gen|bcdee|bcd~45_combout ) # (\vga|bit_gen|bcdee|bcd~19_combout )))) # 
// (\vga|bit_gen|bcdee|bcd~20_combout  & (!\vga|bit_gen|bcdee|bcd~47_combout  & (!\vga|bit_gen|bcdee|bcd~19_combout  $ (\vga|bit_gen|bcdee|bcd~45_combout )))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~44_combout  & ( !\vga|bit_gen|bcdee|bcd~46_combout  & ( 
// (!\vga|bit_gen|bcdee|bcd~19_combout  & (!\vga|bit_gen|bcdee|bcd~20_combout  & (\vga|bit_gen|bcdee|bcd~45_combout ))) # (\vga|bit_gen|bcdee|bcd~19_combout  & (\vga|bit_gen|bcdee|bcd~20_combout  & (!\vga|bit_gen|bcdee|bcd~45_combout  & 
// \vga|bit_gen|bcdee|bcd~47_combout ))) ) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd~19_combout ),
	.datab(!\vga|bit_gen|bcdee|bcd~20_combout ),
	.datac(!\vga|bit_gen|bcdee|bcd~45_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd~47_combout ),
	.datae(!\vga|bit_gen|bcdee|bcd~44_combout ),
	.dataf(!\vga|bit_gen|bcdee|bcd~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd[11]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd[11]~54 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd[11]~54 .lut_mask = 64'h0818214C42020848;
defparam \vga|bit_gen|bcdee|bcd[11]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N27
cyclonev_lcell_comb \vga|bit_gen|display_r[5]~4 (
// Equation(s):
// \vga|bit_gen|display_r[5]~4_combout  = ( \vga|bit_gen|bcdee|bcd[11]~54_combout  & ( (!\vga|bit_gen|bcdee|bcd[10]~53_combout  & !\vga|bit_gen|bcdee|bcd[9]~52_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|bcdee|bcd[10]~53_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd[9]~52_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|bcdee|bcd[11]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_r[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_r[5]~4 .extended_lut = "off";
defparam \vga|bit_gen|display_r[5]~4 .lut_mask = 64'h00000000F000F000;
defparam \vga|bit_gen|display_r[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N57
cyclonev_lcell_comb \vga|bit_gen|display_r[5]~5 (
// Equation(s):
// \vga|bit_gen|display_r[5]~5_combout  = ( \vga|bit_gen|display_r[5]~4_combout  & ( (!\vga|bit_gen|vga_b[7]~4_combout  & (\vga|bit_gen|vga_b[7]~5_combout  & ((!\vga|bit_gen|Mux1~0_combout ) # (\vga|bit_gen|paint_r~9_combout )))) ) )

	.dataa(!\vga|bit_gen|Mux1~0_combout ),
	.datab(!\vga|bit_gen|paint_r~9_combout ),
	.datac(!\vga|bit_gen|vga_b[7]~4_combout ),
	.datad(!\vga|bit_gen|vga_b[7]~5_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|display_r[5]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_r[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_r[5]~5 .extended_lut = "off";
defparam \vga|bit_gen|display_r[5]~5 .lut_mask = 64'h0000000000B000B0;
defparam \vga|bit_gen|display_r[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N36
cyclonev_lcell_comb \vga|bit_gen|always2~8 (
// Equation(s):
// \vga|bit_gen|always2~8_combout  = ( !\vga|bit_gen|LessThan27~1_combout  & ( !\vga|bit_gen|paint_r~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|paint_r~4_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|LessThan27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|always2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|always2~8 .extended_lut = "off";
defparam \vga|bit_gen|always2~8 .lut_mask = 64'hFF00FF0000000000;
defparam \vga|bit_gen|always2~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N24
cyclonev_lcell_comb \vga|bit_gen|paint_r~8 (
// Equation(s):
// \vga|bit_gen|paint_r~8_combout  = ( \vga|bit_gen|always2~8_combout  ) # ( !\vga|bit_gen|always2~8_combout  & ( ((\vga|bit_gen|paint_r~0_combout  & !\vga|bit_gen|paint_r~7_combout )) # (\vga|bit_gen|always2~7_combout ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|paint_r~0_combout ),
	.datac(!\vga|bit_gen|always2~7_combout ),
	.datad(!\vga|bit_gen|paint_r~7_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|always2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|paint_r~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|paint_r~8 .extended_lut = "off";
defparam \vga|bit_gen|paint_r~8 .lut_mask = 64'h3F0F3F0FFFFFFFFF;
defparam \vga|bit_gen|paint_r~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N30
cyclonev_lcell_comb \vga|bit_gen|paint_r~5 (
// Equation(s):
// \vga|bit_gen|paint_r~5_combout  = ( \vga|bit_gen|paint_r~0_combout  & ( \vga|bit_gen|paint_r~4_combout  & ( (!\vga|bit_gen|LessThan24~0_combout ) # (!\vga|bit_gen|paint_r~3_combout ) ) ) ) # ( !\vga|bit_gen|paint_r~0_combout  & ( 
// \vga|bit_gen|paint_r~4_combout  & ( !\vga|bit_gen|paint_r~3_combout  ) ) ) # ( \vga|bit_gen|paint_r~0_combout  & ( !\vga|bit_gen|paint_r~4_combout  & ( (!\vga|bit_gen|LessThan24~0_combout ) # ((!\vga|bit_gen|LessThan27~1_combout ) # 
// (!\vga|bit_gen|paint_r~3_combout )) ) ) ) # ( !\vga|bit_gen|paint_r~0_combout  & ( !\vga|bit_gen|paint_r~4_combout  & ( (!\vga|bit_gen|LessThan27~1_combout ) # ((!\vga|bit_gen|paint_r~3_combout ) # ((!\vga|bit_gen|LessThan24~0_combout  & 
// !\vga|bit_gen|control|v_count [15]))) ) ) )

	.dataa(!\vga|bit_gen|LessThan24~0_combout ),
	.datab(!\vga|bit_gen|control|v_count [15]),
	.datac(!\vga|bit_gen|LessThan27~1_combout ),
	.datad(!\vga|bit_gen|paint_r~3_combout ),
	.datae(!\vga|bit_gen|paint_r~0_combout ),
	.dataf(!\vga|bit_gen|paint_r~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|paint_r~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|paint_r~5 .extended_lut = "off";
defparam \vga|bit_gen|paint_r~5 .lut_mask = 64'hFFF8FFFAFF00FFAA;
defparam \vga|bit_gen|paint_r~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N27
cyclonev_lcell_comb \vga|bit_gen|paint_r~6 (
// Equation(s):
// \vga|bit_gen|paint_r~6_combout  = ( \vga|bit_gen|always2~8_combout  ) # ( !\vga|bit_gen|always2~8_combout  & ( (!\vga|bit_gen|paint_r~3_combout ) # ((\vga|bit_gen|LessThan24~1_combout  & \vga|bit_gen|paint_r~0_combout )) ) )

	.dataa(!\vga|bit_gen|LessThan24~1_combout ),
	.datab(!\vga|bit_gen|paint_r~0_combout ),
	.datac(gnd),
	.datad(!\vga|bit_gen|paint_r~3_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|always2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|paint_r~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|paint_r~6 .extended_lut = "off";
defparam \vga|bit_gen|paint_r~6 .lut_mask = 64'hFF11FF11FFFFFFFF;
defparam \vga|bit_gen|paint_r~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N54
cyclonev_lcell_comb \vga|bit_gen|Mux0~3 (
// Equation(s):
// \vga|bit_gen|Mux0~3_combout  = ( !\vga|bit_gen|bcdee|bcd[13]~49_combout  & ( (((!\vga|bit_gen|bcdee|bcd[12]~48_combout  & ((\vga|bit_gen|paint_r~6_combout ))) # (\vga|bit_gen|bcdee|bcd[12]~48_combout  & (\vga|bit_gen|paint_r~8_combout )))) ) ) # ( 
// \vga|bit_gen|bcdee|bcd[13]~49_combout  & ( ((!\vga|bit_gen|bcdee|bcd[12]~48_combout  & ((!\vga|bit_gen|paint_r~1_combout ) # ((\vga|bit_gen|paint_r~0_combout )))) # (\vga|bit_gen|bcdee|bcd[12]~48_combout  & (((\vga|bit_gen|paint_r~5_combout ))))) ) )

	.dataa(!\vga|bit_gen|paint_r~8_combout ),
	.datab(!\vga|bit_gen|paint_r~1_combout ),
	.datac(!\vga|bit_gen|paint_r~0_combout ),
	.datad(!\vga|bit_gen|paint_r~5_combout ),
	.datae(!\vga|bit_gen|bcdee|bcd[13]~49_combout ),
	.dataf(!\vga|bit_gen|bcdee|bcd[12]~48_combout ),
	.datag(!\vga|bit_gen|paint_r~6_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|Mux0~3 .extended_lut = "on";
defparam \vga|bit_gen|Mux0~3 .lut_mask = 64'h0F0FCFCF555500FF;
defparam \vga|bit_gen|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N12
cyclonev_lcell_comb \vga|bit_gen|display_r[5]~3 (
// Equation(s):
// \vga|bit_gen|display_r[5]~3_combout  = ( !\vga|bit_gen|bcdee|bcd[15]~35_combout  & ( (\vga|bit_gen|vga_b[7]~5_combout  & (\vga|bit_gen|vga_b[7]~4_combout  & (\vga|bit_gen|Mux0~3_combout  & \vga|bit_gen|bcdee|bcd[14]~36_combout ))) ) )

	.dataa(!\vga|bit_gen|vga_b[7]~5_combout ),
	.datab(!\vga|bit_gen|vga_b[7]~4_combout ),
	.datac(!\vga|bit_gen|Mux0~3_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd[14]~36_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|bcdee|bcd[15]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_r[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_r[5]~3 .extended_lut = "off";
defparam \vga|bit_gen|display_r[5]~3 .lut_mask = 64'h0001000100000000;
defparam \vga|bit_gen|display_r[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N36
cyclonev_lcell_comb \vga|bit_gen|Mux0~1 (
// Equation(s):
// \vga|bit_gen|Mux0~1_combout  = ( \vga|bit_gen|LessThan27~1_combout  & ( \vga|bit_gen|bcdee|bcd[12]~48_combout  & ( (!\vga|bit_gen|paint_r~0_combout  & (\vga|bit_gen|paint_r~3_combout  & \vga|bit_gen|paint_r~4_combout )) ) ) ) # ( 
// !\vga|bit_gen|LessThan27~1_combout  & ( \vga|bit_gen|bcdee|bcd[12]~48_combout  & ( (!\vga|bit_gen|paint_r~0_combout  & (\vga|bit_gen|paint_r~3_combout  & \vga|bit_gen|paint_r~4_combout )) ) ) ) # ( \vga|bit_gen|LessThan27~1_combout  & ( 
// !\vga|bit_gen|bcdee|bcd[12]~48_combout  & ( (!\vga|bit_gen|paint_r~0_combout  & \vga|bit_gen|Mux0~0_combout ) ) ) ) # ( !\vga|bit_gen|LessThan27~1_combout  & ( !\vga|bit_gen|bcdee|bcd[12]~48_combout  & ( (!\vga|bit_gen|paint_r~0_combout  & 
// (\vga|bit_gen|paint_r~4_combout  & \vga|bit_gen|Mux0~0_combout )) ) ) )

	.dataa(!\vga|bit_gen|paint_r~0_combout ),
	.datab(!\vga|bit_gen|paint_r~3_combout ),
	.datac(!\vga|bit_gen|paint_r~4_combout ),
	.datad(!\vga|bit_gen|Mux0~0_combout ),
	.datae(!\vga|bit_gen|LessThan27~1_combout ),
	.dataf(!\vga|bit_gen|bcdee|bcd[12]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|Mux0~1 .extended_lut = "off";
defparam \vga|bit_gen|Mux0~1 .lut_mask = 64'h000A00AA02020202;
defparam \vga|bit_gen|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N36
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd[2]~59 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd[2]~59_combout  = ( \vga|bit_gen|bcdee|bcd~57_combout  & ( \vga|bit_gen|bcdee|bcd~56_combout  & ( (!\vga_counter_i|cont [1] & ((!\vga_counter_i|cont [2] & (\vga_counter_i|cont [3] & !\vga|bit_gen|bcdee|bcd~55_combout )) # 
// (\vga_counter_i|cont [2] & ((\vga|bit_gen|bcdee|bcd~55_combout ))))) # (\vga_counter_i|cont [1] & (((!\vga_counter_i|cont [2])))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~57_combout  & ( \vga|bit_gen|bcdee|bcd~56_combout  & ( (!\vga|bit_gen|bcdee|bcd~55_combout  
// & ((!\vga_counter_i|cont [1] & (\vga_counter_i|cont [3] & !\vga_counter_i|cont [2])) # (\vga_counter_i|cont [1] & (!\vga_counter_i|cont [3] & \vga_counter_i|cont [2])))) # (\vga|bit_gen|bcdee|bcd~55_combout  & ((!\vga_counter_i|cont [3] $ 
// (\vga_counter_i|cont [2])))) ) ) ) # ( \vga|bit_gen|bcdee|bcd~57_combout  & ( !\vga|bit_gen|bcdee|bcd~56_combout  & ( (!\vga_counter_i|cont [2] & (!\vga|bit_gen|bcdee|bcd~55_combout  & ((!\vga_counter_i|cont [1]) # (\vga_counter_i|cont [3])))) # 
// (\vga_counter_i|cont [2] & (\vga|bit_gen|bcdee|bcd~55_combout  & ((!\vga_counter_i|cont [3]) # (\vga_counter_i|cont [1])))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~57_combout  & ( !\vga|bit_gen|bcdee|bcd~56_combout  & ( (!\vga_counter_i|cont [1] & 
// ((!\vga_counter_i|cont [3] & (!\vga_counter_i|cont [2] $ (!\vga|bit_gen|bcdee|bcd~55_combout ))) # (\vga_counter_i|cont [3] & (\vga_counter_i|cont [2] & \vga|bit_gen|bcdee|bcd~55_combout )))) # (\vga_counter_i|cont [1] & (((!\vga_counter_i|cont [2])))) ) 
// ) )

	.dataa(!\vga_counter_i|cont [1]),
	.datab(!\vga_counter_i|cont [3]),
	.datac(!\vga_counter_i|cont [2]),
	.datad(!\vga|bit_gen|bcdee|bcd~55_combout ),
	.datae(!\vga|bit_gen|bcdee|bcd~57_combout ),
	.dataf(!\vga|bit_gen|bcdee|bcd~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd[2]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd[2]~59 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd[2]~59 .lut_mask = 64'h58D2B00D24C3705A;
defparam \vga|bit_gen|bcdee|bcd[2]~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y70_N33
cyclonev_lcell_comb \vga|bit_gen|LessThan31~0 (
// Equation(s):
// \vga|bit_gen|LessThan31~0_combout  = ( \vga|bit_gen|control|h_count [2] & ( (!\vga|bit_gen|control|h_count [3] & ((!\vga|bit_gen|control|h_count [1]) # (!\vga|bit_gen|control|h_count [0]))) ) ) # ( !\vga|bit_gen|control|h_count [2] & ( 
// !\vga|bit_gen|control|h_count [3] ) )

	.dataa(!\vga|bit_gen|control|h_count [1]),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [0]),
	.datad(!\vga|bit_gen|control|h_count [3]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|h_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|LessThan31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|LessThan31~0 .extended_lut = "off";
defparam \vga|bit_gen|LessThan31~0 .lut_mask = 64'hFF00FF00FA00FA00;
defparam \vga|bit_gen|LessThan31~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y70_N0
cyclonev_lcell_comb \vga|bit_gen|LessThan31~1 (
// Equation(s):
// \vga|bit_gen|LessThan31~1_combout  = ( !\vga|bit_gen|LessThan31~0_combout  & ( (\vga|bit_gen|control|h_count [4] & (\vga|bit_gen|control|h_count [5] & \vga|bit_gen|control|h_count [6])) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|h_count [4]),
	.datac(!\vga|bit_gen|control|h_count [5]),
	.datad(!\vga|bit_gen|control|h_count [6]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|LessThan31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|LessThan31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|LessThan31~1 .extended_lut = "off";
defparam \vga|bit_gen|LessThan31~1 .lut_mask = 64'h0003000300000000;
defparam \vga|bit_gen|LessThan31~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y70_N9
cyclonev_lcell_comb \vga|bit_gen|LessThan31~2 (
// Equation(s):
// \vga|bit_gen|LessThan31~2_combout  = ( \vga|bit_gen|LessThan31~1_combout  & ( \vga|bit_gen|sprite_p2|Equal1~2_combout  & ( !\vga|bit_gen|control|h_count [9] ) ) ) # ( !\vga|bit_gen|LessThan31~1_combout  & ( \vga|bit_gen|sprite_p2|Equal1~2_combout  & ( 
// (!\vga|bit_gen|control|h_count [9]) # (\vga|bit_gen|control|Equal2~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|h_count [9]),
	.datac(!\vga|bit_gen|control|Equal2~1_combout ),
	.datad(gnd),
	.datae(!\vga|bit_gen|LessThan31~1_combout ),
	.dataf(!\vga|bit_gen|sprite_p2|Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|LessThan31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|LessThan31~2 .extended_lut = "off";
defparam \vga|bit_gen|LessThan31~2 .lut_mask = 64'h00000000CFCFCCCC;
defparam \vga|bit_gen|LessThan31~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y70_N24
cyclonev_lcell_comb \vga|bit_gen|paint_r~12 (
// Equation(s):
// \vga|bit_gen|paint_r~12_combout  = (!\vga|bit_gen|control|h_count [15] & !\vga|bit_gen|LessThan31~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|h_count [15]),
	.datad(!\vga|bit_gen|LessThan31~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|paint_r~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|paint_r~12 .extended_lut = "off";
defparam \vga|bit_gen|paint_r~12 .lut_mask = 64'hF000F000F000F000;
defparam \vga|bit_gen|paint_r~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y71_N2
dffeas \vga_counter_i|cont[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\new_mem|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(\vga_counter_i|counter[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_counter_i|cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_counter_i|cont[0] .is_wysiwyg = "true";
defparam \vga_counter_i|cont[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y70_N42
cyclonev_lcell_comb \vga|bit_gen|LessThan26~0 (
// Equation(s):
// \vga|bit_gen|LessThan26~0_combout  = ( \vga|bit_gen|control|h_count [4] & ( (\vga|bit_gen|control|h_count [6] & \vga|bit_gen|control|h_count [5]) ) ) # ( !\vga|bit_gen|control|h_count [4] & ( (\vga|bit_gen|control|h_count [6] & 
// (\vga|bit_gen|control|h_count [2] & (\vga|bit_gen|control|h_count [3] & \vga|bit_gen|control|h_count [5]))) ) )

	.dataa(!\vga|bit_gen|control|h_count [6]),
	.datab(!\vga|bit_gen|control|h_count [2]),
	.datac(!\vga|bit_gen|control|h_count [3]),
	.datad(!\vga|bit_gen|control|h_count [5]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|h_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|LessThan26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|LessThan26~0 .extended_lut = "off";
defparam \vga|bit_gen|LessThan26~0 .lut_mask = 64'h0001000100550055;
defparam \vga|bit_gen|LessThan26~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y70_N48
cyclonev_lcell_comb \vga|bit_gen|paint_r~13 (
// Equation(s):
// \vga|bit_gen|paint_r~13_combout  = ( \vga|bit_gen|control|Equal2~1_combout  & ( \vga|bit_gen|sprite_p2|Equal1~2_combout  & ( (!\vga|bit_gen|control|h_count [15] & (\vga|bit_gen|control|h_count [9] & \vga|bit_gen|LessThan26~0_combout )) ) ) ) # ( 
// !\vga|bit_gen|control|Equal2~1_combout  & ( \vga|bit_gen|sprite_p2|Equal1~2_combout  & ( (!\vga|bit_gen|control|h_count [15] & \vga|bit_gen|control|h_count [9]) ) ) ) # ( \vga|bit_gen|control|Equal2~1_combout  & ( !\vga|bit_gen|sprite_p2|Equal1~2_combout  
// & ( !\vga|bit_gen|control|h_count [15] ) ) ) # ( !\vga|bit_gen|control|Equal2~1_combout  & ( !\vga|bit_gen|sprite_p2|Equal1~2_combout  & ( !\vga|bit_gen|control|h_count [15] ) ) )

	.dataa(!\vga|bit_gen|control|h_count [15]),
	.datab(!\vga|bit_gen|control|h_count [9]),
	.datac(gnd),
	.datad(!\vga|bit_gen|LessThan26~0_combout ),
	.datae(!\vga|bit_gen|control|Equal2~1_combout ),
	.dataf(!\vga|bit_gen|sprite_p2|Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|paint_r~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|paint_r~13 .extended_lut = "off";
defparam \vga|bit_gen|paint_r~13 .lut_mask = 64'hAAAAAAAA22220022;
defparam \vga|bit_gen|paint_r~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N15
cyclonev_lcell_comb \vga|bit_gen|Mux3~1 (
// Equation(s):
// \vga|bit_gen|Mux3~1_combout  = ( \vga|bit_gen|paint_r~13_combout  & ( (!\vga|bit_gen|paint_r~3_combout ) # (\vga|bit_gen|paint_r~12_combout ) ) ) # ( !\vga|bit_gen|paint_r~13_combout  & ( ((!\vga|bit_gen|paint_r~3_combout ) # ((!\vga_counter_i|cont [0]) # 
// (\vga|bit_gen|LessThan27~0_combout ))) # (\vga|bit_gen|paint_r~12_combout ) ) )

	.dataa(!\vga|bit_gen|paint_r~12_combout ),
	.datab(!\vga|bit_gen|paint_r~3_combout ),
	.datac(!\vga|bit_gen|LessThan27~0_combout ),
	.datad(!\vga_counter_i|cont [0]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|paint_r~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|Mux3~1 .extended_lut = "off";
defparam \vga|bit_gen|Mux3~1 .lut_mask = 64'hFFDFFFDFDDDDDDDD;
defparam \vga|bit_gen|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N24
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd[1]~58 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd[1]~58_combout  = ( \vga|bit_gen|bcdee|bcd~57_combout  & ( \vga|bit_gen|bcdee|bcd~56_combout  & ( (!\vga_counter_i|cont [1] & (!\vga|bit_gen|bcdee|bcd~55_combout  & ((\vga_counter_i|cont [2]) # (\vga_counter_i|cont [3])))) # 
// (\vga_counter_i|cont [1] & ((!\vga_counter_i|cont [3] $ (\vga_counter_i|cont [2])) # (\vga|bit_gen|bcdee|bcd~55_combout ))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~57_combout  & ( \vga|bit_gen|bcdee|bcd~56_combout  & ( (!\vga_counter_i|cont [1] & 
// ((!\vga_counter_i|cont [3] $ (\vga_counter_i|cont [2])) # (\vga|bit_gen|bcdee|bcd~55_combout ))) # (\vga_counter_i|cont [1] & ((!\vga_counter_i|cont [2] & ((!\vga|bit_gen|bcdee|bcd~55_combout ))) # (\vga_counter_i|cont [2] & (!\vga_counter_i|cont [3])))) 
// ) ) ) # ( \vga|bit_gen|bcdee|bcd~57_combout  & ( !\vga|bit_gen|bcdee|bcd~56_combout  & ( (!\vga_counter_i|cont [1] & ((!\vga_counter_i|cont [3] & ((\vga|bit_gen|bcdee|bcd~55_combout ) # (\vga_counter_i|cont [2]))) # (\vga_counter_i|cont [3] & 
// ((!\vga_counter_i|cont [2]) # (!\vga|bit_gen|bcdee|bcd~55_combout ))))) # (\vga_counter_i|cont [1] & (!\vga_counter_i|cont [3] $ (((\vga|bit_gen|bcdee|bcd~55_combout ) # (\vga_counter_i|cont [2]))))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~57_combout  & ( 
// !\vga|bit_gen|bcdee|bcd~56_combout  & ( (!\vga_counter_i|cont [3] & ((!\vga_counter_i|cont [1] & ((\vga|bit_gen|bcdee|bcd~55_combout ))) # (\vga_counter_i|cont [1] & ((!\vga|bit_gen|bcdee|bcd~55_combout ) # (\vga_counter_i|cont [2]))))) # 
// (\vga_counter_i|cont [3] & (!\vga_counter_i|cont [1] $ (((!\vga_counter_i|cont [2]) # (\vga|bit_gen|bcdee|bcd~55_combout ))))) ) ) )

	.dataa(!\vga_counter_i|cont [1]),
	.datab(!\vga_counter_i|cont [3]),
	.datac(!\vga_counter_i|cont [2]),
	.datad(!\vga|bit_gen|bcdee|bcd~55_combout ),
	.datae(!\vga|bit_gen|bcdee|bcd~57_combout ),
	.dataf(!\vga|bit_gen|bcdee|bcd~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd[1]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd[1]~58 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd[1]~58 .lut_mask = 64'h569D6BB9D6AE6B55;
defparam \vga|bit_gen|bcdee|bcd[1]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y70_N27
cyclonev_lcell_comb \vga|bit_gen|display_r[5]~21 (
// Equation(s):
// \vga|bit_gen|display_r[5]~21_combout  = ( \vga|bit_gen|always2~2_combout  & ( (!\vga|bit_gen|control|h_count [6]) # ((!\vga|bit_gen|always2~1_combout ) # (!\vga|bit_gen|always2~3_combout )) ) )

	.dataa(!\vga|bit_gen|control|h_count [6]),
	.datab(!\vga|bit_gen|always2~1_combout ),
	.datac(!\vga|bit_gen|always2~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|always2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_r[5]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_r[5]~21 .extended_lut = "off";
defparam \vga|bit_gen|display_r[5]~21 .lut_mask = 64'h00000000FEFEFEFE;
defparam \vga|bit_gen|display_r[5]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N42
cyclonev_lcell_comb \vga|bit_gen|bcdee|bcd[3]~60 (
// Equation(s):
// \vga|bit_gen|bcdee|bcd[3]~60_combout  = ( \vga|bit_gen|bcdee|bcd~56_combout  & ( \vga|bit_gen|bcdee|bcd~55_combout  & ( (!\vga_counter_i|cont [3] & (\vga_counter_i|cont [2] & (!\vga_counter_i|cont [1] $ (\vga|bit_gen|bcdee|bcd~57_combout )))) # 
// (\vga_counter_i|cont [3] & (\vga|bit_gen|bcdee|bcd~57_combout  & ((!\vga_counter_i|cont [1]) # (!\vga_counter_i|cont [2])))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~56_combout  & ( \vga|bit_gen|bcdee|bcd~55_combout  & ( (!\vga_counter_i|cont [2] & 
// (!\vga_counter_i|cont [1] & (\vga_counter_i|cont [3] & \vga|bit_gen|bcdee|bcd~57_combout ))) # (\vga_counter_i|cont [2] & (!\vga|bit_gen|bcdee|bcd~57_combout  & (!\vga_counter_i|cont [1] $ (\vga_counter_i|cont [3])))) ) ) ) # ( 
// \vga|bit_gen|bcdee|bcd~56_combout  & ( !\vga|bit_gen|bcdee|bcd~55_combout  & ( (!\vga_counter_i|cont [2] & (!\vga|bit_gen|bcdee|bcd~57_combout  & (!\vga_counter_i|cont [1] $ (\vga_counter_i|cont [3])))) # (\vga_counter_i|cont [2] & (!\vga_counter_i|cont 
// [1] & (\vga_counter_i|cont [3] & \vga|bit_gen|bcdee|bcd~57_combout ))) ) ) ) # ( !\vga|bit_gen|bcdee|bcd~56_combout  & ( !\vga|bit_gen|bcdee|bcd~55_combout  & ( (!\vga_counter_i|cont [1] & ((!\vga_counter_i|cont [3] & ((!\vga|bit_gen|bcdee|bcd~57_combout 
// ))) # (\vga_counter_i|cont [3] & (\vga_counter_i|cont [2] & \vga|bit_gen|bcdee|bcd~57_combout )))) # (\vga_counter_i|cont [1] & (!\vga_counter_i|cont [3] & (!\vga_counter_i|cont [2]))) ) ) )

	.dataa(!\vga_counter_i|cont [1]),
	.datab(!\vga_counter_i|cont [3]),
	.datac(!\vga_counter_i|cont [2]),
	.datad(!\vga|bit_gen|bcdee|bcd~57_combout ),
	.datae(!\vga|bit_gen|bcdee|bcd~56_combout ),
	.dataf(!\vga|bit_gen|bcdee|bcd~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|bcdee|bcd[3]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|bcdee|bcd[3]~60 .extended_lut = "off";
defparam \vga|bit_gen|bcdee|bcd[3]~60 .lut_mask = 64'hC842900209200836;
defparam \vga|bit_gen|bcdee|bcd[3]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y70_N39
cyclonev_lcell_comb \vga|bit_gen|always2~9 (
// Equation(s):
// \vga|bit_gen|always2~9_combout  = ( \vga|bit_gen|LessThan0~0_combout  & ( \vga|bit_gen|sprite_p2|Equal1~1_combout  & ( (\vga|bit_gen|control|h_count [5] & (\vga|bit_gen|control|h_count [6] & ((!\vga|bit_gen|always2~5_combout ) # 
// (!\vga|bit_gen|control|h_count [4])))) ) ) ) # ( !\vga|bit_gen|LessThan0~0_combout  & ( \vga|bit_gen|sprite_p2|Equal1~1_combout  & ( (!\vga|bit_gen|always2~5_combout  & (\vga|bit_gen|control|h_count [4] & (\vga|bit_gen|control|h_count [5] & 
// \vga|bit_gen|control|h_count [6]))) ) ) )

	.dataa(!\vga|bit_gen|always2~5_combout ),
	.datab(!\vga|bit_gen|control|h_count [4]),
	.datac(!\vga|bit_gen|control|h_count [5]),
	.datad(!\vga|bit_gen|control|h_count [6]),
	.datae(!\vga|bit_gen|LessThan0~0_combout ),
	.dataf(!\vga|bit_gen|sprite_p2|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|always2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|always2~9 .extended_lut = "off";
defparam \vga|bit_gen|always2~9 .lut_mask = 64'h000000000002000E;
defparam \vga|bit_gen|always2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y71_N45
cyclonev_lcell_comb \vga|bit_gen|paint_r~17 (
// Equation(s):
// \vga|bit_gen|paint_r~17_combout  = ( \vga|bit_gen|LessThan31~2_combout  & ( (\vga|bit_gen|paint_r~10_combout  & \vga|bit_gen|paint_r~13_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|paint_r~10_combout ),
	.datad(!\vga|bit_gen|paint_r~13_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|LessThan31~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|paint_r~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|paint_r~17 .extended_lut = "off";
defparam \vga|bit_gen|paint_r~17 .lut_mask = 64'h00000000000F000F;
defparam \vga|bit_gen|paint_r~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N3
cyclonev_lcell_comb \vga|bit_gen|paint_r~14 (
// Equation(s):
// \vga|bit_gen|paint_r~14_combout  = ( \vga|bit_gen|paint_r~3_combout  & ( (!\vga|bit_gen|paint_r~12_combout  & (((!\vga|bit_gen|LessThan24~1_combout ) # (\vga|bit_gen|paint_r~13_combout )))) # (\vga|bit_gen|paint_r~12_combout  & 
// (\vga|bit_gen|LessThan27~1_combout  & ((!\vga|bit_gen|LessThan24~1_combout ) # (\vga|bit_gen|paint_r~13_combout )))) ) )

	.dataa(!\vga|bit_gen|paint_r~12_combout ),
	.datab(!\vga|bit_gen|LessThan27~1_combout ),
	.datac(!\vga|bit_gen|paint_r~13_combout ),
	.datad(!\vga|bit_gen|LessThan24~1_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|paint_r~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|paint_r~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|paint_r~14 .extended_lut = "off";
defparam \vga|bit_gen|paint_r~14 .lut_mask = 64'h00000000BB0BBB0B;
defparam \vga|bit_gen|paint_r~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N12
cyclonev_lcell_comb \vga|bit_gen|paint_r~16 (
// Equation(s):
// \vga|bit_gen|paint_r~16_combout  = ( \vga|bit_gen|paint_r~15_combout  & ( \vga|bit_gen|paint_r~3_combout  ) ) # ( !\vga|bit_gen|paint_r~15_combout  & ( (!\vga|bit_gen|paint_r~12_combout  & \vga|bit_gen|paint_r~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|paint_r~12_combout ),
	.datad(!\vga|bit_gen|paint_r~3_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|paint_r~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|paint_r~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|paint_r~16 .extended_lut = "off";
defparam \vga|bit_gen|paint_r~16 .lut_mask = 64'h00F000F000FF00FF;
defparam \vga|bit_gen|paint_r~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N33
cyclonev_lcell_comb \vga|bit_gen|Mux3~0 (
// Equation(s):
// \vga|bit_gen|Mux3~0_combout  = ( \vga|bit_gen|paint_r~14_combout  & ( \vga|bit_gen|paint_r~16_combout  & ( (\vga|bit_gen|bcdee|bcd[1]~58_combout  & ((!\vga_counter_i|cont [0] & ((!\vga|bit_gen|paint_r~17_combout ))) # (\vga_counter_i|cont [0] & 
// (\vga|bit_gen|always2~9_combout )))) ) ) ) # ( !\vga|bit_gen|paint_r~14_combout  & ( \vga|bit_gen|paint_r~16_combout  & ( (!\vga_counter_i|cont [0] & (((!\vga|bit_gen|paint_r~17_combout ) # (!\vga|bit_gen|bcdee|bcd[1]~58_combout )))) # 
// (\vga_counter_i|cont [0] & (\vga|bit_gen|always2~9_combout  & ((\vga|bit_gen|bcdee|bcd[1]~58_combout )))) ) ) ) # ( \vga|bit_gen|paint_r~14_combout  & ( !\vga|bit_gen|paint_r~16_combout  & ( (!\vga_counter_i|cont [0] & (((!\vga|bit_gen|paint_r~17_combout  
// & \vga|bit_gen|bcdee|bcd[1]~58_combout )))) # (\vga_counter_i|cont [0] & (((!\vga|bit_gen|bcdee|bcd[1]~58_combout )) # (\vga|bit_gen|always2~9_combout ))) ) ) ) # ( !\vga|bit_gen|paint_r~14_combout  & ( !\vga|bit_gen|paint_r~16_combout  & ( 
// (!\vga|bit_gen|bcdee|bcd[1]~58_combout ) # ((!\vga_counter_i|cont [0] & ((!\vga|bit_gen|paint_r~17_combout ))) # (\vga_counter_i|cont [0] & (\vga|bit_gen|always2~9_combout ))) ) ) )

	.dataa(!\vga_counter_i|cont [0]),
	.datab(!\vga|bit_gen|always2~9_combout ),
	.datac(!\vga|bit_gen|paint_r~17_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd[1]~58_combout ),
	.datae(!\vga|bit_gen|paint_r~14_combout ),
	.dataf(!\vga|bit_gen|paint_r~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|Mux3~0 .extended_lut = "off";
defparam \vga|bit_gen|Mux3~0 .lut_mask = 64'hFFB155B1AAB100B1;
defparam \vga|bit_gen|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N21
cyclonev_lcell_comb \vga|bit_gen|paint_r~19 (
// Equation(s):
// \vga|bit_gen|paint_r~19_combout  = ( \vga|bit_gen|paint_r~12_combout  & ( ((!\vga|bit_gen|paint_r~7_combout ) # ((!\vga|bit_gen|paint_r~13_combout  & !\vga|bit_gen|LessThan27~1_combout ))) # (\vga|bit_gen|always2~7_combout ) ) ) # ( 
// !\vga|bit_gen|paint_r~12_combout  & ( ((!\vga|bit_gen|paint_r~13_combout  & !\vga|bit_gen|LessThan27~1_combout )) # (\vga|bit_gen|always2~7_combout ) ) )

	.dataa(!\vga|bit_gen|always2~7_combout ),
	.datab(!\vga|bit_gen|paint_r~13_combout ),
	.datac(!\vga|bit_gen|LessThan27~1_combout ),
	.datad(!\vga|bit_gen|paint_r~7_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|paint_r~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|paint_r~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|paint_r~19 .extended_lut = "off";
defparam \vga|bit_gen|paint_r~19 .lut_mask = 64'hD5D5D5D5FFD5FFD5;
defparam \vga|bit_gen|paint_r~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N9
cyclonev_lcell_comb \vga|bit_gen|paint_r~20 (
// Equation(s):
// \vga|bit_gen|paint_r~20_combout  = ( \vga|bit_gen|paint_r~3_combout  & ( \vga|bit_gen|paint_r~12_combout  & ( ((!\vga|bit_gen|LessThan27~1_combout  & !\vga|bit_gen|paint_r~13_combout )) # (\vga|bit_gen|LessThan24~1_combout ) ) ) ) # ( 
// !\vga|bit_gen|paint_r~3_combout  & ( \vga|bit_gen|paint_r~12_combout  ) ) # ( \vga|bit_gen|paint_r~3_combout  & ( !\vga|bit_gen|paint_r~12_combout  & ( (!\vga|bit_gen|LessThan27~1_combout  & !\vga|bit_gen|paint_r~13_combout ) ) ) ) # ( 
// !\vga|bit_gen|paint_r~3_combout  & ( !\vga|bit_gen|paint_r~12_combout  ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|LessThan27~1_combout ),
	.datac(!\vga|bit_gen|paint_r~13_combout ),
	.datad(!\vga|bit_gen|LessThan24~1_combout ),
	.datae(!\vga|bit_gen|paint_r~3_combout ),
	.dataf(!\vga|bit_gen|paint_r~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|paint_r~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|paint_r~20 .extended_lut = "off";
defparam \vga|bit_gen|paint_r~20 .lut_mask = 64'hFFFFC0C0FFFFC0FF;
defparam \vga|bit_gen|paint_r~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N48
cyclonev_lcell_comb \vga|bit_gen|paint_r~18 (
// Equation(s):
// \vga|bit_gen|paint_r~18_combout  = ( \vga|bit_gen|paint_r~3_combout  & ( \vga|bit_gen|paint_r~15_combout  & ( (!\vga|bit_gen|LessThan24~0_combout  & \vga|bit_gen|paint_r~12_combout ) ) ) ) # ( !\vga|bit_gen|paint_r~3_combout  & ( 
// \vga|bit_gen|paint_r~15_combout  ) ) # ( \vga|bit_gen|paint_r~3_combout  & ( !\vga|bit_gen|paint_r~15_combout  & ( (!\vga|bit_gen|paint_r~13_combout ) # ((!\vga|bit_gen|LessThan24~0_combout  & \vga|bit_gen|paint_r~12_combout )) ) ) ) # ( 
// !\vga|bit_gen|paint_r~3_combout  & ( !\vga|bit_gen|paint_r~15_combout  ) )

	.dataa(!\vga|bit_gen|LessThan24~0_combout ),
	.datab(gnd),
	.datac(!\vga|bit_gen|paint_r~12_combout ),
	.datad(!\vga|bit_gen|paint_r~13_combout ),
	.datae(!\vga|bit_gen|paint_r~3_combout ),
	.dataf(!\vga|bit_gen|paint_r~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|paint_r~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|paint_r~18 .extended_lut = "off";
defparam \vga|bit_gen|paint_r~18 .lut_mask = 64'hFFFFFF0AFFFF0A0A;
defparam \vga|bit_gen|paint_r~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N54
cyclonev_lcell_comb \vga|bit_gen|Mux3~2 (
// Equation(s):
// \vga|bit_gen|Mux3~2_combout  = ( !\vga|bit_gen|bcdee|bcd[1]~58_combout  & ( (!\vga_counter_i|cont [0] & ((((\vga|bit_gen|paint_r~18_combout ))))) # (\vga_counter_i|cont [0] & ((!\vga|bit_gen|paint_r~1_combout ) # ((\vga|bit_gen|paint_r~12_combout )))) ) ) 
// # ( \vga|bit_gen|bcdee|bcd[1]~58_combout  & ( (!\vga_counter_i|cont [0] & (((\vga|bit_gen|paint_r~19_combout )))) # (\vga_counter_i|cont [0] & ((((\vga|bit_gen|paint_r~20_combout ))))) ) )

	.dataa(!\vga_counter_i|cont [0]),
	.datab(!\vga|bit_gen|paint_r~1_combout ),
	.datac(!\vga|bit_gen|paint_r~19_combout ),
	.datad(!\vga|bit_gen|paint_r~20_combout ),
	.datae(!\vga|bit_gen|bcdee|bcd[1]~58_combout ),
	.dataf(!\vga|bit_gen|paint_r~18_combout ),
	.datag(!\vga|bit_gen|paint_r~12_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|Mux3~2 .extended_lut = "on";
defparam \vga|bit_gen|Mux3~2 .lut_mask = 64'h45450A5FEFEF0A5F;
defparam \vga|bit_gen|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N24
cyclonev_lcell_comb \vga|bit_gen|display_r[5]~17 (
// Equation(s):
// \vga|bit_gen|display_r[5]~17_combout  = ( !\vga|bit_gen|bcdee|bcd[3]~60_combout  & ( ((\vga|bit_gen|display_r[5]~21_combout  & ((!\vga|bit_gen|bcdee|bcd[2]~59_combout  & ((\vga|bit_gen|Mux3~0_combout ))) # (\vga|bit_gen|bcdee|bcd[2]~59_combout  & 
// (\vga|bit_gen|Mux3~2_combout ))))) ) ) # ( \vga|bit_gen|bcdee|bcd[3]~60_combout  & ( (!\vga|bit_gen|bcdee|bcd[2]~59_combout  & (\vga|bit_gen|Mux3~1_combout  & (\vga|bit_gen|bcdee|bcd[1]~58_combout  & (\vga|bit_gen|display_r[5]~21_combout )))) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd[2]~59_combout ),
	.datab(!\vga|bit_gen|Mux3~1_combout ),
	.datac(!\vga|bit_gen|bcdee|bcd[1]~58_combout ),
	.datad(!\vga|bit_gen|display_r[5]~21_combout ),
	.datae(!\vga|bit_gen|bcdee|bcd[3]~60_combout ),
	.dataf(!\vga|bit_gen|Mux3~0_combout ),
	.datag(!\vga|bit_gen|Mux3~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_r[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_r[5]~17 .extended_lut = "on";
defparam \vga|bit_gen|display_r[5]~17 .lut_mask = 64'h0005000200AF0002;
defparam \vga|bit_gen|display_r[5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N54
cyclonev_lcell_comb \vga|bit_gen|display_r[5]~7 (
// Equation(s):
// \vga|bit_gen|display_r[5]~7_combout  = ( \vga|bit_gen|Mux0~1_combout  & ( \vga|bit_gen|display_r[5]~17_combout  & ( \vga|bit_gen|display_r[5]~1_combout  ) ) ) # ( !\vga|bit_gen|Mux0~1_combout  & ( \vga|bit_gen|display_r[5]~17_combout  & ( 
// ((\vga|bit_gen|display_r[5]~6_combout  & (!\vga|bit_gen|bcdee|bcd[13]~49_combout  & \vga|bit_gen|bcdee|bcd[15]~35_combout ))) # (\vga|bit_gen|display_r[5]~1_combout ) ) ) ) # ( !\vga|bit_gen|Mux0~1_combout  & ( !\vga|bit_gen|display_r[5]~17_combout  & ( 
// (\vga|bit_gen|display_r[5]~6_combout  & (!\vga|bit_gen|bcdee|bcd[13]~49_combout  & \vga|bit_gen|bcdee|bcd[15]~35_combout )) ) ) )

	.dataa(!\vga|bit_gen|display_r[5]~1_combout ),
	.datab(!\vga|bit_gen|display_r[5]~6_combout ),
	.datac(!\vga|bit_gen|bcdee|bcd[13]~49_combout ),
	.datad(!\vga|bit_gen|bcdee|bcd[15]~35_combout ),
	.datae(!\vga|bit_gen|Mux0~1_combout ),
	.dataf(!\vga|bit_gen|display_r[5]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_r[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_r[5]~7 .extended_lut = "off";
defparam \vga|bit_gen|display_r[5]~7 .lut_mask = 64'h0030000055755555;
defparam \vga|bit_gen|display_r[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y70_N3
cyclonev_lcell_comb \vga|bit_gen|always2~14 (
// Equation(s):
// \vga|bit_gen|always2~14_combout  = ( !\vga|bit_gen|control|h_count [2] & ( (!\vga|bit_gen|control|h_count [5] & !\vga|bit_gen|control|h_count [3]) ) )

	.dataa(!\vga|bit_gen|control|h_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|bit_gen|control|h_count [3]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|h_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|always2~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|always2~14 .extended_lut = "off";
defparam \vga|bit_gen|always2~14 .lut_mask = 64'hAA00AA0000000000;
defparam \vga|bit_gen|always2~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y70_N27
cyclonev_lcell_comb \vga|bit_gen|always2~15 (
// Equation(s):
// \vga|bit_gen|always2~15_combout  = ( \vga|bit_gen|control|h_count [0] & ( (\vga|bit_gen|control|h_count [5] & (\vga|bit_gen|control|h_count [3] & ((\vga|bit_gen|control|h_count [2]) # (\vga|bit_gen|control|h_count [1])))) ) ) # ( 
// !\vga|bit_gen|control|h_count [0] & ( (\vga|bit_gen|control|h_count [5] & (\vga|bit_gen|control|h_count [2] & \vga|bit_gen|control|h_count [3])) ) )

	.dataa(!\vga|bit_gen|control|h_count [5]),
	.datab(!\vga|bit_gen|control|h_count [1]),
	.datac(!\vga|bit_gen|control|h_count [2]),
	.datad(!\vga|bit_gen|control|h_count [3]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|control|h_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|always2~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|always2~15 .extended_lut = "off";
defparam \vga|bit_gen|always2~15 .lut_mask = 64'h0005000500150015;
defparam \vga|bit_gen|always2~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y70_N51
cyclonev_lcell_comb \vga|bit_gen|always2~16 (
// Equation(s):
// \vga|bit_gen|always2~16_combout  = ( \vga|bit_gen|sprite_p2|Equal1~1_combout  & ( (!\vga|bit_gen|control|h_count [6] & (\vga|bit_gen|always2~15_combout  & ((\vga|bit_gen|always2~14_combout ) # (\vga|bit_gen|control|h_count [4])))) # 
// (\vga|bit_gen|control|h_count [6] & (!\vga|bit_gen|control|h_count [4] & (\vga|bit_gen|always2~14_combout ))) ) )

	.dataa(!\vga|bit_gen|control|h_count [6]),
	.datab(!\vga|bit_gen|control|h_count [4]),
	.datac(!\vga|bit_gen|always2~14_combout ),
	.datad(!\vga|bit_gen|always2~15_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|sprite_p2|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|always2~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|always2~16 .extended_lut = "off";
defparam \vga|bit_gen|always2~16 .lut_mask = 64'h00000000042E042E;
defparam \vga|bit_gen|always2~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N3
cyclonev_lcell_comb \vga|bit_gen|paint_r~34 (
// Equation(s):
// \vga|bit_gen|paint_r~34_combout  = ( \vga|bit_gen|paint_r~11_combout  & ( (\vga|bit_gen|paint_r~10_combout  & \vga|bit_gen|LessThan11~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|paint_r~10_combout ),
	.datad(!\vga|bit_gen|LessThan11~1_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|paint_r~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|paint_r~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|paint_r~34 .extended_lut = "off";
defparam \vga|bit_gen|paint_r~34 .lut_mask = 64'h00000000000F000F;
defparam \vga|bit_gen|paint_r~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N21
cyclonev_lcell_comb \vga|bit_gen|paint_r~32 (
// Equation(s):
// \vga|bit_gen|paint_r~32_combout  = ( \vga|bit_gen|paint_r~3_combout  & ( (!\vga|bit_gen|paint_r~9_combout ) # (\vga|bit_gen|paint_r~15_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|paint_r~9_combout ),
	.datad(!\vga|bit_gen|paint_r~15_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|paint_r~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|paint_r~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|paint_r~32 .extended_lut = "off";
defparam \vga|bit_gen|paint_r~32 .lut_mask = 64'h00000000F0FFF0FF;
defparam \vga|bit_gen|paint_r~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y71_N42
cyclonev_lcell_comb \vga|bit_gen|paint_r~33 (
// Equation(s):
// \vga|bit_gen|paint_r~33_combout  = ( \vga|bit_gen|paint_r~9_combout  & ( (\vga|bit_gen|paint_r~3_combout  & (\vga|bit_gen|LessThan27~1_combout  & ((!\vga|bit_gen|LessThan24~1_combout ) # (\vga|bit_gen|paint_r~11_combout )))) ) ) # ( 
// !\vga|bit_gen|paint_r~9_combout  & ( (\vga|bit_gen|paint_r~3_combout  & ((!\vga|bit_gen|LessThan24~1_combout ) # (\vga|bit_gen|paint_r~11_combout ))) ) )

	.dataa(!\vga|bit_gen|paint_r~3_combout ),
	.datab(!\vga|bit_gen|paint_r~11_combout ),
	.datac(!\vga|bit_gen|LessThan24~1_combout ),
	.datad(!\vga|bit_gen|LessThan27~1_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|paint_r~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|paint_r~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|paint_r~33 .extended_lut = "off";
defparam \vga|bit_gen|paint_r~33 .lut_mask = 64'h5151515100510051;
defparam \vga|bit_gen|paint_r~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N0
cyclonev_lcell_comb \vga|bit_gen|Mux1~1 (
// Equation(s):
// \vga|bit_gen|Mux1~1_combout  = ( \vga|bit_gen|bcdee|bcd[9]~52_combout  & ( \vga|bit_gen|paint_r~33_combout  & ( (!\vga|bit_gen|bcdee|bcd[8]~51_combout  & !\vga|bit_gen|paint_r~32_combout ) ) ) ) # ( !\vga|bit_gen|bcdee|bcd[9]~52_combout  & ( 
// \vga|bit_gen|paint_r~33_combout  & ( (!\vga|bit_gen|bcdee|bcd[8]~51_combout  & (\vga|bit_gen|always2~16_combout )) # (\vga|bit_gen|bcdee|bcd[8]~51_combout  & ((!\vga|bit_gen|paint_r~34_combout ))) ) ) ) # ( \vga|bit_gen|bcdee|bcd[9]~52_combout  & ( 
// !\vga|bit_gen|paint_r~33_combout  & ( (!\vga|bit_gen|paint_r~32_combout ) # (\vga|bit_gen|bcdee|bcd[8]~51_combout ) ) ) ) # ( !\vga|bit_gen|bcdee|bcd[9]~52_combout  & ( !\vga|bit_gen|paint_r~33_combout  & ( (!\vga|bit_gen|bcdee|bcd[8]~51_combout  & 
// (\vga|bit_gen|always2~16_combout )) # (\vga|bit_gen|bcdee|bcd[8]~51_combout  & ((!\vga|bit_gen|paint_r~34_combout ))) ) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd[8]~51_combout ),
	.datab(!\vga|bit_gen|always2~16_combout ),
	.datac(!\vga|bit_gen|paint_r~34_combout ),
	.datad(!\vga|bit_gen|paint_r~32_combout ),
	.datae(!\vga|bit_gen|bcdee|bcd[9]~52_combout ),
	.dataf(!\vga|bit_gen|paint_r~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|Mux1~1 .extended_lut = "off";
defparam \vga|bit_gen|Mux1~1 .lut_mask = 64'h7272FF557272AA00;
defparam \vga|bit_gen|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N33
cyclonev_lcell_comb \vga|bit_gen|paint_r~35 (
// Equation(s):
// \vga|bit_gen|paint_r~35_combout  = ( \vga|bit_gen|paint_r~9_combout  & ( \vga|bit_gen|paint_r~11_combout  & ( (!\vga|bit_gen|LessThan24~0_combout ) # (!\vga|bit_gen|paint_r~3_combout ) ) ) ) # ( !\vga|bit_gen|paint_r~9_combout  & ( 
// \vga|bit_gen|paint_r~11_combout  & ( !\vga|bit_gen|paint_r~3_combout  ) ) ) # ( \vga|bit_gen|paint_r~9_combout  & ( !\vga|bit_gen|paint_r~11_combout  & ( (!\vga|bit_gen|LessThan24~0_combout ) # ((!\vga|bit_gen|paint_r~3_combout ) # 
// (!\vga|bit_gen|LessThan27~1_combout )) ) ) ) # ( !\vga|bit_gen|paint_r~9_combout  & ( !\vga|bit_gen|paint_r~11_combout  & ( (!\vga|bit_gen|paint_r~3_combout ) # ((!\vga|bit_gen|LessThan27~1_combout ) # ((!\vga|bit_gen|LessThan24~0_combout  & 
// !\vga|bit_gen|control|v_count [15]))) ) ) )

	.dataa(!\vga|bit_gen|LessThan24~0_combout ),
	.datab(!\vga|bit_gen|control|v_count [15]),
	.datac(!\vga|bit_gen|paint_r~3_combout ),
	.datad(!\vga|bit_gen|LessThan27~1_combout ),
	.datae(!\vga|bit_gen|paint_r~9_combout ),
	.dataf(!\vga|bit_gen|paint_r~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|paint_r~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|paint_r~35 .extended_lut = "off";
defparam \vga|bit_gen|paint_r~35 .lut_mask = 64'hFFF8FFFAF0F0FAFA;
defparam \vga|bit_gen|paint_r~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N45
cyclonev_lcell_comb \vga|bit_gen|always2~17 (
// Equation(s):
// \vga|bit_gen|always2~17_combout  = ( !\vga|bit_gen|LessThan27~1_combout  & ( !\vga|bit_gen|paint_r~11_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|bit_gen|LessThan27~1_combout ),
	.dataf(!\vga|bit_gen|paint_r~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|always2~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|always2~17 .extended_lut = "off";
defparam \vga|bit_gen|always2~17 .lut_mask = 64'hFFFF000000000000;
defparam \vga|bit_gen|always2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N3
cyclonev_lcell_comb \vga|bit_gen|paint_r~37 (
// Equation(s):
// \vga|bit_gen|paint_r~37_combout  = ( \vga|bit_gen|always2~17_combout  ) # ( !\vga|bit_gen|always2~17_combout  & ( ((!\vga|bit_gen|paint_r~7_combout  & \vga|bit_gen|paint_r~9_combout )) # (\vga|bit_gen|always2~7_combout ) ) )

	.dataa(!\vga|bit_gen|always2~7_combout ),
	.datab(gnd),
	.datac(!\vga|bit_gen|paint_r~7_combout ),
	.datad(!\vga|bit_gen|paint_r~9_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|always2~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|paint_r~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|paint_r~37 .extended_lut = "off";
defparam \vga|bit_gen|paint_r~37 .lut_mask = 64'h55F555F5FFFFFFFF;
defparam \vga|bit_gen|paint_r~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N54
cyclonev_lcell_comb \vga|bit_gen|paint_r~36 (
// Equation(s):
// \vga|bit_gen|paint_r~36_combout  = ( \vga|bit_gen|always2~17_combout  ) # ( !\vga|bit_gen|always2~17_combout  & ( (!\vga|bit_gen|paint_r~3_combout ) # ((\vga|bit_gen|paint_r~9_combout  & \vga|bit_gen|LessThan24~1_combout )) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|paint_r~9_combout ),
	.datac(!\vga|bit_gen|paint_r~3_combout ),
	.datad(!\vga|bit_gen|LessThan24~1_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|always2~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|paint_r~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|paint_r~36 .extended_lut = "off";
defparam \vga|bit_gen|paint_r~36 .lut_mask = 64'hF0F3F0F3FFFFFFFF;
defparam \vga|bit_gen|paint_r~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N12
cyclonev_lcell_comb \vga|bit_gen|Mux1~2 (
// Equation(s):
// \vga|bit_gen|Mux1~2_combout  = ( !\vga|bit_gen|bcdee|bcd[9]~52_combout  & ( (!\vga|bit_gen|bcdee|bcd[8]~51_combout  & (((\vga|bit_gen|paint_r~36_combout )))) # (\vga|bit_gen|bcdee|bcd[8]~51_combout  & ((((\vga|bit_gen|paint_r~37_combout ))))) ) ) # ( 
// \vga|bit_gen|bcdee|bcd[9]~52_combout  & ( (!\vga|bit_gen|bcdee|bcd[8]~51_combout  & (((!\vga|bit_gen|paint_r~1_combout )) # (\vga|bit_gen|paint_r~9_combout ))) # (\vga|bit_gen|bcdee|bcd[8]~51_combout  & ((((\vga|bit_gen|paint_r~35_combout ))))) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd[8]~51_combout ),
	.datab(!\vga|bit_gen|paint_r~9_combout ),
	.datac(!\vga|bit_gen|paint_r~1_combout ),
	.datad(!\vga|bit_gen|paint_r~35_combout ),
	.datae(!\vga|bit_gen|bcdee|bcd[9]~52_combout ),
	.dataf(!\vga|bit_gen|paint_r~37_combout ),
	.datag(!\vga|bit_gen|paint_r~36_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|Mux1~2 .extended_lut = "on";
defparam \vga|bit_gen|Mux1~2 .lut_mask = 64'h0A0AA2F75F5FA2F7;
defparam \vga|bit_gen|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N6
cyclonev_lcell_comb \vga|bit_gen|display_r[5]~9 (
// Equation(s):
// \vga|bit_gen|display_r[5]~9_combout  = ( \vga|bit_gen|Mux1~1_combout  & ( \vga|bit_gen|Mux1~2_combout  & ( (!\vga|bit_gen|bcdee|bcd[11]~54_combout  & (!\vga|bit_gen|vga_b[7]~4_combout  & \vga|bit_gen|vga_b[7]~5_combout )) ) ) ) # ( 
// !\vga|bit_gen|Mux1~1_combout  & ( \vga|bit_gen|Mux1~2_combout  & ( (!\vga|bit_gen|bcdee|bcd[11]~54_combout  & (\vga|bit_gen|bcdee|bcd[10]~53_combout  & (!\vga|bit_gen|vga_b[7]~4_combout  & \vga|bit_gen|vga_b[7]~5_combout ))) ) ) ) # ( 
// \vga|bit_gen|Mux1~1_combout  & ( !\vga|bit_gen|Mux1~2_combout  & ( (!\vga|bit_gen|bcdee|bcd[11]~54_combout  & (!\vga|bit_gen|bcdee|bcd[10]~53_combout  & (!\vga|bit_gen|vga_b[7]~4_combout  & \vga|bit_gen|vga_b[7]~5_combout ))) ) ) )

	.dataa(!\vga|bit_gen|bcdee|bcd[11]~54_combout ),
	.datab(!\vga|bit_gen|bcdee|bcd[10]~53_combout ),
	.datac(!\vga|bit_gen|vga_b[7]~4_combout ),
	.datad(!\vga|bit_gen|vga_b[7]~5_combout ),
	.datae(!\vga|bit_gen|Mux1~1_combout ),
	.dataf(!\vga|bit_gen|Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_r[5]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_r[5]~9 .extended_lut = "off";
defparam \vga|bit_gen|display_r[5]~9 .lut_mask = 64'h00000080002000A0;
defparam \vga|bit_gen|display_r[5]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N6
cyclonev_lcell_comb \vga|bit_gen|clut_mem|ram~1 (
// Equation(s):
// \vga|bit_gen|clut_mem|ram~1_combout  = ( \vga|bit_gen|pixel [1] & ( !\vga|bit_gen|pixel [3] ) ) # ( !\vga|bit_gen|pixel [1] & ( (!\vga|bit_gen|pixel [3] & (!\vga|bit_gen|pixel [2] & \vga|bit_gen|pixel [0])) # (\vga|bit_gen|pixel [3] & (\vga|bit_gen|pixel 
// [2] & !\vga|bit_gen|pixel [0])) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|pixel [3]),
	.datac(!\vga|bit_gen|pixel [2]),
	.datad(!\vga|bit_gen|pixel [0]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|pixel [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|clut_mem|ram~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|ram~1 .extended_lut = "off";
defparam \vga|bit_gen|clut_mem|ram~1 .lut_mask = 64'h03C003C0CCCCCCCC;
defparam \vga|bit_gen|clut_mem|ram~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N8
dffeas \vga|bit_gen|clut_mem|data_out[9] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|clut_mem|ram~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|clut_mem|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|data_out[9] .is_wysiwyg = "true";
defparam \vga|bit_gen|clut_mem|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N0
cyclonev_lcell_comb \vga|bit_gen|display_r[5]~2 (
// Equation(s):
// \vga|bit_gen|display_r[5]~2_combout  = ( \vga|bit_gen|vga_b[7]~0_combout  & ( (!\vga|bit_gen|vga_b[7]~3_combout  & (\vga|bit_gen|clut_mem|data_out [9] & \vga|bit_gen|display_r[5]~1_combout )) ) )

	.dataa(!\vga|bit_gen|vga_b[7]~3_combout ),
	.datab(gnd),
	.datac(!\vga|bit_gen|clut_mem|data_out [9]),
	.datad(!\vga|bit_gen|display_r[5]~1_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|vga_b[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_r[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_r[5]~2 .extended_lut = "off";
defparam \vga|bit_gen|display_r[5]~2 .lut_mask = 64'h00000000000A000A;
defparam \vga|bit_gen|display_r[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N15
cyclonev_lcell_comb \vga|bit_gen|display_r[5]~10 (
// Equation(s):
// \vga|bit_gen|display_r[5]~10_combout  = ( \vga|bit_gen|display_r[5]~9_combout  & ( \vga|bit_gen|display_r[5]~2_combout  ) ) # ( !\vga|bit_gen|display_r[5]~9_combout  & ( \vga|bit_gen|display_r[5]~2_combout  ) ) # ( \vga|bit_gen|display_r[5]~9_combout  & ( 
// !\vga|bit_gen|display_r[5]~2_combout  ) ) # ( !\vga|bit_gen|display_r[5]~9_combout  & ( !\vga|bit_gen|display_r[5]~2_combout  & ( (((\vga|bit_gen|display_r[5]~7_combout ) # (\vga|bit_gen|display_r[5]~3_combout )) # (\vga|bit_gen|display_r[5]~5_combout )) 
// # (\vga|bit_gen|display_r[5]~8_combout ) ) ) )

	.dataa(!\vga|bit_gen|display_r[5]~8_combout ),
	.datab(!\vga|bit_gen|display_r[5]~5_combout ),
	.datac(!\vga|bit_gen|display_r[5]~3_combout ),
	.datad(!\vga|bit_gen|display_r[5]~7_combout ),
	.datae(!\vga|bit_gen|display_r[5]~9_combout ),
	.dataf(!\vga|bit_gen|display_r[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_r[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_r[5]~10 .extended_lut = "off";
defparam \vga|bit_gen|display_r[5]~10 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \vga|bit_gen|display_r[5]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N16
dffeas \vga|bit_gen|vga_r[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|display_r[5]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_r[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_r[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N15
cyclonev_lcell_comb \vga|bit_gen|clut_mem|ram~2 (
// Equation(s):
// \vga|bit_gen|clut_mem|ram~2_combout  = ( \vga|bit_gen|pixel [1] & ( !\vga|bit_gen|pixel [3] ) ) # ( !\vga|bit_gen|pixel [1] & ( (!\vga|bit_gen|pixel [2] & (!\vga|bit_gen|pixel [3] & !\vga|bit_gen|pixel [0])) # (\vga|bit_gen|pixel [2] & 
// ((\vga|bit_gen|pixel [0]))) ) )

	.dataa(!\vga|bit_gen|pixel [2]),
	.datab(gnd),
	.datac(!\vga|bit_gen|pixel [3]),
	.datad(!\vga|bit_gen|pixel [0]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|pixel [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|clut_mem|ram~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|ram~2 .extended_lut = "off";
defparam \vga|bit_gen|clut_mem|ram~2 .lut_mask = 64'hA055A055F0F0F0F0;
defparam \vga|bit_gen|clut_mem|ram~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N16
dffeas \vga|bit_gen|clut_mem|data_out[10] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|clut_mem|ram~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|clut_mem|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|data_out[10] .is_wysiwyg = "true";
defparam \vga|bit_gen|clut_mem|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N3
cyclonev_lcell_comb \vga|bit_gen|display_r[6]~11 (
// Equation(s):
// \vga|bit_gen|display_r[6]~11_combout  = ( \vga|bit_gen|vga_b[7]~0_combout  & ( (!\vga|bit_gen|vga_b[7]~3_combout  & (\vga|bit_gen|clut_mem|data_out [10] & \vga|bit_gen|display_r[5]~1_combout )) ) )

	.dataa(!\vga|bit_gen|vga_b[7]~3_combout ),
	.datab(gnd),
	.datac(!\vga|bit_gen|clut_mem|data_out [10]),
	.datad(!\vga|bit_gen|display_r[5]~1_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|vga_b[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_r[6]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_r[6]~11 .extended_lut = "off";
defparam \vga|bit_gen|display_r[6]~11 .lut_mask = 64'h00000000000A000A;
defparam \vga|bit_gen|display_r[6]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N30
cyclonev_lcell_comb \vga|bit_gen|display_r[6]~12 (
// Equation(s):
// \vga|bit_gen|display_r[6]~12_combout  = ( \vga|bit_gen|display_r[5]~9_combout  & ( \vga|bit_gen|display_r[6]~11_combout  ) ) # ( !\vga|bit_gen|display_r[5]~9_combout  & ( \vga|bit_gen|display_r[6]~11_combout  ) ) # ( \vga|bit_gen|display_r[5]~9_combout  & 
// ( !\vga|bit_gen|display_r[6]~11_combout  ) ) # ( !\vga|bit_gen|display_r[5]~9_combout  & ( !\vga|bit_gen|display_r[6]~11_combout  & ( (((\vga|bit_gen|display_r[5]~3_combout ) # (\vga|bit_gen|display_r[5]~7_combout )) # (\vga|bit_gen|display_r[5]~5_combout 
// )) # (\vga|bit_gen|display_r[5]~8_combout ) ) ) )

	.dataa(!\vga|bit_gen|display_r[5]~8_combout ),
	.datab(!\vga|bit_gen|display_r[5]~5_combout ),
	.datac(!\vga|bit_gen|display_r[5]~7_combout ),
	.datad(!\vga|bit_gen|display_r[5]~3_combout ),
	.datae(!\vga|bit_gen|display_r[5]~9_combout ),
	.dataf(!\vga|bit_gen|display_r[6]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_r[6]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_r[6]~12 .extended_lut = "off";
defparam \vga|bit_gen|display_r[6]~12 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \vga|bit_gen|display_r[6]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N31
dffeas \vga|bit_gen|vga_r[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|display_r[6]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_r[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_r[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N9
cyclonev_lcell_comb \vga|bit_gen|clut_mem|ram~3 (
// Equation(s):
// \vga|bit_gen|clut_mem|ram~3_combout  = ( \vga|bit_gen|pixel [1] & ( (!\vga|bit_gen|pixel [2] & (!\vga|bit_gen|pixel [3])) # (\vga|bit_gen|pixel [2] & ((!\vga|bit_gen|pixel [0]) # (\vga|bit_gen|pixel [3]))) ) ) # ( !\vga|bit_gen|pixel [1] & ( 
// (!\vga|bit_gen|pixel [3] & \vga|bit_gen|pixel [0]) ) )

	.dataa(!\vga|bit_gen|pixel [2]),
	.datab(gnd),
	.datac(!\vga|bit_gen|pixel [3]),
	.datad(!\vga|bit_gen|pixel [0]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|pixel [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|clut_mem|ram~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|ram~3 .extended_lut = "off";
defparam \vga|bit_gen|clut_mem|ram~3 .lut_mask = 64'h00F000F0F5A5F5A5;
defparam \vga|bit_gen|clut_mem|ram~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N10
dffeas \vga|bit_gen|clut_mem|data_out[11] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|clut_mem|ram~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|clut_mem|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|data_out[11] .is_wysiwyg = "true";
defparam \vga|bit_gen|clut_mem|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N6
cyclonev_lcell_comb \vga|bit_gen|display_r[7]~13 (
// Equation(s):
// \vga|bit_gen|display_r[7]~13_combout  = ( \vga|bit_gen|vga_b[7]~0_combout  & ( (!\vga|bit_gen|vga_b[7]~3_combout  & (\vga|bit_gen|clut_mem|data_out [11] & \vga|bit_gen|display_r[5]~1_combout )) ) )

	.dataa(!\vga|bit_gen|vga_b[7]~3_combout ),
	.datab(gnd),
	.datac(!\vga|bit_gen|clut_mem|data_out [11]),
	.datad(!\vga|bit_gen|display_r[5]~1_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|vga_b[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_r[7]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_r[7]~13 .extended_lut = "off";
defparam \vga|bit_gen|display_r[7]~13 .lut_mask = 64'h00000000000A000A;
defparam \vga|bit_gen|display_r[7]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N33
cyclonev_lcell_comb \vga|bit_gen|display_r[7]~14 (
// Equation(s):
// \vga|bit_gen|display_r[7]~14_combout  = ( \vga|bit_gen|display_r[5]~9_combout  & ( \vga|bit_gen|display_r[7]~13_combout  ) ) # ( !\vga|bit_gen|display_r[5]~9_combout  & ( \vga|bit_gen|display_r[7]~13_combout  ) ) # ( \vga|bit_gen|display_r[5]~9_combout  & 
// ( !\vga|bit_gen|display_r[7]~13_combout  ) ) # ( !\vga|bit_gen|display_r[5]~9_combout  & ( !\vga|bit_gen|display_r[7]~13_combout  & ( (((\vga|bit_gen|display_r[5]~7_combout ) # (\vga|bit_gen|display_r[5]~3_combout )) # (\vga|bit_gen|display_r[5]~5_combout 
// )) # (\vga|bit_gen|display_r[5]~8_combout ) ) ) )

	.dataa(!\vga|bit_gen|display_r[5]~8_combout ),
	.datab(!\vga|bit_gen|display_r[5]~5_combout ),
	.datac(!\vga|bit_gen|display_r[5]~3_combout ),
	.datad(!\vga|bit_gen|display_r[5]~7_combout ),
	.datae(!\vga|bit_gen|display_r[5]~9_combout ),
	.dataf(!\vga|bit_gen|display_r[7]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_r[7]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_r[7]~14 .extended_lut = "off";
defparam \vga|bit_gen|display_r[7]~14 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \vga|bit_gen|display_r[7]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N35
dffeas \vga|bit_gen|vga_r[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|display_r[7]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_r[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_r[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N21
cyclonev_lcell_comb \vga|bit_gen|clut_mem|ram~4 (
// Equation(s):
// \vga|bit_gen|clut_mem|ram~4_combout  = ( \vga|bit_gen|pixel [1] & ( (!\vga|bit_gen|pixel [2] & (\vga|bit_gen|pixel [3] & \vga|bit_gen|pixel [0])) # (\vga|bit_gen|pixel [2] & ((!\vga|bit_gen|pixel [0]))) ) ) # ( !\vga|bit_gen|pixel [1] & ( 
// (!\vga|bit_gen|pixel [2] & ((!\vga|bit_gen|pixel [3]) # (\vga|bit_gen|pixel [0]))) # (\vga|bit_gen|pixel [2] & (\vga|bit_gen|pixel [3])) ) )

	.dataa(!\vga|bit_gen|pixel [2]),
	.datab(gnd),
	.datac(!\vga|bit_gen|pixel [3]),
	.datad(!\vga|bit_gen|pixel [0]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|pixel [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|clut_mem|ram~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|ram~4 .extended_lut = "off";
defparam \vga|bit_gen|clut_mem|ram~4 .lut_mask = 64'hA5AFA5AF550A550A;
defparam \vga|bit_gen|clut_mem|ram~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N22
dffeas \vga|bit_gen|clut_mem|data_out[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|clut_mem|ram~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|clut_mem|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|data_out[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|clut_mem|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N51
cyclonev_lcell_comb \vga|bit_gen|display_g[4]~0 (
// Equation(s):
// \vga|bit_gen|display_g[4]~0_combout  = ( \vga|bit_gen|vga_b[5]~2_combout  & ( (\vga|bit_gen|clut_mem|data_out [4] & \vga|bit_gen|control|blank_n~0_combout ) ) ) # ( !\vga|bit_gen|vga_b[5]~2_combout  & ( \vga|bit_gen|control|blank_n~0_combout  ) )

	.dataa(!\vga|bit_gen|clut_mem|data_out [4]),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|blank_n~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|vga_b[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_g[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_g[4]~0 .extended_lut = "off";
defparam \vga|bit_gen|display_g[4]~0 .lut_mask = 64'h0F0F0F0F05050505;
defparam \vga|bit_gen|display_g[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y72_N53
dffeas \vga|bit_gen|vga_g[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|display_g[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_g[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_g[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N30
cyclonev_lcell_comb \vga|bit_gen|clut_mem|ram~5 (
// Equation(s):
// \vga|bit_gen|clut_mem|ram~5_combout  = ( \vga|bit_gen|pixel [1] & ( (!\vga|bit_gen|pixel [0] & ((\vga|bit_gen|pixel [2]))) # (\vga|bit_gen|pixel [0] & (!\vga|bit_gen|pixel [3])) ) ) # ( !\vga|bit_gen|pixel [1] & ( (!\vga|bit_gen|pixel [3] & 
// (!\vga|bit_gen|pixel [2] & !\vga|bit_gen|pixel [0])) # (\vga|bit_gen|pixel [3] & ((!\vga|bit_gen|pixel [2]) # (!\vga|bit_gen|pixel [0]))) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|pixel [3]),
	.datac(!\vga|bit_gen|pixel [2]),
	.datad(!\vga|bit_gen|pixel [0]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|pixel [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|clut_mem|ram~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|ram~5 .extended_lut = "off";
defparam \vga|bit_gen|clut_mem|ram~5 .lut_mask = 64'hF330F3300FCC0FCC;
defparam \vga|bit_gen|clut_mem|ram~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N31
dffeas \vga|bit_gen|clut_mem|data_out[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|clut_mem|ram~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|clut_mem|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|data_out[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|clut_mem|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N57
cyclonev_lcell_comb \vga|bit_gen|display_g[5]~1 (
// Equation(s):
// \vga|bit_gen|display_g[5]~1_combout  = ( \vga|bit_gen|vga_b[5]~2_combout  & ( (\vga|bit_gen|control|blank_n~0_combout  & \vga|bit_gen|clut_mem|data_out [5]) ) ) # ( !\vga|bit_gen|vga_b[5]~2_combout  & ( \vga|bit_gen|control|blank_n~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|blank_n~0_combout ),
	.datad(!\vga|bit_gen|clut_mem|data_out [5]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|vga_b[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_g[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_g[5]~1 .extended_lut = "off";
defparam \vga|bit_gen|display_g[5]~1 .lut_mask = 64'h0F0F0F0F000F000F;
defparam \vga|bit_gen|display_g[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y72_N58
dffeas \vga|bit_gen|vga_g[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|display_g[5]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_g[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_g[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N36
cyclonev_lcell_comb \vga|bit_gen|clut_mem|ram~6 (
// Equation(s):
// \vga|bit_gen|clut_mem|ram~6_combout  = ( \vga|bit_gen|pixel [1] & ( ((!\vga|bit_gen|pixel [3] & \vga|bit_gen|pixel [0])) # (\vga|bit_gen|pixel [2]) ) ) # ( !\vga|bit_gen|pixel [1] & ( (!\vga|bit_gen|pixel [2] & (\vga|bit_gen|pixel [3] & 
// !\vga|bit_gen|pixel [0])) ) )

	.dataa(!\vga|bit_gen|pixel [2]),
	.datab(gnd),
	.datac(!\vga|bit_gen|pixel [3]),
	.datad(!\vga|bit_gen|pixel [0]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|pixel [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|clut_mem|ram~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|ram~6 .extended_lut = "off";
defparam \vga|bit_gen|clut_mem|ram~6 .lut_mask = 64'h0A000A0055F555F5;
defparam \vga|bit_gen|clut_mem|ram~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N38
dffeas \vga|bit_gen|clut_mem|data_out[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|clut_mem|ram~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|clut_mem|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|data_out[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|clut_mem|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N9
cyclonev_lcell_comb \vga|bit_gen|display_g[6]~2 (
// Equation(s):
// \vga|bit_gen|display_g[6]~2_combout  = ( \vga|bit_gen|vga_b[7]~0_combout  & ( (!\vga|bit_gen|vga_b[7]~3_combout  & (\vga|bit_gen|clut_mem|data_out [6] & \vga|bit_gen|display_r[5]~1_combout )) ) )

	.dataa(!\vga|bit_gen|vga_b[7]~3_combout ),
	.datab(gnd),
	.datac(!\vga|bit_gen|clut_mem|data_out [6]),
	.datad(!\vga|bit_gen|display_r[5]~1_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|vga_b[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_g[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_g[6]~2 .extended_lut = "off";
defparam \vga|bit_gen|display_g[6]~2 .lut_mask = 64'h00000000000A000A;
defparam \vga|bit_gen|display_g[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N30
cyclonev_lcell_comb \vga|bit_gen|display_g[6]~3 (
// Equation(s):
// \vga|bit_gen|display_g[6]~3_combout  = ( \vga|bit_gen|display_g[6]~2_combout  & ( \vga|bit_gen|display_r[5]~9_combout  ) ) # ( !\vga|bit_gen|display_g[6]~2_combout  & ( \vga|bit_gen|display_r[5]~9_combout  ) ) # ( \vga|bit_gen|display_g[6]~2_combout  & ( 
// !\vga|bit_gen|display_r[5]~9_combout  ) ) # ( !\vga|bit_gen|display_g[6]~2_combout  & ( !\vga|bit_gen|display_r[5]~9_combout  & ( (((\vga|bit_gen|display_r[5]~3_combout ) # (\vga|bit_gen|display_r[5]~7_combout )) # (\vga|bit_gen|display_r[5]~8_combout )) 
// # (\vga|bit_gen|display_r[5]~5_combout ) ) ) )

	.dataa(!\vga|bit_gen|display_r[5]~5_combout ),
	.datab(!\vga|bit_gen|display_r[5]~8_combout ),
	.datac(!\vga|bit_gen|display_r[5]~7_combout ),
	.datad(!\vga|bit_gen|display_r[5]~3_combout ),
	.datae(!\vga|bit_gen|display_g[6]~2_combout ),
	.dataf(!\vga|bit_gen|display_r[5]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_g[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_g[6]~3 .extended_lut = "off";
defparam \vga|bit_gen|display_g[6]~3 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \vga|bit_gen|display_g[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N31
dffeas \vga|bit_gen|vga_g[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|display_g[6]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_g[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_g[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N39
cyclonev_lcell_comb \vga|bit_gen|clut_mem|ram~7 (
// Equation(s):
// \vga|bit_gen|clut_mem|ram~7_combout  = ( \vga|bit_gen|pixel [1] & ( (!\vga|bit_gen|pixel [2] & ((\vga|bit_gen|pixel [0]) # (\vga|bit_gen|pixel [3]))) # (\vga|bit_gen|pixel [2] & (!\vga|bit_gen|pixel [3])) ) ) # ( !\vga|bit_gen|pixel [1] & ( 
// ((\vga|bit_gen|pixel [2] & \vga|bit_gen|pixel [0])) # (\vga|bit_gen|pixel [3]) ) )

	.dataa(!\vga|bit_gen|pixel [2]),
	.datab(gnd),
	.datac(!\vga|bit_gen|pixel [3]),
	.datad(!\vga|bit_gen|pixel [0]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|pixel [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|clut_mem|ram~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|ram~7 .extended_lut = "off";
defparam \vga|bit_gen|clut_mem|ram~7 .lut_mask = 64'h0F5F0F5F5AFA5AFA;
defparam \vga|bit_gen|clut_mem|ram~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N40
dffeas \vga|bit_gen|clut_mem|data_out[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|clut_mem|ram~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|clut_mem|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|data_out[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|clut_mem|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N30
cyclonev_lcell_comb \vga|bit_gen|display_g[7]~4 (
// Equation(s):
// \vga|bit_gen|display_g[7]~4_combout  = ( \vga|bit_gen|vga_b[7]~0_combout  & ( (\vga|bit_gen|clut_mem|data_out [7] & (\vga|bit_gen|display_r[5]~1_combout  & !\vga|bit_gen|vga_b[7]~3_combout )) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|clut_mem|data_out [7]),
	.datac(!\vga|bit_gen|display_r[5]~1_combout ),
	.datad(!\vga|bit_gen|vga_b[7]~3_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|vga_b[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_g[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_g[7]~4 .extended_lut = "off";
defparam \vga|bit_gen|display_g[7]~4 .lut_mask = 64'h0000000003000300;
defparam \vga|bit_gen|display_g[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N33
cyclonev_lcell_comb \vga|bit_gen|display_g[7]~5 (
// Equation(s):
// \vga|bit_gen|display_g[7]~5_combout  = ( \vga|bit_gen|display_g[7]~4_combout  & ( \vga|bit_gen|display_r[5]~9_combout  ) ) # ( !\vga|bit_gen|display_g[7]~4_combout  & ( \vga|bit_gen|display_r[5]~9_combout  ) ) # ( \vga|bit_gen|display_g[7]~4_combout  & ( 
// !\vga|bit_gen|display_r[5]~9_combout  ) ) # ( !\vga|bit_gen|display_g[7]~4_combout  & ( !\vga|bit_gen|display_r[5]~9_combout  & ( (((\vga|bit_gen|display_r[5]~7_combout ) # (\vga|bit_gen|display_r[5]~3_combout )) # (\vga|bit_gen|display_r[5]~8_combout )) 
// # (\vga|bit_gen|display_r[5]~5_combout ) ) ) )

	.dataa(!\vga|bit_gen|display_r[5]~5_combout ),
	.datab(!\vga|bit_gen|display_r[5]~8_combout ),
	.datac(!\vga|bit_gen|display_r[5]~3_combout ),
	.datad(!\vga|bit_gen|display_r[5]~7_combout ),
	.datae(!\vga|bit_gen|display_g[7]~4_combout ),
	.dataf(!\vga|bit_gen|display_r[5]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_g[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_g[7]~5 .extended_lut = "off";
defparam \vga|bit_gen|display_g[7]~5 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \vga|bit_gen|display_g[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N34
dffeas \vga|bit_gen|vga_g[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|display_g[7]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_g[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_g[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N33
cyclonev_lcell_comb \vga|bit_gen|clut_mem|ram~8 (
// Equation(s):
// \vga|bit_gen|clut_mem|ram~8_combout  = ( \vga|bit_gen|pixel [1] & ( (!\vga|bit_gen|pixel [2] & ((!\vga|bit_gen|pixel [0]))) # (\vga|bit_gen|pixel [2] & (\vga|bit_gen|pixel [3] & \vga|bit_gen|pixel [0])) ) ) # ( !\vga|bit_gen|pixel [1] & ( 
// (!\vga|bit_gen|pixel [3] & (!\vga|bit_gen|pixel [2] & \vga|bit_gen|pixel [0])) # (\vga|bit_gen|pixel [3] & ((!\vga|bit_gen|pixel [0]))) ) )

	.dataa(!\vga|bit_gen|pixel [2]),
	.datab(gnd),
	.datac(!\vga|bit_gen|pixel [3]),
	.datad(!\vga|bit_gen|pixel [0]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|pixel [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|clut_mem|ram~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|ram~8 .extended_lut = "off";
defparam \vga|bit_gen|clut_mem|ram~8 .lut_mask = 64'h0FA00FA0AA05AA05;
defparam \vga|bit_gen|clut_mem|ram~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N34
dffeas \vga|bit_gen|clut_mem|data_out[0] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|clut_mem|ram~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|clut_mem|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|data_out[0] .is_wysiwyg = "true";
defparam \vga|bit_gen|clut_mem|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N12
cyclonev_lcell_comb \vga|bit_gen|display_b[4]~0 (
// Equation(s):
// \vga|bit_gen|display_b[4]~0_combout  = ( \vga|bit_gen|vga_b[5]~2_combout  & ( (\vga|bit_gen|control|blank_n~0_combout  & \vga|bit_gen|clut_mem|data_out [0]) ) ) # ( !\vga|bit_gen|vga_b[5]~2_combout  & ( \vga|bit_gen|control|blank_n~0_combout  ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|blank_n~0_combout ),
	.datac(!\vga|bit_gen|clut_mem|data_out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|vga_b[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_b[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_b[4]~0 .extended_lut = "off";
defparam \vga|bit_gen|display_b[4]~0 .lut_mask = 64'h3333333303030303;
defparam \vga|bit_gen|display_b[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y72_N13
dffeas \vga|bit_gen|vga_b[4] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|display_b[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_b[4] .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_b[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N42
cyclonev_lcell_comb \vga|bit_gen|clut_mem|ram~9 (
// Equation(s):
// \vga|bit_gen|clut_mem|ram~9_combout  = ( \vga|bit_gen|pixel [1] & ( (\vga|bit_gen|pixel [0]) # (\vga|bit_gen|pixel [2]) ) ) # ( !\vga|bit_gen|pixel [1] & ( (\vga|bit_gen|pixel [3] & !\vga|bit_gen|pixel [0]) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|pixel [3]),
	.datac(!\vga|bit_gen|pixel [2]),
	.datad(!\vga|bit_gen|pixel [0]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|pixel [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|clut_mem|ram~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|ram~9 .extended_lut = "off";
defparam \vga|bit_gen|clut_mem|ram~9 .lut_mask = 64'h330033000FFF0FFF;
defparam \vga|bit_gen|clut_mem|ram~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N43
dffeas \vga|bit_gen|clut_mem|data_out[1] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|clut_mem|ram~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|clut_mem|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|data_out[1] .is_wysiwyg = "true";
defparam \vga|bit_gen|clut_mem|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N33
cyclonev_lcell_comb \vga|bit_gen|display_b[5]~1 (
// Equation(s):
// \vga|bit_gen|display_b[5]~1_combout  = ( \vga|bit_gen|vga_b[5]~2_combout  & ( (\vga|bit_gen|clut_mem|data_out [1] & \vga|bit_gen|control|blank_n~0_combout ) ) ) # ( !\vga|bit_gen|vga_b[5]~2_combout  & ( \vga|bit_gen|control|blank_n~0_combout  ) )

	.dataa(!\vga|bit_gen|clut_mem|data_out [1]),
	.datab(gnd),
	.datac(!\vga|bit_gen|control|blank_n~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|vga_b[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_b[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_b[5]~1 .extended_lut = "off";
defparam \vga|bit_gen|display_b[5]~1 .lut_mask = 64'h0F0F0F0F05050505;
defparam \vga|bit_gen|display_b[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y72_N34
dffeas \vga|bit_gen|vga_b[5] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|display_b[5]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_b[5] .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_b[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N45
cyclonev_lcell_comb \vga|bit_gen|clut_mem|ram~10 (
// Equation(s):
// \vga|bit_gen|clut_mem|ram~10_combout  = ( \vga|bit_gen|pixel [1] & ( !\vga|bit_gen|pixel [2] $ (((\vga|bit_gen|pixel [3] & \vga|bit_gen|pixel [0]))) ) ) # ( !\vga|bit_gen|pixel [1] & ( (!\vga|bit_gen|pixel [2] & ((\vga|bit_gen|pixel [0]))) # 
// (\vga|bit_gen|pixel [2] & (\vga|bit_gen|pixel [3])) ) )

	.dataa(!\vga|bit_gen|pixel [2]),
	.datab(gnd),
	.datac(!\vga|bit_gen|pixel [3]),
	.datad(!\vga|bit_gen|pixel [0]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|pixel [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|clut_mem|ram~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|ram~10 .extended_lut = "off";
defparam \vga|bit_gen|clut_mem|ram~10 .lut_mask = 64'h05AF05AFAAA5AAA5;
defparam \vga|bit_gen|clut_mem|ram~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N46
dffeas \vga|bit_gen|clut_mem|data_out[2] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|clut_mem|ram~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|clut_mem|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|data_out[2] .is_wysiwyg = "true";
defparam \vga|bit_gen|clut_mem|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N24
cyclonev_lcell_comb \vga|bit_gen|display_b[6]~2 (
// Equation(s):
// \vga|bit_gen|display_b[6]~2_combout  = ( \vga|bit_gen|vga_b[5]~2_combout  & ( (\vga|bit_gen|control|blank_n~0_combout  & \vga|bit_gen|clut_mem|data_out [2]) ) ) # ( !\vga|bit_gen|vga_b[5]~2_combout  & ( \vga|bit_gen|control|blank_n~0_combout  ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|control|blank_n~0_combout ),
	.datac(!\vga|bit_gen|clut_mem|data_out [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|bit_gen|vga_b[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_b[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_b[6]~2 .extended_lut = "off";
defparam \vga|bit_gen|display_b[6]~2 .lut_mask = 64'h3333333303030303;
defparam \vga|bit_gen|display_b[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y72_N25
dffeas \vga|bit_gen|vga_b[6] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|display_b[6]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_b[6] .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_b[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N12
cyclonev_lcell_comb \vga|bit_gen|clut_mem|ram~11 (
// Equation(s):
// \vga|bit_gen|clut_mem|ram~11_combout  = ( \vga|bit_gen|pixel [1] & ( (!\vga|bit_gen|pixel [2] & ((\vga|bit_gen|pixel [0]))) # (\vga|bit_gen|pixel [2] & (\vga|bit_gen|pixel [3] & !\vga|bit_gen|pixel [0])) ) ) # ( !\vga|bit_gen|pixel [1] & ( 
// (\vga|bit_gen|pixel [2] & ((\vga|bit_gen|pixel [0]) # (\vga|bit_gen|pixel [3]))) ) )

	.dataa(!\vga|bit_gen|pixel [2]),
	.datab(gnd),
	.datac(!\vga|bit_gen|pixel [3]),
	.datad(!\vga|bit_gen|pixel [0]),
	.datae(gnd),
	.dataf(!\vga|bit_gen|pixel [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|clut_mem|ram~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|ram~11 .extended_lut = "off";
defparam \vga|bit_gen|clut_mem|ram~11 .lut_mask = 64'h0555055505AA05AA;
defparam \vga|bit_gen|clut_mem|ram~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N13
dffeas \vga|bit_gen|clut_mem|data_out[3] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|clut_mem|ram~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|clut_mem|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|clut_mem|data_out[3] .is_wysiwyg = "true";
defparam \vga|bit_gen|clut_mem|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N21
cyclonev_lcell_comb \vga|bit_gen|display_b[7]~3 (
// Equation(s):
// \vga|bit_gen|display_b[7]~3_combout  = ( !\vga|bit_gen|vga_b[7]~3_combout  & ( (\vga|bit_gen|vga_b[7]~0_combout  & (\vga|bit_gen|clut_mem|data_out [3] & \vga|bit_gen|display_r[5]~1_combout )) ) )

	.dataa(gnd),
	.datab(!\vga|bit_gen|vga_b[7]~0_combout ),
	.datac(!\vga|bit_gen|clut_mem|data_out [3]),
	.datad(!\vga|bit_gen|display_r[5]~1_combout ),
	.datae(gnd),
	.dataf(!\vga|bit_gen|vga_b[7]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_b[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_b[7]~3 .extended_lut = "off";
defparam \vga|bit_gen|display_b[7]~3 .lut_mask = 64'h0003000300000000;
defparam \vga|bit_gen|display_b[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N12
cyclonev_lcell_comb \vga|bit_gen|display_b[7]~4 (
// Equation(s):
// \vga|bit_gen|display_b[7]~4_combout  = ( \vga|bit_gen|display_r[5]~9_combout  & ( \vga|bit_gen|display_b[7]~3_combout  ) ) # ( !\vga|bit_gen|display_r[5]~9_combout  & ( \vga|bit_gen|display_b[7]~3_combout  ) ) # ( \vga|bit_gen|display_r[5]~9_combout  & ( 
// !\vga|bit_gen|display_b[7]~3_combout  ) ) # ( !\vga|bit_gen|display_r[5]~9_combout  & ( !\vga|bit_gen|display_b[7]~3_combout  & ( (((\vga|bit_gen|display_r[5]~3_combout ) # (\vga|bit_gen|display_r[5]~7_combout )) # (\vga|bit_gen|display_r[5]~5_combout )) 
// # (\vga|bit_gen|display_r[5]~8_combout ) ) ) )

	.dataa(!\vga|bit_gen|display_r[5]~8_combout ),
	.datab(!\vga|bit_gen|display_r[5]~5_combout ),
	.datac(!\vga|bit_gen|display_r[5]~7_combout ),
	.datad(!\vga|bit_gen|display_r[5]~3_combout ),
	.datae(!\vga|bit_gen|display_r[5]~9_combout ),
	.dataf(!\vga|bit_gen|display_b[7]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|bit_gen|display_b[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|bit_gen|display_b[7]~4 .extended_lut = "off";
defparam \vga|bit_gen|display_b[7]~4 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \vga|bit_gen|display_b[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N13
dffeas \vga|bit_gen|vga_b[7] (
	.clk(\vga|bit_gen|control|clk_25MHz~q ),
	.d(\vga|bit_gen|display_b[7]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|bit_gen|vga_b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|bit_gen|vga_b[7] .is_wysiwyg = "true";
defparam \vga|bit_gen|vga_b[7] .power_up = "low";
// synopsys translate_on

endmodule
