INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
WARNING: [VRFC 10-3248] data object 'rf_wd_src' is already declared [C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/mips.v:23]
WARNING: [VRFC 10-3703] second declaration of 'rf_wd_src' ignored [C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/mips.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/mux6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sim_1/new/tb_mips_extented.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_extended
