and r0, r1, r2, lsr #6 
mov r3, r0 
mvn r1, r3 
