# Generated by Yosys 0.12+3 (git sha1 675c9ac43, clang 10.0.0-4ubuntu1 -O0 -fPIC)
autoidx 16
attribute \keep 1
attribute \top 1
attribute \src "counter.sv:1.1-26.10"
module \Counter
  attribute \src "counter.sv:0.0-0.0"
  wire $0$formal$counter.sv:22$1_CHECK[0:0]$6
  attribute \src "counter.sv:0.0-0.0"
  wire $0$formal$counter.sv:22$1_EN[0:0]$7
  attribute \src "counter.sv:12.5-20.8"
  wire width 32 $0\counter[31:0]
  attribute \src "counter.sv:0.0-0.0"
  wire width 32 $1\counter[31:0]
  attribute \src "counter.sv:15.24-15.35"
  wire width 32 $add$counter.sv:15$4_Y
  attribute \src "counter.sv:23.16-23.51"
  wire $eq$counter.sv:23$9_Y
  attribute \src "counter.sv:0.0-0.0"
  wire $formal$counter.sv:22$1_CHECK
  attribute \src "counter.sv:0.0-0.0"
  wire $formal$counter.sv:22$1_EN
  attribute \src "counter.sv:13.13-13.32"
  wire $lt$counter.sv:13$3_Y
  attribute \src "counter.sv:23.27-23.42"
  wire width 32 $memrd$\expected_values$counter.sv:23$8_DATA
  wire width 32 $procmux$13_Y
  wire $procmux$14_CMP
  attribute \MASM_DEBUG_SYMBOL "\\__clock__"
  attribute \src "counter.sv:2.16-2.25"
  wire input 1 \__clock__
  attribute \MASM_DEBUG_SYMBOL "\\counter"
  attribute \init 0
  attribute \src "counter.sv:5.18-5.25"
  wire width 32 \counter
  attribute \MASM_DEBUG_SYMBOL "\\expected_values"
  attribute \src "counter.sv:6.18-6.33"
  memory width 32 size 32 \expected_values
  attribute \src "counter.sv:15.24-15.35"
  cell $add $add$counter.sv:15$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \counter
    connect \B 1
    connect \Y $add$counter.sv:15$4_Y
  end
  attribute \src "counter.sv:22.22-23.52"
  cell $assert $assert$counter.sv:22$11
    connect \A $formal$counter.sv:22$1_CHECK
    connect \EN 1'1
  end
  attribute \src "counter.sv:23.16-23.51"
  cell $eq $eq$counter.sv:23$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B $memrd$\expected_values$counter.sv:23$8_DATA
    connect \Y $eq$counter.sv:23$9_Y
  end
  attribute \src "counter.sv:13.13-13.32"
  cell $lt $lt$counter.sv:13$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 32
    connect \Y $lt$counter.sv:13$3_Y
  end
  attribute \src "counter.sv:0.0-0.0"
  cell $meminit_v2 $meminit$\expected_values$counter.sv:0$10
    parameter \ABITS 32
    parameter \MEMID "\\expected_values"
    parameter \PRIORITY 10
    parameter \WIDTH 32
    parameter \WORDS 32
    connect \ADDR 0
    connect \DATA 1024'0000000000000000000000000001111100000000000000000000000000011110000000000000000000000000000111010000000000000000000000000001110000000000000000000000000000011011000000000000000000000000000110100000000000000000000000000001100100000000000000000000000000011000000000000000000000000000000101110000000000000000000000000001011000000000000000000000000000010101000000000000000000000000000101000000000000000000000000000001001100000000000000000000000000010010000000000000000000000000000100010000000000000000000000000001000000000000000000000000000000001111000000000000000000000000000011100000000000000000000000000000110100000000000000000000000000001100000000000000000000000000000010110000000000000000000000000000101000000000000000000000000000001001000000000000000000000000000010000000000000000000000000000000011100000000000000000000000000000110000000000000000000000000000001010000000000000000000000000000010000000000000000000000000000000011000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000
    connect \EN 32'11111111111111111111111111111111
  end
  attribute \src "counter.sv:23.27-23.42"
  cell $memrd $memrd$\expected_values$counter.sv:23$8
    parameter \ABITS 32
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\expected_values"
    parameter \TRANSPARENT 0
    parameter \WIDTH 32
    connect \ADDR \counter
    connect \CLK 1'x
    connect \DATA $memrd$\expected_values$counter.sv:23$8_DATA
    connect \EN 1'x
  end
  attribute \src "counter.sv:12.5-20.8"
  cell $dff $procdff$15
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \CLK \__clock__
    connect \D $procmux$13_Y
    connect \Q \counter
  end
  attribute \src "counter.sv:13.13-13.32|counter.sv:13.9-18.12"
  cell $mux $procmux$13
    parameter \WIDTH 32
    connect \A \counter
    connect \B $add$counter.sv:15$4_Y
    connect \S $procmux$14_CMP
    connect \Y $procmux$13_Y
  end
  connect $1\counter[31:0] 0
  connect $0$formal$counter.sv:22$1_EN[0:0]$7 1'1
  connect $0$formal$counter.sv:22$1_CHECK[0:0]$6 $eq$counter.sv:23$9_Y
  connect $procmux$14_CMP $lt$counter.sv:13$3_Y
  connect $0\counter[31:0] $procmux$13_Y
  connect $formal$counter.sv:22$1_CHECK $eq$counter.sv:23$9_Y
  connect $formal$counter.sv:22$1_EN 1'1
end
