;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 11, #6
	ADD 30, 9
	SPL 0, <402
	JMP 121, #140
	DJN -1, @-20
	MOV -1, <-20
	SPL 0, <402
	JMN -1, @-20
	SUB @121, 103
	JMN -1, @-20
	JMP 0, -40
	SUB @121, 103
	MOV -1, <-20
	SUB @121, 106
	CMP @121, 106
	MOV -7, <-20
	SUB @121, 103
	SPL <121, 103
	MOV -1, <-20
	SUB @3, 0
	JMZ 30, 9
	DJN -1, @-20
	JMZ @112, #17
	JMP 12, #10
	MOV -7, <-20
	ADD @0, @2
	DJN 0, <402
	SUB 30, 9
	JMZ @112, #17
	CMP @-127, 100
	JMZ @112, #17
	JMZ @112, #17
	SPL 0, <402
	SLT 30, 9
	JMN @12, #200
	SUB @121, 103
	JMP -1, @-20
	SPL 0, <402
	ADD 3, 20
	ADD 3, 20
	JMN @112, #17
	MOV -7, <-20
	CMP -207, <-126
	CMP -207, <-126
	CMP -207, <-126
	CMP -207, <-126
	CMP -207, <-126
	MOV -7, <-20
	SPL 0, <402
