
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12280 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 432.129 ; gain = 96.977
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/lab1/Desktop/stoper/stoper.srcs/sources_1/new/top.vhd:37]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/lab1/Desktop/stoper/stoper.srcs/sources_1/new/debouncer.vhd:27' bound to instance 'r_debouncer' of component 'debouncer' [C:/Users/lab1/Desktop/stoper/stoper.srcs/sources_1/new/top.vhd:92]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/lab1/Desktop/stoper/stoper.srcs/sources_1/new/debouncer.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (1#1) [C:/Users/lab1/Desktop/stoper/stoper.srcs/sources_1/new/debouncer.vhd:35]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/lab1/Desktop/stoper/stoper.srcs/sources_1/new/debouncer.vhd:27' bound to instance 's_debouncer' of component 'debouncer' [C:/Users/lab1/Desktop/stoper/stoper.srcs/sources_1/new/top.vhd:99]
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/lab1/Desktop/stoper/stoper.srcs/sources_1/new/counter.vhd:8' bound to instance 'c_counter' of component 'counter' [C:/Users/lab1/Desktop/stoper/stoper.srcs/sources_1/new/top.vhd:106]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/lab1/Desktop/stoper/stoper.srcs/sources_1/new/counter.vhd:17]
	Parameter divider bound to: 1000000 - type: integer 
INFO: [Synth 8-3491] module 'FrequencyDivider' declared at 'C:/Users/lab1/Desktop/stoper/stoper.srcs/sources_1/new/FrequencyDivider.vhd:7' bound to instance 'divider' of component 'FrequencyDivider' [C:/Users/lab1/Desktop/stoper/stoper.srcs/sources_1/new/counter.vhd:32]
INFO: [Synth 8-638] synthesizing module 'FrequencyDivider' [C:/Users/lab1/Desktop/stoper/stoper.srcs/sources_1/new/FrequencyDivider.vhd:17]
	Parameter divider bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FrequencyDivider' (2#1) [C:/Users/lab1/Desktop/stoper/stoper.srcs/sources_1/new/FrequencyDivider.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'counter' (3#1) [C:/Users/lab1/Desktop/stoper/stoper.srcs/sources_1/new/counter.vhd:17]
INFO: [Synth 8-3491] module 'Encoder' declared at 'C:/Users/lab1/Desktop/stoper/stoper.srcs/sources_1/new/Encoder.vhd:8' bound to instance 'digit_decoder' of component 'Encoder' [C:/Users/lab1/Desktop/stoper/stoper.srcs/sources_1/new/top.vhd:114]
INFO: [Synth 8-638] synthesizing module 'Encoder' [C:/Users/lab1/Desktop/stoper/stoper.srcs/sources_1/new/Encoder.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Encoder' (4#1) [C:/Users/lab1/Desktop/stoper/stoper.srcs/sources_1/new/Encoder.vhd:16]
INFO: [Synth 8-3491] module 'Display' declared at 'C:/Users/lab1/Desktop/stoper/stoper.srcs/sources_1/new/Display.vhd:7' bound to instance 'displayer' of component 'Display' [C:/Users/lab1/Desktop/stoper/stoper.srcs/sources_1/new/top.vhd:121]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/lab1/Desktop/stoper/stoper.srcs/sources_1/new/Display.vhd:17]
	Parameter divider bound to: 100000 - type: integer 
INFO: [Synth 8-3491] module 'FrequencyDivider' declared at 'C:/Users/lab1/Desktop/stoper/stoper.srcs/sources_1/new/FrequencyDivider.vhd:7' bound to instance 'd' of component 'FrequencyDivider' [C:/Users/lab1/Desktop/stoper/stoper.srcs/sources_1/new/Display.vhd:33]
INFO: [Synth 8-638] synthesizing module 'FrequencyDivider__parameterized1' [C:/Users/lab1/Desktop/stoper/stoper.srcs/sources_1/new/FrequencyDivider.vhd:17]
	Parameter divider bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FrequencyDivider__parameterized1' (4#1) [C:/Users/lab1/Desktop/stoper/stoper.srcs/sources_1/new/FrequencyDivider.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Display' (5#1) [C:/Users/lab1/Desktop/stoper/stoper.srcs/sources_1/new/Display.vhd:17]
INFO: [Synth 8-226] default block is never used [C:/Users/lab1/Desktop/stoper/stoper.srcs/sources_1/new/top.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'top' (6#1) [C:/Users/lab1/Desktop/stoper/stoper.srcs/sources_1/new/top.vhd:37]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 488.043 ; gain = 152.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 488.043 ; gain = 152.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 488.043 ; gain = 152.891
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lab1/Desktop/stoper/stoper.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/lab1/Desktop/stoper/stoper.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/lab1/Desktop/stoper/stoper.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 838.898 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 838.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 838.902 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 838.902 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 838.902 ; gain = 503.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 838.902 ; gain = 503.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 838.902 ; gain = 503.750
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "div_out" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "div_out" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "display_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 838.902 ; gain = 503.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module FrequencyDivider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module Encoder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 4     
Module FrequencyDivider__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'btn_pressed_reg[30]' (FDRE) to 'btn_pressed_reg[0]'
INFO: [Synth 8-3886] merging instance 'btn_pressed_reg[31]' (FDRE) to 'btn_pressed_reg[0]'
INFO: [Synth 8-3886] merging instance 'btn_pressed_reg[29]' (FDRE) to 'btn_pressed_reg[0]'
INFO: [Synth 8-3886] merging instance 'btn_pressed_reg[28]' (FDRE) to 'btn_pressed_reg[0]'
INFO: [Synth 8-3886] merging instance 'btn_pressed_reg[27]' (FDRE) to 'btn_pressed_reg[0]'
INFO: [Synth 8-3886] merging instance 'btn_pressed_reg[26]' (FDRE) to 'btn_pressed_reg[0]'
INFO: [Synth 8-3886] merging instance 'btn_pressed_reg[25]' (FDRE) to 'btn_pressed_reg[0]'
INFO: [Synth 8-3886] merging instance 'btn_pressed_reg[24]' (FDRE) to 'btn_pressed_reg[0]'
INFO: [Synth 8-3886] merging instance 'btn_pressed_reg[23]' (FDRE) to 'btn_pressed_reg[0]'
INFO: [Synth 8-3886] merging instance 'btn_pressed_reg[22]' (FDRE) to 'btn_pressed_reg[0]'
INFO: [Synth 8-3886] merging instance 'btn_pressed_reg[21]' (FDRE) to 'btn_pressed_reg[0]'
INFO: [Synth 8-3886] merging instance 'btn_pressed_reg[20]' (FDRE) to 'btn_pressed_reg[0]'
INFO: [Synth 8-3886] merging instance 'btn_pressed_reg[19]' (FDRE) to 'btn_pressed_reg[0]'
INFO: [Synth 8-3886] merging instance 'btn_pressed_reg[18]' (FDRE) to 'btn_pressed_reg[0]'
INFO: [Synth 8-3886] merging instance 'btn_pressed_reg[17]' (FDRE) to 'btn_pressed_reg[0]'
INFO: [Synth 8-3886] merging instance 'btn_pressed_reg[16]' (FDRE) to 'btn_pressed_reg[0]'
INFO: [Synth 8-3886] merging instance 'btn_pressed_reg[15]' (FDRE) to 'btn_pressed_reg[0]'
INFO: [Synth 8-3886] merging instance 'btn_pressed_reg[14]' (FDRE) to 'btn_pressed_reg[0]'
INFO: [Synth 8-3886] merging instance 'btn_pressed_reg[13]' (FDRE) to 'btn_pressed_reg[0]'
INFO: [Synth 8-3886] merging instance 'btn_pressed_reg[12]' (FDRE) to 'btn_pressed_reg[0]'
INFO: [Synth 8-3886] merging instance 'btn_pressed_reg[11]' (FDRE) to 'btn_pressed_reg[0]'
INFO: [Synth 8-3886] merging instance 'btn_pressed_reg[10]' (FDRE) to 'btn_pressed_reg[0]'
INFO: [Synth 8-3886] merging instance 'btn_pressed_reg[9]' (FDRE) to 'btn_pressed_reg[0]'
INFO: [Synth 8-3886] merging instance 'btn_pressed_reg[8]' (FDRE) to 'btn_pressed_reg[0]'
INFO: [Synth 8-3886] merging instance 'btn_pressed_reg[7]' (FDRE) to 'btn_pressed_reg[0]'
INFO: [Synth 8-3886] merging instance 'btn_pressed_reg[6]' (FDRE) to 'btn_pressed_reg[0]'
INFO: [Synth 8-3886] merging instance 'btn_pressed_reg[5]' (FDRE) to 'btn_pressed_reg[0]'
INFO: [Synth 8-3886] merging instance 'btn_pressed_reg[4]' (FDRE) to 'btn_pressed_reg[0]'
INFO: [Synth 8-3886] merging instance 'btn_pressed_reg[3]' (FDRE) to 'btn_pressed_reg[0]'
INFO: [Synth 8-3886] merging instance 'btn_pressed_reg[2]' (FDRE) to 'btn_pressed_reg[0]'
INFO: [Synth 8-3886] merging instance 'btn_pressed_reg[1]' (FDRE) to 'btn_pressed_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\btn_pressed_reg[0] )
INFO: [Synth 8-3886] merging instance 'btn_flag_reg[24]' (FDRE) to 'btn_flag_reg[25]'
INFO: [Synth 8-3886] merging instance 'btn_flag_reg[25]' (FDRE) to 'btn_flag_reg[26]'
INFO: [Synth 8-3886] merging instance 'btn_flag_reg[26]' (FDRE) to 'btn_flag_reg[27]'
INFO: [Synth 8-3886] merging instance 'btn_flag_reg[27]' (FDRE) to 'btn_flag_reg[28]'
INFO: [Synth 8-3886] merging instance 'btn_flag_reg[28]' (FDRE) to 'btn_flag_reg[29]'
INFO: [Synth 8-3886] merging instance 'btn_flag_reg[29]' (FDRE) to 'btn_flag_reg[30]'
INFO: [Synth 8-3886] merging instance 'btn_flag_reg[30]' (FDRE) to 'btn_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'btn_flag_reg[31]' (FDRE) to 'btn_flag_reg[1]'
INFO: [Synth 8-3886] merging instance 'btn_flag_reg[1]' (FDRE) to 'btn_flag_reg[2]'
INFO: [Synth 8-3886] merging instance 'btn_flag_reg[2]' (FDRE) to 'btn_flag_reg[3]'
INFO: [Synth 8-3886] merging instance 'btn_flag_reg[3]' (FDRE) to 'btn_flag_reg[4]'
INFO: [Synth 8-3886] merging instance 'btn_flag_reg[4]' (FDRE) to 'btn_flag_reg[5]'
INFO: [Synth 8-3886] merging instance 'btn_flag_reg[5]' (FDRE) to 'btn_flag_reg[6]'
INFO: [Synth 8-3886] merging instance 'btn_flag_reg[6]' (FDRE) to 'btn_flag_reg[7]'
INFO: [Synth 8-3886] merging instance 'btn_flag_reg[7]' (FDRE) to 'btn_flag_reg[8]'
INFO: [Synth 8-3886] merging instance 'btn_flag_reg[8]' (FDRE) to 'btn_flag_reg[9]'
INFO: [Synth 8-3886] merging instance 'btn_flag_reg[9]' (FDRE) to 'btn_flag_reg[10]'
INFO: [Synth 8-3886] merging instance 'btn_flag_reg[10]' (FDRE) to 'btn_flag_reg[11]'
INFO: [Synth 8-3886] merging instance 'btn_flag_reg[11]' (FDRE) to 'btn_flag_reg[12]'
INFO: [Synth 8-3886] merging instance 'btn_flag_reg[12]' (FDRE) to 'btn_flag_reg[13]'
INFO: [Synth 8-3886] merging instance 'btn_flag_reg[13]' (FDRE) to 'btn_flag_reg[14]'
INFO: [Synth 8-3886] merging instance 'btn_flag_reg[14]' (FDRE) to 'btn_flag_reg[15]'
INFO: [Synth 8-3886] merging instance 'btn_flag_reg[15]' (FDRE) to 'btn_flag_reg[16]'
INFO: [Synth 8-3886] merging instance 'btn_flag_reg[16]' (FDRE) to 'btn_flag_reg[17]'
INFO: [Synth 8-3886] merging instance 'btn_flag_reg[17]' (FDRE) to 'btn_flag_reg[18]'
INFO: [Synth 8-3886] merging instance 'btn_flag_reg[18]' (FDRE) to 'btn_flag_reg[19]'
INFO: [Synth 8-3886] merging instance 'btn_flag_reg[19]' (FDRE) to 'btn_flag_reg[20]'
INFO: [Synth 8-3886] merging instance 'btn_flag_reg[20]' (FDRE) to 'btn_flag_reg[21]'
INFO: [Synth 8-3886] merging instance 'btn_flag_reg[21]' (FDRE) to 'btn_flag_reg[22]'
INFO: [Synth 8-3886] merging instance 'btn_flag_reg[22]' (FDRE) to 'btn_flag_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\btn_flag_reg[23] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 838.902 ; gain = 503.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 838.902 ; gain = 503.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 880.523 ; gain = 545.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 889.582 ; gain = 554.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 889.582 ; gain = 554.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 889.582 ; gain = 554.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 889.582 ; gain = 554.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 889.582 ; gain = 554.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 889.582 ; gain = 554.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 889.582 ; gain = 554.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    83|
|3     |LUT1   |    75|
|4     |LUT2   |    77|
|5     |LUT3   |    72|
|6     |LUT4   |    61|
|7     |LUT5   |    66|
|8     |LUT6   |    83|
|9     |FDCE   |    18|
|10    |FDPE   |     1|
|11    |FDRE   |   133|
|12    |FDSE   |    50|
|13    |IBUF   |     3|
|14    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+----------------+---------------------------------+------+
|      |Instance        |Module                           |Cells |
+------+----------------+---------------------------------+------+
|1     |top             |                                 |   735|
|2     |  c_counter     |counter                          |    79|
|3     |    divider     |FrequencyDivider                 |    54|
|4     |  digit_decoder |Encoder                          |   430|
|5     |  displayer     |Display                          |    83|
|6     |    d           |FrequencyDivider__parameterized1 |    55|
|7     |  r_debouncer   |debouncer                        |    60|
|8     |  s_debouncer   |debouncer_0                      |    60|
+------+----------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 889.582 ; gain = 554.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 889.582 ; gain = 203.570
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 889.582 ; gain = 554.430
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 889.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
108 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 889.582 ; gain = 567.117
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 889.582 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/lab1/Desktop/stoper/stoper.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 26 16:23:04 2023...
