
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.923848                       # Number of seconds simulated
sim_ticks                                923847952500                       # Number of ticks simulated
final_tick                               923847952500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  46386                       # Simulator instruction rate (inst/s)
host_op_rate                                    46386                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               42853271                       # Simulator tick rate (ticks/s)
host_mem_usage                                 686200                       # Number of bytes of host memory used
host_seconds                                 21558.40                       # Real time elapsed on the host
sim_insts                                  1000000001                       # Number of instructions simulated
sim_ops                                    1000000001                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           59328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       495285056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          495344384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        59328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         59328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    292074240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       292074240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              927                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          7738829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7739756                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       4563660                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4563660                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              64218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          536111007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             536175225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         64218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            64218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       316149686                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            316149686                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       316149686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             64218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         536111007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            852324911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     7739756                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4563660                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7739756                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4563660                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              492744064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2600320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               291857856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               495344384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            292074240                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  40630                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3360                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            454310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            491934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            490456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            488809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            494611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            496526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            477806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            500489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            472014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            485677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           470777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           484495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           482724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           496710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           450996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           460792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            287465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            289221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            288415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            286272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            292820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            292442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            277517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            297041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            271658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            281651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           269178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           282325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           279853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           290807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           282178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           291436                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  923847718000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7739756                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4563660                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4950125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1988786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  494693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  265515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 177747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 245019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 264405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 283441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 295661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 298056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 306847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 299301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 316713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 305817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 300005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 296091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 289574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 288518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 288034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 287834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7866946                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     99.733950                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    80.179718                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   124.601908                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      6144059     78.10%     78.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1370667     17.42%     95.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       147619      1.88%     97.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        37378      0.48%     97.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        52237      0.66%     98.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4594      0.06%     98.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3626      0.05%     98.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6979      0.09%     98.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        99787      1.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7866946                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       284015                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.106956                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.896131                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     81.270186                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       283943     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           68      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        284015                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       284015                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.056472                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.053218                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.336446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           275894     97.14%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              756      0.27%     97.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6843      2.41%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              496      0.17%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               22      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        284015                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 209124983250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            353483595750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                38495630000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     27162.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45912.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       533.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       315.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    536.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    316.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.19                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2243751                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2148707                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 29.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                47.12                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      75088.72                       # Average gap between requests
system.mem_ctrls.pageHitRate                    35.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    15752680500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     30849260000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    877244682000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.throughput                    852324911                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq             4976363                       # Transaction distribution
system.membus.trans_dist::ReadResp            4976363                       # Transaction distribution
system.membus.trans_dist::Writeback           4563660                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2763393                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2763393                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port     20041318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20043172                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        59328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    787359296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total           787418624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus              787418624                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy         51342735500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8727998                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        72477953499                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.8                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.branchPred.lookups               144612210                       # Number of BP lookups
system.cpu.branchPred.condPredicted         137428713                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect         119780752                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1729308                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                    204977562                       # DTB read hits
system.cpu.dtb.read_misses                     999949                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                205977511                       # DTB read accesses
system.cpu.dtb.write_hits                   148539895                       # DTB write hits
system.cpu.dtb.write_misses                   1675271                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses               150215166                       # DTB write accesses
system.cpu.dtb.data_hits                    353517457                       # DTB hits
system.cpu.dtb.data_misses                    2675220                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                356192677                       # DTB accesses
system.cpu.itb.fetch_hits                    35694001                       # ITB hits
system.cpu.itb.fetch_misses                        44                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                35694045                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   33                       # Number of system calls
system.cpu.numCycles                       1847695906                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.branch_predictor.predictedTaken     12846647                       # Number of Branches Predicted As Taken (True).
system.cpu.branch_predictor.predictedNotTaken    131765563                       # Number of Branches Predicted As Not Taken (False).
system.cpu.regfile_manager.intRegFileReads   1222937594                       # Number of Reads from Int. Register File
system.cpu.regfile_manager.intRegFileWrites    710130765                       # Number of Writes to Int. Register File
system.cpu.regfile_manager.intRegFileAccesses   1933068359                       # Total Accesses (Read+Write) to the Int. Register File
system.cpu.regfile_manager.floatRegFileReads          154                       # Number of Reads from FP Register File
system.cpu.regfile_manager.floatRegFileWrites          145                       # Number of Writes to FP Register File
system.cpu.regfile_manager.floatRegFileAccesses          299                       # Total Accesses (Read+Write) to the FP Register File
system.cpu.regfile_manager.regForwards      337191534                       # Number of Registers Read Through Forwarding Logic
system.cpu.agen_unit.agens                  361724140                       # Number of Address Generations
system.cpu.execution_unit.predictedTakenIncorrect       466857                       # Number of Branches Incorrectly Predicted As Taken.
system.cpu.execution_unit.predictedNotTakenIncorrect    116638580                       # Number of Branches Incorrectly Predicted As Not Taken).
system.cpu.execution_unit.mispredicted      117105437                       # Number of Branches Incorrectly Predicted
system.cpu.execution_unit.predicted          20601530                       # Number of Branches Incorrectly Predicted
system.cpu.execution_unit.mispredictPct     85.039588                       # Percentage of Incorrect Branches Predicts
system.cpu.execution_unit.executions        753398601                       # Number of Instructions Executed.
system.cpu.mult_div_unit.multiplies               377                       # Number of Multipy Operations Executed
system.cpu.mult_div_unit.divides                    0                       # Number of Divide Operations Executed
system.cpu.contextSwitches                          1                       # Number of context switches
system.cpu.threadCycles                    1221244800                       # Total Number of Cycles A Thread Was Active in CPU (Per-Thread)
system.cpu.smtCycles                                0                       # Total number of cycles that the CPU was in SMT-mode
system.cpu.timesIdled                         8124113                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                       823449395                       # Number of cycles cpu's stages were not processed
system.cpu.runCycles                       1024246511                       # Number of cycles cpu stages are processed.
system.cpu.activity                         55.433717                       # Percentage of cycles cpu is active
system.cpu.comLoads                         204226654                       # Number of Load instructions committed
system.cpu.comStores                        148539535                       # Number of Store instructions committed
system.cpu.comBranches                      136517689                       # Number of Branches instructions committed
system.cpu.comNops                            6115632                       # Number of Nop instructions committed
system.cpu.comNonSpec                              33                       # Number of Non-Speculative instructions committed
system.cpu.comInts                          504600229                       # Number of Integer instructions committed
system.cpu.comFloats                               86                       # Number of Floating Point instructions committed
system.cpu.committedInsts                  1000000001                       # Number of Instructions committed (Per-Thread)
system.cpu.committedOps                    1000000001                       # Number of Ops committed (Per-Thread)
system.cpu.smtCommittedInsts                        0                       # Number of SMT Instructions committed (Per-Thread)
system.cpu.committedInsts_total            1000000001                       # Number of Instructions committed (Total)
system.cpu.cpi                               1.847696                       # CPI: Cycles Per Instruction (Per-Thread)
system.cpu.smt_cpi                                nan                       # CPI: Total SMT-CPI
system.cpu.cpi_total                         1.847696                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.541215                       # IPC: Instructions Per Cycle (Per-Thread)
system.cpu.smt_ipc                                nan                       # IPC: Total SMT-IPC
system.cpu.ipc_total                         0.541215                       # IPC: Total IPC of All Threads
system.cpu.stage0.idleCycles               1110753257                       # Number of cycles 0 instructions are processed.
system.cpu.stage0.runCycles                 736942649                       # Number of cycles 1+ instructions are processed.
system.cpu.stage0.utilization               39.884412                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage1.idleCycles               1235565133                       # Number of cycles 0 instructions are processed.
system.cpu.stage1.runCycles                 612130773                       # Number of cycles 1+ instructions are processed.
system.cpu.stage1.utilization               33.129411                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage2.idleCycles               1232935676                       # Number of cycles 0 instructions are processed.
system.cpu.stage2.runCycles                 614760230                       # Number of cycles 1+ instructions are processed.
system.cpu.stage2.utilization               33.271721                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage3.idleCycles               1648362987                       # Number of cycles 0 instructions are processed.
system.cpu.stage3.runCycles                 199332919                       # Number of cycles 1+ instructions are processed.
system.cpu.stage3.utilization               10.788189                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage4.idleCycles               1220799035                       # Number of cycles 0 instructions are processed.
system.cpu.stage4.runCycles                 626896871                       # Number of cycles 1+ instructions are processed.
system.cpu.stage4.utilization               33.928574                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.icache.tags.replacements               435                       # number of replacements
system.cpu.icache.tags.tagsinuse           455.728455                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            35692728                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               927                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          38503.482201                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   455.728455                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.890095                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.890095                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          462                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          71388925                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         71388925                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     35692728                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        35692728                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      35692728                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         35692728                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     35692728                       # number of overall hits
system.cpu.icache.overall_hits::total        35692728                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1271                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1271                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1271                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1271                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1271                       # number of overall misses
system.cpu.icache.overall_misses::total          1271                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     62289498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     62289498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     62289498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     62289498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     62289498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     62289498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     35693999                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     35693999                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     35693999                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     35693999                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     35693999                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     35693999                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000036                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000036                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 49008.259638                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49008.259638                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 49008.259638                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49008.259638                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 49008.259638                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49008.259638                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          133                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          140                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           70                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          344                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          344                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          344                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          344                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          344                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          344                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          927                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          927                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          927                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          927                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          927                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          927                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     45356002                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     45356002                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     45356002                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     45356002                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     45356002                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     45356002                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 48927.725998                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48927.725998                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 48927.725998                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48927.725998                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 48927.725998                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48927.725998                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements           7737805                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1022.329034                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           342491117                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7738829                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             44.256194                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1901734500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1022.329034                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998368                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998368                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          292                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          701                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         713271209                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        713271209                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    198587813                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       198587813                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    143903216                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      143903216                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           42                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           42                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           46                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           46                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     342491029                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        342491029                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    342491029                       # number of overall hits
system.cpu.dcache.overall_hits::total       342491029                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      5638796                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5638796                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      4636273                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4636273                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data     10275069                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10275069                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     10275069                       # number of overall misses
system.cpu.dcache.overall_misses::total      10275069                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 385026315999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 385026315999                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 320435032500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 320435032500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       346000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       346000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 705461348499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 705461348499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 705461348499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 705461348499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    204226609                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    204226609                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    148539489                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    148539489                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           46                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           46                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    352766098                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    352766098                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    352766098                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    352766098                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.027610                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027610                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.031212                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031212                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.086957                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.086957                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.029127                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029127                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.029127                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029127                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 68281.653743                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68281.653743                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 69114.789509                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69114.789509                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 68657.577725                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68657.577725                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 68657.577725                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68657.577725                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     36360237                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2601                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            939378                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              22                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.706716                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   118.227273                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      4563660                       # number of writebacks
system.cpu.dcache.writebacks::total           4563660                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       663299                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       663299                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data      1872945                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1872945                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      2536244                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2536244                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      2536244                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2536244                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      4975497                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4975497                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      2763328                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2763328                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      7738825                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7738825                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      7738825                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7738825                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 324628001001                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 324628001001                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 203952846000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 203952846000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       332500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       332500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 528580847001                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 528580847001                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 528580847001                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 528580847001                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.024363                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024363                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.018603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.086957                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.086957                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.021938                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021938                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.021938                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021938                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 65245.341521                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65245.341521                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 73806.962474                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73806.962474                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        83125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        83125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 68302.468010                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68302.468010                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 68302.468010                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68302.468010                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
