# Lab 2: Padframe with DAC

Cade Thornton

10/23/2023

ENCE 3501

## Table of Contents

-------

+ [Introduction](#Introduction )
+ [Pad Cell](#Link)
    * [Schematic](#Schematic)
    * [Layout](#Layout)
+ [PadFrame](#Link)
    * [Schematic](#Schematic)
    * [Layout](#Layout)
+ [PadFrameDAC](#Link)
    * [Schematic](#Schematic)
    * [Layout](#Layout)
+ [Conclusion](#Conclusion)

## Introduction 

<p align="center"> 
The goal of this lab is to create a padframe that contains the 5-bit DAC made previously. The padframe will consist of various subcomponent libraries that will be made over the course of this lab.
</p>

<p align="center">
  <img src="PadFrameDAC/documentation/PF&DAC/schematics/padFrameTotal.png" alt="img">
</p>

<div align="center">
  <p style="font-size: small;">
    Figure 1 (Padframe with DAC)
  </p>
</div>


## Pad Cell

### Schematic
<p align="center"> 
A single pad cell schematic in electricVLSI is shown below. It consists of only a wire node intended to be used in the padframe
</p>

<p align="center">
  <img src="PadFrameDAC/documentation/pad/schematics/padCellsche.png" alt="img">
</p>

<div align="center">
  <p style="font-size: small;">
    Figure 2 (Pad Cell Schematic)
  </p>
</div>

<p align="center"> 
And here is the icon generated by the pad cell schematic
</p>

<p align="center">
  <img src="PadFrameDAC/documentation/pad/schematics/padCellicon.png" alt="img">
</p>

<div align="center">
  <p style="font-size: small;">
    Figure 3 (Generated Pad Cell Icon)
  </p>
</div>


### Layout 

<p align="center"> 
The padcell will have three layers as is dictated by the lab requirements: Metal one as the first layer, metal 2 as the second, and an overglass layer as the third.
</p>

<p align="center">
  <img src="PadFrameDAC/documentation/pad/layouts/padCellLayout.png" alt="img">
</p>

<div align="center">
  <p style="font-size: small;">
    Figure 4 (Pad Cell Layout)
  </p>
</div>

<p align="center"> 
This is the 3D view of the layout. It clearly displays the three layers discussed previously
</p>

<p align="center">
  <img src="PadFrameDAC/documentation/pad/3DView/padCell3D.png" alt="img">
</p>

<div align="center">
  <p style="font-size: small;">
    Figure 5 (3D Pad Cell Layout View)
  </p>
</div>



------

## Pad Frame

### Schematic 

<p align="center"> 
After completing the pad cell, the padframe could be made quickly using the pad icon from before. The padframe is connected to an eight-pin bus of exports that are necessary due to the five outputs and inputs of the DAC.
</p>

<p align="center">
  <img src="PadFrameDAC/documentation/padframe/schematics/padFrameSch.png" alt="img">
</p>

<div align="center">
  <p style="font-size: small;">
    Figure 6 (Schematic of padframe)
  </p>
</div>

<p align="center"> 
And here is the generated icon:
</p>

<p align="center">
  <img src="PadFrameDAC/documentation/padframe/schematics/padFrameIcon.png" alt="img">
</p>

<div align="center">
  <p style="font-size: small;">
    Figure 7 (Schematic of padframe icon)
  </p>
</div>


### Layout

<p align="center"> 
By using an array of 8x8 pads, the padframe layout can be constructured as shown below:
</p>

<p align="center">
  <img src="PadFrameDAC/documentation/padframe/layouts/padFrameLayout.png" alt="img">
</p>

<div align="center">
  <p style="font-size: small;">
    Figure 8 (Layout of padframe)
  </p>
</div>

<p align="center"> 
And here is the corresponding 3D view of the padframe
</p>

<p align="center">
  <img src="PadFrameDAC/documentation/padframe/3Dview/padframeLayout3D.png" alt="img">
</p>

<div align="center">
  <p style="font-size: small;">
    Figure 9 (3D view of Layout of the padframe)
  </p>
</div>

-------

## Padframe DAC
### Schematic 

<p align="center"> 
The schematic of the padframe with the DAC connected was made using an 8-pin bus with the padframe icon, and every pin of the padframe is connected to the DAC, as shown below:
</p>

<p align="center">
  <img src="PadFrameDAC/documentation/PF&DAC/schematics/PF&DACsch.png" alt="img">
</p>

<div align="center">
  <p style="font-size: small;">
    Figure 10(Schematic of padframe connected with the DAC)
  </p>
</div>

<p align="center"> 
And here is the corresponding icon generated:
</p>

<p align="center">
  <img src="PadFrameDAC/documentation/PF&DAC/schematics/PF&DACschICON.png" alt="img">
</p>

<div align="center">
  <p style="font-size: small;">
    Figure 11( Icon generated from Schematic of padframe connected with the DAC)
  </p>
</div>

### Layout 

<p align="center"> 
The layout for the padframe with DAC connected was constructed by connecting every pin to metal 1 to metal 2 contacts.
</p>

<p align="center">
  <img src="PadFrameDAC/documentation/PF&DAC/layouts/PF&DAClayout.png" alt="img">
</p>

<div align="center">
  <p style="font-size: small;">
    Figure 12( Layout padframe connected with the DAC)
  </p>
</div>

<p align="center"> 
And here is the corresponding 3D view
</p>

<p align="center">
  <img src="PadFrameDAC/documentation/PF&DAC/3Dview/PF&DAC3D.png" alt="img">
</p>

<div align="center">
  <p style="font-size: small;">
    Figure 13 (3D view of the Layout with padframe connected with the DAC)
  </p>
</div>



## Conclusion

------

This lab concluded with the final IC being construced using various cell libraries such as the 5-Bit DAC, voltage divider, cell, padframe, and finally the combination of all of them. The lab demonstrated the process of using pads to allow the DAC to have external connections via the padframe.


