// Seed: 4095996391
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  assign module_1.id_3 = 0;
  inout wire id_1;
  assign id_6 = "" - id_6 <= id_4;
endmodule
module module_1 #(
    parameter id_0  = 32'd87,
    parameter id_13 = 32'd77,
    parameter id_4  = 32'd99
) (
    input tri _id_0,
    output uwire id_1,
    output supply0 id_2,
    input tri1 id_3,
    output wand _id_4,
    output tri id_5,
    output logic id_6
);
  integer [1 'b0 : id_0] id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  logic id_9;
  struct packed {id_10 id_11;} [!  1 : id_4] id_12;
  ;
  initial begin : LABEL_0
    id_12 <= 1'h0;
  end
  logic _id_13;
  logic [1 : {  -1 'h0 ^  (  -1  )  , "" }] id_14;
  assign id_14 = 1'b0;
  logic [-1 : -1 'b0] id_15;
  ;
  wire id_16;
  ;
  initial id_6 = id_14;
  logic [id_13 : -1] id_17;
  ;
endmodule
