// Seed: 2875434329
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  ;
  wire [1  &  1 : 1] id_5, id_6;
  wire id_7;
endmodule
module module_1 (
    input uwire id_0
);
  struct packed {logic id_2;} id_3;
  ;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
  assign id_3 = id_0 == -1'b0 && -1;
  always begin : LABEL_0
    $signed(62);
    ;
  end
  logic id_4;
  always_comb id_4 <= 1 !== id_0;
  always_latch
    if ((1));
    else if (-1'b0) id_3.id_2 <= id_3;
endmodule
