<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › mach-bf538 › include › mach › irq.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>irq.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2008 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the GPL-2 or later.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _BF538_IRQ_H_</span>
<span class="cp">#define _BF538_IRQ_H_</span>

<span class="cp">#include &lt;mach-common/irq.h&gt;</span>

<span class="cp">#define NR_PERI_INTS		(2 * 32)</span>

<span class="cp">#define IRQ_PLL_WAKEUP		BFIN_IRQ(0)	</span><span class="cm">/* PLL Wakeup Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA0_ERROR		BFIN_IRQ(1)	</span><span class="cm">/* DMA Error 0 (generic) */</span><span class="cp"></span>
<span class="cp">#define IRQ_PPI_ERROR		BFIN_IRQ(2)	</span><span class="cm">/* PPI Error */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT0_ERROR	BFIN_IRQ(3)	</span><span class="cm">/* SPORT0 Status */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT1_ERROR	BFIN_IRQ(4)	</span><span class="cm">/* SPORT1 Status */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPI0_ERROR		BFIN_IRQ(5)	</span><span class="cm">/* SPI0 Status */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART0_ERROR		BFIN_IRQ(6)	</span><span class="cm">/* UART0 Status */</span><span class="cp"></span>
<span class="cp">#define IRQ_RTC			BFIN_IRQ(7)	</span><span class="cm">/* RTC */</span><span class="cp"></span>
<span class="cp">#define IRQ_PPI			BFIN_IRQ(8)	</span><span class="cm">/* DMA Channel 0 (PPI) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT0_RX		BFIN_IRQ(9)	</span><span class="cm">/* DMA 1 Channel (SPORT0 RX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT0_TX		BFIN_IRQ(10)	</span><span class="cm">/* DMA 2 Channel (SPORT0 TX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT1_RX		BFIN_IRQ(11)	</span><span class="cm">/* DMA 3 Channel (SPORT1 RX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT1_TX		BFIN_IRQ(12)	</span><span class="cm">/* DMA 4 Channel (SPORT1 TX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPI0		BFIN_IRQ(13)	</span><span class="cm">/* DMA 5 Channel (SPI0) */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART0_RX		BFIN_IRQ(14)	</span><span class="cm">/* DMA 6 Channel (UART0 RX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART0_TX		BFIN_IRQ(15)	</span><span class="cm">/* DMA 7 Channel (UART0 TX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER0		BFIN_IRQ(16)	</span><span class="cm">/* Timer 0 */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER1		BFIN_IRQ(17)	</span><span class="cm">/* Timer 1 */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER2		BFIN_IRQ(18)	</span><span class="cm">/* Timer 2 */</span><span class="cp"></span>
<span class="cp">#define IRQ_PORTF_INTA		BFIN_IRQ(19)	</span><span class="cm">/* Port F Interrupt A */</span><span class="cp"></span>
<span class="cp">#define IRQ_PORTF_INTB		BFIN_IRQ(20)	</span><span class="cm">/* Port F Interrupt B */</span><span class="cp"></span>
<span class="cp">#define IRQ_MEM0_DMA0		BFIN_IRQ(21)	</span><span class="cm">/* MDMA0 Stream 0 */</span><span class="cp"></span>
<span class="cp">#define IRQ_MEM0_DMA1		BFIN_IRQ(22)	</span><span class="cm">/* MDMA0 Stream 1 */</span><span class="cp"></span>
<span class="cp">#define IRQ_WATCH		BFIN_IRQ(23)	</span><span class="cm">/* Software Watchdog Timer */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA1_ERROR		BFIN_IRQ(24)	</span><span class="cm">/* DMA Error 1 (generic) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT2_ERROR	BFIN_IRQ(25)	</span><span class="cm">/* SPORT2 Status */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT3_ERROR	BFIN_IRQ(26)	</span><span class="cm">/* SPORT3 Status */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPI1_ERROR		BFIN_IRQ(28)	</span><span class="cm">/* SPI1 Status */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPI2_ERROR		BFIN_IRQ(29)	</span><span class="cm">/* SPI2 Status */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART1_ERROR		BFIN_IRQ(30)	</span><span class="cm">/* UART1 Status */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART2_ERROR		BFIN_IRQ(31)	</span><span class="cm">/* UART2 Status */</span><span class="cp"></span>
<span class="cp">#define IRQ_CAN_ERROR		BFIN_IRQ(32)	</span><span class="cm">/* CAN Status (Error) Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT2_RX		BFIN_IRQ(33)	</span><span class="cm">/* DMA 8 Channel (SPORT2 RX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT2_TX		BFIN_IRQ(34)	</span><span class="cm">/* DMA 9 Channel (SPORT2 TX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT3_RX		BFIN_IRQ(35)	</span><span class="cm">/* DMA 10 Channel (SPORT3 RX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT3_TX		BFIN_IRQ(36)	</span><span class="cm">/* DMA 11 Channel (SPORT3 TX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPI1		BFIN_IRQ(39)	</span><span class="cm">/* DMA 14 Channel (SPI1) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPI2		BFIN_IRQ(40)	</span><span class="cm">/* DMA 15 Channel (SPI2) */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART1_RX		BFIN_IRQ(41)	</span><span class="cm">/* DMA 16 Channel (UART1 RX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART1_TX		BFIN_IRQ(42)	</span><span class="cm">/* DMA 17 Channel (UART1 TX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART2_RX		BFIN_IRQ(43)	</span><span class="cm">/* DMA 18 Channel (UART2 RX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART2_TX		BFIN_IRQ(44)	</span><span class="cm">/* DMA 19 Channel (UART2 TX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_TWI0		BFIN_IRQ(45)	</span><span class="cm">/* TWI0 */</span><span class="cp"></span>
<span class="cp">#define IRQ_TWI1		BFIN_IRQ(46)	</span><span class="cm">/* TWI1 */</span><span class="cp"></span>
<span class="cp">#define IRQ_CAN_RX		BFIN_IRQ(47)	</span><span class="cm">/* CAN Receive Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_CAN_TX		BFIN_IRQ(48)	</span><span class="cm">/* CAN Transmit Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_MEM1_DMA0		BFIN_IRQ(49)	</span><span class="cm">/* MDMA1 Stream 0 */</span><span class="cp"></span>
<span class="cp">#define IRQ_MEM1_DMA1		BFIN_IRQ(50)	</span><span class="cm">/* MDMA1 Stream 1 */</span><span class="cp"></span>

<span class="cp">#define SYS_IRQS		BFIN_IRQ(63)	</span><span class="cm">/* 70 */</span><span class="cp"></span>

<span class="cp">#define IRQ_PF0			71</span>
<span class="cp">#define IRQ_PF1			72</span>
<span class="cp">#define IRQ_PF2			73</span>
<span class="cp">#define IRQ_PF3			74</span>
<span class="cp">#define IRQ_PF4			75</span>
<span class="cp">#define IRQ_PF5			76</span>
<span class="cp">#define IRQ_PF6			77</span>
<span class="cp">#define IRQ_PF7			78</span>
<span class="cp">#define IRQ_PF8			79</span>
<span class="cp">#define IRQ_PF9			80</span>
<span class="cp">#define IRQ_PF10		81</span>
<span class="cp">#define IRQ_PF11		82</span>
<span class="cp">#define IRQ_PF12		83</span>
<span class="cp">#define IRQ_PF13		84</span>
<span class="cp">#define IRQ_PF14		85</span>
<span class="cp">#define IRQ_PF15		86</span>

<span class="cp">#define GPIO_IRQ_BASE		IRQ_PF0</span>

<span class="cp">#define NR_MACH_IRQS		(IRQ_PF15 + 1)</span>

<span class="cm">/* IAR0 BIT FIELDS */</span>
<span class="cp">#define IRQ_PLL_WAKEUP_POS	0</span>
<span class="cp">#define IRQ_DMA0_ERROR_POS	4</span>
<span class="cp">#define IRQ_PPI_ERROR_POS	8</span>
<span class="cp">#define IRQ_SPORT0_ERROR_POS	12</span>
<span class="cp">#define IRQ_SPORT1_ERROR_POS	16</span>
<span class="cp">#define IRQ_SPI0_ERROR_POS	20</span>
<span class="cp">#define IRQ_UART0_ERROR_POS	24</span>
<span class="cp">#define IRQ_RTC_POS		28</span>

<span class="cm">/* IAR1 BIT FIELDS */</span>
<span class="cp">#define IRQ_PPI_POS		0</span>
<span class="cp">#define IRQ_SPORT0_RX_POS	4</span>
<span class="cp">#define IRQ_SPORT0_TX_POS	8</span>
<span class="cp">#define IRQ_SPORT1_RX_POS	12</span>
<span class="cp">#define IRQ_SPORT1_TX_POS	16</span>
<span class="cp">#define IRQ_SPI0_POS		20</span>
<span class="cp">#define IRQ_UART0_RX_POS	24</span>
<span class="cp">#define IRQ_UART0_TX_POS	28</span>

<span class="cm">/* IAR2 BIT FIELDS */</span>
<span class="cp">#define IRQ_TIMER0_POS		0</span>
<span class="cp">#define IRQ_TIMER1_POS		4</span>
<span class="cp">#define IRQ_TIMER2_POS		8</span>
<span class="cp">#define IRQ_PORTF_INTA_POS	12</span>
<span class="cp">#define IRQ_PORTF_INTB_POS	16</span>
<span class="cp">#define IRQ_MEM0_DMA0_POS	20</span>
<span class="cp">#define IRQ_MEM0_DMA1_POS	24</span>
<span class="cp">#define IRQ_WATCH_POS		28</span>

<span class="cm">/* IAR3 BIT FIELDS */</span>
<span class="cp">#define IRQ_DMA1_ERROR_POS	0</span>
<span class="cp">#define IRQ_SPORT2_ERROR_POS	4</span>
<span class="cp">#define IRQ_SPORT3_ERROR_POS	8</span>
<span class="cp">#define IRQ_SPI1_ERROR_POS	16</span>
<span class="cp">#define IRQ_SPI2_ERROR_POS	20</span>
<span class="cp">#define IRQ_UART1_ERROR_POS	24</span>
<span class="cp">#define IRQ_UART2_ERROR_POS	28</span>

<span class="cm">/* IAR4 BIT FIELDS */</span>
<span class="cp">#define IRQ_CAN_ERROR_POS	0</span>
<span class="cp">#define IRQ_SPORT2_RX_POS	4</span>
<span class="cp">#define IRQ_SPORT2_TX_POS	8</span>
<span class="cp">#define IRQ_SPORT3_RX_POS	12</span>
<span class="cp">#define IRQ_SPORT3_TX_POS	16</span>
<span class="cp">#define IRQ_SPI1_POS		28</span>

<span class="cm">/* IAR5 BIT FIELDS */</span>
<span class="cp">#define IRQ_SPI2_POS		0</span>
<span class="cp">#define IRQ_UART1_RX_POS	4</span>
<span class="cp">#define IRQ_UART1_TX_POS	8</span>
<span class="cp">#define IRQ_UART2_RX_POS	12</span>
<span class="cp">#define IRQ_UART2_TX_POS	16</span>
<span class="cp">#define IRQ_TWI0_POS		20</span>
<span class="cp">#define IRQ_TWI1_POS		24</span>
<span class="cp">#define IRQ_CAN_RX_POS		28</span>

<span class="cm">/* IAR6 BIT FIELDS */</span>
<span class="cp">#define IRQ_CAN_TX_POS		0</span>
<span class="cp">#define IRQ_MEM1_DMA0_POS	4</span>
<span class="cp">#define IRQ_MEM1_DMA1_POS	8</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
