
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000002da  00800200  00001fee  00002082  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001fee  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000003c  008004da  008004da  0000235c  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000235c  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000388  00000000  00000000  000023b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00002a53  00000000  00000000  00002740  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001434  00000000  00000000  00005193  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00003bbc  00000000  00000000  000065c7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000087c  00000000  00000000  0000a184  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00012f6b  00000000  00000000  0000aa00  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000015ce  00000000  00000000  0001d96b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000002a0  00000000  00000000  0001ef39  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0000522f  00000000  00000000  0001f1d9  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e1 c0       	rjmp	.+450    	; 0x1c8 <__bad_interrupt>
       6:	00 00       	nop
       8:	df c0       	rjmp	.+446    	; 0x1c8 <__bad_interrupt>
       a:	00 00       	nop
       c:	dd c0       	rjmp	.+442    	; 0x1c8 <__bad_interrupt>
       e:	00 00       	nop
      10:	db c0       	rjmp	.+438    	; 0x1c8 <__bad_interrupt>
      12:	00 00       	nop
      14:	d9 c0       	rjmp	.+434    	; 0x1c8 <__bad_interrupt>
      16:	00 00       	nop
      18:	1a c1       	rjmp	.+564    	; 0x24e <__vector_6>
      1a:	00 00       	nop
      1c:	d5 c0       	rjmp	.+426    	; 0x1c8 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d3 c0       	rjmp	.+422    	; 0x1c8 <__bad_interrupt>
      22:	00 00       	nop
      24:	d1 c0       	rjmp	.+418    	; 0x1c8 <__bad_interrupt>
      26:	00 00       	nop
      28:	cf c0       	rjmp	.+414    	; 0x1c8 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cd c0       	rjmp	.+410    	; 0x1c8 <__bad_interrupt>
      2e:	00 00       	nop
      30:	cb c0       	rjmp	.+406    	; 0x1c8 <__bad_interrupt>
      32:	00 00       	nop
      34:	c9 c0       	rjmp	.+402    	; 0x1c8 <__bad_interrupt>
      36:	00 00       	nop
      38:	c7 c0       	rjmp	.+398    	; 0x1c8 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c5 c0       	rjmp	.+394    	; 0x1c8 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c3 c0       	rjmp	.+390    	; 0x1c8 <__bad_interrupt>
      42:	00 00       	nop
      44:	c1 c0       	rjmp	.+386    	; 0x1c8 <__bad_interrupt>
      46:	00 00       	nop
      48:	bf c0       	rjmp	.+382    	; 0x1c8 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bd c0       	rjmp	.+378    	; 0x1c8 <__bad_interrupt>
      4e:	00 00       	nop
      50:	bb c0       	rjmp	.+374    	; 0x1c8 <__bad_interrupt>
      52:	00 00       	nop
      54:	b9 c0       	rjmp	.+370    	; 0x1c8 <__bad_interrupt>
      56:	00 00       	nop
      58:	b7 c0       	rjmp	.+366    	; 0x1c8 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b5 c0       	rjmp	.+362    	; 0x1c8 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b3 c0       	rjmp	.+358    	; 0x1c8 <__bad_interrupt>
      62:	00 00       	nop
      64:	b1 c0       	rjmp	.+354    	; 0x1c8 <__bad_interrupt>
      66:	00 00       	nop
      68:	af c0       	rjmp	.+350    	; 0x1c8 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ad c0       	rjmp	.+346    	; 0x1c8 <__bad_interrupt>
      6e:	00 00       	nop
      70:	ab c0       	rjmp	.+342    	; 0x1c8 <__bad_interrupt>
      72:	00 00       	nop
      74:	a9 c0       	rjmp	.+338    	; 0x1c8 <__bad_interrupt>
      76:	00 00       	nop
      78:	a7 c0       	rjmp	.+334    	; 0x1c8 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a5 c0       	rjmp	.+330    	; 0x1c8 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a3 c0       	rjmp	.+326    	; 0x1c8 <__bad_interrupt>
      82:	00 00       	nop
      84:	a1 c0       	rjmp	.+322    	; 0x1c8 <__bad_interrupt>
      86:	00 00       	nop
      88:	9f c0       	rjmp	.+318    	; 0x1c8 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9d c0       	rjmp	.+314    	; 0x1c8 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9b c0       	rjmp	.+310    	; 0x1c8 <__bad_interrupt>
      92:	00 00       	nop
      94:	99 c0       	rjmp	.+306    	; 0x1c8 <__bad_interrupt>
      96:	00 00       	nop
      98:	97 c0       	rjmp	.+302    	; 0x1c8 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	0c 94 68 08 	jmp	0x10d0	; 0x10d0 <__vector_39>
      a0:	93 c0       	rjmp	.+294    	; 0x1c8 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	91 c0       	rjmp	.+290    	; 0x1c8 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	f1 c1       	rjmp	.+994    	; 0x48c <__vector_42>
      aa:	00 00       	nop
      ac:	8d c0       	rjmp	.+282    	; 0x1c8 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8b c0       	rjmp	.+278    	; 0x1c8 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	89 c0       	rjmp	.+274    	; 0x1c8 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	87 c0       	rjmp	.+270    	; 0x1c8 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	85 c0       	rjmp	.+266    	; 0x1c8 <__bad_interrupt>
      be:	00 00       	nop
      c0:	83 c0       	rjmp	.+262    	; 0x1c8 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	81 c0       	rjmp	.+258    	; 0x1c8 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7f c0       	rjmp	.+254    	; 0x1c8 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7d c0       	rjmp	.+250    	; 0x1c8 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7b c0       	rjmp	.+246    	; 0x1c8 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	79 c0       	rjmp	.+242    	; 0x1c8 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	77 c0       	rjmp	.+238    	; 0x1c8 <__bad_interrupt>
      da:	00 00       	nop
      dc:	75 c0       	rjmp	.+234    	; 0x1c8 <__bad_interrupt>
      de:	00 00       	nop
      e0:	73 c0       	rjmp	.+230    	; 0x1c8 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	83 08       	sbc	r8, r3
      e6:	d5 08       	sbc	r13, r5
      e8:	d5 08       	sbc	r13, r5
      ea:	d5 08       	sbc	r13, r5
      ec:	d5 08       	sbc	r13, r5
      ee:	d5 08       	sbc	r13, r5
      f0:	d5 08       	sbc	r13, r5
      f2:	d5 08       	sbc	r13, r5
      f4:	83 08       	sbc	r8, r3
      f6:	d5 08       	sbc	r13, r5
      f8:	d5 08       	sbc	r13, r5
      fa:	d5 08       	sbc	r13, r5
      fc:	d5 08       	sbc	r13, r5
      fe:	d5 08       	sbc	r13, r5
     100:	d5 08       	sbc	r13, r5
     102:	d5 08       	sbc	r13, r5
     104:	85 08       	sbc	r8, r5
     106:	d5 08       	sbc	r13, r5
     108:	d5 08       	sbc	r13, r5
     10a:	d5 08       	sbc	r13, r5
     10c:	d5 08       	sbc	r13, r5
     10e:	d5 08       	sbc	r13, r5
     110:	d5 08       	sbc	r13, r5
     112:	d5 08       	sbc	r13, r5
     114:	d5 08       	sbc	r13, r5
     116:	d5 08       	sbc	r13, r5
     118:	d5 08       	sbc	r13, r5
     11a:	d5 08       	sbc	r13, r5
     11c:	d5 08       	sbc	r13, r5
     11e:	d5 08       	sbc	r13, r5
     120:	d5 08       	sbc	r13, r5
     122:	d5 08       	sbc	r13, r5
     124:	85 08       	sbc	r8, r5
     126:	d5 08       	sbc	r13, r5
     128:	d5 08       	sbc	r13, r5
     12a:	d5 08       	sbc	r13, r5
     12c:	d5 08       	sbc	r13, r5
     12e:	d5 08       	sbc	r13, r5
     130:	d5 08       	sbc	r13, r5
     132:	d5 08       	sbc	r13, r5
     134:	d5 08       	sbc	r13, r5
     136:	d5 08       	sbc	r13, r5
     138:	d5 08       	sbc	r13, r5
     13a:	d5 08       	sbc	r13, r5
     13c:	d5 08       	sbc	r13, r5
     13e:	d5 08       	sbc	r13, r5
     140:	d5 08       	sbc	r13, r5
     142:	d5 08       	sbc	r13, r5
     144:	d1 08       	sbc	r13, r1
     146:	d5 08       	sbc	r13, r5
     148:	d5 08       	sbc	r13, r5
     14a:	d5 08       	sbc	r13, r5
     14c:	d5 08       	sbc	r13, r5
     14e:	d5 08       	sbc	r13, r5
     150:	d5 08       	sbc	r13, r5
     152:	d5 08       	sbc	r13, r5
     154:	ae 08       	sbc	r10, r14
     156:	d5 08       	sbc	r13, r5
     158:	d5 08       	sbc	r13, r5
     15a:	d5 08       	sbc	r13, r5
     15c:	d5 08       	sbc	r13, r5
     15e:	d5 08       	sbc	r13, r5
     160:	d5 08       	sbc	r13, r5
     162:	d5 08       	sbc	r13, r5
     164:	d5 08       	sbc	r13, r5
     166:	d5 08       	sbc	r13, r5
     168:	d5 08       	sbc	r13, r5
     16a:	d5 08       	sbc	r13, r5
     16c:	d5 08       	sbc	r13, r5
     16e:	d5 08       	sbc	r13, r5
     170:	d5 08       	sbc	r13, r5
     172:	d5 08       	sbc	r13, r5
     174:	a2 08       	sbc	r10, r2
     176:	d5 08       	sbc	r13, r5
     178:	d5 08       	sbc	r13, r5
     17a:	d5 08       	sbc	r13, r5
     17c:	d5 08       	sbc	r13, r5
     17e:	d5 08       	sbc	r13, r5
     180:	d5 08       	sbc	r13, r5
     182:	d5 08       	sbc	r13, r5
     184:	c0 08       	sbc	r12, r0

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	14 e0       	ldi	r17, 0x04	; 4
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	ee ee       	ldi	r30, 0xEE	; 238
     19e:	ff e1       	ldi	r31, 0x1F	; 31
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	aa 3d       	cpi	r26, 0xDA	; 218
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	25 e0       	ldi	r18, 0x05	; 5
     1b2:	aa ed       	ldi	r26, 0xDA	; 218
     1b4:	b4 e0       	ldi	r27, 0x04	; 4
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a6 31       	cpi	r26, 0x16	; 22
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	0e 94 19 09 	call	0x1232	; 0x1232 <main>
     1c4:	0c 94 f5 0f 	jmp	0x1fea	; 0x1fea <_exit>

000001c8 <__bad_interrupt>:
     1c8:	1b cf       	rjmp	.-458    	; 0x0 <__vectors>

000001ca <ADC_init>:
     1ca:	ea e7       	ldi	r30, 0x7A	; 122
     1cc:	f0 e0       	ldi	r31, 0x00	; 0
     1ce:	80 81       	ld	r24, Z
     1d0:	80 68       	ori	r24, 0x80	; 128
     1d2:	80 83       	st	Z, r24
     1d4:	80 81       	ld	r24, Z
     1d6:	84 60       	ori	r24, 0x04	; 4
     1d8:	80 83       	st	Z, r24
     1da:	80 81       	ld	r24, Z
     1dc:	82 60       	ori	r24, 0x02	; 2
     1de:	80 83       	st	Z, r24
     1e0:	80 81       	ld	r24, Z
     1e2:	81 60       	ori	r24, 0x01	; 1
     1e4:	80 83       	st	Z, r24
     1e6:	ec e7       	ldi	r30, 0x7C	; 124
     1e8:	f0 e0       	ldi	r31, 0x00	; 0
     1ea:	80 81       	ld	r24, Z
     1ec:	80 64       	ori	r24, 0x40	; 64
     1ee:	80 83       	st	Z, r24
     1f0:	08 95       	ret

000001f2 <ADC_read>:
     1f2:	80 5c       	subi	r24, 0xC0	; 192
     1f4:	80 93 7c 00 	sts	0x007C, r24
     1f8:	ea e7       	ldi	r30, 0x7A	; 122
     1fa:	f0 e0       	ldi	r31, 0x00	; 0
     1fc:	80 81       	ld	r24, Z
     1fe:	80 64       	ori	r24, 0x40	; 64
     200:	80 83       	st	Z, r24
     202:	80 81       	ld	r24, Z
     204:	86 fd       	sbrc	r24, 6
     206:	fd cf       	rjmp	.-6      	; 0x202 <ADC_read+0x10>
     208:	80 91 78 00 	lds	r24, 0x0078
     20c:	90 91 79 00 	lds	r25, 0x0079
     210:	08 95       	ret

00000212 <CAN_int_vect>:
	}
	MCP2515_bit_modify(MCP_CANCTRL,0xE0, 0x00);
	
	printf("ERROR FLAGS: %x\n", MCP2515_read(MCP_EFLG));
	
}
     212:	cf 93       	push	r28
     214:	8c e2       	ldi	r24, 0x2C	; 44
     216:	8d d2       	rcall	.+1306   	; 0x732 <MCP2515_read>
     218:	c8 2f       	mov	r28, r24
     21a:	80 ff       	sbrs	r24, 0
     21c:	0a c0       	rjmp	.+20     	; 0x232 <CAN_int_vect+0x20>
     21e:	40 e0       	ldi	r20, 0x00	; 0
     220:	61 e0       	ldi	r22, 0x01	; 1
     222:	8c e2       	ldi	r24, 0x2C	; 44
     224:	ab d2       	rcall	.+1366   	; 0x77c <MCP2515_bit_modify>
     226:	21 e0       	ldi	r18, 0x01	; 1
     228:	30 e0       	ldi	r19, 0x00	; 0
     22a:	30 93 dd 04 	sts	0x04DD, r19
     22e:	20 93 dc 04 	sts	0x04DC, r18
     232:	c1 ff       	sbrs	r28, 1
     234:	0a c0       	rjmp	.+20     	; 0x24a <CAN_int_vect+0x38>
     236:	40 e0       	ldi	r20, 0x00	; 0
     238:	62 e0       	ldi	r22, 0x02	; 2
     23a:	8c e2       	ldi	r24, 0x2C	; 44
     23c:	9f d2       	rcall	.+1342   	; 0x77c <MCP2515_bit_modify>
     23e:	81 e0       	ldi	r24, 0x01	; 1
     240:	90 e0       	ldi	r25, 0x00	; 0
     242:	90 93 db 04 	sts	0x04DB, r25
     246:	80 93 da 04 	sts	0x04DA, r24
     24a:	cf 91       	pop	r28
     24c:	08 95       	ret

0000024e <__vector_6>:
     24e:	1f 92       	push	r1
     250:	0f 92       	push	r0
     252:	0f b6       	in	r0, 0x3f	; 63
     254:	0f 92       	push	r0
     256:	11 24       	eor	r1, r1
     258:	0b b6       	in	r0, 0x3b	; 59
     25a:	0f 92       	push	r0
     25c:	2f 93       	push	r18
     25e:	3f 93       	push	r19
     260:	4f 93       	push	r20
     262:	5f 93       	push	r21
     264:	6f 93       	push	r22
     266:	7f 93       	push	r23
     268:	8f 93       	push	r24
     26a:	9f 93       	push	r25
     26c:	af 93       	push	r26
     26e:	bf 93       	push	r27
     270:	ef 93       	push	r30
     272:	ff 93       	push	r31
     274:	f8 94       	cli
     276:	cd df       	rcall	.-102    	; 0x212 <CAN_int_vect>
     278:	78 94       	sei
     27a:	ff 91       	pop	r31
     27c:	ef 91       	pop	r30
     27e:	bf 91       	pop	r27
     280:	af 91       	pop	r26
     282:	9f 91       	pop	r25
     284:	8f 91       	pop	r24
     286:	7f 91       	pop	r23
     288:	6f 91       	pop	r22
     28a:	5f 91       	pop	r21
     28c:	4f 91       	pop	r20
     28e:	3f 91       	pop	r19
     290:	2f 91       	pop	r18
     292:	0f 90       	pop	r0
     294:	0b be       	out	0x3b, r0	; 59
     296:	0f 90       	pop	r0
     298:	0f be       	out	0x3f, r0	; 63
     29a:	0f 90       	pop	r0
     29c:	1f 90       	pop	r1
     29e:	18 95       	reti

000002a0 <CAN_init>:
     2a0:	ed 98       	cbi	0x1d, 5	; 29
     2a2:	ea e6       	ldi	r30, 0x6A	; 106
     2a4:	f0 e0       	ldi	r31, 0x00	; 0
     2a6:	80 81       	ld	r24, Z
     2a8:	87 7f       	andi	r24, 0xF7	; 247
     2aa:	80 83       	st	Z, r24
     2ac:	80 81       	ld	r24, Z
     2ae:	8b 7f       	andi	r24, 0xFB	; 251
     2b0:	80 83       	st	Z, r24
     2b2:	ed 9a       	sbi	0x1d, 5	; 29
     2b4:	7c d2       	rcall	.+1272   	; 0x7ae <MCP2515_init>
     2b6:	4f ef       	ldi	r20, 0xFF	; 255
     2b8:	64 e6       	ldi	r22, 0x64	; 100
     2ba:	80 e6       	ldi	r24, 0x60	; 96
     2bc:	5f d2       	rcall	.+1214   	; 0x77c <MCP2515_bit_modify>
     2be:	4f ef       	ldi	r20, 0xFF	; 255
     2c0:	60 e6       	ldi	r22, 0x60	; 96
     2c2:	80 e7       	ldi	r24, 0x70	; 112
     2c4:	5b d2       	rcall	.+1206   	; 0x77c <MCP2515_bit_modify>
     2c6:	43 e0       	ldi	r20, 0x03	; 3
     2c8:	63 e0       	ldi	r22, 0x03	; 3
     2ca:	8b e2       	ldi	r24, 0x2B	; 43
     2cc:	57 d2       	rcall	.+1198   	; 0x77c <MCP2515_bit_modify>
     2ce:	40 e0       	ldi	r20, 0x00	; 0
     2d0:	60 ee       	ldi	r22, 0xE0	; 224
     2d2:	8f e0       	ldi	r24, 0x0F	; 15
     2d4:	53 c2       	rjmp	.+1190   	; 0x77c <MCP2515_bit_modify>
     2d6:	08 95       	ret

000002d8 <CAN_transmit_complete>:
     2d8:	80 e3       	ldi	r24, 0x30	; 48
     2da:	2b d2       	rcall	.+1110   	; 0x732 <MCP2515_read>
     2dc:	83 fb       	bst	r24, 3
     2de:	88 27       	eor	r24, r24
     2e0:	80 f9       	bld	r24, 0
     2e2:	91 e0       	ldi	r25, 0x01	; 1
     2e4:	89 27       	eor	r24, r25
     2e6:	08 95       	ret

000002e8 <CAN_message_send>:
     2e8:	0f 93       	push	r16
     2ea:	1f 93       	push	r17
     2ec:	cf 93       	push	r28
     2ee:	df 93       	push	r29
     2f0:	ec 01       	movw	r28, r24
     2f2:	80 e0       	ldi	r24, 0x00	; 0
     2f4:	90 e0       	ldi	r25, 0x00	; 0
     2f6:	f0 df       	rcall	.-32     	; 0x2d8 <CAN_transmit_complete>
     2f8:	81 11       	cpse	r24, r1
     2fa:	09 c0       	rjmp	.+18     	; 0x30e <CAN_message_send+0x26>
     2fc:	83 e6       	ldi	r24, 0x63	; 99
     2fe:	92 e0       	ldi	r25, 0x02	; 2
     300:	9f 93       	push	r25
     302:	8f 93       	push	r24
     304:	0e 94 db 0b 	call	0x17b6	; 0x17b6 <printf>
     308:	0f 90       	pop	r0
     30a:	0f 90       	pop	r0
     30c:	25 c0       	rjmp	.+74     	; 0x358 <CAN_message_send+0x70>
     30e:	08 81       	ld	r16, Y
     310:	19 81       	ldd	r17, Y+1	; 0x01
     312:	b8 01       	movw	r22, r16
     314:	76 95       	lsr	r23
     316:	67 95       	ror	r22
     318:	76 95       	lsr	r23
     31a:	67 95       	ror	r22
     31c:	76 95       	lsr	r23
     31e:	67 95       	ror	r22
     320:	81 e3       	ldi	r24, 0x31	; 49
     322:	14 d2       	rcall	.+1064   	; 0x74c <MCP2515_write>
     324:	60 2f       	mov	r22, r16
     326:	62 95       	swap	r22
     328:	66 0f       	add	r22, r22
     32a:	60 7e       	andi	r22, 0xE0	; 224
     32c:	82 e3       	ldi	r24, 0x32	; 50
     32e:	0e d2       	rcall	.+1052   	; 0x74c <MCP2515_write>
     330:	6a 81       	ldd	r22, Y+2	; 0x02
     332:	85 e3       	ldi	r24, 0x35	; 53
     334:	0b d2       	rcall	.+1046   	; 0x74c <MCP2515_write>
     336:	8a 81       	ldd	r24, Y+2	; 0x02
     338:	88 23       	and	r24, r24
     33a:	61 f0       	breq	.+24     	; 0x354 <CAN_message_send+0x6c>
     33c:	10 e0       	ldi	r17, 0x00	; 0
     33e:	fe 01       	movw	r30, r28
     340:	e1 0f       	add	r30, r17
     342:	f1 1d       	adc	r31, r1
     344:	63 81       	ldd	r22, Z+3	; 0x03
     346:	86 e3       	ldi	r24, 0x36	; 54
     348:	81 0f       	add	r24, r17
     34a:	00 d2       	rcall	.+1024   	; 0x74c <MCP2515_write>
     34c:	1f 5f       	subi	r17, 0xFF	; 255
     34e:	8a 81       	ldd	r24, Y+2	; 0x02
     350:	18 17       	cp	r17, r24
     352:	a8 f3       	brcs	.-22     	; 0x33e <CAN_message_send+0x56>
     354:	81 e0       	ldi	r24, 0x01	; 1
     356:	09 d2       	rcall	.+1042   	; 0x76a <MCP2515_request_to_send>
     358:	df 91       	pop	r29
     35a:	cf 91       	pop	r28
     35c:	1f 91       	pop	r17
     35e:	0f 91       	pop	r16
     360:	08 95       	ret

00000362 <CAN_data_receive>:
     362:	df 92       	push	r13
     364:	ef 92       	push	r14
     366:	ff 92       	push	r15
     368:	0f 93       	push	r16
     36a:	1f 93       	push	r17
     36c:	cf 93       	push	r28
     36e:	df 93       	push	r29
     370:	8c 01       	movw	r16, r24
     372:	f8 94       	cli
     374:	80 91 dc 04 	lds	r24, 0x04DC
     378:	90 91 dd 04 	lds	r25, 0x04DD
     37c:	89 2b       	or	r24, r25
     37e:	39 f0       	breq	.+14     	; 0x38e <CAN_data_receive+0x2c>
     380:	10 92 dd 04 	sts	0x04DD, r1
     384:	10 92 dc 04 	sts	0x04DC, r1
     388:	c0 e0       	ldi	r28, 0x00	; 0
     38a:	d0 e0       	ldi	r29, 0x00	; 0
     38c:	11 c0       	rjmp	.+34     	; 0x3b0 <CAN_data_receive+0x4e>
     38e:	80 91 da 04 	lds	r24, 0x04DA
     392:	90 91 db 04 	lds	r25, 0x04DB
     396:	89 2b       	or	r24, r25
     398:	39 f0       	breq	.+14     	; 0x3a8 <CAN_data_receive+0x46>
     39a:	10 92 db 04 	sts	0x04DB, r1
     39e:	10 92 da 04 	sts	0x04DA, r1
     3a2:	c1 e0       	ldi	r28, 0x01	; 1
     3a4:	d0 e0       	ldi	r29, 0x00	; 0
     3a6:	04 c0       	rjmp	.+8      	; 0x3b0 <CAN_data_receive+0x4e>
     3a8:	f8 01       	movw	r30, r16
     3aa:	12 82       	std	Z+2, r1	; 0x02
     3ac:	78 94       	sei
     3ae:	3e c0       	rjmp	.+124    	; 0x42c <CAN_data_receive+0xca>
     3b0:	fc 2e       	mov	r15, r28
     3b2:	ff 0c       	add	r15, r15
     3b4:	ff 0c       	add	r15, r15
     3b6:	ff 0c       	add	r15, r15
     3b8:	ff 0c       	add	r15, r15
     3ba:	81 e6       	ldi	r24, 0x61	; 97
     3bc:	8f 0d       	add	r24, r15
     3be:	b9 d1       	rcall	.+882    	; 0x732 <MCP2515_read>
     3c0:	e8 2e       	mov	r14, r24
     3c2:	82 e6       	ldi	r24, 0x62	; 98
     3c4:	8f 0d       	add	r24, r15
     3c6:	b5 d1       	rcall	.+874    	; 0x732 <MCP2515_read>
     3c8:	2e 2d       	mov	r18, r14
     3ca:	30 e0       	ldi	r19, 0x00	; 0
     3cc:	22 0f       	add	r18, r18
     3ce:	33 1f       	adc	r19, r19
     3d0:	22 0f       	add	r18, r18
     3d2:	33 1f       	adc	r19, r19
     3d4:	22 0f       	add	r18, r18
     3d6:	33 1f       	adc	r19, r19
     3d8:	82 95       	swap	r24
     3da:	86 95       	lsr	r24
     3dc:	87 70       	andi	r24, 0x07	; 7
     3de:	28 0f       	add	r18, r24
     3e0:	31 1d       	adc	r19, r1
     3e2:	f8 01       	movw	r30, r16
     3e4:	31 83       	std	Z+1, r19	; 0x01
     3e6:	20 83       	st	Z, r18
     3e8:	85 e6       	ldi	r24, 0x65	; 101
     3ea:	8f 0d       	add	r24, r15
     3ec:	a2 d1       	rcall	.+836    	; 0x732 <MCP2515_read>
     3ee:	87 70       	andi	r24, 0x07	; 7
     3f0:	f8 01       	movw	r30, r16
     3f2:	82 83       	std	Z+2, r24	; 0x02
     3f4:	88 23       	and	r24, r24
     3f6:	c9 f0       	breq	.+50     	; 0x42a <CAN_data_receive+0xc8>
     3f8:	7e 01       	movw	r14, r28
     3fa:	ee 0c       	add	r14, r14
     3fc:	ff 1c       	adc	r15, r15
     3fe:	ee 0c       	add	r14, r14
     400:	ff 1c       	adc	r15, r15
     402:	ee 0c       	add	r14, r14
     404:	ff 1c       	adc	r15, r15
     406:	ee 0c       	add	r14, r14
     408:	ff 1c       	adc	r15, r15
     40a:	d1 2c       	mov	r13, r1
     40c:	cd 2d       	mov	r28, r13
     40e:	d0 e0       	ldi	r29, 0x00	; 0
     410:	ce 01       	movw	r24, r28
     412:	8a 59       	subi	r24, 0x9A	; 154
     414:	9f 4f       	sbci	r25, 0xFF	; 255
     416:	8e 0d       	add	r24, r14
     418:	8c d1       	rcall	.+792    	; 0x732 <MCP2515_read>
     41a:	c0 0f       	add	r28, r16
     41c:	d1 1f       	adc	r29, r17
     41e:	8b 83       	std	Y+3, r24	; 0x03
     420:	d3 94       	inc	r13
     422:	f8 01       	movw	r30, r16
     424:	82 81       	ldd	r24, Z+2	; 0x02
     426:	d8 16       	cp	r13, r24
     428:	88 f3       	brcs	.-30     	; 0x40c <CAN_data_receive+0xaa>
     42a:	78 94       	sei
     42c:	df 91       	pop	r29
     42e:	cf 91       	pop	r28
     430:	1f 91       	pop	r17
     432:	0f 91       	pop	r16
     434:	ff 90       	pop	r15
     436:	ef 90       	pop	r14
     438:	df 90       	pop	r13
     43a:	08 95       	ret

0000043c <receive_control_inputs>:

can_message receive_control_inputs(void){
     43c:	0f 93       	push	r16
     43e:	1f 93       	push	r17
     440:	cf 93       	push	r28
     442:	df 93       	push	r29
     444:	cd b7       	in	r28, 0x3d	; 61
     446:	de b7       	in	r29, 0x3e	; 62
     448:	2b 97       	sbiw	r28, 0x0b	; 11
     44a:	0f b6       	in	r0, 0x3f	; 63
     44c:	f8 94       	cli
     44e:	de bf       	out	0x3e, r29	; 62
     450:	0f be       	out	0x3f, r0	; 63
     452:	cd bf       	out	0x3d, r28	; 61
     454:	8c 01       	movw	r16, r24
	can_message msg;
	msg.length = 0;
     456:	1b 82       	std	Y+3, r1	; 0x03
	while (!msg.length) {
		CAN_data_receive(&msg);
     458:	ce 01       	movw	r24, r28
     45a:	01 96       	adiw	r24, 0x01	; 1
     45c:	82 df       	rcall	.-252    	; 0x362 <CAN_data_receive>
}

can_message receive_control_inputs(void){
	can_message msg;
	msg.length = 0;
	while (!msg.length) {
     45e:	8b 81       	ldd	r24, Y+3	; 0x03
     460:	88 23       	and	r24, r24
     462:	d1 f3       	breq	.-12     	; 0x458 <receive_control_inputs+0x1c>
		CAN_data_receive(&msg);
	}
	return msg;
     464:	8b e0       	ldi	r24, 0x0B	; 11
     466:	fe 01       	movw	r30, r28
     468:	31 96       	adiw	r30, 0x01	; 1
     46a:	d8 01       	movw	r26, r16
     46c:	01 90       	ld	r0, Z+
     46e:	0d 92       	st	X+, r0
     470:	8a 95       	dec	r24
     472:	e1 f7       	brne	.-8      	; 0x46c <receive_control_inputs+0x30>
     474:	c8 01       	movw	r24, r16
     476:	2b 96       	adiw	r28, 0x0b	; 11
     478:	0f b6       	in	r0, 0x3f	; 63
     47a:	f8 94       	cli
     47c:	de bf       	out	0x3e, r29	; 62
     47e:	0f be       	out	0x3f, r0	; 63
     480:	cd bf       	out	0x3d, r28	; 61
     482:	df 91       	pop	r29
     484:	cf 91       	pop	r28
     486:	1f 91       	pop	r17
     488:	0f 91       	pop	r16
     48a:	08 95       	ret

0000048c <__vector_42>:
	//// Set timer flag
	//timer_flag = 1;
//}

//Set the timer_flag 0.1s when the timer has counted to OCR4A
ISR(TIMER4_COMPA_vect){
     48c:	1f 92       	push	r1
     48e:	0f 92       	push	r0
     490:	0f b6       	in	r0, 0x3f	; 63
     492:	0f 92       	push	r0
     494:	11 24       	eor	r1, r1
     496:	8f 93       	push	r24
     498:	9f 93       	push	r25
	// Increment solenoid charge
	solenoid_charge = MIN(solenoid_charge + 1, SOLENOID_MAX_CHARGE);
     49a:	80 91 f6 04 	lds	r24, 0x04F6
     49e:	90 91 f7 04 	lds	r25, 0x04F7
     4a2:	01 96       	adiw	r24, 0x01	; 1
     4a4:	4f 97       	sbiw	r24, 0x1f	; 31
     4a6:	34 f4       	brge	.+12     	; 0x4b4 <__vector_42+0x28>
     4a8:	80 91 f6 04 	lds	r24, 0x04F6
     4ac:	90 91 f7 04 	lds	r25, 0x04F7
     4b0:	01 96       	adiw	r24, 0x01	; 1
     4b2:	02 c0       	rjmp	.+4      	; 0x4b8 <__vector_42+0x2c>
     4b4:	8e e1       	ldi	r24, 0x1E	; 30
     4b6:	90 e0       	ldi	r25, 0x00	; 0
     4b8:	90 93 f7 04 	sts	0x04F7, r25
     4bc:	80 93 f6 04 	sts	0x04F6, r24
	score_charge = MIN(score_charge+1, SCORE_MAX_CHARGE);
     4c0:	80 91 f2 04 	lds	r24, 0x04F2
     4c4:	90 91 f3 04 	lds	r25, 0x04F3
     4c8:	01 96       	adiw	r24, 0x01	; 1
     4ca:	0b 97       	sbiw	r24, 0x0b	; 11
     4cc:	34 f4       	brge	.+12     	; 0x4da <__vector_42+0x4e>
     4ce:	80 91 f2 04 	lds	r24, 0x04F2
     4d2:	90 91 f3 04 	lds	r25, 0x04F3
     4d6:	01 96       	adiw	r24, 0x01	; 1
     4d8:	02 c0       	rjmp	.+4      	; 0x4de <__vector_42+0x52>
     4da:	8a e0       	ldi	r24, 0x0A	; 10
     4dc:	90 e0       	ldi	r25, 0x00	; 0
     4de:	90 93 f3 04 	sts	0x04F3, r25
     4e2:	80 93 f2 04 	sts	0x04F2, r24
	//score_charge++;
	
	if(score_charge == SCORE_MAX_CHARGE){
     4e6:	80 91 f2 04 	lds	r24, 0x04F2
     4ea:	90 91 f3 04 	lds	r25, 0x04F3
     4ee:	0a 97       	sbiw	r24, 0x0a	; 10
     4f0:	99 f4       	brne	.+38     	; 0x518 <__vector_42+0x8c>
		score_charge = 0;
     4f2:	10 92 f3 04 	sts	0x04F3, r1
     4f6:	10 92 f2 04 	sts	0x04F2, r1
		score_flag = 1;
     4fa:	81 e0       	ldi	r24, 0x01	; 1
     4fc:	90 e0       	ldi	r25, 0x00	; 0
     4fe:	90 93 f9 04 	sts	0x04F9, r25
     502:	80 93 f8 04 	sts	0x04F8, r24
		score_ms += 1;
     506:	80 91 f4 04 	lds	r24, 0x04F4
     50a:	90 91 f5 04 	lds	r25, 0x04F5
     50e:	01 96       	adiw	r24, 0x01	; 1
     510:	90 93 f5 04 	sts	0x04F5, r25
     514:	80 93 f4 04 	sts	0x04F4, r24
		
	}
	// Set timer flag
	timer_flag = 1;
     518:	81 e0       	ldi	r24, 0x01	; 1
     51a:	90 e0       	ldi	r25, 0x00	; 0
     51c:	90 93 fb 04 	sts	0x04FB, r25
     520:	80 93 fa 04 	sts	0x04FA, r24
}
     524:	9f 91       	pop	r25
     526:	8f 91       	pop	r24
     528:	0f 90       	pop	r0
     52a:	0f be       	out	0x3f, r0	; 63
     52c:	0f 90       	pop	r0
     52e:	1f 90       	pop	r1
     530:	18 95       	reti

00000532 <CONTROL_init>:
	//set_bit(TIMSK0, OCIE0A); 
	//
	
	//16-bit interrupt
	
	set_bit(TCCR4A,COM4A1);
     532:	e0 ea       	ldi	r30, 0xA0	; 160
     534:	f0 e0       	ldi	r31, 0x00	; 0
     536:	80 81       	ld	r24, Z
     538:	80 68       	ori	r24, 0x80	; 128
     53a:	80 83       	st	Z, r24
	
	 //Use timer4
	 //clear timer on compare (CTC) mode (16 bit, TOP in OCR4A) page 145 (mode 4 table 17-2)
	 //clear_bit(TCCR4B, WGM43);
	 set_bit(TCCR4B, WGM42);
     53c:	e1 ea       	ldi	r30, 0xA1	; 161
     53e:	f0 e0       	ldi	r31, 0x00	; 0
     540:	80 81       	ld	r24, Z
     542:	88 60       	ori	r24, 0x08	; 8
     544:	80 83       	st	Z, r24
	 //clear_bit(TCCR4A, WGM41);
	 //clear_bit(TCCR4A, WGM40);
	 
	 //resets at this value (output compare register) ~100 Hz when prescaler = 8
	 OCR4A = 20000;
     546:	80 e2       	ldi	r24, 0x20	; 32
     548:	9e e4       	ldi	r25, 0x4E	; 78
     54a:	90 93 a9 00 	sts	0x00A9, r25
     54e:	80 93 a8 00 	sts	0x00A8, r24
	 
	 //set prescaler 8
	 clear_bit(TCCR4B, CS42);
     552:	80 81       	ld	r24, Z
     554:	8b 7f       	andi	r24, 0xFB	; 251
     556:	80 83       	st	Z, r24
	 set_bit(TCCR4B, CS41);
     558:	80 81       	ld	r24, Z
     55a:	82 60       	ori	r24, 0x02	; 2
     55c:	80 83       	st	Z, r24
	 clear_bit(TCCR4B, CS40);
     55e:	80 81       	ld	r24, Z
     560:	8e 7f       	andi	r24, 0xFE	; 254
     562:	80 83       	st	Z, r24
	 
	 //output compare A match interrupt enable (17.11.35)
	 set_bit(TIMSK4, OCIE4A);
     564:	e2 e7       	ldi	r30, 0x72	; 114
     566:	f0 e0       	ldi	r31, 0x00	; 0
     568:	80 81       	ld	r24, Z
     56a:	82 60       	ori	r24, 0x02	; 2
     56c:	80 83       	st	Z, r24
	
	score_flag = 0;
     56e:	10 92 f9 04 	sts	0x04F9, r1
     572:	10 92 f8 04 	sts	0x04F8, r1
	score_ms = 0;
     576:	10 92 f5 04 	sts	0x04F5, r1
     57a:	10 92 f4 04 	sts	0x04F4, r1
	score_charge = 0;
     57e:	10 92 f3 04 	sts	0x04F3, r1
     582:	10 92 f2 04 	sts	0x04F2, r1
     586:	08 95       	ret

00000588 <CONTROL_run>:





void CONTROL_run(control control_type) {
     588:	cf 93       	push	r28
     58a:	df 93       	push	r29
     58c:	cd b7       	in	r28, 0x3d	; 61
     58e:	de b7       	in	r29, 0x3e	; 62
     590:	66 97       	sbiw	r28, 0x16	; 22
     592:	0f b6       	in	r0, 0x3f	; 63
     594:	f8 94       	cli
     596:	de bf       	out	0x3e, r29	; 62
     598:	0f be       	out	0x3f, r0	; 63
     59a:	cd bf       	out	0x3d, r28	; 61
     59c:	d8 2e       	mov	r13, r24
	can_message score_message;
	score_message.id = 8;
     59e:	88 e0       	ldi	r24, 0x08	; 8
     5a0:	90 e0       	ldi	r25, 0x00	; 0
     5a2:	9a 83       	std	Y+2, r25	; 0x02
     5a4:	89 83       	std	Y+1, r24	; 0x01
	score_message.length = 3; 
     5a6:	83 e0       	ldi	r24, 0x03	; 3
     5a8:	8b 83       	std	Y+3, r24	; 0x03
		}
		servo_set(slider_right);
		
		if(score_flag){
			score_flag = 0;
			printf("seconds: %d.%d \n", score_ms/10, score_ms%10);
     5aa:	0f 2e       	mov	r0, r31
     5ac:	fa e0       	ldi	r31, 0x0A	; 10
     5ae:	ef 2e       	mov	r14, r31
     5b0:	f1 2c       	mov	r15, r1
     5b2:	f0 2d       	mov	r31, r0
     5b4:	0a e7       	ldi	r16, 0x7A	; 122
     5b6:	13 e0       	ldi	r17, 0x03	; 3
	can_message score_message;
	score_message.id = 8;
	score_message.length = 3; 

	while(1) {
		can_message control_inputs = receive_control_inputs();
     5b8:	ce 01       	movw	r24, r28
     5ba:	0c 96       	adiw	r24, 0x0c	; 12
     5bc:	3f df       	rcall	.-386    	; 0x43c <receive_control_inputs>
		int8_t velocity_reference = control_inputs.data[JOYSTICK_X];
     5be:	cf 84       	ldd	r12, Y+15	; 0x0f
		uint8_t slider_left = control_inputs.data[SLIDER_LEFT];
		uint8_t slider_right = control_inputs.data[SLIDER_RIGHT];
     5c0:	ba 88       	ldd	r11, Y+18	; 0x12
		
		uint8_t buttons = control_inputs.data[BUTTONS];
     5c2:	8b 89       	ldd	r24, Y+19	; 0x13
		if ((solenoid_charge == SOLENOID_MAX_CHARGE) && (buttons & (1 << JOY_BUTTON))){
     5c4:	20 91 f6 04 	lds	r18, 0x04F6
     5c8:	30 91 f7 04 	lds	r19, 0x04F7
     5cc:	2e 31       	cpi	r18, 0x1E	; 30
     5ce:	31 05       	cpc	r19, r1
     5d0:	39 f4       	brne	.+14     	; 0x5e0 <CONTROL_run+0x58>
     5d2:	82 ff       	sbrs	r24, 2
     5d4:	05 c0       	rjmp	.+10     	; 0x5e0 <CONTROL_run+0x58>
			solenoid_send_pulse();
     5d6:	d5 d4       	rcall	.+2474   	; 0xf82 <solenoid_send_pulse>
			solenoid_charge = 0;
     5d8:	10 92 f7 04 	sts	0x04F7, r1
     5dc:	10 92 f6 04 	sts	0x04F6, r1
			
		}
		servo_set(slider_right);
     5e0:	8b 2d       	mov	r24, r11
     5e2:	7f d4       	rcall	.+2302   	; 0xee2 <servo_set>
		
		if(score_flag){
     5e4:	20 91 f8 04 	lds	r18, 0x04F8
     5e8:	30 91 f9 04 	lds	r19, 0x04F9
     5ec:	23 2b       	or	r18, r19
     5ee:	d1 f1       	breq	.+116    	; 0x664 <CONTROL_run+0xdc>
			score_flag = 0;
     5f0:	10 92 f9 04 	sts	0x04F9, r1
     5f4:	10 92 f8 04 	sts	0x04F8, r1
			printf("seconds: %d.%d \n", score_ms/10, score_ms%10);
     5f8:	80 91 f4 04 	lds	r24, 0x04F4
     5fc:	90 91 f5 04 	lds	r25, 0x04F5
     600:	20 91 f4 04 	lds	r18, 0x04F4
     604:	30 91 f5 04 	lds	r19, 0x04F5
     608:	b7 01       	movw	r22, r14
     60a:	0e 94 3d 0b 	call	0x167a	; 0x167a <__divmodhi4>
     60e:	9f 93       	push	r25
     610:	8f 93       	push	r24
     612:	c9 01       	movw	r24, r18
     614:	b7 01       	movw	r22, r14
     616:	0e 94 3d 0b 	call	0x167a	; 0x167a <__divmodhi4>
     61a:	7f 93       	push	r23
     61c:	6f 93       	push	r22
     61e:	1f 93       	push	r17
     620:	0f 93       	push	r16
     622:	0e 94 db 0b 	call	0x17b6	; 0x17b6 <printf>
			score_message.data[0] = score_ms >> 8;
     626:	80 91 f4 04 	lds	r24, 0x04F4
     62a:	90 91 f5 04 	lds	r25, 0x04F5
     62e:	9c 83       	std	Y+4, r25	; 0x04
			score_message.data[1] = score_ms & 0xFF;
     630:	20 91 f4 04 	lds	r18, 0x04F4
     634:	30 91 f5 04 	lds	r19, 0x04F5
     638:	2d 83       	std	Y+5, r18	; 0x05
			//score_message.data[2] = IR_is_disrupted();
			CAN_message_send(&score_message);
     63a:	ce 01       	movw	r24, r28
     63c:	01 96       	adiw	r24, 0x01	; 1
     63e:	54 de       	rcall	.-856    	; 0x2e8 <CAN_message_send>
			while(!CAN_transmit_complete(0));
     640:	0f 90       	pop	r0
     642:	0f 90       	pop	r0
     644:	0f 90       	pop	r0
     646:	0f 90       	pop	r0
     648:	0f 90       	pop	r0
     64a:	0f 90       	pop	r0
     64c:	80 e0       	ldi	r24, 0x00	; 0
     64e:	90 e0       	ldi	r25, 0x00	; 0
     650:	43 de       	rcall	.-890    	; 0x2d8 <CAN_transmit_complete>
     652:	88 23       	and	r24, r24
     654:	d9 f3       	breq	.-10     	; 0x64c <CONTROL_run+0xc4>
			if(IR_is_disrupted()){
     656:	28 d0       	rcall	.+80     	; 0x6a8 <IR_is_disrupted>
     658:	88 23       	and	r24, r24
     65a:	21 f0       	breq	.+8      	; 0x664 <CONTROL_run+0xdc>
				score_ms = 0;
     65c:	10 92 f5 04 	sts	0x04F5, r1
     660:	10 92 f4 04 	sts	0x04F4, r1
			}
		}
		
		if (timer_flag) {
     664:	20 91 fa 04 	lds	r18, 0x04FA
     668:	30 91 fb 04 	lds	r19, 0x04FB
     66c:	23 2b       	or	r18, r19
     66e:	09 f4       	brne	.+2      	; 0x672 <CONTROL_run+0xea>
     670:	a3 cf       	rjmp	.-186    	; 0x5b8 <CONTROL_run+0x30>
			timer_flag = 0;
     672:	10 92 fb 04 	sts	0x04FB, r1
     676:	10 92 fa 04 	sts	0x04FA, r1
			switch (control_type) {
     67a:	dd 20       	and	r13, r13
     67c:	21 f0       	breq	.+8      	; 0x686 <CONTROL_run+0xfe>
     67e:	81 e0       	ldi	r24, 0x01	; 1
     680:	d8 16       	cp	r13, r24
     682:	39 f0       	breq	.+14     	; 0x692 <CONTROL_run+0x10a>
     684:	99 cf       	rjmp	.-206    	; 0x5b8 <CONTROL_run+0x30>
				case OPEN_LOOP: 
				motor_set_velocity(velocity_reference); 
     686:	8c 2d       	mov	r24, r12
     688:	99 27       	eor	r25, r25
     68a:	87 fd       	sbrc	r24, 7
     68c:	90 95       	com	r25
     68e:	c6 d0       	rcall	.+396    	; 0x81c <motor_set_velocity>
				break;
     690:	93 cf       	rjmp	.-218    	; 0x5b8 <CONTROL_run+0x30>
				
				case CLOSED_LOOP: 
				PI_control(velocity_reference);
     692:	6c 2d       	mov	r22, r12
     694:	77 27       	eor	r23, r23
     696:	67 fd       	sbrc	r22, 7
     698:	70 95       	com	r23
     69a:	87 2f       	mov	r24, r23
     69c:	97 2f       	mov	r25, r23
     69e:	d6 d6       	rcall	.+3500   	; 0x144c <__floatsisf>
     6a0:	4c d3       	rcall	.+1688   	; 0xd3a <PI_control>
			}
		}
	}
     6a2:	8a cf       	rjmp	.-236    	; 0x5b8 <CONTROL_run+0x30>

000006a4 <IR_init>:
     6a4:	92 cd       	rjmp	.-1244   	; 0x1ca <ADC_init>
     6a6:	08 95       	ret

000006a8 <IR_is_disrupted>:
     6a8:	80 e0       	ldi	r24, 0x00	; 0
     6aa:	90 e0       	ldi	r25, 0x00	; 0
     6ac:	a2 dd       	rcall	.-1212   	; 0x1f2 <ADC_read>
     6ae:	e2 ee       	ldi	r30, 0xE2	; 226
     6b0:	f4 e0       	ldi	r31, 0x04	; 4
     6b2:	20 81       	ld	r18, Z
     6b4:	31 81       	ldd	r19, Z+1	; 0x01
     6b6:	30 93 e5 04 	sts	0x04E5, r19
     6ba:	20 93 e4 04 	sts	0x04E4, r18
     6be:	a0 ee       	ldi	r26, 0xE0	; 224
     6c0:	b4 e0       	ldi	r27, 0x04	; 4
     6c2:	4d 91       	ld	r20, X+
     6c4:	5c 91       	ld	r21, X
     6c6:	11 97       	sbiw	r26, 0x01	; 1
     6c8:	51 83       	std	Z+1, r21	; 0x01
     6ca:	40 83       	st	Z, r20
     6cc:	ee ed       	ldi	r30, 0xDE	; 222
     6ce:	f4 e0       	ldi	r31, 0x04	; 4
     6d0:	60 81       	ld	r22, Z
     6d2:	71 81       	ldd	r23, Z+1	; 0x01
     6d4:	6d 93       	st	X+, r22
     6d6:	7c 93       	st	X, r23
     6d8:	91 83       	std	Z+1, r25	; 0x01
     6da:	80 83       	st	Z, r24
     6dc:	68 0f       	add	r22, r24
     6de:	79 1f       	adc	r23, r25
     6e0:	46 0f       	add	r20, r22
     6e2:	57 1f       	adc	r21, r23
     6e4:	24 0f       	add	r18, r20
     6e6:	35 1f       	adc	r19, r21
     6e8:	81 e0       	ldi	r24, 0x01	; 1
     6ea:	28 32       	cpi	r18, 0x28	; 40
     6ec:	31 05       	cpc	r19, r1
     6ee:	08 f0       	brcs	.+2      	; 0x6f2 <IR_is_disrupted+0x4a>
     6f0:	80 e0       	ldi	r24, 0x00	; 0
     6f2:	08 95       	ret

000006f4 <MAX520_init>:
     6f4:	cf 93       	push	r28
     6f6:	c8 2f       	mov	r28, r24
     6f8:	bf d4       	rcall	.+2430   	; 0x1078 <TWI_Master_Initialise>
     6fa:	78 94       	sei
     6fc:	cc 0f       	add	r28, r28
     6fe:	c0 5b       	subi	r28, 0xB0	; 176
     700:	c0 93 e6 04 	sts	0x04E6, r28
     704:	cf 91       	pop	r28
     706:	08 95       	ret

00000708 <MAX520_send>:
     708:	cf 93       	push	r28
     70a:	df 93       	push	r29
     70c:	00 d0       	rcall	.+0      	; 0x70e <MAX520_send+0x6>
     70e:	cd b7       	in	r28, 0x3d	; 61
     710:	de b7       	in	r29, 0x3e	; 62
     712:	90 91 e6 04 	lds	r25, 0x04E6
     716:	99 83       	std	Y+1, r25	; 0x01
     718:	88 0f       	add	r24, r24
     71a:	8a 83       	std	Y+2, r24	; 0x02
     71c:	6b 83       	std	Y+3, r22	; 0x03
     71e:	63 e0       	ldi	r22, 0x03	; 3
     720:	ce 01       	movw	r24, r28
     722:	01 96       	adiw	r24, 0x01	; 1
     724:	b3 d4       	rcall	.+2406   	; 0x108c <TWI_Start_Transceiver_With_Data>
     726:	0f 90       	pop	r0
     728:	0f 90       	pop	r0
     72a:	0f 90       	pop	r0
     72c:	df 91       	pop	r29
     72e:	cf 91       	pop	r28
     730:	08 95       	ret

00000732 <MCP2515_read>:
     732:	cf 93       	push	r28
     734:	c8 2f       	mov	r28, r24
     736:	4b d4       	rcall	.+2198   	; 0xfce <SPI_select>
     738:	83 e0       	ldi	r24, 0x03	; 3
     73a:	3d d4       	rcall	.+2170   	; 0xfb6 <SPI_send>
     73c:	8c 2f       	mov	r24, r28
     73e:	3b d4       	rcall	.+2166   	; 0xfb6 <SPI_send>
     740:	3f d4       	rcall	.+2174   	; 0xfc0 <SPI_read>
     742:	c8 2f       	mov	r28, r24
     744:	46 d4       	rcall	.+2188   	; 0xfd2 <SPI_deselect>
     746:	8c 2f       	mov	r24, r28
     748:	cf 91       	pop	r28
     74a:	08 95       	ret

0000074c <MCP2515_write>:
     74c:	cf 93       	push	r28
     74e:	df 93       	push	r29
     750:	d8 2f       	mov	r29, r24
     752:	c6 2f       	mov	r28, r22
     754:	3c d4       	rcall	.+2168   	; 0xfce <SPI_select>
     756:	82 e0       	ldi	r24, 0x02	; 2
     758:	2e d4       	rcall	.+2140   	; 0xfb6 <SPI_send>
     75a:	8d 2f       	mov	r24, r29
     75c:	2c d4       	rcall	.+2136   	; 0xfb6 <SPI_send>
     75e:	8c 2f       	mov	r24, r28
     760:	2a d4       	rcall	.+2132   	; 0xfb6 <SPI_send>
     762:	37 d4       	rcall	.+2158   	; 0xfd2 <SPI_deselect>
     764:	df 91       	pop	r29
     766:	cf 91       	pop	r28
     768:	08 95       	ret

0000076a <MCP2515_request_to_send>:
     76a:	cf 93       	push	r28
     76c:	c8 2f       	mov	r28, r24
     76e:	2f d4       	rcall	.+2142   	; 0xfce <SPI_select>
     770:	80 e8       	ldi	r24, 0x80	; 128
     772:	8c 0f       	add	r24, r28
     774:	20 d4       	rcall	.+2112   	; 0xfb6 <SPI_send>
     776:	2d d4       	rcall	.+2138   	; 0xfd2 <SPI_deselect>
     778:	cf 91       	pop	r28
     77a:	08 95       	ret

0000077c <MCP2515_bit_modify>:
     77c:	1f 93       	push	r17
     77e:	cf 93       	push	r28
     780:	df 93       	push	r29
     782:	18 2f       	mov	r17, r24
     784:	d6 2f       	mov	r29, r22
     786:	c4 2f       	mov	r28, r20
     788:	22 d4       	rcall	.+2116   	; 0xfce <SPI_select>
     78a:	85 e0       	ldi	r24, 0x05	; 5
     78c:	14 d4       	rcall	.+2088   	; 0xfb6 <SPI_send>
     78e:	81 2f       	mov	r24, r17
     790:	12 d4       	rcall	.+2084   	; 0xfb6 <SPI_send>
     792:	8d 2f       	mov	r24, r29
     794:	10 d4       	rcall	.+2080   	; 0xfb6 <SPI_send>
     796:	8c 2f       	mov	r24, r28
     798:	0e d4       	rcall	.+2076   	; 0xfb6 <SPI_send>
     79a:	1b d4       	rcall	.+2102   	; 0xfd2 <SPI_deselect>
     79c:	df 91       	pop	r29
     79e:	cf 91       	pop	r28
     7a0:	1f 91       	pop	r17
     7a2:	08 95       	ret

000007a4 <MCP2515_reset>:
     7a4:	14 d4       	rcall	.+2088   	; 0xfce <SPI_select>
     7a6:	80 ec       	ldi	r24, 0xC0	; 192
     7a8:	06 d4       	rcall	.+2060   	; 0xfb6 <SPI_send>
     7aa:	13 c4       	rjmp	.+2086   	; 0xfd2 <SPI_deselect>
     7ac:	08 95       	ret

000007ae <MCP2515_init>:
     7ae:	f5 d3       	rcall	.+2026   	; 0xf9a <SPI_init>
     7b0:	f9 df       	rcall	.-14     	; 0x7a4 <MCP2515_reset>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     7b2:	8f e8       	ldi	r24, 0x8F	; 143
     7b4:	91 e0       	ldi	r25, 0x01	; 1
     7b6:	01 97       	sbiw	r24, 0x01	; 1
     7b8:	f1 f7       	brne	.-4      	; 0x7b6 <MCP2515_init+0x8>
     7ba:	00 c0       	rjmp	.+0      	; 0x7bc <MCP2515_init+0xe>
     7bc:	00 00       	nop
     7be:	8e e0       	ldi	r24, 0x0E	; 14
     7c0:	b8 df       	rcall	.-144    	; 0x732 <MCP2515_read>
     7c2:	80 7e       	andi	r24, 0xE0	; 224
     7c4:	80 38       	cpi	r24, 0x80	; 128
     7c6:	31 f0       	breq	.+12     	; 0x7d4 <MCP2515_init+0x26>
     7c8:	8b e8       	ldi	r24, 0x8B	; 139
     7ca:	93 e0       	ldi	r25, 0x03	; 3
     7cc:	0e 94 ec 0b 	call	0x17d8	; 0x17d8 <puts>
     7d0:	81 e0       	ldi	r24, 0x01	; 1
     7d2:	08 95       	ret
     7d4:	80 e0       	ldi	r24, 0x00	; 0
     7d6:	08 95       	ret

000007d8 <motor_enable>:
     7d8:	e2 e0       	ldi	r30, 0x02	; 2
     7da:	f1 e0       	ldi	r31, 0x01	; 1
     7dc:	80 81       	ld	r24, Z
     7de:	80 61       	ori	r24, 0x10	; 16
     7e0:	80 83       	st	Z, r24
     7e2:	08 95       	ret

000007e4 <motor_set_direction>:
     7e4:	81 11       	cpse	r24, r1
     7e6:	06 c0       	rjmp	.+12     	; 0x7f4 <motor_set_direction+0x10>
     7e8:	e2 e0       	ldi	r30, 0x02	; 2
     7ea:	f1 e0       	ldi	r31, 0x01	; 1
     7ec:	80 81       	ld	r24, Z
     7ee:	8d 7f       	andi	r24, 0xFD	; 253
     7f0:	80 83       	st	Z, r24
     7f2:	08 95       	ret
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	f1 e0       	ldi	r31, 0x01	; 1
     7f8:	80 81       	ld	r24, Z
     7fa:	82 60       	ori	r24, 0x02	; 2
     7fc:	80 83       	st	Z, r24
     7fe:	08 95       	ret

00000800 <motor_set_speed>:
     800:	68 2f       	mov	r22, r24
     802:	70 e0       	ldi	r23, 0x00	; 0
     804:	80 e0       	ldi	r24, 0x00	; 0
     806:	90 e0       	ldi	r25, 0x00	; 0
     808:	21 d6       	rcall	.+3138   	; 0x144c <__floatsisf>
     80a:	21 ee       	ldi	r18, 0xE1	; 225
     80c:	3a e7       	ldi	r19, 0x7A	; 122
     80e:	44 ee       	ldi	r20, 0xE4	; 228
     810:	5f e3       	ldi	r21, 0x3F	; 63
     812:	d0 d6       	rcall	.+3488   	; 0x15b4 <__mulsf3>
     814:	ed d5       	rcall	.+3034   	; 0x13f0 <__fixunssfsi>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	77 cf       	rjmp	.-274    	; 0x708 <MAX520_send>
     81a:	08 95       	ret

0000081c <motor_set_velocity>:
     81c:	cf 93       	push	r28
     81e:	df 93       	push	r29
     820:	c8 2f       	mov	r28, r24
     822:	d9 2f       	mov	r29, r25
     824:	cc 39       	cpi	r28, 0x9C	; 156
     826:	8f ef       	ldi	r24, 0xFF	; 255
     828:	d8 07       	cpc	r29, r24
     82a:	14 f4       	brge	.+4      	; 0x830 <motor_set_velocity+0x14>
     82c:	cc e9       	ldi	r28, 0x9C	; 156
     82e:	df ef       	ldi	r29, 0xFF	; 255
     830:	89 2f       	mov	r24, r25
     832:	80 95       	com	r24
     834:	88 1f       	adc	r24, r24
     836:	88 27       	eor	r24, r24
     838:	88 1f       	adc	r24, r24
     83a:	d4 df       	rcall	.-88     	; 0x7e4 <motor_set_direction>
     83c:	c5 36       	cpi	r28, 0x65	; 101
     83e:	d1 05       	cpc	r29, r1
     840:	14 f0       	brlt	.+4      	; 0x846 <motor_set_velocity+0x2a>
     842:	c4 e6       	ldi	r28, 0x64	; 100
     844:	d0 e0       	ldi	r29, 0x00	; 0
     846:	ce 01       	movw	r24, r28
     848:	dd 23       	and	r29, r29
     84a:	24 f4       	brge	.+8      	; 0x854 <motor_set_velocity+0x38>
     84c:	88 27       	eor	r24, r24
     84e:	99 27       	eor	r25, r25
     850:	8c 1b       	sub	r24, r28
     852:	9d 0b       	sbc	r25, r29
     854:	d5 df       	rcall	.-86     	; 0x800 <motor_set_speed>
     856:	df 91       	pop	r29
     858:	cf 91       	pop	r28
     85a:	08 95       	ret

0000085c <motor_read_position_change>:
     85c:	e2 e0       	ldi	r30, 0x02	; 2
     85e:	f1 e0       	ldi	r31, 0x01	; 1
     860:	80 81       	ld	r24, Z
     862:	8f 7d       	andi	r24, 0xDF	; 223
     864:	80 83       	st	Z, r24
     866:	80 81       	ld	r24, Z
     868:	87 7f       	andi	r24, 0xF7	; 247
     86a:	80 83       	st	Z, r24
     86c:	2a e6       	ldi	r18, 0x6A	; 106
     86e:	2a 95       	dec	r18
     870:	f1 f7       	brne	.-4      	; 0x86e <motor_read_position_change+0x12>
     872:	00 c0       	rjmp	.+0      	; 0x874 <motor_read_position_change+0x18>
     874:	80 91 06 01 	lds	r24, 0x0106
     878:	90 e0       	ldi	r25, 0x00	; 0
     87a:	98 2f       	mov	r25, r24
     87c:	88 27       	eor	r24, r24
     87e:	20 81       	ld	r18, Z
     880:	28 60       	ori	r18, 0x08	; 8
     882:	20 83       	st	Z, r18
     884:	3a e6       	ldi	r19, 0x6A	; 106
     886:	3a 95       	dec	r19
     888:	f1 f7       	brne	.-4      	; 0x886 <motor_read_position_change+0x2a>
     88a:	00 c0       	rjmp	.+0      	; 0x88c <motor_read_position_change+0x30>
     88c:	20 91 06 01 	lds	r18, 0x0106
     890:	30 81       	ld	r19, Z
     892:	3f 7b       	andi	r19, 0xBF	; 191
     894:	30 83       	st	Z, r19
     896:	35 e8       	ldi	r19, 0x85	; 133
     898:	3a 95       	dec	r19
     89a:	f1 f7       	brne	.-4      	; 0x898 <motor_read_position_change+0x3c>
     89c:	00 00       	nop
     89e:	30 81       	ld	r19, Z
     8a0:	30 64       	ori	r19, 0x40	; 64
     8a2:	30 83       	st	Z, r19
     8a4:	30 81       	ld	r19, Z
     8a6:	30 62       	ori	r19, 0x20	; 32
     8a8:	30 83       	st	Z, r19
     8aa:	82 0f       	add	r24, r18
     8ac:	91 1d       	adc	r25, r1
     8ae:	08 95       	ret

000008b0 <motor_find_max_speed_manual>:
     8b0:	8f 92       	push	r8
     8b2:	9f 92       	push	r9
     8b4:	af 92       	push	r10
     8b6:	bf 92       	push	r11
     8b8:	cf 92       	push	r12
     8ba:	df 92       	push	r13
     8bc:	ef 92       	push	r14
     8be:	ff 92       	push	r15
     8c0:	1f 93       	push	r17
     8c2:	cf 93       	push	r28
     8c4:	df 93       	push	r29
     8c6:	cd b7       	in	r28, 0x3d	; 61
     8c8:	de b7       	in	r29, 0x3e	; 62
     8ca:	2b 97       	sbiw	r28, 0x0b	; 11
     8cc:	0f b6       	in	r0, 0x3f	; 63
     8ce:	f8 94       	cli
     8d0:	de bf       	out	0x3e, r29	; 62
     8d2:	0f be       	out	0x3f, r0	; 63
     8d4:	cd bf       	out	0x3d, r28	; 61
     8d6:	8d eb       	ldi	r24, 0xBD	; 189
     8d8:	93 e0       	ldi	r25, 0x03	; 3
     8da:	7e d7       	rcall	.+3836   	; 0x17d8 <puts>
     8dc:	87 ef       	ldi	r24, 0xF7	; 247
     8de:	93 e0       	ldi	r25, 0x03	; 3
     8e0:	7b d7       	rcall	.+3830   	; 0x17d8 <puts>
     8e2:	8f e2       	ldi	r24, 0x2F	; 47
     8e4:	94 e0       	ldi	r25, 0x04	; 4
     8e6:	78 d7       	rcall	.+3824   	; 0x17d8 <puts>
     8e8:	8d eb       	ldi	r24, 0xBD	; 189
     8ea:	93 e0       	ldi	r25, 0x03	; 3
     8ec:	75 d7       	rcall	.+3818   	; 0x17d8 <puts>
     8ee:	0f 2e       	mov	r0, r31
     8f0:	fc e4       	ldi	r31, 0x4C	; 76
     8f2:	af 2e       	mov	r10, r31
     8f4:	f4 e0       	ldi	r31, 0x04	; 4
     8f6:	bf 2e       	mov	r11, r31
     8f8:	f0 2d       	mov	r31, r0
     8fa:	ce 01       	movw	r24, r28
     8fc:	01 96       	adiw	r24, 0x01	; 1
     8fe:	9e dd       	rcall	.-1220   	; 0x43c <receive_control_inputs>
     900:	88 85       	ldd	r24, Y+8	; 0x08
     902:	18 2f       	mov	r17, r24
     904:	13 70       	andi	r17, 0x03	; 3
     906:	8c 81       	ldd	r24, Y+4	; 0x04
     908:	99 27       	eor	r25, r25
     90a:	87 fd       	sbrc	r24, 7
     90c:	90 95       	com	r25
     90e:	86 df       	rcall	.-244    	; 0x81c <motor_set_velocity>
     910:	a5 df       	rcall	.-182    	; 0x85c <motor_read_position_change>
     912:	7c 01       	movw	r14, r24
     914:	a6 d3       	rcall	.+1868   	; 0x1062 <time_passed>
     916:	4c 01       	movw	r8, r24
     918:	b7 01       	movw	r22, r14
     91a:	ff 20       	and	r15, r15
     91c:	24 f4       	brge	.+8      	; 0x926 <motor_find_max_speed_manual+0x76>
     91e:	66 27       	eor	r22, r22
     920:	77 27       	eor	r23, r23
     922:	6e 19       	sub	r22, r14
     924:	7f 09       	sbc	r23, r15
     926:	88 27       	eor	r24, r24
     928:	77 fd       	sbrc	r23, 7
     92a:	80 95       	com	r24
     92c:	98 2f       	mov	r25, r24
     92e:	8e d5       	rcall	.+2844   	; 0x144c <__floatsisf>
     930:	6b 01       	movw	r12, r22
     932:	7c 01       	movw	r14, r24
     934:	b4 01       	movw	r22, r8
     936:	80 e0       	ldi	r24, 0x00	; 0
     938:	90 e0       	ldi	r25, 0x00	; 0
     93a:	86 d5       	rcall	.+2828   	; 0x1448 <__floatunsisf>
     93c:	9b 01       	movw	r18, r22
     93e:	ac 01       	movw	r20, r24
     940:	c7 01       	movw	r24, r14
     942:	b6 01       	movw	r22, r12
     944:	e8 d4       	rcall	.+2512   	; 0x1316 <__divsf3>
     946:	6b 01       	movw	r12, r22
     948:	7c 01       	movw	r14, r24
     94a:	20 91 e7 04 	lds	r18, 0x04E7
     94e:	30 91 e8 04 	lds	r19, 0x04E8
     952:	40 91 e9 04 	lds	r20, 0x04E9
     956:	50 91 ea 04 	lds	r21, 0x04EA
     95a:	28 d6       	rcall	.+3152   	; 0x15ac <__gesf2>
     95c:	18 16       	cp	r1, r24
     95e:	cc f4       	brge	.+50     	; 0x992 <motor_find_max_speed_manual+0xe2>
     960:	c0 92 e7 04 	sts	0x04E7, r12
     964:	d0 92 e8 04 	sts	0x04E8, r13
     968:	e0 92 e9 04 	sts	0x04E9, r14
     96c:	f0 92 ea 04 	sts	0x04EA, r15
     970:	20 e0       	ldi	r18, 0x00	; 0
     972:	30 e0       	ldi	r19, 0x00	; 0
     974:	4a e7       	ldi	r20, 0x7A	; 122
     976:	54 e4       	ldi	r21, 0x44	; 68
     978:	c7 01       	movw	r24, r14
     97a:	b6 01       	movw	r22, r12
     97c:	1b d6       	rcall	.+3126   	; 0x15b4 <__mulsf3>
     97e:	33 d5       	rcall	.+2662   	; 0x13e6 <__fixsfsi>
     980:	7f 93       	push	r23
     982:	6f 93       	push	r22
     984:	bf 92       	push	r11
     986:	af 92       	push	r10
     988:	16 d7       	rcall	.+3628   	; 0x17b6 <printf>
     98a:	0f 90       	pop	r0
     98c:	0f 90       	pop	r0
     98e:	0f 90       	pop	r0
     990:	0f 90       	pop	r0
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     992:	8f e3       	ldi	r24, 0x3F	; 63
     994:	9c e9       	ldi	r25, 0x9C	; 156
     996:	01 97       	sbiw	r24, 0x01	; 1
     998:	f1 f7       	brne	.-4      	; 0x996 <motor_find_max_speed_manual+0xe6>
     99a:	00 c0       	rjmp	.+0      	; 0x99c <motor_find_max_speed_manual+0xec>
     99c:	00 00       	nop
     99e:	11 23       	and	r17, r17
     9a0:	09 f4       	brne	.+2      	; 0x9a4 <motor_find_max_speed_manual+0xf4>
     9a2:	ab cf       	rjmp	.-170    	; 0x8fa <motor_find_max_speed_manual+0x4a>
     9a4:	8d eb       	ldi	r24, 0xBD	; 189
     9a6:	93 e0       	ldi	r25, 0x03	; 3
     9a8:	17 d7       	rcall	.+3630   	; 0x17d8 <puts>
     9aa:	8b e6       	ldi	r24, 0x6B	; 107
     9ac:	94 e0       	ldi	r25, 0x04	; 4
     9ae:	14 d7       	rcall	.+3624   	; 0x17d8 <puts>
     9b0:	8d eb       	ldi	r24, 0xBD	; 189
     9b2:	93 e0       	ldi	r25, 0x03	; 3
     9b4:	11 d7       	rcall	.+3618   	; 0x17d8 <puts>
     9b6:	80 e0       	ldi	r24, 0x00	; 0
     9b8:	90 e0       	ldi	r25, 0x00	; 0
     9ba:	30 df       	rcall	.-416    	; 0x81c <motor_set_velocity>
     9bc:	2b 96       	adiw	r28, 0x0b	; 11
     9be:	0f b6       	in	r0, 0x3f	; 63
     9c0:	f8 94       	cli
     9c2:	de bf       	out	0x3e, r29	; 62
     9c4:	0f be       	out	0x3f, r0	; 63
     9c6:	cd bf       	out	0x3d, r28	; 61
     9c8:	df 91       	pop	r29
     9ca:	cf 91       	pop	r28
     9cc:	1f 91       	pop	r17
     9ce:	ff 90       	pop	r15
     9d0:	ef 90       	pop	r14
     9d2:	df 90       	pop	r13
     9d4:	cf 90       	pop	r12
     9d6:	bf 90       	pop	r11
     9d8:	af 90       	pop	r10
     9da:	9f 90       	pop	r9
     9dc:	8f 90       	pop	r8
     9de:	08 95       	ret

000009e0 <motor_find_max_speed_auto>:
     9e0:	2f 92       	push	r2
     9e2:	3f 92       	push	r3
     9e4:	4f 92       	push	r4
     9e6:	5f 92       	push	r5
     9e8:	6f 92       	push	r6
     9ea:	7f 92       	push	r7
     9ec:	8f 92       	push	r8
     9ee:	9f 92       	push	r9
     9f0:	af 92       	push	r10
     9f2:	bf 92       	push	r11
     9f4:	cf 92       	push	r12
     9f6:	df 92       	push	r13
     9f8:	ef 92       	push	r14
     9fa:	ff 92       	push	r15
     9fc:	0f 93       	push	r16
     9fe:	1f 93       	push	r17
     a00:	cf 93       	push	r28
     a02:	df 93       	push	r29
     a04:	cd b7       	in	r28, 0x3d	; 61
     a06:	de b7       	in	r29, 0x3e	; 62
     a08:	a8 97       	sbiw	r28, 0x28	; 40
     a0a:	0f b6       	in	r0, 0x3f	; 63
     a0c:	f8 94       	cli
     a0e:	de bf       	out	0x3e, r29	; 62
     a10:	0f be       	out	0x3f, r0	; 63
     a12:	cd bf       	out	0x3d, r28	; 61
     a14:	f8 94       	cli
     a16:	84 e1       	ldi	r24, 0x14	; 20
     a18:	e7 e0       	ldi	r30, 0x07	; 7
     a1a:	f2 e0       	ldi	r31, 0x02	; 2
     a1c:	de 01       	movw	r26, r28
     a1e:	11 96       	adiw	r26, 0x01	; 1
     a20:	01 90       	ld	r0, Z+
     a22:	0d 92       	st	X+, r0
     a24:	8a 95       	dec	r24
     a26:	e1 f7       	brne	.-8      	; 0xa20 <motor_find_max_speed_auto+0x40>
     a28:	9e 01       	movw	r18, r28
     a2a:	2f 5f       	subi	r18, 0xFF	; 255
     a2c:	3f 4f       	sbci	r19, 0xFF	; 255
     a2e:	38 a7       	std	Y+40, r19	; 0x28
     a30:	2f a3       	std	Y+39, r18	; 0x27
     a32:	ae 01       	movw	r20, r28
     a34:	4b 5e       	subi	r20, 0xEB	; 235
     a36:	5f 4f       	sbci	r21, 0xFF	; 255
     a38:	5e 8b       	std	Y+22, r21	; 0x16
     a3a:	4d 8b       	std	Y+21, r20	; 0x15
     a3c:	31 2c       	mov	r3, r1
     a3e:	0f a1       	ldd	r16, Y+39	; 0x27
     a40:	18 a5       	ldd	r17, Y+40	; 0x28
     a42:	d8 01       	movw	r26, r16
     a44:	11 96       	adiw	r26, 0x01	; 1
     a46:	8c 91       	ld	r24, X
     a48:	11 97       	sbiw	r26, 0x01	; 1
     a4a:	8f 93       	push	r24
     a4c:	8c 91       	ld	r24, X
     a4e:	8f 93       	push	r24
     a50:	a0 e8       	ldi	r26, 0x80	; 128
     a52:	b4 e0       	ldi	r27, 0x04	; 4
     a54:	bf 93       	push	r27
     a56:	af 93       	push	r26
     a58:	ae d6       	rcall	.+3420   	; 0x17b6 <printf>
     a5a:	78 94       	sei
     a5c:	f8 01       	movw	r30, r16
     a5e:	80 81       	ld	r24, Z
     a60:	91 81       	ldd	r25, Z+1	; 0x01
     a62:	2f a1       	ldd	r18, Y+39	; 0x27
     a64:	38 a5       	ldd	r19, Y+40	; 0x28
     a66:	2e 5f       	subi	r18, 0xFE	; 254
     a68:	3f 4f       	sbci	r19, 0xFF	; 255
     a6a:	38 a7       	std	Y+40, r19	; 0x28
     a6c:	2f a3       	std	Y+39, r18	; 0x27
     a6e:	d6 de       	rcall	.-596    	; 0x81c <motor_set_velocity>
     a70:	f8 94       	cli
     a72:	0f 90       	pop	r0
     a74:	0f 90       	pop	r0
     a76:	0f 90       	pop	r0
     a78:	0f 90       	pop	r0
     a7a:	3f 8e       	std	Y+31, r3	; 0x1f
     a7c:	38 a2       	std	Y+32, r3	; 0x20
     a7e:	39 a2       	std	Y+33, r3	; 0x21
     a80:	3a a2       	std	Y+34, r3	; 0x22
     a82:	3b a2       	std	Y+35, r3	; 0x23
     a84:	3c a2       	std	Y+36, r3	; 0x24
     a86:	3d a2       	std	Y+37, r3	; 0x25
     a88:	3e a2       	std	Y+38, r3	; 0x26
     a8a:	eb d2       	rcall	.+1494   	; 0x1062 <time_passed>
     a8c:	4c 01       	movw	r8, r24
     a8e:	ac 01       	movw	r20, r24
     a90:	60 e0       	ldi	r22, 0x00	; 0
     a92:	70 e0       	ldi	r23, 0x00	; 0
     a94:	80 e0       	ldi	r24, 0x00	; 0
     a96:	90 e0       	ldi	r25, 0x00	; 0
     a98:	dc 01       	movw	r26, r24
     a9a:	8f 8a       	std	Y+23, r8	; 0x17
     a9c:	58 8f       	std	Y+24, r21	; 0x18
     a9e:	69 8f       	std	Y+25, r22	; 0x19
     aa0:	7a 8f       	std	Y+26, r23	; 0x1a
     aa2:	8b 8f       	std	Y+27, r24	; 0x1b
     aa4:	9c 8f       	std	Y+28, r25	; 0x1c
     aa6:	ad 8f       	std	Y+29, r26	; 0x1d
     aa8:	be 8f       	std	Y+30, r27	; 0x1e
     aaa:	2f 8d       	ldd	r18, Y+31	; 0x1f
     aac:	38 a1       	ldd	r19, Y+32	; 0x20
     aae:	49 a1       	ldd	r20, Y+33	; 0x21
     ab0:	5a a1       	ldd	r21, Y+34	; 0x22
     ab2:	6b a1       	ldd	r22, Y+35	; 0x23
     ab4:	7c a1       	ldd	r23, Y+36	; 0x24
     ab6:	8d a1       	ldd	r24, Y+37	; 0x25
     ab8:	9e a1       	ldd	r25, Y+38	; 0x26
     aba:	af 88       	ldd	r10, Y+23	; 0x17
     abc:	b8 8c       	ldd	r11, Y+24	; 0x18
     abe:	c3 2c       	mov	r12, r3
     ac0:	d3 2c       	mov	r13, r3
     ac2:	e3 2c       	mov	r14, r3
     ac4:	f3 2c       	mov	r15, r3
     ac6:	03 2d       	mov	r16, r3
     ac8:	13 2d       	mov	r17, r3
     aca:	0e d6       	rcall	.+3100   	; 0x16e8 <__adddi3>
     acc:	22 2e       	mov	r2, r18
     ace:	53 2e       	mov	r5, r19
     ad0:	64 2e       	mov	r6, r20
     ad2:	75 2e       	mov	r7, r21
     ad4:	a6 2e       	mov	r10, r22
     ad6:	b7 2e       	mov	r11, r23
     ad8:	08 2f       	mov	r16, r24
     ada:	19 2f       	mov	r17, r25
     adc:	2f 8f       	std	Y+31, r18	; 0x1f
     ade:	38 a3       	std	Y+32, r19	; 0x20
     ae0:	49 a3       	std	Y+33, r20	; 0x21
     ae2:	5a a3       	std	Y+34, r21	; 0x22
     ae4:	6b a3       	std	Y+35, r22	; 0x23
     ae6:	7c a3       	std	Y+36, r23	; 0x24
     ae8:	8d a3       	std	Y+37, r24	; 0x25
     aea:	9e a3       	std	Y+38, r25	; 0x26
     aec:	b7 de       	rcall	.-658    	; 0x85c <motor_read_position_change>
     aee:	99 23       	and	r25, r25
     af0:	1c f4       	brge	.+6      	; 0xaf8 <motor_find_max_speed_auto+0x118>
     af2:	91 95       	neg	r25
     af4:	81 95       	neg	r24
     af6:	91 09       	sbc	r25, r1
     af8:	bc 01       	movw	r22, r24
     afa:	88 27       	eor	r24, r24
     afc:	77 fd       	sbrc	r23, 7
     afe:	80 95       	com	r24
     b00:	98 2f       	mov	r25, r24
     b02:	a4 d4       	rcall	.+2376   	; 0x144c <__floatsisf>
     b04:	6b 01       	movw	r12, r22
     b06:	7c 01       	movw	r14, r24
     b08:	b4 01       	movw	r22, r8
     b0a:	80 e0       	ldi	r24, 0x00	; 0
     b0c:	90 e0       	ldi	r25, 0x00	; 0
     b0e:	9c d4       	rcall	.+2360   	; 0x1448 <__floatunsisf>
     b10:	9b 01       	movw	r18, r22
     b12:	ac 01       	movw	r20, r24
     b14:	c7 01       	movw	r24, r14
     b16:	b6 01       	movw	r22, r12
     b18:	fe d3       	rcall	.+2044   	; 0x1316 <__divsf3>
     b1a:	c6 2e       	mov	r12, r22
     b1c:	d7 2e       	mov	r13, r23
     b1e:	e8 2e       	mov	r14, r24
     b20:	f9 2e       	mov	r15, r25
     b22:	90 90 e7 04 	lds	r9, 0x04E7
     b26:	80 90 e8 04 	lds	r8, 0x04E8
     b2a:	50 91 e9 04 	lds	r21, 0x04E9
     b2e:	5f 8b       	std	Y+23, r21	; 0x17
     b30:	40 90 ea 04 	lds	r4, 0x04EA
     b34:	29 2d       	mov	r18, r9
     b36:	38 2d       	mov	r19, r8
     b38:	45 2f       	mov	r20, r21
     b3a:	54 2d       	mov	r21, r4
     b3c:	e8 d3       	rcall	.+2000   	; 0x130e <__cmpsf2>
     b3e:	88 23       	and	r24, r24
     b40:	24 f4       	brge	.+8      	; 0xb4a <motor_find_max_speed_auto+0x16a>
     b42:	c9 2c       	mov	r12, r9
     b44:	d8 2c       	mov	r13, r8
     b46:	ef 88       	ldd	r14, Y+23	; 0x17
     b48:	f4 2c       	mov	r15, r4
     b4a:	8c 2d       	mov	r24, r12
     b4c:	9d 2d       	mov	r25, r13
     b4e:	ae 2d       	mov	r26, r14
     b50:	bf 2d       	mov	r27, r15
     b52:	80 93 e7 04 	sts	0x04E7, r24
     b56:	90 93 e8 04 	sts	0x04E8, r25
     b5a:	a0 93 e9 04 	sts	0x04E9, r26
     b5e:	b0 93 ea 04 	sts	0x04EA, r27
     b62:	6f ef       	ldi	r22, 0xFF	; 255
     b64:	70 e7       	ldi	r23, 0x70	; 112
     b66:	82 e0       	ldi	r24, 0x02	; 2
     b68:	61 50       	subi	r22, 0x01	; 1
     b6a:	70 40       	sbci	r23, 0x00	; 0
     b6c:	80 40       	sbci	r24, 0x00	; 0
     b6e:	e1 f7       	brne	.-8      	; 0xb68 <motor_find_max_speed_auto+0x188>
     b70:	00 c0       	rjmp	.+0      	; 0xb72 <motor_find_max_speed_auto+0x192>
     b72:	00 00       	nop
     b74:	22 2d       	mov	r18, r2
     b76:	35 2d       	mov	r19, r5
     b78:	46 2d       	mov	r20, r6
     b7a:	57 2d       	mov	r21, r7
     b7c:	6a 2d       	mov	r22, r10
     b7e:	7b 2d       	mov	r23, r11
     b80:	80 2f       	mov	r24, r16
     b82:	91 2f       	mov	r25, r17
     b84:	08 e0       	ldi	r16, 0x08	; 8
     b86:	94 d5       	rcall	.+2856   	; 0x16b0 <__lshrdi3>
     b88:	25 35       	cpi	r18, 0x55	; 85
     b8a:	08 f4       	brcc	.+2      	; 0xb8e <motor_find_max_speed_auto+0x1ae>
     b8c:	7e cf       	rjmp	.-260    	; 0xa8a <motor_find_max_speed_auto+0xaa>
     b8e:	af a1       	ldd	r26, Y+39	; 0x27
     b90:	b8 a5       	ldd	r27, Y+40	; 0x28
     b92:	ed 89       	ldd	r30, Y+21	; 0x15
     b94:	fe 89       	ldd	r31, Y+22	; 0x16
     b96:	ae 17       	cp	r26, r30
     b98:	bf 07       	cpc	r27, r31
     b9a:	09 f0       	breq	.+2      	; 0xb9e <motor_find_max_speed_auto+0x1be>
     b9c:	50 cf       	rjmp	.-352    	; 0xa3e <motor_find_max_speed_auto+0x5e>
     b9e:	20 e0       	ldi	r18, 0x00	; 0
     ba0:	30 e0       	ldi	r19, 0x00	; 0
     ba2:	4a e7       	ldi	r20, 0x7A	; 122
     ba4:	54 e4       	ldi	r21, 0x44	; 68
     ba6:	60 91 e7 04 	lds	r22, 0x04E7
     baa:	70 91 e8 04 	lds	r23, 0x04E8
     bae:	80 91 e9 04 	lds	r24, 0x04E9
     bb2:	90 91 ea 04 	lds	r25, 0x04EA
     bb6:	fe d4       	rcall	.+2556   	; 0x15b4 <__mulsf3>
     bb8:	16 d4       	rcall	.+2092   	; 0x13e6 <__fixsfsi>
     bba:	7f 93       	push	r23
     bbc:	6f 93       	push	r22
     bbe:	85 e9       	ldi	r24, 0x95	; 149
     bc0:	94 e0       	ldi	r25, 0x04	; 4
     bc2:	9f 93       	push	r25
     bc4:	8f 93       	push	r24
     bc6:	f7 d5       	rcall	.+3054   	; 0x17b6 <printf>
     bc8:	78 94       	sei
     bca:	80 e0       	ldi	r24, 0x00	; 0
     bcc:	90 e0       	ldi	r25, 0x00	; 0
     bce:	26 de       	rcall	.-948    	; 0x81c <motor_set_velocity>
     bd0:	f8 94       	cli
     bd2:	0f 90       	pop	r0
     bd4:	0f 90       	pop	r0
     bd6:	0f 90       	pop	r0
     bd8:	0f 90       	pop	r0
     bda:	a8 96       	adiw	r28, 0x28	; 40
     bdc:	0f b6       	in	r0, 0x3f	; 63
     bde:	f8 94       	cli
     be0:	de bf       	out	0x3e, r29	; 62
     be2:	0f be       	out	0x3f, r0	; 63
     be4:	cd bf       	out	0x3d, r28	; 61
     be6:	df 91       	pop	r29
     be8:	cf 91       	pop	r28
     bea:	1f 91       	pop	r17
     bec:	0f 91       	pop	r16
     bee:	ff 90       	pop	r15
     bf0:	ef 90       	pop	r14
     bf2:	df 90       	pop	r13
     bf4:	cf 90       	pop	r12
     bf6:	bf 90       	pop	r11
     bf8:	af 90       	pop	r10
     bfa:	9f 90       	pop	r9
     bfc:	8f 90       	pop	r8
     bfe:	7f 90       	pop	r7
     c00:	6f 90       	pop	r6
     c02:	5f 90       	pop	r5
     c04:	4f 90       	pop	r4
     c06:	3f 90       	pop	r3
     c08:	2f 90       	pop	r2
     c0a:	08 95       	ret

00000c0c <motor_init>:
     c0c:	cf 93       	push	r28
     c0e:	c8 2f       	mov	r28, r24
     c10:	80 e0       	ldi	r24, 0x00	; 0
     c12:	70 dd       	rcall	.-1312   	; 0x6f4 <MAX520_init>
     c14:	e1 dd       	rcall	.-1086   	; 0x7d8 <motor_enable>
     c16:	e2 e0       	ldi	r30, 0x02	; 2
     c18:	f1 e0       	ldi	r31, 0x01	; 1
     c1a:	80 81       	ld	r24, Z
     c1c:	8f 7d       	andi	r24, 0xDF	; 223
     c1e:	80 83       	st	Z, r24
     c20:	80 81       	ld	r24, Z
     c22:	80 64       	ori	r24, 0x40	; 64
     c24:	80 83       	st	Z, r24
     c26:	80 e0       	ldi	r24, 0x00	; 0
     c28:	90 e0       	ldi	r25, 0x00	; 0
     c2a:	f8 dd       	rcall	.-1040   	; 0x81c <motor_set_velocity>
     c2c:	8f ef       	ldi	r24, 0xFF	; 255
     c2e:	80 93 01 01 	sts	0x0101, r24
     c32:	10 d2       	rcall	.+1056   	; 0x1054 <time_init>
     c34:	13 de       	rcall	.-986    	; 0x85c <motor_read_position_change>
     c36:	c1 30       	cpi	r28, 0x01	; 1
     c38:	89 f0       	breq	.+34     	; 0xc5c <motor_init+0x50>
     c3a:	18 f0       	brcs	.+6      	; 0xc42 <motor_init+0x36>
     c3c:	c2 30       	cpi	r28, 0x02	; 2
     c3e:	81 f0       	breq	.+32     	; 0xc60 <motor_init+0x54>
     c40:	10 c0       	rjmp	.+32     	; 0xc62 <motor_init+0x56>
     c42:	89 ed       	ldi	r24, 0xD9	; 217
     c44:	9e ec       	ldi	r25, 0xCE	; 206
     c46:	a7 ef       	ldi	r26, 0xF7	; 247
     c48:	be e3       	ldi	r27, 0x3E	; 62
     c4a:	80 93 e7 04 	sts	0x04E7, r24
     c4e:	90 93 e8 04 	sts	0x04E8, r25
     c52:	a0 93 e9 04 	sts	0x04E9, r26
     c56:	b0 93 ea 04 	sts	0x04EA, r27
     c5a:	03 c0       	rjmp	.+6      	; 0xc62 <motor_init+0x56>
     c5c:	29 de       	rcall	.-942    	; 0x8b0 <motor_find_max_speed_manual>
     c5e:	01 c0       	rjmp	.+2      	; 0xc62 <motor_init+0x56>
     c60:	bf de       	rcall	.-642    	; 0x9e0 <motor_find_max_speed_auto>
     c62:	cf 91       	pop	r28
     c64:	08 95       	ret

00000c66 <motor_get_velocity>:
     c66:	cf 92       	push	r12
     c68:	df 92       	push	r13
     c6a:	ef 92       	push	r14
     c6c:	ff 92       	push	r15
     c6e:	cf 93       	push	r28
     c70:	df 93       	push	r29
     c72:	f4 dd       	rcall	.-1048   	; 0x85c <motor_read_position_change>
     c74:	7c 01       	movw	r14, r24
     c76:	f5 d1       	rcall	.+1002   	; 0x1062 <time_passed>
     c78:	ec 01       	movw	r28, r24
     c7a:	b7 01       	movw	r22, r14
     c7c:	88 27       	eor	r24, r24
     c7e:	77 fd       	sbrc	r23, 7
     c80:	80 95       	com	r24
     c82:	98 2f       	mov	r25, r24
     c84:	e3 d3       	rcall	.+1990   	; 0x144c <__floatsisf>
     c86:	6b 01       	movw	r12, r22
     c88:	7c 01       	movw	r14, r24
     c8a:	be 01       	movw	r22, r28
     c8c:	80 e0       	ldi	r24, 0x00	; 0
     c8e:	90 e0       	ldi	r25, 0x00	; 0
     c90:	db d3       	rcall	.+1974   	; 0x1448 <__floatunsisf>
     c92:	9b 01       	movw	r18, r22
     c94:	ac 01       	movw	r20, r24
     c96:	c7 01       	movw	r24, r14
     c98:	b6 01       	movw	r22, r12
     c9a:	3d d3       	rcall	.+1658   	; 0x1316 <__divsf3>
     c9c:	20 e0       	ldi	r18, 0x00	; 0
     c9e:	30 e0       	ldi	r19, 0x00	; 0
     ca0:	48 ec       	ldi	r20, 0xC8	; 200
     ca2:	52 e4       	ldi	r21, 0x42	; 66
     ca4:	87 d4       	rcall	.+2318   	; 0x15b4 <__mulsf3>
     ca6:	20 91 e7 04 	lds	r18, 0x04E7
     caa:	30 91 e8 04 	lds	r19, 0x04E8
     cae:	40 91 e9 04 	lds	r20, 0x04E9
     cb2:	50 91 ea 04 	lds	r21, 0x04EA
     cb6:	2f d3       	rcall	.+1630   	; 0x1316 <__divsf3>
     cb8:	96 d3       	rcall	.+1836   	; 0x13e6 <__fixsfsi>
     cba:	65 36       	cpi	r22, 0x65	; 101
     cbc:	71 05       	cpc	r23, r1
     cbe:	44 f4       	brge	.+16     	; 0xcd0 <motor_get_velocity+0x6a>
     cc0:	6c 39       	cpi	r22, 0x9C	; 156
     cc2:	8f ef       	ldi	r24, 0xFF	; 255
     cc4:	78 07       	cpc	r23, r24
     cc6:	14 f4       	brge	.+4      	; 0xccc <motor_get_velocity+0x66>
     cc8:	6c e9       	ldi	r22, 0x9C	; 156
     cca:	7f ef       	ldi	r23, 0xFF	; 255
     ccc:	86 2f       	mov	r24, r22
     cce:	01 c0       	rjmp	.+2      	; 0xcd2 <motor_get_velocity+0x6c>
     cd0:	84 e6       	ldi	r24, 0x64	; 100
     cd2:	df 91       	pop	r29
     cd4:	cf 91       	pop	r28
     cd6:	ff 90       	pop	r15
     cd8:	ef 90       	pop	r14
     cda:	df 90       	pop	r13
     cdc:	cf 90       	pop	r12
     cde:	08 95       	ret

00000ce0 <PI_init>:

volatile PI_controller_t controller;


void PI_init() {
	controller.max_error_sum = 20;
     ce0:	80 e0       	ldi	r24, 0x00	; 0
     ce2:	90 e0       	ldi	r25, 0x00	; 0
     ce4:	a0 ea       	ldi	r26, 0xA0	; 160
     ce6:	b1 e4       	ldi	r27, 0x41	; 65
     ce8:	80 93 08 05 	sts	0x0508, r24
     cec:	90 93 09 05 	sts	0x0509, r25
     cf0:	a0 93 0a 05 	sts	0x050A, r26
     cf4:	b0 93 0b 05 	sts	0x050B, r27
	controller.error_sum = 0;
     cf8:	10 92 04 05 	sts	0x0504, r1
     cfc:	10 92 05 05 	sts	0x0505, r1
     d00:	10 92 06 05 	sts	0x0506, r1
     d04:	10 92 07 05 	sts	0x0507, r1
	controller.k_p = 0.5;
     d08:	80 e0       	ldi	r24, 0x00	; 0
     d0a:	90 e0       	ldi	r25, 0x00	; 0
     d0c:	a0 e0       	ldi	r26, 0x00	; 0
     d0e:	bf e3       	ldi	r27, 0x3F	; 63
     d10:	80 93 fc 04 	sts	0x04FC, r24
     d14:	90 93 fd 04 	sts	0x04FD, r25
     d18:	a0 93 fe 04 	sts	0x04FE, r26
     d1c:	b0 93 ff 04 	sts	0x04FF, r27
	controller.k_i = 0.2;
     d20:	8d ec       	ldi	r24, 0xCD	; 205
     d22:	9c ec       	ldi	r25, 0xCC	; 204
     d24:	ac e4       	ldi	r26, 0x4C	; 76
     d26:	be e3       	ldi	r27, 0x3E	; 62
     d28:	80 93 00 05 	sts	0x0500, r24
     d2c:	90 93 01 05 	sts	0x0501, r25
     d30:	a0 93 02 05 	sts	0x0502, r26
     d34:	b0 93 03 05 	sts	0x0503, r27
     d38:	08 95       	ret

00000d3a <PI_control>:
}


void PI_control(double velocity_reference) {
     d3a:	4f 92       	push	r4
     d3c:	5f 92       	push	r5
     d3e:	6f 92       	push	r6
     d40:	7f 92       	push	r7
     d42:	8f 92       	push	r8
     d44:	9f 92       	push	r9
     d46:	af 92       	push	r10
     d48:	bf 92       	push	r11
     d4a:	cf 92       	push	r12
     d4c:	df 92       	push	r13
     d4e:	ef 92       	push	r14
     d50:	ff 92       	push	r15
     d52:	0f 93       	push	r16
     d54:	1f 93       	push	r17
     d56:	cf 93       	push	r28
     d58:	df 93       	push	r29
     d5a:	6b 01       	movw	r12, r22
     d5c:	7c 01       	movw	r14, r24
	double error = velocity_reference - motor_get_velocity();
     d5e:	83 df       	rcall	.-250    	; 0xc66 <motor_get_velocity>
     d60:	68 2f       	mov	r22, r24
     d62:	77 27       	eor	r23, r23
     d64:	67 fd       	sbrc	r22, 7
     d66:	70 95       	com	r23
     d68:	87 2f       	mov	r24, r23
     d6a:	97 2f       	mov	r25, r23
     d6c:	6f d3       	rcall	.+1758   	; 0x144c <__floatsisf>
     d6e:	9b 01       	movw	r18, r22
     d70:	ac 01       	movw	r20, r24
     d72:	c7 01       	movw	r24, r14
     d74:	b6 01       	movw	r22, r12
     d76:	66 d2       	rcall	.+1228   	; 0x1244 <__subsf3>
     d78:	6b 01       	movw	r12, r22
     d7a:	7c 01       	movw	r14, r24
	
	// Find the next error_sum.
	controller.error_sum += error;
     d7c:	c4 e0       	ldi	r28, 0x04	; 4
     d7e:	d5 e0       	ldi	r29, 0x05	; 5
     d80:	68 81       	ld	r22, Y
     d82:	79 81       	ldd	r23, Y+1	; 0x01
     d84:	8a 81       	ldd	r24, Y+2	; 0x02
     d86:	9b 81       	ldd	r25, Y+3	; 0x03
     d88:	a7 01       	movw	r20, r14
     d8a:	96 01       	movw	r18, r12
     d8c:	5c d2       	rcall	.+1208   	; 0x1246 <__addsf3>
     d8e:	68 83       	st	Y, r22
     d90:	79 83       	std	Y+1, r23	; 0x01
     d92:	8a 83       	std	Y+2, r24	; 0x02
     d94:	9b 83       	std	Y+3, r25	; 0x03
	
	// Saturate the error sum, such that it is on the interval [-MAX_ERROR_SUM, +MAX_ERROR_SUM]
	controller.error_sum = SATURATE(controller.error_sum, -controller.max_error_sum, controller.max_error_sum);
     d96:	68 81       	ld	r22, Y
     d98:	79 81       	ldd	r23, Y+1	; 0x01
     d9a:	8a 81       	ldd	r24, Y+2	; 0x02
     d9c:	9b 81       	ldd	r25, Y+3	; 0x03
     d9e:	00 91 08 05 	lds	r16, 0x0508
     da2:	10 91 09 05 	lds	r17, 0x0509
     da6:	20 91 0a 05 	lds	r18, 0x050A
     daa:	30 91 0b 05 	lds	r19, 0x050B
     dae:	a9 01       	movw	r20, r18
     db0:	98 01       	movw	r18, r16
     db2:	50 58       	subi	r21, 0x80	; 128
     db4:	ac d2       	rcall	.+1368   	; 0x130e <__cmpsf2>
     db6:	88 23       	and	r24, r24
     db8:	64 f4       	brge	.+24     	; 0xdd2 <PI_control+0x98>
     dba:	80 91 08 05 	lds	r24, 0x0508
     dbe:	90 91 09 05 	lds	r25, 0x0509
     dc2:	a0 91 0a 05 	lds	r26, 0x050A
     dc6:	b0 91 0b 05 	lds	r27, 0x050B
     dca:	bc 01       	movw	r22, r24
     dcc:	cd 01       	movw	r24, r26
     dce:	90 58       	subi	r25, 0x80	; 128
     dd0:	08 c0       	rjmp	.+16     	; 0xde2 <PI_control+0xa8>
     dd2:	60 91 04 05 	lds	r22, 0x0504
     dd6:	70 91 05 05 	lds	r23, 0x0505
     dda:	80 91 06 05 	lds	r24, 0x0506
     dde:	90 91 07 05 	lds	r25, 0x0507
     de2:	20 91 08 05 	lds	r18, 0x0508
     de6:	30 91 09 05 	lds	r19, 0x0509
     dea:	40 91 0a 05 	lds	r20, 0x050A
     dee:	50 91 0b 05 	lds	r21, 0x050B
     df2:	dc d3       	rcall	.+1976   	; 0x15ac <__gesf2>
     df4:	18 16       	cp	r1, r24
     df6:	4c f4       	brge	.+18     	; 0xe0a <PI_control+0xd0>
     df8:	80 91 08 05 	lds	r24, 0x0508
     dfc:	90 91 09 05 	lds	r25, 0x0509
     e00:	a0 91 0a 05 	lds	r26, 0x050A
     e04:	b0 91 0b 05 	lds	r27, 0x050B
     e08:	28 c0       	rjmp	.+80     	; 0xe5a <PI_control+0x120>
     e0a:	60 91 04 05 	lds	r22, 0x0504
     e0e:	70 91 05 05 	lds	r23, 0x0505
     e12:	80 91 06 05 	lds	r24, 0x0506
     e16:	90 91 07 05 	lds	r25, 0x0507
     e1a:	00 91 08 05 	lds	r16, 0x0508
     e1e:	10 91 09 05 	lds	r17, 0x0509
     e22:	20 91 0a 05 	lds	r18, 0x050A
     e26:	30 91 0b 05 	lds	r19, 0x050B
     e2a:	a9 01       	movw	r20, r18
     e2c:	98 01       	movw	r18, r16
     e2e:	50 58       	subi	r21, 0x80	; 128
     e30:	6e d2       	rcall	.+1244   	; 0x130e <__cmpsf2>
     e32:	88 23       	and	r24, r24
     e34:	54 f4       	brge	.+20     	; 0xe4a <PI_control+0x110>
     e36:	80 91 08 05 	lds	r24, 0x0508
     e3a:	90 91 09 05 	lds	r25, 0x0509
     e3e:	a0 91 0a 05 	lds	r26, 0x050A
     e42:	b0 91 0b 05 	lds	r27, 0x050B
     e46:	b0 58       	subi	r27, 0x80	; 128
     e48:	08 c0       	rjmp	.+16     	; 0xe5a <PI_control+0x120>
     e4a:	80 91 04 05 	lds	r24, 0x0504
     e4e:	90 91 05 05 	lds	r25, 0x0505
     e52:	a0 91 06 05 	lds	r26, 0x0506
     e56:	b0 91 07 05 	lds	r27, 0x0507
     e5a:	e4 e0       	ldi	r30, 0x04	; 4
     e5c:	f5 e0       	ldi	r31, 0x05	; 5
     e5e:	80 83       	st	Z, r24
     e60:	91 83       	std	Z+1, r25	; 0x01
     e62:	a2 83       	std	Z+2, r26	; 0x02
     e64:	b3 83       	std	Z+3, r27	; 0x03
	
	// Calculate the output signal of the PI-regulator.
	int output_signal = (controller.k_p * error) + (controller.k_i * controller.error_sum);
     e66:	60 91 fc 04 	lds	r22, 0x04FC
     e6a:	70 91 fd 04 	lds	r23, 0x04FD
     e6e:	80 91 fe 04 	lds	r24, 0x04FE
     e72:	90 91 ff 04 	lds	r25, 0x04FF
     e76:	80 90 00 05 	lds	r8, 0x0500
     e7a:	90 90 01 05 	lds	r9, 0x0501
     e7e:	a0 90 02 05 	lds	r10, 0x0502
     e82:	b0 90 03 05 	lds	r11, 0x0503
     e86:	40 80       	ld	r4, Z
     e88:	51 80       	ldd	r5, Z+1	; 0x01
     e8a:	62 80       	ldd	r6, Z+2	; 0x02
     e8c:	73 80       	ldd	r7, Z+3	; 0x03
     e8e:	a7 01       	movw	r20, r14
     e90:	96 01       	movw	r18, r12
     e92:	90 d3       	rcall	.+1824   	; 0x15b4 <__mulsf3>
     e94:	6b 01       	movw	r12, r22
     e96:	7c 01       	movw	r14, r24
     e98:	a3 01       	movw	r20, r6
     e9a:	92 01       	movw	r18, r4
     e9c:	c5 01       	movw	r24, r10
     e9e:	b4 01       	movw	r22, r8
     ea0:	89 d3       	rcall	.+1810   	; 0x15b4 <__mulsf3>
     ea2:	9b 01       	movw	r18, r22
     ea4:	ac 01       	movw	r20, r24
     ea6:	c7 01       	movw	r24, r14
     ea8:	b6 01       	movw	r22, r12
     eaa:	cd d1       	rcall	.+922    	; 0x1246 <__addsf3>
     eac:	9c d2       	rcall	.+1336   	; 0x13e6 <__fixsfsi>
	
	motor_set_velocity(output_signal);
     eae:	cb 01       	movw	r24, r22
     eb0:	b5 dc       	rcall	.-1686   	; 0x81c <motor_set_velocity>
}
     eb2:	df 91       	pop	r29
     eb4:	cf 91       	pop	r28
     eb6:	1f 91       	pop	r17
     eb8:	0f 91       	pop	r16
     eba:	ff 90       	pop	r15
     ebc:	ef 90       	pop	r14
     ebe:	df 90       	pop	r13
     ec0:	cf 90       	pop	r12
     ec2:	bf 90       	pop	r11
     ec4:	af 90       	pop	r10
     ec6:	9f 90       	pop	r9
     ec8:	8f 90       	pop	r8
     eca:	7f 90       	pop	r7
     ecc:	6f 90       	pop	r6
     ece:	5f 90       	pop	r5
     ed0:	4f 90       	pop	r4
     ed2:	08 95       	ret

00000ed4 <servo_init>:
     ed4:	80 d0       	rcall	.+256    	; 0xfd6 <PWM_init>
     ed6:	60 e0       	ldi	r22, 0x00	; 0
     ed8:	70 e0       	ldi	r23, 0x00	; 0
     eda:	80 ec       	ldi	r24, 0xC0	; 192
     edc:	9f e3       	ldi	r25, 0x3F	; 63
     ede:	9f c0       	rjmp	.+318    	; 0x101e <PWM_set_width>
     ee0:	08 95       	ret

00000ee2 <servo_set>:
     ee2:	cf 92       	push	r12
     ee4:	df 92       	push	r13
     ee6:	ef 92       	push	r14
     ee8:	ff 92       	push	r15
     eea:	68 2f       	mov	r22, r24
     eec:	70 e0       	ldi	r23, 0x00	; 0
     eee:	80 e0       	ldi	r24, 0x00	; 0
     ef0:	90 e0       	ldi	r25, 0x00	; 0
     ef2:	aa d2       	rcall	.+1364   	; 0x1448 <__floatunsisf>
     ef4:	20 e0       	ldi	r18, 0x00	; 0
     ef6:	30 e0       	ldi	r19, 0x00	; 0
     ef8:	4f e7       	ldi	r20, 0x7F	; 127
     efa:	53 e4       	ldi	r21, 0x43	; 67
     efc:	0c d2       	rcall	.+1048   	; 0x1316 <__divsf3>
     efe:	20 e0       	ldi	r18, 0x00	; 0
     f00:	30 e0       	ldi	r19, 0x00	; 0
     f02:	40 e8       	ldi	r20, 0x80	; 128
     f04:	5f e3       	ldi	r21, 0x3F	; 63
     f06:	9f d1       	rcall	.+830    	; 0x1246 <__addsf3>
     f08:	6b 01       	movw	r12, r22
     f0a:	7c 01       	movw	r14, r24
     f0c:	20 e0       	ldi	r18, 0x00	; 0
     f0e:	30 e0       	ldi	r19, 0x00	; 0
     f10:	40 e8       	ldi	r20, 0x80	; 128
     f12:	5f e3       	ldi	r21, 0x3F	; 63
     f14:	fc d1       	rcall	.+1016   	; 0x130e <__cmpsf2>
     f16:	88 23       	and	r24, r24
     f18:	dc f0       	brlt	.+54     	; 0xf50 <servo_set+0x6e>
     f1a:	20 e0       	ldi	r18, 0x00	; 0
     f1c:	30 e0       	ldi	r19, 0x00	; 0
     f1e:	40 e0       	ldi	r20, 0x00	; 0
     f20:	50 e4       	ldi	r21, 0x40	; 64
     f22:	c7 01       	movw	r24, r14
     f24:	b6 01       	movw	r22, r12
     f26:	42 d3       	rcall	.+1668   	; 0x15ac <__gesf2>
     f28:	18 16       	cp	r1, r24
     f2a:	dc f0       	brlt	.+54     	; 0xf62 <servo_set+0x80>
     f2c:	20 e0       	ldi	r18, 0x00	; 0
     f2e:	30 e0       	ldi	r19, 0x00	; 0
     f30:	40 e8       	ldi	r20, 0x80	; 128
     f32:	5f e3       	ldi	r21, 0x3F	; 63
     f34:	c7 01       	movw	r24, r14
     f36:	b6 01       	movw	r22, r12
     f38:	ea d1       	rcall	.+980    	; 0x130e <__cmpsf2>
     f3a:	88 23       	and	r24, r24
     f3c:	bc f4       	brge	.+46     	; 0xf6c <servo_set+0x8a>
     f3e:	0f 2e       	mov	r0, r31
     f40:	c1 2c       	mov	r12, r1
     f42:	d1 2c       	mov	r13, r1
     f44:	f0 e8       	ldi	r31, 0x80	; 128
     f46:	ef 2e       	mov	r14, r31
     f48:	ff e3       	ldi	r31, 0x3F	; 63
     f4a:	ff 2e       	mov	r15, r31
     f4c:	f0 2d       	mov	r31, r0
     f4e:	0e c0       	rjmp	.+28     	; 0xf6c <servo_set+0x8a>
     f50:	0f 2e       	mov	r0, r31
     f52:	c1 2c       	mov	r12, r1
     f54:	d1 2c       	mov	r13, r1
     f56:	f0 e8       	ldi	r31, 0x80	; 128
     f58:	ef 2e       	mov	r14, r31
     f5a:	ff e3       	ldi	r31, 0x3F	; 63
     f5c:	ff 2e       	mov	r15, r31
     f5e:	f0 2d       	mov	r31, r0
     f60:	05 c0       	rjmp	.+10     	; 0xf6c <servo_set+0x8a>
     f62:	c1 2c       	mov	r12, r1
     f64:	d1 2c       	mov	r13, r1
     f66:	76 01       	movw	r14, r12
     f68:	68 94       	set
     f6a:	f6 f8       	bld	r15, 6
     f6c:	c7 01       	movw	r24, r14
     f6e:	b6 01       	movw	r22, r12
     f70:	56 d0       	rcall	.+172    	; 0x101e <PWM_set_width>
     f72:	ff 90       	pop	r15
     f74:	ef 90       	pop	r14
     f76:	df 90       	pop	r13
     f78:	cf 90       	pop	r12
     f7a:	08 95       	ret

00000f7c <solenoid_init>:
     f7c:	24 9a       	sbi	0x04, 4	; 4
     f7e:	2c 9a       	sbi	0x05, 4	; 5
     f80:	08 95       	ret

00000f82 <solenoid_send_pulse>:
     f82:	2c 98       	cbi	0x05, 4	; 5
     f84:	2f ef       	ldi	r18, 0xFF	; 255
     f86:	86 e7       	ldi	r24, 0x76	; 118
     f88:	91 e0       	ldi	r25, 0x01	; 1
     f8a:	21 50       	subi	r18, 0x01	; 1
     f8c:	80 40       	sbci	r24, 0x00	; 0
     f8e:	90 40       	sbci	r25, 0x00	; 0
     f90:	e1 f7       	brne	.-8      	; 0xf8a <solenoid_send_pulse+0x8>
     f92:	00 c0       	rjmp	.+0      	; 0xf94 <solenoid_send_pulse+0x12>
     f94:	00 00       	nop
     f96:	2c 9a       	sbi	0x05, 4	; 5
     f98:	08 95       	ret

00000f9a <SPI_init>:
     f9a:	22 9a       	sbi	0x04, 2	; 4
     f9c:	21 9a       	sbi	0x04, 1	; 4
     f9e:	27 9a       	sbi	0x04, 7	; 4
     fa0:	20 9a       	sbi	0x04, 0	; 4
     fa2:	8c b5       	in	r24, 0x2c	; 44
     fa4:	80 61       	ori	r24, 0x10	; 16
     fa6:	8c bd       	out	0x2c, r24	; 44
     fa8:	8c b5       	in	r24, 0x2c	; 44
     faa:	81 60       	ori	r24, 0x01	; 1
     fac:	8c bd       	out	0x2c, r24	; 44
     fae:	8c b5       	in	r24, 0x2c	; 44
     fb0:	80 64       	ori	r24, 0x40	; 64
     fb2:	8c bd       	out	0x2c, r24	; 44
     fb4:	08 95       	ret

00000fb6 <SPI_send>:
     fb6:	8e bd       	out	0x2e, r24	; 46
     fb8:	0d b4       	in	r0, 0x2d	; 45
     fba:	07 fe       	sbrs	r0, 7
     fbc:	fd cf       	rjmp	.-6      	; 0xfb8 <SPI_send+0x2>
     fbe:	08 95       	ret

00000fc0 <SPI_read>:
     fc0:	80 e0       	ldi	r24, 0x00	; 0
     fc2:	f9 df       	rcall	.-14     	; 0xfb6 <SPI_send>
     fc4:	0d b4       	in	r0, 0x2d	; 45
     fc6:	07 fe       	sbrs	r0, 7
     fc8:	fd cf       	rjmp	.-6      	; 0xfc4 <SPI_read+0x4>
     fca:	8e b5       	in	r24, 0x2e	; 46
     fcc:	08 95       	ret

00000fce <SPI_select>:
     fce:	2f 98       	cbi	0x05, 7	; 5
     fd0:	08 95       	ret

00000fd2 <SPI_deselect>:
     fd2:	2f 9a       	sbi	0x05, 7	; 5
     fd4:	08 95       	ret

00000fd6 <PWM_init>:
     fd6:	e1 e8       	ldi	r30, 0x81	; 129
     fd8:	f0 e0       	ldi	r31, 0x00	; 0
     fda:	80 81       	ld	r24, Z
     fdc:	8b 7f       	andi	r24, 0xFB	; 251
     fde:	80 83       	st	Z, r24
     fe0:	80 81       	ld	r24, Z
     fe2:	82 60       	ori	r24, 0x02	; 2
     fe4:	80 83       	st	Z, r24
     fe6:	80 81       	ld	r24, Z
     fe8:	8e 7f       	andi	r24, 0xFE	; 254
     fea:	80 83       	st	Z, r24
     fec:	80 81       	ld	r24, Z
     fee:	80 61       	ori	r24, 0x10	; 16
     ff0:	80 83       	st	Z, r24
     ff2:	80 81       	ld	r24, Z
     ff4:	88 60       	ori	r24, 0x08	; 8
     ff6:	80 83       	st	Z, r24
     ff8:	e0 e8       	ldi	r30, 0x80	; 128
     ffa:	f0 e0       	ldi	r31, 0x00	; 0
     ffc:	80 81       	ld	r24, Z
     ffe:	82 60       	ori	r24, 0x02	; 2
    1000:	80 83       	st	Z, r24
    1002:	80 81       	ld	r24, Z
    1004:	8e 7f       	andi	r24, 0xFE	; 254
    1006:	80 83       	st	Z, r24
    1008:	8f e3       	ldi	r24, 0x3F	; 63
    100a:	9c e9       	ldi	r25, 0x9C	; 156
    100c:	90 93 87 00 	sts	0x0087, r25
    1010:	80 93 86 00 	sts	0x0086, r24
    1014:	80 81       	ld	r24, Z
    1016:	80 68       	ori	r24, 0x80	; 128
    1018:	80 83       	st	Z, r24
    101a:	25 9a       	sbi	0x04, 5	; 4
    101c:	08 95       	ret

0000101e <PWM_set_width>:
    101e:	20 e0       	ldi	r18, 0x00	; 0
    1020:	34 e2       	ldi	r19, 0x24	; 36
    1022:	44 ef       	ldi	r20, 0xF4	; 244
    1024:	59 e4       	ldi	r21, 0x49	; 73
    1026:	c6 d2       	rcall	.+1420   	; 0x15b4 <__mulsf3>
    1028:	20 e0       	ldi	r18, 0x00	; 0
    102a:	30 e0       	ldi	r19, 0x00	; 0
    102c:	4a e7       	ldi	r20, 0x7A	; 122
    102e:	54 e4       	ldi	r21, 0x44	; 68
    1030:	72 d1       	rcall	.+740    	; 0x1316 <__divsf3>
    1032:	20 e0       	ldi	r18, 0x00	; 0
    1034:	30 e0       	ldi	r19, 0x00	; 0
    1036:	40 e8       	ldi	r20, 0x80	; 128
    1038:	5f e3       	ldi	r21, 0x3F	; 63
    103a:	04 d1       	rcall	.+520    	; 0x1244 <__subsf3>
    103c:	d9 d1       	rcall	.+946    	; 0x13f0 <__fixunssfsi>
    103e:	70 93 89 00 	sts	0x0089, r23
    1042:	60 93 88 00 	sts	0x0088, r22
    1046:	08 95       	ret

00001048 <time_reset>:
    1048:	10 92 95 00 	sts	0x0095, r1
    104c:	10 92 94 00 	sts	0x0094, r1
    1050:	c0 9a       	sbi	0x18, 0	; 24
    1052:	08 95       	ret

00001054 <time_init>:
    1054:	e1 e9       	ldi	r30, 0x91	; 145
    1056:	f0 e0       	ldi	r31, 0x00	; 0
    1058:	80 81       	ld	r24, Z
    105a:	84 60       	ori	r24, 0x04	; 4
    105c:	80 83       	st	Z, r24
    105e:	f4 cf       	rjmp	.-24     	; 0x1048 <time_reset>
    1060:	08 95       	ret

00001062 <time_passed>:
    1062:	cf 93       	push	r28
    1064:	df 93       	push	r29
    1066:	c0 91 94 00 	lds	r28, 0x0094
    106a:	d0 91 95 00 	lds	r29, 0x0095
    106e:	ec df       	rcall	.-40     	; 0x1048 <time_reset>
    1070:	ce 01       	movw	r24, r28
    1072:	df 91       	pop	r29
    1074:	cf 91       	pop	r28
    1076:	08 95       	ret

00001078 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
    1078:	8c e0       	ldi	r24, 0x0C	; 12
    107a:	80 93 b8 00 	sts	0x00B8, r24
    107e:	8f ef       	ldi	r24, 0xFF	; 255
    1080:	80 93 bb 00 	sts	0x00BB, r24
    1084:	84 e0       	ldi	r24, 0x04	; 4
    1086:	80 93 bc 00 	sts	0x00BC, r24
    108a:	08 95       	ret

0000108c <TWI_Start_Transceiver_With_Data>:
    108c:	ec eb       	ldi	r30, 0xBC	; 188
    108e:	f0 e0       	ldi	r31, 0x00	; 0
    1090:	20 81       	ld	r18, Z
    1092:	20 fd       	sbrc	r18, 0
    1094:	fd cf       	rjmp	.-6      	; 0x1090 <TWI_Start_Transceiver_With_Data+0x4>
    1096:	60 93 ed 04 	sts	0x04ED, r22
    109a:	fc 01       	movw	r30, r24
    109c:	20 81       	ld	r18, Z
    109e:	20 93 ee 04 	sts	0x04EE, r18
    10a2:	20 fd       	sbrc	r18, 0
    10a4:	0c c0       	rjmp	.+24     	; 0x10be <TWI_Start_Transceiver_With_Data+0x32>
    10a6:	62 30       	cpi	r22, 0x02	; 2
    10a8:	50 f0       	brcs	.+20     	; 0x10be <TWI_Start_Transceiver_With_Data+0x32>
    10aa:	dc 01       	movw	r26, r24
    10ac:	11 96       	adiw	r26, 0x01	; 1
    10ae:	ef ee       	ldi	r30, 0xEF	; 239
    10b0:	f4 e0       	ldi	r31, 0x04	; 4
    10b2:	81 e0       	ldi	r24, 0x01	; 1
    10b4:	9d 91       	ld	r25, X+
    10b6:	91 93       	st	Z+, r25
    10b8:	8f 5f       	subi	r24, 0xFF	; 255
    10ba:	86 13       	cpse	r24, r22
    10bc:	fb cf       	rjmp	.-10     	; 0x10b4 <TWI_Start_Transceiver_With_Data+0x28>
    10be:	10 92 ec 04 	sts	0x04EC, r1
    10c2:	88 ef       	ldi	r24, 0xF8	; 248
    10c4:	80 93 06 02 	sts	0x0206, r24
    10c8:	85 ea       	ldi	r24, 0xA5	; 165
    10ca:	80 93 bc 00 	sts	0x00BC, r24
    10ce:	08 95       	ret

000010d0 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
    10d0:	1f 92       	push	r1
    10d2:	0f 92       	push	r0
    10d4:	0f b6       	in	r0, 0x3f	; 63
    10d6:	0f 92       	push	r0
    10d8:	11 24       	eor	r1, r1
    10da:	0b b6       	in	r0, 0x3b	; 59
    10dc:	0f 92       	push	r0
    10de:	2f 93       	push	r18
    10e0:	3f 93       	push	r19
    10e2:	8f 93       	push	r24
    10e4:	9f 93       	push	r25
    10e6:	af 93       	push	r26
    10e8:	bf 93       	push	r27
    10ea:	ef 93       	push	r30
    10ec:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
    10ee:	80 91 b9 00 	lds	r24, 0x00B9
    10f2:	90 e0       	ldi	r25, 0x00	; 0
    10f4:	fc 01       	movw	r30, r24
    10f6:	38 97       	sbiw	r30, 0x08	; 8
    10f8:	e1 35       	cpi	r30, 0x51	; 81
    10fa:	f1 05       	cpc	r31, r1
    10fc:	08 f0       	brcs	.+2      	; 0x1100 <__vector_39+0x30>
    10fe:	55 c0       	rjmp	.+170    	; 0x11aa <__vector_39+0xda>
    1100:	ee 58       	subi	r30, 0x8E	; 142
    1102:	ff 4f       	sbci	r31, 0xFF	; 255
    1104:	cd c2       	rjmp	.+1434   	; 0x16a0 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
    1106:	10 92 eb 04 	sts	0x04EB, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
    110a:	e0 91 eb 04 	lds	r30, 0x04EB
    110e:	80 91 ed 04 	lds	r24, 0x04ED
    1112:	e8 17       	cp	r30, r24
    1114:	70 f4       	brcc	.+28     	; 0x1132 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
    1116:	81 e0       	ldi	r24, 0x01	; 1
    1118:	8e 0f       	add	r24, r30
    111a:	80 93 eb 04 	sts	0x04EB, r24
    111e:	f0 e0       	ldi	r31, 0x00	; 0
    1120:	e2 51       	subi	r30, 0x12	; 18
    1122:	fb 4f       	sbci	r31, 0xFB	; 251
    1124:	80 81       	ld	r24, Z
    1126:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    112a:	85 e8       	ldi	r24, 0x85	; 133
    112c:	80 93 bc 00 	sts	0x00BC, r24
    1130:	43 c0       	rjmp	.+134    	; 0x11b8 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    1132:	80 91 ec 04 	lds	r24, 0x04EC
    1136:	81 60       	ori	r24, 0x01	; 1
    1138:	80 93 ec 04 	sts	0x04EC, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    113c:	84 e9       	ldi	r24, 0x94	; 148
    113e:	80 93 bc 00 	sts	0x00BC, r24
    1142:	3a c0       	rjmp	.+116    	; 0x11b8 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
    1144:	e0 91 eb 04 	lds	r30, 0x04EB
    1148:	81 e0       	ldi	r24, 0x01	; 1
    114a:	8e 0f       	add	r24, r30
    114c:	80 93 eb 04 	sts	0x04EB, r24
    1150:	80 91 bb 00 	lds	r24, 0x00BB
    1154:	f0 e0       	ldi	r31, 0x00	; 0
    1156:	e2 51       	subi	r30, 0x12	; 18
    1158:	fb 4f       	sbci	r31, 0xFB	; 251
    115a:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
    115c:	20 91 eb 04 	lds	r18, 0x04EB
    1160:	30 e0       	ldi	r19, 0x00	; 0
    1162:	80 91 ed 04 	lds	r24, 0x04ED
    1166:	90 e0       	ldi	r25, 0x00	; 0
    1168:	01 97       	sbiw	r24, 0x01	; 1
    116a:	28 17       	cp	r18, r24
    116c:	39 07       	cpc	r19, r25
    116e:	24 f4       	brge	.+8      	; 0x1178 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1170:	85 ec       	ldi	r24, 0xC5	; 197
    1172:	80 93 bc 00 	sts	0x00BC, r24
    1176:	20 c0       	rjmp	.+64     	; 0x11b8 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1178:	85 e8       	ldi	r24, 0x85	; 133
    117a:	80 93 bc 00 	sts	0x00BC, r24
    117e:	1c c0       	rjmp	.+56     	; 0x11b8 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
    1180:	80 91 bb 00 	lds	r24, 0x00BB
    1184:	e0 91 eb 04 	lds	r30, 0x04EB
    1188:	f0 e0       	ldi	r31, 0x00	; 0
    118a:	e2 51       	subi	r30, 0x12	; 18
    118c:	fb 4f       	sbci	r31, 0xFB	; 251
    118e:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    1190:	80 91 ec 04 	lds	r24, 0x04EC
    1194:	81 60       	ori	r24, 0x01	; 1
    1196:	80 93 ec 04 	sts	0x04EC, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    119a:	84 e9       	ldi	r24, 0x94	; 148
    119c:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
    11a0:	0b c0       	rjmp	.+22     	; 0x11b8 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    11a2:	85 ea       	ldi	r24, 0xA5	; 165
    11a4:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
    11a8:	07 c0       	rjmp	.+14     	; 0x11b8 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
    11aa:	80 91 b9 00 	lds	r24, 0x00B9
    11ae:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
    11b2:	84 e0       	ldi	r24, 0x04	; 4
    11b4:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
    11b8:	ff 91       	pop	r31
    11ba:	ef 91       	pop	r30
    11bc:	bf 91       	pop	r27
    11be:	af 91       	pop	r26
    11c0:	9f 91       	pop	r25
    11c2:	8f 91       	pop	r24
    11c4:	3f 91       	pop	r19
    11c6:	2f 91       	pop	r18
    11c8:	0f 90       	pop	r0
    11ca:	0b be       	out	0x3b, r0	; 59
    11cc:	0f 90       	pop	r0
    11ce:	0f be       	out	0x3f, r0	; 63
    11d0:	0f 90       	pop	r0
    11d2:	1f 90       	pop	r1
    11d4:	18 95       	reti

000011d6 <usart_transmit_to_computer>:
}


void usart_transmit_to_computer(unsigned int data) {
	/* Wait for empty transmit buffer */
	while (!(UCSR0A & (1<<UDRE0)))
    11d6:	e0 ec       	ldi	r30, 0xC0	; 192
    11d8:	f0 e0       	ldi	r31, 0x00	; 0
    11da:	90 81       	ld	r25, Z
    11dc:	95 ff       	sbrs	r25, 5
    11de:	fd cf       	rjmp	.-6      	; 0x11da <usart_transmit_to_computer+0x4>
	;
	/* Put data into buffer (sends the data) */
	UDR0 = data;
    11e0:	80 93 c6 00 	sts	0x00C6, r24
    11e4:	08 95       	ret

000011e6 <usart_receive_from_computer>:
}


uint8_t usart_receive_from_computer(void) {
	/* Wait for data to be received */
	while (!(UCSR0A & (1<<RXC0)))
    11e6:	e0 ec       	ldi	r30, 0xC0	; 192
    11e8:	f0 e0       	ldi	r31, 0x00	; 0
    11ea:	80 81       	ld	r24, Z
    11ec:	88 23       	and	r24, r24
    11ee:	ec f7       	brge	.-6      	; 0x11ea <usart_receive_from_computer+0x4>
	;
	
	/* Get and return data from buffer */
	return UDR0;
    11f0:	80 91 c6 00 	lds	r24, 0x00C6
}
    11f4:	08 95       	ret

000011f6 <usart_init>:
#include <stdio.h>


void usart_init(unsigned int ubbr) {
	/* Set baud rate */
	UBRR0H = (unsigned char)(ubbr>>8);
    11f6:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L = (unsigned char)(ubbr);
    11fa:	80 93 c4 00 	sts	0x00C4, r24
	
	/* Enable receiver and transmitter */
	UCSR0B = (1<<RXEN0) | (1<<TXEN0);
    11fe:	88 e1       	ldi	r24, 0x18	; 24
    1200:	80 93 c1 00 	sts	0x00C1, r24
	
	/* Set frame format: 8data, 2stop bit */
	UCSR0C = (1<<USBS0) | (3<<UCSZ00);
    1204:	8e e0       	ldi	r24, 0x0E	; 14
    1206:	80 93 c2 00 	sts	0x00C2, r24
	
	
	/* Enable printf-thing */
	fdevopen(usart_transmit_to_computer, usart_receive_from_computer);
    120a:	63 ef       	ldi	r22, 0xF3	; 243
    120c:	78 e0       	ldi	r23, 0x08	; 8
    120e:	8b ee       	ldi	r24, 0xEB	; 235
    1210:	98 e0       	ldi	r25, 0x08	; 8
    1212:	87 c2       	rjmp	.+1294   	; 0x1722 <fdevopen>
    1214:	08 95       	ret

00001216 <initialize>:
void test(void);
void test_servo_and_ir(void);


void initialize(void){
	cli();
    1216:	f8 94       	cli
	usart_init(MYUBRR);
    1218:	87 e6       	ldi	r24, 0x67	; 103
    121a:	90 e0       	ldi	r25, 0x00	; 0
    121c:	ec df       	rcall	.-40     	; 0x11f6 <usart_init>
	CAN_init();
    121e:	40 d8       	rcall	.-3968   	; 0x2a0 <CAN_init>
	servo_init();
    1220:	59 de       	rcall	.-846    	; 0xed4 <servo_init>
	IR_init();
    1222:	40 da       	rcall	.-2944   	; 0x6a4 <IR_init>
	motor_init(DEFAULT);
    1224:	80 e0       	ldi	r24, 0x00	; 0
    1226:	f2 dc       	rcall	.-1564   	; 0xc0c <motor_init>
	PI_init();
    1228:	5b dd       	rcall	.-1354   	; 0xce0 <PI_init>
	CONTROL_init();
    122a:	83 d9       	rcall	.-3322   	; 0x532 <CONTROL_init>
	solenoid_init();
    122c:	a7 de       	rcall	.-690    	; 0xf7c <solenoid_init>
	sei();
    122e:	78 94       	sei
    1230:	08 95       	ret

00001232 <main>:
}


int main(void){
	initialize(); 
    1232:	f1 df       	rcall	.-30     	; 0x1216 <initialize>
	printf("[NODE2] Initialization complete!\n\n");
    1234:	87 eb       	ldi	r24, 0xB7	; 183
    1236:	94 e0       	ldi	r25, 0x04	; 4
    1238:	cf d2       	rcall	.+1438   	; 0x17d8 <puts>
	
	CONTROL_run(CLOSED_LOOP);
    123a:	81 e0       	ldi	r24, 0x01	; 1
    123c:	a5 d9       	rcall	.-3254   	; 0x588 <CONTROL_run>
	
	return 0;
    123e:	80 e0       	ldi	r24, 0x00	; 0
    1240:	90 e0       	ldi	r25, 0x00	; 0
    1242:	08 95       	ret

00001244 <__subsf3>:
    1244:	50 58       	subi	r21, 0x80	; 128

00001246 <__addsf3>:
    1246:	bb 27       	eor	r27, r27
    1248:	aa 27       	eor	r26, r26
    124a:	0e d0       	rcall	.+28     	; 0x1268 <__addsf3x>
    124c:	75 c1       	rjmp	.+746    	; 0x1538 <__fp_round>
    124e:	66 d1       	rcall	.+716    	; 0x151c <__fp_pscA>
    1250:	30 f0       	brcs	.+12     	; 0x125e <__addsf3+0x18>
    1252:	6b d1       	rcall	.+726    	; 0x152a <__fp_pscB>
    1254:	20 f0       	brcs	.+8      	; 0x125e <__addsf3+0x18>
    1256:	31 f4       	brne	.+12     	; 0x1264 <__addsf3+0x1e>
    1258:	9f 3f       	cpi	r25, 0xFF	; 255
    125a:	11 f4       	brne	.+4      	; 0x1260 <__addsf3+0x1a>
    125c:	1e f4       	brtc	.+6      	; 0x1264 <__addsf3+0x1e>
    125e:	5b c1       	rjmp	.+694    	; 0x1516 <__fp_nan>
    1260:	0e f4       	brtc	.+2      	; 0x1264 <__addsf3+0x1e>
    1262:	e0 95       	com	r30
    1264:	e7 fb       	bst	r30, 7
    1266:	51 c1       	rjmp	.+674    	; 0x150a <__fp_inf>

00001268 <__addsf3x>:
    1268:	e9 2f       	mov	r30, r25
    126a:	77 d1       	rcall	.+750    	; 0x155a <__fp_split3>
    126c:	80 f3       	brcs	.-32     	; 0x124e <__addsf3+0x8>
    126e:	ba 17       	cp	r27, r26
    1270:	62 07       	cpc	r22, r18
    1272:	73 07       	cpc	r23, r19
    1274:	84 07       	cpc	r24, r20
    1276:	95 07       	cpc	r25, r21
    1278:	18 f0       	brcs	.+6      	; 0x1280 <__addsf3x+0x18>
    127a:	71 f4       	brne	.+28     	; 0x1298 <__addsf3x+0x30>
    127c:	9e f5       	brtc	.+102    	; 0x12e4 <__addsf3x+0x7c>
    127e:	8f c1       	rjmp	.+798    	; 0x159e <__fp_zero>
    1280:	0e f4       	brtc	.+2      	; 0x1284 <__addsf3x+0x1c>
    1282:	e0 95       	com	r30
    1284:	0b 2e       	mov	r0, r27
    1286:	ba 2f       	mov	r27, r26
    1288:	a0 2d       	mov	r26, r0
    128a:	0b 01       	movw	r0, r22
    128c:	b9 01       	movw	r22, r18
    128e:	90 01       	movw	r18, r0
    1290:	0c 01       	movw	r0, r24
    1292:	ca 01       	movw	r24, r20
    1294:	a0 01       	movw	r20, r0
    1296:	11 24       	eor	r1, r1
    1298:	ff 27       	eor	r31, r31
    129a:	59 1b       	sub	r21, r25
    129c:	99 f0       	breq	.+38     	; 0x12c4 <__addsf3x+0x5c>
    129e:	59 3f       	cpi	r21, 0xF9	; 249
    12a0:	50 f4       	brcc	.+20     	; 0x12b6 <__addsf3x+0x4e>
    12a2:	50 3e       	cpi	r21, 0xE0	; 224
    12a4:	68 f1       	brcs	.+90     	; 0x1300 <__addsf3x+0x98>
    12a6:	1a 16       	cp	r1, r26
    12a8:	f0 40       	sbci	r31, 0x00	; 0
    12aa:	a2 2f       	mov	r26, r18
    12ac:	23 2f       	mov	r18, r19
    12ae:	34 2f       	mov	r19, r20
    12b0:	44 27       	eor	r20, r20
    12b2:	58 5f       	subi	r21, 0xF8	; 248
    12b4:	f3 cf       	rjmp	.-26     	; 0x129c <__addsf3x+0x34>
    12b6:	46 95       	lsr	r20
    12b8:	37 95       	ror	r19
    12ba:	27 95       	ror	r18
    12bc:	a7 95       	ror	r26
    12be:	f0 40       	sbci	r31, 0x00	; 0
    12c0:	53 95       	inc	r21
    12c2:	c9 f7       	brne	.-14     	; 0x12b6 <__addsf3x+0x4e>
    12c4:	7e f4       	brtc	.+30     	; 0x12e4 <__addsf3x+0x7c>
    12c6:	1f 16       	cp	r1, r31
    12c8:	ba 0b       	sbc	r27, r26
    12ca:	62 0b       	sbc	r22, r18
    12cc:	73 0b       	sbc	r23, r19
    12ce:	84 0b       	sbc	r24, r20
    12d0:	ba f0       	brmi	.+46     	; 0x1300 <__addsf3x+0x98>
    12d2:	91 50       	subi	r25, 0x01	; 1
    12d4:	a1 f0       	breq	.+40     	; 0x12fe <__addsf3x+0x96>
    12d6:	ff 0f       	add	r31, r31
    12d8:	bb 1f       	adc	r27, r27
    12da:	66 1f       	adc	r22, r22
    12dc:	77 1f       	adc	r23, r23
    12de:	88 1f       	adc	r24, r24
    12e0:	c2 f7       	brpl	.-16     	; 0x12d2 <__addsf3x+0x6a>
    12e2:	0e c0       	rjmp	.+28     	; 0x1300 <__addsf3x+0x98>
    12e4:	ba 0f       	add	r27, r26
    12e6:	62 1f       	adc	r22, r18
    12e8:	73 1f       	adc	r23, r19
    12ea:	84 1f       	adc	r24, r20
    12ec:	48 f4       	brcc	.+18     	; 0x1300 <__addsf3x+0x98>
    12ee:	87 95       	ror	r24
    12f0:	77 95       	ror	r23
    12f2:	67 95       	ror	r22
    12f4:	b7 95       	ror	r27
    12f6:	f7 95       	ror	r31
    12f8:	9e 3f       	cpi	r25, 0xFE	; 254
    12fa:	08 f0       	brcs	.+2      	; 0x12fe <__addsf3x+0x96>
    12fc:	b3 cf       	rjmp	.-154    	; 0x1264 <__addsf3+0x1e>
    12fe:	93 95       	inc	r25
    1300:	88 0f       	add	r24, r24
    1302:	08 f0       	brcs	.+2      	; 0x1306 <__addsf3x+0x9e>
    1304:	99 27       	eor	r25, r25
    1306:	ee 0f       	add	r30, r30
    1308:	97 95       	ror	r25
    130a:	87 95       	ror	r24
    130c:	08 95       	ret

0000130e <__cmpsf2>:
    130e:	d9 d0       	rcall	.+434    	; 0x14c2 <__fp_cmp>
    1310:	08 f4       	brcc	.+2      	; 0x1314 <__cmpsf2+0x6>
    1312:	81 e0       	ldi	r24, 0x01	; 1
    1314:	08 95       	ret

00001316 <__divsf3>:
    1316:	0c d0       	rcall	.+24     	; 0x1330 <__divsf3x>
    1318:	0f c1       	rjmp	.+542    	; 0x1538 <__fp_round>
    131a:	07 d1       	rcall	.+526    	; 0x152a <__fp_pscB>
    131c:	40 f0       	brcs	.+16     	; 0x132e <__divsf3+0x18>
    131e:	fe d0       	rcall	.+508    	; 0x151c <__fp_pscA>
    1320:	30 f0       	brcs	.+12     	; 0x132e <__divsf3+0x18>
    1322:	21 f4       	brne	.+8      	; 0x132c <__divsf3+0x16>
    1324:	5f 3f       	cpi	r21, 0xFF	; 255
    1326:	19 f0       	breq	.+6      	; 0x132e <__divsf3+0x18>
    1328:	f0 c0       	rjmp	.+480    	; 0x150a <__fp_inf>
    132a:	51 11       	cpse	r21, r1
    132c:	39 c1       	rjmp	.+626    	; 0x15a0 <__fp_szero>
    132e:	f3 c0       	rjmp	.+486    	; 0x1516 <__fp_nan>

00001330 <__divsf3x>:
    1330:	14 d1       	rcall	.+552    	; 0x155a <__fp_split3>
    1332:	98 f3       	brcs	.-26     	; 0x131a <__divsf3+0x4>

00001334 <__divsf3_pse>:
    1334:	99 23       	and	r25, r25
    1336:	c9 f3       	breq	.-14     	; 0x132a <__divsf3+0x14>
    1338:	55 23       	and	r21, r21
    133a:	b1 f3       	breq	.-20     	; 0x1328 <__divsf3+0x12>
    133c:	95 1b       	sub	r25, r21
    133e:	55 0b       	sbc	r21, r21
    1340:	bb 27       	eor	r27, r27
    1342:	aa 27       	eor	r26, r26
    1344:	62 17       	cp	r22, r18
    1346:	73 07       	cpc	r23, r19
    1348:	84 07       	cpc	r24, r20
    134a:	38 f0       	brcs	.+14     	; 0x135a <__divsf3_pse+0x26>
    134c:	9f 5f       	subi	r25, 0xFF	; 255
    134e:	5f 4f       	sbci	r21, 0xFF	; 255
    1350:	22 0f       	add	r18, r18
    1352:	33 1f       	adc	r19, r19
    1354:	44 1f       	adc	r20, r20
    1356:	aa 1f       	adc	r26, r26
    1358:	a9 f3       	breq	.-22     	; 0x1344 <__divsf3_pse+0x10>
    135a:	33 d0       	rcall	.+102    	; 0x13c2 <__divsf3_pse+0x8e>
    135c:	0e 2e       	mov	r0, r30
    135e:	3a f0       	brmi	.+14     	; 0x136e <__divsf3_pse+0x3a>
    1360:	e0 e8       	ldi	r30, 0x80	; 128
    1362:	30 d0       	rcall	.+96     	; 0x13c4 <__divsf3_pse+0x90>
    1364:	91 50       	subi	r25, 0x01	; 1
    1366:	50 40       	sbci	r21, 0x00	; 0
    1368:	e6 95       	lsr	r30
    136a:	00 1c       	adc	r0, r0
    136c:	ca f7       	brpl	.-14     	; 0x1360 <__divsf3_pse+0x2c>
    136e:	29 d0       	rcall	.+82     	; 0x13c2 <__divsf3_pse+0x8e>
    1370:	fe 2f       	mov	r31, r30
    1372:	27 d0       	rcall	.+78     	; 0x13c2 <__divsf3_pse+0x8e>
    1374:	66 0f       	add	r22, r22
    1376:	77 1f       	adc	r23, r23
    1378:	88 1f       	adc	r24, r24
    137a:	bb 1f       	adc	r27, r27
    137c:	26 17       	cp	r18, r22
    137e:	37 07       	cpc	r19, r23
    1380:	48 07       	cpc	r20, r24
    1382:	ab 07       	cpc	r26, r27
    1384:	b0 e8       	ldi	r27, 0x80	; 128
    1386:	09 f0       	breq	.+2      	; 0x138a <__divsf3_pse+0x56>
    1388:	bb 0b       	sbc	r27, r27
    138a:	80 2d       	mov	r24, r0
    138c:	bf 01       	movw	r22, r30
    138e:	ff 27       	eor	r31, r31
    1390:	93 58       	subi	r25, 0x83	; 131
    1392:	5f 4f       	sbci	r21, 0xFF	; 255
    1394:	2a f0       	brmi	.+10     	; 0x13a0 <__divsf3_pse+0x6c>
    1396:	9e 3f       	cpi	r25, 0xFE	; 254
    1398:	51 05       	cpc	r21, r1
    139a:	68 f0       	brcs	.+26     	; 0x13b6 <__divsf3_pse+0x82>
    139c:	b6 c0       	rjmp	.+364    	; 0x150a <__fp_inf>
    139e:	00 c1       	rjmp	.+512    	; 0x15a0 <__fp_szero>
    13a0:	5f 3f       	cpi	r21, 0xFF	; 255
    13a2:	ec f3       	brlt	.-6      	; 0x139e <__divsf3_pse+0x6a>
    13a4:	98 3e       	cpi	r25, 0xE8	; 232
    13a6:	dc f3       	brlt	.-10     	; 0x139e <__divsf3_pse+0x6a>
    13a8:	86 95       	lsr	r24
    13aa:	77 95       	ror	r23
    13ac:	67 95       	ror	r22
    13ae:	b7 95       	ror	r27
    13b0:	f7 95       	ror	r31
    13b2:	9f 5f       	subi	r25, 0xFF	; 255
    13b4:	c9 f7       	brne	.-14     	; 0x13a8 <__divsf3_pse+0x74>
    13b6:	88 0f       	add	r24, r24
    13b8:	91 1d       	adc	r25, r1
    13ba:	96 95       	lsr	r25
    13bc:	87 95       	ror	r24
    13be:	97 f9       	bld	r25, 7
    13c0:	08 95       	ret
    13c2:	e1 e0       	ldi	r30, 0x01	; 1
    13c4:	66 0f       	add	r22, r22
    13c6:	77 1f       	adc	r23, r23
    13c8:	88 1f       	adc	r24, r24
    13ca:	bb 1f       	adc	r27, r27
    13cc:	62 17       	cp	r22, r18
    13ce:	73 07       	cpc	r23, r19
    13d0:	84 07       	cpc	r24, r20
    13d2:	ba 07       	cpc	r27, r26
    13d4:	20 f0       	brcs	.+8      	; 0x13de <__divsf3_pse+0xaa>
    13d6:	62 1b       	sub	r22, r18
    13d8:	73 0b       	sbc	r23, r19
    13da:	84 0b       	sbc	r24, r20
    13dc:	ba 0b       	sbc	r27, r26
    13de:	ee 1f       	adc	r30, r30
    13e0:	88 f7       	brcc	.-30     	; 0x13c4 <__divsf3_pse+0x90>
    13e2:	e0 95       	com	r30
    13e4:	08 95       	ret

000013e6 <__fixsfsi>:
    13e6:	04 d0       	rcall	.+8      	; 0x13f0 <__fixunssfsi>
    13e8:	68 94       	set
    13ea:	b1 11       	cpse	r27, r1
    13ec:	d9 c0       	rjmp	.+434    	; 0x15a0 <__fp_szero>
    13ee:	08 95       	ret

000013f0 <__fixunssfsi>:
    13f0:	bc d0       	rcall	.+376    	; 0x156a <__fp_splitA>
    13f2:	88 f0       	brcs	.+34     	; 0x1416 <__fixunssfsi+0x26>
    13f4:	9f 57       	subi	r25, 0x7F	; 127
    13f6:	90 f0       	brcs	.+36     	; 0x141c <__fixunssfsi+0x2c>
    13f8:	b9 2f       	mov	r27, r25
    13fa:	99 27       	eor	r25, r25
    13fc:	b7 51       	subi	r27, 0x17	; 23
    13fe:	a0 f0       	brcs	.+40     	; 0x1428 <__fixunssfsi+0x38>
    1400:	d1 f0       	breq	.+52     	; 0x1436 <__fixunssfsi+0x46>
    1402:	66 0f       	add	r22, r22
    1404:	77 1f       	adc	r23, r23
    1406:	88 1f       	adc	r24, r24
    1408:	99 1f       	adc	r25, r25
    140a:	1a f0       	brmi	.+6      	; 0x1412 <__fixunssfsi+0x22>
    140c:	ba 95       	dec	r27
    140e:	c9 f7       	brne	.-14     	; 0x1402 <__fixunssfsi+0x12>
    1410:	12 c0       	rjmp	.+36     	; 0x1436 <__fixunssfsi+0x46>
    1412:	b1 30       	cpi	r27, 0x01	; 1
    1414:	81 f0       	breq	.+32     	; 0x1436 <__fixunssfsi+0x46>
    1416:	c3 d0       	rcall	.+390    	; 0x159e <__fp_zero>
    1418:	b1 e0       	ldi	r27, 0x01	; 1
    141a:	08 95       	ret
    141c:	c0 c0       	rjmp	.+384    	; 0x159e <__fp_zero>
    141e:	67 2f       	mov	r22, r23
    1420:	78 2f       	mov	r23, r24
    1422:	88 27       	eor	r24, r24
    1424:	b8 5f       	subi	r27, 0xF8	; 248
    1426:	39 f0       	breq	.+14     	; 0x1436 <__fixunssfsi+0x46>
    1428:	b9 3f       	cpi	r27, 0xF9	; 249
    142a:	cc f3       	brlt	.-14     	; 0x141e <__fixunssfsi+0x2e>
    142c:	86 95       	lsr	r24
    142e:	77 95       	ror	r23
    1430:	67 95       	ror	r22
    1432:	b3 95       	inc	r27
    1434:	d9 f7       	brne	.-10     	; 0x142c <__fixunssfsi+0x3c>
    1436:	3e f4       	brtc	.+14     	; 0x1446 <__fixunssfsi+0x56>
    1438:	90 95       	com	r25
    143a:	80 95       	com	r24
    143c:	70 95       	com	r23
    143e:	61 95       	neg	r22
    1440:	7f 4f       	sbci	r23, 0xFF	; 255
    1442:	8f 4f       	sbci	r24, 0xFF	; 255
    1444:	9f 4f       	sbci	r25, 0xFF	; 255
    1446:	08 95       	ret

00001448 <__floatunsisf>:
    1448:	e8 94       	clt
    144a:	09 c0       	rjmp	.+18     	; 0x145e <__floatsisf+0x12>

0000144c <__floatsisf>:
    144c:	97 fb       	bst	r25, 7
    144e:	3e f4       	brtc	.+14     	; 0x145e <__floatsisf+0x12>
    1450:	90 95       	com	r25
    1452:	80 95       	com	r24
    1454:	70 95       	com	r23
    1456:	61 95       	neg	r22
    1458:	7f 4f       	sbci	r23, 0xFF	; 255
    145a:	8f 4f       	sbci	r24, 0xFF	; 255
    145c:	9f 4f       	sbci	r25, 0xFF	; 255
    145e:	99 23       	and	r25, r25
    1460:	a9 f0       	breq	.+42     	; 0x148c <__floatsisf+0x40>
    1462:	f9 2f       	mov	r31, r25
    1464:	96 e9       	ldi	r25, 0x96	; 150
    1466:	bb 27       	eor	r27, r27
    1468:	93 95       	inc	r25
    146a:	f6 95       	lsr	r31
    146c:	87 95       	ror	r24
    146e:	77 95       	ror	r23
    1470:	67 95       	ror	r22
    1472:	b7 95       	ror	r27
    1474:	f1 11       	cpse	r31, r1
    1476:	f8 cf       	rjmp	.-16     	; 0x1468 <__floatsisf+0x1c>
    1478:	fa f4       	brpl	.+62     	; 0x14b8 <__floatsisf+0x6c>
    147a:	bb 0f       	add	r27, r27
    147c:	11 f4       	brne	.+4      	; 0x1482 <__floatsisf+0x36>
    147e:	60 ff       	sbrs	r22, 0
    1480:	1b c0       	rjmp	.+54     	; 0x14b8 <__floatsisf+0x6c>
    1482:	6f 5f       	subi	r22, 0xFF	; 255
    1484:	7f 4f       	sbci	r23, 0xFF	; 255
    1486:	8f 4f       	sbci	r24, 0xFF	; 255
    1488:	9f 4f       	sbci	r25, 0xFF	; 255
    148a:	16 c0       	rjmp	.+44     	; 0x14b8 <__floatsisf+0x6c>
    148c:	88 23       	and	r24, r24
    148e:	11 f0       	breq	.+4      	; 0x1494 <__floatsisf+0x48>
    1490:	96 e9       	ldi	r25, 0x96	; 150
    1492:	11 c0       	rjmp	.+34     	; 0x14b6 <__floatsisf+0x6a>
    1494:	77 23       	and	r23, r23
    1496:	21 f0       	breq	.+8      	; 0x14a0 <__floatsisf+0x54>
    1498:	9e e8       	ldi	r25, 0x8E	; 142
    149a:	87 2f       	mov	r24, r23
    149c:	76 2f       	mov	r23, r22
    149e:	05 c0       	rjmp	.+10     	; 0x14aa <__floatsisf+0x5e>
    14a0:	66 23       	and	r22, r22
    14a2:	71 f0       	breq	.+28     	; 0x14c0 <__floatsisf+0x74>
    14a4:	96 e8       	ldi	r25, 0x86	; 134
    14a6:	86 2f       	mov	r24, r22
    14a8:	70 e0       	ldi	r23, 0x00	; 0
    14aa:	60 e0       	ldi	r22, 0x00	; 0
    14ac:	2a f0       	brmi	.+10     	; 0x14b8 <__floatsisf+0x6c>
    14ae:	9a 95       	dec	r25
    14b0:	66 0f       	add	r22, r22
    14b2:	77 1f       	adc	r23, r23
    14b4:	88 1f       	adc	r24, r24
    14b6:	da f7       	brpl	.-10     	; 0x14ae <__floatsisf+0x62>
    14b8:	88 0f       	add	r24, r24
    14ba:	96 95       	lsr	r25
    14bc:	87 95       	ror	r24
    14be:	97 f9       	bld	r25, 7
    14c0:	08 95       	ret

000014c2 <__fp_cmp>:
    14c2:	99 0f       	add	r25, r25
    14c4:	00 08       	sbc	r0, r0
    14c6:	55 0f       	add	r21, r21
    14c8:	aa 0b       	sbc	r26, r26
    14ca:	e0 e8       	ldi	r30, 0x80	; 128
    14cc:	fe ef       	ldi	r31, 0xFE	; 254
    14ce:	16 16       	cp	r1, r22
    14d0:	17 06       	cpc	r1, r23
    14d2:	e8 07       	cpc	r30, r24
    14d4:	f9 07       	cpc	r31, r25
    14d6:	c0 f0       	brcs	.+48     	; 0x1508 <__fp_cmp+0x46>
    14d8:	12 16       	cp	r1, r18
    14da:	13 06       	cpc	r1, r19
    14dc:	e4 07       	cpc	r30, r20
    14de:	f5 07       	cpc	r31, r21
    14e0:	98 f0       	brcs	.+38     	; 0x1508 <__fp_cmp+0x46>
    14e2:	62 1b       	sub	r22, r18
    14e4:	73 0b       	sbc	r23, r19
    14e6:	84 0b       	sbc	r24, r20
    14e8:	95 0b       	sbc	r25, r21
    14ea:	39 f4       	brne	.+14     	; 0x14fa <__fp_cmp+0x38>
    14ec:	0a 26       	eor	r0, r26
    14ee:	61 f0       	breq	.+24     	; 0x1508 <__fp_cmp+0x46>
    14f0:	23 2b       	or	r18, r19
    14f2:	24 2b       	or	r18, r20
    14f4:	25 2b       	or	r18, r21
    14f6:	21 f4       	brne	.+8      	; 0x1500 <__fp_cmp+0x3e>
    14f8:	08 95       	ret
    14fa:	0a 26       	eor	r0, r26
    14fc:	09 f4       	brne	.+2      	; 0x1500 <__fp_cmp+0x3e>
    14fe:	a1 40       	sbci	r26, 0x01	; 1
    1500:	a6 95       	lsr	r26
    1502:	8f ef       	ldi	r24, 0xFF	; 255
    1504:	81 1d       	adc	r24, r1
    1506:	81 1d       	adc	r24, r1
    1508:	08 95       	ret

0000150a <__fp_inf>:
    150a:	97 f9       	bld	r25, 7
    150c:	9f 67       	ori	r25, 0x7F	; 127
    150e:	80 e8       	ldi	r24, 0x80	; 128
    1510:	70 e0       	ldi	r23, 0x00	; 0
    1512:	60 e0       	ldi	r22, 0x00	; 0
    1514:	08 95       	ret

00001516 <__fp_nan>:
    1516:	9f ef       	ldi	r25, 0xFF	; 255
    1518:	80 ec       	ldi	r24, 0xC0	; 192
    151a:	08 95       	ret

0000151c <__fp_pscA>:
    151c:	00 24       	eor	r0, r0
    151e:	0a 94       	dec	r0
    1520:	16 16       	cp	r1, r22
    1522:	17 06       	cpc	r1, r23
    1524:	18 06       	cpc	r1, r24
    1526:	09 06       	cpc	r0, r25
    1528:	08 95       	ret

0000152a <__fp_pscB>:
    152a:	00 24       	eor	r0, r0
    152c:	0a 94       	dec	r0
    152e:	12 16       	cp	r1, r18
    1530:	13 06       	cpc	r1, r19
    1532:	14 06       	cpc	r1, r20
    1534:	05 06       	cpc	r0, r21
    1536:	08 95       	ret

00001538 <__fp_round>:
    1538:	09 2e       	mov	r0, r25
    153a:	03 94       	inc	r0
    153c:	00 0c       	add	r0, r0
    153e:	11 f4       	brne	.+4      	; 0x1544 <__fp_round+0xc>
    1540:	88 23       	and	r24, r24
    1542:	52 f0       	brmi	.+20     	; 0x1558 <__fp_round+0x20>
    1544:	bb 0f       	add	r27, r27
    1546:	40 f4       	brcc	.+16     	; 0x1558 <__fp_round+0x20>
    1548:	bf 2b       	or	r27, r31
    154a:	11 f4       	brne	.+4      	; 0x1550 <__fp_round+0x18>
    154c:	60 ff       	sbrs	r22, 0
    154e:	04 c0       	rjmp	.+8      	; 0x1558 <__fp_round+0x20>
    1550:	6f 5f       	subi	r22, 0xFF	; 255
    1552:	7f 4f       	sbci	r23, 0xFF	; 255
    1554:	8f 4f       	sbci	r24, 0xFF	; 255
    1556:	9f 4f       	sbci	r25, 0xFF	; 255
    1558:	08 95       	ret

0000155a <__fp_split3>:
    155a:	57 fd       	sbrc	r21, 7
    155c:	90 58       	subi	r25, 0x80	; 128
    155e:	44 0f       	add	r20, r20
    1560:	55 1f       	adc	r21, r21
    1562:	59 f0       	breq	.+22     	; 0x157a <__fp_splitA+0x10>
    1564:	5f 3f       	cpi	r21, 0xFF	; 255
    1566:	71 f0       	breq	.+28     	; 0x1584 <__fp_splitA+0x1a>
    1568:	47 95       	ror	r20

0000156a <__fp_splitA>:
    156a:	88 0f       	add	r24, r24
    156c:	97 fb       	bst	r25, 7
    156e:	99 1f       	adc	r25, r25
    1570:	61 f0       	breq	.+24     	; 0x158a <__fp_splitA+0x20>
    1572:	9f 3f       	cpi	r25, 0xFF	; 255
    1574:	79 f0       	breq	.+30     	; 0x1594 <__fp_splitA+0x2a>
    1576:	87 95       	ror	r24
    1578:	08 95       	ret
    157a:	12 16       	cp	r1, r18
    157c:	13 06       	cpc	r1, r19
    157e:	14 06       	cpc	r1, r20
    1580:	55 1f       	adc	r21, r21
    1582:	f2 cf       	rjmp	.-28     	; 0x1568 <__fp_split3+0xe>
    1584:	46 95       	lsr	r20
    1586:	f1 df       	rcall	.-30     	; 0x156a <__fp_splitA>
    1588:	08 c0       	rjmp	.+16     	; 0x159a <__fp_splitA+0x30>
    158a:	16 16       	cp	r1, r22
    158c:	17 06       	cpc	r1, r23
    158e:	18 06       	cpc	r1, r24
    1590:	99 1f       	adc	r25, r25
    1592:	f1 cf       	rjmp	.-30     	; 0x1576 <__fp_splitA+0xc>
    1594:	86 95       	lsr	r24
    1596:	71 05       	cpc	r23, r1
    1598:	61 05       	cpc	r22, r1
    159a:	08 94       	sec
    159c:	08 95       	ret

0000159e <__fp_zero>:
    159e:	e8 94       	clt

000015a0 <__fp_szero>:
    15a0:	bb 27       	eor	r27, r27
    15a2:	66 27       	eor	r22, r22
    15a4:	77 27       	eor	r23, r23
    15a6:	cb 01       	movw	r24, r22
    15a8:	97 f9       	bld	r25, 7
    15aa:	08 95       	ret

000015ac <__gesf2>:
    15ac:	8a df       	rcall	.-236    	; 0x14c2 <__fp_cmp>
    15ae:	08 f4       	brcc	.+2      	; 0x15b2 <__gesf2+0x6>
    15b0:	8f ef       	ldi	r24, 0xFF	; 255
    15b2:	08 95       	ret

000015b4 <__mulsf3>:
    15b4:	0b d0       	rcall	.+22     	; 0x15cc <__mulsf3x>
    15b6:	c0 cf       	rjmp	.-128    	; 0x1538 <__fp_round>
    15b8:	b1 df       	rcall	.-158    	; 0x151c <__fp_pscA>
    15ba:	28 f0       	brcs	.+10     	; 0x15c6 <__mulsf3+0x12>
    15bc:	b6 df       	rcall	.-148    	; 0x152a <__fp_pscB>
    15be:	18 f0       	brcs	.+6      	; 0x15c6 <__mulsf3+0x12>
    15c0:	95 23       	and	r25, r21
    15c2:	09 f0       	breq	.+2      	; 0x15c6 <__mulsf3+0x12>
    15c4:	a2 cf       	rjmp	.-188    	; 0x150a <__fp_inf>
    15c6:	a7 cf       	rjmp	.-178    	; 0x1516 <__fp_nan>
    15c8:	11 24       	eor	r1, r1
    15ca:	ea cf       	rjmp	.-44     	; 0x15a0 <__fp_szero>

000015cc <__mulsf3x>:
    15cc:	c6 df       	rcall	.-116    	; 0x155a <__fp_split3>
    15ce:	a0 f3       	brcs	.-24     	; 0x15b8 <__mulsf3+0x4>

000015d0 <__mulsf3_pse>:
    15d0:	95 9f       	mul	r25, r21
    15d2:	d1 f3       	breq	.-12     	; 0x15c8 <__mulsf3+0x14>
    15d4:	95 0f       	add	r25, r21
    15d6:	50 e0       	ldi	r21, 0x00	; 0
    15d8:	55 1f       	adc	r21, r21
    15da:	62 9f       	mul	r22, r18
    15dc:	f0 01       	movw	r30, r0
    15de:	72 9f       	mul	r23, r18
    15e0:	bb 27       	eor	r27, r27
    15e2:	f0 0d       	add	r31, r0
    15e4:	b1 1d       	adc	r27, r1
    15e6:	63 9f       	mul	r22, r19
    15e8:	aa 27       	eor	r26, r26
    15ea:	f0 0d       	add	r31, r0
    15ec:	b1 1d       	adc	r27, r1
    15ee:	aa 1f       	adc	r26, r26
    15f0:	64 9f       	mul	r22, r20
    15f2:	66 27       	eor	r22, r22
    15f4:	b0 0d       	add	r27, r0
    15f6:	a1 1d       	adc	r26, r1
    15f8:	66 1f       	adc	r22, r22
    15fa:	82 9f       	mul	r24, r18
    15fc:	22 27       	eor	r18, r18
    15fe:	b0 0d       	add	r27, r0
    1600:	a1 1d       	adc	r26, r1
    1602:	62 1f       	adc	r22, r18
    1604:	73 9f       	mul	r23, r19
    1606:	b0 0d       	add	r27, r0
    1608:	a1 1d       	adc	r26, r1
    160a:	62 1f       	adc	r22, r18
    160c:	83 9f       	mul	r24, r19
    160e:	a0 0d       	add	r26, r0
    1610:	61 1d       	adc	r22, r1
    1612:	22 1f       	adc	r18, r18
    1614:	74 9f       	mul	r23, r20
    1616:	33 27       	eor	r19, r19
    1618:	a0 0d       	add	r26, r0
    161a:	61 1d       	adc	r22, r1
    161c:	23 1f       	adc	r18, r19
    161e:	84 9f       	mul	r24, r20
    1620:	60 0d       	add	r22, r0
    1622:	21 1d       	adc	r18, r1
    1624:	82 2f       	mov	r24, r18
    1626:	76 2f       	mov	r23, r22
    1628:	6a 2f       	mov	r22, r26
    162a:	11 24       	eor	r1, r1
    162c:	9f 57       	subi	r25, 0x7F	; 127
    162e:	50 40       	sbci	r21, 0x00	; 0
    1630:	8a f0       	brmi	.+34     	; 0x1654 <__mulsf3_pse+0x84>
    1632:	e1 f0       	breq	.+56     	; 0x166c <__mulsf3_pse+0x9c>
    1634:	88 23       	and	r24, r24
    1636:	4a f0       	brmi	.+18     	; 0x164a <__mulsf3_pse+0x7a>
    1638:	ee 0f       	add	r30, r30
    163a:	ff 1f       	adc	r31, r31
    163c:	bb 1f       	adc	r27, r27
    163e:	66 1f       	adc	r22, r22
    1640:	77 1f       	adc	r23, r23
    1642:	88 1f       	adc	r24, r24
    1644:	91 50       	subi	r25, 0x01	; 1
    1646:	50 40       	sbci	r21, 0x00	; 0
    1648:	a9 f7       	brne	.-22     	; 0x1634 <__mulsf3_pse+0x64>
    164a:	9e 3f       	cpi	r25, 0xFE	; 254
    164c:	51 05       	cpc	r21, r1
    164e:	70 f0       	brcs	.+28     	; 0x166c <__mulsf3_pse+0x9c>
    1650:	5c cf       	rjmp	.-328    	; 0x150a <__fp_inf>
    1652:	a6 cf       	rjmp	.-180    	; 0x15a0 <__fp_szero>
    1654:	5f 3f       	cpi	r21, 0xFF	; 255
    1656:	ec f3       	brlt	.-6      	; 0x1652 <__mulsf3_pse+0x82>
    1658:	98 3e       	cpi	r25, 0xE8	; 232
    165a:	dc f3       	brlt	.-10     	; 0x1652 <__mulsf3_pse+0x82>
    165c:	86 95       	lsr	r24
    165e:	77 95       	ror	r23
    1660:	67 95       	ror	r22
    1662:	b7 95       	ror	r27
    1664:	f7 95       	ror	r31
    1666:	e7 95       	ror	r30
    1668:	9f 5f       	subi	r25, 0xFF	; 255
    166a:	c1 f7       	brne	.-16     	; 0x165c <__mulsf3_pse+0x8c>
    166c:	fe 2b       	or	r31, r30
    166e:	88 0f       	add	r24, r24
    1670:	91 1d       	adc	r25, r1
    1672:	96 95       	lsr	r25
    1674:	87 95       	ror	r24
    1676:	97 f9       	bld	r25, 7
    1678:	08 95       	ret

0000167a <__divmodhi4>:
    167a:	97 fb       	bst	r25, 7
    167c:	07 2e       	mov	r0, r23
    167e:	16 f4       	brtc	.+4      	; 0x1684 <__divmodhi4+0xa>
    1680:	00 94       	com	r0
    1682:	06 d0       	rcall	.+12     	; 0x1690 <__divmodhi4_neg1>
    1684:	77 fd       	sbrc	r23, 7
    1686:	08 d0       	rcall	.+16     	; 0x1698 <__divmodhi4_neg2>
    1688:	38 d0       	rcall	.+112    	; 0x16fa <__udivmodhi4>
    168a:	07 fc       	sbrc	r0, 7
    168c:	05 d0       	rcall	.+10     	; 0x1698 <__divmodhi4_neg2>
    168e:	3e f4       	brtc	.+14     	; 0x169e <__divmodhi4_exit>

00001690 <__divmodhi4_neg1>:
    1690:	90 95       	com	r25
    1692:	81 95       	neg	r24
    1694:	9f 4f       	sbci	r25, 0xFF	; 255
    1696:	08 95       	ret

00001698 <__divmodhi4_neg2>:
    1698:	70 95       	com	r23
    169a:	61 95       	neg	r22
    169c:	7f 4f       	sbci	r23, 0xFF	; 255

0000169e <__divmodhi4_exit>:
    169e:	08 95       	ret

000016a0 <__tablejump2__>:
    16a0:	ee 0f       	add	r30, r30
    16a2:	ff 1f       	adc	r31, r31

000016a4 <__tablejump__>:
    16a4:	05 90       	lpm	r0, Z+
    16a6:	f4 91       	lpm	r31, Z
    16a8:	e0 2d       	mov	r30, r0
    16aa:	19 94       	eijmp

000016ac <__ashrdi3>:
    16ac:	97 fb       	bst	r25, 7
    16ae:	10 f8       	bld	r1, 0

000016b0 <__lshrdi3>:
    16b0:	16 94       	lsr	r1
    16b2:	00 08       	sbc	r0, r0
    16b4:	0f 93       	push	r16
    16b6:	08 30       	cpi	r16, 0x08	; 8
    16b8:	98 f0       	brcs	.+38     	; 0x16e0 <__lshrdi3+0x30>
    16ba:	08 50       	subi	r16, 0x08	; 8
    16bc:	23 2f       	mov	r18, r19
    16be:	34 2f       	mov	r19, r20
    16c0:	45 2f       	mov	r20, r21
    16c2:	56 2f       	mov	r21, r22
    16c4:	67 2f       	mov	r22, r23
    16c6:	78 2f       	mov	r23, r24
    16c8:	89 2f       	mov	r24, r25
    16ca:	90 2d       	mov	r25, r0
    16cc:	f4 cf       	rjmp	.-24     	; 0x16b6 <__lshrdi3+0x6>
    16ce:	05 94       	asr	r0
    16d0:	97 95       	ror	r25
    16d2:	87 95       	ror	r24
    16d4:	77 95       	ror	r23
    16d6:	67 95       	ror	r22
    16d8:	57 95       	ror	r21
    16da:	47 95       	ror	r20
    16dc:	37 95       	ror	r19
    16de:	27 95       	ror	r18
    16e0:	0a 95       	dec	r16
    16e2:	aa f7       	brpl	.-22     	; 0x16ce <__lshrdi3+0x1e>
    16e4:	0f 91       	pop	r16
    16e6:	08 95       	ret

000016e8 <__adddi3>:
    16e8:	2a 0d       	add	r18, r10
    16ea:	3b 1d       	adc	r19, r11
    16ec:	4c 1d       	adc	r20, r12
    16ee:	5d 1d       	adc	r21, r13
    16f0:	6e 1d       	adc	r22, r14
    16f2:	7f 1d       	adc	r23, r15
    16f4:	80 1f       	adc	r24, r16
    16f6:	91 1f       	adc	r25, r17
    16f8:	08 95       	ret

000016fa <__udivmodhi4>:
    16fa:	aa 1b       	sub	r26, r26
    16fc:	bb 1b       	sub	r27, r27
    16fe:	51 e1       	ldi	r21, 0x11	; 17
    1700:	07 c0       	rjmp	.+14     	; 0x1710 <__udivmodhi4_ep>

00001702 <__udivmodhi4_loop>:
    1702:	aa 1f       	adc	r26, r26
    1704:	bb 1f       	adc	r27, r27
    1706:	a6 17       	cp	r26, r22
    1708:	b7 07       	cpc	r27, r23
    170a:	10 f0       	brcs	.+4      	; 0x1710 <__udivmodhi4_ep>
    170c:	a6 1b       	sub	r26, r22
    170e:	b7 0b       	sbc	r27, r23

00001710 <__udivmodhi4_ep>:
    1710:	88 1f       	adc	r24, r24
    1712:	99 1f       	adc	r25, r25
    1714:	5a 95       	dec	r21
    1716:	a9 f7       	brne	.-22     	; 0x1702 <__udivmodhi4_loop>
    1718:	80 95       	com	r24
    171a:	90 95       	com	r25
    171c:	bc 01       	movw	r22, r24
    171e:	cd 01       	movw	r24, r26
    1720:	08 95       	ret

00001722 <fdevopen>:
    1722:	0f 93       	push	r16
    1724:	1f 93       	push	r17
    1726:	cf 93       	push	r28
    1728:	df 93       	push	r29
    172a:	ec 01       	movw	r28, r24
    172c:	8b 01       	movw	r16, r22
    172e:	00 97       	sbiw	r24, 0x00	; 0
    1730:	31 f4       	brne	.+12     	; 0x173e <fdevopen+0x1c>
    1732:	61 15       	cp	r22, r1
    1734:	71 05       	cpc	r23, r1
    1736:	19 f4       	brne	.+6      	; 0x173e <fdevopen+0x1c>
    1738:	80 e0       	ldi	r24, 0x00	; 0
    173a:	90 e0       	ldi	r25, 0x00	; 0
    173c:	37 c0       	rjmp	.+110    	; 0x17ac <fdevopen+0x8a>
    173e:	6e e0       	ldi	r22, 0x0E	; 14
    1740:	70 e0       	ldi	r23, 0x00	; 0
    1742:	81 e0       	ldi	r24, 0x01	; 1
    1744:	90 e0       	ldi	r25, 0x00	; 0
    1746:	63 d2       	rcall	.+1222   	; 0x1c0e <calloc>
    1748:	fc 01       	movw	r30, r24
    174a:	00 97       	sbiw	r24, 0x00	; 0
    174c:	a9 f3       	breq	.-22     	; 0x1738 <fdevopen+0x16>
    174e:	80 e8       	ldi	r24, 0x80	; 128
    1750:	83 83       	std	Z+3, r24	; 0x03
    1752:	01 15       	cp	r16, r1
    1754:	11 05       	cpc	r17, r1
    1756:	71 f0       	breq	.+28     	; 0x1774 <fdevopen+0x52>
    1758:	13 87       	std	Z+11, r17	; 0x0b
    175a:	02 87       	std	Z+10, r16	; 0x0a
    175c:	81 e8       	ldi	r24, 0x81	; 129
    175e:	83 83       	std	Z+3, r24	; 0x03
    1760:	80 91 0c 05 	lds	r24, 0x050C
    1764:	90 91 0d 05 	lds	r25, 0x050D
    1768:	89 2b       	or	r24, r25
    176a:	21 f4       	brne	.+8      	; 0x1774 <fdevopen+0x52>
    176c:	f0 93 0d 05 	sts	0x050D, r31
    1770:	e0 93 0c 05 	sts	0x050C, r30
    1774:	20 97       	sbiw	r28, 0x00	; 0
    1776:	c9 f0       	breq	.+50     	; 0x17aa <fdevopen+0x88>
    1778:	d1 87       	std	Z+9, r29	; 0x09
    177a:	c0 87       	std	Z+8, r28	; 0x08
    177c:	83 81       	ldd	r24, Z+3	; 0x03
    177e:	82 60       	ori	r24, 0x02	; 2
    1780:	83 83       	std	Z+3, r24	; 0x03
    1782:	80 91 0e 05 	lds	r24, 0x050E
    1786:	90 91 0f 05 	lds	r25, 0x050F
    178a:	89 2b       	or	r24, r25
    178c:	71 f4       	brne	.+28     	; 0x17aa <fdevopen+0x88>
    178e:	f0 93 0f 05 	sts	0x050F, r31
    1792:	e0 93 0e 05 	sts	0x050E, r30
    1796:	80 91 10 05 	lds	r24, 0x0510
    179a:	90 91 11 05 	lds	r25, 0x0511
    179e:	89 2b       	or	r24, r25
    17a0:	21 f4       	brne	.+8      	; 0x17aa <fdevopen+0x88>
    17a2:	f0 93 11 05 	sts	0x0511, r31
    17a6:	e0 93 10 05 	sts	0x0510, r30
    17aa:	cf 01       	movw	r24, r30
    17ac:	df 91       	pop	r29
    17ae:	cf 91       	pop	r28
    17b0:	1f 91       	pop	r17
    17b2:	0f 91       	pop	r16
    17b4:	08 95       	ret

000017b6 <printf>:
    17b6:	cf 93       	push	r28
    17b8:	df 93       	push	r29
    17ba:	cd b7       	in	r28, 0x3d	; 61
    17bc:	de b7       	in	r29, 0x3e	; 62
    17be:	fe 01       	movw	r30, r28
    17c0:	36 96       	adiw	r30, 0x06	; 6
    17c2:	61 91       	ld	r22, Z+
    17c4:	71 91       	ld	r23, Z+
    17c6:	af 01       	movw	r20, r30
    17c8:	80 91 0e 05 	lds	r24, 0x050E
    17cc:	90 91 0f 05 	lds	r25, 0x050F
    17d0:	30 d0       	rcall	.+96     	; 0x1832 <vfprintf>
    17d2:	df 91       	pop	r29
    17d4:	cf 91       	pop	r28
    17d6:	08 95       	ret

000017d8 <puts>:
    17d8:	0f 93       	push	r16
    17da:	1f 93       	push	r17
    17dc:	cf 93       	push	r28
    17de:	df 93       	push	r29
    17e0:	e0 91 0e 05 	lds	r30, 0x050E
    17e4:	f0 91 0f 05 	lds	r31, 0x050F
    17e8:	23 81       	ldd	r18, Z+3	; 0x03
    17ea:	21 ff       	sbrs	r18, 1
    17ec:	1b c0       	rjmp	.+54     	; 0x1824 <puts+0x4c>
    17ee:	ec 01       	movw	r28, r24
    17f0:	00 e0       	ldi	r16, 0x00	; 0
    17f2:	10 e0       	ldi	r17, 0x00	; 0
    17f4:	89 91       	ld	r24, Y+
    17f6:	60 91 0e 05 	lds	r22, 0x050E
    17fa:	70 91 0f 05 	lds	r23, 0x050F
    17fe:	db 01       	movw	r26, r22
    1800:	18 96       	adiw	r26, 0x08	; 8
    1802:	ed 91       	ld	r30, X+
    1804:	fc 91       	ld	r31, X
    1806:	19 97       	sbiw	r26, 0x09	; 9
    1808:	88 23       	and	r24, r24
    180a:	31 f0       	breq	.+12     	; 0x1818 <puts+0x40>
    180c:	19 95       	eicall
    180e:	89 2b       	or	r24, r25
    1810:	89 f3       	breq	.-30     	; 0x17f4 <puts+0x1c>
    1812:	0f ef       	ldi	r16, 0xFF	; 255
    1814:	1f ef       	ldi	r17, 0xFF	; 255
    1816:	ee cf       	rjmp	.-36     	; 0x17f4 <puts+0x1c>
    1818:	8a e0       	ldi	r24, 0x0A	; 10
    181a:	19 95       	eicall
    181c:	89 2b       	or	r24, r25
    181e:	11 f4       	brne	.+4      	; 0x1824 <puts+0x4c>
    1820:	c8 01       	movw	r24, r16
    1822:	02 c0       	rjmp	.+4      	; 0x1828 <puts+0x50>
    1824:	8f ef       	ldi	r24, 0xFF	; 255
    1826:	9f ef       	ldi	r25, 0xFF	; 255
    1828:	df 91       	pop	r29
    182a:	cf 91       	pop	r28
    182c:	1f 91       	pop	r17
    182e:	0f 91       	pop	r16
    1830:	08 95       	ret

00001832 <vfprintf>:
    1832:	2f 92       	push	r2
    1834:	3f 92       	push	r3
    1836:	4f 92       	push	r4
    1838:	5f 92       	push	r5
    183a:	6f 92       	push	r6
    183c:	7f 92       	push	r7
    183e:	8f 92       	push	r8
    1840:	9f 92       	push	r9
    1842:	af 92       	push	r10
    1844:	bf 92       	push	r11
    1846:	cf 92       	push	r12
    1848:	df 92       	push	r13
    184a:	ef 92       	push	r14
    184c:	ff 92       	push	r15
    184e:	0f 93       	push	r16
    1850:	1f 93       	push	r17
    1852:	cf 93       	push	r28
    1854:	df 93       	push	r29
    1856:	cd b7       	in	r28, 0x3d	; 61
    1858:	de b7       	in	r29, 0x3e	; 62
    185a:	2c 97       	sbiw	r28, 0x0c	; 12
    185c:	0f b6       	in	r0, 0x3f	; 63
    185e:	f8 94       	cli
    1860:	de bf       	out	0x3e, r29	; 62
    1862:	0f be       	out	0x3f, r0	; 63
    1864:	cd bf       	out	0x3d, r28	; 61
    1866:	7c 01       	movw	r14, r24
    1868:	6b 01       	movw	r12, r22
    186a:	8a 01       	movw	r16, r20
    186c:	fc 01       	movw	r30, r24
    186e:	17 82       	std	Z+7, r1	; 0x07
    1870:	16 82       	std	Z+6, r1	; 0x06
    1872:	83 81       	ldd	r24, Z+3	; 0x03
    1874:	81 ff       	sbrs	r24, 1
    1876:	b0 c1       	rjmp	.+864    	; 0x1bd8 <vfprintf+0x3a6>
    1878:	ce 01       	movw	r24, r28
    187a:	01 96       	adiw	r24, 0x01	; 1
    187c:	4c 01       	movw	r8, r24
    187e:	f7 01       	movw	r30, r14
    1880:	93 81       	ldd	r25, Z+3	; 0x03
    1882:	f6 01       	movw	r30, r12
    1884:	93 fd       	sbrc	r25, 3
    1886:	85 91       	lpm	r24, Z+
    1888:	93 ff       	sbrs	r25, 3
    188a:	81 91       	ld	r24, Z+
    188c:	6f 01       	movw	r12, r30
    188e:	88 23       	and	r24, r24
    1890:	09 f4       	brne	.+2      	; 0x1894 <vfprintf+0x62>
    1892:	9e c1       	rjmp	.+828    	; 0x1bd0 <vfprintf+0x39e>
    1894:	85 32       	cpi	r24, 0x25	; 37
    1896:	39 f4       	brne	.+14     	; 0x18a6 <vfprintf+0x74>
    1898:	93 fd       	sbrc	r25, 3
    189a:	85 91       	lpm	r24, Z+
    189c:	93 ff       	sbrs	r25, 3
    189e:	81 91       	ld	r24, Z+
    18a0:	6f 01       	movw	r12, r30
    18a2:	85 32       	cpi	r24, 0x25	; 37
    18a4:	21 f4       	brne	.+8      	; 0x18ae <vfprintf+0x7c>
    18a6:	b7 01       	movw	r22, r14
    18a8:	90 e0       	ldi	r25, 0x00	; 0
    18aa:	0f d3       	rcall	.+1566   	; 0x1eca <fputc>
    18ac:	e8 cf       	rjmp	.-48     	; 0x187e <vfprintf+0x4c>
    18ae:	51 2c       	mov	r5, r1
    18b0:	31 2c       	mov	r3, r1
    18b2:	20 e0       	ldi	r18, 0x00	; 0
    18b4:	20 32       	cpi	r18, 0x20	; 32
    18b6:	a0 f4       	brcc	.+40     	; 0x18e0 <vfprintf+0xae>
    18b8:	8b 32       	cpi	r24, 0x2B	; 43
    18ba:	69 f0       	breq	.+26     	; 0x18d6 <vfprintf+0xa4>
    18bc:	30 f4       	brcc	.+12     	; 0x18ca <vfprintf+0x98>
    18be:	80 32       	cpi	r24, 0x20	; 32
    18c0:	59 f0       	breq	.+22     	; 0x18d8 <vfprintf+0xa6>
    18c2:	83 32       	cpi	r24, 0x23	; 35
    18c4:	69 f4       	brne	.+26     	; 0x18e0 <vfprintf+0xae>
    18c6:	20 61       	ori	r18, 0x10	; 16
    18c8:	2c c0       	rjmp	.+88     	; 0x1922 <vfprintf+0xf0>
    18ca:	8d 32       	cpi	r24, 0x2D	; 45
    18cc:	39 f0       	breq	.+14     	; 0x18dc <vfprintf+0xaa>
    18ce:	80 33       	cpi	r24, 0x30	; 48
    18d0:	39 f4       	brne	.+14     	; 0x18e0 <vfprintf+0xae>
    18d2:	21 60       	ori	r18, 0x01	; 1
    18d4:	26 c0       	rjmp	.+76     	; 0x1922 <vfprintf+0xf0>
    18d6:	22 60       	ori	r18, 0x02	; 2
    18d8:	24 60       	ori	r18, 0x04	; 4
    18da:	23 c0       	rjmp	.+70     	; 0x1922 <vfprintf+0xf0>
    18dc:	28 60       	ori	r18, 0x08	; 8
    18de:	21 c0       	rjmp	.+66     	; 0x1922 <vfprintf+0xf0>
    18e0:	27 fd       	sbrc	r18, 7
    18e2:	27 c0       	rjmp	.+78     	; 0x1932 <vfprintf+0x100>
    18e4:	30 ed       	ldi	r19, 0xD0	; 208
    18e6:	38 0f       	add	r19, r24
    18e8:	3a 30       	cpi	r19, 0x0A	; 10
    18ea:	78 f4       	brcc	.+30     	; 0x190a <vfprintf+0xd8>
    18ec:	26 ff       	sbrs	r18, 6
    18ee:	06 c0       	rjmp	.+12     	; 0x18fc <vfprintf+0xca>
    18f0:	fa e0       	ldi	r31, 0x0A	; 10
    18f2:	5f 9e       	mul	r5, r31
    18f4:	30 0d       	add	r19, r0
    18f6:	11 24       	eor	r1, r1
    18f8:	53 2e       	mov	r5, r19
    18fa:	13 c0       	rjmp	.+38     	; 0x1922 <vfprintf+0xf0>
    18fc:	8a e0       	ldi	r24, 0x0A	; 10
    18fe:	38 9e       	mul	r3, r24
    1900:	30 0d       	add	r19, r0
    1902:	11 24       	eor	r1, r1
    1904:	33 2e       	mov	r3, r19
    1906:	20 62       	ori	r18, 0x20	; 32
    1908:	0c c0       	rjmp	.+24     	; 0x1922 <vfprintf+0xf0>
    190a:	8e 32       	cpi	r24, 0x2E	; 46
    190c:	21 f4       	brne	.+8      	; 0x1916 <vfprintf+0xe4>
    190e:	26 fd       	sbrc	r18, 6
    1910:	5f c1       	rjmp	.+702    	; 0x1bd0 <vfprintf+0x39e>
    1912:	20 64       	ori	r18, 0x40	; 64
    1914:	06 c0       	rjmp	.+12     	; 0x1922 <vfprintf+0xf0>
    1916:	8c 36       	cpi	r24, 0x6C	; 108
    1918:	11 f4       	brne	.+4      	; 0x191e <vfprintf+0xec>
    191a:	20 68       	ori	r18, 0x80	; 128
    191c:	02 c0       	rjmp	.+4      	; 0x1922 <vfprintf+0xf0>
    191e:	88 36       	cpi	r24, 0x68	; 104
    1920:	41 f4       	brne	.+16     	; 0x1932 <vfprintf+0x100>
    1922:	f6 01       	movw	r30, r12
    1924:	93 fd       	sbrc	r25, 3
    1926:	85 91       	lpm	r24, Z+
    1928:	93 ff       	sbrs	r25, 3
    192a:	81 91       	ld	r24, Z+
    192c:	6f 01       	movw	r12, r30
    192e:	81 11       	cpse	r24, r1
    1930:	c1 cf       	rjmp	.-126    	; 0x18b4 <vfprintf+0x82>
    1932:	98 2f       	mov	r25, r24
    1934:	9f 7d       	andi	r25, 0xDF	; 223
    1936:	95 54       	subi	r25, 0x45	; 69
    1938:	93 30       	cpi	r25, 0x03	; 3
    193a:	28 f4       	brcc	.+10     	; 0x1946 <vfprintf+0x114>
    193c:	0c 5f       	subi	r16, 0xFC	; 252
    193e:	1f 4f       	sbci	r17, 0xFF	; 255
    1940:	ff e3       	ldi	r31, 0x3F	; 63
    1942:	f9 83       	std	Y+1, r31	; 0x01
    1944:	0d c0       	rjmp	.+26     	; 0x1960 <vfprintf+0x12e>
    1946:	83 36       	cpi	r24, 0x63	; 99
    1948:	31 f0       	breq	.+12     	; 0x1956 <vfprintf+0x124>
    194a:	83 37       	cpi	r24, 0x73	; 115
    194c:	71 f0       	breq	.+28     	; 0x196a <vfprintf+0x138>
    194e:	83 35       	cpi	r24, 0x53	; 83
    1950:	09 f0       	breq	.+2      	; 0x1954 <vfprintf+0x122>
    1952:	57 c0       	rjmp	.+174    	; 0x1a02 <vfprintf+0x1d0>
    1954:	21 c0       	rjmp	.+66     	; 0x1998 <vfprintf+0x166>
    1956:	f8 01       	movw	r30, r16
    1958:	80 81       	ld	r24, Z
    195a:	89 83       	std	Y+1, r24	; 0x01
    195c:	0e 5f       	subi	r16, 0xFE	; 254
    195e:	1f 4f       	sbci	r17, 0xFF	; 255
    1960:	44 24       	eor	r4, r4
    1962:	43 94       	inc	r4
    1964:	51 2c       	mov	r5, r1
    1966:	54 01       	movw	r10, r8
    1968:	14 c0       	rjmp	.+40     	; 0x1992 <vfprintf+0x160>
    196a:	38 01       	movw	r6, r16
    196c:	f2 e0       	ldi	r31, 0x02	; 2
    196e:	6f 0e       	add	r6, r31
    1970:	71 1c       	adc	r7, r1
    1972:	f8 01       	movw	r30, r16
    1974:	a0 80       	ld	r10, Z
    1976:	b1 80       	ldd	r11, Z+1	; 0x01
    1978:	26 ff       	sbrs	r18, 6
    197a:	03 c0       	rjmp	.+6      	; 0x1982 <vfprintf+0x150>
    197c:	65 2d       	mov	r22, r5
    197e:	70 e0       	ldi	r23, 0x00	; 0
    1980:	02 c0       	rjmp	.+4      	; 0x1986 <vfprintf+0x154>
    1982:	6f ef       	ldi	r22, 0xFF	; 255
    1984:	7f ef       	ldi	r23, 0xFF	; 255
    1986:	c5 01       	movw	r24, r10
    1988:	2c 87       	std	Y+12, r18	; 0x0c
    198a:	94 d2       	rcall	.+1320   	; 0x1eb4 <strnlen>
    198c:	2c 01       	movw	r4, r24
    198e:	83 01       	movw	r16, r6
    1990:	2c 85       	ldd	r18, Y+12	; 0x0c
    1992:	2f 77       	andi	r18, 0x7F	; 127
    1994:	22 2e       	mov	r2, r18
    1996:	16 c0       	rjmp	.+44     	; 0x19c4 <vfprintf+0x192>
    1998:	38 01       	movw	r6, r16
    199a:	f2 e0       	ldi	r31, 0x02	; 2
    199c:	6f 0e       	add	r6, r31
    199e:	71 1c       	adc	r7, r1
    19a0:	f8 01       	movw	r30, r16
    19a2:	a0 80       	ld	r10, Z
    19a4:	b1 80       	ldd	r11, Z+1	; 0x01
    19a6:	26 ff       	sbrs	r18, 6
    19a8:	03 c0       	rjmp	.+6      	; 0x19b0 <vfprintf+0x17e>
    19aa:	65 2d       	mov	r22, r5
    19ac:	70 e0       	ldi	r23, 0x00	; 0
    19ae:	02 c0       	rjmp	.+4      	; 0x19b4 <vfprintf+0x182>
    19b0:	6f ef       	ldi	r22, 0xFF	; 255
    19b2:	7f ef       	ldi	r23, 0xFF	; 255
    19b4:	c5 01       	movw	r24, r10
    19b6:	2c 87       	std	Y+12, r18	; 0x0c
    19b8:	6b d2       	rcall	.+1238   	; 0x1e90 <strnlen_P>
    19ba:	2c 01       	movw	r4, r24
    19bc:	2c 85       	ldd	r18, Y+12	; 0x0c
    19be:	20 68       	ori	r18, 0x80	; 128
    19c0:	22 2e       	mov	r2, r18
    19c2:	83 01       	movw	r16, r6
    19c4:	23 fc       	sbrc	r2, 3
    19c6:	19 c0       	rjmp	.+50     	; 0x19fa <vfprintf+0x1c8>
    19c8:	83 2d       	mov	r24, r3
    19ca:	90 e0       	ldi	r25, 0x00	; 0
    19cc:	48 16       	cp	r4, r24
    19ce:	59 06       	cpc	r5, r25
    19d0:	a0 f4       	brcc	.+40     	; 0x19fa <vfprintf+0x1c8>
    19d2:	b7 01       	movw	r22, r14
    19d4:	80 e2       	ldi	r24, 0x20	; 32
    19d6:	90 e0       	ldi	r25, 0x00	; 0
    19d8:	78 d2       	rcall	.+1264   	; 0x1eca <fputc>
    19da:	3a 94       	dec	r3
    19dc:	f5 cf       	rjmp	.-22     	; 0x19c8 <vfprintf+0x196>
    19de:	f5 01       	movw	r30, r10
    19e0:	27 fc       	sbrc	r2, 7
    19e2:	85 91       	lpm	r24, Z+
    19e4:	27 fe       	sbrs	r2, 7
    19e6:	81 91       	ld	r24, Z+
    19e8:	5f 01       	movw	r10, r30
    19ea:	b7 01       	movw	r22, r14
    19ec:	90 e0       	ldi	r25, 0x00	; 0
    19ee:	6d d2       	rcall	.+1242   	; 0x1eca <fputc>
    19f0:	31 10       	cpse	r3, r1
    19f2:	3a 94       	dec	r3
    19f4:	f1 e0       	ldi	r31, 0x01	; 1
    19f6:	4f 1a       	sub	r4, r31
    19f8:	51 08       	sbc	r5, r1
    19fa:	41 14       	cp	r4, r1
    19fc:	51 04       	cpc	r5, r1
    19fe:	79 f7       	brne	.-34     	; 0x19de <vfprintf+0x1ac>
    1a00:	de c0       	rjmp	.+444    	; 0x1bbe <vfprintf+0x38c>
    1a02:	84 36       	cpi	r24, 0x64	; 100
    1a04:	11 f0       	breq	.+4      	; 0x1a0a <vfprintf+0x1d8>
    1a06:	89 36       	cpi	r24, 0x69	; 105
    1a08:	31 f5       	brne	.+76     	; 0x1a56 <vfprintf+0x224>
    1a0a:	f8 01       	movw	r30, r16
    1a0c:	27 ff       	sbrs	r18, 7
    1a0e:	07 c0       	rjmp	.+14     	; 0x1a1e <vfprintf+0x1ec>
    1a10:	60 81       	ld	r22, Z
    1a12:	71 81       	ldd	r23, Z+1	; 0x01
    1a14:	82 81       	ldd	r24, Z+2	; 0x02
    1a16:	93 81       	ldd	r25, Z+3	; 0x03
    1a18:	0c 5f       	subi	r16, 0xFC	; 252
    1a1a:	1f 4f       	sbci	r17, 0xFF	; 255
    1a1c:	08 c0       	rjmp	.+16     	; 0x1a2e <vfprintf+0x1fc>
    1a1e:	60 81       	ld	r22, Z
    1a20:	71 81       	ldd	r23, Z+1	; 0x01
    1a22:	88 27       	eor	r24, r24
    1a24:	77 fd       	sbrc	r23, 7
    1a26:	80 95       	com	r24
    1a28:	98 2f       	mov	r25, r24
    1a2a:	0e 5f       	subi	r16, 0xFE	; 254
    1a2c:	1f 4f       	sbci	r17, 0xFF	; 255
    1a2e:	2f 76       	andi	r18, 0x6F	; 111
    1a30:	b2 2e       	mov	r11, r18
    1a32:	97 ff       	sbrs	r25, 7
    1a34:	09 c0       	rjmp	.+18     	; 0x1a48 <vfprintf+0x216>
    1a36:	90 95       	com	r25
    1a38:	80 95       	com	r24
    1a3a:	70 95       	com	r23
    1a3c:	61 95       	neg	r22
    1a3e:	7f 4f       	sbci	r23, 0xFF	; 255
    1a40:	8f 4f       	sbci	r24, 0xFF	; 255
    1a42:	9f 4f       	sbci	r25, 0xFF	; 255
    1a44:	20 68       	ori	r18, 0x80	; 128
    1a46:	b2 2e       	mov	r11, r18
    1a48:	2a e0       	ldi	r18, 0x0A	; 10
    1a4a:	30 e0       	ldi	r19, 0x00	; 0
    1a4c:	a4 01       	movw	r20, r8
    1a4e:	6f d2       	rcall	.+1246   	; 0x1f2e <__ultoa_invert>
    1a50:	a8 2e       	mov	r10, r24
    1a52:	a8 18       	sub	r10, r8
    1a54:	43 c0       	rjmp	.+134    	; 0x1adc <vfprintf+0x2aa>
    1a56:	85 37       	cpi	r24, 0x75	; 117
    1a58:	29 f4       	brne	.+10     	; 0x1a64 <vfprintf+0x232>
    1a5a:	2f 7e       	andi	r18, 0xEF	; 239
    1a5c:	b2 2e       	mov	r11, r18
    1a5e:	2a e0       	ldi	r18, 0x0A	; 10
    1a60:	30 e0       	ldi	r19, 0x00	; 0
    1a62:	25 c0       	rjmp	.+74     	; 0x1aae <vfprintf+0x27c>
    1a64:	f2 2f       	mov	r31, r18
    1a66:	f9 7f       	andi	r31, 0xF9	; 249
    1a68:	bf 2e       	mov	r11, r31
    1a6a:	8f 36       	cpi	r24, 0x6F	; 111
    1a6c:	c1 f0       	breq	.+48     	; 0x1a9e <vfprintf+0x26c>
    1a6e:	18 f4       	brcc	.+6      	; 0x1a76 <vfprintf+0x244>
    1a70:	88 35       	cpi	r24, 0x58	; 88
    1a72:	79 f0       	breq	.+30     	; 0x1a92 <vfprintf+0x260>
    1a74:	ad c0       	rjmp	.+346    	; 0x1bd0 <vfprintf+0x39e>
    1a76:	80 37       	cpi	r24, 0x70	; 112
    1a78:	19 f0       	breq	.+6      	; 0x1a80 <vfprintf+0x24e>
    1a7a:	88 37       	cpi	r24, 0x78	; 120
    1a7c:	21 f0       	breq	.+8      	; 0x1a86 <vfprintf+0x254>
    1a7e:	a8 c0       	rjmp	.+336    	; 0x1bd0 <vfprintf+0x39e>
    1a80:	2f 2f       	mov	r18, r31
    1a82:	20 61       	ori	r18, 0x10	; 16
    1a84:	b2 2e       	mov	r11, r18
    1a86:	b4 fe       	sbrs	r11, 4
    1a88:	0d c0       	rjmp	.+26     	; 0x1aa4 <vfprintf+0x272>
    1a8a:	8b 2d       	mov	r24, r11
    1a8c:	84 60       	ori	r24, 0x04	; 4
    1a8e:	b8 2e       	mov	r11, r24
    1a90:	09 c0       	rjmp	.+18     	; 0x1aa4 <vfprintf+0x272>
    1a92:	24 ff       	sbrs	r18, 4
    1a94:	0a c0       	rjmp	.+20     	; 0x1aaa <vfprintf+0x278>
    1a96:	9f 2f       	mov	r25, r31
    1a98:	96 60       	ori	r25, 0x06	; 6
    1a9a:	b9 2e       	mov	r11, r25
    1a9c:	06 c0       	rjmp	.+12     	; 0x1aaa <vfprintf+0x278>
    1a9e:	28 e0       	ldi	r18, 0x08	; 8
    1aa0:	30 e0       	ldi	r19, 0x00	; 0
    1aa2:	05 c0       	rjmp	.+10     	; 0x1aae <vfprintf+0x27c>
    1aa4:	20 e1       	ldi	r18, 0x10	; 16
    1aa6:	30 e0       	ldi	r19, 0x00	; 0
    1aa8:	02 c0       	rjmp	.+4      	; 0x1aae <vfprintf+0x27c>
    1aaa:	20 e1       	ldi	r18, 0x10	; 16
    1aac:	32 e0       	ldi	r19, 0x02	; 2
    1aae:	f8 01       	movw	r30, r16
    1ab0:	b7 fe       	sbrs	r11, 7
    1ab2:	07 c0       	rjmp	.+14     	; 0x1ac2 <vfprintf+0x290>
    1ab4:	60 81       	ld	r22, Z
    1ab6:	71 81       	ldd	r23, Z+1	; 0x01
    1ab8:	82 81       	ldd	r24, Z+2	; 0x02
    1aba:	93 81       	ldd	r25, Z+3	; 0x03
    1abc:	0c 5f       	subi	r16, 0xFC	; 252
    1abe:	1f 4f       	sbci	r17, 0xFF	; 255
    1ac0:	06 c0       	rjmp	.+12     	; 0x1ace <vfprintf+0x29c>
    1ac2:	60 81       	ld	r22, Z
    1ac4:	71 81       	ldd	r23, Z+1	; 0x01
    1ac6:	80 e0       	ldi	r24, 0x00	; 0
    1ac8:	90 e0       	ldi	r25, 0x00	; 0
    1aca:	0e 5f       	subi	r16, 0xFE	; 254
    1acc:	1f 4f       	sbci	r17, 0xFF	; 255
    1ace:	a4 01       	movw	r20, r8
    1ad0:	2e d2       	rcall	.+1116   	; 0x1f2e <__ultoa_invert>
    1ad2:	a8 2e       	mov	r10, r24
    1ad4:	a8 18       	sub	r10, r8
    1ad6:	fb 2d       	mov	r31, r11
    1ad8:	ff 77       	andi	r31, 0x7F	; 127
    1ada:	bf 2e       	mov	r11, r31
    1adc:	b6 fe       	sbrs	r11, 6
    1ade:	0b c0       	rjmp	.+22     	; 0x1af6 <vfprintf+0x2c4>
    1ae0:	2b 2d       	mov	r18, r11
    1ae2:	2e 7f       	andi	r18, 0xFE	; 254
    1ae4:	a5 14       	cp	r10, r5
    1ae6:	50 f4       	brcc	.+20     	; 0x1afc <vfprintf+0x2ca>
    1ae8:	b4 fe       	sbrs	r11, 4
    1aea:	0a c0       	rjmp	.+20     	; 0x1b00 <vfprintf+0x2ce>
    1aec:	b2 fc       	sbrc	r11, 2
    1aee:	08 c0       	rjmp	.+16     	; 0x1b00 <vfprintf+0x2ce>
    1af0:	2b 2d       	mov	r18, r11
    1af2:	2e 7e       	andi	r18, 0xEE	; 238
    1af4:	05 c0       	rjmp	.+10     	; 0x1b00 <vfprintf+0x2ce>
    1af6:	7a 2c       	mov	r7, r10
    1af8:	2b 2d       	mov	r18, r11
    1afa:	03 c0       	rjmp	.+6      	; 0x1b02 <vfprintf+0x2d0>
    1afc:	7a 2c       	mov	r7, r10
    1afe:	01 c0       	rjmp	.+2      	; 0x1b02 <vfprintf+0x2d0>
    1b00:	75 2c       	mov	r7, r5
    1b02:	24 ff       	sbrs	r18, 4
    1b04:	0d c0       	rjmp	.+26     	; 0x1b20 <vfprintf+0x2ee>
    1b06:	fe 01       	movw	r30, r28
    1b08:	ea 0d       	add	r30, r10
    1b0a:	f1 1d       	adc	r31, r1
    1b0c:	80 81       	ld	r24, Z
    1b0e:	80 33       	cpi	r24, 0x30	; 48
    1b10:	11 f4       	brne	.+4      	; 0x1b16 <vfprintf+0x2e4>
    1b12:	29 7e       	andi	r18, 0xE9	; 233
    1b14:	09 c0       	rjmp	.+18     	; 0x1b28 <vfprintf+0x2f6>
    1b16:	22 ff       	sbrs	r18, 2
    1b18:	06 c0       	rjmp	.+12     	; 0x1b26 <vfprintf+0x2f4>
    1b1a:	73 94       	inc	r7
    1b1c:	73 94       	inc	r7
    1b1e:	04 c0       	rjmp	.+8      	; 0x1b28 <vfprintf+0x2f6>
    1b20:	82 2f       	mov	r24, r18
    1b22:	86 78       	andi	r24, 0x86	; 134
    1b24:	09 f0       	breq	.+2      	; 0x1b28 <vfprintf+0x2f6>
    1b26:	73 94       	inc	r7
    1b28:	23 fd       	sbrc	r18, 3
    1b2a:	12 c0       	rjmp	.+36     	; 0x1b50 <vfprintf+0x31e>
    1b2c:	20 ff       	sbrs	r18, 0
    1b2e:	06 c0       	rjmp	.+12     	; 0x1b3c <vfprintf+0x30a>
    1b30:	5a 2c       	mov	r5, r10
    1b32:	73 14       	cp	r7, r3
    1b34:	18 f4       	brcc	.+6      	; 0x1b3c <vfprintf+0x30a>
    1b36:	53 0c       	add	r5, r3
    1b38:	57 18       	sub	r5, r7
    1b3a:	73 2c       	mov	r7, r3
    1b3c:	73 14       	cp	r7, r3
    1b3e:	60 f4       	brcc	.+24     	; 0x1b58 <vfprintf+0x326>
    1b40:	b7 01       	movw	r22, r14
    1b42:	80 e2       	ldi	r24, 0x20	; 32
    1b44:	90 e0       	ldi	r25, 0x00	; 0
    1b46:	2c 87       	std	Y+12, r18	; 0x0c
    1b48:	c0 d1       	rcall	.+896    	; 0x1eca <fputc>
    1b4a:	73 94       	inc	r7
    1b4c:	2c 85       	ldd	r18, Y+12	; 0x0c
    1b4e:	f6 cf       	rjmp	.-20     	; 0x1b3c <vfprintf+0x30a>
    1b50:	73 14       	cp	r7, r3
    1b52:	10 f4       	brcc	.+4      	; 0x1b58 <vfprintf+0x326>
    1b54:	37 18       	sub	r3, r7
    1b56:	01 c0       	rjmp	.+2      	; 0x1b5a <vfprintf+0x328>
    1b58:	31 2c       	mov	r3, r1
    1b5a:	24 ff       	sbrs	r18, 4
    1b5c:	11 c0       	rjmp	.+34     	; 0x1b80 <vfprintf+0x34e>
    1b5e:	b7 01       	movw	r22, r14
    1b60:	80 e3       	ldi	r24, 0x30	; 48
    1b62:	90 e0       	ldi	r25, 0x00	; 0
    1b64:	2c 87       	std	Y+12, r18	; 0x0c
    1b66:	b1 d1       	rcall	.+866    	; 0x1eca <fputc>
    1b68:	2c 85       	ldd	r18, Y+12	; 0x0c
    1b6a:	22 ff       	sbrs	r18, 2
    1b6c:	16 c0       	rjmp	.+44     	; 0x1b9a <vfprintf+0x368>
    1b6e:	21 ff       	sbrs	r18, 1
    1b70:	03 c0       	rjmp	.+6      	; 0x1b78 <vfprintf+0x346>
    1b72:	88 e5       	ldi	r24, 0x58	; 88
    1b74:	90 e0       	ldi	r25, 0x00	; 0
    1b76:	02 c0       	rjmp	.+4      	; 0x1b7c <vfprintf+0x34a>
    1b78:	88 e7       	ldi	r24, 0x78	; 120
    1b7a:	90 e0       	ldi	r25, 0x00	; 0
    1b7c:	b7 01       	movw	r22, r14
    1b7e:	0c c0       	rjmp	.+24     	; 0x1b98 <vfprintf+0x366>
    1b80:	82 2f       	mov	r24, r18
    1b82:	86 78       	andi	r24, 0x86	; 134
    1b84:	51 f0       	breq	.+20     	; 0x1b9a <vfprintf+0x368>
    1b86:	21 fd       	sbrc	r18, 1
    1b88:	02 c0       	rjmp	.+4      	; 0x1b8e <vfprintf+0x35c>
    1b8a:	80 e2       	ldi	r24, 0x20	; 32
    1b8c:	01 c0       	rjmp	.+2      	; 0x1b90 <vfprintf+0x35e>
    1b8e:	8b e2       	ldi	r24, 0x2B	; 43
    1b90:	27 fd       	sbrc	r18, 7
    1b92:	8d e2       	ldi	r24, 0x2D	; 45
    1b94:	b7 01       	movw	r22, r14
    1b96:	90 e0       	ldi	r25, 0x00	; 0
    1b98:	98 d1       	rcall	.+816    	; 0x1eca <fputc>
    1b9a:	a5 14       	cp	r10, r5
    1b9c:	30 f4       	brcc	.+12     	; 0x1baa <vfprintf+0x378>
    1b9e:	b7 01       	movw	r22, r14
    1ba0:	80 e3       	ldi	r24, 0x30	; 48
    1ba2:	90 e0       	ldi	r25, 0x00	; 0
    1ba4:	92 d1       	rcall	.+804    	; 0x1eca <fputc>
    1ba6:	5a 94       	dec	r5
    1ba8:	f8 cf       	rjmp	.-16     	; 0x1b9a <vfprintf+0x368>
    1baa:	aa 94       	dec	r10
    1bac:	f4 01       	movw	r30, r8
    1bae:	ea 0d       	add	r30, r10
    1bb0:	f1 1d       	adc	r31, r1
    1bb2:	80 81       	ld	r24, Z
    1bb4:	b7 01       	movw	r22, r14
    1bb6:	90 e0       	ldi	r25, 0x00	; 0
    1bb8:	88 d1       	rcall	.+784    	; 0x1eca <fputc>
    1bba:	a1 10       	cpse	r10, r1
    1bbc:	f6 cf       	rjmp	.-20     	; 0x1baa <vfprintf+0x378>
    1bbe:	33 20       	and	r3, r3
    1bc0:	09 f4       	brne	.+2      	; 0x1bc4 <vfprintf+0x392>
    1bc2:	5d ce       	rjmp	.-838    	; 0x187e <vfprintf+0x4c>
    1bc4:	b7 01       	movw	r22, r14
    1bc6:	80 e2       	ldi	r24, 0x20	; 32
    1bc8:	90 e0       	ldi	r25, 0x00	; 0
    1bca:	7f d1       	rcall	.+766    	; 0x1eca <fputc>
    1bcc:	3a 94       	dec	r3
    1bce:	f7 cf       	rjmp	.-18     	; 0x1bbe <vfprintf+0x38c>
    1bd0:	f7 01       	movw	r30, r14
    1bd2:	86 81       	ldd	r24, Z+6	; 0x06
    1bd4:	97 81       	ldd	r25, Z+7	; 0x07
    1bd6:	02 c0       	rjmp	.+4      	; 0x1bdc <vfprintf+0x3aa>
    1bd8:	8f ef       	ldi	r24, 0xFF	; 255
    1bda:	9f ef       	ldi	r25, 0xFF	; 255
    1bdc:	2c 96       	adiw	r28, 0x0c	; 12
    1bde:	0f b6       	in	r0, 0x3f	; 63
    1be0:	f8 94       	cli
    1be2:	de bf       	out	0x3e, r29	; 62
    1be4:	0f be       	out	0x3f, r0	; 63
    1be6:	cd bf       	out	0x3d, r28	; 61
    1be8:	df 91       	pop	r29
    1bea:	cf 91       	pop	r28
    1bec:	1f 91       	pop	r17
    1bee:	0f 91       	pop	r16
    1bf0:	ff 90       	pop	r15
    1bf2:	ef 90       	pop	r14
    1bf4:	df 90       	pop	r13
    1bf6:	cf 90       	pop	r12
    1bf8:	bf 90       	pop	r11
    1bfa:	af 90       	pop	r10
    1bfc:	9f 90       	pop	r9
    1bfe:	8f 90       	pop	r8
    1c00:	7f 90       	pop	r7
    1c02:	6f 90       	pop	r6
    1c04:	5f 90       	pop	r5
    1c06:	4f 90       	pop	r4
    1c08:	3f 90       	pop	r3
    1c0a:	2f 90       	pop	r2
    1c0c:	08 95       	ret

00001c0e <calloc>:
    1c0e:	0f 93       	push	r16
    1c10:	1f 93       	push	r17
    1c12:	cf 93       	push	r28
    1c14:	df 93       	push	r29
    1c16:	86 9f       	mul	r24, r22
    1c18:	80 01       	movw	r16, r0
    1c1a:	87 9f       	mul	r24, r23
    1c1c:	10 0d       	add	r17, r0
    1c1e:	96 9f       	mul	r25, r22
    1c20:	10 0d       	add	r17, r0
    1c22:	11 24       	eor	r1, r1
    1c24:	c8 01       	movw	r24, r16
    1c26:	0d d0       	rcall	.+26     	; 0x1c42 <malloc>
    1c28:	ec 01       	movw	r28, r24
    1c2a:	00 97       	sbiw	r24, 0x00	; 0
    1c2c:	21 f0       	breq	.+8      	; 0x1c36 <calloc+0x28>
    1c2e:	a8 01       	movw	r20, r16
    1c30:	60 e0       	ldi	r22, 0x00	; 0
    1c32:	70 e0       	ldi	r23, 0x00	; 0
    1c34:	38 d1       	rcall	.+624    	; 0x1ea6 <memset>
    1c36:	ce 01       	movw	r24, r28
    1c38:	df 91       	pop	r29
    1c3a:	cf 91       	pop	r28
    1c3c:	1f 91       	pop	r17
    1c3e:	0f 91       	pop	r16
    1c40:	08 95       	ret

00001c42 <malloc>:
    1c42:	cf 93       	push	r28
    1c44:	df 93       	push	r29
    1c46:	82 30       	cpi	r24, 0x02	; 2
    1c48:	91 05       	cpc	r25, r1
    1c4a:	10 f4       	brcc	.+4      	; 0x1c50 <malloc+0xe>
    1c4c:	82 e0       	ldi	r24, 0x02	; 2
    1c4e:	90 e0       	ldi	r25, 0x00	; 0
    1c50:	e0 91 14 05 	lds	r30, 0x0514
    1c54:	f0 91 15 05 	lds	r31, 0x0515
    1c58:	20 e0       	ldi	r18, 0x00	; 0
    1c5a:	30 e0       	ldi	r19, 0x00	; 0
    1c5c:	a0 e0       	ldi	r26, 0x00	; 0
    1c5e:	b0 e0       	ldi	r27, 0x00	; 0
    1c60:	30 97       	sbiw	r30, 0x00	; 0
    1c62:	39 f1       	breq	.+78     	; 0x1cb2 <malloc+0x70>
    1c64:	40 81       	ld	r20, Z
    1c66:	51 81       	ldd	r21, Z+1	; 0x01
    1c68:	48 17       	cp	r20, r24
    1c6a:	59 07       	cpc	r21, r25
    1c6c:	b8 f0       	brcs	.+46     	; 0x1c9c <malloc+0x5a>
    1c6e:	48 17       	cp	r20, r24
    1c70:	59 07       	cpc	r21, r25
    1c72:	71 f4       	brne	.+28     	; 0x1c90 <malloc+0x4e>
    1c74:	82 81       	ldd	r24, Z+2	; 0x02
    1c76:	93 81       	ldd	r25, Z+3	; 0x03
    1c78:	10 97       	sbiw	r26, 0x00	; 0
    1c7a:	29 f0       	breq	.+10     	; 0x1c86 <malloc+0x44>
    1c7c:	13 96       	adiw	r26, 0x03	; 3
    1c7e:	9c 93       	st	X, r25
    1c80:	8e 93       	st	-X, r24
    1c82:	12 97       	sbiw	r26, 0x02	; 2
    1c84:	2c c0       	rjmp	.+88     	; 0x1cde <malloc+0x9c>
    1c86:	90 93 15 05 	sts	0x0515, r25
    1c8a:	80 93 14 05 	sts	0x0514, r24
    1c8e:	27 c0       	rjmp	.+78     	; 0x1cde <malloc+0x9c>
    1c90:	21 15       	cp	r18, r1
    1c92:	31 05       	cpc	r19, r1
    1c94:	31 f0       	breq	.+12     	; 0x1ca2 <malloc+0x60>
    1c96:	42 17       	cp	r20, r18
    1c98:	53 07       	cpc	r21, r19
    1c9a:	18 f0       	brcs	.+6      	; 0x1ca2 <malloc+0x60>
    1c9c:	a9 01       	movw	r20, r18
    1c9e:	db 01       	movw	r26, r22
    1ca0:	01 c0       	rjmp	.+2      	; 0x1ca4 <malloc+0x62>
    1ca2:	ef 01       	movw	r28, r30
    1ca4:	9a 01       	movw	r18, r20
    1ca6:	bd 01       	movw	r22, r26
    1ca8:	df 01       	movw	r26, r30
    1caa:	02 80       	ldd	r0, Z+2	; 0x02
    1cac:	f3 81       	ldd	r31, Z+3	; 0x03
    1cae:	e0 2d       	mov	r30, r0
    1cb0:	d7 cf       	rjmp	.-82     	; 0x1c60 <malloc+0x1e>
    1cb2:	21 15       	cp	r18, r1
    1cb4:	31 05       	cpc	r19, r1
    1cb6:	f9 f0       	breq	.+62     	; 0x1cf6 <malloc+0xb4>
    1cb8:	28 1b       	sub	r18, r24
    1cba:	39 0b       	sbc	r19, r25
    1cbc:	24 30       	cpi	r18, 0x04	; 4
    1cbe:	31 05       	cpc	r19, r1
    1cc0:	80 f4       	brcc	.+32     	; 0x1ce2 <malloc+0xa0>
    1cc2:	8a 81       	ldd	r24, Y+2	; 0x02
    1cc4:	9b 81       	ldd	r25, Y+3	; 0x03
    1cc6:	61 15       	cp	r22, r1
    1cc8:	71 05       	cpc	r23, r1
    1cca:	21 f0       	breq	.+8      	; 0x1cd4 <malloc+0x92>
    1ccc:	fb 01       	movw	r30, r22
    1cce:	93 83       	std	Z+3, r25	; 0x03
    1cd0:	82 83       	std	Z+2, r24	; 0x02
    1cd2:	04 c0       	rjmp	.+8      	; 0x1cdc <malloc+0x9a>
    1cd4:	90 93 15 05 	sts	0x0515, r25
    1cd8:	80 93 14 05 	sts	0x0514, r24
    1cdc:	fe 01       	movw	r30, r28
    1cde:	32 96       	adiw	r30, 0x02	; 2
    1ce0:	44 c0       	rjmp	.+136    	; 0x1d6a <malloc+0x128>
    1ce2:	fe 01       	movw	r30, r28
    1ce4:	e2 0f       	add	r30, r18
    1ce6:	f3 1f       	adc	r31, r19
    1ce8:	81 93       	st	Z+, r24
    1cea:	91 93       	st	Z+, r25
    1cec:	22 50       	subi	r18, 0x02	; 2
    1cee:	31 09       	sbc	r19, r1
    1cf0:	39 83       	std	Y+1, r19	; 0x01
    1cf2:	28 83       	st	Y, r18
    1cf4:	3a c0       	rjmp	.+116    	; 0x1d6a <malloc+0x128>
    1cf6:	20 91 12 05 	lds	r18, 0x0512
    1cfa:	30 91 13 05 	lds	r19, 0x0513
    1cfe:	23 2b       	or	r18, r19
    1d00:	41 f4       	brne	.+16     	; 0x1d12 <malloc+0xd0>
    1d02:	20 91 02 02 	lds	r18, 0x0202
    1d06:	30 91 03 02 	lds	r19, 0x0203
    1d0a:	30 93 13 05 	sts	0x0513, r19
    1d0e:	20 93 12 05 	sts	0x0512, r18
    1d12:	20 91 00 02 	lds	r18, 0x0200
    1d16:	30 91 01 02 	lds	r19, 0x0201
    1d1a:	21 15       	cp	r18, r1
    1d1c:	31 05       	cpc	r19, r1
    1d1e:	41 f4       	brne	.+16     	; 0x1d30 <malloc+0xee>
    1d20:	2d b7       	in	r18, 0x3d	; 61
    1d22:	3e b7       	in	r19, 0x3e	; 62
    1d24:	40 91 04 02 	lds	r20, 0x0204
    1d28:	50 91 05 02 	lds	r21, 0x0205
    1d2c:	24 1b       	sub	r18, r20
    1d2e:	35 0b       	sbc	r19, r21
    1d30:	e0 91 12 05 	lds	r30, 0x0512
    1d34:	f0 91 13 05 	lds	r31, 0x0513
    1d38:	e2 17       	cp	r30, r18
    1d3a:	f3 07       	cpc	r31, r19
    1d3c:	a0 f4       	brcc	.+40     	; 0x1d66 <malloc+0x124>
    1d3e:	2e 1b       	sub	r18, r30
    1d40:	3f 0b       	sbc	r19, r31
    1d42:	28 17       	cp	r18, r24
    1d44:	39 07       	cpc	r19, r25
    1d46:	78 f0       	brcs	.+30     	; 0x1d66 <malloc+0x124>
    1d48:	ac 01       	movw	r20, r24
    1d4a:	4e 5f       	subi	r20, 0xFE	; 254
    1d4c:	5f 4f       	sbci	r21, 0xFF	; 255
    1d4e:	24 17       	cp	r18, r20
    1d50:	35 07       	cpc	r19, r21
    1d52:	48 f0       	brcs	.+18     	; 0x1d66 <malloc+0x124>
    1d54:	4e 0f       	add	r20, r30
    1d56:	5f 1f       	adc	r21, r31
    1d58:	50 93 13 05 	sts	0x0513, r21
    1d5c:	40 93 12 05 	sts	0x0512, r20
    1d60:	81 93       	st	Z+, r24
    1d62:	91 93       	st	Z+, r25
    1d64:	02 c0       	rjmp	.+4      	; 0x1d6a <malloc+0x128>
    1d66:	e0 e0       	ldi	r30, 0x00	; 0
    1d68:	f0 e0       	ldi	r31, 0x00	; 0
    1d6a:	cf 01       	movw	r24, r30
    1d6c:	df 91       	pop	r29
    1d6e:	cf 91       	pop	r28
    1d70:	08 95       	ret

00001d72 <free>:
    1d72:	cf 93       	push	r28
    1d74:	df 93       	push	r29
    1d76:	00 97       	sbiw	r24, 0x00	; 0
    1d78:	09 f4       	brne	.+2      	; 0x1d7c <free+0xa>
    1d7a:	87 c0       	rjmp	.+270    	; 0x1e8a <free+0x118>
    1d7c:	fc 01       	movw	r30, r24
    1d7e:	32 97       	sbiw	r30, 0x02	; 2
    1d80:	13 82       	std	Z+3, r1	; 0x03
    1d82:	12 82       	std	Z+2, r1	; 0x02
    1d84:	c0 91 14 05 	lds	r28, 0x0514
    1d88:	d0 91 15 05 	lds	r29, 0x0515
    1d8c:	20 97       	sbiw	r28, 0x00	; 0
    1d8e:	81 f4       	brne	.+32     	; 0x1db0 <free+0x3e>
    1d90:	20 81       	ld	r18, Z
    1d92:	31 81       	ldd	r19, Z+1	; 0x01
    1d94:	28 0f       	add	r18, r24
    1d96:	39 1f       	adc	r19, r25
    1d98:	80 91 12 05 	lds	r24, 0x0512
    1d9c:	90 91 13 05 	lds	r25, 0x0513
    1da0:	82 17       	cp	r24, r18
    1da2:	93 07       	cpc	r25, r19
    1da4:	79 f5       	brne	.+94     	; 0x1e04 <free+0x92>
    1da6:	f0 93 13 05 	sts	0x0513, r31
    1daa:	e0 93 12 05 	sts	0x0512, r30
    1dae:	6d c0       	rjmp	.+218    	; 0x1e8a <free+0x118>
    1db0:	de 01       	movw	r26, r28
    1db2:	20 e0       	ldi	r18, 0x00	; 0
    1db4:	30 e0       	ldi	r19, 0x00	; 0
    1db6:	ae 17       	cp	r26, r30
    1db8:	bf 07       	cpc	r27, r31
    1dba:	50 f4       	brcc	.+20     	; 0x1dd0 <free+0x5e>
    1dbc:	12 96       	adiw	r26, 0x02	; 2
    1dbe:	4d 91       	ld	r20, X+
    1dc0:	5c 91       	ld	r21, X
    1dc2:	13 97       	sbiw	r26, 0x03	; 3
    1dc4:	9d 01       	movw	r18, r26
    1dc6:	41 15       	cp	r20, r1
    1dc8:	51 05       	cpc	r21, r1
    1dca:	09 f1       	breq	.+66     	; 0x1e0e <free+0x9c>
    1dcc:	da 01       	movw	r26, r20
    1dce:	f3 cf       	rjmp	.-26     	; 0x1db6 <free+0x44>
    1dd0:	b3 83       	std	Z+3, r27	; 0x03
    1dd2:	a2 83       	std	Z+2, r26	; 0x02
    1dd4:	40 81       	ld	r20, Z
    1dd6:	51 81       	ldd	r21, Z+1	; 0x01
    1dd8:	84 0f       	add	r24, r20
    1dda:	95 1f       	adc	r25, r21
    1ddc:	8a 17       	cp	r24, r26
    1dde:	9b 07       	cpc	r25, r27
    1de0:	71 f4       	brne	.+28     	; 0x1dfe <free+0x8c>
    1de2:	8d 91       	ld	r24, X+
    1de4:	9c 91       	ld	r25, X
    1de6:	11 97       	sbiw	r26, 0x01	; 1
    1de8:	84 0f       	add	r24, r20
    1dea:	95 1f       	adc	r25, r21
    1dec:	02 96       	adiw	r24, 0x02	; 2
    1dee:	91 83       	std	Z+1, r25	; 0x01
    1df0:	80 83       	st	Z, r24
    1df2:	12 96       	adiw	r26, 0x02	; 2
    1df4:	8d 91       	ld	r24, X+
    1df6:	9c 91       	ld	r25, X
    1df8:	13 97       	sbiw	r26, 0x03	; 3
    1dfa:	93 83       	std	Z+3, r25	; 0x03
    1dfc:	82 83       	std	Z+2, r24	; 0x02
    1dfe:	21 15       	cp	r18, r1
    1e00:	31 05       	cpc	r19, r1
    1e02:	29 f4       	brne	.+10     	; 0x1e0e <free+0x9c>
    1e04:	f0 93 15 05 	sts	0x0515, r31
    1e08:	e0 93 14 05 	sts	0x0514, r30
    1e0c:	3e c0       	rjmp	.+124    	; 0x1e8a <free+0x118>
    1e0e:	d9 01       	movw	r26, r18
    1e10:	13 96       	adiw	r26, 0x03	; 3
    1e12:	fc 93       	st	X, r31
    1e14:	ee 93       	st	-X, r30
    1e16:	12 97       	sbiw	r26, 0x02	; 2
    1e18:	4d 91       	ld	r20, X+
    1e1a:	5d 91       	ld	r21, X+
    1e1c:	a4 0f       	add	r26, r20
    1e1e:	b5 1f       	adc	r27, r21
    1e20:	ea 17       	cp	r30, r26
    1e22:	fb 07       	cpc	r31, r27
    1e24:	79 f4       	brne	.+30     	; 0x1e44 <free+0xd2>
    1e26:	80 81       	ld	r24, Z
    1e28:	91 81       	ldd	r25, Z+1	; 0x01
    1e2a:	84 0f       	add	r24, r20
    1e2c:	95 1f       	adc	r25, r21
    1e2e:	02 96       	adiw	r24, 0x02	; 2
    1e30:	d9 01       	movw	r26, r18
    1e32:	11 96       	adiw	r26, 0x01	; 1
    1e34:	9c 93       	st	X, r25
    1e36:	8e 93       	st	-X, r24
    1e38:	82 81       	ldd	r24, Z+2	; 0x02
    1e3a:	93 81       	ldd	r25, Z+3	; 0x03
    1e3c:	13 96       	adiw	r26, 0x03	; 3
    1e3e:	9c 93       	st	X, r25
    1e40:	8e 93       	st	-X, r24
    1e42:	12 97       	sbiw	r26, 0x02	; 2
    1e44:	e0 e0       	ldi	r30, 0x00	; 0
    1e46:	f0 e0       	ldi	r31, 0x00	; 0
    1e48:	8a 81       	ldd	r24, Y+2	; 0x02
    1e4a:	9b 81       	ldd	r25, Y+3	; 0x03
    1e4c:	00 97       	sbiw	r24, 0x00	; 0
    1e4e:	19 f0       	breq	.+6      	; 0x1e56 <free+0xe4>
    1e50:	fe 01       	movw	r30, r28
    1e52:	ec 01       	movw	r28, r24
    1e54:	f9 cf       	rjmp	.-14     	; 0x1e48 <free+0xd6>
    1e56:	ce 01       	movw	r24, r28
    1e58:	02 96       	adiw	r24, 0x02	; 2
    1e5a:	28 81       	ld	r18, Y
    1e5c:	39 81       	ldd	r19, Y+1	; 0x01
    1e5e:	82 0f       	add	r24, r18
    1e60:	93 1f       	adc	r25, r19
    1e62:	20 91 12 05 	lds	r18, 0x0512
    1e66:	30 91 13 05 	lds	r19, 0x0513
    1e6a:	28 17       	cp	r18, r24
    1e6c:	39 07       	cpc	r19, r25
    1e6e:	69 f4       	brne	.+26     	; 0x1e8a <free+0x118>
    1e70:	30 97       	sbiw	r30, 0x00	; 0
    1e72:	29 f4       	brne	.+10     	; 0x1e7e <free+0x10c>
    1e74:	10 92 15 05 	sts	0x0515, r1
    1e78:	10 92 14 05 	sts	0x0514, r1
    1e7c:	02 c0       	rjmp	.+4      	; 0x1e82 <free+0x110>
    1e7e:	13 82       	std	Z+3, r1	; 0x03
    1e80:	12 82       	std	Z+2, r1	; 0x02
    1e82:	d0 93 13 05 	sts	0x0513, r29
    1e86:	c0 93 12 05 	sts	0x0512, r28
    1e8a:	df 91       	pop	r29
    1e8c:	cf 91       	pop	r28
    1e8e:	08 95       	ret

00001e90 <strnlen_P>:
    1e90:	fc 01       	movw	r30, r24
    1e92:	05 90       	lpm	r0, Z+
    1e94:	61 50       	subi	r22, 0x01	; 1
    1e96:	70 40       	sbci	r23, 0x00	; 0
    1e98:	01 10       	cpse	r0, r1
    1e9a:	d8 f7       	brcc	.-10     	; 0x1e92 <strnlen_P+0x2>
    1e9c:	80 95       	com	r24
    1e9e:	90 95       	com	r25
    1ea0:	8e 0f       	add	r24, r30
    1ea2:	9f 1f       	adc	r25, r31
    1ea4:	08 95       	ret

00001ea6 <memset>:
    1ea6:	dc 01       	movw	r26, r24
    1ea8:	01 c0       	rjmp	.+2      	; 0x1eac <memset+0x6>
    1eaa:	6d 93       	st	X+, r22
    1eac:	41 50       	subi	r20, 0x01	; 1
    1eae:	50 40       	sbci	r21, 0x00	; 0
    1eb0:	e0 f7       	brcc	.-8      	; 0x1eaa <memset+0x4>
    1eb2:	08 95       	ret

00001eb4 <strnlen>:
    1eb4:	fc 01       	movw	r30, r24
    1eb6:	61 50       	subi	r22, 0x01	; 1
    1eb8:	70 40       	sbci	r23, 0x00	; 0
    1eba:	01 90       	ld	r0, Z+
    1ebc:	01 10       	cpse	r0, r1
    1ebe:	d8 f7       	brcc	.-10     	; 0x1eb6 <strnlen+0x2>
    1ec0:	80 95       	com	r24
    1ec2:	90 95       	com	r25
    1ec4:	8e 0f       	add	r24, r30
    1ec6:	9f 1f       	adc	r25, r31
    1ec8:	08 95       	ret

00001eca <fputc>:
    1eca:	0f 93       	push	r16
    1ecc:	1f 93       	push	r17
    1ece:	cf 93       	push	r28
    1ed0:	df 93       	push	r29
    1ed2:	18 2f       	mov	r17, r24
    1ed4:	09 2f       	mov	r16, r25
    1ed6:	eb 01       	movw	r28, r22
    1ed8:	8b 81       	ldd	r24, Y+3	; 0x03
    1eda:	81 fd       	sbrc	r24, 1
    1edc:	03 c0       	rjmp	.+6      	; 0x1ee4 <fputc+0x1a>
    1ede:	8f ef       	ldi	r24, 0xFF	; 255
    1ee0:	9f ef       	ldi	r25, 0xFF	; 255
    1ee2:	20 c0       	rjmp	.+64     	; 0x1f24 <fputc+0x5a>
    1ee4:	82 ff       	sbrs	r24, 2
    1ee6:	10 c0       	rjmp	.+32     	; 0x1f08 <fputc+0x3e>
    1ee8:	4e 81       	ldd	r20, Y+6	; 0x06
    1eea:	5f 81       	ldd	r21, Y+7	; 0x07
    1eec:	2c 81       	ldd	r18, Y+4	; 0x04
    1eee:	3d 81       	ldd	r19, Y+5	; 0x05
    1ef0:	42 17       	cp	r20, r18
    1ef2:	53 07       	cpc	r21, r19
    1ef4:	7c f4       	brge	.+30     	; 0x1f14 <fputc+0x4a>
    1ef6:	e8 81       	ld	r30, Y
    1ef8:	f9 81       	ldd	r31, Y+1	; 0x01
    1efa:	9f 01       	movw	r18, r30
    1efc:	2f 5f       	subi	r18, 0xFF	; 255
    1efe:	3f 4f       	sbci	r19, 0xFF	; 255
    1f00:	39 83       	std	Y+1, r19	; 0x01
    1f02:	28 83       	st	Y, r18
    1f04:	10 83       	st	Z, r17
    1f06:	06 c0       	rjmp	.+12     	; 0x1f14 <fputc+0x4a>
    1f08:	e8 85       	ldd	r30, Y+8	; 0x08
    1f0a:	f9 85       	ldd	r31, Y+9	; 0x09
    1f0c:	81 2f       	mov	r24, r17
    1f0e:	19 95       	eicall
    1f10:	89 2b       	or	r24, r25
    1f12:	29 f7       	brne	.-54     	; 0x1ede <fputc+0x14>
    1f14:	2e 81       	ldd	r18, Y+6	; 0x06
    1f16:	3f 81       	ldd	r19, Y+7	; 0x07
    1f18:	2f 5f       	subi	r18, 0xFF	; 255
    1f1a:	3f 4f       	sbci	r19, 0xFF	; 255
    1f1c:	3f 83       	std	Y+7, r19	; 0x07
    1f1e:	2e 83       	std	Y+6, r18	; 0x06
    1f20:	81 2f       	mov	r24, r17
    1f22:	90 2f       	mov	r25, r16
    1f24:	df 91       	pop	r29
    1f26:	cf 91       	pop	r28
    1f28:	1f 91       	pop	r17
    1f2a:	0f 91       	pop	r16
    1f2c:	08 95       	ret

00001f2e <__ultoa_invert>:
    1f2e:	fa 01       	movw	r30, r20
    1f30:	aa 27       	eor	r26, r26
    1f32:	28 30       	cpi	r18, 0x08	; 8
    1f34:	51 f1       	breq	.+84     	; 0x1f8a <__ultoa_invert+0x5c>
    1f36:	20 31       	cpi	r18, 0x10	; 16
    1f38:	81 f1       	breq	.+96     	; 0x1f9a <__ultoa_invert+0x6c>
    1f3a:	e8 94       	clt
    1f3c:	6f 93       	push	r22
    1f3e:	6e 7f       	andi	r22, 0xFE	; 254
    1f40:	6e 5f       	subi	r22, 0xFE	; 254
    1f42:	7f 4f       	sbci	r23, 0xFF	; 255
    1f44:	8f 4f       	sbci	r24, 0xFF	; 255
    1f46:	9f 4f       	sbci	r25, 0xFF	; 255
    1f48:	af 4f       	sbci	r26, 0xFF	; 255
    1f4a:	b1 e0       	ldi	r27, 0x01	; 1
    1f4c:	3e d0       	rcall	.+124    	; 0x1fca <__ultoa_invert+0x9c>
    1f4e:	b4 e0       	ldi	r27, 0x04	; 4
    1f50:	3c d0       	rcall	.+120    	; 0x1fca <__ultoa_invert+0x9c>
    1f52:	67 0f       	add	r22, r23
    1f54:	78 1f       	adc	r23, r24
    1f56:	89 1f       	adc	r24, r25
    1f58:	9a 1f       	adc	r25, r26
    1f5a:	a1 1d       	adc	r26, r1
    1f5c:	68 0f       	add	r22, r24
    1f5e:	79 1f       	adc	r23, r25
    1f60:	8a 1f       	adc	r24, r26
    1f62:	91 1d       	adc	r25, r1
    1f64:	a1 1d       	adc	r26, r1
    1f66:	6a 0f       	add	r22, r26
    1f68:	71 1d       	adc	r23, r1
    1f6a:	81 1d       	adc	r24, r1
    1f6c:	91 1d       	adc	r25, r1
    1f6e:	a1 1d       	adc	r26, r1
    1f70:	20 d0       	rcall	.+64     	; 0x1fb2 <__ultoa_invert+0x84>
    1f72:	09 f4       	brne	.+2      	; 0x1f76 <__ultoa_invert+0x48>
    1f74:	68 94       	set
    1f76:	3f 91       	pop	r19
    1f78:	2a e0       	ldi	r18, 0x0A	; 10
    1f7a:	26 9f       	mul	r18, r22
    1f7c:	11 24       	eor	r1, r1
    1f7e:	30 19       	sub	r19, r0
    1f80:	30 5d       	subi	r19, 0xD0	; 208
    1f82:	31 93       	st	Z+, r19
    1f84:	de f6       	brtc	.-74     	; 0x1f3c <__ultoa_invert+0xe>
    1f86:	cf 01       	movw	r24, r30
    1f88:	08 95       	ret
    1f8a:	46 2f       	mov	r20, r22
    1f8c:	47 70       	andi	r20, 0x07	; 7
    1f8e:	40 5d       	subi	r20, 0xD0	; 208
    1f90:	41 93       	st	Z+, r20
    1f92:	b3 e0       	ldi	r27, 0x03	; 3
    1f94:	0f d0       	rcall	.+30     	; 0x1fb4 <__ultoa_invert+0x86>
    1f96:	c9 f7       	brne	.-14     	; 0x1f8a <__ultoa_invert+0x5c>
    1f98:	f6 cf       	rjmp	.-20     	; 0x1f86 <__ultoa_invert+0x58>
    1f9a:	46 2f       	mov	r20, r22
    1f9c:	4f 70       	andi	r20, 0x0F	; 15
    1f9e:	40 5d       	subi	r20, 0xD0	; 208
    1fa0:	4a 33       	cpi	r20, 0x3A	; 58
    1fa2:	18 f0       	brcs	.+6      	; 0x1faa <__ultoa_invert+0x7c>
    1fa4:	49 5d       	subi	r20, 0xD9	; 217
    1fa6:	31 fd       	sbrc	r19, 1
    1fa8:	40 52       	subi	r20, 0x20	; 32
    1faa:	41 93       	st	Z+, r20
    1fac:	02 d0       	rcall	.+4      	; 0x1fb2 <__ultoa_invert+0x84>
    1fae:	a9 f7       	brne	.-22     	; 0x1f9a <__ultoa_invert+0x6c>
    1fb0:	ea cf       	rjmp	.-44     	; 0x1f86 <__ultoa_invert+0x58>
    1fb2:	b4 e0       	ldi	r27, 0x04	; 4
    1fb4:	a6 95       	lsr	r26
    1fb6:	97 95       	ror	r25
    1fb8:	87 95       	ror	r24
    1fba:	77 95       	ror	r23
    1fbc:	67 95       	ror	r22
    1fbe:	ba 95       	dec	r27
    1fc0:	c9 f7       	brne	.-14     	; 0x1fb4 <__ultoa_invert+0x86>
    1fc2:	00 97       	sbiw	r24, 0x00	; 0
    1fc4:	61 05       	cpc	r22, r1
    1fc6:	71 05       	cpc	r23, r1
    1fc8:	08 95       	ret
    1fca:	9b 01       	movw	r18, r22
    1fcc:	ac 01       	movw	r20, r24
    1fce:	0a 2e       	mov	r0, r26
    1fd0:	06 94       	lsr	r0
    1fd2:	57 95       	ror	r21
    1fd4:	47 95       	ror	r20
    1fd6:	37 95       	ror	r19
    1fd8:	27 95       	ror	r18
    1fda:	ba 95       	dec	r27
    1fdc:	c9 f7       	brne	.-14     	; 0x1fd0 <__ultoa_invert+0xa2>
    1fde:	62 0f       	add	r22, r18
    1fe0:	73 1f       	adc	r23, r19
    1fe2:	84 1f       	adc	r24, r20
    1fe4:	95 1f       	adc	r25, r21
    1fe6:	a0 1d       	adc	r26, r0
    1fe8:	08 95       	ret

00001fea <_exit>:
    1fea:	f8 94       	cli

00001fec <__stop_program>:
    1fec:	ff cf       	rjmp	.-2      	; 0x1fec <__stop_program>
