v 20140308 2
C 44200 47500 1 0 0 5V-plus-1.sym
C 47100 47000 1 0 0 output-2.sym
{
T 48000 47200 5 10 0 0 0 0 1
net=CPU_CLK:1
T 47300 47700 5 10 0 0 0 0 1
device=none
T 47900 47100 5 10 1 1 0 1 1
value=CPU_CLK
}
C 47100 46600 1 0 0 output-2.sym
{
T 48000 46800 5 10 0 0 0 0 1
net=FPGA_CLK:1
T 47300 47300 5 10 0 0 0 0 1
device=none
T 48000 46700 5 10 1 1 0 1 1
value=FPGA_CLK
}
C 43400 46600 1 90 0 capacitor-1.sym
{
T 42700 46800 5 10 0 0 90 0 1
device=CAPACITOR
T 42500 46800 5 10 0 0 90 0 1
symversion=0.1
T 42900 46800 5 10 1 1 90 0 1
refdes=C47
T 43300 46800 5 10 1 1 0 0 1
value=100n
T 43400 46600 5 10 0 0 0 0 1
footprint=CAPC2012L
}
C 43100 46300 1 0 0 gnd-1.sym
N 44400 47500 43200 47500 4
C 45000 46000 1 0 0 gnd-1.sym
C 44300 46300 1 0 0 OSC.sym
{
T 44800 47300 5 10 1 1 0 0 1
refdes=OSC1
T 44300 46295 5 10 0 1 0 0 1
footprint=OSC_SMD
T 45300 46800 5 10 1 1 0 0 1
value=20M
}
C 47300 44700 1 90 0 resistor-1.sym
{
T 46900 45000 5 10 0 0 90 0 1
device=RESISTOR
T 47300 44700 5 10 0 1 0 0 1
footprint=RESC2012L
T 47000 45000 5 10 1 1 90 0 1
refdes=R82
T 47300 45100 5 10 1 1 0 0 1
value=121
}
C 47100 44700 1 270 0 led-2.sym
{
T 47700 44600 5 10 0 0 270 0 1
device=LED
T 47100 44700 5 10 0 0 0 0 1
footprint=SMD_DIODE 60 30
T 47300 44000 5 10 1 1 270 0 1
refdes=D9
}
C 47100 43500 1 0 0 gnd-1.sym
C 48600 45700 1 180 0 input-2.sym
{
T 48600 45400 5 10 0 0 180 0 1
net=LED_TST:1
T 48000 45000 5 10 0 0 180 0 1
device=none
T 48100 45600 5 10 1 1 180 7 1
value=LED_TST
}
N 44400 46300 44000 46300 4
N 44000 46300 44000 47500 4
N 47100 47100 45500 47100 4
C 47100 46800 1 180 0 resistor-1.sym
{
T 46800 46400 5 10 0 0 180 0 1
device=RESISTOR
T 47100 47000 5 10 0 1 180 0 1
refdes=R89
T 46700 46900 5 10 0 1 90 0 1
value=121
T 46400 46900 5 10 0 1 90 0 1
footprint=RESC2012L
}
N 46200 46700 46200 47100 4
