// Seed: 4157551570
module module_0 (
    input  wor  id_0,
    output wor  id_1,
    input  tri  id_2,
    input  wire id_3
);
  wor id_5;
  for (id_6 = id_2; 1; id_1 = id_3) assign id_6 = 1 - 1;
  id_7(
      .id_0(id_6.id_3), .id_1({1{id_5}})
  );
  wire id_8, id_9, id_10;
  wire id_11;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input wire id_2#(.id_19(~id_15)),
    input tri id_3,
    input tri0 id_4,
    output supply0 id_5,
    output wand id_6,
    input uwire id_7,
    input wor id_8,
    input wire id_9,
    input wand id_10,
    input uwire id_11
    , id_20,
    input wire id_12,
    output supply0 id_13,
    output tri1 id_14,
    input supply1 id_15,
    input tri id_16,
    input tri id_17
);
  assign id_6 = id_19;
  module_0 modCall_1 (
      id_15,
      id_14,
      id_15,
      id_4
  );
  assign modCall_1.type_12 = 0;
endmodule
