module adder(input a, b, output reg result); // declaring module and its inputs/outputs
always@(posedge clk) begin //always block triggered on rising edge of clock
	result <= a + b; //result assigned to the sum of inputs a and b
end
endmodule //end of module