[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  21560       tick       3192942       1489959       1441123       3192942 
      2  21560       tick       4234139       2074412       2050744       4234139 
      3  21560       tick       4240986       2076797       2054073       4240986 
      4  21560       tick       4234773       2074917       2056470       4234773 
      5  21560       tick       4236563       2075207       2054492       4236563 
      6  21560       tick       4231509       2072176       2057422       4231509 
      7  21560       tick       4239762       2075971       2050124       4239762 
      8  21560       tick       4232139       2073414       2055401       4232139 
      9  21560       tick       4231986       2072772       2056569       4231986 
     10  21560       tick       4228567       2071474       2049132       4228567 
     11  21560       tick       4226584       2070169       2054778       4226584 
     12  21560       tick       4226731       2071105       2053131       4226731 
     13  21560       tick       4230164       2072750       2052834       4230164 
     14  21560       tick       4230015       2072266       2055329       4230015 
     15  21560       tick       4232452       2073355       2052295       4232452 
     16  21560       tick       4233322       2073281       2057931       4233322 
     17  21560       tick       4230454       2072256       2056146       4230454 
     18  21560       tick       4234824       2074630       2049594       4234824 
     19  21560       tick       4232764       2073915       2053712       4232764 
     20  21560       exit       2262693       1108387       1098918       2262693 
