// Seed: 2479796390
`timescale 1ps / 1ps
module module_0;
  initial id_0 = 1;
  reg id_1, id_2;
  assign id_1 = id_2;
  type_20(
      (id_1), 1 ^ 1, 1, 1, id_0, 1'b0
  );
  wor id_3;
  reg id_4;
  always @(negedge id_3[1]) begin
    if (1'b0) id_4 <= id_0;
  end
  logic id_5, id_6, id_7, id_8, id_9, id_10, id_11;
  integer id_12, id_13, id_14, id_15;
  logic id_16;
  logic id_17;
  logic id_18;
  assign id_5 = 1;
endmodule
