# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../example.srcs/sources_1/new/test.v" \
"../../../../example.ip_user_files/bd/fulladder/ip/fulladder_util_vector_logic_0_0/sim/fulladder_util_vector_logic_0_0.v" \
"../../../../example.ip_user_files/bd/fulladder/ip/fulladder_util_vector_logic_0_1/sim/fulladder_util_vector_logic_0_1.v" \
"../../../../example.ip_user_files/bd/fulladder/ip/fulladder_test_0_0/sim/fulladder_test_0_0.v" \
"../../../../example.ip_user_files/bd/fulladder/ip/fulladder_test_0_1/sim/fulladder_test_0_1.v" \
"../../../../example.ip_user_files/bd/fulladder/ip/fulladder_test_1_0/sim/fulladder_test_1_0.v" \
"../../../../example.ip_user_files/bd/fulladder/sim/fulladder.v" \
"../../../../example.srcs/sources_1/bd/fulladder/hdl/fulladder_wrapper.v" \
"../../../../example.srcs/sim_1/new/fulladder_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
