WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000002 cycles: 1255796 cumulative IPC: 3.982 (Simulation time: 00 hr 00 min 24 sec)
Warmup complete CPU 0 instructions: 5000002 cycles: 1255796 cumulative IPC: 3.982 (Simulation time: 00 hr 00 min 24 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 16210394 heartbeat IPC: 0.6169 cumulative IPC: 0.3343 (Simulation time: 00 hr 03 min 34 sec)
Simulation finished CPU 0 instructions: 5000003 cycles: 14954600 cumulative IPC: 0.3343 (Simulation time: 00 hr 03 min 34 sec)
Simulation complete CPU 0 instructions: 5000003 cycles: 14954600 cumulative IPC: 0.3343 (Simulation time: 00 hr 03 min 34 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/omnetpp_340B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.3343 instructions: 5000003 cycles: 14954600
CPU 0 Branch Prediction Accuracy: 95.96% MPKI: 9.653 Average ROB Occupancy at Mispredict: 67.73
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0002
BRANCH_INDIRECT: 0.0262
BRANCH_CONDITIONAL: 9.57
BRANCH_DIRECT_CALL: 0.0006
BRANCH_INDIRECT_CALL: 0.0348
BRANCH_RETURN: 0.0212

LLC TOTAL        ACCESS:     188208 HIT:      83590 MISS:     104618
LLC LOAD         ACCESS:     105796 HIT:      26408 MISS:      79388
LLC RFO          ACCESS:      14518 HIT:       1537 MISS:      12981
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      51106 HIT:      51056 MISS:         50
LLC TRANSLATION  ACCESS:      16788 HIT:       4589 MISS:      12199
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 432.8 cycles
cpu0_DTLB TOTAL        ACCESS:    1452871 HIT:    1315762 MISS:     137109
cpu0_DTLB LOAD         ACCESS:    1452871 HIT:    1315762 MISS:     137109
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 55.59 cycles
cpu0_ITLB TOTAL        ACCESS:     211457 HIT:     211180 MISS:        277
cpu0_ITLB LOAD         ACCESS:     211457 HIT:     211180 MISS:        277
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 55.71 cycles
cpu0_L1D TOTAL        ACCESS:    1835156 HIT:    1508797 MISS:     326359
cpu0_L1D LOAD         ACCESS:     942711 HIT:     742022 MISS:     200689
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     865354 HIT:     764154 MISS:     101200
cpu0_L1D TRANSLATION  ACCESS:      27091 HIT:       2621 MISS:      24470
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 147.9 cycles
cpu0_L1I TOTAL        ACCESS:     228051 HIT:     227659 MISS:        392
cpu0_L1I LOAD         ACCESS:     228051 HIT:     227659 MISS:        392
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 85.59 cycles
cpu0_L2C TOTAL        ACCESS:     219190 HIT:      81845 MISS:     137345
cpu0_L2C LOAD         ACCESS:     120473 HIT:      14677 MISS:     105796
cpu0_L2C RFO          ACCESS:      16392 HIT:       1874 MISS:      14518
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      57924 HIT:      57681 MISS:        243
cpu0_L2C TRANSLATION  ACCESS:      24401 HIT:       7613 MISS:      16788
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 350.4 cycles
cpu0_STLB TOTAL        ACCESS:      90642 HIT:      64693 MISS:      25949
cpu0_STLB LOAD         ACCESS:      90642 HIT:      64693 MISS:      25949
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 294.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      13436
  ROW_BUFFER_MISS:      91021
 AVG DBUS CONGESTED CYCLE: 3.949
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        116
  FULL:      42272
