# do bin2ssd_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /opt/altera/13.0sp1/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /opt/altera/13.0sp1/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/home/elisa.r/DLP/componentes_contador_ultimaVersao/bin2ssd.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bin2ssd
# -- Compiling architecture v1 of bin2ssd
# vcom -93 -work work {/home/elisa.r/DLP/componentes_contador_ultimaVersao/count_up.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity count_up
# -- Compiling architecture v1 of count_up
# vcom -93 -work work {/home/elisa.r/DLP/componentes_contador_ultimaVersao/timer0_9H.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity timer0_9H
# -- Compiling architecture v1 of timer0_9H
# 
vsim work.timer0_9h
# vsim work.timer0_9h 
# //  ModelSim ALTERA 10.1d Nov  2 2012 Linux 4.19.0-6-amd64
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.timer0_9h(v1)
# Loading work.bin2ssd(v1)
# Loading work.count_up(v1)
add wave -position end  sim:/timer0_9h/clk_50MHz
add wave -position end  sim:/timer0_9h/ssd_centena
add wave -position end  sim:/timer0_9h/ssd_dezena
add wave -position end  sim:/timer0_9h/ssd_unidade
force -freeze sim:/timer0_9h/clk_50MHz 1 0, 0 {10000 ps} -r 20ns
add wave -position 1  sim:/timer0_9h/rst
add wave -position end  sim:/timer0_9h/rst
add wave -position end  sim:/timer0_9h/ssd_unidade
add wave -position end  sim:/timer0_9h/ssd_dezena
add wave -position end  sim:/timer0_9h/ssd_centena
add wave -position end  sim:/timer0_9h/bin0_9
add wave -position end  sim:/timer0_9h/bin20_9
add wave -position end  sim:/timer0_9h/bin30_9
add wave -position end  sim:/timer0_9h/tipo_s
add wave -position end  sim:/timer0_9h/clk_1sec
add wave -position end  sim:/timer0_9h/clk_out_unidade
add wave -position end  sim:/timer0_9h/clk_out_dezena
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/elisa.r/DLP/componentes_contador_ultimaVersao/simulation/modelsim/wave.do
force -freeze sim:/timer0_9h/rst 1 0
do tb.do
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bin2ssd
# -- Compiling architecture v1 of bin2ssd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity count_up
# -- Compiling architecture v1 of count_up
# ** Error: <EOF> reached in ./tb.do with incomplete command at line 3
do tb.do
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bin2ssd
# -- Compiling architecture v1 of bin2ssd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity count_up
# -- Compiling architecture v1 of count_up
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity timer0_9H
# -- Compiling architecture v1 of timer0_9H
# vsim work.timer0_9h 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.timer0_9h(v1)
# Loading work.bin2ssd(v1)
# Loading work.count_up(v1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /timer0_9h/displayCentena
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /timer0_9h/displayDezena
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /timer0_9h/displayUnidade
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/elisa.r/DLP/componentes_contador_ultimaVersao/simulation/modelsim/wave.do
do tb.do
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bin2ssd
# -- Compiling architecture v1 of bin2ssd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity count_up
# -- Compiling architecture v1 of count_up
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity timer0_9H
# -- Compiling architecture v1 of timer0_9H
# vsim work.timer0_9h 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.timer0_9h(v1)
# Loading work.bin2ssd(v1)
# Loading work.count_up(v1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /timer0_9h/displayCentena
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /timer0_9h/displayDezena
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /timer0_9h/displayUnidade
