verilog xil_defaultlib --include "../../../../lab6.gen/sources_1/bd/mb_lab1/ipshared/ec67/hdl" --include "../../../../lab6.gen/sources_1/bd/mb_lab1/ipshared/c2c6" \
"../../../bd/mb_lab1/ip/mb_lab1_lmb_bram_0/sim/mb_lab1_lmb_bram_0.v" \
"../../../bd/mb_lab1/ip/mb_lab1_xbar_0/sim/mb_lab1_xbar_0.v" \
"../../../bd/mb_lab1/ip/mb_lab1_microblaze_0_xlconcat_0/sim/mb_lab1_microblaze_0_xlconcat_0.v" \
"../../../bd/mb_lab1/ip/mb_lab1_clk_wiz_1_0/mb_lab1_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/mb_lab1/ip/mb_lab1_clk_wiz_1_0/mb_lab1_clk_wiz_1_0.v" \
"../../../bd/mb_lab1/ip/mb_lab1_xlslice_0_0/sim/mb_lab1_xlslice_0_0.v" \
"../../../bd/mb_lab1/ip/mb_lab1_xlslice_1_0/sim/mb_lab1_xlslice_1_0.v" \
"../../../bd/mb_lab1/ip/mb_lab1_xlconcat_0_0/sim/mb_lab1_xlconcat_0_0.v" \
"../../../bd/mb_lab1/ip/mb_lab1_xlslice_2_0/sim/mb_lab1_xlslice_2_0.v" \
"../../../bd/mb_lab1/ip/mb_lab1_xlslice_3_0/sim/mb_lab1_xlslice_3_0.v" \
"../../../bd/mb_lab1/ip/mb_lab1_xlslice_4_0/sim/mb_lab1_xlslice_4_0.v" \
"../../../bd/mb_lab1/ip/mb_lab1_xlslice_5_0/sim/mb_lab1_xlslice_5_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
