export UVM_HOME=/opt/intelFPGA/20.1/modelsim_ase/verilog_src/uvm-1.2
