[hls]

clock=7.0
clock_uncertainty=10%
flow_target=vivado
syn.file=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp
syn.file_cflags=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp,-DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/datas/ -I./ -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/ -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/ -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/ -I/home/yxh/fpga-amd2025/solver/L1/tests/ -I/home/yxh/fpga-amd2025/solver/L1/include/ -I/home/yxh/fpga-amd2025/solver/L1/include/hw -I/home/yxh/fpga-amd2025/solver/L2/include -I/home/yxh/fpga-amd2025/solver/../utils/L1/include/
syn.top=kernel_cholesky_0
tb.file=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/test_cholesky.cpp
tb.file_cflags=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/test_cholesky.cpp,-DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/datas/ -I./ -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/ -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/ -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/ -I/home/yxh/fpga-amd2025/solver/L1/tests/ -I/home/yxh/fpga-amd2025/solver/L1/include/ -I/home/yxh/fpga-amd2025/solver/L1/include/hw -I ./host -I/home/yxh/fpga-amd2025/solver/../utils/L1/include/





vivado.flow=impl
vivado.rtl=verilog


