Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 010F786FBFA
	for <lists+qemu-devel@lfdr.de>; Mon,  4 Mar 2024 09:34:49 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1rh3lb-0003tE-ON; Mon, 04 Mar 2024 03:33:47 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <gaosong@loongson.cn>)
 id 1rh3lZ-0003t2-UZ
 for qemu-devel@nongnu.org; Mon, 04 Mar 2024 03:33:45 -0500
Received: from mail.loongson.cn ([114.242.206.163])
 by eggs.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <gaosong@loongson.cn>) id 1rh3lX-0005G0-Qi
 for qemu-devel@nongnu.org; Mon, 04 Mar 2024 03:33:45 -0500
Received: from loongson.cn (unknown [117.67.130.223])
 by gateway (Coremail) with SMTP id _____8CxXOljh+VlAgEUAA--.40603S3;
 Mon, 04 Mar 2024 16:33:39 +0800 (CST)
Received: from [192.168.2.12] (unknown [117.67.130.223])
 by localhost.localdomain (Coremail) with SMTP id
 AQAAf8CxbRNih+VlH6tNAA--.9909S3; 
 Mon, 04 Mar 2024 16:33:39 +0800 (CST)
Subject: Re: [PATCH v2] target/loongarch: Add TCG macro in structure
 CPUArchState
To: Bibo Mao <maobibo@loongson.cn>
Cc: qemu-devel@nongnu.org
References: <20240304021844.1449164-1-maobibo@loongson.cn>
From: gaosong <gaosong@loongson.cn>
Message-ID: <95bbfbde-e843-be42-9986-639a99c1b6c3@loongson.cn>
Date: Mon, 4 Mar 2024 16:33:38 +0800
User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:78.0) Gecko/20100101
 Thunderbird/78.11.0
MIME-Version: 1.0
In-Reply-To: <20240304021844.1449164-1-maobibo@loongson.cn>
Content-Type: text/plain; charset=gbk; format=flowed
Content-Transfer-Encoding: 8bit
X-CM-TRANSID: AQAAf8CxbRNih+VlH6tNAA--.9909S3
X-CM-SenderInfo: 5jdr20tqj6z05rqj20fqof0/
X-Coremail-Antispam: 1Uk129KBj93XoWxuw1fAr1DCF4kXr13uw4xXwc_yoWxCrWkpr
 9xAF45KF48trZ3Xas3X3s8uFs8Xr4xG342va17KrySkF18Jr1F9rWkt39FyFZxZa45Gr1I
 vF1Iyw15CF4UXrgCm3ZEXasCq-sJn29KB7ZKAUJUUUUU529EdanIXcx71UUUUU7KY7ZEXa
 sCq-sGcSsGvfJ3Ic02F40EFcxC0VAKzVAqx4xG6I80ebIjqfuFe4nvWSU5nxnvy29KBjDU
 0xBIdaVrnRJUUUv2b4IE77IF4wAFF20E14v26r1j6r4UM7CY07I20VC2zVCF04k26cxKx2
 IYs7xG6rWj6s0DM7CIcVAFz4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48v
 e4kI8wA2z4x0Y4vE2Ix0cI8IcVAFwI0_JFI_Gr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI
 0_Gr0_Cr1l84ACjcxK6I8E87Iv67AKxVW8Jr0_Cr1UM28EF7xvwVC2z280aVCY1x0267AK
 xVW8Jr0_Cr1UM2AIxVAIcxkEcVAq07x20xvEncxIr21l57IF6xkI12xvs2x26I8E6xACxx
 1l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r106r15McIj6I8E87Iv
 67AKxVWUJVW8JwAm72CE4IkC6x0Yz7v_Jr0_Gr1lF7xvr2IY64vIr41lc7I2V7IY0VAS07
 AlzVAYIcxG8wCF04k20xvY0x0EwIxGrwCFx2IqxVCFs4IE7xkEbVWUJVW8JwC20s026c02
 F40E14v26r1j6r18MI8I3I0E7480Y4vE14v26r106r1rMI8E67AF67kF1VAFwI0_Jrv_JF
 1lIxkGc2Ij64vIr41lIxAIcVC0I7IYx2IY67AKxVWUJVWUCwCI42IY6xIIjxv20xvEc7Cj
 xVAFwI0_Jr0_Gr1lIxAIcVCF04k26cxKx2IYs7xG6r1j6r1xMIIF0xvEx4A2jsIE14v26r
 1j6r4UMIIF0xvEx4A2jsIEc7CjxVAFwI0_Jr0_GrUvcSsGvfC2KfnxnUUI43ZEXa7IU1wL
 05UUUUU==
Received-SPF: pass client-ip=114.242.206.163; envelope-from=gaosong@loongson.cn;
 helo=mail.loongson.cn
X-Spam_score_int: -2
X-Spam_score: -0.3
X-Spam_bar: /
X-Spam_report: (-0.3 / 5.0 requ) BAYES_00=-1.9, MIME_CHARSET_FARAWAY=2.45,
 NICE_REPLY_A=-2.301, RCVD_IN_SORBS_WEB=1.5, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org


ÔÚ 2024/3/4 10:18, Bibo Mao Ð´µÀ:
> In structure CPUArchState some struct elements are only used in TCG
> mode, and it is not used in KVM mode. Macro CONFIG_TCG is added to
> make it simpiler in KVM mode, also there is the same modification
> in c code when these struct elements are used.
>
> When VM runs in KVM mode, TLB entries are not used and do not need
> migrate. It is only useful when it runs in TCG mode.
>
> Signed-off-by: Bibo Mao <maobibo@loongson.cn>
> Change-Id: Id30d663f5d7bc3436520638f606f99d93926eb2e
> ---
> v1 --> v2:
> - Add field needed in structure vmstate_tlb, dynamically judge whether
> tlb should be migrated, since mostly qemu-system-loongarch64 is compiled
> with both kvm and tcg accl enabled.
> ---
>   target/loongarch/cpu.c        | 14 +++++++++++---
>   target/loongarch/cpu.h        | 16 ++++++++++------
>   target/loongarch/cpu_helper.c |  9 +++++++++
>   target/loongarch/machine.c    | 34 +++++++++++++++++++++++++++++-----
>   4 files changed, 59 insertions(+), 14 deletions(-)
Reviewed-by: Song Gao <gaosong@loongson.cn>

Thanks.
Song Gao
> diff --git a/target/loongarch/cpu.c b/target/loongarch/cpu.c
> index bc2684179f..35db8e244d 100644
> --- a/target/loongarch/cpu.c
> +++ b/target/loongarch/cpu.c
> @@ -517,7 +517,9 @@ static void loongarch_cpu_reset_hold(Object *obj)
>           lacc->parent_phases.hold(obj);
>       }
>   
> +#ifdef CONFIG_TCG
>       env->fcsr0_mask = FCSR0_M1 | FCSR0_M2 | FCSR0_M3;
> +#endif
>       env->fcsr0 = 0x0;
>   
>       int n;
> @@ -562,7 +564,9 @@ static void loongarch_cpu_reset_hold(Object *obj)
>   
>   #ifndef CONFIG_USER_ONLY
>       env->pc = 0x1c000000;
> +#ifdef CONFIG_TCG
>       memset(env->tlb, 0, sizeof(env->tlb));
> +#endif
>       if (kvm_enabled()) {
>           kvm_arch_reset_vcpu(env);
>       }
> @@ -696,11 +700,15 @@ void loongarch_cpu_dump_state(CPUState *cs, FILE *f, int flags)
>   {
>       LoongArchCPU *cpu = LOONGARCH_CPU(cs);
>       CPULoongArchState *env = &cpu->env;
> -    int i;
> +    int i, fp_status;
>   
> +#ifdef CONFIG_TCG
> +    fp_status = get_float_exception_flags(&env->fp_status);
> +#else
> +    fp_status = 0;
> +#endif
>       qemu_fprintf(f, " PC=%016" PRIx64 " ", env->pc);
> -    qemu_fprintf(f, " FCSR0 0x%08x  fp_status 0x%02x\n", env->fcsr0,
> -                 get_float_exception_flags(&env->fp_status));
> +    qemu_fprintf(f, " FCSR0 0x%08x  fp_status 0x%02x\n", env->fcsr0, fp_status);
>   
>       /* gpr */
>       for (i = 0; i < 32; i++) {
> diff --git a/target/loongarch/cpu.h b/target/loongarch/cpu.h
> index ec37579fd6..c25ad112b1 100644
> --- a/target/loongarch/cpu.h
> +++ b/target/loongarch/cpu.h
> @@ -272,6 +272,7 @@ union fpr_t {
>       VReg  vreg;
>   };
>   
> +#ifdef CONFIG_TCG
>   struct LoongArchTLB {
>       uint64_t tlb_misc;
>       /* Fields corresponding to CSR_TLBELO0/1 */
> @@ -279,23 +280,18 @@ struct LoongArchTLB {
>       uint64_t tlb_entry1;
>   };
>   typedef struct LoongArchTLB LoongArchTLB;
> +#endif
>   
>   typedef struct CPUArchState {
>       uint64_t gpr[32];
>       uint64_t pc;
>   
>       fpr_t fpr[32];
> -    float_status fp_status;
>       bool cf[8];
> -
>       uint32_t fcsr0;
> -    uint32_t fcsr0_mask;
>   
>       uint32_t cpucfg[21];
>   
> -    uint64_t lladdr; /* LL virtual address compared against SC */
> -    uint64_t llval;
> -
>       /* LoongArch CSRs */
>       uint64_t CSR_CRMD;
>       uint64_t CSR_PRMD;
> @@ -352,8 +348,16 @@ typedef struct CPUArchState {
>       uint64_t CSR_DERA;
>       uint64_t CSR_DSAVE;
>   
> +#ifdef CONFIG_TCG
> +    float_status fp_status;
> +    uint32_t fcsr0_mask;
> +    uint64_t lladdr; /* LL virtual address compared against SC */
> +    uint64_t llval;
> +#endif
>   #ifndef CONFIG_USER_ONLY
> +#ifdef CONFIG_TCG
>       LoongArchTLB  tlb[LOONGARCH_TLB_MAX];
> +#endif
>   
>       AddressSpace *address_space_iocsr;
>       bool load_elf;
> diff --git a/target/loongarch/cpu_helper.c b/target/loongarch/cpu_helper.c
> index 45f821d086..d1cdbe30ba 100644
> --- a/target/loongarch/cpu_helper.c
> +++ b/target/loongarch/cpu_helper.c
> @@ -11,6 +11,7 @@
>   #include "internals.h"
>   #include "cpu-csr.h"
>   
> +#ifdef CONFIG_TCG
>   static int loongarch_map_tlb_entry(CPULoongArchState *env, hwaddr *physical,
>                                      int *prot, target_ulong address,
>                                      int access_type, int index, int mmu_idx)
> @@ -154,6 +155,14 @@ static int loongarch_map_address(CPULoongArchState *env, hwaddr *physical,
>   
>       return TLBRET_NOMATCH;
>   }
> +#else
> +static int loongarch_map_address(CPULoongArchState *env, hwaddr *physical,
> +                                 int *prot, target_ulong address,
> +                                 MMUAccessType access_type, int mmu_idx)
> +{
> +    return TLBRET_NOMATCH;
> +}
> +#endif
>   
>   static hwaddr dmw_va2pa(CPULoongArchState *env, target_ulong va,
>                           target_ulong dmw)
> diff --git a/target/loongarch/machine.c b/target/loongarch/machine.c
> index c7029fb9b4..77890f07cc 100644
> --- a/target/loongarch/machine.c
> +++ b/target/loongarch/machine.c
> @@ -8,6 +8,7 @@
>   #include "qemu/osdep.h"
>   #include "cpu.h"
>   #include "migration/cpu.h"
> +#include "sysemu/kvm.h"
>   #include "vec.h"
>   
>   static const VMStateDescription vmstate_fpu_reg = {
> @@ -109,9 +110,19 @@ static const VMStateDescription vmstate_lasx = {
>       },
>   };
>   
> +#if defined(CONFIG_TCG) && !defined(CONFIG_USER_ONLY)
> +static bool tlb_needed(void *opaque)
> +{
> +    if (kvm_enabled()) {
> +        return false;
> +    }
> +
> +    return true;
> +}
> +
>   /* TLB state */
> -const VMStateDescription vmstate_tlb = {
> -    .name = "cpu/tlb",
> +static const VMStateDescription vmstate_tlb_entry = {
> +    .name = "cpu/tlb_entry",
>       .version_id = 0,
>       .minimum_version_id = 0,
>       .fields = (const VMStateField[]) {
> @@ -122,6 +133,19 @@ const VMStateDescription vmstate_tlb = {
>       }
>   };
>   
> +static const VMStateDescription vmstate_tlb = {
> +    .name = "cpu/tlb",
> +    .version_id = 0,
> +    .minimum_version_id = 0,
> +    .needed = tlb_needed,
> +    .fields = (const VMStateField[]) {
> +        VMSTATE_STRUCT_ARRAY(env.tlb, LoongArchCPU, LOONGARCH_TLB_MAX,
> +                             0, vmstate_tlb_entry, LoongArchTLB),
> +        VMSTATE_END_OF_LIST()
> +    }
> +};
> +#endif
> +
>   /* LoongArch CPU state */
>   const VMStateDescription vmstate_loongarch_cpu = {
>       .name = "cpu",
> @@ -187,9 +211,6 @@ const VMStateDescription vmstate_loongarch_cpu = {
>           VMSTATE_UINT64(env.CSR_DBG, LoongArchCPU),
>           VMSTATE_UINT64(env.CSR_DERA, LoongArchCPU),
>           VMSTATE_UINT64(env.CSR_DSAVE, LoongArchCPU),
> -        /* TLB */
> -        VMSTATE_STRUCT_ARRAY(env.tlb, LoongArchCPU, LOONGARCH_TLB_MAX,
> -                             0, vmstate_tlb, LoongArchTLB),
>   
>           VMSTATE_END_OF_LIST()
>       },
> @@ -197,6 +218,9 @@ const VMStateDescription vmstate_loongarch_cpu = {
>           &vmstate_fpu,
>           &vmstate_lsx,
>           &vmstate_lasx,
> +#if defined(CONFIG_TCG) && !defined(CONFIG_USER_ONLY)
> +        &vmstate_tlb,
> +#endif
>           NULL
>       }
>   };
>
> base-commit: e1007b6bab5cf97705bf4f2aaec1f607787355b8


