<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Signal Analyzer: D:/CUBoulder/MESA/ECEN5803-Project-2-SpectrumAnalyzer/Module_4/Keil/spectrum_analyzer_m4/mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_ll_usart.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Signal Analyzer
   </div>
   <div id="projectbrief">STM32 based Singal Analyzer</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b2662bcbaea5cc917d33d3e564bb749a.html">spectrum_analyzer_m4</a></li><li class="navelem"><a class="el" href="dir_997470131ef3eb9fb3842a3927449d16.html">mbed</a></li><li class="navelem"><a class="el" href="dir_a7e1c050fcd4cb6ff71ea899316514cc.html">TARGET_NUCLEO_F401RE</a></li><li class="navelem"><a class="el" href="dir_c45c137258b8d5e5cf57648b3bab2ecb.html">TOOLCHAIN_ARM_STD</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">stm32f4xx_ll_usart.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Header file of USART LL module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>&quot;</code><br />
</div>
<p><a href="stm32f4xx__ll__usart_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaa8f9a2b1cb3be1eeec89fe27a0c1e298"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_POSITION_GTPR_GT</b>&#160;&#160;&#160;USART_GTPR_GT_Pos</td></tr>
<tr class="separator:gaa8f9a2b1cb3be1eeec89fe27a0c1e298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea83a7f0e875a1bd20c26b6abfe6119f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___g_e_t___f_l_a_g.html#gaea83a7f0e875a1bd20c26b6abfe6119f">LL_USART_SR_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac88be3484245af8c1b271ae5c1b97a14">USART_SR_PE</a></td></tr>
<tr class="separator:gaea83a7f0e875a1bd20c26b6abfe6119f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34bbf2fb8bdcec672c650f0b66ab3ba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___g_e_t___f_l_a_g.html#ga34bbf2fb8bdcec672c650f0b66ab3ba7">LL_USART_SR_FE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9eb6fd3f820bd12e0b5a981de1894804">USART_SR_FE</a></td></tr>
<tr class="separator:ga34bbf2fb8bdcec672c650f0b66ab3ba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8da50334efe6acd0518acd9f9999e50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___g_e_t___f_l_a_g.html#gae8da50334efe6acd0518acd9f9999e50">LL_USART_SR_NE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8938468c5666a8305ade6d80d467c572">USART_SR_NE</a></td></tr>
<tr class="separator:gae8da50334efe6acd0518acd9f9999e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c66bcef0374bdaef4372fe8906c7696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___g_e_t___f_l_a_g.html#ga9c66bcef0374bdaef4372fe8906c7696">LL_USART_SR_ORE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4560fc7a60df4bdf402fc7219ae7b558">USART_SR_ORE</a></td></tr>
<tr class="separator:ga9c66bcef0374bdaef4372fe8906c7696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcf4effb6602ed2caf010093eaf42096"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___g_e_t___f_l_a_g.html#gafcf4effb6602ed2caf010093eaf42096">LL_USART_SR_IDLE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga336fa8c9965ce18c10972ac80ded611f">USART_SR_IDLE</a></td></tr>
<tr class="separator:gafcf4effb6602ed2caf010093eaf42096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9978ee07ebd80ebdbbc51d46de5d51a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___g_e_t___f_l_a_g.html#gaf9978ee07ebd80ebdbbc51d46de5d51a">LL_USART_SR_RXNE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0c99e2bb265b3d58a91aca7a93f7836">USART_SR_RXNE</a></td></tr>
<tr class="separator:gaf9978ee07ebd80ebdbbc51d46de5d51a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad70ece2213fa5534012836091247b800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___g_e_t___f_l_a_g.html#gad70ece2213fa5534012836091247b800">LL_USART_SR_TC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76229b05ac37a5a688e6ba45851a29f1">USART_SR_TC</a></td></tr>
<tr class="separator:gad70ece2213fa5534012836091247b800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cffff8e22df14f99cb06e0c43a6457d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___g_e_t___f_l_a_g.html#ga8cffff8e22df14f99cb06e0c43a6457d">LL_USART_SR_TXE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65e9cddf0890113d405342f1d8b5b980">USART_SR_TXE</a></td></tr>
<tr class="separator:ga8cffff8e22df14f99cb06e0c43a6457d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fa6370c350e7c67b064b05973812daf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___g_e_t___f_l_a_g.html#ga0fa6370c350e7c67b064b05973812daf">LL_USART_SR_LBD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b868b59576f42421226d35628c6b628">USART_SR_LBD</a></td></tr>
<tr class="separator:ga0fa6370c350e7c67b064b05973812daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6adf3cffc28ec6842b74a87a327abcae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___g_e_t___f_l_a_g.html#ga6adf3cffc28ec6842b74a87a327abcae">LL_USART_SR_CTS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9250ae2793db0541e6c4bb8837424541">USART_SR_CTS</a></td></tr>
<tr class="separator:ga6adf3cffc28ec6842b74a87a327abcae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1a30b088404923477b6bc5de03fb292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___i_t.html#gac1a30b088404923477b6bc5de03fb292">LL_USART_CR1_IDLEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8">USART_CR1_IDLEIE</a></td></tr>
<tr class="separator:gac1a30b088404923477b6bc5de03fb292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26ac924a3d68bd076ac02f9f48ffac9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___i_t.html#ga26ac924a3d68bd076ac02f9f48ffac9c">LL_USART_CR1_RXNEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04">USART_CR1_RXNEIE</a></td></tr>
<tr class="separator:ga26ac924a3d68bd076ac02f9f48ffac9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58d962b0d357b0c5ccc50de1d3cee6fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___i_t.html#ga58d962b0d357b0c5ccc50de1d3cee6fa">LL_USART_CR1_TCIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e">USART_CR1_TCIE</a></td></tr>
<tr class="separator:ga58d962b0d357b0c5ccc50de1d3cee6fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82d02dfc6fac420b333520a98e74e7bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___i_t.html#ga82d02dfc6fac420b333520a98e74e7bf">LL_USART_CR1_TXEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9">USART_CR1_TXEIE</a></td></tr>
<tr class="separator:ga82d02dfc6fac420b333520a98e74e7bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b2b78fc0133487c432f9af4b0d8c0e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___i_t.html#ga3b2b78fc0133487c432f9af4b0d8c0e0">LL_USART_CR1_PEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875">USART_CR1_PEIE</a></td></tr>
<tr class="separator:ga3b2b78fc0133487c432f9af4b0d8c0e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7272e6ed184adbfb1fa24c3a3efc9284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___i_t.html#ga7272e6ed184adbfb1fa24c3a3efc9284">LL_USART_CR2_LBDIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4">USART_CR2_LBDIE</a></td></tr>
<tr class="separator:ga7272e6ed184adbfb1fa24c3a3efc9284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbdd3ed8c5c3a56cfbfbc11771cfd187"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___i_t.html#gafbdd3ed8c5c3a56cfbfbc11771cfd187">LL_USART_CR3_EIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0">USART_CR3_EIE</a></td></tr>
<tr class="separator:gafbdd3ed8c5c3a56cfbfbc11771cfd187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae70203ef690ebadb1f8bdfa338f2b76e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___i_t.html#gae70203ef690ebadb1f8bdfa338f2b76e">LL_USART_CR3_CTSIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90">USART_CR3_CTSIE</a></td></tr>
<tr class="separator:gae70203ef690ebadb1f8bdfa338f2b76e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f18f97ff85a35cb82ccd1b23ae5b9fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___d_i_r_e_c_t_i_o_n.html#ga2f18f97ff85a35cb82ccd1b23ae5b9fa">LL_USART_DIRECTION_NONE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga2f18f97ff85a35cb82ccd1b23ae5b9fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga016f24e02b149bd5f57ace1ead29deb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___d_i_r_e_c_t_i_o_n.html#ga016f24e02b149bd5f57ace1ead29deb4">LL_USART_DIRECTION_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb">USART_CR1_RE</a></td></tr>
<tr class="separator:ga016f24e02b149bd5f57ace1ead29deb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70d9b9cdf03a5c767f3ea666db1dd1e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___d_i_r_e_c_t_i_o_n.html#ga70d9b9cdf03a5c767f3ea666db1dd1e4">LL_USART_DIRECTION_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622">USART_CR1_TE</a></td></tr>
<tr class="separator:ga70d9b9cdf03a5c767f3ea666db1dd1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6dfb48ccfe08b92edd65e26d0e1fbdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___d_i_r_e_c_t_i_o_n.html#gaf6dfb48ccfe08b92edd65e26d0e1fbdf">LL_USART_DIRECTION_TX_RX</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622">USART_CR1_TE</a> |<a class="el" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb">USART_CR1_RE</a>)</td></tr>
<tr class="separator:gaf6dfb48ccfe08b92edd65e26d0e1fbdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c386e0d02a585de41de82c8aba28fce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___p_a_r_i_t_y.html#ga5c386e0d02a585de41de82c8aba28fce">LL_USART_PARITY_NONE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga5c386e0d02a585de41de82c8aba28fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c17ef3f302ae22dcd8656da9f05fe48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___p_a_r_i_t_y.html#ga1c17ef3f302ae22dcd8656da9f05fe48">LL_USART_PARITY_EVEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074">USART_CR1_PCE</a></td></tr>
<tr class="separator:ga1c17ef3f302ae22dcd8656da9f05fe48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e1093cdd13e8783ec6ee0f997e12e83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___p_a_r_i_t_y.html#ga6e1093cdd13e8783ec6ee0f997e12e83">LL_USART_PARITY_ODD</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074">USART_CR1_PCE</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe">USART_CR1_PS</a>)</td></tr>
<tr class="separator:ga6e1093cdd13e8783ec6ee0f997e12e83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebbbc9156f558fbcfa85ec7cba4bfb59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___w_a_k_e_u_p.html#gaebbbc9156f558fbcfa85ec7cba4bfb59">LL_USART_WAKEUP_IDLELINE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaebbbc9156f558fbcfa85ec7cba4bfb59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac56239dc8fd2982e684ad2c94936e996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___w_a_k_e_u_p.html#gac56239dc8fd2982e684ad2c94936e996">LL_USART_WAKEUP_ADDRESSMARK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d">USART_CR1_WAKE</a></td></tr>
<tr class="separator:gac56239dc8fd2982e684ad2c94936e996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7219395d500517bf39b8997441d76a13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___d_a_t_a_w_i_d_t_h.html#ga7219395d500517bf39b8997441d76a13">LL_USART_DATAWIDTH_8B</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga7219395d500517bf39b8997441d76a13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64c4524c5cad5c1423d50d2bce8c6cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___d_a_t_a_w_i_d_t_h.html#ga64c4524c5cad5c1423d50d2bce8c6cf1">LL_USART_DATAWIDTH_9B</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">USART_CR1_M</a></td></tr>
<tr class="separator:ga64c4524c5cad5c1423d50d2bce8c6cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33ab097e0529143113134846f701df15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___o_v_e_r_s_a_m_p_l_i_n_g.html#ga33ab097e0529143113134846f701df15">LL_USART_OVERSAMPLING_16</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga33ab097e0529143113134846f701df15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4215949c4caeaefdc4f2932bd372dda2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___o_v_e_r_s_a_m_p_l_i_n_g.html#ga4215949c4caeaefdc4f2932bd372dda2">LL_USART_OVERSAMPLING_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2">USART_CR1_OVER8</a></td></tr>
<tr class="separator:ga4215949c4caeaefdc4f2932bd372dda2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga855362de25e7a28c0f3ddd34ea27201b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___l_a_s_t_c_l_k_p_u_l_s_e.html#ga855362de25e7a28c0f3ddd34ea27201b">LL_USART_LASTCLKPULSE_NO_OUTPUT</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga855362de25e7a28c0f3ddd34ea27201b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a6cbcffc2f7c41402c37a4f766d9ce2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___l_a_s_t_c_l_k_p_u_l_s_e.html#ga7a6cbcffc2f7c41402c37a4f766d9ce2">LL_USART_LASTCLKPULSE_OUTPUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e">USART_CR2_LBCL</a></td></tr>
<tr class="separator:ga7a6cbcffc2f7c41402c37a4f766d9ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d8d5030db9f0df37da98b4da7c55f52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___p_h_a_s_e.html#ga6d8d5030db9f0df37da98b4da7c55f52">LL_USART_PHASE_1EDGE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga6d8d5030db9f0df37da98b4da7c55f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb1e6501ceb776fd47fa5288d519f62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___p_h_a_s_e.html#ga5cb1e6501ceb776fd47fa5288d519f62">LL_USART_PHASE_2EDGE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb">USART_CR2_CPHA</a></td></tr>
<tr class="separator:ga5cb1e6501ceb776fd47fa5288d519f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb32859c8d5c2164a364e2203e4e5c31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___p_o_l_a_r_i_t_y.html#gacb32859c8d5c2164a364e2203e4e5c31">LL_USART_POLARITY_LOW</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gacb32859c8d5c2164a364e2203e4e5c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35965817e6f9ed55df209ac64204048e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___p_o_l_a_r_i_t_y.html#ga35965817e6f9ed55df209ac64204048e">LL_USART_POLARITY_HIGH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">USART_CR2_CPOL</a></td></tr>
<tr class="separator:ga35965817e6f9ed55df209ac64204048e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82dd17347c39a9d6678458cb1a24c8b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___s_t_o_p_b_i_t_s.html#ga82dd17347c39a9d6678458cb1a24c8b0">LL_USART_STOPBITS_0_5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61">USART_CR2_STOP_0</a></td></tr>
<tr class="separator:ga82dd17347c39a9d6678458cb1a24c8b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5028f704db5a1f3cd3b4e859419fde3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___s_t_o_p_b_i_t_s.html#gae5028f704db5a1f3cd3b4e859419fde3">LL_USART_STOPBITS_1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gae5028f704db5a1f3cd3b4e859419fde3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd0f3d1ba581d085ce2cbeed4aa3d9e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___s_t_o_p_b_i_t_s.html#gabd0f3d1ba581d085ce2cbeed4aa3d9e4">LL_USART_STOPBITS_1_5</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61">USART_CR2_STOP_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b">USART_CR2_STOP_1</a>)</td></tr>
<tr class="separator:gabd0f3d1ba581d085ce2cbeed4aa3d9e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4224160ce1cc3e0424f692dcd3c5638f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___s_t_o_p_b_i_t_s.html#ga4224160ce1cc3e0424f692dcd3c5638f">LL_USART_STOPBITS_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b">USART_CR2_STOP_1</a></td></tr>
<tr class="separator:ga4224160ce1cc3e0424f692dcd3c5638f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6eb5b6666a1b85fe5ea4d9dd583fb20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___h_w_c_o_n_t_r_o_l.html#gad6eb5b6666a1b85fe5ea4d9dd583fb20">LL_USART_HWCONTROL_NONE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gad6eb5b6666a1b85fe5ea4d9dd583fb20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82223954131d1d44162a9f330c08d04e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___h_w_c_o_n_t_r_o_l.html#ga82223954131d1d44162a9f330c08d04e">LL_USART_HWCONTROL_RTS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2">USART_CR3_RTSE</a></td></tr>
<tr class="separator:ga82223954131d1d44162a9f330c08d04e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58975304e9dac28346d7fd30f59fbd91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___h_w_c_o_n_t_r_o_l.html#ga58975304e9dac28346d7fd30f59fbd91">LL_USART_HWCONTROL_CTS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265">USART_CR3_CTSE</a></td></tr>
<tr class="separator:ga58975304e9dac28346d7fd30f59fbd91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cc3c7f7607acc3dda3f7d2423332b2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___h_w_c_o_n_t_r_o_l.html#ga2cc3c7f7607acc3dda3f7d2423332b2f">LL_USART_HWCONTROL_RTS_CTS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2">USART_CR3_RTSE</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265">USART_CR3_CTSE</a>)</td></tr>
<tr class="separator:ga2cc3c7f7607acc3dda3f7d2423332b2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc2e463eaf429f16706a8700862fda26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___i_r_d_a___p_o_w_e_r.html#gacc2e463eaf429f16706a8700862fda26">LL_USART_IRDA_POWER_NORMAL</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gacc2e463eaf429f16706a8700862fda26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40da8f71f99412684ab58348bfac1f21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___i_r_d_a___p_o_w_e_r.html#ga40da8f71f99412684ab58348bfac1f21">LL_USART_IRDA_POWER_LOW</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80">USART_CR3_IRLP</a></td></tr>
<tr class="separator:ga40da8f71f99412684ab58348bfac1f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac29d2f8ff183825b56979b69e01e19ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___l_i_n_b_r_e_a_k___d_e_t_e_c_t.html#gac29d2f8ff183825b56979b69e01e19ac">LL_USART_LINBREAK_DETECT_10B</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gac29d2f8ff183825b56979b69e01e19ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga128fdfd5a275618e79d4a322baa11118"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_c___l_i_n_b_r_e_a_k___d_e_t_e_c_t.html#ga128fdfd5a275618e79d4a322baa11118">LL_USART_LINBREAK_DETECT_11B</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed">USART_CR2_LBDL</a></td></tr>
<tr class="separator:ga128fdfd5a275618e79d4a322baa11118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2071540930c8e798af55d5e1ae76e075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_m___w_r_i_t_e___r_e_a_d.html#ga2071540930c8e798af55d5e1ae76e075">LL_USART_WriteReg</a>(__INSTANCE__,  __REG__,  __VALUE__)&#160;&#160;&#160;WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</td></tr>
<tr class="memdesc:ga2071540930c8e798af55d5e1ae76e075"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a value in USART register.  <a href="group___u_s_a_r_t___l_l___e_m___w_r_i_t_e___r_e_a_d.html#ga2071540930c8e798af55d5e1ae76e075">More...</a><br /></td></tr>
<tr class="separator:ga2071540930c8e798af55d5e1ae76e075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9346782d7239f9dd6ac8ffec7ee5d11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_m___w_r_i_t_e___r_e_a_d.html#gaf9346782d7239f9dd6ac8ffec7ee5d11">LL_USART_ReadReg</a>(__INSTANCE__,  __REG__)&#160;&#160;&#160;READ_REG(__INSTANCE__-&gt;__REG__)</td></tr>
<tr class="memdesc:gaf9346782d7239f9dd6ac8ffec7ee5d11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a value in USART register.  <a href="group___u_s_a_r_t___l_l___e_m___w_r_i_t_e___r_e_a_d.html#gaf9346782d7239f9dd6ac8ffec7ee5d11">More...</a><br /></td></tr>
<tr class="separator:gaf9346782d7239f9dd6ac8ffec7ee5d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c32b08b2bd6634bebe05d15beb15d27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_m___exported___macros___helper.html#ga0c32b08b2bd6634bebe05d15beb15d27">__LL_USART_DIV_SAMPLING8_100</a>(__PERIPHCLK__,  __BAUDRATE__)&#160;&#160;&#160;(((__PERIPHCLK__)*25)/(2*(__BAUDRATE__)))</td></tr>
<tr class="memdesc:ga0c32b08b2bd6634bebe05d15beb15d27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute USARTDIV value according to Peripheral Clock and expected Baud Rate in 8 bits sampling mode (32 bits value of USARTDIV is returned)  <a href="group___u_s_a_r_t___l_l___e_m___exported___macros___helper.html#ga0c32b08b2bd6634bebe05d15beb15d27">More...</a><br /></td></tr>
<tr class="separator:ga0c32b08b2bd6634bebe05d15beb15d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacb5770aa5f9a9f696d6185ccdb64abc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__LL_USART_DIVMANT_SAMPLING8</b>(__PERIPHCLK__,  __BAUDRATE__)&#160;&#160;&#160;(<a class="el" href="group___u_s_a_r_t___l_l___e_m___exported___macros___helper.html#ga0c32b08b2bd6634bebe05d15beb15d27">__LL_USART_DIV_SAMPLING8_100</a>((__PERIPHCLK__), (__BAUDRATE__))/100)</td></tr>
<tr class="separator:gaacb5770aa5f9a9f696d6185ccdb64abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ff40e09daa1b8a238b1057ab123b4b4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__LL_USART_DIVFRAQ_SAMPLING8</b>(__PERIPHCLK__,  __BAUDRATE__)&#160;&#160;&#160;(((<a class="el" href="group___u_s_a_r_t___l_l___e_m___exported___macros___helper.html#ga0c32b08b2bd6634bebe05d15beb15d27">__LL_USART_DIV_SAMPLING8_100</a>((__PERIPHCLK__), (__BAUDRATE__)) - (__LL_USART_DIVMANT_SAMPLING8((__PERIPHCLK__), (__BAUDRATE__)) * 100)) * 8 + 50) / 100)</td></tr>
<tr class="separator:ga1ff40e09daa1b8a238b1057ab123b4b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga786a69026b52ab47a6d66e980efc70d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_m___exported___macros___helper.html#ga786a69026b52ab47a6d66e980efc70d6">__LL_USART_DIV_SAMPLING8</a>(__PERIPHCLK__,  __BAUDRATE__)</td></tr>
<tr class="separator:ga786a69026b52ab47a6d66e980efc70d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbfe0dc8529dcdbb64d7f63502cb0e2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_m___exported___macros___helper.html#gafbfe0dc8529dcdbb64d7f63502cb0e2a">__LL_USART_DIV_SAMPLING16_100</a>(__PERIPHCLK__,  __BAUDRATE__)&#160;&#160;&#160;(((__PERIPHCLK__)*25)/(4*(__BAUDRATE__)))</td></tr>
<tr class="memdesc:gafbfe0dc8529dcdbb64d7f63502cb0e2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute USARTDIV value according to Peripheral Clock and expected Baud Rate in 16 bits sampling mode (32 bits value of USARTDIV is returned)  <a href="group___u_s_a_r_t___l_l___e_m___exported___macros___helper.html#gafbfe0dc8529dcdbb64d7f63502cb0e2a">More...</a><br /></td></tr>
<tr class="separator:gafbfe0dc8529dcdbb64d7f63502cb0e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga773ae175f566406146f89051360e4376"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__LL_USART_DIVMANT_SAMPLING16</b>(__PERIPHCLK__,  __BAUDRATE__)&#160;&#160;&#160;(<a class="el" href="group___u_s_a_r_t___l_l___e_m___exported___macros___helper.html#gafbfe0dc8529dcdbb64d7f63502cb0e2a">__LL_USART_DIV_SAMPLING16_100</a>((__PERIPHCLK__), (__BAUDRATE__))/100)</td></tr>
<tr class="separator:ga773ae175f566406146f89051360e4376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga755aa75c2d597df03c7fd8ed8e3fa1ea"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__LL_USART_DIVFRAQ_SAMPLING16</b>(__PERIPHCLK__,  __BAUDRATE__)&#160;&#160;&#160;(((<a class="el" href="group___u_s_a_r_t___l_l___e_m___exported___macros___helper.html#gafbfe0dc8529dcdbb64d7f63502cb0e2a">__LL_USART_DIV_SAMPLING16_100</a>((__PERIPHCLK__), (__BAUDRATE__)) - (__LL_USART_DIVMANT_SAMPLING16((__PERIPHCLK__), (__BAUDRATE__)) * 100)) * 16 + 50) / 100)</td></tr>
<tr class="separator:ga755aa75c2d597df03c7fd8ed8e3fa1ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f25def7659e3d67108469b6ff69e7e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_m___exported___macros___helper.html#ga4f25def7659e3d67108469b6ff69e7e6">__LL_USART_DIV_SAMPLING16</a>(__PERIPHCLK__,  __BAUDRATE__)</td></tr>
<tr class="separator:ga4f25def7659e3d67108469b6ff69e7e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaebdfe139922c4fdde10f9b52a0bb1542"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gaebdfe139922c4fdde10f9b52a0bb1542">LL_USART_Enable</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gaebdfe139922c4fdde10f9b52a0bb1542"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Enable @rmtoll CR1 UE LL_USART_Enable.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gaebdfe139922c4fdde10f9b52a0bb1542">More...</a><br /></td></tr>
<tr class="separator:gaebdfe139922c4fdde10f9b52a0bb1542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0170860dfd65c8f514a2902d93abc1e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gaf0170860dfd65c8f514a2902d93abc1e">LL_USART_Disable</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gaf0170860dfd65c8f514a2902d93abc1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Disable (all USART prescalers and outputs are disabled)  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gaf0170860dfd65c8f514a2902d93abc1e">More...</a><br /></td></tr>
<tr class="separator:gaf0170860dfd65c8f514a2902d93abc1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad023e09ac08c2b15dd01f6480a3c94d1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gad023e09ac08c2b15dd01f6480a3c94d1">LL_USART_IsEnabled</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gad023e09ac08c2b15dd01f6480a3c94d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if USART is enabled @rmtoll CR1 UE LL_USART_IsEnabled.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gad023e09ac08c2b15dd01f6480a3c94d1">More...</a><br /></td></tr>
<tr class="separator:gad023e09ac08c2b15dd01f6480a3c94d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga340eca0ea17b7cdf639d5101c4369da8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga340eca0ea17b7cdf639d5101c4369da8">LL_USART_EnableDirectionRx</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga340eca0ea17b7cdf639d5101c4369da8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver Enable (Receiver is enabled and begins searching for a start bit) @rmtoll CR1 RE LL_USART_EnableDirectionRx.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga340eca0ea17b7cdf639d5101c4369da8">More...</a><br /></td></tr>
<tr class="separator:ga340eca0ea17b7cdf639d5101c4369da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cd3fb734acaadbf33f5f6a0bc32dc21"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga3cd3fb734acaadbf33f5f6a0bc32dc21">LL_USART_DisableDirectionRx</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga3cd3fb734acaadbf33f5f6a0bc32dc21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver Disable @rmtoll CR1 RE LL_USART_DisableDirectionRx.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga3cd3fb734acaadbf33f5f6a0bc32dc21">More...</a><br /></td></tr>
<tr class="separator:ga3cd3fb734acaadbf33f5f6a0bc32dc21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc2086d2e4047be301f02ea574fc54ca"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gafc2086d2e4047be301f02ea574fc54ca">LL_USART_EnableDirectionTx</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gafc2086d2e4047be301f02ea574fc54ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter Enable @rmtoll CR1 TE LL_USART_EnableDirectionTx.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gafc2086d2e4047be301f02ea574fc54ca">More...</a><br /></td></tr>
<tr class="separator:gafc2086d2e4047be301f02ea574fc54ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f92bf452abb8e8f51c6bf9d8c64d104"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga4f92bf452abb8e8f51c6bf9d8c64d104">LL_USART_DisableDirectionTx</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga4f92bf452abb8e8f51c6bf9d8c64d104"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter Disable @rmtoll CR1 TE LL_USART_DisableDirectionTx.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga4f92bf452abb8e8f51c6bf9d8c64d104">More...</a><br /></td></tr>
<tr class="separator:ga4f92bf452abb8e8f51c6bf9d8c64d104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a42bd28610a425a08a42624a4937985"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga4a42bd28610a425a08a42624a4937985">LL_USART_SetTransferDirection</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t TransferDirection)</td></tr>
<tr class="memdesc:ga4a42bd28610a425a08a42624a4937985"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure simultaneously enabled/disabled states of Transmitter and Receiver @rmtoll CR1 RE LL_USART_SetTransferDirection<br  />
 CR1 TE LL_USART_SetTransferDirection.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga4a42bd28610a425a08a42624a4937985">More...</a><br /></td></tr>
<tr class="separator:ga4a42bd28610a425a08a42624a4937985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7685b6005980908b0f06123a80f51c29"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga7685b6005980908b0f06123a80f51c29">LL_USART_GetTransferDirection</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga7685b6005980908b0f06123a80f51c29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return enabled/disabled states of Transmitter and Receiver @rmtoll CR1 RE LL_USART_GetTransferDirection<br  />
 CR1 TE LL_USART_GetTransferDirection.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga7685b6005980908b0f06123a80f51c29">More...</a><br /></td></tr>
<tr class="separator:ga7685b6005980908b0f06123a80f51c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaece01dcf02197f545ebff6718b2dd5e7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gaece01dcf02197f545ebff6718b2dd5e7">LL_USART_SetParity</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t Parity)</td></tr>
<tr class="memdesc:gaece01dcf02197f545ebff6718b2dd5e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure Parity (enabled/disabled and parity mode if enabled).  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gaece01dcf02197f545ebff6718b2dd5e7">More...</a><br /></td></tr>
<tr class="separator:gaece01dcf02197f545ebff6718b2dd5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfa6f72efd3b93d45b3f06f55449eb9f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gadfa6f72efd3b93d45b3f06f55449eb9f">LL_USART_GetParity</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gadfa6f72efd3b93d45b3f06f55449eb9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return Parity configuration (enabled/disabled and parity mode if enabled) @rmtoll CR1 PS LL_USART_GetParity<br  />
 CR1 PCE LL_USART_GetParity.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gadfa6f72efd3b93d45b3f06f55449eb9f">More...</a><br /></td></tr>
<tr class="separator:gadfa6f72efd3b93d45b3f06f55449eb9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eb2d661dbff06db60a45f8e84a99a81"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga0eb2d661dbff06db60a45f8e84a99a81">LL_USART_SetWakeUpMethod</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t Method)</td></tr>
<tr class="memdesc:ga0eb2d661dbff06db60a45f8e84a99a81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Receiver Wake Up method from Mute mode. @rmtoll CR1 WAKE LL_USART_SetWakeUpMethod.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga0eb2d661dbff06db60a45f8e84a99a81">More...</a><br /></td></tr>
<tr class="separator:ga0eb2d661dbff06db60a45f8e84a99a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d138c16401398cd57d9a8218d01f59"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gaa3d138c16401398cd57d9a8218d01f59">LL_USART_GetWakeUpMethod</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gaa3d138c16401398cd57d9a8218d01f59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return Receiver Wake Up method from Mute mode @rmtoll CR1 WAKE LL_USART_GetWakeUpMethod.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gaa3d138c16401398cd57d9a8218d01f59">More...</a><br /></td></tr>
<tr class="separator:gaa3d138c16401398cd57d9a8218d01f59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa255e195a91e35937665b409c1a2fc1b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gaa255e195a91e35937665b409c1a2fc1b">LL_USART_SetDataWidth</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t DataWidth)</td></tr>
<tr class="memdesc:gaa255e195a91e35937665b409c1a2fc1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Word length (i.e. nb of data bits, excluding start and stop bits) @rmtoll CR1 M LL_USART_SetDataWidth.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gaa255e195a91e35937665b409c1a2fc1b">More...</a><br /></td></tr>
<tr class="separator:gaa255e195a91e35937665b409c1a2fc1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac27a260e2a68b34c841a6d33a0363288"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gac27a260e2a68b34c841a6d33a0363288">LL_USART_GetDataWidth</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gac27a260e2a68b34c841a6d33a0363288"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return Word length (i.e. nb of data bits, excluding start and stop bits) @rmtoll CR1 M LL_USART_GetDataWidth.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gac27a260e2a68b34c841a6d33a0363288">More...</a><br /></td></tr>
<tr class="separator:gac27a260e2a68b34c841a6d33a0363288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56edf61e3c68b77c6994cc87a1b524ce"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga56edf61e3c68b77c6994cc87a1b524ce">LL_USART_SetOverSampling</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t OverSampling)</td></tr>
<tr class="memdesc:ga56edf61e3c68b77c6994cc87a1b524ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Oversampling to 8-bit or 16-bit mode @rmtoll CR1 OVER8 LL_USART_SetOverSampling.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga56edf61e3c68b77c6994cc87a1b524ce">More...</a><br /></td></tr>
<tr class="separator:ga56edf61e3c68b77c6994cc87a1b524ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga637d8927dddc9194d9f1aee44144d955"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga637d8927dddc9194d9f1aee44144d955">LL_USART_GetOverSampling</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga637d8927dddc9194d9f1aee44144d955"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return Oversampling mode @rmtoll CR1 OVER8 LL_USART_GetOverSampling.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga637d8927dddc9194d9f1aee44144d955">More...</a><br /></td></tr>
<tr class="separator:ga637d8927dddc9194d9f1aee44144d955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb88bab7fa03838d09bbd93abd57f6ec"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gafb88bab7fa03838d09bbd93abd57f6ec">LL_USART_SetLastClkPulseOutput</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t LastBitClockPulse)</td></tr>
<tr class="memdesc:gafb88bab7fa03838d09bbd93abd57f6ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure if Clock pulse of the last data bit is output to the SCLK pin or not.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gafb88bab7fa03838d09bbd93abd57f6ec">More...</a><br /></td></tr>
<tr class="separator:gafb88bab7fa03838d09bbd93abd57f6ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7630ff625135084eaa255af977a1fdd6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga7630ff625135084eaa255af977a1fdd6">LL_USART_GetLastClkPulseOutput</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga7630ff625135084eaa255af977a1fdd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieve Clock pulse of the last data bit output configuration (Last bit Clock pulse output to the SCLK pin or not)  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga7630ff625135084eaa255af977a1fdd6">More...</a><br /></td></tr>
<tr class="separator:ga7630ff625135084eaa255af977a1fdd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadde225590baa56e09cd9b0c698f724d1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gadde225590baa56e09cd9b0c698f724d1">LL_USART_SetClockPhase</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t ClockPhase)</td></tr>
<tr class="memdesc:gadde225590baa56e09cd9b0c698f724d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the phase of the clock output on the SCLK pin in synchronous mode.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gadde225590baa56e09cd9b0c698f724d1">More...</a><br /></td></tr>
<tr class="separator:gadde225590baa56e09cd9b0c698f724d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9edaf20fffa5e9e84711a25ec2a53132"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga9edaf20fffa5e9e84711a25ec2a53132">LL_USART_GetClockPhase</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga9edaf20fffa5e9e84711a25ec2a53132"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return phase of the clock output on the SCLK pin in synchronous mode.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga9edaf20fffa5e9e84711a25ec2a53132">More...</a><br /></td></tr>
<tr class="separator:ga9edaf20fffa5e9e84711a25ec2a53132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedbd9a6a81e2d4e1eb0ff8ee63e5ebc0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gaedbd9a6a81e2d4e1eb0ff8ee63e5ebc0">LL_USART_SetClockPolarity</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t ClockPolarity)</td></tr>
<tr class="memdesc:gaedbd9a6a81e2d4e1eb0ff8ee63e5ebc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the polarity of the clock output on the SCLK pin in synchronous mode.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gaedbd9a6a81e2d4e1eb0ff8ee63e5ebc0">More...</a><br /></td></tr>
<tr class="separator:gaedbd9a6a81e2d4e1eb0ff8ee63e5ebc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54bbc7bd3b1eefe7b0982f13e7996401"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga54bbc7bd3b1eefe7b0982f13e7996401">LL_USART_GetClockPolarity</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga54bbc7bd3b1eefe7b0982f13e7996401"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return polarity of the clock output on the SCLK pin in synchronous mode.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga54bbc7bd3b1eefe7b0982f13e7996401">More...</a><br /></td></tr>
<tr class="separator:ga54bbc7bd3b1eefe7b0982f13e7996401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a400043cf8d07e3e5c828132f8684b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga86a400043cf8d07e3e5c828132f8684b">LL_USART_ConfigClock</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t Phase, uint32_t Polarity, uint32_t LBCPOutput)</td></tr>
<tr class="memdesc:ga86a400043cf8d07e3e5c828132f8684b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure Clock signal format (Phase Polarity and choice about output of last bit clock pulse)  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga86a400043cf8d07e3e5c828132f8684b">More...</a><br /></td></tr>
<tr class="separator:ga86a400043cf8d07e3e5c828132f8684b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60618744d344a71a980eee738be5c7fb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga60618744d344a71a980eee738be5c7fb">LL_USART_EnableSCLKOutput</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga60618744d344a71a980eee738be5c7fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Clock output on SCLK pin.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga60618744d344a71a980eee738be5c7fb">More...</a><br /></td></tr>
<tr class="separator:ga60618744d344a71a980eee738be5c7fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66fce8482003fd5171be5f4cbcdd4112"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga66fce8482003fd5171be5f4cbcdd4112">LL_USART_DisableSCLKOutput</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga66fce8482003fd5171be5f4cbcdd4112"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Clock output on SCLK pin.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga66fce8482003fd5171be5f4cbcdd4112">More...</a><br /></td></tr>
<tr class="separator:ga66fce8482003fd5171be5f4cbcdd4112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafabd690b8cefdfd64f58d8ca37811f21"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gafabd690b8cefdfd64f58d8ca37811f21">LL_USART_IsEnabledSCLKOutput</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gafabd690b8cefdfd64f58d8ca37811f21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if Clock output on SCLK pin is enabled.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gafabd690b8cefdfd64f58d8ca37811f21">More...</a><br /></td></tr>
<tr class="separator:gafabd690b8cefdfd64f58d8ca37811f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac90f9b0ea3c63b0b0ca31e54422ee765"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gac90f9b0ea3c63b0b0ca31e54422ee765">LL_USART_SetStopBitsLength</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t StopBits)</td></tr>
<tr class="memdesc:gac90f9b0ea3c63b0b0ca31e54422ee765"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the length of the stop bits @rmtoll CR2 STOP LL_USART_SetStopBitsLength.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gac90f9b0ea3c63b0b0ca31e54422ee765">More...</a><br /></td></tr>
<tr class="separator:gac90f9b0ea3c63b0b0ca31e54422ee765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3797c76241339a563e0b8fd414d2e279"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga3797c76241339a563e0b8fd414d2e279">LL_USART_GetStopBitsLength</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga3797c76241339a563e0b8fd414d2e279"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieve the length of the stop bits @rmtoll CR2 STOP LL_USART_GetStopBitsLength.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga3797c76241339a563e0b8fd414d2e279">More...</a><br /></td></tr>
<tr class="separator:ga3797c76241339a563e0b8fd414d2e279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9572e37c7984bb9bdba8694cdba22e6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gac9572e37c7984bb9bdba8694cdba22e6">LL_USART_ConfigCharacter</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t DataWidth, uint32_t Parity, uint32_t StopBits)</td></tr>
<tr class="memdesc:gac9572e37c7984bb9bdba8694cdba22e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure Character frame format (Datawidth, Parity control, Stop Bits)  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gac9572e37c7984bb9bdba8694cdba22e6">More...</a><br /></td></tr>
<tr class="separator:gac9572e37c7984bb9bdba8694cdba22e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe758b3f83a2f669d846d30ca0d500ec"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gafe758b3f83a2f669d846d30ca0d500ec">LL_USART_SetNodeAddress</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t NodeAddress)</td></tr>
<tr class="memdesc:gafe758b3f83a2f669d846d30ca0d500ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Address of the USART node.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gafe758b3f83a2f669d846d30ca0d500ec">More...</a><br /></td></tr>
<tr class="separator:gafe758b3f83a2f669d846d30ca0d500ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ac51f269f686459b8305d6a051e3103"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga1ac51f269f686459b8305d6a051e3103">LL_USART_GetNodeAddress</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga1ac51f269f686459b8305d6a051e3103"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return 4 bit Address of the USART node as set in ADD field of CR2.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga1ac51f269f686459b8305d6a051e3103">More...</a><br /></td></tr>
<tr class="separator:ga1ac51f269f686459b8305d6a051e3103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19dd3431cb266fea52da3e1f81f6e6db"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga19dd3431cb266fea52da3e1f81f6e6db">LL_USART_EnableRTSHWFlowCtrl</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga19dd3431cb266fea52da3e1f81f6e6db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable RTS HW Flow Control.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga19dd3431cb266fea52da3e1f81f6e6db">More...</a><br /></td></tr>
<tr class="separator:ga19dd3431cb266fea52da3e1f81f6e6db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb4aa4237a7a686ce5dce34777ece0d1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gacb4aa4237a7a686ce5dce34777ece0d1">LL_USART_DisableRTSHWFlowCtrl</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gacb4aa4237a7a686ce5dce34777ece0d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RTS HW Flow Control.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gacb4aa4237a7a686ce5dce34777ece0d1">More...</a><br /></td></tr>
<tr class="separator:gacb4aa4237a7a686ce5dce34777ece0d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57f7fcba2a5606e8c9588e6ef302591a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga57f7fcba2a5606e8c9588e6ef302591a">LL_USART_EnableCTSHWFlowCtrl</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga57f7fcba2a5606e8c9588e6ef302591a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CTS HW Flow Control.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga57f7fcba2a5606e8c9588e6ef302591a">More...</a><br /></td></tr>
<tr class="separator:ga57f7fcba2a5606e8c9588e6ef302591a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fcf70a1997d17b9796be13b582fc0ee"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga3fcf70a1997d17b9796be13b582fc0ee">LL_USART_DisableCTSHWFlowCtrl</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga3fcf70a1997d17b9796be13b582fc0ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable CTS HW Flow Control.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga3fcf70a1997d17b9796be13b582fc0ee">More...</a><br /></td></tr>
<tr class="separator:ga3fcf70a1997d17b9796be13b582fc0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf293541d477c546ade00afda51726bd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gacf293541d477c546ade00afda51726bd">LL_USART_SetHWFlowCtrl</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t HardwareFlowControl)</td></tr>
<tr class="memdesc:gacf293541d477c546ade00afda51726bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure HW Flow Control mode (both CTS and RTS)  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gacf293541d477c546ade00afda51726bd">More...</a><br /></td></tr>
<tr class="separator:gacf293541d477c546ade00afda51726bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab267eaf80188665d60a2bf51b761de08"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gab267eaf80188665d60a2bf51b761de08">LL_USART_GetHWFlowCtrl</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gab267eaf80188665d60a2bf51b761de08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return HW Flow Control configuration (both CTS and RTS)  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gab267eaf80188665d60a2bf51b761de08">More...</a><br /></td></tr>
<tr class="separator:gab267eaf80188665d60a2bf51b761de08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0196a29a1449728b9771046db6d9cfaa"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga0196a29a1449728b9771046db6d9cfaa">LL_USART_EnableOneBitSamp</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga0196a29a1449728b9771046db6d9cfaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable One bit sampling method @rmtoll CR3 ONEBIT LL_USART_EnableOneBitSamp.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga0196a29a1449728b9771046db6d9cfaa">More...</a><br /></td></tr>
<tr class="separator:ga0196a29a1449728b9771046db6d9cfaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade075f1ef70fa60ec59ca8e57d91fb75"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#gade075f1ef70fa60ec59ca8e57d91fb75">LL_USART_DisableOneBitSamp</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gade075f1ef70fa60ec59ca8e57d91fb75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable One bit sampling method @rmtoll CR3 ONEBIT LL_USART_DisableOneBitSamp.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#gade075f1ef70fa60ec59ca8e57d91fb75">More...</a><br /></td></tr>
<tr class="separator:gade075f1ef70fa60ec59ca8e57d91fb75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga921d49f417ed71ba83b617aa5f0dd8f5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga921d49f417ed71ba83b617aa5f0dd8f5">LL_USART_IsEnabledOneBitSamp</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga921d49f417ed71ba83b617aa5f0dd8f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if One bit sampling method is enabled @rmtoll CR3 ONEBIT LL_USART_IsEnabledOneBitSamp.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga921d49f417ed71ba83b617aa5f0dd8f5">More...</a><br /></td></tr>
<tr class="separator:ga921d49f417ed71ba83b617aa5f0dd8f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27b683138e99d200d042a72f596f0bd7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga27b683138e99d200d042a72f596f0bd7">LL_USART_SetBaudRate</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t PeriphClk, uint32_t OverSampling, uint32_t BaudRate)</td></tr>
<tr class="memdesc:ga27b683138e99d200d042a72f596f0bd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure USART BRR register for achieving expected Baud Rate value.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga27b683138e99d200d042a72f596f0bd7">More...</a><br /></td></tr>
<tr class="separator:ga27b683138e99d200d042a72f596f0bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43c0d6efa069cf6ace838634980e9cbf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga43c0d6efa069cf6ace838634980e9cbf">LL_USART_GetBaudRate</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t PeriphClk, uint32_t OverSampling)</td></tr>
<tr class="memdesc:ga43c0d6efa069cf6ace838634980e9cbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return current Baud Rate value, according to USARTDIV present in BRR register (full BRR content), and to used Peripheral Clock and Oversampling mode values.  <a href="group___u_s_a_r_t___l_l___e_f___configuration.html#ga43c0d6efa069cf6ace838634980e9cbf">More...</a><br /></td></tr>
<tr class="separator:ga43c0d6efa069cf6ace838634980e9cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f26aaa337be96a0a68a472a3e856a1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___i_r_d_a.html#ga23f26aaa337be96a0a68a472a3e856a1">LL_USART_EnableIrda</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga23f26aaa337be96a0a68a472a3e856a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable IrDA mode.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___i_r_d_a.html#ga23f26aaa337be96a0a68a472a3e856a1">More...</a><br /></td></tr>
<tr class="separator:ga23f26aaa337be96a0a68a472a3e856a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab59f87f4327b62b8ac468bd56d1a94c5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___i_r_d_a.html#gab59f87f4327b62b8ac468bd56d1a94c5">LL_USART_DisableIrda</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gab59f87f4327b62b8ac468bd56d1a94c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable IrDA mode.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___i_r_d_a.html#gab59f87f4327b62b8ac468bd56d1a94c5">More...</a><br /></td></tr>
<tr class="separator:gab59f87f4327b62b8ac468bd56d1a94c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9941d6bf7457145cf891d67c13aca611"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___i_r_d_a.html#ga9941d6bf7457145cf891d67c13aca611">LL_USART_IsEnabledIrda</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga9941d6bf7457145cf891d67c13aca611"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if IrDA mode is enabled.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___i_r_d_a.html#ga9941d6bf7457145cf891d67c13aca611">More...</a><br /></td></tr>
<tr class="separator:ga9941d6bf7457145cf891d67c13aca611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa53925de29f078af4decd203c131a20d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___i_r_d_a.html#gaa53925de29f078af4decd203c131a20d">LL_USART_SetIrdaPowerMode</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t PowerMode)</td></tr>
<tr class="memdesc:gaa53925de29f078af4decd203c131a20d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure IrDA Power Mode (Normal or Low Power)  <a href="group___u_s_a_r_t___l_l___e_f___configuration___i_r_d_a.html#gaa53925de29f078af4decd203c131a20d">More...</a><br /></td></tr>
<tr class="separator:gaa53925de29f078af4decd203c131a20d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f213a837ef7ec741de972db0ebefc94"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___i_r_d_a.html#ga4f213a837ef7ec741de972db0ebefc94">LL_USART_GetIrdaPowerMode</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga4f213a837ef7ec741de972db0ebefc94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieve IrDA Power Mode configuration (Normal or Low Power)  <a href="group___u_s_a_r_t___l_l___e_f___configuration___i_r_d_a.html#ga4f213a837ef7ec741de972db0ebefc94">More...</a><br /></td></tr>
<tr class="separator:ga4f213a837ef7ec741de972db0ebefc94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3d8446686c14d4d6383a88184b3abb3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___i_r_d_a.html#gaf3d8446686c14d4d6383a88184b3abb3">LL_USART_SetIrdaPrescaler</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t PrescalerValue)</td></tr>
<tr class="memdesc:gaf3d8446686c14d4d6383a88184b3abb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Irda prescaler value, used for dividing the USART clock source to achieve the Irda Low Power frequency (8 bits value)  <a href="group___u_s_a_r_t___l_l___e_f___configuration___i_r_d_a.html#gaf3d8446686c14d4d6383a88184b3abb3">More...</a><br /></td></tr>
<tr class="separator:gaf3d8446686c14d4d6383a88184b3abb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3845f78492a88f8f8930c8a325acea5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___i_r_d_a.html#gaa3845f78492a88f8f8930c8a325acea5">LL_USART_GetIrdaPrescaler</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gaa3845f78492a88f8f8930c8a325acea5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return Irda prescaler value, used for dividing the USART clock source to achieve the Irda Low Power frequency (8 bits value)  <a href="group___u_s_a_r_t___l_l___e_f___configuration___i_r_d_a.html#gaa3845f78492a88f8f8930c8a325acea5">More...</a><br /></td></tr>
<tr class="separator:gaa3845f78492a88f8f8930c8a325acea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd9477a53bc2ede5e0973b3eb10454ba"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#gacd9477a53bc2ede5e0973b3eb10454ba">LL_USART_EnableSmartcardNACK</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gacd9477a53bc2ede5e0973b3eb10454ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Smartcard NACK transmission.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#gacd9477a53bc2ede5e0973b3eb10454ba">More...</a><br /></td></tr>
<tr class="separator:gacd9477a53bc2ede5e0973b3eb10454ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fb496834bd521394948e451790bdd38"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#ga5fb496834bd521394948e451790bdd38">LL_USART_DisableSmartcardNACK</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga5fb496834bd521394948e451790bdd38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Smartcard NACK transmission.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#ga5fb496834bd521394948e451790bdd38">More...</a><br /></td></tr>
<tr class="separator:ga5fb496834bd521394948e451790bdd38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ddae4c6e8262094f81859a669882056"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#ga1ddae4c6e8262094f81859a669882056">LL_USART_IsEnabledSmartcardNACK</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga1ddae4c6e8262094f81859a669882056"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if Smartcard NACK transmission is enabled.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#ga1ddae4c6e8262094f81859a669882056">More...</a><br /></td></tr>
<tr class="separator:ga1ddae4c6e8262094f81859a669882056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e4b93b4361658a1ac0b7298ef70b670"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#ga6e4b93b4361658a1ac0b7298ef70b670">LL_USART_EnableSmartcard</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga6e4b93b4361658a1ac0b7298ef70b670"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Smartcard mode.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#ga6e4b93b4361658a1ac0b7298ef70b670">More...</a><br /></td></tr>
<tr class="separator:ga6e4b93b4361658a1ac0b7298ef70b670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96ba6cae4aa73279dcdb0842dbb3f2e7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#ga96ba6cae4aa73279dcdb0842dbb3f2e7">LL_USART_DisableSmartcard</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga96ba6cae4aa73279dcdb0842dbb3f2e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Smartcard mode.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#ga96ba6cae4aa73279dcdb0842dbb3f2e7">More...</a><br /></td></tr>
<tr class="separator:ga96ba6cae4aa73279dcdb0842dbb3f2e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25c3dbbb0439862683b3edfae460d062"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#ga25c3dbbb0439862683b3edfae460d062">LL_USART_IsEnabledSmartcard</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga25c3dbbb0439862683b3edfae460d062"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if Smartcard mode is enabled.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#ga25c3dbbb0439862683b3edfae460d062">More...</a><br /></td></tr>
<tr class="separator:ga25c3dbbb0439862683b3edfae460d062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26515986df5ba1f56cd172f41a02b653"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#ga26515986df5ba1f56cd172f41a02b653">LL_USART_SetSmartcardPrescaler</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t PrescalerValue)</td></tr>
<tr class="memdesc:ga26515986df5ba1f56cd172f41a02b653"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Smartcard prescaler value, used for dividing the USART clock source to provide the SMARTCARD Clock (5 bits value)  <a href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#ga26515986df5ba1f56cd172f41a02b653">More...</a><br /></td></tr>
<tr class="separator:ga26515986df5ba1f56cd172f41a02b653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd9d4dfbec1dfe3d2cc4694dd8891a56"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#gacd9d4dfbec1dfe3d2cc4694dd8891a56">LL_USART_GetSmartcardPrescaler</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gacd9d4dfbec1dfe3d2cc4694dd8891a56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return Smartcard prescaler value, used for dividing the USART clock source to provide the SMARTCARD Clock (5 bits value)  <a href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#gacd9d4dfbec1dfe3d2cc4694dd8891a56">More...</a><br /></td></tr>
<tr class="separator:gacd9d4dfbec1dfe3d2cc4694dd8891a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8550c035b395873119c61b5b734e255f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#ga8550c035b395873119c61b5b734e255f">LL_USART_SetSmartcardGuardTime</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t GuardTime)</td></tr>
<tr class="memdesc:ga8550c035b395873119c61b5b734e255f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Smartcard Guard time value, expressed in nb of baud clocks periods (GT[7:0] bits : Guard time value)  <a href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#ga8550c035b395873119c61b5b734e255f">More...</a><br /></td></tr>
<tr class="separator:ga8550c035b395873119c61b5b734e255f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaefaac5fe101b193dc3975f636345f33"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#gaaefaac5fe101b193dc3975f636345f33">LL_USART_GetSmartcardGuardTime</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gaaefaac5fe101b193dc3975f636345f33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return Smartcard Guard time value, expressed in nb of baud clocks periods (GT[7:0] bits : Guard time value)  <a href="group___u_s_a_r_t___l_l___e_f___configuration___smartcard.html#gaaefaac5fe101b193dc3975f636345f33">More...</a><br /></td></tr>
<tr class="separator:gaaefaac5fe101b193dc3975f636345f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf27b582b380dab99c653a17d59eba57f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___half_duplex.html#gaf27b582b380dab99c653a17d59eba57f">LL_USART_EnableHalfDuplex</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gaf27b582b380dab99c653a17d59eba57f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Single Wire Half-Duplex mode.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___half_duplex.html#gaf27b582b380dab99c653a17d59eba57f">More...</a><br /></td></tr>
<tr class="separator:gaf27b582b380dab99c653a17d59eba57f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04d4aa249e7b21e0257f13b311c861a8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___half_duplex.html#ga04d4aa249e7b21e0257f13b311c861a8">LL_USART_DisableHalfDuplex</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga04d4aa249e7b21e0257f13b311c861a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Single Wire Half-Duplex mode.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___half_duplex.html#ga04d4aa249e7b21e0257f13b311c861a8">More...</a><br /></td></tr>
<tr class="separator:ga04d4aa249e7b21e0257f13b311c861a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52c60e6b2b1eb38fceda5fc143bf3855"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___half_duplex.html#ga52c60e6b2b1eb38fceda5fc143bf3855">LL_USART_IsEnabledHalfDuplex</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga52c60e6b2b1eb38fceda5fc143bf3855"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if Single Wire Half-Duplex mode is enabled.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___half_duplex.html#ga52c60e6b2b1eb38fceda5fc143bf3855">More...</a><br /></td></tr>
<tr class="separator:ga52c60e6b2b1eb38fceda5fc143bf3855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9882dcdcc85158f02f7036ff440fb5f2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___l_i_n.html#ga9882dcdcc85158f02f7036ff440fb5f2">LL_USART_SetLINBrkDetectionLen</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint32_t LINBDLength)</td></tr>
<tr class="memdesc:ga9882dcdcc85158f02f7036ff440fb5f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set LIN Break Detection Length.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___l_i_n.html#ga9882dcdcc85158f02f7036ff440fb5f2">More...</a><br /></td></tr>
<tr class="separator:ga9882dcdcc85158f02f7036ff440fb5f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b9a9f906f69b9bd31772e5f2d342ef9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___l_i_n.html#ga1b9a9f906f69b9bd31772e5f2d342ef9">LL_USART_GetLINBrkDetectionLen</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga1b9a9f906f69b9bd31772e5f2d342ef9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return LIN Break Detection Length.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___l_i_n.html#ga1b9a9f906f69b9bd31772e5f2d342ef9">More...</a><br /></td></tr>
<tr class="separator:ga1b9a9f906f69b9bd31772e5f2d342ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d558f65f3a3f2601be0a9ed1d49df98"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___l_i_n.html#ga5d558f65f3a3f2601be0a9ed1d49df98">LL_USART_EnableLIN</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga5d558f65f3a3f2601be0a9ed1d49df98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable LIN mode.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___l_i_n.html#ga5d558f65f3a3f2601be0a9ed1d49df98">More...</a><br /></td></tr>
<tr class="separator:ga5d558f65f3a3f2601be0a9ed1d49df98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb0bb6484c97c017eeb032f224ba260"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___l_i_n.html#gafbb0bb6484c97c017eeb032f224ba260">LL_USART_DisableLIN</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gafbb0bb6484c97c017eeb032f224ba260"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable LIN mode.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___l_i_n.html#gafbb0bb6484c97c017eeb032f224ba260">More...</a><br /></td></tr>
<tr class="separator:gafbb0bb6484c97c017eeb032f224ba260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc4d8ae8dc0015c61c2494ddd3b6b26c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___configuration___l_i_n.html#gacc4d8ae8dc0015c61c2494ddd3b6b26c">LL_USART_IsEnabledLIN</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gacc4d8ae8dc0015c61c2494ddd3b6b26c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if LIN mode is enabled.  <a href="group___u_s_a_r_t___l_l___e_f___configuration___l_i_n.html#gacc4d8ae8dc0015c61c2494ddd3b6b26c">More...</a><br /></td></tr>
<tr class="separator:gacc4d8ae8dc0015c61c2494ddd3b6b26c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43ed814a67a8a42cb5e40757c2828ac0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___advanced_configuration.html#ga43ed814a67a8a42cb5e40757c2828ac0">LL_USART_ConfigAsyncMode</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga43ed814a67a8a42cb5e40757c2828ac0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform basic configuration of USART for enabling use in Asynchronous Mode (UART)  <a href="group___u_s_a_r_t___l_l___e_f___advanced_configuration.html#ga43ed814a67a8a42cb5e40757c2828ac0">More...</a><br /></td></tr>
<tr class="separator:ga43ed814a67a8a42cb5e40757c2828ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac285f7b1abe597d7a3ab419bd0b7c28b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___advanced_configuration.html#gac285f7b1abe597d7a3ab419bd0b7c28b">LL_USART_ConfigSyncMode</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gac285f7b1abe597d7a3ab419bd0b7c28b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform basic configuration of USART for enabling use in Synchronous Mode.  <a href="group___u_s_a_r_t___l_l___e_f___advanced_configuration.html#gac285f7b1abe597d7a3ab419bd0b7c28b">More...</a><br /></td></tr>
<tr class="separator:gac285f7b1abe597d7a3ab419bd0b7c28b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bd66c8be55826cf6fcf1da268051a04"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___advanced_configuration.html#ga0bd66c8be55826cf6fcf1da268051a04">LL_USART_ConfigLINMode</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga0bd66c8be55826cf6fcf1da268051a04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform basic configuration of USART for enabling use in LIN Mode.  <a href="group___u_s_a_r_t___l_l___e_f___advanced_configuration.html#ga0bd66c8be55826cf6fcf1da268051a04">More...</a><br /></td></tr>
<tr class="separator:ga0bd66c8be55826cf6fcf1da268051a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac339f509c8a801c07d0b65f7cfb2341"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___advanced_configuration.html#gaac339f509c8a801c07d0b65f7cfb2341">LL_USART_ConfigHalfDuplexMode</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gaac339f509c8a801c07d0b65f7cfb2341"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform basic configuration of USART for enabling use in Half Duplex Mode.  <a href="group___u_s_a_r_t___l_l___e_f___advanced_configuration.html#gaac339f509c8a801c07d0b65f7cfb2341">More...</a><br /></td></tr>
<tr class="separator:gaac339f509c8a801c07d0b65f7cfb2341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3732d6e2ff96763057592ee07004116a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___advanced_configuration.html#ga3732d6e2ff96763057592ee07004116a">LL_USART_ConfigSmartcardMode</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga3732d6e2ff96763057592ee07004116a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform basic configuration of USART for enabling use in Smartcard Mode.  <a href="group___u_s_a_r_t___l_l___e_f___advanced_configuration.html#ga3732d6e2ff96763057592ee07004116a">More...</a><br /></td></tr>
<tr class="separator:ga3732d6e2ff96763057592ee07004116a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11aedc7d8fb2605689856d8c0a809bfd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___advanced_configuration.html#ga11aedc7d8fb2605689856d8c0a809bfd">LL_USART_ConfigIrdaMode</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga11aedc7d8fb2605689856d8c0a809bfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform basic configuration of USART for enabling use in Irda Mode.  <a href="group___u_s_a_r_t___l_l___e_f___advanced_configuration.html#ga11aedc7d8fb2605689856d8c0a809bfd">More...</a><br /></td></tr>
<tr class="separator:ga11aedc7d8fb2605689856d8c0a809bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1671d915444206ee89c2eea62b60c16"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___advanced_configuration.html#gac1671d915444206ee89c2eea62b60c16">LL_USART_ConfigMultiProcessMode</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gac1671d915444206ee89c2eea62b60c16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform basic configuration of USART for enabling use in Multi processor Mode (several USARTs connected in a network, one of the USARTs can be the master, its TX output connected to the RX inputs of the other slaves USARTs).  <a href="group___u_s_a_r_t___l_l___e_f___advanced_configuration.html#gac1671d915444206ee89c2eea62b60c16">More...</a><br /></td></tr>
<tr class="separator:gac1671d915444206ee89c2eea62b60c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87936e1e2ef40e1a1bf754ee69d2a4d7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga87936e1e2ef40e1a1bf754ee69d2a4d7">LL_USART_IsActiveFlag_PE</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga87936e1e2ef40e1a1bf754ee69d2a4d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART Parity Error Flag is set or not @rmtoll SR PE LL_USART_IsActiveFlag_PE.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga87936e1e2ef40e1a1bf754ee69d2a4d7">More...</a><br /></td></tr>
<tr class="separator:ga87936e1e2ef40e1a1bf754ee69d2a4d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4af16b26b34c5004417ac3011fd7dfbc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga4af16b26b34c5004417ac3011fd7dfbc">LL_USART_IsActiveFlag_FE</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga4af16b26b34c5004417ac3011fd7dfbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART Framing Error Flag is set or not @rmtoll SR FE LL_USART_IsActiveFlag_FE.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga4af16b26b34c5004417ac3011fd7dfbc">More...</a><br /></td></tr>
<tr class="separator:ga4af16b26b34c5004417ac3011fd7dfbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad61f69d046c51d9d55fcaa02a7665cbd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gad61f69d046c51d9d55fcaa02a7665cbd">LL_USART_IsActiveFlag_NE</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gad61f69d046c51d9d55fcaa02a7665cbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART Noise error detected Flag is set or not @rmtoll SR NF LL_USART_IsActiveFlag_NE.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gad61f69d046c51d9d55fcaa02a7665cbd">More...</a><br /></td></tr>
<tr class="separator:gad61f69d046c51d9d55fcaa02a7665cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5717ccdfc1abcca3b051aa09097e9e2f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga5717ccdfc1abcca3b051aa09097e9e2f">LL_USART_IsActiveFlag_ORE</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga5717ccdfc1abcca3b051aa09097e9e2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART OverRun Error Flag is set or not @rmtoll SR ORE LL_USART_IsActiveFlag_ORE.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga5717ccdfc1abcca3b051aa09097e9e2f">More...</a><br /></td></tr>
<tr class="separator:ga5717ccdfc1abcca3b051aa09097e9e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4db5370df9bfc712608a5c0d750ccdbc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga4db5370df9bfc712608a5c0d750ccdbc">LL_USART_IsActiveFlag_IDLE</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga4db5370df9bfc712608a5c0d750ccdbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART IDLE line detected Flag is set or not @rmtoll SR IDLE LL_USART_IsActiveFlag_IDLE.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga4db5370df9bfc712608a5c0d750ccdbc">More...</a><br /></td></tr>
<tr class="separator:ga4db5370df9bfc712608a5c0d750ccdbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafffbbdb16bd36f0222c4c8c79eae9dc3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gafffbbdb16bd36f0222c4c8c79eae9dc3">LL_USART_IsActiveFlag_RXNE</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gafffbbdb16bd36f0222c4c8c79eae9dc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART Read Data Register Not Empty Flag is set or not @rmtoll SR RXNE LL_USART_IsActiveFlag_RXNE.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gafffbbdb16bd36f0222c4c8c79eae9dc3">More...</a><br /></td></tr>
<tr class="separator:gafffbbdb16bd36f0222c4c8c79eae9dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b01a30142ea72a5637905c3672b46c4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga3b01a30142ea72a5637905c3672b46c4">LL_USART_IsActiveFlag_TC</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga3b01a30142ea72a5637905c3672b46c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART Transmission Complete Flag is set or not @rmtoll SR TC LL_USART_IsActiveFlag_TC.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga3b01a30142ea72a5637905c3672b46c4">More...</a><br /></td></tr>
<tr class="separator:ga3b01a30142ea72a5637905c3672b46c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aaac9d4c1ab4aecd947046591af31b2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga1aaac9d4c1ab4aecd947046591af31b2">LL_USART_IsActiveFlag_TXE</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga1aaac9d4c1ab4aecd947046591af31b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART Transmit Data Register Empty Flag is set or not @rmtoll SR TXE LL_USART_IsActiveFlag_TXE.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga1aaac9d4c1ab4aecd947046591af31b2">More...</a><br /></td></tr>
<tr class="separator:ga1aaac9d4c1ab4aecd947046591af31b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13214e1c526ee99b231308d328762cbe"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga13214e1c526ee99b231308d328762cbe">LL_USART_IsActiveFlag_LBD</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga13214e1c526ee99b231308d328762cbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART LIN Break Detection Flag is set or not.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga13214e1c526ee99b231308d328762cbe">More...</a><br /></td></tr>
<tr class="separator:ga13214e1c526ee99b231308d328762cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab92f6ccf6bd7f0f4fbd3d7eb1454a15d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gab92f6ccf6bd7f0f4fbd3d7eb1454a15d">LL_USART_IsActiveFlag_nCTS</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gab92f6ccf6bd7f0f4fbd3d7eb1454a15d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART CTS Flag is set or not.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gab92f6ccf6bd7f0f4fbd3d7eb1454a15d">More...</a><br /></td></tr>
<tr class="separator:gab92f6ccf6bd7f0f4fbd3d7eb1454a15d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bfacac63e67b55a164287caf3ffd47b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga5bfacac63e67b55a164287caf3ffd47b">LL_USART_IsActiveFlag_SBK</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga5bfacac63e67b55a164287caf3ffd47b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART Send Break Flag is set or not @rmtoll CR1 SBK LL_USART_IsActiveFlag_SBK.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga5bfacac63e67b55a164287caf3ffd47b">More...</a><br /></td></tr>
<tr class="separator:ga5bfacac63e67b55a164287caf3ffd47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebbd94ada6948e61987faf58fd3aa9a2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gaebbd94ada6948e61987faf58fd3aa9a2">LL_USART_IsActiveFlag_RWU</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gaebbd94ada6948e61987faf58fd3aa9a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART Receive Wake Up from mute mode Flag is set or not @rmtoll CR1 RWU LL_USART_IsActiveFlag_RWU.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gaebbd94ada6948e61987faf58fd3aa9a2">More...</a><br /></td></tr>
<tr class="separator:gaebbd94ada6948e61987faf58fd3aa9a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae60abb2a52b3620d146f366e05ace833"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gae60abb2a52b3620d146f366e05ace833">LL_USART_ClearFlag_PE</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gae60abb2a52b3620d146f366e05ace833"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Parity Error Flag.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gae60abb2a52b3620d146f366e05ace833">More...</a><br /></td></tr>
<tr class="separator:gae60abb2a52b3620d146f366e05ace833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34cf375195146eeb30bc7049cbe6d0c3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga34cf375195146eeb30bc7049cbe6d0c3">LL_USART_ClearFlag_FE</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga34cf375195146eeb30bc7049cbe6d0c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Framing Error Flag.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga34cf375195146eeb30bc7049cbe6d0c3">More...</a><br /></td></tr>
<tr class="separator:ga34cf375195146eeb30bc7049cbe6d0c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71db2fc950baf02ca12c723f37fb00f5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga71db2fc950baf02ca12c723f37fb00f5">LL_USART_ClearFlag_NE</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga71db2fc950baf02ca12c723f37fb00f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Noise detected Flag.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga71db2fc950baf02ca12c723f37fb00f5">More...</a><br /></td></tr>
<tr class="separator:ga71db2fc950baf02ca12c723f37fb00f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f0aee8d15a04e1207c1b621ca3d126f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga5f0aee8d15a04e1207c1b621ca3d126f">LL_USART_ClearFlag_ORE</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga5f0aee8d15a04e1207c1b621ca3d126f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear OverRun Error Flag.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga5f0aee8d15a04e1207c1b621ca3d126f">More...</a><br /></td></tr>
<tr class="separator:ga5f0aee8d15a04e1207c1b621ca3d126f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67be90a2bf59fe53dc8d553434a1b621"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga67be90a2bf59fe53dc8d553434a1b621">LL_USART_ClearFlag_IDLE</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga67be90a2bf59fe53dc8d553434a1b621"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear IDLE line detected Flag.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga67be90a2bf59fe53dc8d553434a1b621">More...</a><br /></td></tr>
<tr class="separator:ga67be90a2bf59fe53dc8d553434a1b621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2d9b9cbeec00439ce96410412378f67"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gae2d9b9cbeec00439ce96410412378f67">LL_USART_ClearFlag_TC</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gae2d9b9cbeec00439ce96410412378f67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Transmission Complete Flag @rmtoll SR TC LL_USART_ClearFlag_TC.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gae2d9b9cbeec00439ce96410412378f67">More...</a><br /></td></tr>
<tr class="separator:gae2d9b9cbeec00439ce96410412378f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4428ce457c40e7e1fbc691a00b565061"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga4428ce457c40e7e1fbc691a00b565061">LL_USART_ClearFlag_RXNE</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga4428ce457c40e7e1fbc691a00b565061"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear RX Not Empty Flag @rmtoll SR RXNE LL_USART_ClearFlag_RXNE.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga4428ce457c40e7e1fbc691a00b565061">More...</a><br /></td></tr>
<tr class="separator:ga4428ce457c40e7e1fbc691a00b565061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba2e323a04cb188ae615b8831b2e1484"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gaba2e323a04cb188ae615b8831b2e1484">LL_USART_ClearFlag_LBD</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gaba2e323a04cb188ae615b8831b2e1484"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear LIN Break Detection Flag.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#gaba2e323a04cb188ae615b8831b2e1484">More...</a><br /></td></tr>
<tr class="separator:gaba2e323a04cb188ae615b8831b2e1484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4498dce727410fed76d83bfcf6e8fc52"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga4498dce727410fed76d83bfcf6e8fc52">LL_USART_ClearFlag_nCTS</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga4498dce727410fed76d83bfcf6e8fc52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear CTS Interrupt Flag.  <a href="group___u_s_a_r_t___l_l___e_f___f_l_a_g___management.html#ga4498dce727410fed76d83bfcf6e8fc52">More...</a><br /></td></tr>
<tr class="separator:ga4498dce727410fed76d83bfcf6e8fc52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga643deb5e1ae1034e0db03b88bba20244"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga643deb5e1ae1034e0db03b88bba20244">LL_USART_EnableIT_IDLE</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga643deb5e1ae1034e0db03b88bba20244"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable IDLE Interrupt @rmtoll CR1 IDLEIE LL_USART_EnableIT_IDLE.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga643deb5e1ae1034e0db03b88bba20244">More...</a><br /></td></tr>
<tr class="separator:ga643deb5e1ae1034e0db03b88bba20244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b582f92bf911d537e5d283d5641946b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga4b582f92bf911d537e5d283d5641946b">LL_USART_EnableIT_RXNE</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga4b582f92bf911d537e5d283d5641946b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable RX Not Empty Interrupt @rmtoll CR1 RXNEIE LL_USART_EnableIT_RXNE.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga4b582f92bf911d537e5d283d5641946b">More...</a><br /></td></tr>
<tr class="separator:ga4b582f92bf911d537e5d283d5641946b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1fc6324d005fa96130dddb0f41f77d2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gab1fc6324d005fa96130dddb0f41f77d2">LL_USART_EnableIT_TC</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gab1fc6324d005fa96130dddb0f41f77d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Transmission Complete Interrupt @rmtoll CR1 TCIE LL_USART_EnableIT_TC.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gab1fc6324d005fa96130dddb0f41f77d2">More...</a><br /></td></tr>
<tr class="separator:gab1fc6324d005fa96130dddb0f41f77d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga936cd7083182b48f61695dbb4c1b6599"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga936cd7083182b48f61695dbb4c1b6599">LL_USART_EnableIT_TXE</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga936cd7083182b48f61695dbb4c1b6599"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable TX Empty Interrupt @rmtoll CR1 TXEIE LL_USART_EnableIT_TXE.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga936cd7083182b48f61695dbb4c1b6599">More...</a><br /></td></tr>
<tr class="separator:ga936cd7083182b48f61695dbb4c1b6599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac693697ea463096783692454f6e5d91"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gaac693697ea463096783692454f6e5d91">LL_USART_EnableIT_PE</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gaac693697ea463096783692454f6e5d91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Parity Error Interrupt @rmtoll CR1 PEIE LL_USART_EnableIT_PE.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gaac693697ea463096783692454f6e5d91">More...</a><br /></td></tr>
<tr class="separator:gaac693697ea463096783692454f6e5d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga796cbcbc4dc0524a1da416e68200b46c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga796cbcbc4dc0524a1da416e68200b46c">LL_USART_EnableIT_LBD</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga796cbcbc4dc0524a1da416e68200b46c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable LIN Break Detection Interrupt.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga796cbcbc4dc0524a1da416e68200b46c">More...</a><br /></td></tr>
<tr class="separator:ga796cbcbc4dc0524a1da416e68200b46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbeae4f5dee0abd6e7fa9acd423911b4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gafbeae4f5dee0abd6e7fa9acd423911b4">LL_USART_EnableIT_ERROR</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gafbeae4f5dee0abd6e7fa9acd423911b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Error Interrupt.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gafbeae4f5dee0abd6e7fa9acd423911b4">More...</a><br /></td></tr>
<tr class="separator:gafbeae4f5dee0abd6e7fa9acd423911b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad90f99486bb14fd6dc18b21c0c6cd6ec"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gad90f99486bb14fd6dc18b21c0c6cd6ec">LL_USART_EnableIT_CTS</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gad90f99486bb14fd6dc18b21c0c6cd6ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CTS Interrupt.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gad90f99486bb14fd6dc18b21c0c6cd6ec">More...</a><br /></td></tr>
<tr class="separator:gad90f99486bb14fd6dc18b21c0c6cd6ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb6e4a1205cd3f85e69f14201d9a9011"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gadb6e4a1205cd3f85e69f14201d9a9011">LL_USART_DisableIT_IDLE</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gadb6e4a1205cd3f85e69f14201d9a9011"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable IDLE Interrupt @rmtoll CR1 IDLEIE LL_USART_DisableIT_IDLE.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gadb6e4a1205cd3f85e69f14201d9a9011">More...</a><br /></td></tr>
<tr class="separator:gadb6e4a1205cd3f85e69f14201d9a9011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga095133b0080d923e96d58ed241ee0ae2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga095133b0080d923e96d58ed241ee0ae2">LL_USART_DisableIT_RXNE</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga095133b0080d923e96d58ed241ee0ae2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RX Not Empty Interrupt @rmtoll CR1 RXNEIE LL_USART_DisableIT_RXNE.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga095133b0080d923e96d58ed241ee0ae2">More...</a><br /></td></tr>
<tr class="separator:ga095133b0080d923e96d58ed241ee0ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac264b5cbb00665b38ea39479524a31ec"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gac264b5cbb00665b38ea39479524a31ec">LL_USART_DisableIT_TC</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gac264b5cbb00665b38ea39479524a31ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Transmission Complete Interrupt @rmtoll CR1 TCIE LL_USART_DisableIT_TC.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gac264b5cbb00665b38ea39479524a31ec">More...</a><br /></td></tr>
<tr class="separator:gac264b5cbb00665b38ea39479524a31ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4852c130b2f0117074860adaa8178e9a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga4852c130b2f0117074860adaa8178e9a">LL_USART_DisableIT_TXE</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga4852c130b2f0117074860adaa8178e9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable TX Empty Interrupt @rmtoll CR1 TXEIE LL_USART_DisableIT_TXE.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga4852c130b2f0117074860adaa8178e9a">More...</a><br /></td></tr>
<tr class="separator:ga4852c130b2f0117074860adaa8178e9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga195c2e04d64bc0c081fe7e473e5ff409"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga195c2e04d64bc0c081fe7e473e5ff409">LL_USART_DisableIT_PE</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga195c2e04d64bc0c081fe7e473e5ff409"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Parity Error Interrupt @rmtoll CR1 PEIE LL_USART_DisableIT_PE.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga195c2e04d64bc0c081fe7e473e5ff409">More...</a><br /></td></tr>
<tr class="separator:ga195c2e04d64bc0c081fe7e473e5ff409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ccfbb785bd1c20d24c54c12ac114e08"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga3ccfbb785bd1c20d24c54c12ac114e08">LL_USART_DisableIT_LBD</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga3ccfbb785bd1c20d24c54c12ac114e08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable LIN Break Detection Interrupt.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga3ccfbb785bd1c20d24c54c12ac114e08">More...</a><br /></td></tr>
<tr class="separator:ga3ccfbb785bd1c20d24c54c12ac114e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2e631a9508be51a80b4fa5340ebf622"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gab2e631a9508be51a80b4fa5340ebf622">LL_USART_DisableIT_ERROR</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gab2e631a9508be51a80b4fa5340ebf622"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Error Interrupt.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gab2e631a9508be51a80b4fa5340ebf622">More...</a><br /></td></tr>
<tr class="separator:gab2e631a9508be51a80b4fa5340ebf622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5503efb4f1b1d0b43cc4fe398d8ff4f5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga5503efb4f1b1d0b43cc4fe398d8ff4f5">LL_USART_DisableIT_CTS</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga5503efb4f1b1d0b43cc4fe398d8ff4f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable CTS Interrupt.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga5503efb4f1b1d0b43cc4fe398d8ff4f5">More...</a><br /></td></tr>
<tr class="separator:ga5503efb4f1b1d0b43cc4fe398d8ff4f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c7fac6651b0b84dcc56337124b1566d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga8c7fac6651b0b84dcc56337124b1566d">LL_USART_IsEnabledIT_IDLE</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga8c7fac6651b0b84dcc56337124b1566d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART IDLE Interrupt source is enabled or disabled. @rmtoll CR1 IDLEIE LL_USART_IsEnabledIT_IDLE.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga8c7fac6651b0b84dcc56337124b1566d">More...</a><br /></td></tr>
<tr class="separator:ga8c7fac6651b0b84dcc56337124b1566d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f1f3f2607a369183cda37f7197ed9b1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga7f1f3f2607a369183cda37f7197ed9b1">LL_USART_IsEnabledIT_RXNE</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga7f1f3f2607a369183cda37f7197ed9b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART RX Not Empty Interrupt is enabled or disabled. @rmtoll CR1 RXNEIE LL_USART_IsEnabledIT_RXNE.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga7f1f3f2607a369183cda37f7197ed9b1">More...</a><br /></td></tr>
<tr class="separator:ga7f1f3f2607a369183cda37f7197ed9b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa27f94b534cfdf9ff820805a344be654"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gaa27f94b534cfdf9ff820805a344be654">LL_USART_IsEnabledIT_TC</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gaa27f94b534cfdf9ff820805a344be654"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART Transmission Complete Interrupt is enabled or disabled. @rmtoll CR1 TCIE LL_USART_IsEnabledIT_TC.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gaa27f94b534cfdf9ff820805a344be654">More...</a><br /></td></tr>
<tr class="separator:gaa27f94b534cfdf9ff820805a344be654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10bd7b93b3c959926653609c17c6924c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga10bd7b93b3c959926653609c17c6924c">LL_USART_IsEnabledIT_TXE</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga10bd7b93b3c959926653609c17c6924c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART TX Empty Interrupt is enabled or disabled. @rmtoll CR1 TXEIE LL_USART_IsEnabledIT_TXE.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga10bd7b93b3c959926653609c17c6924c">More...</a><br /></td></tr>
<tr class="separator:ga10bd7b93b3c959926653609c17c6924c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad86b70db45b80e24287214ca7f23ed0f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gad86b70db45b80e24287214ca7f23ed0f">LL_USART_IsEnabledIT_PE</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gad86b70db45b80e24287214ca7f23ed0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART Parity Error Interrupt is enabled or disabled. @rmtoll CR1 PEIE LL_USART_IsEnabledIT_PE.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gad86b70db45b80e24287214ca7f23ed0f">More...</a><br /></td></tr>
<tr class="separator:gad86b70db45b80e24287214ca7f23ed0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b9efc0780aeac158d723a66a47216d8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga9b9efc0780aeac158d723a66a47216d8">LL_USART_IsEnabledIT_LBD</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga9b9efc0780aeac158d723a66a47216d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART LIN Break Detection Interrupt is enabled or disabled.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#ga9b9efc0780aeac158d723a66a47216d8">More...</a><br /></td></tr>
<tr class="separator:ga9b9efc0780aeac158d723a66a47216d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae93554294a4dad19f8be4309cd598f3c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gae93554294a4dad19f8be4309cd598f3c">LL_USART_IsEnabledIT_ERROR</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gae93554294a4dad19f8be4309cd598f3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART Error Interrupt is enabled or disabled. @rmtoll CR3 EIE LL_USART_IsEnabledIT_ERROR.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gae93554294a4dad19f8be4309cd598f3c">More...</a><br /></td></tr>
<tr class="separator:gae93554294a4dad19f8be4309cd598f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf85312e4d4b703a5368f1484c3c4e029"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gaf85312e4d4b703a5368f1484c3c4e029">LL_USART_IsEnabledIT_CTS</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gaf85312e4d4b703a5368f1484c3c4e029"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the USART CTS Interrupt is enabled or disabled.  <a href="group___u_s_a_r_t___l_l___e_f___i_t___management.html#gaf85312e4d4b703a5368f1484c3c4e029">More...</a><br /></td></tr>
<tr class="separator:gaf85312e4d4b703a5368f1484c3c4e029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04a688a6c6d55042f48ba48f78e21869"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___d_m_a___management.html#ga04a688a6c6d55042f48ba48f78e21869">LL_USART_EnableDMAReq_RX</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga04a688a6c6d55042f48ba48f78e21869"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA Mode for reception @rmtoll CR3 DMAR LL_USART_EnableDMAReq_RX.  <a href="group___u_s_a_r_t___l_l___e_f___d_m_a___management.html#ga04a688a6c6d55042f48ba48f78e21869">More...</a><br /></td></tr>
<tr class="separator:ga04a688a6c6d55042f48ba48f78e21869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7e834b872e512ed671b76e9071cec65"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___d_m_a___management.html#gac7e834b872e512ed671b76e9071cec65">LL_USART_DisableDMAReq_RX</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gac7e834b872e512ed671b76e9071cec65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DMA Mode for reception @rmtoll CR3 DMAR LL_USART_DisableDMAReq_RX.  <a href="group___u_s_a_r_t___l_l___e_f___d_m_a___management.html#gac7e834b872e512ed671b76e9071cec65">More...</a><br /></td></tr>
<tr class="separator:gac7e834b872e512ed671b76e9071cec65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aa7173b4956e1591d77db1461e715fd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___d_m_a___management.html#ga4aa7173b4956e1591d77db1461e715fd">LL_USART_IsEnabledDMAReq_RX</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga4aa7173b4956e1591d77db1461e715fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if DMA Mode is enabled for reception @rmtoll CR3 DMAR LL_USART_IsEnabledDMAReq_RX.  <a href="group___u_s_a_r_t___l_l___e_f___d_m_a___management.html#ga4aa7173b4956e1591d77db1461e715fd">More...</a><br /></td></tr>
<tr class="separator:ga4aa7173b4956e1591d77db1461e715fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8aca8e7cf9a9716198e01ae95d321c3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___d_m_a___management.html#gaf8aca8e7cf9a9716198e01ae95d321c3">LL_USART_EnableDMAReq_TX</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gaf8aca8e7cf9a9716198e01ae95d321c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA Mode for transmission @rmtoll CR3 DMAT LL_USART_EnableDMAReq_TX.  <a href="group___u_s_a_r_t___l_l___e_f___d_m_a___management.html#gaf8aca8e7cf9a9716198e01ae95d321c3">More...</a><br /></td></tr>
<tr class="separator:gaf8aca8e7cf9a9716198e01ae95d321c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcb3c87487e7e7ad4191a30f8e2e0142"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___d_m_a___management.html#gafcb3c87487e7e7ad4191a30f8e2e0142">LL_USART_DisableDMAReq_TX</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gafcb3c87487e7e7ad4191a30f8e2e0142"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DMA Mode for transmission @rmtoll CR3 DMAT LL_USART_DisableDMAReq_TX.  <a href="group___u_s_a_r_t___l_l___e_f___d_m_a___management.html#gafcb3c87487e7e7ad4191a30f8e2e0142">More...</a><br /></td></tr>
<tr class="separator:gafcb3c87487e7e7ad4191a30f8e2e0142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd2c694d1cec882b239dfdb6ef176f88"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___d_m_a___management.html#gacd2c694d1cec882b239dfdb6ef176f88">LL_USART_IsEnabledDMAReq_TX</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:gacd2c694d1cec882b239dfdb6ef176f88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if DMA Mode is enabled for transmission @rmtoll CR3 DMAT LL_USART_IsEnabledDMAReq_TX.  <a href="group___u_s_a_r_t___l_l___e_f___d_m_a___management.html#gacd2c694d1cec882b239dfdb6ef176f88">More...</a><br /></td></tr>
<tr class="separator:gacd2c694d1cec882b239dfdb6ef176f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d04d6bcb29570f40b88dcdbf7e0736b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___d_m_a___management.html#ga3d04d6bcb29570f40b88dcdbf7e0736b">LL_USART_DMA_GetRegAddr</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga3d04d6bcb29570f40b88dcdbf7e0736b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the data register address used for DMA transfer @rmtoll DR DR LL_USART_DMA_GetRegAddr.  <a href="group___u_s_a_r_t___l_l___e_f___d_m_a___management.html#ga3d04d6bcb29570f40b88dcdbf7e0736b">More...</a><br /></td></tr>
<tr class="separator:ga3d04d6bcb29570f40b88dcdbf7e0736b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bbe20b9fa7d20a54eeba8e5da311cb1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___data___management.html#ga7bbe20b9fa7d20a54eeba8e5da311cb1">LL_USART_ReceiveData8</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga7bbe20b9fa7d20a54eeba8e5da311cb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Receiver Data register (Receive Data value, 8 bits) @rmtoll DR DR LL_USART_ReceiveData8.  <a href="group___u_s_a_r_t___l_l___e_f___data___management.html#ga7bbe20b9fa7d20a54eeba8e5da311cb1">More...</a><br /></td></tr>
<tr class="separator:ga7bbe20b9fa7d20a54eeba8e5da311cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d650f7c64d0a38cdbf9f28c80086bf7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___data___management.html#ga3d650f7c64d0a38cdbf9f28c80086bf7">LL_USART_ReceiveData9</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga3d650f7c64d0a38cdbf9f28c80086bf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Receiver Data register (Receive Data value, 9 bits) @rmtoll DR DR LL_USART_ReceiveData9.  <a href="group___u_s_a_r_t___l_l___e_f___data___management.html#ga3d650f7c64d0a38cdbf9f28c80086bf7">More...</a><br /></td></tr>
<tr class="separator:ga3d650f7c64d0a38cdbf9f28c80086bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c874506364b61951e3e3fc17bbde786"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___data___management.html#ga1c874506364b61951e3e3fc17bbde786">LL_USART_TransmitData8</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint8_t Value)</td></tr>
<tr class="memdesc:ga1c874506364b61951e3e3fc17bbde786"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write in Transmitter Data Register (Transmit Data value, 8 bits) @rmtoll DR DR LL_USART_TransmitData8.  <a href="group___u_s_a_r_t___l_l___e_f___data___management.html#ga1c874506364b61951e3e3fc17bbde786">More...</a><br /></td></tr>
<tr class="separator:ga1c874506364b61951e3e3fc17bbde786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c390961e4d3b7edc7d2238093960e05"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___data___management.html#ga7c390961e4d3b7edc7d2238093960e05">LL_USART_TransmitData9</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx, uint16_t Value)</td></tr>
<tr class="memdesc:ga7c390961e4d3b7edc7d2238093960e05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write in Transmitter Data Register (Transmit Data value, 9 bits) @rmtoll DR DR LL_USART_TransmitData9.  <a href="group___u_s_a_r_t___l_l___e_f___data___management.html#ga7c390961e4d3b7edc7d2238093960e05">More...</a><br /></td></tr>
<tr class="separator:ga7c390961e4d3b7edc7d2238093960e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d4e598cc16ad33bdcd8cadf0212be73"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___execution.html#ga7d4e598cc16ad33bdcd8cadf0212be73">LL_USART_RequestBreakSending</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga7d4e598cc16ad33bdcd8cadf0212be73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Request Break sending @rmtoll CR1 SBK LL_USART_RequestBreakSending.  <a href="group___u_s_a_r_t___l_l___e_f___execution.html#ga7d4e598cc16ad33bdcd8cadf0212be73">More...</a><br /></td></tr>
<tr class="separator:ga7d4e598cc16ad33bdcd8cadf0212be73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4157a64589bd494ef05a69d43501b134"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___execution.html#ga4157a64589bd494ef05a69d43501b134">LL_USART_RequestEnterMuteMode</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga4157a64589bd494ef05a69d43501b134"><td class="mdescLeft">&#160;</td><td class="mdescRight">Put USART in Mute mode @rmtoll CR1 RWU LL_USART_RequestEnterMuteMode.  <a href="group___u_s_a_r_t___l_l___e_f___execution.html#ga4157a64589bd494ef05a69d43501b134">More...</a><br /></td></tr>
<tr class="separator:ga4157a64589bd494ef05a69d43501b134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2766e103bf1ea9fdde463e2618ec6063"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_a_r_t___l_l___e_f___execution.html#ga2766e103bf1ea9fdde463e2618ec6063">LL_USART_RequestExitMuteMode</a> (<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *USARTx)</td></tr>
<tr class="memdesc:ga2766e103bf1ea9fdde463e2618ec6063"><td class="mdescLeft">&#160;</td><td class="mdescRight">Put USART in Active mode @rmtoll CR1 RWU LL_USART_RequestExitMuteMode.  <a href="group___u_s_a_r_t___l_l___e_f___execution.html#ga2766e103bf1ea9fdde463e2618ec6063">More...</a><br /></td></tr>
<tr class="separator:ga2766e103bf1ea9fdde463e2618ec6063"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Header file of USART LL module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team</dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
<p >Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p><ol type="1">
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ol>
<p >THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2
</small></address>
</body>
</html>
