#ifndef __HALCLKHWIOASM_H__
#define __HALCLKHWIOASM_H__
/*
===========================================================================
*/
/**
  @file HALclkHWIOASM.h
  @brief Auto-generated HWIO interface include file.

  Reference chip release:
    SDM670 (Warlock) [napaliq_v1.0_p2q1r89]
 
  This file contains HWIO register definitions for the following modules:
    LPASS_CC
    SSC_SCC_SCC_REG
    SSC_QDSP6V65SS_PUB
    SSC_QDSP6V65SS_PRIVATE
    SSC_QDSP6SS_QTMR_F0_0
    SSC_QDSP6SS_QTMR_F1_1
    SSC_QDSP6SS_QTMR_F2_2
    SSC_QDSP6SS_QDSP6SS_QTMR_AC

  'Include' filters applied: 
  'Exclude' filters applied: 
*/
/*
  ===========================================================================

  Copyright (c) 2017 Qualcomm Technologies, Inc.
  All Rights Reserved.
  Confidential and Proprietary - Qualcomm Technologies, Inc.

  Export of this technology or software is regulated by the U.S. Government.
  Diversion contrary to U.S. law prohibited.

  All ideas, data and information contained in or disclosed by
  this document are confidential and proprietary information of
  Qualcomm Technologies, Inc. and all rights therein are expressly reserved.
  By accepting this material the recipient agrees that this material
  and the information contained therein are held in confidence and in
  trust and will not be used, copied, reproduced in whole or in part,
  nor its contents revealed in any manner to others without the express
  written permission of Qualcomm Technologies, Inc.

  ===========================================================================

  $Header: //components/rel/core.qdsp6/2.1/systemdrivers/clock/image/adsp/hw/sdm670/HALclkHWIOASM.h#1 $
  $DateTime: 2017/07/21 22:10:47 $
  $Author: pwbldsvc $

  ===========================================================================
*/
#define LPASS_BASE_PHYS    0x62000000
#define LPASS_BASE         LPASS_BASE_PHYS
/*----------------------------------------------------------------------------
 * MODULE: LPASS_CC
 *--------------------------------------------------------------------------*/

#define LPASS_CC_REG_BASE                                                                                    (LPASS_BASE      + 0x00c00000)
#define LPASS_CC_REG_BASE_OFFS                                                                               0x00c00000

#define HWIO_LPASS_LPAAUDIO_PLL_MODE_ADDR                                                                    (LPASS_CC_REG_BASE      + 0x00000000)
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_OFFS                                                                    (LPASS_CC_REG_BASE_OFFS + 0x00000000)
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_RMSK                                                                    0xffffffff
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_MODE_ADDR, HWIO_LPASS_LPAAUDIO_PLL_MODE_RMSK)
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_MODE_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_PLL_MODE_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_PLL_MODE_ADDR,m,v,HWIO_LPASS_LPAAUDIO_PLL_MODE_IN)
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_PLL_LOCK_DET_BMSK                                                       0x80000000
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_PLL_LOCK_DET_SHFT                                                             0x1f
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_PLL_ACTIVE_FLAG_BMSK                                                    0x40000000
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_PLL_ACTIVE_FLAG_SHFT                                                          0x1e
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_RESERVE_BITS29_22_BMSK                                                  0x3fc00000
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_RESERVE_BITS29_22_SHFT                                                        0x16
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_PLL_VOTE_FSM_RESET_BMSK                                                   0x200000
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_PLL_VOTE_FSM_RESET_SHFT                                                       0x15
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_PLL_VOTE_FSM_ENA_BMSK                                                     0x100000
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_PLL_VOTE_FSM_ENA_SHFT                                                         0x14
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_PLL_BIAS_COUNT_BMSK                                                        0xfc000
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_PLL_BIAS_COUNT_SHFT                                                            0xe
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_PLL_LOCK_COUNT_BMSK                                                         0x3f00
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_PLL_LOCK_COUNT_SHFT                                                            0x8
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_RESERVE_BITS7_4_BMSK                                                          0xf0
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_RESERVE_BITS7_4_SHFT                                                           0x4
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_PLL_PLLTEST_BMSK                                                               0x8
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_PLL_PLLTEST_SHFT                                                               0x3
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_PLL_RESET_N_BMSK                                                               0x4
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_PLL_RESET_N_SHFT                                                               0x2
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_PLL_BYPASSNL_BMSK                                                              0x2
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_PLL_BYPASSNL_SHFT                                                              0x1
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_PLL_OUTCTRL_BMSK                                                               0x1
#define HWIO_LPASS_LPAAUDIO_PLL_MODE_PLL_OUTCTRL_SHFT                                                               0x0

#define HWIO_LPASS_LPAAUDIO_PLL_L_VAL_ADDR                                                                   (LPASS_CC_REG_BASE      + 0x00000004)
#define HWIO_LPASS_LPAAUDIO_PLL_L_VAL_OFFS                                                                   (LPASS_CC_REG_BASE_OFFS + 0x00000004)
#define HWIO_LPASS_LPAAUDIO_PLL_L_VAL_RMSK                                                                   0xffffffff
#define HWIO_LPASS_LPAAUDIO_PLL_L_VAL_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_L_VAL_ADDR, HWIO_LPASS_LPAAUDIO_PLL_L_VAL_RMSK)
#define HWIO_LPASS_LPAAUDIO_PLL_L_VAL_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_L_VAL_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_PLL_L_VAL_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_PLL_L_VAL_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_PLL_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_PLL_L_VAL_ADDR,m,v,HWIO_LPASS_LPAAUDIO_PLL_L_VAL_IN)
#define HWIO_LPASS_LPAAUDIO_PLL_L_VAL_RESERVE_BITS_31_8_BMSK                                                 0xffffff00
#define HWIO_LPASS_LPAAUDIO_PLL_L_VAL_RESERVE_BITS_31_8_SHFT                                                        0x8
#define HWIO_LPASS_LPAAUDIO_PLL_L_VAL_PLL_L_BMSK                                                                   0xff
#define HWIO_LPASS_LPAAUDIO_PLL_L_VAL_PLL_L_SHFT                                                                    0x0

#define HWIO_LPASS_LPAAUDIO_PLL_ALPHA_VAL_ADDR                                                               (LPASS_CC_REG_BASE      + 0x00000008)
#define HWIO_LPASS_LPAAUDIO_PLL_ALPHA_VAL_OFFS                                                               (LPASS_CC_REG_BASE_OFFS + 0x00000008)
#define HWIO_LPASS_LPAAUDIO_PLL_ALPHA_VAL_RMSK                                                               0xffffffff
#define HWIO_LPASS_LPAAUDIO_PLL_ALPHA_VAL_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_ALPHA_VAL_ADDR, HWIO_LPASS_LPAAUDIO_PLL_ALPHA_VAL_RMSK)
#define HWIO_LPASS_LPAAUDIO_PLL_ALPHA_VAL_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_ALPHA_VAL_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_PLL_ALPHA_VAL_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_PLL_ALPHA_VAL_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_PLL_ALPHA_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_PLL_ALPHA_VAL_ADDR,m,v,HWIO_LPASS_LPAAUDIO_PLL_ALPHA_VAL_IN)
#define HWIO_LPASS_LPAAUDIO_PLL_ALPHA_VAL_RESERVE_BITS_31_16_BMSK                                            0xffff0000
#define HWIO_LPASS_LPAAUDIO_PLL_ALPHA_VAL_RESERVE_BITS_31_16_SHFT                                                  0x10
#define HWIO_LPASS_LPAAUDIO_PLL_ALPHA_VAL_PLL_ALPHA_BMSK                                                         0xffff
#define HWIO_LPASS_LPAAUDIO_PLL_ALPHA_VAL_PLL_ALPHA_SHFT                                                            0x0

#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_ADDR                                                                (LPASS_CC_REG_BASE      + 0x0000000c)
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_OFFS                                                                (LPASS_CC_REG_BASE_OFFS + 0x0000000c)
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_RMSK                                                                0xffffffff
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_ADDR, HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_RMSK)
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_ADDR,m,v,HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_IN)
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_RESERVE_BITS31_28_BMSK                                              0xf0000000
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_RESERVE_BITS31_28_SHFT                                                    0x1c
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_SSC_EN_BMSK                                                          0x8000000
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_SSC_EN_SHFT                                                               0x1b
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_RESERVE_BIT26_BMSK                                                   0x4000000
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_RESERVE_BIT26_SHFT                                                        0x1a
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_ALPHA_MODE_BMSK                                                      0x2000000
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_ALPHA_MODE_SHFT                                                           0x19
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_ALPHA_EN_BMSK                                                        0x1000000
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_ALPHA_EN_SHFT                                                             0x18
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_DCO_FREQ_STEP_BMSK                                                    0x800000
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_DCO_FREQ_STEP_SHFT                                                        0x17
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_ADC_CONV_TIME_BUDGET_BMSK                                             0x400000
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_ADC_CONV_TIME_BUDGET_SHFT                                                 0x16
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_DCO_DATA_LATCH_EDGE_BMSK                                              0x200000
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_DCO_DATA_LATCH_EDGE_SHFT                                                  0x15
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_DCO_POST_DIV_EN_BMSK                                                  0x100000
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_DCO_POST_DIV_EN_SHFT                                                      0x14
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_RESERVE_BIT19_BMSK                                                     0x80000
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_RESERVE_BIT19_SHFT                                                        0x13
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_L_VAL_CHANGE_TM_EN_BMSK                                                0x40000
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_L_VAL_CHANGE_TM_EN_SHFT                                                   0x12
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_OLC_EXIT_COUNT_BMSK                                                    0x20000
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_OLC_EXIT_COUNT_SHFT                                                       0x11
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_ADC_STATE_SYNC_DIS_BMSK                                                0x10000
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_ADC_STATE_SYNC_DIS_SHFT                                                   0x10
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_ADC_LOCK_SYNC_DIS_BMSK                                                  0x8000
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_ADC_LOCK_SYNC_DIS_SHFT                                                     0xf
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_DROOP_BYPASS_CFA_FFA_BMSK                                               0x4000
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_DROOP_BYPASS_CFA_FFA_SHFT                                                  0xe
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_CFA_MIN_TIME_DIS_BMSK                                                   0x2000
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_CFA_MIN_TIME_DIS_SHFT                                                      0xd
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_PRE_DIV2_EN_BMSK                                                        0x1000
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_PRE_DIV2_EN_SHFT                                                           0xc
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_DROOP_DIV_BIT6_BMSK                                                      0x800
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_DROOP_DIV_BIT6_SHFT                                                        0xb
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_DROOP_DIV_2_3_BMSK                                                       0x400
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_DROOP_DIV_2_3_SHFT                                                         0xa
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_POSTDIV_CTL_BMSK                                                         0x300
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_POSTDIV_CTL_SHFT                                                           0x8
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_OUT_CLK_POLARITY_BMSK                                                     0x80
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_OUT_CLK_POLARITY_SHFT                                                      0x7
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_ANALOG_DROOP_ENABLE_BMSK                                                  0x40
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_ANALOG_DROOP_ENABLE_SHFT                                                   0x6
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_RESERVE_BIT_5_BMSK                                                        0x20
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_RESERVE_BIT_5_SHFT                                                         0x5
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_PLLOUT_LV_TEST_BMSK                                                       0x10
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_PLLOUT_LV_TEST_SHFT                                                        0x4
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                       0x8
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                       0x3
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_PLLOUT_LV_AUX2_BMSK                                                        0x4
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_PLLOUT_LV_AUX2_SHFT                                                        0x2
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_PLLOUT_LV_AUX_BMSK                                                         0x2
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_PLLOUT_LV_AUX_SHFT                                                         0x1
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                        0x1
#define HWIO_LPASS_LPAAUDIO_PLL_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                        0x0

#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_ADDR                                                              (LPASS_CC_REG_BASE      + 0x00000010)
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_OFFS                                                              (LPASS_CC_REG_BASE_OFFS + 0x00000010)
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_RMSK                                                              0xffffffff
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_ADDR, HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_RMSK)
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_ADDR,m,v,HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_IN)
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_SAR_COMM_VOL_ADJ_BMSK                                             0xc0000000
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_SAR_COMM_VOL_ADJ_SHFT                                                   0x1e
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_SAR_REF_BMSK                                                      0x30000000
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_SAR_REF_SHFT                                                            0x1c
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_SAR_DEL_BMSK                                                       0x8000000
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_SAR_DEL_SHFT                                                            0x1b
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_CHP_BS_DEL_BMSK                                                    0x4000000
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_CHP_BS_DEL_SHFT                                                         0x1a
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_REF_TRIM_BMSK                                                      0x3800000
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_REF_TRIM_SHFT                                                           0x17
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_DCO_ADD_EN_BMSK                                                     0x400000
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_DCO_ADD_EN_SHFT                                                         0x16
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_FBC_ALPHA_CAL_SEL_BMSK                                              0x300000
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_FBC_ALPHA_CAL_SEL_SHFT                                                  0x14
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_TDL_CONTROL_BMSK                                                     0xfc000
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_TDL_CONTROL_SHFT                                                         0xe
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_PFA_MSB_BMSK                                                          0x3c00
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_PFA_MSB_SHFT                                                             0xa
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_K_P_TM_SEL_BMSK                                                        0x300
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_K_P_TM_SEL_SHFT                                                          0x8
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_K_I_TM_SEL_BMSK                                                         0xc0
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_K_I_TM_SEL_SHFT                                                          0x6
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_K_P_FFA_SEL_BMSK                                                        0x30
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_K_P_FFA_SEL_SHFT                                                         0x4
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_K_I_FFA_SEL_BMSK                                                         0xc
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_K_I_FFA_SEL_SHFT                                                         0x2
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_PFD_DZSEL_BMSK                                                           0x3
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_PFD_DZSEL_SHFT                                                           0x0

#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_ADDR                                                            (LPASS_CC_REG_BASE      + 0x00000014)
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_OFFS                                                            (LPASS_CC_REG_BASE_OFFS + 0x00000014)
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_RMSK                                                            0xffffffff
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_ADDR, HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_RMSK)
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_ADDR,m,v,HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_IN)
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_FORCE_CFA_MODE_BMSK                                             0x80000000
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_FORCE_CFA_MODE_SHFT                                                   0x1f
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_TDL_BYPASS_DIS_BMSK                                             0x40000000
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_TDL_BYPASS_DIS_SHFT                                                   0x1e
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_DROOP_EN_EDGE_ANA_EN_BMSK                                       0x20000000
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_DROOP_EN_EDGE_ANA_EN_SHFT                                             0x1d
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_DROOP_DIV_DIS_BMSK                                              0x10000000
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_DROOP_DIV_DIS_SHFT                                                    0x1c
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_TDL_CAL_DIV4_BMSK                                                0x8000000
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_TDL_CAL_DIV4_SHFT                                                     0x1b
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_TDL_CONFIG_CTL_BMSK                                              0x7000000
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_TDL_CONFIG_CTL_SHFT                                                   0x18
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_TDL_EN_MAIN_AUX_BMSK                                              0x800000
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_TDL_EN_MAIN_AUX_SHFT                                                  0x17
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_TIE_CORRECTION_SETTING_BMSK                                       0x780000
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_TIE_CORRECTION_SETTING_SHFT                                           0x13
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_DROOP_DIV_CONT_BMSK                                                0x7e000
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_DROOP_DIV_CONT_SHFT                                                    0xd
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_DUTY_CYC_CTL_OVRD_BMSK                                              0x1000
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_DUTY_CYC_CTL_OVRD_SHFT                                                 0xc
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_CFA_GLITCH_DET_BYP_BMSK                                              0x800
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_CFA_GLITCH_DET_BYP_SHFT                                                0xb
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_DUTY_CYC_ADJ_BMSK                                                    0x7c0
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_DUTY_CYC_ADJ_SHFT                                                      0x6
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_OUTP_DUTY_CYC_CTL_BMSK                                                0x20
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_OUTP_DUTY_CYC_CTL_SHFT                                                 0x5
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_COUNTER_EN_DMET_BMSK                                                  0x10
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_COUNTER_EN_DMET_SHFT                                                   0x4
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_COUNTER_EN_SINGLE_DMET_BMSK                                            0x8
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_COUNTER_EN_SINGLE_DMET_SHFT                                            0x3
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_LOW_JIT_MODE_EN_BMSK                                                   0x4
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_LOW_JIT_MODE_EN_SHFT                                                   0x2
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_CHR_PUMP_REF_CUR_ADJ_BMSK                                              0x3
#define HWIO_LPASS_LPAAUDIO_PLL_CONFIG_CTL_U_CHR_PUMP_REF_CUR_ADJ_SHFT                                              0x0

#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_ADDR                                                                (LPASS_CC_REG_BASE      + 0x00000018)
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_OFFS                                                                (LPASS_CC_REG_BASE_OFFS + 0x00000018)
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_RMSK                                                                0xffffffff
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_ADDR, HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_RMSK)
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_ADDR,m,v,HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_IN)
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_DFINE_OVER_VAL_BMSK                                                 0xe0000000
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_DFINE_OVER_VAL_SHFT                                                       0x1d
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_LOCK_THR_DFINE_OVR_BMSK                                             0x18000000
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_LOCK_THR_DFINE_OVR_SHFT                                                   0x1b
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_LOCK_TIM_DFINE_OVR_BMSK                                              0x4000000
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_LOCK_TIM_DFINE_OVR_SHFT                                                   0x1a
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_D_FINE_OVERRIDE_BMSK                                                 0x2000000
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_D_FINE_OVERRIDE_SHFT                                                      0x19
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_G_BWC_OVERRIDE_VALUE_BMSK                                            0x1fc0000
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_G_BWC_OVERRIDE_VALUE_SHFT                                                 0x12
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_G_BWC_OVERRIDE_BMSK                                                    0x20000
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_G_BWC_OVERRIDE_SHFT                                                       0x11
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_STAY_IN_CFA_BMSK                                                       0x10000
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_STAY_IN_CFA_SHFT                                                          0x10
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_SKIP_FFA_BMSK                                                           0x8000
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_SKIP_FFA_SHFT                                                              0xf
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_SKIP_CFA_BMSK                                                           0x4000
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_SKIP_CFA_SHFT                                                              0xe
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_RESET_FFA_TM_ACCUM_BMSK                                                 0x2000
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_RESET_FFA_TM_ACCUM_SHFT                                                    0xd
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_RESET_CFA_ACCUM_BMSK                                                    0x1000
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_RESET_CFA_ACCUM_SHFT                                                       0xc
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_INP_REF_CLK_SEL_BMSK                                                     0x800
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_INP_REF_CLK_SEL_SHFT                                                       0xb
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_DISABLE_LFSR_BMSK                                                        0x400
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_DISABLE_LFSR_SHFT                                                          0xa
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_PLL_STATUS_SEL_BMSK                                                      0x3c0
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_PLL_STATUS_SEL_SHFT                                                        0x6
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_DTEST_SEL_BMSK                                                            0x20
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_DTEST_SEL_SHFT                                                             0x5
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_ATEST_AMP_BYPASS_BMSK                                                     0x10
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_ATEST_AMP_BYPASS_SHFT                                                      0x4
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_ATEST_NMO_SEL_BMSK                                                         0xc
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_ATEST_NMO_SEL_SHFT                                                         0x2
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_ATEST1_EN_BMSK                                                             0x2
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_ATEST1_EN_SHFT                                                             0x1
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_ATEST0_EN_BMSK                                                             0x1
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_ATEST0_EN_SHFT                                                             0x0

#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_ADDR                                                              (LPASS_CC_REG_BASE      + 0x0000001c)
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_OFFS                                                              (LPASS_CC_REG_BASE_OFFS + 0x0000001c)
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_RMSK                                                              0xffffffff
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_ADDR, HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_RMSK)
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_ADDR,m,v,HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_IN)
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_LV_TEST_SEL_BMSK                                                  0x80000000
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_LV_TEST_SEL_SHFT                                                        0x1f
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_CHRG_PUMP_PWR_DN_BMSK                                             0x40000000
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_CHRG_PUMP_PWR_DN_SHFT                                                   0x1e
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_ENABLE_FBC_BMSK                                                   0x20000000
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_ENABLE_FBC_SHFT                                                         0x1d
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_PTUNE_OVERRIDE_VAL_BMSK                                           0x1c000000
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_PTUNE_OVERRIDE_VAL_SHFT                                                 0x1a
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_PTUNE_OVERRIDE_BMSK                                                0x2000000
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_PTUNE_OVERRIDE_SHFT                                                     0x19
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_DIV_DC_SEL_BMSK                                                    0x1000000
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_DIV_DC_SEL_SHFT                                                         0x18
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_NGEN_CFG_BMSK                                                       0xc00000
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_NGEN_CFG_SHFT                                                           0x16
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_NGEN_EN_BMSK                                                        0x200000
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_NGEN_EN_SHFT                                                            0x15
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_CHRG_PUMP_BIAS_BYP_BMSK                                             0x100000
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_CHRG_PUMP_BIAS_BYP_SHFT                                                 0x14
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_DEM_DCO_DAC_EN_BMSK                                                  0x80000
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_DEM_DCO_DAC_EN_SHFT                                                     0x13
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_NMOSC_EN_BMSK                                                        0x40000
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_NMOSC_EN_SHFT                                                           0x12
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_RESERVE_BIT49_BMSK                                                   0x20000
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_RESERVE_BIT49_SHFT                                                      0x11
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_STATUS_OUT_TRAIN_SEQ_BMSK                                            0x10000
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_STATUS_OUT_TRAIN_SEQ_SHFT                                               0x10
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_ADC_TEST_CLK_SEL_BMSK                                                 0x8000
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_ADC_TEST_CLK_SEL_SHFT                                                    0xf
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_CTUNE_ADD_GLITCH_FILT_BMSK                                            0x4000
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_CTUNE_ADD_GLITCH_FILT_SHFT                                               0xe
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_D_EXT_SEL_BMSK                                                        0x2000
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_D_EXT_SEL_SHFT                                                           0xd
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_D_EXT_VAL_BMSK                                                        0x1ff0
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_D_EXT_VAL_SHFT                                                           0x4
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_ENTER_OLC_MODE_SEL_BMSK                                                  0x8
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_ENTER_OLC_MODE_SEL_SHFT                                                  0x3
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_DFINE_OVER_VAL_BMSK                                                      0x7
#define HWIO_LPASS_LPAAUDIO_PLL_TEST_CTL_U_DFINE_OVER_VAL_SHFT                                                      0x0

#define HWIO_LPASS_LPAAUDIO_PLL_SSC_DELTA_ALPHA_ADDR                                                         (LPASS_CC_REG_BASE      + 0x00000020)
#define HWIO_LPASS_LPAAUDIO_PLL_SSC_DELTA_ALPHA_OFFS                                                         (LPASS_CC_REG_BASE_OFFS + 0x00000020)
#define HWIO_LPASS_LPAAUDIO_PLL_SSC_DELTA_ALPHA_RMSK                                                         0xffffffff
#define HWIO_LPASS_LPAAUDIO_PLL_SSC_DELTA_ALPHA_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_SSC_DELTA_ALPHA_ADDR, HWIO_LPASS_LPAAUDIO_PLL_SSC_DELTA_ALPHA_RMSK)
#define HWIO_LPASS_LPAAUDIO_PLL_SSC_DELTA_ALPHA_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_SSC_DELTA_ALPHA_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_PLL_SSC_DELTA_ALPHA_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_PLL_SSC_DELTA_ALPHA_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_PLL_SSC_DELTA_ALPHA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_PLL_SSC_DELTA_ALPHA_ADDR,m,v,HWIO_LPASS_LPAAUDIO_PLL_SSC_DELTA_ALPHA_IN)
#define HWIO_LPASS_LPAAUDIO_PLL_SSC_DELTA_ALPHA_RESERVE_BITS_31_8_BMSK                                       0xffffff00
#define HWIO_LPASS_LPAAUDIO_PLL_SSC_DELTA_ALPHA_RESERVE_BITS_31_8_SHFT                                              0x8
#define HWIO_LPASS_LPAAUDIO_PLL_SSC_DELTA_ALPHA_PLL_SCC_DELTA_ALPHA_BMSK                                           0xff
#define HWIO_LPASS_LPAAUDIO_PLL_SSC_DELTA_ALPHA_PLL_SCC_DELTA_ALPHA_SHFT                                            0x0

#define HWIO_LPASS_LPAAUDIO_PLL_SSC_UPDATE_RATE_ADDR                                                         (LPASS_CC_REG_BASE      + 0x00000024)
#define HWIO_LPASS_LPAAUDIO_PLL_SSC_UPDATE_RATE_OFFS                                                         (LPASS_CC_REG_BASE_OFFS + 0x00000024)
#define HWIO_LPASS_LPAAUDIO_PLL_SSC_UPDATE_RATE_RMSK                                                         0xffffffff
#define HWIO_LPASS_LPAAUDIO_PLL_SSC_UPDATE_RATE_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_SSC_UPDATE_RATE_ADDR, HWIO_LPASS_LPAAUDIO_PLL_SSC_UPDATE_RATE_RMSK)
#define HWIO_LPASS_LPAAUDIO_PLL_SSC_UPDATE_RATE_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_SSC_UPDATE_RATE_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_PLL_SSC_UPDATE_RATE_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_PLL_SSC_UPDATE_RATE_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_PLL_SSC_UPDATE_RATE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_PLL_SSC_UPDATE_RATE_ADDR,m,v,HWIO_LPASS_LPAAUDIO_PLL_SSC_UPDATE_RATE_IN)
#define HWIO_LPASS_LPAAUDIO_PLL_SSC_UPDATE_RATE_RESERVE_BITS_31_8_BMSK                                       0xffffff00
#define HWIO_LPASS_LPAAUDIO_PLL_SSC_UPDATE_RATE_RESERVE_BITS_31_8_SHFT                                              0x8
#define HWIO_LPASS_LPAAUDIO_PLL_SSC_UPDATE_RATE_PLL_SCC_UPDATE_RATE_BMSK                                           0xff
#define HWIO_LPASS_LPAAUDIO_PLL_SSC_UPDATE_RATE_PLL_SCC_UPDATE_RATE_SHFT                                            0x0

#define HWIO_LPASS_LPAAUDIO_PLL_DROOP_CTL_ADDR                                                               (LPASS_CC_REG_BASE      + 0x00000028)
#define HWIO_LPASS_LPAAUDIO_PLL_DROOP_CTL_OFFS                                                               (LPASS_CC_REG_BASE_OFFS + 0x00000028)
#define HWIO_LPASS_LPAAUDIO_PLL_DROOP_CTL_RMSK                                                               0xffffffff
#define HWIO_LPASS_LPAAUDIO_PLL_DROOP_CTL_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_DROOP_CTL_ADDR, HWIO_LPASS_LPAAUDIO_PLL_DROOP_CTL_RMSK)
#define HWIO_LPASS_LPAAUDIO_PLL_DROOP_CTL_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_DROOP_CTL_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_PLL_DROOP_CTL_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_PLL_DROOP_CTL_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_PLL_DROOP_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_PLL_DROOP_CTL_ADDR,m,v,HWIO_LPASS_LPAAUDIO_PLL_DROOP_CTL_IN)
#define HWIO_LPASS_LPAAUDIO_PLL_DROOP_CTL_RESERVE_BITS_31_15_BMSK                                            0xffff8000
#define HWIO_LPASS_LPAAUDIO_PLL_DROOP_CTL_RESERVE_BITS_31_15_SHFT                                                   0xf
#define HWIO_LPASS_LPAAUDIO_PLL_DROOP_CTL_DROOP_CODE_BMSK                                                        0x7f00
#define HWIO_LPASS_LPAAUDIO_PLL_DROOP_CTL_DROOP_CODE_SHFT                                                           0x8
#define HWIO_LPASS_LPAAUDIO_PLL_DROOP_CTL_RESERVE_BITS_7_1_BMSK                                                    0xfe
#define HWIO_LPASS_LPAAUDIO_PLL_DROOP_CTL_RESERVE_BITS_7_1_SHFT                                                     0x1
#define HWIO_LPASS_LPAAUDIO_PLL_DROOP_CTL_DROOP_EN_BMSK                                                             0x1
#define HWIO_LPASS_LPAAUDIO_PLL_DROOP_CTL_DROOP_EN_SHFT                                                             0x0

#define HWIO_LPASS_LPAAUDIO_PLL_STATUS_ADDR                                                                  (LPASS_CC_REG_BASE      + 0x0000002c)
#define HWIO_LPASS_LPAAUDIO_PLL_STATUS_OFFS                                                                  (LPASS_CC_REG_BASE_OFFS + 0x0000002c)
#define HWIO_LPASS_LPAAUDIO_PLL_STATUS_RMSK                                                                  0xffffffff
#define HWIO_LPASS_LPAAUDIO_PLL_STATUS_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_STATUS_ADDR, HWIO_LPASS_LPAAUDIO_PLL_STATUS_RMSK)
#define HWIO_LPASS_LPAAUDIO_PLL_STATUS_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_STATUS_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_PLL_STATUS_STATUS_31_0_BMSK                                                      0xffffffff
#define HWIO_LPASS_LPAAUDIO_PLL_STATUS_STATUS_31_0_SHFT                                                             0x0

#define HWIO_LPASS_LPAAUDIO_PLL_FREQ_CTL_ADDR                                                                (LPASS_CC_REG_BASE      + 0x00000030)
#define HWIO_LPASS_LPAAUDIO_PLL_FREQ_CTL_OFFS                                                                (LPASS_CC_REG_BASE_OFFS + 0x00000030)
#define HWIO_LPASS_LPAAUDIO_PLL_FREQ_CTL_RMSK                                                                0xffffffff
#define HWIO_LPASS_LPAAUDIO_PLL_FREQ_CTL_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_FREQ_CTL_ADDR, HWIO_LPASS_LPAAUDIO_PLL_FREQ_CTL_RMSK)
#define HWIO_LPASS_LPAAUDIO_PLL_FREQ_CTL_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_FREQ_CTL_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_PLL_FREQ_CTL_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_PLL_FREQ_CTL_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_PLL_FREQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_PLL_FREQ_CTL_ADDR,m,v,HWIO_LPASS_LPAAUDIO_PLL_FREQ_CTL_IN)
#define HWIO_LPASS_LPAAUDIO_PLL_FREQ_CTL_FREQUENCY_CTL_WORD_BMSK                                             0xffffffff
#define HWIO_LPASS_LPAAUDIO_PLL_FREQ_CTL_FREQUENCY_CTL_WORD_SHFT                                                    0x0

#define HWIO_LPASS_LPAAUDIO_PLL_BIST_CTL_ADDR                                                                (LPASS_CC_REG_BASE      + 0x00000034)
#define HWIO_LPASS_LPAAUDIO_PLL_BIST_CTL_OFFS                                                                (LPASS_CC_REG_BASE_OFFS + 0x00000034)
#define HWIO_LPASS_LPAAUDIO_PLL_BIST_CTL_RMSK                                                                0xffffffff
#define HWIO_LPASS_LPAAUDIO_PLL_BIST_CTL_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_BIST_CTL_ADDR, HWIO_LPASS_LPAAUDIO_PLL_BIST_CTL_RMSK)
#define HWIO_LPASS_LPAAUDIO_PLL_BIST_CTL_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_BIST_CTL_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_PLL_BIST_CTL_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_PLL_BIST_CTL_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_PLL_BIST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_PLL_BIST_CTL_ADDR,m,v,HWIO_LPASS_LPAAUDIO_PLL_BIST_CTL_IN)
#define HWIO_LPASS_LPAAUDIO_PLL_BIST_CTL_RESERVE_BITS_31_12_BMSK                                             0xfffff000
#define HWIO_LPASS_LPAAUDIO_PLL_BIST_CTL_RESERVE_BITS_31_12_SHFT                                                    0xc
#define HWIO_LPASS_LPAAUDIO_PLL_BIST_CTL_BIST_CTL_BMSK                                                            0xfff
#define HWIO_LPASS_LPAAUDIO_PLL_BIST_CTL_BIST_CTL_SHFT                                                              0x0

#define HWIO_LPASS_LPAAUDIO_PLL_CLK_CGC_EN_ADDR                                                              (LPASS_CC_REG_BASE      + 0x00000038)
#define HWIO_LPASS_LPAAUDIO_PLL_CLK_CGC_EN_OFFS                                                              (LPASS_CC_REG_BASE_OFFS + 0x00000038)
#define HWIO_LPASS_LPAAUDIO_PLL_CLK_CGC_EN_RMSK                                                                    0x1f
#define HWIO_LPASS_LPAAUDIO_PLL_CLK_CGC_EN_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_CLK_CGC_EN_ADDR, HWIO_LPASS_LPAAUDIO_PLL_CLK_CGC_EN_RMSK)
#define HWIO_LPASS_LPAAUDIO_PLL_CLK_CGC_EN_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_CLK_CGC_EN_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_PLL_CLK_CGC_EN_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_PLL_CLK_CGC_EN_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_PLL_CLK_CGC_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_PLL_CLK_CGC_EN_ADDR,m,v,HWIO_LPASS_LPAAUDIO_PLL_CLK_CGC_EN_IN)
#define HWIO_LPASS_LPAAUDIO_PLL_CLK_CGC_EN_CLK_AUX2_CGC_EN_BMSK                                                    0x10
#define HWIO_LPASS_LPAAUDIO_PLL_CLK_CGC_EN_CLK_AUX2_CGC_EN_SHFT                                                     0x4
#define HWIO_LPASS_LPAAUDIO_PLL_CLK_CGC_EN_CLK_AUX_SVS_CGC_EN_BMSK                                                  0x8
#define HWIO_LPASS_LPAAUDIO_PLL_CLK_CGC_EN_CLK_AUX_SVS_CGC_EN_SHFT                                                  0x3
#define HWIO_LPASS_LPAAUDIO_PLL_CLK_CGC_EN_CLK_AUX_CGC_EN_BMSK                                                      0x4
#define HWIO_LPASS_LPAAUDIO_PLL_CLK_CGC_EN_CLK_AUX_CGC_EN_SHFT                                                      0x2
#define HWIO_LPASS_LPAAUDIO_PLL_CLK_CGC_EN_CLK_MAIN_SVS_CGC_EN_BMSK                                                 0x2
#define HWIO_LPASS_LPAAUDIO_PLL_CLK_CGC_EN_CLK_MAIN_SVS_CGC_EN_SHFT                                                 0x1
#define HWIO_LPASS_LPAAUDIO_PLL_CLK_CGC_EN_CLK_MAIN_CGC_EN_BMSK                                                     0x1
#define HWIO_LPASS_LPAAUDIO_PLL_CLK_CGC_EN_CLK_MAIN_CGC_EN_SHFT                                                     0x0

#define HWIO_LPASS_LCC_LPAAUDIO_PLL_OUT_MAIN_CDIVR_ADDR                                                      (LPASS_CC_REG_BASE      + 0x0000003c)
#define HWIO_LPASS_LCC_LPAAUDIO_PLL_OUT_MAIN_CDIVR_OFFS                                                      (LPASS_CC_REG_BASE_OFFS + 0x0000003c)
#define HWIO_LPASS_LCC_LPAAUDIO_PLL_OUT_MAIN_CDIVR_RMSK                                                             0x3
#define HWIO_LPASS_LCC_LPAAUDIO_PLL_OUT_MAIN_CDIVR_IN          \
        in_dword_masked(HWIO_LPASS_LCC_LPAAUDIO_PLL_OUT_MAIN_CDIVR_ADDR, HWIO_LPASS_LCC_LPAAUDIO_PLL_OUT_MAIN_CDIVR_RMSK)
#define HWIO_LPASS_LCC_LPAAUDIO_PLL_OUT_MAIN_CDIVR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LCC_LPAAUDIO_PLL_OUT_MAIN_CDIVR_ADDR, m)
#define HWIO_LPASS_LCC_LPAAUDIO_PLL_OUT_MAIN_CDIVR_OUT(v)      \
        out_dword(HWIO_LPASS_LCC_LPAAUDIO_PLL_OUT_MAIN_CDIVR_ADDR,v)
#define HWIO_LPASS_LCC_LPAAUDIO_PLL_OUT_MAIN_CDIVR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LCC_LPAAUDIO_PLL_OUT_MAIN_CDIVR_ADDR,m,v,HWIO_LPASS_LCC_LPAAUDIO_PLL_OUT_MAIN_CDIVR_IN)
#define HWIO_LPASS_LCC_LPAAUDIO_PLL_OUT_MAIN_CDIVR_CLK_DIV_BMSK                                                     0x3
#define HWIO_LPASS_LCC_LPAAUDIO_PLL_OUT_MAIN_CDIVR_CLK_DIV_SHFT                                                     0x0

#define HWIO_LPASS_LCC_LPAAUDIO_PLL_OUT_AUX_CDIVR_ADDR                                                       (LPASS_CC_REG_BASE      + 0x00000040)
#define HWIO_LPASS_LCC_LPAAUDIO_PLL_OUT_AUX_CDIVR_OFFS                                                       (LPASS_CC_REG_BASE_OFFS + 0x00000040)
#define HWIO_LPASS_LCC_LPAAUDIO_PLL_OUT_AUX_CDIVR_RMSK                                                              0xf
#define HWIO_LPASS_LCC_LPAAUDIO_PLL_OUT_AUX_CDIVR_IN          \
        in_dword_masked(HWIO_LPASS_LCC_LPAAUDIO_PLL_OUT_AUX_CDIVR_ADDR, HWIO_LPASS_LCC_LPAAUDIO_PLL_OUT_AUX_CDIVR_RMSK)
#define HWIO_LPASS_LCC_LPAAUDIO_PLL_OUT_AUX_CDIVR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LCC_LPAAUDIO_PLL_OUT_AUX_CDIVR_ADDR, m)
#define HWIO_LPASS_LCC_LPAAUDIO_PLL_OUT_AUX_CDIVR_OUT(v)      \
        out_dword(HWIO_LPASS_LCC_LPAAUDIO_PLL_OUT_AUX_CDIVR_ADDR,v)
#define HWIO_LPASS_LCC_LPAAUDIO_PLL_OUT_AUX_CDIVR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LCC_LPAAUDIO_PLL_OUT_AUX_CDIVR_ADDR,m,v,HWIO_LPASS_LCC_LPAAUDIO_PLL_OUT_AUX_CDIVR_IN)
#define HWIO_LPASS_LCC_LPAAUDIO_PLL_OUT_AUX_CDIVR_CLK_DIV_BMSK                                                      0xf
#define HWIO_LPASS_LCC_LPAAUDIO_PLL_OUT_AUX_CDIVR_CLK_DIV_SHFT                                                      0x0

#define HWIO_LPASS_LPAAUDIO_DIG_PLL_L_VAL_ADDR                                                               (LPASS_CC_REG_BASE      + 0x00001004)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_L_VAL_OFFS                                                               (LPASS_CC_REG_BASE_OFFS + 0x00001004)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_L_VAL_RMSK                                                                   0xffff
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_L_VAL_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_L_VAL_ADDR, HWIO_LPASS_LPAAUDIO_DIG_PLL_L_VAL_RMSK)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_L_VAL_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_L_VAL_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_L_VAL_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_DIG_PLL_L_VAL_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_DIG_PLL_L_VAL_ADDR,m,v,HWIO_LPASS_LPAAUDIO_DIG_PLL_L_VAL_IN)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_L_VAL_PLL_L_BMSK                                                             0xffff
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_L_VAL_PLL_L_SHFT                                                                0x0

#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CAL_L_VAL_ADDR                                                           (LPASS_CC_REG_BASE      + 0x00001008)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CAL_L_VAL_OFFS                                                           (LPASS_CC_REG_BASE_OFFS + 0x00001008)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CAL_L_VAL_RMSK                                                               0xffff
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CAL_L_VAL_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_CAL_L_VAL_ADDR, HWIO_LPASS_LPAAUDIO_DIG_PLL_CAL_L_VAL_RMSK)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CAL_L_VAL_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_CAL_L_VAL_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CAL_L_VAL_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_DIG_PLL_CAL_L_VAL_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CAL_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_DIG_PLL_CAL_L_VAL_ADDR,m,v,HWIO_LPASS_LPAAUDIO_DIG_PLL_CAL_L_VAL_IN)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CAL_L_VAL_PLL_CAL_L_BMSK                                                     0xffff
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CAL_L_VAL_PLL_CAL_L_SHFT                                                        0x0

#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_ADDR                                                            (LPASS_CC_REG_BASE      + 0x0000100c)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_OFFS                                                            (LPASS_CC_REG_BASE_OFFS + 0x0000100c)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_RMSK                                                            0xffffffff
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_ADDR, HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_RMSK)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_ADDR,m,v,HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_IN)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_RESERVE_BITS31_19_BMSK                                          0xfff80000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_RESERVE_BITS31_19_SHFT                                                0x13
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_PRE_DIV_RATIO_BMSK                                                 0x70000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_PRE_DIV_RATIO_SHFT                                                    0x10
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_POST_DIV_RATIO_ODD_BMSK                                             0xf000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_POST_DIV_RATIO_ODD_SHFT                                                0xc
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_POST_DIV_RATIO_EVEN_BMSK                                             0xf00
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_POST_DIV_RATIO_EVEN_SHFT                                               0x8
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_OUT_CLK_POLARITY_BMSK                                                 0x80
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_OUT_CLK_POLARITY_SHFT                                                  0x7
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_RESERVE_BITS6_5_BMSK                                                  0x60
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_RESERVE_BITS6_5_SHFT                                                   0x5
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_PLLOUT_TEST_BMSK                                                      0x10
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_PLLOUT_TEST_SHFT                                                       0x4
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_RESERVE_BITS3_BMSK                                                     0x8
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_RESERVE_BITS3_SHFT                                                     0x3
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_PLLOUT_ODD_BMSK                                                        0x4
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_PLLOUT_ODD_SHFT                                                        0x2
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_PLLOUT_EVEN_BMSK                                                       0x2
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_PLLOUT_EVEN_SHFT                                                       0x1
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_PLLOUT_MAIN_BMSK                                                       0x1
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_PLLOUT_MAIN_SHFT                                                       0x0

#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_ADDR                                                          (LPASS_CC_REG_BASE      + 0x00001010)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_OFFS                                                          (LPASS_CC_REG_BASE_OFFS + 0x00001010)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_RMSK                                                          0xffffffff
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_ADDR, HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_RMSK)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_ADDR,m,v,HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_IN)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_RESERVE_BITS31_22_BMSK                                        0xffc00000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_RESERVE_BITS31_22_SHFT                                              0x16
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_FREEZE_LOCK_DETECTOR_IN_DROOP_BMSK                              0x200000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_FREEZE_LOCK_DETECTOR_IN_DROOP_SHFT                                  0x15
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_DROOP_DIVIDER_SEL_BMSK                                          0x100000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_DROOP_DIVIDER_SEL_SHFT                                              0x14
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_SCALE_FREQ_ON_DROOP_BMSK                                         0x80000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_SCALE_FREQ_ON_DROOP_SHFT                                            0x13
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_USE_PREDIV_WHEN_CAL_BMSK                                         0x40000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_USE_PREDIV_WHEN_CAL_SHFT                                            0x12
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_USE_EXT_SAVERESTORE_BMSK                                         0x20000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_USE_EXT_SAVERESTORE_SHFT                                            0x11
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_LOW_JITTER_MODE_EN_BMSK                                          0x10000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_LOW_JITTER_MODE_EN_SHFT                                             0x10
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_FRAC_FORMAT_SEL_BMSK                                              0x8000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_FRAC_FORMAT_SEL_SHFT                                                 0xf
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_BIAS_ON_IN_STANDBY_BMSK                                           0x4000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_BIAS_ON_IN_STANDBY_SHFT                                              0xe
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_REF_CLK_AT_OUT_BMSK                                               0x2000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_REF_CLK_AT_OUT_SHFT                                                  0xd
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_SCALE_FREQ_ON_RESTART_BMSK                                        0x1800
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_SCALE_FREQ_ON_RESTART_SHFT                                           0xb
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_LATCH_INTERFACE_BYPASS_BMSK                                        0x400
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_LATCH_INTERFACE_BYPASS_SHFT                                          0xa
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_STATUS_REGISTER_BMSK                                               0x3e0
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_STATUS_REGISTER_SHFT                                                 0x5
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_WRITE_STATE_EN_BMSK                                                 0x10
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_WRITE_STATE_EN_SHFT                                                  0x4
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_CALIB_CTRL_BMSK                                                      0xe
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_CALIB_CTRL_SHFT                                                      0x1
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_USE_ONLY_FINE_LOCK_DET_BMSK                                          0x1
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U_USE_ONLY_FINE_LOCK_DET_SHFT                                          0x0

#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_ADDR                                                          (LPASS_CC_REG_BASE      + 0x00001014)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_OFFS                                                          (LPASS_CC_REG_BASE_OFFS + 0x00001014)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_RMSK                                                          0xffffffff
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_ADDR, HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_RMSK)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_ADDR,m,v,HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_IN)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_FINE_LDC_THRESHOLD_BMSK                                       0xfc000000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_FINE_LDC_THRESHOLD_SHFT                                             0x1a
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_COARSE_LDC_THRESHOLD_BMSK                                      0x3c00000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_COARSE_LDC_THRESHOLD_SHFT                                           0x16
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_COARSE_LOCK_DET_NEG_THRESHOLD_BMSK                              0x3c0000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_COARSE_LOCK_DET_NEG_THRESHOLD_SHFT                                  0x12
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_COARSE_LOCK_DET_POS_THRESHOLD_BMSK                               0x3c000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_COARSE_LOCK_DET_POS_THRESHOLD_SHFT                                   0xe
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_FINE_LOCK_DET_THRESHOLD_BMSK                                      0x3800
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_FINE_LOCK_DET_THRESHOLD_SHFT                                         0xb
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_FINE_LOCK_DET_SAMPLE_SIZE_BMSK                                     0x700
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_FINE_LOCK_DET_SAMPLE_SIZE_SHFT                                       0x8
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_FWD_GAIN_SLEWING_KFN_BMSK                                           0xf0
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_FWD_GAIN_SLEWING_KFN_SHFT                                            0x4
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_FWD_GAIN_KFN_BMSK                                                    0xf
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_FWD_GAIN_KFN_SHFT                                                    0x0

#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_ADDR                                                        (LPASS_CC_REG_BASE      + 0x00001018)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_OFFS                                                        (LPASS_CC_REG_BASE_OFFS + 0x00001018)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_RMSK                                                        0xffffffff
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_ADDR, HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_RMSK)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_ADDR,m,v,HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_IN)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_BIST_CFG_BMSK                                               0xfff00000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_BIST_CFG_SHFT                                                     0x14
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_RESERVE_BITS_19_18_BMSK                                        0xc0000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_RESERVE_BITS_19_18_SHFT                                           0x12
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_FORCE_DAC_ON_BMSK                                              0x30000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_FORCE_DAC_ON_SHFT                                                 0x10
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_DIS_DMET_DROOP_DIV_BMSK                                         0x8000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_DIS_DMET_DROOP_DIV_SHFT                                            0xf
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_BYPASS_DROOP_DIV_BMSK                                           0x4000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_BYPASS_DROOP_DIV_SHFT                                              0xe
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_OSC_SETTLING_TIME_BMSK                                          0x3000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_OSC_SETTLING_TIME_SHFT                                             0xc
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_NUM_STEPS_FAST_LOCK_BMSK                                         0xc00
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_NUM_STEPS_FAST_LOCK_SHFT                                           0xa
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_PREDIV_WHEN_CAL_BMSK                                             0x380
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_PREDIV_WHEN_CAL_SHFT                                               0x7
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_INC_MIN_GLITCH_THRESHOLD_4X_BMSK                                  0x40
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_INC_MIN_GLITCH_THRESHOLD_4X_SHFT                                   0x6
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_MIN_GLITCH_THRESHOLD_BMSK                                         0x30
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_MIN_GLITCH_THRESHOLD_SHFT                                          0x4
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_USE_BOTH_REF_CLK_EDGE_BMSK                                         0x8
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_USE_BOTH_REF_CLK_EDGE_SHFT                                         0x3
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_BIAS_WARMUP_TIME_BMSK                                              0x6
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_BIAS_WARMUP_TIME_SHFT                                              0x1
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_DIV_LOCK_DET_THRESHOLDS_BMSK                                       0x1
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U_DIV_LOCK_DET_THRESHOLDS_SHFT                                       0x0

#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_ADDR                                                            (LPASS_CC_REG_BASE      + 0x0000101c)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_OFFS                                                            (LPASS_CC_REG_BASE_OFFS + 0x0000101c)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_RMSK                                                            0xffffffff
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_ADDR, HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_RMSK)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_ADDR,m,v,HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_IN)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_ADD_REF_CYC_CALIB_STEPS_BMSK                                    0xc0000000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_ADD_REF_CYC_CALIB_STEPS_SHFT                                          0x1e
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_GLITCH_DETECTOR_COUNT_LIMIT_BMSK                                0x30000000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_GLITCH_DETECTOR_COUNT_LIMIT_SHFT                                      0x1c
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_GLITCH_PREVENTION_DIS_BMSK                                       0x8000000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_GLITCH_PREVENTION_DIS_SHFT                                            0x1b
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_FINE_FCW_BMSK                                                    0x7e00000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_FINE_FCW_SHFT                                                         0x15
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_OVERRIDE_FINE_FCW_BMSK                                            0x100000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_OVERRIDE_FINE_FCW_SHFT                                                0x14
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_COARSE_FCW_BMSK                                                    0xff000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_COARSE_FCW_SHFT                                                        0xc
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_OVERRIDE_COARSE_FCW_BMSK                                             0x800
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_OVERRIDE_COARSE_FCW_SHFT                                               0xb
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_PROCESS_CALIB_WORD_BMSK                                              0x700
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_PROCESS_CALIB_WORD_SHFT                                                0x8
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_OVERRIDE_CALIB_WORD_BMSK                                              0x80
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_OVERRIDE_CALIB_WORD_SHFT                                               0x7
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_DISABLE_LFSR_BMSK                                                     0x40
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_DISABLE_LFSR_SHFT                                                      0x6
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_EN_VREF_TEST_BMSK                                                     0x20
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_EN_VREF_TEST_SHFT                                                      0x5
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_EN_VDCO_TEST_BMSK                                                     0x10
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_EN_VDCO_TEST_SHFT                                                      0x4
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_BYPASS_ATEST_BUFFER_BMSK                                               0x8
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_BYPASS_ATEST_BUFFER_SHFT                                               0x3
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_EN_IVCO_TEST_BMSK                                                      0x4
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_EN_IVCO_TEST_SHFT                                                      0x2
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_ATEST1_EN_BMSK                                                         0x2
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_ATEST1_EN_SHFT                                                         0x1
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_ATEST0_EN_BMSK                                                         0x1
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_ATEST0_EN_SHFT                                                         0x0

#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_ADDR                                                          (LPASS_CC_REG_BASE      + 0x00001020)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_OFFS                                                          (LPASS_CC_REG_BASE_OFFS + 0x00001020)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_RMSK                                                          0xffffffff
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_ADDR, HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_RMSK)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_ADDR,m,v,HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_IN)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_ENABLE_TRAINING_SEQ_BMSK                                      0x80000000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_ENABLE_TRAINING_SEQ_SHFT                                            0x1f
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_BYPASS_LOGIC_DEP_BMSK                                         0x40000000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_BYPASS_LOGIC_DEP_SHFT                                               0x1e
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_BYPASS_BIAS_DET_BMSK                                          0x20000000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_BYPASS_BIAS_DET_SHFT                                                0x1d
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_MSB_CLOCK_SELECT_BMSK                                         0x10000000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_MSB_CLOCK_SELECT_SHFT                                               0x1c
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_BYPASS_FIRST_ORDER_DSM_BMSK                                    0x8000000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_BYPASS_FIRST_ORDER_DSM_SHFT                                         0x1b
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_DCO_OFFSET_CURRENT_ADJUST_BMSK                                 0x6000000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_DCO_OFFSET_CURRENT_ADJUST_SHFT                                      0x19
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_MIRROR_DEVICE_ADJUST_BMSK                                      0x1c00000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_MIRROR_DEVICE_ADJUST_SHFT                                           0x16
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_BIAS_STARTUP_CIR_DIS_BMSK                                       0x200000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_BIAS_STARTUP_CIR_DIS_SHFT                                           0x15
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_DISABLE_CLAMP_BMSK                                              0x100000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_DISABLE_CLAMP_SHFT                                                  0x14
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_BYPASS_MODE_OF_BIAS_BMSK                                         0x80000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_BYPASS_MODE_OF_BIAS_SHFT                                            0x13
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_BYPASS_MODE_FOR_BIAS_EN_BMSK                                     0x40000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_BYPASS_MODE_FOR_BIAS_EN_SHFT                                        0x12
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_BIAS_ADJUST_BMSK                                                 0x30000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_BIAS_ADJUST_SHFT                                                    0x10
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_DIV2_NMO_EN_BMSK                                                  0x8000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_DIV2_NMO_EN_SHFT                                                     0xf
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_DIS_AMP_STARTUP_BMSK                                              0x4000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_DIS_AMP_STARTUP_SHFT                                                 0xe
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_SINGLE_DMET_EN_BMSK                                               0x2000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_SINGLE_DMET_EN_SHFT                                                  0xd
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_DEMET_WINDOW_DIS_BMSK                                             0x1000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_DEMET_WINDOW_DIS_SHFT                                                0xc
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_NMO_OSC_SEL_BMSK                                                   0xc00
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_NMO_OSC_SEL_SHFT                                                     0xa
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_NOISE_MAG_BMSK                                                     0x380
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_NOISE_MAG_SHFT                                                       0x7
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_NOISE_GEN_EN_BMSK                                                   0x40
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_NOISE_GEN_EN_SHFT                                                    0x6
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_OSC_BIAS_GND_BMSK                                                   0x20
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_OSC_BIAS_GND_SHFT                                                    0x5
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_PLL_TEST_OUT_SEL_BMSK                                               0x18
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_PLL_TEST_OUT_SEL_SHFT                                                0x3
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_STATUS_REG_EN_BMSK                                                   0x4
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_STATUS_REG_EN_SHFT                                                   0x2
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_SKIP_FINE_TUNE_BMSK                                                  0x2
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_SKIP_FINE_TUNE_SHFT                                                  0x1
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_SKIP_FAST_LOCK_BMSK                                                  0x1
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U_SKIP_FAST_LOCK_SHFT                                                  0x0

#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_ADDR                                                                (LPASS_CC_REG_BASE      + 0x00001000)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_OFFS                                                                (LPASS_CC_REG_BASE_OFFS + 0x00001000)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_RMSK                                                                0xffffffff
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_ADDR, HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_RMSK)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_ADDR,m,v,HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_IN)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_PLL_LOCK_DET_BMSK                                                   0x80000000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_PLL_LOCK_DET_SHFT                                                         0x1f
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_PLL_ACTIVE_FLAG_BMSK                                                0x40000000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_PLL_ACTIVE_FLAG_SHFT                                                      0x1e
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_PLL_ACK_LATCH_BMSK                                                  0x20000000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_PLL_ACK_LATCH_SHFT                                                        0x1d
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_PLL_LOCK_DET_FINE_BMSK                                              0x10000000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_PLL_LOCK_DET_FINE_SHFT                                                    0x1c
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_RESERVE_BITS27_25_BMSK                                               0xe000000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_RESERVE_BITS27_25_SHFT                                                    0x19
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_FSM_LEGACY_MODE_BMSK                                                 0x1000000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_FSM_LEGACY_MODE_SHFT                                                      0x18
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_BMSK                                       0x800000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_SHFT                                           0x17
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_PLL_UPDATE_BMSK                                                       0x400000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_PLL_UPDATE_SHFT                                                           0x16
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_PLL_VOTE_FSM_RESET_BMSK                                               0x200000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_PLL_VOTE_FSM_RESET_SHFT                                                   0x15
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_PLL_VOTE_FSM_ENA_BMSK                                                 0x100000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_PLL_VOTE_FSM_ENA_SHFT                                                     0x14
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_PLL_BIAS_COUNT_BMSK                                                    0xfc000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_PLL_BIAS_COUNT_SHFT                                                        0xe
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_PLL_LOCK_COUNT_BMSK                                                     0x3f00
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_PLL_LOCK_COUNT_SHFT                                                        0x8
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_RESERVE_BITS7_3_BMSK                                                      0xf8
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_RESERVE_BITS7_3_SHFT                                                       0x3
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_PLL_RESET_N_BMSK                                                           0x4
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_PLL_RESET_N_SHFT                                                           0x2
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_RESERVE_BIT1_BMSK                                                          0x2
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_RESERVE_BIT1_SHFT                                                          0x1
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_PLL_OUTCTRL_BMSK                                                           0x1
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_MODE_PLL_OUTCTRL_SHFT                                                           0x0

#define HWIO_LPASS_LPAAUDIO_DIG_PLL_STATUS_ADDR                                                              (LPASS_CC_REG_BASE      + 0x00001024)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_STATUS_OFFS                                                              (LPASS_CC_REG_BASE_OFFS + 0x00001024)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_STATUS_RMSK                                                              0xffffffff
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_STATUS_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_STATUS_ADDR, HWIO_LPASS_LPAAUDIO_DIG_PLL_STATUS_RMSK)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_STATUS_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_STATUS_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_STATUS_STATUS_31_0_BMSK                                                  0xffffffff
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_STATUS_STATUS_31_0_SHFT                                                         0x0

#define HWIO_LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL_ADDR                                                            (LPASS_CC_REG_BASE      + 0x00001028)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL_OFFS                                                            (LPASS_CC_REG_BASE_OFFS + 0x00001028)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL_RMSK                                                            0xffffffff
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL_ADDR, HWIO_LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL_RMSK)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL_ADDR,m,v,HWIO_LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL_IN)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL_RESERVE_BITS31_27_BMSK                                          0xf8000000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL_RESERVE_BITS31_27_SHFT                                                0x1b
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL_FCW_PCAL_BMSK                                                    0x7000000
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL_FCW_PCAL_SHFT                                                         0x18
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL_FCW_ACC_BMSK                                                      0xffffff
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL_FCW_ACC_SHFT                                                           0x0

#define HWIO_LPASS_LPAAUDIO_DIG_PLL_OPMODE_ADDR                                                              (LPASS_CC_REG_BASE      + 0x0000102c)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_OPMODE_OFFS                                                              (LPASS_CC_REG_BASE_OFFS + 0x0000102c)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_OPMODE_RMSK                                                                     0x7
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_OPMODE_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_OPMODE_ADDR, HWIO_LPASS_LPAAUDIO_DIG_PLL_OPMODE_RMSK)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_OPMODE_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_OPMODE_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_OPMODE_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_DIG_PLL_OPMODE_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_OPMODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_DIG_PLL_OPMODE_ADDR,m,v,HWIO_LPASS_LPAAUDIO_DIG_PLL_OPMODE_IN)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_OPMODE_PLL_OPMODE_BMSK                                                          0x7
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_OPMODE_PLL_OPMODE_SHFT                                                          0x0

#define HWIO_LPASS_LPAAUDIO_DIG_PLL_STATE_ADDR                                                               (LPASS_CC_REG_BASE      + 0x00001030)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_STATE_OFFS                                                               (LPASS_CC_REG_BASE_OFFS + 0x00001030)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_STATE_RMSK                                                                      0x7
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_STATE_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_STATE_ADDR, HWIO_LPASS_LPAAUDIO_DIG_PLL_STATE_RMSK)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_STATE_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_STATE_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_STATE_PLL_STATE_BMSK                                                            0x7
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_STATE_PLL_STATE_SHFT                                                            0x0

#define HWIO_LPASS_LPAAUDIO_DIG_PLL_DROOP_ADDR                                                               (LPASS_CC_REG_BASE      + 0x00001034)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_DROOP_OFFS                                                               (LPASS_CC_REG_BASE_OFFS + 0x00001034)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_DROOP_RMSK                                                                     0xff
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_DROOP_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_DROOP_ADDR, HWIO_LPASS_LPAAUDIO_DIG_PLL_DROOP_RMSK)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_DROOP_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_DROOP_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_DROOP_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_DIG_PLL_DROOP_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_DROOP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_DIG_PLL_DROOP_ADDR,m,v,HWIO_LPASS_LPAAUDIO_DIG_PLL_DROOP_IN)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_DROOP_DROOP_CODE_BMSK                                                          0xfe
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_DROOP_DROOP_CODE_SHFT                                                           0x1
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_DROOP_DROOP_EN_BMSK                                                             0x1
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_DROOP_DROOP_EN_SHFT                                                             0x0

#define HWIO_LPASS_LPAAUDIO_DIG_PLL_FRAC_VAL_ADDR                                                            (LPASS_CC_REG_BASE      + 0x00001038)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_FRAC_VAL_OFFS                                                            (LPASS_CC_REG_BASE_OFFS + 0x00001038)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_FRAC_VAL_RMSK                                                                0xffff
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_FRAC_VAL_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_FRAC_VAL_ADDR, HWIO_LPASS_LPAAUDIO_DIG_PLL_FRAC_VAL_RMSK)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_FRAC_VAL_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_FRAC_VAL_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_FRAC_VAL_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_DIG_PLL_FRAC_VAL_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_FRAC_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_DIG_PLL_FRAC_VAL_ADDR,m,v,HWIO_LPASS_LPAAUDIO_DIG_PLL_FRAC_VAL_IN)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_FRAC_VAL_PLL_FRAC_VAL_BMSK                                                   0xffff
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_FRAC_VAL_PLL_FRAC_VAL_SHFT                                                      0x0

#define HWIO_LPASS_LPAAUDIO_DIG_PLL_SPARE_ADDR                                                               (LPASS_CC_REG_BASE      + 0x0000103c)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_SPARE_OFFS                                                               (LPASS_CC_REG_BASE_OFFS + 0x0000103c)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_SPARE_RMSK                                                                     0xff
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_SPARE_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_SPARE_ADDR, HWIO_LPASS_LPAAUDIO_DIG_PLL_SPARE_RMSK)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_SPARE_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_SPARE_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_SPARE_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_DIG_PLL_SPARE_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_SPARE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_DIG_PLL_SPARE_ADDR,m,v,HWIO_LPASS_LPAAUDIO_DIG_PLL_SPARE_IN)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_SPARE_SPARE_OUTPUTS_BMSK                                                       0xf0
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_SPARE_SPARE_OUTPUTS_SHFT                                                        0x4
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_SPARE_SPARE_INPUTS_BMSK                                                         0xf
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_SPARE_SPARE_INPUTS_SHFT                                                         0x0

#define HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_DELTA_ALPHA_ADDR                                                     (LPASS_CC_REG_BASE      + 0x00001040)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_DELTA_ALPHA_OFFS                                                     (LPASS_CC_REG_BASE_OFFS + 0x00001040)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_DELTA_ALPHA_RMSK                                                           0xff
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_DELTA_ALPHA_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_DELTA_ALPHA_ADDR, HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_DELTA_ALPHA_RMSK)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_DELTA_ALPHA_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_DELTA_ALPHA_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_DELTA_ALPHA_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_DELTA_ALPHA_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_DELTA_ALPHA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_DELTA_ALPHA_ADDR,m,v,HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_DELTA_ALPHA_IN)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_DELTA_ALPHA_SSC_DELTA_ALPHA_BMSK                                           0xff
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_DELTA_ALPHA_SSC_DELTA_ALPHA_SHFT                                            0x0

#define HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_NUM_STEPS_ADDR                                                       (LPASS_CC_REG_BASE      + 0x00001048)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_NUM_STEPS_OFFS                                                       (LPASS_CC_REG_BASE_OFFS + 0x00001048)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_NUM_STEPS_RMSK                                                              0xf
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_NUM_STEPS_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_NUM_STEPS_ADDR, HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_NUM_STEPS_RMSK)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_NUM_STEPS_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_NUM_STEPS_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_NUM_STEPS_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_NUM_STEPS_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_NUM_STEPS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_NUM_STEPS_ADDR,m,v,HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_NUM_STEPS_IN)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_NUM_STEPS_SSC_NUM_STEPS_BMSK                                                0xf
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_NUM_STEPS_SSC_NUM_STEPS_SHFT                                                0x0

#define HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_UPDATE_RATE_ADDR                                                     (LPASS_CC_REG_BASE      + 0x00001044)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_UPDATE_RATE_OFFS                                                     (LPASS_CC_REG_BASE_OFFS + 0x00001044)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_UPDATE_RATE_RMSK                                                            0xf
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_UPDATE_RATE_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_UPDATE_RATE_ADDR, HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_UPDATE_RATE_RMSK)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_UPDATE_RATE_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_UPDATE_RATE_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_UPDATE_RATE_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_UPDATE_RATE_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_UPDATE_RATE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_UPDATE_RATE_ADDR,m,v,HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_UPDATE_RATE_IN)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_UPDATE_RATE_SSC_UPDATE_RATE_BMSK                                            0xf
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_SSC_UPDATE_RATE_SSC_UPDATE_RATE_SHFT                                            0x0

#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN_ADDR                                                          (LPASS_CC_REG_BASE      + 0x0000104c)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN_OFFS                                                          (LPASS_CC_REG_BASE_OFFS + 0x0000104c)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN_RMSK                                                                 0xf
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN_ADDR, HWIO_LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN_RMSK)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN_ADDR,m,v,HWIO_LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN_IN)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN_CLK_ODD_CGC_EN_BMSK                                                  0x8
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN_CLK_ODD_CGC_EN_SHFT                                                  0x3
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN_CLK_EVEN_CGC_EN_BMSK                                                 0x4
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN_CLK_EVEN_CGC_EN_SHFT                                                 0x2
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN_CLK_MAIN_SVS_CGC_EN_BMSK                                             0x2
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN_CLK_MAIN_SVS_CGC_EN_SHFT                                             0x1
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN_CLK_MAIN_CGC_EN_BMSK                                                 0x1
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN_CLK_MAIN_CGC_EN_SHFT                                                 0x0

#define HWIO_LPASS_LCC_LPAAUDIO_DIG_PLL_OUT_MAIN_CDIVR_ADDR                                                  (LPASS_CC_REG_BASE      + 0x00001050)
#define HWIO_LPASS_LCC_LPAAUDIO_DIG_PLL_OUT_MAIN_CDIVR_OFFS                                                  (LPASS_CC_REG_BASE_OFFS + 0x00001050)
#define HWIO_LPASS_LCC_LPAAUDIO_DIG_PLL_OUT_MAIN_CDIVR_RMSK                                                         0x3
#define HWIO_LPASS_LCC_LPAAUDIO_DIG_PLL_OUT_MAIN_CDIVR_IN          \
        in_dword_masked(HWIO_LPASS_LCC_LPAAUDIO_DIG_PLL_OUT_MAIN_CDIVR_ADDR, HWIO_LPASS_LCC_LPAAUDIO_DIG_PLL_OUT_MAIN_CDIVR_RMSK)
#define HWIO_LPASS_LCC_LPAAUDIO_DIG_PLL_OUT_MAIN_CDIVR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LCC_LPAAUDIO_DIG_PLL_OUT_MAIN_CDIVR_ADDR, m)
#define HWIO_LPASS_LCC_LPAAUDIO_DIG_PLL_OUT_MAIN_CDIVR_OUT(v)      \
        out_dword(HWIO_LPASS_LCC_LPAAUDIO_DIG_PLL_OUT_MAIN_CDIVR_ADDR,v)
#define HWIO_LPASS_LCC_LPAAUDIO_DIG_PLL_OUT_MAIN_CDIVR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LCC_LPAAUDIO_DIG_PLL_OUT_MAIN_CDIVR_ADDR,m,v,HWIO_LPASS_LCC_LPAAUDIO_DIG_PLL_OUT_MAIN_CDIVR_IN)
#define HWIO_LPASS_LCC_LPAAUDIO_DIG_PLL_OUT_MAIN_CDIVR_CLK_DIV_BMSK                                                 0x3
#define HWIO_LPASS_LCC_LPAAUDIO_DIG_PLL_OUT_MAIN_CDIVR_CLK_DIV_SHFT                                                 0x0

#define HWIO_LPASS_LPAAUDIO_PLL_REF_CLK_SRC_SEL_ADDR                                                         (LPASS_CC_REG_BASE      + 0x00002000)
#define HWIO_LPASS_LPAAUDIO_PLL_REF_CLK_SRC_SEL_OFFS                                                         (LPASS_CC_REG_BASE_OFFS + 0x00002000)
#define HWIO_LPASS_LPAAUDIO_PLL_REF_CLK_SRC_SEL_RMSK                                                                0x3
#define HWIO_LPASS_LPAAUDIO_PLL_REF_CLK_SRC_SEL_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_REF_CLK_SRC_SEL_ADDR, HWIO_LPASS_LPAAUDIO_PLL_REF_CLK_SRC_SEL_RMSK)
#define HWIO_LPASS_LPAAUDIO_PLL_REF_CLK_SRC_SEL_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_PLL_REF_CLK_SRC_SEL_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_PLL_REF_CLK_SRC_SEL_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_PLL_REF_CLK_SRC_SEL_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_PLL_REF_CLK_SRC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_PLL_REF_CLK_SRC_SEL_ADDR,m,v,HWIO_LPASS_LPAAUDIO_PLL_REF_CLK_SRC_SEL_IN)
#define HWIO_LPASS_LPAAUDIO_PLL_REF_CLK_SRC_SEL_PLL_CLK_SRC_SEL_BMSK                                                0x3
#define HWIO_LPASS_LPAAUDIO_PLL_REF_CLK_SRC_SEL_PLL_CLK_SRC_SEL_SHFT                                                0x0

#define HWIO_LPASS_LPAAUDIO_DIG_PLL_REF_CLK_SRC_SEL_ADDR                                                     (LPASS_CC_REG_BASE      + 0x00003000)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_REF_CLK_SRC_SEL_OFFS                                                     (LPASS_CC_REG_BASE_OFFS + 0x00003000)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_REF_CLK_SRC_SEL_RMSK                                                            0x3
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_REF_CLK_SRC_SEL_IN          \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_REF_CLK_SRC_SEL_ADDR, HWIO_LPASS_LPAAUDIO_DIG_PLL_REF_CLK_SRC_SEL_RMSK)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_REF_CLK_SRC_SEL_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAAUDIO_DIG_PLL_REF_CLK_SRC_SEL_ADDR, m)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_REF_CLK_SRC_SEL_OUT(v)      \
        out_dword(HWIO_LPASS_LPAAUDIO_DIG_PLL_REF_CLK_SRC_SEL_ADDR,v)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_REF_CLK_SRC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAAUDIO_DIG_PLL_REF_CLK_SRC_SEL_ADDR,m,v,HWIO_LPASS_LPAAUDIO_DIG_PLL_REF_CLK_SRC_SEL_IN)
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_REF_CLK_SRC_SEL_PLL_CLK_SRC_SEL_BMSK                                            0x3
#define HWIO_LPASS_LPAAUDIO_DIG_PLL_REF_CLK_SRC_SEL_PLL_CLK_SRC_SEL_SHFT                                            0x0

#define HWIO_LPASS_QDSP6SS_PLL_REF_CLK_SRC_SEL_ADDR                                                          (LPASS_CC_REG_BASE      + 0x00004000)
#define HWIO_LPASS_QDSP6SS_PLL_REF_CLK_SRC_SEL_OFFS                                                          (LPASS_CC_REG_BASE_OFFS + 0x00004000)
#define HWIO_LPASS_QDSP6SS_PLL_REF_CLK_SRC_SEL_RMSK                                                                 0x1
#define HWIO_LPASS_QDSP6SS_PLL_REF_CLK_SRC_SEL_IN          \
        in_dword_masked(HWIO_LPASS_QDSP6SS_PLL_REF_CLK_SRC_SEL_ADDR, HWIO_LPASS_QDSP6SS_PLL_REF_CLK_SRC_SEL_RMSK)
#define HWIO_LPASS_QDSP6SS_PLL_REF_CLK_SRC_SEL_INM(m)      \
        in_dword_masked(HWIO_LPASS_QDSP6SS_PLL_REF_CLK_SRC_SEL_ADDR, m)
#define HWIO_LPASS_QDSP6SS_PLL_REF_CLK_SRC_SEL_OUT(v)      \
        out_dword(HWIO_LPASS_QDSP6SS_PLL_REF_CLK_SRC_SEL_ADDR,v)
#define HWIO_LPASS_QDSP6SS_PLL_REF_CLK_SRC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_QDSP6SS_PLL_REF_CLK_SRC_SEL_ADDR,m,v,HWIO_LPASS_QDSP6SS_PLL_REF_CLK_SRC_SEL_IN)
#define HWIO_LPASS_QDSP6SS_PLL_REF_CLK_SRC_SEL_PLL_CLK_SRC_SEL_BMSK                                                 0x1
#define HWIO_LPASS_QDSP6SS_PLL_REF_CLK_SRC_SEL_PLL_CLK_SRC_SEL_SHFT                                                 0x0

#define HWIO_LPASS_AUDIO_CORE_SAMPLING_CBCR_ADDR                                                             (LPASS_CC_REG_BASE      + 0x0000b008)
#define HWIO_LPASS_AUDIO_CORE_SAMPLING_CBCR_OFFS                                                             (LPASS_CC_REG_BASE_OFFS + 0x0000b008)
#define HWIO_LPASS_AUDIO_CORE_SAMPLING_CBCR_RMSK                                                             0x80000003
#define HWIO_LPASS_AUDIO_CORE_SAMPLING_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_SAMPLING_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_SAMPLING_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_SAMPLING_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_SAMPLING_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_SAMPLING_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_SAMPLING_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_SAMPLING_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_SAMPLING_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_SAMPLING_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_SAMPLING_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_LPASS_AUDIO_CORE_SAMPLING_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_LPASS_AUDIO_CORE_SAMPLING_CBCR_HW_CTL_BMSK                                                             0x2
#define HWIO_LPASS_AUDIO_CORE_SAMPLING_CBCR_HW_CTL_SHFT                                                             0x1
#define HWIO_LPASS_AUDIO_CORE_SAMPLING_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_LPASS_AUDIO_CORE_SAMPLING_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_ADDR                                                                  (LPASS_CC_REG_BASE      + 0x0000f000)
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_OFFS                                                                  (LPASS_CC_REG_BASE_OFFS + 0x0000f000)
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_RMSK                                                                  0x800000f3
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_ADDR, HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_RMSK)
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_ADDR,m,v,HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_IN)
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_ROOT_OFF_BMSK                                                         0x80000000
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_ROOT_OFF_SHFT                                                               0x1f
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_DIRTY_D_BMSK                                                                0x80
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_DIRTY_D_SHFT                                                                 0x7
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_DIRTY_N_BMSK                                                                0x40
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_DIRTY_N_SHFT                                                                 0x6
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_DIRTY_M_BMSK                                                                0x20
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_DIRTY_M_SHFT                                                                 0x5
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                         0x10
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                          0x4
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_ROOT_EN_BMSK                                                                 0x2
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_ROOT_EN_SHFT                                                                 0x1
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_UPDATE_BMSK                                                                  0x1
#define HWIO_LPASS_LPAIF_SPKR_CMD_RCGR_UPDATE_SHFT                                                                  0x0

#define HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_ADDR                                                                  (LPASS_CC_REG_BASE      + 0x0000f004)
#define HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_OFFS                                                                  (LPASS_CC_REG_BASE_OFFS + 0x0000f004)
#define HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_RMSK                                                                      0x771f
#define HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_ADDR, HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_RMSK)
#define HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_ADDR,m,v,HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_IN)
#define HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_ALT_SRC_SEL_BMSK                                                          0x4000
#define HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_ALT_SRC_SEL_SHFT                                                             0xe
#define HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_MODE_BMSK                                                                 0x3000
#define HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_MODE_SHFT                                                                    0xc
#define HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_SRC_SEL_BMSK                                                               0x700
#define HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_SRC_SEL_SHFT                                                                 0x8
#define HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_SRC_DIV_BMSK                                                                0x1f
#define HWIO_LPASS_LPAIF_SPKR_CFG_RCGR_SRC_DIV_SHFT                                                                 0x0

#define HWIO_LPASS_LPAIF_SPKR_M_ADDR                                                                         (LPASS_CC_REG_BASE      + 0x0000f008)
#define HWIO_LPASS_LPAIF_SPKR_M_OFFS                                                                         (LPASS_CC_REG_BASE_OFFS + 0x0000f008)
#define HWIO_LPASS_LPAIF_SPKR_M_RMSK                                                                               0xff
#define HWIO_LPASS_LPAIF_SPKR_M_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_SPKR_M_ADDR, HWIO_LPASS_LPAIF_SPKR_M_RMSK)
#define HWIO_LPASS_LPAIF_SPKR_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_SPKR_M_ADDR, m)
#define HWIO_LPASS_LPAIF_SPKR_M_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_SPKR_M_ADDR,v)
#define HWIO_LPASS_LPAIF_SPKR_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_SPKR_M_ADDR,m,v,HWIO_LPASS_LPAIF_SPKR_M_IN)
#define HWIO_LPASS_LPAIF_SPKR_M_M_BMSK                                                                             0xff
#define HWIO_LPASS_LPAIF_SPKR_M_M_SHFT                                                                              0x0

#define HWIO_LPASS_LPAIF_SPKR_N_ADDR                                                                         (LPASS_CC_REG_BASE      + 0x0000f00c)
#define HWIO_LPASS_LPAIF_SPKR_N_OFFS                                                                         (LPASS_CC_REG_BASE_OFFS + 0x0000f00c)
#define HWIO_LPASS_LPAIF_SPKR_N_RMSK                                                                               0xff
#define HWIO_LPASS_LPAIF_SPKR_N_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_SPKR_N_ADDR, HWIO_LPASS_LPAIF_SPKR_N_RMSK)
#define HWIO_LPASS_LPAIF_SPKR_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_SPKR_N_ADDR, m)
#define HWIO_LPASS_LPAIF_SPKR_N_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_SPKR_N_ADDR,v)
#define HWIO_LPASS_LPAIF_SPKR_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_SPKR_N_ADDR,m,v,HWIO_LPASS_LPAIF_SPKR_N_IN)
#define HWIO_LPASS_LPAIF_SPKR_N_NOT_N_MINUS_M_BMSK                                                                 0xff
#define HWIO_LPASS_LPAIF_SPKR_N_NOT_N_MINUS_M_SHFT                                                                  0x0

#define HWIO_LPASS_LPAIF_SPKR_D_ADDR                                                                         (LPASS_CC_REG_BASE      + 0x0000f010)
#define HWIO_LPASS_LPAIF_SPKR_D_OFFS                                                                         (LPASS_CC_REG_BASE_OFFS + 0x0000f010)
#define HWIO_LPASS_LPAIF_SPKR_D_RMSK                                                                               0xff
#define HWIO_LPASS_LPAIF_SPKR_D_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_SPKR_D_ADDR, HWIO_LPASS_LPAIF_SPKR_D_RMSK)
#define HWIO_LPASS_LPAIF_SPKR_D_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_SPKR_D_ADDR, m)
#define HWIO_LPASS_LPAIF_SPKR_D_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_SPKR_D_ADDR,v)
#define HWIO_LPASS_LPAIF_SPKR_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_SPKR_D_ADDR,m,v,HWIO_LPASS_LPAIF_SPKR_D_IN)
#define HWIO_LPASS_LPAIF_SPKR_D_NOT_2D_BMSK                                                                        0xff
#define HWIO_LPASS_LPAIF_SPKR_D_NOT_2D_SHFT                                                                         0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_ADDR                                                 (LPASS_CC_REG_BASE      + 0x0000f014)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_OFFS                                                 (LPASS_CC_REG_BASE_OFFS + 0x0000f014)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_RMSK                                                 0x80000003
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_HW_CTL_BMSK                                                 0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_HW_CTL_SHFT                                                 0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_ADDR                                                (LPASS_CC_REG_BASE      + 0x0000f018)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_OFFS                                                (LPASS_CC_REG_BASE_OFFS + 0x0000f018)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_RMSK                                                0x81ff0003
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_CLK_DIV_BMSK                                         0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_CLK_DIV_SHFT                                              0x10
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_HW_CTL_BMSK                                                0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_HW_CTL_SHFT                                                0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR_CLK_ENABLE_SHFT                                            0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_ADDR                                                (LPASS_CC_REG_BASE      + 0x0000f01c)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_OFFS                                                (LPASS_CC_REG_BASE_OFFS + 0x0000f01c)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_RMSK                                                0x80000003
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_HW_CTL_BMSK                                                0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_HW_CTL_SHFT                                                0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR_CLK_ENABLE_SHFT                                            0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT_ADDR                                           (LPASS_CC_REG_BASE      + 0x0000f020)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT_OFFS                                           (LPASS_CC_REG_BASE_OFFS + 0x0000f020)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT_RMSK                                           0x80007f13
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT_CLK_INACTIVE_IRQ_BMSK                          0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT_CLK_INACTIVE_IRQ_SHFT                                0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT_CLK_COUNTER_VALUE_BMSK                             0x7f00
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT_CLK_COUNTER_VALUE_SHFT                                0x8
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT_IRQ_CLEAR_BMSK                                       0x10
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT_IRQ_CLEAR_SHFT                                        0x4
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT_CLK_COUNTER_EN_BMSK                                   0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT_CLK_COUNTER_EN_SHFT                                   0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT_IRQ_EN_BMSK                                           0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT_IRQ_EN_SHFT                                           0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_CLK_INV_ADDR                                                  (LPASS_CC_REG_BASE      + 0x0000f024)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_CLK_INV_OFFS                                                  (LPASS_CC_REG_BASE_OFFS + 0x0000f024)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_CLK_INV_RMSK                                                         0x3
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_CLK_INV_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_CLK_INV_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_CLK_INV_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_CLK_INV_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_CLK_INV_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_CLK_INV_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_CLK_INV_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_CLK_INV_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_CLK_INV_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_CLK_INV_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_CLK_INV_INV_EXT_CLK_BMSK                                             0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_CLK_INV_INV_EXT_CLK_SHFT                                             0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_CLK_INV_INV_INT_CLK_BMSK                                             0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_CLK_INV_INV_INT_CLK_SHFT                                             0x0

#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_ADDR                                                                   (LPASS_CC_REG_BASE      + 0x00010000)
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_OFFS                                                                   (LPASS_CC_REG_BASE_OFFS + 0x00010000)
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_RMSK                                                                   0x800000f3
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_PRI_CMD_RCGR_ADDR, HWIO_LPASS_LPAIF_PRI_CMD_RCGR_RMSK)
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_PRI_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_PRI_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_PRI_CMD_RCGR_ADDR,m,v,HWIO_LPASS_LPAIF_PRI_CMD_RCGR_IN)
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_ROOT_OFF_BMSK                                                          0x80000000
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_ROOT_OFF_SHFT                                                                0x1f
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_DIRTY_D_BMSK                                                                 0x80
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_DIRTY_D_SHFT                                                                  0x7
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_DIRTY_N_BMSK                                                                 0x40
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_DIRTY_N_SHFT                                                                  0x6
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_DIRTY_M_BMSK                                                                 0x20
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_DIRTY_M_SHFT                                                                  0x5
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                          0x10
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                           0x4
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_ROOT_EN_BMSK                                                                  0x2
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_ROOT_EN_SHFT                                                                  0x1
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_UPDATE_BMSK                                                                   0x1
#define HWIO_LPASS_LPAIF_PRI_CMD_RCGR_UPDATE_SHFT                                                                   0x0

#define HWIO_LPASS_LPAIF_PRI_CFG_RCGR_ADDR                                                                   (LPASS_CC_REG_BASE      + 0x00010004)
#define HWIO_LPASS_LPAIF_PRI_CFG_RCGR_OFFS                                                                   (LPASS_CC_REG_BASE_OFFS + 0x00010004)
#define HWIO_LPASS_LPAIF_PRI_CFG_RCGR_RMSK                                                                       0x771f
#define HWIO_LPASS_LPAIF_PRI_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_PRI_CFG_RCGR_ADDR, HWIO_LPASS_LPAIF_PRI_CFG_RCGR_RMSK)
#define HWIO_LPASS_LPAIF_PRI_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_PRI_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_LPAIF_PRI_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_PRI_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_LPAIF_PRI_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_PRI_CFG_RCGR_ADDR,m,v,HWIO_LPASS_LPAIF_PRI_CFG_RCGR_IN)
#define HWIO_LPASS_LPAIF_PRI_CFG_RCGR_ALT_SRC_SEL_BMSK                                                           0x4000
#define HWIO_LPASS_LPAIF_PRI_CFG_RCGR_ALT_SRC_SEL_SHFT                                                              0xe
#define HWIO_LPASS_LPAIF_PRI_CFG_RCGR_MODE_BMSK                                                                  0x3000
#define HWIO_LPASS_LPAIF_PRI_CFG_RCGR_MODE_SHFT                                                                     0xc
#define HWIO_LPASS_LPAIF_PRI_CFG_RCGR_SRC_SEL_BMSK                                                                0x700
#define HWIO_LPASS_LPAIF_PRI_CFG_RCGR_SRC_SEL_SHFT                                                                  0x8
#define HWIO_LPASS_LPAIF_PRI_CFG_RCGR_SRC_DIV_BMSK                                                                 0x1f
#define HWIO_LPASS_LPAIF_PRI_CFG_RCGR_SRC_DIV_SHFT                                                                  0x0

#define HWIO_LPASS_LPAIF_PRI_M_ADDR                                                                          (LPASS_CC_REG_BASE      + 0x00010008)
#define HWIO_LPASS_LPAIF_PRI_M_OFFS                                                                          (LPASS_CC_REG_BASE_OFFS + 0x00010008)
#define HWIO_LPASS_LPAIF_PRI_M_RMSK                                                                              0xffff
#define HWIO_LPASS_LPAIF_PRI_M_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_PRI_M_ADDR, HWIO_LPASS_LPAIF_PRI_M_RMSK)
#define HWIO_LPASS_LPAIF_PRI_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_PRI_M_ADDR, m)
#define HWIO_LPASS_LPAIF_PRI_M_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_PRI_M_ADDR,v)
#define HWIO_LPASS_LPAIF_PRI_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_PRI_M_ADDR,m,v,HWIO_LPASS_LPAIF_PRI_M_IN)
#define HWIO_LPASS_LPAIF_PRI_M_M_BMSK                                                                            0xffff
#define HWIO_LPASS_LPAIF_PRI_M_M_SHFT                                                                               0x0

#define HWIO_LPASS_LPAIF_PRI_N_ADDR                                                                          (LPASS_CC_REG_BASE      + 0x0001000c)
#define HWIO_LPASS_LPAIF_PRI_N_OFFS                                                                          (LPASS_CC_REG_BASE_OFFS + 0x0001000c)
#define HWIO_LPASS_LPAIF_PRI_N_RMSK                                                                              0xffff
#define HWIO_LPASS_LPAIF_PRI_N_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_PRI_N_ADDR, HWIO_LPASS_LPAIF_PRI_N_RMSK)
#define HWIO_LPASS_LPAIF_PRI_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_PRI_N_ADDR, m)
#define HWIO_LPASS_LPAIF_PRI_N_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_PRI_N_ADDR,v)
#define HWIO_LPASS_LPAIF_PRI_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_PRI_N_ADDR,m,v,HWIO_LPASS_LPAIF_PRI_N_IN)
#define HWIO_LPASS_LPAIF_PRI_N_NOT_N_MINUS_M_BMSK                                                                0xffff
#define HWIO_LPASS_LPAIF_PRI_N_NOT_N_MINUS_M_SHFT                                                                   0x0

#define HWIO_LPASS_LPAIF_PRI_D_ADDR                                                                          (LPASS_CC_REG_BASE      + 0x00010010)
#define HWIO_LPASS_LPAIF_PRI_D_OFFS                                                                          (LPASS_CC_REG_BASE_OFFS + 0x00010010)
#define HWIO_LPASS_LPAIF_PRI_D_RMSK                                                                              0xffff
#define HWIO_LPASS_LPAIF_PRI_D_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_PRI_D_ADDR, HWIO_LPASS_LPAIF_PRI_D_RMSK)
#define HWIO_LPASS_LPAIF_PRI_D_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_PRI_D_ADDR, m)
#define HWIO_LPASS_LPAIF_PRI_D_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_PRI_D_ADDR,v)
#define HWIO_LPASS_LPAIF_PRI_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_PRI_D_ADDR,m,v,HWIO_LPASS_LPAIF_PRI_D_IN)
#define HWIO_LPASS_LPAIF_PRI_D_NOT_2D_BMSK                                                                       0xffff
#define HWIO_LPASS_LPAIF_PRI_D_NOT_2D_SHFT                                                                          0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_ADDR                                                       (LPASS_CC_REG_BASE      + 0x00010018)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_OFFS                                                       (LPASS_CC_REG_BASE_OFFS + 0x00010018)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_RMSK                                                       0x81ff0003
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_CLK_DIV_BMSK                                                0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_CLK_DIV_SHFT                                                     0x10
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_HW_CTL_BMSK                                                       0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_HW_CTL_SHFT                                                       0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_ADDR                                                       (LPASS_CC_REG_BASE      + 0x0001001c)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_OFFS                                                       (LPASS_CC_REG_BASE_OFFS + 0x0001001c)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_RMSK                                                       0x80000003
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_HW_CTL_BMSK                                                       0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_HW_CTL_SHFT                                                       0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV_ADDR                                                         (LPASS_CC_REG_BASE      + 0x00010020)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV_OFFS                                                         (LPASS_CC_REG_BASE_OFFS + 0x00010020)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV_RMSK                                                                0x3
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV_INV_EXT_CLK_BMSK                                                    0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV_INV_EXT_CLK_SHFT                                                    0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV_INV_INT_CLK_BMSK                                                    0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV_INV_INT_CLK_SHFT                                                    0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT_ADDR                                                  (LPASS_CC_REG_BASE      + 0x00010024)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT_OFFS                                                  (LPASS_CC_REG_BASE_OFFS + 0x00010024)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT_RMSK                                                  0x80007f13
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT_CLK_INACTIVE_IRQ_BMSK                                 0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT_CLK_INACTIVE_IRQ_SHFT                                       0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT_CLK_COUNTER_VALUE_BMSK                                    0x7f00
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT_CLK_COUNTER_VALUE_SHFT                                       0x8
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT_IRQ_CLEAR_BMSK                                              0x10
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT_IRQ_CLEAR_SHFT                                               0x4
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT_CLK_COUNTER_EN_BMSK                                          0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT_CLK_COUNTER_EN_SHFT                                          0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT_IRQ_EN_BMSK                                                  0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT_IRQ_EN_SHFT                                                  0x0

#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_ADDR                                                                   (LPASS_CC_REG_BASE      + 0x00011000)
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_OFFS                                                                   (LPASS_CC_REG_BASE_OFFS + 0x00011000)
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_RMSK                                                                   0x800000f3
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_SEC_CMD_RCGR_ADDR, HWIO_LPASS_LPAIF_SEC_CMD_RCGR_RMSK)
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_SEC_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_SEC_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_SEC_CMD_RCGR_ADDR,m,v,HWIO_LPASS_LPAIF_SEC_CMD_RCGR_IN)
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_ROOT_OFF_BMSK                                                          0x80000000
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_ROOT_OFF_SHFT                                                                0x1f
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_DIRTY_D_BMSK                                                                 0x80
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_DIRTY_D_SHFT                                                                  0x7
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_DIRTY_N_BMSK                                                                 0x40
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_DIRTY_N_SHFT                                                                  0x6
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_DIRTY_M_BMSK                                                                 0x20
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_DIRTY_M_SHFT                                                                  0x5
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                          0x10
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                           0x4
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_ROOT_EN_BMSK                                                                  0x2
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_ROOT_EN_SHFT                                                                  0x1
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_UPDATE_BMSK                                                                   0x1
#define HWIO_LPASS_LPAIF_SEC_CMD_RCGR_UPDATE_SHFT                                                                   0x0

#define HWIO_LPASS_LPAIF_SEC_CFG_RCGR_ADDR                                                                   (LPASS_CC_REG_BASE      + 0x00011004)
#define HWIO_LPASS_LPAIF_SEC_CFG_RCGR_OFFS                                                                   (LPASS_CC_REG_BASE_OFFS + 0x00011004)
#define HWIO_LPASS_LPAIF_SEC_CFG_RCGR_RMSK                                                                       0x771f
#define HWIO_LPASS_LPAIF_SEC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_SEC_CFG_RCGR_ADDR, HWIO_LPASS_LPAIF_SEC_CFG_RCGR_RMSK)
#define HWIO_LPASS_LPAIF_SEC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_SEC_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_LPAIF_SEC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_SEC_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_LPAIF_SEC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_SEC_CFG_RCGR_ADDR,m,v,HWIO_LPASS_LPAIF_SEC_CFG_RCGR_IN)
#define HWIO_LPASS_LPAIF_SEC_CFG_RCGR_ALT_SRC_SEL_BMSK                                                           0x4000
#define HWIO_LPASS_LPAIF_SEC_CFG_RCGR_ALT_SRC_SEL_SHFT                                                              0xe
#define HWIO_LPASS_LPAIF_SEC_CFG_RCGR_MODE_BMSK                                                                  0x3000
#define HWIO_LPASS_LPAIF_SEC_CFG_RCGR_MODE_SHFT                                                                     0xc
#define HWIO_LPASS_LPAIF_SEC_CFG_RCGR_SRC_SEL_BMSK                                                                0x700
#define HWIO_LPASS_LPAIF_SEC_CFG_RCGR_SRC_SEL_SHFT                                                                  0x8
#define HWIO_LPASS_LPAIF_SEC_CFG_RCGR_SRC_DIV_BMSK                                                                 0x1f
#define HWIO_LPASS_LPAIF_SEC_CFG_RCGR_SRC_DIV_SHFT                                                                  0x0

#define HWIO_LPASS_LPAIF_SEC_M_ADDR                                                                          (LPASS_CC_REG_BASE      + 0x00011008)
#define HWIO_LPASS_LPAIF_SEC_M_OFFS                                                                          (LPASS_CC_REG_BASE_OFFS + 0x00011008)
#define HWIO_LPASS_LPAIF_SEC_M_RMSK                                                                              0xffff
#define HWIO_LPASS_LPAIF_SEC_M_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_SEC_M_ADDR, HWIO_LPASS_LPAIF_SEC_M_RMSK)
#define HWIO_LPASS_LPAIF_SEC_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_SEC_M_ADDR, m)
#define HWIO_LPASS_LPAIF_SEC_M_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_SEC_M_ADDR,v)
#define HWIO_LPASS_LPAIF_SEC_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_SEC_M_ADDR,m,v,HWIO_LPASS_LPAIF_SEC_M_IN)
#define HWIO_LPASS_LPAIF_SEC_M_M_BMSK                                                                            0xffff
#define HWIO_LPASS_LPAIF_SEC_M_M_SHFT                                                                               0x0

#define HWIO_LPASS_LPAIF_SEC_N_ADDR                                                                          (LPASS_CC_REG_BASE      + 0x0001100c)
#define HWIO_LPASS_LPAIF_SEC_N_OFFS                                                                          (LPASS_CC_REG_BASE_OFFS + 0x0001100c)
#define HWIO_LPASS_LPAIF_SEC_N_RMSK                                                                              0xffff
#define HWIO_LPASS_LPAIF_SEC_N_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_SEC_N_ADDR, HWIO_LPASS_LPAIF_SEC_N_RMSK)
#define HWIO_LPASS_LPAIF_SEC_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_SEC_N_ADDR, m)
#define HWIO_LPASS_LPAIF_SEC_N_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_SEC_N_ADDR,v)
#define HWIO_LPASS_LPAIF_SEC_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_SEC_N_ADDR,m,v,HWIO_LPASS_LPAIF_SEC_N_IN)
#define HWIO_LPASS_LPAIF_SEC_N_NOT_N_MINUS_M_BMSK                                                                0xffff
#define HWIO_LPASS_LPAIF_SEC_N_NOT_N_MINUS_M_SHFT                                                                   0x0

#define HWIO_LPASS_LPAIF_SEC_D_ADDR                                                                          (LPASS_CC_REG_BASE      + 0x00011010)
#define HWIO_LPASS_LPAIF_SEC_D_OFFS                                                                          (LPASS_CC_REG_BASE_OFFS + 0x00011010)
#define HWIO_LPASS_LPAIF_SEC_D_RMSK                                                                              0xffff
#define HWIO_LPASS_LPAIF_SEC_D_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_SEC_D_ADDR, HWIO_LPASS_LPAIF_SEC_D_RMSK)
#define HWIO_LPASS_LPAIF_SEC_D_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_SEC_D_ADDR, m)
#define HWIO_LPASS_LPAIF_SEC_D_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_SEC_D_ADDR,v)
#define HWIO_LPASS_LPAIF_SEC_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_SEC_D_ADDR,m,v,HWIO_LPASS_LPAIF_SEC_D_IN)
#define HWIO_LPASS_LPAIF_SEC_D_NOT_2D_BMSK                                                                       0xffff
#define HWIO_LPASS_LPAIF_SEC_D_NOT_2D_SHFT                                                                          0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_ADDR                                                       (LPASS_CC_REG_BASE      + 0x00011018)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_OFFS                                                       (LPASS_CC_REG_BASE_OFFS + 0x00011018)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_RMSK                                                       0x81ff0003
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_CLK_DIV_BMSK                                                0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_CLK_DIV_SHFT                                                     0x10
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_HW_CTL_BMSK                                                       0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_HW_CTL_SHFT                                                       0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_ADDR                                                       (LPASS_CC_REG_BASE      + 0x0001101c)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_OFFS                                                       (LPASS_CC_REG_BASE_OFFS + 0x0001101c)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_RMSK                                                       0x80000003
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_HW_CTL_BMSK                                                       0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_HW_CTL_SHFT                                                       0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV_ADDR                                                         (LPASS_CC_REG_BASE      + 0x00011020)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV_OFFS                                                         (LPASS_CC_REG_BASE_OFFS + 0x00011020)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV_RMSK                                                                0x3
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV_INV_EXT_CLK_BMSK                                                    0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV_INV_EXT_CLK_SHFT                                                    0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV_INV_INT_CLK_BMSK                                                    0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV_INV_INT_CLK_SHFT                                                    0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT_ADDR                                                  (LPASS_CC_REG_BASE      + 0x00011024)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT_OFFS                                                  (LPASS_CC_REG_BASE_OFFS + 0x00011024)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT_RMSK                                                  0x80007f13
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT_CLK_INACTIVE_IRQ_BMSK                                 0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT_CLK_INACTIVE_IRQ_SHFT                                       0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT_CLK_COUNTER_VALUE_BMSK                                    0x7f00
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT_CLK_COUNTER_VALUE_SHFT                                       0x8
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT_IRQ_CLEAR_BMSK                                              0x10
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT_IRQ_CLEAR_SHFT                                               0x4
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT_CLK_COUNTER_EN_BMSK                                          0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT_CLK_COUNTER_EN_SHFT                                          0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT_IRQ_EN_BMSK                                                  0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT_IRQ_EN_SHFT                                                  0x0

#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_ADDR                                                                   (LPASS_CC_REG_BASE      + 0x00012000)
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_OFFS                                                                   (LPASS_CC_REG_BASE_OFFS + 0x00012000)
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_RMSK                                                                   0x800000f3
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_TER_CMD_RCGR_ADDR, HWIO_LPASS_LPAIF_TER_CMD_RCGR_RMSK)
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_TER_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_TER_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_TER_CMD_RCGR_ADDR,m,v,HWIO_LPASS_LPAIF_TER_CMD_RCGR_IN)
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_ROOT_OFF_BMSK                                                          0x80000000
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_ROOT_OFF_SHFT                                                                0x1f
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_DIRTY_D_BMSK                                                                 0x80
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_DIRTY_D_SHFT                                                                  0x7
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_DIRTY_N_BMSK                                                                 0x40
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_DIRTY_N_SHFT                                                                  0x6
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_DIRTY_M_BMSK                                                                 0x20
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_DIRTY_M_SHFT                                                                  0x5
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                          0x10
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                           0x4
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_ROOT_EN_BMSK                                                                  0x2
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_ROOT_EN_SHFT                                                                  0x1
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_UPDATE_BMSK                                                                   0x1
#define HWIO_LPASS_LPAIF_TER_CMD_RCGR_UPDATE_SHFT                                                                   0x0

#define HWIO_LPASS_LPAIF_TER_CFG_RCGR_ADDR                                                                   (LPASS_CC_REG_BASE      + 0x00012004)
#define HWIO_LPASS_LPAIF_TER_CFG_RCGR_OFFS                                                                   (LPASS_CC_REG_BASE_OFFS + 0x00012004)
#define HWIO_LPASS_LPAIF_TER_CFG_RCGR_RMSK                                                                       0x771f
#define HWIO_LPASS_LPAIF_TER_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_TER_CFG_RCGR_ADDR, HWIO_LPASS_LPAIF_TER_CFG_RCGR_RMSK)
#define HWIO_LPASS_LPAIF_TER_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_TER_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_LPAIF_TER_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_TER_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_LPAIF_TER_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_TER_CFG_RCGR_ADDR,m,v,HWIO_LPASS_LPAIF_TER_CFG_RCGR_IN)
#define HWIO_LPASS_LPAIF_TER_CFG_RCGR_ALT_SRC_SEL_BMSK                                                           0x4000
#define HWIO_LPASS_LPAIF_TER_CFG_RCGR_ALT_SRC_SEL_SHFT                                                              0xe
#define HWIO_LPASS_LPAIF_TER_CFG_RCGR_MODE_BMSK                                                                  0x3000
#define HWIO_LPASS_LPAIF_TER_CFG_RCGR_MODE_SHFT                                                                     0xc
#define HWIO_LPASS_LPAIF_TER_CFG_RCGR_SRC_SEL_BMSK                                                                0x700
#define HWIO_LPASS_LPAIF_TER_CFG_RCGR_SRC_SEL_SHFT                                                                  0x8
#define HWIO_LPASS_LPAIF_TER_CFG_RCGR_SRC_DIV_BMSK                                                                 0x1f
#define HWIO_LPASS_LPAIF_TER_CFG_RCGR_SRC_DIV_SHFT                                                                  0x0

#define HWIO_LPASS_LPAIF_TER_M_ADDR                                                                          (LPASS_CC_REG_BASE      + 0x00012008)
#define HWIO_LPASS_LPAIF_TER_M_OFFS                                                                          (LPASS_CC_REG_BASE_OFFS + 0x00012008)
#define HWIO_LPASS_LPAIF_TER_M_RMSK                                                                              0xffff
#define HWIO_LPASS_LPAIF_TER_M_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_TER_M_ADDR, HWIO_LPASS_LPAIF_TER_M_RMSK)
#define HWIO_LPASS_LPAIF_TER_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_TER_M_ADDR, m)
#define HWIO_LPASS_LPAIF_TER_M_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_TER_M_ADDR,v)
#define HWIO_LPASS_LPAIF_TER_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_TER_M_ADDR,m,v,HWIO_LPASS_LPAIF_TER_M_IN)
#define HWIO_LPASS_LPAIF_TER_M_M_BMSK                                                                            0xffff
#define HWIO_LPASS_LPAIF_TER_M_M_SHFT                                                                               0x0

#define HWIO_LPASS_LPAIF_TER_N_ADDR                                                                          (LPASS_CC_REG_BASE      + 0x0001200c)
#define HWIO_LPASS_LPAIF_TER_N_OFFS                                                                          (LPASS_CC_REG_BASE_OFFS + 0x0001200c)
#define HWIO_LPASS_LPAIF_TER_N_RMSK                                                                              0xffff
#define HWIO_LPASS_LPAIF_TER_N_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_TER_N_ADDR, HWIO_LPASS_LPAIF_TER_N_RMSK)
#define HWIO_LPASS_LPAIF_TER_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_TER_N_ADDR, m)
#define HWIO_LPASS_LPAIF_TER_N_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_TER_N_ADDR,v)
#define HWIO_LPASS_LPAIF_TER_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_TER_N_ADDR,m,v,HWIO_LPASS_LPAIF_TER_N_IN)
#define HWIO_LPASS_LPAIF_TER_N_NOT_N_MINUS_M_BMSK                                                                0xffff
#define HWIO_LPASS_LPAIF_TER_N_NOT_N_MINUS_M_SHFT                                                                   0x0

#define HWIO_LPASS_LPAIF_TER_D_ADDR                                                                          (LPASS_CC_REG_BASE      + 0x00012010)
#define HWIO_LPASS_LPAIF_TER_D_OFFS                                                                          (LPASS_CC_REG_BASE_OFFS + 0x00012010)
#define HWIO_LPASS_LPAIF_TER_D_RMSK                                                                              0xffff
#define HWIO_LPASS_LPAIF_TER_D_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_TER_D_ADDR, HWIO_LPASS_LPAIF_TER_D_RMSK)
#define HWIO_LPASS_LPAIF_TER_D_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_TER_D_ADDR, m)
#define HWIO_LPASS_LPAIF_TER_D_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_TER_D_ADDR,v)
#define HWIO_LPASS_LPAIF_TER_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_TER_D_ADDR,m,v,HWIO_LPASS_LPAIF_TER_D_IN)
#define HWIO_LPASS_LPAIF_TER_D_NOT_2D_BMSK                                                                       0xffff
#define HWIO_LPASS_LPAIF_TER_D_NOT_2D_SHFT                                                                          0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_ADDR                                                       (LPASS_CC_REG_BASE      + 0x00012018)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_OFFS                                                       (LPASS_CC_REG_BASE_OFFS + 0x00012018)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_RMSK                                                       0x81ff0003
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_CLK_DIV_BMSK                                                0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_CLK_DIV_SHFT                                                     0x10
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_HW_CTL_BMSK                                                       0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_HW_CTL_SHFT                                                       0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_ADDR                                                       (LPASS_CC_REG_BASE      + 0x0001201c)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_OFFS                                                       (LPASS_CC_REG_BASE_OFFS + 0x0001201c)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_RMSK                                                       0x80000003
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_HW_CTL_BMSK                                                       0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_HW_CTL_SHFT                                                       0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV_ADDR                                                         (LPASS_CC_REG_BASE      + 0x00012020)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV_OFFS                                                         (LPASS_CC_REG_BASE_OFFS + 0x00012020)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV_RMSK                                                                0x3
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV_INV_EXT_CLK_BMSK                                                    0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV_INV_EXT_CLK_SHFT                                                    0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV_INV_INT_CLK_BMSK                                                    0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV_INV_INT_CLK_SHFT                                                    0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT_ADDR                                                  (LPASS_CC_REG_BASE      + 0x00012024)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT_OFFS                                                  (LPASS_CC_REG_BASE_OFFS + 0x00012024)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT_RMSK                                                  0x80007f13
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT_CLK_INACTIVE_IRQ_BMSK                                 0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT_CLK_INACTIVE_IRQ_SHFT                                       0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT_CLK_COUNTER_VALUE_BMSK                                    0x7f00
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT_CLK_COUNTER_VALUE_SHFT                                       0x8
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT_IRQ_CLEAR_BMSK                                              0x10
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT_IRQ_CLEAR_SHFT                                               0x4
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT_CLK_COUNTER_EN_BMSK                                          0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT_CLK_COUNTER_EN_SHFT                                          0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT_IRQ_EN_BMSK                                                  0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT_IRQ_EN_SHFT                                                  0x0

#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_ADDR                                                                  (LPASS_CC_REG_BASE      + 0x00013000)
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_OFFS                                                                  (LPASS_CC_REG_BASE_OFFS + 0x00013000)
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_RMSK                                                                  0x800000f3
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_ADDR, HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_RMSK)
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_ADDR,m,v,HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_IN)
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_ROOT_OFF_BMSK                                                         0x80000000
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_ROOT_OFF_SHFT                                                               0x1f
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_DIRTY_D_BMSK                                                                0x80
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_DIRTY_D_SHFT                                                                 0x7
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_DIRTY_N_BMSK                                                                0x40
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_DIRTY_N_SHFT                                                                 0x6
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_DIRTY_M_BMSK                                                                0x20
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_DIRTY_M_SHFT                                                                 0x5
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                         0x10
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                          0x4
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_ROOT_EN_BMSK                                                                 0x2
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_ROOT_EN_SHFT                                                                 0x1
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_UPDATE_BMSK                                                                  0x1
#define HWIO_LPASS_LPAIF_QUAD_CMD_RCGR_UPDATE_SHFT                                                                  0x0

#define HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_ADDR                                                                  (LPASS_CC_REG_BASE      + 0x00013004)
#define HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_OFFS                                                                  (LPASS_CC_REG_BASE_OFFS + 0x00013004)
#define HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_RMSK                                                                      0x771f
#define HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_ADDR, HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_RMSK)
#define HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_ADDR,m,v,HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_IN)
#define HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_ALT_SRC_SEL_BMSK                                                          0x4000
#define HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_ALT_SRC_SEL_SHFT                                                             0xe
#define HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_MODE_BMSK                                                                 0x3000
#define HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_MODE_SHFT                                                                    0xc
#define HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_SRC_SEL_BMSK                                                               0x700
#define HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_SRC_SEL_SHFT                                                                 0x8
#define HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_SRC_DIV_BMSK                                                                0x1f
#define HWIO_LPASS_LPAIF_QUAD_CFG_RCGR_SRC_DIV_SHFT                                                                 0x0

#define HWIO_LPASS_LPAIF_QUAD_M_ADDR                                                                         (LPASS_CC_REG_BASE      + 0x00013008)
#define HWIO_LPASS_LPAIF_QUAD_M_OFFS                                                                         (LPASS_CC_REG_BASE_OFFS + 0x00013008)
#define HWIO_LPASS_LPAIF_QUAD_M_RMSK                                                                             0xffff
#define HWIO_LPASS_LPAIF_QUAD_M_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_QUAD_M_ADDR, HWIO_LPASS_LPAIF_QUAD_M_RMSK)
#define HWIO_LPASS_LPAIF_QUAD_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_QUAD_M_ADDR, m)
#define HWIO_LPASS_LPAIF_QUAD_M_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_QUAD_M_ADDR,v)
#define HWIO_LPASS_LPAIF_QUAD_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_QUAD_M_ADDR,m,v,HWIO_LPASS_LPAIF_QUAD_M_IN)
#define HWIO_LPASS_LPAIF_QUAD_M_M_BMSK                                                                           0xffff
#define HWIO_LPASS_LPAIF_QUAD_M_M_SHFT                                                                              0x0

#define HWIO_LPASS_LPAIF_QUAD_N_ADDR                                                                         (LPASS_CC_REG_BASE      + 0x0001300c)
#define HWIO_LPASS_LPAIF_QUAD_N_OFFS                                                                         (LPASS_CC_REG_BASE_OFFS + 0x0001300c)
#define HWIO_LPASS_LPAIF_QUAD_N_RMSK                                                                             0xffff
#define HWIO_LPASS_LPAIF_QUAD_N_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_QUAD_N_ADDR, HWIO_LPASS_LPAIF_QUAD_N_RMSK)
#define HWIO_LPASS_LPAIF_QUAD_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_QUAD_N_ADDR, m)
#define HWIO_LPASS_LPAIF_QUAD_N_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_QUAD_N_ADDR,v)
#define HWIO_LPASS_LPAIF_QUAD_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_QUAD_N_ADDR,m,v,HWIO_LPASS_LPAIF_QUAD_N_IN)
#define HWIO_LPASS_LPAIF_QUAD_N_NOT_N_MINUS_M_BMSK                                                               0xffff
#define HWIO_LPASS_LPAIF_QUAD_N_NOT_N_MINUS_M_SHFT                                                                  0x0

#define HWIO_LPASS_LPAIF_QUAD_D_ADDR                                                                         (LPASS_CC_REG_BASE      + 0x00013010)
#define HWIO_LPASS_LPAIF_QUAD_D_OFFS                                                                         (LPASS_CC_REG_BASE_OFFS + 0x00013010)
#define HWIO_LPASS_LPAIF_QUAD_D_RMSK                                                                             0xffff
#define HWIO_LPASS_LPAIF_QUAD_D_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_QUAD_D_ADDR, HWIO_LPASS_LPAIF_QUAD_D_RMSK)
#define HWIO_LPASS_LPAIF_QUAD_D_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_QUAD_D_ADDR, m)
#define HWIO_LPASS_LPAIF_QUAD_D_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_QUAD_D_ADDR,v)
#define HWIO_LPASS_LPAIF_QUAD_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_QUAD_D_ADDR,m,v,HWIO_LPASS_LPAIF_QUAD_D_IN)
#define HWIO_LPASS_LPAIF_QUAD_D_NOT_2D_BMSK                                                                      0xffff
#define HWIO_LPASS_LPAIF_QUAD_D_NOT_2D_SHFT                                                                         0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_ADDR                                                      (LPASS_CC_REG_BASE      + 0x00013018)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_OFFS                                                      (LPASS_CC_REG_BASE_OFFS + 0x00013018)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_RMSK                                                      0x81ff0003
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_CLK_DIV_BMSK                                               0x1ff0000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_CLK_DIV_SHFT                                                    0x10
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_HW_CTL_BMSK                                                      0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_HW_CTL_SHFT                                                      0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_ADDR                                                      (LPASS_CC_REG_BASE      + 0x0001301c)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_OFFS                                                      (LPASS_CC_REG_BASE_OFFS + 0x0001301c)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_RMSK                                                      0x80000003
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_HW_CTL_BMSK                                                      0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_HW_CTL_SHFT                                                      0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV_ADDR                                                        (LPASS_CC_REG_BASE      + 0x00013020)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV_OFFS                                                        (LPASS_CC_REG_BASE_OFFS + 0x00013020)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV_RMSK                                                               0x3
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV_INV_EXT_CLK_BMSK                                                   0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV_INV_EXT_CLK_SHFT                                                   0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV_INV_INT_CLK_BMSK                                                   0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV_INV_INT_CLK_SHFT                                                   0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT_ADDR                                                 (LPASS_CC_REG_BASE      + 0x00013024)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT_OFFS                                                 (LPASS_CC_REG_BASE_OFFS + 0x00013024)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT_RMSK                                                 0x80007f13
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT_CLK_INACTIVE_IRQ_BMSK                                0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT_CLK_INACTIVE_IRQ_SHFT                                      0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT_CLK_COUNTER_VALUE_BMSK                                   0x7f00
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT_CLK_COUNTER_VALUE_SHFT                                      0x8
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT_IRQ_CLEAR_BMSK                                             0x10
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT_IRQ_CLEAR_SHFT                                              0x4
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT_CLK_COUNTER_EN_BMSK                                         0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT_CLK_COUNTER_EN_SHFT                                         0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT_IRQ_EN_BMSK                                                 0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT_IRQ_EN_SHFT                                                 0x0

#define HWIO_LPASS_ATIME_CMD_RCGR_ADDR                                                                       (LPASS_CC_REG_BASE      + 0x00015000)
#define HWIO_LPASS_ATIME_CMD_RCGR_OFFS                                                                       (LPASS_CC_REG_BASE_OFFS + 0x00015000)
#define HWIO_LPASS_ATIME_CMD_RCGR_RMSK                                                                       0x800000f3
#define HWIO_LPASS_ATIME_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_ATIME_CMD_RCGR_ADDR, HWIO_LPASS_ATIME_CMD_RCGR_RMSK)
#define HWIO_LPASS_ATIME_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_ATIME_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_ATIME_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_ATIME_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_ATIME_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_ATIME_CMD_RCGR_ADDR,m,v,HWIO_LPASS_ATIME_CMD_RCGR_IN)
#define HWIO_LPASS_ATIME_CMD_RCGR_ROOT_OFF_BMSK                                                              0x80000000
#define HWIO_LPASS_ATIME_CMD_RCGR_ROOT_OFF_SHFT                                                                    0x1f
#define HWIO_LPASS_ATIME_CMD_RCGR_DIRTY_D_BMSK                                                                     0x80
#define HWIO_LPASS_ATIME_CMD_RCGR_DIRTY_D_SHFT                                                                      0x7
#define HWIO_LPASS_ATIME_CMD_RCGR_DIRTY_N_BMSK                                                                     0x40
#define HWIO_LPASS_ATIME_CMD_RCGR_DIRTY_N_SHFT                                                                      0x6
#define HWIO_LPASS_ATIME_CMD_RCGR_DIRTY_M_BMSK                                                                     0x20
#define HWIO_LPASS_ATIME_CMD_RCGR_DIRTY_M_SHFT                                                                      0x5
#define HWIO_LPASS_ATIME_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                              0x10
#define HWIO_LPASS_ATIME_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                               0x4
#define HWIO_LPASS_ATIME_CMD_RCGR_ROOT_EN_BMSK                                                                      0x2
#define HWIO_LPASS_ATIME_CMD_RCGR_ROOT_EN_SHFT                                                                      0x1
#define HWIO_LPASS_ATIME_CMD_RCGR_UPDATE_BMSK                                                                       0x1
#define HWIO_LPASS_ATIME_CMD_RCGR_UPDATE_SHFT                                                                       0x0

#define HWIO_LPASS_ATIME_CFG_RCGR_ADDR                                                                       (LPASS_CC_REG_BASE      + 0x00015004)
#define HWIO_LPASS_ATIME_CFG_RCGR_OFFS                                                                       (LPASS_CC_REG_BASE_OFFS + 0x00015004)
#define HWIO_LPASS_ATIME_CFG_RCGR_RMSK                                                                           0x771f
#define HWIO_LPASS_ATIME_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_ATIME_CFG_RCGR_ADDR, HWIO_LPASS_ATIME_CFG_RCGR_RMSK)
#define HWIO_LPASS_ATIME_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_ATIME_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_ATIME_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_ATIME_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_ATIME_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_ATIME_CFG_RCGR_ADDR,m,v,HWIO_LPASS_ATIME_CFG_RCGR_IN)
#define HWIO_LPASS_ATIME_CFG_RCGR_ALT_SRC_SEL_BMSK                                                               0x4000
#define HWIO_LPASS_ATIME_CFG_RCGR_ALT_SRC_SEL_SHFT                                                                  0xe
#define HWIO_LPASS_ATIME_CFG_RCGR_MODE_BMSK                                                                      0x3000
#define HWIO_LPASS_ATIME_CFG_RCGR_MODE_SHFT                                                                         0xc
#define HWIO_LPASS_ATIME_CFG_RCGR_SRC_SEL_BMSK                                                                    0x700
#define HWIO_LPASS_ATIME_CFG_RCGR_SRC_SEL_SHFT                                                                      0x8
#define HWIO_LPASS_ATIME_CFG_RCGR_SRC_DIV_BMSK                                                                     0x1f
#define HWIO_LPASS_ATIME_CFG_RCGR_SRC_DIV_SHFT                                                                      0x0

#define HWIO_LPASS_ATIME_M_ADDR                                                                              (LPASS_CC_REG_BASE      + 0x00015008)
#define HWIO_LPASS_ATIME_M_OFFS                                                                              (LPASS_CC_REG_BASE_OFFS + 0x00015008)
#define HWIO_LPASS_ATIME_M_RMSK                                                                                    0xff
#define HWIO_LPASS_ATIME_M_IN          \
        in_dword_masked(HWIO_LPASS_ATIME_M_ADDR, HWIO_LPASS_ATIME_M_RMSK)
#define HWIO_LPASS_ATIME_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_ATIME_M_ADDR, m)
#define HWIO_LPASS_ATIME_M_OUT(v)      \
        out_dword(HWIO_LPASS_ATIME_M_ADDR,v)
#define HWIO_LPASS_ATIME_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_ATIME_M_ADDR,m,v,HWIO_LPASS_ATIME_M_IN)
#define HWIO_LPASS_ATIME_M_M_BMSK                                                                                  0xff
#define HWIO_LPASS_ATIME_M_M_SHFT                                                                                   0x0

#define HWIO_LPASS_ATIME_N_ADDR                                                                              (LPASS_CC_REG_BASE      + 0x0001500c)
#define HWIO_LPASS_ATIME_N_OFFS                                                                              (LPASS_CC_REG_BASE_OFFS + 0x0001500c)
#define HWIO_LPASS_ATIME_N_RMSK                                                                                    0xff
#define HWIO_LPASS_ATIME_N_IN          \
        in_dword_masked(HWIO_LPASS_ATIME_N_ADDR, HWIO_LPASS_ATIME_N_RMSK)
#define HWIO_LPASS_ATIME_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_ATIME_N_ADDR, m)
#define HWIO_LPASS_ATIME_N_OUT(v)      \
        out_dword(HWIO_LPASS_ATIME_N_ADDR,v)
#define HWIO_LPASS_ATIME_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_ATIME_N_ADDR,m,v,HWIO_LPASS_ATIME_N_IN)
#define HWIO_LPASS_ATIME_N_NOT_N_MINUS_M_BMSK                                                                      0xff
#define HWIO_LPASS_ATIME_N_NOT_N_MINUS_M_SHFT                                                                       0x0

#define HWIO_LPASS_ATIME_D_ADDR                                                                              (LPASS_CC_REG_BASE      + 0x00015010)
#define HWIO_LPASS_ATIME_D_OFFS                                                                              (LPASS_CC_REG_BASE_OFFS + 0x00015010)
#define HWIO_LPASS_ATIME_D_RMSK                                                                                    0xff
#define HWIO_LPASS_ATIME_D_IN          \
        in_dword_masked(HWIO_LPASS_ATIME_D_ADDR, HWIO_LPASS_ATIME_D_RMSK)
#define HWIO_LPASS_ATIME_D_INM(m)      \
        in_dword_masked(HWIO_LPASS_ATIME_D_ADDR, m)
#define HWIO_LPASS_ATIME_D_OUT(v)      \
        out_dword(HWIO_LPASS_ATIME_D_ADDR,v)
#define HWIO_LPASS_ATIME_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_ATIME_D_ADDR,m,v,HWIO_LPASS_ATIME_D_IN)
#define HWIO_LPASS_ATIME_D_NOT_2D_BMSK                                                                             0xff
#define HWIO_LPASS_ATIME_D_NOT_2D_SHFT                                                                              0x0

#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_ADDR                                                         (LPASS_CC_REG_BASE      + 0x00015014)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_OFFS                                                         (LPASS_CC_REG_BASE_OFFS + 0x00015014)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_RMSK                                                         0x80000003
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_HW_CTL_BMSK                                                         0x2
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_HW_CTL_SHFT                                                         0x1
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_LPASS_RESAMPLER_CMD_RCGR_ADDR                                                                   (LPASS_CC_REG_BASE      + 0x00016000)
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_OFFS                                                                   (LPASS_CC_REG_BASE_OFFS + 0x00016000)
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_RMSK                                                                   0x800000f3
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_CMD_RCGR_ADDR, HWIO_LPASS_RESAMPLER_CMD_RCGR_RMSK)
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_CMD_RCGR_ADDR,m,v,HWIO_LPASS_RESAMPLER_CMD_RCGR_IN)
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_ROOT_OFF_BMSK                                                          0x80000000
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_ROOT_OFF_SHFT                                                                0x1f
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_DIRTY_D_BMSK                                                                 0x80
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_DIRTY_D_SHFT                                                                  0x7
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_DIRTY_N_BMSK                                                                 0x40
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_DIRTY_N_SHFT                                                                  0x6
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_DIRTY_M_BMSK                                                                 0x20
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_DIRTY_M_SHFT                                                                  0x5
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                          0x10
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                           0x4
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_ROOT_EN_BMSK                                                                  0x2
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_ROOT_EN_SHFT                                                                  0x1
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_UPDATE_BMSK                                                                   0x1
#define HWIO_LPASS_RESAMPLER_CMD_RCGR_UPDATE_SHFT                                                                   0x0

#define HWIO_LPASS_RESAMPLER_CFG_RCGR_ADDR                                                                   (LPASS_CC_REG_BASE      + 0x00016004)
#define HWIO_LPASS_RESAMPLER_CFG_RCGR_OFFS                                                                   (LPASS_CC_REG_BASE_OFFS + 0x00016004)
#define HWIO_LPASS_RESAMPLER_CFG_RCGR_RMSK                                                                       0x771f
#define HWIO_LPASS_RESAMPLER_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_CFG_RCGR_ADDR, HWIO_LPASS_RESAMPLER_CFG_RCGR_RMSK)
#define HWIO_LPASS_RESAMPLER_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_RESAMPLER_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_RESAMPLER_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_CFG_RCGR_ADDR,m,v,HWIO_LPASS_RESAMPLER_CFG_RCGR_IN)
#define HWIO_LPASS_RESAMPLER_CFG_RCGR_ALT_SRC_SEL_BMSK                                                           0x4000
#define HWIO_LPASS_RESAMPLER_CFG_RCGR_ALT_SRC_SEL_SHFT                                                              0xe
#define HWIO_LPASS_RESAMPLER_CFG_RCGR_MODE_BMSK                                                                  0x3000
#define HWIO_LPASS_RESAMPLER_CFG_RCGR_MODE_SHFT                                                                     0xc
#define HWIO_LPASS_RESAMPLER_CFG_RCGR_SRC_SEL_BMSK                                                                0x700
#define HWIO_LPASS_RESAMPLER_CFG_RCGR_SRC_SEL_SHFT                                                                  0x8
#define HWIO_LPASS_RESAMPLER_CFG_RCGR_SRC_DIV_BMSK                                                                 0x1f
#define HWIO_LPASS_RESAMPLER_CFG_RCGR_SRC_DIV_SHFT                                                                  0x0

#define HWIO_LPASS_RESAMPLER_M_ADDR                                                                          (LPASS_CC_REG_BASE      + 0x00016008)
#define HWIO_LPASS_RESAMPLER_M_OFFS                                                                          (LPASS_CC_REG_BASE_OFFS + 0x00016008)
#define HWIO_LPASS_RESAMPLER_M_RMSK                                                                                0xff
#define HWIO_LPASS_RESAMPLER_M_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_M_ADDR, HWIO_LPASS_RESAMPLER_M_RMSK)
#define HWIO_LPASS_RESAMPLER_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_M_ADDR, m)
#define HWIO_LPASS_RESAMPLER_M_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_M_ADDR,v)
#define HWIO_LPASS_RESAMPLER_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_M_ADDR,m,v,HWIO_LPASS_RESAMPLER_M_IN)
#define HWIO_LPASS_RESAMPLER_M_M_BMSK                                                                              0xff
#define HWIO_LPASS_RESAMPLER_M_M_SHFT                                                                               0x0

#define HWIO_LPASS_RESAMPLER_N_ADDR                                                                          (LPASS_CC_REG_BASE      + 0x0001600c)
#define HWIO_LPASS_RESAMPLER_N_OFFS                                                                          (LPASS_CC_REG_BASE_OFFS + 0x0001600c)
#define HWIO_LPASS_RESAMPLER_N_RMSK                                                                                0xff
#define HWIO_LPASS_RESAMPLER_N_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_N_ADDR, HWIO_LPASS_RESAMPLER_N_RMSK)
#define HWIO_LPASS_RESAMPLER_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_N_ADDR, m)
#define HWIO_LPASS_RESAMPLER_N_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_N_ADDR,v)
#define HWIO_LPASS_RESAMPLER_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_N_ADDR,m,v,HWIO_LPASS_RESAMPLER_N_IN)
#define HWIO_LPASS_RESAMPLER_N_NOT_N_MINUS_M_BMSK                                                                  0xff
#define HWIO_LPASS_RESAMPLER_N_NOT_N_MINUS_M_SHFT                                                                   0x0

#define HWIO_LPASS_RESAMPLER_D_ADDR                                                                          (LPASS_CC_REG_BASE      + 0x00016010)
#define HWIO_LPASS_RESAMPLER_D_OFFS                                                                          (LPASS_CC_REG_BASE_OFFS + 0x00016010)
#define HWIO_LPASS_RESAMPLER_D_RMSK                                                                                0xff
#define HWIO_LPASS_RESAMPLER_D_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_D_ADDR, HWIO_LPASS_RESAMPLER_D_RMSK)
#define HWIO_LPASS_RESAMPLER_D_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_D_ADDR, m)
#define HWIO_LPASS_RESAMPLER_D_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_D_ADDR,v)
#define HWIO_LPASS_RESAMPLER_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_D_ADDR,m,v,HWIO_LPASS_RESAMPLER_D_IN)
#define HWIO_LPASS_RESAMPLER_D_NOT_2D_BMSK                                                                         0xff
#define HWIO_LPASS_RESAMPLER_D_NOT_2D_SHFT                                                                          0x0

#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CBCR_ADDR                                                            (LPASS_CC_REG_BASE      + 0x00016098)
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CBCR_OFFS                                                            (LPASS_CC_REG_BASE_OFFS + 0x00016098)
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CBCR_RMSK                                                            0x80007ff3
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_RESAMPLER_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_RESAMPLER_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_RESAMPLER_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_RESAMPLER_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_RESAMPLER_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_RESAMPLER_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CBCR_WAKEUP_BMSK                                                          0xf00
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CBCR_WAKEUP_SHFT                                                            0x8
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CBCR_SLEEP_BMSK                                                            0xf0
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CBCR_SLEEP_SHFT                                                             0x4
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_LPASS_AUDIO_CORE_RESAMPLER_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_LPASS_RESAMPLER_CMD_DFSR_ADDR                                                                   (LPASS_CC_REG_BASE      + 0x00016014)
#define HWIO_LPASS_RESAMPLER_CMD_DFSR_OFFS                                                                   (LPASS_CC_REG_BASE_OFFS + 0x00016014)
#define HWIO_LPASS_RESAMPLER_CMD_DFSR_RMSK                                                                       0xbfef
#define HWIO_LPASS_RESAMPLER_CMD_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_CMD_DFSR_ADDR, HWIO_LPASS_RESAMPLER_CMD_DFSR_RMSK)
#define HWIO_LPASS_RESAMPLER_CMD_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_CMD_DFSR_ADDR, m)
#define HWIO_LPASS_RESAMPLER_CMD_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_CMD_DFSR_ADDR,v)
#define HWIO_LPASS_RESAMPLER_CMD_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_CMD_DFSR_ADDR,m,v,HWIO_LPASS_RESAMPLER_CMD_DFSR_IN)
#define HWIO_LPASS_RESAMPLER_CMD_DFSR_RCG_SW_CTRL_BMSK                                                           0x8000
#define HWIO_LPASS_RESAMPLER_CMD_DFSR_RCG_SW_CTRL_SHFT                                                              0xf
#define HWIO_LPASS_RESAMPLER_CMD_DFSR_SW_PERF_STATE_BMSK                                                         0x3800
#define HWIO_LPASS_RESAMPLER_CMD_DFSR_SW_PERF_STATE_SHFT                                                            0xb
#define HWIO_LPASS_RESAMPLER_CMD_DFSR_SW_OVERRIDE_BMSK                                                            0x400
#define HWIO_LPASS_RESAMPLER_CMD_DFSR_SW_OVERRIDE_SHFT                                                              0xa
#define HWIO_LPASS_RESAMPLER_CMD_DFSR_PERF_STATE_UPDATE_STATUS_BMSK                                               0x200
#define HWIO_LPASS_RESAMPLER_CMD_DFSR_PERF_STATE_UPDATE_STATUS_SHFT                                                 0x9
#define HWIO_LPASS_RESAMPLER_CMD_DFSR_DFS_FSM_STATE_BMSK                                                          0x1c0
#define HWIO_LPASS_RESAMPLER_CMD_DFSR_DFS_FSM_STATE_SHFT                                                            0x6
#define HWIO_LPASS_RESAMPLER_CMD_DFSR_HW_CLK_CONTROL_BMSK                                                          0x20
#define HWIO_LPASS_RESAMPLER_CMD_DFSR_HW_CLK_CONTROL_SHFT                                                           0x5
#define HWIO_LPASS_RESAMPLER_CMD_DFSR_CURR_PERF_STATE_BMSK                                                          0xe
#define HWIO_LPASS_RESAMPLER_CMD_DFSR_CURR_PERF_STATE_SHFT                                                          0x1
#define HWIO_LPASS_RESAMPLER_CMD_DFSR_DFS_EN_BMSK                                                                   0x1
#define HWIO_LPASS_RESAMPLER_CMD_DFSR_DFS_EN_SHFT                                                                   0x0
#define HWIO_LPASS_RESAMPLER_CMD_DFSR_DFS_EN_DISABLE_FVAL                                                           0x0
#define HWIO_LPASS_RESAMPLER_CMD_DFSR_DFS_EN_ENABLE_FVAL                                                            0x1

#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_ADDR                                                                 (LPASS_CC_REG_BASE      + 0x00016018)
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_OFFS                                                                 (LPASS_CC_REG_BASE_OFFS + 0x00016018)
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_RMSK                                                                     0x371f
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF0_DFSR_ADDR, HWIO_LPASS_RESAMPLER_PERF0_DFSR_RMSK)
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF0_DFSR_ADDR, m)
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_PERF0_DFSR_ADDR,v)
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_PERF0_DFSR_ADDR,m,v,HWIO_LPASS_RESAMPLER_PERF0_DFSR_IN)
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_MODE_BMSK                                                                0x3000
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_MODE_SHFT                                                                   0xc
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_MODE_BYPASS_FVAL                                                            0x0
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_MODE_SWALLOW_FVAL                                                           0x1
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_MODE_DUAL_EDGE_FVAL                                                         0x2
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_MODE_SINGLE_EDGE_FVAL                                                       0x3
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_SEL_BMSK                                                              0x700
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_SEL_SHFT                                                                0x8
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_SEL_SRC0_FVAL                                                           0x0
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_SEL_SRC1_FVAL                                                           0x1
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_SEL_SRC2_FVAL                                                           0x2
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_SEL_SRC3_FVAL                                                           0x3
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_SEL_SRC4_FVAL                                                           0x4
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_SEL_SRC5_FVAL                                                           0x5
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_SEL_SRC6_FVAL                                                           0x6
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_SEL_SRC7_FVAL                                                           0x7
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_DIV_BMSK                                                               0x1f
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_DIV_SHFT                                                                0x0
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_DIV_BYPASS_FVAL                                                         0x0
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_DIV_DIV1_FVAL                                                           0x1
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_DIV_DIV1_5_FVAL                                                         0x2
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_DIV_DIV2_FVAL                                                           0x3
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_DIV_DIV2_5_FVAL                                                         0x4
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_DIV_DIV3_FVAL                                                           0x5
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_DIV_DIV3_5_FVAL                                                         0x6
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_DIV_DIV4_FVAL                                                           0x7
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_DIV_DIV4_5_FVAL                                                         0x8
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_DIV_DIV5_FVAL                                                           0x9
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_DIV_DIV5_5_FVAL                                                         0xa
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_DIV_DIV6_FVAL                                                           0xb
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_DIV_DIV6_5_FVAL                                                         0xc
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_DIV_DIV7_FVAL                                                           0xd
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_DIV_DIV7_5_FVAL                                                         0xe
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_DIV_DIV8_FVAL                                                           0xf
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_DIV_DIV8_5_FVAL                                                        0x10
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_DIV_DIV9_FVAL                                                          0x11
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_DIV_DIV9_5_FVAL                                                        0x12
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_DIV_DIV10_FVAL                                                         0x13
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_DIV_DIV10_5_FVAL                                                       0x14
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_DIV_DIV11_FVAL                                                         0x15
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_DIV_DIV11_5_FVAL                                                       0x16
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_DIV_DIV12_FVAL                                                         0x17
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_DIV_DIV12_5_FVAL                                                       0x18
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_DIV_DIV13_FVAL                                                         0x19
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_DIV_DIV13_5_FVAL                                                       0x1a
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_DIV_DIV14_FVAL                                                         0x1b
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_DIV_DIV14_5_FVAL                                                       0x1c
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_DIV_DIV15_FVAL                                                         0x1d
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_DIV_DIV15_5_FVAL                                                       0x1e
#define HWIO_LPASS_RESAMPLER_PERF0_DFSR_SRC_DIV_DIV16_FVAL                                                         0x1f

#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_ADDR                                                                 (LPASS_CC_REG_BASE      + 0x0001601c)
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_OFFS                                                                 (LPASS_CC_REG_BASE_OFFS + 0x0001601c)
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_RMSK                                                                     0x371f
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF1_DFSR_ADDR, HWIO_LPASS_RESAMPLER_PERF1_DFSR_RMSK)
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF1_DFSR_ADDR, m)
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_PERF1_DFSR_ADDR,v)
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_PERF1_DFSR_ADDR,m,v,HWIO_LPASS_RESAMPLER_PERF1_DFSR_IN)
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_MODE_BMSK                                                                0x3000
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_MODE_SHFT                                                                   0xc
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_MODE_BYPASS_FVAL                                                            0x0
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_MODE_SWALLOW_FVAL                                                           0x1
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_MODE_DUAL_EDGE_FVAL                                                         0x2
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_MODE_SINGLE_EDGE_FVAL                                                       0x3
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_SEL_BMSK                                                              0x700
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_SEL_SHFT                                                                0x8
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_SEL_SRC0_FVAL                                                           0x0
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_SEL_SRC1_FVAL                                                           0x1
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_SEL_SRC2_FVAL                                                           0x2
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_SEL_SRC3_FVAL                                                           0x3
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_SEL_SRC4_FVAL                                                           0x4
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_SEL_SRC5_FVAL                                                           0x5
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_SEL_SRC6_FVAL                                                           0x6
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_SEL_SRC7_FVAL                                                           0x7
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_DIV_BMSK                                                               0x1f
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_DIV_SHFT                                                                0x0
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_DIV_BYPASS_FVAL                                                         0x0
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_DIV_DIV1_FVAL                                                           0x1
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_DIV_DIV1_5_FVAL                                                         0x2
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_DIV_DIV2_FVAL                                                           0x3
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_DIV_DIV2_5_FVAL                                                         0x4
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_DIV_DIV3_FVAL                                                           0x5
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_DIV_DIV3_5_FVAL                                                         0x6
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_DIV_DIV4_FVAL                                                           0x7
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_DIV_DIV4_5_FVAL                                                         0x8
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_DIV_DIV5_FVAL                                                           0x9
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_DIV_DIV5_5_FVAL                                                         0xa
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_DIV_DIV6_FVAL                                                           0xb
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_DIV_DIV6_5_FVAL                                                         0xc
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_DIV_DIV7_FVAL                                                           0xd
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_DIV_DIV7_5_FVAL                                                         0xe
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_DIV_DIV8_FVAL                                                           0xf
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_DIV_DIV8_5_FVAL                                                        0x10
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_DIV_DIV9_FVAL                                                          0x11
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_DIV_DIV9_5_FVAL                                                        0x12
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_DIV_DIV10_FVAL                                                         0x13
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_DIV_DIV10_5_FVAL                                                       0x14
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_DIV_DIV11_FVAL                                                         0x15
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_DIV_DIV11_5_FVAL                                                       0x16
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_DIV_DIV12_FVAL                                                         0x17
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_DIV_DIV12_5_FVAL                                                       0x18
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_DIV_DIV13_FVAL                                                         0x19
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_DIV_DIV13_5_FVAL                                                       0x1a
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_DIV_DIV14_FVAL                                                         0x1b
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_DIV_DIV14_5_FVAL                                                       0x1c
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_DIV_DIV15_FVAL                                                         0x1d
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_DIV_DIV15_5_FVAL                                                       0x1e
#define HWIO_LPASS_RESAMPLER_PERF1_DFSR_SRC_DIV_DIV16_FVAL                                                         0x1f

#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_ADDR                                                                 (LPASS_CC_REG_BASE      + 0x00016020)
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_OFFS                                                                 (LPASS_CC_REG_BASE_OFFS + 0x00016020)
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_RMSK                                                                     0x371f
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF2_DFSR_ADDR, HWIO_LPASS_RESAMPLER_PERF2_DFSR_RMSK)
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF2_DFSR_ADDR, m)
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_PERF2_DFSR_ADDR,v)
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_PERF2_DFSR_ADDR,m,v,HWIO_LPASS_RESAMPLER_PERF2_DFSR_IN)
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_MODE_BMSK                                                                0x3000
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_MODE_SHFT                                                                   0xc
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_MODE_BYPASS_FVAL                                                            0x0
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_MODE_SWALLOW_FVAL                                                           0x1
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_MODE_DUAL_EDGE_FVAL                                                         0x2
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_MODE_SINGLE_EDGE_FVAL                                                       0x3
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_SEL_BMSK                                                              0x700
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_SEL_SHFT                                                                0x8
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_SEL_SRC0_FVAL                                                           0x0
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_SEL_SRC1_FVAL                                                           0x1
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_SEL_SRC2_FVAL                                                           0x2
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_SEL_SRC3_FVAL                                                           0x3
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_SEL_SRC4_FVAL                                                           0x4
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_SEL_SRC5_FVAL                                                           0x5
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_SEL_SRC6_FVAL                                                           0x6
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_SEL_SRC7_FVAL                                                           0x7
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_DIV_BMSK                                                               0x1f
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_DIV_SHFT                                                                0x0
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_DIV_BYPASS_FVAL                                                         0x0
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_DIV_DIV1_FVAL                                                           0x1
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_DIV_DIV1_5_FVAL                                                         0x2
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_DIV_DIV2_FVAL                                                           0x3
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_DIV_DIV2_5_FVAL                                                         0x4
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_DIV_DIV3_FVAL                                                           0x5
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_DIV_DIV3_5_FVAL                                                         0x6
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_DIV_DIV4_FVAL                                                           0x7
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_DIV_DIV4_5_FVAL                                                         0x8
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_DIV_DIV5_FVAL                                                           0x9
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_DIV_DIV5_5_FVAL                                                         0xa
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_DIV_DIV6_FVAL                                                           0xb
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_DIV_DIV6_5_FVAL                                                         0xc
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_DIV_DIV7_FVAL                                                           0xd
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_DIV_DIV7_5_FVAL                                                         0xe
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_DIV_DIV8_FVAL                                                           0xf
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_DIV_DIV8_5_FVAL                                                        0x10
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_DIV_DIV9_FVAL                                                          0x11
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_DIV_DIV9_5_FVAL                                                        0x12
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_DIV_DIV10_FVAL                                                         0x13
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_DIV_DIV10_5_FVAL                                                       0x14
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_DIV_DIV11_FVAL                                                         0x15
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_DIV_DIV11_5_FVAL                                                       0x16
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_DIV_DIV12_FVAL                                                         0x17
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_DIV_DIV12_5_FVAL                                                       0x18
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_DIV_DIV13_FVAL                                                         0x19
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_DIV_DIV13_5_FVAL                                                       0x1a
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_DIV_DIV14_FVAL                                                         0x1b
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_DIV_DIV14_5_FVAL                                                       0x1c
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_DIV_DIV15_FVAL                                                         0x1d
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_DIV_DIV15_5_FVAL                                                       0x1e
#define HWIO_LPASS_RESAMPLER_PERF2_DFSR_SRC_DIV_DIV16_FVAL                                                         0x1f

#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_ADDR                                                                 (LPASS_CC_REG_BASE      + 0x00016024)
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_OFFS                                                                 (LPASS_CC_REG_BASE_OFFS + 0x00016024)
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_RMSK                                                                     0x371f
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF3_DFSR_ADDR, HWIO_LPASS_RESAMPLER_PERF3_DFSR_RMSK)
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF3_DFSR_ADDR, m)
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_PERF3_DFSR_ADDR,v)
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_PERF3_DFSR_ADDR,m,v,HWIO_LPASS_RESAMPLER_PERF3_DFSR_IN)
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_MODE_BMSK                                                                0x3000
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_MODE_SHFT                                                                   0xc
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_MODE_BYPASS_FVAL                                                            0x0
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_MODE_SWALLOW_FVAL                                                           0x1
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_MODE_DUAL_EDGE_FVAL                                                         0x2
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_MODE_SINGLE_EDGE_FVAL                                                       0x3
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_SEL_BMSK                                                              0x700
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_SEL_SHFT                                                                0x8
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_SEL_SRC0_FVAL                                                           0x0
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_SEL_SRC1_FVAL                                                           0x1
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_SEL_SRC2_FVAL                                                           0x2
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_SEL_SRC3_FVAL                                                           0x3
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_SEL_SRC4_FVAL                                                           0x4
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_SEL_SRC5_FVAL                                                           0x5
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_SEL_SRC6_FVAL                                                           0x6
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_SEL_SRC7_FVAL                                                           0x7
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_DIV_BMSK                                                               0x1f
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_DIV_SHFT                                                                0x0
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_DIV_BYPASS_FVAL                                                         0x0
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_DIV_DIV1_FVAL                                                           0x1
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_DIV_DIV1_5_FVAL                                                         0x2
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_DIV_DIV2_FVAL                                                           0x3
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_DIV_DIV2_5_FVAL                                                         0x4
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_DIV_DIV3_FVAL                                                           0x5
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_DIV_DIV3_5_FVAL                                                         0x6
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_DIV_DIV4_FVAL                                                           0x7
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_DIV_DIV4_5_FVAL                                                         0x8
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_DIV_DIV5_FVAL                                                           0x9
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_DIV_DIV5_5_FVAL                                                         0xa
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_DIV_DIV6_FVAL                                                           0xb
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_DIV_DIV6_5_FVAL                                                         0xc
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_DIV_DIV7_FVAL                                                           0xd
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_DIV_DIV7_5_FVAL                                                         0xe
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_DIV_DIV8_FVAL                                                           0xf
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_DIV_DIV8_5_FVAL                                                        0x10
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_DIV_DIV9_FVAL                                                          0x11
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_DIV_DIV9_5_FVAL                                                        0x12
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_DIV_DIV10_FVAL                                                         0x13
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_DIV_DIV10_5_FVAL                                                       0x14
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_DIV_DIV11_FVAL                                                         0x15
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_DIV_DIV11_5_FVAL                                                       0x16
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_DIV_DIV12_FVAL                                                         0x17
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_DIV_DIV12_5_FVAL                                                       0x18
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_DIV_DIV13_FVAL                                                         0x19
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_DIV_DIV13_5_FVAL                                                       0x1a
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_DIV_DIV14_FVAL                                                         0x1b
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_DIV_DIV14_5_FVAL                                                       0x1c
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_DIV_DIV15_FVAL                                                         0x1d
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_DIV_DIV15_5_FVAL                                                       0x1e
#define HWIO_LPASS_RESAMPLER_PERF3_DFSR_SRC_DIV_DIV16_FVAL                                                         0x1f

#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_ADDR                                                                 (LPASS_CC_REG_BASE      + 0x00016028)
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_OFFS                                                                 (LPASS_CC_REG_BASE_OFFS + 0x00016028)
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_RMSK                                                                     0x371f
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF4_DFSR_ADDR, HWIO_LPASS_RESAMPLER_PERF4_DFSR_RMSK)
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF4_DFSR_ADDR, m)
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_PERF4_DFSR_ADDR,v)
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_PERF4_DFSR_ADDR,m,v,HWIO_LPASS_RESAMPLER_PERF4_DFSR_IN)
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_MODE_BMSK                                                                0x3000
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_MODE_SHFT                                                                   0xc
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_MODE_BYPASS_FVAL                                                            0x0
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_MODE_SWALLOW_FVAL                                                           0x1
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_MODE_DUAL_EDGE_FVAL                                                         0x2
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_MODE_SINGLE_EDGE_FVAL                                                       0x3
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_SEL_BMSK                                                              0x700
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_SEL_SHFT                                                                0x8
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_SEL_SRC0_FVAL                                                           0x0
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_SEL_SRC1_FVAL                                                           0x1
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_SEL_SRC2_FVAL                                                           0x2
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_SEL_SRC3_FVAL                                                           0x3
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_SEL_SRC4_FVAL                                                           0x4
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_SEL_SRC5_FVAL                                                           0x5
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_SEL_SRC6_FVAL                                                           0x6
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_SEL_SRC7_FVAL                                                           0x7
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_DIV_BMSK                                                               0x1f
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_DIV_SHFT                                                                0x0
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_DIV_BYPASS_FVAL                                                         0x0
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_DIV_DIV1_FVAL                                                           0x1
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_DIV_DIV1_5_FVAL                                                         0x2
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_DIV_DIV2_FVAL                                                           0x3
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_DIV_DIV2_5_FVAL                                                         0x4
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_DIV_DIV3_FVAL                                                           0x5
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_DIV_DIV3_5_FVAL                                                         0x6
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_DIV_DIV4_FVAL                                                           0x7
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_DIV_DIV4_5_FVAL                                                         0x8
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_DIV_DIV5_FVAL                                                           0x9
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_DIV_DIV5_5_FVAL                                                         0xa
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_DIV_DIV6_FVAL                                                           0xb
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_DIV_DIV6_5_FVAL                                                         0xc
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_DIV_DIV7_FVAL                                                           0xd
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_DIV_DIV7_5_FVAL                                                         0xe
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_DIV_DIV8_FVAL                                                           0xf
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_DIV_DIV8_5_FVAL                                                        0x10
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_DIV_DIV9_FVAL                                                          0x11
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_DIV_DIV9_5_FVAL                                                        0x12
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_DIV_DIV10_FVAL                                                         0x13
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_DIV_DIV10_5_FVAL                                                       0x14
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_DIV_DIV11_FVAL                                                         0x15
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_DIV_DIV11_5_FVAL                                                       0x16
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_DIV_DIV12_FVAL                                                         0x17
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_DIV_DIV12_5_FVAL                                                       0x18
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_DIV_DIV13_FVAL                                                         0x19
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_DIV_DIV13_5_FVAL                                                       0x1a
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_DIV_DIV14_FVAL                                                         0x1b
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_DIV_DIV14_5_FVAL                                                       0x1c
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_DIV_DIV15_FVAL                                                         0x1d
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_DIV_DIV15_5_FVAL                                                       0x1e
#define HWIO_LPASS_RESAMPLER_PERF4_DFSR_SRC_DIV_DIV16_FVAL                                                         0x1f

#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_ADDR                                                                 (LPASS_CC_REG_BASE      + 0x0001602c)
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_OFFS                                                                 (LPASS_CC_REG_BASE_OFFS + 0x0001602c)
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_RMSK                                                                     0x371f
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF5_DFSR_ADDR, HWIO_LPASS_RESAMPLER_PERF5_DFSR_RMSK)
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF5_DFSR_ADDR, m)
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_PERF5_DFSR_ADDR,v)
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_PERF5_DFSR_ADDR,m,v,HWIO_LPASS_RESAMPLER_PERF5_DFSR_IN)
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_MODE_BMSK                                                                0x3000
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_MODE_SHFT                                                                   0xc
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_MODE_BYPASS_FVAL                                                            0x0
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_MODE_SWALLOW_FVAL                                                           0x1
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_MODE_DUAL_EDGE_FVAL                                                         0x2
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_MODE_SINGLE_EDGE_FVAL                                                       0x3
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_SEL_BMSK                                                              0x700
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_SEL_SHFT                                                                0x8
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_SEL_SRC0_FVAL                                                           0x0
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_SEL_SRC1_FVAL                                                           0x1
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_SEL_SRC2_FVAL                                                           0x2
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_SEL_SRC3_FVAL                                                           0x3
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_SEL_SRC4_FVAL                                                           0x4
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_SEL_SRC5_FVAL                                                           0x5
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_SEL_SRC6_FVAL                                                           0x6
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_SEL_SRC7_FVAL                                                           0x7
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_DIV_BMSK                                                               0x1f
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_DIV_SHFT                                                                0x0
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_DIV_BYPASS_FVAL                                                         0x0
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_DIV_DIV1_FVAL                                                           0x1
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_DIV_DIV1_5_FVAL                                                         0x2
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_DIV_DIV2_FVAL                                                           0x3
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_DIV_DIV2_5_FVAL                                                         0x4
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_DIV_DIV3_FVAL                                                           0x5
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_DIV_DIV3_5_FVAL                                                         0x6
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_DIV_DIV4_FVAL                                                           0x7
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_DIV_DIV4_5_FVAL                                                         0x8
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_DIV_DIV5_FVAL                                                           0x9
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_DIV_DIV5_5_FVAL                                                         0xa
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_DIV_DIV6_FVAL                                                           0xb
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_DIV_DIV6_5_FVAL                                                         0xc
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_DIV_DIV7_FVAL                                                           0xd
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_DIV_DIV7_5_FVAL                                                         0xe
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_DIV_DIV8_FVAL                                                           0xf
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_DIV_DIV8_5_FVAL                                                        0x10
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_DIV_DIV9_FVAL                                                          0x11
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_DIV_DIV9_5_FVAL                                                        0x12
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_DIV_DIV10_FVAL                                                         0x13
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_DIV_DIV10_5_FVAL                                                       0x14
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_DIV_DIV11_FVAL                                                         0x15
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_DIV_DIV11_5_FVAL                                                       0x16
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_DIV_DIV12_FVAL                                                         0x17
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_DIV_DIV12_5_FVAL                                                       0x18
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_DIV_DIV13_FVAL                                                         0x19
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_DIV_DIV13_5_FVAL                                                       0x1a
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_DIV_DIV14_FVAL                                                         0x1b
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_DIV_DIV14_5_FVAL                                                       0x1c
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_DIV_DIV15_FVAL                                                         0x1d
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_DIV_DIV15_5_FVAL                                                       0x1e
#define HWIO_LPASS_RESAMPLER_PERF5_DFSR_SRC_DIV_DIV16_FVAL                                                         0x1f

#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_ADDR                                                                 (LPASS_CC_REG_BASE      + 0x00016030)
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_OFFS                                                                 (LPASS_CC_REG_BASE_OFFS + 0x00016030)
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_RMSK                                                                     0x371f
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF6_DFSR_ADDR, HWIO_LPASS_RESAMPLER_PERF6_DFSR_RMSK)
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF6_DFSR_ADDR, m)
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_PERF6_DFSR_ADDR,v)
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_PERF6_DFSR_ADDR,m,v,HWIO_LPASS_RESAMPLER_PERF6_DFSR_IN)
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_MODE_BMSK                                                                0x3000
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_MODE_SHFT                                                                   0xc
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_MODE_BYPASS_FVAL                                                            0x0
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_MODE_SWALLOW_FVAL                                                           0x1
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_MODE_DUAL_EDGE_FVAL                                                         0x2
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_MODE_SINGLE_EDGE_FVAL                                                       0x3
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_SEL_BMSK                                                              0x700
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_SEL_SHFT                                                                0x8
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_SEL_SRC0_FVAL                                                           0x0
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_SEL_SRC1_FVAL                                                           0x1
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_SEL_SRC2_FVAL                                                           0x2
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_SEL_SRC3_FVAL                                                           0x3
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_SEL_SRC4_FVAL                                                           0x4
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_SEL_SRC5_FVAL                                                           0x5
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_SEL_SRC6_FVAL                                                           0x6
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_SEL_SRC7_FVAL                                                           0x7
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_DIV_BMSK                                                               0x1f
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_DIV_SHFT                                                                0x0
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_DIV_BYPASS_FVAL                                                         0x0
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_DIV_DIV1_FVAL                                                           0x1
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_DIV_DIV1_5_FVAL                                                         0x2
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_DIV_DIV2_FVAL                                                           0x3
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_DIV_DIV2_5_FVAL                                                         0x4
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_DIV_DIV3_FVAL                                                           0x5
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_DIV_DIV3_5_FVAL                                                         0x6
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_DIV_DIV4_FVAL                                                           0x7
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_DIV_DIV4_5_FVAL                                                         0x8
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_DIV_DIV5_FVAL                                                           0x9
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_DIV_DIV5_5_FVAL                                                         0xa
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_DIV_DIV6_FVAL                                                           0xb
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_DIV_DIV6_5_FVAL                                                         0xc
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_DIV_DIV7_FVAL                                                           0xd
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_DIV_DIV7_5_FVAL                                                         0xe
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_DIV_DIV8_FVAL                                                           0xf
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_DIV_DIV8_5_FVAL                                                        0x10
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_DIV_DIV9_FVAL                                                          0x11
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_DIV_DIV9_5_FVAL                                                        0x12
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_DIV_DIV10_FVAL                                                         0x13
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_DIV_DIV10_5_FVAL                                                       0x14
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_DIV_DIV11_FVAL                                                         0x15
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_DIV_DIV11_5_FVAL                                                       0x16
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_DIV_DIV12_FVAL                                                         0x17
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_DIV_DIV12_5_FVAL                                                       0x18
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_DIV_DIV13_FVAL                                                         0x19
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_DIV_DIV13_5_FVAL                                                       0x1a
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_DIV_DIV14_FVAL                                                         0x1b
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_DIV_DIV14_5_FVAL                                                       0x1c
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_DIV_DIV15_FVAL                                                         0x1d
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_DIV_DIV15_5_FVAL                                                       0x1e
#define HWIO_LPASS_RESAMPLER_PERF6_DFSR_SRC_DIV_DIV16_FVAL                                                         0x1f

#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_ADDR                                                                 (LPASS_CC_REG_BASE      + 0x00016034)
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_OFFS                                                                 (LPASS_CC_REG_BASE_OFFS + 0x00016034)
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_RMSK                                                                     0x371f
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF7_DFSR_ADDR, HWIO_LPASS_RESAMPLER_PERF7_DFSR_RMSK)
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF7_DFSR_ADDR, m)
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_PERF7_DFSR_ADDR,v)
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_PERF7_DFSR_ADDR,m,v,HWIO_LPASS_RESAMPLER_PERF7_DFSR_IN)
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_MODE_BMSK                                                                0x3000
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_MODE_SHFT                                                                   0xc
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_MODE_BYPASS_FVAL                                                            0x0
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_MODE_SWALLOW_FVAL                                                           0x1
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_MODE_DUAL_EDGE_FVAL                                                         0x2
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_MODE_SINGLE_EDGE_FVAL                                                       0x3
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_SEL_BMSK                                                              0x700
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_SEL_SHFT                                                                0x8
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_SEL_SRC0_FVAL                                                           0x0
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_SEL_SRC1_FVAL                                                           0x1
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_SEL_SRC2_FVAL                                                           0x2
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_SEL_SRC3_FVAL                                                           0x3
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_SEL_SRC4_FVAL                                                           0x4
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_SEL_SRC5_FVAL                                                           0x5
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_SEL_SRC6_FVAL                                                           0x6
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_SEL_SRC7_FVAL                                                           0x7
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_DIV_BMSK                                                               0x1f
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_DIV_SHFT                                                                0x0
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_DIV_BYPASS_FVAL                                                         0x0
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_DIV_DIV1_FVAL                                                           0x1
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_DIV_DIV1_5_FVAL                                                         0x2
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_DIV_DIV2_FVAL                                                           0x3
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_DIV_DIV2_5_FVAL                                                         0x4
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_DIV_DIV3_FVAL                                                           0x5
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_DIV_DIV3_5_FVAL                                                         0x6
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_DIV_DIV4_FVAL                                                           0x7
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_DIV_DIV4_5_FVAL                                                         0x8
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_DIV_DIV5_FVAL                                                           0x9
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_DIV_DIV5_5_FVAL                                                         0xa
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_DIV_DIV6_FVAL                                                           0xb
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_DIV_DIV6_5_FVAL                                                         0xc
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_DIV_DIV7_FVAL                                                           0xd
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_DIV_DIV7_5_FVAL                                                         0xe
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_DIV_DIV8_FVAL                                                           0xf
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_DIV_DIV8_5_FVAL                                                        0x10
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_DIV_DIV9_FVAL                                                          0x11
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_DIV_DIV9_5_FVAL                                                        0x12
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_DIV_DIV10_FVAL                                                         0x13
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_DIV_DIV10_5_FVAL                                                       0x14
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_DIV_DIV11_FVAL                                                         0x15
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_DIV_DIV11_5_FVAL                                                       0x16
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_DIV_DIV12_FVAL                                                         0x17
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_DIV_DIV12_5_FVAL                                                       0x18
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_DIV_DIV13_FVAL                                                         0x19
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_DIV_DIV13_5_FVAL                                                       0x1a
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_DIV_DIV14_FVAL                                                         0x1b
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_DIV_DIV14_5_FVAL                                                       0x1c
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_DIV_DIV15_FVAL                                                         0x1d
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_DIV_DIV15_5_FVAL                                                       0x1e
#define HWIO_LPASS_RESAMPLER_PERF7_DFSR_SRC_DIV_DIV16_FVAL                                                         0x1f

#define HWIO_LPASS_RESAMPLER_PERF0_M_DFSR_ADDR                                                               (LPASS_CC_REG_BASE      + 0x00016038)
#define HWIO_LPASS_RESAMPLER_PERF0_M_DFSR_OFFS                                                               (LPASS_CC_REG_BASE_OFFS + 0x00016038)
#define HWIO_LPASS_RESAMPLER_PERF0_M_DFSR_RMSK                                                                     0xff
#define HWIO_LPASS_RESAMPLER_PERF0_M_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF0_M_DFSR_ADDR, HWIO_LPASS_RESAMPLER_PERF0_M_DFSR_RMSK)
#define HWIO_LPASS_RESAMPLER_PERF0_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF0_M_DFSR_ADDR, m)
#define HWIO_LPASS_RESAMPLER_PERF0_M_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_PERF0_M_DFSR_ADDR,v)
#define HWIO_LPASS_RESAMPLER_PERF0_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_PERF0_M_DFSR_ADDR,m,v,HWIO_LPASS_RESAMPLER_PERF0_M_DFSR_IN)
#define HWIO_LPASS_RESAMPLER_PERF0_M_DFSR_M_BMSK                                                                   0xff
#define HWIO_LPASS_RESAMPLER_PERF0_M_DFSR_M_SHFT                                                                    0x0

#define HWIO_LPASS_RESAMPLER_PERF1_M_DFSR_ADDR                                                               (LPASS_CC_REG_BASE      + 0x0001603c)
#define HWIO_LPASS_RESAMPLER_PERF1_M_DFSR_OFFS                                                               (LPASS_CC_REG_BASE_OFFS + 0x0001603c)
#define HWIO_LPASS_RESAMPLER_PERF1_M_DFSR_RMSK                                                                     0xff
#define HWIO_LPASS_RESAMPLER_PERF1_M_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF1_M_DFSR_ADDR, HWIO_LPASS_RESAMPLER_PERF1_M_DFSR_RMSK)
#define HWIO_LPASS_RESAMPLER_PERF1_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF1_M_DFSR_ADDR, m)
#define HWIO_LPASS_RESAMPLER_PERF1_M_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_PERF1_M_DFSR_ADDR,v)
#define HWIO_LPASS_RESAMPLER_PERF1_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_PERF1_M_DFSR_ADDR,m,v,HWIO_LPASS_RESAMPLER_PERF1_M_DFSR_IN)
#define HWIO_LPASS_RESAMPLER_PERF1_M_DFSR_M_BMSK                                                                   0xff
#define HWIO_LPASS_RESAMPLER_PERF1_M_DFSR_M_SHFT                                                                    0x0

#define HWIO_LPASS_RESAMPLER_PERF2_M_DFSR_ADDR                                                               (LPASS_CC_REG_BASE      + 0x00016040)
#define HWIO_LPASS_RESAMPLER_PERF2_M_DFSR_OFFS                                                               (LPASS_CC_REG_BASE_OFFS + 0x00016040)
#define HWIO_LPASS_RESAMPLER_PERF2_M_DFSR_RMSK                                                                     0xff
#define HWIO_LPASS_RESAMPLER_PERF2_M_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF2_M_DFSR_ADDR, HWIO_LPASS_RESAMPLER_PERF2_M_DFSR_RMSK)
#define HWIO_LPASS_RESAMPLER_PERF2_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF2_M_DFSR_ADDR, m)
#define HWIO_LPASS_RESAMPLER_PERF2_M_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_PERF2_M_DFSR_ADDR,v)
#define HWIO_LPASS_RESAMPLER_PERF2_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_PERF2_M_DFSR_ADDR,m,v,HWIO_LPASS_RESAMPLER_PERF2_M_DFSR_IN)
#define HWIO_LPASS_RESAMPLER_PERF2_M_DFSR_M_BMSK                                                                   0xff
#define HWIO_LPASS_RESAMPLER_PERF2_M_DFSR_M_SHFT                                                                    0x0

#define HWIO_LPASS_RESAMPLER_PERF3_M_DFSR_ADDR                                                               (LPASS_CC_REG_BASE      + 0x00016044)
#define HWIO_LPASS_RESAMPLER_PERF3_M_DFSR_OFFS                                                               (LPASS_CC_REG_BASE_OFFS + 0x00016044)
#define HWIO_LPASS_RESAMPLER_PERF3_M_DFSR_RMSK                                                                     0xff
#define HWIO_LPASS_RESAMPLER_PERF3_M_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF3_M_DFSR_ADDR, HWIO_LPASS_RESAMPLER_PERF3_M_DFSR_RMSK)
#define HWIO_LPASS_RESAMPLER_PERF3_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF3_M_DFSR_ADDR, m)
#define HWIO_LPASS_RESAMPLER_PERF3_M_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_PERF3_M_DFSR_ADDR,v)
#define HWIO_LPASS_RESAMPLER_PERF3_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_PERF3_M_DFSR_ADDR,m,v,HWIO_LPASS_RESAMPLER_PERF3_M_DFSR_IN)
#define HWIO_LPASS_RESAMPLER_PERF3_M_DFSR_M_BMSK                                                                   0xff
#define HWIO_LPASS_RESAMPLER_PERF3_M_DFSR_M_SHFT                                                                    0x0

#define HWIO_LPASS_RESAMPLER_PERF4_M_DFSR_ADDR                                                               (LPASS_CC_REG_BASE      + 0x00016048)
#define HWIO_LPASS_RESAMPLER_PERF4_M_DFSR_OFFS                                                               (LPASS_CC_REG_BASE_OFFS + 0x00016048)
#define HWIO_LPASS_RESAMPLER_PERF4_M_DFSR_RMSK                                                                     0xff
#define HWIO_LPASS_RESAMPLER_PERF4_M_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF4_M_DFSR_ADDR, HWIO_LPASS_RESAMPLER_PERF4_M_DFSR_RMSK)
#define HWIO_LPASS_RESAMPLER_PERF4_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF4_M_DFSR_ADDR, m)
#define HWIO_LPASS_RESAMPLER_PERF4_M_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_PERF4_M_DFSR_ADDR,v)
#define HWIO_LPASS_RESAMPLER_PERF4_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_PERF4_M_DFSR_ADDR,m,v,HWIO_LPASS_RESAMPLER_PERF4_M_DFSR_IN)
#define HWIO_LPASS_RESAMPLER_PERF4_M_DFSR_M_BMSK                                                                   0xff
#define HWIO_LPASS_RESAMPLER_PERF4_M_DFSR_M_SHFT                                                                    0x0

#define HWIO_LPASS_RESAMPLER_PERF5_M_DFSR_ADDR                                                               (LPASS_CC_REG_BASE      + 0x0001604c)
#define HWIO_LPASS_RESAMPLER_PERF5_M_DFSR_OFFS                                                               (LPASS_CC_REG_BASE_OFFS + 0x0001604c)
#define HWIO_LPASS_RESAMPLER_PERF5_M_DFSR_RMSK                                                                     0xff
#define HWIO_LPASS_RESAMPLER_PERF5_M_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF5_M_DFSR_ADDR, HWIO_LPASS_RESAMPLER_PERF5_M_DFSR_RMSK)
#define HWIO_LPASS_RESAMPLER_PERF5_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF5_M_DFSR_ADDR, m)
#define HWIO_LPASS_RESAMPLER_PERF5_M_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_PERF5_M_DFSR_ADDR,v)
#define HWIO_LPASS_RESAMPLER_PERF5_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_PERF5_M_DFSR_ADDR,m,v,HWIO_LPASS_RESAMPLER_PERF5_M_DFSR_IN)
#define HWIO_LPASS_RESAMPLER_PERF5_M_DFSR_M_BMSK                                                                   0xff
#define HWIO_LPASS_RESAMPLER_PERF5_M_DFSR_M_SHFT                                                                    0x0

#define HWIO_LPASS_RESAMPLER_PERF6_M_DFSR_ADDR                                                               (LPASS_CC_REG_BASE      + 0x00016050)
#define HWIO_LPASS_RESAMPLER_PERF6_M_DFSR_OFFS                                                               (LPASS_CC_REG_BASE_OFFS + 0x00016050)
#define HWIO_LPASS_RESAMPLER_PERF6_M_DFSR_RMSK                                                                     0xff
#define HWIO_LPASS_RESAMPLER_PERF6_M_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF6_M_DFSR_ADDR, HWIO_LPASS_RESAMPLER_PERF6_M_DFSR_RMSK)
#define HWIO_LPASS_RESAMPLER_PERF6_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF6_M_DFSR_ADDR, m)
#define HWIO_LPASS_RESAMPLER_PERF6_M_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_PERF6_M_DFSR_ADDR,v)
#define HWIO_LPASS_RESAMPLER_PERF6_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_PERF6_M_DFSR_ADDR,m,v,HWIO_LPASS_RESAMPLER_PERF6_M_DFSR_IN)
#define HWIO_LPASS_RESAMPLER_PERF6_M_DFSR_M_BMSK                                                                   0xff
#define HWIO_LPASS_RESAMPLER_PERF6_M_DFSR_M_SHFT                                                                    0x0

#define HWIO_LPASS_RESAMPLER_PERF7_M_DFSR_ADDR                                                               (LPASS_CC_REG_BASE      + 0x00016054)
#define HWIO_LPASS_RESAMPLER_PERF7_M_DFSR_OFFS                                                               (LPASS_CC_REG_BASE_OFFS + 0x00016054)
#define HWIO_LPASS_RESAMPLER_PERF7_M_DFSR_RMSK                                                                     0xff
#define HWIO_LPASS_RESAMPLER_PERF7_M_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF7_M_DFSR_ADDR, HWIO_LPASS_RESAMPLER_PERF7_M_DFSR_RMSK)
#define HWIO_LPASS_RESAMPLER_PERF7_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF7_M_DFSR_ADDR, m)
#define HWIO_LPASS_RESAMPLER_PERF7_M_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_PERF7_M_DFSR_ADDR,v)
#define HWIO_LPASS_RESAMPLER_PERF7_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_PERF7_M_DFSR_ADDR,m,v,HWIO_LPASS_RESAMPLER_PERF7_M_DFSR_IN)
#define HWIO_LPASS_RESAMPLER_PERF7_M_DFSR_M_BMSK                                                                   0xff
#define HWIO_LPASS_RESAMPLER_PERF7_M_DFSR_M_SHFT                                                                    0x0

#define HWIO_LPASS_RESAMPLER_PERF0_N_DFSR_ADDR                                                               (LPASS_CC_REG_BASE      + 0x00016058)
#define HWIO_LPASS_RESAMPLER_PERF0_N_DFSR_OFFS                                                               (LPASS_CC_REG_BASE_OFFS + 0x00016058)
#define HWIO_LPASS_RESAMPLER_PERF0_N_DFSR_RMSK                                                                     0xff
#define HWIO_LPASS_RESAMPLER_PERF0_N_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF0_N_DFSR_ADDR, HWIO_LPASS_RESAMPLER_PERF0_N_DFSR_RMSK)
#define HWIO_LPASS_RESAMPLER_PERF0_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF0_N_DFSR_ADDR, m)
#define HWIO_LPASS_RESAMPLER_PERF0_N_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_PERF0_N_DFSR_ADDR,v)
#define HWIO_LPASS_RESAMPLER_PERF0_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_PERF0_N_DFSR_ADDR,m,v,HWIO_LPASS_RESAMPLER_PERF0_N_DFSR_IN)
#define HWIO_LPASS_RESAMPLER_PERF0_N_DFSR_NOT_N_MINUS_M_BMSK                                                       0xff
#define HWIO_LPASS_RESAMPLER_PERF0_N_DFSR_NOT_N_MINUS_M_SHFT                                                        0x0

#define HWIO_LPASS_RESAMPLER_PERF1_N_DFSR_ADDR                                                               (LPASS_CC_REG_BASE      + 0x0001605c)
#define HWIO_LPASS_RESAMPLER_PERF1_N_DFSR_OFFS                                                               (LPASS_CC_REG_BASE_OFFS + 0x0001605c)
#define HWIO_LPASS_RESAMPLER_PERF1_N_DFSR_RMSK                                                                     0xff
#define HWIO_LPASS_RESAMPLER_PERF1_N_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF1_N_DFSR_ADDR, HWIO_LPASS_RESAMPLER_PERF1_N_DFSR_RMSK)
#define HWIO_LPASS_RESAMPLER_PERF1_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF1_N_DFSR_ADDR, m)
#define HWIO_LPASS_RESAMPLER_PERF1_N_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_PERF1_N_DFSR_ADDR,v)
#define HWIO_LPASS_RESAMPLER_PERF1_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_PERF1_N_DFSR_ADDR,m,v,HWIO_LPASS_RESAMPLER_PERF1_N_DFSR_IN)
#define HWIO_LPASS_RESAMPLER_PERF1_N_DFSR_NOT_N_MINUS_M_BMSK                                                       0xff
#define HWIO_LPASS_RESAMPLER_PERF1_N_DFSR_NOT_N_MINUS_M_SHFT                                                        0x0

#define HWIO_LPASS_RESAMPLER_PERF2_N_DFSR_ADDR                                                               (LPASS_CC_REG_BASE      + 0x00016060)
#define HWIO_LPASS_RESAMPLER_PERF2_N_DFSR_OFFS                                                               (LPASS_CC_REG_BASE_OFFS + 0x00016060)
#define HWIO_LPASS_RESAMPLER_PERF2_N_DFSR_RMSK                                                                     0xff
#define HWIO_LPASS_RESAMPLER_PERF2_N_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF2_N_DFSR_ADDR, HWIO_LPASS_RESAMPLER_PERF2_N_DFSR_RMSK)
#define HWIO_LPASS_RESAMPLER_PERF2_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF2_N_DFSR_ADDR, m)
#define HWIO_LPASS_RESAMPLER_PERF2_N_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_PERF2_N_DFSR_ADDR,v)
#define HWIO_LPASS_RESAMPLER_PERF2_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_PERF2_N_DFSR_ADDR,m,v,HWIO_LPASS_RESAMPLER_PERF2_N_DFSR_IN)
#define HWIO_LPASS_RESAMPLER_PERF2_N_DFSR_NOT_N_MINUS_M_BMSK                                                       0xff
#define HWIO_LPASS_RESAMPLER_PERF2_N_DFSR_NOT_N_MINUS_M_SHFT                                                        0x0

#define HWIO_LPASS_RESAMPLER_PERF3_N_DFSR_ADDR                                                               (LPASS_CC_REG_BASE      + 0x00016064)
#define HWIO_LPASS_RESAMPLER_PERF3_N_DFSR_OFFS                                                               (LPASS_CC_REG_BASE_OFFS + 0x00016064)
#define HWIO_LPASS_RESAMPLER_PERF3_N_DFSR_RMSK                                                                     0xff
#define HWIO_LPASS_RESAMPLER_PERF3_N_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF3_N_DFSR_ADDR, HWIO_LPASS_RESAMPLER_PERF3_N_DFSR_RMSK)
#define HWIO_LPASS_RESAMPLER_PERF3_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF3_N_DFSR_ADDR, m)
#define HWIO_LPASS_RESAMPLER_PERF3_N_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_PERF3_N_DFSR_ADDR,v)
#define HWIO_LPASS_RESAMPLER_PERF3_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_PERF3_N_DFSR_ADDR,m,v,HWIO_LPASS_RESAMPLER_PERF3_N_DFSR_IN)
#define HWIO_LPASS_RESAMPLER_PERF3_N_DFSR_NOT_N_MINUS_M_BMSK                                                       0xff
#define HWIO_LPASS_RESAMPLER_PERF3_N_DFSR_NOT_N_MINUS_M_SHFT                                                        0x0

#define HWIO_LPASS_RESAMPLER_PERF4_N_DFSR_ADDR                                                               (LPASS_CC_REG_BASE      + 0x00016068)
#define HWIO_LPASS_RESAMPLER_PERF4_N_DFSR_OFFS                                                               (LPASS_CC_REG_BASE_OFFS + 0x00016068)
#define HWIO_LPASS_RESAMPLER_PERF4_N_DFSR_RMSK                                                                     0xff
#define HWIO_LPASS_RESAMPLER_PERF4_N_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF4_N_DFSR_ADDR, HWIO_LPASS_RESAMPLER_PERF4_N_DFSR_RMSK)
#define HWIO_LPASS_RESAMPLER_PERF4_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF4_N_DFSR_ADDR, m)
#define HWIO_LPASS_RESAMPLER_PERF4_N_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_PERF4_N_DFSR_ADDR,v)
#define HWIO_LPASS_RESAMPLER_PERF4_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_PERF4_N_DFSR_ADDR,m,v,HWIO_LPASS_RESAMPLER_PERF4_N_DFSR_IN)
#define HWIO_LPASS_RESAMPLER_PERF4_N_DFSR_NOT_N_MINUS_M_BMSK                                                       0xff
#define HWIO_LPASS_RESAMPLER_PERF4_N_DFSR_NOT_N_MINUS_M_SHFT                                                        0x0

#define HWIO_LPASS_RESAMPLER_PERF5_N_DFSR_ADDR                                                               (LPASS_CC_REG_BASE      + 0x0001606c)
#define HWIO_LPASS_RESAMPLER_PERF5_N_DFSR_OFFS                                                               (LPASS_CC_REG_BASE_OFFS + 0x0001606c)
#define HWIO_LPASS_RESAMPLER_PERF5_N_DFSR_RMSK                                                                     0xff
#define HWIO_LPASS_RESAMPLER_PERF5_N_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF5_N_DFSR_ADDR, HWIO_LPASS_RESAMPLER_PERF5_N_DFSR_RMSK)
#define HWIO_LPASS_RESAMPLER_PERF5_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF5_N_DFSR_ADDR, m)
#define HWIO_LPASS_RESAMPLER_PERF5_N_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_PERF5_N_DFSR_ADDR,v)
#define HWIO_LPASS_RESAMPLER_PERF5_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_PERF5_N_DFSR_ADDR,m,v,HWIO_LPASS_RESAMPLER_PERF5_N_DFSR_IN)
#define HWIO_LPASS_RESAMPLER_PERF5_N_DFSR_NOT_N_MINUS_M_BMSK                                                       0xff
#define HWIO_LPASS_RESAMPLER_PERF5_N_DFSR_NOT_N_MINUS_M_SHFT                                                        0x0

#define HWIO_LPASS_RESAMPLER_PERF6_N_DFSR_ADDR                                                               (LPASS_CC_REG_BASE      + 0x00016070)
#define HWIO_LPASS_RESAMPLER_PERF6_N_DFSR_OFFS                                                               (LPASS_CC_REG_BASE_OFFS + 0x00016070)
#define HWIO_LPASS_RESAMPLER_PERF6_N_DFSR_RMSK                                                                     0xff
#define HWIO_LPASS_RESAMPLER_PERF6_N_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF6_N_DFSR_ADDR, HWIO_LPASS_RESAMPLER_PERF6_N_DFSR_RMSK)
#define HWIO_LPASS_RESAMPLER_PERF6_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF6_N_DFSR_ADDR, m)
#define HWIO_LPASS_RESAMPLER_PERF6_N_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_PERF6_N_DFSR_ADDR,v)
#define HWIO_LPASS_RESAMPLER_PERF6_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_PERF6_N_DFSR_ADDR,m,v,HWIO_LPASS_RESAMPLER_PERF6_N_DFSR_IN)
#define HWIO_LPASS_RESAMPLER_PERF6_N_DFSR_NOT_N_MINUS_M_BMSK                                                       0xff
#define HWIO_LPASS_RESAMPLER_PERF6_N_DFSR_NOT_N_MINUS_M_SHFT                                                        0x0

#define HWIO_LPASS_RESAMPLER_PERF7_N_DFSR_ADDR                                                               (LPASS_CC_REG_BASE      + 0x00016074)
#define HWIO_LPASS_RESAMPLER_PERF7_N_DFSR_OFFS                                                               (LPASS_CC_REG_BASE_OFFS + 0x00016074)
#define HWIO_LPASS_RESAMPLER_PERF7_N_DFSR_RMSK                                                                     0xff
#define HWIO_LPASS_RESAMPLER_PERF7_N_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF7_N_DFSR_ADDR, HWIO_LPASS_RESAMPLER_PERF7_N_DFSR_RMSK)
#define HWIO_LPASS_RESAMPLER_PERF7_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF7_N_DFSR_ADDR, m)
#define HWIO_LPASS_RESAMPLER_PERF7_N_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_PERF7_N_DFSR_ADDR,v)
#define HWIO_LPASS_RESAMPLER_PERF7_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_PERF7_N_DFSR_ADDR,m,v,HWIO_LPASS_RESAMPLER_PERF7_N_DFSR_IN)
#define HWIO_LPASS_RESAMPLER_PERF7_N_DFSR_NOT_N_MINUS_M_BMSK                                                       0xff
#define HWIO_LPASS_RESAMPLER_PERF7_N_DFSR_NOT_N_MINUS_M_SHFT                                                        0x0

#define HWIO_LPASS_RESAMPLER_PERF0_D_DFSR_ADDR                                                               (LPASS_CC_REG_BASE      + 0x00016078)
#define HWIO_LPASS_RESAMPLER_PERF0_D_DFSR_OFFS                                                               (LPASS_CC_REG_BASE_OFFS + 0x00016078)
#define HWIO_LPASS_RESAMPLER_PERF0_D_DFSR_RMSK                                                                     0xff
#define HWIO_LPASS_RESAMPLER_PERF0_D_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF0_D_DFSR_ADDR, HWIO_LPASS_RESAMPLER_PERF0_D_DFSR_RMSK)
#define HWIO_LPASS_RESAMPLER_PERF0_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF0_D_DFSR_ADDR, m)
#define HWIO_LPASS_RESAMPLER_PERF0_D_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_PERF0_D_DFSR_ADDR,v)
#define HWIO_LPASS_RESAMPLER_PERF0_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_PERF0_D_DFSR_ADDR,m,v,HWIO_LPASS_RESAMPLER_PERF0_D_DFSR_IN)
#define HWIO_LPASS_RESAMPLER_PERF0_D_DFSR_NOT_2D_BMSK                                                              0xff
#define HWIO_LPASS_RESAMPLER_PERF0_D_DFSR_NOT_2D_SHFT                                                               0x0

#define HWIO_LPASS_RESAMPLER_PERF1_D_DFSR_ADDR                                                               (LPASS_CC_REG_BASE      + 0x0001607c)
#define HWIO_LPASS_RESAMPLER_PERF1_D_DFSR_OFFS                                                               (LPASS_CC_REG_BASE_OFFS + 0x0001607c)
#define HWIO_LPASS_RESAMPLER_PERF1_D_DFSR_RMSK                                                                     0xff
#define HWIO_LPASS_RESAMPLER_PERF1_D_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF1_D_DFSR_ADDR, HWIO_LPASS_RESAMPLER_PERF1_D_DFSR_RMSK)
#define HWIO_LPASS_RESAMPLER_PERF1_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF1_D_DFSR_ADDR, m)
#define HWIO_LPASS_RESAMPLER_PERF1_D_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_PERF1_D_DFSR_ADDR,v)
#define HWIO_LPASS_RESAMPLER_PERF1_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_PERF1_D_DFSR_ADDR,m,v,HWIO_LPASS_RESAMPLER_PERF1_D_DFSR_IN)
#define HWIO_LPASS_RESAMPLER_PERF1_D_DFSR_NOT_2D_BMSK                                                              0xff
#define HWIO_LPASS_RESAMPLER_PERF1_D_DFSR_NOT_2D_SHFT                                                               0x0

#define HWIO_LPASS_RESAMPLER_PERF2_D_DFSR_ADDR                                                               (LPASS_CC_REG_BASE      + 0x00016080)
#define HWIO_LPASS_RESAMPLER_PERF2_D_DFSR_OFFS                                                               (LPASS_CC_REG_BASE_OFFS + 0x00016080)
#define HWIO_LPASS_RESAMPLER_PERF2_D_DFSR_RMSK                                                                     0xff
#define HWIO_LPASS_RESAMPLER_PERF2_D_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF2_D_DFSR_ADDR, HWIO_LPASS_RESAMPLER_PERF2_D_DFSR_RMSK)
#define HWIO_LPASS_RESAMPLER_PERF2_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF2_D_DFSR_ADDR, m)
#define HWIO_LPASS_RESAMPLER_PERF2_D_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_PERF2_D_DFSR_ADDR,v)
#define HWIO_LPASS_RESAMPLER_PERF2_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_PERF2_D_DFSR_ADDR,m,v,HWIO_LPASS_RESAMPLER_PERF2_D_DFSR_IN)
#define HWIO_LPASS_RESAMPLER_PERF2_D_DFSR_NOT_2D_BMSK                                                              0xff
#define HWIO_LPASS_RESAMPLER_PERF2_D_DFSR_NOT_2D_SHFT                                                               0x0

#define HWIO_LPASS_RESAMPLER_PERF3_D_DFSR_ADDR                                                               (LPASS_CC_REG_BASE      + 0x00016084)
#define HWIO_LPASS_RESAMPLER_PERF3_D_DFSR_OFFS                                                               (LPASS_CC_REG_BASE_OFFS + 0x00016084)
#define HWIO_LPASS_RESAMPLER_PERF3_D_DFSR_RMSK                                                                     0xff
#define HWIO_LPASS_RESAMPLER_PERF3_D_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF3_D_DFSR_ADDR, HWIO_LPASS_RESAMPLER_PERF3_D_DFSR_RMSK)
#define HWIO_LPASS_RESAMPLER_PERF3_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF3_D_DFSR_ADDR, m)
#define HWIO_LPASS_RESAMPLER_PERF3_D_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_PERF3_D_DFSR_ADDR,v)
#define HWIO_LPASS_RESAMPLER_PERF3_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_PERF3_D_DFSR_ADDR,m,v,HWIO_LPASS_RESAMPLER_PERF3_D_DFSR_IN)
#define HWIO_LPASS_RESAMPLER_PERF3_D_DFSR_NOT_2D_BMSK                                                              0xff
#define HWIO_LPASS_RESAMPLER_PERF3_D_DFSR_NOT_2D_SHFT                                                               0x0

#define HWIO_LPASS_RESAMPLER_PERF4_D_DFSR_ADDR                                                               (LPASS_CC_REG_BASE      + 0x00016088)
#define HWIO_LPASS_RESAMPLER_PERF4_D_DFSR_OFFS                                                               (LPASS_CC_REG_BASE_OFFS + 0x00016088)
#define HWIO_LPASS_RESAMPLER_PERF4_D_DFSR_RMSK                                                                     0xff
#define HWIO_LPASS_RESAMPLER_PERF4_D_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF4_D_DFSR_ADDR, HWIO_LPASS_RESAMPLER_PERF4_D_DFSR_RMSK)
#define HWIO_LPASS_RESAMPLER_PERF4_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF4_D_DFSR_ADDR, m)
#define HWIO_LPASS_RESAMPLER_PERF4_D_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_PERF4_D_DFSR_ADDR,v)
#define HWIO_LPASS_RESAMPLER_PERF4_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_PERF4_D_DFSR_ADDR,m,v,HWIO_LPASS_RESAMPLER_PERF4_D_DFSR_IN)
#define HWIO_LPASS_RESAMPLER_PERF4_D_DFSR_NOT_2D_BMSK                                                              0xff
#define HWIO_LPASS_RESAMPLER_PERF4_D_DFSR_NOT_2D_SHFT                                                               0x0

#define HWIO_LPASS_RESAMPLER_PERF5_D_DFSR_ADDR                                                               (LPASS_CC_REG_BASE      + 0x0001608c)
#define HWIO_LPASS_RESAMPLER_PERF5_D_DFSR_OFFS                                                               (LPASS_CC_REG_BASE_OFFS + 0x0001608c)
#define HWIO_LPASS_RESAMPLER_PERF5_D_DFSR_RMSK                                                                     0xff
#define HWIO_LPASS_RESAMPLER_PERF5_D_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF5_D_DFSR_ADDR, HWIO_LPASS_RESAMPLER_PERF5_D_DFSR_RMSK)
#define HWIO_LPASS_RESAMPLER_PERF5_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF5_D_DFSR_ADDR, m)
#define HWIO_LPASS_RESAMPLER_PERF5_D_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_PERF5_D_DFSR_ADDR,v)
#define HWIO_LPASS_RESAMPLER_PERF5_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_PERF5_D_DFSR_ADDR,m,v,HWIO_LPASS_RESAMPLER_PERF5_D_DFSR_IN)
#define HWIO_LPASS_RESAMPLER_PERF5_D_DFSR_NOT_2D_BMSK                                                              0xff
#define HWIO_LPASS_RESAMPLER_PERF5_D_DFSR_NOT_2D_SHFT                                                               0x0

#define HWIO_LPASS_RESAMPLER_PERF6_D_DFSR_ADDR                                                               (LPASS_CC_REG_BASE      + 0x00016090)
#define HWIO_LPASS_RESAMPLER_PERF6_D_DFSR_OFFS                                                               (LPASS_CC_REG_BASE_OFFS + 0x00016090)
#define HWIO_LPASS_RESAMPLER_PERF6_D_DFSR_RMSK                                                                     0xff
#define HWIO_LPASS_RESAMPLER_PERF6_D_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF6_D_DFSR_ADDR, HWIO_LPASS_RESAMPLER_PERF6_D_DFSR_RMSK)
#define HWIO_LPASS_RESAMPLER_PERF6_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF6_D_DFSR_ADDR, m)
#define HWIO_LPASS_RESAMPLER_PERF6_D_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_PERF6_D_DFSR_ADDR,v)
#define HWIO_LPASS_RESAMPLER_PERF6_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_PERF6_D_DFSR_ADDR,m,v,HWIO_LPASS_RESAMPLER_PERF6_D_DFSR_IN)
#define HWIO_LPASS_RESAMPLER_PERF6_D_DFSR_NOT_2D_BMSK                                                              0xff
#define HWIO_LPASS_RESAMPLER_PERF6_D_DFSR_NOT_2D_SHFT                                                               0x0

#define HWIO_LPASS_RESAMPLER_PERF7_D_DFSR_ADDR                                                               (LPASS_CC_REG_BASE      + 0x00016094)
#define HWIO_LPASS_RESAMPLER_PERF7_D_DFSR_OFFS                                                               (LPASS_CC_REG_BASE_OFFS + 0x00016094)
#define HWIO_LPASS_RESAMPLER_PERF7_D_DFSR_RMSK                                                                     0xff
#define HWIO_LPASS_RESAMPLER_PERF7_D_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF7_D_DFSR_ADDR, HWIO_LPASS_RESAMPLER_PERF7_D_DFSR_RMSK)
#define HWIO_LPASS_RESAMPLER_PERF7_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_RESAMPLER_PERF7_D_DFSR_ADDR, m)
#define HWIO_LPASS_RESAMPLER_PERF7_D_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_RESAMPLER_PERF7_D_DFSR_ADDR,v)
#define HWIO_LPASS_RESAMPLER_PERF7_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_RESAMPLER_PERF7_D_DFSR_ADDR,m,v,HWIO_LPASS_RESAMPLER_PERF7_D_DFSR_IN)
#define HWIO_LPASS_RESAMPLER_PERF7_D_DFSR_NOT_2D_BMSK                                                              0xff
#define HWIO_LPASS_RESAMPLER_PERF7_D_DFSR_NOT_2D_SHFT                                                               0x0

#define HWIO_LPASS_AUD_SLIMBUS_CMD_RCGR_ADDR                                                                 (LPASS_CC_REG_BASE      + 0x00017000)
#define HWIO_LPASS_AUD_SLIMBUS_CMD_RCGR_OFFS                                                                 (LPASS_CC_REG_BASE_OFFS + 0x00017000)
#define HWIO_LPASS_AUD_SLIMBUS_CMD_RCGR_RMSK                                                                 0x800000f3
#define HWIO_LPASS_AUD_SLIMBUS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_AUD_SLIMBUS_CMD_RCGR_ADDR, HWIO_LPASS_AUD_SLIMBUS_CMD_RCGR_RMSK)
#define HWIO_LPASS_AUD_SLIMBUS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUD_SLIMBUS_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_AUD_SLIMBUS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_AUD_SLIMBUS_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_AUD_SLIMBUS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUD_SLIMBUS_CMD_RCGR_ADDR,m,v,HWIO_LPASS_AUD_SLIMBUS_CMD_RCGR_IN)
#define HWIO_LPASS_AUD_SLIMBUS_CMD_RCGR_ROOT_OFF_BMSK                                                        0x80000000
#define HWIO_LPASS_AUD_SLIMBUS_CMD_RCGR_ROOT_OFF_SHFT                                                              0x1f
#define HWIO_LPASS_AUD_SLIMBUS_CMD_RCGR_DIRTY_D_BMSK                                                               0x80
#define HWIO_LPASS_AUD_SLIMBUS_CMD_RCGR_DIRTY_D_SHFT                                                                0x7
#define HWIO_LPASS_AUD_SLIMBUS_CMD_RCGR_DIRTY_N_BMSK                                                               0x40
#define HWIO_LPASS_AUD_SLIMBUS_CMD_RCGR_DIRTY_N_SHFT                                                                0x6
#define HWIO_LPASS_AUD_SLIMBUS_CMD_RCGR_DIRTY_M_BMSK                                                               0x20
#define HWIO_LPASS_AUD_SLIMBUS_CMD_RCGR_DIRTY_M_SHFT                                                                0x5
#define HWIO_LPASS_AUD_SLIMBUS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                        0x10
#define HWIO_LPASS_AUD_SLIMBUS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                         0x4
#define HWIO_LPASS_AUD_SLIMBUS_CMD_RCGR_ROOT_EN_BMSK                                                                0x2
#define HWIO_LPASS_AUD_SLIMBUS_CMD_RCGR_ROOT_EN_SHFT                                                                0x1
#define HWIO_LPASS_AUD_SLIMBUS_CMD_RCGR_UPDATE_BMSK                                                                 0x1
#define HWIO_LPASS_AUD_SLIMBUS_CMD_RCGR_UPDATE_SHFT                                                                 0x0

#define HWIO_LPASS_AUD_SLIMBUS_CFG_RCGR_ADDR                                                                 (LPASS_CC_REG_BASE      + 0x00017004)
#define HWIO_LPASS_AUD_SLIMBUS_CFG_RCGR_OFFS                                                                 (LPASS_CC_REG_BASE_OFFS + 0x00017004)
#define HWIO_LPASS_AUD_SLIMBUS_CFG_RCGR_RMSK                                                                     0x771f
#define HWIO_LPASS_AUD_SLIMBUS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_AUD_SLIMBUS_CFG_RCGR_ADDR, HWIO_LPASS_AUD_SLIMBUS_CFG_RCGR_RMSK)
#define HWIO_LPASS_AUD_SLIMBUS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUD_SLIMBUS_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_AUD_SLIMBUS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_AUD_SLIMBUS_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_AUD_SLIMBUS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUD_SLIMBUS_CFG_RCGR_ADDR,m,v,HWIO_LPASS_AUD_SLIMBUS_CFG_RCGR_IN)
#define HWIO_LPASS_AUD_SLIMBUS_CFG_RCGR_ALT_SRC_SEL_BMSK                                                         0x4000
#define HWIO_LPASS_AUD_SLIMBUS_CFG_RCGR_ALT_SRC_SEL_SHFT                                                            0xe
#define HWIO_LPASS_AUD_SLIMBUS_CFG_RCGR_MODE_BMSK                                                                0x3000
#define HWIO_LPASS_AUD_SLIMBUS_CFG_RCGR_MODE_SHFT                                                                   0xc
#define HWIO_LPASS_AUD_SLIMBUS_CFG_RCGR_SRC_SEL_BMSK                                                              0x700
#define HWIO_LPASS_AUD_SLIMBUS_CFG_RCGR_SRC_SEL_SHFT                                                                0x8
#define HWIO_LPASS_AUD_SLIMBUS_CFG_RCGR_SRC_DIV_BMSK                                                               0x1f
#define HWIO_LPASS_AUD_SLIMBUS_CFG_RCGR_SRC_DIV_SHFT                                                                0x0

#define HWIO_LPASS_AUD_SLIMBUS_M_ADDR                                                                        (LPASS_CC_REG_BASE      + 0x00017008)
#define HWIO_LPASS_AUD_SLIMBUS_M_OFFS                                                                        (LPASS_CC_REG_BASE_OFFS + 0x00017008)
#define HWIO_LPASS_AUD_SLIMBUS_M_RMSK                                                                              0xff
#define HWIO_LPASS_AUD_SLIMBUS_M_IN          \
        in_dword_masked(HWIO_LPASS_AUD_SLIMBUS_M_ADDR, HWIO_LPASS_AUD_SLIMBUS_M_RMSK)
#define HWIO_LPASS_AUD_SLIMBUS_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUD_SLIMBUS_M_ADDR, m)
#define HWIO_LPASS_AUD_SLIMBUS_M_OUT(v)      \
        out_dword(HWIO_LPASS_AUD_SLIMBUS_M_ADDR,v)
#define HWIO_LPASS_AUD_SLIMBUS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUD_SLIMBUS_M_ADDR,m,v,HWIO_LPASS_AUD_SLIMBUS_M_IN)
#define HWIO_LPASS_AUD_SLIMBUS_M_M_BMSK                                                                            0xff
#define HWIO_LPASS_AUD_SLIMBUS_M_M_SHFT                                                                             0x0

#define HWIO_LPASS_AUD_SLIMBUS_N_ADDR                                                                        (LPASS_CC_REG_BASE      + 0x0001700c)
#define HWIO_LPASS_AUD_SLIMBUS_N_OFFS                                                                        (LPASS_CC_REG_BASE_OFFS + 0x0001700c)
#define HWIO_LPASS_AUD_SLIMBUS_N_RMSK                                                                              0xff
#define HWIO_LPASS_AUD_SLIMBUS_N_IN          \
        in_dword_masked(HWIO_LPASS_AUD_SLIMBUS_N_ADDR, HWIO_LPASS_AUD_SLIMBUS_N_RMSK)
#define HWIO_LPASS_AUD_SLIMBUS_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUD_SLIMBUS_N_ADDR, m)
#define HWIO_LPASS_AUD_SLIMBUS_N_OUT(v)      \
        out_dword(HWIO_LPASS_AUD_SLIMBUS_N_ADDR,v)
#define HWIO_LPASS_AUD_SLIMBUS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUD_SLIMBUS_N_ADDR,m,v,HWIO_LPASS_AUD_SLIMBUS_N_IN)
#define HWIO_LPASS_AUD_SLIMBUS_N_NOT_N_MINUS_M_BMSK                                                                0xff
#define HWIO_LPASS_AUD_SLIMBUS_N_NOT_N_MINUS_M_SHFT                                                                 0x0

#define HWIO_LPASS_AUD_SLIMBUS_D_ADDR                                                                        (LPASS_CC_REG_BASE      + 0x00017010)
#define HWIO_LPASS_AUD_SLIMBUS_D_OFFS                                                                        (LPASS_CC_REG_BASE_OFFS + 0x00017010)
#define HWIO_LPASS_AUD_SLIMBUS_D_RMSK                                                                              0xff
#define HWIO_LPASS_AUD_SLIMBUS_D_IN          \
        in_dword_masked(HWIO_LPASS_AUD_SLIMBUS_D_ADDR, HWIO_LPASS_AUD_SLIMBUS_D_RMSK)
#define HWIO_LPASS_AUD_SLIMBUS_D_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUD_SLIMBUS_D_ADDR, m)
#define HWIO_LPASS_AUD_SLIMBUS_D_OUT(v)      \
        out_dword(HWIO_LPASS_AUD_SLIMBUS_D_ADDR,v)
#define HWIO_LPASS_AUD_SLIMBUS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUD_SLIMBUS_D_ADDR,m,v,HWIO_LPASS_AUD_SLIMBUS_D_IN)
#define HWIO_LPASS_AUD_SLIMBUS_D_NOT_2D_BMSK                                                                       0xff
#define HWIO_LPASS_AUD_SLIMBUS_D_NOT_2D_SHFT                                                                        0x0

#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR_ADDR                                                          (LPASS_CC_REG_BASE      + 0x00017014)
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR_OFFS                                                          (LPASS_CC_REG_BASE_OFFS + 0x00017014)
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR_RMSK                                                          0x80000003
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR_HW_CTL_BMSK                                                          0x2
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR_HW_CTL_SHFT                                                          0x1
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR_ADDR                                                     (LPASS_CC_REG_BASE      + 0x00017018)
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR_OFFS                                                     (LPASS_CC_REG_BASE_OFFS + 0x00017018)
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR_RMSK                                                     0x80007ff3
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR_FORCE_MEM_CORE_ON_BMSK                                       0x4000
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR_FORCE_MEM_CORE_ON_SHFT                                          0xe
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                     0x2000
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                        0xd
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                    0x1000
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                       0xc
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR_WAKEUP_BMSK                                                   0xf00
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR_WAKEUP_SHFT                                                     0x8
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR_SLEEP_BMSK                                                     0xf0
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR_SLEEP_SHFT                                                      0x4
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR_HW_CTL_BMSK                                                     0x2
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR_HW_CTL_SHFT                                                     0x1
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_NPL_CBCR_ADDR                                                      (LPASS_CC_REG_BASE      + 0x0001701c)
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_NPL_CBCR_OFFS                                                      (LPASS_CC_REG_BASE_OFFS + 0x0001701c)
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_NPL_CBCR_RMSK                                                      0x80000003
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_NPL_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_NPL_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_NPL_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_NPL_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_NPL_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_NPL_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_NPL_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_NPL_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_NPL_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_NPL_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_NPL_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_NPL_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_NPL_CBCR_HW_CTL_BMSK                                                      0x2
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_NPL_CBCR_HW_CTL_SHFT                                                      0x1
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_NPL_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_LPASS_AUDIO_CORE_AUD_SLIMBUS_NPL_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_LPASS_QCA_SLIMBUS_CMD_RCGR_ADDR                                                                 (LPASS_CC_REG_BASE      + 0x00018000)
#define HWIO_LPASS_QCA_SLIMBUS_CMD_RCGR_OFFS                                                                 (LPASS_CC_REG_BASE_OFFS + 0x00018000)
#define HWIO_LPASS_QCA_SLIMBUS_CMD_RCGR_RMSK                                                                 0x800000f3
#define HWIO_LPASS_QCA_SLIMBUS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_QCA_SLIMBUS_CMD_RCGR_ADDR, HWIO_LPASS_QCA_SLIMBUS_CMD_RCGR_RMSK)
#define HWIO_LPASS_QCA_SLIMBUS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_QCA_SLIMBUS_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_QCA_SLIMBUS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_QCA_SLIMBUS_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_QCA_SLIMBUS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_QCA_SLIMBUS_CMD_RCGR_ADDR,m,v,HWIO_LPASS_QCA_SLIMBUS_CMD_RCGR_IN)
#define HWIO_LPASS_QCA_SLIMBUS_CMD_RCGR_ROOT_OFF_BMSK                                                        0x80000000
#define HWIO_LPASS_QCA_SLIMBUS_CMD_RCGR_ROOT_OFF_SHFT                                                              0x1f
#define HWIO_LPASS_QCA_SLIMBUS_CMD_RCGR_DIRTY_D_BMSK                                                               0x80
#define HWIO_LPASS_QCA_SLIMBUS_CMD_RCGR_DIRTY_D_SHFT                                                                0x7
#define HWIO_LPASS_QCA_SLIMBUS_CMD_RCGR_DIRTY_N_BMSK                                                               0x40
#define HWIO_LPASS_QCA_SLIMBUS_CMD_RCGR_DIRTY_N_SHFT                                                                0x6
#define HWIO_LPASS_QCA_SLIMBUS_CMD_RCGR_DIRTY_M_BMSK                                                               0x20
#define HWIO_LPASS_QCA_SLIMBUS_CMD_RCGR_DIRTY_M_SHFT                                                                0x5
#define HWIO_LPASS_QCA_SLIMBUS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                        0x10
#define HWIO_LPASS_QCA_SLIMBUS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                         0x4
#define HWIO_LPASS_QCA_SLIMBUS_CMD_RCGR_ROOT_EN_BMSK                                                                0x2
#define HWIO_LPASS_QCA_SLIMBUS_CMD_RCGR_ROOT_EN_SHFT                                                                0x1
#define HWIO_LPASS_QCA_SLIMBUS_CMD_RCGR_UPDATE_BMSK                                                                 0x1
#define HWIO_LPASS_QCA_SLIMBUS_CMD_RCGR_UPDATE_SHFT                                                                 0x0

#define HWIO_LPASS_QCA_SLIMBUS_CFG_RCGR_ADDR                                                                 (LPASS_CC_REG_BASE      + 0x00018004)
#define HWIO_LPASS_QCA_SLIMBUS_CFG_RCGR_OFFS                                                                 (LPASS_CC_REG_BASE_OFFS + 0x00018004)
#define HWIO_LPASS_QCA_SLIMBUS_CFG_RCGR_RMSK                                                                     0x771f
#define HWIO_LPASS_QCA_SLIMBUS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_QCA_SLIMBUS_CFG_RCGR_ADDR, HWIO_LPASS_QCA_SLIMBUS_CFG_RCGR_RMSK)
#define HWIO_LPASS_QCA_SLIMBUS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_QCA_SLIMBUS_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_QCA_SLIMBUS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_QCA_SLIMBUS_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_QCA_SLIMBUS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_QCA_SLIMBUS_CFG_RCGR_ADDR,m,v,HWIO_LPASS_QCA_SLIMBUS_CFG_RCGR_IN)
#define HWIO_LPASS_QCA_SLIMBUS_CFG_RCGR_ALT_SRC_SEL_BMSK                                                         0x4000
#define HWIO_LPASS_QCA_SLIMBUS_CFG_RCGR_ALT_SRC_SEL_SHFT                                                            0xe
#define HWIO_LPASS_QCA_SLIMBUS_CFG_RCGR_MODE_BMSK                                                                0x3000
#define HWIO_LPASS_QCA_SLIMBUS_CFG_RCGR_MODE_SHFT                                                                   0xc
#define HWIO_LPASS_QCA_SLIMBUS_CFG_RCGR_SRC_SEL_BMSK                                                              0x700
#define HWIO_LPASS_QCA_SLIMBUS_CFG_RCGR_SRC_SEL_SHFT                                                                0x8
#define HWIO_LPASS_QCA_SLIMBUS_CFG_RCGR_SRC_DIV_BMSK                                                               0x1f
#define HWIO_LPASS_QCA_SLIMBUS_CFG_RCGR_SRC_DIV_SHFT                                                                0x0

#define HWIO_LPASS_QCA_SLIMBUS_M_ADDR                                                                        (LPASS_CC_REG_BASE      + 0x00018008)
#define HWIO_LPASS_QCA_SLIMBUS_M_OFFS                                                                        (LPASS_CC_REG_BASE_OFFS + 0x00018008)
#define HWIO_LPASS_QCA_SLIMBUS_M_RMSK                                                                              0xff
#define HWIO_LPASS_QCA_SLIMBUS_M_IN          \
        in_dword_masked(HWIO_LPASS_QCA_SLIMBUS_M_ADDR, HWIO_LPASS_QCA_SLIMBUS_M_RMSK)
#define HWIO_LPASS_QCA_SLIMBUS_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_QCA_SLIMBUS_M_ADDR, m)
#define HWIO_LPASS_QCA_SLIMBUS_M_OUT(v)      \
        out_dword(HWIO_LPASS_QCA_SLIMBUS_M_ADDR,v)
#define HWIO_LPASS_QCA_SLIMBUS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_QCA_SLIMBUS_M_ADDR,m,v,HWIO_LPASS_QCA_SLIMBUS_M_IN)
#define HWIO_LPASS_QCA_SLIMBUS_M_M_BMSK                                                                            0xff
#define HWIO_LPASS_QCA_SLIMBUS_M_M_SHFT                                                                             0x0

#define HWIO_LPASS_QCA_SLIMBUS_N_ADDR                                                                        (LPASS_CC_REG_BASE      + 0x0001800c)
#define HWIO_LPASS_QCA_SLIMBUS_N_OFFS                                                                        (LPASS_CC_REG_BASE_OFFS + 0x0001800c)
#define HWIO_LPASS_QCA_SLIMBUS_N_RMSK                                                                              0xff
#define HWIO_LPASS_QCA_SLIMBUS_N_IN          \
        in_dword_masked(HWIO_LPASS_QCA_SLIMBUS_N_ADDR, HWIO_LPASS_QCA_SLIMBUS_N_RMSK)
#define HWIO_LPASS_QCA_SLIMBUS_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_QCA_SLIMBUS_N_ADDR, m)
#define HWIO_LPASS_QCA_SLIMBUS_N_OUT(v)      \
        out_dword(HWIO_LPASS_QCA_SLIMBUS_N_ADDR,v)
#define HWIO_LPASS_QCA_SLIMBUS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_QCA_SLIMBUS_N_ADDR,m,v,HWIO_LPASS_QCA_SLIMBUS_N_IN)
#define HWIO_LPASS_QCA_SLIMBUS_N_NOT_N_MINUS_M_BMSK                                                                0xff
#define HWIO_LPASS_QCA_SLIMBUS_N_NOT_N_MINUS_M_SHFT                                                                 0x0

#define HWIO_LPASS_QCA_SLIMBUS_D_ADDR                                                                        (LPASS_CC_REG_BASE      + 0x00018010)
#define HWIO_LPASS_QCA_SLIMBUS_D_OFFS                                                                        (LPASS_CC_REG_BASE_OFFS + 0x00018010)
#define HWIO_LPASS_QCA_SLIMBUS_D_RMSK                                                                              0xff
#define HWIO_LPASS_QCA_SLIMBUS_D_IN          \
        in_dword_masked(HWIO_LPASS_QCA_SLIMBUS_D_ADDR, HWIO_LPASS_QCA_SLIMBUS_D_RMSK)
#define HWIO_LPASS_QCA_SLIMBUS_D_INM(m)      \
        in_dword_masked(HWIO_LPASS_QCA_SLIMBUS_D_ADDR, m)
#define HWIO_LPASS_QCA_SLIMBUS_D_OUT(v)      \
        out_dword(HWIO_LPASS_QCA_SLIMBUS_D_ADDR,v)
#define HWIO_LPASS_QCA_SLIMBUS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_QCA_SLIMBUS_D_ADDR,m,v,HWIO_LPASS_QCA_SLIMBUS_D_IN)
#define HWIO_LPASS_QCA_SLIMBUS_D_NOT_2D_BMSK                                                                       0xff
#define HWIO_LPASS_QCA_SLIMBUS_D_NOT_2D_SHFT                                                                        0x0

#define HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR_ADDR                                                          (LPASS_CC_REG_BASE      + 0x00018014)
#define HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR_OFFS                                                          (LPASS_CC_REG_BASE_OFFS + 0x00018014)
#define HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR_RMSK                                                          0x80000003
#define HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR_HW_CTL_BMSK                                                          0x2
#define HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR_HW_CTL_SHFT                                                          0x1
#define HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR_ADDR                                                     (LPASS_CC_REG_BASE      + 0x00018018)
#define HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR_OFFS                                                     (LPASS_CC_REG_BASE_OFFS + 0x00018018)
#define HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR_RMSK                                                     0x80007ff3
#define HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR_FORCE_MEM_CORE_ON_BMSK                                       0x4000
#define HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR_FORCE_MEM_CORE_ON_SHFT                                          0xe
#define HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                     0x2000
#define HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                        0xd
#define HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                    0x1000
#define HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                       0xc
#define HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR_WAKEUP_BMSK                                                   0xf00
#define HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR_WAKEUP_SHFT                                                     0x8
#define HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR_SLEEP_BMSK                                                     0xf0
#define HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR_SLEEP_SHFT                                                      0x4
#define HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR_HW_CTL_BMSK                                                     0x2
#define HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR_HW_CTL_SHFT                                                     0x1
#define HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_ADDR                                                                 (LPASS_CC_REG_BASE      + 0x00019000)
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_OFFS                                                                 (LPASS_CC_REG_BASE_OFFS + 0x00019000)
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_RMSK                                                                 0x800000f3
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_ADDR, HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_RMSK)
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_ADDR,m,v,HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_IN)
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_ROOT_OFF_BMSK                                                        0x80000000
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_ROOT_OFF_SHFT                                                              0x1f
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_DIRTY_D_BMSK                                                               0x80
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_DIRTY_D_SHFT                                                                0x7
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_DIRTY_N_BMSK                                                               0x40
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_DIRTY_N_SHFT                                                                0x6
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_DIRTY_M_BMSK                                                               0x20
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_DIRTY_M_SHFT                                                                0x5
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                        0x10
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                         0x4
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_ROOT_EN_BMSK                                                                0x2
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_ROOT_EN_SHFT                                                                0x1
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_UPDATE_BMSK                                                                 0x1
#define HWIO_LPASS_LPAIF_PCMOE_CMD_RCGR_UPDATE_SHFT                                                                 0x0

#define HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_ADDR                                                                 (LPASS_CC_REG_BASE      + 0x00019004)
#define HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_OFFS                                                                 (LPASS_CC_REG_BASE_OFFS + 0x00019004)
#define HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_RMSK                                                                     0x771f
#define HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_ADDR, HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_RMSK)
#define HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_ADDR,m,v,HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_IN)
#define HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_ALT_SRC_SEL_BMSK                                                         0x4000
#define HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_ALT_SRC_SEL_SHFT                                                            0xe
#define HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_MODE_BMSK                                                                0x3000
#define HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_MODE_SHFT                                                                   0xc
#define HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_SRC_SEL_BMSK                                                              0x700
#define HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_SRC_SEL_SHFT                                                                0x8
#define HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_SRC_DIV_BMSK                                                               0x1f
#define HWIO_LPASS_LPAIF_PCMOE_CFG_RCGR_SRC_DIV_SHFT                                                                0x0

#define HWIO_LPASS_LPAIF_PCMOE_M_ADDR                                                                        (LPASS_CC_REG_BASE      + 0x00019008)
#define HWIO_LPASS_LPAIF_PCMOE_M_OFFS                                                                        (LPASS_CC_REG_BASE_OFFS + 0x00019008)
#define HWIO_LPASS_LPAIF_PCMOE_M_RMSK                                                                              0xff
#define HWIO_LPASS_LPAIF_PCMOE_M_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_PCMOE_M_ADDR, HWIO_LPASS_LPAIF_PCMOE_M_RMSK)
#define HWIO_LPASS_LPAIF_PCMOE_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_PCMOE_M_ADDR, m)
#define HWIO_LPASS_LPAIF_PCMOE_M_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_PCMOE_M_ADDR,v)
#define HWIO_LPASS_LPAIF_PCMOE_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_PCMOE_M_ADDR,m,v,HWIO_LPASS_LPAIF_PCMOE_M_IN)
#define HWIO_LPASS_LPAIF_PCMOE_M_M_BMSK                                                                            0xff
#define HWIO_LPASS_LPAIF_PCMOE_M_M_SHFT                                                                             0x0

#define HWIO_LPASS_LPAIF_PCMOE_N_ADDR                                                                        (LPASS_CC_REG_BASE      + 0x0001900c)
#define HWIO_LPASS_LPAIF_PCMOE_N_OFFS                                                                        (LPASS_CC_REG_BASE_OFFS + 0x0001900c)
#define HWIO_LPASS_LPAIF_PCMOE_N_RMSK                                                                              0xff
#define HWIO_LPASS_LPAIF_PCMOE_N_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_PCMOE_N_ADDR, HWIO_LPASS_LPAIF_PCMOE_N_RMSK)
#define HWIO_LPASS_LPAIF_PCMOE_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_PCMOE_N_ADDR, m)
#define HWIO_LPASS_LPAIF_PCMOE_N_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_PCMOE_N_ADDR,v)
#define HWIO_LPASS_LPAIF_PCMOE_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_PCMOE_N_ADDR,m,v,HWIO_LPASS_LPAIF_PCMOE_N_IN)
#define HWIO_LPASS_LPAIF_PCMOE_N_NOT_N_MINUS_M_BMSK                                                                0xff
#define HWIO_LPASS_LPAIF_PCMOE_N_NOT_N_MINUS_M_SHFT                                                                 0x0

#define HWIO_LPASS_LPAIF_PCMOE_D_ADDR                                                                        (LPASS_CC_REG_BASE      + 0x00019010)
#define HWIO_LPASS_LPAIF_PCMOE_D_OFFS                                                                        (LPASS_CC_REG_BASE_OFFS + 0x00019010)
#define HWIO_LPASS_LPAIF_PCMOE_D_RMSK                                                                              0xff
#define HWIO_LPASS_LPAIF_PCMOE_D_IN          \
        in_dword_masked(HWIO_LPASS_LPAIF_PCMOE_D_ADDR, HWIO_LPASS_LPAIF_PCMOE_D_RMSK)
#define HWIO_LPASS_LPAIF_PCMOE_D_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPAIF_PCMOE_D_ADDR, m)
#define HWIO_LPASS_LPAIF_PCMOE_D_OUT(v)      \
        out_dword(HWIO_LPASS_LPAIF_PCMOE_D_ADDR,v)
#define HWIO_LPASS_LPAIF_PCMOE_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPAIF_PCMOE_D_ADDR,m,v,HWIO_LPASS_LPAIF_PCMOE_D_IN)
#define HWIO_LPASS_LPAIF_PCMOE_D_NOT_2D_BMSK                                                                       0xff
#define HWIO_LPASS_LPAIF_PCMOE_D_NOT_2D_SHFT                                                                        0x0

#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_ADDR                                                    (LPASS_CC_REG_BASE      + 0x00019014)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_OFFS                                                    (LPASS_CC_REG_BASE_OFFS + 0x00019014)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_RMSK                                                    0x80000003
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_HW_CTL_BMSK                                                    0x2
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_HW_CTL_SHFT                                                    0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_LPASS_SLEEP_CMD_RCGR_ADDR                                                                       (LPASS_CC_REG_BASE      + 0x0001a000)
#define HWIO_LPASS_SLEEP_CMD_RCGR_OFFS                                                                       (LPASS_CC_REG_BASE_OFFS + 0x0001a000)
#define HWIO_LPASS_SLEEP_CMD_RCGR_RMSK                                                                       0x800000f3
#define HWIO_LPASS_SLEEP_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_SLEEP_CMD_RCGR_ADDR, HWIO_LPASS_SLEEP_CMD_RCGR_RMSK)
#define HWIO_LPASS_SLEEP_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_SLEEP_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_SLEEP_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_SLEEP_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_SLEEP_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_SLEEP_CMD_RCGR_ADDR,m,v,HWIO_LPASS_SLEEP_CMD_RCGR_IN)
#define HWIO_LPASS_SLEEP_CMD_RCGR_ROOT_OFF_BMSK                                                              0x80000000
#define HWIO_LPASS_SLEEP_CMD_RCGR_ROOT_OFF_SHFT                                                                    0x1f
#define HWIO_LPASS_SLEEP_CMD_RCGR_DIRTY_D_BMSK                                                                     0x80
#define HWIO_LPASS_SLEEP_CMD_RCGR_DIRTY_D_SHFT                                                                      0x7
#define HWIO_LPASS_SLEEP_CMD_RCGR_DIRTY_N_BMSK                                                                     0x40
#define HWIO_LPASS_SLEEP_CMD_RCGR_DIRTY_N_SHFT                                                                      0x6
#define HWIO_LPASS_SLEEP_CMD_RCGR_DIRTY_M_BMSK                                                                     0x20
#define HWIO_LPASS_SLEEP_CMD_RCGR_DIRTY_M_SHFT                                                                      0x5
#define HWIO_LPASS_SLEEP_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                              0x10
#define HWIO_LPASS_SLEEP_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                               0x4
#define HWIO_LPASS_SLEEP_CMD_RCGR_ROOT_EN_BMSK                                                                      0x2
#define HWIO_LPASS_SLEEP_CMD_RCGR_ROOT_EN_SHFT                                                                      0x1
#define HWIO_LPASS_SLEEP_CMD_RCGR_UPDATE_BMSK                                                                       0x1
#define HWIO_LPASS_SLEEP_CMD_RCGR_UPDATE_SHFT                                                                       0x0

#define HWIO_LPASS_SLEEP_CFG_RCGR_ADDR                                                                       (LPASS_CC_REG_BASE      + 0x0001a004)
#define HWIO_LPASS_SLEEP_CFG_RCGR_OFFS                                                                       (LPASS_CC_REG_BASE_OFFS + 0x0001a004)
#define HWIO_LPASS_SLEEP_CFG_RCGR_RMSK                                                                          0x1371f
#define HWIO_LPASS_SLEEP_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_SLEEP_CFG_RCGR_ADDR, HWIO_LPASS_SLEEP_CFG_RCGR_RMSK)
#define HWIO_LPASS_SLEEP_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_SLEEP_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_SLEEP_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_SLEEP_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_SLEEP_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_SLEEP_CFG_RCGR_ADDR,m,v,HWIO_LPASS_SLEEP_CFG_RCGR_IN)
#define HWIO_LPASS_SLEEP_CFG_RCGR_RCGLITE_DISABLE_BMSK                                                          0x10000
#define HWIO_LPASS_SLEEP_CFG_RCGR_RCGLITE_DISABLE_SHFT                                                             0x10
#define HWIO_LPASS_SLEEP_CFG_RCGR_MODE_BMSK                                                                      0x3000
#define HWIO_LPASS_SLEEP_CFG_RCGR_MODE_SHFT                                                                         0xc
#define HWIO_LPASS_SLEEP_CFG_RCGR_SRC_SEL_BMSK                                                                    0x700
#define HWIO_LPASS_SLEEP_CFG_RCGR_SRC_SEL_SHFT                                                                      0x8
#define HWIO_LPASS_SLEEP_CFG_RCGR_SRC_DIV_BMSK                                                                     0x1f
#define HWIO_LPASS_SLEEP_CFG_RCGR_SRC_DIV_SHFT                                                                      0x0

#define HWIO_LPASS_XO_CMD_RCGR_ADDR                                                                          (LPASS_CC_REG_BASE      + 0x0001b000)
#define HWIO_LPASS_XO_CMD_RCGR_OFFS                                                                          (LPASS_CC_REG_BASE_OFFS + 0x0001b000)
#define HWIO_LPASS_XO_CMD_RCGR_RMSK                                                                          0x800000f3
#define HWIO_LPASS_XO_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_XO_CMD_RCGR_ADDR, HWIO_LPASS_XO_CMD_RCGR_RMSK)
#define HWIO_LPASS_XO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_XO_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_XO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_XO_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_XO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_XO_CMD_RCGR_ADDR,m,v,HWIO_LPASS_XO_CMD_RCGR_IN)
#define HWIO_LPASS_XO_CMD_RCGR_ROOT_OFF_BMSK                                                                 0x80000000
#define HWIO_LPASS_XO_CMD_RCGR_ROOT_OFF_SHFT                                                                       0x1f
#define HWIO_LPASS_XO_CMD_RCGR_DIRTY_D_BMSK                                                                        0x80
#define HWIO_LPASS_XO_CMD_RCGR_DIRTY_D_SHFT                                                                         0x7
#define HWIO_LPASS_XO_CMD_RCGR_DIRTY_N_BMSK                                                                        0x40
#define HWIO_LPASS_XO_CMD_RCGR_DIRTY_N_SHFT                                                                         0x6
#define HWIO_LPASS_XO_CMD_RCGR_DIRTY_M_BMSK                                                                        0x20
#define HWIO_LPASS_XO_CMD_RCGR_DIRTY_M_SHFT                                                                         0x5
#define HWIO_LPASS_XO_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                                 0x10
#define HWIO_LPASS_XO_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                                  0x4
#define HWIO_LPASS_XO_CMD_RCGR_ROOT_EN_BMSK                                                                         0x2
#define HWIO_LPASS_XO_CMD_RCGR_ROOT_EN_SHFT                                                                         0x1
#define HWIO_LPASS_XO_CMD_RCGR_UPDATE_BMSK                                                                          0x1
#define HWIO_LPASS_XO_CMD_RCGR_UPDATE_SHFT                                                                          0x0

#define HWIO_LPASS_XO_CFG_RCGR_ADDR                                                                          (LPASS_CC_REG_BASE      + 0x0001b004)
#define HWIO_LPASS_XO_CFG_RCGR_OFFS                                                                          (LPASS_CC_REG_BASE_OFFS + 0x0001b004)
#define HWIO_LPASS_XO_CFG_RCGR_RMSK                                                                             0x1771f
#define HWIO_LPASS_XO_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_XO_CFG_RCGR_ADDR, HWIO_LPASS_XO_CFG_RCGR_RMSK)
#define HWIO_LPASS_XO_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_XO_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_XO_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_XO_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_XO_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_XO_CFG_RCGR_ADDR,m,v,HWIO_LPASS_XO_CFG_RCGR_IN)
#define HWIO_LPASS_XO_CFG_RCGR_RCGLITE_DISABLE_BMSK                                                             0x10000
#define HWIO_LPASS_XO_CFG_RCGR_RCGLITE_DISABLE_SHFT                                                                0x10
#define HWIO_LPASS_XO_CFG_RCGR_ALT_SRC_SEL_BMSK                                                                  0x4000
#define HWIO_LPASS_XO_CFG_RCGR_ALT_SRC_SEL_SHFT                                                                     0xe
#define HWIO_LPASS_XO_CFG_RCGR_MODE_BMSK                                                                         0x3000
#define HWIO_LPASS_XO_CFG_RCGR_MODE_SHFT                                                                            0xc
#define HWIO_LPASS_XO_CFG_RCGR_SRC_SEL_BMSK                                                                       0x700
#define HWIO_LPASS_XO_CFG_RCGR_SRC_SEL_SHFT                                                                         0x8
#define HWIO_LPASS_XO_CFG_RCGR_SRC_DIV_BMSK                                                                        0x1f
#define HWIO_LPASS_XO_CFG_RCGR_SRC_DIV_SHFT                                                                         0x0

#define HWIO_LPASS_AUDIO_CORE_AVSYNC_STC_CBCR_ADDR                                                           (LPASS_CC_REG_BASE      + 0x0001c000)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_STC_CBCR_OFFS                                                           (LPASS_CC_REG_BASE_OFFS + 0x0001c000)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_STC_CBCR_RMSK                                                           0x80000003
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_STC_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_AVSYNC_STC_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_AVSYNC_STC_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_STC_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_AVSYNC_STC_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_STC_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_AVSYNC_STC_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_STC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_AVSYNC_STC_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_AVSYNC_STC_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_STC_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_STC_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_STC_CBCR_HW_CTL_BMSK                                                           0x2
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_STC_CBCR_HW_CTL_SHFT                                                           0x1
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_STC_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_LPASS_AUDIO_CORE_AVSYNC_STC_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_LPASS_CORE_CMD_RCGR_ADDR                                                                        (LPASS_CC_REG_BASE      + 0x0001d000)
#define HWIO_LPASS_CORE_CMD_RCGR_OFFS                                                                        (LPASS_CC_REG_BASE_OFFS + 0x0001d000)
#define HWIO_LPASS_CORE_CMD_RCGR_RMSK                                                                        0x800000f3
#define HWIO_LPASS_CORE_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_CORE_CMD_RCGR_ADDR, HWIO_LPASS_CORE_CMD_RCGR_RMSK)
#define HWIO_LPASS_CORE_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_CORE_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_CORE_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_CMD_RCGR_ADDR,m,v,HWIO_LPASS_CORE_CMD_RCGR_IN)
#define HWIO_LPASS_CORE_CMD_RCGR_ROOT_OFF_BMSK                                                               0x80000000
#define HWIO_LPASS_CORE_CMD_RCGR_ROOT_OFF_SHFT                                                                     0x1f
#define HWIO_LPASS_CORE_CMD_RCGR_DIRTY_D_BMSK                                                                      0x80
#define HWIO_LPASS_CORE_CMD_RCGR_DIRTY_D_SHFT                                                                       0x7
#define HWIO_LPASS_CORE_CMD_RCGR_DIRTY_N_BMSK                                                                      0x40
#define HWIO_LPASS_CORE_CMD_RCGR_DIRTY_N_SHFT                                                                       0x6
#define HWIO_LPASS_CORE_CMD_RCGR_DIRTY_M_BMSK                                                                      0x20
#define HWIO_LPASS_CORE_CMD_RCGR_DIRTY_M_SHFT                                                                       0x5
#define HWIO_LPASS_CORE_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                               0x10
#define HWIO_LPASS_CORE_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                                0x4
#define HWIO_LPASS_CORE_CMD_RCGR_ROOT_EN_BMSK                                                                       0x2
#define HWIO_LPASS_CORE_CMD_RCGR_ROOT_EN_SHFT                                                                       0x1
#define HWIO_LPASS_CORE_CMD_RCGR_UPDATE_BMSK                                                                        0x1
#define HWIO_LPASS_CORE_CMD_RCGR_UPDATE_SHFT                                                                        0x0

#define HWIO_LPASS_CORE_CFG_RCGR_ADDR                                                                        (LPASS_CC_REG_BASE      + 0x0001d004)
#define HWIO_LPASS_CORE_CFG_RCGR_OFFS                                                                        (LPASS_CC_REG_BASE_OFFS + 0x0001d004)
#define HWIO_LPASS_CORE_CFG_RCGR_RMSK                                                                            0x771f
#define HWIO_LPASS_CORE_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_CORE_CFG_RCGR_ADDR, HWIO_LPASS_CORE_CFG_RCGR_RMSK)
#define HWIO_LPASS_CORE_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_CORE_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_CORE_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_CFG_RCGR_ADDR,m,v,HWIO_LPASS_CORE_CFG_RCGR_IN)
#define HWIO_LPASS_CORE_CFG_RCGR_ALT_SRC_SEL_BMSK                                                                0x4000
#define HWIO_LPASS_CORE_CFG_RCGR_ALT_SRC_SEL_SHFT                                                                   0xe
#define HWIO_LPASS_CORE_CFG_RCGR_MODE_BMSK                                                                       0x3000
#define HWIO_LPASS_CORE_CFG_RCGR_MODE_SHFT                                                                          0xc
#define HWIO_LPASS_CORE_CFG_RCGR_SRC_SEL_BMSK                                                                     0x700
#define HWIO_LPASS_CORE_CFG_RCGR_SRC_SEL_SHFT                                                                       0x8
#define HWIO_LPASS_CORE_CFG_RCGR_SRC_DIV_BMSK                                                                      0x1f
#define HWIO_LPASS_CORE_CFG_RCGR_SRC_DIV_SHFT                                                                       0x0

#define HWIO_LPASS_CORE_M_ADDR                                                                               (LPASS_CC_REG_BASE      + 0x0001d008)
#define HWIO_LPASS_CORE_M_OFFS                                                                               (LPASS_CC_REG_BASE_OFFS + 0x0001d008)
#define HWIO_LPASS_CORE_M_RMSK                                                                                     0xff
#define HWIO_LPASS_CORE_M_IN          \
        in_dword_masked(HWIO_LPASS_CORE_M_ADDR, HWIO_LPASS_CORE_M_RMSK)
#define HWIO_LPASS_CORE_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_M_ADDR, m)
#define HWIO_LPASS_CORE_M_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_M_ADDR,v)
#define HWIO_LPASS_CORE_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_M_ADDR,m,v,HWIO_LPASS_CORE_M_IN)
#define HWIO_LPASS_CORE_M_M_BMSK                                                                                   0xff
#define HWIO_LPASS_CORE_M_M_SHFT                                                                                    0x0

#define HWIO_LPASS_CORE_N_ADDR                                                                               (LPASS_CC_REG_BASE      + 0x0001d00c)
#define HWIO_LPASS_CORE_N_OFFS                                                                               (LPASS_CC_REG_BASE_OFFS + 0x0001d00c)
#define HWIO_LPASS_CORE_N_RMSK                                                                                     0xff
#define HWIO_LPASS_CORE_N_IN          \
        in_dword_masked(HWIO_LPASS_CORE_N_ADDR, HWIO_LPASS_CORE_N_RMSK)
#define HWIO_LPASS_CORE_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_N_ADDR, m)
#define HWIO_LPASS_CORE_N_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_N_ADDR,v)
#define HWIO_LPASS_CORE_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_N_ADDR,m,v,HWIO_LPASS_CORE_N_IN)
#define HWIO_LPASS_CORE_N_NOT_N_MINUS_M_BMSK                                                                       0xff
#define HWIO_LPASS_CORE_N_NOT_N_MINUS_M_SHFT                                                                        0x0

#define HWIO_LPASS_CORE_D_ADDR                                                                               (LPASS_CC_REG_BASE      + 0x0001d010)
#define HWIO_LPASS_CORE_D_OFFS                                                                               (LPASS_CC_REG_BASE_OFFS + 0x0001d010)
#define HWIO_LPASS_CORE_D_RMSK                                                                                     0xff
#define HWIO_LPASS_CORE_D_IN          \
        in_dword_masked(HWIO_LPASS_CORE_D_ADDR, HWIO_LPASS_CORE_D_RMSK)
#define HWIO_LPASS_CORE_D_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_D_ADDR, m)
#define HWIO_LPASS_CORE_D_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_D_ADDR,v)
#define HWIO_LPASS_CORE_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_D_ADDR,m,v,HWIO_LPASS_CORE_D_IN)
#define HWIO_LPASS_CORE_D_NOT_2D_BMSK                                                                              0xff
#define HWIO_LPASS_CORE_D_NOT_2D_SHFT                                                                               0x0

#define HWIO_LPASS_CORE_CMD_DFSR_ADDR                                                                        (LPASS_CC_REG_BASE      + 0x0001d014)
#define HWIO_LPASS_CORE_CMD_DFSR_OFFS                                                                        (LPASS_CC_REG_BASE_OFFS + 0x0001d014)
#define HWIO_LPASS_CORE_CMD_DFSR_RMSK                                                                            0xbfef
#define HWIO_LPASS_CORE_CMD_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_CORE_CMD_DFSR_ADDR, HWIO_LPASS_CORE_CMD_DFSR_RMSK)
#define HWIO_LPASS_CORE_CMD_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_CMD_DFSR_ADDR, m)
#define HWIO_LPASS_CORE_CMD_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_CMD_DFSR_ADDR,v)
#define HWIO_LPASS_CORE_CMD_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_CMD_DFSR_ADDR,m,v,HWIO_LPASS_CORE_CMD_DFSR_IN)
#define HWIO_LPASS_CORE_CMD_DFSR_RCG_SW_CTRL_BMSK                                                                0x8000
#define HWIO_LPASS_CORE_CMD_DFSR_RCG_SW_CTRL_SHFT                                                                   0xf
#define HWIO_LPASS_CORE_CMD_DFSR_SW_PERF_STATE_BMSK                                                              0x3800
#define HWIO_LPASS_CORE_CMD_DFSR_SW_PERF_STATE_SHFT                                                                 0xb
#define HWIO_LPASS_CORE_CMD_DFSR_SW_OVERRIDE_BMSK                                                                 0x400
#define HWIO_LPASS_CORE_CMD_DFSR_SW_OVERRIDE_SHFT                                                                   0xa
#define HWIO_LPASS_CORE_CMD_DFSR_PERF_STATE_UPDATE_STATUS_BMSK                                                    0x200
#define HWIO_LPASS_CORE_CMD_DFSR_PERF_STATE_UPDATE_STATUS_SHFT                                                      0x9
#define HWIO_LPASS_CORE_CMD_DFSR_DFS_FSM_STATE_BMSK                                                               0x1c0
#define HWIO_LPASS_CORE_CMD_DFSR_DFS_FSM_STATE_SHFT                                                                 0x6
#define HWIO_LPASS_CORE_CMD_DFSR_HW_CLK_CONTROL_BMSK                                                               0x20
#define HWIO_LPASS_CORE_CMD_DFSR_HW_CLK_CONTROL_SHFT                                                                0x5
#define HWIO_LPASS_CORE_CMD_DFSR_CURR_PERF_STATE_BMSK                                                               0xe
#define HWIO_LPASS_CORE_CMD_DFSR_CURR_PERF_STATE_SHFT                                                               0x1
#define HWIO_LPASS_CORE_CMD_DFSR_DFS_EN_BMSK                                                                        0x1
#define HWIO_LPASS_CORE_CMD_DFSR_DFS_EN_SHFT                                                                        0x0
#define HWIO_LPASS_CORE_CMD_DFSR_DFS_EN_DISABLE_FVAL                                                                0x0
#define HWIO_LPASS_CORE_CMD_DFSR_DFS_EN_ENABLE_FVAL                                                                 0x1

#define HWIO_LPASS_CORE_PERF0_DFSR_ADDR                                                                      (LPASS_CC_REG_BASE      + 0x0001d018)
#define HWIO_LPASS_CORE_PERF0_DFSR_OFFS                                                                      (LPASS_CC_REG_BASE_OFFS + 0x0001d018)
#define HWIO_LPASS_CORE_PERF0_DFSR_RMSK                                                                          0x371f
#define HWIO_LPASS_CORE_PERF0_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_CORE_PERF0_DFSR_ADDR, HWIO_LPASS_CORE_PERF0_DFSR_RMSK)
#define HWIO_LPASS_CORE_PERF0_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_PERF0_DFSR_ADDR, m)
#define HWIO_LPASS_CORE_PERF0_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_PERF0_DFSR_ADDR,v)
#define HWIO_LPASS_CORE_PERF0_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_PERF0_DFSR_ADDR,m,v,HWIO_LPASS_CORE_PERF0_DFSR_IN)
#define HWIO_LPASS_CORE_PERF0_DFSR_MODE_BMSK                                                                     0x3000
#define HWIO_LPASS_CORE_PERF0_DFSR_MODE_SHFT                                                                        0xc
#define HWIO_LPASS_CORE_PERF0_DFSR_MODE_BYPASS_FVAL                                                                 0x0
#define HWIO_LPASS_CORE_PERF0_DFSR_MODE_SWALLOW_FVAL                                                                0x1
#define HWIO_LPASS_CORE_PERF0_DFSR_MODE_DUAL_EDGE_FVAL                                                              0x2
#define HWIO_LPASS_CORE_PERF0_DFSR_MODE_SINGLE_EDGE_FVAL                                                            0x3
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_SEL_BMSK                                                                   0x700
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_SEL_SHFT                                                                     0x8
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_SEL_SRC0_FVAL                                                                0x0
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_SEL_SRC1_FVAL                                                                0x1
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_SEL_SRC2_FVAL                                                                0x2
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_SEL_SRC3_FVAL                                                                0x3
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_SEL_SRC4_FVAL                                                                0x4
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_SEL_SRC5_FVAL                                                                0x5
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_SEL_SRC6_FVAL                                                                0x6
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_SEL_SRC7_FVAL                                                                0x7
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_DIV_BMSK                                                                    0x1f
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_DIV_SHFT                                                                     0x0
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_DIV_BYPASS_FVAL                                                              0x0
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_DIV_DIV1_FVAL                                                                0x1
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_DIV_DIV1_5_FVAL                                                              0x2
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_DIV_DIV2_FVAL                                                                0x3
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_DIV_DIV2_5_FVAL                                                              0x4
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_DIV_DIV3_FVAL                                                                0x5
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_DIV_DIV3_5_FVAL                                                              0x6
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_DIV_DIV4_FVAL                                                                0x7
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_DIV_DIV4_5_FVAL                                                              0x8
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_DIV_DIV5_FVAL                                                                0x9
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_DIV_DIV5_5_FVAL                                                              0xa
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_DIV_DIV6_FVAL                                                                0xb
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_DIV_DIV6_5_FVAL                                                              0xc
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_DIV_DIV7_FVAL                                                                0xd
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_DIV_DIV7_5_FVAL                                                              0xe
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_DIV_DIV8_FVAL                                                                0xf
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_DIV_DIV8_5_FVAL                                                             0x10
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_DIV_DIV9_FVAL                                                               0x11
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_DIV_DIV9_5_FVAL                                                             0x12
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_DIV_DIV10_FVAL                                                              0x13
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_DIV_DIV10_5_FVAL                                                            0x14
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_DIV_DIV11_FVAL                                                              0x15
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_DIV_DIV11_5_FVAL                                                            0x16
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_DIV_DIV12_FVAL                                                              0x17
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_DIV_DIV12_5_FVAL                                                            0x18
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_DIV_DIV13_FVAL                                                              0x19
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_DIV_DIV13_5_FVAL                                                            0x1a
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_DIV_DIV14_FVAL                                                              0x1b
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_DIV_DIV14_5_FVAL                                                            0x1c
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_DIV_DIV15_FVAL                                                              0x1d
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_DIV_DIV15_5_FVAL                                                            0x1e
#define HWIO_LPASS_CORE_PERF0_DFSR_SRC_DIV_DIV16_FVAL                                                              0x1f

#define HWIO_LPASS_CORE_PERF1_DFSR_ADDR                                                                      (LPASS_CC_REG_BASE      + 0x0001d01c)
#define HWIO_LPASS_CORE_PERF1_DFSR_OFFS                                                                      (LPASS_CC_REG_BASE_OFFS + 0x0001d01c)
#define HWIO_LPASS_CORE_PERF1_DFSR_RMSK                                                                          0x371f
#define HWIO_LPASS_CORE_PERF1_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_CORE_PERF1_DFSR_ADDR, HWIO_LPASS_CORE_PERF1_DFSR_RMSK)
#define HWIO_LPASS_CORE_PERF1_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_PERF1_DFSR_ADDR, m)
#define HWIO_LPASS_CORE_PERF1_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_PERF1_DFSR_ADDR,v)
#define HWIO_LPASS_CORE_PERF1_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_PERF1_DFSR_ADDR,m,v,HWIO_LPASS_CORE_PERF1_DFSR_IN)
#define HWIO_LPASS_CORE_PERF1_DFSR_MODE_BMSK                                                                     0x3000
#define HWIO_LPASS_CORE_PERF1_DFSR_MODE_SHFT                                                                        0xc
#define HWIO_LPASS_CORE_PERF1_DFSR_MODE_BYPASS_FVAL                                                                 0x0
#define HWIO_LPASS_CORE_PERF1_DFSR_MODE_SWALLOW_FVAL                                                                0x1
#define HWIO_LPASS_CORE_PERF1_DFSR_MODE_DUAL_EDGE_FVAL                                                              0x2
#define HWIO_LPASS_CORE_PERF1_DFSR_MODE_SINGLE_EDGE_FVAL                                                            0x3
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_SEL_BMSK                                                                   0x700
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_SEL_SHFT                                                                     0x8
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_SEL_SRC0_FVAL                                                                0x0
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_SEL_SRC1_FVAL                                                                0x1
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_SEL_SRC2_FVAL                                                                0x2
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_SEL_SRC3_FVAL                                                                0x3
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_SEL_SRC4_FVAL                                                                0x4
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_SEL_SRC5_FVAL                                                                0x5
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_SEL_SRC6_FVAL                                                                0x6
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_SEL_SRC7_FVAL                                                                0x7
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_DIV_BMSK                                                                    0x1f
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_DIV_SHFT                                                                     0x0
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_DIV_BYPASS_FVAL                                                              0x0
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_DIV_DIV1_FVAL                                                                0x1
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_DIV_DIV1_5_FVAL                                                              0x2
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_DIV_DIV2_FVAL                                                                0x3
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_DIV_DIV2_5_FVAL                                                              0x4
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_DIV_DIV3_FVAL                                                                0x5
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_DIV_DIV3_5_FVAL                                                              0x6
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_DIV_DIV4_FVAL                                                                0x7
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_DIV_DIV4_5_FVAL                                                              0x8
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_DIV_DIV5_FVAL                                                                0x9
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_DIV_DIV5_5_FVAL                                                              0xa
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_DIV_DIV6_FVAL                                                                0xb
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_DIV_DIV6_5_FVAL                                                              0xc
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_DIV_DIV7_FVAL                                                                0xd
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_DIV_DIV7_5_FVAL                                                              0xe
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_DIV_DIV8_FVAL                                                                0xf
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_DIV_DIV8_5_FVAL                                                             0x10
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_DIV_DIV9_FVAL                                                               0x11
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_DIV_DIV9_5_FVAL                                                             0x12
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_DIV_DIV10_FVAL                                                              0x13
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_DIV_DIV10_5_FVAL                                                            0x14
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_DIV_DIV11_FVAL                                                              0x15
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_DIV_DIV11_5_FVAL                                                            0x16
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_DIV_DIV12_FVAL                                                              0x17
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_DIV_DIV12_5_FVAL                                                            0x18
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_DIV_DIV13_FVAL                                                              0x19
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_DIV_DIV13_5_FVAL                                                            0x1a
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_DIV_DIV14_FVAL                                                              0x1b
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_DIV_DIV14_5_FVAL                                                            0x1c
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_DIV_DIV15_FVAL                                                              0x1d
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_DIV_DIV15_5_FVAL                                                            0x1e
#define HWIO_LPASS_CORE_PERF1_DFSR_SRC_DIV_DIV16_FVAL                                                              0x1f

#define HWIO_LPASS_CORE_PERF2_DFSR_ADDR                                                                      (LPASS_CC_REG_BASE      + 0x0001d020)
#define HWIO_LPASS_CORE_PERF2_DFSR_OFFS                                                                      (LPASS_CC_REG_BASE_OFFS + 0x0001d020)
#define HWIO_LPASS_CORE_PERF2_DFSR_RMSK                                                                          0x371f
#define HWIO_LPASS_CORE_PERF2_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_CORE_PERF2_DFSR_ADDR, HWIO_LPASS_CORE_PERF2_DFSR_RMSK)
#define HWIO_LPASS_CORE_PERF2_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_PERF2_DFSR_ADDR, m)
#define HWIO_LPASS_CORE_PERF2_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_PERF2_DFSR_ADDR,v)
#define HWIO_LPASS_CORE_PERF2_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_PERF2_DFSR_ADDR,m,v,HWIO_LPASS_CORE_PERF2_DFSR_IN)
#define HWIO_LPASS_CORE_PERF2_DFSR_MODE_BMSK                                                                     0x3000
#define HWIO_LPASS_CORE_PERF2_DFSR_MODE_SHFT                                                                        0xc
#define HWIO_LPASS_CORE_PERF2_DFSR_MODE_BYPASS_FVAL                                                                 0x0
#define HWIO_LPASS_CORE_PERF2_DFSR_MODE_SWALLOW_FVAL                                                                0x1
#define HWIO_LPASS_CORE_PERF2_DFSR_MODE_DUAL_EDGE_FVAL                                                              0x2
#define HWIO_LPASS_CORE_PERF2_DFSR_MODE_SINGLE_EDGE_FVAL                                                            0x3
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_SEL_BMSK                                                                   0x700
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_SEL_SHFT                                                                     0x8
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_SEL_SRC0_FVAL                                                                0x0
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_SEL_SRC1_FVAL                                                                0x1
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_SEL_SRC2_FVAL                                                                0x2
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_SEL_SRC3_FVAL                                                                0x3
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_SEL_SRC4_FVAL                                                                0x4
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_SEL_SRC5_FVAL                                                                0x5
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_SEL_SRC6_FVAL                                                                0x6
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_SEL_SRC7_FVAL                                                                0x7
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_DIV_BMSK                                                                    0x1f
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_DIV_SHFT                                                                     0x0
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_DIV_BYPASS_FVAL                                                              0x0
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_DIV_DIV1_FVAL                                                                0x1
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_DIV_DIV1_5_FVAL                                                              0x2
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_DIV_DIV2_FVAL                                                                0x3
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_DIV_DIV2_5_FVAL                                                              0x4
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_DIV_DIV3_FVAL                                                                0x5
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_DIV_DIV3_5_FVAL                                                              0x6
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_DIV_DIV4_FVAL                                                                0x7
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_DIV_DIV4_5_FVAL                                                              0x8
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_DIV_DIV5_FVAL                                                                0x9
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_DIV_DIV5_5_FVAL                                                              0xa
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_DIV_DIV6_FVAL                                                                0xb
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_DIV_DIV6_5_FVAL                                                              0xc
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_DIV_DIV7_FVAL                                                                0xd
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_DIV_DIV7_5_FVAL                                                              0xe
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_DIV_DIV8_FVAL                                                                0xf
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_DIV_DIV8_5_FVAL                                                             0x10
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_DIV_DIV9_FVAL                                                               0x11
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_DIV_DIV9_5_FVAL                                                             0x12
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_DIV_DIV10_FVAL                                                              0x13
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_DIV_DIV10_5_FVAL                                                            0x14
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_DIV_DIV11_FVAL                                                              0x15
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_DIV_DIV11_5_FVAL                                                            0x16
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_DIV_DIV12_FVAL                                                              0x17
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_DIV_DIV12_5_FVAL                                                            0x18
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_DIV_DIV13_FVAL                                                              0x19
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_DIV_DIV13_5_FVAL                                                            0x1a
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_DIV_DIV14_FVAL                                                              0x1b
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_DIV_DIV14_5_FVAL                                                            0x1c
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_DIV_DIV15_FVAL                                                              0x1d
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_DIV_DIV15_5_FVAL                                                            0x1e
#define HWIO_LPASS_CORE_PERF2_DFSR_SRC_DIV_DIV16_FVAL                                                              0x1f

#define HWIO_LPASS_CORE_PERF3_DFSR_ADDR                                                                      (LPASS_CC_REG_BASE      + 0x0001d024)
#define HWIO_LPASS_CORE_PERF3_DFSR_OFFS                                                                      (LPASS_CC_REG_BASE_OFFS + 0x0001d024)
#define HWIO_LPASS_CORE_PERF3_DFSR_RMSK                                                                          0x371f
#define HWIO_LPASS_CORE_PERF3_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_CORE_PERF3_DFSR_ADDR, HWIO_LPASS_CORE_PERF3_DFSR_RMSK)
#define HWIO_LPASS_CORE_PERF3_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_PERF3_DFSR_ADDR, m)
#define HWIO_LPASS_CORE_PERF3_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_PERF3_DFSR_ADDR,v)
#define HWIO_LPASS_CORE_PERF3_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_PERF3_DFSR_ADDR,m,v,HWIO_LPASS_CORE_PERF3_DFSR_IN)
#define HWIO_LPASS_CORE_PERF3_DFSR_MODE_BMSK                                                                     0x3000
#define HWIO_LPASS_CORE_PERF3_DFSR_MODE_SHFT                                                                        0xc
#define HWIO_LPASS_CORE_PERF3_DFSR_MODE_BYPASS_FVAL                                                                 0x0
#define HWIO_LPASS_CORE_PERF3_DFSR_MODE_SWALLOW_FVAL                                                                0x1
#define HWIO_LPASS_CORE_PERF3_DFSR_MODE_DUAL_EDGE_FVAL                                                              0x2
#define HWIO_LPASS_CORE_PERF3_DFSR_MODE_SINGLE_EDGE_FVAL                                                            0x3
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_SEL_BMSK                                                                   0x700
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_SEL_SHFT                                                                     0x8
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_SEL_SRC0_FVAL                                                                0x0
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_SEL_SRC1_FVAL                                                                0x1
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_SEL_SRC2_FVAL                                                                0x2
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_SEL_SRC3_FVAL                                                                0x3
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_SEL_SRC4_FVAL                                                                0x4
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_SEL_SRC5_FVAL                                                                0x5
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_SEL_SRC6_FVAL                                                                0x6
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_SEL_SRC7_FVAL                                                                0x7
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_DIV_BMSK                                                                    0x1f
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_DIV_SHFT                                                                     0x0
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_DIV_BYPASS_FVAL                                                              0x0
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_DIV_DIV1_FVAL                                                                0x1
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_DIV_DIV1_5_FVAL                                                              0x2
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_DIV_DIV2_FVAL                                                                0x3
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_DIV_DIV2_5_FVAL                                                              0x4
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_DIV_DIV3_FVAL                                                                0x5
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_DIV_DIV3_5_FVAL                                                              0x6
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_DIV_DIV4_FVAL                                                                0x7
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_DIV_DIV4_5_FVAL                                                              0x8
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_DIV_DIV5_FVAL                                                                0x9
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_DIV_DIV5_5_FVAL                                                              0xa
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_DIV_DIV6_FVAL                                                                0xb
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_DIV_DIV6_5_FVAL                                                              0xc
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_DIV_DIV7_FVAL                                                                0xd
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_DIV_DIV7_5_FVAL                                                              0xe
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_DIV_DIV8_FVAL                                                                0xf
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_DIV_DIV8_5_FVAL                                                             0x10
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_DIV_DIV9_FVAL                                                               0x11
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_DIV_DIV9_5_FVAL                                                             0x12
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_DIV_DIV10_FVAL                                                              0x13
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_DIV_DIV10_5_FVAL                                                            0x14
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_DIV_DIV11_FVAL                                                              0x15
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_DIV_DIV11_5_FVAL                                                            0x16
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_DIV_DIV12_FVAL                                                              0x17
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_DIV_DIV12_5_FVAL                                                            0x18
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_DIV_DIV13_FVAL                                                              0x19
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_DIV_DIV13_5_FVAL                                                            0x1a
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_DIV_DIV14_FVAL                                                              0x1b
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_DIV_DIV14_5_FVAL                                                            0x1c
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_DIV_DIV15_FVAL                                                              0x1d
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_DIV_DIV15_5_FVAL                                                            0x1e
#define HWIO_LPASS_CORE_PERF3_DFSR_SRC_DIV_DIV16_FVAL                                                              0x1f

#define HWIO_LPASS_CORE_PERF4_DFSR_ADDR                                                                      (LPASS_CC_REG_BASE      + 0x0001d028)
#define HWIO_LPASS_CORE_PERF4_DFSR_OFFS                                                                      (LPASS_CC_REG_BASE_OFFS + 0x0001d028)
#define HWIO_LPASS_CORE_PERF4_DFSR_RMSK                                                                          0x371f
#define HWIO_LPASS_CORE_PERF4_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_CORE_PERF4_DFSR_ADDR, HWIO_LPASS_CORE_PERF4_DFSR_RMSK)
#define HWIO_LPASS_CORE_PERF4_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_PERF4_DFSR_ADDR, m)
#define HWIO_LPASS_CORE_PERF4_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_PERF4_DFSR_ADDR,v)
#define HWIO_LPASS_CORE_PERF4_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_PERF4_DFSR_ADDR,m,v,HWIO_LPASS_CORE_PERF4_DFSR_IN)
#define HWIO_LPASS_CORE_PERF4_DFSR_MODE_BMSK                                                                     0x3000
#define HWIO_LPASS_CORE_PERF4_DFSR_MODE_SHFT                                                                        0xc
#define HWIO_LPASS_CORE_PERF4_DFSR_MODE_BYPASS_FVAL                                                                 0x0
#define HWIO_LPASS_CORE_PERF4_DFSR_MODE_SWALLOW_FVAL                                                                0x1
#define HWIO_LPASS_CORE_PERF4_DFSR_MODE_DUAL_EDGE_FVAL                                                              0x2
#define HWIO_LPASS_CORE_PERF4_DFSR_MODE_SINGLE_EDGE_FVAL                                                            0x3
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_SEL_BMSK                                                                   0x700
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_SEL_SHFT                                                                     0x8
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_SEL_SRC0_FVAL                                                                0x0
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_SEL_SRC1_FVAL                                                                0x1
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_SEL_SRC2_FVAL                                                                0x2
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_SEL_SRC3_FVAL                                                                0x3
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_SEL_SRC4_FVAL                                                                0x4
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_SEL_SRC5_FVAL                                                                0x5
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_SEL_SRC6_FVAL                                                                0x6
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_SEL_SRC7_FVAL                                                                0x7
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_DIV_BMSK                                                                    0x1f
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_DIV_SHFT                                                                     0x0
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_DIV_BYPASS_FVAL                                                              0x0
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_DIV_DIV1_FVAL                                                                0x1
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_DIV_DIV1_5_FVAL                                                              0x2
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_DIV_DIV2_FVAL                                                                0x3
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_DIV_DIV2_5_FVAL                                                              0x4
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_DIV_DIV3_FVAL                                                                0x5
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_DIV_DIV3_5_FVAL                                                              0x6
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_DIV_DIV4_FVAL                                                                0x7
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_DIV_DIV4_5_FVAL                                                              0x8
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_DIV_DIV5_FVAL                                                                0x9
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_DIV_DIV5_5_FVAL                                                              0xa
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_DIV_DIV6_FVAL                                                                0xb
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_DIV_DIV6_5_FVAL                                                              0xc
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_DIV_DIV7_FVAL                                                                0xd
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_DIV_DIV7_5_FVAL                                                              0xe
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_DIV_DIV8_FVAL                                                                0xf
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_DIV_DIV8_5_FVAL                                                             0x10
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_DIV_DIV9_FVAL                                                               0x11
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_DIV_DIV9_5_FVAL                                                             0x12
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_DIV_DIV10_FVAL                                                              0x13
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_DIV_DIV10_5_FVAL                                                            0x14
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_DIV_DIV11_FVAL                                                              0x15
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_DIV_DIV11_5_FVAL                                                            0x16
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_DIV_DIV12_FVAL                                                              0x17
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_DIV_DIV12_5_FVAL                                                            0x18
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_DIV_DIV13_FVAL                                                              0x19
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_DIV_DIV13_5_FVAL                                                            0x1a
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_DIV_DIV14_FVAL                                                              0x1b
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_DIV_DIV14_5_FVAL                                                            0x1c
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_DIV_DIV15_FVAL                                                              0x1d
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_DIV_DIV15_5_FVAL                                                            0x1e
#define HWIO_LPASS_CORE_PERF4_DFSR_SRC_DIV_DIV16_FVAL                                                              0x1f

#define HWIO_LPASS_CORE_PERF5_DFSR_ADDR                                                                      (LPASS_CC_REG_BASE      + 0x0001d02c)
#define HWIO_LPASS_CORE_PERF5_DFSR_OFFS                                                                      (LPASS_CC_REG_BASE_OFFS + 0x0001d02c)
#define HWIO_LPASS_CORE_PERF5_DFSR_RMSK                                                                          0x371f
#define HWIO_LPASS_CORE_PERF5_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_CORE_PERF5_DFSR_ADDR, HWIO_LPASS_CORE_PERF5_DFSR_RMSK)
#define HWIO_LPASS_CORE_PERF5_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_PERF5_DFSR_ADDR, m)
#define HWIO_LPASS_CORE_PERF5_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_PERF5_DFSR_ADDR,v)
#define HWIO_LPASS_CORE_PERF5_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_PERF5_DFSR_ADDR,m,v,HWIO_LPASS_CORE_PERF5_DFSR_IN)
#define HWIO_LPASS_CORE_PERF5_DFSR_MODE_BMSK                                                                     0x3000
#define HWIO_LPASS_CORE_PERF5_DFSR_MODE_SHFT                                                                        0xc
#define HWIO_LPASS_CORE_PERF5_DFSR_MODE_BYPASS_FVAL                                                                 0x0
#define HWIO_LPASS_CORE_PERF5_DFSR_MODE_SWALLOW_FVAL                                                                0x1
#define HWIO_LPASS_CORE_PERF5_DFSR_MODE_DUAL_EDGE_FVAL                                                              0x2
#define HWIO_LPASS_CORE_PERF5_DFSR_MODE_SINGLE_EDGE_FVAL                                                            0x3
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_SEL_BMSK                                                                   0x700
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_SEL_SHFT                                                                     0x8
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_SEL_SRC0_FVAL                                                                0x0
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_SEL_SRC1_FVAL                                                                0x1
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_SEL_SRC2_FVAL                                                                0x2
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_SEL_SRC3_FVAL                                                                0x3
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_SEL_SRC4_FVAL                                                                0x4
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_SEL_SRC5_FVAL                                                                0x5
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_SEL_SRC6_FVAL                                                                0x6
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_SEL_SRC7_FVAL                                                                0x7
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_DIV_BMSK                                                                    0x1f
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_DIV_SHFT                                                                     0x0
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_DIV_BYPASS_FVAL                                                              0x0
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_DIV_DIV1_FVAL                                                                0x1
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_DIV_DIV1_5_FVAL                                                              0x2
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_DIV_DIV2_FVAL                                                                0x3
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_DIV_DIV2_5_FVAL                                                              0x4
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_DIV_DIV3_FVAL                                                                0x5
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_DIV_DIV3_5_FVAL                                                              0x6
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_DIV_DIV4_FVAL                                                                0x7
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_DIV_DIV4_5_FVAL                                                              0x8
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_DIV_DIV5_FVAL                                                                0x9
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_DIV_DIV5_5_FVAL                                                              0xa
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_DIV_DIV6_FVAL                                                                0xb
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_DIV_DIV6_5_FVAL                                                              0xc
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_DIV_DIV7_FVAL                                                                0xd
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_DIV_DIV7_5_FVAL                                                              0xe
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_DIV_DIV8_FVAL                                                                0xf
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_DIV_DIV8_5_FVAL                                                             0x10
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_DIV_DIV9_FVAL                                                               0x11
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_DIV_DIV9_5_FVAL                                                             0x12
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_DIV_DIV10_FVAL                                                              0x13
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_DIV_DIV10_5_FVAL                                                            0x14
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_DIV_DIV11_FVAL                                                              0x15
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_DIV_DIV11_5_FVAL                                                            0x16
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_DIV_DIV12_FVAL                                                              0x17
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_DIV_DIV12_5_FVAL                                                            0x18
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_DIV_DIV13_FVAL                                                              0x19
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_DIV_DIV13_5_FVAL                                                            0x1a
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_DIV_DIV14_FVAL                                                              0x1b
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_DIV_DIV14_5_FVAL                                                            0x1c
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_DIV_DIV15_FVAL                                                              0x1d
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_DIV_DIV15_5_FVAL                                                            0x1e
#define HWIO_LPASS_CORE_PERF5_DFSR_SRC_DIV_DIV16_FVAL                                                              0x1f

#define HWIO_LPASS_CORE_PERF6_DFSR_ADDR                                                                      (LPASS_CC_REG_BASE      + 0x0001d030)
#define HWIO_LPASS_CORE_PERF6_DFSR_OFFS                                                                      (LPASS_CC_REG_BASE_OFFS + 0x0001d030)
#define HWIO_LPASS_CORE_PERF6_DFSR_RMSK                                                                          0x371f
#define HWIO_LPASS_CORE_PERF6_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_CORE_PERF6_DFSR_ADDR, HWIO_LPASS_CORE_PERF6_DFSR_RMSK)
#define HWIO_LPASS_CORE_PERF6_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_PERF6_DFSR_ADDR, m)
#define HWIO_LPASS_CORE_PERF6_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_PERF6_DFSR_ADDR,v)
#define HWIO_LPASS_CORE_PERF6_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_PERF6_DFSR_ADDR,m,v,HWIO_LPASS_CORE_PERF6_DFSR_IN)
#define HWIO_LPASS_CORE_PERF6_DFSR_MODE_BMSK                                                                     0x3000
#define HWIO_LPASS_CORE_PERF6_DFSR_MODE_SHFT                                                                        0xc
#define HWIO_LPASS_CORE_PERF6_DFSR_MODE_BYPASS_FVAL                                                                 0x0
#define HWIO_LPASS_CORE_PERF6_DFSR_MODE_SWALLOW_FVAL                                                                0x1
#define HWIO_LPASS_CORE_PERF6_DFSR_MODE_DUAL_EDGE_FVAL                                                              0x2
#define HWIO_LPASS_CORE_PERF6_DFSR_MODE_SINGLE_EDGE_FVAL                                                            0x3
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_SEL_BMSK                                                                   0x700
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_SEL_SHFT                                                                     0x8
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_SEL_SRC0_FVAL                                                                0x0
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_SEL_SRC1_FVAL                                                                0x1
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_SEL_SRC2_FVAL                                                                0x2
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_SEL_SRC3_FVAL                                                                0x3
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_SEL_SRC4_FVAL                                                                0x4
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_SEL_SRC5_FVAL                                                                0x5
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_SEL_SRC6_FVAL                                                                0x6
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_SEL_SRC7_FVAL                                                                0x7
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_DIV_BMSK                                                                    0x1f
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_DIV_SHFT                                                                     0x0
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_DIV_BYPASS_FVAL                                                              0x0
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_DIV_DIV1_FVAL                                                                0x1
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_DIV_DIV1_5_FVAL                                                              0x2
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_DIV_DIV2_FVAL                                                                0x3
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_DIV_DIV2_5_FVAL                                                              0x4
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_DIV_DIV3_FVAL                                                                0x5
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_DIV_DIV3_5_FVAL                                                              0x6
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_DIV_DIV4_FVAL                                                                0x7
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_DIV_DIV4_5_FVAL                                                              0x8
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_DIV_DIV5_FVAL                                                                0x9
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_DIV_DIV5_5_FVAL                                                              0xa
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_DIV_DIV6_FVAL                                                                0xb
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_DIV_DIV6_5_FVAL                                                              0xc
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_DIV_DIV7_FVAL                                                                0xd
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_DIV_DIV7_5_FVAL                                                              0xe
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_DIV_DIV8_FVAL                                                                0xf
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_DIV_DIV8_5_FVAL                                                             0x10
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_DIV_DIV9_FVAL                                                               0x11
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_DIV_DIV9_5_FVAL                                                             0x12
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_DIV_DIV10_FVAL                                                              0x13
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_DIV_DIV10_5_FVAL                                                            0x14
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_DIV_DIV11_FVAL                                                              0x15
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_DIV_DIV11_5_FVAL                                                            0x16
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_DIV_DIV12_FVAL                                                              0x17
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_DIV_DIV12_5_FVAL                                                            0x18
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_DIV_DIV13_FVAL                                                              0x19
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_DIV_DIV13_5_FVAL                                                            0x1a
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_DIV_DIV14_FVAL                                                              0x1b
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_DIV_DIV14_5_FVAL                                                            0x1c
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_DIV_DIV15_FVAL                                                              0x1d
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_DIV_DIV15_5_FVAL                                                            0x1e
#define HWIO_LPASS_CORE_PERF6_DFSR_SRC_DIV_DIV16_FVAL                                                              0x1f

#define HWIO_LPASS_CORE_PERF7_DFSR_ADDR                                                                      (LPASS_CC_REG_BASE      + 0x0001d034)
#define HWIO_LPASS_CORE_PERF7_DFSR_OFFS                                                                      (LPASS_CC_REG_BASE_OFFS + 0x0001d034)
#define HWIO_LPASS_CORE_PERF7_DFSR_RMSK                                                                          0x371f
#define HWIO_LPASS_CORE_PERF7_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_CORE_PERF7_DFSR_ADDR, HWIO_LPASS_CORE_PERF7_DFSR_RMSK)
#define HWIO_LPASS_CORE_PERF7_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_PERF7_DFSR_ADDR, m)
#define HWIO_LPASS_CORE_PERF7_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_PERF7_DFSR_ADDR,v)
#define HWIO_LPASS_CORE_PERF7_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_PERF7_DFSR_ADDR,m,v,HWIO_LPASS_CORE_PERF7_DFSR_IN)
#define HWIO_LPASS_CORE_PERF7_DFSR_MODE_BMSK                                                                     0x3000
#define HWIO_LPASS_CORE_PERF7_DFSR_MODE_SHFT                                                                        0xc
#define HWIO_LPASS_CORE_PERF7_DFSR_MODE_BYPASS_FVAL                                                                 0x0
#define HWIO_LPASS_CORE_PERF7_DFSR_MODE_SWALLOW_FVAL                                                                0x1
#define HWIO_LPASS_CORE_PERF7_DFSR_MODE_DUAL_EDGE_FVAL                                                              0x2
#define HWIO_LPASS_CORE_PERF7_DFSR_MODE_SINGLE_EDGE_FVAL                                                            0x3
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_SEL_BMSK                                                                   0x700
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_SEL_SHFT                                                                     0x8
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_SEL_SRC0_FVAL                                                                0x0
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_SEL_SRC1_FVAL                                                                0x1
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_SEL_SRC2_FVAL                                                                0x2
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_SEL_SRC3_FVAL                                                                0x3
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_SEL_SRC4_FVAL                                                                0x4
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_SEL_SRC5_FVAL                                                                0x5
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_SEL_SRC6_FVAL                                                                0x6
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_SEL_SRC7_FVAL                                                                0x7
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_DIV_BMSK                                                                    0x1f
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_DIV_SHFT                                                                     0x0
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_DIV_BYPASS_FVAL                                                              0x0
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_DIV_DIV1_FVAL                                                                0x1
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_DIV_DIV1_5_FVAL                                                              0x2
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_DIV_DIV2_FVAL                                                                0x3
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_DIV_DIV2_5_FVAL                                                              0x4
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_DIV_DIV3_FVAL                                                                0x5
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_DIV_DIV3_5_FVAL                                                              0x6
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_DIV_DIV4_FVAL                                                                0x7
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_DIV_DIV4_5_FVAL                                                              0x8
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_DIV_DIV5_FVAL                                                                0x9
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_DIV_DIV5_5_FVAL                                                              0xa
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_DIV_DIV6_FVAL                                                                0xb
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_DIV_DIV6_5_FVAL                                                              0xc
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_DIV_DIV7_FVAL                                                                0xd
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_DIV_DIV7_5_FVAL                                                              0xe
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_DIV_DIV8_FVAL                                                                0xf
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_DIV_DIV8_5_FVAL                                                             0x10
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_DIV_DIV9_FVAL                                                               0x11
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_DIV_DIV9_5_FVAL                                                             0x12
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_DIV_DIV10_FVAL                                                              0x13
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_DIV_DIV10_5_FVAL                                                            0x14
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_DIV_DIV11_FVAL                                                              0x15
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_DIV_DIV11_5_FVAL                                                            0x16
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_DIV_DIV12_FVAL                                                              0x17
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_DIV_DIV12_5_FVAL                                                            0x18
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_DIV_DIV13_FVAL                                                              0x19
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_DIV_DIV13_5_FVAL                                                            0x1a
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_DIV_DIV14_FVAL                                                              0x1b
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_DIV_DIV14_5_FVAL                                                            0x1c
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_DIV_DIV15_FVAL                                                              0x1d
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_DIV_DIV15_5_FVAL                                                            0x1e
#define HWIO_LPASS_CORE_PERF7_DFSR_SRC_DIV_DIV16_FVAL                                                              0x1f

#define HWIO_LPASS_CORE_PERF0_M_DFSR_ADDR                                                                    (LPASS_CC_REG_BASE      + 0x0001d038)
#define HWIO_LPASS_CORE_PERF0_M_DFSR_OFFS                                                                    (LPASS_CC_REG_BASE_OFFS + 0x0001d038)
#define HWIO_LPASS_CORE_PERF0_M_DFSR_RMSK                                                                          0xff
#define HWIO_LPASS_CORE_PERF0_M_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_CORE_PERF0_M_DFSR_ADDR, HWIO_LPASS_CORE_PERF0_M_DFSR_RMSK)
#define HWIO_LPASS_CORE_PERF0_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_PERF0_M_DFSR_ADDR, m)
#define HWIO_LPASS_CORE_PERF0_M_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_PERF0_M_DFSR_ADDR,v)
#define HWIO_LPASS_CORE_PERF0_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_PERF0_M_DFSR_ADDR,m,v,HWIO_LPASS_CORE_PERF0_M_DFSR_IN)
#define HWIO_LPASS_CORE_PERF0_M_DFSR_M_BMSK                                                                        0xff
#define HWIO_LPASS_CORE_PERF0_M_DFSR_M_SHFT                                                                         0x0

#define HWIO_LPASS_CORE_PERF1_M_DFSR_ADDR                                                                    (LPASS_CC_REG_BASE      + 0x0001d03c)
#define HWIO_LPASS_CORE_PERF1_M_DFSR_OFFS                                                                    (LPASS_CC_REG_BASE_OFFS + 0x0001d03c)
#define HWIO_LPASS_CORE_PERF1_M_DFSR_RMSK                                                                          0xff
#define HWIO_LPASS_CORE_PERF1_M_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_CORE_PERF1_M_DFSR_ADDR, HWIO_LPASS_CORE_PERF1_M_DFSR_RMSK)
#define HWIO_LPASS_CORE_PERF1_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_PERF1_M_DFSR_ADDR, m)
#define HWIO_LPASS_CORE_PERF1_M_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_PERF1_M_DFSR_ADDR,v)
#define HWIO_LPASS_CORE_PERF1_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_PERF1_M_DFSR_ADDR,m,v,HWIO_LPASS_CORE_PERF1_M_DFSR_IN)
#define HWIO_LPASS_CORE_PERF1_M_DFSR_M_BMSK                                                                        0xff
#define HWIO_LPASS_CORE_PERF1_M_DFSR_M_SHFT                                                                         0x0

#define HWIO_LPASS_CORE_PERF2_M_DFSR_ADDR                                                                    (LPASS_CC_REG_BASE      + 0x0001d040)
#define HWIO_LPASS_CORE_PERF2_M_DFSR_OFFS                                                                    (LPASS_CC_REG_BASE_OFFS + 0x0001d040)
#define HWIO_LPASS_CORE_PERF2_M_DFSR_RMSK                                                                          0xff
#define HWIO_LPASS_CORE_PERF2_M_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_CORE_PERF2_M_DFSR_ADDR, HWIO_LPASS_CORE_PERF2_M_DFSR_RMSK)
#define HWIO_LPASS_CORE_PERF2_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_PERF2_M_DFSR_ADDR, m)
#define HWIO_LPASS_CORE_PERF2_M_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_PERF2_M_DFSR_ADDR,v)
#define HWIO_LPASS_CORE_PERF2_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_PERF2_M_DFSR_ADDR,m,v,HWIO_LPASS_CORE_PERF2_M_DFSR_IN)
#define HWIO_LPASS_CORE_PERF2_M_DFSR_M_BMSK                                                                        0xff
#define HWIO_LPASS_CORE_PERF2_M_DFSR_M_SHFT                                                                         0x0

#define HWIO_LPASS_CORE_PERF3_M_DFSR_ADDR                                                                    (LPASS_CC_REG_BASE      + 0x0001d044)
#define HWIO_LPASS_CORE_PERF3_M_DFSR_OFFS                                                                    (LPASS_CC_REG_BASE_OFFS + 0x0001d044)
#define HWIO_LPASS_CORE_PERF3_M_DFSR_RMSK                                                                          0xff
#define HWIO_LPASS_CORE_PERF3_M_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_CORE_PERF3_M_DFSR_ADDR, HWIO_LPASS_CORE_PERF3_M_DFSR_RMSK)
#define HWIO_LPASS_CORE_PERF3_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_PERF3_M_DFSR_ADDR, m)
#define HWIO_LPASS_CORE_PERF3_M_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_PERF3_M_DFSR_ADDR,v)
#define HWIO_LPASS_CORE_PERF3_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_PERF3_M_DFSR_ADDR,m,v,HWIO_LPASS_CORE_PERF3_M_DFSR_IN)
#define HWIO_LPASS_CORE_PERF3_M_DFSR_M_BMSK                                                                        0xff
#define HWIO_LPASS_CORE_PERF3_M_DFSR_M_SHFT                                                                         0x0

#define HWIO_LPASS_CORE_PERF4_M_DFSR_ADDR                                                                    (LPASS_CC_REG_BASE      + 0x0001d048)
#define HWIO_LPASS_CORE_PERF4_M_DFSR_OFFS                                                                    (LPASS_CC_REG_BASE_OFFS + 0x0001d048)
#define HWIO_LPASS_CORE_PERF4_M_DFSR_RMSK                                                                          0xff
#define HWIO_LPASS_CORE_PERF4_M_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_CORE_PERF4_M_DFSR_ADDR, HWIO_LPASS_CORE_PERF4_M_DFSR_RMSK)
#define HWIO_LPASS_CORE_PERF4_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_PERF4_M_DFSR_ADDR, m)
#define HWIO_LPASS_CORE_PERF4_M_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_PERF4_M_DFSR_ADDR,v)
#define HWIO_LPASS_CORE_PERF4_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_PERF4_M_DFSR_ADDR,m,v,HWIO_LPASS_CORE_PERF4_M_DFSR_IN)
#define HWIO_LPASS_CORE_PERF4_M_DFSR_M_BMSK                                                                        0xff
#define HWIO_LPASS_CORE_PERF4_M_DFSR_M_SHFT                                                                         0x0

#define HWIO_LPASS_CORE_PERF5_M_DFSR_ADDR                                                                    (LPASS_CC_REG_BASE      + 0x0001d04c)
#define HWIO_LPASS_CORE_PERF5_M_DFSR_OFFS                                                                    (LPASS_CC_REG_BASE_OFFS + 0x0001d04c)
#define HWIO_LPASS_CORE_PERF5_M_DFSR_RMSK                                                                          0xff
#define HWIO_LPASS_CORE_PERF5_M_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_CORE_PERF5_M_DFSR_ADDR, HWIO_LPASS_CORE_PERF5_M_DFSR_RMSK)
#define HWIO_LPASS_CORE_PERF5_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_PERF5_M_DFSR_ADDR, m)
#define HWIO_LPASS_CORE_PERF5_M_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_PERF5_M_DFSR_ADDR,v)
#define HWIO_LPASS_CORE_PERF5_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_PERF5_M_DFSR_ADDR,m,v,HWIO_LPASS_CORE_PERF5_M_DFSR_IN)
#define HWIO_LPASS_CORE_PERF5_M_DFSR_M_BMSK                                                                        0xff
#define HWIO_LPASS_CORE_PERF5_M_DFSR_M_SHFT                                                                         0x0

#define HWIO_LPASS_CORE_PERF6_M_DFSR_ADDR                                                                    (LPASS_CC_REG_BASE      + 0x0001d050)
#define HWIO_LPASS_CORE_PERF6_M_DFSR_OFFS                                                                    (LPASS_CC_REG_BASE_OFFS + 0x0001d050)
#define HWIO_LPASS_CORE_PERF6_M_DFSR_RMSK                                                                          0xff
#define HWIO_LPASS_CORE_PERF6_M_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_CORE_PERF6_M_DFSR_ADDR, HWIO_LPASS_CORE_PERF6_M_DFSR_RMSK)
#define HWIO_LPASS_CORE_PERF6_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_PERF6_M_DFSR_ADDR, m)
#define HWIO_LPASS_CORE_PERF6_M_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_PERF6_M_DFSR_ADDR,v)
#define HWIO_LPASS_CORE_PERF6_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_PERF6_M_DFSR_ADDR,m,v,HWIO_LPASS_CORE_PERF6_M_DFSR_IN)
#define HWIO_LPASS_CORE_PERF6_M_DFSR_M_BMSK                                                                        0xff
#define HWIO_LPASS_CORE_PERF6_M_DFSR_M_SHFT                                                                         0x0

#define HWIO_LPASS_CORE_PERF7_M_DFSR_ADDR                                                                    (LPASS_CC_REG_BASE      + 0x0001d054)
#define HWIO_LPASS_CORE_PERF7_M_DFSR_OFFS                                                                    (LPASS_CC_REG_BASE_OFFS + 0x0001d054)
#define HWIO_LPASS_CORE_PERF7_M_DFSR_RMSK                                                                          0xff
#define HWIO_LPASS_CORE_PERF7_M_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_CORE_PERF7_M_DFSR_ADDR, HWIO_LPASS_CORE_PERF7_M_DFSR_RMSK)
#define HWIO_LPASS_CORE_PERF7_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_PERF7_M_DFSR_ADDR, m)
#define HWIO_LPASS_CORE_PERF7_M_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_PERF7_M_DFSR_ADDR,v)
#define HWIO_LPASS_CORE_PERF7_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_PERF7_M_DFSR_ADDR,m,v,HWIO_LPASS_CORE_PERF7_M_DFSR_IN)
#define HWIO_LPASS_CORE_PERF7_M_DFSR_M_BMSK                                                                        0xff
#define HWIO_LPASS_CORE_PERF7_M_DFSR_M_SHFT                                                                         0x0

#define HWIO_LPASS_CORE_PERF0_N_DFSR_ADDR                                                                    (LPASS_CC_REG_BASE      + 0x0001d058)
#define HWIO_LPASS_CORE_PERF0_N_DFSR_OFFS                                                                    (LPASS_CC_REG_BASE_OFFS + 0x0001d058)
#define HWIO_LPASS_CORE_PERF0_N_DFSR_RMSK                                                                          0xff
#define HWIO_LPASS_CORE_PERF0_N_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_CORE_PERF0_N_DFSR_ADDR, HWIO_LPASS_CORE_PERF0_N_DFSR_RMSK)
#define HWIO_LPASS_CORE_PERF0_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_PERF0_N_DFSR_ADDR, m)
#define HWIO_LPASS_CORE_PERF0_N_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_PERF0_N_DFSR_ADDR,v)
#define HWIO_LPASS_CORE_PERF0_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_PERF0_N_DFSR_ADDR,m,v,HWIO_LPASS_CORE_PERF0_N_DFSR_IN)
#define HWIO_LPASS_CORE_PERF0_N_DFSR_NOT_N_MINUS_M_BMSK                                                            0xff
#define HWIO_LPASS_CORE_PERF0_N_DFSR_NOT_N_MINUS_M_SHFT                                                             0x0

#define HWIO_LPASS_CORE_PERF1_N_DFSR_ADDR                                                                    (LPASS_CC_REG_BASE      + 0x0001d05c)
#define HWIO_LPASS_CORE_PERF1_N_DFSR_OFFS                                                                    (LPASS_CC_REG_BASE_OFFS + 0x0001d05c)
#define HWIO_LPASS_CORE_PERF1_N_DFSR_RMSK                                                                          0xff
#define HWIO_LPASS_CORE_PERF1_N_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_CORE_PERF1_N_DFSR_ADDR, HWIO_LPASS_CORE_PERF1_N_DFSR_RMSK)
#define HWIO_LPASS_CORE_PERF1_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_PERF1_N_DFSR_ADDR, m)
#define HWIO_LPASS_CORE_PERF1_N_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_PERF1_N_DFSR_ADDR,v)
#define HWIO_LPASS_CORE_PERF1_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_PERF1_N_DFSR_ADDR,m,v,HWIO_LPASS_CORE_PERF1_N_DFSR_IN)
#define HWIO_LPASS_CORE_PERF1_N_DFSR_NOT_N_MINUS_M_BMSK                                                            0xff
#define HWIO_LPASS_CORE_PERF1_N_DFSR_NOT_N_MINUS_M_SHFT                                                             0x0

#define HWIO_LPASS_CORE_PERF2_N_DFSR_ADDR                                                                    (LPASS_CC_REG_BASE      + 0x0001d060)
#define HWIO_LPASS_CORE_PERF2_N_DFSR_OFFS                                                                    (LPASS_CC_REG_BASE_OFFS + 0x0001d060)
#define HWIO_LPASS_CORE_PERF2_N_DFSR_RMSK                                                                          0xff
#define HWIO_LPASS_CORE_PERF2_N_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_CORE_PERF2_N_DFSR_ADDR, HWIO_LPASS_CORE_PERF2_N_DFSR_RMSK)
#define HWIO_LPASS_CORE_PERF2_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_PERF2_N_DFSR_ADDR, m)
#define HWIO_LPASS_CORE_PERF2_N_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_PERF2_N_DFSR_ADDR,v)
#define HWIO_LPASS_CORE_PERF2_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_PERF2_N_DFSR_ADDR,m,v,HWIO_LPASS_CORE_PERF2_N_DFSR_IN)
#define HWIO_LPASS_CORE_PERF2_N_DFSR_NOT_N_MINUS_M_BMSK                                                            0xff
#define HWIO_LPASS_CORE_PERF2_N_DFSR_NOT_N_MINUS_M_SHFT                                                             0x0

#define HWIO_LPASS_CORE_PERF3_N_DFSR_ADDR                                                                    (LPASS_CC_REG_BASE      + 0x0001d064)
#define HWIO_LPASS_CORE_PERF3_N_DFSR_OFFS                                                                    (LPASS_CC_REG_BASE_OFFS + 0x0001d064)
#define HWIO_LPASS_CORE_PERF3_N_DFSR_RMSK                                                                          0xff
#define HWIO_LPASS_CORE_PERF3_N_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_CORE_PERF3_N_DFSR_ADDR, HWIO_LPASS_CORE_PERF3_N_DFSR_RMSK)
#define HWIO_LPASS_CORE_PERF3_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_PERF3_N_DFSR_ADDR, m)
#define HWIO_LPASS_CORE_PERF3_N_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_PERF3_N_DFSR_ADDR,v)
#define HWIO_LPASS_CORE_PERF3_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_PERF3_N_DFSR_ADDR,m,v,HWIO_LPASS_CORE_PERF3_N_DFSR_IN)
#define HWIO_LPASS_CORE_PERF3_N_DFSR_NOT_N_MINUS_M_BMSK                                                            0xff
#define HWIO_LPASS_CORE_PERF3_N_DFSR_NOT_N_MINUS_M_SHFT                                                             0x0

#define HWIO_LPASS_CORE_PERF4_N_DFSR_ADDR                                                                    (LPASS_CC_REG_BASE      + 0x0001d068)
#define HWIO_LPASS_CORE_PERF4_N_DFSR_OFFS                                                                    (LPASS_CC_REG_BASE_OFFS + 0x0001d068)
#define HWIO_LPASS_CORE_PERF4_N_DFSR_RMSK                                                                          0xff
#define HWIO_LPASS_CORE_PERF4_N_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_CORE_PERF4_N_DFSR_ADDR, HWIO_LPASS_CORE_PERF4_N_DFSR_RMSK)
#define HWIO_LPASS_CORE_PERF4_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_PERF4_N_DFSR_ADDR, m)
#define HWIO_LPASS_CORE_PERF4_N_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_PERF4_N_DFSR_ADDR,v)
#define HWIO_LPASS_CORE_PERF4_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_PERF4_N_DFSR_ADDR,m,v,HWIO_LPASS_CORE_PERF4_N_DFSR_IN)
#define HWIO_LPASS_CORE_PERF4_N_DFSR_NOT_N_MINUS_M_BMSK                                                            0xff
#define HWIO_LPASS_CORE_PERF4_N_DFSR_NOT_N_MINUS_M_SHFT                                                             0x0

#define HWIO_LPASS_CORE_PERF5_N_DFSR_ADDR                                                                    (LPASS_CC_REG_BASE      + 0x0001d06c)
#define HWIO_LPASS_CORE_PERF5_N_DFSR_OFFS                                                                    (LPASS_CC_REG_BASE_OFFS + 0x0001d06c)
#define HWIO_LPASS_CORE_PERF5_N_DFSR_RMSK                                                                          0xff
#define HWIO_LPASS_CORE_PERF5_N_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_CORE_PERF5_N_DFSR_ADDR, HWIO_LPASS_CORE_PERF5_N_DFSR_RMSK)
#define HWIO_LPASS_CORE_PERF5_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_PERF5_N_DFSR_ADDR, m)
#define HWIO_LPASS_CORE_PERF5_N_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_PERF5_N_DFSR_ADDR,v)
#define HWIO_LPASS_CORE_PERF5_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_PERF5_N_DFSR_ADDR,m,v,HWIO_LPASS_CORE_PERF5_N_DFSR_IN)
#define HWIO_LPASS_CORE_PERF5_N_DFSR_NOT_N_MINUS_M_BMSK                                                            0xff
#define HWIO_LPASS_CORE_PERF5_N_DFSR_NOT_N_MINUS_M_SHFT                                                             0x0

#define HWIO_LPASS_CORE_PERF6_N_DFSR_ADDR                                                                    (LPASS_CC_REG_BASE      + 0x0001d070)
#define HWIO_LPASS_CORE_PERF6_N_DFSR_OFFS                                                                    (LPASS_CC_REG_BASE_OFFS + 0x0001d070)
#define HWIO_LPASS_CORE_PERF6_N_DFSR_RMSK                                                                          0xff
#define HWIO_LPASS_CORE_PERF6_N_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_CORE_PERF6_N_DFSR_ADDR, HWIO_LPASS_CORE_PERF6_N_DFSR_RMSK)
#define HWIO_LPASS_CORE_PERF6_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_PERF6_N_DFSR_ADDR, m)
#define HWIO_LPASS_CORE_PERF6_N_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_PERF6_N_DFSR_ADDR,v)
#define HWIO_LPASS_CORE_PERF6_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_PERF6_N_DFSR_ADDR,m,v,HWIO_LPASS_CORE_PERF6_N_DFSR_IN)
#define HWIO_LPASS_CORE_PERF6_N_DFSR_NOT_N_MINUS_M_BMSK                                                            0xff
#define HWIO_LPASS_CORE_PERF6_N_DFSR_NOT_N_MINUS_M_SHFT                                                             0x0

#define HWIO_LPASS_CORE_PERF7_N_DFSR_ADDR                                                                    (LPASS_CC_REG_BASE      + 0x0001d074)
#define HWIO_LPASS_CORE_PERF7_N_DFSR_OFFS                                                                    (LPASS_CC_REG_BASE_OFFS + 0x0001d074)
#define HWIO_LPASS_CORE_PERF7_N_DFSR_RMSK                                                                          0xff
#define HWIO_LPASS_CORE_PERF7_N_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_CORE_PERF7_N_DFSR_ADDR, HWIO_LPASS_CORE_PERF7_N_DFSR_RMSK)
#define HWIO_LPASS_CORE_PERF7_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_PERF7_N_DFSR_ADDR, m)
#define HWIO_LPASS_CORE_PERF7_N_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_PERF7_N_DFSR_ADDR,v)
#define HWIO_LPASS_CORE_PERF7_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_PERF7_N_DFSR_ADDR,m,v,HWIO_LPASS_CORE_PERF7_N_DFSR_IN)
#define HWIO_LPASS_CORE_PERF7_N_DFSR_NOT_N_MINUS_M_BMSK                                                            0xff
#define HWIO_LPASS_CORE_PERF7_N_DFSR_NOT_N_MINUS_M_SHFT                                                             0x0

#define HWIO_LPASS_CORE_PERF0_D_DFSR_ADDR                                                                    (LPASS_CC_REG_BASE      + 0x0001d078)
#define HWIO_LPASS_CORE_PERF0_D_DFSR_OFFS                                                                    (LPASS_CC_REG_BASE_OFFS + 0x0001d078)
#define HWIO_LPASS_CORE_PERF0_D_DFSR_RMSK                                                                          0xff
#define HWIO_LPASS_CORE_PERF0_D_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_CORE_PERF0_D_DFSR_ADDR, HWIO_LPASS_CORE_PERF0_D_DFSR_RMSK)
#define HWIO_LPASS_CORE_PERF0_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_PERF0_D_DFSR_ADDR, m)
#define HWIO_LPASS_CORE_PERF0_D_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_PERF0_D_DFSR_ADDR,v)
#define HWIO_LPASS_CORE_PERF0_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_PERF0_D_DFSR_ADDR,m,v,HWIO_LPASS_CORE_PERF0_D_DFSR_IN)
#define HWIO_LPASS_CORE_PERF0_D_DFSR_NOT_2D_BMSK                                                                   0xff
#define HWIO_LPASS_CORE_PERF0_D_DFSR_NOT_2D_SHFT                                                                    0x0

#define HWIO_LPASS_CORE_PERF1_D_DFSR_ADDR                                                                    (LPASS_CC_REG_BASE      + 0x0001d07c)
#define HWIO_LPASS_CORE_PERF1_D_DFSR_OFFS                                                                    (LPASS_CC_REG_BASE_OFFS + 0x0001d07c)
#define HWIO_LPASS_CORE_PERF1_D_DFSR_RMSK                                                                          0xff
#define HWIO_LPASS_CORE_PERF1_D_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_CORE_PERF1_D_DFSR_ADDR, HWIO_LPASS_CORE_PERF1_D_DFSR_RMSK)
#define HWIO_LPASS_CORE_PERF1_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_PERF1_D_DFSR_ADDR, m)
#define HWIO_LPASS_CORE_PERF1_D_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_PERF1_D_DFSR_ADDR,v)
#define HWIO_LPASS_CORE_PERF1_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_PERF1_D_DFSR_ADDR,m,v,HWIO_LPASS_CORE_PERF1_D_DFSR_IN)
#define HWIO_LPASS_CORE_PERF1_D_DFSR_NOT_2D_BMSK                                                                   0xff
#define HWIO_LPASS_CORE_PERF1_D_DFSR_NOT_2D_SHFT                                                                    0x0

#define HWIO_LPASS_CORE_PERF2_D_DFSR_ADDR                                                                    (LPASS_CC_REG_BASE      + 0x0001d080)
#define HWIO_LPASS_CORE_PERF2_D_DFSR_OFFS                                                                    (LPASS_CC_REG_BASE_OFFS + 0x0001d080)
#define HWIO_LPASS_CORE_PERF2_D_DFSR_RMSK                                                                          0xff
#define HWIO_LPASS_CORE_PERF2_D_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_CORE_PERF2_D_DFSR_ADDR, HWIO_LPASS_CORE_PERF2_D_DFSR_RMSK)
#define HWIO_LPASS_CORE_PERF2_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_PERF2_D_DFSR_ADDR, m)
#define HWIO_LPASS_CORE_PERF2_D_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_PERF2_D_DFSR_ADDR,v)
#define HWIO_LPASS_CORE_PERF2_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_PERF2_D_DFSR_ADDR,m,v,HWIO_LPASS_CORE_PERF2_D_DFSR_IN)
#define HWIO_LPASS_CORE_PERF2_D_DFSR_NOT_2D_BMSK                                                                   0xff
#define HWIO_LPASS_CORE_PERF2_D_DFSR_NOT_2D_SHFT                                                                    0x0

#define HWIO_LPASS_CORE_PERF3_D_DFSR_ADDR                                                                    (LPASS_CC_REG_BASE      + 0x0001d084)
#define HWIO_LPASS_CORE_PERF3_D_DFSR_OFFS                                                                    (LPASS_CC_REG_BASE_OFFS + 0x0001d084)
#define HWIO_LPASS_CORE_PERF3_D_DFSR_RMSK                                                                          0xff
#define HWIO_LPASS_CORE_PERF3_D_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_CORE_PERF3_D_DFSR_ADDR, HWIO_LPASS_CORE_PERF3_D_DFSR_RMSK)
#define HWIO_LPASS_CORE_PERF3_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_PERF3_D_DFSR_ADDR, m)
#define HWIO_LPASS_CORE_PERF3_D_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_PERF3_D_DFSR_ADDR,v)
#define HWIO_LPASS_CORE_PERF3_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_PERF3_D_DFSR_ADDR,m,v,HWIO_LPASS_CORE_PERF3_D_DFSR_IN)
#define HWIO_LPASS_CORE_PERF3_D_DFSR_NOT_2D_BMSK                                                                   0xff
#define HWIO_LPASS_CORE_PERF3_D_DFSR_NOT_2D_SHFT                                                                    0x0

#define HWIO_LPASS_CORE_PERF4_D_DFSR_ADDR                                                                    (LPASS_CC_REG_BASE      + 0x0001d088)
#define HWIO_LPASS_CORE_PERF4_D_DFSR_OFFS                                                                    (LPASS_CC_REG_BASE_OFFS + 0x0001d088)
#define HWIO_LPASS_CORE_PERF4_D_DFSR_RMSK                                                                          0xff
#define HWIO_LPASS_CORE_PERF4_D_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_CORE_PERF4_D_DFSR_ADDR, HWIO_LPASS_CORE_PERF4_D_DFSR_RMSK)
#define HWIO_LPASS_CORE_PERF4_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_PERF4_D_DFSR_ADDR, m)
#define HWIO_LPASS_CORE_PERF4_D_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_PERF4_D_DFSR_ADDR,v)
#define HWIO_LPASS_CORE_PERF4_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_PERF4_D_DFSR_ADDR,m,v,HWIO_LPASS_CORE_PERF4_D_DFSR_IN)
#define HWIO_LPASS_CORE_PERF4_D_DFSR_NOT_2D_BMSK                                                                   0xff
#define HWIO_LPASS_CORE_PERF4_D_DFSR_NOT_2D_SHFT                                                                    0x0

#define HWIO_LPASS_CORE_PERF5_D_DFSR_ADDR                                                                    (LPASS_CC_REG_BASE      + 0x0001d08c)
#define HWIO_LPASS_CORE_PERF5_D_DFSR_OFFS                                                                    (LPASS_CC_REG_BASE_OFFS + 0x0001d08c)
#define HWIO_LPASS_CORE_PERF5_D_DFSR_RMSK                                                                          0xff
#define HWIO_LPASS_CORE_PERF5_D_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_CORE_PERF5_D_DFSR_ADDR, HWIO_LPASS_CORE_PERF5_D_DFSR_RMSK)
#define HWIO_LPASS_CORE_PERF5_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_PERF5_D_DFSR_ADDR, m)
#define HWIO_LPASS_CORE_PERF5_D_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_PERF5_D_DFSR_ADDR,v)
#define HWIO_LPASS_CORE_PERF5_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_PERF5_D_DFSR_ADDR,m,v,HWIO_LPASS_CORE_PERF5_D_DFSR_IN)
#define HWIO_LPASS_CORE_PERF5_D_DFSR_NOT_2D_BMSK                                                                   0xff
#define HWIO_LPASS_CORE_PERF5_D_DFSR_NOT_2D_SHFT                                                                    0x0

#define HWIO_LPASS_CORE_PERF6_D_DFSR_ADDR                                                                    (LPASS_CC_REG_BASE      + 0x0001d090)
#define HWIO_LPASS_CORE_PERF6_D_DFSR_OFFS                                                                    (LPASS_CC_REG_BASE_OFFS + 0x0001d090)
#define HWIO_LPASS_CORE_PERF6_D_DFSR_RMSK                                                                          0xff
#define HWIO_LPASS_CORE_PERF6_D_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_CORE_PERF6_D_DFSR_ADDR, HWIO_LPASS_CORE_PERF6_D_DFSR_RMSK)
#define HWIO_LPASS_CORE_PERF6_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_PERF6_D_DFSR_ADDR, m)
#define HWIO_LPASS_CORE_PERF6_D_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_PERF6_D_DFSR_ADDR,v)
#define HWIO_LPASS_CORE_PERF6_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_PERF6_D_DFSR_ADDR,m,v,HWIO_LPASS_CORE_PERF6_D_DFSR_IN)
#define HWIO_LPASS_CORE_PERF6_D_DFSR_NOT_2D_BMSK                                                                   0xff
#define HWIO_LPASS_CORE_PERF6_D_DFSR_NOT_2D_SHFT                                                                    0x0

#define HWIO_LPASS_CORE_PERF7_D_DFSR_ADDR                                                                    (LPASS_CC_REG_BASE      + 0x0001d094)
#define HWIO_LPASS_CORE_PERF7_D_DFSR_OFFS                                                                    (LPASS_CC_REG_BASE_OFFS + 0x0001d094)
#define HWIO_LPASS_CORE_PERF7_D_DFSR_RMSK                                                                          0xff
#define HWIO_LPASS_CORE_PERF7_D_DFSR_IN          \
        in_dword_masked(HWIO_LPASS_CORE_PERF7_D_DFSR_ADDR, HWIO_LPASS_CORE_PERF7_D_DFSR_RMSK)
#define HWIO_LPASS_CORE_PERF7_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_LPASS_CORE_PERF7_D_DFSR_ADDR, m)
#define HWIO_LPASS_CORE_PERF7_D_DFSR_OUT(v)      \
        out_dword(HWIO_LPASS_CORE_PERF7_D_DFSR_ADDR,v)
#define HWIO_LPASS_CORE_PERF7_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_CORE_PERF7_D_DFSR_ADDR,m,v,HWIO_LPASS_CORE_PERF7_D_DFSR_IN)
#define HWIO_LPASS_CORE_PERF7_D_DFSR_NOT_2D_BMSK                                                                   0xff
#define HWIO_LPASS_CORE_PERF7_D_DFSR_NOT_2D_SHFT                                                                    0x0

#define HWIO_LPASS_AUDIO_CORE_LPM_CORE_CBCR_ADDR                                                             (LPASS_CC_REG_BASE      + 0x0001e000)
#define HWIO_LPASS_AUDIO_CORE_LPM_CORE_CBCR_OFFS                                                             (LPASS_CC_REG_BASE_OFFS + 0x0001e000)
#define HWIO_LPASS_AUDIO_CORE_LPM_CORE_CBCR_RMSK                                                             0x80007ff3
#define HWIO_LPASS_AUDIO_CORE_LPM_CORE_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPM_CORE_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPM_CORE_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPM_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPM_CORE_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPM_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPM_CORE_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPM_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPM_CORE_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPM_CORE_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPM_CORE_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPM_CORE_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_LPASS_AUDIO_CORE_LPM_CORE_CBCR_FORCE_MEM_CORE_ON_BMSK                                               0x4000
#define HWIO_LPASS_AUDIO_CORE_LPM_CORE_CBCR_FORCE_MEM_CORE_ON_SHFT                                                  0xe
#define HWIO_LPASS_AUDIO_CORE_LPM_CORE_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                             0x2000
#define HWIO_LPASS_AUDIO_CORE_LPM_CORE_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                0xd
#define HWIO_LPASS_AUDIO_CORE_LPM_CORE_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                            0x1000
#define HWIO_LPASS_AUDIO_CORE_LPM_CORE_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                               0xc
#define HWIO_LPASS_AUDIO_CORE_LPM_CORE_CBCR_WAKEUP_BMSK                                                           0xf00
#define HWIO_LPASS_AUDIO_CORE_LPM_CORE_CBCR_WAKEUP_SHFT                                                             0x8
#define HWIO_LPASS_AUDIO_CORE_LPM_CORE_CBCR_SLEEP_BMSK                                                             0xf0
#define HWIO_LPASS_AUDIO_CORE_LPM_CORE_CBCR_SLEEP_SHFT                                                              0x4
#define HWIO_LPASS_AUDIO_CORE_LPM_CORE_CBCR_HW_CTL_BMSK                                                             0x2
#define HWIO_LPASS_AUDIO_CORE_LPM_CORE_CBCR_HW_CTL_SHFT                                                             0x1
#define HWIO_LPASS_AUDIO_CORE_LPM_CORE_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_LPASS_AUDIO_CORE_LPM_CORE_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR_ADDR                                                        (LPASS_CC_REG_BASE      + 0x0001e004)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR_OFFS                                                        (LPASS_CC_REG_BASE_OFFS + 0x0001e004)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR_RMSK                                                        0x80007ff3
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR_FORCE_MEM_CORE_ON_BMSK                                          0x4000
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR_FORCE_MEM_CORE_ON_SHFT                                             0xe
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                        0x2000
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                           0xd
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                       0x1000
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                          0xc
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR_WAKEUP_BMSK                                                      0xf00
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR_WAKEUP_SHFT                                                        0x8
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR_SLEEP_BMSK                                                        0xf0
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR_SLEEP_SHFT                                                         0x4
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR_HW_CTL_BMSK                                                        0x2
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR_HW_CTL_SHFT                                                        0x1
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR_ADDR                                                        (LPASS_CC_REG_BASE      + 0x0001e008)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR_OFFS                                                        (LPASS_CC_REG_BASE_OFFS + 0x0001e008)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR_RMSK                                                        0x80007ff3
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR_FORCE_MEM_CORE_ON_BMSK                                          0x4000
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR_FORCE_MEM_CORE_ON_SHFT                                             0xe
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                        0x2000
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                           0xd
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                       0x1000
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                          0xc
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR_WAKEUP_BMSK                                                      0xf00
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR_WAKEUP_SHFT                                                        0x8
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR_SLEEP_BMSK                                                        0xf0
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR_SLEEP_SHFT                                                         0x4
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR_HW_CTL_BMSK                                                        0x2
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR_HW_CTL_SHFT                                                        0x1
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR_ADDR                                                        (LPASS_CC_REG_BASE      + 0x0001e00c)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR_OFFS                                                        (LPASS_CC_REG_BASE_OFFS + 0x0001e00c)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR_RMSK                                                        0x80007ff3
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR_FORCE_MEM_CORE_ON_BMSK                                          0x4000
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR_FORCE_MEM_CORE_ON_SHFT                                             0xe
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                        0x2000
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                           0xd
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                       0x1000
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                          0xc
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR_WAKEUP_BMSK                                                      0xf00
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR_WAKEUP_SHFT                                                        0x8
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR_SLEEP_BMSK                                                        0xf0
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR_SLEEP_SHFT                                                         0x4
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR_HW_CTL_BMSK                                                        0x2
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR_HW_CTL_SHFT                                                        0x1
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR_ADDR                                                        (LPASS_CC_REG_BASE      + 0x0001e010)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR_OFFS                                                        (LPASS_CC_REG_BASE_OFFS + 0x0001e010)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR_RMSK                                                        0x80007ff3
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR_FORCE_MEM_CORE_ON_BMSK                                          0x4000
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR_FORCE_MEM_CORE_ON_SHFT                                             0xe
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                        0x2000
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                           0xd
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                       0x1000
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                          0xc
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR_WAKEUP_BMSK                                                      0xf00
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR_WAKEUP_SHFT                                                        0x8
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR_SLEEP_BMSK                                                        0xf0
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR_SLEEP_SHFT                                                         0x4
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR_HW_CTL_BMSK                                                        0x2
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR_HW_CTL_SHFT                                                        0x1
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_LPASS_AUDIO_CORE_CORE_CBCR_ADDR                                                                 (LPASS_CC_REG_BASE      + 0x0001f000)
#define HWIO_LPASS_AUDIO_CORE_CORE_CBCR_OFFS                                                                 (LPASS_CC_REG_BASE_OFFS + 0x0001f000)
#define HWIO_LPASS_AUDIO_CORE_CORE_CBCR_RMSK                                                                 0x80000003
#define HWIO_LPASS_AUDIO_CORE_CORE_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_CORE_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_CORE_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_CORE_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_CORE_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_CORE_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_CORE_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_CORE_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_LPASS_AUDIO_CORE_CORE_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_LPASS_AUDIO_CORE_CORE_CBCR_HW_CTL_BMSK                                                                 0x2
#define HWIO_LPASS_AUDIO_CORE_CORE_CBCR_HW_CTL_SHFT                                                                 0x1
#define HWIO_LPASS_AUDIO_CORE_CORE_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_LPASS_AUDIO_CORE_CORE_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_LPASS_EXT_MCLK0_CMD_RCGR_ADDR                                                                   (LPASS_CC_REG_BASE      + 0x00020000)
#define HWIO_LPASS_EXT_MCLK0_CMD_RCGR_OFFS                                                                   (LPASS_CC_REG_BASE_OFFS + 0x00020000)
#define HWIO_LPASS_EXT_MCLK0_CMD_RCGR_RMSK                                                                   0x800000f3
#define HWIO_LPASS_EXT_MCLK0_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_EXT_MCLK0_CMD_RCGR_ADDR, HWIO_LPASS_EXT_MCLK0_CMD_RCGR_RMSK)
#define HWIO_LPASS_EXT_MCLK0_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_EXT_MCLK0_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_EXT_MCLK0_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_EXT_MCLK0_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_EXT_MCLK0_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_EXT_MCLK0_CMD_RCGR_ADDR,m,v,HWIO_LPASS_EXT_MCLK0_CMD_RCGR_IN)
#define HWIO_LPASS_EXT_MCLK0_CMD_RCGR_ROOT_OFF_BMSK                                                          0x80000000
#define HWIO_LPASS_EXT_MCLK0_CMD_RCGR_ROOT_OFF_SHFT                                                                0x1f
#define HWIO_LPASS_EXT_MCLK0_CMD_RCGR_DIRTY_D_BMSK                                                                 0x80
#define HWIO_LPASS_EXT_MCLK0_CMD_RCGR_DIRTY_D_SHFT                                                                  0x7
#define HWIO_LPASS_EXT_MCLK0_CMD_RCGR_DIRTY_N_BMSK                                                                 0x40
#define HWIO_LPASS_EXT_MCLK0_CMD_RCGR_DIRTY_N_SHFT                                                                  0x6
#define HWIO_LPASS_EXT_MCLK0_CMD_RCGR_DIRTY_M_BMSK                                                                 0x20
#define HWIO_LPASS_EXT_MCLK0_CMD_RCGR_DIRTY_M_SHFT                                                                  0x5
#define HWIO_LPASS_EXT_MCLK0_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                          0x10
#define HWIO_LPASS_EXT_MCLK0_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                           0x4
#define HWIO_LPASS_EXT_MCLK0_CMD_RCGR_ROOT_EN_BMSK                                                                  0x2
#define HWIO_LPASS_EXT_MCLK0_CMD_RCGR_ROOT_EN_SHFT                                                                  0x1
#define HWIO_LPASS_EXT_MCLK0_CMD_RCGR_UPDATE_BMSK                                                                   0x1
#define HWIO_LPASS_EXT_MCLK0_CMD_RCGR_UPDATE_SHFT                                                                   0x0

#define HWIO_LPASS_EXT_MCLK0_CFG_RCGR_ADDR                                                                   (LPASS_CC_REG_BASE      + 0x00020004)
#define HWIO_LPASS_EXT_MCLK0_CFG_RCGR_OFFS                                                                   (LPASS_CC_REG_BASE_OFFS + 0x00020004)
#define HWIO_LPASS_EXT_MCLK0_CFG_RCGR_RMSK                                                                       0x771f
#define HWIO_LPASS_EXT_MCLK0_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_EXT_MCLK0_CFG_RCGR_ADDR, HWIO_LPASS_EXT_MCLK0_CFG_RCGR_RMSK)
#define HWIO_LPASS_EXT_MCLK0_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_EXT_MCLK0_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_EXT_MCLK0_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_EXT_MCLK0_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_EXT_MCLK0_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_EXT_MCLK0_CFG_RCGR_ADDR,m,v,HWIO_LPASS_EXT_MCLK0_CFG_RCGR_IN)
#define HWIO_LPASS_EXT_MCLK0_CFG_RCGR_ALT_SRC_SEL_BMSK                                                           0x4000
#define HWIO_LPASS_EXT_MCLK0_CFG_RCGR_ALT_SRC_SEL_SHFT                                                              0xe
#define HWIO_LPASS_EXT_MCLK0_CFG_RCGR_MODE_BMSK                                                                  0x3000
#define HWIO_LPASS_EXT_MCLK0_CFG_RCGR_MODE_SHFT                                                                     0xc
#define HWIO_LPASS_EXT_MCLK0_CFG_RCGR_SRC_SEL_BMSK                                                                0x700
#define HWIO_LPASS_EXT_MCLK0_CFG_RCGR_SRC_SEL_SHFT                                                                  0x8
#define HWIO_LPASS_EXT_MCLK0_CFG_RCGR_SRC_DIV_BMSK                                                                 0x1f
#define HWIO_LPASS_EXT_MCLK0_CFG_RCGR_SRC_DIV_SHFT                                                                  0x0

#define HWIO_LPASS_EXT_MCLK0_M_ADDR                                                                          (LPASS_CC_REG_BASE      + 0x00020008)
#define HWIO_LPASS_EXT_MCLK0_M_OFFS                                                                          (LPASS_CC_REG_BASE_OFFS + 0x00020008)
#define HWIO_LPASS_EXT_MCLK0_M_RMSK                                                                                0xff
#define HWIO_LPASS_EXT_MCLK0_M_IN          \
        in_dword_masked(HWIO_LPASS_EXT_MCLK0_M_ADDR, HWIO_LPASS_EXT_MCLK0_M_RMSK)
#define HWIO_LPASS_EXT_MCLK0_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_EXT_MCLK0_M_ADDR, m)
#define HWIO_LPASS_EXT_MCLK0_M_OUT(v)      \
        out_dword(HWIO_LPASS_EXT_MCLK0_M_ADDR,v)
#define HWIO_LPASS_EXT_MCLK0_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_EXT_MCLK0_M_ADDR,m,v,HWIO_LPASS_EXT_MCLK0_M_IN)
#define HWIO_LPASS_EXT_MCLK0_M_M_BMSK                                                                              0xff
#define HWIO_LPASS_EXT_MCLK0_M_M_SHFT                                                                               0x0

#define HWIO_LPASS_EXT_MCLK0_N_ADDR                                                                          (LPASS_CC_REG_BASE      + 0x0002000c)
#define HWIO_LPASS_EXT_MCLK0_N_OFFS                                                                          (LPASS_CC_REG_BASE_OFFS + 0x0002000c)
#define HWIO_LPASS_EXT_MCLK0_N_RMSK                                                                                0xff
#define HWIO_LPASS_EXT_MCLK0_N_IN          \
        in_dword_masked(HWIO_LPASS_EXT_MCLK0_N_ADDR, HWIO_LPASS_EXT_MCLK0_N_RMSK)
#define HWIO_LPASS_EXT_MCLK0_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_EXT_MCLK0_N_ADDR, m)
#define HWIO_LPASS_EXT_MCLK0_N_OUT(v)      \
        out_dword(HWIO_LPASS_EXT_MCLK0_N_ADDR,v)
#define HWIO_LPASS_EXT_MCLK0_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_EXT_MCLK0_N_ADDR,m,v,HWIO_LPASS_EXT_MCLK0_N_IN)
#define HWIO_LPASS_EXT_MCLK0_N_NOT_N_MINUS_M_BMSK                                                                  0xff
#define HWIO_LPASS_EXT_MCLK0_N_NOT_N_MINUS_M_SHFT                                                                   0x0

#define HWIO_LPASS_EXT_MCLK0_D_ADDR                                                                          (LPASS_CC_REG_BASE      + 0x00020010)
#define HWIO_LPASS_EXT_MCLK0_D_OFFS                                                                          (LPASS_CC_REG_BASE_OFFS + 0x00020010)
#define HWIO_LPASS_EXT_MCLK0_D_RMSK                                                                                0xff
#define HWIO_LPASS_EXT_MCLK0_D_IN          \
        in_dword_masked(HWIO_LPASS_EXT_MCLK0_D_ADDR, HWIO_LPASS_EXT_MCLK0_D_RMSK)
#define HWIO_LPASS_EXT_MCLK0_D_INM(m)      \
        in_dword_masked(HWIO_LPASS_EXT_MCLK0_D_ADDR, m)
#define HWIO_LPASS_EXT_MCLK0_D_OUT(v)      \
        out_dword(HWIO_LPASS_EXT_MCLK0_D_ADDR,v)
#define HWIO_LPASS_EXT_MCLK0_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_EXT_MCLK0_D_ADDR,m,v,HWIO_LPASS_EXT_MCLK0_D_IN)
#define HWIO_LPASS_EXT_MCLK0_D_NOT_2D_BMSK                                                                         0xff
#define HWIO_LPASS_EXT_MCLK0_D_NOT_2D_SHFT                                                                          0x0

#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK0_CBCR_ADDR                                                            (LPASS_CC_REG_BASE      + 0x00020014)
#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK0_CBCR_OFFS                                                            (LPASS_CC_REG_BASE_OFFS + 0x00020014)
#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK0_CBCR_RMSK                                                            0x80000003
#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK0_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_EXT_MCLK0_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_EXT_MCLK0_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK0_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_EXT_MCLK0_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK0_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_EXT_MCLK0_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_EXT_MCLK0_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_EXT_MCLK0_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK0_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK0_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK0_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK0_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK0_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK0_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_LPASS_EXT_MCLK1_CMD_RCGR_ADDR                                                                   (LPASS_CC_REG_BASE      + 0x00021000)
#define HWIO_LPASS_EXT_MCLK1_CMD_RCGR_OFFS                                                                   (LPASS_CC_REG_BASE_OFFS + 0x00021000)
#define HWIO_LPASS_EXT_MCLK1_CMD_RCGR_RMSK                                                                   0x800000f3
#define HWIO_LPASS_EXT_MCLK1_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_EXT_MCLK1_CMD_RCGR_ADDR, HWIO_LPASS_EXT_MCLK1_CMD_RCGR_RMSK)
#define HWIO_LPASS_EXT_MCLK1_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_EXT_MCLK1_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_EXT_MCLK1_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_EXT_MCLK1_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_EXT_MCLK1_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_EXT_MCLK1_CMD_RCGR_ADDR,m,v,HWIO_LPASS_EXT_MCLK1_CMD_RCGR_IN)
#define HWIO_LPASS_EXT_MCLK1_CMD_RCGR_ROOT_OFF_BMSK                                                          0x80000000
#define HWIO_LPASS_EXT_MCLK1_CMD_RCGR_ROOT_OFF_SHFT                                                                0x1f
#define HWIO_LPASS_EXT_MCLK1_CMD_RCGR_DIRTY_D_BMSK                                                                 0x80
#define HWIO_LPASS_EXT_MCLK1_CMD_RCGR_DIRTY_D_SHFT                                                                  0x7
#define HWIO_LPASS_EXT_MCLK1_CMD_RCGR_DIRTY_N_BMSK                                                                 0x40
#define HWIO_LPASS_EXT_MCLK1_CMD_RCGR_DIRTY_N_SHFT                                                                  0x6
#define HWIO_LPASS_EXT_MCLK1_CMD_RCGR_DIRTY_M_BMSK                                                                 0x20
#define HWIO_LPASS_EXT_MCLK1_CMD_RCGR_DIRTY_M_SHFT                                                                  0x5
#define HWIO_LPASS_EXT_MCLK1_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                          0x10
#define HWIO_LPASS_EXT_MCLK1_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                           0x4
#define HWIO_LPASS_EXT_MCLK1_CMD_RCGR_ROOT_EN_BMSK                                                                  0x2
#define HWIO_LPASS_EXT_MCLK1_CMD_RCGR_ROOT_EN_SHFT                                                                  0x1
#define HWIO_LPASS_EXT_MCLK1_CMD_RCGR_UPDATE_BMSK                                                                   0x1
#define HWIO_LPASS_EXT_MCLK1_CMD_RCGR_UPDATE_SHFT                                                                   0x0

#define HWIO_LPASS_EXT_MCLK1_CFG_RCGR_ADDR                                                                   (LPASS_CC_REG_BASE      + 0x00021004)
#define HWIO_LPASS_EXT_MCLK1_CFG_RCGR_OFFS                                                                   (LPASS_CC_REG_BASE_OFFS + 0x00021004)
#define HWIO_LPASS_EXT_MCLK1_CFG_RCGR_RMSK                                                                       0x771f
#define HWIO_LPASS_EXT_MCLK1_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_EXT_MCLK1_CFG_RCGR_ADDR, HWIO_LPASS_EXT_MCLK1_CFG_RCGR_RMSK)
#define HWIO_LPASS_EXT_MCLK1_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_EXT_MCLK1_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_EXT_MCLK1_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_EXT_MCLK1_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_EXT_MCLK1_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_EXT_MCLK1_CFG_RCGR_ADDR,m,v,HWIO_LPASS_EXT_MCLK1_CFG_RCGR_IN)
#define HWIO_LPASS_EXT_MCLK1_CFG_RCGR_ALT_SRC_SEL_BMSK                                                           0x4000
#define HWIO_LPASS_EXT_MCLK1_CFG_RCGR_ALT_SRC_SEL_SHFT                                                              0xe
#define HWIO_LPASS_EXT_MCLK1_CFG_RCGR_MODE_BMSK                                                                  0x3000
#define HWIO_LPASS_EXT_MCLK1_CFG_RCGR_MODE_SHFT                                                                     0xc
#define HWIO_LPASS_EXT_MCLK1_CFG_RCGR_SRC_SEL_BMSK                                                                0x700
#define HWIO_LPASS_EXT_MCLK1_CFG_RCGR_SRC_SEL_SHFT                                                                  0x8
#define HWIO_LPASS_EXT_MCLK1_CFG_RCGR_SRC_DIV_BMSK                                                                 0x1f
#define HWIO_LPASS_EXT_MCLK1_CFG_RCGR_SRC_DIV_SHFT                                                                  0x0

#define HWIO_LPASS_EXT_MCLK1_M_ADDR                                                                          (LPASS_CC_REG_BASE      + 0x00021008)
#define HWIO_LPASS_EXT_MCLK1_M_OFFS                                                                          (LPASS_CC_REG_BASE_OFFS + 0x00021008)
#define HWIO_LPASS_EXT_MCLK1_M_RMSK                                                                                0xff
#define HWIO_LPASS_EXT_MCLK1_M_IN          \
        in_dword_masked(HWIO_LPASS_EXT_MCLK1_M_ADDR, HWIO_LPASS_EXT_MCLK1_M_RMSK)
#define HWIO_LPASS_EXT_MCLK1_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_EXT_MCLK1_M_ADDR, m)
#define HWIO_LPASS_EXT_MCLK1_M_OUT(v)      \
        out_dword(HWIO_LPASS_EXT_MCLK1_M_ADDR,v)
#define HWIO_LPASS_EXT_MCLK1_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_EXT_MCLK1_M_ADDR,m,v,HWIO_LPASS_EXT_MCLK1_M_IN)
#define HWIO_LPASS_EXT_MCLK1_M_M_BMSK                                                                              0xff
#define HWIO_LPASS_EXT_MCLK1_M_M_SHFT                                                                               0x0

#define HWIO_LPASS_EXT_MCLK1_N_ADDR                                                                          (LPASS_CC_REG_BASE      + 0x0002100c)
#define HWIO_LPASS_EXT_MCLK1_N_OFFS                                                                          (LPASS_CC_REG_BASE_OFFS + 0x0002100c)
#define HWIO_LPASS_EXT_MCLK1_N_RMSK                                                                                0xff
#define HWIO_LPASS_EXT_MCLK1_N_IN          \
        in_dword_masked(HWIO_LPASS_EXT_MCLK1_N_ADDR, HWIO_LPASS_EXT_MCLK1_N_RMSK)
#define HWIO_LPASS_EXT_MCLK1_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_EXT_MCLK1_N_ADDR, m)
#define HWIO_LPASS_EXT_MCLK1_N_OUT(v)      \
        out_dword(HWIO_LPASS_EXT_MCLK1_N_ADDR,v)
#define HWIO_LPASS_EXT_MCLK1_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_EXT_MCLK1_N_ADDR,m,v,HWIO_LPASS_EXT_MCLK1_N_IN)
#define HWIO_LPASS_EXT_MCLK1_N_NOT_N_MINUS_M_BMSK                                                                  0xff
#define HWIO_LPASS_EXT_MCLK1_N_NOT_N_MINUS_M_SHFT                                                                   0x0

#define HWIO_LPASS_EXT_MCLK1_D_ADDR                                                                          (LPASS_CC_REG_BASE      + 0x00021010)
#define HWIO_LPASS_EXT_MCLK1_D_OFFS                                                                          (LPASS_CC_REG_BASE_OFFS + 0x00021010)
#define HWIO_LPASS_EXT_MCLK1_D_RMSK                                                                                0xff
#define HWIO_LPASS_EXT_MCLK1_D_IN          \
        in_dword_masked(HWIO_LPASS_EXT_MCLK1_D_ADDR, HWIO_LPASS_EXT_MCLK1_D_RMSK)
#define HWIO_LPASS_EXT_MCLK1_D_INM(m)      \
        in_dword_masked(HWIO_LPASS_EXT_MCLK1_D_ADDR, m)
#define HWIO_LPASS_EXT_MCLK1_D_OUT(v)      \
        out_dword(HWIO_LPASS_EXT_MCLK1_D_ADDR,v)
#define HWIO_LPASS_EXT_MCLK1_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_EXT_MCLK1_D_ADDR,m,v,HWIO_LPASS_EXT_MCLK1_D_IN)
#define HWIO_LPASS_EXT_MCLK1_D_NOT_2D_BMSK                                                                         0xff
#define HWIO_LPASS_EXT_MCLK1_D_NOT_2D_SHFT                                                                          0x0

#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK1_CBCR_ADDR                                                            (LPASS_CC_REG_BASE      + 0x00021014)
#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK1_CBCR_OFFS                                                            (LPASS_CC_REG_BASE_OFFS + 0x00021014)
#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK1_CBCR_RMSK                                                            0x80000003
#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK1_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_EXT_MCLK1_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_EXT_MCLK1_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK1_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_EXT_MCLK1_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK1_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_EXT_MCLK1_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_EXT_MCLK1_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_EXT_MCLK1_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK1_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK1_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK1_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK1_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK1_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK1_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_LPASS_EXT_MCLK2_CMD_RCGR_ADDR                                                                   (LPASS_CC_REG_BASE      + 0x00022000)
#define HWIO_LPASS_EXT_MCLK2_CMD_RCGR_OFFS                                                                   (LPASS_CC_REG_BASE_OFFS + 0x00022000)
#define HWIO_LPASS_EXT_MCLK2_CMD_RCGR_RMSK                                                                   0x800000f3
#define HWIO_LPASS_EXT_MCLK2_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_EXT_MCLK2_CMD_RCGR_ADDR, HWIO_LPASS_EXT_MCLK2_CMD_RCGR_RMSK)
#define HWIO_LPASS_EXT_MCLK2_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_EXT_MCLK2_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_EXT_MCLK2_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_EXT_MCLK2_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_EXT_MCLK2_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_EXT_MCLK2_CMD_RCGR_ADDR,m,v,HWIO_LPASS_EXT_MCLK2_CMD_RCGR_IN)
#define HWIO_LPASS_EXT_MCLK2_CMD_RCGR_ROOT_OFF_BMSK                                                          0x80000000
#define HWIO_LPASS_EXT_MCLK2_CMD_RCGR_ROOT_OFF_SHFT                                                                0x1f
#define HWIO_LPASS_EXT_MCLK2_CMD_RCGR_DIRTY_D_BMSK                                                                 0x80
#define HWIO_LPASS_EXT_MCLK2_CMD_RCGR_DIRTY_D_SHFT                                                                  0x7
#define HWIO_LPASS_EXT_MCLK2_CMD_RCGR_DIRTY_N_BMSK                                                                 0x40
#define HWIO_LPASS_EXT_MCLK2_CMD_RCGR_DIRTY_N_SHFT                                                                  0x6
#define HWIO_LPASS_EXT_MCLK2_CMD_RCGR_DIRTY_M_BMSK                                                                 0x20
#define HWIO_LPASS_EXT_MCLK2_CMD_RCGR_DIRTY_M_SHFT                                                                  0x5
#define HWIO_LPASS_EXT_MCLK2_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                          0x10
#define HWIO_LPASS_EXT_MCLK2_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                           0x4
#define HWIO_LPASS_EXT_MCLK2_CMD_RCGR_ROOT_EN_BMSK                                                                  0x2
#define HWIO_LPASS_EXT_MCLK2_CMD_RCGR_ROOT_EN_SHFT                                                                  0x1
#define HWIO_LPASS_EXT_MCLK2_CMD_RCGR_UPDATE_BMSK                                                                   0x1
#define HWIO_LPASS_EXT_MCLK2_CMD_RCGR_UPDATE_SHFT                                                                   0x0

#define HWIO_LPASS_EXT_MCLK2_CFG_RCGR_ADDR                                                                   (LPASS_CC_REG_BASE      + 0x00022004)
#define HWIO_LPASS_EXT_MCLK2_CFG_RCGR_OFFS                                                                   (LPASS_CC_REG_BASE_OFFS + 0x00022004)
#define HWIO_LPASS_EXT_MCLK2_CFG_RCGR_RMSK                                                                       0x771f
#define HWIO_LPASS_EXT_MCLK2_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_EXT_MCLK2_CFG_RCGR_ADDR, HWIO_LPASS_EXT_MCLK2_CFG_RCGR_RMSK)
#define HWIO_LPASS_EXT_MCLK2_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_EXT_MCLK2_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_EXT_MCLK2_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_EXT_MCLK2_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_EXT_MCLK2_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_EXT_MCLK2_CFG_RCGR_ADDR,m,v,HWIO_LPASS_EXT_MCLK2_CFG_RCGR_IN)
#define HWIO_LPASS_EXT_MCLK2_CFG_RCGR_ALT_SRC_SEL_BMSK                                                           0x4000
#define HWIO_LPASS_EXT_MCLK2_CFG_RCGR_ALT_SRC_SEL_SHFT                                                              0xe
#define HWIO_LPASS_EXT_MCLK2_CFG_RCGR_MODE_BMSK                                                                  0x3000
#define HWIO_LPASS_EXT_MCLK2_CFG_RCGR_MODE_SHFT                                                                     0xc
#define HWIO_LPASS_EXT_MCLK2_CFG_RCGR_SRC_SEL_BMSK                                                                0x700
#define HWIO_LPASS_EXT_MCLK2_CFG_RCGR_SRC_SEL_SHFT                                                                  0x8
#define HWIO_LPASS_EXT_MCLK2_CFG_RCGR_SRC_DIV_BMSK                                                                 0x1f
#define HWIO_LPASS_EXT_MCLK2_CFG_RCGR_SRC_DIV_SHFT                                                                  0x0

#define HWIO_LPASS_EXT_MCLK2_M_ADDR                                                                          (LPASS_CC_REG_BASE      + 0x00022008)
#define HWIO_LPASS_EXT_MCLK2_M_OFFS                                                                          (LPASS_CC_REG_BASE_OFFS + 0x00022008)
#define HWIO_LPASS_EXT_MCLK2_M_RMSK                                                                                0xff
#define HWIO_LPASS_EXT_MCLK2_M_IN          \
        in_dword_masked(HWIO_LPASS_EXT_MCLK2_M_ADDR, HWIO_LPASS_EXT_MCLK2_M_RMSK)
#define HWIO_LPASS_EXT_MCLK2_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_EXT_MCLK2_M_ADDR, m)
#define HWIO_LPASS_EXT_MCLK2_M_OUT(v)      \
        out_dword(HWIO_LPASS_EXT_MCLK2_M_ADDR,v)
#define HWIO_LPASS_EXT_MCLK2_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_EXT_MCLK2_M_ADDR,m,v,HWIO_LPASS_EXT_MCLK2_M_IN)
#define HWIO_LPASS_EXT_MCLK2_M_M_BMSK                                                                              0xff
#define HWIO_LPASS_EXT_MCLK2_M_M_SHFT                                                                               0x0

#define HWIO_LPASS_EXT_MCLK2_N_ADDR                                                                          (LPASS_CC_REG_BASE      + 0x0002200c)
#define HWIO_LPASS_EXT_MCLK2_N_OFFS                                                                          (LPASS_CC_REG_BASE_OFFS + 0x0002200c)
#define HWIO_LPASS_EXT_MCLK2_N_RMSK                                                                                0xff
#define HWIO_LPASS_EXT_MCLK2_N_IN          \
        in_dword_masked(HWIO_LPASS_EXT_MCLK2_N_ADDR, HWIO_LPASS_EXT_MCLK2_N_RMSK)
#define HWIO_LPASS_EXT_MCLK2_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_EXT_MCLK2_N_ADDR, m)
#define HWIO_LPASS_EXT_MCLK2_N_OUT(v)      \
        out_dword(HWIO_LPASS_EXT_MCLK2_N_ADDR,v)
#define HWIO_LPASS_EXT_MCLK2_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_EXT_MCLK2_N_ADDR,m,v,HWIO_LPASS_EXT_MCLK2_N_IN)
#define HWIO_LPASS_EXT_MCLK2_N_NOT_N_MINUS_M_BMSK                                                                  0xff
#define HWIO_LPASS_EXT_MCLK2_N_NOT_N_MINUS_M_SHFT                                                                   0x0

#define HWIO_LPASS_EXT_MCLK2_D_ADDR                                                                          (LPASS_CC_REG_BASE      + 0x00022010)
#define HWIO_LPASS_EXT_MCLK2_D_OFFS                                                                          (LPASS_CC_REG_BASE_OFFS + 0x00022010)
#define HWIO_LPASS_EXT_MCLK2_D_RMSK                                                                                0xff
#define HWIO_LPASS_EXT_MCLK2_D_IN          \
        in_dword_masked(HWIO_LPASS_EXT_MCLK2_D_ADDR, HWIO_LPASS_EXT_MCLK2_D_RMSK)
#define HWIO_LPASS_EXT_MCLK2_D_INM(m)      \
        in_dword_masked(HWIO_LPASS_EXT_MCLK2_D_ADDR, m)
#define HWIO_LPASS_EXT_MCLK2_D_OUT(v)      \
        out_dword(HWIO_LPASS_EXT_MCLK2_D_ADDR,v)
#define HWIO_LPASS_EXT_MCLK2_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_EXT_MCLK2_D_ADDR,m,v,HWIO_LPASS_EXT_MCLK2_D_IN)
#define HWIO_LPASS_EXT_MCLK2_D_NOT_2D_BMSK                                                                         0xff
#define HWIO_LPASS_EXT_MCLK2_D_NOT_2D_SHFT                                                                          0x0

#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK2_CBCR_ADDR                                                            (LPASS_CC_REG_BASE      + 0x00022014)
#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK2_CBCR_OFFS                                                            (LPASS_CC_REG_BASE_OFFS + 0x00022014)
#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK2_CBCR_RMSK                                                            0x80000003
#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK2_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_EXT_MCLK2_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_EXT_MCLK2_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK2_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_EXT_MCLK2_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK2_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_EXT_MCLK2_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_EXT_MCLK2_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_EXT_MCLK2_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK2_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK2_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK2_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK2_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK2_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_LPASS_AUDIO_CORE_EXT_MCLK2_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR_ADDR                                                    (LPASS_CC_REG_BASE      + 0x00023000)
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR_OFFS                                                    (LPASS_CC_REG_BASE_OFFS + 0x00023000)
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR_RMSK                                                    0x80000003
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR_HW_CTL_BMSK                                                    0x2
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR_HW_CTL_SHFT                                                    0x1
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_LPASS_AUDIO_CORE_SYSNOC_SWAY_CORE_CBCR_ADDR                                                     (LPASS_CC_REG_BASE      + 0x00024000)
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_SWAY_CORE_CBCR_OFFS                                                     (LPASS_CC_REG_BASE_OFFS + 0x00024000)
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_SWAY_CORE_CBCR_RMSK                                                     0x80000003
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_SWAY_CORE_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_SYSNOC_SWAY_CORE_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_SYSNOC_SWAY_CORE_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_SWAY_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_SYSNOC_SWAY_CORE_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_SWAY_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_SYSNOC_SWAY_CORE_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_SWAY_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_SYSNOC_SWAY_CORE_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_SYSNOC_SWAY_CORE_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_SWAY_CORE_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_SWAY_CORE_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_SWAY_CORE_CBCR_HW_CTL_BMSK                                                     0x2
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_SWAY_CORE_CBCR_HW_CTL_SHFT                                                     0x1
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_SWAY_CORE_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_LPASS_AUDIO_CORE_SYSNOC_SWAY_CORE_CBCR_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_ADDR                                             (LPASS_CC_REG_BASE      + 0x00037008)
#define HWIO_LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_OFFS                                             (LPASS_CC_REG_BASE_OFFS + 0x00037008)
#define HWIO_LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_RMSK                                                    0x1
#define HWIO_LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_IN          \
        in_dword_masked(HWIO_LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_ADDR, HWIO_LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_RMSK)
#define HWIO_LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_INM(m)      \
        in_dword_masked(HWIO_LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_ADDR, m)
#define HWIO_LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_OUT(v)      \
        out_dword(HWIO_LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_ADDR,v)
#define HWIO_LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_ADDR,m,v,HWIO_LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_IN)
#define HWIO_LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_LPASS_CORE_SEQUENCE_ABORT_IRQ_EN_BMSK                   0x1
#define HWIO_LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6_LPASS_CORE_SEQUENCE_ABORT_IRQ_EN_SHFT                   0x0

#define HWIO_LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_ADDR                                           (LPASS_CC_REG_BASE      + 0x00038008)
#define HWIO_LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_OFFS                                           (LPASS_CC_REG_BASE_OFFS + 0x00038008)
#define HWIO_LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_RMSK                                                  0x1
#define HWIO_LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_IN          \
        in_dword_masked(HWIO_LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_ADDR, HWIO_LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_RMSK)
#define HWIO_LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_INM(m)      \
        in_dword_masked(HWIO_LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_ADDR, m)
#define HWIO_LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_OUT(v)      \
        out_dword(HWIO_LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_ADDR,v)
#define HWIO_LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_ADDR,m,v,HWIO_LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_IN)
#define HWIO_LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_LPASS_CORE_SEQUENCE_ABORT_IRQ_EN_BMSK                 0x1
#define HWIO_LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS_LPASS_CORE_SEQUENCE_ABORT_IRQ_EN_SHFT                 0x0

#define HWIO_LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CBCR_ADDR                                                     (LPASS_CC_REG_BASE      + 0x0003b000)
#define HWIO_LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CBCR_OFFS                                                     (LPASS_CC_REG_BASE_OFFS + 0x0003b000)
#define HWIO_LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CBCR_RMSK                                                     0x80000003
#define HWIO_LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CBCR_HW_CTL_BMSK                                                     0x2
#define HWIO_LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CBCR_HW_CTL_SHFT                                                     0x1
#define HWIO_LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CBCR_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_LPASS_JBIST_PLL_SRC_SEL_ADDR                                                                    (LPASS_CC_REG_BASE      + 0x0003e000)
#define HWIO_LPASS_JBIST_PLL_SRC_SEL_OFFS                                                                    (LPASS_CC_REG_BASE_OFFS + 0x0003e000)
#define HWIO_LPASS_JBIST_PLL_SRC_SEL_RMSK                                                                           0x3
#define HWIO_LPASS_JBIST_PLL_SRC_SEL_IN          \
        in_dword_masked(HWIO_LPASS_JBIST_PLL_SRC_SEL_ADDR, HWIO_LPASS_JBIST_PLL_SRC_SEL_RMSK)
#define HWIO_LPASS_JBIST_PLL_SRC_SEL_INM(m)      \
        in_dword_masked(HWIO_LPASS_JBIST_PLL_SRC_SEL_ADDR, m)
#define HWIO_LPASS_JBIST_PLL_SRC_SEL_OUT(v)      \
        out_dword(HWIO_LPASS_JBIST_PLL_SRC_SEL_ADDR,v)
#define HWIO_LPASS_JBIST_PLL_SRC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_JBIST_PLL_SRC_SEL_ADDR,m,v,HWIO_LPASS_JBIST_PLL_SRC_SEL_IN)
#define HWIO_LPASS_JBIST_PLL_SRC_SEL_JBIST_PLL_CLK_SRC_SEL_BMSK                                                     0x3
#define HWIO_LPASS_JBIST_PLL_SRC_SEL_JBIST_PLL_CLK_SRC_SEL_SHFT                                                     0x0

#define HWIO_LPASS_JBIST_MODE_ADDR                                                                           (LPASS_CC_REG_BASE      + 0x0003e004)
#define HWIO_LPASS_JBIST_MODE_OFFS                                                                           (LPASS_CC_REG_BASE_OFFS + 0x0003e004)
#define HWIO_LPASS_JBIST_MODE_RMSK                                                                           0xffffffff
#define HWIO_LPASS_JBIST_MODE_IN          \
        in_dword_masked(HWIO_LPASS_JBIST_MODE_ADDR, HWIO_LPASS_JBIST_MODE_RMSK)
#define HWIO_LPASS_JBIST_MODE_INM(m)      \
        in_dword_masked(HWIO_LPASS_JBIST_MODE_ADDR, m)
#define HWIO_LPASS_JBIST_MODE_OUT(v)      \
        out_dword(HWIO_LPASS_JBIST_MODE_ADDR,v)
#define HWIO_LPASS_JBIST_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_JBIST_MODE_ADDR,m,v,HWIO_LPASS_JBIST_MODE_IN)
#define HWIO_LPASS_JBIST_MODE_RESERVE_BITS31_4_BMSK                                                          0xfffffff0
#define HWIO_LPASS_JBIST_MODE_RESERVE_BITS31_4_SHFT                                                                 0x4
#define HWIO_LPASS_JBIST_MODE_START_MEAS_BMSK                                                                       0x8
#define HWIO_LPASS_JBIST_MODE_START_MEAS_SHFT                                                                       0x3
#define HWIO_LPASS_JBIST_MODE_JBIST_TEST_BMSK                                                                       0x4
#define HWIO_LPASS_JBIST_MODE_JBIST_TEST_SHFT                                                                       0x2
#define HWIO_LPASS_JBIST_MODE_RESET_N_BMSK                                                                          0x2
#define HWIO_LPASS_JBIST_MODE_RESET_N_SHFT                                                                          0x1
#define HWIO_LPASS_JBIST_MODE_SLEEP_N_BMSK                                                                          0x1
#define HWIO_LPASS_JBIST_MODE_SLEEP_N_SHFT                                                                          0x0

#define HWIO_LPASS_JBIST_CONFIG_CTL_ADDR                                                                     (LPASS_CC_REG_BASE      + 0x0003e008)
#define HWIO_LPASS_JBIST_CONFIG_CTL_OFFS                                                                     (LPASS_CC_REG_BASE_OFFS + 0x0003e008)
#define HWIO_LPASS_JBIST_CONFIG_CTL_RMSK                                                                     0xffffffff
#define HWIO_LPASS_JBIST_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_LPASS_JBIST_CONFIG_CTL_ADDR, HWIO_LPASS_JBIST_CONFIG_CTL_RMSK)
#define HWIO_LPASS_JBIST_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_LPASS_JBIST_CONFIG_CTL_ADDR, m)
#define HWIO_LPASS_JBIST_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_LPASS_JBIST_CONFIG_CTL_ADDR,v)
#define HWIO_LPASS_JBIST_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_JBIST_CONFIG_CTL_ADDR,m,v,HWIO_LPASS_JBIST_CONFIG_CTL_IN)
#define HWIO_LPASS_JBIST_CONFIG_CTL_JBIST_CONFIG_CTL_BMSK                                                    0xffffffff
#define HWIO_LPASS_JBIST_CONFIG_CTL_JBIST_CONFIG_CTL_SHFT                                                           0x0

#define HWIO_LPASS_JBIST_USER_CTL_ADDR                                                                       (LPASS_CC_REG_BASE      + 0x0003e00c)
#define HWIO_LPASS_JBIST_USER_CTL_OFFS                                                                       (LPASS_CC_REG_BASE_OFFS + 0x0003e00c)
#define HWIO_LPASS_JBIST_USER_CTL_RMSK                                                                       0xffffffff
#define HWIO_LPASS_JBIST_USER_CTL_IN          \
        in_dword_masked(HWIO_LPASS_JBIST_USER_CTL_ADDR, HWIO_LPASS_JBIST_USER_CTL_RMSK)
#define HWIO_LPASS_JBIST_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_LPASS_JBIST_USER_CTL_ADDR, m)
#define HWIO_LPASS_JBIST_USER_CTL_OUT(v)      \
        out_dword(HWIO_LPASS_JBIST_USER_CTL_ADDR,v)
#define HWIO_LPASS_JBIST_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_JBIST_USER_CTL_ADDR,m,v,HWIO_LPASS_JBIST_USER_CTL_IN)
#define HWIO_LPASS_JBIST_USER_CTL_JBIST_USER_CTL_BMSK                                                        0xffffffff
#define HWIO_LPASS_JBIST_USER_CTL_JBIST_USER_CTL_SHFT                                                               0x0

#define HWIO_LPASS_JBIST_USER_CTL_U_ADDR                                                                     (LPASS_CC_REG_BASE      + 0x0003e010)
#define HWIO_LPASS_JBIST_USER_CTL_U_OFFS                                                                     (LPASS_CC_REG_BASE_OFFS + 0x0003e010)
#define HWIO_LPASS_JBIST_USER_CTL_U_RMSK                                                                     0xffffffff
#define HWIO_LPASS_JBIST_USER_CTL_U_IN          \
        in_dword_masked(HWIO_LPASS_JBIST_USER_CTL_U_ADDR, HWIO_LPASS_JBIST_USER_CTL_U_RMSK)
#define HWIO_LPASS_JBIST_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_LPASS_JBIST_USER_CTL_U_ADDR, m)
#define HWIO_LPASS_JBIST_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_LPASS_JBIST_USER_CTL_U_ADDR,v)
#define HWIO_LPASS_JBIST_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_JBIST_USER_CTL_U_ADDR,m,v,HWIO_LPASS_JBIST_USER_CTL_U_IN)
#define HWIO_LPASS_JBIST_USER_CTL_U_JBIST_USER_CTL_U_BMSK                                                    0xffffffff
#define HWIO_LPASS_JBIST_USER_CTL_U_JBIST_USER_CTL_U_SHFT                                                           0x0

#define HWIO_LPASS_JBIST_TEST_CTL_ADDR                                                                       (LPASS_CC_REG_BASE      + 0x00003e14)
#define HWIO_LPASS_JBIST_TEST_CTL_OFFS                                                                       (LPASS_CC_REG_BASE_OFFS + 0x00003e14)
#define HWIO_LPASS_JBIST_TEST_CTL_RMSK                                                                       0xffffffff
#define HWIO_LPASS_JBIST_TEST_CTL_IN          \
        in_dword_masked(HWIO_LPASS_JBIST_TEST_CTL_ADDR, HWIO_LPASS_JBIST_TEST_CTL_RMSK)
#define HWIO_LPASS_JBIST_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_LPASS_JBIST_TEST_CTL_ADDR, m)
#define HWIO_LPASS_JBIST_TEST_CTL_OUT(v)      \
        out_dword(HWIO_LPASS_JBIST_TEST_CTL_ADDR,v)
#define HWIO_LPASS_JBIST_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_JBIST_TEST_CTL_ADDR,m,v,HWIO_LPASS_JBIST_TEST_CTL_IN)
#define HWIO_LPASS_JBIST_TEST_CTL_JBIST_TEST_CTL_BMSK                                                        0xffffffff
#define HWIO_LPASS_JBIST_TEST_CTL_JBIST_TEST_CTL_SHFT                                                               0x0

#define HWIO_LPASS_JBIST_STATUS_ADDR                                                                         (LPASS_CC_REG_BASE      + 0x0003e018)
#define HWIO_LPASS_JBIST_STATUS_OFFS                                                                         (LPASS_CC_REG_BASE_OFFS + 0x0003e018)
#define HWIO_LPASS_JBIST_STATUS_RMSK                                                                         0xffffffff
#define HWIO_LPASS_JBIST_STATUS_IN          \
        in_dword_masked(HWIO_LPASS_JBIST_STATUS_ADDR, HWIO_LPASS_JBIST_STATUS_RMSK)
#define HWIO_LPASS_JBIST_STATUS_INM(m)      \
        in_dword_masked(HWIO_LPASS_JBIST_STATUS_ADDR, m)
#define HWIO_LPASS_JBIST_STATUS_JBIST_STATUS_BMSK                                                            0xffffffff
#define HWIO_LPASS_JBIST_STATUS_JBIST_STATUS_SHFT                                                                   0x0

#define HWIO_LPASS_JBIST_MEAS_DONE_ADDR                                                                      (LPASS_CC_REG_BASE      + 0x0003e01c)
#define HWIO_LPASS_JBIST_MEAS_DONE_OFFS                                                                      (LPASS_CC_REG_BASE_OFFS + 0x0003e01c)
#define HWIO_LPASS_JBIST_MEAS_DONE_RMSK                                                                      0xffffffff
#define HWIO_LPASS_JBIST_MEAS_DONE_IN          \
        in_dword_masked(HWIO_LPASS_JBIST_MEAS_DONE_ADDR, HWIO_LPASS_JBIST_MEAS_DONE_RMSK)
#define HWIO_LPASS_JBIST_MEAS_DONE_INM(m)      \
        in_dword_masked(HWIO_LPASS_JBIST_MEAS_DONE_ADDR, m)
#define HWIO_LPASS_JBIST_MEAS_DONE_OUT(v)      \
        out_dword(HWIO_LPASS_JBIST_MEAS_DONE_ADDR,v)
#define HWIO_LPASS_JBIST_MEAS_DONE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_JBIST_MEAS_DONE_ADDR,m,v,HWIO_LPASS_JBIST_MEAS_DONE_IN)
#define HWIO_LPASS_JBIST_MEAS_DONE_RESERVE_BITS31_1_BMSK                                                     0xfffffffe
#define HWIO_LPASS_JBIST_MEAS_DONE_RESERVE_BITS31_1_SHFT                                                            0x1
#define HWIO_LPASS_JBIST_MEAS_DONE_JBIST_MEAS_DONE_BMSK                                                             0x1
#define HWIO_LPASS_JBIST_MEAS_DONE_JBIST_MEAS_DONE_SHFT                                                             0x0

#define HWIO_LPASS_INT_I2S0_1_CMD_RCGR_ADDR                                                                  (LPASS_CC_REG_BASE      + 0x00046000)
#define HWIO_LPASS_INT_I2S0_1_CMD_RCGR_OFFS                                                                  (LPASS_CC_REG_BASE_OFFS + 0x00046000)
#define HWIO_LPASS_INT_I2S0_1_CMD_RCGR_RMSK                                                                  0x800000f3
#define HWIO_LPASS_INT_I2S0_1_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_INT_I2S0_1_CMD_RCGR_ADDR, HWIO_LPASS_INT_I2S0_1_CMD_RCGR_RMSK)
#define HWIO_LPASS_INT_I2S0_1_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_INT_I2S0_1_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_INT_I2S0_1_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_INT_I2S0_1_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_INT_I2S0_1_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_INT_I2S0_1_CMD_RCGR_ADDR,m,v,HWIO_LPASS_INT_I2S0_1_CMD_RCGR_IN)
#define HWIO_LPASS_INT_I2S0_1_CMD_RCGR_ROOT_OFF_BMSK                                                         0x80000000
#define HWIO_LPASS_INT_I2S0_1_CMD_RCGR_ROOT_OFF_SHFT                                                               0x1f
#define HWIO_LPASS_INT_I2S0_1_CMD_RCGR_DIRTY_D_BMSK                                                                0x80
#define HWIO_LPASS_INT_I2S0_1_CMD_RCGR_DIRTY_D_SHFT                                                                 0x7
#define HWIO_LPASS_INT_I2S0_1_CMD_RCGR_DIRTY_N_BMSK                                                                0x40
#define HWIO_LPASS_INT_I2S0_1_CMD_RCGR_DIRTY_N_SHFT                                                                 0x6
#define HWIO_LPASS_INT_I2S0_1_CMD_RCGR_DIRTY_M_BMSK                                                                0x20
#define HWIO_LPASS_INT_I2S0_1_CMD_RCGR_DIRTY_M_SHFT                                                                 0x5
#define HWIO_LPASS_INT_I2S0_1_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                         0x10
#define HWIO_LPASS_INT_I2S0_1_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                          0x4
#define HWIO_LPASS_INT_I2S0_1_CMD_RCGR_ROOT_EN_BMSK                                                                 0x2
#define HWIO_LPASS_INT_I2S0_1_CMD_RCGR_ROOT_EN_SHFT                                                                 0x1
#define HWIO_LPASS_INT_I2S0_1_CMD_RCGR_UPDATE_BMSK                                                                  0x1
#define HWIO_LPASS_INT_I2S0_1_CMD_RCGR_UPDATE_SHFT                                                                  0x0

#define HWIO_LPASS_INT_I2S0_1_CFG_RCGR_ADDR                                                                  (LPASS_CC_REG_BASE      + 0x00046004)
#define HWIO_LPASS_INT_I2S0_1_CFG_RCGR_OFFS                                                                  (LPASS_CC_REG_BASE_OFFS + 0x00046004)
#define HWIO_LPASS_INT_I2S0_1_CFG_RCGR_RMSK                                                                      0x771f
#define HWIO_LPASS_INT_I2S0_1_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_INT_I2S0_1_CFG_RCGR_ADDR, HWIO_LPASS_INT_I2S0_1_CFG_RCGR_RMSK)
#define HWIO_LPASS_INT_I2S0_1_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_INT_I2S0_1_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_INT_I2S0_1_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_INT_I2S0_1_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_INT_I2S0_1_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_INT_I2S0_1_CFG_RCGR_ADDR,m,v,HWIO_LPASS_INT_I2S0_1_CFG_RCGR_IN)
#define HWIO_LPASS_INT_I2S0_1_CFG_RCGR_ALT_SRC_SEL_BMSK                                                          0x4000
#define HWIO_LPASS_INT_I2S0_1_CFG_RCGR_ALT_SRC_SEL_SHFT                                                             0xe
#define HWIO_LPASS_INT_I2S0_1_CFG_RCGR_MODE_BMSK                                                                 0x3000
#define HWIO_LPASS_INT_I2S0_1_CFG_RCGR_MODE_SHFT                                                                    0xc
#define HWIO_LPASS_INT_I2S0_1_CFG_RCGR_SRC_SEL_BMSK                                                               0x700
#define HWIO_LPASS_INT_I2S0_1_CFG_RCGR_SRC_SEL_SHFT                                                                 0x8
#define HWIO_LPASS_INT_I2S0_1_CFG_RCGR_SRC_DIV_BMSK                                                                0x1f
#define HWIO_LPASS_INT_I2S0_1_CFG_RCGR_SRC_DIV_SHFT                                                                 0x0

#define HWIO_LPASS_INT_I2S0_1_M_ADDR                                                                         (LPASS_CC_REG_BASE      + 0x00046008)
#define HWIO_LPASS_INT_I2S0_1_M_OFFS                                                                         (LPASS_CC_REG_BASE_OFFS + 0x00046008)
#define HWIO_LPASS_INT_I2S0_1_M_RMSK                                                                               0xff
#define HWIO_LPASS_INT_I2S0_1_M_IN          \
        in_dword_masked(HWIO_LPASS_INT_I2S0_1_M_ADDR, HWIO_LPASS_INT_I2S0_1_M_RMSK)
#define HWIO_LPASS_INT_I2S0_1_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_INT_I2S0_1_M_ADDR, m)
#define HWIO_LPASS_INT_I2S0_1_M_OUT(v)      \
        out_dword(HWIO_LPASS_INT_I2S0_1_M_ADDR,v)
#define HWIO_LPASS_INT_I2S0_1_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_INT_I2S0_1_M_ADDR,m,v,HWIO_LPASS_INT_I2S0_1_M_IN)
#define HWIO_LPASS_INT_I2S0_1_M_M_BMSK                                                                             0xff
#define HWIO_LPASS_INT_I2S0_1_M_M_SHFT                                                                              0x0

#define HWIO_LPASS_INT_I2S0_1_N_ADDR                                                                         (LPASS_CC_REG_BASE      + 0x0004600c)
#define HWIO_LPASS_INT_I2S0_1_N_OFFS                                                                         (LPASS_CC_REG_BASE_OFFS + 0x0004600c)
#define HWIO_LPASS_INT_I2S0_1_N_RMSK                                                                               0xff
#define HWIO_LPASS_INT_I2S0_1_N_IN          \
        in_dword_masked(HWIO_LPASS_INT_I2S0_1_N_ADDR, HWIO_LPASS_INT_I2S0_1_N_RMSK)
#define HWIO_LPASS_INT_I2S0_1_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_INT_I2S0_1_N_ADDR, m)
#define HWIO_LPASS_INT_I2S0_1_N_OUT(v)      \
        out_dword(HWIO_LPASS_INT_I2S0_1_N_ADDR,v)
#define HWIO_LPASS_INT_I2S0_1_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_INT_I2S0_1_N_ADDR,m,v,HWIO_LPASS_INT_I2S0_1_N_IN)
#define HWIO_LPASS_INT_I2S0_1_N_NOT_N_MINUS_M_BMSK                                                                 0xff
#define HWIO_LPASS_INT_I2S0_1_N_NOT_N_MINUS_M_SHFT                                                                  0x0

#define HWIO_LPASS_INT_I2S0_1_D_ADDR                                                                         (LPASS_CC_REG_BASE      + 0x00046010)
#define HWIO_LPASS_INT_I2S0_1_D_OFFS                                                                         (LPASS_CC_REG_BASE_OFFS + 0x00046010)
#define HWIO_LPASS_INT_I2S0_1_D_RMSK                                                                               0xff
#define HWIO_LPASS_INT_I2S0_1_D_IN          \
        in_dword_masked(HWIO_LPASS_INT_I2S0_1_D_ADDR, HWIO_LPASS_INT_I2S0_1_D_RMSK)
#define HWIO_LPASS_INT_I2S0_1_D_INM(m)      \
        in_dword_masked(HWIO_LPASS_INT_I2S0_1_D_ADDR, m)
#define HWIO_LPASS_INT_I2S0_1_D_OUT(v)      \
        out_dword(HWIO_LPASS_INT_I2S0_1_D_ADDR,v)
#define HWIO_LPASS_INT_I2S0_1_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_INT_I2S0_1_D_ADDR,m,v,HWIO_LPASS_INT_I2S0_1_D_IN)
#define HWIO_LPASS_INT_I2S0_1_D_NOT_2D_BMSK                                                                        0xff
#define HWIO_LPASS_INT_I2S0_1_D_NOT_2D_SHFT                                                                         0x0

#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_IBIT_CBCR_ADDR                                                      (LPASS_CC_REG_BASE      + 0x00046014)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_IBIT_CBCR_OFFS                                                      (LPASS_CC_REG_BASE_OFFS + 0x00046014)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_IBIT_CBCR_RMSK                                                      0x80000003
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_IBIT_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_IBIT_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_IBIT_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_IBIT_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_IBIT_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_IBIT_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_IBIT_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_IBIT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_IBIT_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_IBIT_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_IBIT_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_IBIT_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_IBIT_CBCR_HW_CTL_BMSK                                                      0x2
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_IBIT_CBCR_HW_CTL_SHFT                                                      0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_IBIT_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_IBIT_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EBIT_CBCR_ADDR                                                      (LPASS_CC_REG_BASE      + 0x00046018)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EBIT_CBCR_OFFS                                                      (LPASS_CC_REG_BASE_OFFS + 0x00046018)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EBIT_CBCR_RMSK                                                      0x80000003
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EBIT_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EBIT_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EBIT_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EBIT_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EBIT_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EBIT_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EBIT_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EBIT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EBIT_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EBIT_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EBIT_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EBIT_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EBIT_CBCR_HW_CTL_BMSK                                                      0x2
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EBIT_CBCR_HW_CTL_SHFT                                                      0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EBIT_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EBIT_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EXT_CLK_DETECT_ADDR                                                 (LPASS_CC_REG_BASE      + 0x0004601c)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EXT_CLK_DETECT_OFFS                                                 (LPASS_CC_REG_BASE_OFFS + 0x0004601c)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EXT_CLK_DETECT_RMSK                                                 0x80007f13
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EXT_CLK_DETECT_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EXT_CLK_DETECT_ADDR, HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EXT_CLK_DETECT_RMSK)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EXT_CLK_DETECT_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EXT_CLK_DETECT_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EXT_CLK_DETECT_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EXT_CLK_DETECT_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EXT_CLK_DETECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EXT_CLK_DETECT_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EXT_CLK_DETECT_IN)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EXT_CLK_DETECT_CLK_INACTIVE_IRQ_BMSK                                0x80000000
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EXT_CLK_DETECT_CLK_INACTIVE_IRQ_SHFT                                      0x1f
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EXT_CLK_DETECT_CLK_COUNTER_VALUE_BMSK                                   0x7f00
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EXT_CLK_DETECT_CLK_COUNTER_VALUE_SHFT                                      0x8
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EXT_CLK_DETECT_IRQ_CLEAR_BMSK                                             0x10
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EXT_CLK_DETECT_IRQ_CLEAR_SHFT                                              0x4
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EXT_CLK_DETECT_CLK_COUNTER_EN_BMSK                                         0x2
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EXT_CLK_DETECT_CLK_COUNTER_EN_SHFT                                         0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EXT_CLK_DETECT_IRQ_EN_BMSK                                                 0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_EXT_CLK_DETECT_IRQ_EN_SHFT                                                 0x0

#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_TEST_ENABLE_ADDR                                                    (LPASS_CC_REG_BASE      + 0x00046020)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_TEST_ENABLE_OFFS                                                    (LPASS_CC_REG_BASE_OFFS + 0x00046020)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_TEST_ENABLE_RMSK                                                           0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_TEST_ENABLE_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_TEST_ENABLE_ADDR, HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_TEST_ENABLE_RMSK)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_TEST_ENABLE_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_TEST_ENABLE_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_TEST_ENABLE_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_TEST_ENABLE_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_TEST_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_TEST_ENABLE_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_TEST_ENABLE_IN)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_TEST_ENABLE_TEST_CLK_ENABLE_BMSK                                           0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S0_1_TEST_ENABLE_TEST_CLK_ENABLE_SHFT                                           0x0

#define HWIO_LPASS_INT_I2S2_CMD_RCGR_ADDR                                                                    (LPASS_CC_REG_BASE      + 0x00047000)
#define HWIO_LPASS_INT_I2S2_CMD_RCGR_OFFS                                                                    (LPASS_CC_REG_BASE_OFFS + 0x00047000)
#define HWIO_LPASS_INT_I2S2_CMD_RCGR_RMSK                                                                    0x800000f3
#define HWIO_LPASS_INT_I2S2_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_INT_I2S2_CMD_RCGR_ADDR, HWIO_LPASS_INT_I2S2_CMD_RCGR_RMSK)
#define HWIO_LPASS_INT_I2S2_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_INT_I2S2_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_INT_I2S2_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_INT_I2S2_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_INT_I2S2_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_INT_I2S2_CMD_RCGR_ADDR,m,v,HWIO_LPASS_INT_I2S2_CMD_RCGR_IN)
#define HWIO_LPASS_INT_I2S2_CMD_RCGR_ROOT_OFF_BMSK                                                           0x80000000
#define HWIO_LPASS_INT_I2S2_CMD_RCGR_ROOT_OFF_SHFT                                                                 0x1f
#define HWIO_LPASS_INT_I2S2_CMD_RCGR_DIRTY_D_BMSK                                                                  0x80
#define HWIO_LPASS_INT_I2S2_CMD_RCGR_DIRTY_D_SHFT                                                                   0x7
#define HWIO_LPASS_INT_I2S2_CMD_RCGR_DIRTY_N_BMSK                                                                  0x40
#define HWIO_LPASS_INT_I2S2_CMD_RCGR_DIRTY_N_SHFT                                                                   0x6
#define HWIO_LPASS_INT_I2S2_CMD_RCGR_DIRTY_M_BMSK                                                                  0x20
#define HWIO_LPASS_INT_I2S2_CMD_RCGR_DIRTY_M_SHFT                                                                   0x5
#define HWIO_LPASS_INT_I2S2_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                           0x10
#define HWIO_LPASS_INT_I2S2_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                            0x4
#define HWIO_LPASS_INT_I2S2_CMD_RCGR_ROOT_EN_BMSK                                                                   0x2
#define HWIO_LPASS_INT_I2S2_CMD_RCGR_ROOT_EN_SHFT                                                                   0x1
#define HWIO_LPASS_INT_I2S2_CMD_RCGR_UPDATE_BMSK                                                                    0x1
#define HWIO_LPASS_INT_I2S2_CMD_RCGR_UPDATE_SHFT                                                                    0x0

#define HWIO_LPASS_INT_I2S2_CFG_RCGR_ADDR                                                                    (LPASS_CC_REG_BASE      + 0x00047004)
#define HWIO_LPASS_INT_I2S2_CFG_RCGR_OFFS                                                                    (LPASS_CC_REG_BASE_OFFS + 0x00047004)
#define HWIO_LPASS_INT_I2S2_CFG_RCGR_RMSK                                                                        0x771f
#define HWIO_LPASS_INT_I2S2_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_INT_I2S2_CFG_RCGR_ADDR, HWIO_LPASS_INT_I2S2_CFG_RCGR_RMSK)
#define HWIO_LPASS_INT_I2S2_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_INT_I2S2_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_INT_I2S2_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_INT_I2S2_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_INT_I2S2_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_INT_I2S2_CFG_RCGR_ADDR,m,v,HWIO_LPASS_INT_I2S2_CFG_RCGR_IN)
#define HWIO_LPASS_INT_I2S2_CFG_RCGR_ALT_SRC_SEL_BMSK                                                            0x4000
#define HWIO_LPASS_INT_I2S2_CFG_RCGR_ALT_SRC_SEL_SHFT                                                               0xe
#define HWIO_LPASS_INT_I2S2_CFG_RCGR_MODE_BMSK                                                                   0x3000
#define HWIO_LPASS_INT_I2S2_CFG_RCGR_MODE_SHFT                                                                      0xc
#define HWIO_LPASS_INT_I2S2_CFG_RCGR_SRC_SEL_BMSK                                                                 0x700
#define HWIO_LPASS_INT_I2S2_CFG_RCGR_SRC_SEL_SHFT                                                                   0x8
#define HWIO_LPASS_INT_I2S2_CFG_RCGR_SRC_DIV_BMSK                                                                  0x1f
#define HWIO_LPASS_INT_I2S2_CFG_RCGR_SRC_DIV_SHFT                                                                   0x0

#define HWIO_LPASS_INT_I2S2_M_ADDR                                                                           (LPASS_CC_REG_BASE      + 0x00047008)
#define HWIO_LPASS_INT_I2S2_M_OFFS                                                                           (LPASS_CC_REG_BASE_OFFS + 0x00047008)
#define HWIO_LPASS_INT_I2S2_M_RMSK                                                                                 0xff
#define HWIO_LPASS_INT_I2S2_M_IN          \
        in_dword_masked(HWIO_LPASS_INT_I2S2_M_ADDR, HWIO_LPASS_INT_I2S2_M_RMSK)
#define HWIO_LPASS_INT_I2S2_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_INT_I2S2_M_ADDR, m)
#define HWIO_LPASS_INT_I2S2_M_OUT(v)      \
        out_dword(HWIO_LPASS_INT_I2S2_M_ADDR,v)
#define HWIO_LPASS_INT_I2S2_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_INT_I2S2_M_ADDR,m,v,HWIO_LPASS_INT_I2S2_M_IN)
#define HWIO_LPASS_INT_I2S2_M_M_BMSK                                                                               0xff
#define HWIO_LPASS_INT_I2S2_M_M_SHFT                                                                                0x0

#define HWIO_LPASS_INT_I2S2_N_ADDR                                                                           (LPASS_CC_REG_BASE      + 0x0004700c)
#define HWIO_LPASS_INT_I2S2_N_OFFS                                                                           (LPASS_CC_REG_BASE_OFFS + 0x0004700c)
#define HWIO_LPASS_INT_I2S2_N_RMSK                                                                                 0xff
#define HWIO_LPASS_INT_I2S2_N_IN          \
        in_dword_masked(HWIO_LPASS_INT_I2S2_N_ADDR, HWIO_LPASS_INT_I2S2_N_RMSK)
#define HWIO_LPASS_INT_I2S2_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_INT_I2S2_N_ADDR, m)
#define HWIO_LPASS_INT_I2S2_N_OUT(v)      \
        out_dword(HWIO_LPASS_INT_I2S2_N_ADDR,v)
#define HWIO_LPASS_INT_I2S2_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_INT_I2S2_N_ADDR,m,v,HWIO_LPASS_INT_I2S2_N_IN)
#define HWIO_LPASS_INT_I2S2_N_NOT_N_MINUS_M_BMSK                                                                   0xff
#define HWIO_LPASS_INT_I2S2_N_NOT_N_MINUS_M_SHFT                                                                    0x0

#define HWIO_LPASS_INT_I2S2_D_ADDR                                                                           (LPASS_CC_REG_BASE      + 0x00047010)
#define HWIO_LPASS_INT_I2S2_D_OFFS                                                                           (LPASS_CC_REG_BASE_OFFS + 0x00047010)
#define HWIO_LPASS_INT_I2S2_D_RMSK                                                                                 0xff
#define HWIO_LPASS_INT_I2S2_D_IN          \
        in_dword_masked(HWIO_LPASS_INT_I2S2_D_ADDR, HWIO_LPASS_INT_I2S2_D_RMSK)
#define HWIO_LPASS_INT_I2S2_D_INM(m)      \
        in_dword_masked(HWIO_LPASS_INT_I2S2_D_ADDR, m)
#define HWIO_LPASS_INT_I2S2_D_OUT(v)      \
        out_dword(HWIO_LPASS_INT_I2S2_D_ADDR,v)
#define HWIO_LPASS_INT_I2S2_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_INT_I2S2_D_ADDR,m,v,HWIO_LPASS_INT_I2S2_D_IN)
#define HWIO_LPASS_INT_I2S2_D_NOT_2D_BMSK                                                                          0xff
#define HWIO_LPASS_INT_I2S2_D_NOT_2D_SHFT                                                                           0x0

#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_IBIT_CBCR_ADDR                                                        (LPASS_CC_REG_BASE      + 0x00047014)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_IBIT_CBCR_OFFS                                                        (LPASS_CC_REG_BASE_OFFS + 0x00047014)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_IBIT_CBCR_RMSK                                                        0x80000003
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_IBIT_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S2_IBIT_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_INT_I2S2_IBIT_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_IBIT_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S2_IBIT_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_IBIT_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_INT_I2S2_IBIT_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_IBIT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_INT_I2S2_IBIT_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_INT_I2S2_IBIT_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_IBIT_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_IBIT_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_IBIT_CBCR_HW_CTL_BMSK                                                        0x2
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_IBIT_CBCR_HW_CTL_SHFT                                                        0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_IBIT_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_IBIT_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_EBIT_CBCR_ADDR                                                        (LPASS_CC_REG_BASE      + 0x00047018)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_EBIT_CBCR_OFFS                                                        (LPASS_CC_REG_BASE_OFFS + 0x00047018)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_EBIT_CBCR_RMSK                                                        0x80000003
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_EBIT_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S2_EBIT_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_INT_I2S2_EBIT_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_EBIT_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S2_EBIT_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_EBIT_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_INT_I2S2_EBIT_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_EBIT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_INT_I2S2_EBIT_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_INT_I2S2_EBIT_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_EBIT_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_EBIT_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_EBIT_CBCR_HW_CTL_BMSK                                                        0x2
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_EBIT_CBCR_HW_CTL_SHFT                                                        0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_EBIT_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_EBIT_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_EXT_CLK_DETECT_ADDR                                                   (LPASS_CC_REG_BASE      + 0x0004701c)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_EXT_CLK_DETECT_OFFS                                                   (LPASS_CC_REG_BASE_OFFS + 0x0004701c)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_EXT_CLK_DETECT_RMSK                                                   0x80007f13
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_EXT_CLK_DETECT_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S2_EXT_CLK_DETECT_ADDR, HWIO_LPASS_AUDIO_CORE_INT_I2S2_EXT_CLK_DETECT_RMSK)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_EXT_CLK_DETECT_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S2_EXT_CLK_DETECT_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_EXT_CLK_DETECT_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_INT_I2S2_EXT_CLK_DETECT_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_EXT_CLK_DETECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_INT_I2S2_EXT_CLK_DETECT_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_INT_I2S2_EXT_CLK_DETECT_IN)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_EXT_CLK_DETECT_CLK_INACTIVE_IRQ_BMSK                                  0x80000000
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_EXT_CLK_DETECT_CLK_INACTIVE_IRQ_SHFT                                        0x1f
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_EXT_CLK_DETECT_CLK_COUNTER_VALUE_BMSK                                     0x7f00
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_EXT_CLK_DETECT_CLK_COUNTER_VALUE_SHFT                                        0x8
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_EXT_CLK_DETECT_IRQ_CLEAR_BMSK                                               0x10
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_EXT_CLK_DETECT_IRQ_CLEAR_SHFT                                                0x4
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_EXT_CLK_DETECT_CLK_COUNTER_EN_BMSK                                           0x2
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_EXT_CLK_DETECT_CLK_COUNTER_EN_SHFT                                           0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_EXT_CLK_DETECT_IRQ_EN_BMSK                                                   0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_EXT_CLK_DETECT_IRQ_EN_SHFT                                                   0x0

#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_TEST_ENABLE_ADDR                                                      (LPASS_CC_REG_BASE      + 0x00047020)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_TEST_ENABLE_OFFS                                                      (LPASS_CC_REG_BASE_OFFS + 0x00047020)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_TEST_ENABLE_RMSK                                                             0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_TEST_ENABLE_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S2_TEST_ENABLE_ADDR, HWIO_LPASS_AUDIO_CORE_INT_I2S2_TEST_ENABLE_RMSK)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_TEST_ENABLE_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S2_TEST_ENABLE_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_TEST_ENABLE_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_INT_I2S2_TEST_ENABLE_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_TEST_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_INT_I2S2_TEST_ENABLE_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_INT_I2S2_TEST_ENABLE_IN)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_TEST_ENABLE_TEST_CLK_ENABLE_BMSK                                             0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S2_TEST_ENABLE_TEST_CLK_ENABLE_SHFT                                             0x0

#define HWIO_LPASS_INT_I2S3_CMD_RCGR_ADDR                                                                    (LPASS_CC_REG_BASE      + 0x00048000)
#define HWIO_LPASS_INT_I2S3_CMD_RCGR_OFFS                                                                    (LPASS_CC_REG_BASE_OFFS + 0x00048000)
#define HWIO_LPASS_INT_I2S3_CMD_RCGR_RMSK                                                                    0x800000f3
#define HWIO_LPASS_INT_I2S3_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_INT_I2S3_CMD_RCGR_ADDR, HWIO_LPASS_INT_I2S3_CMD_RCGR_RMSK)
#define HWIO_LPASS_INT_I2S3_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_INT_I2S3_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_INT_I2S3_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_INT_I2S3_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_INT_I2S3_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_INT_I2S3_CMD_RCGR_ADDR,m,v,HWIO_LPASS_INT_I2S3_CMD_RCGR_IN)
#define HWIO_LPASS_INT_I2S3_CMD_RCGR_ROOT_OFF_BMSK                                                           0x80000000
#define HWIO_LPASS_INT_I2S3_CMD_RCGR_ROOT_OFF_SHFT                                                                 0x1f
#define HWIO_LPASS_INT_I2S3_CMD_RCGR_DIRTY_D_BMSK                                                                  0x80
#define HWIO_LPASS_INT_I2S3_CMD_RCGR_DIRTY_D_SHFT                                                                   0x7
#define HWIO_LPASS_INT_I2S3_CMD_RCGR_DIRTY_N_BMSK                                                                  0x40
#define HWIO_LPASS_INT_I2S3_CMD_RCGR_DIRTY_N_SHFT                                                                   0x6
#define HWIO_LPASS_INT_I2S3_CMD_RCGR_DIRTY_M_BMSK                                                                  0x20
#define HWIO_LPASS_INT_I2S3_CMD_RCGR_DIRTY_M_SHFT                                                                   0x5
#define HWIO_LPASS_INT_I2S3_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                           0x10
#define HWIO_LPASS_INT_I2S3_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                            0x4
#define HWIO_LPASS_INT_I2S3_CMD_RCGR_ROOT_EN_BMSK                                                                   0x2
#define HWIO_LPASS_INT_I2S3_CMD_RCGR_ROOT_EN_SHFT                                                                   0x1
#define HWIO_LPASS_INT_I2S3_CMD_RCGR_UPDATE_BMSK                                                                    0x1
#define HWIO_LPASS_INT_I2S3_CMD_RCGR_UPDATE_SHFT                                                                    0x0

#define HWIO_LPASS_INT_I2S3_CFG_RCGR_ADDR                                                                    (LPASS_CC_REG_BASE      + 0x00048004)
#define HWIO_LPASS_INT_I2S3_CFG_RCGR_OFFS                                                                    (LPASS_CC_REG_BASE_OFFS + 0x00048004)
#define HWIO_LPASS_INT_I2S3_CFG_RCGR_RMSK                                                                        0x771f
#define HWIO_LPASS_INT_I2S3_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_INT_I2S3_CFG_RCGR_ADDR, HWIO_LPASS_INT_I2S3_CFG_RCGR_RMSK)
#define HWIO_LPASS_INT_I2S3_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_INT_I2S3_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_INT_I2S3_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_INT_I2S3_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_INT_I2S3_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_INT_I2S3_CFG_RCGR_ADDR,m,v,HWIO_LPASS_INT_I2S3_CFG_RCGR_IN)
#define HWIO_LPASS_INT_I2S3_CFG_RCGR_ALT_SRC_SEL_BMSK                                                            0x4000
#define HWIO_LPASS_INT_I2S3_CFG_RCGR_ALT_SRC_SEL_SHFT                                                               0xe
#define HWIO_LPASS_INT_I2S3_CFG_RCGR_MODE_BMSK                                                                   0x3000
#define HWIO_LPASS_INT_I2S3_CFG_RCGR_MODE_SHFT                                                                      0xc
#define HWIO_LPASS_INT_I2S3_CFG_RCGR_SRC_SEL_BMSK                                                                 0x700
#define HWIO_LPASS_INT_I2S3_CFG_RCGR_SRC_SEL_SHFT                                                                   0x8
#define HWIO_LPASS_INT_I2S3_CFG_RCGR_SRC_DIV_BMSK                                                                  0x1f
#define HWIO_LPASS_INT_I2S3_CFG_RCGR_SRC_DIV_SHFT                                                                   0x0

#define HWIO_LPASS_INT_I2S3_M_ADDR                                                                           (LPASS_CC_REG_BASE      + 0x00048008)
#define HWIO_LPASS_INT_I2S3_M_OFFS                                                                           (LPASS_CC_REG_BASE_OFFS + 0x00048008)
#define HWIO_LPASS_INT_I2S3_M_RMSK                                                                                 0xff
#define HWIO_LPASS_INT_I2S3_M_IN          \
        in_dword_masked(HWIO_LPASS_INT_I2S3_M_ADDR, HWIO_LPASS_INT_I2S3_M_RMSK)
#define HWIO_LPASS_INT_I2S3_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_INT_I2S3_M_ADDR, m)
#define HWIO_LPASS_INT_I2S3_M_OUT(v)      \
        out_dword(HWIO_LPASS_INT_I2S3_M_ADDR,v)
#define HWIO_LPASS_INT_I2S3_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_INT_I2S3_M_ADDR,m,v,HWIO_LPASS_INT_I2S3_M_IN)
#define HWIO_LPASS_INT_I2S3_M_M_BMSK                                                                               0xff
#define HWIO_LPASS_INT_I2S3_M_M_SHFT                                                                                0x0

#define HWIO_LPASS_INT_I2S3_N_ADDR                                                                           (LPASS_CC_REG_BASE      + 0x0004800c)
#define HWIO_LPASS_INT_I2S3_N_OFFS                                                                           (LPASS_CC_REG_BASE_OFFS + 0x0004800c)
#define HWIO_LPASS_INT_I2S3_N_RMSK                                                                                 0xff
#define HWIO_LPASS_INT_I2S3_N_IN          \
        in_dword_masked(HWIO_LPASS_INT_I2S3_N_ADDR, HWIO_LPASS_INT_I2S3_N_RMSK)
#define HWIO_LPASS_INT_I2S3_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_INT_I2S3_N_ADDR, m)
#define HWIO_LPASS_INT_I2S3_N_OUT(v)      \
        out_dword(HWIO_LPASS_INT_I2S3_N_ADDR,v)
#define HWIO_LPASS_INT_I2S3_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_INT_I2S3_N_ADDR,m,v,HWIO_LPASS_INT_I2S3_N_IN)
#define HWIO_LPASS_INT_I2S3_N_NOT_N_MINUS_M_BMSK                                                                   0xff
#define HWIO_LPASS_INT_I2S3_N_NOT_N_MINUS_M_SHFT                                                                    0x0

#define HWIO_LPASS_INT_I2S3_D_ADDR                                                                           (LPASS_CC_REG_BASE      + 0x00048010)
#define HWIO_LPASS_INT_I2S3_D_OFFS                                                                           (LPASS_CC_REG_BASE_OFFS + 0x00048010)
#define HWIO_LPASS_INT_I2S3_D_RMSK                                                                                 0xff
#define HWIO_LPASS_INT_I2S3_D_IN          \
        in_dword_masked(HWIO_LPASS_INT_I2S3_D_ADDR, HWIO_LPASS_INT_I2S3_D_RMSK)
#define HWIO_LPASS_INT_I2S3_D_INM(m)      \
        in_dword_masked(HWIO_LPASS_INT_I2S3_D_ADDR, m)
#define HWIO_LPASS_INT_I2S3_D_OUT(v)      \
        out_dword(HWIO_LPASS_INT_I2S3_D_ADDR,v)
#define HWIO_LPASS_INT_I2S3_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_INT_I2S3_D_ADDR,m,v,HWIO_LPASS_INT_I2S3_D_IN)
#define HWIO_LPASS_INT_I2S3_D_NOT_2D_BMSK                                                                          0xff
#define HWIO_LPASS_INT_I2S3_D_NOT_2D_SHFT                                                                           0x0

#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_IBIT_CBCR_ADDR                                                        (LPASS_CC_REG_BASE      + 0x00048014)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_IBIT_CBCR_OFFS                                                        (LPASS_CC_REG_BASE_OFFS + 0x00048014)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_IBIT_CBCR_RMSK                                                        0x80000003
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_IBIT_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S3_IBIT_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_INT_I2S3_IBIT_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_IBIT_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S3_IBIT_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_IBIT_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_INT_I2S3_IBIT_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_IBIT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_INT_I2S3_IBIT_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_INT_I2S3_IBIT_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_IBIT_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_IBIT_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_IBIT_CBCR_HW_CTL_BMSK                                                        0x2
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_IBIT_CBCR_HW_CTL_SHFT                                                        0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_IBIT_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_IBIT_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_EBIT_CBCR_ADDR                                                        (LPASS_CC_REG_BASE      + 0x00048018)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_EBIT_CBCR_OFFS                                                        (LPASS_CC_REG_BASE_OFFS + 0x00048018)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_EBIT_CBCR_RMSK                                                        0x80000003
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_EBIT_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S3_EBIT_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_INT_I2S3_EBIT_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_EBIT_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S3_EBIT_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_EBIT_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_INT_I2S3_EBIT_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_EBIT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_INT_I2S3_EBIT_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_INT_I2S3_EBIT_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_EBIT_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_EBIT_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_EBIT_CBCR_HW_CTL_BMSK                                                        0x2
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_EBIT_CBCR_HW_CTL_SHFT                                                        0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_EBIT_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_EBIT_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_EXT_CLK_DETECT_ADDR                                                   (LPASS_CC_REG_BASE      + 0x0004801c)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_EXT_CLK_DETECT_OFFS                                                   (LPASS_CC_REG_BASE_OFFS + 0x0004801c)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_EXT_CLK_DETECT_RMSK                                                   0x80007f13
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_EXT_CLK_DETECT_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S3_EXT_CLK_DETECT_ADDR, HWIO_LPASS_AUDIO_CORE_INT_I2S3_EXT_CLK_DETECT_RMSK)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_EXT_CLK_DETECT_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S3_EXT_CLK_DETECT_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_EXT_CLK_DETECT_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_INT_I2S3_EXT_CLK_DETECT_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_EXT_CLK_DETECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_INT_I2S3_EXT_CLK_DETECT_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_INT_I2S3_EXT_CLK_DETECT_IN)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_EXT_CLK_DETECT_CLK_INACTIVE_IRQ_BMSK                                  0x80000000
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_EXT_CLK_DETECT_CLK_INACTIVE_IRQ_SHFT                                        0x1f
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_EXT_CLK_DETECT_CLK_COUNTER_VALUE_BMSK                                     0x7f00
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_EXT_CLK_DETECT_CLK_COUNTER_VALUE_SHFT                                        0x8
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_EXT_CLK_DETECT_IRQ_CLEAR_BMSK                                               0x10
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_EXT_CLK_DETECT_IRQ_CLEAR_SHFT                                                0x4
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_EXT_CLK_DETECT_CLK_COUNTER_EN_BMSK                                           0x2
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_EXT_CLK_DETECT_CLK_COUNTER_EN_SHFT                                           0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_EXT_CLK_DETECT_IRQ_EN_BMSK                                                   0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_EXT_CLK_DETECT_IRQ_EN_SHFT                                                   0x0

#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_TEST_ENABLE_ADDR                                                      (LPASS_CC_REG_BASE      + 0x00048020)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_TEST_ENABLE_OFFS                                                      (LPASS_CC_REG_BASE_OFFS + 0x00048020)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_TEST_ENABLE_RMSK                                                             0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_TEST_ENABLE_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S3_TEST_ENABLE_ADDR, HWIO_LPASS_AUDIO_CORE_INT_I2S3_TEST_ENABLE_RMSK)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_TEST_ENABLE_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S3_TEST_ENABLE_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_TEST_ENABLE_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_INT_I2S3_TEST_ENABLE_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_TEST_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_INT_I2S3_TEST_ENABLE_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_INT_I2S3_TEST_ENABLE_IN)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_TEST_ENABLE_TEST_CLK_ENABLE_BMSK                                             0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S3_TEST_ENABLE_TEST_CLK_ENABLE_SHFT                                             0x0

#define HWIO_LPASS_INT_I2S4_CMD_RCGR_ADDR                                                                    (LPASS_CC_REG_BASE      + 0x00049000)
#define HWIO_LPASS_INT_I2S4_CMD_RCGR_OFFS                                                                    (LPASS_CC_REG_BASE_OFFS + 0x00049000)
#define HWIO_LPASS_INT_I2S4_CMD_RCGR_RMSK                                                                    0x800000f3
#define HWIO_LPASS_INT_I2S4_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_INT_I2S4_CMD_RCGR_ADDR, HWIO_LPASS_INT_I2S4_CMD_RCGR_RMSK)
#define HWIO_LPASS_INT_I2S4_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_INT_I2S4_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_INT_I2S4_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_INT_I2S4_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_INT_I2S4_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_INT_I2S4_CMD_RCGR_ADDR,m,v,HWIO_LPASS_INT_I2S4_CMD_RCGR_IN)
#define HWIO_LPASS_INT_I2S4_CMD_RCGR_ROOT_OFF_BMSK                                                           0x80000000
#define HWIO_LPASS_INT_I2S4_CMD_RCGR_ROOT_OFF_SHFT                                                                 0x1f
#define HWIO_LPASS_INT_I2S4_CMD_RCGR_DIRTY_D_BMSK                                                                  0x80
#define HWIO_LPASS_INT_I2S4_CMD_RCGR_DIRTY_D_SHFT                                                                   0x7
#define HWIO_LPASS_INT_I2S4_CMD_RCGR_DIRTY_N_BMSK                                                                  0x40
#define HWIO_LPASS_INT_I2S4_CMD_RCGR_DIRTY_N_SHFT                                                                   0x6
#define HWIO_LPASS_INT_I2S4_CMD_RCGR_DIRTY_M_BMSK                                                                  0x20
#define HWIO_LPASS_INT_I2S4_CMD_RCGR_DIRTY_M_SHFT                                                                   0x5
#define HWIO_LPASS_INT_I2S4_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                           0x10
#define HWIO_LPASS_INT_I2S4_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                            0x4
#define HWIO_LPASS_INT_I2S4_CMD_RCGR_ROOT_EN_BMSK                                                                   0x2
#define HWIO_LPASS_INT_I2S4_CMD_RCGR_ROOT_EN_SHFT                                                                   0x1
#define HWIO_LPASS_INT_I2S4_CMD_RCGR_UPDATE_BMSK                                                                    0x1
#define HWIO_LPASS_INT_I2S4_CMD_RCGR_UPDATE_SHFT                                                                    0x0

#define HWIO_LPASS_INT_I2S4_CFG_RCGR_ADDR                                                                    (LPASS_CC_REG_BASE      + 0x00049004)
#define HWIO_LPASS_INT_I2S4_CFG_RCGR_OFFS                                                                    (LPASS_CC_REG_BASE_OFFS + 0x00049004)
#define HWIO_LPASS_INT_I2S4_CFG_RCGR_RMSK                                                                        0x771f
#define HWIO_LPASS_INT_I2S4_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_INT_I2S4_CFG_RCGR_ADDR, HWIO_LPASS_INT_I2S4_CFG_RCGR_RMSK)
#define HWIO_LPASS_INT_I2S4_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_INT_I2S4_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_INT_I2S4_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_INT_I2S4_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_INT_I2S4_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_INT_I2S4_CFG_RCGR_ADDR,m,v,HWIO_LPASS_INT_I2S4_CFG_RCGR_IN)
#define HWIO_LPASS_INT_I2S4_CFG_RCGR_ALT_SRC_SEL_BMSK                                                            0x4000
#define HWIO_LPASS_INT_I2S4_CFG_RCGR_ALT_SRC_SEL_SHFT                                                               0xe
#define HWIO_LPASS_INT_I2S4_CFG_RCGR_MODE_BMSK                                                                   0x3000
#define HWIO_LPASS_INT_I2S4_CFG_RCGR_MODE_SHFT                                                                      0xc
#define HWIO_LPASS_INT_I2S4_CFG_RCGR_SRC_SEL_BMSK                                                                 0x700
#define HWIO_LPASS_INT_I2S4_CFG_RCGR_SRC_SEL_SHFT                                                                   0x8
#define HWIO_LPASS_INT_I2S4_CFG_RCGR_SRC_DIV_BMSK                                                                  0x1f
#define HWIO_LPASS_INT_I2S4_CFG_RCGR_SRC_DIV_SHFT                                                                   0x0

#define HWIO_LPASS_INT_I2S4_M_ADDR                                                                           (LPASS_CC_REG_BASE      + 0x00049008)
#define HWIO_LPASS_INT_I2S4_M_OFFS                                                                           (LPASS_CC_REG_BASE_OFFS + 0x00049008)
#define HWIO_LPASS_INT_I2S4_M_RMSK                                                                                 0xff
#define HWIO_LPASS_INT_I2S4_M_IN          \
        in_dword_masked(HWIO_LPASS_INT_I2S4_M_ADDR, HWIO_LPASS_INT_I2S4_M_RMSK)
#define HWIO_LPASS_INT_I2S4_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_INT_I2S4_M_ADDR, m)
#define HWIO_LPASS_INT_I2S4_M_OUT(v)      \
        out_dword(HWIO_LPASS_INT_I2S4_M_ADDR,v)
#define HWIO_LPASS_INT_I2S4_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_INT_I2S4_M_ADDR,m,v,HWIO_LPASS_INT_I2S4_M_IN)
#define HWIO_LPASS_INT_I2S4_M_M_BMSK                                                                               0xff
#define HWIO_LPASS_INT_I2S4_M_M_SHFT                                                                                0x0

#define HWIO_LPASS_INT_I2S4_N_ADDR                                                                           (LPASS_CC_REG_BASE      + 0x0004900c)
#define HWIO_LPASS_INT_I2S4_N_OFFS                                                                           (LPASS_CC_REG_BASE_OFFS + 0x0004900c)
#define HWIO_LPASS_INT_I2S4_N_RMSK                                                                                 0xff
#define HWIO_LPASS_INT_I2S4_N_IN          \
        in_dword_masked(HWIO_LPASS_INT_I2S4_N_ADDR, HWIO_LPASS_INT_I2S4_N_RMSK)
#define HWIO_LPASS_INT_I2S4_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_INT_I2S4_N_ADDR, m)
#define HWIO_LPASS_INT_I2S4_N_OUT(v)      \
        out_dword(HWIO_LPASS_INT_I2S4_N_ADDR,v)
#define HWIO_LPASS_INT_I2S4_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_INT_I2S4_N_ADDR,m,v,HWIO_LPASS_INT_I2S4_N_IN)
#define HWIO_LPASS_INT_I2S4_N_NOT_N_MINUS_M_BMSK                                                                   0xff
#define HWIO_LPASS_INT_I2S4_N_NOT_N_MINUS_M_SHFT                                                                    0x0

#define HWIO_LPASS_INT_I2S4_D_ADDR                                                                           (LPASS_CC_REG_BASE      + 0x00049010)
#define HWIO_LPASS_INT_I2S4_D_OFFS                                                                           (LPASS_CC_REG_BASE_OFFS + 0x00049010)
#define HWIO_LPASS_INT_I2S4_D_RMSK                                                                                 0xff
#define HWIO_LPASS_INT_I2S4_D_IN          \
        in_dword_masked(HWIO_LPASS_INT_I2S4_D_ADDR, HWIO_LPASS_INT_I2S4_D_RMSK)
#define HWIO_LPASS_INT_I2S4_D_INM(m)      \
        in_dword_masked(HWIO_LPASS_INT_I2S4_D_ADDR, m)
#define HWIO_LPASS_INT_I2S4_D_OUT(v)      \
        out_dword(HWIO_LPASS_INT_I2S4_D_ADDR,v)
#define HWIO_LPASS_INT_I2S4_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_INT_I2S4_D_ADDR,m,v,HWIO_LPASS_INT_I2S4_D_IN)
#define HWIO_LPASS_INT_I2S4_D_NOT_2D_BMSK                                                                          0xff
#define HWIO_LPASS_INT_I2S4_D_NOT_2D_SHFT                                                                           0x0

#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_IBIT_CBCR_ADDR                                                        (LPASS_CC_REG_BASE      + 0x00049014)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_IBIT_CBCR_OFFS                                                        (LPASS_CC_REG_BASE_OFFS + 0x00049014)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_IBIT_CBCR_RMSK                                                        0x80000003
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_IBIT_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S4_IBIT_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_INT_I2S4_IBIT_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_IBIT_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S4_IBIT_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_IBIT_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_INT_I2S4_IBIT_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_IBIT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_INT_I2S4_IBIT_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_INT_I2S4_IBIT_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_IBIT_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_IBIT_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_IBIT_CBCR_HW_CTL_BMSK                                                        0x2
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_IBIT_CBCR_HW_CTL_SHFT                                                        0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_IBIT_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_IBIT_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_EBIT_CBCR_ADDR                                                        (LPASS_CC_REG_BASE      + 0x00049018)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_EBIT_CBCR_OFFS                                                        (LPASS_CC_REG_BASE_OFFS + 0x00049018)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_EBIT_CBCR_RMSK                                                        0x80000003
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_EBIT_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S4_EBIT_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_INT_I2S4_EBIT_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_EBIT_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S4_EBIT_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_EBIT_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_INT_I2S4_EBIT_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_EBIT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_INT_I2S4_EBIT_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_INT_I2S4_EBIT_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_EBIT_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_EBIT_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_EBIT_CBCR_HW_CTL_BMSK                                                        0x2
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_EBIT_CBCR_HW_CTL_SHFT                                                        0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_EBIT_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_EBIT_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_EXT_CLK_DETECT_ADDR                                                   (LPASS_CC_REG_BASE      + 0x0004901c)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_EXT_CLK_DETECT_OFFS                                                   (LPASS_CC_REG_BASE_OFFS + 0x0004901c)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_EXT_CLK_DETECT_RMSK                                                   0x80007f13
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_EXT_CLK_DETECT_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S4_EXT_CLK_DETECT_ADDR, HWIO_LPASS_AUDIO_CORE_INT_I2S4_EXT_CLK_DETECT_RMSK)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_EXT_CLK_DETECT_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S4_EXT_CLK_DETECT_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_EXT_CLK_DETECT_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_INT_I2S4_EXT_CLK_DETECT_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_EXT_CLK_DETECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_INT_I2S4_EXT_CLK_DETECT_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_INT_I2S4_EXT_CLK_DETECT_IN)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_EXT_CLK_DETECT_CLK_INACTIVE_IRQ_BMSK                                  0x80000000
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_EXT_CLK_DETECT_CLK_INACTIVE_IRQ_SHFT                                        0x1f
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_EXT_CLK_DETECT_CLK_COUNTER_VALUE_BMSK                                     0x7f00
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_EXT_CLK_DETECT_CLK_COUNTER_VALUE_SHFT                                        0x8
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_EXT_CLK_DETECT_IRQ_CLEAR_BMSK                                               0x10
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_EXT_CLK_DETECT_IRQ_CLEAR_SHFT                                                0x4
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_EXT_CLK_DETECT_CLK_COUNTER_EN_BMSK                                           0x2
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_EXT_CLK_DETECT_CLK_COUNTER_EN_SHFT                                           0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_EXT_CLK_DETECT_IRQ_EN_BMSK                                                   0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_EXT_CLK_DETECT_IRQ_EN_SHFT                                                   0x0

#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_TEST_ENABLE_ADDR                                                      (LPASS_CC_REG_BASE      + 0x00049020)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_TEST_ENABLE_OFFS                                                      (LPASS_CC_REG_BASE_OFFS + 0x00049020)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_TEST_ENABLE_RMSK                                                             0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_TEST_ENABLE_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S4_TEST_ENABLE_ADDR, HWIO_LPASS_AUDIO_CORE_INT_I2S4_TEST_ENABLE_RMSK)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_TEST_ENABLE_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S4_TEST_ENABLE_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_TEST_ENABLE_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_INT_I2S4_TEST_ENABLE_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_TEST_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_INT_I2S4_TEST_ENABLE_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_INT_I2S4_TEST_ENABLE_IN)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_TEST_ENABLE_TEST_CLK_ENABLE_BMSK                                             0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S4_TEST_ENABLE_TEST_CLK_ENABLE_SHFT                                             0x0

#define HWIO_LPASS_INT_I2S5_6_CMD_RCGR_ADDR                                                                  (LPASS_CC_REG_BASE      + 0x0004a000)
#define HWIO_LPASS_INT_I2S5_6_CMD_RCGR_OFFS                                                                  (LPASS_CC_REG_BASE_OFFS + 0x0004a000)
#define HWIO_LPASS_INT_I2S5_6_CMD_RCGR_RMSK                                                                  0x800000f3
#define HWIO_LPASS_INT_I2S5_6_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_INT_I2S5_6_CMD_RCGR_ADDR, HWIO_LPASS_INT_I2S5_6_CMD_RCGR_RMSK)
#define HWIO_LPASS_INT_I2S5_6_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_INT_I2S5_6_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_INT_I2S5_6_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_INT_I2S5_6_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_INT_I2S5_6_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_INT_I2S5_6_CMD_RCGR_ADDR,m,v,HWIO_LPASS_INT_I2S5_6_CMD_RCGR_IN)
#define HWIO_LPASS_INT_I2S5_6_CMD_RCGR_ROOT_OFF_BMSK                                                         0x80000000
#define HWIO_LPASS_INT_I2S5_6_CMD_RCGR_ROOT_OFF_SHFT                                                               0x1f
#define HWIO_LPASS_INT_I2S5_6_CMD_RCGR_DIRTY_D_BMSK                                                                0x80
#define HWIO_LPASS_INT_I2S5_6_CMD_RCGR_DIRTY_D_SHFT                                                                 0x7
#define HWIO_LPASS_INT_I2S5_6_CMD_RCGR_DIRTY_N_BMSK                                                                0x40
#define HWIO_LPASS_INT_I2S5_6_CMD_RCGR_DIRTY_N_SHFT                                                                 0x6
#define HWIO_LPASS_INT_I2S5_6_CMD_RCGR_DIRTY_M_BMSK                                                                0x20
#define HWIO_LPASS_INT_I2S5_6_CMD_RCGR_DIRTY_M_SHFT                                                                 0x5
#define HWIO_LPASS_INT_I2S5_6_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                         0x10
#define HWIO_LPASS_INT_I2S5_6_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                          0x4
#define HWIO_LPASS_INT_I2S5_6_CMD_RCGR_ROOT_EN_BMSK                                                                 0x2
#define HWIO_LPASS_INT_I2S5_6_CMD_RCGR_ROOT_EN_SHFT                                                                 0x1
#define HWIO_LPASS_INT_I2S5_6_CMD_RCGR_UPDATE_BMSK                                                                  0x1
#define HWIO_LPASS_INT_I2S5_6_CMD_RCGR_UPDATE_SHFT                                                                  0x0

#define HWIO_LPASS_INT_I2S5_6_CFG_RCGR_ADDR                                                                  (LPASS_CC_REG_BASE      + 0x0004a004)
#define HWIO_LPASS_INT_I2S5_6_CFG_RCGR_OFFS                                                                  (LPASS_CC_REG_BASE_OFFS + 0x0004a004)
#define HWIO_LPASS_INT_I2S5_6_CFG_RCGR_RMSK                                                                      0x771f
#define HWIO_LPASS_INT_I2S5_6_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_INT_I2S5_6_CFG_RCGR_ADDR, HWIO_LPASS_INT_I2S5_6_CFG_RCGR_RMSK)
#define HWIO_LPASS_INT_I2S5_6_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_INT_I2S5_6_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_INT_I2S5_6_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_INT_I2S5_6_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_INT_I2S5_6_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_INT_I2S5_6_CFG_RCGR_ADDR,m,v,HWIO_LPASS_INT_I2S5_6_CFG_RCGR_IN)
#define HWIO_LPASS_INT_I2S5_6_CFG_RCGR_ALT_SRC_SEL_BMSK                                                          0x4000
#define HWIO_LPASS_INT_I2S5_6_CFG_RCGR_ALT_SRC_SEL_SHFT                                                             0xe
#define HWIO_LPASS_INT_I2S5_6_CFG_RCGR_MODE_BMSK                                                                 0x3000
#define HWIO_LPASS_INT_I2S5_6_CFG_RCGR_MODE_SHFT                                                                    0xc
#define HWIO_LPASS_INT_I2S5_6_CFG_RCGR_SRC_SEL_BMSK                                                               0x700
#define HWIO_LPASS_INT_I2S5_6_CFG_RCGR_SRC_SEL_SHFT                                                                 0x8
#define HWIO_LPASS_INT_I2S5_6_CFG_RCGR_SRC_DIV_BMSK                                                                0x1f
#define HWIO_LPASS_INT_I2S5_6_CFG_RCGR_SRC_DIV_SHFT                                                                 0x0

#define HWIO_LPASS_INT_I2S5_6_M_ADDR                                                                         (LPASS_CC_REG_BASE      + 0x0004a008)
#define HWIO_LPASS_INT_I2S5_6_M_OFFS                                                                         (LPASS_CC_REG_BASE_OFFS + 0x0004a008)
#define HWIO_LPASS_INT_I2S5_6_M_RMSK                                                                               0xff
#define HWIO_LPASS_INT_I2S5_6_M_IN          \
        in_dword_masked(HWIO_LPASS_INT_I2S5_6_M_ADDR, HWIO_LPASS_INT_I2S5_6_M_RMSK)
#define HWIO_LPASS_INT_I2S5_6_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_INT_I2S5_6_M_ADDR, m)
#define HWIO_LPASS_INT_I2S5_6_M_OUT(v)      \
        out_dword(HWIO_LPASS_INT_I2S5_6_M_ADDR,v)
#define HWIO_LPASS_INT_I2S5_6_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_INT_I2S5_6_M_ADDR,m,v,HWIO_LPASS_INT_I2S5_6_M_IN)
#define HWIO_LPASS_INT_I2S5_6_M_M_BMSK                                                                             0xff
#define HWIO_LPASS_INT_I2S5_6_M_M_SHFT                                                                              0x0

#define HWIO_LPASS_INT_I2S5_6_N_ADDR                                                                         (LPASS_CC_REG_BASE      + 0x0004a00c)
#define HWIO_LPASS_INT_I2S5_6_N_OFFS                                                                         (LPASS_CC_REG_BASE_OFFS + 0x0004a00c)
#define HWIO_LPASS_INT_I2S5_6_N_RMSK                                                                               0xff
#define HWIO_LPASS_INT_I2S5_6_N_IN          \
        in_dword_masked(HWIO_LPASS_INT_I2S5_6_N_ADDR, HWIO_LPASS_INT_I2S5_6_N_RMSK)
#define HWIO_LPASS_INT_I2S5_6_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_INT_I2S5_6_N_ADDR, m)
#define HWIO_LPASS_INT_I2S5_6_N_OUT(v)      \
        out_dword(HWIO_LPASS_INT_I2S5_6_N_ADDR,v)
#define HWIO_LPASS_INT_I2S5_6_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_INT_I2S5_6_N_ADDR,m,v,HWIO_LPASS_INT_I2S5_6_N_IN)
#define HWIO_LPASS_INT_I2S5_6_N_NOT_N_MINUS_M_BMSK                                                                 0xff
#define HWIO_LPASS_INT_I2S5_6_N_NOT_N_MINUS_M_SHFT                                                                  0x0

#define HWIO_LPASS_INT_I2S5_6_D_ADDR                                                                         (LPASS_CC_REG_BASE      + 0x0004a010)
#define HWIO_LPASS_INT_I2S5_6_D_OFFS                                                                         (LPASS_CC_REG_BASE_OFFS + 0x0004a010)
#define HWIO_LPASS_INT_I2S5_6_D_RMSK                                                                               0xff
#define HWIO_LPASS_INT_I2S5_6_D_IN          \
        in_dword_masked(HWIO_LPASS_INT_I2S5_6_D_ADDR, HWIO_LPASS_INT_I2S5_6_D_RMSK)
#define HWIO_LPASS_INT_I2S5_6_D_INM(m)      \
        in_dword_masked(HWIO_LPASS_INT_I2S5_6_D_ADDR, m)
#define HWIO_LPASS_INT_I2S5_6_D_OUT(v)      \
        out_dword(HWIO_LPASS_INT_I2S5_6_D_ADDR,v)
#define HWIO_LPASS_INT_I2S5_6_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_INT_I2S5_6_D_ADDR,m,v,HWIO_LPASS_INT_I2S5_6_D_IN)
#define HWIO_LPASS_INT_I2S5_6_D_NOT_2D_BMSK                                                                        0xff
#define HWIO_LPASS_INT_I2S5_6_D_NOT_2D_SHFT                                                                         0x0

#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_IBIT_CBCR_ADDR                                                      (LPASS_CC_REG_BASE      + 0x0004a014)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_IBIT_CBCR_OFFS                                                      (LPASS_CC_REG_BASE_OFFS + 0x0004a014)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_IBIT_CBCR_RMSK                                                      0x80000003
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_IBIT_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_IBIT_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_IBIT_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_IBIT_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_IBIT_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_IBIT_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_IBIT_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_IBIT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_IBIT_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_IBIT_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_IBIT_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_IBIT_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_IBIT_CBCR_HW_CTL_BMSK                                                      0x2
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_IBIT_CBCR_HW_CTL_SHFT                                                      0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_IBIT_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_IBIT_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EBIT_CBCR_ADDR                                                      (LPASS_CC_REG_BASE      + 0x0004a018)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EBIT_CBCR_OFFS                                                      (LPASS_CC_REG_BASE_OFFS + 0x0004a018)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EBIT_CBCR_RMSK                                                      0x80000003
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EBIT_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EBIT_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EBIT_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EBIT_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EBIT_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EBIT_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EBIT_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EBIT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EBIT_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EBIT_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EBIT_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EBIT_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EBIT_CBCR_HW_CTL_BMSK                                                      0x2
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EBIT_CBCR_HW_CTL_SHFT                                                      0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EBIT_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EBIT_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EXT_CLK_DETECT_ADDR                                                 (LPASS_CC_REG_BASE      + 0x0004a01c)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EXT_CLK_DETECT_OFFS                                                 (LPASS_CC_REG_BASE_OFFS + 0x0004a01c)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EXT_CLK_DETECT_RMSK                                                 0x80007f13
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EXT_CLK_DETECT_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EXT_CLK_DETECT_ADDR, HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EXT_CLK_DETECT_RMSK)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EXT_CLK_DETECT_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EXT_CLK_DETECT_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EXT_CLK_DETECT_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EXT_CLK_DETECT_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EXT_CLK_DETECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EXT_CLK_DETECT_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EXT_CLK_DETECT_IN)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EXT_CLK_DETECT_CLK_INACTIVE_IRQ_BMSK                                0x80000000
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EXT_CLK_DETECT_CLK_INACTIVE_IRQ_SHFT                                      0x1f
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EXT_CLK_DETECT_CLK_COUNTER_VALUE_BMSK                                   0x7f00
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EXT_CLK_DETECT_CLK_COUNTER_VALUE_SHFT                                      0x8
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EXT_CLK_DETECT_IRQ_CLEAR_BMSK                                             0x10
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EXT_CLK_DETECT_IRQ_CLEAR_SHFT                                              0x4
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EXT_CLK_DETECT_CLK_COUNTER_EN_BMSK                                         0x2
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EXT_CLK_DETECT_CLK_COUNTER_EN_SHFT                                         0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EXT_CLK_DETECT_IRQ_EN_BMSK                                                 0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_EXT_CLK_DETECT_IRQ_EN_SHFT                                                 0x0

#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_TEST_ENABLE_ADDR                                                    (LPASS_CC_REG_BASE      + 0x0004a020)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_TEST_ENABLE_OFFS                                                    (LPASS_CC_REG_BASE_OFFS + 0x0004a020)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_TEST_ENABLE_RMSK                                                           0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_TEST_ENABLE_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_TEST_ENABLE_ADDR, HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_TEST_ENABLE_RMSK)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_TEST_ENABLE_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_TEST_ENABLE_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_TEST_ENABLE_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_TEST_ENABLE_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_TEST_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_TEST_ENABLE_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_TEST_ENABLE_IN)
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_TEST_ENABLE_TEST_CLK_ENABLE_BMSK                                           0x1
#define HWIO_LPASS_AUDIO_CORE_INT_I2S5_6_TEST_ENABLE_TEST_CLK_ENABLE_SHFT                                           0x0

#define HWIO_LPASS_INT_MCLK0_CMD_RCGR_ADDR                                                                   (LPASS_CC_REG_BASE      + 0x0004b000)
#define HWIO_LPASS_INT_MCLK0_CMD_RCGR_OFFS                                                                   (LPASS_CC_REG_BASE_OFFS + 0x0004b000)
#define HWIO_LPASS_INT_MCLK0_CMD_RCGR_RMSK                                                                   0x800000f3
#define HWIO_LPASS_INT_MCLK0_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_INT_MCLK0_CMD_RCGR_ADDR, HWIO_LPASS_INT_MCLK0_CMD_RCGR_RMSK)
#define HWIO_LPASS_INT_MCLK0_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_INT_MCLK0_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_INT_MCLK0_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_INT_MCLK0_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_INT_MCLK0_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_INT_MCLK0_CMD_RCGR_ADDR,m,v,HWIO_LPASS_INT_MCLK0_CMD_RCGR_IN)
#define HWIO_LPASS_INT_MCLK0_CMD_RCGR_ROOT_OFF_BMSK                                                          0x80000000
#define HWIO_LPASS_INT_MCLK0_CMD_RCGR_ROOT_OFF_SHFT                                                                0x1f
#define HWIO_LPASS_INT_MCLK0_CMD_RCGR_DIRTY_D_BMSK                                                                 0x80
#define HWIO_LPASS_INT_MCLK0_CMD_RCGR_DIRTY_D_SHFT                                                                  0x7
#define HWIO_LPASS_INT_MCLK0_CMD_RCGR_DIRTY_N_BMSK                                                                 0x40
#define HWIO_LPASS_INT_MCLK0_CMD_RCGR_DIRTY_N_SHFT                                                                  0x6
#define HWIO_LPASS_INT_MCLK0_CMD_RCGR_DIRTY_M_BMSK                                                                 0x20
#define HWIO_LPASS_INT_MCLK0_CMD_RCGR_DIRTY_M_SHFT                                                                  0x5
#define HWIO_LPASS_INT_MCLK0_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                          0x10
#define HWIO_LPASS_INT_MCLK0_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                           0x4
#define HWIO_LPASS_INT_MCLK0_CMD_RCGR_ROOT_EN_BMSK                                                                  0x2
#define HWIO_LPASS_INT_MCLK0_CMD_RCGR_ROOT_EN_SHFT                                                                  0x1
#define HWIO_LPASS_INT_MCLK0_CMD_RCGR_UPDATE_BMSK                                                                   0x1
#define HWIO_LPASS_INT_MCLK0_CMD_RCGR_UPDATE_SHFT                                                                   0x0

#define HWIO_LPASS_INT_MCLK0_CFG_RCGR_ADDR                                                                   (LPASS_CC_REG_BASE      + 0x0004b004)
#define HWIO_LPASS_INT_MCLK0_CFG_RCGR_OFFS                                                                   (LPASS_CC_REG_BASE_OFFS + 0x0004b004)
#define HWIO_LPASS_INT_MCLK0_CFG_RCGR_RMSK                                                                       0x771f
#define HWIO_LPASS_INT_MCLK0_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_INT_MCLK0_CFG_RCGR_ADDR, HWIO_LPASS_INT_MCLK0_CFG_RCGR_RMSK)
#define HWIO_LPASS_INT_MCLK0_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_INT_MCLK0_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_INT_MCLK0_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_INT_MCLK0_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_INT_MCLK0_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_INT_MCLK0_CFG_RCGR_ADDR,m,v,HWIO_LPASS_INT_MCLK0_CFG_RCGR_IN)
#define HWIO_LPASS_INT_MCLK0_CFG_RCGR_ALT_SRC_SEL_BMSK                                                           0x4000
#define HWIO_LPASS_INT_MCLK0_CFG_RCGR_ALT_SRC_SEL_SHFT                                                              0xe
#define HWIO_LPASS_INT_MCLK0_CFG_RCGR_MODE_BMSK                                                                  0x3000
#define HWIO_LPASS_INT_MCLK0_CFG_RCGR_MODE_SHFT                                                                     0xc
#define HWIO_LPASS_INT_MCLK0_CFG_RCGR_SRC_SEL_BMSK                                                                0x700
#define HWIO_LPASS_INT_MCLK0_CFG_RCGR_SRC_SEL_SHFT                                                                  0x8
#define HWIO_LPASS_INT_MCLK0_CFG_RCGR_SRC_DIV_BMSK                                                                 0x1f
#define HWIO_LPASS_INT_MCLK0_CFG_RCGR_SRC_DIV_SHFT                                                                  0x0

#define HWIO_LPASS_INT_MCLK0_M_ADDR                                                                          (LPASS_CC_REG_BASE      + 0x0004b008)
#define HWIO_LPASS_INT_MCLK0_M_OFFS                                                                          (LPASS_CC_REG_BASE_OFFS + 0x0004b008)
#define HWIO_LPASS_INT_MCLK0_M_RMSK                                                                                0xff
#define HWIO_LPASS_INT_MCLK0_M_IN          \
        in_dword_masked(HWIO_LPASS_INT_MCLK0_M_ADDR, HWIO_LPASS_INT_MCLK0_M_RMSK)
#define HWIO_LPASS_INT_MCLK0_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_INT_MCLK0_M_ADDR, m)
#define HWIO_LPASS_INT_MCLK0_M_OUT(v)      \
        out_dword(HWIO_LPASS_INT_MCLK0_M_ADDR,v)
#define HWIO_LPASS_INT_MCLK0_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_INT_MCLK0_M_ADDR,m,v,HWIO_LPASS_INT_MCLK0_M_IN)
#define HWIO_LPASS_INT_MCLK0_M_M_BMSK                                                                              0xff
#define HWIO_LPASS_INT_MCLK0_M_M_SHFT                                                                               0x0

#define HWIO_LPASS_INT_MCLK0_N_ADDR                                                                          (LPASS_CC_REG_BASE      + 0x0004b00c)
#define HWIO_LPASS_INT_MCLK0_N_OFFS                                                                          (LPASS_CC_REG_BASE_OFFS + 0x0004b00c)
#define HWIO_LPASS_INT_MCLK0_N_RMSK                                                                                0xff
#define HWIO_LPASS_INT_MCLK0_N_IN          \
        in_dword_masked(HWIO_LPASS_INT_MCLK0_N_ADDR, HWIO_LPASS_INT_MCLK0_N_RMSK)
#define HWIO_LPASS_INT_MCLK0_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_INT_MCLK0_N_ADDR, m)
#define HWIO_LPASS_INT_MCLK0_N_OUT(v)      \
        out_dword(HWIO_LPASS_INT_MCLK0_N_ADDR,v)
#define HWIO_LPASS_INT_MCLK0_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_INT_MCLK0_N_ADDR,m,v,HWIO_LPASS_INT_MCLK0_N_IN)
#define HWIO_LPASS_INT_MCLK0_N_NOT_N_MINUS_M_BMSK                                                                  0xff
#define HWIO_LPASS_INT_MCLK0_N_NOT_N_MINUS_M_SHFT                                                                   0x0

#define HWIO_LPASS_INT_MCLK0_D_ADDR                                                                          (LPASS_CC_REG_BASE      + 0x0004b010)
#define HWIO_LPASS_INT_MCLK0_D_OFFS                                                                          (LPASS_CC_REG_BASE_OFFS + 0x0004b010)
#define HWIO_LPASS_INT_MCLK0_D_RMSK                                                                                0xff
#define HWIO_LPASS_INT_MCLK0_D_IN          \
        in_dword_masked(HWIO_LPASS_INT_MCLK0_D_ADDR, HWIO_LPASS_INT_MCLK0_D_RMSK)
#define HWIO_LPASS_INT_MCLK0_D_INM(m)      \
        in_dword_masked(HWIO_LPASS_INT_MCLK0_D_ADDR, m)
#define HWIO_LPASS_INT_MCLK0_D_OUT(v)      \
        out_dword(HWIO_LPASS_INT_MCLK0_D_ADDR,v)
#define HWIO_LPASS_INT_MCLK0_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_INT_MCLK0_D_ADDR,m,v,HWIO_LPASS_INT_MCLK0_D_IN)
#define HWIO_LPASS_INT_MCLK0_D_NOT_2D_BMSK                                                                         0xff
#define HWIO_LPASS_INT_MCLK0_D_NOT_2D_SHFT                                                                          0x0

#define HWIO_LPASS_AUDIO_CORE_INT_MCLK0_CBCR_ADDR                                                            (LPASS_CC_REG_BASE      + 0x0004b014)
#define HWIO_LPASS_AUDIO_CORE_INT_MCLK0_CBCR_OFFS                                                            (LPASS_CC_REG_BASE_OFFS + 0x0004b014)
#define HWIO_LPASS_AUDIO_CORE_INT_MCLK0_CBCR_RMSK                                                            0x80000003
#define HWIO_LPASS_AUDIO_CORE_INT_MCLK0_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_MCLK0_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_INT_MCLK0_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_INT_MCLK0_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_MCLK0_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_INT_MCLK0_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_INT_MCLK0_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_INT_MCLK0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_INT_MCLK0_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_INT_MCLK0_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_INT_MCLK0_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_LPASS_AUDIO_CORE_INT_MCLK0_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_LPASS_AUDIO_CORE_INT_MCLK0_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_LPASS_AUDIO_CORE_INT_MCLK0_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_LPASS_AUDIO_CORE_INT_MCLK0_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_LPASS_AUDIO_CORE_INT_MCLK0_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_LPASS_INT_MCLK1_CMD_RCGR_ADDR                                                                   (LPASS_CC_REG_BASE      + 0x0004c000)
#define HWIO_LPASS_INT_MCLK1_CMD_RCGR_OFFS                                                                   (LPASS_CC_REG_BASE_OFFS + 0x0004c000)
#define HWIO_LPASS_INT_MCLK1_CMD_RCGR_RMSK                                                                   0x800000f3
#define HWIO_LPASS_INT_MCLK1_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_INT_MCLK1_CMD_RCGR_ADDR, HWIO_LPASS_INT_MCLK1_CMD_RCGR_RMSK)
#define HWIO_LPASS_INT_MCLK1_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_INT_MCLK1_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_INT_MCLK1_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_INT_MCLK1_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_INT_MCLK1_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_INT_MCLK1_CMD_RCGR_ADDR,m,v,HWIO_LPASS_INT_MCLK1_CMD_RCGR_IN)
#define HWIO_LPASS_INT_MCLK1_CMD_RCGR_ROOT_OFF_BMSK                                                          0x80000000
#define HWIO_LPASS_INT_MCLK1_CMD_RCGR_ROOT_OFF_SHFT                                                                0x1f
#define HWIO_LPASS_INT_MCLK1_CMD_RCGR_DIRTY_D_BMSK                                                                 0x80
#define HWIO_LPASS_INT_MCLK1_CMD_RCGR_DIRTY_D_SHFT                                                                  0x7
#define HWIO_LPASS_INT_MCLK1_CMD_RCGR_DIRTY_N_BMSK                                                                 0x40
#define HWIO_LPASS_INT_MCLK1_CMD_RCGR_DIRTY_N_SHFT                                                                  0x6
#define HWIO_LPASS_INT_MCLK1_CMD_RCGR_DIRTY_M_BMSK                                                                 0x20
#define HWIO_LPASS_INT_MCLK1_CMD_RCGR_DIRTY_M_SHFT                                                                  0x5
#define HWIO_LPASS_INT_MCLK1_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                          0x10
#define HWIO_LPASS_INT_MCLK1_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                           0x4
#define HWIO_LPASS_INT_MCLK1_CMD_RCGR_ROOT_EN_BMSK                                                                  0x2
#define HWIO_LPASS_INT_MCLK1_CMD_RCGR_ROOT_EN_SHFT                                                                  0x1
#define HWIO_LPASS_INT_MCLK1_CMD_RCGR_UPDATE_BMSK                                                                   0x1
#define HWIO_LPASS_INT_MCLK1_CMD_RCGR_UPDATE_SHFT                                                                   0x0

#define HWIO_LPASS_INT_MCLK1_CFG_RCGR_ADDR                                                                   (LPASS_CC_REG_BASE      + 0x0004c004)
#define HWIO_LPASS_INT_MCLK1_CFG_RCGR_OFFS                                                                   (LPASS_CC_REG_BASE_OFFS + 0x0004c004)
#define HWIO_LPASS_INT_MCLK1_CFG_RCGR_RMSK                                                                       0x771f
#define HWIO_LPASS_INT_MCLK1_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_INT_MCLK1_CFG_RCGR_ADDR, HWIO_LPASS_INT_MCLK1_CFG_RCGR_RMSK)
#define HWIO_LPASS_INT_MCLK1_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_INT_MCLK1_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_INT_MCLK1_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_INT_MCLK1_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_INT_MCLK1_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_INT_MCLK1_CFG_RCGR_ADDR,m,v,HWIO_LPASS_INT_MCLK1_CFG_RCGR_IN)
#define HWIO_LPASS_INT_MCLK1_CFG_RCGR_ALT_SRC_SEL_BMSK                                                           0x4000
#define HWIO_LPASS_INT_MCLK1_CFG_RCGR_ALT_SRC_SEL_SHFT                                                              0xe
#define HWIO_LPASS_INT_MCLK1_CFG_RCGR_MODE_BMSK                                                                  0x3000
#define HWIO_LPASS_INT_MCLK1_CFG_RCGR_MODE_SHFT                                                                     0xc
#define HWIO_LPASS_INT_MCLK1_CFG_RCGR_SRC_SEL_BMSK                                                                0x700
#define HWIO_LPASS_INT_MCLK1_CFG_RCGR_SRC_SEL_SHFT                                                                  0x8
#define HWIO_LPASS_INT_MCLK1_CFG_RCGR_SRC_DIV_BMSK                                                                 0x1f
#define HWIO_LPASS_INT_MCLK1_CFG_RCGR_SRC_DIV_SHFT                                                                  0x0

#define HWIO_LPASS_INT_MCLK1_M_ADDR                                                                          (LPASS_CC_REG_BASE      + 0x0004c008)
#define HWIO_LPASS_INT_MCLK1_M_OFFS                                                                          (LPASS_CC_REG_BASE_OFFS + 0x0004c008)
#define HWIO_LPASS_INT_MCLK1_M_RMSK                                                                                0xff
#define HWIO_LPASS_INT_MCLK1_M_IN          \
        in_dword_masked(HWIO_LPASS_INT_MCLK1_M_ADDR, HWIO_LPASS_INT_MCLK1_M_RMSK)
#define HWIO_LPASS_INT_MCLK1_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_INT_MCLK1_M_ADDR, m)
#define HWIO_LPASS_INT_MCLK1_M_OUT(v)      \
        out_dword(HWIO_LPASS_INT_MCLK1_M_ADDR,v)
#define HWIO_LPASS_INT_MCLK1_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_INT_MCLK1_M_ADDR,m,v,HWIO_LPASS_INT_MCLK1_M_IN)
#define HWIO_LPASS_INT_MCLK1_M_M_BMSK                                                                              0xff
#define HWIO_LPASS_INT_MCLK1_M_M_SHFT                                                                               0x0

#define HWIO_LPASS_INT_MCLK1_N_ADDR                                                                          (LPASS_CC_REG_BASE      + 0x0004c00c)
#define HWIO_LPASS_INT_MCLK1_N_OFFS                                                                          (LPASS_CC_REG_BASE_OFFS + 0x0004c00c)
#define HWIO_LPASS_INT_MCLK1_N_RMSK                                                                                0xff
#define HWIO_LPASS_INT_MCLK1_N_IN          \
        in_dword_masked(HWIO_LPASS_INT_MCLK1_N_ADDR, HWIO_LPASS_INT_MCLK1_N_RMSK)
#define HWIO_LPASS_INT_MCLK1_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_INT_MCLK1_N_ADDR, m)
#define HWIO_LPASS_INT_MCLK1_N_OUT(v)      \
        out_dword(HWIO_LPASS_INT_MCLK1_N_ADDR,v)
#define HWIO_LPASS_INT_MCLK1_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_INT_MCLK1_N_ADDR,m,v,HWIO_LPASS_INT_MCLK1_N_IN)
#define HWIO_LPASS_INT_MCLK1_N_NOT_N_MINUS_M_BMSK                                                                  0xff
#define HWIO_LPASS_INT_MCLK1_N_NOT_N_MINUS_M_SHFT                                                                   0x0

#define HWIO_LPASS_INT_MCLK1_D_ADDR                                                                          (LPASS_CC_REG_BASE      + 0x0004c010)
#define HWIO_LPASS_INT_MCLK1_D_OFFS                                                                          (LPASS_CC_REG_BASE_OFFS + 0x0004c010)
#define HWIO_LPASS_INT_MCLK1_D_RMSK                                                                                0xff
#define HWIO_LPASS_INT_MCLK1_D_IN          \
        in_dword_masked(HWIO_LPASS_INT_MCLK1_D_ADDR, HWIO_LPASS_INT_MCLK1_D_RMSK)
#define HWIO_LPASS_INT_MCLK1_D_INM(m)      \
        in_dword_masked(HWIO_LPASS_INT_MCLK1_D_ADDR, m)
#define HWIO_LPASS_INT_MCLK1_D_OUT(v)      \
        out_dword(HWIO_LPASS_INT_MCLK1_D_ADDR,v)
#define HWIO_LPASS_INT_MCLK1_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_INT_MCLK1_D_ADDR,m,v,HWIO_LPASS_INT_MCLK1_D_IN)
#define HWIO_LPASS_INT_MCLK1_D_NOT_2D_BMSK                                                                         0xff
#define HWIO_LPASS_INT_MCLK1_D_NOT_2D_SHFT                                                                          0x0

#define HWIO_LPASS_AUDIO_CORE_INT_MCLK1_CBCR_ADDR                                                            (LPASS_CC_REG_BASE      + 0x0004c014)
#define HWIO_LPASS_AUDIO_CORE_INT_MCLK1_CBCR_OFFS                                                            (LPASS_CC_REG_BASE_OFFS + 0x0004c014)
#define HWIO_LPASS_AUDIO_CORE_INT_MCLK1_CBCR_RMSK                                                            0x80000003
#define HWIO_LPASS_AUDIO_CORE_INT_MCLK1_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_MCLK1_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_INT_MCLK1_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_INT_MCLK1_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_INT_MCLK1_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_INT_MCLK1_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_INT_MCLK1_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_INT_MCLK1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_INT_MCLK1_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_INT_MCLK1_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_INT_MCLK1_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_LPASS_AUDIO_CORE_INT_MCLK1_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_LPASS_AUDIO_CORE_INT_MCLK1_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_LPASS_AUDIO_CORE_INT_MCLK1_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_LPASS_AUDIO_CORE_INT_MCLK1_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_LPASS_AUDIO_CORE_INT_MCLK1_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_LPASS_SW_NPL_CMD_RCGR_ADDR                                                                      (LPASS_CC_REG_BASE      + 0x0004d000)
#define HWIO_LPASS_SW_NPL_CMD_RCGR_OFFS                                                                      (LPASS_CC_REG_BASE_OFFS + 0x0004d000)
#define HWIO_LPASS_SW_NPL_CMD_RCGR_RMSK                                                                      0x800000f3
#define HWIO_LPASS_SW_NPL_CMD_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_SW_NPL_CMD_RCGR_ADDR, HWIO_LPASS_SW_NPL_CMD_RCGR_RMSK)
#define HWIO_LPASS_SW_NPL_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_SW_NPL_CMD_RCGR_ADDR, m)
#define HWIO_LPASS_SW_NPL_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_SW_NPL_CMD_RCGR_ADDR,v)
#define HWIO_LPASS_SW_NPL_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_SW_NPL_CMD_RCGR_ADDR,m,v,HWIO_LPASS_SW_NPL_CMD_RCGR_IN)
#define HWIO_LPASS_SW_NPL_CMD_RCGR_ROOT_OFF_BMSK                                                             0x80000000
#define HWIO_LPASS_SW_NPL_CMD_RCGR_ROOT_OFF_SHFT                                                                   0x1f
#define HWIO_LPASS_SW_NPL_CMD_RCGR_DIRTY_D_BMSK                                                                    0x80
#define HWIO_LPASS_SW_NPL_CMD_RCGR_DIRTY_D_SHFT                                                                     0x7
#define HWIO_LPASS_SW_NPL_CMD_RCGR_DIRTY_N_BMSK                                                                    0x40
#define HWIO_LPASS_SW_NPL_CMD_RCGR_DIRTY_N_SHFT                                                                     0x6
#define HWIO_LPASS_SW_NPL_CMD_RCGR_DIRTY_M_BMSK                                                                    0x20
#define HWIO_LPASS_SW_NPL_CMD_RCGR_DIRTY_M_SHFT                                                                     0x5
#define HWIO_LPASS_SW_NPL_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                             0x10
#define HWIO_LPASS_SW_NPL_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                              0x4
#define HWIO_LPASS_SW_NPL_CMD_RCGR_ROOT_EN_BMSK                                                                     0x2
#define HWIO_LPASS_SW_NPL_CMD_RCGR_ROOT_EN_SHFT                                                                     0x1
#define HWIO_LPASS_SW_NPL_CMD_RCGR_UPDATE_BMSK                                                                      0x1
#define HWIO_LPASS_SW_NPL_CMD_RCGR_UPDATE_SHFT                                                                      0x0

#define HWIO_LPASS_SW_NPL_CFG_RCGR_ADDR                                                                      (LPASS_CC_REG_BASE      + 0x0004d004)
#define HWIO_LPASS_SW_NPL_CFG_RCGR_OFFS                                                                      (LPASS_CC_REG_BASE_OFFS + 0x0004d004)
#define HWIO_LPASS_SW_NPL_CFG_RCGR_RMSK                                                                          0x771f
#define HWIO_LPASS_SW_NPL_CFG_RCGR_IN          \
        in_dword_masked(HWIO_LPASS_SW_NPL_CFG_RCGR_ADDR, HWIO_LPASS_SW_NPL_CFG_RCGR_RMSK)
#define HWIO_LPASS_SW_NPL_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_LPASS_SW_NPL_CFG_RCGR_ADDR, m)
#define HWIO_LPASS_SW_NPL_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_LPASS_SW_NPL_CFG_RCGR_ADDR,v)
#define HWIO_LPASS_SW_NPL_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_SW_NPL_CFG_RCGR_ADDR,m,v,HWIO_LPASS_SW_NPL_CFG_RCGR_IN)
#define HWIO_LPASS_SW_NPL_CFG_RCGR_ALT_SRC_SEL_BMSK                                                              0x4000
#define HWIO_LPASS_SW_NPL_CFG_RCGR_ALT_SRC_SEL_SHFT                                                                 0xe
#define HWIO_LPASS_SW_NPL_CFG_RCGR_MODE_BMSK                                                                     0x3000
#define HWIO_LPASS_SW_NPL_CFG_RCGR_MODE_SHFT                                                                        0xc
#define HWIO_LPASS_SW_NPL_CFG_RCGR_SRC_SEL_BMSK                                                                   0x700
#define HWIO_LPASS_SW_NPL_CFG_RCGR_SRC_SEL_SHFT                                                                     0x8
#define HWIO_LPASS_SW_NPL_CFG_RCGR_SRC_DIV_BMSK                                                                    0x1f
#define HWIO_LPASS_SW_NPL_CFG_RCGR_SRC_DIV_SHFT                                                                     0x0

#define HWIO_LPASS_SW_NPL_M_ADDR                                                                             (LPASS_CC_REG_BASE      + 0x0004d008)
#define HWIO_LPASS_SW_NPL_M_OFFS                                                                             (LPASS_CC_REG_BASE_OFFS + 0x0004d008)
#define HWIO_LPASS_SW_NPL_M_RMSK                                                                                   0xff
#define HWIO_LPASS_SW_NPL_M_IN          \
        in_dword_masked(HWIO_LPASS_SW_NPL_M_ADDR, HWIO_LPASS_SW_NPL_M_RMSK)
#define HWIO_LPASS_SW_NPL_M_INM(m)      \
        in_dword_masked(HWIO_LPASS_SW_NPL_M_ADDR, m)
#define HWIO_LPASS_SW_NPL_M_OUT(v)      \
        out_dword(HWIO_LPASS_SW_NPL_M_ADDR,v)
#define HWIO_LPASS_SW_NPL_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_SW_NPL_M_ADDR,m,v,HWIO_LPASS_SW_NPL_M_IN)
#define HWIO_LPASS_SW_NPL_M_M_BMSK                                                                                 0xff
#define HWIO_LPASS_SW_NPL_M_M_SHFT                                                                                  0x0

#define HWIO_LPASS_SW_NPL_N_ADDR                                                                             (LPASS_CC_REG_BASE      + 0x0004d00c)
#define HWIO_LPASS_SW_NPL_N_OFFS                                                                             (LPASS_CC_REG_BASE_OFFS + 0x0004d00c)
#define HWIO_LPASS_SW_NPL_N_RMSK                                                                                   0xff
#define HWIO_LPASS_SW_NPL_N_IN          \
        in_dword_masked(HWIO_LPASS_SW_NPL_N_ADDR, HWIO_LPASS_SW_NPL_N_RMSK)
#define HWIO_LPASS_SW_NPL_N_INM(m)      \
        in_dword_masked(HWIO_LPASS_SW_NPL_N_ADDR, m)
#define HWIO_LPASS_SW_NPL_N_OUT(v)      \
        out_dword(HWIO_LPASS_SW_NPL_N_ADDR,v)
#define HWIO_LPASS_SW_NPL_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_SW_NPL_N_ADDR,m,v,HWIO_LPASS_SW_NPL_N_IN)
#define HWIO_LPASS_SW_NPL_N_NOT_N_MINUS_M_BMSK                                                                     0xff
#define HWIO_LPASS_SW_NPL_N_NOT_N_MINUS_M_SHFT                                                                      0x0

#define HWIO_LPASS_SW_NPL_D_ADDR                                                                             (LPASS_CC_REG_BASE      + 0x0004d010)
#define HWIO_LPASS_SW_NPL_D_OFFS                                                                             (LPASS_CC_REG_BASE_OFFS + 0x0004d010)
#define HWIO_LPASS_SW_NPL_D_RMSK                                                                                   0xff
#define HWIO_LPASS_SW_NPL_D_IN          \
        in_dword_masked(HWIO_LPASS_SW_NPL_D_ADDR, HWIO_LPASS_SW_NPL_D_RMSK)
#define HWIO_LPASS_SW_NPL_D_INM(m)      \
        in_dword_masked(HWIO_LPASS_SW_NPL_D_ADDR, m)
#define HWIO_LPASS_SW_NPL_D_OUT(v)      \
        out_dword(HWIO_LPASS_SW_NPL_D_ADDR,v)
#define HWIO_LPASS_SW_NPL_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_SW_NPL_D_ADDR,m,v,HWIO_LPASS_SW_NPL_D_IN)
#define HWIO_LPASS_SW_NPL_D_NOT_2D_BMSK                                                                            0xff
#define HWIO_LPASS_SW_NPL_D_NOT_2D_SHFT                                                                             0x0

#define HWIO_LPASS_AUDIO_CORE_SW_NPL_CBCR_ADDR                                                               (LPASS_CC_REG_BASE      + 0x0004d014)
#define HWIO_LPASS_AUDIO_CORE_SW_NPL_CBCR_OFFS                                                               (LPASS_CC_REG_BASE_OFFS + 0x0004d014)
#define HWIO_LPASS_AUDIO_CORE_SW_NPL_CBCR_RMSK                                                               0x80000003
#define HWIO_LPASS_AUDIO_CORE_SW_NPL_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_SW_NPL_CBCR_ADDR, HWIO_LPASS_AUDIO_CORE_SW_NPL_CBCR_RMSK)
#define HWIO_LPASS_AUDIO_CORE_SW_NPL_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_AUDIO_CORE_SW_NPL_CBCR_ADDR, m)
#define HWIO_LPASS_AUDIO_CORE_SW_NPL_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_AUDIO_CORE_SW_NPL_CBCR_ADDR,v)
#define HWIO_LPASS_AUDIO_CORE_SW_NPL_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AUDIO_CORE_SW_NPL_CBCR_ADDR,m,v,HWIO_LPASS_AUDIO_CORE_SW_NPL_CBCR_IN)
#define HWIO_LPASS_AUDIO_CORE_SW_NPL_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_LPASS_AUDIO_CORE_SW_NPL_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_LPASS_AUDIO_CORE_SW_NPL_CBCR_HW_CTL_BMSK                                                               0x2
#define HWIO_LPASS_AUDIO_CORE_SW_NPL_CBCR_HW_CTL_SHFT                                                               0x1
#define HWIO_LPASS_AUDIO_CORE_SW_NPL_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_LPASS_AUDIO_CORE_SW_NPL_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_LPASS_LPASS_CC_DEBUG_MUX_MUXR_ADDR                                                              (LPASS_CC_REG_BASE      + 0x0004e000)
#define HWIO_LPASS_LPASS_CC_DEBUG_MUX_MUXR_OFFS                                                              (LPASS_CC_REG_BASE_OFFS + 0x0004e000)
#define HWIO_LPASS_LPASS_CC_DEBUG_MUX_MUXR_RMSK                                                                  0xffff
#define HWIO_LPASS_LPASS_CC_DEBUG_MUX_MUXR_IN          \
        in_dword_masked(HWIO_LPASS_LPASS_CC_DEBUG_MUX_MUXR_ADDR, HWIO_LPASS_LPASS_CC_DEBUG_MUX_MUXR_RMSK)
#define HWIO_LPASS_LPASS_CC_DEBUG_MUX_MUXR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPASS_CC_DEBUG_MUX_MUXR_ADDR, m)
#define HWIO_LPASS_LPASS_CC_DEBUG_MUX_MUXR_OUT(v)      \
        out_dword(HWIO_LPASS_LPASS_CC_DEBUG_MUX_MUXR_ADDR,v)
#define HWIO_LPASS_LPASS_CC_DEBUG_MUX_MUXR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPASS_CC_DEBUG_MUX_MUXR_ADDR,m,v,HWIO_LPASS_LPASS_CC_DEBUG_MUX_MUXR_IN)
#define HWIO_LPASS_LPASS_CC_DEBUG_MUX_MUXR_MUX_SEL_BMSK                                                          0xffff
#define HWIO_LPASS_LPASS_CC_DEBUG_MUX_MUXR_MUX_SEL_SHFT                                                             0x0

#define HWIO_LPASS_LPASS_CC_DEBUG_DIV_CDIVR_ADDR                                                             (LPASS_CC_REG_BASE      + 0x0004e004)
#define HWIO_LPASS_LPASS_CC_DEBUG_DIV_CDIVR_OFFS                                                             (LPASS_CC_REG_BASE_OFFS + 0x0004e004)
#define HWIO_LPASS_LPASS_CC_DEBUG_DIV_CDIVR_RMSK                                                                    0x3
#define HWIO_LPASS_LPASS_CC_DEBUG_DIV_CDIVR_IN          \
        in_dword_masked(HWIO_LPASS_LPASS_CC_DEBUG_DIV_CDIVR_ADDR, HWIO_LPASS_LPASS_CC_DEBUG_DIV_CDIVR_RMSK)
#define HWIO_LPASS_LPASS_CC_DEBUG_DIV_CDIVR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPASS_CC_DEBUG_DIV_CDIVR_ADDR, m)
#define HWIO_LPASS_LPASS_CC_DEBUG_DIV_CDIVR_OUT(v)      \
        out_dword(HWIO_LPASS_LPASS_CC_DEBUG_DIV_CDIVR_ADDR,v)
#define HWIO_LPASS_LPASS_CC_DEBUG_DIV_CDIVR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPASS_CC_DEBUG_DIV_CDIVR_ADDR,m,v,HWIO_LPASS_LPASS_CC_DEBUG_DIV_CDIVR_IN)
#define HWIO_LPASS_LPASS_CC_DEBUG_DIV_CDIVR_CLK_DIV_BMSK                                                            0x3
#define HWIO_LPASS_LPASS_CC_DEBUG_DIV_CDIVR_CLK_DIV_SHFT                                                            0x0

#define HWIO_LPASS_LPASS_CC_DEBUG_CBCR_ADDR                                                                  (LPASS_CC_REG_BASE      + 0x0004e008)
#define HWIO_LPASS_LPASS_CC_DEBUG_CBCR_OFFS                                                                  (LPASS_CC_REG_BASE_OFFS + 0x0004e008)
#define HWIO_LPASS_LPASS_CC_DEBUG_CBCR_RMSK                                                                  0x80000001
#define HWIO_LPASS_LPASS_CC_DEBUG_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_LPASS_CC_DEBUG_CBCR_ADDR, HWIO_LPASS_LPASS_CC_DEBUG_CBCR_RMSK)
#define HWIO_LPASS_LPASS_CC_DEBUG_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPASS_CC_DEBUG_CBCR_ADDR, m)
#define HWIO_LPASS_LPASS_CC_DEBUG_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_LPASS_CC_DEBUG_CBCR_ADDR,v)
#define HWIO_LPASS_LPASS_CC_DEBUG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPASS_CC_DEBUG_CBCR_ADDR,m,v,HWIO_LPASS_LPASS_CC_DEBUG_CBCR_IN)
#define HWIO_LPASS_LPASS_CC_DEBUG_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_LPASS_LPASS_CC_DEBUG_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_LPASS_LPASS_CC_DEBUG_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_LPASS_LPASS_CC_DEBUG_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_LPASS_LPASS_CC_PLL_TEST_MUX_MUXR_ADDR                                                           (LPASS_CC_REG_BASE      + 0x0004e00c)
#define HWIO_LPASS_LPASS_CC_PLL_TEST_MUX_MUXR_OFFS                                                           (LPASS_CC_REG_BASE_OFFS + 0x0004e00c)
#define HWIO_LPASS_LPASS_CC_PLL_TEST_MUX_MUXR_RMSK                                                                  0x3
#define HWIO_LPASS_LPASS_CC_PLL_TEST_MUX_MUXR_IN          \
        in_dword_masked(HWIO_LPASS_LPASS_CC_PLL_TEST_MUX_MUXR_ADDR, HWIO_LPASS_LPASS_CC_PLL_TEST_MUX_MUXR_RMSK)
#define HWIO_LPASS_LPASS_CC_PLL_TEST_MUX_MUXR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPASS_CC_PLL_TEST_MUX_MUXR_ADDR, m)
#define HWIO_LPASS_LPASS_CC_PLL_TEST_MUX_MUXR_OUT(v)      \
        out_dword(HWIO_LPASS_LPASS_CC_PLL_TEST_MUX_MUXR_ADDR,v)
#define HWIO_LPASS_LPASS_CC_PLL_TEST_MUX_MUXR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPASS_CC_PLL_TEST_MUX_MUXR_ADDR,m,v,HWIO_LPASS_LPASS_CC_PLL_TEST_MUX_MUXR_IN)
#define HWIO_LPASS_LPASS_CC_PLL_TEST_MUX_MUXR_MUX_SEL_BMSK                                                          0x3
#define HWIO_LPASS_LPASS_CC_PLL_TEST_MUX_MUXR_MUX_SEL_SHFT                                                          0x0
#define HWIO_LPASS_LPASS_CC_PLL_TEST_MUX_MUXR_MUX_SEL_LPASS_LPAAUDIO_PLL_FVAL                                       0x0
#define HWIO_LPASS_LPASS_CC_PLL_TEST_MUX_MUXR_MUX_SEL_LPASS_LPAAUDIO_DIG_PLL_FVAL                                   0x1
#define HWIO_LPASS_LPASS_CC_PLL_TEST_MUX_MUXR_MUX_SEL_LPASS_Q6SS_PLL_FVAL                                           0x2

#define HWIO_LPASS_LPASS_CC_PLL_TEST_DIV_CDIVR_ADDR                                                          (LPASS_CC_REG_BASE      + 0x0004e010)
#define HWIO_LPASS_LPASS_CC_PLL_TEST_DIV_CDIVR_OFFS                                                          (LPASS_CC_REG_BASE_OFFS + 0x0004e010)
#define HWIO_LPASS_LPASS_CC_PLL_TEST_DIV_CDIVR_RMSK                                                                 0x3
#define HWIO_LPASS_LPASS_CC_PLL_TEST_DIV_CDIVR_IN          \
        in_dword_masked(HWIO_LPASS_LPASS_CC_PLL_TEST_DIV_CDIVR_ADDR, HWIO_LPASS_LPASS_CC_PLL_TEST_DIV_CDIVR_RMSK)
#define HWIO_LPASS_LPASS_CC_PLL_TEST_DIV_CDIVR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPASS_CC_PLL_TEST_DIV_CDIVR_ADDR, m)
#define HWIO_LPASS_LPASS_CC_PLL_TEST_DIV_CDIVR_OUT(v)      \
        out_dword(HWIO_LPASS_LPASS_CC_PLL_TEST_DIV_CDIVR_ADDR,v)
#define HWIO_LPASS_LPASS_CC_PLL_TEST_DIV_CDIVR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPASS_CC_PLL_TEST_DIV_CDIVR_ADDR,m,v,HWIO_LPASS_LPASS_CC_PLL_TEST_DIV_CDIVR_IN)
#define HWIO_LPASS_LPASS_CC_PLL_TEST_DIV_CDIVR_CLK_DIV_BMSK                                                         0x3
#define HWIO_LPASS_LPASS_CC_PLL_TEST_DIV_CDIVR_CLK_DIV_SHFT                                                         0x0

#define HWIO_LPASS_LPASS_CC_PLL_TEST_CBCR_ADDR                                                               (LPASS_CC_REG_BASE      + 0x0004e014)
#define HWIO_LPASS_LPASS_CC_PLL_TEST_CBCR_OFFS                                                               (LPASS_CC_REG_BASE_OFFS + 0x0004e014)
#define HWIO_LPASS_LPASS_CC_PLL_TEST_CBCR_RMSK                                                               0x80000001
#define HWIO_LPASS_LPASS_CC_PLL_TEST_CBCR_IN          \
        in_dword_masked(HWIO_LPASS_LPASS_CC_PLL_TEST_CBCR_ADDR, HWIO_LPASS_LPASS_CC_PLL_TEST_CBCR_RMSK)
#define HWIO_LPASS_LPASS_CC_PLL_TEST_CBCR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPASS_CC_PLL_TEST_CBCR_ADDR, m)
#define HWIO_LPASS_LPASS_CC_PLL_TEST_CBCR_OUT(v)      \
        out_dword(HWIO_LPASS_LPASS_CC_PLL_TEST_CBCR_ADDR,v)
#define HWIO_LPASS_LPASS_CC_PLL_TEST_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPASS_CC_PLL_TEST_CBCR_ADDR,m,v,HWIO_LPASS_LPASS_CC_PLL_TEST_CBCR_IN)
#define HWIO_LPASS_LPASS_CC_PLL_TEST_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_LPASS_LPASS_CC_PLL_TEST_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_LPASS_LPASS_CC_PLL_TEST_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_LPASS_LPASS_CC_PLL_TEST_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_LPASS_LPASS_CC_PLL_RESET_N_MUXR_ADDR                                                            (LPASS_CC_REG_BASE      + 0x0004e018)
#define HWIO_LPASS_LPASS_CC_PLL_RESET_N_MUXR_OFFS                                                            (LPASS_CC_REG_BASE_OFFS + 0x0004e018)
#define HWIO_LPASS_LPASS_CC_PLL_RESET_N_MUXR_RMSK                                                                   0x7
#define HWIO_LPASS_LPASS_CC_PLL_RESET_N_MUXR_IN          \
        in_dword_masked(HWIO_LPASS_LPASS_CC_PLL_RESET_N_MUXR_ADDR, HWIO_LPASS_LPASS_CC_PLL_RESET_N_MUXR_RMSK)
#define HWIO_LPASS_LPASS_CC_PLL_RESET_N_MUXR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPASS_CC_PLL_RESET_N_MUXR_ADDR, m)
#define HWIO_LPASS_LPASS_CC_PLL_RESET_N_MUXR_OUT(v)      \
        out_dword(HWIO_LPASS_LPASS_CC_PLL_RESET_N_MUXR_ADDR,v)
#define HWIO_LPASS_LPASS_CC_PLL_RESET_N_MUXR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPASS_CC_PLL_RESET_N_MUXR_ADDR,m,v,HWIO_LPASS_LPASS_CC_PLL_RESET_N_MUXR_IN)
#define HWIO_LPASS_LPASS_CC_PLL_RESET_N_MUXR_MUX_SEL_BMSK                                                           0x7
#define HWIO_LPASS_LPASS_CC_PLL_RESET_N_MUXR_MUX_SEL_SHFT                                                           0x0
#define HWIO_LPASS_LPASS_CC_PLL_RESET_N_MUXR_MUX_SEL_LPASS_LPAAUDIO_PLL_FVAL                                        0x0
#define HWIO_LPASS_LPASS_CC_PLL_RESET_N_MUXR_MUX_SEL_LPASS_LPAAUDIO_DIG_PLL_FVAL                                    0x1
#define HWIO_LPASS_LPASS_CC_PLL_RESET_N_MUXR_MUX_SEL_LPASS_QDSP6SS_PLL_FVAL                                         0x2

#define HWIO_LPASS_LPASS_CC_PLL_BYPASSNL_MUXR_ADDR                                                           (LPASS_CC_REG_BASE      + 0x0004e020)
#define HWIO_LPASS_LPASS_CC_PLL_BYPASSNL_MUXR_OFFS                                                           (LPASS_CC_REG_BASE_OFFS + 0x0004e020)
#define HWIO_LPASS_LPASS_CC_PLL_BYPASSNL_MUXR_RMSK                                                                  0x7
#define HWIO_LPASS_LPASS_CC_PLL_BYPASSNL_MUXR_IN          \
        in_dword_masked(HWIO_LPASS_LPASS_CC_PLL_BYPASSNL_MUXR_ADDR, HWIO_LPASS_LPASS_CC_PLL_BYPASSNL_MUXR_RMSK)
#define HWIO_LPASS_LPASS_CC_PLL_BYPASSNL_MUXR_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPASS_CC_PLL_BYPASSNL_MUXR_ADDR, m)
#define HWIO_LPASS_LPASS_CC_PLL_BYPASSNL_MUXR_OUT(v)      \
        out_dword(HWIO_LPASS_LPASS_CC_PLL_BYPASSNL_MUXR_ADDR,v)
#define HWIO_LPASS_LPASS_CC_PLL_BYPASSNL_MUXR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPASS_CC_PLL_BYPASSNL_MUXR_ADDR,m,v,HWIO_LPASS_LPASS_CC_PLL_BYPASSNL_MUXR_IN)
#define HWIO_LPASS_LPASS_CC_PLL_BYPASSNL_MUXR_MUX_SEL_BMSK                                                          0x7
#define HWIO_LPASS_LPASS_CC_PLL_BYPASSNL_MUXR_MUX_SEL_SHFT                                                          0x0

#define HWIO_LPASS_TEST_BUS_SEL_ADDR                                                                         (LPASS_CC_REG_BASE      + 0x0004e024)
#define HWIO_LPASS_TEST_BUS_SEL_OFFS                                                                         (LPASS_CC_REG_BASE_OFFS + 0x0004e024)
#define HWIO_LPASS_TEST_BUS_SEL_RMSK                                                                                0x3
#define HWIO_LPASS_TEST_BUS_SEL_IN          \
        in_dword_masked(HWIO_LPASS_TEST_BUS_SEL_ADDR, HWIO_LPASS_TEST_BUS_SEL_RMSK)
#define HWIO_LPASS_TEST_BUS_SEL_INM(m)      \
        in_dword_masked(HWIO_LPASS_TEST_BUS_SEL_ADDR, m)
#define HWIO_LPASS_TEST_BUS_SEL_OUT(v)      \
        out_dword(HWIO_LPASS_TEST_BUS_SEL_ADDR,v)
#define HWIO_LPASS_TEST_BUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_TEST_BUS_SEL_ADDR,m,v,HWIO_LPASS_TEST_BUS_SEL_IN)
#define HWIO_LPASS_TEST_BUS_SEL_SEL_BMSK                                                                            0x3
#define HWIO_LPASS_TEST_BUS_SEL_SEL_SHFT                                                                            0x0

#define HWIO_LPASS_LPASS_CC_SPARE_REG_ADDR                                                                   (LPASS_CC_REG_BASE      + 0x0004f000)
#define HWIO_LPASS_LPASS_CC_SPARE_REG_OFFS                                                                   (LPASS_CC_REG_BASE_OFFS + 0x0004f000)
#define HWIO_LPASS_LPASS_CC_SPARE_REG_RMSK                                                                   0xffffffff
#define HWIO_LPASS_LPASS_CC_SPARE_REG_IN          \
        in_dword_masked(HWIO_LPASS_LPASS_CC_SPARE_REG_ADDR, HWIO_LPASS_LPASS_CC_SPARE_REG_RMSK)
#define HWIO_LPASS_LPASS_CC_SPARE_REG_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPASS_CC_SPARE_REG_ADDR, m)
#define HWIO_LPASS_LPASS_CC_SPARE_REG_OUT(v)      \
        out_dword(HWIO_LPASS_LPASS_CC_SPARE_REG_ADDR,v)
#define HWIO_LPASS_LPASS_CC_SPARE_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPASS_CC_SPARE_REG_ADDR,m,v,HWIO_LPASS_LPASS_CC_SPARE_REG_IN)
#define HWIO_LPASS_LPASS_CC_SPARE_REG_SPARE_BMSK                                                             0xffffffff
#define HWIO_LPASS_LPASS_CC_SPARE_REG_SPARE_SHFT                                                                    0x0

#define HWIO_LPASS_LPASS_CC_SPARE1_REG_ADDR                                                                  (LPASS_CC_REG_BASE      + 0x0004f004)
#define HWIO_LPASS_LPASS_CC_SPARE1_REG_OFFS                                                                  (LPASS_CC_REG_BASE_OFFS + 0x0004f004)
#define HWIO_LPASS_LPASS_CC_SPARE1_REG_RMSK                                                                  0xffffffff
#define HWIO_LPASS_LPASS_CC_SPARE1_REG_IN          \
        in_dword_masked(HWIO_LPASS_LPASS_CC_SPARE1_REG_ADDR, HWIO_LPASS_LPASS_CC_SPARE1_REG_RMSK)
#define HWIO_LPASS_LPASS_CC_SPARE1_REG_INM(m)      \
        in_dword_masked(HWIO_LPASS_LPASS_CC_SPARE1_REG_ADDR, m)
#define HWIO_LPASS_LPASS_CC_SPARE1_REG_OUT(v)      \
        out_dword(HWIO_LPASS_LPASS_CC_SPARE1_REG_ADDR,v)
#define HWIO_LPASS_LPASS_CC_SPARE1_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_LPASS_CC_SPARE1_REG_ADDR,m,v,HWIO_LPASS_LPASS_CC_SPARE1_REG_IN)
#define HWIO_LPASS_LPASS_CC_SPARE1_REG_SPARE1_BMSK                                                           0xffffffff
#define HWIO_LPASS_LPASS_CC_SPARE1_REG_SPARE1_SHFT                                                                  0x0

/*----------------------------------------------------------------------------
 * MODULE: SSC_SCC_SCC_REG
 *--------------------------------------------------------------------------*/

#define SSC_SCC_SCC_REG_REG_BASE                                                              (LPASS_BASE      + 0x00b10000)
#define SSC_SCC_SCC_REG_REG_BASE_OFFS                                                         0x00b10000

#define HWIO_SSC_SCC_PLL_MODE_ADDR                                                            (SSC_SCC_SCC_REG_REG_BASE      + 0x00000000)
#define HWIO_SSC_SCC_PLL_MODE_OFFS                                                            (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00000000)
#define HWIO_SSC_SCC_PLL_MODE_RMSK                                                            0xffffffff
#define HWIO_SSC_SCC_PLL_MODE_IN          \
        in_dword_masked(HWIO_SSC_SCC_PLL_MODE_ADDR, HWIO_SSC_SCC_PLL_MODE_RMSK)
#define HWIO_SSC_SCC_PLL_MODE_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_PLL_MODE_ADDR, m)
#define HWIO_SSC_SCC_PLL_MODE_OUT(v)      \
        out_dword(HWIO_SSC_SCC_PLL_MODE_ADDR,v)
#define HWIO_SSC_SCC_PLL_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_PLL_MODE_ADDR,m,v,HWIO_SSC_SCC_PLL_MODE_IN)
#define HWIO_SSC_SCC_PLL_MODE_PLL_LOCK_DET_BMSK                                               0x80000000
#define HWIO_SSC_SCC_PLL_MODE_PLL_LOCK_DET_SHFT                                                     0x1f
#define HWIO_SSC_SCC_PLL_MODE_PLL_ACTIVE_FLAG_BMSK                                            0x40000000
#define HWIO_SSC_SCC_PLL_MODE_PLL_ACTIVE_FLAG_SHFT                                                  0x1e
#define HWIO_SSC_SCC_PLL_MODE_PLL_ACK_LATCH_BMSK                                              0x20000000
#define HWIO_SSC_SCC_PLL_MODE_PLL_ACK_LATCH_SHFT                                                    0x1d
#define HWIO_SSC_SCC_PLL_MODE_PLL_LOCK_DET_FINE_BMSK                                          0x10000000
#define HWIO_SSC_SCC_PLL_MODE_PLL_LOCK_DET_FINE_SHFT                                                0x1c
#define HWIO_SSC_SCC_PLL_MODE_RESERVE_BITS27_25_BMSK                                           0xe000000
#define HWIO_SSC_SCC_PLL_MODE_RESERVE_BITS27_25_SHFT                                                0x19
#define HWIO_SSC_SCC_PLL_MODE_FSM_LEGACY_MODE_BMSK                                             0x1000000
#define HWIO_SSC_SCC_PLL_MODE_FSM_LEGACY_MODE_SHFT                                                  0x18
#define HWIO_SSC_SCC_PLL_MODE_FSM_LEGACY_MODE_DISABLE_VOTE_FSM_LEGACY_MODE_FVAL                      0x0
#define HWIO_SSC_SCC_PLL_MODE_FSM_LEGACY_MODE_ENABLE_VOTE_FSM_LEGACY_MODE_FVAL                       0x1
#define HWIO_SSC_SCC_PLL_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_BMSK                                   0x800000
#define HWIO_SSC_SCC_PLL_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_SHFT                                       0x17
#define HWIO_SSC_SCC_PLL_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_NO_BYPASS_FVAL                              0x0
#define HWIO_SSC_SCC_PLL_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_BYPASS_FVAL                                 0x1
#define HWIO_SSC_SCC_PLL_MODE_PLL_UPDATE_BMSK                                                   0x400000
#define HWIO_SSC_SCC_PLL_MODE_PLL_UPDATE_SHFT                                                       0x16
#define HWIO_SSC_SCC_PLL_MODE_PLL_UPDATE_NO_UPDATE_FVAL                                              0x0
#define HWIO_SSC_SCC_PLL_MODE_PLL_UPDATE_UPDATE_FVAL                                                 0x1
#define HWIO_SSC_SCC_PLL_MODE_PLL_VOTE_FSM_RESET_BMSK                                           0x200000
#define HWIO_SSC_SCC_PLL_MODE_PLL_VOTE_FSM_RESET_SHFT                                               0x15
#define HWIO_SSC_SCC_PLL_MODE_PLL_VOTE_FSM_RESET_NO_RESET_FVAL                                       0x0
#define HWIO_SSC_SCC_PLL_MODE_PLL_VOTE_FSM_RESET_RESET_FVAL                                          0x1
#define HWIO_SSC_SCC_PLL_MODE_PLL_VOTE_FSM_ENA_BMSK                                             0x100000
#define HWIO_SSC_SCC_PLL_MODE_PLL_VOTE_FSM_ENA_SHFT                                                 0x14
#define HWIO_SSC_SCC_PLL_MODE_PLL_VOTE_FSM_ENA_DISABLE_FVAL                                          0x0
#define HWIO_SSC_SCC_PLL_MODE_PLL_VOTE_FSM_ENA_ENABLE_FVAL                                           0x1
#define HWIO_SSC_SCC_PLL_MODE_PLL_BIAS_COUNT_BMSK                                                0xfc000
#define HWIO_SSC_SCC_PLL_MODE_PLL_BIAS_COUNT_SHFT                                                    0xe
#define HWIO_SSC_SCC_PLL_MODE_PLL_LOCK_COUNT_BMSK                                                 0x3f00
#define HWIO_SSC_SCC_PLL_MODE_PLL_LOCK_COUNT_SHFT                                                    0x8
#define HWIO_SSC_SCC_PLL_MODE_RESERVE_BITS7_3_BMSK                                                  0xf8
#define HWIO_SSC_SCC_PLL_MODE_RESERVE_BITS7_3_SHFT                                                   0x3
#define HWIO_SSC_SCC_PLL_MODE_PLL_RESET_N_BMSK                                                       0x4
#define HWIO_SSC_SCC_PLL_MODE_PLL_RESET_N_SHFT                                                       0x2
#define HWIO_SSC_SCC_PLL_MODE_PLL_RESET_N_RESET_FVAL                                                 0x0
#define HWIO_SSC_SCC_PLL_MODE_PLL_RESET_N_NO_RESET_FVAL                                              0x1
#define HWIO_SSC_SCC_PLL_MODE_RESERVE_BIT1_BMSK                                                      0x2
#define HWIO_SSC_SCC_PLL_MODE_RESERVE_BIT1_SHFT                                                      0x1
#define HWIO_SSC_SCC_PLL_MODE_PLL_OUTCTRL_BMSK                                                       0x1
#define HWIO_SSC_SCC_PLL_MODE_PLL_OUTCTRL_SHFT                                                       0x0
#define HWIO_SSC_SCC_PLL_MODE_PLL_OUTCTRL_DISABLE_FVAL                                               0x0
#define HWIO_SSC_SCC_PLL_MODE_PLL_OUTCTRL_ENABLE_FVAL                                                0x1

#define HWIO_SSC_SCC_PLL_L_VAL_ADDR                                                           (SSC_SCC_SCC_REG_REG_BASE      + 0x00000004)
#define HWIO_SSC_SCC_PLL_L_VAL_OFFS                                                           (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00000004)
#define HWIO_SSC_SCC_PLL_L_VAL_RMSK                                                               0xffff
#define HWIO_SSC_SCC_PLL_L_VAL_IN          \
        in_dword_masked(HWIO_SSC_SCC_PLL_L_VAL_ADDR, HWIO_SSC_SCC_PLL_L_VAL_RMSK)
#define HWIO_SSC_SCC_PLL_L_VAL_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_PLL_L_VAL_ADDR, m)
#define HWIO_SSC_SCC_PLL_L_VAL_OUT(v)      \
        out_dword(HWIO_SSC_SCC_PLL_L_VAL_ADDR,v)
#define HWIO_SSC_SCC_PLL_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_PLL_L_VAL_ADDR,m,v,HWIO_SSC_SCC_PLL_L_VAL_IN)
#define HWIO_SSC_SCC_PLL_L_VAL_PLL_L_BMSK                                                         0xffff
#define HWIO_SSC_SCC_PLL_L_VAL_PLL_L_SHFT                                                            0x0

#define HWIO_SSC_SCC_PLL_CAL_L_VAL_ADDR                                                       (SSC_SCC_SCC_REG_REG_BASE      + 0x00000008)
#define HWIO_SSC_SCC_PLL_CAL_L_VAL_OFFS                                                       (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00000008)
#define HWIO_SSC_SCC_PLL_CAL_L_VAL_RMSK                                                           0xffff
#define HWIO_SSC_SCC_PLL_CAL_L_VAL_IN          \
        in_dword_masked(HWIO_SSC_SCC_PLL_CAL_L_VAL_ADDR, HWIO_SSC_SCC_PLL_CAL_L_VAL_RMSK)
#define HWIO_SSC_SCC_PLL_CAL_L_VAL_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_PLL_CAL_L_VAL_ADDR, m)
#define HWIO_SSC_SCC_PLL_CAL_L_VAL_OUT(v)      \
        out_dword(HWIO_SSC_SCC_PLL_CAL_L_VAL_ADDR,v)
#define HWIO_SSC_SCC_PLL_CAL_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_PLL_CAL_L_VAL_ADDR,m,v,HWIO_SSC_SCC_PLL_CAL_L_VAL_IN)
#define HWIO_SSC_SCC_PLL_CAL_L_VAL_PLL_CAL_L_BMSK                                                 0xffff
#define HWIO_SSC_SCC_PLL_CAL_L_VAL_PLL_CAL_L_SHFT                                                    0x0

#define HWIO_SSC_SCC_PLL_USER_CTL_ADDR                                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x0000000c)
#define HWIO_SSC_SCC_PLL_USER_CTL_OFFS                                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000000c)
#define HWIO_SSC_SCC_PLL_USER_CTL_RMSK                                                        0xffffffff
#define HWIO_SSC_SCC_PLL_USER_CTL_IN          \
        in_dword_masked(HWIO_SSC_SCC_PLL_USER_CTL_ADDR, HWIO_SSC_SCC_PLL_USER_CTL_RMSK)
#define HWIO_SSC_SCC_PLL_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_PLL_USER_CTL_ADDR, m)
#define HWIO_SSC_SCC_PLL_USER_CTL_OUT(v)      \
        out_dword(HWIO_SSC_SCC_PLL_USER_CTL_ADDR,v)
#define HWIO_SSC_SCC_PLL_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_PLL_USER_CTL_ADDR,m,v,HWIO_SSC_SCC_PLL_USER_CTL_IN)
#define HWIO_SSC_SCC_PLL_USER_CTL_RESERVE_BITS31_19_BMSK                                      0xfff80000
#define HWIO_SSC_SCC_PLL_USER_CTL_RESERVE_BITS31_19_SHFT                                            0x13
#define HWIO_SSC_SCC_PLL_USER_CTL_PRE_DIV_RATIO_BMSK                                             0x70000
#define HWIO_SSC_SCC_PLL_USER_CTL_PRE_DIV_RATIO_SHFT                                                0x10
#define HWIO_SSC_SCC_PLL_USER_CTL_PRE_DIV_RATIO_DIVIDE_BY_1_FVAL                                     0x0
#define HWIO_SSC_SCC_PLL_USER_CTL_PRE_DIV_RATIO_DIVIDE_BY_2_FVAL                                     0x1
#define HWIO_SSC_SCC_PLL_USER_CTL_PRE_DIV_RATIO_DIVIDE_BY_4_FVAL                                     0x3
#define HWIO_SSC_SCC_PLL_USER_CTL_POST_DIV_RATIO_ODD_BMSK                                         0xf000
#define HWIO_SSC_SCC_PLL_USER_CTL_POST_DIV_RATIO_ODD_SHFT                                            0xc
#define HWIO_SSC_SCC_PLL_USER_CTL_POST_DIV_RATIO_ODD_DIVIDE_BY_1_FVAL                                0x0
#define HWIO_SSC_SCC_PLL_USER_CTL_POST_DIV_RATIO_ODD_DIVIDE_BY_3_FVAL                                0x3
#define HWIO_SSC_SCC_PLL_USER_CTL_POST_DIV_RATIO_ODD_DIVIDE_BY_5_FVAL                                0x5
#define HWIO_SSC_SCC_PLL_USER_CTL_POST_DIV_RATIO_ODD_DIVIDE_BY_7_FVAL                                0x7
#define HWIO_SSC_SCC_PLL_USER_CTL_POST_DIV_RATIO_EVEN_BMSK                                         0xf00
#define HWIO_SSC_SCC_PLL_USER_CTL_POST_DIV_RATIO_EVEN_SHFT                                           0x8
#define HWIO_SSC_SCC_PLL_USER_CTL_POST_DIV_RATIO_EVEN_DIVIDE_BY_1_FVAL                               0x0
#define HWIO_SSC_SCC_PLL_USER_CTL_POST_DIV_RATIO_EVEN_DIVIDE_BY_2_FVAL                               0x1
#define HWIO_SSC_SCC_PLL_USER_CTL_POST_DIV_RATIO_EVEN_DIVIDE_BY_4_FVAL                               0x3
#define HWIO_SSC_SCC_PLL_USER_CTL_POST_DIV_RATIO_EVEN_DIVIDE_BY_8_FVAL                               0x7
#define HWIO_SSC_SCC_PLL_USER_CTL_OUT_CLK_POLARITY_BMSK                                             0x80
#define HWIO_SSC_SCC_PLL_USER_CTL_OUT_CLK_POLARITY_SHFT                                              0x7
#define HWIO_SSC_SCC_PLL_USER_CTL_OUT_CLK_POLARITY_DO_NOT_INVERT_OUTPUT_FVAL                         0x0
#define HWIO_SSC_SCC_PLL_USER_CTL_OUT_CLK_POLARITY_INVERT_OUTPUT_FVAL                                0x1
#define HWIO_SSC_SCC_PLL_USER_CTL_RESERVE_BITS6_5_BMSK                                              0x60
#define HWIO_SSC_SCC_PLL_USER_CTL_RESERVE_BITS6_5_SHFT                                               0x5
#define HWIO_SSC_SCC_PLL_USER_CTL_PLLOUT_TEST_BMSK                                                  0x10
#define HWIO_SSC_SCC_PLL_USER_CTL_PLLOUT_TEST_SHFT                                                   0x4
#define HWIO_SSC_SCC_PLL_USER_CTL_PLLOUT_TEST_DISABLE_FVAL                                           0x0
#define HWIO_SSC_SCC_PLL_USER_CTL_PLLOUT_TEST_ENABLE_FVAL                                            0x1
#define HWIO_SSC_SCC_PLL_USER_CTL_RESERVE_BIT3_BMSK                                                  0x8
#define HWIO_SSC_SCC_PLL_USER_CTL_RESERVE_BIT3_SHFT                                                  0x3
#define HWIO_SSC_SCC_PLL_USER_CTL_PLLOUT_ODD_BMSK                                                    0x4
#define HWIO_SSC_SCC_PLL_USER_CTL_PLLOUT_ODD_SHFT                                                    0x2
#define HWIO_SSC_SCC_PLL_USER_CTL_PLLOUT_ODD_DISABLE_FVAL                                            0x0
#define HWIO_SSC_SCC_PLL_USER_CTL_PLLOUT_ODD_ENABLE_FVAL                                             0x1
#define HWIO_SSC_SCC_PLL_USER_CTL_PLLOUT_EVEN_BMSK                                                   0x2
#define HWIO_SSC_SCC_PLL_USER_CTL_PLLOUT_EVEN_SHFT                                                   0x1
#define HWIO_SSC_SCC_PLL_USER_CTL_PLLOUT_EVEN_DISABLE_FVAL                                           0x0
#define HWIO_SSC_SCC_PLL_USER_CTL_PLLOUT_EVEN_ENABLE_FVAL                                            0x1
#define HWIO_SSC_SCC_PLL_USER_CTL_PLLOUT_MAIN_BMSK                                                   0x1
#define HWIO_SSC_SCC_PLL_USER_CTL_PLLOUT_MAIN_SHFT                                                   0x0
#define HWIO_SSC_SCC_PLL_USER_CTL_PLLOUT_MAIN_DISABLE_FVAL                                           0x0
#define HWIO_SSC_SCC_PLL_USER_CTL_PLLOUT_MAIN_ENABLE_FVAL                                            0x1

#define HWIO_SSC_SCC_PLL_USER_CTL_U_ADDR                                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x00000010)
#define HWIO_SSC_SCC_PLL_USER_CTL_U_OFFS                                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00000010)
#define HWIO_SSC_SCC_PLL_USER_CTL_U_RMSK                                                      0xffffffff
#define HWIO_SSC_SCC_PLL_USER_CTL_U_IN          \
        in_dword_masked(HWIO_SSC_SCC_PLL_USER_CTL_U_ADDR, HWIO_SSC_SCC_PLL_USER_CTL_U_RMSK)
#define HWIO_SSC_SCC_PLL_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_PLL_USER_CTL_U_ADDR, m)
#define HWIO_SSC_SCC_PLL_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_SSC_SCC_PLL_USER_CTL_U_ADDR,v)
#define HWIO_SSC_SCC_PLL_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_PLL_USER_CTL_U_ADDR,m,v,HWIO_SSC_SCC_PLL_USER_CTL_U_IN)
#define HWIO_SSC_SCC_PLL_USER_CTL_U_DISABLE_DECAPS_BMSK                                       0x80000000
#define HWIO_SSC_SCC_PLL_USER_CTL_U_DISABLE_DECAPS_SHFT                                             0x1f
#define HWIO_SSC_SCC_PLL_USER_CTL_U_DISABLE_DECAPS_ALL_DECOUPLING_CAPS_ON_VDCO_NODE_IS_CONNECTED_TO_GROUND_FVAL        0x0
#define HWIO_SSC_SCC_PLL_USER_CTL_U_DISABLE_DECAPS_APPROXIMATELY_ONE_THIRD_OF_THE_DECOUPLING_CAPS_IS_DISABLED_TO_SPEED_UP_THE_RESPONSE_TIME_OF_THE_DCO_FVAL        0x1
#define HWIO_SSC_SCC_PLL_USER_CTL_U_DISABLE_SHUNT_BMSK                                        0x40000000
#define HWIO_SSC_SCC_PLL_USER_CTL_U_DISABLE_SHUNT_SHFT                                              0x1e
#define HWIO_SSC_SCC_PLL_USER_CTL_U_DISABLE_SHUNT_SHUNT_DEVICES_ARE_IN_EFFECT_FVAL                   0x0
#define HWIO_SSC_SCC_PLL_USER_CTL_U_DISABLE_SHUNT_SHUNT_DEVICES_ARE_DISABLED_FVAL                    0x1
#define HWIO_SSC_SCC_PLL_USER_CTL_U_RESERVE_BITS61_54_BMSK                                    0x3fc00000
#define HWIO_SSC_SCC_PLL_USER_CTL_U_RESERVE_BITS61_54_SHFT                                          0x16
#define HWIO_SSC_SCC_PLL_USER_CTL_U_FREEZE_LOCK_DETECTOR_IN_DROOP_BMSK                          0x200000
#define HWIO_SSC_SCC_PLL_USER_CTL_U_FREEZE_LOCK_DETECTOR_IN_DROOP_SHFT                              0x15
#define HWIO_SSC_SCC_PLL_USER_CTL_U_FREEZE_LOCK_DETECTOR_IN_DROOP_LOCK_DETCTOR_IS_FREEZED_UNTIL_DROOP_AND_DERATING_PASSED_FVAL        0x0
#define HWIO_SSC_SCC_PLL_USER_CTL_U_FREEZE_LOCK_DETECTOR_IN_DROOP_LOCK_DETECTOR_TOGGLES_AS_USUAL_FVAL        0x1
#define HWIO_SSC_SCC_PLL_USER_CTL_U_DROOP_DIVIDER_SEL_BMSK                                      0x100000
#define HWIO_SSC_SCC_PLL_USER_CTL_U_DROOP_DIVIDER_SEL_SHFT                                          0x14
#define HWIO_SSC_SCC_PLL_USER_CTL_U_DROOP_DIVIDER_SEL_DIV2_FVAL                                      0x0
#define HWIO_SSC_SCC_PLL_USER_CTL_U_DROOP_DIVIDER_SEL_DIV1_5_FVAL                                    0x1
#define HWIO_SSC_SCC_PLL_USER_CTL_U_SCALE_FREQ_ON_DROOP_BMSK                                     0x80000
#define HWIO_SSC_SCC_PLL_USER_CTL_U_SCALE_FREQ_ON_DROOP_SHFT                                        0x13
#define HWIO_SSC_SCC_PLL_USER_CTL_U_SCALE_FREQ_ON_DROOP_THE_SCALE_FACTOR_IS_SAME_AS_SCALE_FREQ_ON_RESTART_FVAL        0x0
#define HWIO_SSC_SCC_PLL_USER_CTL_U_SCALE_FREQ_ON_DROOP_SCALE_FREQUENCY_DOWNWARD_BY_50_PERCENT_FVAL        0x1
#define HWIO_SSC_SCC_PLL_USER_CTL_U_USE_PREDIV_WHEN_CAL_BMSK                                     0x40000
#define HWIO_SSC_SCC_PLL_USER_CTL_U_USE_PREDIV_WHEN_CAL_SHFT                                        0x12
#define HWIO_SSC_SCC_PLL_USER_CTL_U_USE_PREDIV_WHEN_CAL_DO_NOT_USE_SECONDARY_PRE_DIVIDER_SETTING_WHEN_CALIBRATING_FVAL        0x0
#define HWIO_SSC_SCC_PLL_USER_CTL_U_USE_PREDIV_WHEN_CAL_USE_SECONDARY_PRE_DIVIDER_SETTING_WHEN_CALIBRATING_FVAL        0x1
#define HWIO_SSC_SCC_PLL_USER_CTL_U_USE_EXT_SAVERESTORE_BMSK                                     0x20000
#define HWIO_SSC_SCC_PLL_USER_CTL_U_USE_EXT_SAVERESTORE_SHFT                                        0x11
#define HWIO_SSC_SCC_PLL_USER_CTL_U_USE_EXT_SAVERESTORE_ACTIVATES_INTERNAL_SAVE_AND_RESTORE_FVAL        0x0
#define HWIO_SSC_SCC_PLL_USER_CTL_U_USE_EXT_SAVERESTORE_DISABLE_INTERNAL_SAVE_AND_RESTORE_FVAL        0x1
#define HWIO_SSC_SCC_PLL_USER_CTL_U_LOW_JITTER_MODE_EN_BMSK                                      0x10000
#define HWIO_SSC_SCC_PLL_USER_CTL_U_LOW_JITTER_MODE_EN_SHFT                                         0x10
#define HWIO_SSC_SCC_PLL_USER_CTL_U_LOW_JITTER_MODE_EN_REGUALAR_MODE_WITH_FMAX_FVAL                  0x0
#define HWIO_SSC_SCC_PLL_USER_CTL_U_LOW_JITTER_MODE_EN_LOW_JITTER_MODE_WITH_FMAX_FVAL                0x1
#define HWIO_SSC_SCC_PLL_USER_CTL_U_FRAC_FORMAT_SEL_BMSK                                          0x8000
#define HWIO_SSC_SCC_PLL_USER_CTL_U_FRAC_FORMAT_SEL_SHFT                                             0xf
#define HWIO_SSC_SCC_PLL_USER_CTL_U_FRAC_FORMAT_SEL_ALPHA_BASED_FRACTIONAL_WORD_FVAL                 0x0
#define HWIO_SSC_SCC_PLL_USER_CTL_U_FRAC_FORMAT_SEL_M_OVER_N_BASED_FRACTIONAL_WORD_FVAL              0x1
#define HWIO_SSC_SCC_PLL_USER_CTL_U_BIAS_ON_IN_STANDBY_BMSK                                       0x4000
#define HWIO_SSC_SCC_PLL_USER_CTL_U_BIAS_ON_IN_STANDBY_SHFT                                          0xe
#define HWIO_SSC_SCC_PLL_USER_CTL_U_BIAS_ON_IN_STANDBY_BIAS_IS_OFF_WHEN_THE_PLL_IS_IN_STANDBY_FVAL        0x0
#define HWIO_SSC_SCC_PLL_USER_CTL_U_BIAS_ON_IN_STANDBY_BIAS_IS_ON_WHEN_THE_PLL_IS_IN_STANDBY_FVAL        0x1
#define HWIO_SSC_SCC_PLL_USER_CTL_U_REF_CLK_AT_OUT_BMSK                                           0x2000
#define HWIO_SSC_SCC_PLL_USER_CTL_U_REF_CLK_AT_OUT_SHFT                                              0xd
#define HWIO_SSC_SCC_PLL_USER_CTL_U_REF_CLK_AT_OUT_OUTPUT_IS_REFERENCE_CLOCK_WHEN_NOT_LOCKED_FVAL        0x0
#define HWIO_SSC_SCC_PLL_USER_CTL_U_REF_CLK_AT_OUT_OUTPUT_IS_ALWAYS_THE_CLOCK_GENERATED_BY_PLL_FVAL        0x1
#define HWIO_SSC_SCC_PLL_USER_CTL_U_SCALE_FREQ_ON_RESTART_BMSK                                    0x1800
#define HWIO_SSC_SCC_PLL_USER_CTL_U_SCALE_FREQ_ON_RESTART_SHFT                                       0xb
#define HWIO_SSC_SCC_PLL_USER_CTL_U_SCALE_FREQ_ON_RESTART_NO_SCALING_FVAL                            0x0
#define HWIO_SSC_SCC_PLL_USER_CTL_U_SCALE_FREQ_ON_RESTART_SCALE_FREQUENCY_DOWNWARD_BY_6_PERCENT_FVAL        0x1
#define HWIO_SSC_SCC_PLL_USER_CTL_U_SCALE_FREQ_ON_RESTART_SCALE_FREQUENCY_DOWNWARD_BY_12_PERCENT_FVAL        0x2
#define HWIO_SSC_SCC_PLL_USER_CTL_U_SCALE_FREQ_ON_RESTART_SCALE_FREQUENCY_DOWNWARD_BY_25_PERCENT_FVAL        0x3
#define HWIO_SSC_SCC_PLL_USER_CTL_U_LATCH_INTERFACE_BYPASS_BMSK                                    0x400
#define HWIO_SSC_SCC_PLL_USER_CTL_U_LATCH_INTERFACE_BYPASS_SHFT                                      0xa
#define HWIO_SSC_SCC_PLL_USER_CTL_U_LATCH_INTERFACE_BYPASS_DO_NOT_BYPASS_FVAL                        0x0
#define HWIO_SSC_SCC_PLL_USER_CTL_U_LATCH_INTERFACE_BYPASS_BYPASS_FVAL                               0x1
#define HWIO_SSC_SCC_PLL_USER_CTL_U_STATUS_REGISTER_BMSK                                           0x3e0
#define HWIO_SSC_SCC_PLL_USER_CTL_U_STATUS_REGISTER_SHFT                                             0x5
#define HWIO_SSC_SCC_PLL_USER_CTL_U_WRITE_STATE_EN_BMSK                                             0x10
#define HWIO_SSC_SCC_PLL_USER_CTL_U_WRITE_STATE_EN_SHFT                                              0x4
#define HWIO_SSC_SCC_PLL_USER_CTL_U_WRITE_STATE_EN_DISABLE_FVAL                                      0x0
#define HWIO_SSC_SCC_PLL_USER_CTL_U_WRITE_STATE_EN_ENABLE_FVAL                                       0x1
#define HWIO_SSC_SCC_PLL_USER_CTL_U_CALIB_CTRL_BMSK                                                  0xe
#define HWIO_SSC_SCC_PLL_USER_CTL_U_CALIB_CTRL_SHFT                                                  0x1
#define HWIO_SSC_SCC_PLL_USER_CTL_U_CALIB_CTRL_ALWAYS_PERFORM_CALIBRATION_FVAL                       0x0
#define HWIO_SSC_SCC_PLL_USER_CTL_U_CALIB_CTRL_NEVER_PERFORM_CALIBRATION_FVAL                        0x1
#define HWIO_SSC_SCC_PLL_USER_CTL_U_CALIB_CTRL_AUTOMATIC_FVAL                                        0x2
#define HWIO_SSC_SCC_PLL_USER_CTL_U_USE_ONLY_FINE_LOCK_DET_BMSK                                      0x1
#define HWIO_SSC_SCC_PLL_USER_CTL_U_USE_ONLY_FINE_LOCK_DET_SHFT                                      0x0
#define HWIO_SSC_SCC_PLL_USER_CTL_U_USE_ONLY_FINE_LOCK_DET_USE_BOTH_THE_FINE_AND_COARSE_LOCK_DETECTOR_FVAL        0x0
#define HWIO_SSC_SCC_PLL_USER_CTL_U_USE_ONLY_FINE_LOCK_DET_USE_ONLY_THE_FINE_LOCK_DETECTOR_FVAL        0x1

#define HWIO_SSC_SCC_PLL_CONFIG_CTL_ADDR                                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x00000014)
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_OFFS                                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00000014)
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_RMSK                                                      0xffffffff
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_SSC_SCC_PLL_CONFIG_CTL_ADDR, HWIO_SSC_SCC_PLL_CONFIG_CTL_RMSK)
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_PLL_CONFIG_CTL_ADDR, m)
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_SSC_SCC_PLL_CONFIG_CTL_ADDR,v)
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_PLL_CONFIG_CTL_ADDR,m,v,HWIO_SSC_SCC_PLL_CONFIG_CTL_IN)
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_FINE_LDC_THRESHOLD_BMSK                                   0xfc000000
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_FINE_LDC_THRESHOLD_SHFT                                         0x1a
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_COARSE_LDC_THRESHOLD_BMSK                                  0x3c00000
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_COARSE_LDC_THRESHOLD_SHFT                                       0x16
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_COARSE_LOCK_DET_NEG_THRESHOLD_BMSK                          0x3c0000
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_COARSE_LOCK_DET_NEG_THRESHOLD_SHFT                              0x12
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_COARSE_LOCK_DET_POS_THRESHOLD_BMSK                           0x3c000
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_COARSE_LOCK_DET_POS_THRESHOLD_SHFT                               0xe
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_FINE_LOCK_DET_THRESHOLD_BMSK                                  0x3800
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_FINE_LOCK_DET_THRESHOLD_SHFT                                     0xb
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_FINE_LOCK_DET_SAMPLE_SIZE_BMSK                                 0x700
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_FINE_LOCK_DET_SAMPLE_SIZE_SHFT                                   0x8
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_FWD_GAIN_SLEWING_KFN_BMSK                                       0xf0
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_FWD_GAIN_SLEWING_KFN_SHFT                                        0x4
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_FWD_GAIN_KFN_BMSK                                                0xf
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_FWD_GAIN_KFN_SHFT                                                0x0

#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_ADDR                                                    (SSC_SCC_SCC_REG_REG_BASE      + 0x00000018)
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_OFFS                                                    (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00000018)
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_RMSK                                                    0xffffffff
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_IN          \
        in_dword_masked(HWIO_SSC_SCC_PLL_CONFIG_CTL_U_ADDR, HWIO_SSC_SCC_PLL_CONFIG_CTL_U_RMSK)
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_PLL_CONFIG_CTL_U_ADDR, m)
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_OUT(v)      \
        out_dword(HWIO_SSC_SCC_PLL_CONFIG_CTL_U_ADDR,v)
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_PLL_CONFIG_CTL_U_ADDR,m,v,HWIO_SSC_SCC_PLL_CONFIG_CTL_U_IN)
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_BIST_CFG_BMSK                                           0xfff00000
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_BIST_CFG_SHFT                                                 0x14
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_ENABLEOVERPST_BMSK                                         0x80000
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_ENABLEOVERPST_SHFT                                            0x13
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_ENABLEOVERPST_DISABLE_FVAL                                     0x0
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_ENABLEOVERPST_ENABLE_FVAL                                      0x1
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_BIASSELPST_BMSK                                            0x40000
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_BIASSELPST_SHFT                                               0x12
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_BIASSELPST_DISABLE_FVAL                                        0x0
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_BIASSELPST_ENABLE_FVAL                                         0x1
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_FORCE_DAC_ON_BMSK                                          0x30000
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_FORCE_DAC_ON_SHFT                                             0x10
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_FORCE_DAC_ON_THE_2MSB_BITS_OF_CORSE_DAC_ARE_CONTROLLED_BY_DIGITAL_TOP_FVAL        0x0
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_FORCE_DAC_ON_FORCE_ONE_OF_THE_2MSB_BITS_ON_IE_BIT_125_NO_EFFECT_IF_ITS_ALREADY_ON_BEFORE_SETTING_THIS_BIT_FVAL        0x1
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_FORCE_DAC_ON_FORCE_ONE_OF_THE_2MSB_BITS_ON_IE_BIT_126_NO_EFFECT_IF_ITS_ALREADY_ON_BEFORE_SETTING_THIS_BIT_FVAL        0x2
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_FORCE_DAC_ON_FORCE_BOTH_OF_THE_2MSB_BITS_ON_BIT_126_AND_125_NO_EFFECT_IF_THEY_ARE_ALREADY_ON_BEFORE_SETTING_THESE_BITS_FVAL        0x3
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_DIS_DMET_DROOP_DIV_BMSK                                     0x8000
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_DIS_DMET_DROOP_DIV_SHFT                                        0xf
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_DIS_DMET_DROOP_DIV_ENABLE_DMET_IN_DROOP_DETECTOR_DIVIDER_FVAL        0x0
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_DIS_DMET_DROOP_DIV_DISABLE_DMET_IN_DROOP_DETECTOR_DIVIDER_FVAL        0x1
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_BYAPSS_DROOP_DIV_BMSK                                       0x4000
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_BYAPSS_DROOP_DIV_SHFT                                          0xe
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_BYAPSS_DROOP_DIV_DROOP_DETECTOR_DIVIDER_IS_ENABLED_FVAL        0x0
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_BYAPSS_DROOP_DIV_DROOP_DETECTOR_DIVIDER_IS_BYPASSED_FVAL        0x1
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_OSC_SETTLING_TIME_BMSK                                      0x3000
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_OSC_SETTLING_TIME_SHFT                                         0xc
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_OSC_SETTLING_TIME_COUNT_0_IE_DO_NOT_WAIT_FVAL                  0x0
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_OSC_SETTLING_TIME_COUNT_10_REFERENCE_CYCLES_FVAL               0x1
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_OSC_SETTLING_TIME_COUNT_25_REFERENCE_CYCLES_FVAL               0x2
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_OSC_SETTLING_TIME_COUNT_50_REFERENCE_CYCLES_FVAL               0x3
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_NUM_STEPS_FAST_LOCK_BMSK                                     0xc00
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_NUM_STEPS_FAST_LOCK_SHFT                                       0xa
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_NUM_STEPS_FAST_LOCK_USE_12_STEPS_FVAL                          0x0
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_NUM_STEPS_FAST_LOCK_USE_10_STEPS_FVAL                          0x1
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_NUM_STEPS_FAST_LOCK_USE_8_STEPS_FVAL                           0x2
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_NUM_STEPS_FAST_LOCK_USE_6_STEPS_FVAL                           0x3
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_PREDIV_WHEN_CAL_BMSK                                         0x380
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_PREDIV_WHEN_CAL_SHFT                                           0x7
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_PREDIV_WHEN_CAL_DIVIDE_BY_1_FVAL                               0x0
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_PREDIV_WHEN_CAL_DIVIDE_BY_2_FVAL                               0x1
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_PREDIV_WHEN_CAL_DIVIDE_BY_4_FVAL                               0x3
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_PREDIV_WHEN_CAL_DIVIDE_BY_8_FVAL                               0x7
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_INC_MIN_GLITCH_THRESHOLD_4X_BMSK                              0x40
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_INC_MIN_GLITCH_THRESHOLD_4X_SHFT                               0x6
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_INC_MIN_GLITCH_THRESHOLD_4X_MINIMUM_GLITCH_THRESHOLD_IS_NOT_INCREASED_FVAL        0x0
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_INC_MIN_GLITCH_THRESHOLD_4X_MINIMUM_GLITCH_THRESHOLD_IS_INCREASED_BY_4X_FVAL        0x1
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_MIN_GLITCH_THRESHOLD_BMSK                                     0x30
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_MIN_GLITCH_THRESHOLD_SHFT                                      0x4
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_MIN_GLITCH_THRESHOLD_MINIMUM_OF_4_FVAL                         0x0
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_MIN_GLITCH_THRESHOLD_MINIMUM_OF_16_FVAL                        0x1
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_MIN_GLITCH_THRESHOLD_MINIMUM_OF_128_FVAL                       0x2
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_MIN_GLITCH_THRESHOLD_MINIMUM_OF_256_FVAL                       0x3
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_USE_BOTH_REF_CLK_EDGE_BMSK                                     0x8
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_USE_BOTH_REF_CLK_EDGE_SHFT                                     0x3
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_USE_BOTH_REF_CLK_EDGE_USE_ONLY_THE_RISING_EDGE_FVAL            0x0
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_USE_BOTH_REF_CLK_EDGE_USE_BOTH_THE_RISING_AND_FALLING_EDGES_FVAL        0x1
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_BIAS_WARMUP_TIME_BMSK                                          0x6
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_BIAS_WARMUP_TIME_SHFT                                          0x1
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_BIAS_WARMUP_TIME_COUNT_0_IE_DO_NOT_WAIT_FVAL                   0x0
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_BIAS_WARMUP_TIME_COUNT_1_REFERENCE_CYCLES_FVAL                 0x1
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_BIAS_WARMUP_TIME_COUNT_7_REFERENCE_CYCLES_FVAL                 0x2
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_BIAS_WARMUP_TIME_COUNT_15_REFERENCE_CYCLES_FVAL                0x3
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_DIV_LOCK_DET_THRESHOLDS_BMSK                                   0x1
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_DIV_LOCK_DET_THRESHOLDS_SHFT                                   0x0
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_DIV_LOCK_DET_THRESHOLDS_DISABLE_FVAL                           0x0
#define HWIO_SSC_SCC_PLL_CONFIG_CTL_U_DIV_LOCK_DET_THRESHOLDS_ENABLE_FVAL                            0x1

#define HWIO_SSC_SCC_PLL_TEST_CTL_ADDR                                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x0000001c)
#define HWIO_SSC_SCC_PLL_TEST_CTL_OFFS                                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000001c)
#define HWIO_SSC_SCC_PLL_TEST_CTL_RMSK                                                        0xffffffff
#define HWIO_SSC_SCC_PLL_TEST_CTL_IN          \
        in_dword_masked(HWIO_SSC_SCC_PLL_TEST_CTL_ADDR, HWIO_SSC_SCC_PLL_TEST_CTL_RMSK)
#define HWIO_SSC_SCC_PLL_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_PLL_TEST_CTL_ADDR, m)
#define HWIO_SSC_SCC_PLL_TEST_CTL_OUT(v)      \
        out_dword(HWIO_SSC_SCC_PLL_TEST_CTL_ADDR,v)
#define HWIO_SSC_SCC_PLL_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_PLL_TEST_CTL_ADDR,m,v,HWIO_SSC_SCC_PLL_TEST_CTL_IN)
#define HWIO_SSC_SCC_PLL_TEST_CTL_ADD_REF_CYC_CALIB_STEPS_BMSK                                0xc0000000
#define HWIO_SSC_SCC_PLL_TEST_CTL_ADD_REF_CYC_CALIB_STEPS_SHFT                                      0x1e
#define HWIO_SSC_SCC_PLL_TEST_CTL_ADD_REF_CYC_CALIB_STEPS_ADD_0_CYCLES_FVAL                          0x0
#define HWIO_SSC_SCC_PLL_TEST_CTL_ADD_REF_CYC_CALIB_STEPS_ADD_1_CYCLES_FVAL                          0x1
#define HWIO_SSC_SCC_PLL_TEST_CTL_ADD_REF_CYC_CALIB_STEPS_ADD_2_CYCLES_FVAL                          0x2
#define HWIO_SSC_SCC_PLL_TEST_CTL_ADD_REF_CYC_CALIB_STEPS_ADD_4_CYCLES_FVAL                          0x3
#define HWIO_SSC_SCC_PLL_TEST_CTL_GLITCH_DETECTOR_COUNT_LIMIT_BMSK                            0x30000000
#define HWIO_SSC_SCC_PLL_TEST_CTL_GLITCH_DETECTOR_COUNT_LIMIT_SHFT                                  0x1c
#define HWIO_SSC_SCC_PLL_TEST_CTL_GLITCH_DETECTOR_COUNT_LIMIT_LIMIT_OF_4_FVAL                        0x0
#define HWIO_SSC_SCC_PLL_TEST_CTL_GLITCH_DETECTOR_COUNT_LIMIT_LIMIT_OF_16_FVAL                       0x1
#define HWIO_SSC_SCC_PLL_TEST_CTL_GLITCH_DETECTOR_COUNT_LIMIT_LIMIT_OF_32_FVAL                       0x2
#define HWIO_SSC_SCC_PLL_TEST_CTL_GLITCH_DETECTOR_COUNT_LIMIT_LIMIT_OF_128_FVAL                      0x3
#define HWIO_SSC_SCC_PLL_TEST_CTL_GLITCH_PREVENTION_DIS_BMSK                                   0x8000000
#define HWIO_SSC_SCC_PLL_TEST_CTL_GLITCH_PREVENTION_DIS_SHFT                                        0x1b
#define HWIO_SSC_SCC_PLL_TEST_CTL_GLITCH_PREVENTION_DIS_GLITCH_DETECTOR_IS_ON_FVAL                   0x0
#define HWIO_SSC_SCC_PLL_TEST_CTL_GLITCH_PREVENTION_DIS_GLITCH_DETECTOR_IS_OFF_FVAL                  0x1
#define HWIO_SSC_SCC_PLL_TEST_CTL_FINE_FCW_BMSK                                                0x7e00000
#define HWIO_SSC_SCC_PLL_TEST_CTL_FINE_FCW_SHFT                                                     0x15
#define HWIO_SSC_SCC_PLL_TEST_CTL_OVERRIDE_FINE_FCW_BMSK                                        0x100000
#define HWIO_SSC_SCC_PLL_TEST_CTL_OVERRIDE_FINE_FCW_SHFT                                            0x14
#define HWIO_SSC_SCC_PLL_TEST_CTL_OVERRIDE_FINE_FCW_DO_NOT_OVERRIDE_FVAL                             0x0
#define HWIO_SSC_SCC_PLL_TEST_CTL_OVERRIDE_FINE_FCW_OVERRIDE_FVAL                                    0x1
#define HWIO_SSC_SCC_PLL_TEST_CTL_COARSE_FCW_BMSK                                                0xff000
#define HWIO_SSC_SCC_PLL_TEST_CTL_COARSE_FCW_SHFT                                                    0xc
#define HWIO_SSC_SCC_PLL_TEST_CTL_OVERRIDE_COARSE_FCW_BMSK                                         0x800
#define HWIO_SSC_SCC_PLL_TEST_CTL_OVERRIDE_COARSE_FCW_SHFT                                           0xb
#define HWIO_SSC_SCC_PLL_TEST_CTL_OVERRIDE_COARSE_FCW_DO_NOT_OVERRIDE_FVAL                           0x0
#define HWIO_SSC_SCC_PLL_TEST_CTL_OVERRIDE_COARSE_FCW_OVERRIDE_FVAL                                  0x1
#define HWIO_SSC_SCC_PLL_TEST_CTL_PROCESS_CALIB_WORD_BMSK                                          0x700
#define HWIO_SSC_SCC_PLL_TEST_CTL_PROCESS_CALIB_WORD_SHFT                                            0x8
#define HWIO_SSC_SCC_PLL_TEST_CTL_OVERRIDE_CALIB_WORD_BMSK                                          0x80
#define HWIO_SSC_SCC_PLL_TEST_CTL_OVERRIDE_CALIB_WORD_SHFT                                           0x7
#define HWIO_SSC_SCC_PLL_TEST_CTL_OVERRIDE_CALIB_WORD_DO_NOT_OVERRIDE_FVAL                           0x0
#define HWIO_SSC_SCC_PLL_TEST_CTL_OVERRIDE_CALIB_WORD_OVERRIDE_FVAL                                  0x1
#define HWIO_SSC_SCC_PLL_TEST_CTL_DISABLE_LFSR_BMSK                                                 0x40
#define HWIO_SSC_SCC_PLL_TEST_CTL_DISABLE_LFSR_SHFT                                                  0x6
#define HWIO_SSC_SCC_PLL_TEST_CTL_DISABLE_LFSR_ENABLE_FVAL                                           0x0
#define HWIO_SSC_SCC_PLL_TEST_CTL_DISABLE_LFSR_DISABLE_FVAL                                          0x1
#define HWIO_SSC_SCC_PLL_TEST_CTL_EN_VREF_TEST_BMSK                                                 0x20
#define HWIO_SSC_SCC_PLL_TEST_CTL_EN_VREF_TEST_SHFT                                                  0x5
#define HWIO_SSC_SCC_PLL_TEST_CTL_EN_VREF_TEST_DISABLE_FVAL                                          0x0
#define HWIO_SSC_SCC_PLL_TEST_CTL_EN_VREF_TEST_ENABLE_FVAL                                           0x1
#define HWIO_SSC_SCC_PLL_TEST_CTL_EN_VDCO_TEST_BMSK                                                 0x10
#define HWIO_SSC_SCC_PLL_TEST_CTL_EN_VDCO_TEST_SHFT                                                  0x4
#define HWIO_SSC_SCC_PLL_TEST_CTL_EN_VDCO_TEST_DISABLE_FVAL                                          0x0
#define HWIO_SSC_SCC_PLL_TEST_CTL_EN_VDCO_TEST_ENABLE_FVAL                                           0x1
#define HWIO_SSC_SCC_PLL_TEST_CTL_BYPASS_ATEST_BUFFER_BMSK                                           0x8
#define HWIO_SSC_SCC_PLL_TEST_CTL_BYPASS_ATEST_BUFFER_SHFT                                           0x3
#define HWIO_SSC_SCC_PLL_TEST_CTL_BYPASS_ATEST_BUFFER_ATEST_BUFFER_ENABLED_FVAL                      0x0
#define HWIO_SSC_SCC_PLL_TEST_CTL_BYPASS_ATEST_BUFFER_ATEST_BUFFER_DISABLED_FVAL                     0x1
#define HWIO_SSC_SCC_PLL_TEST_CTL_EN_IVCO_TEST_BMSK                                                  0x4
#define HWIO_SSC_SCC_PLL_TEST_CTL_EN_IVCO_TEST_SHFT                                                  0x2
#define HWIO_SSC_SCC_PLL_TEST_CTL_EN_IVCO_TEST_DISABLE_FVAL                                          0x0
#define HWIO_SSC_SCC_PLL_TEST_CTL_EN_IVCO_TEST_ENABLE_FVAL                                           0x1
#define HWIO_SSC_SCC_PLL_TEST_CTL_ATEST1_EN_BMSK                                                     0x2
#define HWIO_SSC_SCC_PLL_TEST_CTL_ATEST1_EN_SHFT                                                     0x1
#define HWIO_SSC_SCC_PLL_TEST_CTL_ATEST1_EN_DISABLE_FVAL                                             0x0
#define HWIO_SSC_SCC_PLL_TEST_CTL_ATEST1_EN_ENABLE_FVAL                                              0x1
#define HWIO_SSC_SCC_PLL_TEST_CTL_ATEST0_EN_BMSK                                                     0x1
#define HWIO_SSC_SCC_PLL_TEST_CTL_ATEST0_EN_SHFT                                                     0x0
#define HWIO_SSC_SCC_PLL_TEST_CTL_ATEST0_EN_DISABLE_FVAL                                             0x0
#define HWIO_SSC_SCC_PLL_TEST_CTL_ATEST0_EN_ENABLE_FVAL                                              0x1

#define HWIO_SSC_SCC_PLL_TEST_CTL_U_ADDR                                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x00000020)
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_OFFS                                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00000020)
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_RMSK                                                      0xffffffff
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_IN          \
        in_dword_masked(HWIO_SSC_SCC_PLL_TEST_CTL_U_ADDR, HWIO_SSC_SCC_PLL_TEST_CTL_U_RMSK)
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_PLL_TEST_CTL_U_ADDR, m)
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_OUT(v)      \
        out_dword(HWIO_SSC_SCC_PLL_TEST_CTL_U_ADDR,v)
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_PLL_TEST_CTL_U_ADDR,m,v,HWIO_SSC_SCC_PLL_TEST_CTL_U_IN)
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_ENABLE_TRAINING_SEQ_BMSK                                  0x80000000
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_ENABLE_TRAINING_SEQ_SHFT                                        0x1f
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_ENABLE_TRAINING_SEQ_NO_TRAINING_SEQUENCE_FVAL                    0x0
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_ENABLE_TRAINING_SEQ_ENABLE_TRAINING_SEQUENCE_FVAL                0x1
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_BYPASS_LOGIC_DEP_BMSK                                     0x40000000
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_BYPASS_LOGIC_DEP_SHFT                                           0x1e
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_BYPASS_LOGIC_DEP_ENABLE_DCO_IS_GATED_BY_EN_BIAS_FVAL             0x0
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_BYPASS_LOGIC_DEP_NO_DEPENDENCY_FVAL                              0x1
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_BYPASS_BIAS_DET_BMSK                                      0x20000000
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_BYPASS_BIAS_DET_SHFT                                            0x1d
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_MSB_CLOCK_SELECT_BMSK                                     0x10000000
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_MSB_CLOCK_SELECT_SHFT                                           0x1c
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_MSB_CLOCK_SELECT_ODD_DIVIDER_OUTPUT_FVAL                         0x0
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_MSB_CLOCK_SELECT_EVEN_DIVIDER_OUTPUT_FVAL                        0x1
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_BYPASS_FIRST_ORDER_DSM_BMSK                                0x8000000
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_BYPASS_FIRST_ORDER_DSM_SHFT                                     0x1b
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_BYPASS_FIRST_ORDER_DSM_DO_NOT_BYPASS_FVAL                        0x0
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_BYPASS_FIRST_ORDER_DSM_BYPASS_FVAL                               0x1
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_DCO_OFFSET_CURRENT_ADJUST_BMSK                             0x6000000
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_DCO_OFFSET_CURRENT_ADJUST_SHFT                                  0x19
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_MIRROR_DEVICE_ADJUST_BMSK                                  0x1c00000
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_MIRROR_DEVICE_ADJUST_SHFT                                       0x16
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_BIAS_STARTUP_CIR_DIS_BMSK                                   0x200000
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_BIAS_STARTUP_CIR_DIS_SHFT                                       0x15
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_BIAS_STARTUP_CIR_DIS_ENABLE_FVAL                                 0x0
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_BIAS_STARTUP_CIR_DIS_DISABLE_FVAL                                0x1
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_DISABLE_CLAMP_BMSK                                          0x100000
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_DISABLE_CLAMP_SHFT                                              0x14
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_DISABLE_CLAMP_ENABLE_FVAL                                        0x0
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_DISABLE_CLAMP_DISABLE_FVAL                                       0x1
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_BYPASS_MODE_OF_BIAS_BMSK                                     0x80000
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_BYPASS_MODE_OF_BIAS_SHFT                                        0x13
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_BYPASS_MODE_OF_BIAS_USE_EXTERNAL_CURRENT_AS_A_REFERENCE_FVAL        0x0
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_BYPASS_MODE_OF_BIAS_OUTPUT_BANDGAP_CURRENT_AS_A_CURRENT_SINK_FVAL        0x1
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_BYPASS_MODE_FOR_BIAS_EN_BMSK                                 0x40000
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_BYPASS_MODE_FOR_BIAS_EN_SHFT                                    0x12
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_BYPASS_MODE_FOR_BIAS_EN_DO_NOT_BYPASS_FVAL                       0x0
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_BYPASS_MODE_FOR_BIAS_EN_BYPASS_ENABLED_FVAL                      0x1
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_BIAS_ADJUST_BMSK                                             0x30000
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_BIAS_ADJUST_SHFT                                                0x10
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_BIAS_ADJUST_NEGATIVE_FVAL                                        0x0
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_BIAS_ADJUST_LESS_NEGATIVE_FVAL                                   0x1
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_BIAS_ADJUST_EVEN_LESS_NEGATIVE_FVAL                              0x2
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_BIAS_ADJUST_ZERO_TEMPERATURE_COEFFICENT_FVAL                     0x3
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_DIV2_NMO_EN_BMSK                                              0x8000
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_DIV2_NMO_EN_SHFT                                                 0xf
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_DIV2_NMO_EN_DISABLE_FVAL                                         0x0
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_DIV2_NMO_EN_ENABLE_FVAL                                          0x1
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_DIS_AMP_STARTUP_BMSK                                          0x4000
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_DIS_AMP_STARTUP_SHFT                                             0xe
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_DIS_AMP_STARTUP_ENABLE_FVAL                                      0x0
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_DIS_AMP_STARTUP_DISABLE_FVAL                                     0x1
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_SINGLE_DMET_EN_BMSK                                           0x2000
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_SINGLE_DMET_EN_SHFT                                              0xd
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_SINGLE_DMET_EN_DISABLE_FVAL                                      0x0
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_SINGLE_DMET_EN_ENABLE_FVAL                                       0x1
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_DEMET_WINDOW_DIS_BMSK                                         0x1000
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_DEMET_WINDOW_DIS_SHFT                                            0xc
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_DEMET_WINDOW_DIS_ENABLE_FVAL                                     0x0
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_DEMET_WINDOW_DIS_DISABLE_FVAL                                    0x1
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_NMO_OSC_SEL_BMSK                                               0xc00
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_NMO_OSC_SEL_SHFT                                                 0xa
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_NMO_OSC_SEL_OFF_FVAL                                             0x0
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_NMO_OSC_SEL_FREQ_OF_1200MHZ_FVAL                                 0x1
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_NMO_OSC_SEL_FREQ_OF_900MHZ_FVAL                                  0x2
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_NMO_OSC_SEL_FREQ_OF_600MHZ_FVAL                                  0x3
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_NOISE_MAG_BMSK                                                 0x380
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_NOISE_MAG_SHFT                                                   0x7
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_NOISE_MAG_OFF_FVAL                                               0x0
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_NOISE_MAG_NOISE_OF_34MVRMS_FVAL                                  0x1
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_NOISE_MAG_NOISE_OF_61MVRMS_FVAL                                  0x3
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_NOISE_MAG_NOISE_OF_72MVRMS_FVAL                                  0x7
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_NOISE_GEN_EN_BMSK                                               0x40
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_NOISE_GEN_EN_SHFT                                                0x6
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_NOISE_GEN_EN_DISABLE_FVAL                                        0x0
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_NOISE_GEN_EN_ENABLE_FVAL                                         0x1
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_OSC_BIAS_GND_BMSK                                               0x20
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_OSC_BIAS_GND_SHFT                                                0x5
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_OSC_BIAS_GND_NOT_GROUNDED_FVAL                                   0x0
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_OSC_BIAS_GND_GROUNDED_FVAL                                       0x1
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_PLL_TEST_OUT_SEL_BMSK                                           0x18
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_PLL_TEST_OUT_SEL_SHFT                                            0x3
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_PLL_TEST_OUT_SEL_RESETN_FVAL                                     0x0
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_PLL_TEST_OUT_SEL_NMO_OUTPUT_FVAL                                 0x1
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_PLL_TEST_OUT_SEL_DCO_CLOCK_WITHOUT_POST_DIVISION_FVAL            0x2
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_PLL_TEST_OUT_SEL_PLL_OUTPUT_SAME_AS_PLL_LV_MAIN_FVAL             0x3
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_STATUS_REG_EN_BMSK                                               0x4
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_STATUS_REG_EN_SHFT                                               0x2
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_STATUS_REG_EN_DISABLE_FVAL                                       0x0
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_STATUS_REG_EN_ENABLE_FVAL                                        0x1
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_SKIP_FINE_TUNE_BMSK                                              0x2
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_SKIP_FINE_TUNE_SHFT                                              0x1
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_SKIP_FINE_TUNE_PERFORM_FINE_TUNING_FVAL                          0x0
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_SKIP_FINE_TUNE_SKIP_FINE_TUNING_FVAL                             0x1
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_SKIP_FAST_LOCK_BMSK                                              0x1
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_SKIP_FAST_LOCK_SHFT                                              0x0
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_SKIP_FAST_LOCK_USE_FAST_LOCKING_FVAL                             0x0
#define HWIO_SSC_SCC_PLL_TEST_CTL_U_SKIP_FAST_LOCK_USE_LINEAR_LOCKING_FVAL                           0x1

#define HWIO_SSC_SCC_PLL_STATUS_ADDR                                                          (SSC_SCC_SCC_REG_REG_BASE      + 0x00000024)
#define HWIO_SSC_SCC_PLL_STATUS_OFFS                                                          (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00000024)
#define HWIO_SSC_SCC_PLL_STATUS_RMSK                                                          0xffffffff
#define HWIO_SSC_SCC_PLL_STATUS_IN          \
        in_dword_masked(HWIO_SSC_SCC_PLL_STATUS_ADDR, HWIO_SSC_SCC_PLL_STATUS_RMSK)
#define HWIO_SSC_SCC_PLL_STATUS_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_PLL_STATUS_ADDR, m)
#define HWIO_SSC_SCC_PLL_STATUS_STATUS_31_0_BMSK                                              0xffffffff
#define HWIO_SSC_SCC_PLL_STATUS_STATUS_31_0_SHFT                                                     0x0

#define HWIO_SSC_SCC_PLL_FREQ_CTL_ADDR                                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x00000028)
#define HWIO_SSC_SCC_PLL_FREQ_CTL_OFFS                                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00000028)
#define HWIO_SSC_SCC_PLL_FREQ_CTL_RMSK                                                        0xffffffff
#define HWIO_SSC_SCC_PLL_FREQ_CTL_IN          \
        in_dword_masked(HWIO_SSC_SCC_PLL_FREQ_CTL_ADDR, HWIO_SSC_SCC_PLL_FREQ_CTL_RMSK)
#define HWIO_SSC_SCC_PLL_FREQ_CTL_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_PLL_FREQ_CTL_ADDR, m)
#define HWIO_SSC_SCC_PLL_FREQ_CTL_OUT(v)      \
        out_dword(HWIO_SSC_SCC_PLL_FREQ_CTL_ADDR,v)
#define HWIO_SSC_SCC_PLL_FREQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_PLL_FREQ_CTL_ADDR,m,v,HWIO_SSC_SCC_PLL_FREQ_CTL_IN)
#define HWIO_SSC_SCC_PLL_FREQ_CTL_FREQUENCY_CTL_WORD_BMSK                                     0xffffffff
#define HWIO_SSC_SCC_PLL_FREQ_CTL_FREQUENCY_CTL_WORD_SHFT                                            0x0

#define HWIO_SSC_SCC_PLL_OPMODE_ADDR                                                          (SSC_SCC_SCC_REG_REG_BASE      + 0x0000002c)
#define HWIO_SSC_SCC_PLL_OPMODE_OFFS                                                          (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000002c)
#define HWIO_SSC_SCC_PLL_OPMODE_RMSK                                                                 0x7
#define HWIO_SSC_SCC_PLL_OPMODE_IN          \
        in_dword_masked(HWIO_SSC_SCC_PLL_OPMODE_ADDR, HWIO_SSC_SCC_PLL_OPMODE_RMSK)
#define HWIO_SSC_SCC_PLL_OPMODE_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_PLL_OPMODE_ADDR, m)
#define HWIO_SSC_SCC_PLL_OPMODE_OUT(v)      \
        out_dword(HWIO_SSC_SCC_PLL_OPMODE_ADDR,v)
#define HWIO_SSC_SCC_PLL_OPMODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_PLL_OPMODE_ADDR,m,v,HWIO_SSC_SCC_PLL_OPMODE_IN)
#define HWIO_SSC_SCC_PLL_OPMODE_PLL_OPMODE_BMSK                                                      0x7
#define HWIO_SSC_SCC_PLL_OPMODE_PLL_OPMODE_SHFT                                                      0x0
#define HWIO_SSC_SCC_PLL_OPMODE_PLL_OPMODE_STANDBY_FVAL                                              0x0
#define HWIO_SSC_SCC_PLL_OPMODE_PLL_OPMODE_RUN_FVAL                                                  0x1
#define HWIO_SSC_SCC_PLL_OPMODE_PLL_OPMODE_NA_FVAL                                                   0x2
#define HWIO_SSC_SCC_PLL_OPMODE_PLL_OPMODE_FREEZE_FVAL                                               0x3

#define HWIO_SSC_SCC_PLL_STATE_ADDR                                                           (SSC_SCC_SCC_REG_REG_BASE      + 0x00000030)
#define HWIO_SSC_SCC_PLL_STATE_OFFS                                                           (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00000030)
#define HWIO_SSC_SCC_PLL_STATE_RMSK                                                                  0x7
#define HWIO_SSC_SCC_PLL_STATE_IN          \
        in_dword_masked(HWIO_SSC_SCC_PLL_STATE_ADDR, HWIO_SSC_SCC_PLL_STATE_RMSK)
#define HWIO_SSC_SCC_PLL_STATE_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_PLL_STATE_ADDR, m)
#define HWIO_SSC_SCC_PLL_STATE_PLL_STATE_BMSK                                                        0x7
#define HWIO_SSC_SCC_PLL_STATE_PLL_STATE_SHFT                                                        0x0

#define HWIO_SSC_SCC_PLL_DROOP_ADDR                                                           (SSC_SCC_SCC_REG_REG_BASE      + 0x00000034)
#define HWIO_SSC_SCC_PLL_DROOP_OFFS                                                           (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00000034)
#define HWIO_SSC_SCC_PLL_DROOP_RMSK                                                                 0xff
#define HWIO_SSC_SCC_PLL_DROOP_IN          \
        in_dword_masked(HWIO_SSC_SCC_PLL_DROOP_ADDR, HWIO_SSC_SCC_PLL_DROOP_RMSK)
#define HWIO_SSC_SCC_PLL_DROOP_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_PLL_DROOP_ADDR, m)
#define HWIO_SSC_SCC_PLL_DROOP_OUT(v)      \
        out_dword(HWIO_SSC_SCC_PLL_DROOP_ADDR,v)
#define HWIO_SSC_SCC_PLL_DROOP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_PLL_DROOP_ADDR,m,v,HWIO_SSC_SCC_PLL_DROOP_IN)
#define HWIO_SSC_SCC_PLL_DROOP_DROOP_CODE_BMSK                                                      0xfe
#define HWIO_SSC_SCC_PLL_DROOP_DROOP_CODE_SHFT                                                       0x1
#define HWIO_SSC_SCC_PLL_DROOP_DROOP_EN_BMSK                                                         0x1
#define HWIO_SSC_SCC_PLL_DROOP_DROOP_EN_SHFT                                                         0x0

#define HWIO_SSC_SCC_PLL_FRAC_VAL_ADDR                                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x00000038)
#define HWIO_SSC_SCC_PLL_FRAC_VAL_OFFS                                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00000038)
#define HWIO_SSC_SCC_PLL_FRAC_VAL_RMSK                                                            0xffff
#define HWIO_SSC_SCC_PLL_FRAC_VAL_IN          \
        in_dword_masked(HWIO_SSC_SCC_PLL_FRAC_VAL_ADDR, HWIO_SSC_SCC_PLL_FRAC_VAL_RMSK)
#define HWIO_SSC_SCC_PLL_FRAC_VAL_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_PLL_FRAC_VAL_ADDR, m)
#define HWIO_SSC_SCC_PLL_FRAC_VAL_OUT(v)      \
        out_dword(HWIO_SSC_SCC_PLL_FRAC_VAL_ADDR,v)
#define HWIO_SSC_SCC_PLL_FRAC_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_PLL_FRAC_VAL_ADDR,m,v,HWIO_SSC_SCC_PLL_FRAC_VAL_IN)
#define HWIO_SSC_SCC_PLL_FRAC_VAL_PLL_FRAC_VAL_BMSK                                               0xffff
#define HWIO_SSC_SCC_PLL_FRAC_VAL_PLL_FRAC_VAL_SHFT                                                  0x0

#define HWIO_SSC_SCC_PLL_SPARE_ADDR                                                           (SSC_SCC_SCC_REG_REG_BASE      + 0x0000003c)
#define HWIO_SSC_SCC_PLL_SPARE_OFFS                                                           (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000003c)
#define HWIO_SSC_SCC_PLL_SPARE_RMSK                                                                 0xff
#define HWIO_SSC_SCC_PLL_SPARE_IN          \
        in_dword_masked(HWIO_SSC_SCC_PLL_SPARE_ADDR, HWIO_SSC_SCC_PLL_SPARE_RMSK)
#define HWIO_SSC_SCC_PLL_SPARE_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_PLL_SPARE_ADDR, m)
#define HWIO_SSC_SCC_PLL_SPARE_OUT(v)      \
        out_dword(HWIO_SSC_SCC_PLL_SPARE_ADDR,v)
#define HWIO_SSC_SCC_PLL_SPARE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_PLL_SPARE_ADDR,m,v,HWIO_SSC_SCC_PLL_SPARE_IN)
#define HWIO_SSC_SCC_PLL_SPARE_SPARE_OUTPUTS_BMSK                                                   0xf0
#define HWIO_SSC_SCC_PLL_SPARE_SPARE_OUTPUTS_SHFT                                                    0x4
#define HWIO_SSC_SCC_PLL_SPARE_SPARE_INPUTS_BMSK                                                     0xf
#define HWIO_SSC_SCC_PLL_SPARE_SPARE_INPUTS_SHFT                                                     0x0

#define HWIO_SSC_SCC_PLL_SSC_DELTA_ALPHA_ADDR                                                 (SSC_SCC_SCC_REG_REG_BASE      + 0x00000040)
#define HWIO_SSC_SCC_PLL_SSC_DELTA_ALPHA_OFFS                                                 (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00000040)
#define HWIO_SSC_SCC_PLL_SSC_DELTA_ALPHA_RMSK                                                       0xff
#define HWIO_SSC_SCC_PLL_SSC_DELTA_ALPHA_IN          \
        in_dword_masked(HWIO_SSC_SCC_PLL_SSC_DELTA_ALPHA_ADDR, HWIO_SSC_SCC_PLL_SSC_DELTA_ALPHA_RMSK)
#define HWIO_SSC_SCC_PLL_SSC_DELTA_ALPHA_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_PLL_SSC_DELTA_ALPHA_ADDR, m)
#define HWIO_SSC_SCC_PLL_SSC_DELTA_ALPHA_OUT(v)      \
        out_dword(HWIO_SSC_SCC_PLL_SSC_DELTA_ALPHA_ADDR,v)
#define HWIO_SSC_SCC_PLL_SSC_DELTA_ALPHA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_PLL_SSC_DELTA_ALPHA_ADDR,m,v,HWIO_SSC_SCC_PLL_SSC_DELTA_ALPHA_IN)
#define HWIO_SSC_SCC_PLL_SSC_DELTA_ALPHA_SSC_DELTA_ALPHA_BMSK                                       0xff
#define HWIO_SSC_SCC_PLL_SSC_DELTA_ALPHA_SSC_DELTA_ALPHA_SHFT                                        0x0

#define HWIO_SSC_SCC_PLL_SSC_UPDATE_RATE_ADDR                                                 (SSC_SCC_SCC_REG_REG_BASE      + 0x00000044)
#define HWIO_SSC_SCC_PLL_SSC_UPDATE_RATE_OFFS                                                 (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00000044)
#define HWIO_SSC_SCC_PLL_SSC_UPDATE_RATE_RMSK                                                        0xf
#define HWIO_SSC_SCC_PLL_SSC_UPDATE_RATE_IN          \
        in_dword_masked(HWIO_SSC_SCC_PLL_SSC_UPDATE_RATE_ADDR, HWIO_SSC_SCC_PLL_SSC_UPDATE_RATE_RMSK)
#define HWIO_SSC_SCC_PLL_SSC_UPDATE_RATE_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_PLL_SSC_UPDATE_RATE_ADDR, m)
#define HWIO_SSC_SCC_PLL_SSC_UPDATE_RATE_OUT(v)      \
        out_dword(HWIO_SSC_SCC_PLL_SSC_UPDATE_RATE_ADDR,v)
#define HWIO_SSC_SCC_PLL_SSC_UPDATE_RATE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_PLL_SSC_UPDATE_RATE_ADDR,m,v,HWIO_SSC_SCC_PLL_SSC_UPDATE_RATE_IN)
#define HWIO_SSC_SCC_PLL_SSC_UPDATE_RATE_SSC_UPDATE_RATE_BMSK                                        0xf
#define HWIO_SSC_SCC_PLL_SSC_UPDATE_RATE_SSC_UPDATE_RATE_SHFT                                        0x0

#define HWIO_SSC_SCC_PLL_SSC_NUM_STEPS_ADDR                                                   (SSC_SCC_SCC_REG_REG_BASE      + 0x00000048)
#define HWIO_SSC_SCC_PLL_SSC_NUM_STEPS_OFFS                                                   (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00000048)
#define HWIO_SSC_SCC_PLL_SSC_NUM_STEPS_RMSK                                                          0xf
#define HWIO_SSC_SCC_PLL_SSC_NUM_STEPS_IN          \
        in_dword_masked(HWIO_SSC_SCC_PLL_SSC_NUM_STEPS_ADDR, HWIO_SSC_SCC_PLL_SSC_NUM_STEPS_RMSK)
#define HWIO_SSC_SCC_PLL_SSC_NUM_STEPS_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_PLL_SSC_NUM_STEPS_ADDR, m)
#define HWIO_SSC_SCC_PLL_SSC_NUM_STEPS_OUT(v)      \
        out_dword(HWIO_SSC_SCC_PLL_SSC_NUM_STEPS_ADDR,v)
#define HWIO_SSC_SCC_PLL_SSC_NUM_STEPS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_PLL_SSC_NUM_STEPS_ADDR,m,v,HWIO_SSC_SCC_PLL_SSC_NUM_STEPS_IN)
#define HWIO_SSC_SCC_PLL_SSC_NUM_STEPS_SSC_NUM_STEPS_BMSK                                            0xf
#define HWIO_SSC_SCC_PLL_SSC_NUM_STEPS_SSC_NUM_STEPS_SHFT                                            0x0

#define HWIO_SSC_SCC_MAIN_RCG_CMD_RCGR_ADDR                                                   (SSC_SCC_SCC_REG_REG_BASE      + 0x00001000)
#define HWIO_SSC_SCC_MAIN_RCG_CMD_RCGR_OFFS                                                   (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00001000)
#define HWIO_SSC_SCC_MAIN_RCG_CMD_RCGR_RMSK                                                   0x80000013
#define HWIO_SSC_SCC_MAIN_RCG_CMD_RCGR_IN          \
        in_dword_masked(HWIO_SSC_SCC_MAIN_RCG_CMD_RCGR_ADDR, HWIO_SSC_SCC_MAIN_RCG_CMD_RCGR_RMSK)
#define HWIO_SSC_SCC_MAIN_RCG_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_MAIN_RCG_CMD_RCGR_ADDR, m)
#define HWIO_SSC_SCC_MAIN_RCG_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_MAIN_RCG_CMD_RCGR_ADDR,v)
#define HWIO_SSC_SCC_MAIN_RCG_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_MAIN_RCG_CMD_RCGR_ADDR,m,v,HWIO_SSC_SCC_MAIN_RCG_CMD_RCGR_IN)
#define HWIO_SSC_SCC_MAIN_RCG_CMD_RCGR_ROOT_OFF_BMSK                                          0x80000000
#define HWIO_SSC_SCC_MAIN_RCG_CMD_RCGR_ROOT_OFF_SHFT                                                0x1f
#define HWIO_SSC_SCC_MAIN_RCG_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                          0x10
#define HWIO_SSC_SCC_MAIN_RCG_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                           0x4
#define HWIO_SSC_SCC_MAIN_RCG_CMD_RCGR_ROOT_EN_BMSK                                                  0x2
#define HWIO_SSC_SCC_MAIN_RCG_CMD_RCGR_ROOT_EN_SHFT                                                  0x1
#define HWIO_SSC_SCC_MAIN_RCG_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                          0x0
#define HWIO_SSC_SCC_MAIN_RCG_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                           0x1
#define HWIO_SSC_SCC_MAIN_RCG_CMD_RCGR_UPDATE_BMSK                                                   0x1
#define HWIO_SSC_SCC_MAIN_RCG_CMD_RCGR_UPDATE_SHFT                                                   0x0
#define HWIO_SSC_SCC_MAIN_RCG_CMD_RCGR_UPDATE_DISABLE_FVAL                                           0x0
#define HWIO_SSC_SCC_MAIN_RCG_CMD_RCGR_UPDATE_ENABLE_FVAL                                            0x1

#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_ADDR                                                   (SSC_SCC_SCC_REG_REG_BASE      + 0x00001004)
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_OFFS                                                   (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00001004)
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_RMSK                                                     0x11071f
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_IN          \
        in_dword_masked(HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_ADDR, HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_RMSK)
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_ADDR, m)
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_ADDR,v)
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_ADDR,m,v,HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_IN)
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_HW_CLK_CONTROL_BMSK                                      0x100000
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_HW_CLK_CONTROL_SHFT                                          0x14
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_HW_CLK_CONTROL_DISABLE_FVAL                                   0x0
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_HW_CLK_CONTROL_ENABLE_FVAL                                    0x1
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_RCGLITE_DISABLE_BMSK                                      0x10000
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_RCGLITE_DISABLE_SHFT                                         0x10
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_RCGLITE_DISABLE_RCGLITE_ENABLED_FVAL                          0x0
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_RCGLITE_DISABLE_RCGLITE_DISABLED_FVAL                         0x1
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_SEL_BMSK                                                0x700
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_SEL_SHFT                                                  0x8
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_SEL_SRC0_FVAL                                             0x0
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_SEL_SRC1_FVAL                                             0x1
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_SEL_SRC2_FVAL                                             0x2
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_SEL_SRC3_FVAL                                             0x3
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_SEL_SRC4_FVAL                                             0x4
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_SEL_SRC5_FVAL                                             0x5
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_SEL_SRC6_FVAL                                             0x6
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_SEL_SRC7_FVAL                                             0x7
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_DIV_BMSK                                                 0x1f
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_DIV_SHFT                                                  0x0
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                           0x0
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_DIV_DIV1_FVAL                                             0x1
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                           0x2
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_DIV_DIV2_FVAL                                             0x3
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                           0x4
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_DIV_DIV3_FVAL                                             0x5
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                           0x6
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_DIV_DIV4_FVAL                                             0x7
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                           0x8
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_DIV_DIV5_FVAL                                             0x9
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                           0xa
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_DIV_DIV6_FVAL                                             0xb
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                           0xc
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_DIV_DIV7_FVAL                                             0xd
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                           0xe
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_DIV_DIV8_FVAL                                             0xf
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                          0x10
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_DIV_DIV9_FVAL                                            0x11
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                          0x12
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_DIV_DIV10_FVAL                                           0x13
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                         0x14
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_DIV_DIV11_FVAL                                           0x15
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                         0x16
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_DIV_DIV12_FVAL                                           0x17
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                         0x18
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_DIV_DIV13_FVAL                                           0x19
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                         0x1a
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_DIV_DIV14_FVAL                                           0x1b
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                         0x1c
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_DIV_DIV15_FVAL                                           0x1d
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                         0x1e
#define HWIO_SSC_SCC_MAIN_RCG_CFG_RCGR_SRC_DIV_DIV16_FVAL                                           0x1f

#define HWIO_SSC_SCC_QUPV3_SE0_BCR_ADDR                                                       (SSC_SCC_SCC_REG_REG_BASE      + 0x00002000)
#define HWIO_SSC_SCC_QUPV3_SE0_BCR_OFFS                                                       (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00002000)
#define HWIO_SSC_SCC_QUPV3_SE0_BCR_RMSK                                                              0x1
#define HWIO_SSC_SCC_QUPV3_SE0_BCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE0_BCR_ADDR, HWIO_SSC_SCC_QUPV3_SE0_BCR_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE0_BCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE0_BCR_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE0_BCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE0_BCR_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE0_BCR_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE0_BCR_IN)
#define HWIO_SSC_SCC_QUPV3_SE0_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_SSC_SCC_QUPV3_SE0_BCR_BLK_ARES_SHFT                                                     0x0
#define HWIO_SSC_SCC_QUPV3_SE0_BCR_BLK_ARES_DISABLE_FVAL                                             0x0
#define HWIO_SSC_SCC_QUPV3_SE0_BCR_BLK_ARES_ENABLE_FVAL                                              0x1

#define HWIO_SSC_SCC_DFS_SE0_CMD_DFSR_ADDR                                                    (SSC_SCC_SCC_REG_REG_BASE      + 0x00002018)
#define HWIO_SSC_SCC_DFS_SE0_CMD_DFSR_OFFS                                                    (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00002018)
#define HWIO_SSC_SCC_DFS_SE0_CMD_DFSR_RMSK                                                        0xffff
#define HWIO_SSC_SCC_DFS_SE0_CMD_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_CMD_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE0_CMD_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE0_CMD_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_CMD_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE0_CMD_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE0_CMD_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE0_CMD_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE0_CMD_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE0_CMD_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE0_CMD_DFSR_RCG_SW_CTRL_BMSK                                            0x8000
#define HWIO_SSC_SCC_DFS_SE0_CMD_DFSR_RCG_SW_CTRL_SHFT                                               0xf
#define HWIO_SSC_SCC_DFS_SE0_CMD_DFSR_SW_PERF_STATE_BMSK                                          0x7800
#define HWIO_SSC_SCC_DFS_SE0_CMD_DFSR_SW_PERF_STATE_SHFT                                             0xb
#define HWIO_SSC_SCC_DFS_SE0_CMD_DFSR_SW_OVERRIDE_BMSK                                             0x400
#define HWIO_SSC_SCC_DFS_SE0_CMD_DFSR_SW_OVERRIDE_SHFT                                               0xa
#define HWIO_SSC_SCC_DFS_SE0_CMD_DFSR_PERF_STATE_UPDATE_STATUS_BMSK                                0x200
#define HWIO_SSC_SCC_DFS_SE0_CMD_DFSR_PERF_STATE_UPDATE_STATUS_SHFT                                  0x9
#define HWIO_SSC_SCC_DFS_SE0_CMD_DFSR_DFS_FSM_STATE_BMSK                                           0x1c0
#define HWIO_SSC_SCC_DFS_SE0_CMD_DFSR_DFS_FSM_STATE_SHFT                                             0x6
#define HWIO_SSC_SCC_DFS_SE0_CMD_DFSR_HW_CLK_CONTROL_BMSK                                           0x20
#define HWIO_SSC_SCC_DFS_SE0_CMD_DFSR_HW_CLK_CONTROL_SHFT                                            0x5
#define HWIO_SSC_SCC_DFS_SE0_CMD_DFSR_CURR_PERF_STATE_BMSK                                          0x1e
#define HWIO_SSC_SCC_DFS_SE0_CMD_DFSR_CURR_PERF_STATE_SHFT                                           0x1
#define HWIO_SSC_SCC_DFS_SE0_CMD_DFSR_DFS_EN_BMSK                                                    0x1
#define HWIO_SSC_SCC_DFS_SE0_CMD_DFSR_DFS_EN_SHFT                                                    0x0
#define HWIO_SSC_SCC_DFS_SE0_CMD_DFSR_DFS_EN_DISABLE_FVAL                                            0x0
#define HWIO_SSC_SCC_DFS_SE0_CMD_DFSR_DFS_EN_ENABLE_FVAL                                             0x1

#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x00002020)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00002020)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x00002024)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00002024)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x00002028)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00002028)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x0000202c)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000202c)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x00002030)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00002030)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x00002034)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00002034)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x00002038)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00002038)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x0000203c)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000203c)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x00002060)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00002060)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x00002064)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00002064)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x00002068)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00002068)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000206c)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000206c)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x00002070)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00002070)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x00002074)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00002074)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x00002078)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00002078)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000207c)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000207c)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000020a0)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000020a0)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000020a4)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000020a4)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000020a8)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000020a8)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000020ac)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000020ac)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000020b0)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000020b0)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000020b4)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000020b4)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000020b8)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000020b8)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000020bc)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000020bc)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000020e0)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000020e0)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF0_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000020e4)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000020e4)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF1_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000020e8)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000020e8)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF2_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000020ec)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000020ec)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF3_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000020f0)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000020f0)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF4_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000020f4)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000020f4)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF5_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000020f8)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000020f8)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF6_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000020fc)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000020fc)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE0_QUPV3_SE0_PERF7_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_QUPV3_SE0_CMD_RCGR_ADDR                                                  (SSC_SCC_SCC_REG_REG_BASE      + 0x00002004)
#define HWIO_SSC_SCC_QUPV3_SE0_CMD_RCGR_OFFS                                                  (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00002004)
#define HWIO_SSC_SCC_QUPV3_SE0_CMD_RCGR_RMSK                                                  0x800000f3
#define HWIO_SSC_SCC_QUPV3_SE0_CMD_RCGR_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE0_CMD_RCGR_ADDR, HWIO_SSC_SCC_QUPV3_SE0_CMD_RCGR_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE0_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE0_CMD_RCGR_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE0_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE0_CMD_RCGR_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE0_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE0_CMD_RCGR_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE0_CMD_RCGR_IN)
#define HWIO_SSC_SCC_QUPV3_SE0_CMD_RCGR_ROOT_OFF_BMSK                                         0x80000000
#define HWIO_SSC_SCC_QUPV3_SE0_CMD_RCGR_ROOT_OFF_SHFT                                               0x1f
#define HWIO_SSC_SCC_QUPV3_SE0_CMD_RCGR_DIRTY_D_BMSK                                                0x80
#define HWIO_SSC_SCC_QUPV3_SE0_CMD_RCGR_DIRTY_D_SHFT                                                 0x7
#define HWIO_SSC_SCC_QUPV3_SE0_CMD_RCGR_DIRTY_N_BMSK                                                0x40
#define HWIO_SSC_SCC_QUPV3_SE0_CMD_RCGR_DIRTY_N_SHFT                                                 0x6
#define HWIO_SSC_SCC_QUPV3_SE0_CMD_RCGR_DIRTY_M_BMSK                                                0x20
#define HWIO_SSC_SCC_QUPV3_SE0_CMD_RCGR_DIRTY_M_SHFT                                                 0x5
#define HWIO_SSC_SCC_QUPV3_SE0_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                         0x10
#define HWIO_SSC_SCC_QUPV3_SE0_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                          0x4
#define HWIO_SSC_SCC_QUPV3_SE0_CMD_RCGR_ROOT_EN_BMSK                                                 0x2
#define HWIO_SSC_SCC_QUPV3_SE0_CMD_RCGR_ROOT_EN_SHFT                                                 0x1
#define HWIO_SSC_SCC_QUPV3_SE0_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                         0x0
#define HWIO_SSC_SCC_QUPV3_SE0_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                          0x1
#define HWIO_SSC_SCC_QUPV3_SE0_CMD_RCGR_UPDATE_BMSK                                                  0x1
#define HWIO_SSC_SCC_QUPV3_SE0_CMD_RCGR_UPDATE_SHFT                                                  0x0
#define HWIO_SSC_SCC_QUPV3_SE0_CMD_RCGR_UPDATE_DISABLE_FVAL                                          0x0
#define HWIO_SSC_SCC_QUPV3_SE0_CMD_RCGR_UPDATE_ENABLE_FVAL                                           0x1

#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_ADDR                                                  (SSC_SCC_SCC_REG_REG_BASE      + 0x00002008)
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_OFFS                                                  (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00002008)
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_RMSK                                                    0x10371f
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_ADDR, HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_IN)
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_HW_CLK_CONTROL_BMSK                                     0x100000
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_HW_CLK_CONTROL_SHFT                                         0x14
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_HW_CLK_CONTROL_DISABLE_FVAL                                  0x0
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_HW_CLK_CONTROL_ENABLE_FVAL                                   0x1
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_MODE_BMSK                                                 0x3000
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_MODE_SHFT                                                    0xc
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_MODE_BYPASS_FVAL                                             0x0
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_MODE_SWALLOW_FVAL                                            0x1
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                          0x2
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                        0x3
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_SEL_BMSK                                               0x700
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_SEL_SHFT                                                 0x8
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_SEL_SRC0_FVAL                                            0x0
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_SEL_SRC1_FVAL                                            0x1
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_SEL_SRC2_FVAL                                            0x2
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_SEL_SRC3_FVAL                                            0x3
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_SEL_SRC4_FVAL                                            0x4
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_SEL_SRC5_FVAL                                            0x5
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_SEL_SRC6_FVAL                                            0x6
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_SEL_SRC7_FVAL                                            0x7
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_DIV_BMSK                                                0x1f
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_DIV_SHFT                                                 0x0
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                          0x0
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_DIV_DIV1_FVAL                                            0x1
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                          0x2
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_DIV_DIV2_FVAL                                            0x3
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                          0x4
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_DIV_DIV3_FVAL                                            0x5
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                          0x6
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_DIV_DIV4_FVAL                                            0x7
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                          0x8
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_DIV_DIV5_FVAL                                            0x9
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                          0xa
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_DIV_DIV6_FVAL                                            0xb
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                          0xc
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_DIV_DIV7_FVAL                                            0xd
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                          0xe
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_DIV_DIV8_FVAL                                            0xf
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                         0x10
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_DIV_DIV9_FVAL                                           0x11
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                         0x12
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_DIV_DIV10_FVAL                                          0x13
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                        0x14
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_DIV_DIV11_FVAL                                          0x15
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                        0x16
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_DIV_DIV12_FVAL                                          0x17
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                        0x18
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_DIV_DIV13_FVAL                                          0x19
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                        0x1a
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_DIV_DIV14_FVAL                                          0x1b
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                        0x1c
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_DIV_DIV15_FVAL                                          0x1d
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                        0x1e
#define HWIO_SSC_SCC_QUPV3_SE0_CFG_RCGR_SRC_DIV_DIV16_FVAL                                          0x1f

#define HWIO_SSC_SCC_QUPV3_SE0_M_ADDR                                                         (SSC_SCC_SCC_REG_REG_BASE      + 0x0000200c)
#define HWIO_SSC_SCC_QUPV3_SE0_M_OFFS                                                         (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000200c)
#define HWIO_SSC_SCC_QUPV3_SE0_M_RMSK                                                             0xffff
#define HWIO_SSC_SCC_QUPV3_SE0_M_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE0_M_ADDR, HWIO_SSC_SCC_QUPV3_SE0_M_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE0_M_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE0_M_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE0_M_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE0_M_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE0_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE0_M_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE0_M_IN)
#define HWIO_SSC_SCC_QUPV3_SE0_M_M_BMSK                                                           0xffff
#define HWIO_SSC_SCC_QUPV3_SE0_M_M_SHFT                                                              0x0

#define HWIO_SSC_SCC_QUPV3_SE0_N_ADDR                                                         (SSC_SCC_SCC_REG_REG_BASE      + 0x00002010)
#define HWIO_SSC_SCC_QUPV3_SE0_N_OFFS                                                         (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00002010)
#define HWIO_SSC_SCC_QUPV3_SE0_N_RMSK                                                             0xffff
#define HWIO_SSC_SCC_QUPV3_SE0_N_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE0_N_ADDR, HWIO_SSC_SCC_QUPV3_SE0_N_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE0_N_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE0_N_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE0_N_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE0_N_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE0_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE0_N_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE0_N_IN)
#define HWIO_SSC_SCC_QUPV3_SE0_N_NOT_N_MINUS_M_BMSK                                               0xffff
#define HWIO_SSC_SCC_QUPV3_SE0_N_NOT_N_MINUS_M_SHFT                                                  0x0

#define HWIO_SSC_SCC_QUPV3_SE0_D_ADDR                                                         (SSC_SCC_SCC_REG_REG_BASE      + 0x00002014)
#define HWIO_SSC_SCC_QUPV3_SE0_D_OFFS                                                         (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00002014)
#define HWIO_SSC_SCC_QUPV3_SE0_D_RMSK                                                             0xffff
#define HWIO_SSC_SCC_QUPV3_SE0_D_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE0_D_ADDR, HWIO_SSC_SCC_QUPV3_SE0_D_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE0_D_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE0_D_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE0_D_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE0_D_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE0_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE0_D_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE0_D_IN)
#define HWIO_SSC_SCC_QUPV3_SE0_D_NOT_2D_BMSK                                                      0xffff
#define HWIO_SSC_SCC_QUPV3_SE0_D_NOT_2D_SHFT                                                         0x0

#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_ADDR                                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x00002130)
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_OFFS                                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00002130)
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_RMSK                                                      0x80007ff5
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE0_CBCR_ADDR, HWIO_SSC_SCC_QUPV3_SE0_CBCR_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE0_CBCR_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE0_CBCR_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE0_CBCR_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE0_CBCR_IN)
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_FORCE_MEM_CORE_ON_BMSK                                        0x4000
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_FORCE_MEM_CORE_ON_SHFT                                           0xe
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                             0x0
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                              0x1
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                      0x2000
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                         0xd
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                           0x0
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                            0x1
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                     0x1000
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                        0xc
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                          0x0
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                           0x1
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_WAKEUP_BMSK                                                    0xf00
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_WAKEUP_SHFT                                                      0x8
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_WAKEUP_CLOCK0_FVAL                                               0x0
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_WAKEUP_CLOCK1_FVAL                                               0x1
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_WAKEUP_CLOCK2_FVAL                                               0x2
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_WAKEUP_CLOCK3_FVAL                                               0x3
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_WAKEUP_CLOCK4_FVAL                                               0x4
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_WAKEUP_CLOCK5_FVAL                                               0x5
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_WAKEUP_CLOCK6_FVAL                                               0x6
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_WAKEUP_CLOCK7_FVAL                                               0x7
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_WAKEUP_CLOCK8_FVAL                                               0x8
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_WAKEUP_CLOCK9_FVAL                                               0x9
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_WAKEUP_CLOCK10_FVAL                                              0xa
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_WAKEUP_CLOCK11_FVAL                                              0xb
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_WAKEUP_CLOCK12_FVAL                                              0xc
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_WAKEUP_CLOCK13_FVAL                                              0xd
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_WAKEUP_CLOCK14_FVAL                                              0xe
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_WAKEUP_CLOCK15_FVAL                                              0xf
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_SLEEP_BMSK                                                      0xf0
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_SLEEP_SHFT                                                       0x4
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_SLEEP_CLOCK0_FVAL                                                0x0
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_SLEEP_CLOCK1_FVAL                                                0x1
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_SLEEP_CLOCK2_FVAL                                                0x2
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_SLEEP_CLOCK3_FVAL                                                0x3
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_SLEEP_CLOCK4_FVAL                                                0x4
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_SLEEP_CLOCK5_FVAL                                                0x5
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_SLEEP_CLOCK6_FVAL                                                0x6
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_SLEEP_CLOCK7_FVAL                                                0x7
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_SLEEP_CLOCK8_FVAL                                                0x8
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_SLEEP_CLOCK9_FVAL                                                0x9
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_SLEEP_CLOCK10_FVAL                                               0xa
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_SLEEP_CLOCK11_FVAL                                               0xb
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_SLEEP_CLOCK12_FVAL                                               0xc
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_SLEEP_CLOCK13_FVAL                                               0xd
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_SLEEP_CLOCK14_FVAL                                               0xe
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_SLEEP_CLOCK15_FVAL                                               0xf
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_CLK_ARES_NO_RESET_FVAL                                           0x0
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_CLK_ARES_RESET_FVAL                                              0x1
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_SSC_SCC_QUPV3_SE0_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_SSC_SCC_QUPV3_SE1_BCR_ADDR                                                       (SSC_SCC_SCC_REG_REG_BASE      + 0x00003000)
#define HWIO_SSC_SCC_QUPV3_SE1_BCR_OFFS                                                       (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00003000)
#define HWIO_SSC_SCC_QUPV3_SE1_BCR_RMSK                                                              0x1
#define HWIO_SSC_SCC_QUPV3_SE1_BCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE1_BCR_ADDR, HWIO_SSC_SCC_QUPV3_SE1_BCR_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE1_BCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE1_BCR_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE1_BCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE1_BCR_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE1_BCR_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE1_BCR_IN)
#define HWIO_SSC_SCC_QUPV3_SE1_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_SSC_SCC_QUPV3_SE1_BCR_BLK_ARES_SHFT                                                     0x0
#define HWIO_SSC_SCC_QUPV3_SE1_BCR_BLK_ARES_DISABLE_FVAL                                             0x0
#define HWIO_SSC_SCC_QUPV3_SE1_BCR_BLK_ARES_ENABLE_FVAL                                              0x1

#define HWIO_SSC_SCC_DFS_SE1_CMD_DFSR_ADDR                                                    (SSC_SCC_SCC_REG_REG_BASE      + 0x00003018)
#define HWIO_SSC_SCC_DFS_SE1_CMD_DFSR_OFFS                                                    (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00003018)
#define HWIO_SSC_SCC_DFS_SE1_CMD_DFSR_RMSK                                                        0xffff
#define HWIO_SSC_SCC_DFS_SE1_CMD_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_CMD_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE1_CMD_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE1_CMD_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_CMD_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE1_CMD_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE1_CMD_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE1_CMD_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE1_CMD_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE1_CMD_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE1_CMD_DFSR_RCG_SW_CTRL_BMSK                                            0x8000
#define HWIO_SSC_SCC_DFS_SE1_CMD_DFSR_RCG_SW_CTRL_SHFT                                               0xf
#define HWIO_SSC_SCC_DFS_SE1_CMD_DFSR_SW_PERF_STATE_BMSK                                          0x7800
#define HWIO_SSC_SCC_DFS_SE1_CMD_DFSR_SW_PERF_STATE_SHFT                                             0xb
#define HWIO_SSC_SCC_DFS_SE1_CMD_DFSR_SW_OVERRIDE_BMSK                                             0x400
#define HWIO_SSC_SCC_DFS_SE1_CMD_DFSR_SW_OVERRIDE_SHFT                                               0xa
#define HWIO_SSC_SCC_DFS_SE1_CMD_DFSR_PERF_STATE_UPDATE_STATUS_BMSK                                0x200
#define HWIO_SSC_SCC_DFS_SE1_CMD_DFSR_PERF_STATE_UPDATE_STATUS_SHFT                                  0x9
#define HWIO_SSC_SCC_DFS_SE1_CMD_DFSR_DFS_FSM_STATE_BMSK                                           0x1c0
#define HWIO_SSC_SCC_DFS_SE1_CMD_DFSR_DFS_FSM_STATE_SHFT                                             0x6
#define HWIO_SSC_SCC_DFS_SE1_CMD_DFSR_HW_CLK_CONTROL_BMSK                                           0x20
#define HWIO_SSC_SCC_DFS_SE1_CMD_DFSR_HW_CLK_CONTROL_SHFT                                            0x5
#define HWIO_SSC_SCC_DFS_SE1_CMD_DFSR_CURR_PERF_STATE_BMSK                                          0x1e
#define HWIO_SSC_SCC_DFS_SE1_CMD_DFSR_CURR_PERF_STATE_SHFT                                           0x1
#define HWIO_SSC_SCC_DFS_SE1_CMD_DFSR_DFS_EN_BMSK                                                    0x1
#define HWIO_SSC_SCC_DFS_SE1_CMD_DFSR_DFS_EN_SHFT                                                    0x0
#define HWIO_SSC_SCC_DFS_SE1_CMD_DFSR_DFS_EN_DISABLE_FVAL                                            0x0
#define HWIO_SSC_SCC_DFS_SE1_CMD_DFSR_DFS_EN_ENABLE_FVAL                                             0x1

#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x00003020)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00003020)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x00003024)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00003024)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x00003028)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00003028)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x0000302c)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000302c)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x00003030)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00003030)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x00003034)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00003034)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x00003038)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00003038)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x0000303c)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000303c)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x00003060)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00003060)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x00003064)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00003064)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x00003068)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00003068)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000306c)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000306c)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x00003070)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00003070)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x00003074)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00003074)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x00003078)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00003078)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000307c)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000307c)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000030a0)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000030a0)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000030a4)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000030a4)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000030a8)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000030a8)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000030ac)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000030ac)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000030b0)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000030b0)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000030b4)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000030b4)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000030b8)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000030b8)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000030bc)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000030bc)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000030e0)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000030e0)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF0_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000030e4)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000030e4)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF1_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000030e8)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000030e8)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF2_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000030ec)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000030ec)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF3_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000030f0)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000030f0)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF4_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000030f4)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000030f4)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF5_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000030f8)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000030f8)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF6_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000030fc)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000030fc)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE1_QUPV3_SE1_PERF7_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_QUPV3_SE1_CMD_RCGR_ADDR                                                  (SSC_SCC_SCC_REG_REG_BASE      + 0x00003004)
#define HWIO_SSC_SCC_QUPV3_SE1_CMD_RCGR_OFFS                                                  (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00003004)
#define HWIO_SSC_SCC_QUPV3_SE1_CMD_RCGR_RMSK                                                  0x800000f3
#define HWIO_SSC_SCC_QUPV3_SE1_CMD_RCGR_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE1_CMD_RCGR_ADDR, HWIO_SSC_SCC_QUPV3_SE1_CMD_RCGR_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE1_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE1_CMD_RCGR_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE1_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE1_CMD_RCGR_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE1_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE1_CMD_RCGR_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE1_CMD_RCGR_IN)
#define HWIO_SSC_SCC_QUPV3_SE1_CMD_RCGR_ROOT_OFF_BMSK                                         0x80000000
#define HWIO_SSC_SCC_QUPV3_SE1_CMD_RCGR_ROOT_OFF_SHFT                                               0x1f
#define HWIO_SSC_SCC_QUPV3_SE1_CMD_RCGR_DIRTY_D_BMSK                                                0x80
#define HWIO_SSC_SCC_QUPV3_SE1_CMD_RCGR_DIRTY_D_SHFT                                                 0x7
#define HWIO_SSC_SCC_QUPV3_SE1_CMD_RCGR_DIRTY_N_BMSK                                                0x40
#define HWIO_SSC_SCC_QUPV3_SE1_CMD_RCGR_DIRTY_N_SHFT                                                 0x6
#define HWIO_SSC_SCC_QUPV3_SE1_CMD_RCGR_DIRTY_M_BMSK                                                0x20
#define HWIO_SSC_SCC_QUPV3_SE1_CMD_RCGR_DIRTY_M_SHFT                                                 0x5
#define HWIO_SSC_SCC_QUPV3_SE1_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                         0x10
#define HWIO_SSC_SCC_QUPV3_SE1_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                          0x4
#define HWIO_SSC_SCC_QUPV3_SE1_CMD_RCGR_ROOT_EN_BMSK                                                 0x2
#define HWIO_SSC_SCC_QUPV3_SE1_CMD_RCGR_ROOT_EN_SHFT                                                 0x1
#define HWIO_SSC_SCC_QUPV3_SE1_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                         0x0
#define HWIO_SSC_SCC_QUPV3_SE1_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                          0x1
#define HWIO_SSC_SCC_QUPV3_SE1_CMD_RCGR_UPDATE_BMSK                                                  0x1
#define HWIO_SSC_SCC_QUPV3_SE1_CMD_RCGR_UPDATE_SHFT                                                  0x0
#define HWIO_SSC_SCC_QUPV3_SE1_CMD_RCGR_UPDATE_DISABLE_FVAL                                          0x0
#define HWIO_SSC_SCC_QUPV3_SE1_CMD_RCGR_UPDATE_ENABLE_FVAL                                           0x1

#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_ADDR                                                  (SSC_SCC_SCC_REG_REG_BASE      + 0x00003008)
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_OFFS                                                  (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00003008)
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_RMSK                                                    0x10371f
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_ADDR, HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_IN)
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_HW_CLK_CONTROL_BMSK                                     0x100000
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_HW_CLK_CONTROL_SHFT                                         0x14
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_HW_CLK_CONTROL_DISABLE_FVAL                                  0x0
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_HW_CLK_CONTROL_ENABLE_FVAL                                   0x1
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_MODE_BMSK                                                 0x3000
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_MODE_SHFT                                                    0xc
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_MODE_BYPASS_FVAL                                             0x0
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_MODE_SWALLOW_FVAL                                            0x1
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                          0x2
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                        0x3
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_SEL_BMSK                                               0x700
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_SEL_SHFT                                                 0x8
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_SEL_SRC0_FVAL                                            0x0
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_SEL_SRC1_FVAL                                            0x1
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_SEL_SRC2_FVAL                                            0x2
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_SEL_SRC3_FVAL                                            0x3
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_SEL_SRC4_FVAL                                            0x4
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_SEL_SRC5_FVAL                                            0x5
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_SEL_SRC6_FVAL                                            0x6
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_SEL_SRC7_FVAL                                            0x7
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_DIV_BMSK                                                0x1f
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_DIV_SHFT                                                 0x0
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                          0x0
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_DIV_DIV1_FVAL                                            0x1
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                          0x2
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_DIV_DIV2_FVAL                                            0x3
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                          0x4
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_DIV_DIV3_FVAL                                            0x5
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                          0x6
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_DIV_DIV4_FVAL                                            0x7
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                          0x8
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_DIV_DIV5_FVAL                                            0x9
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                          0xa
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_DIV_DIV6_FVAL                                            0xb
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                          0xc
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_DIV_DIV7_FVAL                                            0xd
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                          0xe
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_DIV_DIV8_FVAL                                            0xf
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                         0x10
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_DIV_DIV9_FVAL                                           0x11
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                         0x12
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_DIV_DIV10_FVAL                                          0x13
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                        0x14
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_DIV_DIV11_FVAL                                          0x15
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                        0x16
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_DIV_DIV12_FVAL                                          0x17
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                        0x18
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_DIV_DIV13_FVAL                                          0x19
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                        0x1a
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_DIV_DIV14_FVAL                                          0x1b
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                        0x1c
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_DIV_DIV15_FVAL                                          0x1d
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                        0x1e
#define HWIO_SSC_SCC_QUPV3_SE1_CFG_RCGR_SRC_DIV_DIV16_FVAL                                          0x1f

#define HWIO_SSC_SCC_QUPV3_SE1_M_ADDR                                                         (SSC_SCC_SCC_REG_REG_BASE      + 0x0000300c)
#define HWIO_SSC_SCC_QUPV3_SE1_M_OFFS                                                         (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000300c)
#define HWIO_SSC_SCC_QUPV3_SE1_M_RMSK                                                             0xffff
#define HWIO_SSC_SCC_QUPV3_SE1_M_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE1_M_ADDR, HWIO_SSC_SCC_QUPV3_SE1_M_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE1_M_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE1_M_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE1_M_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE1_M_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE1_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE1_M_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE1_M_IN)
#define HWIO_SSC_SCC_QUPV3_SE1_M_M_BMSK                                                           0xffff
#define HWIO_SSC_SCC_QUPV3_SE1_M_M_SHFT                                                              0x0

#define HWIO_SSC_SCC_QUPV3_SE1_N_ADDR                                                         (SSC_SCC_SCC_REG_REG_BASE      + 0x00003010)
#define HWIO_SSC_SCC_QUPV3_SE1_N_OFFS                                                         (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00003010)
#define HWIO_SSC_SCC_QUPV3_SE1_N_RMSK                                                             0xffff
#define HWIO_SSC_SCC_QUPV3_SE1_N_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE1_N_ADDR, HWIO_SSC_SCC_QUPV3_SE1_N_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE1_N_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE1_N_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE1_N_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE1_N_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE1_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE1_N_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE1_N_IN)
#define HWIO_SSC_SCC_QUPV3_SE1_N_NOT_N_MINUS_M_BMSK                                               0xffff
#define HWIO_SSC_SCC_QUPV3_SE1_N_NOT_N_MINUS_M_SHFT                                                  0x0

#define HWIO_SSC_SCC_QUPV3_SE1_D_ADDR                                                         (SSC_SCC_SCC_REG_REG_BASE      + 0x00003014)
#define HWIO_SSC_SCC_QUPV3_SE1_D_OFFS                                                         (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00003014)
#define HWIO_SSC_SCC_QUPV3_SE1_D_RMSK                                                             0xffff
#define HWIO_SSC_SCC_QUPV3_SE1_D_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE1_D_ADDR, HWIO_SSC_SCC_QUPV3_SE1_D_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE1_D_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE1_D_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE1_D_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE1_D_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE1_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE1_D_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE1_D_IN)
#define HWIO_SSC_SCC_QUPV3_SE1_D_NOT_2D_BMSK                                                      0xffff
#define HWIO_SSC_SCC_QUPV3_SE1_D_NOT_2D_SHFT                                                         0x0

#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_ADDR                                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x00003130)
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_OFFS                                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00003130)
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_RMSK                                                      0x80007ff5
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE1_CBCR_ADDR, HWIO_SSC_SCC_QUPV3_SE1_CBCR_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE1_CBCR_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE1_CBCR_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE1_CBCR_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE1_CBCR_IN)
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_FORCE_MEM_CORE_ON_BMSK                                        0x4000
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_FORCE_MEM_CORE_ON_SHFT                                           0xe
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                             0x0
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                              0x1
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                      0x2000
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                         0xd
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                           0x0
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                            0x1
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                     0x1000
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                        0xc
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                          0x0
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                           0x1
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_WAKEUP_BMSK                                                    0xf00
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_WAKEUP_SHFT                                                      0x8
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_WAKEUP_CLOCK0_FVAL                                               0x0
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_WAKEUP_CLOCK1_FVAL                                               0x1
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_WAKEUP_CLOCK2_FVAL                                               0x2
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_WAKEUP_CLOCK3_FVAL                                               0x3
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_WAKEUP_CLOCK4_FVAL                                               0x4
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_WAKEUP_CLOCK5_FVAL                                               0x5
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_WAKEUP_CLOCK6_FVAL                                               0x6
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_WAKEUP_CLOCK7_FVAL                                               0x7
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_WAKEUP_CLOCK8_FVAL                                               0x8
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_WAKEUP_CLOCK9_FVAL                                               0x9
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_WAKEUP_CLOCK10_FVAL                                              0xa
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_WAKEUP_CLOCK11_FVAL                                              0xb
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_WAKEUP_CLOCK12_FVAL                                              0xc
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_WAKEUP_CLOCK13_FVAL                                              0xd
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_WAKEUP_CLOCK14_FVAL                                              0xe
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_WAKEUP_CLOCK15_FVAL                                              0xf
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_SLEEP_BMSK                                                      0xf0
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_SLEEP_SHFT                                                       0x4
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_SLEEP_CLOCK0_FVAL                                                0x0
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_SLEEP_CLOCK1_FVAL                                                0x1
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_SLEEP_CLOCK2_FVAL                                                0x2
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_SLEEP_CLOCK3_FVAL                                                0x3
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_SLEEP_CLOCK4_FVAL                                                0x4
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_SLEEP_CLOCK5_FVAL                                                0x5
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_SLEEP_CLOCK6_FVAL                                                0x6
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_SLEEP_CLOCK7_FVAL                                                0x7
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_SLEEP_CLOCK8_FVAL                                                0x8
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_SLEEP_CLOCK9_FVAL                                                0x9
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_SLEEP_CLOCK10_FVAL                                               0xa
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_SLEEP_CLOCK11_FVAL                                               0xb
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_SLEEP_CLOCK12_FVAL                                               0xc
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_SLEEP_CLOCK13_FVAL                                               0xd
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_SLEEP_CLOCK14_FVAL                                               0xe
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_SLEEP_CLOCK15_FVAL                                               0xf
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_CLK_ARES_NO_RESET_FVAL                                           0x0
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_CLK_ARES_RESET_FVAL                                              0x1
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_SSC_SCC_QUPV3_SE1_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_SSC_SCC_QUPV3_SE2_BCR_ADDR                                                       (SSC_SCC_SCC_REG_REG_BASE      + 0x00004000)
#define HWIO_SSC_SCC_QUPV3_SE2_BCR_OFFS                                                       (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00004000)
#define HWIO_SSC_SCC_QUPV3_SE2_BCR_RMSK                                                              0x1
#define HWIO_SSC_SCC_QUPV3_SE2_BCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE2_BCR_ADDR, HWIO_SSC_SCC_QUPV3_SE2_BCR_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE2_BCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE2_BCR_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE2_BCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE2_BCR_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE2_BCR_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE2_BCR_IN)
#define HWIO_SSC_SCC_QUPV3_SE2_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_SSC_SCC_QUPV3_SE2_BCR_BLK_ARES_SHFT                                                     0x0
#define HWIO_SSC_SCC_QUPV3_SE2_BCR_BLK_ARES_DISABLE_FVAL                                             0x0
#define HWIO_SSC_SCC_QUPV3_SE2_BCR_BLK_ARES_ENABLE_FVAL                                              0x1

#define HWIO_SSC_SCC_DFS_SE2_CMD_DFSR_ADDR                                                    (SSC_SCC_SCC_REG_REG_BASE      + 0x00004018)
#define HWIO_SSC_SCC_DFS_SE2_CMD_DFSR_OFFS                                                    (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00004018)
#define HWIO_SSC_SCC_DFS_SE2_CMD_DFSR_RMSK                                                        0xffff
#define HWIO_SSC_SCC_DFS_SE2_CMD_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_CMD_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE2_CMD_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE2_CMD_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_CMD_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE2_CMD_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE2_CMD_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE2_CMD_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE2_CMD_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE2_CMD_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE2_CMD_DFSR_RCG_SW_CTRL_BMSK                                            0x8000
#define HWIO_SSC_SCC_DFS_SE2_CMD_DFSR_RCG_SW_CTRL_SHFT                                               0xf
#define HWIO_SSC_SCC_DFS_SE2_CMD_DFSR_SW_PERF_STATE_BMSK                                          0x7800
#define HWIO_SSC_SCC_DFS_SE2_CMD_DFSR_SW_PERF_STATE_SHFT                                             0xb
#define HWIO_SSC_SCC_DFS_SE2_CMD_DFSR_SW_OVERRIDE_BMSK                                             0x400
#define HWIO_SSC_SCC_DFS_SE2_CMD_DFSR_SW_OVERRIDE_SHFT                                               0xa
#define HWIO_SSC_SCC_DFS_SE2_CMD_DFSR_PERF_STATE_UPDATE_STATUS_BMSK                                0x200
#define HWIO_SSC_SCC_DFS_SE2_CMD_DFSR_PERF_STATE_UPDATE_STATUS_SHFT                                  0x9
#define HWIO_SSC_SCC_DFS_SE2_CMD_DFSR_DFS_FSM_STATE_BMSK                                           0x1c0
#define HWIO_SSC_SCC_DFS_SE2_CMD_DFSR_DFS_FSM_STATE_SHFT                                             0x6
#define HWIO_SSC_SCC_DFS_SE2_CMD_DFSR_HW_CLK_CONTROL_BMSK                                           0x20
#define HWIO_SSC_SCC_DFS_SE2_CMD_DFSR_HW_CLK_CONTROL_SHFT                                            0x5
#define HWIO_SSC_SCC_DFS_SE2_CMD_DFSR_CURR_PERF_STATE_BMSK                                          0x1e
#define HWIO_SSC_SCC_DFS_SE2_CMD_DFSR_CURR_PERF_STATE_SHFT                                           0x1
#define HWIO_SSC_SCC_DFS_SE2_CMD_DFSR_DFS_EN_BMSK                                                    0x1
#define HWIO_SSC_SCC_DFS_SE2_CMD_DFSR_DFS_EN_SHFT                                                    0x0
#define HWIO_SSC_SCC_DFS_SE2_CMD_DFSR_DFS_EN_DISABLE_FVAL                                            0x0
#define HWIO_SSC_SCC_DFS_SE2_CMD_DFSR_DFS_EN_ENABLE_FVAL                                             0x1

#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x00004020)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00004020)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x00004024)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00004024)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x00004028)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00004028)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x0000402c)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000402c)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x00004030)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00004030)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x00004034)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00004034)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x00004038)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00004038)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x0000403c)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000403c)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x00004060)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00004060)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x00004064)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00004064)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x00004068)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00004068)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000406c)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000406c)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x00004070)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00004070)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x00004074)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00004074)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x00004078)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00004078)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000407c)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000407c)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000040a0)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000040a0)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000040a4)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000040a4)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000040a8)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000040a8)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000040ac)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000040ac)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000040b0)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000040b0)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000040b4)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000040b4)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000040b8)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000040b8)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000040bc)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000040bc)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000040e0)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000040e0)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF0_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000040e4)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000040e4)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF1_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000040e8)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000040e8)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF2_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000040ec)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000040ec)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF3_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000040f0)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000040f0)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF4_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000040f4)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000040f4)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF5_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000040f8)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000040f8)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF6_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000040fc)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000040fc)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE2_QUPV3_SE2_PERF7_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_QUPV3_SE2_CMD_RCGR_ADDR                                                  (SSC_SCC_SCC_REG_REG_BASE      + 0x00004004)
#define HWIO_SSC_SCC_QUPV3_SE2_CMD_RCGR_OFFS                                                  (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00004004)
#define HWIO_SSC_SCC_QUPV3_SE2_CMD_RCGR_RMSK                                                  0x800000f3
#define HWIO_SSC_SCC_QUPV3_SE2_CMD_RCGR_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE2_CMD_RCGR_ADDR, HWIO_SSC_SCC_QUPV3_SE2_CMD_RCGR_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE2_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE2_CMD_RCGR_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE2_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE2_CMD_RCGR_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE2_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE2_CMD_RCGR_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE2_CMD_RCGR_IN)
#define HWIO_SSC_SCC_QUPV3_SE2_CMD_RCGR_ROOT_OFF_BMSK                                         0x80000000
#define HWIO_SSC_SCC_QUPV3_SE2_CMD_RCGR_ROOT_OFF_SHFT                                               0x1f
#define HWIO_SSC_SCC_QUPV3_SE2_CMD_RCGR_DIRTY_D_BMSK                                                0x80
#define HWIO_SSC_SCC_QUPV3_SE2_CMD_RCGR_DIRTY_D_SHFT                                                 0x7
#define HWIO_SSC_SCC_QUPV3_SE2_CMD_RCGR_DIRTY_N_BMSK                                                0x40
#define HWIO_SSC_SCC_QUPV3_SE2_CMD_RCGR_DIRTY_N_SHFT                                                 0x6
#define HWIO_SSC_SCC_QUPV3_SE2_CMD_RCGR_DIRTY_M_BMSK                                                0x20
#define HWIO_SSC_SCC_QUPV3_SE2_CMD_RCGR_DIRTY_M_SHFT                                                 0x5
#define HWIO_SSC_SCC_QUPV3_SE2_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                         0x10
#define HWIO_SSC_SCC_QUPV3_SE2_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                          0x4
#define HWIO_SSC_SCC_QUPV3_SE2_CMD_RCGR_ROOT_EN_BMSK                                                 0x2
#define HWIO_SSC_SCC_QUPV3_SE2_CMD_RCGR_ROOT_EN_SHFT                                                 0x1
#define HWIO_SSC_SCC_QUPV3_SE2_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                         0x0
#define HWIO_SSC_SCC_QUPV3_SE2_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                          0x1
#define HWIO_SSC_SCC_QUPV3_SE2_CMD_RCGR_UPDATE_BMSK                                                  0x1
#define HWIO_SSC_SCC_QUPV3_SE2_CMD_RCGR_UPDATE_SHFT                                                  0x0
#define HWIO_SSC_SCC_QUPV3_SE2_CMD_RCGR_UPDATE_DISABLE_FVAL                                          0x0
#define HWIO_SSC_SCC_QUPV3_SE2_CMD_RCGR_UPDATE_ENABLE_FVAL                                           0x1

#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_ADDR                                                  (SSC_SCC_SCC_REG_REG_BASE      + 0x00004008)
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_OFFS                                                  (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00004008)
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_RMSK                                                    0x10371f
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_ADDR, HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_IN)
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_HW_CLK_CONTROL_BMSK                                     0x100000
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_HW_CLK_CONTROL_SHFT                                         0x14
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_HW_CLK_CONTROL_DISABLE_FVAL                                  0x0
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_HW_CLK_CONTROL_ENABLE_FVAL                                   0x1
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_MODE_BMSK                                                 0x3000
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_MODE_SHFT                                                    0xc
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_MODE_BYPASS_FVAL                                             0x0
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_MODE_SWALLOW_FVAL                                            0x1
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                          0x2
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                        0x3
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_SEL_BMSK                                               0x700
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_SEL_SHFT                                                 0x8
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_SEL_SRC0_FVAL                                            0x0
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_SEL_SRC1_FVAL                                            0x1
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_SEL_SRC2_FVAL                                            0x2
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_SEL_SRC3_FVAL                                            0x3
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_SEL_SRC4_FVAL                                            0x4
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_SEL_SRC5_FVAL                                            0x5
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_SEL_SRC6_FVAL                                            0x6
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_SEL_SRC7_FVAL                                            0x7
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_DIV_BMSK                                                0x1f
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_DIV_SHFT                                                 0x0
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                          0x0
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_DIV_DIV1_FVAL                                            0x1
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                          0x2
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_DIV_DIV2_FVAL                                            0x3
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                          0x4
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_DIV_DIV3_FVAL                                            0x5
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                          0x6
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_DIV_DIV4_FVAL                                            0x7
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                          0x8
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_DIV_DIV5_FVAL                                            0x9
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                          0xa
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_DIV_DIV6_FVAL                                            0xb
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                          0xc
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_DIV_DIV7_FVAL                                            0xd
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                          0xe
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_DIV_DIV8_FVAL                                            0xf
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                         0x10
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_DIV_DIV9_FVAL                                           0x11
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                         0x12
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_DIV_DIV10_FVAL                                          0x13
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                        0x14
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_DIV_DIV11_FVAL                                          0x15
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                        0x16
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_DIV_DIV12_FVAL                                          0x17
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                        0x18
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_DIV_DIV13_FVAL                                          0x19
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                        0x1a
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_DIV_DIV14_FVAL                                          0x1b
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                        0x1c
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_DIV_DIV15_FVAL                                          0x1d
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                        0x1e
#define HWIO_SSC_SCC_QUPV3_SE2_CFG_RCGR_SRC_DIV_DIV16_FVAL                                          0x1f

#define HWIO_SSC_SCC_QUPV3_SE2_M_ADDR                                                         (SSC_SCC_SCC_REG_REG_BASE      + 0x0000400c)
#define HWIO_SSC_SCC_QUPV3_SE2_M_OFFS                                                         (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000400c)
#define HWIO_SSC_SCC_QUPV3_SE2_M_RMSK                                                             0xffff
#define HWIO_SSC_SCC_QUPV3_SE2_M_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE2_M_ADDR, HWIO_SSC_SCC_QUPV3_SE2_M_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE2_M_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE2_M_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE2_M_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE2_M_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE2_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE2_M_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE2_M_IN)
#define HWIO_SSC_SCC_QUPV3_SE2_M_M_BMSK                                                           0xffff
#define HWIO_SSC_SCC_QUPV3_SE2_M_M_SHFT                                                              0x0

#define HWIO_SSC_SCC_QUPV3_SE2_N_ADDR                                                         (SSC_SCC_SCC_REG_REG_BASE      + 0x00004010)
#define HWIO_SSC_SCC_QUPV3_SE2_N_OFFS                                                         (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00004010)
#define HWIO_SSC_SCC_QUPV3_SE2_N_RMSK                                                             0xffff
#define HWIO_SSC_SCC_QUPV3_SE2_N_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE2_N_ADDR, HWIO_SSC_SCC_QUPV3_SE2_N_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE2_N_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE2_N_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE2_N_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE2_N_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE2_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE2_N_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE2_N_IN)
#define HWIO_SSC_SCC_QUPV3_SE2_N_NOT_N_MINUS_M_BMSK                                               0xffff
#define HWIO_SSC_SCC_QUPV3_SE2_N_NOT_N_MINUS_M_SHFT                                                  0x0

#define HWIO_SSC_SCC_QUPV3_SE2_D_ADDR                                                         (SSC_SCC_SCC_REG_REG_BASE      + 0x00004014)
#define HWIO_SSC_SCC_QUPV3_SE2_D_OFFS                                                         (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00004014)
#define HWIO_SSC_SCC_QUPV3_SE2_D_RMSK                                                             0xffff
#define HWIO_SSC_SCC_QUPV3_SE2_D_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE2_D_ADDR, HWIO_SSC_SCC_QUPV3_SE2_D_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE2_D_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE2_D_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE2_D_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE2_D_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE2_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE2_D_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE2_D_IN)
#define HWIO_SSC_SCC_QUPV3_SE2_D_NOT_2D_BMSK                                                      0xffff
#define HWIO_SSC_SCC_QUPV3_SE2_D_NOT_2D_SHFT                                                         0x0

#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_ADDR                                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x00004130)
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_OFFS                                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00004130)
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_RMSK                                                      0x80007ff5
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE2_CBCR_ADDR, HWIO_SSC_SCC_QUPV3_SE2_CBCR_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE2_CBCR_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE2_CBCR_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE2_CBCR_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE2_CBCR_IN)
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_FORCE_MEM_CORE_ON_BMSK                                        0x4000
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_FORCE_MEM_CORE_ON_SHFT                                           0xe
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                             0x0
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                              0x1
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                      0x2000
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                         0xd
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                           0x0
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                            0x1
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                     0x1000
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                        0xc
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                          0x0
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                           0x1
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_WAKEUP_BMSK                                                    0xf00
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_WAKEUP_SHFT                                                      0x8
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_WAKEUP_CLOCK0_FVAL                                               0x0
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_WAKEUP_CLOCK1_FVAL                                               0x1
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_WAKEUP_CLOCK2_FVAL                                               0x2
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_WAKEUP_CLOCK3_FVAL                                               0x3
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_WAKEUP_CLOCK4_FVAL                                               0x4
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_WAKEUP_CLOCK5_FVAL                                               0x5
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_WAKEUP_CLOCK6_FVAL                                               0x6
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_WAKEUP_CLOCK7_FVAL                                               0x7
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_WAKEUP_CLOCK8_FVAL                                               0x8
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_WAKEUP_CLOCK9_FVAL                                               0x9
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_WAKEUP_CLOCK10_FVAL                                              0xa
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_WAKEUP_CLOCK11_FVAL                                              0xb
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_WAKEUP_CLOCK12_FVAL                                              0xc
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_WAKEUP_CLOCK13_FVAL                                              0xd
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_WAKEUP_CLOCK14_FVAL                                              0xe
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_WAKEUP_CLOCK15_FVAL                                              0xf
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_SLEEP_BMSK                                                      0xf0
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_SLEEP_SHFT                                                       0x4
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_SLEEP_CLOCK0_FVAL                                                0x0
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_SLEEP_CLOCK1_FVAL                                                0x1
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_SLEEP_CLOCK2_FVAL                                                0x2
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_SLEEP_CLOCK3_FVAL                                                0x3
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_SLEEP_CLOCK4_FVAL                                                0x4
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_SLEEP_CLOCK5_FVAL                                                0x5
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_SLEEP_CLOCK6_FVAL                                                0x6
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_SLEEP_CLOCK7_FVAL                                                0x7
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_SLEEP_CLOCK8_FVAL                                                0x8
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_SLEEP_CLOCK9_FVAL                                                0x9
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_SLEEP_CLOCK10_FVAL                                               0xa
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_SLEEP_CLOCK11_FVAL                                               0xb
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_SLEEP_CLOCK12_FVAL                                               0xc
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_SLEEP_CLOCK13_FVAL                                               0xd
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_SLEEP_CLOCK14_FVAL                                               0xe
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_SLEEP_CLOCK15_FVAL                                               0xf
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_CLK_ARES_NO_RESET_FVAL                                           0x0
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_CLK_ARES_RESET_FVAL                                              0x1
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_SSC_SCC_QUPV3_SE2_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_SSC_SCC_QUPV3_SE3_BCR_ADDR                                                       (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b000)
#define HWIO_SSC_SCC_QUPV3_SE3_BCR_OFFS                                                       (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b000)
#define HWIO_SSC_SCC_QUPV3_SE3_BCR_RMSK                                                              0x1
#define HWIO_SSC_SCC_QUPV3_SE3_BCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE3_BCR_ADDR, HWIO_SSC_SCC_QUPV3_SE3_BCR_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE3_BCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE3_BCR_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE3_BCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE3_BCR_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE3_BCR_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE3_BCR_IN)
#define HWIO_SSC_SCC_QUPV3_SE3_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_SSC_SCC_QUPV3_SE3_BCR_BLK_ARES_SHFT                                                     0x0
#define HWIO_SSC_SCC_QUPV3_SE3_BCR_BLK_ARES_DISABLE_FVAL                                             0x0
#define HWIO_SSC_SCC_QUPV3_SE3_BCR_BLK_ARES_ENABLE_FVAL                                              0x1

#define HWIO_SSC_SCC_DFS_SE3_CMD_DFSR_ADDR                                                    (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b018)
#define HWIO_SSC_SCC_DFS_SE3_CMD_DFSR_OFFS                                                    (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b018)
#define HWIO_SSC_SCC_DFS_SE3_CMD_DFSR_RMSK                                                        0xffff
#define HWIO_SSC_SCC_DFS_SE3_CMD_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_CMD_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE3_CMD_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE3_CMD_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_CMD_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE3_CMD_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE3_CMD_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE3_CMD_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE3_CMD_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE3_CMD_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE3_CMD_DFSR_RCG_SW_CTRL_BMSK                                            0x8000
#define HWIO_SSC_SCC_DFS_SE3_CMD_DFSR_RCG_SW_CTRL_SHFT                                               0xf
#define HWIO_SSC_SCC_DFS_SE3_CMD_DFSR_SW_PERF_STATE_BMSK                                          0x7800
#define HWIO_SSC_SCC_DFS_SE3_CMD_DFSR_SW_PERF_STATE_SHFT                                             0xb
#define HWIO_SSC_SCC_DFS_SE3_CMD_DFSR_SW_OVERRIDE_BMSK                                             0x400
#define HWIO_SSC_SCC_DFS_SE3_CMD_DFSR_SW_OVERRIDE_SHFT                                               0xa
#define HWIO_SSC_SCC_DFS_SE3_CMD_DFSR_PERF_STATE_UPDATE_STATUS_BMSK                                0x200
#define HWIO_SSC_SCC_DFS_SE3_CMD_DFSR_PERF_STATE_UPDATE_STATUS_SHFT                                  0x9
#define HWIO_SSC_SCC_DFS_SE3_CMD_DFSR_DFS_FSM_STATE_BMSK                                           0x1c0
#define HWIO_SSC_SCC_DFS_SE3_CMD_DFSR_DFS_FSM_STATE_SHFT                                             0x6
#define HWIO_SSC_SCC_DFS_SE3_CMD_DFSR_HW_CLK_CONTROL_BMSK                                           0x20
#define HWIO_SSC_SCC_DFS_SE3_CMD_DFSR_HW_CLK_CONTROL_SHFT                                            0x5
#define HWIO_SSC_SCC_DFS_SE3_CMD_DFSR_CURR_PERF_STATE_BMSK                                          0x1e
#define HWIO_SSC_SCC_DFS_SE3_CMD_DFSR_CURR_PERF_STATE_SHFT                                           0x1
#define HWIO_SSC_SCC_DFS_SE3_CMD_DFSR_DFS_EN_BMSK                                                    0x1
#define HWIO_SSC_SCC_DFS_SE3_CMD_DFSR_DFS_EN_SHFT                                                    0x0
#define HWIO_SSC_SCC_DFS_SE3_CMD_DFSR_DFS_EN_DISABLE_FVAL                                            0x0
#define HWIO_SSC_SCC_DFS_SE3_CMD_DFSR_DFS_EN_ENABLE_FVAL                                             0x1

#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b020)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b020)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b024)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b024)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b028)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b028)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b02c)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b02c)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b030)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b030)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b034)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b034)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b038)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b038)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b03c)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b03c)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b060)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b060)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b064)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b064)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b068)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b068)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b06c)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b06c)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b070)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b070)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b074)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b074)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b078)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b078)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b07c)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b07c)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b0a0)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b0a0)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b0a4)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b0a4)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b0a8)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b0a8)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b0ac)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b0ac)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b0b0)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b0b0)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b0b4)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b0b4)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b0b8)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b0b8)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b0bc)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b0bc)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b0e0)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b0e0)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF0_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b0e4)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b0e4)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF1_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b0e8)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b0e8)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF2_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b0ec)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b0ec)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF3_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b0f0)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b0f0)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF4_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b0f4)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b0f4)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF5_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b0f8)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b0f8)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF6_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b0fc)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b0fc)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE3_QUPV3_SE3_PERF7_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_QUPV3_SE3_CMD_RCGR_ADDR                                                  (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b004)
#define HWIO_SSC_SCC_QUPV3_SE3_CMD_RCGR_OFFS                                                  (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b004)
#define HWIO_SSC_SCC_QUPV3_SE3_CMD_RCGR_RMSK                                                  0x800000f3
#define HWIO_SSC_SCC_QUPV3_SE3_CMD_RCGR_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE3_CMD_RCGR_ADDR, HWIO_SSC_SCC_QUPV3_SE3_CMD_RCGR_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE3_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE3_CMD_RCGR_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE3_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE3_CMD_RCGR_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE3_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE3_CMD_RCGR_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE3_CMD_RCGR_IN)
#define HWIO_SSC_SCC_QUPV3_SE3_CMD_RCGR_ROOT_OFF_BMSK                                         0x80000000
#define HWIO_SSC_SCC_QUPV3_SE3_CMD_RCGR_ROOT_OFF_SHFT                                               0x1f
#define HWIO_SSC_SCC_QUPV3_SE3_CMD_RCGR_DIRTY_D_BMSK                                                0x80
#define HWIO_SSC_SCC_QUPV3_SE3_CMD_RCGR_DIRTY_D_SHFT                                                 0x7
#define HWIO_SSC_SCC_QUPV3_SE3_CMD_RCGR_DIRTY_N_BMSK                                                0x40
#define HWIO_SSC_SCC_QUPV3_SE3_CMD_RCGR_DIRTY_N_SHFT                                                 0x6
#define HWIO_SSC_SCC_QUPV3_SE3_CMD_RCGR_DIRTY_M_BMSK                                                0x20
#define HWIO_SSC_SCC_QUPV3_SE3_CMD_RCGR_DIRTY_M_SHFT                                                 0x5
#define HWIO_SSC_SCC_QUPV3_SE3_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                         0x10
#define HWIO_SSC_SCC_QUPV3_SE3_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                          0x4
#define HWIO_SSC_SCC_QUPV3_SE3_CMD_RCGR_ROOT_EN_BMSK                                                 0x2
#define HWIO_SSC_SCC_QUPV3_SE3_CMD_RCGR_ROOT_EN_SHFT                                                 0x1
#define HWIO_SSC_SCC_QUPV3_SE3_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                         0x0
#define HWIO_SSC_SCC_QUPV3_SE3_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                          0x1
#define HWIO_SSC_SCC_QUPV3_SE3_CMD_RCGR_UPDATE_BMSK                                                  0x1
#define HWIO_SSC_SCC_QUPV3_SE3_CMD_RCGR_UPDATE_SHFT                                                  0x0
#define HWIO_SSC_SCC_QUPV3_SE3_CMD_RCGR_UPDATE_DISABLE_FVAL                                          0x0
#define HWIO_SSC_SCC_QUPV3_SE3_CMD_RCGR_UPDATE_ENABLE_FVAL                                           0x1

#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_ADDR                                                  (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b008)
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_OFFS                                                  (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b008)
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_RMSK                                                    0x10371f
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_ADDR, HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_IN)
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_HW_CLK_CONTROL_BMSK                                     0x100000
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_HW_CLK_CONTROL_SHFT                                         0x14
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_HW_CLK_CONTROL_DISABLE_FVAL                                  0x0
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_HW_CLK_CONTROL_ENABLE_FVAL                                   0x1
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_MODE_BMSK                                                 0x3000
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_MODE_SHFT                                                    0xc
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_MODE_BYPASS_FVAL                                             0x0
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_MODE_SWALLOW_FVAL                                            0x1
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                          0x2
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                        0x3
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_SEL_BMSK                                               0x700
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_SEL_SHFT                                                 0x8
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_SEL_SRC0_FVAL                                            0x0
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_SEL_SRC1_FVAL                                            0x1
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_SEL_SRC2_FVAL                                            0x2
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_SEL_SRC3_FVAL                                            0x3
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_SEL_SRC4_FVAL                                            0x4
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_SEL_SRC5_FVAL                                            0x5
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_SEL_SRC6_FVAL                                            0x6
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_SEL_SRC7_FVAL                                            0x7
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_DIV_BMSK                                                0x1f
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_DIV_SHFT                                                 0x0
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                          0x0
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_DIV_DIV1_FVAL                                            0x1
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                          0x2
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_DIV_DIV2_FVAL                                            0x3
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                          0x4
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_DIV_DIV3_FVAL                                            0x5
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                          0x6
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_DIV_DIV4_FVAL                                            0x7
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                          0x8
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_DIV_DIV5_FVAL                                            0x9
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                          0xa
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_DIV_DIV6_FVAL                                            0xb
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                          0xc
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_DIV_DIV7_FVAL                                            0xd
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                          0xe
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_DIV_DIV8_FVAL                                            0xf
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                         0x10
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_DIV_DIV9_FVAL                                           0x11
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                         0x12
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_DIV_DIV10_FVAL                                          0x13
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                        0x14
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_DIV_DIV11_FVAL                                          0x15
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                        0x16
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_DIV_DIV12_FVAL                                          0x17
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                        0x18
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_DIV_DIV13_FVAL                                          0x19
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                        0x1a
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_DIV_DIV14_FVAL                                          0x1b
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                        0x1c
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_DIV_DIV15_FVAL                                          0x1d
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                        0x1e
#define HWIO_SSC_SCC_QUPV3_SE3_CFG_RCGR_SRC_DIV_DIV16_FVAL                                          0x1f

#define HWIO_SSC_SCC_QUPV3_SE3_M_ADDR                                                         (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b00c)
#define HWIO_SSC_SCC_QUPV3_SE3_M_OFFS                                                         (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b00c)
#define HWIO_SSC_SCC_QUPV3_SE3_M_RMSK                                                             0xffff
#define HWIO_SSC_SCC_QUPV3_SE3_M_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE3_M_ADDR, HWIO_SSC_SCC_QUPV3_SE3_M_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE3_M_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE3_M_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE3_M_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE3_M_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE3_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE3_M_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE3_M_IN)
#define HWIO_SSC_SCC_QUPV3_SE3_M_M_BMSK                                                           0xffff
#define HWIO_SSC_SCC_QUPV3_SE3_M_M_SHFT                                                              0x0

#define HWIO_SSC_SCC_QUPV3_SE3_N_ADDR                                                         (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b010)
#define HWIO_SSC_SCC_QUPV3_SE3_N_OFFS                                                         (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b010)
#define HWIO_SSC_SCC_QUPV3_SE3_N_RMSK                                                             0xffff
#define HWIO_SSC_SCC_QUPV3_SE3_N_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE3_N_ADDR, HWIO_SSC_SCC_QUPV3_SE3_N_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE3_N_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE3_N_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE3_N_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE3_N_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE3_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE3_N_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE3_N_IN)
#define HWIO_SSC_SCC_QUPV3_SE3_N_NOT_N_MINUS_M_BMSK                                               0xffff
#define HWIO_SSC_SCC_QUPV3_SE3_N_NOT_N_MINUS_M_SHFT                                                  0x0

#define HWIO_SSC_SCC_QUPV3_SE3_D_ADDR                                                         (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b014)
#define HWIO_SSC_SCC_QUPV3_SE3_D_OFFS                                                         (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b014)
#define HWIO_SSC_SCC_QUPV3_SE3_D_RMSK                                                             0xffff
#define HWIO_SSC_SCC_QUPV3_SE3_D_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE3_D_ADDR, HWIO_SSC_SCC_QUPV3_SE3_D_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE3_D_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE3_D_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE3_D_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE3_D_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE3_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE3_D_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE3_D_IN)
#define HWIO_SSC_SCC_QUPV3_SE3_D_NOT_2D_BMSK                                                      0xffff
#define HWIO_SSC_SCC_QUPV3_SE3_D_NOT_2D_SHFT                                                         0x0

#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_ADDR                                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000b130)
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_OFFS                                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000b130)
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_RMSK                                                      0x80007ff5
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE3_CBCR_ADDR, HWIO_SSC_SCC_QUPV3_SE3_CBCR_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE3_CBCR_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE3_CBCR_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE3_CBCR_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE3_CBCR_IN)
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_FORCE_MEM_CORE_ON_BMSK                                        0x4000
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_FORCE_MEM_CORE_ON_SHFT                                           0xe
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                             0x0
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                              0x1
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                      0x2000
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                         0xd
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                           0x0
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                            0x1
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                     0x1000
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                        0xc
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                          0x0
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                           0x1
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_WAKEUP_BMSK                                                    0xf00
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_WAKEUP_SHFT                                                      0x8
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_WAKEUP_CLOCK0_FVAL                                               0x0
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_WAKEUP_CLOCK1_FVAL                                               0x1
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_WAKEUP_CLOCK2_FVAL                                               0x2
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_WAKEUP_CLOCK3_FVAL                                               0x3
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_WAKEUP_CLOCK4_FVAL                                               0x4
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_WAKEUP_CLOCK5_FVAL                                               0x5
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_WAKEUP_CLOCK6_FVAL                                               0x6
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_WAKEUP_CLOCK7_FVAL                                               0x7
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_WAKEUP_CLOCK8_FVAL                                               0x8
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_WAKEUP_CLOCK9_FVAL                                               0x9
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_WAKEUP_CLOCK10_FVAL                                              0xa
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_WAKEUP_CLOCK11_FVAL                                              0xb
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_WAKEUP_CLOCK12_FVAL                                              0xc
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_WAKEUP_CLOCK13_FVAL                                              0xd
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_WAKEUP_CLOCK14_FVAL                                              0xe
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_WAKEUP_CLOCK15_FVAL                                              0xf
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_SLEEP_BMSK                                                      0xf0
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_SLEEP_SHFT                                                       0x4
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_SLEEP_CLOCK0_FVAL                                                0x0
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_SLEEP_CLOCK1_FVAL                                                0x1
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_SLEEP_CLOCK2_FVAL                                                0x2
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_SLEEP_CLOCK3_FVAL                                                0x3
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_SLEEP_CLOCK4_FVAL                                                0x4
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_SLEEP_CLOCK5_FVAL                                                0x5
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_SLEEP_CLOCK6_FVAL                                                0x6
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_SLEEP_CLOCK7_FVAL                                                0x7
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_SLEEP_CLOCK8_FVAL                                                0x8
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_SLEEP_CLOCK9_FVAL                                                0x9
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_SLEEP_CLOCK10_FVAL                                               0xa
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_SLEEP_CLOCK11_FVAL                                               0xb
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_SLEEP_CLOCK12_FVAL                                               0xc
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_SLEEP_CLOCK13_FVAL                                               0xd
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_SLEEP_CLOCK14_FVAL                                               0xe
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_SLEEP_CLOCK15_FVAL                                               0xf
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_CLK_ARES_NO_RESET_FVAL                                           0x0
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_CLK_ARES_RESET_FVAL                                              0x1
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_SSC_SCC_QUPV3_SE3_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_SSC_SCC_QUPV3_SE4_BCR_ADDR                                                       (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c000)
#define HWIO_SSC_SCC_QUPV3_SE4_BCR_OFFS                                                       (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c000)
#define HWIO_SSC_SCC_QUPV3_SE4_BCR_RMSK                                                              0x1
#define HWIO_SSC_SCC_QUPV3_SE4_BCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE4_BCR_ADDR, HWIO_SSC_SCC_QUPV3_SE4_BCR_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE4_BCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE4_BCR_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE4_BCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE4_BCR_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE4_BCR_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE4_BCR_IN)
#define HWIO_SSC_SCC_QUPV3_SE4_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_SSC_SCC_QUPV3_SE4_BCR_BLK_ARES_SHFT                                                     0x0
#define HWIO_SSC_SCC_QUPV3_SE4_BCR_BLK_ARES_DISABLE_FVAL                                             0x0
#define HWIO_SSC_SCC_QUPV3_SE4_BCR_BLK_ARES_ENABLE_FVAL                                              0x1

#define HWIO_SSC_SCC_DFS_SE4_CMD_DFSR_ADDR                                                    (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c018)
#define HWIO_SSC_SCC_DFS_SE4_CMD_DFSR_OFFS                                                    (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c018)
#define HWIO_SSC_SCC_DFS_SE4_CMD_DFSR_RMSK                                                        0xffff
#define HWIO_SSC_SCC_DFS_SE4_CMD_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_CMD_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE4_CMD_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE4_CMD_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_CMD_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE4_CMD_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE4_CMD_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE4_CMD_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE4_CMD_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE4_CMD_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE4_CMD_DFSR_RCG_SW_CTRL_BMSK                                            0x8000
#define HWIO_SSC_SCC_DFS_SE4_CMD_DFSR_RCG_SW_CTRL_SHFT                                               0xf
#define HWIO_SSC_SCC_DFS_SE4_CMD_DFSR_SW_PERF_STATE_BMSK                                          0x7800
#define HWIO_SSC_SCC_DFS_SE4_CMD_DFSR_SW_PERF_STATE_SHFT                                             0xb
#define HWIO_SSC_SCC_DFS_SE4_CMD_DFSR_SW_OVERRIDE_BMSK                                             0x400
#define HWIO_SSC_SCC_DFS_SE4_CMD_DFSR_SW_OVERRIDE_SHFT                                               0xa
#define HWIO_SSC_SCC_DFS_SE4_CMD_DFSR_PERF_STATE_UPDATE_STATUS_BMSK                                0x200
#define HWIO_SSC_SCC_DFS_SE4_CMD_DFSR_PERF_STATE_UPDATE_STATUS_SHFT                                  0x9
#define HWIO_SSC_SCC_DFS_SE4_CMD_DFSR_DFS_FSM_STATE_BMSK                                           0x1c0
#define HWIO_SSC_SCC_DFS_SE4_CMD_DFSR_DFS_FSM_STATE_SHFT                                             0x6
#define HWIO_SSC_SCC_DFS_SE4_CMD_DFSR_HW_CLK_CONTROL_BMSK                                           0x20
#define HWIO_SSC_SCC_DFS_SE4_CMD_DFSR_HW_CLK_CONTROL_SHFT                                            0x5
#define HWIO_SSC_SCC_DFS_SE4_CMD_DFSR_CURR_PERF_STATE_BMSK                                          0x1e
#define HWIO_SSC_SCC_DFS_SE4_CMD_DFSR_CURR_PERF_STATE_SHFT                                           0x1
#define HWIO_SSC_SCC_DFS_SE4_CMD_DFSR_DFS_EN_BMSK                                                    0x1
#define HWIO_SSC_SCC_DFS_SE4_CMD_DFSR_DFS_EN_SHFT                                                    0x0
#define HWIO_SSC_SCC_DFS_SE4_CMD_DFSR_DFS_EN_DISABLE_FVAL                                            0x0
#define HWIO_SSC_SCC_DFS_SE4_CMD_DFSR_DFS_EN_ENABLE_FVAL                                             0x1

#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c020)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c020)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c024)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c024)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c028)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c028)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c02c)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c02c)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c030)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c030)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c034)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c034)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c038)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c038)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c03c)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c03c)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c060)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c060)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c064)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c064)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c068)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c068)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c06c)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c06c)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c070)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c070)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c074)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c074)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c078)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c078)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c07c)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c07c)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c0a0)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c0a0)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c0a4)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c0a4)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c0a8)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c0a8)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c0ac)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c0ac)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c0b0)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c0b0)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c0b4)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c0b4)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c0b8)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c0b8)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c0bc)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c0bc)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c0e0)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c0e0)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF0_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c0e4)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c0e4)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF1_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c0e8)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c0e8)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF2_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c0ec)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c0ec)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF3_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c0f0)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c0f0)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF4_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c0f4)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c0f4)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF5_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c0f8)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c0f8)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF6_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c0fc)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c0fc)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE4_QUPV3_SE4_PERF7_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_QUPV3_SE4_CMD_RCGR_ADDR                                                  (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c004)
#define HWIO_SSC_SCC_QUPV3_SE4_CMD_RCGR_OFFS                                                  (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c004)
#define HWIO_SSC_SCC_QUPV3_SE4_CMD_RCGR_RMSK                                                  0x800000f3
#define HWIO_SSC_SCC_QUPV3_SE4_CMD_RCGR_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE4_CMD_RCGR_ADDR, HWIO_SSC_SCC_QUPV3_SE4_CMD_RCGR_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE4_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE4_CMD_RCGR_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE4_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE4_CMD_RCGR_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE4_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE4_CMD_RCGR_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE4_CMD_RCGR_IN)
#define HWIO_SSC_SCC_QUPV3_SE4_CMD_RCGR_ROOT_OFF_BMSK                                         0x80000000
#define HWIO_SSC_SCC_QUPV3_SE4_CMD_RCGR_ROOT_OFF_SHFT                                               0x1f
#define HWIO_SSC_SCC_QUPV3_SE4_CMD_RCGR_DIRTY_D_BMSK                                                0x80
#define HWIO_SSC_SCC_QUPV3_SE4_CMD_RCGR_DIRTY_D_SHFT                                                 0x7
#define HWIO_SSC_SCC_QUPV3_SE4_CMD_RCGR_DIRTY_N_BMSK                                                0x40
#define HWIO_SSC_SCC_QUPV3_SE4_CMD_RCGR_DIRTY_N_SHFT                                                 0x6
#define HWIO_SSC_SCC_QUPV3_SE4_CMD_RCGR_DIRTY_M_BMSK                                                0x20
#define HWIO_SSC_SCC_QUPV3_SE4_CMD_RCGR_DIRTY_M_SHFT                                                 0x5
#define HWIO_SSC_SCC_QUPV3_SE4_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                         0x10
#define HWIO_SSC_SCC_QUPV3_SE4_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                          0x4
#define HWIO_SSC_SCC_QUPV3_SE4_CMD_RCGR_ROOT_EN_BMSK                                                 0x2
#define HWIO_SSC_SCC_QUPV3_SE4_CMD_RCGR_ROOT_EN_SHFT                                                 0x1
#define HWIO_SSC_SCC_QUPV3_SE4_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                         0x0
#define HWIO_SSC_SCC_QUPV3_SE4_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                          0x1
#define HWIO_SSC_SCC_QUPV3_SE4_CMD_RCGR_UPDATE_BMSK                                                  0x1
#define HWIO_SSC_SCC_QUPV3_SE4_CMD_RCGR_UPDATE_SHFT                                                  0x0
#define HWIO_SSC_SCC_QUPV3_SE4_CMD_RCGR_UPDATE_DISABLE_FVAL                                          0x0
#define HWIO_SSC_SCC_QUPV3_SE4_CMD_RCGR_UPDATE_ENABLE_FVAL                                           0x1

#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_ADDR                                                  (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c008)
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_OFFS                                                  (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c008)
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_RMSK                                                    0x10371f
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_ADDR, HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_IN)
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_HW_CLK_CONTROL_BMSK                                     0x100000
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_HW_CLK_CONTROL_SHFT                                         0x14
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_HW_CLK_CONTROL_DISABLE_FVAL                                  0x0
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_HW_CLK_CONTROL_ENABLE_FVAL                                   0x1
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_MODE_BMSK                                                 0x3000
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_MODE_SHFT                                                    0xc
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_MODE_BYPASS_FVAL                                             0x0
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_MODE_SWALLOW_FVAL                                            0x1
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                          0x2
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                        0x3
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_SEL_BMSK                                               0x700
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_SEL_SHFT                                                 0x8
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_SEL_SRC0_FVAL                                            0x0
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_SEL_SRC1_FVAL                                            0x1
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_SEL_SRC2_FVAL                                            0x2
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_SEL_SRC3_FVAL                                            0x3
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_SEL_SRC4_FVAL                                            0x4
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_SEL_SRC5_FVAL                                            0x5
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_SEL_SRC6_FVAL                                            0x6
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_SEL_SRC7_FVAL                                            0x7
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_DIV_BMSK                                                0x1f
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_DIV_SHFT                                                 0x0
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                          0x0
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_DIV_DIV1_FVAL                                            0x1
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                          0x2
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_DIV_DIV2_FVAL                                            0x3
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                          0x4
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_DIV_DIV3_FVAL                                            0x5
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                          0x6
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_DIV_DIV4_FVAL                                            0x7
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                          0x8
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_DIV_DIV5_FVAL                                            0x9
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                          0xa
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_DIV_DIV6_FVAL                                            0xb
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                          0xc
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_DIV_DIV7_FVAL                                            0xd
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                          0xe
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_DIV_DIV8_FVAL                                            0xf
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                         0x10
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_DIV_DIV9_FVAL                                           0x11
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                         0x12
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_DIV_DIV10_FVAL                                          0x13
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                        0x14
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_DIV_DIV11_FVAL                                          0x15
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                        0x16
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_DIV_DIV12_FVAL                                          0x17
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                        0x18
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_DIV_DIV13_FVAL                                          0x19
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                        0x1a
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_DIV_DIV14_FVAL                                          0x1b
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                        0x1c
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_DIV_DIV15_FVAL                                          0x1d
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                        0x1e
#define HWIO_SSC_SCC_QUPV3_SE4_CFG_RCGR_SRC_DIV_DIV16_FVAL                                          0x1f

#define HWIO_SSC_SCC_QUPV3_SE4_M_ADDR                                                         (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c00c)
#define HWIO_SSC_SCC_QUPV3_SE4_M_OFFS                                                         (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c00c)
#define HWIO_SSC_SCC_QUPV3_SE4_M_RMSK                                                             0xffff
#define HWIO_SSC_SCC_QUPV3_SE4_M_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE4_M_ADDR, HWIO_SSC_SCC_QUPV3_SE4_M_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE4_M_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE4_M_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE4_M_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE4_M_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE4_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE4_M_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE4_M_IN)
#define HWIO_SSC_SCC_QUPV3_SE4_M_M_BMSK                                                           0xffff
#define HWIO_SSC_SCC_QUPV3_SE4_M_M_SHFT                                                              0x0

#define HWIO_SSC_SCC_QUPV3_SE4_N_ADDR                                                         (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c010)
#define HWIO_SSC_SCC_QUPV3_SE4_N_OFFS                                                         (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c010)
#define HWIO_SSC_SCC_QUPV3_SE4_N_RMSK                                                             0xffff
#define HWIO_SSC_SCC_QUPV3_SE4_N_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE4_N_ADDR, HWIO_SSC_SCC_QUPV3_SE4_N_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE4_N_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE4_N_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE4_N_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE4_N_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE4_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE4_N_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE4_N_IN)
#define HWIO_SSC_SCC_QUPV3_SE4_N_NOT_N_MINUS_M_BMSK                                               0xffff
#define HWIO_SSC_SCC_QUPV3_SE4_N_NOT_N_MINUS_M_SHFT                                                  0x0

#define HWIO_SSC_SCC_QUPV3_SE4_D_ADDR                                                         (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c014)
#define HWIO_SSC_SCC_QUPV3_SE4_D_OFFS                                                         (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c014)
#define HWIO_SSC_SCC_QUPV3_SE4_D_RMSK                                                             0xffff
#define HWIO_SSC_SCC_QUPV3_SE4_D_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE4_D_ADDR, HWIO_SSC_SCC_QUPV3_SE4_D_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE4_D_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE4_D_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE4_D_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE4_D_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE4_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE4_D_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE4_D_IN)
#define HWIO_SSC_SCC_QUPV3_SE4_D_NOT_2D_BMSK                                                      0xffff
#define HWIO_SSC_SCC_QUPV3_SE4_D_NOT_2D_SHFT                                                         0x0

#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_ADDR                                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000c130)
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_OFFS                                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000c130)
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_RMSK                                                      0x80007ff5
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE4_CBCR_ADDR, HWIO_SSC_SCC_QUPV3_SE4_CBCR_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE4_CBCR_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE4_CBCR_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE4_CBCR_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE4_CBCR_IN)
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_FORCE_MEM_CORE_ON_BMSK                                        0x4000
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_FORCE_MEM_CORE_ON_SHFT                                           0xe
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                             0x0
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                              0x1
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                      0x2000
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                         0xd
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                           0x0
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                            0x1
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                     0x1000
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                        0xc
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                          0x0
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                           0x1
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_WAKEUP_BMSK                                                    0xf00
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_WAKEUP_SHFT                                                      0x8
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_WAKEUP_CLOCK0_FVAL                                               0x0
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_WAKEUP_CLOCK1_FVAL                                               0x1
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_WAKEUP_CLOCK2_FVAL                                               0x2
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_WAKEUP_CLOCK3_FVAL                                               0x3
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_WAKEUP_CLOCK4_FVAL                                               0x4
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_WAKEUP_CLOCK5_FVAL                                               0x5
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_WAKEUP_CLOCK6_FVAL                                               0x6
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_WAKEUP_CLOCK7_FVAL                                               0x7
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_WAKEUP_CLOCK8_FVAL                                               0x8
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_WAKEUP_CLOCK9_FVAL                                               0x9
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_WAKEUP_CLOCK10_FVAL                                              0xa
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_WAKEUP_CLOCK11_FVAL                                              0xb
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_WAKEUP_CLOCK12_FVAL                                              0xc
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_WAKEUP_CLOCK13_FVAL                                              0xd
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_WAKEUP_CLOCK14_FVAL                                              0xe
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_WAKEUP_CLOCK15_FVAL                                              0xf
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_SLEEP_BMSK                                                      0xf0
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_SLEEP_SHFT                                                       0x4
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_SLEEP_CLOCK0_FVAL                                                0x0
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_SLEEP_CLOCK1_FVAL                                                0x1
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_SLEEP_CLOCK2_FVAL                                                0x2
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_SLEEP_CLOCK3_FVAL                                                0x3
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_SLEEP_CLOCK4_FVAL                                                0x4
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_SLEEP_CLOCK5_FVAL                                                0x5
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_SLEEP_CLOCK6_FVAL                                                0x6
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_SLEEP_CLOCK7_FVAL                                                0x7
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_SLEEP_CLOCK8_FVAL                                                0x8
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_SLEEP_CLOCK9_FVAL                                                0x9
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_SLEEP_CLOCK10_FVAL                                               0xa
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_SLEEP_CLOCK11_FVAL                                               0xb
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_SLEEP_CLOCK12_FVAL                                               0xc
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_SLEEP_CLOCK13_FVAL                                               0xd
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_SLEEP_CLOCK14_FVAL                                               0xe
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_SLEEP_CLOCK15_FVAL                                               0xf
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_CLK_ARES_NO_RESET_FVAL                                           0x0
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_CLK_ARES_RESET_FVAL                                              0x1
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_SSC_SCC_QUPV3_SE4_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_SSC_SCC_QUPV3_SE5_BCR_ADDR                                                       (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d000)
#define HWIO_SSC_SCC_QUPV3_SE5_BCR_OFFS                                                       (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d000)
#define HWIO_SSC_SCC_QUPV3_SE5_BCR_RMSK                                                              0x1
#define HWIO_SSC_SCC_QUPV3_SE5_BCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE5_BCR_ADDR, HWIO_SSC_SCC_QUPV3_SE5_BCR_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE5_BCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE5_BCR_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE5_BCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE5_BCR_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE5_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE5_BCR_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE5_BCR_IN)
#define HWIO_SSC_SCC_QUPV3_SE5_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_SSC_SCC_QUPV3_SE5_BCR_BLK_ARES_SHFT                                                     0x0
#define HWIO_SSC_SCC_QUPV3_SE5_BCR_BLK_ARES_DISABLE_FVAL                                             0x0
#define HWIO_SSC_SCC_QUPV3_SE5_BCR_BLK_ARES_ENABLE_FVAL                                              0x1

#define HWIO_SSC_SCC_DFS_SE5_CMD_DFSR_ADDR                                                    (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d018)
#define HWIO_SSC_SCC_DFS_SE5_CMD_DFSR_OFFS                                                    (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d018)
#define HWIO_SSC_SCC_DFS_SE5_CMD_DFSR_RMSK                                                        0xffff
#define HWIO_SSC_SCC_DFS_SE5_CMD_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_CMD_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE5_CMD_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE5_CMD_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_CMD_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE5_CMD_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE5_CMD_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE5_CMD_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE5_CMD_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE5_CMD_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE5_CMD_DFSR_RCG_SW_CTRL_BMSK                                            0x8000
#define HWIO_SSC_SCC_DFS_SE5_CMD_DFSR_RCG_SW_CTRL_SHFT                                               0xf
#define HWIO_SSC_SCC_DFS_SE5_CMD_DFSR_SW_PERF_STATE_BMSK                                          0x7800
#define HWIO_SSC_SCC_DFS_SE5_CMD_DFSR_SW_PERF_STATE_SHFT                                             0xb
#define HWIO_SSC_SCC_DFS_SE5_CMD_DFSR_SW_OVERRIDE_BMSK                                             0x400
#define HWIO_SSC_SCC_DFS_SE5_CMD_DFSR_SW_OVERRIDE_SHFT                                               0xa
#define HWIO_SSC_SCC_DFS_SE5_CMD_DFSR_PERF_STATE_UPDATE_STATUS_BMSK                                0x200
#define HWIO_SSC_SCC_DFS_SE5_CMD_DFSR_PERF_STATE_UPDATE_STATUS_SHFT                                  0x9
#define HWIO_SSC_SCC_DFS_SE5_CMD_DFSR_DFS_FSM_STATE_BMSK                                           0x1c0
#define HWIO_SSC_SCC_DFS_SE5_CMD_DFSR_DFS_FSM_STATE_SHFT                                             0x6
#define HWIO_SSC_SCC_DFS_SE5_CMD_DFSR_HW_CLK_CONTROL_BMSK                                           0x20
#define HWIO_SSC_SCC_DFS_SE5_CMD_DFSR_HW_CLK_CONTROL_SHFT                                            0x5
#define HWIO_SSC_SCC_DFS_SE5_CMD_DFSR_CURR_PERF_STATE_BMSK                                          0x1e
#define HWIO_SSC_SCC_DFS_SE5_CMD_DFSR_CURR_PERF_STATE_SHFT                                           0x1
#define HWIO_SSC_SCC_DFS_SE5_CMD_DFSR_DFS_EN_BMSK                                                    0x1
#define HWIO_SSC_SCC_DFS_SE5_CMD_DFSR_DFS_EN_SHFT                                                    0x0
#define HWIO_SSC_SCC_DFS_SE5_CMD_DFSR_DFS_EN_DISABLE_FVAL                                            0x0
#define HWIO_SSC_SCC_DFS_SE5_CMD_DFSR_DFS_EN_ENABLE_FVAL                                             0x1

#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d020)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d020)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d024)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d024)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d028)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d028)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d02c)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d02c)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d030)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d030)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d034)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d034)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d038)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d038)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d03c)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d03c)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_RMSK                                            0x371f
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_MODE_BMSK                                       0x3000
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_MODE_SHFT                                          0xc
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_MODE_BYPASS_FVAL                                   0x0
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_MODE_SWALLOW_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_MODE_DUAL_EDGE_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_MODE_SINGLE_EDGE_FVAL                              0x3
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_SEL_BMSK                                     0x700
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_SEL_SHFT                                       0x8
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_SEL_SRC0_FVAL                                  0x0
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_SEL_SRC1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_SEL_SRC2_FVAL                                  0x2
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_SEL_SRC3_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_SEL_SRC4_FVAL                                  0x4
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_SEL_SRC5_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_SEL_SRC6_FVAL                                  0x6
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_SEL_SRC7_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_DIV_BMSK                                      0x1f
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_DIV_SHFT                                       0x0
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_DIV_BYPASS_FVAL                                0x0
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_DIV_DIV1_FVAL                                  0x1
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_DIV_DIV1_5_FVAL                                0x2
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_DIV_DIV2_FVAL                                  0x3
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_DIV_DIV2_5_FVAL                                0x4
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_DIV_DIV3_FVAL                                  0x5
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_DIV_DIV3_5_FVAL                                0x6
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_DIV_DIV4_FVAL                                  0x7
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_DIV_DIV4_5_FVAL                                0x8
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_DIV_DIV5_FVAL                                  0x9
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_DIV_DIV5_5_FVAL                                0xa
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_DIV_DIV6_FVAL                                  0xb
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_DIV_DIV6_5_FVAL                                0xc
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_DIV_DIV7_FVAL                                  0xd
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_DIV_DIV7_5_FVAL                                0xe
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_DIV_DIV8_FVAL                                  0xf
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_DIV_DIV8_5_FVAL                               0x10
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_DIV_DIV9_FVAL                                 0x11
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_DIV_DIV9_5_FVAL                               0x12
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_DIV_DIV10_FVAL                                0x13
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_DIV_DIV10_5_FVAL                              0x14
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_DIV_DIV11_FVAL                                0x15
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_DIV_DIV11_5_FVAL                              0x16
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_DIV_DIV12_FVAL                                0x17
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_DIV_DIV12_5_FVAL                              0x18
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_DIV_DIV13_FVAL                                0x19
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_DIV_DIV13_5_FVAL                              0x1a
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_DIV_DIV14_FVAL                                0x1b
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_DIV_DIV14_5_FVAL                              0x1c
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_DIV_DIV15_FVAL                                0x1d
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_DIV_DIV15_5_FVAL                              0x1e
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_DFSR_SRC_DIV_DIV16_FVAL                                0x1f

#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d060)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d060)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d064)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d064)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d068)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d068)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d06c)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d06c)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d070)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d070)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d074)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d074)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d078)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d078)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_M_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d07c)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_M_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d07c)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_M_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_M_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_M_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_M_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_M_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_M_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_M_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_M_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_M_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_M_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_M_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_M_DFSR_M_BMSK                                        0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_M_DFSR_M_SHFT                                           0x0

#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d0a0)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d0a0)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d0a4)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d0a4)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d0a8)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d0a8)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d0ac)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d0ac)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d0b0)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d0b0)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d0b4)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d0b4)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d0b8)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d0b8)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_N_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d0bc)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_N_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d0bc)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_N_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_N_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_N_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_N_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_N_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_N_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_N_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_N_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_N_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_N_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_N_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_N_DFSR_NOT_N_MINUS_M_BMSK                            0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_N_DFSR_NOT_N_MINUS_M_SHFT                               0x0

#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d0e0)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d0e0)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF0_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d0e4)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d0e4)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF1_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d0e8)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d0e8)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF2_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d0ec)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d0ec)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF3_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d0f0)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d0f0)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF4_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d0f4)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d0f4)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF5_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d0f8)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d0f8)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF6_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_D_DFSR_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d0fc)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_D_DFSR_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d0fc)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_D_DFSR_RMSK                                          0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_D_DFSR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_D_DFSR_ADDR, HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_D_DFSR_RMSK)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_D_DFSR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_D_DFSR_ADDR, m)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_D_DFSR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_D_DFSR_ADDR,v)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_D_DFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_D_DFSR_ADDR,m,v,HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_D_DFSR_IN)
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_D_DFSR_NOT_2D_BMSK                                   0xffff
#define HWIO_SSC_SCC_DFS_SE5_QUPV3_SE5_PERF7_D_DFSR_NOT_2D_SHFT                                      0x0

#define HWIO_SSC_SCC_QUPV3_SE5_CMD_RCGR_ADDR                                                  (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d004)
#define HWIO_SSC_SCC_QUPV3_SE5_CMD_RCGR_OFFS                                                  (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d004)
#define HWIO_SSC_SCC_QUPV3_SE5_CMD_RCGR_RMSK                                                  0x800000f3
#define HWIO_SSC_SCC_QUPV3_SE5_CMD_RCGR_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE5_CMD_RCGR_ADDR, HWIO_SSC_SCC_QUPV3_SE5_CMD_RCGR_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE5_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE5_CMD_RCGR_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE5_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE5_CMD_RCGR_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE5_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE5_CMD_RCGR_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE5_CMD_RCGR_IN)
#define HWIO_SSC_SCC_QUPV3_SE5_CMD_RCGR_ROOT_OFF_BMSK                                         0x80000000
#define HWIO_SSC_SCC_QUPV3_SE5_CMD_RCGR_ROOT_OFF_SHFT                                               0x1f
#define HWIO_SSC_SCC_QUPV3_SE5_CMD_RCGR_DIRTY_D_BMSK                                                0x80
#define HWIO_SSC_SCC_QUPV3_SE5_CMD_RCGR_DIRTY_D_SHFT                                                 0x7
#define HWIO_SSC_SCC_QUPV3_SE5_CMD_RCGR_DIRTY_N_BMSK                                                0x40
#define HWIO_SSC_SCC_QUPV3_SE5_CMD_RCGR_DIRTY_N_SHFT                                                 0x6
#define HWIO_SSC_SCC_QUPV3_SE5_CMD_RCGR_DIRTY_M_BMSK                                                0x20
#define HWIO_SSC_SCC_QUPV3_SE5_CMD_RCGR_DIRTY_M_SHFT                                                 0x5
#define HWIO_SSC_SCC_QUPV3_SE5_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                         0x10
#define HWIO_SSC_SCC_QUPV3_SE5_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                          0x4
#define HWIO_SSC_SCC_QUPV3_SE5_CMD_RCGR_ROOT_EN_BMSK                                                 0x2
#define HWIO_SSC_SCC_QUPV3_SE5_CMD_RCGR_ROOT_EN_SHFT                                                 0x1
#define HWIO_SSC_SCC_QUPV3_SE5_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                         0x0
#define HWIO_SSC_SCC_QUPV3_SE5_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                          0x1
#define HWIO_SSC_SCC_QUPV3_SE5_CMD_RCGR_UPDATE_BMSK                                                  0x1
#define HWIO_SSC_SCC_QUPV3_SE5_CMD_RCGR_UPDATE_SHFT                                                  0x0
#define HWIO_SSC_SCC_QUPV3_SE5_CMD_RCGR_UPDATE_DISABLE_FVAL                                          0x0
#define HWIO_SSC_SCC_QUPV3_SE5_CMD_RCGR_UPDATE_ENABLE_FVAL                                           0x1

#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_ADDR                                                  (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d008)
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_OFFS                                                  (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d008)
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_RMSK                                                    0x10371f
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_ADDR, HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_IN)
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_HW_CLK_CONTROL_BMSK                                     0x100000
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_HW_CLK_CONTROL_SHFT                                         0x14
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_HW_CLK_CONTROL_DISABLE_FVAL                                  0x0
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_HW_CLK_CONTROL_ENABLE_FVAL                                   0x1
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_MODE_BMSK                                                 0x3000
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_MODE_SHFT                                                    0xc
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_MODE_BYPASS_FVAL                                             0x0
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_MODE_SWALLOW_FVAL                                            0x1
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                          0x2
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                        0x3
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_SEL_BMSK                                               0x700
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_SEL_SHFT                                                 0x8
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_SEL_SRC0_FVAL                                            0x0
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_SEL_SRC1_FVAL                                            0x1
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_SEL_SRC2_FVAL                                            0x2
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_SEL_SRC3_FVAL                                            0x3
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_SEL_SRC4_FVAL                                            0x4
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_SEL_SRC5_FVAL                                            0x5
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_SEL_SRC6_FVAL                                            0x6
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_SEL_SRC7_FVAL                                            0x7
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_DIV_BMSK                                                0x1f
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_DIV_SHFT                                                 0x0
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                          0x0
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_DIV_DIV1_FVAL                                            0x1
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                          0x2
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_DIV_DIV2_FVAL                                            0x3
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                          0x4
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_DIV_DIV3_FVAL                                            0x5
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                          0x6
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_DIV_DIV4_FVAL                                            0x7
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                          0x8
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_DIV_DIV5_FVAL                                            0x9
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                          0xa
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_DIV_DIV6_FVAL                                            0xb
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                          0xc
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_DIV_DIV7_FVAL                                            0xd
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                          0xe
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_DIV_DIV8_FVAL                                            0xf
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                         0x10
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_DIV_DIV9_FVAL                                           0x11
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                         0x12
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_DIV_DIV10_FVAL                                          0x13
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                        0x14
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_DIV_DIV11_FVAL                                          0x15
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                        0x16
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_DIV_DIV12_FVAL                                          0x17
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                        0x18
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_DIV_DIV13_FVAL                                          0x19
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                        0x1a
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_DIV_DIV14_FVAL                                          0x1b
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                        0x1c
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_DIV_DIV15_FVAL                                          0x1d
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                        0x1e
#define HWIO_SSC_SCC_QUPV3_SE5_CFG_RCGR_SRC_DIV_DIV16_FVAL                                          0x1f

#define HWIO_SSC_SCC_QUPV3_SE5_M_ADDR                                                         (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d00c)
#define HWIO_SSC_SCC_QUPV3_SE5_M_OFFS                                                         (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d00c)
#define HWIO_SSC_SCC_QUPV3_SE5_M_RMSK                                                             0xffff
#define HWIO_SSC_SCC_QUPV3_SE5_M_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE5_M_ADDR, HWIO_SSC_SCC_QUPV3_SE5_M_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE5_M_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE5_M_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE5_M_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE5_M_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE5_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE5_M_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE5_M_IN)
#define HWIO_SSC_SCC_QUPV3_SE5_M_M_BMSK                                                           0xffff
#define HWIO_SSC_SCC_QUPV3_SE5_M_M_SHFT                                                              0x0

#define HWIO_SSC_SCC_QUPV3_SE5_N_ADDR                                                         (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d010)
#define HWIO_SSC_SCC_QUPV3_SE5_N_OFFS                                                         (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d010)
#define HWIO_SSC_SCC_QUPV3_SE5_N_RMSK                                                             0xffff
#define HWIO_SSC_SCC_QUPV3_SE5_N_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE5_N_ADDR, HWIO_SSC_SCC_QUPV3_SE5_N_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE5_N_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE5_N_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE5_N_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE5_N_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE5_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE5_N_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE5_N_IN)
#define HWIO_SSC_SCC_QUPV3_SE5_N_NOT_N_MINUS_M_BMSK                                               0xffff
#define HWIO_SSC_SCC_QUPV3_SE5_N_NOT_N_MINUS_M_SHFT                                                  0x0

#define HWIO_SSC_SCC_QUPV3_SE5_D_ADDR                                                         (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d014)
#define HWIO_SSC_SCC_QUPV3_SE5_D_OFFS                                                         (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d014)
#define HWIO_SSC_SCC_QUPV3_SE5_D_RMSK                                                             0xffff
#define HWIO_SSC_SCC_QUPV3_SE5_D_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE5_D_ADDR, HWIO_SSC_SCC_QUPV3_SE5_D_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE5_D_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE5_D_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE5_D_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE5_D_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE5_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE5_D_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE5_D_IN)
#define HWIO_SSC_SCC_QUPV3_SE5_D_NOT_2D_BMSK                                                      0xffff
#define HWIO_SSC_SCC_QUPV3_SE5_D_NOT_2D_SHFT                                                         0x0

#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_ADDR                                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000d130)
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_OFFS                                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000d130)
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_RMSK                                                      0x80007ff5
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE5_CBCR_ADDR, HWIO_SSC_SCC_QUPV3_SE5_CBCR_RMSK)
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_SE5_CBCR_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_SE5_CBCR_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_SE5_CBCR_ADDR,m,v,HWIO_SSC_SCC_QUPV3_SE5_CBCR_IN)
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_FORCE_MEM_CORE_ON_BMSK                                        0x4000
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_FORCE_MEM_CORE_ON_SHFT                                           0xe
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                             0x0
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                              0x1
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                      0x2000
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                         0xd
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                           0x0
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                            0x1
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                     0x1000
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                        0xc
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                          0x0
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                           0x1
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_WAKEUP_BMSK                                                    0xf00
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_WAKEUP_SHFT                                                      0x8
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_WAKEUP_CLOCK0_FVAL                                               0x0
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_WAKEUP_CLOCK1_FVAL                                               0x1
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_WAKEUP_CLOCK2_FVAL                                               0x2
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_WAKEUP_CLOCK3_FVAL                                               0x3
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_WAKEUP_CLOCK4_FVAL                                               0x4
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_WAKEUP_CLOCK5_FVAL                                               0x5
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_WAKEUP_CLOCK6_FVAL                                               0x6
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_WAKEUP_CLOCK7_FVAL                                               0x7
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_WAKEUP_CLOCK8_FVAL                                               0x8
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_WAKEUP_CLOCK9_FVAL                                               0x9
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_WAKEUP_CLOCK10_FVAL                                              0xa
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_WAKEUP_CLOCK11_FVAL                                              0xb
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_WAKEUP_CLOCK12_FVAL                                              0xc
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_WAKEUP_CLOCK13_FVAL                                              0xd
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_WAKEUP_CLOCK14_FVAL                                              0xe
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_WAKEUP_CLOCK15_FVAL                                              0xf
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_SLEEP_BMSK                                                      0xf0
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_SLEEP_SHFT                                                       0x4
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_SLEEP_CLOCK0_FVAL                                                0x0
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_SLEEP_CLOCK1_FVAL                                                0x1
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_SLEEP_CLOCK2_FVAL                                                0x2
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_SLEEP_CLOCK3_FVAL                                                0x3
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_SLEEP_CLOCK4_FVAL                                                0x4
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_SLEEP_CLOCK5_FVAL                                                0x5
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_SLEEP_CLOCK6_FVAL                                                0x6
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_SLEEP_CLOCK7_FVAL                                                0x7
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_SLEEP_CLOCK8_FVAL                                                0x8
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_SLEEP_CLOCK9_FVAL                                                0x9
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_SLEEP_CLOCK10_FVAL                                               0xa
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_SLEEP_CLOCK11_FVAL                                               0xb
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_SLEEP_CLOCK12_FVAL                                               0xc
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_SLEEP_CLOCK13_FVAL                                               0xd
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_SLEEP_CLOCK14_FVAL                                               0xe
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_SLEEP_CLOCK15_FVAL                                               0xf
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_CLK_ARES_NO_RESET_FVAL                                           0x0
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_CLK_ARES_RESET_FVAL                                              0x1
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_SSC_SCC_QUPV3_SE5_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_SSC_SCC_Q6_SPM_BCR_ADDR                                                          (SSC_SCC_SCC_REG_REG_BASE      + 0x00008000)
#define HWIO_SSC_SCC_Q6_SPM_BCR_OFFS                                                          (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00008000)
#define HWIO_SSC_SCC_Q6_SPM_BCR_RMSK                                                                 0x1
#define HWIO_SSC_SCC_Q6_SPM_BCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_Q6_SPM_BCR_ADDR, HWIO_SSC_SCC_Q6_SPM_BCR_RMSK)
#define HWIO_SSC_SCC_Q6_SPM_BCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_Q6_SPM_BCR_ADDR, m)
#define HWIO_SSC_SCC_Q6_SPM_BCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_Q6_SPM_BCR_ADDR,v)
#define HWIO_SSC_SCC_Q6_SPM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_Q6_SPM_BCR_ADDR,m,v,HWIO_SSC_SCC_Q6_SPM_BCR_IN)
#define HWIO_SSC_SCC_Q6_SPM_BCR_BLK_ARES_BMSK                                                        0x1
#define HWIO_SSC_SCC_Q6_SPM_BCR_BLK_ARES_SHFT                                                        0x0
#define HWIO_SSC_SCC_Q6_SPM_BCR_BLK_ARES_DISABLE_FVAL                                                0x0
#define HWIO_SSC_SCC_Q6_SPM_BCR_BLK_ARES_ENABLE_FVAL                                                 0x1

#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CMD_RCGR_ADDR                                   (SSC_SCC_SCC_REG_REG_BASE      + 0x00008004)
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CMD_RCGR_OFFS                                   (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00008004)
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CMD_RCGR_RMSK                                   0x80000013
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CMD_RCGR_IN          \
        in_dword_masked(HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CMD_RCGR_ADDR, HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CMD_RCGR_RMSK)
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CMD_RCGR_ADDR, m)
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CMD_RCGR_ADDR,v)
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CMD_RCGR_ADDR,m,v,HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CMD_RCGR_IN)
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CMD_RCGR_ROOT_OFF_BMSK                          0x80000000
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CMD_RCGR_ROOT_OFF_SHFT                                0x1f
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                          0x10
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                           0x4
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CMD_RCGR_ROOT_EN_BMSK                                  0x2
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CMD_RCGR_ROOT_EN_SHFT                                  0x1
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CMD_RCGR_ROOT_EN_DISABLE_FVAL                          0x0
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CMD_RCGR_ROOT_EN_ENABLE_FVAL                           0x1
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CMD_RCGR_UPDATE_BMSK                                   0x1
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CMD_RCGR_UPDATE_SHFT                                   0x0
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CMD_RCGR_UPDATE_DISABLE_FVAL                           0x0
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CMD_RCGR_UPDATE_ENABLE_FVAL                            0x1

#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_ADDR                                   (SSC_SCC_SCC_REG_REG_BASE      + 0x00008008)
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_OFFS                                   (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00008008)
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_RMSK                                     0x11071f
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_IN          \
        in_dword_masked(HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_ADDR, HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_RMSK)
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_ADDR, m)
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_ADDR,v)
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_ADDR,m,v,HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_IN)
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_HW_CLK_CONTROL_BMSK                      0x100000
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_HW_CLK_CONTROL_SHFT                          0x14
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_HW_CLK_CONTROL_DISABLE_FVAL                   0x0
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_HW_CLK_CONTROL_ENABLE_FVAL                    0x1
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_RCGLITE_DISABLE_BMSK                      0x10000
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_RCGLITE_DISABLE_SHFT                         0x10
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_RCGLITE_DISABLE_RCGLITE_ENABLED_FVAL          0x0
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_RCGLITE_DISABLE_RCGLITE_DISABLED_FVAL         0x1
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_SEL_BMSK                                0x700
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_SEL_SHFT                                  0x8
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_SEL_SRC0_FVAL                             0x0
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_SEL_SRC1_FVAL                             0x1
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_SEL_SRC2_FVAL                             0x2
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_SEL_SRC3_FVAL                             0x3
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_SEL_SRC4_FVAL                             0x4
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_SEL_SRC5_FVAL                             0x5
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_SEL_SRC6_FVAL                             0x6
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_SEL_SRC7_FVAL                             0x7
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_DIV_BMSK                                 0x1f
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_DIV_SHFT                                  0x0
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_DIV_BYPASS_FVAL                           0x0
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_DIV_DIV1_FVAL                             0x1
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                           0x2
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_DIV_DIV2_FVAL                             0x3
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                           0x4
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_DIV_DIV3_FVAL                             0x5
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                           0x6
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_DIV_DIV4_FVAL                             0x7
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                           0x8
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_DIV_DIV5_FVAL                             0x9
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                           0xa
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_DIV_DIV6_FVAL                             0xb
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                           0xc
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_DIV_DIV7_FVAL                             0xd
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                           0xe
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_DIV_DIV8_FVAL                             0xf
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                          0x10
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_DIV_DIV9_FVAL                            0x11
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                          0x12
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_DIV_DIV10_FVAL                           0x13
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                         0x14
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_DIV_DIV11_FVAL                           0x15
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                         0x16
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_DIV_DIV12_FVAL                           0x17
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                         0x18
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_DIV_DIV13_FVAL                           0x19
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                         0x1a
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_DIV_DIV14_FVAL                           0x1b
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                         0x1c
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_DIV_DIV15_FVAL                           0x1d
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                         0x1e
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_Q6_SPM_DIV_CFG_RCGR_SRC_DIV_DIV16_FVAL                           0x1f

#define HWIO_SSC_SCC_Q6_SPM_CBCR_ADDR                                                         (SSC_SCC_SCC_REG_REG_BASE      + 0x0000801c)
#define HWIO_SSC_SCC_Q6_SPM_CBCR_OFFS                                                         (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000801c)
#define HWIO_SSC_SCC_Q6_SPM_CBCR_RMSK                                                         0x80000005
#define HWIO_SSC_SCC_Q6_SPM_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_Q6_SPM_CBCR_ADDR, HWIO_SSC_SCC_Q6_SPM_CBCR_RMSK)
#define HWIO_SSC_SCC_Q6_SPM_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_Q6_SPM_CBCR_ADDR, m)
#define HWIO_SSC_SCC_Q6_SPM_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_Q6_SPM_CBCR_ADDR,v)
#define HWIO_SSC_SCC_Q6_SPM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_Q6_SPM_CBCR_ADDR,m,v,HWIO_SSC_SCC_Q6_SPM_CBCR_IN)
#define HWIO_SSC_SCC_Q6_SPM_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_SSC_SCC_Q6_SPM_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_SSC_SCC_Q6_SPM_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_SSC_SCC_Q6_SPM_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_SSC_SCC_Q6_SPM_CBCR_CLK_ARES_NO_RESET_FVAL                                              0x0
#define HWIO_SSC_SCC_Q6_SPM_CBCR_CLK_ARES_RESET_FVAL                                                 0x1
#define HWIO_SSC_SCC_Q6_SPM_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_SSC_SCC_Q6_SPM_CBCR_CLK_ENABLE_SHFT                                                     0x0
#define HWIO_SSC_SCC_Q6_SPM_CBCR_CLK_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_SSC_SCC_Q6_SPM_CBCR_CLK_ENABLE_ENABLE_FVAL                                              0x1

#define HWIO_SSC_SCC_QSM_XO_CBCR_ADDR                                                         (SSC_SCC_SCC_REG_REG_BASE      + 0x00006000)
#define HWIO_SSC_SCC_QSM_XO_CBCR_OFFS                                                         (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00006000)
#define HWIO_SSC_SCC_QSM_XO_CBCR_RMSK                                                         0x80000005
#define HWIO_SSC_SCC_QSM_XO_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_QSM_XO_CBCR_ADDR, HWIO_SSC_SCC_QSM_XO_CBCR_RMSK)
#define HWIO_SSC_SCC_QSM_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QSM_XO_CBCR_ADDR, m)
#define HWIO_SSC_SCC_QSM_XO_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QSM_XO_CBCR_ADDR,v)
#define HWIO_SSC_SCC_QSM_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QSM_XO_CBCR_ADDR,m,v,HWIO_SSC_SCC_QSM_XO_CBCR_IN)
#define HWIO_SSC_SCC_QSM_XO_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_SSC_SCC_QSM_XO_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_SSC_SCC_QSM_XO_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_SSC_SCC_QSM_XO_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_SSC_SCC_QSM_XO_CBCR_CLK_ARES_NO_RESET_FVAL                                              0x0
#define HWIO_SSC_SCC_QSM_XO_CBCR_CLK_ARES_RESET_FVAL                                                 0x1
#define HWIO_SSC_SCC_QSM_XO_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_SSC_SCC_QSM_XO_CBCR_CLK_ENABLE_SHFT                                                     0x0
#define HWIO_SSC_SCC_QSM_XO_CBCR_CLK_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_SSC_SCC_QSM_XO_CBCR_CLK_ENABLE_ENABLE_FVAL                                              0x1

#define HWIO_SSC_SCC_CCD_CORE_AND_BUS_BCR_ADDR                                                (SSC_SCC_SCC_REG_REG_BASE      + 0x0000e000)
#define HWIO_SSC_SCC_CCD_CORE_AND_BUS_BCR_OFFS                                                (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000e000)
#define HWIO_SSC_SCC_CCD_CORE_AND_BUS_BCR_RMSK                                                       0x1
#define HWIO_SSC_SCC_CCD_CORE_AND_BUS_BCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_CCD_CORE_AND_BUS_BCR_ADDR, HWIO_SSC_SCC_CCD_CORE_AND_BUS_BCR_RMSK)
#define HWIO_SSC_SCC_CCD_CORE_AND_BUS_BCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_CCD_CORE_AND_BUS_BCR_ADDR, m)
#define HWIO_SSC_SCC_CCD_CORE_AND_BUS_BCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_CCD_CORE_AND_BUS_BCR_ADDR,v)
#define HWIO_SSC_SCC_CCD_CORE_AND_BUS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_CCD_CORE_AND_BUS_BCR_ADDR,m,v,HWIO_SSC_SCC_CCD_CORE_AND_BUS_BCR_IN)
#define HWIO_SSC_SCC_CCD_CORE_AND_BUS_BCR_BLK_ARES_BMSK                                              0x1
#define HWIO_SSC_SCC_CCD_CORE_AND_BUS_BCR_BLK_ARES_SHFT                                              0x0
#define HWIO_SSC_SCC_CCD_CORE_AND_BUS_BCR_BLK_ARES_DISABLE_FVAL                                      0x0
#define HWIO_SSC_SCC_CCD_CORE_AND_BUS_BCR_BLK_ARES_ENABLE_FVAL                                       0x1

#define HWIO_SSC_SCC_CDIV_CCD_DIV_CDIVR_ADDR                                                  (SSC_SCC_SCC_REG_REG_BASE      + 0x0000e004)
#define HWIO_SSC_SCC_CDIV_CCD_DIV_CDIVR_OFFS                                                  (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000e004)
#define HWIO_SSC_SCC_CDIV_CCD_DIV_CDIVR_RMSK                                                       0x1ff
#define HWIO_SSC_SCC_CDIV_CCD_DIV_CDIVR_IN          \
        in_dword_masked(HWIO_SSC_SCC_CDIV_CCD_DIV_CDIVR_ADDR, HWIO_SSC_SCC_CDIV_CCD_DIV_CDIVR_RMSK)
#define HWIO_SSC_SCC_CDIV_CCD_DIV_CDIVR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_CDIV_CCD_DIV_CDIVR_ADDR, m)
#define HWIO_SSC_SCC_CDIV_CCD_DIV_CDIVR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_CDIV_CCD_DIV_CDIVR_ADDR,v)
#define HWIO_SSC_SCC_CDIV_CCD_DIV_CDIVR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_CDIV_CCD_DIV_CDIVR_ADDR,m,v,HWIO_SSC_SCC_CDIV_CCD_DIV_CDIVR_IN)
#define HWIO_SSC_SCC_CDIV_CCD_DIV_CDIVR_CLK_DIV_BMSK                                               0x1ff
#define HWIO_SSC_SCC_CDIV_CCD_DIV_CDIVR_CLK_DIV_SHFT                                                 0x0

#define HWIO_SSC_SCC_CCD_CBCR_ADDR                                                            (SSC_SCC_SCC_REG_REG_BASE      + 0x0000e008)
#define HWIO_SSC_SCC_CCD_CBCR_OFFS                                                            (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000e008)
#define HWIO_SSC_SCC_CCD_CBCR_RMSK                                                            0x80000007
#define HWIO_SSC_SCC_CCD_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_CCD_CBCR_ADDR, HWIO_SSC_SCC_CCD_CBCR_RMSK)
#define HWIO_SSC_SCC_CCD_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_CCD_CBCR_ADDR, m)
#define HWIO_SSC_SCC_CCD_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_CCD_CBCR_ADDR,v)
#define HWIO_SSC_SCC_CCD_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_CCD_CBCR_ADDR,m,v,HWIO_SSC_SCC_CCD_CBCR_IN)
#define HWIO_SSC_SCC_CCD_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_SSC_SCC_CCD_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_SSC_SCC_CCD_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_SSC_SCC_CCD_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_SSC_SCC_CCD_CBCR_CLK_ARES_NO_RESET_FVAL                                                 0x0
#define HWIO_SSC_SCC_CCD_CBCR_CLK_ARES_RESET_FVAL                                                    0x1
#define HWIO_SSC_SCC_CCD_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_SSC_SCC_CCD_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_SSC_SCC_CCD_CBCR_HW_CTL_DISABLE_FVAL                                                    0x0
#define HWIO_SSC_SCC_CCD_CBCR_HW_CTL_ENABLE_FVAL                                                     0x1
#define HWIO_SSC_SCC_CCD_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_SSC_SCC_CCD_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_SSC_SCC_CCD_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_SSC_SCC_CCD_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_SSC_SCC_CCD_HCLK_CBCR_ADDR                                                       (SSC_SCC_SCC_REG_REG_BASE      + 0x0000e00c)
#define HWIO_SSC_SCC_CCD_HCLK_CBCR_OFFS                                                       (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000e00c)
#define HWIO_SSC_SCC_CCD_HCLK_CBCR_RMSK                                                       0x80000007
#define HWIO_SSC_SCC_CCD_HCLK_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_CCD_HCLK_CBCR_ADDR, HWIO_SSC_SCC_CCD_HCLK_CBCR_RMSK)
#define HWIO_SSC_SCC_CCD_HCLK_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_CCD_HCLK_CBCR_ADDR, m)
#define HWIO_SSC_SCC_CCD_HCLK_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_CCD_HCLK_CBCR_ADDR,v)
#define HWIO_SSC_SCC_CCD_HCLK_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_CCD_HCLK_CBCR_ADDR,m,v,HWIO_SSC_SCC_CCD_HCLK_CBCR_IN)
#define HWIO_SSC_SCC_CCD_HCLK_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_SSC_SCC_CCD_HCLK_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_SSC_SCC_CCD_HCLK_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_SSC_SCC_CCD_HCLK_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_SSC_SCC_CCD_HCLK_CBCR_CLK_ARES_NO_RESET_FVAL                                            0x0
#define HWIO_SSC_SCC_CCD_HCLK_CBCR_CLK_ARES_RESET_FVAL                                               0x1
#define HWIO_SSC_SCC_CCD_HCLK_CBCR_HW_CTL_BMSK                                                       0x2
#define HWIO_SSC_SCC_CCD_HCLK_CBCR_HW_CTL_SHFT                                                       0x1
#define HWIO_SSC_SCC_CCD_HCLK_CBCR_HW_CTL_DISABLE_FVAL                                               0x0
#define HWIO_SSC_SCC_CCD_HCLK_CBCR_HW_CTL_ENABLE_FVAL                                                0x1
#define HWIO_SSC_SCC_CCD_HCLK_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_SSC_SCC_CCD_HCLK_CBCR_CLK_ENABLE_SHFT                                                   0x0
#define HWIO_SSC_SCC_CCD_HCLK_CBCR_CLK_ENABLE_DISABLE_FVAL                                           0x0
#define HWIO_SSC_SCC_CCD_HCLK_CBCR_CLK_ENABLE_ENABLE_FVAL                                            0x1

#define HWIO_SSC_SCC_CCD_HCLK_UNGATED_TO_ODSC_CBCR_ADDR                                       (SSC_SCC_SCC_REG_REG_BASE      + 0x0000e010)
#define HWIO_SSC_SCC_CCD_HCLK_UNGATED_TO_ODSC_CBCR_OFFS                                       (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000e010)
#define HWIO_SSC_SCC_CCD_HCLK_UNGATED_TO_ODSC_CBCR_RMSK                                       0x80000005
#define HWIO_SSC_SCC_CCD_HCLK_UNGATED_TO_ODSC_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_CCD_HCLK_UNGATED_TO_ODSC_CBCR_ADDR, HWIO_SSC_SCC_CCD_HCLK_UNGATED_TO_ODSC_CBCR_RMSK)
#define HWIO_SSC_SCC_CCD_HCLK_UNGATED_TO_ODSC_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_CCD_HCLK_UNGATED_TO_ODSC_CBCR_ADDR, m)
#define HWIO_SSC_SCC_CCD_HCLK_UNGATED_TO_ODSC_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_CCD_HCLK_UNGATED_TO_ODSC_CBCR_ADDR,v)
#define HWIO_SSC_SCC_CCD_HCLK_UNGATED_TO_ODSC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_CCD_HCLK_UNGATED_TO_ODSC_CBCR_ADDR,m,v,HWIO_SSC_SCC_CCD_HCLK_UNGATED_TO_ODSC_CBCR_IN)
#define HWIO_SSC_SCC_CCD_HCLK_UNGATED_TO_ODSC_CBCR_CLK_OFF_BMSK                               0x80000000
#define HWIO_SSC_SCC_CCD_HCLK_UNGATED_TO_ODSC_CBCR_CLK_OFF_SHFT                                     0x1f
#define HWIO_SSC_SCC_CCD_HCLK_UNGATED_TO_ODSC_CBCR_CLK_ARES_BMSK                                     0x4
#define HWIO_SSC_SCC_CCD_HCLK_UNGATED_TO_ODSC_CBCR_CLK_ARES_SHFT                                     0x2
#define HWIO_SSC_SCC_CCD_HCLK_UNGATED_TO_ODSC_CBCR_CLK_ARES_NO_RESET_FVAL                            0x0
#define HWIO_SSC_SCC_CCD_HCLK_UNGATED_TO_ODSC_CBCR_CLK_ARES_RESET_FVAL                               0x1
#define HWIO_SSC_SCC_CCD_HCLK_UNGATED_TO_ODSC_CBCR_CLK_ENABLE_BMSK                                   0x1
#define HWIO_SSC_SCC_CCD_HCLK_UNGATED_TO_ODSC_CBCR_CLK_ENABLE_SHFT                                   0x0
#define HWIO_SSC_SCC_CCD_HCLK_UNGATED_TO_ODSC_CBCR_CLK_ENABLE_DISABLE_FVAL                           0x0
#define HWIO_SSC_SCC_CCD_HCLK_UNGATED_TO_ODSC_CBCR_CLK_ENABLE_ENABLE_FVAL                            0x1

#define HWIO_SSC_SCC_QUPV3_CORE_BCR_ADDR                                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x00005000)
#define HWIO_SSC_SCC_QUPV3_CORE_BCR_OFFS                                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00005000)
#define HWIO_SSC_SCC_QUPV3_CORE_BCR_RMSK                                                             0x1
#define HWIO_SSC_SCC_QUPV3_CORE_BCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_CORE_BCR_ADDR, HWIO_SSC_SCC_QUPV3_CORE_BCR_RMSK)
#define HWIO_SSC_SCC_QUPV3_CORE_BCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_CORE_BCR_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_CORE_BCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_CORE_BCR_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_CORE_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_CORE_BCR_ADDR,m,v,HWIO_SSC_SCC_QUPV3_CORE_BCR_IN)
#define HWIO_SSC_SCC_QUPV3_CORE_BCR_BLK_ARES_BMSK                                                    0x1
#define HWIO_SSC_SCC_QUPV3_CORE_BCR_BLK_ARES_SHFT                                                    0x0
#define HWIO_SSC_SCC_QUPV3_CORE_BCR_BLK_ARES_DISABLE_FVAL                                            0x0
#define HWIO_SSC_SCC_QUPV3_CORE_BCR_BLK_ARES_ENABLE_FVAL                                             0x1

#define HWIO_SSC_SCC_CDIV_QUPV3_2XCORE_DIV_CDIVR_ADDR                                         (SSC_SCC_SCC_REG_REG_BASE      + 0x00005004)
#define HWIO_SSC_SCC_CDIV_QUPV3_2XCORE_DIV_CDIVR_OFFS                                         (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00005004)
#define HWIO_SSC_SCC_CDIV_QUPV3_2XCORE_DIV_CDIVR_RMSK                                                0xf
#define HWIO_SSC_SCC_CDIV_QUPV3_2XCORE_DIV_CDIVR_IN          \
        in_dword_masked(HWIO_SSC_SCC_CDIV_QUPV3_2XCORE_DIV_CDIVR_ADDR, HWIO_SSC_SCC_CDIV_QUPV3_2XCORE_DIV_CDIVR_RMSK)
#define HWIO_SSC_SCC_CDIV_QUPV3_2XCORE_DIV_CDIVR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_CDIV_QUPV3_2XCORE_DIV_CDIVR_ADDR, m)
#define HWIO_SSC_SCC_CDIV_QUPV3_2XCORE_DIV_CDIVR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_CDIV_QUPV3_2XCORE_DIV_CDIVR_ADDR,v)
#define HWIO_SSC_SCC_CDIV_QUPV3_2XCORE_DIV_CDIVR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_CDIV_QUPV3_2XCORE_DIV_CDIVR_ADDR,m,v,HWIO_SSC_SCC_CDIV_QUPV3_2XCORE_DIV_CDIVR_IN)
#define HWIO_SSC_SCC_CDIV_QUPV3_2XCORE_DIV_CDIVR_CLK_DIV_BMSK                                        0xf
#define HWIO_SSC_SCC_CDIV_QUPV3_2XCORE_DIV_CDIVR_CLK_DIV_SHFT                                        0x0

#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_ADDR                                                   (SSC_SCC_SCC_REG_REG_BASE      + 0x00005008)
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_OFFS                                                   (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00005008)
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_RMSK                                                   0x80007ff5
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_ADDR, HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_RMSK)
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_ADDR,m,v,HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_IN)
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_FORCE_MEM_CORE_ON_BMSK                                     0x4000
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_FORCE_MEM_CORE_ON_SHFT                                        0xe
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                          0x0
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                           0x1
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                   0x2000
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                      0xd
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                        0x0
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                         0x1
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                  0x1000
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                     0xc
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                       0x0
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                        0x1
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_WAKEUP_BMSK                                                 0xf00
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_WAKEUP_SHFT                                                   0x8
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_WAKEUP_CLOCK0_FVAL                                            0x0
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_WAKEUP_CLOCK1_FVAL                                            0x1
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_WAKEUP_CLOCK2_FVAL                                            0x2
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_WAKEUP_CLOCK3_FVAL                                            0x3
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_WAKEUP_CLOCK4_FVAL                                            0x4
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_WAKEUP_CLOCK5_FVAL                                            0x5
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_WAKEUP_CLOCK6_FVAL                                            0x6
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_WAKEUP_CLOCK7_FVAL                                            0x7
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_WAKEUP_CLOCK8_FVAL                                            0x8
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_WAKEUP_CLOCK9_FVAL                                            0x9
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_WAKEUP_CLOCK10_FVAL                                           0xa
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_WAKEUP_CLOCK11_FVAL                                           0xb
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_WAKEUP_CLOCK12_FVAL                                           0xc
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_WAKEUP_CLOCK13_FVAL                                           0xd
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_WAKEUP_CLOCK14_FVAL                                           0xe
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_WAKEUP_CLOCK15_FVAL                                           0xf
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_SLEEP_BMSK                                                   0xf0
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_SLEEP_SHFT                                                    0x4
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_SLEEP_CLOCK0_FVAL                                             0x0
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_SLEEP_CLOCK1_FVAL                                             0x1
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_SLEEP_CLOCK2_FVAL                                             0x2
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_SLEEP_CLOCK3_FVAL                                             0x3
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_SLEEP_CLOCK4_FVAL                                             0x4
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_SLEEP_CLOCK5_FVAL                                             0x5
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_SLEEP_CLOCK6_FVAL                                             0x6
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_SLEEP_CLOCK7_FVAL                                             0x7
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_SLEEP_CLOCK8_FVAL                                             0x8
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_SLEEP_CLOCK9_FVAL                                             0x9
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_SLEEP_CLOCK10_FVAL                                            0xa
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_SLEEP_CLOCK11_FVAL                                            0xb
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_SLEEP_CLOCK12_FVAL                                            0xc
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_SLEEP_CLOCK13_FVAL                                            0xd
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_SLEEP_CLOCK14_FVAL                                            0xe
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_SLEEP_CLOCK15_FVAL                                            0xf
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_CLK_ARES_BMSK                                                 0x4
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_CLK_ARES_SHFT                                                 0x2
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_CLK_ARES_NO_RESET_FVAL                                        0x0
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_CLK_ARES_RESET_FVAL                                           0x1
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_CLK_ENABLE_SHFT                                               0x0
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_CLK_ENABLE_DISABLE_FVAL                                       0x0
#define HWIO_SSC_SCC_QUPV3_2XCORE_CBCR_CLK_ENABLE_ENABLE_FVAL                                        0x1

#define HWIO_SSC_SCC_CDIV_QUPV3_CORE_DIV_CDIVR_ADDR                                           (SSC_SCC_SCC_REG_REG_BASE      + 0x0000500c)
#define HWIO_SSC_SCC_CDIV_QUPV3_CORE_DIV_CDIVR_OFFS                                           (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000500c)
#define HWIO_SSC_SCC_CDIV_QUPV3_CORE_DIV_CDIVR_RMSK                                                  0x3
#define HWIO_SSC_SCC_CDIV_QUPV3_CORE_DIV_CDIVR_IN          \
        in_dword_masked(HWIO_SSC_SCC_CDIV_QUPV3_CORE_DIV_CDIVR_ADDR, HWIO_SSC_SCC_CDIV_QUPV3_CORE_DIV_CDIVR_RMSK)
#define HWIO_SSC_SCC_CDIV_QUPV3_CORE_DIV_CDIVR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_CDIV_QUPV3_CORE_DIV_CDIVR_ADDR, m)
#define HWIO_SSC_SCC_CDIV_QUPV3_CORE_DIV_CDIVR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_CDIV_QUPV3_CORE_DIV_CDIVR_ADDR,v)
#define HWIO_SSC_SCC_CDIV_QUPV3_CORE_DIV_CDIVR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_CDIV_QUPV3_CORE_DIV_CDIVR_ADDR,m,v,HWIO_SSC_SCC_CDIV_QUPV3_CORE_DIV_CDIVR_IN)
#define HWIO_SSC_SCC_CDIV_QUPV3_CORE_DIV_CDIVR_CLK_DIV_BMSK                                          0x3
#define HWIO_SSC_SCC_CDIV_QUPV3_CORE_DIV_CDIVR_CLK_DIV_SHFT                                          0x0

#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_ADDR                                                     (SSC_SCC_SCC_REG_REG_BASE      + 0x00005010)
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_OFFS                                                     (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00005010)
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_RMSK                                                     0x80007ff5
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_CORE_CBCR_ADDR, HWIO_SSC_SCC_QUPV3_CORE_CBCR_RMSK)
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_CORE_CBCR_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_CORE_CBCR_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_CORE_CBCR_ADDR,m,v,HWIO_SSC_SCC_QUPV3_CORE_CBCR_IN)
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_FORCE_MEM_CORE_ON_BMSK                                       0x4000
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_FORCE_MEM_CORE_ON_SHFT                                          0xe
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                            0x0
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                             0x1
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                     0x2000
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                        0xd
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                          0x0
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                           0x1
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                    0x1000
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                       0xc
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                         0x0
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                          0x1
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_WAKEUP_BMSK                                                   0xf00
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_WAKEUP_SHFT                                                     0x8
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_WAKEUP_CLOCK0_FVAL                                              0x0
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_WAKEUP_CLOCK1_FVAL                                              0x1
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_WAKEUP_CLOCK2_FVAL                                              0x2
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_WAKEUP_CLOCK3_FVAL                                              0x3
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_WAKEUP_CLOCK4_FVAL                                              0x4
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_WAKEUP_CLOCK5_FVAL                                              0x5
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_WAKEUP_CLOCK6_FVAL                                              0x6
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_WAKEUP_CLOCK7_FVAL                                              0x7
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_WAKEUP_CLOCK8_FVAL                                              0x8
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_WAKEUP_CLOCK9_FVAL                                              0x9
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_WAKEUP_CLOCK10_FVAL                                             0xa
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_WAKEUP_CLOCK11_FVAL                                             0xb
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_WAKEUP_CLOCK12_FVAL                                             0xc
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_WAKEUP_CLOCK13_FVAL                                             0xd
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_WAKEUP_CLOCK14_FVAL                                             0xe
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_WAKEUP_CLOCK15_FVAL                                             0xf
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_SLEEP_BMSK                                                     0xf0
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_SLEEP_SHFT                                                      0x4
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_SLEEP_CLOCK0_FVAL                                               0x0
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_SLEEP_CLOCK1_FVAL                                               0x1
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_SLEEP_CLOCK2_FVAL                                               0x2
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_SLEEP_CLOCK3_FVAL                                               0x3
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_SLEEP_CLOCK4_FVAL                                               0x4
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_SLEEP_CLOCK5_FVAL                                               0x5
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_SLEEP_CLOCK6_FVAL                                               0x6
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_SLEEP_CLOCK7_FVAL                                               0x7
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_SLEEP_CLOCK8_FVAL                                               0x8
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_SLEEP_CLOCK9_FVAL                                               0x9
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_SLEEP_CLOCK10_FVAL                                              0xa
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_SLEEP_CLOCK11_FVAL                                              0xb
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_SLEEP_CLOCK12_FVAL                                              0xc
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_SLEEP_CLOCK13_FVAL                                              0xd
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_SLEEP_CLOCK14_FVAL                                              0xe
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_SLEEP_CLOCK15_FVAL                                              0xf
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_CLK_ARES_BMSK                                                   0x4
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_CLK_ARES_SHFT                                                   0x2
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_CLK_ARES_NO_RESET_FVAL                                          0x0
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_CLK_ARES_RESET_FVAL                                             0x1
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_CLK_ENABLE_SHFT                                                 0x0
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_CLK_ENABLE_DISABLE_FVAL                                         0x0
#define HWIO_SSC_SCC_QUPV3_CORE_CBCR_CLK_ENABLE_ENABLE_FVAL                                          0x1

#define HWIO_SSC_SCC_SLEEP_BCR_ADDR                                                           (SSC_SCC_SCC_REG_REG_BASE      + 0x00010000)
#define HWIO_SSC_SCC_SLEEP_BCR_OFFS                                                           (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00010000)
#define HWIO_SSC_SCC_SLEEP_BCR_RMSK                                                                  0x1
#define HWIO_SSC_SCC_SLEEP_BCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_SLEEP_BCR_ADDR, HWIO_SSC_SCC_SLEEP_BCR_RMSK)
#define HWIO_SSC_SCC_SLEEP_BCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_SLEEP_BCR_ADDR, m)
#define HWIO_SSC_SCC_SLEEP_BCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_SLEEP_BCR_ADDR,v)
#define HWIO_SSC_SCC_SLEEP_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_SLEEP_BCR_ADDR,m,v,HWIO_SSC_SCC_SLEEP_BCR_IN)
#define HWIO_SSC_SCC_SLEEP_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_SSC_SCC_SLEEP_BCR_BLK_ARES_SHFT                                                         0x0
#define HWIO_SSC_SCC_SLEEP_BCR_BLK_ARES_DISABLE_FVAL                                                 0x0
#define HWIO_SSC_SCC_SLEEP_BCR_BLK_ARES_ENABLE_FVAL                                                  0x1

#define HWIO_SSC_SCC_SLEEP_CBCR_ADDR                                                          (SSC_SCC_SCC_REG_REG_BASE      + 0x00010004)
#define HWIO_SSC_SCC_SLEEP_CBCR_OFFS                                                          (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00010004)
#define HWIO_SSC_SCC_SLEEP_CBCR_RMSK                                                          0x80000005
#define HWIO_SSC_SCC_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_SLEEP_CBCR_ADDR, HWIO_SSC_SCC_SLEEP_CBCR_RMSK)
#define HWIO_SSC_SCC_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_SLEEP_CBCR_ADDR, m)
#define HWIO_SSC_SCC_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_SLEEP_CBCR_ADDR,v)
#define HWIO_SSC_SCC_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_SLEEP_CBCR_ADDR,m,v,HWIO_SSC_SCC_SLEEP_CBCR_IN)
#define HWIO_SSC_SCC_SLEEP_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_SSC_SCC_SLEEP_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_SSC_SCC_SLEEP_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_SSC_SCC_SLEEP_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_SSC_SCC_SLEEP_CBCR_CLK_ARES_NO_RESET_FVAL                                               0x0
#define HWIO_SSC_SCC_SLEEP_CBCR_CLK_ARES_RESET_FVAL                                                  0x1
#define HWIO_SSC_SCC_SLEEP_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_SSC_SCC_SLEEP_CBCR_CLK_ENABLE_SHFT                                                      0x0
#define HWIO_SSC_SCC_SLEEP_CBCR_CLK_ENABLE_DISABLE_FVAL                                              0x0
#define HWIO_SSC_SCC_SLEEP_CBCR_CLK_ENABLE_ENABLE_FVAL                                               0x1

#define HWIO_SSC_SCC_AOSS_CC_RO_BCR_ADDR                                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x00010008)
#define HWIO_SSC_SCC_AOSS_CC_RO_BCR_OFFS                                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00010008)
#define HWIO_SSC_SCC_AOSS_CC_RO_BCR_RMSK                                                             0x1
#define HWIO_SSC_SCC_AOSS_CC_RO_BCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_AOSS_CC_RO_BCR_ADDR, HWIO_SSC_SCC_AOSS_CC_RO_BCR_RMSK)
#define HWIO_SSC_SCC_AOSS_CC_RO_BCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_AOSS_CC_RO_BCR_ADDR, m)
#define HWIO_SSC_SCC_AOSS_CC_RO_BCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_AOSS_CC_RO_BCR_ADDR,v)
#define HWIO_SSC_SCC_AOSS_CC_RO_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_AOSS_CC_RO_BCR_ADDR,m,v,HWIO_SSC_SCC_AOSS_CC_RO_BCR_IN)
#define HWIO_SSC_SCC_AOSS_CC_RO_BCR_BLK_ARES_BMSK                                                    0x1
#define HWIO_SSC_SCC_AOSS_CC_RO_BCR_BLK_ARES_SHFT                                                    0x0
#define HWIO_SSC_SCC_AOSS_CC_RO_BCR_BLK_ARES_DISABLE_FVAL                                            0x0
#define HWIO_SSC_SCC_AOSS_CC_RO_BCR_BLK_ARES_ENABLE_FVAL                                             0x1

#define HWIO_SSC_SCC_RO_CBCR_ADDR                                                             (SSC_SCC_SCC_REG_REG_BASE      + 0x0001000c)
#define HWIO_SSC_SCC_RO_CBCR_OFFS                                                             (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0001000c)
#define HWIO_SSC_SCC_RO_CBCR_RMSK                                                             0x80000005
#define HWIO_SSC_SCC_RO_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_RO_CBCR_ADDR, HWIO_SSC_SCC_RO_CBCR_RMSK)
#define HWIO_SSC_SCC_RO_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_RO_CBCR_ADDR, m)
#define HWIO_SSC_SCC_RO_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_RO_CBCR_ADDR,v)
#define HWIO_SSC_SCC_RO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_RO_CBCR_ADDR,m,v,HWIO_SSC_SCC_RO_CBCR_IN)
#define HWIO_SSC_SCC_RO_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_SSC_SCC_RO_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_SSC_SCC_RO_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_SSC_SCC_RO_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_SSC_SCC_RO_CBCR_CLK_ARES_NO_RESET_FVAL                                                  0x0
#define HWIO_SSC_SCC_RO_CBCR_CLK_ARES_RESET_FVAL                                                     0x1
#define HWIO_SSC_SCC_RO_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_SSC_SCC_RO_CBCR_CLK_ENABLE_SHFT                                                         0x0
#define HWIO_SSC_SCC_RO_CBCR_CLK_ENABLE_DISABLE_FVAL                                                 0x0
#define HWIO_SSC_SCC_RO_CBCR_CLK_ENABLE_ENABLE_FVAL                                                  0x1

#define HWIO_SSC_SCC_SDC_BCR_ADDR                                                             (SSC_SCC_SCC_REG_REG_BASE      + 0x0000f000)
#define HWIO_SSC_SCC_SDC_BCR_OFFS                                                             (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000f000)
#define HWIO_SSC_SCC_SDC_BCR_RMSK                                                                    0x1
#define HWIO_SSC_SCC_SDC_BCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_SDC_BCR_ADDR, HWIO_SSC_SCC_SDC_BCR_RMSK)
#define HWIO_SSC_SCC_SDC_BCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_SDC_BCR_ADDR, m)
#define HWIO_SSC_SCC_SDC_BCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_SDC_BCR_ADDR,v)
#define HWIO_SSC_SCC_SDC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_SDC_BCR_ADDR,m,v,HWIO_SSC_SCC_SDC_BCR_IN)
#define HWIO_SSC_SCC_SDC_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_SSC_SCC_SDC_BCR_BLK_ARES_SHFT                                                           0x0
#define HWIO_SSC_SCC_SDC_BCR_BLK_ARES_DISABLE_FVAL                                                   0x0
#define HWIO_SSC_SCC_SDC_BCR_BLK_ARES_ENABLE_FVAL                                                    0x1

#define HWIO_SSC_SCC_CDIV_SDC_DIV_CDIVR_ADDR                                                  (SSC_SCC_SCC_REG_REG_BASE      + 0x0000f004)
#define HWIO_SSC_SCC_CDIV_SDC_DIV_CDIVR_OFFS                                                  (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000f004)
#define HWIO_SSC_SCC_CDIV_SDC_DIV_CDIVR_RMSK                                                       0x1ff
#define HWIO_SSC_SCC_CDIV_SDC_DIV_CDIVR_IN          \
        in_dword_masked(HWIO_SSC_SCC_CDIV_SDC_DIV_CDIVR_ADDR, HWIO_SSC_SCC_CDIV_SDC_DIV_CDIVR_RMSK)
#define HWIO_SSC_SCC_CDIV_SDC_DIV_CDIVR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_CDIV_SDC_DIV_CDIVR_ADDR, m)
#define HWIO_SSC_SCC_CDIV_SDC_DIV_CDIVR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_CDIV_SDC_DIV_CDIVR_ADDR,v)
#define HWIO_SSC_SCC_CDIV_SDC_DIV_CDIVR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_CDIV_SDC_DIV_CDIVR_ADDR,m,v,HWIO_SSC_SCC_CDIV_SDC_DIV_CDIVR_IN)
#define HWIO_SSC_SCC_CDIV_SDC_DIV_CDIVR_CLK_DIV_BMSK                                               0x1ff
#define HWIO_SSC_SCC_CDIV_SDC_DIV_CDIVR_CLK_DIV_SHFT                                                 0x0

#define HWIO_SSC_SCC_SDC_PROC_FCLK_CBCR_ADDR                                                  (SSC_SCC_SCC_REG_REG_BASE      + 0x0000f008)
#define HWIO_SSC_SCC_SDC_PROC_FCLK_CBCR_OFFS                                                  (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000f008)
#define HWIO_SSC_SCC_SDC_PROC_FCLK_CBCR_RMSK                                                  0x80000005
#define HWIO_SSC_SCC_SDC_PROC_FCLK_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_SDC_PROC_FCLK_CBCR_ADDR, HWIO_SSC_SCC_SDC_PROC_FCLK_CBCR_RMSK)
#define HWIO_SSC_SCC_SDC_PROC_FCLK_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_SDC_PROC_FCLK_CBCR_ADDR, m)
#define HWIO_SSC_SCC_SDC_PROC_FCLK_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_SDC_PROC_FCLK_CBCR_ADDR,v)
#define HWIO_SSC_SCC_SDC_PROC_FCLK_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_SDC_PROC_FCLK_CBCR_ADDR,m,v,HWIO_SSC_SCC_SDC_PROC_FCLK_CBCR_IN)
#define HWIO_SSC_SCC_SDC_PROC_FCLK_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_SSC_SCC_SDC_PROC_FCLK_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_SSC_SCC_SDC_PROC_FCLK_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_SSC_SCC_SDC_PROC_FCLK_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_SSC_SCC_SDC_PROC_FCLK_CBCR_CLK_ARES_NO_RESET_FVAL                                       0x0
#define HWIO_SSC_SCC_SDC_PROC_FCLK_CBCR_CLK_ARES_RESET_FVAL                                          0x1
#define HWIO_SSC_SCC_SDC_PROC_FCLK_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_SSC_SCC_SDC_PROC_FCLK_CBCR_CLK_ENABLE_SHFT                                              0x0
#define HWIO_SSC_SCC_SDC_PROC_FCLK_CBCR_CLK_ENABLE_DISABLE_FVAL                                      0x0
#define HWIO_SSC_SCC_SDC_PROC_FCLK_CBCR_CLK_ENABLE_ENABLE_FVAL                                       0x1

#define HWIO_SSC_SCC_SDC_PROC_HCLK_CBCR_ADDR                                                  (SSC_SCC_SCC_REG_REG_BASE      + 0x0000f00c)
#define HWIO_SSC_SCC_SDC_PROC_HCLK_CBCR_OFFS                                                  (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000f00c)
#define HWIO_SSC_SCC_SDC_PROC_HCLK_CBCR_RMSK                                                  0x80000007
#define HWIO_SSC_SCC_SDC_PROC_HCLK_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_SDC_PROC_HCLK_CBCR_ADDR, HWIO_SSC_SCC_SDC_PROC_HCLK_CBCR_RMSK)
#define HWIO_SSC_SCC_SDC_PROC_HCLK_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_SDC_PROC_HCLK_CBCR_ADDR, m)
#define HWIO_SSC_SCC_SDC_PROC_HCLK_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_SDC_PROC_HCLK_CBCR_ADDR,v)
#define HWIO_SSC_SCC_SDC_PROC_HCLK_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_SDC_PROC_HCLK_CBCR_ADDR,m,v,HWIO_SSC_SCC_SDC_PROC_HCLK_CBCR_IN)
#define HWIO_SSC_SCC_SDC_PROC_HCLK_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_SSC_SCC_SDC_PROC_HCLK_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_SSC_SCC_SDC_PROC_HCLK_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_SSC_SCC_SDC_PROC_HCLK_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_SSC_SCC_SDC_PROC_HCLK_CBCR_CLK_ARES_NO_RESET_FVAL                                       0x0
#define HWIO_SSC_SCC_SDC_PROC_HCLK_CBCR_CLK_ARES_RESET_FVAL                                          0x1
#define HWIO_SSC_SCC_SDC_PROC_HCLK_CBCR_HW_CTL_BMSK                                                  0x2
#define HWIO_SSC_SCC_SDC_PROC_HCLK_CBCR_HW_CTL_SHFT                                                  0x1
#define HWIO_SSC_SCC_SDC_PROC_HCLK_CBCR_HW_CTL_DISABLE_FVAL                                          0x0
#define HWIO_SSC_SCC_SDC_PROC_HCLK_CBCR_HW_CTL_ENABLE_FVAL                                           0x1
#define HWIO_SSC_SCC_SDC_PROC_HCLK_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_SSC_SCC_SDC_PROC_HCLK_CBCR_CLK_ENABLE_SHFT                                              0x0
#define HWIO_SSC_SCC_SDC_PROC_HCLK_CBCR_CLK_ENABLE_DISABLE_FVAL                                      0x0
#define HWIO_SSC_SCC_SDC_PROC_HCLK_CBCR_CLK_ENABLE_ENABLE_FVAL                                       0x1

#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_ADDR                                                   (SSC_SCC_SCC_REG_REG_BASE      + 0x0000f010)
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_OFFS                                                   (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000f010)
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_RMSK                                                   0x80007ff7
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_ADDR, HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_RMSK)
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_ADDR, m)
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_ADDR,v)
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_ADDR,m,v,HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_IN)
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_FORCE_MEM_CORE_ON_BMSK                                     0x4000
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_FORCE_MEM_CORE_ON_SHFT                                        0xe
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                          0x0
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                           0x1
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                   0x2000
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                      0xd
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                        0x0
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                         0x1
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                  0x1000
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                     0xc
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                       0x0
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                        0x1
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_WAKEUP_BMSK                                                 0xf00
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_WAKEUP_SHFT                                                   0x8
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_WAKEUP_CLOCK0_FVAL                                            0x0
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_WAKEUP_CLOCK1_FVAL                                            0x1
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_WAKEUP_CLOCK2_FVAL                                            0x2
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_WAKEUP_CLOCK3_FVAL                                            0x3
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_WAKEUP_CLOCK4_FVAL                                            0x4
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_WAKEUP_CLOCK5_FVAL                                            0x5
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_WAKEUP_CLOCK6_FVAL                                            0x6
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_WAKEUP_CLOCK7_FVAL                                            0x7
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_WAKEUP_CLOCK8_FVAL                                            0x8
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_WAKEUP_CLOCK9_FVAL                                            0x9
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_WAKEUP_CLOCK10_FVAL                                           0xa
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_WAKEUP_CLOCK11_FVAL                                           0xb
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_WAKEUP_CLOCK12_FVAL                                           0xc
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_WAKEUP_CLOCK13_FVAL                                           0xd
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_WAKEUP_CLOCK14_FVAL                                           0xe
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_WAKEUP_CLOCK15_FVAL                                           0xf
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_SLEEP_BMSK                                                   0xf0
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_SLEEP_SHFT                                                    0x4
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_SLEEP_CLOCK0_FVAL                                             0x0
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_SLEEP_CLOCK1_FVAL                                             0x1
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_SLEEP_CLOCK2_FVAL                                             0x2
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_SLEEP_CLOCK3_FVAL                                             0x3
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_SLEEP_CLOCK4_FVAL                                             0x4
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_SLEEP_CLOCK5_FVAL                                             0x5
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_SLEEP_CLOCK6_FVAL                                             0x6
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_SLEEP_CLOCK7_FVAL                                             0x7
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_SLEEP_CLOCK8_FVAL                                             0x8
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_SLEEP_CLOCK9_FVAL                                             0x9
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_SLEEP_CLOCK10_FVAL                                            0xa
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_SLEEP_CLOCK11_FVAL                                            0xb
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_SLEEP_CLOCK12_FVAL                                            0xc
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_SLEEP_CLOCK13_FVAL                                            0xd
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_SLEEP_CLOCK14_FVAL                                            0xe
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_SLEEP_CLOCK15_FVAL                                            0xf
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_CLK_ARES_BMSK                                                 0x4
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_CLK_ARES_SHFT                                                 0x2
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_CLK_ARES_NO_RESET_FVAL                                        0x0
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_CLK_ARES_RESET_FVAL                                           0x1
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_HW_CTL_BMSK                                                   0x2
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_HW_CTL_SHFT                                                   0x1
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_HW_CTL_DISABLE_FVAL                                           0x0
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_HW_CTL_ENABLE_FVAL                                            0x1
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_CLK_ENABLE_SHFT                                               0x0
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_CLK_ENABLE_DISABLE_FVAL                                       0x0
#define HWIO_SSC_SCC_SDC_BUS_HCLK_CBCR_CLK_ENABLE_ENABLE_FVAL                                        0x1

#define HWIO_SSC_SCC_BUS_BCR_ADDR                                                             (SSC_SCC_SCC_REG_REG_BASE      + 0x00009000)
#define HWIO_SSC_SCC_BUS_BCR_OFFS                                                             (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00009000)
#define HWIO_SSC_SCC_BUS_BCR_RMSK                                                                    0x1
#define HWIO_SSC_SCC_BUS_BCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_BUS_BCR_ADDR, HWIO_SSC_SCC_BUS_BCR_RMSK)
#define HWIO_SSC_SCC_BUS_BCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_BUS_BCR_ADDR, m)
#define HWIO_SSC_SCC_BUS_BCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_BUS_BCR_ADDR,v)
#define HWIO_SSC_SCC_BUS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_BUS_BCR_ADDR,m,v,HWIO_SSC_SCC_BUS_BCR_IN)
#define HWIO_SSC_SCC_BUS_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_SSC_SCC_BUS_BCR_BLK_ARES_SHFT                                                           0x0
#define HWIO_SSC_SCC_BUS_BCR_BLK_ARES_DISABLE_FVAL                                                   0x0
#define HWIO_SSC_SCC_BUS_BCR_BLK_ARES_ENABLE_FVAL                                                    0x1

#define HWIO_SSC_SCC_MAIN_RCG_CDIV_BUS_DIV_CDIVR_ADDR                                         (SSC_SCC_SCC_REG_REG_BASE      + 0x00009004)
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_BUS_DIV_CDIVR_OFFS                                         (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00009004)
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_BUS_DIV_CDIVR_RMSK                                                0x7
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_BUS_DIV_CDIVR_IN          \
        in_dword_masked(HWIO_SSC_SCC_MAIN_RCG_CDIV_BUS_DIV_CDIVR_ADDR, HWIO_SSC_SCC_MAIN_RCG_CDIV_BUS_DIV_CDIVR_RMSK)
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_BUS_DIV_CDIVR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_MAIN_RCG_CDIV_BUS_DIV_CDIVR_ADDR, m)
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_BUS_DIV_CDIVR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_MAIN_RCG_CDIV_BUS_DIV_CDIVR_ADDR,v)
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_BUS_DIV_CDIVR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_MAIN_RCG_CDIV_BUS_DIV_CDIVR_ADDR,m,v,HWIO_SSC_SCC_MAIN_RCG_CDIV_BUS_DIV_CDIVR_IN)
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_BUS_DIV_CDIVR_CLK_DIV_BMSK                                        0x7
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_BUS_DIV_CDIVR_CLK_DIV_SHFT                                        0x0

#define HWIO_SSC_SCC_CRIF_CBCR_ADDR                                                           (SSC_SCC_SCC_REG_REG_BASE      + 0x00009008)
#define HWIO_SSC_SCC_CRIF_CBCR_OFFS                                                           (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00009008)
#define HWIO_SSC_SCC_CRIF_CBCR_RMSK                                                           0x80000004
#define HWIO_SSC_SCC_CRIF_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_CRIF_CBCR_ADDR, HWIO_SSC_SCC_CRIF_CBCR_RMSK)
#define HWIO_SSC_SCC_CRIF_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_CRIF_CBCR_ADDR, m)
#define HWIO_SSC_SCC_CRIF_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_CRIF_CBCR_ADDR,v)
#define HWIO_SSC_SCC_CRIF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_CRIF_CBCR_ADDR,m,v,HWIO_SSC_SCC_CRIF_CBCR_IN)
#define HWIO_SSC_SCC_CRIF_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_SSC_SCC_CRIF_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_SSC_SCC_CRIF_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_SSC_SCC_CRIF_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_SSC_SCC_CRIF_CBCR_CLK_ARES_NO_RESET_FVAL                                                0x0
#define HWIO_SSC_SCC_CRIF_CBCR_CLK_ARES_RESET_FVAL                                                   0x1

#define HWIO_SSC_SCC_DATA_H_CBCR_ADDR                                                         (SSC_SCC_SCC_REG_REG_BASE      + 0x0000900c)
#define HWIO_SSC_SCC_DATA_H_CBCR_OFFS                                                         (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000900c)
#define HWIO_SSC_SCC_DATA_H_CBCR_RMSK                                                         0x80000005
#define HWIO_SSC_SCC_DATA_H_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DATA_H_CBCR_ADDR, HWIO_SSC_SCC_DATA_H_CBCR_RMSK)
#define HWIO_SSC_SCC_DATA_H_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DATA_H_CBCR_ADDR, m)
#define HWIO_SSC_SCC_DATA_H_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DATA_H_CBCR_ADDR,v)
#define HWIO_SSC_SCC_DATA_H_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DATA_H_CBCR_ADDR,m,v,HWIO_SSC_SCC_DATA_H_CBCR_IN)
#define HWIO_SSC_SCC_DATA_H_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_SSC_SCC_DATA_H_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_SSC_SCC_DATA_H_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_SSC_SCC_DATA_H_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_SSC_SCC_DATA_H_CBCR_CLK_ARES_NO_RESET_FVAL                                              0x0
#define HWIO_SSC_SCC_DATA_H_CBCR_CLK_ARES_RESET_FVAL                                                 0x1
#define HWIO_SSC_SCC_DATA_H_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_SSC_SCC_DATA_H_CBCR_CLK_ENABLE_SHFT                                                     0x0
#define HWIO_SSC_SCC_DATA_H_CBCR_CLK_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_SSC_SCC_DATA_H_CBCR_CLK_ENABLE_ENABLE_FVAL                                              0x1

#define HWIO_SSC_SCC_CSR_H_CBCR_ADDR                                                          (SSC_SCC_SCC_REG_REG_BASE      + 0x00009010)
#define HWIO_SSC_SCC_CSR_H_CBCR_OFFS                                                          (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00009010)
#define HWIO_SSC_SCC_CSR_H_CBCR_RMSK                                                          0x80000004
#define HWIO_SSC_SCC_CSR_H_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_CSR_H_CBCR_ADDR, HWIO_SSC_SCC_CSR_H_CBCR_RMSK)
#define HWIO_SSC_SCC_CSR_H_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_CSR_H_CBCR_ADDR, m)
#define HWIO_SSC_SCC_CSR_H_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_CSR_H_CBCR_ADDR,v)
#define HWIO_SSC_SCC_CSR_H_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_CSR_H_CBCR_ADDR,m,v,HWIO_SSC_SCC_CSR_H_CBCR_IN)
#define HWIO_SSC_SCC_CSR_H_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_SSC_SCC_CSR_H_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_SSC_SCC_CSR_H_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_SSC_SCC_CSR_H_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_SSC_SCC_CSR_H_CBCR_CLK_ARES_NO_RESET_FVAL                                               0x0
#define HWIO_SSC_SCC_CSR_H_CBCR_CLK_ARES_RESET_FVAL                                                  0x1

#define HWIO_SSC_SCC_BUS_ALT_CBCR_ADDR                                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x00009014)
#define HWIO_SSC_SCC_BUS_ALT_CBCR_OFFS                                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00009014)
#define HWIO_SSC_SCC_BUS_ALT_CBCR_RMSK                                                        0x80000005
#define HWIO_SSC_SCC_BUS_ALT_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_BUS_ALT_CBCR_ADDR, HWIO_SSC_SCC_BUS_ALT_CBCR_RMSK)
#define HWIO_SSC_SCC_BUS_ALT_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_BUS_ALT_CBCR_ADDR, m)
#define HWIO_SSC_SCC_BUS_ALT_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_BUS_ALT_CBCR_ADDR,v)
#define HWIO_SSC_SCC_BUS_ALT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_BUS_ALT_CBCR_ADDR,m,v,HWIO_SSC_SCC_BUS_ALT_CBCR_IN)
#define HWIO_SSC_SCC_BUS_ALT_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_SSC_SCC_BUS_ALT_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_SSC_SCC_BUS_ALT_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_SSC_SCC_BUS_ALT_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_SSC_SCC_BUS_ALT_CBCR_CLK_ARES_NO_RESET_FVAL                                             0x0
#define HWIO_SSC_SCC_BUS_ALT_CBCR_CLK_ARES_RESET_FVAL                                                0x1
#define HWIO_SSC_SCC_BUS_ALT_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_SSC_SCC_BUS_ALT_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_SSC_SCC_BUS_ALT_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_SSC_SCC_BUS_ALT_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_SSC_SCC_Q6_AHB_BCR_ADDR                                                          (SSC_SCC_SCC_REG_REG_BASE      + 0x00009018)
#define HWIO_SSC_SCC_Q6_AHB_BCR_OFFS                                                          (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00009018)
#define HWIO_SSC_SCC_Q6_AHB_BCR_RMSK                                                                 0x1
#define HWIO_SSC_SCC_Q6_AHB_BCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_Q6_AHB_BCR_ADDR, HWIO_SSC_SCC_Q6_AHB_BCR_RMSK)
#define HWIO_SSC_SCC_Q6_AHB_BCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_Q6_AHB_BCR_ADDR, m)
#define HWIO_SSC_SCC_Q6_AHB_BCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_Q6_AHB_BCR_ADDR,v)
#define HWIO_SSC_SCC_Q6_AHB_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_Q6_AHB_BCR_ADDR,m,v,HWIO_SSC_SCC_Q6_AHB_BCR_IN)
#define HWIO_SSC_SCC_Q6_AHB_BCR_BLK_ARES_BMSK                                                        0x1
#define HWIO_SSC_SCC_Q6_AHB_BCR_BLK_ARES_SHFT                                                        0x0
#define HWIO_SSC_SCC_Q6_AHB_BCR_BLK_ARES_DISABLE_FVAL                                                0x0
#define HWIO_SSC_SCC_Q6_AHB_BCR_BLK_ARES_ENABLE_FVAL                                                 0x1

#define HWIO_SSC_SCC_Q6_AHBM_CBCR_ADDR                                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x0000901c)
#define HWIO_SSC_SCC_Q6_AHBM_CBCR_OFFS                                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000901c)
#define HWIO_SSC_SCC_Q6_AHBM_CBCR_RMSK                                                        0x80000007
#define HWIO_SSC_SCC_Q6_AHBM_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_Q6_AHBM_CBCR_ADDR, HWIO_SSC_SCC_Q6_AHBM_CBCR_RMSK)
#define HWIO_SSC_SCC_Q6_AHBM_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_Q6_AHBM_CBCR_ADDR, m)
#define HWIO_SSC_SCC_Q6_AHBM_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_Q6_AHBM_CBCR_ADDR,v)
#define HWIO_SSC_SCC_Q6_AHBM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_Q6_AHBM_CBCR_ADDR,m,v,HWIO_SSC_SCC_Q6_AHBM_CBCR_IN)
#define HWIO_SSC_SCC_Q6_AHBM_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_SSC_SCC_Q6_AHBM_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_SSC_SCC_Q6_AHBM_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_SSC_SCC_Q6_AHBM_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_SSC_SCC_Q6_AHBM_CBCR_CLK_ARES_NO_RESET_FVAL                                             0x0
#define HWIO_SSC_SCC_Q6_AHBM_CBCR_CLK_ARES_RESET_FVAL                                                0x1
#define HWIO_SSC_SCC_Q6_AHBM_CBCR_HW_CTL_BMSK                                                        0x2
#define HWIO_SSC_SCC_Q6_AHBM_CBCR_HW_CTL_SHFT                                                        0x1
#define HWIO_SSC_SCC_Q6_AHBM_CBCR_HW_CTL_DISABLE_FVAL                                                0x0
#define HWIO_SSC_SCC_Q6_AHBM_CBCR_HW_CTL_ENABLE_FVAL                                                 0x1
#define HWIO_SSC_SCC_Q6_AHBM_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_SSC_SCC_Q6_AHBM_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_SSC_SCC_Q6_AHBM_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_SSC_SCC_Q6_AHBM_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_SSC_SCC_Q6_AHBS_CBCR_ADDR                                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x00009020)
#define HWIO_SSC_SCC_Q6_AHBS_CBCR_OFFS                                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00009020)
#define HWIO_SSC_SCC_Q6_AHBS_CBCR_RMSK                                                        0x80000007
#define HWIO_SSC_SCC_Q6_AHBS_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_Q6_AHBS_CBCR_ADDR, HWIO_SSC_SCC_Q6_AHBS_CBCR_RMSK)
#define HWIO_SSC_SCC_Q6_AHBS_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_Q6_AHBS_CBCR_ADDR, m)
#define HWIO_SSC_SCC_Q6_AHBS_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_Q6_AHBS_CBCR_ADDR,v)
#define HWIO_SSC_SCC_Q6_AHBS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_Q6_AHBS_CBCR_ADDR,m,v,HWIO_SSC_SCC_Q6_AHBS_CBCR_IN)
#define HWIO_SSC_SCC_Q6_AHBS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_SSC_SCC_Q6_AHBS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_SSC_SCC_Q6_AHBS_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_SSC_SCC_Q6_AHBS_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_SSC_SCC_Q6_AHBS_CBCR_CLK_ARES_NO_RESET_FVAL                                             0x0
#define HWIO_SSC_SCC_Q6_AHBS_CBCR_CLK_ARES_RESET_FVAL                                                0x1
#define HWIO_SSC_SCC_Q6_AHBS_CBCR_HW_CTL_BMSK                                                        0x2
#define HWIO_SSC_SCC_Q6_AHBS_CBCR_HW_CTL_SHFT                                                        0x1
#define HWIO_SSC_SCC_Q6_AHBS_CBCR_HW_CTL_DISABLE_FVAL                                                0x0
#define HWIO_SSC_SCC_Q6_AHBS_CBCR_HW_CTL_ENABLE_FVAL                                                 0x1
#define HWIO_SSC_SCC_Q6_AHBS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_SSC_SCC_Q6_AHBS_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_SSC_SCC_Q6_AHBS_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_SSC_SCC_Q6_AHBS_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_SSC_SCC_SMEM_BCR_ADDR                                                            (SSC_SCC_SCC_REG_REG_BASE      + 0x00009024)
#define HWIO_SSC_SCC_SMEM_BCR_OFFS                                                            (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00009024)
#define HWIO_SSC_SCC_SMEM_BCR_RMSK                                                                   0x1
#define HWIO_SSC_SCC_SMEM_BCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_SMEM_BCR_ADDR, HWIO_SSC_SCC_SMEM_BCR_RMSK)
#define HWIO_SSC_SCC_SMEM_BCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_SMEM_BCR_ADDR, m)
#define HWIO_SSC_SCC_SMEM_BCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_SMEM_BCR_ADDR,v)
#define HWIO_SSC_SCC_SMEM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_SMEM_BCR_ADDR,m,v,HWIO_SSC_SCC_SMEM_BCR_IN)
#define HWIO_SSC_SCC_SMEM_BCR_BLK_ARES_BMSK                                                          0x1
#define HWIO_SSC_SCC_SMEM_BCR_BLK_ARES_SHFT                                                          0x0
#define HWIO_SSC_SCC_SMEM_BCR_BLK_ARES_DISABLE_FVAL                                                  0x0
#define HWIO_SSC_SCC_SMEM_BCR_BLK_ARES_ENABLE_FVAL                                                   0x1

#define HWIO_SSC_SCC_SMEM_CBCR_ADDR                                                           (SSC_SCC_SCC_REG_REG_BASE      + 0x00009028)
#define HWIO_SSC_SCC_SMEM_CBCR_OFFS                                                           (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00009028)
#define HWIO_SSC_SCC_SMEM_CBCR_RMSK                                                           0x80007ff5
#define HWIO_SSC_SCC_SMEM_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_SMEM_CBCR_ADDR, HWIO_SSC_SCC_SMEM_CBCR_RMSK)
#define HWIO_SSC_SCC_SMEM_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_SMEM_CBCR_ADDR, m)
#define HWIO_SSC_SCC_SMEM_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_SMEM_CBCR_ADDR,v)
#define HWIO_SSC_SCC_SMEM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_SMEM_CBCR_ADDR,m,v,HWIO_SSC_SCC_SMEM_CBCR_IN)
#define HWIO_SSC_SCC_SMEM_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_SSC_SCC_SMEM_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_SSC_SCC_SMEM_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_SSC_SCC_SMEM_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_SSC_SCC_SMEM_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_SSC_SCC_SMEM_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_SSC_SCC_SMEM_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_SSC_SCC_SMEM_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_SSC_SCC_SMEM_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                0x0
#define HWIO_SSC_SCC_SMEM_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_SSC_SCC_SMEM_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_SSC_SCC_SMEM_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_SSC_SCC_SMEM_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                               0x0
#define HWIO_SSC_SCC_SMEM_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                0x1
#define HWIO_SSC_SCC_SMEM_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_SSC_SCC_SMEM_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_SSC_SCC_SMEM_CBCR_WAKEUP_CLOCK0_FVAL                                                    0x0
#define HWIO_SSC_SCC_SMEM_CBCR_WAKEUP_CLOCK1_FVAL                                                    0x1
#define HWIO_SSC_SCC_SMEM_CBCR_WAKEUP_CLOCK2_FVAL                                                    0x2
#define HWIO_SSC_SCC_SMEM_CBCR_WAKEUP_CLOCK3_FVAL                                                    0x3
#define HWIO_SSC_SCC_SMEM_CBCR_WAKEUP_CLOCK4_FVAL                                                    0x4
#define HWIO_SSC_SCC_SMEM_CBCR_WAKEUP_CLOCK5_FVAL                                                    0x5
#define HWIO_SSC_SCC_SMEM_CBCR_WAKEUP_CLOCK6_FVAL                                                    0x6
#define HWIO_SSC_SCC_SMEM_CBCR_WAKEUP_CLOCK7_FVAL                                                    0x7
#define HWIO_SSC_SCC_SMEM_CBCR_WAKEUP_CLOCK8_FVAL                                                    0x8
#define HWIO_SSC_SCC_SMEM_CBCR_WAKEUP_CLOCK9_FVAL                                                    0x9
#define HWIO_SSC_SCC_SMEM_CBCR_WAKEUP_CLOCK10_FVAL                                                   0xa
#define HWIO_SSC_SCC_SMEM_CBCR_WAKEUP_CLOCK11_FVAL                                                   0xb
#define HWIO_SSC_SCC_SMEM_CBCR_WAKEUP_CLOCK12_FVAL                                                   0xc
#define HWIO_SSC_SCC_SMEM_CBCR_WAKEUP_CLOCK13_FVAL                                                   0xd
#define HWIO_SSC_SCC_SMEM_CBCR_WAKEUP_CLOCK14_FVAL                                                   0xe
#define HWIO_SSC_SCC_SMEM_CBCR_WAKEUP_CLOCK15_FVAL                                                   0xf
#define HWIO_SSC_SCC_SMEM_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_SSC_SCC_SMEM_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_SSC_SCC_SMEM_CBCR_SLEEP_CLOCK0_FVAL                                                     0x0
#define HWIO_SSC_SCC_SMEM_CBCR_SLEEP_CLOCK1_FVAL                                                     0x1
#define HWIO_SSC_SCC_SMEM_CBCR_SLEEP_CLOCK2_FVAL                                                     0x2
#define HWIO_SSC_SCC_SMEM_CBCR_SLEEP_CLOCK3_FVAL                                                     0x3
#define HWIO_SSC_SCC_SMEM_CBCR_SLEEP_CLOCK4_FVAL                                                     0x4
#define HWIO_SSC_SCC_SMEM_CBCR_SLEEP_CLOCK5_FVAL                                                     0x5
#define HWIO_SSC_SCC_SMEM_CBCR_SLEEP_CLOCK6_FVAL                                                     0x6
#define HWIO_SSC_SCC_SMEM_CBCR_SLEEP_CLOCK7_FVAL                                                     0x7
#define HWIO_SSC_SCC_SMEM_CBCR_SLEEP_CLOCK8_FVAL                                                     0x8
#define HWIO_SSC_SCC_SMEM_CBCR_SLEEP_CLOCK9_FVAL                                                     0x9
#define HWIO_SSC_SCC_SMEM_CBCR_SLEEP_CLOCK10_FVAL                                                    0xa
#define HWIO_SSC_SCC_SMEM_CBCR_SLEEP_CLOCK11_FVAL                                                    0xb
#define HWIO_SSC_SCC_SMEM_CBCR_SLEEP_CLOCK12_FVAL                                                    0xc
#define HWIO_SSC_SCC_SMEM_CBCR_SLEEP_CLOCK13_FVAL                                                    0xd
#define HWIO_SSC_SCC_SMEM_CBCR_SLEEP_CLOCK14_FVAL                                                    0xe
#define HWIO_SSC_SCC_SMEM_CBCR_SLEEP_CLOCK15_FVAL                                                    0xf
#define HWIO_SSC_SCC_SMEM_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_SSC_SCC_SMEM_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_SSC_SCC_SMEM_CBCR_CLK_ARES_NO_RESET_FVAL                                                0x0
#define HWIO_SSC_SCC_SMEM_CBCR_CLK_ARES_RESET_FVAL                                                   0x1
#define HWIO_SSC_SCC_SMEM_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_SSC_SCC_SMEM_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_SSC_SCC_SMEM_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_SSC_SCC_SMEM_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_SSC_SCC_AHB_TIMEOUT_BCR_ADDR                                                     (SSC_SCC_SCC_REG_REG_BASE      + 0x0000902c)
#define HWIO_SSC_SCC_AHB_TIMEOUT_BCR_OFFS                                                     (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000902c)
#define HWIO_SSC_SCC_AHB_TIMEOUT_BCR_RMSK                                                            0x1
#define HWIO_SSC_SCC_AHB_TIMEOUT_BCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_AHB_TIMEOUT_BCR_ADDR, HWIO_SSC_SCC_AHB_TIMEOUT_BCR_RMSK)
#define HWIO_SSC_SCC_AHB_TIMEOUT_BCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_AHB_TIMEOUT_BCR_ADDR, m)
#define HWIO_SSC_SCC_AHB_TIMEOUT_BCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_AHB_TIMEOUT_BCR_ADDR,v)
#define HWIO_SSC_SCC_AHB_TIMEOUT_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_AHB_TIMEOUT_BCR_ADDR,m,v,HWIO_SSC_SCC_AHB_TIMEOUT_BCR_IN)
#define HWIO_SSC_SCC_AHB_TIMEOUT_BCR_BLK_ARES_BMSK                                                   0x1
#define HWIO_SSC_SCC_AHB_TIMEOUT_BCR_BLK_ARES_SHFT                                                   0x0
#define HWIO_SSC_SCC_AHB_TIMEOUT_BCR_BLK_ARES_DISABLE_FVAL                                           0x0
#define HWIO_SSC_SCC_AHB_TIMEOUT_BCR_BLK_ARES_ENABLE_FVAL                                            0x1

#define HWIO_SSC_SCC_AHB_TIMEOUT_CBCR_ADDR                                                    (SSC_SCC_SCC_REG_REG_BASE      + 0x00009030)
#define HWIO_SSC_SCC_AHB_TIMEOUT_CBCR_OFFS                                                    (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00009030)
#define HWIO_SSC_SCC_AHB_TIMEOUT_CBCR_RMSK                                                    0x80000005
#define HWIO_SSC_SCC_AHB_TIMEOUT_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_AHB_TIMEOUT_CBCR_ADDR, HWIO_SSC_SCC_AHB_TIMEOUT_CBCR_RMSK)
#define HWIO_SSC_SCC_AHB_TIMEOUT_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_AHB_TIMEOUT_CBCR_ADDR, m)
#define HWIO_SSC_SCC_AHB_TIMEOUT_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_AHB_TIMEOUT_CBCR_ADDR,v)
#define HWIO_SSC_SCC_AHB_TIMEOUT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_AHB_TIMEOUT_CBCR_ADDR,m,v,HWIO_SSC_SCC_AHB_TIMEOUT_CBCR_IN)
#define HWIO_SSC_SCC_AHB_TIMEOUT_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_SSC_SCC_AHB_TIMEOUT_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_SSC_SCC_AHB_TIMEOUT_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_SSC_SCC_AHB_TIMEOUT_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_SSC_SCC_AHB_TIMEOUT_CBCR_CLK_ARES_NO_RESET_FVAL                                         0x0
#define HWIO_SSC_SCC_AHB_TIMEOUT_CBCR_CLK_ARES_RESET_FVAL                                            0x1
#define HWIO_SSC_SCC_AHB_TIMEOUT_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_SSC_SCC_AHB_TIMEOUT_CBCR_CLK_ENABLE_SHFT                                                0x0
#define HWIO_SSC_SCC_AHB_TIMEOUT_CBCR_CLK_ENABLE_DISABLE_FVAL                                        0x0
#define HWIO_SSC_SCC_AHB_TIMEOUT_CBCR_CLK_ENABLE_ENABLE_FVAL                                         0x1

#define HWIO_SSC_SCC_Q6_XPU2_CLIENT_CBCR_ADDR                                                 (SSC_SCC_SCC_REG_REG_BASE      + 0x00009034)
#define HWIO_SSC_SCC_Q6_XPU2_CLIENT_CBCR_OFFS                                                 (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00009034)
#define HWIO_SSC_SCC_Q6_XPU2_CLIENT_CBCR_RMSK                                                 0x80000005
#define HWIO_SSC_SCC_Q6_XPU2_CLIENT_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_Q6_XPU2_CLIENT_CBCR_ADDR, HWIO_SSC_SCC_Q6_XPU2_CLIENT_CBCR_RMSK)
#define HWIO_SSC_SCC_Q6_XPU2_CLIENT_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_Q6_XPU2_CLIENT_CBCR_ADDR, m)
#define HWIO_SSC_SCC_Q6_XPU2_CLIENT_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_Q6_XPU2_CLIENT_CBCR_ADDR,v)
#define HWIO_SSC_SCC_Q6_XPU2_CLIENT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_Q6_XPU2_CLIENT_CBCR_ADDR,m,v,HWIO_SSC_SCC_Q6_XPU2_CLIENT_CBCR_IN)
#define HWIO_SSC_SCC_Q6_XPU2_CLIENT_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_SSC_SCC_Q6_XPU2_CLIENT_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_SSC_SCC_Q6_XPU2_CLIENT_CBCR_CLK_ARES_BMSK                                               0x4
#define HWIO_SSC_SCC_Q6_XPU2_CLIENT_CBCR_CLK_ARES_SHFT                                               0x2
#define HWIO_SSC_SCC_Q6_XPU2_CLIENT_CBCR_CLK_ARES_NO_RESET_FVAL                                      0x0
#define HWIO_SSC_SCC_Q6_XPU2_CLIENT_CBCR_CLK_ARES_RESET_FVAL                                         0x1
#define HWIO_SSC_SCC_Q6_XPU2_CLIENT_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_SSC_SCC_Q6_XPU2_CLIENT_CBCR_CLK_ENABLE_SHFT                                             0x0
#define HWIO_SSC_SCC_Q6_XPU2_CLIENT_CBCR_CLK_ENABLE_DISABLE_FVAL                                     0x0
#define HWIO_SSC_SCC_Q6_XPU2_CLIENT_CBCR_CLK_ENABLE_ENABLE_FVAL                                      0x1

#define HWIO_SSC_SCC_Q6_XPU2_CONFIG_BCR_ADDR                                                  (SSC_SCC_SCC_REG_REG_BASE      + 0x00009038)
#define HWIO_SSC_SCC_Q6_XPU2_CONFIG_BCR_OFFS                                                  (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00009038)
#define HWIO_SSC_SCC_Q6_XPU2_CONFIG_BCR_RMSK                                                         0x1
#define HWIO_SSC_SCC_Q6_XPU2_CONFIG_BCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_Q6_XPU2_CONFIG_BCR_ADDR, HWIO_SSC_SCC_Q6_XPU2_CONFIG_BCR_RMSK)
#define HWIO_SSC_SCC_Q6_XPU2_CONFIG_BCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_Q6_XPU2_CONFIG_BCR_ADDR, m)
#define HWIO_SSC_SCC_Q6_XPU2_CONFIG_BCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_Q6_XPU2_CONFIG_BCR_ADDR,v)
#define HWIO_SSC_SCC_Q6_XPU2_CONFIG_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_Q6_XPU2_CONFIG_BCR_ADDR,m,v,HWIO_SSC_SCC_Q6_XPU2_CONFIG_BCR_IN)
#define HWIO_SSC_SCC_Q6_XPU2_CONFIG_BCR_BLK_ARES_BMSK                                                0x1
#define HWIO_SSC_SCC_Q6_XPU2_CONFIG_BCR_BLK_ARES_SHFT                                                0x0
#define HWIO_SSC_SCC_Q6_XPU2_CONFIG_BCR_BLK_ARES_DISABLE_FVAL                                        0x0
#define HWIO_SSC_SCC_Q6_XPU2_CONFIG_BCR_BLK_ARES_ENABLE_FVAL                                         0x1

#define HWIO_SSC_SCC_Q6_XPU2_CONFIG_CBCR_ADDR                                                 (SSC_SCC_SCC_REG_REG_BASE      + 0x0000903c)
#define HWIO_SSC_SCC_Q6_XPU2_CONFIG_CBCR_OFFS                                                 (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000903c)
#define HWIO_SSC_SCC_Q6_XPU2_CONFIG_CBCR_RMSK                                                 0x80000005
#define HWIO_SSC_SCC_Q6_XPU2_CONFIG_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_Q6_XPU2_CONFIG_CBCR_ADDR, HWIO_SSC_SCC_Q6_XPU2_CONFIG_CBCR_RMSK)
#define HWIO_SSC_SCC_Q6_XPU2_CONFIG_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_Q6_XPU2_CONFIG_CBCR_ADDR, m)
#define HWIO_SSC_SCC_Q6_XPU2_CONFIG_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_Q6_XPU2_CONFIG_CBCR_ADDR,v)
#define HWIO_SSC_SCC_Q6_XPU2_CONFIG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_Q6_XPU2_CONFIG_CBCR_ADDR,m,v,HWIO_SSC_SCC_Q6_XPU2_CONFIG_CBCR_IN)
#define HWIO_SSC_SCC_Q6_XPU2_CONFIG_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_SSC_SCC_Q6_XPU2_CONFIG_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_SSC_SCC_Q6_XPU2_CONFIG_CBCR_CLK_ARES_BMSK                                               0x4
#define HWIO_SSC_SCC_Q6_XPU2_CONFIG_CBCR_CLK_ARES_SHFT                                               0x2
#define HWIO_SSC_SCC_Q6_XPU2_CONFIG_CBCR_CLK_ARES_NO_RESET_FVAL                                      0x0
#define HWIO_SSC_SCC_Q6_XPU2_CONFIG_CBCR_CLK_ARES_RESET_FVAL                                         0x1
#define HWIO_SSC_SCC_Q6_XPU2_CONFIG_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_SSC_SCC_Q6_XPU2_CONFIG_CBCR_CLK_ENABLE_SHFT                                             0x0
#define HWIO_SSC_SCC_Q6_XPU2_CONFIG_CBCR_CLK_ENABLE_DISABLE_FVAL                                     0x0
#define HWIO_SSC_SCC_Q6_XPU2_CONFIG_CBCR_CLK_ENABLE_ENABLE_FVAL                                      0x1

#define HWIO_SSC_SCC_SDC_XPU2_CLIENT_CBCR_ADDR                                                (SSC_SCC_SCC_REG_REG_BASE      + 0x00009040)
#define HWIO_SSC_SCC_SDC_XPU2_CLIENT_CBCR_OFFS                                                (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00009040)
#define HWIO_SSC_SCC_SDC_XPU2_CLIENT_CBCR_RMSK                                                0x80000005
#define HWIO_SSC_SCC_SDC_XPU2_CLIENT_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_SDC_XPU2_CLIENT_CBCR_ADDR, HWIO_SSC_SCC_SDC_XPU2_CLIENT_CBCR_RMSK)
#define HWIO_SSC_SCC_SDC_XPU2_CLIENT_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_SDC_XPU2_CLIENT_CBCR_ADDR, m)
#define HWIO_SSC_SCC_SDC_XPU2_CLIENT_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_SDC_XPU2_CLIENT_CBCR_ADDR,v)
#define HWIO_SSC_SCC_SDC_XPU2_CLIENT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_SDC_XPU2_CLIENT_CBCR_ADDR,m,v,HWIO_SSC_SCC_SDC_XPU2_CLIENT_CBCR_IN)
#define HWIO_SSC_SCC_SDC_XPU2_CLIENT_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_SSC_SCC_SDC_XPU2_CLIENT_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_SSC_SCC_SDC_XPU2_CLIENT_CBCR_CLK_ARES_BMSK                                              0x4
#define HWIO_SSC_SCC_SDC_XPU2_CLIENT_CBCR_CLK_ARES_SHFT                                              0x2
#define HWIO_SSC_SCC_SDC_XPU2_CLIENT_CBCR_CLK_ARES_NO_RESET_FVAL                                     0x0
#define HWIO_SSC_SCC_SDC_XPU2_CLIENT_CBCR_CLK_ARES_RESET_FVAL                                        0x1
#define HWIO_SSC_SCC_SDC_XPU2_CLIENT_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_SSC_SCC_SDC_XPU2_CLIENT_CBCR_CLK_ENABLE_SHFT                                            0x0
#define HWIO_SSC_SCC_SDC_XPU2_CLIENT_CBCR_CLK_ENABLE_DISABLE_FVAL                                    0x0
#define HWIO_SSC_SCC_SDC_XPU2_CLIENT_CBCR_CLK_ENABLE_ENABLE_FVAL                                     0x1

#define HWIO_SSC_SCC_SDC_XPU2_CONFIG_BCR_ADDR                                                 (SSC_SCC_SCC_REG_REG_BASE      + 0x00009044)
#define HWIO_SSC_SCC_SDC_XPU2_CONFIG_BCR_OFFS                                                 (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00009044)
#define HWIO_SSC_SCC_SDC_XPU2_CONFIG_BCR_RMSK                                                        0x1
#define HWIO_SSC_SCC_SDC_XPU2_CONFIG_BCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_SDC_XPU2_CONFIG_BCR_ADDR, HWIO_SSC_SCC_SDC_XPU2_CONFIG_BCR_RMSK)
#define HWIO_SSC_SCC_SDC_XPU2_CONFIG_BCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_SDC_XPU2_CONFIG_BCR_ADDR, m)
#define HWIO_SSC_SCC_SDC_XPU2_CONFIG_BCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_SDC_XPU2_CONFIG_BCR_ADDR,v)
#define HWIO_SSC_SCC_SDC_XPU2_CONFIG_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_SDC_XPU2_CONFIG_BCR_ADDR,m,v,HWIO_SSC_SCC_SDC_XPU2_CONFIG_BCR_IN)
#define HWIO_SSC_SCC_SDC_XPU2_CONFIG_BCR_BLK_ARES_BMSK                                               0x1
#define HWIO_SSC_SCC_SDC_XPU2_CONFIG_BCR_BLK_ARES_SHFT                                               0x0
#define HWIO_SSC_SCC_SDC_XPU2_CONFIG_BCR_BLK_ARES_DISABLE_FVAL                                       0x0
#define HWIO_SSC_SCC_SDC_XPU2_CONFIG_BCR_BLK_ARES_ENABLE_FVAL                                        0x1

#define HWIO_SSC_SCC_SDC_XPU2_CONFIG_CBCR_ADDR                                                (SSC_SCC_SCC_REG_REG_BASE      + 0x00009048)
#define HWIO_SSC_SCC_SDC_XPU2_CONFIG_CBCR_OFFS                                                (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00009048)
#define HWIO_SSC_SCC_SDC_XPU2_CONFIG_CBCR_RMSK                                                0x80000005
#define HWIO_SSC_SCC_SDC_XPU2_CONFIG_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_SDC_XPU2_CONFIG_CBCR_ADDR, HWIO_SSC_SCC_SDC_XPU2_CONFIG_CBCR_RMSK)
#define HWIO_SSC_SCC_SDC_XPU2_CONFIG_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_SDC_XPU2_CONFIG_CBCR_ADDR, m)
#define HWIO_SSC_SCC_SDC_XPU2_CONFIG_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_SDC_XPU2_CONFIG_CBCR_ADDR,v)
#define HWIO_SSC_SCC_SDC_XPU2_CONFIG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_SDC_XPU2_CONFIG_CBCR_ADDR,m,v,HWIO_SSC_SCC_SDC_XPU2_CONFIG_CBCR_IN)
#define HWIO_SSC_SCC_SDC_XPU2_CONFIG_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_SSC_SCC_SDC_XPU2_CONFIG_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_SSC_SCC_SDC_XPU2_CONFIG_CBCR_CLK_ARES_BMSK                                              0x4
#define HWIO_SSC_SCC_SDC_XPU2_CONFIG_CBCR_CLK_ARES_SHFT                                              0x2
#define HWIO_SSC_SCC_SDC_XPU2_CONFIG_CBCR_CLK_ARES_NO_RESET_FVAL                                     0x0
#define HWIO_SSC_SCC_SDC_XPU2_CONFIG_CBCR_CLK_ARES_RESET_FVAL                                        0x1
#define HWIO_SSC_SCC_SDC_XPU2_CONFIG_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_SSC_SCC_SDC_XPU2_CONFIG_CBCR_CLK_ENABLE_SHFT                                            0x0
#define HWIO_SSC_SCC_SDC_XPU2_CONFIG_CBCR_CLK_ENABLE_DISABLE_FVAL                                    0x0
#define HWIO_SSC_SCC_SDC_XPU2_CONFIG_CBCR_CLK_ENABLE_ENABLE_FVAL                                     0x1

#define HWIO_SSC_SCC_VS_CX_AHB_BCR_ADDR                                                       (SSC_SCC_SCC_REG_REG_BASE      + 0x0000904c)
#define HWIO_SSC_SCC_VS_CX_AHB_BCR_OFFS                                                       (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000904c)
#define HWIO_SSC_SCC_VS_CX_AHB_BCR_RMSK                                                              0x1
#define HWIO_SSC_SCC_VS_CX_AHB_BCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_VS_CX_AHB_BCR_ADDR, HWIO_SSC_SCC_VS_CX_AHB_BCR_RMSK)
#define HWIO_SSC_SCC_VS_CX_AHB_BCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_VS_CX_AHB_BCR_ADDR, m)
#define HWIO_SSC_SCC_VS_CX_AHB_BCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_VS_CX_AHB_BCR_ADDR,v)
#define HWIO_SSC_SCC_VS_CX_AHB_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_VS_CX_AHB_BCR_ADDR,m,v,HWIO_SSC_SCC_VS_CX_AHB_BCR_IN)
#define HWIO_SSC_SCC_VS_CX_AHB_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_SSC_SCC_VS_CX_AHB_BCR_BLK_ARES_SHFT                                                     0x0
#define HWIO_SSC_SCC_VS_CX_AHB_BCR_BLK_ARES_DISABLE_FVAL                                             0x0
#define HWIO_SSC_SCC_VS_CX_AHB_BCR_BLK_ARES_ENABLE_FVAL                                              0x1

#define HWIO_SSC_SCC_VS_CX_AHB_CBCR_ADDR                                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x00009050)
#define HWIO_SSC_SCC_VS_CX_AHB_CBCR_OFFS                                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00009050)
#define HWIO_SSC_SCC_VS_CX_AHB_CBCR_RMSK                                                      0x80000005
#define HWIO_SSC_SCC_VS_CX_AHB_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_VS_CX_AHB_CBCR_ADDR, HWIO_SSC_SCC_VS_CX_AHB_CBCR_RMSK)
#define HWIO_SSC_SCC_VS_CX_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_VS_CX_AHB_CBCR_ADDR, m)
#define HWIO_SSC_SCC_VS_CX_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_VS_CX_AHB_CBCR_ADDR,v)
#define HWIO_SSC_SCC_VS_CX_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_VS_CX_AHB_CBCR_ADDR,m,v,HWIO_SSC_SCC_VS_CX_AHB_CBCR_IN)
#define HWIO_SSC_SCC_VS_CX_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_SSC_SCC_VS_CX_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_SSC_SCC_VS_CX_AHB_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_SSC_SCC_VS_CX_AHB_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_SSC_SCC_VS_CX_AHB_CBCR_CLK_ARES_NO_RESET_FVAL                                           0x0
#define HWIO_SSC_SCC_VS_CX_AHB_CBCR_CLK_ARES_RESET_FVAL                                              0x1
#define HWIO_SSC_SCC_VS_CX_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_SSC_SCC_VS_CX_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_SSC_SCC_VS_CX_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_SSC_SCC_VS_CX_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_SSC_SCC_VS_MX_AHB_BCR_ADDR                                                       (SSC_SCC_SCC_REG_REG_BASE      + 0x00009054)
#define HWIO_SSC_SCC_VS_MX_AHB_BCR_OFFS                                                       (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00009054)
#define HWIO_SSC_SCC_VS_MX_AHB_BCR_RMSK                                                              0x1
#define HWIO_SSC_SCC_VS_MX_AHB_BCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_VS_MX_AHB_BCR_ADDR, HWIO_SSC_SCC_VS_MX_AHB_BCR_RMSK)
#define HWIO_SSC_SCC_VS_MX_AHB_BCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_VS_MX_AHB_BCR_ADDR, m)
#define HWIO_SSC_SCC_VS_MX_AHB_BCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_VS_MX_AHB_BCR_ADDR,v)
#define HWIO_SSC_SCC_VS_MX_AHB_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_VS_MX_AHB_BCR_ADDR,m,v,HWIO_SSC_SCC_VS_MX_AHB_BCR_IN)
#define HWIO_SSC_SCC_VS_MX_AHB_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_SSC_SCC_VS_MX_AHB_BCR_BLK_ARES_SHFT                                                     0x0
#define HWIO_SSC_SCC_VS_MX_AHB_BCR_BLK_ARES_DISABLE_FVAL                                             0x0
#define HWIO_SSC_SCC_VS_MX_AHB_BCR_BLK_ARES_ENABLE_FVAL                                              0x1

#define HWIO_SSC_SCC_VS_MX_AHB_CBCR_ADDR                                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x00009058)
#define HWIO_SSC_SCC_VS_MX_AHB_CBCR_OFFS                                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00009058)
#define HWIO_SSC_SCC_VS_MX_AHB_CBCR_RMSK                                                      0x80000005
#define HWIO_SSC_SCC_VS_MX_AHB_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_VS_MX_AHB_CBCR_ADDR, HWIO_SSC_SCC_VS_MX_AHB_CBCR_RMSK)
#define HWIO_SSC_SCC_VS_MX_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_VS_MX_AHB_CBCR_ADDR, m)
#define HWIO_SSC_SCC_VS_MX_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_VS_MX_AHB_CBCR_ADDR,v)
#define HWIO_SSC_SCC_VS_MX_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_VS_MX_AHB_CBCR_ADDR,m,v,HWIO_SSC_SCC_VS_MX_AHB_CBCR_IN)
#define HWIO_SSC_SCC_VS_MX_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_SSC_SCC_VS_MX_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_SSC_SCC_VS_MX_AHB_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_SSC_SCC_VS_MX_AHB_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_SSC_SCC_VS_MX_AHB_CBCR_CLK_ARES_NO_RESET_FVAL                                           0x0
#define HWIO_SSC_SCC_VS_MX_AHB_CBCR_CLK_ARES_RESET_FVAL                                              0x1
#define HWIO_SSC_SCC_VS_MX_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_SSC_SCC_VS_MX_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_SSC_SCC_VS_MX_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_SSC_SCC_VS_MX_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_SSC_SCC_QTIMER_BCR_ADDR                                                          (SSC_SCC_SCC_REG_REG_BASE      + 0x0000905c)
#define HWIO_SSC_SCC_QTIMER_BCR_OFFS                                                          (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000905c)
#define HWIO_SSC_SCC_QTIMER_BCR_RMSK                                                                 0x1
#define HWIO_SSC_SCC_QTIMER_BCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_QTIMER_BCR_ADDR, HWIO_SSC_SCC_QTIMER_BCR_RMSK)
#define HWIO_SSC_SCC_QTIMER_BCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QTIMER_BCR_ADDR, m)
#define HWIO_SSC_SCC_QTIMER_BCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QTIMER_BCR_ADDR,v)
#define HWIO_SSC_SCC_QTIMER_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QTIMER_BCR_ADDR,m,v,HWIO_SSC_SCC_QTIMER_BCR_IN)
#define HWIO_SSC_SCC_QTIMER_BCR_BLK_ARES_BMSK                                                        0x1
#define HWIO_SSC_SCC_QTIMER_BCR_BLK_ARES_SHFT                                                        0x0
#define HWIO_SSC_SCC_QTIMER_BCR_BLK_ARES_DISABLE_FVAL                                                0x0
#define HWIO_SSC_SCC_QTIMER_BCR_BLK_ARES_ENABLE_FVAL                                                 0x1

#define HWIO_SSC_SCC_QTIMER_TMR_CDIV_DIV_CDIVR_ADDR                                           (SSC_SCC_SCC_REG_REG_BASE      + 0x00009060)
#define HWIO_SSC_SCC_QTIMER_TMR_CDIV_DIV_CDIVR_OFFS                                           (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00009060)
#define HWIO_SSC_SCC_QTIMER_TMR_CDIV_DIV_CDIVR_RMSK                                                0x1ff
#define HWIO_SSC_SCC_QTIMER_TMR_CDIV_DIV_CDIVR_IN          \
        in_dword_masked(HWIO_SSC_SCC_QTIMER_TMR_CDIV_DIV_CDIVR_ADDR, HWIO_SSC_SCC_QTIMER_TMR_CDIV_DIV_CDIVR_RMSK)
#define HWIO_SSC_SCC_QTIMER_TMR_CDIV_DIV_CDIVR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QTIMER_TMR_CDIV_DIV_CDIVR_ADDR, m)
#define HWIO_SSC_SCC_QTIMER_TMR_CDIV_DIV_CDIVR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QTIMER_TMR_CDIV_DIV_CDIVR_ADDR,v)
#define HWIO_SSC_SCC_QTIMER_TMR_CDIV_DIV_CDIVR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QTIMER_TMR_CDIV_DIV_CDIVR_ADDR,m,v,HWIO_SSC_SCC_QTIMER_TMR_CDIV_DIV_CDIVR_IN)
#define HWIO_SSC_SCC_QTIMER_TMR_CDIV_DIV_CDIVR_CLK_DIV_BMSK                                        0x1ff
#define HWIO_SSC_SCC_QTIMER_TMR_CDIV_DIV_CDIVR_CLK_DIV_SHFT                                          0x0

#define HWIO_SSC_SCC_QTIMER_TMR_CBCR_ADDR                                                     (SSC_SCC_SCC_REG_REG_BASE      + 0x00009064)
#define HWIO_SSC_SCC_QTIMER_TMR_CBCR_OFFS                                                     (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00009064)
#define HWIO_SSC_SCC_QTIMER_TMR_CBCR_RMSK                                                     0x80000005
#define HWIO_SSC_SCC_QTIMER_TMR_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_QTIMER_TMR_CBCR_ADDR, HWIO_SSC_SCC_QTIMER_TMR_CBCR_RMSK)
#define HWIO_SSC_SCC_QTIMER_TMR_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QTIMER_TMR_CBCR_ADDR, m)
#define HWIO_SSC_SCC_QTIMER_TMR_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QTIMER_TMR_CBCR_ADDR,v)
#define HWIO_SSC_SCC_QTIMER_TMR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QTIMER_TMR_CBCR_ADDR,m,v,HWIO_SSC_SCC_QTIMER_TMR_CBCR_IN)
#define HWIO_SSC_SCC_QTIMER_TMR_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_SSC_SCC_QTIMER_TMR_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_SSC_SCC_QTIMER_TMR_CBCR_CLK_ARES_BMSK                                                   0x4
#define HWIO_SSC_SCC_QTIMER_TMR_CBCR_CLK_ARES_SHFT                                                   0x2
#define HWIO_SSC_SCC_QTIMER_TMR_CBCR_CLK_ARES_NO_RESET_FVAL                                          0x0
#define HWIO_SSC_SCC_QTIMER_TMR_CBCR_CLK_ARES_RESET_FVAL                                             0x1
#define HWIO_SSC_SCC_QTIMER_TMR_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_SSC_SCC_QTIMER_TMR_CBCR_CLK_ENABLE_SHFT                                                 0x0
#define HWIO_SSC_SCC_QTIMER_TMR_CBCR_CLK_ENABLE_DISABLE_FVAL                                         0x0
#define HWIO_SSC_SCC_QTIMER_TMR_CBCR_CLK_ENABLE_ENABLE_FVAL                                          0x1

#define HWIO_SSC_SCC_QUPV3_BUS_BCR_ADDR                                                       (SSC_SCC_SCC_REG_REG_BASE      + 0x00009068)
#define HWIO_SSC_SCC_QUPV3_BUS_BCR_OFFS                                                       (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00009068)
#define HWIO_SSC_SCC_QUPV3_BUS_BCR_RMSK                                                              0x1
#define HWIO_SSC_SCC_QUPV3_BUS_BCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_BUS_BCR_ADDR, HWIO_SSC_SCC_QUPV3_BUS_BCR_RMSK)
#define HWIO_SSC_SCC_QUPV3_BUS_BCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_BUS_BCR_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_BUS_BCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_BUS_BCR_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_BUS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_BUS_BCR_ADDR,m,v,HWIO_SSC_SCC_QUPV3_BUS_BCR_IN)
#define HWIO_SSC_SCC_QUPV3_BUS_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_SSC_SCC_QUPV3_BUS_BCR_BLK_ARES_SHFT                                                     0x0
#define HWIO_SSC_SCC_QUPV3_BUS_BCR_BLK_ARES_DISABLE_FVAL                                             0x0
#define HWIO_SSC_SCC_QUPV3_BUS_BCR_BLK_ARES_ENABLE_FVAL                                              0x1

#define HWIO_SSC_SCC_QUPV3_S_HCLK_CBCR_ADDR                                                   (SSC_SCC_SCC_REG_REG_BASE      + 0x0000906c)
#define HWIO_SSC_SCC_QUPV3_S_HCLK_CBCR_OFFS                                                   (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000906c)
#define HWIO_SSC_SCC_QUPV3_S_HCLK_CBCR_RMSK                                                   0x80000007
#define HWIO_SSC_SCC_QUPV3_S_HCLK_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_S_HCLK_CBCR_ADDR, HWIO_SSC_SCC_QUPV3_S_HCLK_CBCR_RMSK)
#define HWIO_SSC_SCC_QUPV3_S_HCLK_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_S_HCLK_CBCR_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_S_HCLK_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_S_HCLK_CBCR_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_S_HCLK_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_S_HCLK_CBCR_ADDR,m,v,HWIO_SSC_SCC_QUPV3_S_HCLK_CBCR_IN)
#define HWIO_SSC_SCC_QUPV3_S_HCLK_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_SSC_SCC_QUPV3_S_HCLK_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_SSC_SCC_QUPV3_S_HCLK_CBCR_CLK_ARES_BMSK                                                 0x4
#define HWIO_SSC_SCC_QUPV3_S_HCLK_CBCR_CLK_ARES_SHFT                                                 0x2
#define HWIO_SSC_SCC_QUPV3_S_HCLK_CBCR_CLK_ARES_NO_RESET_FVAL                                        0x0
#define HWIO_SSC_SCC_QUPV3_S_HCLK_CBCR_CLK_ARES_RESET_FVAL                                           0x1
#define HWIO_SSC_SCC_QUPV3_S_HCLK_CBCR_HW_CTL_BMSK                                                   0x2
#define HWIO_SSC_SCC_QUPV3_S_HCLK_CBCR_HW_CTL_SHFT                                                   0x1
#define HWIO_SSC_SCC_QUPV3_S_HCLK_CBCR_HW_CTL_DISABLE_FVAL                                           0x0
#define HWIO_SSC_SCC_QUPV3_S_HCLK_CBCR_HW_CTL_ENABLE_FVAL                                            0x1
#define HWIO_SSC_SCC_QUPV3_S_HCLK_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_SSC_SCC_QUPV3_S_HCLK_CBCR_CLK_ENABLE_SHFT                                               0x0
#define HWIO_SSC_SCC_QUPV3_S_HCLK_CBCR_CLK_ENABLE_DISABLE_FVAL                                       0x0
#define HWIO_SSC_SCC_QUPV3_S_HCLK_CBCR_CLK_ENABLE_ENABLE_FVAL                                        0x1

#define HWIO_SSC_SCC_QUPV3_M_HCLK_CBCR_ADDR                                                   (SSC_SCC_SCC_REG_REG_BASE      + 0x00009070)
#define HWIO_SSC_SCC_QUPV3_M_HCLK_CBCR_OFFS                                                   (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00009070)
#define HWIO_SSC_SCC_QUPV3_M_HCLK_CBCR_RMSK                                                   0x80000007
#define HWIO_SSC_SCC_QUPV3_M_HCLK_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_M_HCLK_CBCR_ADDR, HWIO_SSC_SCC_QUPV3_M_HCLK_CBCR_RMSK)
#define HWIO_SSC_SCC_QUPV3_M_HCLK_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QUPV3_M_HCLK_CBCR_ADDR, m)
#define HWIO_SSC_SCC_QUPV3_M_HCLK_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QUPV3_M_HCLK_CBCR_ADDR,v)
#define HWIO_SSC_SCC_QUPV3_M_HCLK_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QUPV3_M_HCLK_CBCR_ADDR,m,v,HWIO_SSC_SCC_QUPV3_M_HCLK_CBCR_IN)
#define HWIO_SSC_SCC_QUPV3_M_HCLK_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_SSC_SCC_QUPV3_M_HCLK_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_SSC_SCC_QUPV3_M_HCLK_CBCR_CLK_ARES_BMSK                                                 0x4
#define HWIO_SSC_SCC_QUPV3_M_HCLK_CBCR_CLK_ARES_SHFT                                                 0x2
#define HWIO_SSC_SCC_QUPV3_M_HCLK_CBCR_CLK_ARES_NO_RESET_FVAL                                        0x0
#define HWIO_SSC_SCC_QUPV3_M_HCLK_CBCR_CLK_ARES_RESET_FVAL                                           0x1
#define HWIO_SSC_SCC_QUPV3_M_HCLK_CBCR_HW_CTL_BMSK                                                   0x2
#define HWIO_SSC_SCC_QUPV3_M_HCLK_CBCR_HW_CTL_SHFT                                                   0x1
#define HWIO_SSC_SCC_QUPV3_M_HCLK_CBCR_HW_CTL_DISABLE_FVAL                                           0x0
#define HWIO_SSC_SCC_QUPV3_M_HCLK_CBCR_HW_CTL_ENABLE_FVAL                                            0x1
#define HWIO_SSC_SCC_QUPV3_M_HCLK_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_SSC_SCC_QUPV3_M_HCLK_CBCR_CLK_ENABLE_SHFT                                               0x0
#define HWIO_SSC_SCC_QUPV3_M_HCLK_CBCR_CLK_ENABLE_DISABLE_FVAL                                       0x0
#define HWIO_SSC_SCC_QUPV3_M_HCLK_CBCR_CLK_ENABLE_ENABLE_FVAL                                        0x1

#define HWIO_SSC_SCC_RSC_HCLK_BCR_ADDR                                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x00009074)
#define HWIO_SSC_SCC_RSC_HCLK_BCR_OFFS                                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00009074)
#define HWIO_SSC_SCC_RSC_HCLK_BCR_RMSK                                                               0x1
#define HWIO_SSC_SCC_RSC_HCLK_BCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_RSC_HCLK_BCR_ADDR, HWIO_SSC_SCC_RSC_HCLK_BCR_RMSK)
#define HWIO_SSC_SCC_RSC_HCLK_BCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_RSC_HCLK_BCR_ADDR, m)
#define HWIO_SSC_SCC_RSC_HCLK_BCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_RSC_HCLK_BCR_ADDR,v)
#define HWIO_SSC_SCC_RSC_HCLK_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_RSC_HCLK_BCR_ADDR,m,v,HWIO_SSC_SCC_RSC_HCLK_BCR_IN)
#define HWIO_SSC_SCC_RSC_HCLK_BCR_BLK_ARES_BMSK                                                      0x1
#define HWIO_SSC_SCC_RSC_HCLK_BCR_BLK_ARES_SHFT                                                      0x0
#define HWIO_SSC_SCC_RSC_HCLK_BCR_BLK_ARES_DISABLE_FVAL                                              0x0
#define HWIO_SSC_SCC_RSC_HCLK_BCR_BLK_ARES_ENABLE_FVAL                                               0x1

#define HWIO_SSC_SCC_RSC_HCLK_CBCR_ADDR                                                       (SSC_SCC_SCC_REG_REG_BASE      + 0x00009078)
#define HWIO_SSC_SCC_RSC_HCLK_CBCR_OFFS                                                       (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00009078)
#define HWIO_SSC_SCC_RSC_HCLK_CBCR_RMSK                                                       0x80000007
#define HWIO_SSC_SCC_RSC_HCLK_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_RSC_HCLK_CBCR_ADDR, HWIO_SSC_SCC_RSC_HCLK_CBCR_RMSK)
#define HWIO_SSC_SCC_RSC_HCLK_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_RSC_HCLK_CBCR_ADDR, m)
#define HWIO_SSC_SCC_RSC_HCLK_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_RSC_HCLK_CBCR_ADDR,v)
#define HWIO_SSC_SCC_RSC_HCLK_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_RSC_HCLK_CBCR_ADDR,m,v,HWIO_SSC_SCC_RSC_HCLK_CBCR_IN)
#define HWIO_SSC_SCC_RSC_HCLK_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_SSC_SCC_RSC_HCLK_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_SSC_SCC_RSC_HCLK_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_SSC_SCC_RSC_HCLK_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_SSC_SCC_RSC_HCLK_CBCR_CLK_ARES_NO_RESET_FVAL                                            0x0
#define HWIO_SSC_SCC_RSC_HCLK_CBCR_CLK_ARES_RESET_FVAL                                               0x1
#define HWIO_SSC_SCC_RSC_HCLK_CBCR_HW_CTL_BMSK                                                       0x2
#define HWIO_SSC_SCC_RSC_HCLK_CBCR_HW_CTL_SHFT                                                       0x1
#define HWIO_SSC_SCC_RSC_HCLK_CBCR_HW_CTL_DISABLE_FVAL                                               0x0
#define HWIO_SSC_SCC_RSC_HCLK_CBCR_HW_CTL_ENABLE_FVAL                                                0x1
#define HWIO_SSC_SCC_RSC_HCLK_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_SSC_SCC_RSC_HCLK_CBCR_CLK_ENABLE_SHFT                                                   0x0
#define HWIO_SSC_SCC_RSC_HCLK_CBCR_CLK_ENABLE_DISABLE_FVAL                                           0x0
#define HWIO_SSC_SCC_RSC_HCLK_CBCR_CLK_ENABLE_ENABLE_FVAL                                            0x1

#define HWIO_SSC_SCC_QTIMER_AHB_BCR_ADDR                                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000907c)
#define HWIO_SSC_SCC_QTIMER_AHB_BCR_OFFS                                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000907c)
#define HWIO_SSC_SCC_QTIMER_AHB_BCR_RMSK                                                             0x1
#define HWIO_SSC_SCC_QTIMER_AHB_BCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_QTIMER_AHB_BCR_ADDR, HWIO_SSC_SCC_QTIMER_AHB_BCR_RMSK)
#define HWIO_SSC_SCC_QTIMER_AHB_BCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QTIMER_AHB_BCR_ADDR, m)
#define HWIO_SSC_SCC_QTIMER_AHB_BCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QTIMER_AHB_BCR_ADDR,v)
#define HWIO_SSC_SCC_QTIMER_AHB_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QTIMER_AHB_BCR_ADDR,m,v,HWIO_SSC_SCC_QTIMER_AHB_BCR_IN)
#define HWIO_SSC_SCC_QTIMER_AHB_BCR_BLK_ARES_BMSK                                                    0x1
#define HWIO_SSC_SCC_QTIMER_AHB_BCR_BLK_ARES_SHFT                                                    0x0
#define HWIO_SSC_SCC_QTIMER_AHB_BCR_BLK_ARES_DISABLE_FVAL                                            0x0
#define HWIO_SSC_SCC_QTIMER_AHB_BCR_BLK_ARES_ENABLE_FVAL                                             0x1

#define HWIO_SSC_SCC_QTIMER_AHB_CBCR_ADDR                                                     (SSC_SCC_SCC_REG_REG_BASE      + 0x00009080)
#define HWIO_SSC_SCC_QTIMER_AHB_CBCR_OFFS                                                     (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00009080)
#define HWIO_SSC_SCC_QTIMER_AHB_CBCR_RMSK                                                     0x80000007
#define HWIO_SSC_SCC_QTIMER_AHB_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_QTIMER_AHB_CBCR_ADDR, HWIO_SSC_SCC_QTIMER_AHB_CBCR_RMSK)
#define HWIO_SSC_SCC_QTIMER_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_QTIMER_AHB_CBCR_ADDR, m)
#define HWIO_SSC_SCC_QTIMER_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_QTIMER_AHB_CBCR_ADDR,v)
#define HWIO_SSC_SCC_QTIMER_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_QTIMER_AHB_CBCR_ADDR,m,v,HWIO_SSC_SCC_QTIMER_AHB_CBCR_IN)
#define HWIO_SSC_SCC_QTIMER_AHB_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_SSC_SCC_QTIMER_AHB_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_SSC_SCC_QTIMER_AHB_CBCR_CLK_ARES_BMSK                                                   0x4
#define HWIO_SSC_SCC_QTIMER_AHB_CBCR_CLK_ARES_SHFT                                                   0x2
#define HWIO_SSC_SCC_QTIMER_AHB_CBCR_CLK_ARES_NO_RESET_FVAL                                          0x0
#define HWIO_SSC_SCC_QTIMER_AHB_CBCR_CLK_ARES_RESET_FVAL                                             0x1
#define HWIO_SSC_SCC_QTIMER_AHB_CBCR_HW_CTL_BMSK                                                     0x2
#define HWIO_SSC_SCC_QTIMER_AHB_CBCR_HW_CTL_SHFT                                                     0x1
#define HWIO_SSC_SCC_QTIMER_AHB_CBCR_HW_CTL_DISABLE_FVAL                                             0x0
#define HWIO_SSC_SCC_QTIMER_AHB_CBCR_HW_CTL_ENABLE_FVAL                                              0x1
#define HWIO_SSC_SCC_QTIMER_AHB_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_SSC_SCC_QTIMER_AHB_CBCR_CLK_ENABLE_SHFT                                                 0x0
#define HWIO_SSC_SCC_QTIMER_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                         0x0
#define HWIO_SSC_SCC_QTIMER_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                          0x1

#define HWIO_SSC_SCC_NOC_BUS_BCR_ADDR                                                         (SSC_SCC_SCC_REG_REG_BASE      + 0x00009084)
#define HWIO_SSC_SCC_NOC_BUS_BCR_OFFS                                                         (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00009084)
#define HWIO_SSC_SCC_NOC_BUS_BCR_RMSK                                                                0x1
#define HWIO_SSC_SCC_NOC_BUS_BCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_NOC_BUS_BCR_ADDR, HWIO_SSC_SCC_NOC_BUS_BCR_RMSK)
#define HWIO_SSC_SCC_NOC_BUS_BCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_NOC_BUS_BCR_ADDR, m)
#define HWIO_SSC_SCC_NOC_BUS_BCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_NOC_BUS_BCR_ADDR,v)
#define HWIO_SSC_SCC_NOC_BUS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_NOC_BUS_BCR_ADDR,m,v,HWIO_SSC_SCC_NOC_BUS_BCR_IN)
#define HWIO_SSC_SCC_NOC_BUS_BCR_BLK_ARES_BMSK                                                       0x1
#define HWIO_SSC_SCC_NOC_BUS_BCR_BLK_ARES_SHFT                                                       0x0
#define HWIO_SSC_SCC_NOC_BUS_BCR_BLK_ARES_DISABLE_FVAL                                               0x0
#define HWIO_SSC_SCC_NOC_BUS_BCR_BLK_ARES_ENABLE_FVAL                                                0x1

#define HWIO_SSC_SCC_NOC_BUS_CBCR_ADDR                                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x00009088)
#define HWIO_SSC_SCC_NOC_BUS_CBCR_OFFS                                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00009088)
#define HWIO_SSC_SCC_NOC_BUS_CBCR_RMSK                                                        0x80000006
#define HWIO_SSC_SCC_NOC_BUS_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_NOC_BUS_CBCR_ADDR, HWIO_SSC_SCC_NOC_BUS_CBCR_RMSK)
#define HWIO_SSC_SCC_NOC_BUS_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_NOC_BUS_CBCR_ADDR, m)
#define HWIO_SSC_SCC_NOC_BUS_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_NOC_BUS_CBCR_ADDR,v)
#define HWIO_SSC_SCC_NOC_BUS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_NOC_BUS_CBCR_ADDR,m,v,HWIO_SSC_SCC_NOC_BUS_CBCR_IN)
#define HWIO_SSC_SCC_NOC_BUS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_SSC_SCC_NOC_BUS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_SSC_SCC_NOC_BUS_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_SSC_SCC_NOC_BUS_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_SSC_SCC_NOC_BUS_CBCR_CLK_ARES_NO_RESET_FVAL                                             0x0
#define HWIO_SSC_SCC_NOC_BUS_CBCR_CLK_ARES_RESET_FVAL                                                0x1
#define HWIO_SSC_SCC_NOC_BUS_CBCR_HW_CTL_BMSK                                                        0x2
#define HWIO_SSC_SCC_NOC_BUS_CBCR_HW_CTL_SHFT                                                        0x1
#define HWIO_SSC_SCC_NOC_BUS_CBCR_HW_CTL_DISABLE_FVAL                                                0x0
#define HWIO_SSC_SCC_NOC_BUS_CBCR_HW_CTL_ENABLE_FVAL                                                 0x1

#define HWIO_SSC_SCC_AUDIO_CORE_BCR_ADDR                                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0001b000)
#define HWIO_SSC_SCC_AUDIO_CORE_BCR_OFFS                                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0001b000)
#define HWIO_SSC_SCC_AUDIO_CORE_BCR_RMSK                                                      0xe0000005
#define HWIO_SSC_SCC_AUDIO_CORE_BCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_AUDIO_CORE_BCR_ADDR, HWIO_SSC_SCC_AUDIO_CORE_BCR_RMSK)
#define HWIO_SSC_SCC_AUDIO_CORE_BCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_AUDIO_CORE_BCR_ADDR, m)
#define HWIO_SSC_SCC_AUDIO_CORE_BCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_AUDIO_CORE_BCR_ADDR,v)
#define HWIO_SSC_SCC_AUDIO_CORE_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_AUDIO_CORE_BCR_ADDR,m,v,HWIO_SSC_SCC_AUDIO_CORE_BCR_IN)
#define HWIO_SSC_SCC_AUDIO_CORE_BCR_BLK_ARES_COMPLETE_BMSK                                    0x80000000
#define HWIO_SSC_SCC_AUDIO_CORE_BCR_BLK_ARES_COMPLETE_SHFT                                          0x1f
#define HWIO_SSC_SCC_AUDIO_CORE_BCR_BCR_RESET_STATE_BMSK                                      0x60000000
#define HWIO_SSC_SCC_AUDIO_CORE_BCR_BCR_RESET_STATE_SHFT                                            0x1d
#define HWIO_SSC_SCC_AUDIO_CORE_BCR_FORCE_RESET_BMSK                                                 0x4
#define HWIO_SSC_SCC_AUDIO_CORE_BCR_FORCE_RESET_SHFT                                                 0x2
#define HWIO_SSC_SCC_AUDIO_CORE_BCR_BLK_ARES_BMSK                                                    0x1
#define HWIO_SSC_SCC_AUDIO_CORE_BCR_BLK_ARES_SHFT                                                    0x0
#define HWIO_SSC_SCC_AUDIO_CORE_BCR_BLK_ARES_DISABLE_FVAL                                            0x0
#define HWIO_SSC_SCC_AUDIO_CORE_BCR_BLK_ARES_ENABLE_FVAL                                             0x1

#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_ADDR                                                    (SSC_SCC_SCC_REG_REG_BASE      + 0x00009090)
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_OFFS                                                    (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00009090)
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_RMSK                                                    0xf8ffffff
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_AUDIO_CORE_GDSCR_ADDR, HWIO_SSC_SCC_AUDIO_CORE_GDSCR_RMSK)
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_AUDIO_CORE_GDSCR_ADDR, m)
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_AUDIO_CORE_GDSCR_ADDR,v)
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_AUDIO_CORE_GDSCR_ADDR,m,v,HWIO_SSC_SCC_AUDIO_CORE_GDSCR_IN)
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_PWR_ON_BMSK                                             0x80000000
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_PWR_ON_SHFT                                                   0x1f
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_GDSC_STATE_BMSK                                         0x78000000
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_GDSC_STATE_SHFT                                               0x1b
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_EN_REST_WAIT_BMSK                                         0xf00000
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_EN_REST_WAIT_SHFT                                             0x14
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_EN_FEW_WAIT_BMSK                                           0xf0000
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_EN_FEW_WAIT_SHFT                                              0x10
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_CLK_DIS_WAIT_BMSK                                           0xf000
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_CLK_DIS_WAIT_SHFT                                              0xc
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_RETAIN_FF_ENABLE_BMSK                                        0x800
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_RETAIN_FF_ENABLE_SHFT                                          0xb
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_RETAIN_FF_ENABLE_DISABLE_FVAL                                  0x0
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_RETAIN_FF_ENABLE_ENABLE_FVAL                                   0x1
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_RESTORE_BMSK                                                 0x400
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_RESTORE_SHFT                                                   0xa
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_RESTORE_DISABLE_FVAL                                           0x0
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_RESTORE_ENABLE_FVAL                                            0x1
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_SAVE_BMSK                                                    0x200
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_SAVE_SHFT                                                      0x9
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_SAVE_DISABLE_FVAL                                              0x0
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_SAVE_ENABLE_FVAL                                               0x1
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_RETAIN_BMSK                                                  0x100
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_RETAIN_SHFT                                                    0x8
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_RETAIN_DISABLE_FVAL                                            0x0
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_RETAIN_ENABLE_FVAL                                             0x1
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_EN_REST_BMSK                                                  0x80
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_EN_REST_SHFT                                                   0x7
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_EN_REST_DISABLE_FVAL                                           0x0
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_EN_REST_ENABLE_FVAL                                            0x1
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_EN_FEW_BMSK                                                   0x40
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_EN_FEW_SHFT                                                    0x6
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_EN_FEW_DISABLE_FVAL                                            0x0
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_EN_FEW_ENABLE_FVAL                                             0x1
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_CLAMP_IO_BMSK                                                 0x20
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_CLAMP_IO_SHFT                                                  0x5
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_CLAMP_IO_DISABLE_FVAL                                          0x0
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_CLAMP_IO_ENABLE_FVAL                                           0x1
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_CLK_DISABLE_BMSK                                              0x10
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_CLK_DISABLE_SHFT                                               0x4
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_CLK_DISABLE_CLK_NOT_DISABLE_FVAL                               0x0
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_CLK_DISABLE_CLK_DISABLE_FVAL                                   0x1
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_PD_ARES_BMSK                                                   0x8
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_PD_ARES_SHFT                                                   0x3
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_PD_ARES_NO_RESET_FVAL                                          0x0
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_PD_ARES_RESET_FVAL                                             0x1
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_SW_OVERRIDE_BMSK                                               0x4
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_SW_OVERRIDE_SHFT                                               0x2
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_SW_OVERRIDE_DISABLE_FVAL                                       0x0
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_SW_OVERRIDE_ENABLE_FVAL                                        0x1
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_HW_CONTROL_BMSK                                                0x2
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_HW_CONTROL_SHFT                                                0x1
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_HW_CONTROL_DISABLE_FVAL                                        0x0
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_HW_CONTROL_ENABLE_FVAL                                         0x1
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_SW_COLLAPSE_BMSK                                               0x1
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_SW_COLLAPSE_SHFT                                               0x0
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_SW_COLLAPSE_DISABLE_FVAL                                       0x0
#define HWIO_SSC_SCC_AUDIO_CORE_GDSCR_SW_COLLAPSE_ENABLE_FVAL                                        0x1

#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_ADDR                                                (SSC_SCC_SCC_REG_REG_BASE      + 0x00009094)
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_OFFS                                                (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00009094)
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_RMSK                                                0xffffffff
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_ADDR, HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_RMSK)
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_ADDR, m)
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_ADDR,v)
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_ADDR,m,v,HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_IN)
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_GDSC_SPARE_CTRL_IN_BMSK                             0xf0000000
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_GDSC_SPARE_CTRL_IN_SHFT                                   0x1c
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_GDSC_SPARE_CTRL_OUT_BMSK                             0xc000000
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_GDSC_SPARE_CTRL_OUT_SHFT                                  0x1a
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_GDSC_PWR_DWN_START_BMSK                              0x2000000
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_GDSC_PWR_DWN_START_SHFT                                   0x19
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_GDSC_PWR_UP_START_BMSK                               0x1000000
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_GDSC_PWR_UP_START_SHFT                                    0x18
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_GDSC_CFG_FSM_STATE_STATUS_BMSK                        0xf00000
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_GDSC_CFG_FSM_STATE_STATUS_SHFT                            0x14
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_GDSC_MEM_PWR_ACK_STATUS_BMSK                           0x80000
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_GDSC_MEM_PWR_ACK_STATUS_SHFT                              0x13
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_GDSC_ENR_ACK_STATUS_BMSK                               0x40000
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_GDSC_ENR_ACK_STATUS_SHFT                                  0x12
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_GDSC_ENF_ACK_STATUS_BMSK                               0x20000
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_GDSC_ENF_ACK_STATUS_SHFT                                  0x11
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_GDSC_POWER_UP_COMPLETE_BMSK                            0x10000
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_GDSC_POWER_UP_COMPLETE_SHFT                               0x10
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_GDSC_POWER_DOWN_COMPLETE_BMSK                           0x8000
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_GDSC_POWER_DOWN_COMPLETE_SHFT                              0xf
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_SOFTWARE_CONTROL_OVERRIDE_BMSK                          0x7800
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_SOFTWARE_CONTROL_OVERRIDE_SHFT                             0xb
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_GDSC_HANDSHAKE_DIS_BMSK                                  0x400
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_GDSC_HANDSHAKE_DIS_SHFT                                    0xa
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_GDSC_MEM_PERI_FORCE_IN_SW_BMSK                           0x200
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_GDSC_MEM_PERI_FORCE_IN_SW_SHFT                             0x9
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_GDSC_MEM_CORE_FORCE_IN_SW_BMSK                           0x100
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_GDSC_MEM_CORE_FORCE_IN_SW_SHFT                             0x8
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_GDSC_PHASE_RESET_EN_SW_BMSK                               0x80
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_GDSC_PHASE_RESET_EN_SW_SHFT                                0x7
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_GDSC_PHASE_RESET_DELAY_COUNT_SW_BMSK                      0x60
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_GDSC_PHASE_RESET_DELAY_COUNT_SW_SHFT                       0x5
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_GDSC_PSCBC_PWR_DWN_SW_BMSK                                0x10
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_GDSC_PSCBC_PWR_DWN_SW_SHFT                                 0x4
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_UNCLAMP_IO_SOFTWARE_OVERRIDE_BMSK                          0x8
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_UNCLAMP_IO_SOFTWARE_OVERRIDE_SHFT                          0x3
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_SAVE_RESTORE_SOFTWARE_OVERRIDE_BMSK                        0x4
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_SAVE_RESTORE_SOFTWARE_OVERRIDE_SHFT                        0x2
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_CLAMP_IO_SOFTWARE_OVERRIDE_BMSK                            0x2
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_CLAMP_IO_SOFTWARE_OVERRIDE_SHFT                            0x1
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_DISABLE_CLK_SOFTWARE_OVERRIDE_BMSK                         0x1
#define HWIO_SSC_SCC_AUDIO_CORE_CFG_GDSCR_DISABLE_CLK_SOFTWARE_OVERRIDE_SHFT                         0x0

#define HWIO_SSC_SCC_DBG_BCR_ADDR                                                             (SSC_SCC_SCC_REG_REG_BASE      + 0x0000a000)
#define HWIO_SSC_SCC_DBG_BCR_OFFS                                                             (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000a000)
#define HWIO_SSC_SCC_DBG_BCR_RMSK                                                                    0x1
#define HWIO_SSC_SCC_DBG_BCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DBG_BCR_ADDR, HWIO_SSC_SCC_DBG_BCR_RMSK)
#define HWIO_SSC_SCC_DBG_BCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DBG_BCR_ADDR, m)
#define HWIO_SSC_SCC_DBG_BCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DBG_BCR_ADDR,v)
#define HWIO_SSC_SCC_DBG_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DBG_BCR_ADDR,m,v,HWIO_SSC_SCC_DBG_BCR_IN)
#define HWIO_SSC_SCC_DBG_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_SSC_SCC_DBG_BCR_BLK_ARES_SHFT                                                           0x0
#define HWIO_SSC_SCC_DBG_BCR_BLK_ARES_DISABLE_FVAL                                                   0x0
#define HWIO_SSC_SCC_DBG_BCR_BLK_ARES_ENABLE_FVAL                                                    0x1

#define HWIO_SSC_SCC_MAIN_RCG_CDIV_DBG_DIV_CDIVR_ADDR                                         (SSC_SCC_SCC_REG_REG_BASE      + 0x0000a004)
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_DBG_DIV_CDIVR_OFFS                                         (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000a004)
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_DBG_DIV_CDIVR_RMSK                                                0x7
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_DBG_DIV_CDIVR_IN          \
        in_dword_masked(HWIO_SSC_SCC_MAIN_RCG_CDIV_DBG_DIV_CDIVR_ADDR, HWIO_SSC_SCC_MAIN_RCG_CDIV_DBG_DIV_CDIVR_RMSK)
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_DBG_DIV_CDIVR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_MAIN_RCG_CDIV_DBG_DIV_CDIVR_ADDR, m)
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_DBG_DIV_CDIVR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_MAIN_RCG_CDIV_DBG_DIV_CDIVR_ADDR,v)
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_DBG_DIV_CDIVR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_MAIN_RCG_CDIV_DBG_DIV_CDIVR_ADDR,m,v,HWIO_SSC_SCC_MAIN_RCG_CDIV_DBG_DIV_CDIVR_IN)
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_DBG_DIV_CDIVR_CLK_DIV_BMSK                                        0x7
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_DBG_DIV_CDIVR_CLK_DIV_SHFT                                        0x0

#define HWIO_SSC_SCC_AT_CBCR_ADDR                                                             (SSC_SCC_SCC_REG_REG_BASE      + 0x0000a008)
#define HWIO_SSC_SCC_AT_CBCR_OFFS                                                             (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000a008)
#define HWIO_SSC_SCC_AT_CBCR_RMSK                                                             0x80007ff5
#define HWIO_SSC_SCC_AT_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_AT_CBCR_ADDR, HWIO_SSC_SCC_AT_CBCR_RMSK)
#define HWIO_SSC_SCC_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_AT_CBCR_ADDR, m)
#define HWIO_SSC_SCC_AT_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_AT_CBCR_ADDR,v)
#define HWIO_SSC_SCC_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_AT_CBCR_ADDR,m,v,HWIO_SSC_SCC_AT_CBCR_IN)
#define HWIO_SSC_SCC_AT_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_SSC_SCC_AT_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_SSC_SCC_AT_CBCR_FORCE_MEM_CORE_ON_BMSK                                               0x4000
#define HWIO_SSC_SCC_AT_CBCR_FORCE_MEM_CORE_ON_SHFT                                                  0xe
#define HWIO_SSC_SCC_AT_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_SSC_SCC_AT_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_SSC_SCC_AT_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                             0x2000
#define HWIO_SSC_SCC_AT_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                0xd
#define HWIO_SSC_SCC_AT_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_SSC_SCC_AT_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_SSC_SCC_AT_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                            0x1000
#define HWIO_SSC_SCC_AT_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                               0xc
#define HWIO_SSC_SCC_AT_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_SSC_SCC_AT_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_SSC_SCC_AT_CBCR_WAKEUP_BMSK                                                           0xf00
#define HWIO_SSC_SCC_AT_CBCR_WAKEUP_SHFT                                                             0x8
#define HWIO_SSC_SCC_AT_CBCR_WAKEUP_CLOCK0_FVAL                                                      0x0
#define HWIO_SSC_SCC_AT_CBCR_WAKEUP_CLOCK1_FVAL                                                      0x1
#define HWIO_SSC_SCC_AT_CBCR_WAKEUP_CLOCK2_FVAL                                                      0x2
#define HWIO_SSC_SCC_AT_CBCR_WAKEUP_CLOCK3_FVAL                                                      0x3
#define HWIO_SSC_SCC_AT_CBCR_WAKEUP_CLOCK4_FVAL                                                      0x4
#define HWIO_SSC_SCC_AT_CBCR_WAKEUP_CLOCK5_FVAL                                                      0x5
#define HWIO_SSC_SCC_AT_CBCR_WAKEUP_CLOCK6_FVAL                                                      0x6
#define HWIO_SSC_SCC_AT_CBCR_WAKEUP_CLOCK7_FVAL                                                      0x7
#define HWIO_SSC_SCC_AT_CBCR_WAKEUP_CLOCK8_FVAL                                                      0x8
#define HWIO_SSC_SCC_AT_CBCR_WAKEUP_CLOCK9_FVAL                                                      0x9
#define HWIO_SSC_SCC_AT_CBCR_WAKEUP_CLOCK10_FVAL                                                     0xa
#define HWIO_SSC_SCC_AT_CBCR_WAKEUP_CLOCK11_FVAL                                                     0xb
#define HWIO_SSC_SCC_AT_CBCR_WAKEUP_CLOCK12_FVAL                                                     0xc
#define HWIO_SSC_SCC_AT_CBCR_WAKEUP_CLOCK13_FVAL                                                     0xd
#define HWIO_SSC_SCC_AT_CBCR_WAKEUP_CLOCK14_FVAL                                                     0xe
#define HWIO_SSC_SCC_AT_CBCR_WAKEUP_CLOCK15_FVAL                                                     0xf
#define HWIO_SSC_SCC_AT_CBCR_SLEEP_BMSK                                                             0xf0
#define HWIO_SSC_SCC_AT_CBCR_SLEEP_SHFT                                                              0x4
#define HWIO_SSC_SCC_AT_CBCR_SLEEP_CLOCK0_FVAL                                                       0x0
#define HWIO_SSC_SCC_AT_CBCR_SLEEP_CLOCK1_FVAL                                                       0x1
#define HWIO_SSC_SCC_AT_CBCR_SLEEP_CLOCK2_FVAL                                                       0x2
#define HWIO_SSC_SCC_AT_CBCR_SLEEP_CLOCK3_FVAL                                                       0x3
#define HWIO_SSC_SCC_AT_CBCR_SLEEP_CLOCK4_FVAL                                                       0x4
#define HWIO_SSC_SCC_AT_CBCR_SLEEP_CLOCK5_FVAL                                                       0x5
#define HWIO_SSC_SCC_AT_CBCR_SLEEP_CLOCK6_FVAL                                                       0x6
#define HWIO_SSC_SCC_AT_CBCR_SLEEP_CLOCK7_FVAL                                                       0x7
#define HWIO_SSC_SCC_AT_CBCR_SLEEP_CLOCK8_FVAL                                                       0x8
#define HWIO_SSC_SCC_AT_CBCR_SLEEP_CLOCK9_FVAL                                                       0x9
#define HWIO_SSC_SCC_AT_CBCR_SLEEP_CLOCK10_FVAL                                                      0xa
#define HWIO_SSC_SCC_AT_CBCR_SLEEP_CLOCK11_FVAL                                                      0xb
#define HWIO_SSC_SCC_AT_CBCR_SLEEP_CLOCK12_FVAL                                                      0xc
#define HWIO_SSC_SCC_AT_CBCR_SLEEP_CLOCK13_FVAL                                                      0xd
#define HWIO_SSC_SCC_AT_CBCR_SLEEP_CLOCK14_FVAL                                                      0xe
#define HWIO_SSC_SCC_AT_CBCR_SLEEP_CLOCK15_FVAL                                                      0xf
#define HWIO_SSC_SCC_AT_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_SSC_SCC_AT_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_SSC_SCC_AT_CBCR_CLK_ARES_NO_RESET_FVAL                                                  0x0
#define HWIO_SSC_SCC_AT_CBCR_CLK_ARES_RESET_FVAL                                                     0x1
#define HWIO_SSC_SCC_AT_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_SSC_SCC_AT_CBCR_CLK_ENABLE_SHFT                                                         0x0
#define HWIO_SSC_SCC_AT_CBCR_CLK_ENABLE_DISABLE_FVAL                                                 0x0
#define HWIO_SSC_SCC_AT_CBCR_CLK_ENABLE_ENABLE_FVAL                                                  0x1

#define HWIO_SSC_SCC_Q6_ATBM_CBCR_ADDR                                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x0000a00c)
#define HWIO_SSC_SCC_Q6_ATBM_CBCR_OFFS                                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000a00c)
#define HWIO_SSC_SCC_Q6_ATBM_CBCR_RMSK                                                        0x80000005
#define HWIO_SSC_SCC_Q6_ATBM_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_Q6_ATBM_CBCR_ADDR, HWIO_SSC_SCC_Q6_ATBM_CBCR_RMSK)
#define HWIO_SSC_SCC_Q6_ATBM_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_Q6_ATBM_CBCR_ADDR, m)
#define HWIO_SSC_SCC_Q6_ATBM_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_Q6_ATBM_CBCR_ADDR,v)
#define HWIO_SSC_SCC_Q6_ATBM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_Q6_ATBM_CBCR_ADDR,m,v,HWIO_SSC_SCC_Q6_ATBM_CBCR_IN)
#define HWIO_SSC_SCC_Q6_ATBM_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_SSC_SCC_Q6_ATBM_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_SSC_SCC_Q6_ATBM_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_SSC_SCC_Q6_ATBM_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_SSC_SCC_Q6_ATBM_CBCR_CLK_ARES_NO_RESET_FVAL                                             0x0
#define HWIO_SSC_SCC_Q6_ATBM_CBCR_CLK_ARES_RESET_FVAL                                                0x1
#define HWIO_SSC_SCC_Q6_ATBM_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_SSC_SCC_Q6_ATBM_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_SSC_SCC_Q6_ATBM_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_SSC_SCC_Q6_ATBM_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_SSC_SCC_PCLKDBG_CBCR_ADDR                                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x0000a010)
#define HWIO_SSC_SCC_PCLKDBG_CBCR_OFFS                                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000a010)
#define HWIO_SSC_SCC_PCLKDBG_CBCR_RMSK                                                        0x80000005
#define HWIO_SSC_SCC_PCLKDBG_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_PCLKDBG_CBCR_ADDR, HWIO_SSC_SCC_PCLKDBG_CBCR_RMSK)
#define HWIO_SSC_SCC_PCLKDBG_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_PCLKDBG_CBCR_ADDR, m)
#define HWIO_SSC_SCC_PCLKDBG_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_PCLKDBG_CBCR_ADDR,v)
#define HWIO_SSC_SCC_PCLKDBG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_PCLKDBG_CBCR_ADDR,m,v,HWIO_SSC_SCC_PCLKDBG_CBCR_IN)
#define HWIO_SSC_SCC_PCLKDBG_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_SSC_SCC_PCLKDBG_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_SSC_SCC_PCLKDBG_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_SSC_SCC_PCLKDBG_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_SSC_SCC_PCLKDBG_CBCR_CLK_ARES_NO_RESET_FVAL                                             0x0
#define HWIO_SSC_SCC_PCLKDBG_CBCR_CLK_ARES_RESET_FVAL                                                0x1
#define HWIO_SSC_SCC_PCLKDBG_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_SSC_SCC_PCLKDBG_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_SSC_SCC_PCLKDBG_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_SSC_SCC_PCLKDBG_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_SSC_SCC_VS_BCR_ADDR                                                              (SSC_SCC_SCC_REG_REG_BASE      + 0x0000a014)
#define HWIO_SSC_SCC_VS_BCR_OFFS                                                              (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000a014)
#define HWIO_SSC_SCC_VS_BCR_RMSK                                                                     0x1
#define HWIO_SSC_SCC_VS_BCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_VS_BCR_ADDR, HWIO_SSC_SCC_VS_BCR_RMSK)
#define HWIO_SSC_SCC_VS_BCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_VS_BCR_ADDR, m)
#define HWIO_SSC_SCC_VS_BCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_VS_BCR_ADDR,v)
#define HWIO_SSC_SCC_VS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_VS_BCR_ADDR,m,v,HWIO_SSC_SCC_VS_BCR_IN)
#define HWIO_SSC_SCC_VS_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_SSC_SCC_VS_BCR_BLK_ARES_SHFT                                                            0x0
#define HWIO_SSC_SCC_VS_BCR_BLK_ARES_DISABLE_FVAL                                                    0x0
#define HWIO_SSC_SCC_VS_BCR_BLK_ARES_ENABLE_FVAL                                                     0x1

#define HWIO_SSC_SCC_VS_VDDMX_CMD_RCGR_ADDR                                                   (SSC_SCC_SCC_REG_REG_BASE      + 0x0000a018)
#define HWIO_SSC_SCC_VS_VDDMX_CMD_RCGR_OFFS                                                   (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000a018)
#define HWIO_SSC_SCC_VS_VDDMX_CMD_RCGR_RMSK                                                   0x80000013
#define HWIO_SSC_SCC_VS_VDDMX_CMD_RCGR_IN          \
        in_dword_masked(HWIO_SSC_SCC_VS_VDDMX_CMD_RCGR_ADDR, HWIO_SSC_SCC_VS_VDDMX_CMD_RCGR_RMSK)
#define HWIO_SSC_SCC_VS_VDDMX_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_VS_VDDMX_CMD_RCGR_ADDR, m)
#define HWIO_SSC_SCC_VS_VDDMX_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_VS_VDDMX_CMD_RCGR_ADDR,v)
#define HWIO_SSC_SCC_VS_VDDMX_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_VS_VDDMX_CMD_RCGR_ADDR,m,v,HWIO_SSC_SCC_VS_VDDMX_CMD_RCGR_IN)
#define HWIO_SSC_SCC_VS_VDDMX_CMD_RCGR_ROOT_OFF_BMSK                                          0x80000000
#define HWIO_SSC_SCC_VS_VDDMX_CMD_RCGR_ROOT_OFF_SHFT                                                0x1f
#define HWIO_SSC_SCC_VS_VDDMX_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                          0x10
#define HWIO_SSC_SCC_VS_VDDMX_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                           0x4
#define HWIO_SSC_SCC_VS_VDDMX_CMD_RCGR_ROOT_EN_BMSK                                                  0x2
#define HWIO_SSC_SCC_VS_VDDMX_CMD_RCGR_ROOT_EN_SHFT                                                  0x1
#define HWIO_SSC_SCC_VS_VDDMX_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                          0x0
#define HWIO_SSC_SCC_VS_VDDMX_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                           0x1
#define HWIO_SSC_SCC_VS_VDDMX_CMD_RCGR_UPDATE_BMSK                                                   0x1
#define HWIO_SSC_SCC_VS_VDDMX_CMD_RCGR_UPDATE_SHFT                                                   0x0
#define HWIO_SSC_SCC_VS_VDDMX_CMD_RCGR_UPDATE_DISABLE_FVAL                                           0x0
#define HWIO_SSC_SCC_VS_VDDMX_CMD_RCGR_UPDATE_ENABLE_FVAL                                            0x1

#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_ADDR                                                   (SSC_SCC_SCC_REG_REG_BASE      + 0x0000a01c)
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_OFFS                                                   (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000a01c)
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_RMSK                                                     0x11071f
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_IN          \
        in_dword_masked(HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_ADDR, HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_RMSK)
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_ADDR, m)
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_ADDR,v)
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_ADDR,m,v,HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_IN)
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_HW_CLK_CONTROL_BMSK                                      0x100000
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_HW_CLK_CONTROL_SHFT                                          0x14
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_HW_CLK_CONTROL_DISABLE_FVAL                                   0x0
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_HW_CLK_CONTROL_ENABLE_FVAL                                    0x1
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_RCGLITE_DISABLE_BMSK                                      0x10000
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_RCGLITE_DISABLE_SHFT                                         0x10
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_RCGLITE_DISABLE_RCGLITE_ENABLED_FVAL                          0x0
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_RCGLITE_DISABLE_RCGLITE_DISABLED_FVAL                         0x1
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_SEL_BMSK                                                0x700
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_SEL_SHFT                                                  0x8
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_SEL_SRC0_FVAL                                             0x0
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_SEL_SRC1_FVAL                                             0x1
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_SEL_SRC2_FVAL                                             0x2
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_SEL_SRC3_FVAL                                             0x3
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_SEL_SRC4_FVAL                                             0x4
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_SEL_SRC5_FVAL                                             0x5
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_SEL_SRC6_FVAL                                             0x6
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_SEL_SRC7_FVAL                                             0x7
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_DIV_BMSK                                                 0x1f
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_DIV_SHFT                                                  0x0
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                           0x0
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_DIV_DIV1_FVAL                                             0x1
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                           0x2
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_DIV_DIV2_FVAL                                             0x3
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                           0x4
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_DIV_DIV3_FVAL                                             0x5
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                           0x6
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_DIV_DIV4_FVAL                                             0x7
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                           0x8
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_DIV_DIV5_FVAL                                             0x9
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                           0xa
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_DIV_DIV6_FVAL                                             0xb
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                           0xc
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_DIV_DIV7_FVAL                                             0xd
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                           0xe
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_DIV_DIV8_FVAL                                             0xf
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                          0x10
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_DIV_DIV9_FVAL                                            0x11
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                          0x12
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_DIV_DIV10_FVAL                                           0x13
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                         0x14
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_DIV_DIV11_FVAL                                           0x15
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                         0x16
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_DIV_DIV12_FVAL                                           0x17
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                         0x18
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_DIV_DIV13_FVAL                                           0x19
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                         0x1a
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_DIV_DIV14_FVAL                                           0x1b
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                         0x1c
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_DIV_DIV15_FVAL                                           0x1d
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                         0x1e
#define HWIO_SSC_SCC_VS_VDDMX_CFG_RCGR_SRC_DIV_DIV16_FVAL                                           0x1f

#define HWIO_SSC_SCC_VS_VDDCX_CMD_RCGR_ADDR                                                   (SSC_SCC_SCC_REG_REG_BASE      + 0x0000a030)
#define HWIO_SSC_SCC_VS_VDDCX_CMD_RCGR_OFFS                                                   (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000a030)
#define HWIO_SSC_SCC_VS_VDDCX_CMD_RCGR_RMSK                                                   0x80000013
#define HWIO_SSC_SCC_VS_VDDCX_CMD_RCGR_IN          \
        in_dword_masked(HWIO_SSC_SCC_VS_VDDCX_CMD_RCGR_ADDR, HWIO_SSC_SCC_VS_VDDCX_CMD_RCGR_RMSK)
#define HWIO_SSC_SCC_VS_VDDCX_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_VS_VDDCX_CMD_RCGR_ADDR, m)
#define HWIO_SSC_SCC_VS_VDDCX_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_VS_VDDCX_CMD_RCGR_ADDR,v)
#define HWIO_SSC_SCC_VS_VDDCX_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_VS_VDDCX_CMD_RCGR_ADDR,m,v,HWIO_SSC_SCC_VS_VDDCX_CMD_RCGR_IN)
#define HWIO_SSC_SCC_VS_VDDCX_CMD_RCGR_ROOT_OFF_BMSK                                          0x80000000
#define HWIO_SSC_SCC_VS_VDDCX_CMD_RCGR_ROOT_OFF_SHFT                                                0x1f
#define HWIO_SSC_SCC_VS_VDDCX_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                          0x10
#define HWIO_SSC_SCC_VS_VDDCX_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                           0x4
#define HWIO_SSC_SCC_VS_VDDCX_CMD_RCGR_ROOT_EN_BMSK                                                  0x2
#define HWIO_SSC_SCC_VS_VDDCX_CMD_RCGR_ROOT_EN_SHFT                                                  0x1
#define HWIO_SSC_SCC_VS_VDDCX_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                          0x0
#define HWIO_SSC_SCC_VS_VDDCX_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                           0x1
#define HWIO_SSC_SCC_VS_VDDCX_CMD_RCGR_UPDATE_BMSK                                                   0x1
#define HWIO_SSC_SCC_VS_VDDCX_CMD_RCGR_UPDATE_SHFT                                                   0x0
#define HWIO_SSC_SCC_VS_VDDCX_CMD_RCGR_UPDATE_DISABLE_FVAL                                           0x0
#define HWIO_SSC_SCC_VS_VDDCX_CMD_RCGR_UPDATE_ENABLE_FVAL                                            0x1

#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_ADDR                                                   (SSC_SCC_SCC_REG_REG_BASE      + 0x0000a034)
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_OFFS                                                   (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000a034)
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_RMSK                                                     0x11071f
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_IN          \
        in_dword_masked(HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_ADDR, HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_RMSK)
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_ADDR, m)
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_ADDR,v)
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_ADDR,m,v,HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_IN)
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_HW_CLK_CONTROL_BMSK                                      0x100000
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_HW_CLK_CONTROL_SHFT                                          0x14
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_HW_CLK_CONTROL_DISABLE_FVAL                                   0x0
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_HW_CLK_CONTROL_ENABLE_FVAL                                    0x1
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_RCGLITE_DISABLE_BMSK                                      0x10000
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_RCGLITE_DISABLE_SHFT                                         0x10
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_RCGLITE_DISABLE_RCGLITE_ENABLED_FVAL                          0x0
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_RCGLITE_DISABLE_RCGLITE_DISABLED_FVAL                         0x1
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_SEL_BMSK                                                0x700
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_SEL_SHFT                                                  0x8
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_SEL_SRC0_FVAL                                             0x0
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_SEL_SRC1_FVAL                                             0x1
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_SEL_SRC2_FVAL                                             0x2
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_SEL_SRC3_FVAL                                             0x3
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_SEL_SRC4_FVAL                                             0x4
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_SEL_SRC5_FVAL                                             0x5
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_SEL_SRC6_FVAL                                             0x6
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_SEL_SRC7_FVAL                                             0x7
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_DIV_BMSK                                                 0x1f
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_DIV_SHFT                                                  0x0
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                           0x0
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_DIV_DIV1_FVAL                                             0x1
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                           0x2
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_DIV_DIV2_FVAL                                             0x3
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                           0x4
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_DIV_DIV3_FVAL                                             0x5
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                           0x6
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_DIV_DIV4_FVAL                                             0x7
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                           0x8
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_DIV_DIV5_FVAL                                             0x9
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                           0xa
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_DIV_DIV6_FVAL                                             0xb
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                           0xc
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_DIV_DIV7_FVAL                                             0xd
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                           0xe
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_DIV_DIV8_FVAL                                             0xf
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                          0x10
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_DIV_DIV9_FVAL                                            0x11
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                          0x12
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_DIV_DIV10_FVAL                                           0x13
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                         0x14
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_DIV_DIV11_FVAL                                           0x15
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                         0x16
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_DIV_DIV12_FVAL                                           0x17
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                         0x18
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_DIV_DIV13_FVAL                                           0x19
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                         0x1a
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_DIV_DIV14_FVAL                                           0x1b
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                         0x1c
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_DIV_DIV15_FVAL                                           0x1d
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                         0x1e
#define HWIO_SSC_SCC_VS_VDDCX_CFG_RCGR_SRC_DIV_DIV16_FVAL                                           0x1f

#define HWIO_SSC_SCC_VS_VDDMX_CBCR_ADDR                                                       (SSC_SCC_SCC_REG_REG_BASE      + 0x0000a048)
#define HWIO_SSC_SCC_VS_VDDMX_CBCR_OFFS                                                       (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000a048)
#define HWIO_SSC_SCC_VS_VDDMX_CBCR_RMSK                                                       0x80000005
#define HWIO_SSC_SCC_VS_VDDMX_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_VS_VDDMX_CBCR_ADDR, HWIO_SSC_SCC_VS_VDDMX_CBCR_RMSK)
#define HWIO_SSC_SCC_VS_VDDMX_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_VS_VDDMX_CBCR_ADDR, m)
#define HWIO_SSC_SCC_VS_VDDMX_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_VS_VDDMX_CBCR_ADDR,v)
#define HWIO_SSC_SCC_VS_VDDMX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_VS_VDDMX_CBCR_ADDR,m,v,HWIO_SSC_SCC_VS_VDDMX_CBCR_IN)
#define HWIO_SSC_SCC_VS_VDDMX_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_SSC_SCC_VS_VDDMX_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_SSC_SCC_VS_VDDMX_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_SSC_SCC_VS_VDDMX_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_SSC_SCC_VS_VDDMX_CBCR_CLK_ARES_NO_RESET_FVAL                                            0x0
#define HWIO_SSC_SCC_VS_VDDMX_CBCR_CLK_ARES_RESET_FVAL                                               0x1
#define HWIO_SSC_SCC_VS_VDDMX_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_SSC_SCC_VS_VDDMX_CBCR_CLK_ENABLE_SHFT                                                   0x0
#define HWIO_SSC_SCC_VS_VDDMX_CBCR_CLK_ENABLE_DISABLE_FVAL                                           0x0
#define HWIO_SSC_SCC_VS_VDDMX_CBCR_CLK_ENABLE_ENABLE_FVAL                                            0x1

#define HWIO_SSC_SCC_VS_VDDCX_CBCR_ADDR                                                       (SSC_SCC_SCC_REG_REG_BASE      + 0x0000a04c)
#define HWIO_SSC_SCC_VS_VDDCX_CBCR_OFFS                                                       (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000a04c)
#define HWIO_SSC_SCC_VS_VDDCX_CBCR_RMSK                                                       0x80000005
#define HWIO_SSC_SCC_VS_VDDCX_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_VS_VDDCX_CBCR_ADDR, HWIO_SSC_SCC_VS_VDDCX_CBCR_RMSK)
#define HWIO_SSC_SCC_VS_VDDCX_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_VS_VDDCX_CBCR_ADDR, m)
#define HWIO_SSC_SCC_VS_VDDCX_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_VS_VDDCX_CBCR_ADDR,v)
#define HWIO_SSC_SCC_VS_VDDCX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_VS_VDDCX_CBCR_ADDR,m,v,HWIO_SSC_SCC_VS_VDDCX_CBCR_IN)
#define HWIO_SSC_SCC_VS_VDDCX_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_SSC_SCC_VS_VDDCX_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_SSC_SCC_VS_VDDCX_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_SSC_SCC_VS_VDDCX_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_SSC_SCC_VS_VDDCX_CBCR_CLK_ARES_NO_RESET_FVAL                                            0x0
#define HWIO_SSC_SCC_VS_VDDCX_CBCR_CLK_ARES_RESET_FVAL                                               0x1
#define HWIO_SSC_SCC_VS_VDDCX_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_SSC_SCC_VS_VDDCX_CBCR_CLK_ENABLE_SHFT                                                   0x0
#define HWIO_SSC_SCC_VS_VDDCX_CBCR_CLK_ENABLE_DISABLE_FVAL                                           0x0
#define HWIO_SSC_SCC_VS_VDDCX_CBCR_CLK_ENABLE_ENABLE_FVAL                                            0x1

#define HWIO_SSC_SCC_DBG_TSCTR_BCR_ADDR                                                       (SSC_SCC_SCC_REG_REG_BASE      + 0x0000a050)
#define HWIO_SSC_SCC_DBG_TSCTR_BCR_OFFS                                                       (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000a050)
#define HWIO_SSC_SCC_DBG_TSCTR_BCR_RMSK                                                              0x1
#define HWIO_SSC_SCC_DBG_TSCTR_BCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DBG_TSCTR_BCR_ADDR, HWIO_SSC_SCC_DBG_TSCTR_BCR_RMSK)
#define HWIO_SSC_SCC_DBG_TSCTR_BCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DBG_TSCTR_BCR_ADDR, m)
#define HWIO_SSC_SCC_DBG_TSCTR_BCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DBG_TSCTR_BCR_ADDR,v)
#define HWIO_SSC_SCC_DBG_TSCTR_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DBG_TSCTR_BCR_ADDR,m,v,HWIO_SSC_SCC_DBG_TSCTR_BCR_IN)
#define HWIO_SSC_SCC_DBG_TSCTR_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_SSC_SCC_DBG_TSCTR_BCR_BLK_ARES_SHFT                                                     0x0
#define HWIO_SSC_SCC_DBG_TSCTR_BCR_BLK_ARES_DISABLE_FVAL                                             0x0
#define HWIO_SSC_SCC_DBG_TSCTR_BCR_BLK_ARES_ENABLE_FVAL                                              0x1

#define HWIO_SSC_SCC_MAIN_RCG_CDIV_DBG_TSCTR_DIV_CDIVR_ADDR                                   (SSC_SCC_SCC_REG_REG_BASE      + 0x0000a054)
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_DBG_TSCTR_DIV_CDIVR_OFFS                                   (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000a054)
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_DBG_TSCTR_DIV_CDIVR_RMSK                                          0x7
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_DBG_TSCTR_DIV_CDIVR_IN          \
        in_dword_masked(HWIO_SSC_SCC_MAIN_RCG_CDIV_DBG_TSCTR_DIV_CDIVR_ADDR, HWIO_SSC_SCC_MAIN_RCG_CDIV_DBG_TSCTR_DIV_CDIVR_RMSK)
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_DBG_TSCTR_DIV_CDIVR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_MAIN_RCG_CDIV_DBG_TSCTR_DIV_CDIVR_ADDR, m)
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_DBG_TSCTR_DIV_CDIVR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_MAIN_RCG_CDIV_DBG_TSCTR_DIV_CDIVR_ADDR,v)
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_DBG_TSCTR_DIV_CDIVR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_MAIN_RCG_CDIV_DBG_TSCTR_DIV_CDIVR_ADDR,m,v,HWIO_SSC_SCC_MAIN_RCG_CDIV_DBG_TSCTR_DIV_CDIVR_IN)
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_DBG_TSCTR_DIV_CDIVR_CLK_DIV_BMSK                                  0x7
#define HWIO_SSC_SCC_MAIN_RCG_CDIV_DBG_TSCTR_DIV_CDIVR_CLK_DIV_SHFT                                  0x0

#define HWIO_SSC_SCC_DBG_TSCTR_CBCR_ADDR                                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x0000a058)
#define HWIO_SSC_SCC_DBG_TSCTR_CBCR_OFFS                                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000a058)
#define HWIO_SSC_SCC_DBG_TSCTR_CBCR_RMSK                                                      0x80000005
#define HWIO_SSC_SCC_DBG_TSCTR_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DBG_TSCTR_CBCR_ADDR, HWIO_SSC_SCC_DBG_TSCTR_CBCR_RMSK)
#define HWIO_SSC_SCC_DBG_TSCTR_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DBG_TSCTR_CBCR_ADDR, m)
#define HWIO_SSC_SCC_DBG_TSCTR_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DBG_TSCTR_CBCR_ADDR,v)
#define HWIO_SSC_SCC_DBG_TSCTR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DBG_TSCTR_CBCR_ADDR,m,v,HWIO_SSC_SCC_DBG_TSCTR_CBCR_IN)
#define HWIO_SSC_SCC_DBG_TSCTR_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_SSC_SCC_DBG_TSCTR_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_SSC_SCC_DBG_TSCTR_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_SSC_SCC_DBG_TSCTR_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_SSC_SCC_DBG_TSCTR_CBCR_CLK_ARES_NO_RESET_FVAL                                           0x0
#define HWIO_SSC_SCC_DBG_TSCTR_CBCR_CLK_ARES_RESET_FVAL                                              0x1
#define HWIO_SSC_SCC_DBG_TSCTR_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_SSC_SCC_DBG_TSCTR_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_SSC_SCC_DBG_TSCTR_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_SSC_SCC_DBG_TSCTR_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_SSC_SCC_SDC_DBG_BCR_ADDR                                                         (SSC_SCC_SCC_REG_REG_BASE      + 0x0000a05c)
#define HWIO_SSC_SCC_SDC_DBG_BCR_OFFS                                                         (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000a05c)
#define HWIO_SSC_SCC_SDC_DBG_BCR_RMSK                                                                0x1
#define HWIO_SSC_SCC_SDC_DBG_BCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_SDC_DBG_BCR_ADDR, HWIO_SSC_SCC_SDC_DBG_BCR_RMSK)
#define HWIO_SSC_SCC_SDC_DBG_BCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_SDC_DBG_BCR_ADDR, m)
#define HWIO_SSC_SCC_SDC_DBG_BCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_SDC_DBG_BCR_ADDR,v)
#define HWIO_SSC_SCC_SDC_DBG_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_SDC_DBG_BCR_ADDR,m,v,HWIO_SSC_SCC_SDC_DBG_BCR_IN)
#define HWIO_SSC_SCC_SDC_DBG_BCR_BLK_ARES_BMSK                                                       0x1
#define HWIO_SSC_SCC_SDC_DBG_BCR_BLK_ARES_SHFT                                                       0x0
#define HWIO_SSC_SCC_SDC_DBG_BCR_BLK_ARES_DISABLE_FVAL                                               0x0
#define HWIO_SSC_SCC_SDC_DBG_BCR_BLK_ARES_ENABLE_FVAL                                                0x1

#define HWIO_SSC_SCC_SDC_DAP_CBCR_ADDR                                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x0000a060)
#define HWIO_SSC_SCC_SDC_DAP_CBCR_OFFS                                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000a060)
#define HWIO_SSC_SCC_SDC_DAP_CBCR_RMSK                                                        0x80000005
#define HWIO_SSC_SCC_SDC_DAP_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_SDC_DAP_CBCR_ADDR, HWIO_SSC_SCC_SDC_DAP_CBCR_RMSK)
#define HWIO_SSC_SCC_SDC_DAP_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_SDC_DAP_CBCR_ADDR, m)
#define HWIO_SSC_SCC_SDC_DAP_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_SDC_DAP_CBCR_ADDR,v)
#define HWIO_SSC_SCC_SDC_DAP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_SDC_DAP_CBCR_ADDR,m,v,HWIO_SSC_SCC_SDC_DAP_CBCR_IN)
#define HWIO_SSC_SCC_SDC_DAP_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_SSC_SCC_SDC_DAP_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_SSC_SCC_SDC_DAP_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_SSC_SCC_SDC_DAP_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_SSC_SCC_SDC_DAP_CBCR_CLK_ARES_NO_RESET_FVAL                                             0x0
#define HWIO_SSC_SCC_SDC_DAP_CBCR_CLK_ARES_RESET_FVAL                                                0x1
#define HWIO_SSC_SCC_SDC_DAP_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_SSC_SCC_SDC_DAP_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_SSC_SCC_SDC_DAP_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_SSC_SCC_SDC_DAP_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_SSC_SCC_SDC_CTI_PCLK_CBCR_ADDR                                                   (SSC_SCC_SCC_REG_REG_BASE      + 0x0000a064)
#define HWIO_SSC_SCC_SDC_CTI_PCLK_CBCR_OFFS                                                   (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000a064)
#define HWIO_SSC_SCC_SDC_CTI_PCLK_CBCR_RMSK                                                   0x80000005
#define HWIO_SSC_SCC_SDC_CTI_PCLK_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_SDC_CTI_PCLK_CBCR_ADDR, HWIO_SSC_SCC_SDC_CTI_PCLK_CBCR_RMSK)
#define HWIO_SSC_SCC_SDC_CTI_PCLK_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_SDC_CTI_PCLK_CBCR_ADDR, m)
#define HWIO_SSC_SCC_SDC_CTI_PCLK_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_SDC_CTI_PCLK_CBCR_ADDR,v)
#define HWIO_SSC_SCC_SDC_CTI_PCLK_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_SDC_CTI_PCLK_CBCR_ADDR,m,v,HWIO_SSC_SCC_SDC_CTI_PCLK_CBCR_IN)
#define HWIO_SSC_SCC_SDC_CTI_PCLK_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_SSC_SCC_SDC_CTI_PCLK_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_SSC_SCC_SDC_CTI_PCLK_CBCR_CLK_ARES_BMSK                                                 0x4
#define HWIO_SSC_SCC_SDC_CTI_PCLK_CBCR_CLK_ARES_SHFT                                                 0x2
#define HWIO_SSC_SCC_SDC_CTI_PCLK_CBCR_CLK_ARES_NO_RESET_FVAL                                        0x0
#define HWIO_SSC_SCC_SDC_CTI_PCLK_CBCR_CLK_ARES_RESET_FVAL                                           0x1
#define HWIO_SSC_SCC_SDC_CTI_PCLK_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_SSC_SCC_SDC_CTI_PCLK_CBCR_CLK_ENABLE_SHFT                                               0x0
#define HWIO_SSC_SCC_SDC_CTI_PCLK_CBCR_CLK_ENABLE_DISABLE_FVAL                                       0x0
#define HWIO_SSC_SCC_SDC_CTI_PCLK_CBCR_CLK_ENABLE_ENABLE_FVAL                                        0x1

#define HWIO_SSC_SCC_SDC_CTI_CBCR_ADDR                                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x0000a068)
#define HWIO_SSC_SCC_SDC_CTI_CBCR_OFFS                                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000a068)
#define HWIO_SSC_SCC_SDC_CTI_CBCR_RMSK                                                        0x80000005
#define HWIO_SSC_SCC_SDC_CTI_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_SDC_CTI_CBCR_ADDR, HWIO_SSC_SCC_SDC_CTI_CBCR_RMSK)
#define HWIO_SSC_SCC_SDC_CTI_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_SDC_CTI_CBCR_ADDR, m)
#define HWIO_SSC_SCC_SDC_CTI_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_SDC_CTI_CBCR_ADDR,v)
#define HWIO_SSC_SCC_SDC_CTI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_SDC_CTI_CBCR_ADDR,m,v,HWIO_SSC_SCC_SDC_CTI_CBCR_IN)
#define HWIO_SSC_SCC_SDC_CTI_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_SSC_SCC_SDC_CTI_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_SSC_SCC_SDC_CTI_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_SSC_SCC_SDC_CTI_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_SSC_SCC_SDC_CTI_CBCR_CLK_ARES_NO_RESET_FVAL                                             0x0
#define HWIO_SSC_SCC_SDC_CTI_CBCR_CLK_ARES_RESET_FVAL                                                0x1
#define HWIO_SSC_SCC_SDC_CTI_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_SSC_SCC_SDC_CTI_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_SSC_SCC_SDC_CTI_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_SSC_SCC_SDC_CTI_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_SSC_SCC_SDC_QDSS_CBCR_ADDR                                                       (SSC_SCC_SCC_REG_REG_BASE      + 0x0000a06c)
#define HWIO_SSC_SCC_SDC_QDSS_CBCR_OFFS                                                       (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000a06c)
#define HWIO_SSC_SCC_SDC_QDSS_CBCR_RMSK                                                       0x80000005
#define HWIO_SSC_SCC_SDC_QDSS_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_SDC_QDSS_CBCR_ADDR, HWIO_SSC_SCC_SDC_QDSS_CBCR_RMSK)
#define HWIO_SSC_SCC_SDC_QDSS_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_SDC_QDSS_CBCR_ADDR, m)
#define HWIO_SSC_SCC_SDC_QDSS_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_SDC_QDSS_CBCR_ADDR,v)
#define HWIO_SSC_SCC_SDC_QDSS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_SDC_QDSS_CBCR_ADDR,m,v,HWIO_SSC_SCC_SDC_QDSS_CBCR_IN)
#define HWIO_SSC_SCC_SDC_QDSS_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_SSC_SCC_SDC_QDSS_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_SSC_SCC_SDC_QDSS_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_SSC_SCC_SDC_QDSS_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_SSC_SCC_SDC_QDSS_CBCR_CLK_ARES_NO_RESET_FVAL                                            0x0
#define HWIO_SSC_SCC_SDC_QDSS_CBCR_CLK_ARES_RESET_FVAL                                               0x1
#define HWIO_SSC_SCC_SDC_QDSS_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_SSC_SCC_SDC_QDSS_CBCR_CLK_ENABLE_SHFT                                                   0x0
#define HWIO_SSC_SCC_SDC_QDSS_CBCR_CLK_ENABLE_DISABLE_FVAL                                           0x0
#define HWIO_SSC_SCC_SDC_QDSS_CBCR_CLK_ENABLE_ENABLE_FVAL                                            0x1

#define HWIO_SSC_SCC_SDC_TS_CBCR_ADDR                                                         (SSC_SCC_SCC_REG_REG_BASE      + 0x0000a070)
#define HWIO_SSC_SCC_SDC_TS_CBCR_OFFS                                                         (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000a070)
#define HWIO_SSC_SCC_SDC_TS_CBCR_RMSK                                                         0x80000005
#define HWIO_SSC_SCC_SDC_TS_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_SDC_TS_CBCR_ADDR, HWIO_SSC_SCC_SDC_TS_CBCR_RMSK)
#define HWIO_SSC_SCC_SDC_TS_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_SDC_TS_CBCR_ADDR, m)
#define HWIO_SSC_SCC_SDC_TS_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_SDC_TS_CBCR_ADDR,v)
#define HWIO_SSC_SCC_SDC_TS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_SDC_TS_CBCR_ADDR,m,v,HWIO_SSC_SCC_SDC_TS_CBCR_IN)
#define HWIO_SSC_SCC_SDC_TS_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_SSC_SCC_SDC_TS_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_SSC_SCC_SDC_TS_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_SSC_SCC_SDC_TS_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_SSC_SCC_SDC_TS_CBCR_CLK_ARES_NO_RESET_FVAL                                              0x0
#define HWIO_SSC_SCC_SDC_TS_CBCR_CLK_ARES_RESET_FVAL                                                 0x1
#define HWIO_SSC_SCC_SDC_TS_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_SSC_SCC_SDC_TS_CBCR_CLK_ENABLE_SHFT                                                     0x0
#define HWIO_SSC_SCC_SDC_TS_CBCR_CLK_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_SSC_SCC_SDC_TS_CBCR_CLK_ENABLE_ENABLE_FVAL                                              0x1

#define HWIO_SSC_SCC_NOC_ATB_BCR_ADDR                                                         (SSC_SCC_SCC_REG_REG_BASE      + 0x0000a074)
#define HWIO_SSC_SCC_NOC_ATB_BCR_OFFS                                                         (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000a074)
#define HWIO_SSC_SCC_NOC_ATB_BCR_RMSK                                                                0x1
#define HWIO_SSC_SCC_NOC_ATB_BCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_NOC_ATB_BCR_ADDR, HWIO_SSC_SCC_NOC_ATB_BCR_RMSK)
#define HWIO_SSC_SCC_NOC_ATB_BCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_NOC_ATB_BCR_ADDR, m)
#define HWIO_SSC_SCC_NOC_ATB_BCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_NOC_ATB_BCR_ADDR,v)
#define HWIO_SSC_SCC_NOC_ATB_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_NOC_ATB_BCR_ADDR,m,v,HWIO_SSC_SCC_NOC_ATB_BCR_IN)
#define HWIO_SSC_SCC_NOC_ATB_BCR_BLK_ARES_BMSK                                                       0x1
#define HWIO_SSC_SCC_NOC_ATB_BCR_BLK_ARES_SHFT                                                       0x0
#define HWIO_SSC_SCC_NOC_ATB_BCR_BLK_ARES_DISABLE_FVAL                                               0x0
#define HWIO_SSC_SCC_NOC_ATB_BCR_BLK_ARES_ENABLE_FVAL                                                0x1

#define HWIO_SSC_SCC_NOC_ATB_CBCR_ADDR                                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x0000a078)
#define HWIO_SSC_SCC_NOC_ATB_CBCR_OFFS                                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000a078)
#define HWIO_SSC_SCC_NOC_ATB_CBCR_RMSK                                                        0x80000005
#define HWIO_SSC_SCC_NOC_ATB_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_NOC_ATB_CBCR_ADDR, HWIO_SSC_SCC_NOC_ATB_CBCR_RMSK)
#define HWIO_SSC_SCC_NOC_ATB_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_NOC_ATB_CBCR_ADDR, m)
#define HWIO_SSC_SCC_NOC_ATB_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_NOC_ATB_CBCR_ADDR,v)
#define HWIO_SSC_SCC_NOC_ATB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_NOC_ATB_CBCR_ADDR,m,v,HWIO_SSC_SCC_NOC_ATB_CBCR_IN)
#define HWIO_SSC_SCC_NOC_ATB_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_SSC_SCC_NOC_ATB_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_SSC_SCC_NOC_ATB_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_SSC_SCC_NOC_ATB_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_SSC_SCC_NOC_ATB_CBCR_CLK_ARES_NO_RESET_FVAL                                             0x0
#define HWIO_SSC_SCC_NOC_ATB_CBCR_CLK_ARES_RESET_FVAL                                                0x1
#define HWIO_SSC_SCC_NOC_ATB_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_SSC_SCC_NOC_ATB_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_SSC_SCC_NOC_ATB_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_SSC_SCC_NOC_ATB_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_SSC_SCC_PLL_OUT_MAIN_CDIV_DIV_CDIVR_ADDR                                         (SSC_SCC_SCC_REG_REG_BASE      + 0x00000080)
#define HWIO_SSC_SCC_PLL_OUT_MAIN_CDIV_DIV_CDIVR_OFFS                                         (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00000080)
#define HWIO_SSC_SCC_PLL_OUT_MAIN_CDIV_DIV_CDIVR_RMSK                                                0xf
#define HWIO_SSC_SCC_PLL_OUT_MAIN_CDIV_DIV_CDIVR_IN          \
        in_dword_masked(HWIO_SSC_SCC_PLL_OUT_MAIN_CDIV_DIV_CDIVR_ADDR, HWIO_SSC_SCC_PLL_OUT_MAIN_CDIV_DIV_CDIVR_RMSK)
#define HWIO_SSC_SCC_PLL_OUT_MAIN_CDIV_DIV_CDIVR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_PLL_OUT_MAIN_CDIV_DIV_CDIVR_ADDR, m)
#define HWIO_SSC_SCC_PLL_OUT_MAIN_CDIV_DIV_CDIVR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_PLL_OUT_MAIN_CDIV_DIV_CDIVR_ADDR,v)
#define HWIO_SSC_SCC_PLL_OUT_MAIN_CDIV_DIV_CDIVR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_PLL_OUT_MAIN_CDIV_DIV_CDIVR_ADDR,m,v,HWIO_SSC_SCC_PLL_OUT_MAIN_CDIV_DIV_CDIVR_IN)
#define HWIO_SSC_SCC_PLL_OUT_MAIN_CDIV_DIV_CDIVR_CLK_DIV_BMSK                                        0xf
#define HWIO_SSC_SCC_PLL_OUT_MAIN_CDIV_DIV_CDIVR_CLK_DIV_SHFT                                        0x0

#define HWIO_SSC_SCC_PLL_LV_TEST_CBCR_ADDR                                                    (SSC_SCC_SCC_REG_REG_BASE      + 0x0000a080)
#define HWIO_SSC_SCC_PLL_LV_TEST_CBCR_OFFS                                                    (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000a080)
#define HWIO_SSC_SCC_PLL_LV_TEST_CBCR_RMSK                                                    0x80000005
#define HWIO_SSC_SCC_PLL_LV_TEST_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_PLL_LV_TEST_CBCR_ADDR, HWIO_SSC_SCC_PLL_LV_TEST_CBCR_RMSK)
#define HWIO_SSC_SCC_PLL_LV_TEST_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_PLL_LV_TEST_CBCR_ADDR, m)
#define HWIO_SSC_SCC_PLL_LV_TEST_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_PLL_LV_TEST_CBCR_ADDR,v)
#define HWIO_SSC_SCC_PLL_LV_TEST_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_PLL_LV_TEST_CBCR_ADDR,m,v,HWIO_SSC_SCC_PLL_LV_TEST_CBCR_IN)
#define HWIO_SSC_SCC_PLL_LV_TEST_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_SSC_SCC_PLL_LV_TEST_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_SSC_SCC_PLL_LV_TEST_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_SSC_SCC_PLL_LV_TEST_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_SSC_SCC_PLL_LV_TEST_CBCR_CLK_ARES_NO_RESET_FVAL                                         0x0
#define HWIO_SSC_SCC_PLL_LV_TEST_CBCR_CLK_ARES_RESET_FVAL                                            0x1
#define HWIO_SSC_SCC_PLL_LV_TEST_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_SSC_SCC_PLL_LV_TEST_CBCR_CLK_ENABLE_SHFT                                                0x0
#define HWIO_SSC_SCC_PLL_LV_TEST_CBCR_CLK_ENABLE_DISABLE_FVAL                                        0x0
#define HWIO_SSC_SCC_PLL_LV_TEST_CBCR_CLK_ENABLE_ENABLE_FVAL                                         0x1

#define HWIO_SSC_SCC_DEBUG_CBCR_ADDR                                                          (SSC_SCC_SCC_REG_REG_BASE      + 0x0000a084)
#define HWIO_SSC_SCC_DEBUG_CBCR_OFFS                                                          (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000a084)
#define HWIO_SSC_SCC_DEBUG_CBCR_RMSK                                                          0x80000005
#define HWIO_SSC_SCC_DEBUG_CBCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_DEBUG_CBCR_ADDR, HWIO_SSC_SCC_DEBUG_CBCR_RMSK)
#define HWIO_SSC_SCC_DEBUG_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DEBUG_CBCR_ADDR, m)
#define HWIO_SSC_SCC_DEBUG_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DEBUG_CBCR_ADDR,v)
#define HWIO_SSC_SCC_DEBUG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DEBUG_CBCR_ADDR,m,v,HWIO_SSC_SCC_DEBUG_CBCR_IN)
#define HWIO_SSC_SCC_DEBUG_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_SSC_SCC_DEBUG_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_SSC_SCC_DEBUG_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_SSC_SCC_DEBUG_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_SSC_SCC_DEBUG_CBCR_CLK_ARES_NO_RESET_FVAL                                               0x0
#define HWIO_SSC_SCC_DEBUG_CBCR_CLK_ARES_RESET_FVAL                                                  0x1
#define HWIO_SSC_SCC_DEBUG_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_SSC_SCC_DEBUG_CBCR_CLK_ENABLE_SHFT                                                      0x0
#define HWIO_SSC_SCC_DEBUG_CBCR_CLK_ENABLE_DISABLE_FVAL                                              0x0
#define HWIO_SSC_SCC_DEBUG_CBCR_CLK_ENABLE_ENABLE_FVAL                                               0x1

#define HWIO_SSC_SCC_CORE_PI_CXO_CLK_ACGCR_ADDR                                               (SSC_SCC_SCC_REG_REG_BASE      + 0x00007ff8)
#define HWIO_SSC_SCC_CORE_PI_CXO_CLK_ACGCR_OFFS                                               (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00007ff8)
#define HWIO_SSC_SCC_CORE_PI_CXO_CLK_ACGCR_RMSK                                                      0x1
#define HWIO_SSC_SCC_CORE_PI_CXO_CLK_ACGCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_CORE_PI_CXO_CLK_ACGCR_ADDR, HWIO_SSC_SCC_CORE_PI_CXO_CLK_ACGCR_RMSK)
#define HWIO_SSC_SCC_CORE_PI_CXO_CLK_ACGCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_CORE_PI_CXO_CLK_ACGCR_ADDR, m)
#define HWIO_SSC_SCC_CORE_PI_CXO_CLK_ACGCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_CORE_PI_CXO_CLK_ACGCR_ADDR,v)
#define HWIO_SSC_SCC_CORE_PI_CXO_CLK_ACGCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_CORE_PI_CXO_CLK_ACGCR_ADDR,m,v,HWIO_SSC_SCC_CORE_PI_CXO_CLK_ACGCR_IN)
#define HWIO_SSC_SCC_CORE_PI_CXO_CLK_ACGCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_SSC_SCC_CORE_PI_CXO_CLK_ACGCR_CLK_ENABLE_SHFT                                           0x0

#define HWIO_SSC_SCC_AOSS_CC_RO_CLK_ACGCR_ADDR                                                (SSC_SCC_SCC_REG_REG_BASE      + 0x00007ffc)
#define HWIO_SSC_SCC_AOSS_CC_RO_CLK_ACGCR_OFFS                                                (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00007ffc)
#define HWIO_SSC_SCC_AOSS_CC_RO_CLK_ACGCR_RMSK                                                       0x1
#define HWIO_SSC_SCC_AOSS_CC_RO_CLK_ACGCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_AOSS_CC_RO_CLK_ACGCR_ADDR, HWIO_SSC_SCC_AOSS_CC_RO_CLK_ACGCR_RMSK)
#define HWIO_SSC_SCC_AOSS_CC_RO_CLK_ACGCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_AOSS_CC_RO_CLK_ACGCR_ADDR, m)
#define HWIO_SSC_SCC_AOSS_CC_RO_CLK_ACGCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_AOSS_CC_RO_CLK_ACGCR_ADDR,v)
#define HWIO_SSC_SCC_AOSS_CC_RO_CLK_ACGCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_AOSS_CC_RO_CLK_ACGCR_ADDR,m,v,HWIO_SSC_SCC_AOSS_CC_RO_CLK_ACGCR_IN)
#define HWIO_SSC_SCC_AOSS_CC_RO_CLK_ACGCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_SSC_SCC_AOSS_CC_RO_CLK_ACGCR_CLK_ENABLE_SHFT                                            0x0

#define HWIO_SSC_SCC_LCC_LPASS_AUD_REF_ACGCR_ADDR                                             (SSC_SCC_SCC_REG_REG_BASE      + 0x00007ff4)
#define HWIO_SSC_SCC_LCC_LPASS_AUD_REF_ACGCR_OFFS                                             (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00007ff4)
#define HWIO_SSC_SCC_LCC_LPASS_AUD_REF_ACGCR_RMSK                                                    0x1
#define HWIO_SSC_SCC_LCC_LPASS_AUD_REF_ACGCR_IN          \
        in_dword_masked(HWIO_SSC_SCC_LCC_LPASS_AUD_REF_ACGCR_ADDR, HWIO_SSC_SCC_LCC_LPASS_AUD_REF_ACGCR_RMSK)
#define HWIO_SSC_SCC_LCC_LPASS_AUD_REF_ACGCR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_LCC_LPASS_AUD_REF_ACGCR_ADDR, m)
#define HWIO_SSC_SCC_LCC_LPASS_AUD_REF_ACGCR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_LCC_LPASS_AUD_REF_ACGCR_ADDR,v)
#define HWIO_SSC_SCC_LCC_LPASS_AUD_REF_ACGCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_LCC_LPASS_AUD_REF_ACGCR_ADDR,m,v,HWIO_SSC_SCC_LCC_LPASS_AUD_REF_ACGCR_IN)
#define HWIO_SSC_SCC_LCC_LPASS_AUD_REF_ACGCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_SSC_SCC_LCC_LPASS_AUD_REF_ACGCR_CLK_ENABLE_SHFT                                         0x0

#define HWIO_SSC_SCC_Q6_MISC_ADDR                                                             (SSC_SCC_SCC_REG_REG_BASE      + 0x00000054)
#define HWIO_SSC_SCC_Q6_MISC_OFFS                                                             (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00000054)
#define HWIO_SSC_SCC_Q6_MISC_RMSK                                                                    0x3
#define HWIO_SSC_SCC_Q6_MISC_IN          \
        in_dword_masked(HWIO_SSC_SCC_Q6_MISC_ADDR, HWIO_SSC_SCC_Q6_MISC_RMSK)
#define HWIO_SSC_SCC_Q6_MISC_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_Q6_MISC_ADDR, m)
#define HWIO_SSC_SCC_Q6_MISC_OUT(v)      \
        out_dword(HWIO_SSC_SCC_Q6_MISC_ADDR,v)
#define HWIO_SSC_SCC_Q6_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_Q6_MISC_ADDR,m,v,HWIO_SSC_SCC_Q6_MISC_IN)
#define HWIO_SSC_SCC_Q6_MISC_Q6_REF_CLK_SEL_BMSK                                                     0x3
#define HWIO_SSC_SCC_Q6_MISC_Q6_REF_CLK_SEL_SHFT                                                     0x0

#define HWIO_SSC_SCC_CBC_MISC_ADDR                                                            (SSC_SCC_SCC_REG_REG_BASE      + 0x00000058)
#define HWIO_SSC_SCC_CBC_MISC_OFFS                                                            (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00000058)
#define HWIO_SSC_SCC_CBC_MISC_RMSK                                                                   0x1
#define HWIO_SSC_SCC_CBC_MISC_IN          \
        in_dword_masked(HWIO_SSC_SCC_CBC_MISC_ADDR, HWIO_SSC_SCC_CBC_MISC_RMSK)
#define HWIO_SSC_SCC_CBC_MISC_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_CBC_MISC_ADDR, m)
#define HWIO_SSC_SCC_CBC_MISC_OUT(v)      \
        out_dword(HWIO_SSC_SCC_CBC_MISC_ADDR,v)
#define HWIO_SSC_SCC_CBC_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_CBC_MISC_ADDR,m,v,HWIO_SSC_SCC_CBC_MISC_IN)
#define HWIO_SSC_SCC_CBC_MISC_SCC_IDDQ_ALL_CBC_DIS_BMSK                                              0x1
#define HWIO_SSC_SCC_CBC_MISC_SCC_IDDQ_ALL_CBC_DIS_SHFT                                              0x0

#define HWIO_SSC_SCC_DEBUG_CLK_CTL_ADDR                                                       (SSC_SCC_SCC_REG_REG_BASE      + 0x0000005c)
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_OFFS                                                       (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0000005c)
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_RMSK                                                           0xfffe
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_IN          \
        in_dword_masked(HWIO_SSC_SCC_DEBUG_CLK_CTL_ADDR, HWIO_SSC_SCC_DEBUG_CLK_CTL_RMSK)
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_DEBUG_CLK_CTL_ADDR, m)
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_OUT(v)      \
        out_dword(HWIO_SSC_SCC_DEBUG_CLK_CTL_ADDR,v)
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_DEBUG_CLK_CTL_ADDR,m,v,HWIO_SSC_SCC_DEBUG_CLK_CTL_IN)
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_PLL_TEST_POST_DIV_BMSK                                         0xf000
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_PLL_TEST_POST_DIV_SHFT                                            0xc
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_PLL_TEST_SEL_BMSK                                               0xc00
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_PLL_TEST_SEL_SHFT                                                 0xa
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_PLL_BYPASSNL_MUX_SEL_BMSK                                       0x200
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_PLL_BYPASSNL_MUX_SEL_SHFT                                         0x9
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_PLL_RESETN_MUX_SEL_BMSK                                         0x180
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_PLL_RESETN_MUX_SEL_SHFT                                           0x7
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_MUX_SEL_BMSK                                                     0x7e
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_MUX_SEL_SHFT                                                      0x1
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_MUX_SEL_SCC_QUP_SPI1_CLK_FVAL                                     0x1
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_MUX_SEL_SCC_QUP_I2C1_CLK_FVAL                                     0x2
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_MUX_SEL_SCC_QUP_SPI2_CLK_FVAL                                     0x3
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_MUX_SEL_SCC_QUP_I2C2_CLK_FVAL                                     0x4
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_MUX_SEL_SCC_QUP_SPI3_CLK_FVAL                                     0x5
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_MUX_SEL_SCC_QUP_I2C3_CLK_FVAL                                     0x6
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_MUX_SEL_SCC_UART_DM_UART1_CLK_FVAL                                0x7
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_MUX_SEL_SCC_UART_DM_UART2_CLK_FVAL                                0x8
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_MUX_SEL_SCC_UART_DM_UART3_CLK_FVAL                                0x9
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_MUX_SEL_SCC_DBG_TSCTR_CLK_FVAL                                    0xa
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_MUX_SEL_SCC_Q6_SPM_CLK_FVAL                                       0xb
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_MUX_SEL_SCC_CRIF_CLK_FVAL                                         0xc
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_MUX_SEL_SCC_CSR_H_CLK_FVAL                                        0xd
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_MUX_SEL_SCC_BLSP_H_CLK_FVAL                                       0xe
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_MUX_SEL_SCC_DATA_H_CLK_FVAL                                       0xf
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_MUX_SEL_SCC_Q6_AHBM_CLK_FVAL                                     0x10
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_MUX_SEL_SCC_Q6_AHBS_CLK_FVAL                                     0x11
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_MUX_SEL_SCC_CFG_AHB_CLK_FVAL                                     0x12
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_MUX_SEL_SCC_SMEM_CLK_FVAL                                        0x13
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_MUX_SEL_SCC_AHB_TIMEOUT_CLK_FVAL                                 0x14
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_MUX_SEL_SCC_Q6_XPU2_CLIENT_CLK_FVAL                              0x15
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_MUX_SEL_SCC_Q6_XPU2_CONFIG_CLK_FVAL                              0x16
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_MUX_SEL_SCC_AT_CLK_FVAL                                          0x17
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_MUX_SEL_SCC_Q6_ATBM_CLK_FVAL                                     0x18
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_MUX_SEL_SCC_PCLKDBG_CLK_FVAL                                     0x19
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_MUX_SEL_SCC_VS_VDDMX_CLK_FVAL                                    0x1a
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_MUX_SEL_SCC_VS_VDDCX_CLK_FVAL                                    0x1b
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_MUX_SEL_Q6_PLL_DTEST_FVAL                                        0x1c
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_MUX_SEL_Q6_PLL_LOCK_DET_FVAL                                     0x1d
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_MUX_SEL_Q6SS_DBG_CLK_FVAL                                        0x1e
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_MUX_SEL_SCC_PLL_LOCK_DET_FVAL                                    0x1f
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_MUX_SEL_LPASS_CORE_AXIM_CLK_FVAL                                 0x3a
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_MUX_SEL_LPASS_CORE_AHBS_CLK_FVAL                                 0x3b
#define HWIO_SSC_SCC_DEBUG_CLK_CTL_MUX_SEL_LPASS_CORE_AHBM_CLK_FVAL                                 0x3c

#define HWIO_SSC_SCC_AON_CTRL_OVRD_REG_ADDR                                                   (SSC_SCC_SCC_REG_REG_BASE      + 0x00000050)
#define HWIO_SSC_SCC_AON_CTRL_OVRD_REG_OFFS                                                   (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00000050)
#define HWIO_SSC_SCC_AON_CTRL_OVRD_REG_RMSK                                                         0x3f
#define HWIO_SSC_SCC_AON_CTRL_OVRD_REG_IN          \
        in_dword_masked(HWIO_SSC_SCC_AON_CTRL_OVRD_REG_ADDR, HWIO_SSC_SCC_AON_CTRL_OVRD_REG_RMSK)
#define HWIO_SSC_SCC_AON_CTRL_OVRD_REG_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_AON_CTRL_OVRD_REG_ADDR, m)
#define HWIO_SSC_SCC_AON_CTRL_OVRD_REG_OUT(v)      \
        out_dword(HWIO_SSC_SCC_AON_CTRL_OVRD_REG_ADDR,v)
#define HWIO_SSC_SCC_AON_CTRL_OVRD_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_AON_CTRL_OVRD_REG_ADDR,m,v,HWIO_SSC_SCC_AON_CTRL_OVRD_REG_IN)
#define HWIO_SSC_SCC_AON_CTRL_OVRD_REG_SLEEP_CLK_SEL_OVRD_VAL_BMSK                                  0x20
#define HWIO_SSC_SCC_AON_CTRL_OVRD_REG_SLEEP_CLK_SEL_OVRD_VAL_SHFT                                   0x5
#define HWIO_SSC_SCC_AON_CTRL_OVRD_REG_SLEEP_CLK_SEL_OVRD_BMSK                                      0x10
#define HWIO_SSC_SCC_AON_CTRL_OVRD_REG_SLEEP_CLK_SEL_OVRD_SHFT                                       0x4
#define HWIO_SSC_SCC_AON_CTRL_OVRD_REG_CBC_EN_OVRD_VAL_BMSK                                          0x8
#define HWIO_SSC_SCC_AON_CTRL_OVRD_REG_CBC_EN_OVRD_VAL_SHFT                                          0x3
#define HWIO_SSC_SCC_AON_CTRL_OVRD_REG_CBC_EN_OVRD_BMSK                                              0x4
#define HWIO_SSC_SCC_AON_CTRL_OVRD_REG_CBC_EN_OVRD_SHFT                                              0x2
#define HWIO_SSC_SCC_AON_CTRL_OVRD_REG_PLL_OUT_CTRL_OVRD_BMSK                                        0x2
#define HWIO_SSC_SCC_AON_CTRL_OVRD_REG_PLL_OUT_CTRL_OVRD_SHFT                                        0x1
#define HWIO_SSC_SCC_AON_CTRL_OVRD_REG_PLL_OPMODE_CTRL_OVRD_BMSK                                     0x1
#define HWIO_SSC_SCC_AON_CTRL_OVRD_REG_PLL_OPMODE_CTRL_OVRD_SHFT                                     0x0

#define HWIO_SSC_SCC_SCC_MISC_ADDR                                                            (SSC_SCC_SCC_REG_REG_BASE      + 0x00000060)
#define HWIO_SSC_SCC_SCC_MISC_OFFS                                                            (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00000060)
#define HWIO_SSC_SCC_SCC_MISC_RMSK                                                                  0x1f
#define HWIO_SSC_SCC_SCC_MISC_IN          \
        in_dword_masked(HWIO_SSC_SCC_SCC_MISC_ADDR, HWIO_SSC_SCC_SCC_MISC_RMSK)
#define HWIO_SSC_SCC_SCC_MISC_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_SCC_MISC_ADDR, m)
#define HWIO_SSC_SCC_SCC_MISC_OUT(v)      \
        out_dword(HWIO_SSC_SCC_SCC_MISC_ADDR,v)
#define HWIO_SSC_SCC_SCC_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_SCC_MISC_ADDR,m,v,HWIO_SSC_SCC_SCC_MISC_IN)
#define HWIO_SSC_SCC_SCC_MISC_LPASS_DPLL_XO_CLK_SEL_BMSK                                            0x18
#define HWIO_SSC_SCC_SCC_MISC_LPASS_DPLL_XO_CLK_SEL_SHFT                                             0x3
#define HWIO_SSC_SCC_SCC_MISC_LPASS_APLL_XO_CLK_SEL_BMSK                                             0x6
#define HWIO_SSC_SCC_SCC_MISC_LPASS_APLL_XO_CLK_SEL_SHFT                                             0x1
#define HWIO_SSC_SCC_SCC_MISC_SCC_REF_CLK_SEL_BMSK                                                   0x1
#define HWIO_SSC_SCC_SCC_MISC_SCC_REF_CLK_SEL_SHFT                                                   0x0

#define HWIO_SSC_SCC_LPASS_CORE_QHM_QCHANNEL_CTL_ADDR                                         (SSC_SCC_SCC_REG_REG_BASE      + 0x00011000)
#define HWIO_SSC_SCC_LPASS_CORE_QHM_QCHANNEL_CTL_OFFS                                         (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00011000)
#define HWIO_SSC_SCC_LPASS_CORE_QHM_QCHANNEL_CTL_RMSK                                               0x3f
#define HWIO_SSC_SCC_LPASS_CORE_QHM_QCHANNEL_CTL_IN          \
        in_dword_masked(HWIO_SSC_SCC_LPASS_CORE_QHM_QCHANNEL_CTL_ADDR, HWIO_SSC_SCC_LPASS_CORE_QHM_QCHANNEL_CTL_RMSK)
#define HWIO_SSC_SCC_LPASS_CORE_QHM_QCHANNEL_CTL_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_LPASS_CORE_QHM_QCHANNEL_CTL_ADDR, m)
#define HWIO_SSC_SCC_LPASS_CORE_QHM_QCHANNEL_CTL_OUT(v)      \
        out_dword(HWIO_SSC_SCC_LPASS_CORE_QHM_QCHANNEL_CTL_ADDR,v)
#define HWIO_SSC_SCC_LPASS_CORE_QHM_QCHANNEL_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_LPASS_CORE_QHM_QCHANNEL_CTL_ADDR,m,v,HWIO_SSC_SCC_LPASS_CORE_QHM_QCHANNEL_CTL_IN)
#define HWIO_SSC_SCC_LPASS_CORE_QHM_QCHANNEL_CTL_QHM_ACTIVE_BMSK                                    0x20
#define HWIO_SSC_SCC_LPASS_CORE_QHM_QCHANNEL_CTL_QHM_ACTIVE_SHFT                                     0x5
#define HWIO_SSC_SCC_LPASS_CORE_QHM_QCHANNEL_CTL_QHM_DENY_BMSK                                      0x10
#define HWIO_SSC_SCC_LPASS_CORE_QHM_QCHANNEL_CTL_QHM_DENY_SHFT                                       0x4
#define HWIO_SSC_SCC_LPASS_CORE_QHM_QCHANNEL_CTL_QHM_ACCEPTN_BMSK                                    0x8
#define HWIO_SSC_SCC_LPASS_CORE_QHM_QCHANNEL_CTL_QHM_ACCEPTN_SHFT                                    0x3
#define HWIO_SSC_SCC_LPASS_CORE_QHM_QCHANNEL_CTL_QHM_OVERRIDE_EN_BMSK                                0x4
#define HWIO_SSC_SCC_LPASS_CORE_QHM_QCHANNEL_CTL_QHM_OVERRIDE_EN_SHFT                                0x2
#define HWIO_SSC_SCC_LPASS_CORE_QHM_QCHANNEL_CTL_QHM_FORCE_REQN_BMSK                                 0x2
#define HWIO_SSC_SCC_LPASS_CORE_QHM_QCHANNEL_CTL_QHM_FORCE_REQN_SHFT                                 0x1
#define HWIO_SSC_SCC_LPASS_CORE_QHM_QCHANNEL_CTL_QHM_QREQN_BMSK                                      0x1
#define HWIO_SSC_SCC_LPASS_CORE_QHM_QCHANNEL_CTL_QHM_QREQN_SHFT                                      0x0

#define HWIO_SSC_SCC_LPASS_CORE_QHS_QCHANNEL_CTL_ADDR                                         (SSC_SCC_SCC_REG_REG_BASE      + 0x00011004)
#define HWIO_SSC_SCC_LPASS_CORE_QHS_QCHANNEL_CTL_OFFS                                         (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00011004)
#define HWIO_SSC_SCC_LPASS_CORE_QHS_QCHANNEL_CTL_RMSK                                               0x3f
#define HWIO_SSC_SCC_LPASS_CORE_QHS_QCHANNEL_CTL_IN          \
        in_dword_masked(HWIO_SSC_SCC_LPASS_CORE_QHS_QCHANNEL_CTL_ADDR, HWIO_SSC_SCC_LPASS_CORE_QHS_QCHANNEL_CTL_RMSK)
#define HWIO_SSC_SCC_LPASS_CORE_QHS_QCHANNEL_CTL_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_LPASS_CORE_QHS_QCHANNEL_CTL_ADDR, m)
#define HWIO_SSC_SCC_LPASS_CORE_QHS_QCHANNEL_CTL_OUT(v)      \
        out_dword(HWIO_SSC_SCC_LPASS_CORE_QHS_QCHANNEL_CTL_ADDR,v)
#define HWIO_SSC_SCC_LPASS_CORE_QHS_QCHANNEL_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_LPASS_CORE_QHS_QCHANNEL_CTL_ADDR,m,v,HWIO_SSC_SCC_LPASS_CORE_QHS_QCHANNEL_CTL_IN)
#define HWIO_SSC_SCC_LPASS_CORE_QHS_QCHANNEL_CTL_QHS_ACTIVE_BMSK                                    0x20
#define HWIO_SSC_SCC_LPASS_CORE_QHS_QCHANNEL_CTL_QHS_ACTIVE_SHFT                                     0x5
#define HWIO_SSC_SCC_LPASS_CORE_QHS_QCHANNEL_CTL_QHS_DENY_BMSK                                      0x10
#define HWIO_SSC_SCC_LPASS_CORE_QHS_QCHANNEL_CTL_QHS_DENY_SHFT                                       0x4
#define HWIO_SSC_SCC_LPASS_CORE_QHS_QCHANNEL_CTL_QHS_ACCEPTN_BMSK                                    0x8
#define HWIO_SSC_SCC_LPASS_CORE_QHS_QCHANNEL_CTL_QHS_ACCEPTN_SHFT                                    0x3
#define HWIO_SSC_SCC_LPASS_CORE_QHS_QCHANNEL_CTL_QHS_OVERRIDE_EN_BMSK                                0x4
#define HWIO_SSC_SCC_LPASS_CORE_QHS_QCHANNEL_CTL_QHS_OVERRIDE_EN_SHFT                                0x2
#define HWIO_SSC_SCC_LPASS_CORE_QHS_QCHANNEL_CTL_QHS_FORCE_REQN_BMSK                                 0x2
#define HWIO_SSC_SCC_LPASS_CORE_QHS_QCHANNEL_CTL_QHS_FORCE_REQN_SHFT                                 0x1
#define HWIO_SSC_SCC_LPASS_CORE_QHS_QCHANNEL_CTL_QHS_QREQN_BMSK                                      0x1
#define HWIO_SSC_SCC_LPASS_CORE_QHS_QCHANNEL_CTL_QHS_QREQN_SHFT                                      0x0

#define HWIO_SSC_SCC_SPARE_1_ADDR                                                             (SSC_SCC_SCC_REG_REG_BASE      + 0x0001f000)
#define HWIO_SSC_SCC_SPARE_1_OFFS                                                             (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0001f000)
#define HWIO_SSC_SCC_SPARE_1_RMSK                                                             0xffffffff
#define HWIO_SSC_SCC_SPARE_1_IN          \
        in_dword_masked(HWIO_SSC_SCC_SPARE_1_ADDR, HWIO_SSC_SCC_SPARE_1_RMSK)
#define HWIO_SSC_SCC_SPARE_1_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_SPARE_1_ADDR, m)
#define HWIO_SSC_SCC_SPARE_1_OUT(v)      \
        out_dword(HWIO_SSC_SCC_SPARE_1_ADDR,v)
#define HWIO_SSC_SCC_SPARE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_SPARE_1_ADDR,m,v,HWIO_SSC_SCC_SPARE_1_IN)
#define HWIO_SSC_SCC_SPARE_1_SCC_SPARE_IN_BMSK                                                0xffff0000
#define HWIO_SSC_SCC_SPARE_1_SCC_SPARE_IN_SHFT                                                      0x10
#define HWIO_SSC_SCC_SPARE_1_SCC_SPARE_OUT_BMSK                                                   0xffff
#define HWIO_SSC_SCC_SPARE_1_SCC_SPARE_OUT_SHFT                                                      0x0

#define HWIO_SSC_SCC_SPARE_2_ADDR                                                             (SSC_SCC_SCC_REG_REG_BASE      + 0x0001e000)
#define HWIO_SSC_SCC_SPARE_2_OFFS                                                             (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0001e000)
#define HWIO_SSC_SCC_SPARE_2_RMSK                                                             0xffffffff
#define HWIO_SSC_SCC_SPARE_2_IN          \
        in_dword_masked(HWIO_SSC_SCC_SPARE_2_ADDR, HWIO_SSC_SCC_SPARE_2_RMSK)
#define HWIO_SSC_SCC_SPARE_2_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_SPARE_2_ADDR, m)
#define HWIO_SSC_SCC_SPARE_2_OUT(v)      \
        out_dword(HWIO_SSC_SCC_SPARE_2_ADDR,v)
#define HWIO_SSC_SCC_SPARE_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_SPARE_2_ADDR,m,v,HWIO_SSC_SCC_SPARE_2_IN)
#define HWIO_SSC_SCC_SPARE_2_SCC_SPARE_IN_BMSK                                                0xffff0000
#define HWIO_SSC_SCC_SPARE_2_SCC_SPARE_IN_SHFT                                                      0x10
#define HWIO_SSC_SCC_SPARE_2_SCC_SPARE_OUT_BMSK                                                   0xffff
#define HWIO_SSC_SCC_SPARE_2_SCC_SPARE_OUT_SHFT                                                      0x0

#define HWIO_SSC_SCC_LPASS_LPI_GDS_FWD_CTRL_ADDR                                              (SSC_SCC_SCC_REG_REG_BASE      + 0x0001a000)
#define HWIO_SSC_SCC_LPASS_LPI_GDS_FWD_CTRL_OFFS                                              (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x0001a000)
#define HWIO_SSC_SCC_LPASS_LPI_GDS_FWD_CTRL_RMSK                                                     0x3
#define HWIO_SSC_SCC_LPASS_LPI_GDS_FWD_CTRL_IN          \
        in_dword_masked(HWIO_SSC_SCC_LPASS_LPI_GDS_FWD_CTRL_ADDR, HWIO_SSC_SCC_LPASS_LPI_GDS_FWD_CTRL_RMSK)
#define HWIO_SSC_SCC_LPASS_LPI_GDS_FWD_CTRL_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_LPASS_LPI_GDS_FWD_CTRL_ADDR, m)
#define HWIO_SSC_SCC_LPASS_LPI_GDS_FWD_CTRL_OUT(v)      \
        out_dword(HWIO_SSC_SCC_LPASS_LPI_GDS_FWD_CTRL_ADDR,v)
#define HWIO_SSC_SCC_LPASS_LPI_GDS_FWD_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_LPASS_LPI_GDS_FWD_CTRL_ADDR,m,v,HWIO_SSC_SCC_LPASS_LPI_GDS_FWD_CTRL_IN)
#define HWIO_SSC_SCC_LPASS_LPI_GDS_FWD_CTRL_PWR_DWN_COMPLETE_MASK_BMSK                               0x2
#define HWIO_SSC_SCC_LPASS_LPI_GDS_FWD_CTRL_PWR_DWN_COMPLETE_MASK_SHFT                               0x1
#define HWIO_SSC_SCC_LPASS_LPI_GDS_FWD_CTRL_COLLAPSE_EN_BMSK                                         0x1
#define HWIO_SSC_SCC_LPASS_LPI_GDS_FWD_CTRL_COLLAPSE_EN_SHFT                                         0x0

#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_ADDR                                             (SSC_SCC_SCC_REG_REG_BASE      + 0x00020000)
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_OFFS                                             (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00020000)
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_RMSK                                                  0xfff
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_IN          \
        in_dword_masked(HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_ADDR, HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_RMSK)
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_ADDR, m)
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_OUT(v)      \
        out_dword(HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_ADDR,v)
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_ADDR,m,v,HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_IN)
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_CORE_CLK_ENA_BMSK                               0x800
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_CORE_CLK_ENA_SHFT                                 0xb
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_CORE_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_CORE_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_2X_CORE_CLK_ENA_BMSK                            0x400
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_2X_CORE_CLK_ENA_SHFT                              0xa
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_2X_CORE_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_2X_CORE_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_SE6_CLK_ENA_BMSK                                0x200
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_SE6_CLK_ENA_SHFT                                  0x9
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_SE6_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_SE6_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_SE5_CLK_ENA_BMSK                                0x100
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_SE5_CLK_ENA_SHFT                                  0x8
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_SE5_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_SE5_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_SE4_CLK_ENA_BMSK                                 0x80
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_SE4_CLK_ENA_SHFT                                  0x7
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_SE4_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_SE4_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_SE3_CLK_ENA_BMSK                                 0x40
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_SE3_CLK_ENA_SHFT                                  0x6
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_SE3_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_SE3_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_SE2_CLK_ENA_BMSK                                 0x20
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_SE2_CLK_ENA_SHFT                                  0x5
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_SE2_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_SE2_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_SE1_CLK_ENA_BMSK                                 0x10
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_SE1_CLK_ENA_SHFT                                  0x4
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_SE1_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_SE1_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_SE0_CLK_ENA_BMSK                                  0x8
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_SE0_CLK_ENA_SHFT                                  0x3
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_SE0_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_SE0_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_SLEEP_CLK_ENA_BMSK                                0x4
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_SLEEP_CLK_ENA_SHFT                                0x2
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_SLEEP_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_SLEEP_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_M_HCLK_ENA_BMSK                                   0x2
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_M_HCLK_ENA_SHFT                                   0x1
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_M_HCLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_M_HCLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_S_HCLK_ENA_BMSK                                   0x1
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_S_HCLK_ENA_SHFT                                   0x0
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_S_HCLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_SSC_SCC_TZ_CLOCK_BRANCH_EN_VOTE_QUPV3_S_HCLK_ENA_ENABLE_FVAL                            0x1

#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_ADDR                                           (SSC_SCC_SCC_REG_REG_BASE      + 0x00021000)
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_OFFS                                           (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00021000)
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_RMSK                                                0xfff
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_IN          \
        in_dword_masked(HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_ADDR, HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_RMSK)
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_ADDR, m)
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_OUT(v)      \
        out_dword(HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_ADDR,v)
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_ADDR,m,v,HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_IN)
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_CORE_CLK_ENA_BMSK                             0x800
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_CORE_CLK_ENA_SHFT                               0xb
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_CORE_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_CORE_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_2X_CORE_CLK_ENA_BMSK                          0x400
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_2X_CORE_CLK_ENA_SHFT                            0xa
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_2X_CORE_CLK_ENA_DISABLE_FVAL                    0x0
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_2X_CORE_CLK_ENA_ENABLE_FVAL                     0x1
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_SE6_CLK_ENA_BMSK                              0x200
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_SE6_CLK_ENA_SHFT                                0x9
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_SE6_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_SE6_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_SE5_CLK_ENA_BMSK                              0x100
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_SE5_CLK_ENA_SHFT                                0x8
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_SE5_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_SE5_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_SE4_CLK_ENA_BMSK                               0x80
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_SE4_CLK_ENA_SHFT                                0x7
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_SE4_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_SE4_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_SE3_CLK_ENA_BMSK                               0x40
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_SE3_CLK_ENA_SHFT                                0x6
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_SE3_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_SE3_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_SE2_CLK_ENA_BMSK                               0x20
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_SE2_CLK_ENA_SHFT                                0x5
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_SE2_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_SE2_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_SE1_CLK_ENA_BMSK                               0x10
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_SE1_CLK_ENA_SHFT                                0x4
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_SE1_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_SE1_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_SE0_CLK_ENA_BMSK                                0x8
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_SE0_CLK_ENA_SHFT                                0x3
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_SE0_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_SE0_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_SLEEP_CLK_ENA_BMSK                              0x4
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_SLEEP_CLK_ENA_SHFT                              0x2
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_SLEEP_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_SLEEP_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_M_HCLK_ENA_BMSK                                 0x2
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_M_HCLK_ENA_SHFT                                 0x1
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_M_HCLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_M_HCLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_S_HCLK_ENA_BMSK                                 0x1
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_S_HCLK_ENA_SHFT                                 0x0
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_S_HCLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_SSC_SCC_HLOS_CLOCK_BRANCH_EN_VOTE_QUPV3_S_HCLK_ENA_ENABLE_FVAL                          0x1

#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_ADDR                                            (SSC_SCC_SCC_REG_REG_BASE      + 0x00022000)
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_OFFS                                            (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00022000)
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_RMSK                                                 0xfff
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_IN          \
        in_dword_masked(HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_ADDR, HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_RMSK)
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_ADDR, m)
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_OUT(v)      \
        out_dword(HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_ADDR,v)
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_ADDR,m,v,HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_IN)
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_CORE_CLK_ENA_BMSK                              0x800
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_CORE_CLK_ENA_SHFT                                0xb
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_CORE_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_CORE_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_2X_CORE_CLK_ENA_BMSK                           0x400
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_2X_CORE_CLK_ENA_SHFT                             0xa
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_2X_CORE_CLK_ENA_DISABLE_FVAL                     0x0
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_2X_CORE_CLK_ENA_ENABLE_FVAL                      0x1
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_SE6_CLK_ENA_BMSK                               0x200
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_SE6_CLK_ENA_SHFT                                 0x9
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_SE6_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_SE6_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_SE5_CLK_ENA_BMSK                               0x100
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_SE5_CLK_ENA_SHFT                                 0x8
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_SE5_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_SE5_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_SE4_CLK_ENA_BMSK                                0x80
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_SE4_CLK_ENA_SHFT                                 0x7
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_SE4_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_SE4_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_SE3_CLK_ENA_BMSK                                0x40
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_SE3_CLK_ENA_SHFT                                 0x6
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_SE3_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_SE3_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_SE2_CLK_ENA_BMSK                                0x20
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_SE2_CLK_ENA_SHFT                                 0x5
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_SE2_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_SE2_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_SE1_CLK_ENA_BMSK                                0x10
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_SE1_CLK_ENA_SHFT                                 0x4
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_SE1_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_SE1_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_SE0_CLK_ENA_BMSK                                 0x8
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_SE0_CLK_ENA_SHFT                                 0x3
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_SE0_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_SE0_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_SLEEP_CLK_ENA_BMSK                               0x4
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_SLEEP_CLK_ENA_SHFT                               0x2
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_SLEEP_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_SLEEP_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_M_HCLK_ENA_BMSK                                  0x2
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_M_HCLK_ENA_SHFT                                  0x1
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_M_HCLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_M_HCLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_S_HCLK_ENA_BMSK                                  0x1
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_S_HCLK_ENA_SHFT                                  0x0
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_S_HCLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_SSC_SCC_SDC_CLOCK_BRANCH_EN_VOTE_QUPV3_S_HCLK_ENA_ENABLE_FVAL                           0x1

#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_ADDR                                             (SSC_SCC_SCC_REG_REG_BASE      + 0x00023000)
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_OFFS                                             (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x00023000)
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_RMSK                                                  0xfff
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_IN          \
        in_dword_masked(HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_ADDR, HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_RMSK)
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_ADDR, m)
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_OUT(v)      \
        out_dword(HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_ADDR,v)
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_ADDR,m,v,HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_IN)
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_CORE_CLK_ENA_BMSK                               0x800
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_CORE_CLK_ENA_SHFT                                 0xb
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_CORE_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_CORE_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_2X_CORE_CLK_ENA_BMSK                            0x400
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_2X_CORE_CLK_ENA_SHFT                              0xa
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_2X_CORE_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_2X_CORE_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_SE6_CLK_ENA_BMSK                                0x200
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_SE6_CLK_ENA_SHFT                                  0x9
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_SE6_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_SE6_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_SE5_CLK_ENA_BMSK                                0x100
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_SE5_CLK_ENA_SHFT                                  0x8
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_SE5_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_SE5_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_SE4_CLK_ENA_BMSK                                 0x80
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_SE4_CLK_ENA_SHFT                                  0x7
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_SE4_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_SE4_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_SE3_CLK_ENA_BMSK                                 0x40
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_SE3_CLK_ENA_SHFT                                  0x6
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_SE3_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_SE3_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_SE2_CLK_ENA_BMSK                                 0x20
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_SE2_CLK_ENA_SHFT                                  0x5
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_SE2_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_SE2_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_SE1_CLK_ENA_BMSK                                 0x10
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_SE1_CLK_ENA_SHFT                                  0x4
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_SE1_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_SE1_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_SE0_CLK_ENA_BMSK                                  0x8
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_SE0_CLK_ENA_SHFT                                  0x3
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_SE0_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_SE0_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_SLEEP_CLK_ENA_BMSK                                0x4
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_SLEEP_CLK_ENA_SHFT                                0x2
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_SLEEP_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_SLEEP_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_M_HCLK_ENA_BMSK                                   0x2
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_M_HCLK_ENA_SHFT                                   0x1
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_M_HCLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_M_HCLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_S_HCLK_ENA_BMSK                                   0x1
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_S_HCLK_ENA_SHFT                                   0x0
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_S_HCLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_SSC_SCC_Q6_CLOCK_BRANCH_EN_VOTE_QUPV3_S_HCLK_ENA_ENABLE_FVAL                            0x1

#define HWIO_SSC_SCC_AUDIO_CORE_GDSC_OVRD_ADDR                                                (SSC_SCC_SCC_REG_REG_BASE      + 0x000090a8)
#define HWIO_SSC_SCC_AUDIO_CORE_GDSC_OVRD_OFFS                                                (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000090a8)
#define HWIO_SSC_SCC_AUDIO_CORE_GDSC_OVRD_RMSK                                                       0x3
#define HWIO_SSC_SCC_AUDIO_CORE_GDSC_OVRD_IN          \
        in_dword_masked(HWIO_SSC_SCC_AUDIO_CORE_GDSC_OVRD_ADDR, HWIO_SSC_SCC_AUDIO_CORE_GDSC_OVRD_RMSK)
#define HWIO_SSC_SCC_AUDIO_CORE_GDSC_OVRD_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_AUDIO_CORE_GDSC_OVRD_ADDR, m)
#define HWIO_SSC_SCC_AUDIO_CORE_GDSC_OVRD_OUT(v)      \
        out_dword(HWIO_SSC_SCC_AUDIO_CORE_GDSC_OVRD_ADDR,v)
#define HWIO_SSC_SCC_AUDIO_CORE_GDSC_OVRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_AUDIO_CORE_GDSC_OVRD_ADDR,m,v,HWIO_SSC_SCC_AUDIO_CORE_GDSC_OVRD_IN)
#define HWIO_SSC_SCC_AUDIO_CORE_GDSC_OVRD_SW_OVERRIDE_BMSK                                           0x2
#define HWIO_SSC_SCC_AUDIO_CORE_GDSC_OVRD_SW_OVERRIDE_SHFT                                           0x1
#define HWIO_SSC_SCC_AUDIO_CORE_GDSC_OVRD_SW_OVERRIDE_DISABLE_FVAL                                   0x0
#define HWIO_SSC_SCC_AUDIO_CORE_GDSC_OVRD_SW_OVERRIDE_ENABLE_FVAL                                    0x1
#define HWIO_SSC_SCC_AUDIO_CORE_GDSC_OVRD_RETAIN_FF_ENABLE_BMSK                                      0x1
#define HWIO_SSC_SCC_AUDIO_CORE_GDSC_OVRD_RETAIN_FF_ENABLE_SHFT                                      0x0
#define HWIO_SSC_SCC_AUDIO_CORE_GDSC_OVRD_RETAIN_FF_ENABLE_DISABLE_FVAL                              0x0
#define HWIO_SSC_SCC_AUDIO_CORE_GDSC_OVRD_RETAIN_FF_ENABLE_ENABLE_FVAL                               0x1

#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_ADDR                                               (SSC_SCC_SCC_REG_REG_BASE      + 0x000090ac)
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_OFFS                                               (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000090ac)
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_RMSK                                               0xffffdfff
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IN          \
        in_dword_masked(HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_ADDR, HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_RMSK)
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_ADDR, m)
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_OUT(v)      \
        out_dword(HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_ADDR,v)
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_ADDR,m,v,HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IN)
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_PWR_ON_STATUS_BMSK                                 0x80000000
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_PWR_ON_STATUS_SHFT                                       0x1f
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_RESERVE_30_15_BMSK                                 0x7fff8000
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_RESERVE_30_15_SHFT                                        0xf
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_COLLAPSE_OUT_BMSK                                      0x4000
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_COLLAPSE_OUT_SHFT                                         0xe
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_HALT_ACK_TIMEOUT_BMSK                                  0x1fe0
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_HALT_ACK_TIMEOUT_SHFT                                     0x5
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_GDS_HW_STATE_BMSK                                        0x1e
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_GDS_HW_STATE_SHFT                                         0x1
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_SW_OVERRIDE_BMSK                                          0x1
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_SW_OVERRIDE_SHFT                                          0x0

#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_STATUS_ADDR                                        (SSC_SCC_SCC_REG_REG_BASE      + 0x000090b0)
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_STATUS_OFFS                                        (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000090b0)
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_STATUS_RMSK                                        0xffffffff
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_STATUS_IN          \
        in_dword_masked(HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_STATUS_ADDR, HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_STATUS_RMSK)
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_STATUS_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_STATUS_ADDR, m)
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_STATUS_RESERVE_21_31_BMSK                          0xffe00000
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_STATUS_RESERVE_21_31_SHFT                                0x15
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_STATUS_DVM_HALT1_PWR_DOWN_ACK_STATUS_BMSK            0x100000
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_STATUS_DVM_HALT1_PWR_DOWN_ACK_STATUS_SHFT                0x14
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_STATUS_RESERVE_17_19_BMSK                             0xe0000
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_STATUS_RESERVE_17_19_SHFT                                0x11
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_STATUS_DVM_HALT1_PWR_UP_ACK_STATUS_BMSK               0x10000
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_STATUS_DVM_HALT1_PWR_UP_ACK_STATUS_SHFT                  0x10
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_STATUS_RESERVE_13_15_BMSK                              0xe000
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_STATUS_RESERVE_13_15_SHFT                                 0xd
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_STATUS_HALT1_PWR_DOWN_ACK_STATUS_BMSK                  0x1000
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_STATUS_HALT1_PWR_DOWN_ACK_STATUS_SHFT                     0xc
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_STATUS_RESERVE_9_11_BMSK                                0xe00
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_STATUS_RESERVE_9_11_SHFT                                  0x9
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_STATUS_HALT1_PWR_UP_ACK_STATUS_BMSK                     0x100
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_STATUS_HALT1_PWR_UP_ACK_STATUS_SHFT                       0x8
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_STATUS_RESERVE_7_5_BMSK                                  0xe0
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_STATUS_RESERVE_7_5_SHFT                                   0x5
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_STATUS_HALT2_PWR_DOWN_ACK_STATUS_BMSK                    0x10
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_STATUS_HALT2_PWR_DOWN_ACK_STATUS_SHFT                     0x4
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_STATUS_RESERVE_3_1_BMSK                                   0xe
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_STATUS_RESERVE_3_1_SHFT                                   0x1
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_STATUS_HALT2_PWR_UP_ACK_STATUS_BMSK                       0x1
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_STATUS_HALT2_PWR_UP_ACK_STATUS_SHFT                       0x0

#define HWIO_SSC_SCC_LPASS_AON_HALT_REQ_GDS_HW_CTRL_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000090b4)
#define HWIO_SSC_SCC_LPASS_AON_HALT_REQ_GDS_HW_CTRL_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000090b4)
#define HWIO_SSC_SCC_LPASS_AON_HALT_REQ_GDS_HW_CTRL_RMSK                                            0x3f
#define HWIO_SSC_SCC_LPASS_AON_HALT_REQ_GDS_HW_CTRL_IN          \
        in_dword_masked(HWIO_SSC_SCC_LPASS_AON_HALT_REQ_GDS_HW_CTRL_ADDR, HWIO_SSC_SCC_LPASS_AON_HALT_REQ_GDS_HW_CTRL_RMSK)
#define HWIO_SSC_SCC_LPASS_AON_HALT_REQ_GDS_HW_CTRL_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_LPASS_AON_HALT_REQ_GDS_HW_CTRL_ADDR, m)
#define HWIO_SSC_SCC_LPASS_AON_HALT_REQ_GDS_HW_CTRL_OUT(v)      \
        out_dword(HWIO_SSC_SCC_LPASS_AON_HALT_REQ_GDS_HW_CTRL_ADDR,v)
#define HWIO_SSC_SCC_LPASS_AON_HALT_REQ_GDS_HW_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_LPASS_AON_HALT_REQ_GDS_HW_CTRL_ADDR,m,v,HWIO_SSC_SCC_LPASS_AON_HALT_REQ_GDS_HW_CTRL_IN)
#define HWIO_SSC_SCC_LPASS_AON_HALT_REQ_GDS_HW_CTRL_DVM_HALT_REQ_BMSK                               0x20
#define HWIO_SSC_SCC_LPASS_AON_HALT_REQ_GDS_HW_CTRL_DVM_HALT_REQ_SHFT                                0x5
#define HWIO_SSC_SCC_LPASS_AON_HALT_REQ_GDS_HW_CTRL_MMU_TBU_HALT_REQ_BMSK                           0x1e
#define HWIO_SSC_SCC_LPASS_AON_HALT_REQ_GDS_HW_CTRL_MMU_TBU_HALT_REQ_SHFT                            0x1
#define HWIO_SSC_SCC_LPASS_AON_HALT_REQ_GDS_HW_CTRL_NOC_HALT_REQ_BMSK                                0x1
#define HWIO_SSC_SCC_LPASS_AON_HALT_REQ_GDS_HW_CTRL_NOC_HALT_REQ_SHFT                                0x0

#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_STATUS_ADDR                                    (SSC_SCC_SCC_REG_REG_BASE      + 0x000090b8)
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_STATUS_OFFS                                    (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000090b8)
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_STATUS_RMSK                                           0x1
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_STATUS_IN          \
        in_dword_masked(HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_STATUS_ADDR, HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_STATUS_RMSK)
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_STATUS_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_STATUS_ADDR, m)
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_STATUS_STATUS_BMSK                                    0x1
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_STATUS_STATUS_SHFT                                    0x0

#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_MASK_ADDR                                      (SSC_SCC_SCC_REG_REG_BASE      + 0x000090bc)
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_MASK_OFFS                                      (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000090bc)
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_MASK_RMSK                                             0x3
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_MASK_IN          \
        in_dword_masked(HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_MASK_ADDR, HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_MASK_RMSK)
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_MASK_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_MASK_ADDR, m)
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_MASK_OUT(v)      \
        out_dword(HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_MASK_ADDR,v)
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_MASK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_MASK_ADDR,m,v,HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_MASK_IN)
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_MASK_APCS_MASK_BMSK                                   0x2
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_MASK_APCS_MASK_SHFT                                   0x1
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_MASK_SMMU_MASK_BMSK                                   0x1
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_MASK_SMMU_MASK_SHFT                                   0x0

#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_CLEAR_ADDR                                     (SSC_SCC_SCC_REG_REG_BASE      + 0x000090c0)
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_CLEAR_OFFS                                     (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000090c0)
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_CLEAR_RMSK                                            0x1
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_CLEAR_IN          \
        in_dword_masked(HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_CLEAR_ADDR, HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_CLEAR_RMSK)
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_CLEAR_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_CLEAR_ADDR, m)
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_CLEAR_OUT(v)      \
        out_dword(HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_CLEAR_ADDR,v)
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_CLEAR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_CLEAR_ADDR,m,v,HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_CLEAR_IN)
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_CLEAR_CLEAR_BMSK                                      0x1
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_IRQ_CLEAR_CLEAR_SHFT                                      0x0

#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_SPARE_ADDR                                         (SSC_SCC_SCC_REG_REG_BASE      + 0x000090c4)
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_SPARE_OFFS                                         (SSC_SCC_SCC_REG_REG_BASE_OFFS + 0x000090c4)
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_SPARE_RMSK                                               0xff
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_SPARE_IN          \
        in_dword_masked(HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_SPARE_ADDR, HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_SPARE_RMSK)
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_SPARE_INM(m)      \
        in_dword_masked(HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_SPARE_ADDR, m)
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_SPARE_OUT(v)      \
        out_dword(HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_SPARE_ADDR,v)
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_SPARE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_SPARE_ADDR,m,v,HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_SPARE_IN)
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_SPARE_SPARE_BMSK                                         0xff
#define HWIO_SSC_SCC_LPASS_AON_GDS_HW_CTRL_SPARE_SPARE_SHFT                                          0x0

/*----------------------------------------------------------------------------
 * MODULE: SSC_QDSP6V65SS_PUB
 *--------------------------------------------------------------------------*/

#define SSC_QDSP6V65SS_PUB_REG_BASE                                                 (LPASS_BASE      + 0x00400000)
#define SSC_QDSP6V65SS_PUB_REG_BASE_OFFS                                            0x00400000

#define HWIO_SSC_QDSP6SS_VERSION_ADDR                                               (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000000)
#define HWIO_SSC_QDSP6SS_VERSION_OFFS                                               (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000000)
#define HWIO_SSC_QDSP6SS_VERSION_RMSK                                               0xffffffff
#define HWIO_SSC_QDSP6SS_VERSION_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_VERSION_ADDR, HWIO_SSC_QDSP6SS_VERSION_RMSK)
#define HWIO_SSC_QDSP6SS_VERSION_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_VERSION_ADDR, m)
#define HWIO_SSC_QDSP6SS_VERSION_MAJOR_BMSK                                         0xf0000000
#define HWIO_SSC_QDSP6SS_VERSION_MAJOR_SHFT                                               0x1c
#define HWIO_SSC_QDSP6SS_VERSION_MINOR_BMSK                                          0xfff0000
#define HWIO_SSC_QDSP6SS_VERSION_MINOR_SHFT                                               0x10
#define HWIO_SSC_QDSP6SS_VERSION_STEP_BMSK                                              0xffff
#define HWIO_SSC_QDSP6SS_VERSION_STEP_SHFT                                                 0x0

#define HWIO_SSC_QDSP6SS_CONFIG_ID_ADDR                                             (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000004)
#define HWIO_SSC_QDSP6SS_CONFIG_ID_OFFS                                             (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000004)
#define HWIO_SSC_QDSP6SS_CONFIG_ID_RMSK                                             0xfff1ff3f
#define HWIO_SSC_QDSP6SS_CONFIG_ID_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_CONFIG_ID_ADDR, HWIO_SSC_QDSP6SS_CONFIG_ID_RMSK)
#define HWIO_SSC_QDSP6SS_CONFIG_ID_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_CONFIG_ID_ADDR, m)
#define HWIO_SSC_QDSP6SS_CONFIG_ID_NUM_L2VIC_SRC_BMSK                               0xfff00000
#define HWIO_SSC_QDSP6SS_CONFIG_ID_NUM_L2VIC_SRC_SHFT                                     0x14
#define HWIO_SSC_QDSP6SS_CONFIG_ID_ZMEAS_PRESENT_BMSK                                  0x10000
#define HWIO_SSC_QDSP6SS_CONFIG_ID_ZMEAS_PRESENT_SHFT                                     0x10
#define HWIO_SSC_QDSP6SS_CONFIG_ID_PMIC_IF_PRESENT_BMSK                                 0x8000
#define HWIO_SSC_QDSP6SS_CONFIG_ID_PMIC_IF_PRESENT_SHFT                                    0xf
#define HWIO_SSC_QDSP6SS_CONFIG_ID_IN_SUBSYSTEM_BMSK                                    0x7000
#define HWIO_SSC_QDSP6SS_CONFIG_ID_IN_SUBSYSTEM_SHFT                                       0xc
#define HWIO_SSC_QDSP6SS_CONFIG_ID_IN_SUBSYSTEM_UNKNOWN_FVAL                               0x0
#define HWIO_SSC_QDSP6SS_CONFIG_ID_IN_SUBSYSTEM_QDSP6SS_IN_LPASS_FVAL                      0x1
#define HWIO_SSC_QDSP6SS_CONFIG_ID_IN_SUBSYSTEM_QDSP6SS_IN_SSC_FVAL                        0x2
#define HWIO_SSC_QDSP6SS_CONFIG_ID_IN_SUBSYSTEM_QDSP6SS_IN_MSS_FVAL                        0x3
#define HWIO_SSC_QDSP6SS_CONFIG_ID_IN_SUBSYSTEM_QDSP6SS_IN_CSS_FVAL                        0x4
#define HWIO_SSC_QDSP6SS_CONFIG_ID_LDO_PRESENT_BMSK                                      0x800
#define HWIO_SSC_QDSP6SS_CONFIG_ID_LDO_PRESENT_SHFT                                        0xb
#define HWIO_SSC_QDSP6SS_CONFIG_ID_BHS_PRESENT_BMSK                                      0x400
#define HWIO_SSC_QDSP6SS_CONFIG_ID_BHS_PRESENT_SHFT                                        0xa
#define HWIO_SSC_QDSP6SS_CONFIG_ID_PLL_VOTE_BMSK                                         0x200
#define HWIO_SSC_QDSP6SS_CONFIG_ID_PLL_VOTE_SHFT                                           0x9
#define HWIO_SSC_QDSP6SS_CONFIG_ID_PLL_PRESENT_BMSK                                      0x100
#define HWIO_SSC_QDSP6SS_CONFIG_ID_PLL_PRESENT_SHFT                                        0x8
#define HWIO_SSC_QDSP6SS_CONFIG_ID_L2_SIZE_BMSK                                           0x3f
#define HWIO_SSC_QDSP6SS_CONFIG_ID_L2_SIZE_SHFT                                            0x0

#define HWIO_SSC_QDSP6SS_RST_EVB_ADDR                                               (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000010)
#define HWIO_SSC_QDSP6SS_RST_EVB_OFFS                                               (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000010)
#define HWIO_SSC_QDSP6SS_RST_EVB_RMSK                                                0xffffff0
#define HWIO_SSC_QDSP6SS_RST_EVB_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_RST_EVB_ADDR, HWIO_SSC_QDSP6SS_RST_EVB_RMSK)
#define HWIO_SSC_QDSP6SS_RST_EVB_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_RST_EVB_ADDR, m)
#define HWIO_SSC_QDSP6SS_RST_EVB_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_RST_EVB_ADDR,v)
#define HWIO_SSC_QDSP6SS_RST_EVB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_RST_EVB_ADDR,m,v,HWIO_SSC_QDSP6SS_RST_EVB_IN)
#define HWIO_SSC_QDSP6SS_RST_EVB_EVB_BMSK                                            0xffffff0
#define HWIO_SSC_QDSP6SS_RST_EVB_EVB_SHFT                                                  0x4

#define HWIO_SSC_QDSP6SS_DBG_CFG_ADDR                                               (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000018)
#define HWIO_SSC_QDSP6SS_DBG_CFG_OFFS                                               (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000018)
#define HWIO_SSC_QDSP6SS_DBG_CFG_RMSK                                               0xffff0002
#define HWIO_SSC_QDSP6SS_DBG_CFG_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_DBG_CFG_ADDR, HWIO_SSC_QDSP6SS_DBG_CFG_RMSK)
#define HWIO_SSC_QDSP6SS_DBG_CFG_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_DBG_CFG_ADDR, m)
#define HWIO_SSC_QDSP6SS_DBG_CFG_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_DBG_CFG_ADDR,v)
#define HWIO_SSC_QDSP6SS_DBG_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_DBG_CFG_ADDR,m,v,HWIO_SSC_QDSP6SS_DBG_CFG_IN)
#define HWIO_SSC_QDSP6SS_DBG_CFG_DBG_SW_REG_BMSK                                    0xff000000
#define HWIO_SSC_QDSP6SS_DBG_CFG_DBG_SW_REG_SHFT                                          0x18
#define HWIO_SSC_QDSP6SS_DBG_CFG_DBG_SPARE_BMSK                                       0xff0000
#define HWIO_SSC_QDSP6SS_DBG_CFG_DBG_SPARE_SHFT                                           0x10
#define HWIO_SSC_QDSP6SS_DBG_CFG_CTI_TIHS_ENA_BMSK                                         0x2
#define HWIO_SSC_QDSP6SS_DBG_CFG_CTI_TIHS_ENA_SHFT                                         0x1

#define HWIO_SSC_QDSP6SS_RET_CFG_ADDR                                               (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x0000001c)
#define HWIO_SSC_QDSP6SS_RET_CFG_OFFS                                               (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x0000001c)
#define HWIO_SSC_QDSP6SS_RET_CFG_RMSK                                                      0x1
#define HWIO_SSC_QDSP6SS_RET_CFG_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_RET_CFG_ADDR, HWIO_SSC_QDSP6SS_RET_CFG_RMSK)
#define HWIO_SSC_QDSP6SS_RET_CFG_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_RET_CFG_ADDR, m)
#define HWIO_SSC_QDSP6SS_RET_CFG_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_RET_CFG_ADDR,v)
#define HWIO_SSC_QDSP6SS_RET_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_RET_CFG_ADDR,m,v,HWIO_SSC_QDSP6SS_RET_CFG_IN)
#define HWIO_SSC_QDSP6SS_RET_CFG_RET_ARES_ENA_BMSK                                         0x1
#define HWIO_SSC_QDSP6SS_RET_CFG_RET_ARES_ENA_SHFT                                         0x0

#define HWIO_SSC_QDSP6SS_CORE_CBCR_ADDR                                             (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000020)
#define HWIO_SSC_QDSP6SS_CORE_CBCR_OFFS                                             (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000020)
#define HWIO_SSC_QDSP6SS_CORE_CBCR_RMSK                                             0x80000001
#define HWIO_SSC_QDSP6SS_CORE_CBCR_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_CORE_CBCR_ADDR, HWIO_SSC_QDSP6SS_CORE_CBCR_RMSK)
#define HWIO_SSC_QDSP6SS_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_CORE_CBCR_ADDR, m)
#define HWIO_SSC_QDSP6SS_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_CORE_CBCR_ADDR,v)
#define HWIO_SSC_QDSP6SS_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_CORE_CBCR_ADDR,m,v,HWIO_SSC_QDSP6SS_CORE_CBCR_IN)
#define HWIO_SSC_QDSP6SS_CORE_CBCR_CLKOFF_BMSK                                      0x80000000
#define HWIO_SSC_QDSP6SS_CORE_CBCR_CLKOFF_SHFT                                            0x1f
#define HWIO_SSC_QDSP6SS_CORE_CBCR_CLKEN_BMSK                                              0x1
#define HWIO_SSC_QDSP6SS_CORE_CBCR_CLKEN_SHFT                                              0x0

#define HWIO_SSC_QDSP6SS_CORE_CMD_RCGR_ADDR                                         (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000028)
#define HWIO_SSC_QDSP6SS_CORE_CMD_RCGR_OFFS                                         (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000028)
#define HWIO_SSC_QDSP6SS_CORE_CMD_RCGR_RMSK                                         0x80000013
#define HWIO_SSC_QDSP6SS_CORE_CMD_RCGR_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_CORE_CMD_RCGR_ADDR, HWIO_SSC_QDSP6SS_CORE_CMD_RCGR_RMSK)
#define HWIO_SSC_QDSP6SS_CORE_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_CORE_CMD_RCGR_ADDR, m)
#define HWIO_SSC_QDSP6SS_CORE_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_CORE_CMD_RCGR_ADDR,v)
#define HWIO_SSC_QDSP6SS_CORE_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_CORE_CMD_RCGR_ADDR,m,v,HWIO_SSC_QDSP6SS_CORE_CMD_RCGR_IN)
#define HWIO_SSC_QDSP6SS_CORE_CMD_RCGR_ROOT_OFF_BMSK                                0x80000000
#define HWIO_SSC_QDSP6SS_CORE_CMD_RCGR_ROOT_OFF_SHFT                                      0x1f
#define HWIO_SSC_QDSP6SS_CORE_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                0x10
#define HWIO_SSC_QDSP6SS_CORE_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                 0x4
#define HWIO_SSC_QDSP6SS_CORE_CMD_RCGR_ROOT_EN_BMSK                                        0x2
#define HWIO_SSC_QDSP6SS_CORE_CMD_RCGR_ROOT_EN_SHFT                                        0x1
#define HWIO_SSC_QDSP6SS_CORE_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                0x0
#define HWIO_SSC_QDSP6SS_CORE_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                 0x1
#define HWIO_SSC_QDSP6SS_CORE_CMD_RCGR_UPDATE_BMSK                                         0x1
#define HWIO_SSC_QDSP6SS_CORE_CMD_RCGR_UPDATE_SHFT                                         0x0
#define HWIO_SSC_QDSP6SS_CORE_CMD_RCGR_UPDATE_DISABLE_FVAL                                 0x0
#define HWIO_SSC_QDSP6SS_CORE_CMD_RCGR_UPDATE_ENABLE_FVAL                                  0x1

#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_ADDR                                         (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x0000002c)
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_OFFS                                         (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x0000002c)
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_RMSK                                           0x11071f
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_ADDR, HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_RMSK)
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_ADDR, m)
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_ADDR,v)
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_ADDR,m,v,HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_IN)
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_HW_CLK_CONTROL_BMSK                            0x100000
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_HW_CLK_CONTROL_SHFT                                0x14
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_HW_CLK_CONTROL_DISABLE_FVAL                         0x0
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_HW_CLK_CONTROL_ENABLE_FVAL                          0x1
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_RCGLITE_DISABLE_BMSK                            0x10000
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_RCGLITE_DISABLE_SHFT                               0x10
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_RCGLITE_DISABLE_RCGLITE_ENABLE_FVAL                 0x0
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_RCGLITE_DISABLE_RCGLITE_DISABLED_FVAL               0x1
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_SEL_BMSK                                      0x700
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_SEL_SHFT                                        0x8
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_SEL_SRC0_FVAL                                   0x0
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_SEL_SRC1_FVAL                                   0x1
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_SEL_SRC2_FVAL                                   0x2
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_SEL_SRC3_FVAL                                   0x3
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_SEL_SRC4_FVAL                                   0x4
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_SEL_SRC5_FVAL                                   0x5
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_SEL_SRC6_FVAL                                   0x6
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_SEL_SRC7_FVAL                                   0x7
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_BMSK                                       0x1f
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_SHFT                                        0x0
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                 0x0
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV1_FVAL                                   0x1
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                 0x2
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV2_FVAL                                   0x3
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                 0x4
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV3_FVAL                                   0x5
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                 0x6
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV4_FVAL                                   0x7
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                 0x8
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV5_FVAL                                   0x9
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                 0xa
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV6_FVAL                                   0xb
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                 0xc
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV7_FVAL                                   0xd
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                 0xe
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV8_FVAL                                   0xf
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                0x10
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV9_FVAL                                  0x11
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                0x12
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV10_FVAL                                 0x13
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                               0x14
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV11_FVAL                                 0x15
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                               0x16
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV12_FVAL                                 0x17
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                               0x18
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV13_FVAL                                 0x19
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                               0x1a
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV14_FVAL                                 0x1b
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                               0x1c
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV15_FVAL                                 0x1d
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                               0x1e
#define HWIO_SSC_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV16_FVAL                                 0x1f

#define HWIO_SSC_QDSP6SS_CLOCK_SPDM_MON_ADDR                                        (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000048)
#define HWIO_SSC_QDSP6SS_CLOCK_SPDM_MON_OFFS                                        (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000048)
#define HWIO_SSC_QDSP6SS_CLOCK_SPDM_MON_RMSK                                               0x1
#define HWIO_SSC_QDSP6SS_CLOCK_SPDM_MON_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_CLOCK_SPDM_MON_ADDR, HWIO_SSC_QDSP6SS_CLOCK_SPDM_MON_RMSK)
#define HWIO_SSC_QDSP6SS_CLOCK_SPDM_MON_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_CLOCK_SPDM_MON_ADDR, m)
#define HWIO_SSC_QDSP6SS_CLOCK_SPDM_MON_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_CLOCK_SPDM_MON_ADDR,v)
#define HWIO_SSC_QDSP6SS_CLOCK_SPDM_MON_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_CLOCK_SPDM_MON_ADDR,m,v,HWIO_SSC_QDSP6SS_CLOCK_SPDM_MON_IN)
#define HWIO_SSC_QDSP6SS_CLOCK_SPDM_MON_Q6_MON_CLKEN_BMSK                                  0x1
#define HWIO_SSC_QDSP6SS_CLOCK_SPDM_MON_Q6_MON_CLKEN_SHFT                                  0x0

#define HWIO_SSC_QDSP6SS_XO_CBCR_ADDR                                               (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000038)
#define HWIO_SSC_QDSP6SS_XO_CBCR_OFFS                                               (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000038)
#define HWIO_SSC_QDSP6SS_XO_CBCR_RMSK                                               0x80000001
#define HWIO_SSC_QDSP6SS_XO_CBCR_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_XO_CBCR_ADDR, HWIO_SSC_QDSP6SS_XO_CBCR_RMSK)
#define HWIO_SSC_QDSP6SS_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_XO_CBCR_ADDR, m)
#define HWIO_SSC_QDSP6SS_XO_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_XO_CBCR_ADDR,v)
#define HWIO_SSC_QDSP6SS_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_XO_CBCR_ADDR,m,v,HWIO_SSC_QDSP6SS_XO_CBCR_IN)
#define HWIO_SSC_QDSP6SS_XO_CBCR_CLKOFF_BMSK                                        0x80000000
#define HWIO_SSC_QDSP6SS_XO_CBCR_CLKOFF_SHFT                                              0x1f
#define HWIO_SSC_QDSP6SS_XO_CBCR_CLKEN_BMSK                                                0x1
#define HWIO_SSC_QDSP6SS_XO_CBCR_CLKEN_SHFT                                                0x0

#define HWIO_SSC_QDSP6SS_SLEEP_CBCR_ADDR                                            (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x0000003c)
#define HWIO_SSC_QDSP6SS_SLEEP_CBCR_OFFS                                            (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x0000003c)
#define HWIO_SSC_QDSP6SS_SLEEP_CBCR_RMSK                                            0x80000001
#define HWIO_SSC_QDSP6SS_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_SLEEP_CBCR_ADDR, HWIO_SSC_QDSP6SS_SLEEP_CBCR_RMSK)
#define HWIO_SSC_QDSP6SS_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_SLEEP_CBCR_ADDR, m)
#define HWIO_SSC_QDSP6SS_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_SLEEP_CBCR_ADDR,v)
#define HWIO_SSC_QDSP6SS_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_SLEEP_CBCR_ADDR,m,v,HWIO_SSC_QDSP6SS_SLEEP_CBCR_IN)
#define HWIO_SSC_QDSP6SS_SLEEP_CBCR_CLKOFF_BMSK                                     0x80000000
#define HWIO_SSC_QDSP6SS_SLEEP_CBCR_CLKOFF_SHFT                                           0x1f
#define HWIO_SSC_QDSP6SS_SLEEP_CBCR_CLKEN_BMSK                                             0x1
#define HWIO_SSC_QDSP6SS_SLEEP_CBCR_CLKEN_SHFT                                             0x0

#define HWIO_SSC_QDSP6SS_NMI_ADDR                                                   (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000040)
#define HWIO_SSC_QDSP6SS_NMI_OFFS                                                   (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000040)
#define HWIO_SSC_QDSP6SS_NMI_RMSK                                                          0x3
#define HWIO_SSC_QDSP6SS_NMI_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_NMI_ADDR,v)
#define HWIO_SSC_QDSP6SS_NMI_CLEAR_STATUS_BMSK                                             0x2
#define HWIO_SSC_QDSP6SS_NMI_CLEAR_STATUS_SHFT                                             0x1
#define HWIO_SSC_QDSP6SS_NMI_SET_NMI_BMSK                                                  0x1
#define HWIO_SSC_QDSP6SS_NMI_SET_NMI_SHFT                                                  0x0

#define HWIO_SSC_QDSP6SS_NMI_STATUS_ADDR                                            (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000044)
#define HWIO_SSC_QDSP6SS_NMI_STATUS_OFFS                                            (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000044)
#define HWIO_SSC_QDSP6SS_NMI_STATUS_RMSK                                                   0x7
#define HWIO_SSC_QDSP6SS_NMI_STATUS_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_NMI_STATUS_ADDR, HWIO_SSC_QDSP6SS_NMI_STATUS_RMSK)
#define HWIO_SSC_QDSP6SS_NMI_STATUS_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_NMI_STATUS_ADDR, m)
#define HWIO_SSC_QDSP6SS_NMI_STATUS_EXT_DBG_TRIG_BMSK                                      0x4
#define HWIO_SSC_QDSP6SS_NMI_STATUS_EXT_DBG_TRIG_SHFT                                      0x2
#define HWIO_SSC_QDSP6SS_NMI_STATUS_WDOG_TRIG_BMSK                                         0x2
#define HWIO_SSC_QDSP6SS_NMI_STATUS_WDOG_TRIG_SHFT                                         0x1
#define HWIO_SSC_QDSP6SS_NMI_STATUS_PUBCSR_TRIG_BMSK                                       0x1
#define HWIO_SSC_QDSP6SS_NMI_STATUS_PUBCSR_TRIG_SHFT                                       0x0

#define HWIO_SSC_QDSP6SS_INTF_HALTREQ_ADDR                                          (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000088)
#define HWIO_SSC_QDSP6SS_INTF_HALTREQ_OFFS                                          (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000088)
#define HWIO_SSC_QDSP6SS_INTF_HALTREQ_RMSK                                                 0x7
#define HWIO_SSC_QDSP6SS_INTF_HALTREQ_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_INTF_HALTREQ_ADDR, HWIO_SSC_QDSP6SS_INTF_HALTREQ_RMSK)
#define HWIO_SSC_QDSP6SS_INTF_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_INTF_HALTREQ_ADDR, m)
#define HWIO_SSC_QDSP6SS_INTF_HALTREQ_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_INTF_HALTREQ_ADDR,v)
#define HWIO_SSC_QDSP6SS_INTF_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_INTF_HALTREQ_ADDR,m,v,HWIO_SSC_QDSP6SS_INTF_HALTREQ_IN)
#define HWIO_SSC_QDSP6SS_INTF_HALTREQ_AXIM2_BMSK                                           0x4
#define HWIO_SSC_QDSP6SS_INTF_HALTREQ_AXIM2_SHFT                                           0x2
#define HWIO_SSC_QDSP6SS_INTF_HALTREQ_AXIM_BMSK                                            0x2
#define HWIO_SSC_QDSP6SS_INTF_HALTREQ_AXIM_SHFT                                            0x1
#define HWIO_SSC_QDSP6SS_INTF_HALTREQ_ALL_BMSK                                             0x1
#define HWIO_SSC_QDSP6SS_INTF_HALTREQ_ALL_SHFT                                             0x0

#define HWIO_SSC_QDSP6SS_INTF_HALTACK_ADDR                                          (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x0000008c)
#define HWIO_SSC_QDSP6SS_INTF_HALTACK_OFFS                                          (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x0000008c)
#define HWIO_SSC_QDSP6SS_INTF_HALTACK_RMSK                                                 0x7
#define HWIO_SSC_QDSP6SS_INTF_HALTACK_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_INTF_HALTACK_ADDR, HWIO_SSC_QDSP6SS_INTF_HALTACK_RMSK)
#define HWIO_SSC_QDSP6SS_INTF_HALTACK_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_INTF_HALTACK_ADDR, m)
#define HWIO_SSC_QDSP6SS_INTF_HALTACK_AXIM2_BMSK                                           0x4
#define HWIO_SSC_QDSP6SS_INTF_HALTACK_AXIM2_SHFT                                           0x2
#define HWIO_SSC_QDSP6SS_INTF_HALTACK_AXIM_BMSK                                            0x2
#define HWIO_SSC_QDSP6SS_INTF_HALTACK_AXIM_SHFT                                            0x1
#define HWIO_SSC_QDSP6SS_INTF_HALTACK_ALL_BMSK                                             0x1
#define HWIO_SSC_QDSP6SS_INTF_HALTACK_ALL_SHFT                                             0x0

#define HWIO_SSC_QDSP6SS_INTFCLAMP_SET_ADDR                                         (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000090)
#define HWIO_SSC_QDSP6SS_INTFCLAMP_SET_OFFS                                         (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000090)
#define HWIO_SSC_QDSP6SS_INTFCLAMP_SET_RMSK                                                0xf
#define HWIO_SSC_QDSP6SS_INTFCLAMP_SET_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_INTFCLAMP_SET_ADDR,v)
#define HWIO_SSC_QDSP6SS_INTFCLAMP_SET_AXIM2_CLAMP_E_BMSK                                  0x8
#define HWIO_SSC_QDSP6SS_INTFCLAMP_SET_AXIM2_CLAMP_E_SHFT                                  0x3
#define HWIO_SSC_QDSP6SS_INTFCLAMP_SET_AXIM2_CLAMP_L_BMSK                                  0x4
#define HWIO_SSC_QDSP6SS_INTFCLAMP_SET_AXIM2_CLAMP_L_SHFT                                  0x2
#define HWIO_SSC_QDSP6SS_INTFCLAMP_SET_AXIM_CLAMP_E_BMSK                                   0x2
#define HWIO_SSC_QDSP6SS_INTFCLAMP_SET_AXIM_CLAMP_E_SHFT                                   0x1
#define HWIO_SSC_QDSP6SS_INTFCLAMP_SET_AXIM_CLAMP_L_BMSK                                   0x1
#define HWIO_SSC_QDSP6SS_INTFCLAMP_SET_AXIM_CLAMP_L_SHFT                                   0x0

#define HWIO_SSC_QDSP6SS_INTFCLAMP_CLEAR_ADDR                                       (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000094)
#define HWIO_SSC_QDSP6SS_INTFCLAMP_CLEAR_OFFS                                       (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000094)
#define HWIO_SSC_QDSP6SS_INTFCLAMP_CLEAR_RMSK                                              0xf
#define HWIO_SSC_QDSP6SS_INTFCLAMP_CLEAR_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_INTFCLAMP_CLEAR_ADDR,v)
#define HWIO_SSC_QDSP6SS_INTFCLAMP_CLEAR_AXIM2_CLAMP_E_BMSK                                0x8
#define HWIO_SSC_QDSP6SS_INTFCLAMP_CLEAR_AXIM2_CLAMP_E_SHFT                                0x3
#define HWIO_SSC_QDSP6SS_INTFCLAMP_CLEAR_AXIM2_CLAMP_L_BMSK                                0x4
#define HWIO_SSC_QDSP6SS_INTFCLAMP_CLEAR_AXIM2_CLAMP_L_SHFT                                0x2
#define HWIO_SSC_QDSP6SS_INTFCLAMP_CLEAR_AXIM_CLAMP_E_BMSK                                 0x2
#define HWIO_SSC_QDSP6SS_INTFCLAMP_CLEAR_AXIM_CLAMP_E_SHFT                                 0x1
#define HWIO_SSC_QDSP6SS_INTFCLAMP_CLEAR_AXIM_CLAMP_L_BMSK                                 0x1
#define HWIO_SSC_QDSP6SS_INTFCLAMP_CLEAR_AXIM_CLAMP_L_SHFT                                 0x0

#define HWIO_SSC_QDSP6SS_INTFCLAMP_STATUS_ADDR                                      (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000098)
#define HWIO_SSC_QDSP6SS_INTFCLAMP_STATUS_OFFS                                      (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000098)
#define HWIO_SSC_QDSP6SS_INTFCLAMP_STATUS_RMSK                                             0xf
#define HWIO_SSC_QDSP6SS_INTFCLAMP_STATUS_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_INTFCLAMP_STATUS_ADDR, HWIO_SSC_QDSP6SS_INTFCLAMP_STATUS_RMSK)
#define HWIO_SSC_QDSP6SS_INTFCLAMP_STATUS_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_INTFCLAMP_STATUS_ADDR, m)
#define HWIO_SSC_QDSP6SS_INTFCLAMP_STATUS_AXIM2_CLAMP_E_BMSK                               0x8
#define HWIO_SSC_QDSP6SS_INTFCLAMP_STATUS_AXIM2_CLAMP_E_SHFT                               0x3
#define HWIO_SSC_QDSP6SS_INTFCLAMP_STATUS_AXIM2_CLAMP_L_BMSK                               0x4
#define HWIO_SSC_QDSP6SS_INTFCLAMP_STATUS_AXIM2_CLAMP_L_SHFT                               0x2
#define HWIO_SSC_QDSP6SS_INTFCLAMP_STATUS_AXIM_CLAMP_E_BMSK                                0x2
#define HWIO_SSC_QDSP6SS_INTFCLAMP_STATUS_AXIM_CLAMP_E_SHFT                                0x1
#define HWIO_SSC_QDSP6SS_INTFCLAMP_STATUS_AXIM_CLAMP_L_BMSK                                0x1
#define HWIO_SSC_QDSP6SS_INTFCLAMP_STATUS_AXIM_CLAMP_L_SHFT                                0x0

#define HWIO_SSC_QDSP6SS_INTF_FIFO_RESET_ADDR                                       (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x0000009c)
#define HWIO_SSC_QDSP6SS_INTF_FIFO_RESET_OFFS                                       (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x0000009c)
#define HWIO_SSC_QDSP6SS_INTF_FIFO_RESET_RMSK                                              0x3
#define HWIO_SSC_QDSP6SS_INTF_FIFO_RESET_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_INTF_FIFO_RESET_ADDR, HWIO_SSC_QDSP6SS_INTF_FIFO_RESET_RMSK)
#define HWIO_SSC_QDSP6SS_INTF_FIFO_RESET_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_INTF_FIFO_RESET_ADDR, m)
#define HWIO_SSC_QDSP6SS_INTF_FIFO_RESET_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_INTF_FIFO_RESET_ADDR,v)
#define HWIO_SSC_QDSP6SS_INTF_FIFO_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_INTF_FIFO_RESET_ADDR,m,v,HWIO_SSC_QDSP6SS_INTF_FIFO_RESET_IN)
#define HWIO_SSC_QDSP6SS_INTF_FIFO_RESET_AXIM2_BMSK                                        0x2
#define HWIO_SSC_QDSP6SS_INTF_FIFO_RESET_AXIM2_SHFT                                        0x1
#define HWIO_SSC_QDSP6SS_INTF_FIFO_RESET_AXIM_BMSK                                         0x1
#define HWIO_SSC_QDSP6SS_INTF_FIFO_RESET_AXIM_SHFT                                         0x0

#define HWIO_SSC_QDSP6SS_STATERET_CTL_ADDR                                          (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x000000a0)
#define HWIO_SSC_QDSP6SS_STATERET_CTL_OFFS                                          (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x000000a0)
#define HWIO_SSC_QDSP6SS_STATERET_CTL_RMSK                                                 0xf
#define HWIO_SSC_QDSP6SS_STATERET_CTL_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_STATERET_CTL_ADDR, HWIO_SSC_QDSP6SS_STATERET_CTL_RMSK)
#define HWIO_SSC_QDSP6SS_STATERET_CTL_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_STATERET_CTL_ADDR, m)
#define HWIO_SSC_QDSP6SS_STATERET_CTL_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_STATERET_CTL_ADDR,v)
#define HWIO_SSC_QDSP6SS_STATERET_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_STATERET_CTL_ADDR,m,v,HWIO_SSC_QDSP6SS_STATERET_CTL_IN)
#define HWIO_SSC_QDSP6SS_STATERET_CTL_WAKEUP_IN_BMSK                                       0x8
#define HWIO_SSC_QDSP6SS_STATERET_CTL_WAKEUP_IN_SHFT                                       0x3
#define HWIO_SSC_QDSP6SS_STATERET_CTL_WAKE_IRQ_BMSK                                        0x4
#define HWIO_SSC_QDSP6SS_STATERET_CTL_WAKE_IRQ_SHFT                                        0x2
#define HWIO_SSC_QDSP6SS_STATERET_CTL_RESTORE_BMSK                                         0x2
#define HWIO_SSC_QDSP6SS_STATERET_CTL_RESTORE_SHFT                                         0x1
#define HWIO_SSC_QDSP6SS_STATERET_CTL_SAVE_BMSK                                            0x1
#define HWIO_SSC_QDSP6SS_STATERET_CTL_SAVE_SHFT                                            0x0

#define HWIO_SSC_QDSP6SS_CGC_OVERRIDE_ADDR                                          (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x000000b0)
#define HWIO_SSC_QDSP6SS_CGC_OVERRIDE_OFFS                                          (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x000000b0)
#define HWIO_SSC_QDSP6SS_CGC_OVERRIDE_RMSK                                              0xffff
#define HWIO_SSC_QDSP6SS_CGC_OVERRIDE_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_CGC_OVERRIDE_ADDR, HWIO_SSC_QDSP6SS_CGC_OVERRIDE_RMSK)
#define HWIO_SSC_QDSP6SS_CGC_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_CGC_OVERRIDE_ADDR, m)
#define HWIO_SSC_QDSP6SS_CGC_OVERRIDE_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_CGC_OVERRIDE_ADDR,v)
#define HWIO_SSC_QDSP6SS_CGC_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_CGC_OVERRIDE_ADDR,m,v,HWIO_SSC_QDSP6SS_CGC_OVERRIDE_IN)
#define HWIO_SSC_QDSP6SS_CGC_OVERRIDE_CP0_CLK_EN_BMSK                                   0x8000
#define HWIO_SSC_QDSP6SS_CGC_OVERRIDE_CP0_CLK_EN_SHFT                                      0xf
#define HWIO_SSC_QDSP6SS_CGC_OVERRIDE_SPARE_BIT14_BMSK                                  0x4000
#define HWIO_SSC_QDSP6SS_CGC_OVERRIDE_SPARE_BIT14_SHFT                                     0xe
#define HWIO_SSC_QDSP6SS_CGC_OVERRIDE_AXIS_CLK_EN_BMSK                                  0x2000
#define HWIO_SSC_QDSP6SS_CGC_OVERRIDE_AXIS_CLK_EN_SHFT                                     0xd
#define HWIO_SSC_QDSP6SS_CGC_OVERRIDE_SPARE_BIT12_BMSK                                  0x1000
#define HWIO_SSC_QDSP6SS_CGC_OVERRIDE_SPARE_BIT12_SHFT                                     0xc
#define HWIO_SSC_QDSP6SS_CGC_OVERRIDE_AHBM_CLK_EN_BMSK                                   0x800
#define HWIO_SSC_QDSP6SS_CGC_OVERRIDE_AHBM_CLK_EN_SHFT                                     0xb
#define HWIO_SSC_QDSP6SS_CGC_OVERRIDE_AHBS_CLK_EN_BMSK                                   0x400
#define HWIO_SSC_QDSP6SS_CGC_OVERRIDE_AHBS_CLK_EN_SHFT                                     0xa
#define HWIO_SSC_QDSP6SS_CGC_OVERRIDE_PRIV_AHBS_CLK_EN_BMSK                              0x300
#define HWIO_SSC_QDSP6SS_CGC_OVERRIDE_PRIV_AHBS_CLK_EN_SHFT                                0x8
#define HWIO_SSC_QDSP6SS_CGC_OVERRIDE_SPARE_BIT7_BMSK                                     0x80
#define HWIO_SSC_QDSP6SS_CGC_OVERRIDE_SPARE_BIT7_SHFT                                      0x7
#define HWIO_SSC_QDSP6SS_CGC_OVERRIDE_L2VIC_AHBS_CLK_EN_BMSK                              0x60
#define HWIO_SSC_QDSP6SS_CGC_OVERRIDE_L2VIC_AHBS_CLK_EN_SHFT                               0x5
#define HWIO_SSC_QDSP6SS_CGC_OVERRIDE_TEST_AHBS_CLK_EN_BMSK                               0x10
#define HWIO_SSC_QDSP6SS_CGC_OVERRIDE_TEST_AHBS_CLK_EN_SHFT                                0x4
#define HWIO_SSC_QDSP6SS_CGC_OVERRIDE_PUB_AHBS_CLK_EN_BMSK                                 0x8
#define HWIO_SSC_QDSP6SS_CGC_OVERRIDE_PUB_AHBS_CLK_EN_SHFT                                 0x3
#define HWIO_SSC_QDSP6SS_CGC_OVERRIDE_CORE_BUS_EN_BMSK                                     0x4
#define HWIO_SSC_QDSP6SS_CGC_OVERRIDE_CORE_BUS_EN_SHFT                                     0x2
#define HWIO_SSC_QDSP6SS_CGC_OVERRIDE_CORE_RCLK_EN_BMSK                                    0x2
#define HWIO_SSC_QDSP6SS_CGC_OVERRIDE_CORE_RCLK_EN_SHFT                                    0x1
#define HWIO_SSC_QDSP6SS_CGC_OVERRIDE_CORE_CLK_EN_BMSK                                     0x1
#define HWIO_SSC_QDSP6SS_CGC_OVERRIDE_CORE_CLK_EN_SHFT                                     0x0

#define HWIO_SSC_QDSP6SS_CORE_BHS_CTL_ADDR                                          (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x000000c0)
#define HWIO_SSC_QDSP6SS_CORE_BHS_CTL_OFFS                                          (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x000000c0)
#define HWIO_SSC_QDSP6SS_CORE_BHS_CTL_RMSK                                                 0xf
#define HWIO_SSC_QDSP6SS_CORE_BHS_CTL_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_CORE_BHS_CTL_ADDR, HWIO_SSC_QDSP6SS_CORE_BHS_CTL_RMSK)
#define HWIO_SSC_QDSP6SS_CORE_BHS_CTL_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_CORE_BHS_CTL_ADDR, m)
#define HWIO_SSC_QDSP6SS_CORE_BHS_CTL_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_CORE_BHS_CTL_ADDR,v)
#define HWIO_SSC_QDSP6SS_CORE_BHS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_CORE_BHS_CTL_ADDR,m,v,HWIO_SSC_QDSP6SS_CORE_BHS_CTL_IN)
#define HWIO_SSC_QDSP6SS_CORE_BHS_CTL_DRIVE_SEL_BMSK                                       0xf
#define HWIO_SSC_QDSP6SS_CORE_BHS_CTL_DRIVE_SEL_SHFT                                       0x0

#define HWIO_SSC_QDSP6SS_CP_BHS_CTL_ADDR                                            (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x000000c4)
#define HWIO_SSC_QDSP6SS_CP_BHS_CTL_OFFS                                            (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x000000c4)
#define HWIO_SSC_QDSP6SS_CP_BHS_CTL_RMSK                                                   0xf
#define HWIO_SSC_QDSP6SS_CP_BHS_CTL_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_CP_BHS_CTL_ADDR, HWIO_SSC_QDSP6SS_CP_BHS_CTL_RMSK)
#define HWIO_SSC_QDSP6SS_CP_BHS_CTL_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_CP_BHS_CTL_ADDR, m)
#define HWIO_SSC_QDSP6SS_CP_BHS_CTL_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_CP_BHS_CTL_ADDR,v)
#define HWIO_SSC_QDSP6SS_CP_BHS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_CP_BHS_CTL_ADDR,m,v,HWIO_SSC_QDSP6SS_CP_BHS_CTL_IN)
#define HWIO_SSC_QDSP6SS_CP_BHS_CTL_DRIVE_SEL_BMSK                                         0xf
#define HWIO_SSC_QDSP6SS_CP_BHS_CTL_DRIVE_SEL_SHFT                                         0x0

#define HWIO_SSC_QDSP6SS_CPR_OVERRIDE_ADDR                                          (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x000000d0)
#define HWIO_SSC_QDSP6SS_CPR_OVERRIDE_OFFS                                          (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x000000d0)
#define HWIO_SSC_QDSP6SS_CPR_OVERRIDE_RMSK                                                 0x3
#define HWIO_SSC_QDSP6SS_CPR_OVERRIDE_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_CPR_OVERRIDE_ADDR, HWIO_SSC_QDSP6SS_CPR_OVERRIDE_RMSK)
#define HWIO_SSC_QDSP6SS_CPR_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_CPR_OVERRIDE_ADDR, m)
#define HWIO_SSC_QDSP6SS_CPR_OVERRIDE_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_CPR_OVERRIDE_ADDR,v)
#define HWIO_SSC_QDSP6SS_CPR_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_CPR_OVERRIDE_ADDR,m,v,HWIO_SSC_QDSP6SS_CPR_OVERRIDE_IN)
#define HWIO_SSC_QDSP6SS_CPR_OVERRIDE_EXT_ABYP_DIS_BMSK                                    0x2
#define HWIO_SSC_QDSP6SS_CPR_OVERRIDE_EXT_ABYP_DIS_SHFT                                    0x1
#define HWIO_SSC_QDSP6SS_CPR_OVERRIDE_LOCAL_BYP_DIS_BMSK                                   0x1
#define HWIO_SSC_QDSP6SS_CPR_OVERRIDE_LOCAL_BYP_DIS_SHFT                                   0x0

#define HWIO_SSC_QDSP6SS_STRAP_TCM_ADDR                                             (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000100)
#define HWIO_SSC_QDSP6SS_STRAP_TCM_OFFS                                             (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000100)
#define HWIO_SSC_QDSP6SS_STRAP_TCM_RMSK                                             0xfffc0000
#define HWIO_SSC_QDSP6SS_STRAP_TCM_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_STRAP_TCM_ADDR, HWIO_SSC_QDSP6SS_STRAP_TCM_RMSK)
#define HWIO_SSC_QDSP6SS_STRAP_TCM_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_STRAP_TCM_ADDR, m)
#define HWIO_SSC_QDSP6SS_STRAP_TCM_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_STRAP_TCM_ADDR,v)
#define HWIO_SSC_QDSP6SS_STRAP_TCM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_STRAP_TCM_ADDR,m,v,HWIO_SSC_QDSP6SS_STRAP_TCM_IN)
#define HWIO_SSC_QDSP6SS_STRAP_TCM_BASE_ADDR_BMSK                                   0xfffc0000
#define HWIO_SSC_QDSP6SS_STRAP_TCM_BASE_ADDR_SHFT                                         0x12

#define HWIO_SSC_QDSP6SS_STRAP_AHBUPPER_ADDR                                        (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000104)
#define HWIO_SSC_QDSP6SS_STRAP_AHBUPPER_OFFS                                        (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000104)
#define HWIO_SSC_QDSP6SS_STRAP_AHBUPPER_RMSK                                        0xffffc000
#define HWIO_SSC_QDSP6SS_STRAP_AHBUPPER_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_STRAP_AHBUPPER_ADDR, HWIO_SSC_QDSP6SS_STRAP_AHBUPPER_RMSK)
#define HWIO_SSC_QDSP6SS_STRAP_AHBUPPER_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_STRAP_AHBUPPER_ADDR, m)
#define HWIO_SSC_QDSP6SS_STRAP_AHBUPPER_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_STRAP_AHBUPPER_ADDR,v)
#define HWIO_SSC_QDSP6SS_STRAP_AHBUPPER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_STRAP_AHBUPPER_ADDR,m,v,HWIO_SSC_QDSP6SS_STRAP_AHBUPPER_IN)
#define HWIO_SSC_QDSP6SS_STRAP_AHBUPPER_UPPER_ADDR_BMSK                             0xffffc000
#define HWIO_SSC_QDSP6SS_STRAP_AHBUPPER_UPPER_ADDR_SHFT                                    0xe

#define HWIO_SSC_QDSP6SS_STRAP_AHBLOWER_ADDR                                        (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000108)
#define HWIO_SSC_QDSP6SS_STRAP_AHBLOWER_OFFS                                        (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000108)
#define HWIO_SSC_QDSP6SS_STRAP_AHBLOWER_RMSK                                        0xffffc000
#define HWIO_SSC_QDSP6SS_STRAP_AHBLOWER_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_STRAP_AHBLOWER_ADDR, HWIO_SSC_QDSP6SS_STRAP_AHBLOWER_RMSK)
#define HWIO_SSC_QDSP6SS_STRAP_AHBLOWER_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_STRAP_AHBLOWER_ADDR, m)
#define HWIO_SSC_QDSP6SS_STRAP_AHBLOWER_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_STRAP_AHBLOWER_ADDR,v)
#define HWIO_SSC_QDSP6SS_STRAP_AHBLOWER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_STRAP_AHBLOWER_ADDR,m,v,HWIO_SSC_QDSP6SS_STRAP_AHBLOWER_IN)
#define HWIO_SSC_QDSP6SS_STRAP_AHBLOWER_LOWER_ADDR_BMSK                             0xffffc000
#define HWIO_SSC_QDSP6SS_STRAP_AHBLOWER_LOWER_ADDR_SHFT                                    0xe

#define HWIO_SSC_QDSP6SS_STRAP_ACC_ADDR                                             (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000110)
#define HWIO_SSC_QDSP6SS_STRAP_ACC_OFFS                                             (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000110)
#define HWIO_SSC_QDSP6SS_STRAP_ACC_RMSK                                             0xffffffff
#define HWIO_SSC_QDSP6SS_STRAP_ACC_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_STRAP_ACC_ADDR, HWIO_SSC_QDSP6SS_STRAP_ACC_RMSK)
#define HWIO_SSC_QDSP6SS_STRAP_ACC_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_STRAP_ACC_ADDR, m)
#define HWIO_SSC_QDSP6SS_STRAP_ACC_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_STRAP_ACC_ADDR,v)
#define HWIO_SSC_QDSP6SS_STRAP_ACC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_STRAP_ACC_ADDR,m,v,HWIO_SSC_QDSP6SS_STRAP_ACC_IN)
#define HWIO_SSC_QDSP6SS_STRAP_ACC_DATA_BMSK                                        0xffffffff
#define HWIO_SSC_QDSP6SS_STRAP_ACC_DATA_SHFT                                               0x0

#define HWIO_SSC_QDSP6SS_DCC_CTRL_ADDR                                              (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000118)
#define HWIO_SSC_QDSP6SS_DCC_CTRL_OFFS                                              (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000118)
#define HWIO_SSC_QDSP6SS_DCC_CTRL_RMSK                                              0xffffffff
#define HWIO_SSC_QDSP6SS_DCC_CTRL_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_DCC_CTRL_ADDR, HWIO_SSC_QDSP6SS_DCC_CTRL_RMSK)
#define HWIO_SSC_QDSP6SS_DCC_CTRL_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_DCC_CTRL_ADDR, m)
#define HWIO_SSC_QDSP6SS_DCC_CTRL_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_DCC_CTRL_ADDR,v)
#define HWIO_SSC_QDSP6SS_DCC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_DCC_CTRL_ADDR,m,v,HWIO_SSC_QDSP6SS_DCC_CTRL_IN)
#define HWIO_SSC_QDSP6SS_DCC_CTRL_CTRL_BMSK                                         0xffffffff
#define HWIO_SSC_QDSP6SS_DCC_CTRL_CTRL_SHFT                                                0x0

#define HWIO_SSC_QDSP6SS_STRAP_AXIM2UPPER_ADDR                                      (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x0000011c)
#define HWIO_SSC_QDSP6SS_STRAP_AXIM2UPPER_OFFS                                      (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x0000011c)
#define HWIO_SSC_QDSP6SS_STRAP_AXIM2UPPER_RMSK                                      0xffffc000
#define HWIO_SSC_QDSP6SS_STRAP_AXIM2UPPER_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_STRAP_AXIM2UPPER_ADDR, HWIO_SSC_QDSP6SS_STRAP_AXIM2UPPER_RMSK)
#define HWIO_SSC_QDSP6SS_STRAP_AXIM2UPPER_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_STRAP_AXIM2UPPER_ADDR, m)
#define HWIO_SSC_QDSP6SS_STRAP_AXIM2UPPER_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_STRAP_AXIM2UPPER_ADDR,v)
#define HWIO_SSC_QDSP6SS_STRAP_AXIM2UPPER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_STRAP_AXIM2UPPER_ADDR,m,v,HWIO_SSC_QDSP6SS_STRAP_AXIM2UPPER_IN)
#define HWIO_SSC_QDSP6SS_STRAP_AXIM2UPPER_UPPER_ADDR_BMSK                           0xffffc000
#define HWIO_SSC_QDSP6SS_STRAP_AXIM2UPPER_UPPER_ADDR_SHFT                                  0xe

#define HWIO_SSC_QDSP6SS_STRAP_AXIM2LOWER_ADDR                                      (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000120)
#define HWIO_SSC_QDSP6SS_STRAP_AXIM2LOWER_OFFS                                      (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000120)
#define HWIO_SSC_QDSP6SS_STRAP_AXIM2LOWER_RMSK                                      0xffffc000
#define HWIO_SSC_QDSP6SS_STRAP_AXIM2LOWER_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_STRAP_AXIM2LOWER_ADDR, HWIO_SSC_QDSP6SS_STRAP_AXIM2LOWER_RMSK)
#define HWIO_SSC_QDSP6SS_STRAP_AXIM2LOWER_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_STRAP_AXIM2LOWER_ADDR, m)
#define HWIO_SSC_QDSP6SS_STRAP_AXIM2LOWER_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_STRAP_AXIM2LOWER_ADDR,v)
#define HWIO_SSC_QDSP6SS_STRAP_AXIM2LOWER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_STRAP_AXIM2LOWER_ADDR,m,v,HWIO_SSC_QDSP6SS_STRAP_AXIM2LOWER_IN)
#define HWIO_SSC_QDSP6SS_STRAP_AXIM2LOWER_LOWER_ADDR_BMSK                           0xffffc000
#define HWIO_SSC_QDSP6SS_STRAP_AXIM2LOWER_LOWER_ADDR_SHFT                                  0xe

#define HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_SEL_ADDR                                     (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000124)
#define HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_SEL_OFFS                                     (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000124)
#define HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_SEL_RMSK                                            0x1
#define HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_SEL_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_SEL_ADDR, HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_SEL_RMSK)
#define HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_SEL_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_SEL_ADDR, m)
#define HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_SEL_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_SEL_ADDR,v)
#define HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_SEL_ADDR,m,v,HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_SEL_IN)
#define HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_SEL_STRAP_QMC_ACC_SEL_BMSK                          0x1
#define HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_SEL_STRAP_QMC_ACC_SEL_SHFT                          0x0

#define HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_ADDR                                         (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000128)
#define HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_OFFS                                         (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000128)
#define HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_RMSK                                         0xffffffff
#define HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_ADDR, HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_RMSK)
#define HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_ADDR, m)
#define HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_ADDR,v)
#define HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_ADDR,m,v,HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_IN)
#define HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_STRAP_QMC_ACC_BMSK                           0xffffffff
#define HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_STRAP_QMC_ACC_SHFT                                  0x0

#define HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_U_ADDR                                       (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x0000012c)
#define HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_U_OFFS                                       (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x0000012c)
#define HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_U_RMSK                                       0xffffffff
#define HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_U_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_U_ADDR, HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_U_RMSK)
#define HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_U_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_U_ADDR, m)
#define HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_U_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_U_ADDR,v)
#define HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_U_ADDR,m,v,HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_U_IN)
#define HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_U_STRAP_QMC_ACC_U_BMSK                       0xffffffff
#define HWIO_SSC_QDSP6SS_STRAP_QMC_ACC_U_STRAP_QMC_ACC_U_SHFT                              0x0

#define HWIO_SSC_QDSP6SS_QMC_SVS_CTL_ADDR                                           (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000130)
#define HWIO_SSC_QDSP6SS_QMC_SVS_CTL_OFFS                                           (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000130)
#define HWIO_SSC_QDSP6SS_QMC_SVS_CTL_RMSK                                                  0x3
#define HWIO_SSC_QDSP6SS_QMC_SVS_CTL_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QMC_SVS_CTL_ADDR, HWIO_SSC_QDSP6SS_QMC_SVS_CTL_RMSK)
#define HWIO_SSC_QDSP6SS_QMC_SVS_CTL_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QMC_SVS_CTL_ADDR, m)
#define HWIO_SSC_QDSP6SS_QMC_SVS_CTL_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_QMC_SVS_CTL_ADDR,v)
#define HWIO_SSC_QDSP6SS_QMC_SVS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_QMC_SVS_CTL_ADDR,m,v,HWIO_SSC_QDSP6SS_QMC_SVS_CTL_IN)
#define HWIO_SSC_QDSP6SS_QMC_SVS_CTL_QMC_MEM_SVS_SEL_BMSK                                  0x2
#define HWIO_SSC_QDSP6SS_QMC_SVS_CTL_QMC_MEM_SVS_SEL_SHFT                                  0x1
#define HWIO_SSC_QDSP6SS_QMC_SVS_CTL_QMC_MEM_SVS_BMSK                                      0x1
#define HWIO_SSC_QDSP6SS_QMC_SVS_CTL_QMC_MEM_SVS_SHFT                                      0x0

#define HWIO_SSC_QDSP6SS_PLL_MODE_ADDR                                              (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000200)
#define HWIO_SSC_QDSP6SS_PLL_MODE_OFFS                                              (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000200)
#define HWIO_SSC_QDSP6SS_PLL_MODE_RMSK                                              0xffffffff
#define HWIO_SSC_QDSP6SS_PLL_MODE_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_MODE_ADDR, HWIO_SSC_QDSP6SS_PLL_MODE_RMSK)
#define HWIO_SSC_QDSP6SS_PLL_MODE_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_MODE_ADDR, m)
#define HWIO_SSC_QDSP6SS_PLL_MODE_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_PLL_MODE_ADDR,v)
#define HWIO_SSC_QDSP6SS_PLL_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_PLL_MODE_ADDR,m,v,HWIO_SSC_QDSP6SS_PLL_MODE_IN)
#define HWIO_SSC_QDSP6SS_PLL_MODE_PLL_LOCK_DET_BMSK                                 0x80000000
#define HWIO_SSC_QDSP6SS_PLL_MODE_PLL_LOCK_DET_SHFT                                       0x1f
#define HWIO_SSC_QDSP6SS_PLL_MODE_PLL_ACTIVE_FLAG_BMSK                              0x40000000
#define HWIO_SSC_QDSP6SS_PLL_MODE_PLL_ACTIVE_FLAG_SHFT                                    0x1e
#define HWIO_SSC_QDSP6SS_PLL_MODE_PLL_ACK_LATCH_BMSK                                0x20000000
#define HWIO_SSC_QDSP6SS_PLL_MODE_PLL_ACK_LATCH_SHFT                                      0x1d
#define HWIO_SSC_QDSP6SS_PLL_MODE_PLL_LOCK_DET_FINE_BMSK                            0x10000000
#define HWIO_SSC_QDSP6SS_PLL_MODE_PLL_LOCK_DET_FINE_SHFT                                  0x1c
#define HWIO_SSC_QDSP6SS_PLL_MODE_RESERVE_BITS27_24_BMSK                             0xf000000
#define HWIO_SSC_QDSP6SS_PLL_MODE_RESERVE_BITS27_24_SHFT                                  0x18
#define HWIO_SSC_QDSP6SS_PLL_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_BMSK                     0x800000
#define HWIO_SSC_QDSP6SS_PLL_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_SHFT                         0x17
#define HWIO_SSC_QDSP6SS_PLL_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_NO_BYPASS_FVAL                0x0
#define HWIO_SSC_QDSP6SS_PLL_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_BYPASS_FVAL                   0x1
#define HWIO_SSC_QDSP6SS_PLL_MODE_PLL_UPDATE_BMSK                                     0x400000
#define HWIO_SSC_QDSP6SS_PLL_MODE_PLL_UPDATE_SHFT                                         0x16
#define HWIO_SSC_QDSP6SS_PLL_MODE_PLL_UPDATE_NO_UPDATE_FVAL                                0x0
#define HWIO_SSC_QDSP6SS_PLL_MODE_PLL_UPDATE_UPDATE_FVAL                                   0x1
#define HWIO_SSC_QDSP6SS_PLL_MODE_PLL_VOTE_FSM_RESET_BMSK                             0x200000
#define HWIO_SSC_QDSP6SS_PLL_MODE_PLL_VOTE_FSM_RESET_SHFT                                 0x15
#define HWIO_SSC_QDSP6SS_PLL_MODE_PLL_VOTE_FSM_RESET_NO_RESET_FVAL                         0x0
#define HWIO_SSC_QDSP6SS_PLL_MODE_PLL_VOTE_FSM_RESET_RESET_FVAL                            0x1
#define HWIO_SSC_QDSP6SS_PLL_MODE_PLL_VOTE_FSM_ENA_BMSK                               0x100000
#define HWIO_SSC_QDSP6SS_PLL_MODE_PLL_VOTE_FSM_ENA_SHFT                                   0x14
#define HWIO_SSC_QDSP6SS_PLL_MODE_PLL_VOTE_FSM_ENA_DISABLE_FVAL                            0x0
#define HWIO_SSC_QDSP6SS_PLL_MODE_PLL_VOTE_FSM_ENA_ENABLE_FVAL                             0x1
#define HWIO_SSC_QDSP6SS_PLL_MODE_PLL_BIAS_COUNT_BMSK                                  0xfc000
#define HWIO_SSC_QDSP6SS_PLL_MODE_PLL_BIAS_COUNT_SHFT                                      0xe
#define HWIO_SSC_QDSP6SS_PLL_MODE_PLL_LOCK_COUNT_BMSK                                   0x3f00
#define HWIO_SSC_QDSP6SS_PLL_MODE_PLL_LOCK_COUNT_SHFT                                      0x8
#define HWIO_SSC_QDSP6SS_PLL_MODE_RESERVE_BITS7_3_BMSK                                    0xf8
#define HWIO_SSC_QDSP6SS_PLL_MODE_RESERVE_BITS7_3_SHFT                                     0x3
#define HWIO_SSC_QDSP6SS_PLL_MODE_PLL_RESET_N_BMSK                                         0x4
#define HWIO_SSC_QDSP6SS_PLL_MODE_PLL_RESET_N_SHFT                                         0x2
#define HWIO_SSC_QDSP6SS_PLL_MODE_PLL_RESET_N_RESET_FVAL                                   0x0
#define HWIO_SSC_QDSP6SS_PLL_MODE_PLL_RESET_N_NO_RESET_FVAL                                0x1
#define HWIO_SSC_QDSP6SS_PLL_MODE_RESERVE_BIT1_BMSK                                        0x2
#define HWIO_SSC_QDSP6SS_PLL_MODE_RESERVE_BIT1_SHFT                                        0x1
#define HWIO_SSC_QDSP6SS_PLL_MODE_PLL_OUTCTRL_BMSK                                         0x1
#define HWIO_SSC_QDSP6SS_PLL_MODE_PLL_OUTCTRL_SHFT                                         0x0
#define HWIO_SSC_QDSP6SS_PLL_MODE_PLL_OUTCTRL_DISABLE_FVAL                                 0x0
#define HWIO_SSC_QDSP6SS_PLL_MODE_PLL_OUTCTRL_ENABLE_FVAL                                  0x1

#define HWIO_SSC_QDSP6SS_PLL_L_VAL_ADDR                                             (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000204)
#define HWIO_SSC_QDSP6SS_PLL_L_VAL_OFFS                                             (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000204)
#define HWIO_SSC_QDSP6SS_PLL_L_VAL_RMSK                                                 0xffff
#define HWIO_SSC_QDSP6SS_PLL_L_VAL_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_L_VAL_ADDR, HWIO_SSC_QDSP6SS_PLL_L_VAL_RMSK)
#define HWIO_SSC_QDSP6SS_PLL_L_VAL_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_L_VAL_ADDR, m)
#define HWIO_SSC_QDSP6SS_PLL_L_VAL_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_PLL_L_VAL_ADDR,v)
#define HWIO_SSC_QDSP6SS_PLL_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_PLL_L_VAL_ADDR,m,v,HWIO_SSC_QDSP6SS_PLL_L_VAL_IN)
#define HWIO_SSC_QDSP6SS_PLL_L_VAL_PLL_L_BMSK                                           0xffff
#define HWIO_SSC_QDSP6SS_PLL_L_VAL_PLL_L_SHFT                                              0x0

#define HWIO_SSC_QDSP6SS_PLL_CAL_L_VAL_ADDR                                         (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000208)
#define HWIO_SSC_QDSP6SS_PLL_CAL_L_VAL_OFFS                                         (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000208)
#define HWIO_SSC_QDSP6SS_PLL_CAL_L_VAL_RMSK                                             0xffff
#define HWIO_SSC_QDSP6SS_PLL_CAL_L_VAL_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_CAL_L_VAL_ADDR, HWIO_SSC_QDSP6SS_PLL_CAL_L_VAL_RMSK)
#define HWIO_SSC_QDSP6SS_PLL_CAL_L_VAL_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_CAL_L_VAL_ADDR, m)
#define HWIO_SSC_QDSP6SS_PLL_CAL_L_VAL_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_PLL_CAL_L_VAL_ADDR,v)
#define HWIO_SSC_QDSP6SS_PLL_CAL_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_PLL_CAL_L_VAL_ADDR,m,v,HWIO_SSC_QDSP6SS_PLL_CAL_L_VAL_IN)
#define HWIO_SSC_QDSP6SS_PLL_CAL_L_VAL_PLL_CAL_L_BMSK                                   0xffff
#define HWIO_SSC_QDSP6SS_PLL_CAL_L_VAL_PLL_CAL_L_SHFT                                      0x0

#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_ADDR                                          (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x0000020c)
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_OFFS                                          (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x0000020c)
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_RMSK                                          0xffffffff
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_USER_CTL_ADDR, HWIO_SSC_QDSP6SS_PLL_USER_CTL_RMSK)
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_USER_CTL_ADDR, m)
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_PLL_USER_CTL_ADDR,v)
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_PLL_USER_CTL_ADDR,m,v,HWIO_SSC_QDSP6SS_PLL_USER_CTL_IN)
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_RESERVE_BITS31_19_BMSK                        0xfff80000
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_RESERVE_BITS31_19_SHFT                              0x13
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_PRE_DIV_RATIO_BMSK                               0x70000
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_PRE_DIV_RATIO_SHFT                                  0x10
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_PRE_DIV_RATIO_DIVIDE_BY_1_FVAL                       0x0
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_PRE_DIV_RATIO_DIVIDE_BY_2_FVAL                       0x1
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_PRE_DIV_RATIO_DIVIDE_BY_4_FVAL                       0x3
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_POST_DIV_RATIO_ODD_BMSK                           0xf000
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_POST_DIV_RATIO_ODD_SHFT                              0xc
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_POST_DIV_RATIO_ODD_DIVIDE_BY_1_FVAL                  0x0
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_POST_DIV_RATIO_ODD_DIVIDE_BY_3_FVAL                  0x3
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_POST_DIV_RATIO_ODD_DIVIDE_BY_5_FVAL                  0x5
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_POST_DIV_RATIO_ODD_DIVIDE_BY_7_FVAL                  0x7
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_POST_DIV_RATIO_EVEN_BMSK                           0xf00
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_POST_DIV_RATIO_EVEN_SHFT                             0x8
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_POST_DIV_RATIO_EVEN_DIVIDE_BY_1_FVAL                 0x0
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_POST_DIV_RATIO_EVEN_DIVIDE_BY_2_FVAL                 0x1
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_POST_DIV_RATIO_EVEN_DIVIDE_BY_4_FVAL                 0x3
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_POST_DIV_RATIO_EVEN_DIVIDE_BY_8_FVAL                 0x7
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_OUT_CLK_POLARITY_BMSK                               0x80
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_OUT_CLK_POLARITY_SHFT                                0x7
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_OUT_CLK_POLARITY_DO_NOT_INVERT_OUTPUT_FVAL           0x0
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_OUT_CLK_POLARITY_INVERT_OUTPUT_FVAL                  0x1
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_RESERVE_BITS6_5_BMSK                                0x60
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_RESERVE_BITS6_5_SHFT                                 0x5
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_PLLOUT_TEST_BMSK                                    0x10
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_PLLOUT_TEST_SHFT                                     0x4
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_PLLOUT_TEST_DISABLE_FVAL                             0x0
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_PLLOUT_TEST_ENABLE_FVAL                              0x1
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_RESERVE_BIT3_BMSK                                    0x8
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_RESERVE_BIT3_SHFT                                    0x3
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_PLLOUT_ODD_BMSK                                      0x4
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_PLLOUT_ODD_SHFT                                      0x2
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_PLLOUT_ODD_DISABLE_FVAL                              0x0
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_PLLOUT_ODD_ENABLE_FVAL                               0x1
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_PLLOUT_EVEN_BMSK                                     0x2
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_PLLOUT_EVEN_SHFT                                     0x1
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_PLLOUT_EVEN_DISABLE_FVAL                             0x0
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_PLLOUT_EVEN_ENABLE_FVAL                              0x1
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_PLLOUT_MAIN_BMSK                                     0x1
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_PLLOUT_MAIN_SHFT                                     0x0
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_PLLOUT_MAIN_DISABLE_FVAL                             0x0
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_PLLOUT_MAIN_ENABLE_FVAL                              0x1

#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_ADDR                                        (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000210)
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_OFFS                                        (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000210)
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_RMSK                                        0xffffffff
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_ADDR, HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_RMSK)
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_ADDR, m)
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_ADDR,v)
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_ADDR,m,v,HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_IN)
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_RESERVE_BITS31_19_BMSK                      0xfff80000
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_RESERVE_BITS31_19_SHFT                            0x13
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_USE_PREDIV_WHEN_CAL_BMSK                       0x40000
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_USE_PREDIV_WHEN_CAL_SHFT                          0x12
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_USE_PREDIV_WHEN_CAL_DO_NOT_USE_SECONDARY_PRE_DIVIDER_SETTING_WHEN_CALIBRATING_FVAL        0x0
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_USE_PREDIV_WHEN_CAL_USE_SECONDARY_PRE_DIVIDER_SETTING_WHEN_CALIBRATING_FVAL        0x1
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_USE_EXT_SAVERESTORE_BMSK                       0x20000
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_USE_EXT_SAVERESTORE_SHFT                          0x11
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_USE_EXT_SAVERESTORE_ACTIVATES_INTERNAL_SAVE_AND_RESTORE_FVAL        0x0
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_USE_EXT_SAVERESTORE_DISABLE_INTERNAL_SAVE_AND_RESTORE_FVAL        0x1
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_LOW_JITTER_MODE_EN_BMSK                        0x10000
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_LOW_JITTER_MODE_EN_SHFT                           0x10
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_LOW_JITTER_MODE_EN_REGUALAR_MODE_WITH_FMAX_FVAL        0x0
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_LOW_JITTER_MODE_EN_LOW_JITTER_MODE_WITH_FMAX_FVAL        0x1
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_FRAC_FORMAT_SEL_BMSK                            0x8000
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_FRAC_FORMAT_SEL_SHFT                               0xf
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_FRAC_FORMAT_SEL_ALPHA_BASED_FRACTIONAL_WORD_FVAL        0x0
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_FRAC_FORMAT_SEL_M_OVER_N_BASED_FRACTIONAL_WORD_FVAL        0x1
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_BIAS_ON_IN_STANDBY_BMSK                         0x4000
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_BIAS_ON_IN_STANDBY_SHFT                            0xe
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_BIAS_ON_IN_STANDBY_BIAS_IS_OFF_WHEN_THE_PLL_IS_IN_STANDBY_FVAL        0x0
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_BIAS_ON_IN_STANDBY_BIAS_IS_ON_WHEN_THE_PLL_IS_IN_STANDBY_FVAL        0x1
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_REF_CLK_AT_OUT_BMSK                             0x2000
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_REF_CLK_AT_OUT_SHFT                                0xd
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_REF_CLK_AT_OUT_OUTPUT_IS_REFERENCE_CLOCK_WHEN_NOT_LOCKED_FVAL        0x0
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_REF_CLK_AT_OUT_REFERENCE_IS_ROUTED_TO_THE_OUTPUT_ONLY_WHEN_RESETN_IS_LOW_FVAL        0x1
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_SCALE_FREQ_ON_RESTART_BMSK                      0x1800
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_SCALE_FREQ_ON_RESTART_SHFT                         0xb
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_SCALE_FREQ_ON_RESTART_NO_SCALING_FVAL              0x0
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_SCALE_FREQ_ON_RESTART_SCALE_FREQUENCY_DOWNWARD_BY_6_PERCENT_FVAL        0x1
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_SCALE_FREQ_ON_RESTART_SCALE_FREQUENCY_DOWNWARD_BY_12_PERCENT_FVAL        0x2
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_SCALE_FREQ_ON_RESTART_SCALE_FREQUENCY_DOWNWARD_BY_25_PERCENT_FVAL        0x3
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_LATCH_INTERFACE_BYPASS_BMSK                      0x400
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_LATCH_INTERFACE_BYPASS_SHFT                        0xa
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_LATCH_INTERFACE_BYPASS_DO_NOT_BYPASS_FVAL          0x0
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_LATCH_INTERFACE_BYPASS_BYPASS_FVAL                 0x1
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_STATUS_REGISTER_BMSK                             0x3e0
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_STATUS_REGISTER_SHFT                               0x5
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_WRITE_STATE_EN_BMSK                               0x10
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_WRITE_STATE_EN_SHFT                                0x4
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_WRITE_STATE_EN_DISABLE_FVAL                        0x0
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_WRITE_STATE_EN_ENABLE_FVAL                         0x1
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_CALIB_CTRL_BMSK                                    0xe
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_CALIB_CTRL_SHFT                                    0x1
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_CALIB_CTRL_ALWAYS_PERFORM_CALIBRATION_FVAL         0x0
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_CALIB_CTRL_NEVER_PERFORM_CALIBRATION_FVAL          0x1
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_CALIB_CTRL_AUTOMATIC_FVAL                          0x2
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_USE_ONLY_FINE_LOCK_DET_BMSK                        0x1
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_USE_ONLY_FINE_LOCK_DET_SHFT                        0x0
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_USE_ONLY_FINE_LOCK_DET_USE_BOTH_THE_FINE_AND_COARSE_LOCK_DETECTOR_FVAL        0x0
#define HWIO_SSC_QDSP6SS_PLL_USER_CTL_U_USE_ONLY_FINE_LOCK_DET_USE_ONLY_THE_FINE_LOCK_DETECTOR_FVAL        0x1

#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_ADDR                                        (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000214)
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_OFFS                                        (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000214)
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_RMSK                                        0xffffffff
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_ADDR, HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_RMSK)
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_ADDR, m)
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_ADDR,v)
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_ADDR,m,v,HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_IN)
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_FINE_LDC_THRESHOLD_BMSK                     0xfc000000
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_FINE_LDC_THRESHOLD_SHFT                           0x1a
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_COARSE_LDC_THRESHOLD_BMSK                    0x3c00000
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_COARSE_LDC_THRESHOLD_SHFT                         0x16
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_COARSE_LOCK_DET_NEG_THRESHOLD_BMSK            0x3c0000
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_COARSE_LOCK_DET_NEG_THRESHOLD_SHFT                0x12
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_COARSE_LOCK_DET_POS_THRESHOLD_BMSK             0x3c000
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_COARSE_LOCK_DET_POS_THRESHOLD_SHFT                 0xe
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_FINE_LOCK_DET_THRESHOLD_BMSK                    0x3800
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_FINE_LOCK_DET_THRESHOLD_SHFT                       0xb
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_FINE_LOCK_DET_SAMPLE_SIZE_BMSK                   0x700
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_FINE_LOCK_DET_SAMPLE_SIZE_SHFT                     0x8
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_FWD_GAIN_SLEWING_KFN_BMSK                         0xf0
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_FWD_GAIN_SLEWING_KFN_SHFT                          0x4
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_FWD_GAIN_KFN_BMSK                                  0xf
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_FWD_GAIN_KFN_SHFT                                  0x0

#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_ADDR                                      (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000218)
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_OFFS                                      (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000218)
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_RMSK                                      0xffffffff
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_ADDR, HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_RMSK)
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_ADDR, m)
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_ADDR,v)
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_ADDR,m,v,HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_IN)
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_BIST_CFG_BMSK                             0xfff00000
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_BIST_CFG_SHFT                                   0x14
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_RESERVE_BITS19_12_BMSK                       0xff000
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_RESERVE_BITS19_12_SHFT                           0xc
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_NUM_STEPS_FAST_LOCK_BMSK                       0xc00
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_NUM_STEPS_FAST_LOCK_SHFT                         0xa
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_NUM_STEPS_FAST_LOCK_USE_12_STEPS_FVAL            0x0
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_NUM_STEPS_FAST_LOCK_USE_10_STEPS_FVAL            0x1
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_NUM_STEPS_FAST_LOCK_USE_8_STEPS_FVAL             0x2
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_NUM_STEPS_FAST_LOCK_USE_6_STEPS_FVAL             0x3
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_PREDIV_WHEN_CAL_BMSK                           0x380
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_PREDIV_WHEN_CAL_SHFT                             0x7
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_PREDIV_WHEN_CAL_DIVIDE_BY_1_FVAL                 0x0
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_PREDIV_WHEN_CAL_DIVIDE_BY_2_FVAL                 0x1
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_PREDIV_WHEN_CAL_DIVIDE_BY_4_FVAL                 0x3
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_PREDIV_WHEN_CAL_DIVIDE_BY_8_FVAL                 0x7
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_INC_MIN_GLITCH_THRESHOLD_4X_BMSK                0x40
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_INC_MIN_GLITCH_THRESHOLD_4X_SHFT                 0x6
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_INC_MIN_GLITCH_THRESHOLD_4X_MINIMUM_GLITCH_THRESHOLD_IS_NOT_INCREASED_FVAL        0x0
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_INC_MIN_GLITCH_THRESHOLD_4X_MINIMUM_GLITCH_THRESHOLD_IS_INCREASED_BY_4X_FVAL        0x1
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_MIN_GLITCH_THRESHOLD_BMSK                       0x30
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_MIN_GLITCH_THRESHOLD_SHFT                        0x4
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_MIN_GLITCH_THRESHOLD_MINIMUM_OF_4_FVAL           0x0
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_MIN_GLITCH_THRESHOLD_MINIMUM_OF_16_FVAL          0x1
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_MIN_GLITCH_THRESHOLD_MINIMUM_OF_128_FVAL         0x2
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_MIN_GLITCH_THRESHOLD_MINIMUM_OF_256_FVAL         0x3
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_USE_BOTH_REF_CLK_EDGE_BMSK                       0x8
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_USE_BOTH_REF_CLK_EDGE_SHFT                       0x3
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_USE_BOTH_REF_CLK_EDGE_USE_ONLY_THE_RISING_EDGE_FVAL        0x0
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_USE_BOTH_REF_CLK_EDGE_USE_BOTH_THE_RISING_AND_FALLING_EDGES_FVAL        0x1
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_BIAS_WARMUP_TIME_BMSK                            0x6
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_BIAS_WARMUP_TIME_SHFT                            0x1
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_BIAS_WARMUP_TIME_COUNT_0_IE_DO_NOT_WAIT_FVAL        0x0
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_BIAS_WARMUP_TIME_COUNT_1_REFERENCE_CYCLES_FVAL        0x1
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_BIAS_WARMUP_TIME_COUNT_7_REFERENCE_CYCLES_FVAL        0x2
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_BIAS_WARMUP_TIME_COUNT_15_REFERENCE_CYCLES_FVAL        0x3
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_DIV_LOCK_DET_THRESHOLDS_BMSK                     0x1
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_DIV_LOCK_DET_THRESHOLDS_SHFT                     0x0
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_DIV_LOCK_DET_THRESHOLDS_DISABLE_FVAL             0x0
#define HWIO_SSC_QDSP6SS_PLL_CONFIG_CTL_U_DIV_LOCK_DET_THRESHOLDS_ENABLE_FVAL              0x1

#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_ADDR                                          (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x0000021c)
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_OFFS                                          (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x0000021c)
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_RMSK                                          0xffffffff
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_TEST_CTL_ADDR, HWIO_SSC_QDSP6SS_PLL_TEST_CTL_RMSK)
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_TEST_CTL_ADDR, m)
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_PLL_TEST_CTL_ADDR,v)
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_PLL_TEST_CTL_ADDR,m,v,HWIO_SSC_QDSP6SS_PLL_TEST_CTL_IN)
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_ADD_REF_CYC_CALIB_STEPS_BMSK                  0xc0000000
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_ADD_REF_CYC_CALIB_STEPS_SHFT                        0x1e
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_ADD_REF_CYC_CALIB_STEPS_ADD_0_CYCLES_FVAL            0x0
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_ADD_REF_CYC_CALIB_STEPS_ADD_1_CYCLES_FVAL            0x1
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_ADD_REF_CYC_CALIB_STEPS_ADD_2_CYCLES_FVAL            0x2
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_ADD_REF_CYC_CALIB_STEPS_ADD_4_CYCLES_FVAL            0x3
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_GLITCH_DETECTOR_COUNT_LIMIT_BMSK              0x30000000
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_GLITCH_DETECTOR_COUNT_LIMIT_SHFT                    0x1c
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_GLITCH_DETECTOR_COUNT_LIMIT_LIMIT_OF_4_FVAL          0x0
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_GLITCH_DETECTOR_COUNT_LIMIT_LIMIT_OF_16_FVAL         0x1
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_GLITCH_DETECTOR_COUNT_LIMIT_LIMIT_OF_32_FVAL         0x2
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_GLITCH_DETECTOR_COUNT_LIMIT_LIMIT_OF_128_FVAL        0x3
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_GLITCH_PREVENTION_DIS_BMSK                     0x8000000
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_GLITCH_PREVENTION_DIS_SHFT                          0x1b
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_GLITCH_PREVENTION_DIS_GLITCH_DETECTOR_IS_ON_FVAL        0x0
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_GLITCH_PREVENTION_DIS_GLITCH_DETECTOR_IS_OFF_FVAL        0x1
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_FINE_FCW_BMSK                                  0x7e00000
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_FINE_FCW_SHFT                                       0x15
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_OVERRIDE_FINE_FCW_BMSK                          0x100000
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_OVERRIDE_FINE_FCW_SHFT                              0x14
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_OVERRIDE_FINE_FCW_DO_NOT_OVERRIDE_FVAL               0x0
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_OVERRIDE_FINE_FCW_OVERRIDE_FVAL                      0x1
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_COARSE_FCW_BMSK                                  0xff000
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_COARSE_FCW_SHFT                                      0xc
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_OVERRIDE_COARSE_FCW_BMSK                           0x800
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_OVERRIDE_COARSE_FCW_SHFT                             0xb
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_OVERRIDE_COARSE_FCW_DO_NOT_OVERRIDE_FVAL             0x0
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_OVERRIDE_COARSE_FCW_OVERRIDE_FVAL                    0x1
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_PROCESS_CALIB_WORD_BMSK                            0x700
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_PROCESS_CALIB_WORD_SHFT                              0x8
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_OVERRIDE_CALIB_WORD_BMSK                            0x80
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_OVERRIDE_CALIB_WORD_SHFT                             0x7
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_OVERRIDE_CALIB_WORD_DO_NOT_OVERRIDE_FVAL             0x0
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_OVERRIDE_CALIB_WORD_OVERRIDE_FVAL                    0x1
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_DISABLE_LFSR_BMSK                                   0x40
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_DISABLE_LFSR_SHFT                                    0x6
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_DISABLE_LFSR_ENABLE_FVAL                             0x0
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_DISABLE_LFSR_DISABLE_FVAL                            0x1
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_ATEST1_SEL_BMSK                                     0x30
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_ATEST1_SEL_SHFT                                      0x4
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_ATEST0_SEL_BMSK                                      0xc
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_ATEST0_SEL_SHFT                                      0x2
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_ATEST1_EN_BMSK                                       0x2
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_ATEST1_EN_SHFT                                       0x1
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_ATEST1_EN_DISABLE_FVAL                               0x0
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_ATEST1_EN_ENABLE_FVAL                                0x1
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_ATEST0_EN_BMSK                                       0x1
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_ATEST0_EN_SHFT                                       0x0
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_ATEST0_EN_DISABLE_FVAL                               0x0
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_ATEST0_EN_ENABLE_FVAL                                0x1

#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_ADDR                                        (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000220)
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_OFFS                                        (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000220)
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_RMSK                                        0xffffffff
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_ADDR, HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_RMSK)
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_ADDR, m)
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_ADDR,v)
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_ADDR,m,v,HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_IN)
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_ENABLE_TRAINING_SEQ_BMSK                    0x80000000
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_ENABLE_TRAINING_SEQ_SHFT                          0x1f
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_ENABLE_TRAINING_SEQ_NO_TRAINING_SEQUENCE_FVAL        0x0
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_ENABLE_TRAINING_SEQ_ENABLE_TRAINING_SEQUENCE_FVAL        0x1
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_BYPASS_LOGIC_DEP_BMSK                       0x40000000
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_BYPASS_LOGIC_DEP_SHFT                             0x1e
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_BYPASS_LOGIC_DEP_ENABLE_DCO_IS_GATED_BY_EN_BIAS_FVAL        0x0
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_BYPASS_LOGIC_DEP_NO_DEPENDENCY_FVAL                0x1
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_BYPASS_BIAS_DET_BMSK                        0x20000000
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_BYPASS_BIAS_DET_SHFT                              0x1d
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_MSB_CLOCK_SELECT_BMSK                       0x10000000
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_MSB_CLOCK_SELECT_SHFT                             0x1c
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_MSB_CLOCK_SELECT_ODD_DIVIDER_OUTPUT_FVAL           0x0
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_MSB_CLOCK_SELECT_EVEN_DIVIDER_OUTPUT_FVAL          0x1
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_BYPASS_FIRST_ORDER_DSM_BMSK                  0x8000000
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_BYPASS_FIRST_ORDER_DSM_SHFT                       0x1b
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_BYPASS_FIRST_ORDER_DSM_DO_NOT_BYPASS_FVAL          0x0
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_BYPASS_FIRST_ORDER_DSM_BYPASS_FVAL                 0x1
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_DCO_OFFSET_CURRENT_ADJUST_BMSK               0x6000000
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_DCO_OFFSET_CURRENT_ADJUST_SHFT                    0x19
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_MIRROR_DEVICE_ADJUST_BMSK                    0x1c00000
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_MIRROR_DEVICE_ADJUST_SHFT                         0x16
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_BIAS_STARTUP_CIR_DIS_BMSK                     0x200000
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_BIAS_STARTUP_CIR_DIS_SHFT                         0x15
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_BIAS_STARTUP_CIR_DIS_ENABLE_FVAL                   0x0
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_BIAS_STARTUP_CIR_DIS_DISABLE_FVAL                  0x1
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_DISABLE_CLAMP_BMSK                            0x100000
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_DISABLE_CLAMP_SHFT                                0x14
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_DISABLE_CLAMP_ENABLE_FVAL                          0x0
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_DISABLE_CLAMP_DISABLE_FVAL                         0x1
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_BYPASS_MODE_OF_BIAS_BMSK                       0x80000
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_BYPASS_MODE_OF_BIAS_SHFT                          0x13
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_BYPASS_MODE_OF_BIAS_USE_EXTERNAL_CURRENT_AS_A_REFERENCE_FVAL        0x0
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_BYPASS_MODE_OF_BIAS_OUTPUT_BANDGAP_CURRENT_AS_A_CURRENT_SINK_FVAL        0x1
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_BYPASS_MODE_FOR_BIAS_EN_BMSK                   0x40000
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_BYPASS_MODE_FOR_BIAS_EN_SHFT                      0x12
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_BYPASS_MODE_FOR_BIAS_EN_DO_NOT_BYPASS_FVAL         0x0
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_BYPASS_MODE_FOR_BIAS_EN_BYPASS_ENABLED_FVAL        0x1
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_BIAS_ADJUST_BMSK                               0x30000
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_BIAS_ADJUST_SHFT                                  0x10
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_BIAS_ADJUST_NEGATIVE_FVAL                          0x0
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_BIAS_ADJUST_LESS_NEGATIVE_FVAL                     0x1
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_BIAS_ADJUST_EVEN_LESS_NEGATIVE_FVAL                0x2
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_BIAS_ADJUST_ZERO_TEMPERATURE_COEFFICENT_FVAL        0x3
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_DIV2_NMO_EN_BMSK                                0x8000
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_DIV2_NMO_EN_SHFT                                   0xf
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_DIV2_NMO_EN_DISABLE_FVAL                           0x0
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_DIV2_NMO_EN_ENABLE_FVAL                            0x1
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_DIS_LEAK_CMP_BMSK                               0x4000
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_DIS_LEAK_CMP_SHFT                                  0xe
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_DIS_LEAK_CMP_ENABLE_FVAL                           0x0
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_DIS_LEAK_CMP_DISABLE_FVAL                          0x1
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_SINGLE_DMET_EN_BMSK                             0x2000
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_SINGLE_DMET_EN_SHFT                                0xd
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_SINGLE_DMET_EN_DISABLE_FVAL                        0x0
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_SINGLE_DMET_EN_ENABLE_FVAL                         0x1
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_DEMET_WINDOW_DIS_BMSK                           0x1000
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_DEMET_WINDOW_DIS_SHFT                              0xc
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_DEMET_WINDOW_DIS_ENABLE_FVAL                       0x0
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_DEMET_WINDOW_DIS_DISABLE_FVAL                      0x1
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_NMO_OSC_SEL_BMSK                                 0xc00
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_NMO_OSC_SEL_SHFT                                   0xa
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_NMO_OSC_SEL_OFF_FVAL                               0x0
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_NMO_OSC_SEL_FREQ_OF_350MHZ_FVAL                    0x1
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_NMO_OSC_SEL_FREQ_OF_700MHZ_FVAL                    0x2
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_NMO_OSC_SEL_FREQ_OF_1400MHZ_FVAL                   0x3
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_NOISE_MAG_BMSK                                   0x380
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_NOISE_MAG_SHFT                                     0x7
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_NOISE_MAG_OFF_FVAL                                 0x0
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_NOISE_MAG_NOISE_OF_34MVRMS_FVAL                    0x1
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_NOISE_MAG_NOISE_OF_61MVRMS_FVAL                    0x3
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_NOISE_MAG_NOISE_OF_72MVRMS_FVAL                    0x7
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_NOISE_GEN_EN_BMSK                                 0x40
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_NOISE_GEN_EN_SHFT                                  0x6
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_NOISE_GEN_EN_DISABLE_FVAL                          0x0
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_NOISE_GEN_EN_ENABLE_FVAL                           0x1
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_OSC_BIAS_GND_BMSK                                 0x20
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_OSC_BIAS_GND_SHFT                                  0x5
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_OSC_BIAS_GND_NOT_GROUNDED_FVAL                     0x0
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_OSC_BIAS_GND_GROUNDED_FVAL                         0x1
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_PLL_TEST_OUT_SEL_BMSK                             0x18
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_PLL_TEST_OUT_SEL_SHFT                              0x3
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_PLL_TEST_OUT_SEL_RESETN_FVAL                       0x0
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_PLL_TEST_OUT_SEL_NMO_OUTPUT_FVAL                   0x1
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_PLL_TEST_OUT_SEL_DCO_CLOCK_WITHOUT_POST_DIVISION_FVAL        0x2
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_PLL_TEST_OUT_SEL_PLL_OUTPUT_SAME_AS_PLL_LV_MAIN_FVAL        0x3
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_STATUS_REG_EN_BMSK                                 0x4
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_STATUS_REG_EN_SHFT                                 0x2
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_STATUS_REG_EN_DISABLE_FVAL                         0x0
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_STATUS_REG_EN_ENABLE_FVAL                          0x1
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_SKIP_FINE_TUNE_BMSK                                0x2
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_SKIP_FINE_TUNE_SHFT                                0x1
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_SKIP_FINE_TUNE_PERFORM_FINE_TUNING_FVAL            0x0
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_SKIP_FINE_TUNE_SKIP_FINE_TUNING_FVAL               0x1
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_SKIP_FAST_LOCK_BMSK                                0x1
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_SKIP_FAST_LOCK_SHFT                                0x0
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_SKIP_FAST_LOCK_USE_FAST_LOCKING_FVAL               0x0
#define HWIO_SSC_QDSP6SS_PLL_TEST_CTL_U_SKIP_FAST_LOCK_USE_LINEAR_LOCKING_FVAL             0x1

#define HWIO_SSC_QDSP6SS_PLL_STATUS_ADDR                                            (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000224)
#define HWIO_SSC_QDSP6SS_PLL_STATUS_OFFS                                            (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000224)
#define HWIO_SSC_QDSP6SS_PLL_STATUS_RMSK                                            0xffffffff
#define HWIO_SSC_QDSP6SS_PLL_STATUS_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_STATUS_ADDR, HWIO_SSC_QDSP6SS_PLL_STATUS_RMSK)
#define HWIO_SSC_QDSP6SS_PLL_STATUS_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_STATUS_ADDR, m)
#define HWIO_SSC_QDSP6SS_PLL_STATUS_STATUS_31_0_BMSK                                0xffffffff
#define HWIO_SSC_QDSP6SS_PLL_STATUS_STATUS_31_0_SHFT                                       0x0

#define HWIO_SSC_QDSP6SS_PLL_FREQ_CTL_ADDR                                          (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000228)
#define HWIO_SSC_QDSP6SS_PLL_FREQ_CTL_OFFS                                          (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000228)
#define HWIO_SSC_QDSP6SS_PLL_FREQ_CTL_RMSK                                          0xffffffff
#define HWIO_SSC_QDSP6SS_PLL_FREQ_CTL_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_FREQ_CTL_ADDR, HWIO_SSC_QDSP6SS_PLL_FREQ_CTL_RMSK)
#define HWIO_SSC_QDSP6SS_PLL_FREQ_CTL_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_FREQ_CTL_ADDR, m)
#define HWIO_SSC_QDSP6SS_PLL_FREQ_CTL_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_PLL_FREQ_CTL_ADDR,v)
#define HWIO_SSC_QDSP6SS_PLL_FREQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_PLL_FREQ_CTL_ADDR,m,v,HWIO_SSC_QDSP6SS_PLL_FREQ_CTL_IN)
#define HWIO_SSC_QDSP6SS_PLL_FREQ_CTL_FREQUENCY_CTL_WORD_BMSK                       0xffffffff
#define HWIO_SSC_QDSP6SS_PLL_FREQ_CTL_FREQUENCY_CTL_WORD_SHFT                              0x0

#define HWIO_SSC_QDSP6SS_PLL_OPMODE_ADDR                                            (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x0000022c)
#define HWIO_SSC_QDSP6SS_PLL_OPMODE_OFFS                                            (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x0000022c)
#define HWIO_SSC_QDSP6SS_PLL_OPMODE_RMSK                                                   0x7
#define HWIO_SSC_QDSP6SS_PLL_OPMODE_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_OPMODE_ADDR, HWIO_SSC_QDSP6SS_PLL_OPMODE_RMSK)
#define HWIO_SSC_QDSP6SS_PLL_OPMODE_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_OPMODE_ADDR, m)
#define HWIO_SSC_QDSP6SS_PLL_OPMODE_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_PLL_OPMODE_ADDR,v)
#define HWIO_SSC_QDSP6SS_PLL_OPMODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_PLL_OPMODE_ADDR,m,v,HWIO_SSC_QDSP6SS_PLL_OPMODE_IN)
#define HWIO_SSC_QDSP6SS_PLL_OPMODE_PLL_OPMODE_BMSK                                        0x7
#define HWIO_SSC_QDSP6SS_PLL_OPMODE_PLL_OPMODE_SHFT                                        0x0
#define HWIO_SSC_QDSP6SS_PLL_OPMODE_PLL_OPMODE_STANDBY_FVAL                                0x0
#define HWIO_SSC_QDSP6SS_PLL_OPMODE_PLL_OPMODE_RUN_FVAL                                    0x1
#define HWIO_SSC_QDSP6SS_PLL_OPMODE_PLL_OPMODE_NA_FVAL                                     0x2
#define HWIO_SSC_QDSP6SS_PLL_OPMODE_PLL_OPMODE_FREEZE_FVAL                                 0x3

#define HWIO_SSC_QDSP6SS_PLL_STATE_ADDR                                             (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000230)
#define HWIO_SSC_QDSP6SS_PLL_STATE_OFFS                                             (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000230)
#define HWIO_SSC_QDSP6SS_PLL_STATE_RMSK                                                    0x7
#define HWIO_SSC_QDSP6SS_PLL_STATE_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_STATE_ADDR, HWIO_SSC_QDSP6SS_PLL_STATE_RMSK)
#define HWIO_SSC_QDSP6SS_PLL_STATE_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_STATE_ADDR, m)
#define HWIO_SSC_QDSP6SS_PLL_STATE_PLL_STATE_BMSK                                          0x7
#define HWIO_SSC_QDSP6SS_PLL_STATE_PLL_STATE_SHFT                                          0x0

#define HWIO_SSC_QDSP6SS_PLL_DROOP_ADDR                                             (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000234)
#define HWIO_SSC_QDSP6SS_PLL_DROOP_OFFS                                             (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000234)
#define HWIO_SSC_QDSP6SS_PLL_DROOP_RMSK                                                   0xff
#define HWIO_SSC_QDSP6SS_PLL_DROOP_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_DROOP_ADDR, HWIO_SSC_QDSP6SS_PLL_DROOP_RMSK)
#define HWIO_SSC_QDSP6SS_PLL_DROOP_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_DROOP_ADDR, m)
#define HWIO_SSC_QDSP6SS_PLL_DROOP_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_PLL_DROOP_ADDR,v)
#define HWIO_SSC_QDSP6SS_PLL_DROOP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_PLL_DROOP_ADDR,m,v,HWIO_SSC_QDSP6SS_PLL_DROOP_IN)
#define HWIO_SSC_QDSP6SS_PLL_DROOP_DROOP_CODE_BMSK                                        0xfe
#define HWIO_SSC_QDSP6SS_PLL_DROOP_DROOP_CODE_SHFT                                         0x1
#define HWIO_SSC_QDSP6SS_PLL_DROOP_DROOP_EN_BMSK                                           0x1
#define HWIO_SSC_QDSP6SS_PLL_DROOP_DROOP_EN_SHFT                                           0x0

#define HWIO_SSC_QDSP6SS_PLL_FRAC_VAL_ADDR                                          (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000238)
#define HWIO_SSC_QDSP6SS_PLL_FRAC_VAL_OFFS                                          (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000238)
#define HWIO_SSC_QDSP6SS_PLL_FRAC_VAL_RMSK                                              0xffff
#define HWIO_SSC_QDSP6SS_PLL_FRAC_VAL_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_FRAC_VAL_ADDR, HWIO_SSC_QDSP6SS_PLL_FRAC_VAL_RMSK)
#define HWIO_SSC_QDSP6SS_PLL_FRAC_VAL_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_FRAC_VAL_ADDR, m)
#define HWIO_SSC_QDSP6SS_PLL_FRAC_VAL_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_PLL_FRAC_VAL_ADDR,v)
#define HWIO_SSC_QDSP6SS_PLL_FRAC_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_PLL_FRAC_VAL_ADDR,m,v,HWIO_SSC_QDSP6SS_PLL_FRAC_VAL_IN)
#define HWIO_SSC_QDSP6SS_PLL_FRAC_VAL_PLL_FRAC_VAL_BMSK                                 0xffff
#define HWIO_SSC_QDSP6SS_PLL_FRAC_VAL_PLL_FRAC_VAL_SHFT                                    0x0

#define HWIO_SSC_QDSP6SS_PLL_SPARE_ADDR                                             (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x0000023c)
#define HWIO_SSC_QDSP6SS_PLL_SPARE_OFFS                                             (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x0000023c)
#define HWIO_SSC_QDSP6SS_PLL_SPARE_RMSK                                                   0xff
#define HWIO_SSC_QDSP6SS_PLL_SPARE_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_SPARE_ADDR, HWIO_SSC_QDSP6SS_PLL_SPARE_RMSK)
#define HWIO_SSC_QDSP6SS_PLL_SPARE_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_SPARE_ADDR, m)
#define HWIO_SSC_QDSP6SS_PLL_SPARE_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_PLL_SPARE_ADDR,v)
#define HWIO_SSC_QDSP6SS_PLL_SPARE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_PLL_SPARE_ADDR,m,v,HWIO_SSC_QDSP6SS_PLL_SPARE_IN)
#define HWIO_SSC_QDSP6SS_PLL_SPARE_SPARE_OUTPUTS_BMSK                                     0xf0
#define HWIO_SSC_QDSP6SS_PLL_SPARE_SPARE_OUTPUTS_SHFT                                      0x4
#define HWIO_SSC_QDSP6SS_PLL_SPARE_SPARE_INPUTS_BMSK                                       0xf
#define HWIO_SSC_QDSP6SS_PLL_SPARE_SPARE_INPUTS_SHFT                                       0x0

#define HWIO_SSC_QDSP6SS_PLL_SSC_DELTA_ALPHA_ADDR                                   (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000240)
#define HWIO_SSC_QDSP6SS_PLL_SSC_DELTA_ALPHA_OFFS                                   (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000240)
#define HWIO_SSC_QDSP6SS_PLL_SSC_DELTA_ALPHA_RMSK                                   0xffffffff
#define HWIO_SSC_QDSP6SS_PLL_SSC_DELTA_ALPHA_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_SSC_DELTA_ALPHA_ADDR, HWIO_SSC_QDSP6SS_PLL_SSC_DELTA_ALPHA_RMSK)
#define HWIO_SSC_QDSP6SS_PLL_SSC_DELTA_ALPHA_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_SSC_DELTA_ALPHA_ADDR, m)
#define HWIO_SSC_QDSP6SS_PLL_SSC_DELTA_ALPHA_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_PLL_SSC_DELTA_ALPHA_ADDR,v)
#define HWIO_SSC_QDSP6SS_PLL_SSC_DELTA_ALPHA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_PLL_SSC_DELTA_ALPHA_ADDR,m,v,HWIO_SSC_QDSP6SS_PLL_SSC_DELTA_ALPHA_IN)
#define HWIO_SSC_QDSP6SS_PLL_SSC_DELTA_ALPHA_RESERVE_BITS31_8_BMSK                  0xffffff00
#define HWIO_SSC_QDSP6SS_PLL_SSC_DELTA_ALPHA_RESERVE_BITS31_8_SHFT                         0x8
#define HWIO_SSC_QDSP6SS_PLL_SSC_DELTA_ALPHA_SSC_DELTA_ALPHA_BMSK                         0xff
#define HWIO_SSC_QDSP6SS_PLL_SSC_DELTA_ALPHA_SSC_DELTA_ALPHA_SHFT                          0x0

#define HWIO_SSC_QDSP6SS_PLL_SSC_UPDATE_RATE_ADDR                                   (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000244)
#define HWIO_SSC_QDSP6SS_PLL_SSC_UPDATE_RATE_OFFS                                   (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000244)
#define HWIO_SSC_QDSP6SS_PLL_SSC_UPDATE_RATE_RMSK                                   0xffffffff
#define HWIO_SSC_QDSP6SS_PLL_SSC_UPDATE_RATE_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_SSC_UPDATE_RATE_ADDR, HWIO_SSC_QDSP6SS_PLL_SSC_UPDATE_RATE_RMSK)
#define HWIO_SSC_QDSP6SS_PLL_SSC_UPDATE_RATE_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_SSC_UPDATE_RATE_ADDR, m)
#define HWIO_SSC_QDSP6SS_PLL_SSC_UPDATE_RATE_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_PLL_SSC_UPDATE_RATE_ADDR,v)
#define HWIO_SSC_QDSP6SS_PLL_SSC_UPDATE_RATE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_PLL_SSC_UPDATE_RATE_ADDR,m,v,HWIO_SSC_QDSP6SS_PLL_SSC_UPDATE_RATE_IN)
#define HWIO_SSC_QDSP6SS_PLL_SSC_UPDATE_RATE_RESERVE_BITS31_4_BMSK                  0xfffffff0
#define HWIO_SSC_QDSP6SS_PLL_SSC_UPDATE_RATE_RESERVE_BITS31_4_SHFT                         0x4
#define HWIO_SSC_QDSP6SS_PLL_SSC_UPDATE_RATE_SSC_UPDATE_RATE_BMSK                          0xf
#define HWIO_SSC_QDSP6SS_PLL_SSC_UPDATE_RATE_SSC_UPDATE_RATE_SHFT                          0x0

#define HWIO_SSC_QDSP6SS_PLL_SSC_NUM_STEPS_ADDR                                     (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000248)
#define HWIO_SSC_QDSP6SS_PLL_SSC_NUM_STEPS_OFFS                                     (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000248)
#define HWIO_SSC_QDSP6SS_PLL_SSC_NUM_STEPS_RMSK                                     0xffffffff
#define HWIO_SSC_QDSP6SS_PLL_SSC_NUM_STEPS_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_SSC_NUM_STEPS_ADDR, HWIO_SSC_QDSP6SS_PLL_SSC_NUM_STEPS_RMSK)
#define HWIO_SSC_QDSP6SS_PLL_SSC_NUM_STEPS_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_SSC_NUM_STEPS_ADDR, m)
#define HWIO_SSC_QDSP6SS_PLL_SSC_NUM_STEPS_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_PLL_SSC_NUM_STEPS_ADDR,v)
#define HWIO_SSC_QDSP6SS_PLL_SSC_NUM_STEPS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_PLL_SSC_NUM_STEPS_ADDR,m,v,HWIO_SSC_QDSP6SS_PLL_SSC_NUM_STEPS_IN)
#define HWIO_SSC_QDSP6SS_PLL_SSC_NUM_STEPS_RESERVE_BITS31_4_BMSK                    0xfffffff0
#define HWIO_SSC_QDSP6SS_PLL_SSC_NUM_STEPS_RESERVE_BITS31_4_SHFT                           0x4
#define HWIO_SSC_QDSP6SS_PLL_SSC_NUM_STEPS_SSC_NUM_STEPS_BMSK                              0xf
#define HWIO_SSC_QDSP6SS_PLL_SSC_NUM_STEPS_SSC_NUM_STEPS_SHFT                              0x0

#define HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_STATUS_ADDR                                 (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000250)
#define HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_STATUS_OFFS                                 (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000250)
#define HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_STATUS_RMSK                                        0x3
#define HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_STATUS_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_STATUS_ADDR, HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_STATUS_RMSK)
#define HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_STATUS_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_STATUS_ADDR, m)
#define HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_STATUS_RCG2PLL_UPD_STATUS_BMSK                     0x2
#define HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_STATUS_RCG2PLL_UPD_STATUS_SHFT                     0x1
#define HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_STATUS_PLL2RCG_UPD_STATUS_BMSK                     0x1
#define HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_STATUS_PLL2RCG_UPD_STATUS_SHFT                     0x0

#define HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_CFG_ADDR                                    (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000254)
#define HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_CFG_OFFS                                    (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000254)
#define HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_CFG_RMSK                                           0x3
#define HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_CFG_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_CFG_ADDR, HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_CFG_RMSK)
#define HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_CFG_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_CFG_ADDR, m)
#define HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_CFG_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_CFG_ADDR,v)
#define HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_CFG_ADDR,m,v,HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_CFG_IN)
#define HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_CFG_RCG2PLL_UPD_EN_BMSK                            0x2
#define HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_CFG_RCG2PLL_UPD_EN_SHFT                            0x1
#define HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_CFG_PLL2RCG_UPD_EN_BMSK                            0x1
#define HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_CFG_PLL2RCG_UPD_EN_SHFT                            0x0

#define HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_ADDR                                 (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000258)
#define HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_OFFS                                 (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000258)
#define HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_RMSK                                       0x1f
#define HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_ADDR, HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_RMSK)
#define HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_ADDR, m)
#define HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_ADDR,v)
#define HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_ADDR,m,v,HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_IN)
#define HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_MATCH_VALUE_BMSK                           0x1f
#define HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_MATCH_VALUE_SHFT                            0x0

#define HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_CMD_ADDR                                    (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x0000025c)
#define HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_CMD_OFFS                                    (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x0000025c)
#define HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_CMD_RMSK                                           0x1
#define HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_CMD_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_CMD_ADDR,v)
#define HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_CMD_CMD_BMSK                                       0x1
#define HWIO_SSC_QDSP6SS_PLL_RCG_UPDATE_CMD_CMD_SHFT                                       0x0

#define HWIO_SSC_QDSP6SS_DBG_NMI_CFG_ADDR                                           (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000300)
#define HWIO_SSC_QDSP6SS_DBG_NMI_CFG_OFFS                                           (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000300)
#define HWIO_SSC_QDSP6SS_DBG_NMI_CFG_RMSK                                                  0xf
#define HWIO_SSC_QDSP6SS_DBG_NMI_CFG_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_DBG_NMI_CFG_ADDR, HWIO_SSC_QDSP6SS_DBG_NMI_CFG_RMSK)
#define HWIO_SSC_QDSP6SS_DBG_NMI_CFG_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_DBG_NMI_CFG_ADDR, m)
#define HWIO_SSC_QDSP6SS_DBG_NMI_CFG_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_DBG_NMI_CFG_ADDR,v)
#define HWIO_SSC_QDSP6SS_DBG_NMI_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_DBG_NMI_CFG_ADDR,m,v,HWIO_SSC_QDSP6SS_DBG_NMI_CFG_IN)
#define HWIO_SSC_QDSP6SS_DBG_NMI_CFG_DBG_NMI_EN_IN_APCR_BMSK                               0x8
#define HWIO_SSC_QDSP6SS_DBG_NMI_CFG_DBG_NMI_EN_IN_APCR_SHFT                               0x3
#define HWIO_SSC_QDSP6SS_DBG_NMI_CFG_DBG_NMI_EN_IN_PWR_COLLAPSE_BMSK                       0x4
#define HWIO_SSC_QDSP6SS_DBG_NMI_CFG_DBG_NMI_EN_IN_PWR_COLLAPSE_SHFT                       0x2
#define HWIO_SSC_QDSP6SS_DBG_NMI_CFG_DBG_NMI_DISABLE_BMSK                                  0x2
#define HWIO_SSC_QDSP6SS_DBG_NMI_CFG_DBG_NMI_DISABLE_SHFT                                  0x1
#define HWIO_SSC_QDSP6SS_DBG_NMI_CFG_DBG_NMI_WAKEUP_DISABLE_BMSK                           0x1
#define HWIO_SSC_QDSP6SS_DBG_NMI_CFG_DBG_NMI_WAKEUP_DISABLE_SHFT                           0x0

#define HWIO_SSC_QDSP6SS_DBG_NMI_PWR_STATUS_ADDR                                    (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000304)
#define HWIO_SSC_QDSP6SS_DBG_NMI_PWR_STATUS_OFFS                                    (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000304)
#define HWIO_SSC_QDSP6SS_DBG_NMI_PWR_STATUS_RMSK                                           0x3
#define HWIO_SSC_QDSP6SS_DBG_NMI_PWR_STATUS_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_DBG_NMI_PWR_STATUS_ADDR, HWIO_SSC_QDSP6SS_DBG_NMI_PWR_STATUS_RMSK)
#define HWIO_SSC_QDSP6SS_DBG_NMI_PWR_STATUS_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_DBG_NMI_PWR_STATUS_ADDR, m)
#define HWIO_SSC_QDSP6SS_DBG_NMI_PWR_STATUS_QDSP6_PWR_COLLAPSE_BMSK                        0x2
#define HWIO_SSC_QDSP6SS_DBG_NMI_PWR_STATUS_QDSP6_PWR_COLLAPSE_SHFT                        0x1
#define HWIO_SSC_QDSP6SS_DBG_NMI_PWR_STATUS_QDSP6_IN_SLEEP_BMSK                            0x1
#define HWIO_SSC_QDSP6SS_DBG_NMI_PWR_STATUS_QDSP6_IN_SLEEP_SHFT                            0x0

#define HWIO_SSC_QDSP6SS_BOOT_CORE_START_ADDR                                       (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000400)
#define HWIO_SSC_QDSP6SS_BOOT_CORE_START_OFFS                                       (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000400)
#define HWIO_SSC_QDSP6SS_BOOT_CORE_START_RMSK                                              0x1
#define HWIO_SSC_QDSP6SS_BOOT_CORE_START_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_BOOT_CORE_START_ADDR, HWIO_SSC_QDSP6SS_BOOT_CORE_START_RMSK)
#define HWIO_SSC_QDSP6SS_BOOT_CORE_START_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_BOOT_CORE_START_ADDR, m)
#define HWIO_SSC_QDSP6SS_BOOT_CORE_START_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_BOOT_CORE_START_ADDR,v)
#define HWIO_SSC_QDSP6SS_BOOT_CORE_START_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_BOOT_CORE_START_ADDR,m,v,HWIO_SSC_QDSP6SS_BOOT_CORE_START_IN)
#define HWIO_SSC_QDSP6SS_BOOT_CORE_START_START_BMSK                                        0x1
#define HWIO_SSC_QDSP6SS_BOOT_CORE_START_START_SHFT                                        0x0

#define HWIO_SSC_QDSP6SS_BOOT_CMD_ADDR                                              (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000404)
#define HWIO_SSC_QDSP6SS_BOOT_CMD_OFFS                                              (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000404)
#define HWIO_SSC_QDSP6SS_BOOT_CMD_RMSK                                                     0x1
#define HWIO_SSC_QDSP6SS_BOOT_CMD_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_BOOT_CMD_ADDR,v)
#define HWIO_SSC_QDSP6SS_BOOT_CMD_CMD_BMSK                                                 0x1
#define HWIO_SSC_QDSP6SS_BOOT_CMD_CMD_SHFT                                                 0x0

#define HWIO_SSC_QDSP6SS_BOOT_STATUS_ADDR                                           (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000408)
#define HWIO_SSC_QDSP6SS_BOOT_STATUS_OFFS                                           (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000408)
#define HWIO_SSC_QDSP6SS_BOOT_STATUS_RMSK                                                  0x1
#define HWIO_SSC_QDSP6SS_BOOT_STATUS_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_BOOT_STATUS_ADDR, HWIO_SSC_QDSP6SS_BOOT_STATUS_RMSK)
#define HWIO_SSC_QDSP6SS_BOOT_STATUS_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_BOOT_STATUS_ADDR, m)
#define HWIO_SSC_QDSP6SS_BOOT_STATUS_STATUS_BMSK                                           0x1
#define HWIO_SSC_QDSP6SS_BOOT_STATUS_STATUS_SHFT                                           0x0

#define HWIO_SSC_QDSP6SS_CORE_BHS_CFG_ADDR                                          (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000410)
#define HWIO_SSC_QDSP6SS_CORE_BHS_CFG_OFFS                                          (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000410)
#define HWIO_SSC_QDSP6SS_CORE_BHS_CFG_RMSK                                                 0x1
#define HWIO_SSC_QDSP6SS_CORE_BHS_CFG_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_CORE_BHS_CFG_ADDR, HWIO_SSC_QDSP6SS_CORE_BHS_CFG_RMSK)
#define HWIO_SSC_QDSP6SS_CORE_BHS_CFG_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_CORE_BHS_CFG_ADDR, m)
#define HWIO_SSC_QDSP6SS_CORE_BHS_CFG_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_CORE_BHS_CFG_ADDR,v)
#define HWIO_SSC_QDSP6SS_CORE_BHS_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_CORE_BHS_CFG_ADDR,m,v,HWIO_SSC_QDSP6SS_CORE_BHS_CFG_IN)
#define HWIO_SSC_QDSP6SS_CORE_BHS_CFG_BHS_ON_BMSK                                          0x1
#define HWIO_SSC_QDSP6SS_CORE_BHS_CFG_BHS_ON_SHFT                                          0x0

#define HWIO_SSC_QDSP6SS_CORE_BHS_CMD_ADDR                                          (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000414)
#define HWIO_SSC_QDSP6SS_CORE_BHS_CMD_OFFS                                          (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000414)
#define HWIO_SSC_QDSP6SS_CORE_BHS_CMD_RMSK                                                 0x1
#define HWIO_SSC_QDSP6SS_CORE_BHS_CMD_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_CORE_BHS_CMD_ADDR,v)
#define HWIO_SSC_QDSP6SS_CORE_BHS_CMD_UPDATE_BMSK                                          0x1
#define HWIO_SSC_QDSP6SS_CORE_BHS_CMD_UPDATE_SHFT                                          0x0

#define HWIO_SSC_QDSP6SS_CORE_BHS_STATUS_ADDR                                       (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000418)
#define HWIO_SSC_QDSP6SS_CORE_BHS_STATUS_OFFS                                       (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000418)
#define HWIO_SSC_QDSP6SS_CORE_BHS_STATUS_RMSK                                              0x1
#define HWIO_SSC_QDSP6SS_CORE_BHS_STATUS_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_CORE_BHS_STATUS_ADDR, HWIO_SSC_QDSP6SS_CORE_BHS_STATUS_RMSK)
#define HWIO_SSC_QDSP6SS_CORE_BHS_STATUS_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_CORE_BHS_STATUS_ADDR, m)
#define HWIO_SSC_QDSP6SS_CORE_BHS_STATUS_BHS_ON_BMSK                                       0x1
#define HWIO_SSC_QDSP6SS_CORE_BHS_STATUS_BHS_ON_SHFT                                       0x0

#define HWIO_SSC_QDSP6SS_LDO_CTL_CFG_ADDR                                           (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000420)
#define HWIO_SSC_QDSP6SS_LDO_CTL_CFG_OFFS                                           (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000420)
#define HWIO_SSC_QDSP6SS_LDO_CTL_CFG_RMSK                                                  0x7
#define HWIO_SSC_QDSP6SS_LDO_CTL_CFG_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_LDO_CTL_CFG_ADDR, HWIO_SSC_QDSP6SS_LDO_CTL_CFG_RMSK)
#define HWIO_SSC_QDSP6SS_LDO_CTL_CFG_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_LDO_CTL_CFG_ADDR, m)
#define HWIO_SSC_QDSP6SS_LDO_CTL_CFG_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_LDO_CTL_CFG_ADDR,v)
#define HWIO_SSC_QDSP6SS_LDO_CTL_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_LDO_CTL_CFG_ADDR,m,v,HWIO_SSC_QDSP6SS_LDO_CTL_CFG_IN)
#define HWIO_SSC_QDSP6SS_LDO_CTL_CFG_LDO_PWR_UP_BG_BMSK                                    0x4
#define HWIO_SSC_QDSP6SS_LDO_CTL_CFG_LDO_PWR_UP_BG_SHFT                                    0x2
#define HWIO_SSC_QDSP6SS_LDO_CTL_CFG_LDO_PWR_UP_BMSK                                       0x2
#define HWIO_SSC_QDSP6SS_LDO_CTL_CFG_LDO_PWR_UP_SHFT                                       0x1
#define HWIO_SSC_QDSP6SS_LDO_CTL_CFG_LDO_BYP_BMSK                                          0x1
#define HWIO_SSC_QDSP6SS_LDO_CTL_CFG_LDO_BYP_SHFT                                          0x0

#define HWIO_SSC_QDSP6SS_LDO_CTL_CMD_ADDR                                           (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000424)
#define HWIO_SSC_QDSP6SS_LDO_CTL_CMD_OFFS                                           (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000424)
#define HWIO_SSC_QDSP6SS_LDO_CTL_CMD_RMSK                                                  0x7
#define HWIO_SSC_QDSP6SS_LDO_CTL_CMD_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_LDO_CTL_CMD_ADDR,v)
#define HWIO_SSC_QDSP6SS_LDO_CTL_CMD_LDO_PWR_UP_BG_UPDATE_BMSK                             0x4
#define HWIO_SSC_QDSP6SS_LDO_CTL_CMD_LDO_PWR_UP_BG_UPDATE_SHFT                             0x2
#define HWIO_SSC_QDSP6SS_LDO_CTL_CMD_LDO_PWR_UP_UPDATE_BMSK                                0x2
#define HWIO_SSC_QDSP6SS_LDO_CTL_CMD_LDO_PWR_UP_UPDATE_SHFT                                0x1
#define HWIO_SSC_QDSP6SS_LDO_CTL_CMD_LDO_BYP_UPDATE_BMSK                                   0x1
#define HWIO_SSC_QDSP6SS_LDO_CTL_CMD_LDO_BYP_UPDATE_SHFT                                   0x0

#define HWIO_SSC_QDSP6SS_LDO_CTL_STATUS_ADDR                                        (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000428)
#define HWIO_SSC_QDSP6SS_LDO_CTL_STATUS_OFFS                                        (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000428)
#define HWIO_SSC_QDSP6SS_LDO_CTL_STATUS_RMSK                                               0x7
#define HWIO_SSC_QDSP6SS_LDO_CTL_STATUS_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_LDO_CTL_STATUS_ADDR, HWIO_SSC_QDSP6SS_LDO_CTL_STATUS_RMSK)
#define HWIO_SSC_QDSP6SS_LDO_CTL_STATUS_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_LDO_CTL_STATUS_ADDR, m)
#define HWIO_SSC_QDSP6SS_LDO_CTL_STATUS_LDO_PWR_UP_BG_BMSK                                 0x4
#define HWIO_SSC_QDSP6SS_LDO_CTL_STATUS_LDO_PWR_UP_BG_SHFT                                 0x2
#define HWIO_SSC_QDSP6SS_LDO_CTL_STATUS_LDO_PWR_UP_BMSK                                    0x2
#define HWIO_SSC_QDSP6SS_LDO_CTL_STATUS_LDO_PWR_UP_SHFT                                    0x1
#define HWIO_SSC_QDSP6SS_LDO_CTL_STATUS_LDO_BYP_BMSK                                       0x1
#define HWIO_SSC_QDSP6SS_LDO_CTL_STATUS_LDO_BYP_SHFT                                       0x0

#define HWIO_SSC_QDSP6SS_MEM_CFG_ADDR                                               (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000430)
#define HWIO_SSC_QDSP6SS_MEM_CFG_OFFS                                               (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000430)
#define HWIO_SSC_QDSP6SS_MEM_CFG_RMSK                                                 0x1f001f
#define HWIO_SSC_QDSP6SS_MEM_CFG_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_MEM_CFG_ADDR, HWIO_SSC_QDSP6SS_MEM_CFG_RMSK)
#define HWIO_SSC_QDSP6SS_MEM_CFG_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_MEM_CFG_ADDR, m)
#define HWIO_SSC_QDSP6SS_MEM_CFG_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_MEM_CFG_ADDR,v)
#define HWIO_SSC_QDSP6SS_MEM_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_MEM_CFG_ADDR,m,v,HWIO_SSC_QDSP6SS_MEM_CFG_IN)
#define HWIO_SSC_QDSP6SS_MEM_CFG_L2MEM_SLP_RET_N_BMSK                                 0x1e0000
#define HWIO_SSC_QDSP6SS_MEM_CFG_L2MEM_SLP_RET_N_SHFT                                     0x11
#define HWIO_SSC_QDSP6SS_MEM_CFG_MEM_SLP_RET_N_BMSK                                    0x10000
#define HWIO_SSC_QDSP6SS_MEM_CFG_MEM_SLP_RET_N_SHFT                                       0x10
#define HWIO_SSC_QDSP6SS_MEM_CFG_L2MEM_SLP_NRET_N_BMSK                                    0x1e
#define HWIO_SSC_QDSP6SS_MEM_CFG_L2MEM_SLP_NRET_N_SHFT                                     0x1
#define HWIO_SSC_QDSP6SS_MEM_CFG_MEM_SLP_NRET_N_BMSK                                       0x1
#define HWIO_SSC_QDSP6SS_MEM_CFG_MEM_SLP_NRET_N_SHFT                                       0x0

#define HWIO_SSC_QDSP6SS_MEM_CMD_ADDR                                               (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000434)
#define HWIO_SSC_QDSP6SS_MEM_CMD_OFFS                                               (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000434)
#define HWIO_SSC_QDSP6SS_MEM_CMD_RMSK                                                      0x3
#define HWIO_SSC_QDSP6SS_MEM_CMD_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_MEM_CMD_ADDR,v)
#define HWIO_SSC_QDSP6SS_MEM_CMD_UPDATE_SLP_RET_N_BMSK                                     0x2
#define HWIO_SSC_QDSP6SS_MEM_CMD_UPDATE_SLP_RET_N_SHFT                                     0x1
#define HWIO_SSC_QDSP6SS_MEM_CMD_UPDATE_SLP_NRET_N_BMSK                                    0x1
#define HWIO_SSC_QDSP6SS_MEM_CMD_UPDATE_SLP_NRET_N_SHFT                                    0x0

#define HWIO_SSC_QDSP6SS_MEM_STATUS_ADDR                                            (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000438)
#define HWIO_SSC_QDSP6SS_MEM_STATUS_OFFS                                            (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000438)
#define HWIO_SSC_QDSP6SS_MEM_STATUS_RMSK                                              0x1f001f
#define HWIO_SSC_QDSP6SS_MEM_STATUS_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_MEM_STATUS_ADDR, HWIO_SSC_QDSP6SS_MEM_STATUS_RMSK)
#define HWIO_SSC_QDSP6SS_MEM_STATUS_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_MEM_STATUS_ADDR, m)
#define HWIO_SSC_QDSP6SS_MEM_STATUS_L2MEM_SLP_RET_N_BMSK                              0x1e0000
#define HWIO_SSC_QDSP6SS_MEM_STATUS_L2MEM_SLP_RET_N_SHFT                                  0x11
#define HWIO_SSC_QDSP6SS_MEM_STATUS_MEM_SLP_RET_N_BMSK                                 0x10000
#define HWIO_SSC_QDSP6SS_MEM_STATUS_MEM_SLP_RET_N_SHFT                                    0x10
#define HWIO_SSC_QDSP6SS_MEM_STATUS_L2MEM_SLP_NRET_N_BMSK                                 0x1e
#define HWIO_SSC_QDSP6SS_MEM_STATUS_L2MEM_SLP_NRET_N_SHFT                                  0x1
#define HWIO_SSC_QDSP6SS_MEM_STATUS_MEM_SLP_NRET_N_BMSK                                    0x1
#define HWIO_SSC_QDSP6SS_MEM_STATUS_MEM_SLP_NRET_N_SHFT                                    0x0

#define HWIO_SSC_QDSP6SS_RESET_CFG_ADDR                                             (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000440)
#define HWIO_SSC_QDSP6SS_RESET_CFG_OFFS                                             (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000440)
#define HWIO_SSC_QDSP6SS_RESET_CFG_RMSK                                                 0x1fff
#define HWIO_SSC_QDSP6SS_RESET_CFG_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_RESET_CFG_ADDR, HWIO_SSC_QDSP6SS_RESET_CFG_RMSK)
#define HWIO_SSC_QDSP6SS_RESET_CFG_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_RESET_CFG_ADDR, m)
#define HWIO_SSC_QDSP6SS_RESET_CFG_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_RESET_CFG_ADDR,v)
#define HWIO_SSC_QDSP6SS_RESET_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_RESET_CFG_ADDR,m,v,HWIO_SSC_QDSP6SS_RESET_CFG_IN)
#define HWIO_SSC_QDSP6SS_RESET_CFG_APB_BMSK                                             0x1000
#define HWIO_SSC_QDSP6SS_RESET_CFG_APB_SHFT                                                0xc
#define HWIO_SSC_QDSP6SS_RESET_CFG_AXIS2_BMSK                                            0x800
#define HWIO_SSC_QDSP6SS_RESET_CFG_AXIS2_SHFT                                              0xb
#define HWIO_SSC_QDSP6SS_RESET_CFG_CSI1_BMSK                                             0x400
#define HWIO_SSC_QDSP6SS_RESET_CFG_CSI1_SHFT                                               0xa
#define HWIO_SSC_QDSP6SS_RESET_CFG_CSI0_BMSK                                             0x200
#define HWIO_SSC_QDSP6SS_RESET_CFG_CSI0_SHFT                                               0x9
#define HWIO_SSC_QDSP6SS_RESET_CFG_ARCH_BMSK                                             0x100
#define HWIO_SSC_QDSP6SS_RESET_CFG_ARCH_SHFT                                               0x8
#define HWIO_SSC_QDSP6SS_RESET_CFG_CORE_BMSK                                              0x80
#define HWIO_SSC_QDSP6SS_RESET_CFG_CORE_SHFT                                               0x7
#define HWIO_SSC_QDSP6SS_RESET_CFG_AXIM2_BMSK                                             0x40
#define HWIO_SSC_QDSP6SS_RESET_CFG_AXIM2_SHFT                                              0x6
#define HWIO_SSC_QDSP6SS_RESET_CFG_AXIS_BMSK                                              0x20
#define HWIO_SSC_QDSP6SS_RESET_CFG_AXIS_SHFT                                               0x5
#define HWIO_SSC_QDSP6SS_RESET_CFG_ATBM_BMSK                                              0x10
#define HWIO_SSC_QDSP6SS_RESET_CFG_ATBM_SHFT                                               0x4
#define HWIO_SSC_QDSP6SS_RESET_CFG_AHBM_BMSK                                               0x8
#define HWIO_SSC_QDSP6SS_RESET_CFG_AHBM_SHFT                                               0x3
#define HWIO_SSC_QDSP6SS_RESET_CFG_AXIM_BMSK                                               0x4
#define HWIO_SSC_QDSP6SS_RESET_CFG_AXIM_SHFT                                               0x2
#define HWIO_SSC_QDSP6SS_RESET_CFG_ISDB_ETM_BMSK                                           0x2
#define HWIO_SSC_QDSP6SS_RESET_CFG_ISDB_ETM_SHFT                                           0x1
#define HWIO_SSC_QDSP6SS_RESET_CFG_RET_BMSK                                                0x1
#define HWIO_SSC_QDSP6SS_RESET_CFG_RET_SHFT                                                0x0

#define HWIO_SSC_QDSP6SS_RESET_CMD_ADDR                                             (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000444)
#define HWIO_SSC_QDSP6SS_RESET_CMD_OFFS                                             (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000444)
#define HWIO_SSC_QDSP6SS_RESET_CMD_RMSK                                                    0x1
#define HWIO_SSC_QDSP6SS_RESET_CMD_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_RESET_CMD_ADDR,v)
#define HWIO_SSC_QDSP6SS_RESET_CMD_UPDATE_BMSK                                             0x1
#define HWIO_SSC_QDSP6SS_RESET_CMD_UPDATE_SHFT                                             0x0

#define HWIO_SSC_QDSP6SS_RESET_STATUS_ADDR                                          (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000448)
#define HWIO_SSC_QDSP6SS_RESET_STATUS_OFFS                                          (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000448)
#define HWIO_SSC_QDSP6SS_RESET_STATUS_RMSK                                              0x1fff
#define HWIO_SSC_QDSP6SS_RESET_STATUS_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_RESET_STATUS_ADDR, HWIO_SSC_QDSP6SS_RESET_STATUS_RMSK)
#define HWIO_SSC_QDSP6SS_RESET_STATUS_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_RESET_STATUS_ADDR, m)
#define HWIO_SSC_QDSP6SS_RESET_STATUS_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_RESET_STATUS_ADDR,v)
#define HWIO_SSC_QDSP6SS_RESET_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_RESET_STATUS_ADDR,m,v,HWIO_SSC_QDSP6SS_RESET_STATUS_IN)
#define HWIO_SSC_QDSP6SS_RESET_STATUS_APB_BMSK                                          0x1000
#define HWIO_SSC_QDSP6SS_RESET_STATUS_APB_SHFT                                             0xc
#define HWIO_SSC_QDSP6SS_RESET_STATUS_AXIS2_BMSK                                         0x800
#define HWIO_SSC_QDSP6SS_RESET_STATUS_AXIS2_SHFT                                           0xb
#define HWIO_SSC_QDSP6SS_RESET_STATUS_CSI1_BMSK                                          0x400
#define HWIO_SSC_QDSP6SS_RESET_STATUS_CSI1_SHFT                                            0xa
#define HWIO_SSC_QDSP6SS_RESET_STATUS_CSI0_BMSK                                          0x200
#define HWIO_SSC_QDSP6SS_RESET_STATUS_CSI0_SHFT                                            0x9
#define HWIO_SSC_QDSP6SS_RESET_STATUS_ARCH_BMSK                                          0x100
#define HWIO_SSC_QDSP6SS_RESET_STATUS_ARCH_SHFT                                            0x8
#define HWIO_SSC_QDSP6SS_RESET_STATUS_CORE_BMSK                                           0x80
#define HWIO_SSC_QDSP6SS_RESET_STATUS_CORE_SHFT                                            0x7
#define HWIO_SSC_QDSP6SS_RESET_STATUS_AXIM2_BMSK                                          0x40
#define HWIO_SSC_QDSP6SS_RESET_STATUS_AXIM2_SHFT                                           0x6
#define HWIO_SSC_QDSP6SS_RESET_STATUS_AXIS_BMSK                                           0x20
#define HWIO_SSC_QDSP6SS_RESET_STATUS_AXIS_SHFT                                            0x5
#define HWIO_SSC_QDSP6SS_RESET_STATUS_ATBM_BMSK                                           0x10
#define HWIO_SSC_QDSP6SS_RESET_STATUS_ATBM_SHFT                                            0x4
#define HWIO_SSC_QDSP6SS_RESET_STATUS_AHBM_BMSK                                            0x8
#define HWIO_SSC_QDSP6SS_RESET_STATUS_AHBM_SHFT                                            0x3
#define HWIO_SSC_QDSP6SS_RESET_STATUS_AXIM_BMSK                                            0x4
#define HWIO_SSC_QDSP6SS_RESET_STATUS_AXIM_SHFT                                            0x2
#define HWIO_SSC_QDSP6SS_RESET_STATUS_ISDB_ETM_BMSK                                        0x2
#define HWIO_SSC_QDSP6SS_RESET_STATUS_ISDB_ETM_SHFT                                        0x1
#define HWIO_SSC_QDSP6SS_RESET_STATUS_RET_BMSK                                             0x1
#define HWIO_SSC_QDSP6SS_RESET_STATUS_RET_SHFT                                             0x0

#define HWIO_SSC_QDSP6SS_CLAMP_CFG_ADDR                                             (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000450)
#define HWIO_SSC_QDSP6SS_CLAMP_CFG_OFFS                                             (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000450)
#define HWIO_SSC_QDSP6SS_CLAMP_CFG_RMSK                                                    0xf
#define HWIO_SSC_QDSP6SS_CLAMP_CFG_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_CLAMP_CFG_ADDR, HWIO_SSC_QDSP6SS_CLAMP_CFG_RMSK)
#define HWIO_SSC_QDSP6SS_CLAMP_CFG_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_CLAMP_CFG_ADDR, m)
#define HWIO_SSC_QDSP6SS_CLAMP_CFG_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_CLAMP_CFG_ADDR,v)
#define HWIO_SSC_QDSP6SS_CLAMP_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_CLAMP_CFG_ADDR,m,v,HWIO_SSC_QDSP6SS_CLAMP_CFG_IN)
#define HWIO_SSC_QDSP6SS_CLAMP_CFG_CLAMP_MSS2CX_BMSK                                       0x8
#define HWIO_SSC_QDSP6SS_CLAMP_CFG_CLAMP_MSS2CX_SHFT                                       0x3
#define HWIO_SSC_QDSP6SS_CLAMP_CFG_CLAMP_QMC_MEM_BMSK                                      0x4
#define HWIO_SSC_QDSP6SS_CLAMP_CFG_CLAMP_QMC_MEM_SHFT                                      0x2
#define HWIO_SSC_QDSP6SS_CLAMP_CFG_CLAMP_WL_BMSK                                           0x2
#define HWIO_SSC_QDSP6SS_CLAMP_CFG_CLAMP_WL_SHFT                                           0x1
#define HWIO_SSC_QDSP6SS_CLAMP_CFG_CLAMP_IO_BMSK                                           0x1
#define HWIO_SSC_QDSP6SS_CLAMP_CFG_CLAMP_IO_SHFT                                           0x0

#define HWIO_SSC_QDSP6SS_CLAMP_CMD_ADDR                                             (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000454)
#define HWIO_SSC_QDSP6SS_CLAMP_CMD_OFFS                                             (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000454)
#define HWIO_SSC_QDSP6SS_CLAMP_CMD_RMSK                                                    0xf
#define HWIO_SSC_QDSP6SS_CLAMP_CMD_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_CLAMP_CMD_ADDR,v)
#define HWIO_SSC_QDSP6SS_CLAMP_CMD_UPDATE_CLAMP_MSS2CX_BMSK                                0x8
#define HWIO_SSC_QDSP6SS_CLAMP_CMD_UPDATE_CLAMP_MSS2CX_SHFT                                0x3
#define HWIO_SSC_QDSP6SS_CLAMP_CMD_UPDATE_CLAMP_QMC_MEM_BMSK                               0x4
#define HWIO_SSC_QDSP6SS_CLAMP_CMD_UPDATE_CLAMP_QMC_MEM_SHFT                               0x2
#define HWIO_SSC_QDSP6SS_CLAMP_CMD_UPDATE_CLAMP_WL_BMSK                                    0x2
#define HWIO_SSC_QDSP6SS_CLAMP_CMD_UPDATE_CLAMP_WL_SHFT                                    0x1
#define HWIO_SSC_QDSP6SS_CLAMP_CMD_UPDATE_CLAMP_IO_BMSK                                    0x1
#define HWIO_SSC_QDSP6SS_CLAMP_CMD_UPDATE_CLAMP_IO_SHFT                                    0x0

#define HWIO_SSC_QDSP6SS_CLAMP_STATUS_ADDR                                          (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000458)
#define HWIO_SSC_QDSP6SS_CLAMP_STATUS_OFFS                                          (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000458)
#define HWIO_SSC_QDSP6SS_CLAMP_STATUS_RMSK                                                 0xf
#define HWIO_SSC_QDSP6SS_CLAMP_STATUS_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_CLAMP_STATUS_ADDR, HWIO_SSC_QDSP6SS_CLAMP_STATUS_RMSK)
#define HWIO_SSC_QDSP6SS_CLAMP_STATUS_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_CLAMP_STATUS_ADDR, m)
#define HWIO_SSC_QDSP6SS_CLAMP_STATUS_CLAMP_MSS2CX_BMSK                                    0x8
#define HWIO_SSC_QDSP6SS_CLAMP_STATUS_CLAMP_MSS2CX_SHFT                                    0x3
#define HWIO_SSC_QDSP6SS_CLAMP_STATUS_CLAMP_QMC_MEM_BMSK                                   0x4
#define HWIO_SSC_QDSP6SS_CLAMP_STATUS_CLAMP_QMC_MEM_SHFT                                   0x2
#define HWIO_SSC_QDSP6SS_CLAMP_STATUS_CLAMP_WL_BMSK                                        0x2
#define HWIO_SSC_QDSP6SS_CLAMP_STATUS_CLAMP_WL_SHFT                                        0x1
#define HWIO_SSC_QDSP6SS_CLAMP_STATUS_CLAMP_IO_BMSK                                        0x1
#define HWIO_SSC_QDSP6SS_CLAMP_STATUS_CLAMP_IO_SHFT                                        0x0

#define HWIO_SSC_QDSP6SS_CLK_CFG_ADDR                                               (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000460)
#define HWIO_SSC_QDSP6SS_CLK_CFG_OFFS                                               (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000460)
#define HWIO_SSC_QDSP6SS_CLK_CFG_RMSK                                                    0x3ff
#define HWIO_SSC_QDSP6SS_CLK_CFG_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_CLK_CFG_ADDR, HWIO_SSC_QDSP6SS_CLK_CFG_RMSK)
#define HWIO_SSC_QDSP6SS_CLK_CFG_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_CLK_CFG_ADDR, m)
#define HWIO_SSC_QDSP6SS_CLK_CFG_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_CLK_CFG_ADDR,v)
#define HWIO_SSC_QDSP6SS_CLK_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_CLK_CFG_ADDR,m,v,HWIO_SSC_QDSP6SS_CLK_CFG_IN)
#define HWIO_SSC_QDSP6SS_CLK_CFG_AXIS2_BMSK                                              0x200
#define HWIO_SSC_QDSP6SS_CLK_CFG_AXIS2_SHFT                                                0x9
#define HWIO_SSC_QDSP6SS_CLK_CFG_CSI1_BMSK                                               0x100
#define HWIO_SSC_QDSP6SS_CLK_CFG_CSI1_SHFT                                                 0x8
#define HWIO_SSC_QDSP6SS_CLK_CFG_CSI0_BMSK                                                0x80
#define HWIO_SSC_QDSP6SS_CLK_CFG_CSI0_SHFT                                                 0x7
#define HWIO_SSC_QDSP6SS_CLK_CFG_AXIM2_BMSK                                               0x40
#define HWIO_SSC_QDSP6SS_CLK_CFG_AXIM2_SHFT                                                0x6
#define HWIO_SSC_QDSP6SS_CLK_CFG_AXIS_BMSK                                                0x20
#define HWIO_SSC_QDSP6SS_CLK_CFG_AXIS_SHFT                                                 0x5
#define HWIO_SSC_QDSP6SS_CLK_CFG_ATBM_BMSK                                                0x10
#define HWIO_SSC_QDSP6SS_CLK_CFG_ATBM_SHFT                                                 0x4
#define HWIO_SSC_QDSP6SS_CLK_CFG_AHBM_BMSK                                                 0x8
#define HWIO_SSC_QDSP6SS_CLK_CFG_AHBM_SHFT                                                 0x3
#define HWIO_SSC_QDSP6SS_CLK_CFG_AXIM_BMSK                                                 0x4
#define HWIO_SSC_QDSP6SS_CLK_CFG_AXIM_SHFT                                                 0x2
#define HWIO_SSC_QDSP6SS_CLK_CFG_APB_BMSK                                                  0x2
#define HWIO_SSC_QDSP6SS_CLK_CFG_APB_SHFT                                                  0x1
#define HWIO_SSC_QDSP6SS_CLK_CFG_CORE_BMSK                                                 0x1
#define HWIO_SSC_QDSP6SS_CLK_CFG_CORE_SHFT                                                 0x0

#define HWIO_SSC_QDSP6SS_CLK_CMD_ADDR                                               (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000464)
#define HWIO_SSC_QDSP6SS_CLK_CMD_OFFS                                               (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000464)
#define HWIO_SSC_QDSP6SS_CLK_CMD_RMSK                                                      0x1
#define HWIO_SSC_QDSP6SS_CLK_CMD_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_CLK_CMD_ADDR,v)
#define HWIO_SSC_QDSP6SS_CLK_CMD_UPDATE_CLK_BMSK                                           0x1
#define HWIO_SSC_QDSP6SS_CLK_CMD_UPDATE_CLK_SHFT                                           0x0

#define HWIO_SSC_QDSP6SS_CLK_STATUS_ADDR                                            (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000468)
#define HWIO_SSC_QDSP6SS_CLK_STATUS_OFFS                                            (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000468)
#define HWIO_SSC_QDSP6SS_CLK_STATUS_RMSK                                                 0x3ff
#define HWIO_SSC_QDSP6SS_CLK_STATUS_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_CLK_STATUS_ADDR, HWIO_SSC_QDSP6SS_CLK_STATUS_RMSK)
#define HWIO_SSC_QDSP6SS_CLK_STATUS_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_CLK_STATUS_ADDR, m)
#define HWIO_SSC_QDSP6SS_CLK_STATUS_AXIS2_BMSK                                           0x200
#define HWIO_SSC_QDSP6SS_CLK_STATUS_AXIS2_SHFT                                             0x9
#define HWIO_SSC_QDSP6SS_CLK_STATUS_CSI1_BMSK                                            0x100
#define HWIO_SSC_QDSP6SS_CLK_STATUS_CSI1_SHFT                                              0x8
#define HWIO_SSC_QDSP6SS_CLK_STATUS_CSI0_BMSK                                             0x80
#define HWIO_SSC_QDSP6SS_CLK_STATUS_CSI0_SHFT                                              0x7
#define HWIO_SSC_QDSP6SS_CLK_STATUS_AXIM2_BMSK                                            0x40
#define HWIO_SSC_QDSP6SS_CLK_STATUS_AXIM2_SHFT                                             0x6
#define HWIO_SSC_QDSP6SS_CLK_STATUS_AXIS_BMSK                                             0x20
#define HWIO_SSC_QDSP6SS_CLK_STATUS_AXIS_SHFT                                              0x5
#define HWIO_SSC_QDSP6SS_CLK_STATUS_ATBM_BMSK                                             0x10
#define HWIO_SSC_QDSP6SS_CLK_STATUS_ATBM_SHFT                                              0x4
#define HWIO_SSC_QDSP6SS_CLK_STATUS_AHBM_BMSK                                              0x8
#define HWIO_SSC_QDSP6SS_CLK_STATUS_AHBM_SHFT                                              0x3
#define HWIO_SSC_QDSP6SS_CLK_STATUS_AXIM_BMSK                                              0x4
#define HWIO_SSC_QDSP6SS_CLK_STATUS_AXIM_SHFT                                              0x2
#define HWIO_SSC_QDSP6SS_CLK_STATUS_APB_BMSK                                               0x2
#define HWIO_SSC_QDSP6SS_CLK_STATUS_APB_SHFT                                               0x1
#define HWIO_SSC_QDSP6SS_CLK_STATUS_CORE_BMSK                                              0x1
#define HWIO_SSC_QDSP6SS_CLK_STATUS_CORE_SHFT                                              0x0

#define HWIO_SSC_QDSP6SS_CP_PWR_CTL_ADDR                                            (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000500)
#define HWIO_SSC_QDSP6SS_CP_PWR_CTL_OFFS                                            (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000500)
#define HWIO_SSC_QDSP6SS_CP_PWR_CTL_RMSK                                                  0x1d
#define HWIO_SSC_QDSP6SS_CP_PWR_CTL_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_CP_PWR_CTL_ADDR, HWIO_SSC_QDSP6SS_CP_PWR_CTL_RMSK)
#define HWIO_SSC_QDSP6SS_CP_PWR_CTL_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_CP_PWR_CTL_ADDR, m)
#define HWIO_SSC_QDSP6SS_CP_PWR_CTL_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_CP_PWR_CTL_ADDR,v)
#define HWIO_SSC_QDSP6SS_CP_PWR_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_CP_PWR_CTL_ADDR,m,v,HWIO_SSC_QDSP6SS_CP_PWR_CTL_IN)
#define HWIO_SSC_QDSP6SS_CP_PWR_CTL_CLAMP_QMC_MEM_BMSK                                    0x10
#define HWIO_SSC_QDSP6SS_CP_PWR_CTL_CLAMP_QMC_MEM_SHFT                                     0x4
#define HWIO_SSC_QDSP6SS_CP_PWR_CTL_LDO_2PASS_ON_BMSK                                      0x8
#define HWIO_SSC_QDSP6SS_CP_PWR_CTL_LDO_2PASS_ON_SHFT                                      0x3
#define HWIO_SSC_QDSP6SS_CP_PWR_CTL_SHUNT_BHS_ON_BMSK                                      0x4
#define HWIO_SSC_QDSP6SS_CP_PWR_CTL_SHUNT_BHS_ON_SHFT                                      0x2
#define HWIO_SSC_QDSP6SS_CP_PWR_CTL_CLAMP_IO_BMSK                                          0x1
#define HWIO_SSC_QDSP6SS_CP_PWR_CTL_CLAMP_IO_SHFT                                          0x0

#define HWIO_SSC_QDSP6SS_CP_RESET_ADDR                                              (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000504)
#define HWIO_SSC_QDSP6SS_CP_RESET_OFFS                                              (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000504)
#define HWIO_SSC_QDSP6SS_CP_RESET_RMSK                                                     0x1
#define HWIO_SSC_QDSP6SS_CP_RESET_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_CP_RESET_ADDR, HWIO_SSC_QDSP6SS_CP_RESET_RMSK)
#define HWIO_SSC_QDSP6SS_CP_RESET_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_CP_RESET_ADDR, m)
#define HWIO_SSC_QDSP6SS_CP_RESET_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_CP_RESET_ADDR,v)
#define HWIO_SSC_QDSP6SS_CP_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_CP_RESET_ADDR,m,v,HWIO_SSC_QDSP6SS_CP_RESET_IN)
#define HWIO_SSC_QDSP6SS_CP_RESET_ARES_BMSK                                                0x1
#define HWIO_SSC_QDSP6SS_CP_RESET_ARES_SHFT                                                0x0

#define HWIO_SSC_QDSP6SS_CP_CLK_CTL_ADDR                                            (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000508)
#define HWIO_SSC_QDSP6SS_CP_CLK_CTL_OFFS                                            (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000508)
#define HWIO_SSC_QDSP6SS_CP_CLK_CTL_RMSK                                                   0x1
#define HWIO_SSC_QDSP6SS_CP_CLK_CTL_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_CP_CLK_CTL_ADDR, HWIO_SSC_QDSP6SS_CP_CLK_CTL_RMSK)
#define HWIO_SSC_QDSP6SS_CP_CLK_CTL_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_CP_CLK_CTL_ADDR, m)
#define HWIO_SSC_QDSP6SS_CP_CLK_CTL_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_CP_CLK_CTL_ADDR,v)
#define HWIO_SSC_QDSP6SS_CP_CLK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_CP_CLK_CTL_ADDR,m,v,HWIO_SSC_QDSP6SS_CP_CLK_CTL_IN)
#define HWIO_SSC_QDSP6SS_CP_CLK_CTL_CLK_ENA_BMSK                                           0x1
#define HWIO_SSC_QDSP6SS_CP_CLK_CTL_CLK_ENA_SHFT                                           0x0

#define HWIO_SSC_QDSP6SS_CP_BHS_CFG_ADDR                                            (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000510)
#define HWIO_SSC_QDSP6SS_CP_BHS_CFG_OFFS                                            (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000510)
#define HWIO_SSC_QDSP6SS_CP_BHS_CFG_RMSK                                                   0x1
#define HWIO_SSC_QDSP6SS_CP_BHS_CFG_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_CP_BHS_CFG_ADDR, HWIO_SSC_QDSP6SS_CP_BHS_CFG_RMSK)
#define HWIO_SSC_QDSP6SS_CP_BHS_CFG_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_CP_BHS_CFG_ADDR, m)
#define HWIO_SSC_QDSP6SS_CP_BHS_CFG_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_CP_BHS_CFG_ADDR,v)
#define HWIO_SSC_QDSP6SS_CP_BHS_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_CP_BHS_CFG_ADDR,m,v,HWIO_SSC_QDSP6SS_CP_BHS_CFG_IN)
#define HWIO_SSC_QDSP6SS_CP_BHS_CFG_BHS_ON_BMSK                                            0x1
#define HWIO_SSC_QDSP6SS_CP_BHS_CFG_BHS_ON_SHFT                                            0x0

#define HWIO_SSC_QDSP6SS_CP_BHS_CMD_ADDR                                            (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000514)
#define HWIO_SSC_QDSP6SS_CP_BHS_CMD_OFFS                                            (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000514)
#define HWIO_SSC_QDSP6SS_CP_BHS_CMD_RMSK                                                   0x1
#define HWIO_SSC_QDSP6SS_CP_BHS_CMD_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_CP_BHS_CMD_ADDR,v)
#define HWIO_SSC_QDSP6SS_CP_BHS_CMD_UPDATE_BMSK                                            0x1
#define HWIO_SSC_QDSP6SS_CP_BHS_CMD_UPDATE_SHFT                                            0x0

#define HWIO_SSC_QDSP6SS_CP_BHS_STATUS_ADDR                                         (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000518)
#define HWIO_SSC_QDSP6SS_CP_BHS_STATUS_OFFS                                         (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000518)
#define HWIO_SSC_QDSP6SS_CP_BHS_STATUS_RMSK                                                0x1
#define HWIO_SSC_QDSP6SS_CP_BHS_STATUS_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_CP_BHS_STATUS_ADDR, HWIO_SSC_QDSP6SS_CP_BHS_STATUS_RMSK)
#define HWIO_SSC_QDSP6SS_CP_BHS_STATUS_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_CP_BHS_STATUS_ADDR, m)
#define HWIO_SSC_QDSP6SS_CP_BHS_STATUS_BHS_ON_BMSK                                         0x1
#define HWIO_SSC_QDSP6SS_CP_BHS_STATUS_BHS_ON_SHFT                                         0x0

#define HWIO_SSC_QDSP6SS_CPMEM_CFG_ADDR                                             (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000520)
#define HWIO_SSC_QDSP6SS_CPMEM_CFG_OFFS                                             (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000520)
#define HWIO_SSC_QDSP6SS_CPMEM_CFG_RMSK                                                    0x3
#define HWIO_SSC_QDSP6SS_CPMEM_CFG_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_CPMEM_CFG_ADDR, HWIO_SSC_QDSP6SS_CPMEM_CFG_RMSK)
#define HWIO_SSC_QDSP6SS_CPMEM_CFG_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_CPMEM_CFG_ADDR, m)
#define HWIO_SSC_QDSP6SS_CPMEM_CFG_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_CPMEM_CFG_ADDR,v)
#define HWIO_SSC_QDSP6SS_CPMEM_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_CPMEM_CFG_ADDR,m,v,HWIO_SSC_QDSP6SS_CPMEM_CFG_IN)
#define HWIO_SSC_QDSP6SS_CPMEM_CFG_VTCM_SLP_RET_N_BMSK                                     0x2
#define HWIO_SSC_QDSP6SS_CPMEM_CFG_VTCM_SLP_RET_N_SHFT                                     0x1
#define HWIO_SSC_QDSP6SS_CPMEM_CFG_VTCM_SLP_NRET_N_BMSK                                    0x1
#define HWIO_SSC_QDSP6SS_CPMEM_CFG_VTCM_SLP_NRET_N_SHFT                                    0x0

#define HWIO_SSC_QDSP6SS_CPMEM_CMD_ADDR                                             (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000524)
#define HWIO_SSC_QDSP6SS_CPMEM_CMD_OFFS                                             (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000524)
#define HWIO_SSC_QDSP6SS_CPMEM_CMD_RMSK                                                    0x3
#define HWIO_SSC_QDSP6SS_CPMEM_CMD_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_CPMEM_CMD_ADDR,v)
#define HWIO_SSC_QDSP6SS_CPMEM_CMD_UPDATE_VTCM_SLP_RET_N_BMSK                              0x2
#define HWIO_SSC_QDSP6SS_CPMEM_CMD_UPDATE_VTCM_SLP_RET_N_SHFT                              0x1
#define HWIO_SSC_QDSP6SS_CPMEM_CMD_UPDATE_VTCM_SLP_NRET_N_BMSK                             0x1
#define HWIO_SSC_QDSP6SS_CPMEM_CMD_UPDATE_VTCM_SLP_NRET_N_SHFT                             0x0

#define HWIO_SSC_QDSP6SS_CPMEM_STATUS_ADDR                                          (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00000528)
#define HWIO_SSC_QDSP6SS_CPMEM_STATUS_OFFS                                          (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00000528)
#define HWIO_SSC_QDSP6SS_CPMEM_STATUS_RMSK                                                 0x3
#define HWIO_SSC_QDSP6SS_CPMEM_STATUS_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_CPMEM_STATUS_ADDR, HWIO_SSC_QDSP6SS_CPMEM_STATUS_RMSK)
#define HWIO_SSC_QDSP6SS_CPMEM_STATUS_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_CPMEM_STATUS_ADDR, m)
#define HWIO_SSC_QDSP6SS_CPMEM_STATUS_VTCM_SLP_RET_N_BMSK                                  0x2
#define HWIO_SSC_QDSP6SS_CPMEM_STATUS_VTCM_SLP_RET_N_SHFT                                  0x1
#define HWIO_SSC_QDSP6SS_CPMEM_STATUS_VTCM_SLP_NRET_N_BMSK                                 0x1
#define HWIO_SSC_QDSP6SS_CPMEM_STATUS_VTCM_SLP_NRET_N_SHFT                                 0x0

#define HWIO_SSC_QDSP6SS_TEST_BUS_CTL_ADDR                                          (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00002000)
#define HWIO_SSC_QDSP6SS_TEST_BUS_CTL_OFFS                                          (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00002000)
#define HWIO_SSC_QDSP6SS_TEST_BUS_CTL_RMSK                                          0xffffffff
#define HWIO_SSC_QDSP6SS_TEST_BUS_CTL_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_TEST_BUS_CTL_ADDR, HWIO_SSC_QDSP6SS_TEST_BUS_CTL_RMSK)
#define HWIO_SSC_QDSP6SS_TEST_BUS_CTL_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_TEST_BUS_CTL_ADDR, m)
#define HWIO_SSC_QDSP6SS_TEST_BUS_CTL_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_TEST_BUS_CTL_ADDR,v)
#define HWIO_SSC_QDSP6SS_TEST_BUS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_TEST_BUS_CTL_ADDR,m,v,HWIO_SSC_QDSP6SS_TEST_BUS_CTL_IN)
#define HWIO_SSC_QDSP6SS_TEST_BUS_CTL_SPARE_CFG_BMSK                                0xff000000
#define HWIO_SSC_QDSP6SS_TEST_BUS_CTL_SPARE_CFG_SHFT                                      0x18
#define HWIO_SSC_QDSP6SS_TEST_BUS_CTL_HWE_INV_BMSK                                    0x800000
#define HWIO_SSC_QDSP6SS_TEST_BUS_CTL_HWE_INV_SHFT                                        0x17
#define HWIO_SSC_QDSP6SS_TEST_BUS_CTL_HWE_SEL_BMSK                                    0x7c0000
#define HWIO_SSC_QDSP6SS_TEST_BUS_CTL_HWE_SEL_SHFT                                        0x12
#define HWIO_SSC_QDSP6SS_TEST_BUS_CTL_TESTBUS_EN_BMSK                                  0x20000
#define HWIO_SSC_QDSP6SS_TEST_BUS_CTL_TESTBUS_EN_SHFT                                     0x11
#define HWIO_SSC_QDSP6SS_TEST_BUS_CTL_Q6_SEL_BMSK                                      0x10000
#define HWIO_SSC_QDSP6SS_TEST_BUS_CTL_Q6_SEL_SHFT                                         0x10
#define HWIO_SSC_QDSP6SS_TEST_BUS_CTL_SEL_BMSK                                          0xffff
#define HWIO_SSC_QDSP6SS_TEST_BUS_CTL_SEL_SHFT                                             0x0

#define HWIO_SSC_QDSP6SS_TEST_BUS_VALUE_ADDR                                        (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00002004)
#define HWIO_SSC_QDSP6SS_TEST_BUS_VALUE_OFFS                                        (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00002004)
#define HWIO_SSC_QDSP6SS_TEST_BUS_VALUE_RMSK                                        0xffffffff
#define HWIO_SSC_QDSP6SS_TEST_BUS_VALUE_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_TEST_BUS_VALUE_ADDR, HWIO_SSC_QDSP6SS_TEST_BUS_VALUE_RMSK)
#define HWIO_SSC_QDSP6SS_TEST_BUS_VALUE_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_TEST_BUS_VALUE_ADDR, m)
#define HWIO_SSC_QDSP6SS_TEST_BUS_VALUE_VALUE_BMSK                                  0xffffffff
#define HWIO_SSC_QDSP6SS_TEST_BUS_VALUE_VALUE_SHFT                                         0x0

#define HWIO_SSC_QDSP6SS_TEST_BUS_WDATA_ADDR                                        (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00002008)
#define HWIO_SSC_QDSP6SS_TEST_BUS_WDATA_OFFS                                        (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00002008)
#define HWIO_SSC_QDSP6SS_TEST_BUS_WDATA_RMSK                                        0xffffffff
#define HWIO_SSC_QDSP6SS_TEST_BUS_WDATA_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_TEST_BUS_WDATA_ADDR, HWIO_SSC_QDSP6SS_TEST_BUS_WDATA_RMSK)
#define HWIO_SSC_QDSP6SS_TEST_BUS_WDATA_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_TEST_BUS_WDATA_ADDR, m)
#define HWIO_SSC_QDSP6SS_TEST_BUS_WDATA_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_TEST_BUS_WDATA_ADDR,v)
#define HWIO_SSC_QDSP6SS_TEST_BUS_WDATA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_TEST_BUS_WDATA_ADDR,m,v,HWIO_SSC_QDSP6SS_TEST_BUS_WDATA_IN)
#define HWIO_SSC_QDSP6SS_TEST_BUS_WDATA_VALUE_BMSK                                  0xffffffff
#define HWIO_SSC_QDSP6SS_TEST_BUS_WDATA_VALUE_SHFT                                         0x0

#define HWIO_SSC_QDSP6SS_PWRDBG_CTL_ADDR                                            (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x0000200c)
#define HWIO_SSC_QDSP6SS_PWRDBG_CTL_OFFS                                            (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x0000200c)
#define HWIO_SSC_QDSP6SS_PWRDBG_CTL_RMSK                                                   0x1
#define HWIO_SSC_QDSP6SS_PWRDBG_CTL_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_PWRDBG_CTL_ADDR, HWIO_SSC_QDSP6SS_PWRDBG_CTL_RMSK)
#define HWIO_SSC_QDSP6SS_PWRDBG_CTL_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_PWRDBG_CTL_ADDR, m)
#define HWIO_SSC_QDSP6SS_PWRDBG_CTL_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_PWRDBG_CTL_ADDR,v)
#define HWIO_SSC_QDSP6SS_PWRDBG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_PWRDBG_CTL_ADDR,m,v,HWIO_SSC_QDSP6SS_PWRDBG_CTL_IN)
#define HWIO_SSC_QDSP6SS_PWRDBG_CTL_ENA_BMSK                                               0x1
#define HWIO_SSC_QDSP6SS_PWRDBG_CTL_ENA_SHFT                                               0x0

#define HWIO_SSC_QDSP6SS_TEST_CLK_CTL_ADDR                                          (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00002010)
#define HWIO_SSC_QDSP6SS_TEST_CLK_CTL_OFFS                                          (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00002010)
#define HWIO_SSC_QDSP6SS_TEST_CLK_CTL_RMSK                                                0x7f
#define HWIO_SSC_QDSP6SS_TEST_CLK_CTL_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_TEST_CLK_CTL_ADDR, HWIO_SSC_QDSP6SS_TEST_CLK_CTL_RMSK)
#define HWIO_SSC_QDSP6SS_TEST_CLK_CTL_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_TEST_CLK_CTL_ADDR, m)
#define HWIO_SSC_QDSP6SS_TEST_CLK_CTL_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_TEST_CLK_CTL_ADDR,v)
#define HWIO_SSC_QDSP6SS_TEST_CLK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_TEST_CLK_CTL_ADDR,m,v,HWIO_SSC_QDSP6SS_TEST_CLK_CTL_IN)
#define HWIO_SSC_QDSP6SS_TEST_CLK_CTL_Q6_DBG_CLK_EN_BMSK                                  0x40
#define HWIO_SSC_QDSP6SS_TEST_CLK_CTL_Q6_DBG_CLK_EN_SHFT                                   0x6
#define HWIO_SSC_QDSP6SS_TEST_CLK_CTL_Q6_DBG_CLK_INV_BMSK                                 0x20
#define HWIO_SSC_QDSP6SS_TEST_CLK_CTL_Q6_DBG_CLK_INV_SHFT                                  0x5
#define HWIO_SSC_QDSP6SS_TEST_CLK_CTL_DBG_CLK_SEL_BMSK                                    0x1f
#define HWIO_SSC_QDSP6SS_TEST_CLK_CTL_DBG_CLK_SEL_SHFT                                     0x0

#define HWIO_SSC_QDSP6SS_BHS_TEST_ADDR                                              (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00002014)
#define HWIO_SSC_QDSP6SS_BHS_TEST_OFFS                                              (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00002014)
#define HWIO_SSC_QDSP6SS_BHS_TEST_RMSK                                                     0x1
#define HWIO_SSC_QDSP6SS_BHS_TEST_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_BHS_TEST_ADDR, HWIO_SSC_QDSP6SS_BHS_TEST_RMSK)
#define HWIO_SSC_QDSP6SS_BHS_TEST_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_BHS_TEST_ADDR, m)
#define HWIO_SSC_QDSP6SS_BHS_TEST_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_BHS_TEST_ADDR,v)
#define HWIO_SSC_QDSP6SS_BHS_TEST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_BHS_TEST_ADDR,m,v,HWIO_SSC_QDSP6SS_BHS_TEST_IN)
#define HWIO_SSC_QDSP6SS_BHS_TEST_INSTANT_ON_BMSK                                          0x1
#define HWIO_SSC_QDSP6SS_BHS_TEST_INSTANT_ON_SHFT                                          0x0

#define HWIO_SSC_QDSP6SS_ZMEAS_CONFIG_ADDR                                          (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00002018)
#define HWIO_SSC_QDSP6SS_ZMEAS_CONFIG_OFFS                                          (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00002018)
#define HWIO_SSC_QDSP6SS_ZMEAS_CONFIG_RMSK                                            0xffffff
#define HWIO_SSC_QDSP6SS_ZMEAS_CONFIG_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_ZMEAS_CONFIG_ADDR, HWIO_SSC_QDSP6SS_ZMEAS_CONFIG_RMSK)
#define HWIO_SSC_QDSP6SS_ZMEAS_CONFIG_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_ZMEAS_CONFIG_ADDR, m)
#define HWIO_SSC_QDSP6SS_ZMEAS_CONFIG_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_ZMEAS_CONFIG_ADDR,v)
#define HWIO_SSC_QDSP6SS_ZMEAS_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_ZMEAS_CONFIG_ADDR,m,v,HWIO_SSC_QDSP6SS_ZMEAS_CONFIG_IN)
#define HWIO_SSC_QDSP6SS_ZMEAS_CONFIG_ZMEAS_COUNT_BMSK                                0xffffe0
#define HWIO_SSC_QDSP6SS_ZMEAS_CONFIG_ZMEAS_COUNT_SHFT                                     0x5
#define HWIO_SSC_QDSP6SS_ZMEAS_CONFIG_MUX_SEL_BMSK                                        0x10
#define HWIO_SSC_QDSP6SS_ZMEAS_CONFIG_MUX_SEL_SHFT                                         0x4
#define HWIO_SSC_QDSP6SS_ZMEAS_CONFIG_ZMEAS_CLK_R_ENA_BMSK                                 0x8
#define HWIO_SSC_QDSP6SS_ZMEAS_CONFIG_ZMEAS_CLK_R_ENA_SHFT                                 0x3
#define HWIO_SSC_QDSP6SS_ZMEAS_CONFIG_ZMEAS_CGC_EN_BMSK                                    0x4
#define HWIO_SSC_QDSP6SS_ZMEAS_CONFIG_ZMEAS_CGC_EN_SHFT                                    0x2
#define HWIO_SSC_QDSP6SS_ZMEAS_CONFIG_ZMEAS_BYPASS_BMSK                                    0x2
#define HWIO_SSC_QDSP6SS_ZMEAS_CONFIG_ZMEAS_BYPASS_SHFT                                    0x1
#define HWIO_SSC_QDSP6SS_ZMEAS_CONFIG_ZMEAS_SW_RESET_BMSK                                  0x1
#define HWIO_SSC_QDSP6SS_ZMEAS_CONFIG_ZMEAS_SW_RESET_SHFT                                  0x0

#define HWIO_SSC_QDSP6SS_CORE_STATUS_ADDR                                           (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00002028)
#define HWIO_SSC_QDSP6SS_CORE_STATUS_OFFS                                           (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00002028)
#define HWIO_SSC_QDSP6SS_CORE_STATUS_RMSK                                                  0x7
#define HWIO_SSC_QDSP6SS_CORE_STATUS_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_CORE_STATUS_ADDR, HWIO_SSC_QDSP6SS_CORE_STATUS_RMSK)
#define HWIO_SSC_QDSP6SS_CORE_STATUS_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_CORE_STATUS_ADDR, m)
#define HWIO_SSC_QDSP6SS_CORE_STATUS_CP0_IDLE_BMSK                                         0x4
#define HWIO_SSC_QDSP6SS_CORE_STATUS_CP0_IDLE_SHFT                                         0x2
#define HWIO_SSC_QDSP6SS_CORE_STATUS_CORE_IN_SLEEP_BMSK                                    0x2
#define HWIO_SSC_QDSP6SS_CORE_STATUS_CORE_IN_SLEEP_SHFT                                    0x1
#define HWIO_SSC_QDSP6SS_CORE_STATUS_CORE_STATE_BMSK                                       0x1
#define HWIO_SSC_QDSP6SS_CORE_STATUS_CORE_STATE_SHFT                                       0x0

#define HWIO_SSC_QDSP6SS_MEM_DEBUG_ADDR                                             (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00002030)
#define HWIO_SSC_QDSP6SS_MEM_DEBUG_OFFS                                             (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00002030)
#define HWIO_SSC_QDSP6SS_MEM_DEBUG_RMSK                                             0xffffffff
#define HWIO_SSC_QDSP6SS_MEM_DEBUG_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_MEM_DEBUG_ADDR, HWIO_SSC_QDSP6SS_MEM_DEBUG_RMSK)
#define HWIO_SSC_QDSP6SS_MEM_DEBUG_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_MEM_DEBUG_ADDR, m)
#define HWIO_SSC_QDSP6SS_MEM_DEBUG_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_MEM_DEBUG_ADDR,v)
#define HWIO_SSC_QDSP6SS_MEM_DEBUG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_MEM_DEBUG_ADDR,m,v,HWIO_SSC_QDSP6SS_MEM_DEBUG_IN)
#define HWIO_SSC_QDSP6SS_MEM_DEBUG_OFF_BMSK                                         0xffffffff
#define HWIO_SSC_QDSP6SS_MEM_DEBUG_OFF_SHFT                                                0x0

#define HWIO_SSC_QDSP6SS_L2MEM_DEBUG0_ADDR                                          (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00002034)
#define HWIO_SSC_QDSP6SS_L2MEM_DEBUG0_OFFS                                          (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00002034)
#define HWIO_SSC_QDSP6SS_L2MEM_DEBUG0_RMSK                                          0xffffffff
#define HWIO_SSC_QDSP6SS_L2MEM_DEBUG0_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_L2MEM_DEBUG0_ADDR, HWIO_SSC_QDSP6SS_L2MEM_DEBUG0_RMSK)
#define HWIO_SSC_QDSP6SS_L2MEM_DEBUG0_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_L2MEM_DEBUG0_ADDR, m)
#define HWIO_SSC_QDSP6SS_L2MEM_DEBUG0_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_L2MEM_DEBUG0_ADDR,v)
#define HWIO_SSC_QDSP6SS_L2MEM_DEBUG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_L2MEM_DEBUG0_ADDR,m,v,HWIO_SSC_QDSP6SS_L2MEM_DEBUG0_IN)
#define HWIO_SSC_QDSP6SS_L2MEM_DEBUG0_OFF_BMSK                                      0xffffffff
#define HWIO_SSC_QDSP6SS_L2MEM_DEBUG0_OFF_SHFT                                             0x0

#define HWIO_SSC_QDSP6SS_L2MEM_DEBUG1_ADDR                                          (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x00002038)
#define HWIO_SSC_QDSP6SS_L2MEM_DEBUG1_OFFS                                          (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x00002038)
#define HWIO_SSC_QDSP6SS_L2MEM_DEBUG1_RMSK                                          0xffffffff
#define HWIO_SSC_QDSP6SS_L2MEM_DEBUG1_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_L2MEM_DEBUG1_ADDR, HWIO_SSC_QDSP6SS_L2MEM_DEBUG1_RMSK)
#define HWIO_SSC_QDSP6SS_L2MEM_DEBUG1_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_L2MEM_DEBUG1_ADDR, m)
#define HWIO_SSC_QDSP6SS_L2MEM_DEBUG1_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_L2MEM_DEBUG1_ADDR,v)
#define HWIO_SSC_QDSP6SS_L2MEM_DEBUG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_L2MEM_DEBUG1_ADDR,m,v,HWIO_SSC_QDSP6SS_L2MEM_DEBUG1_IN)
#define HWIO_SSC_QDSP6SS_L2MEM_DEBUG1_OFF_BMSK                                      0xffffffff
#define HWIO_SSC_QDSP6SS_L2MEM_DEBUG1_OFF_SHFT                                             0x0

#define HWIO_SSC_QDSP6SS_CPMEM_DEBUG_ADDR                                           (SSC_QDSP6V65SS_PUB_REG_BASE      + 0x0000203c)
#define HWIO_SSC_QDSP6SS_CPMEM_DEBUG_OFFS                                           (SSC_QDSP6V65SS_PUB_REG_BASE_OFFS + 0x0000203c)
#define HWIO_SSC_QDSP6SS_CPMEM_DEBUG_RMSK                                           0xffffffff
#define HWIO_SSC_QDSP6SS_CPMEM_DEBUG_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_CPMEM_DEBUG_ADDR, HWIO_SSC_QDSP6SS_CPMEM_DEBUG_RMSK)
#define HWIO_SSC_QDSP6SS_CPMEM_DEBUG_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_CPMEM_DEBUG_ADDR, m)
#define HWIO_SSC_QDSP6SS_CPMEM_DEBUG_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_CPMEM_DEBUG_ADDR,v)
#define HWIO_SSC_QDSP6SS_CPMEM_DEBUG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_CPMEM_DEBUG_ADDR,m,v,HWIO_SSC_QDSP6SS_CPMEM_DEBUG_IN)
#define HWIO_SSC_QDSP6SS_CPMEM_DEBUG_OFF_BMSK                                       0xffffffff
#define HWIO_SSC_QDSP6SS_CPMEM_DEBUG_OFF_SHFT                                              0x0

/*----------------------------------------------------------------------------
 * MODULE: SSC_QDSP6V65SS_PRIVATE
 *--------------------------------------------------------------------------*/

#define SSC_QDSP6V65SS_PRIVATE_REG_BASE (LPASS_BASE      + 0x00480000)
#define SSC_QDSP6V65SS_PRIVATE_REG_BASE_OFFS 0x00480000

/*----------------------------------------------------------------------------
 * MODULE: SSC_QDSP6SS_QTMR_F0_0
 *--------------------------------------------------------------------------*/

#define SSC_QDSP6SS_QTMR_F0_0_REG_BASE                                     (LPASS_BASE      + 0x004a1000)
#define SSC_QDSP6SS_QTMR_F0_0_REG_BASE_OFFS                                0x004a1000

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_LO_0_ADDR                          (SSC_QDSP6SS_QTMR_F0_0_REG_BASE      + 0x00000000)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_LO_0_OFFS                          (SSC_QDSP6SS_QTMR_F0_0_REG_BASE_OFFS + 0x00000000)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_LO_0_RMSK                          0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_LO_0_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_LO_0_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_LO_0_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_LO_0_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_LO_0_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_LO_0_CNTPCT_LO_BMSK                0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_LO_0_CNTPCT_LO_SHFT                       0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_HI_0_ADDR                          (SSC_QDSP6SS_QTMR_F0_0_REG_BASE      + 0x00000004)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_HI_0_OFFS                          (SSC_QDSP6SS_QTMR_F0_0_REG_BASE_OFFS + 0x00000004)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_HI_0_RMSK                            0xffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_HI_0_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_HI_0_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_HI_0_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_HI_0_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_HI_0_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_HI_0_CNTPCT_HI_BMSK                  0xffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_HI_0_CNTPCT_HI_SHFT                       0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_LO_0_ADDR                          (SSC_QDSP6SS_QTMR_F0_0_REG_BASE      + 0x00000008)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_LO_0_OFFS                          (SSC_QDSP6SS_QTMR_F0_0_REG_BASE_OFFS + 0x00000008)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_LO_0_RMSK                          0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_LO_0_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_LO_0_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_LO_0_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_LO_0_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_LO_0_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_LO_0_CNTVCT_LO_BMSK                0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_LO_0_CNTVCT_LO_SHFT                       0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_HI_0_ADDR                          (SSC_QDSP6SS_QTMR_F0_0_REG_BASE      + 0x0000000c)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_HI_0_OFFS                          (SSC_QDSP6SS_QTMR_F0_0_REG_BASE_OFFS + 0x0000000c)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_HI_0_RMSK                            0xffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_HI_0_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_HI_0_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_HI_0_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_HI_0_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_HI_0_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_HI_0_CNTVCT_HI_BMSK                  0xffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_HI_0_CNTVCT_HI_SHFT                       0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTFRQ_0_ADDR                             (SSC_QDSP6SS_QTMR_F0_0_REG_BASE      + 0x00000010)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTFRQ_0_OFFS                             (SSC_QDSP6SS_QTMR_F0_0_REG_BASE_OFFS + 0x00000010)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTFRQ_0_RMSK                             0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTFRQ_0_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTFRQ_0_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTFRQ_0_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTFRQ_0_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTFRQ_0_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTFRQ_0_CNTFRQ_BMSK                      0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTFRQ_0_CNTFRQ_SHFT                             0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_0_ADDR                          (SSC_QDSP6SS_QTMR_F0_0_REG_BASE      + 0x00000014)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_0_OFFS                          (SSC_QDSP6SS_QTMR_F0_0_REG_BASE_OFFS + 0x00000014)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_0_RMSK                               0x303
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_0_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_0_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_0_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_0_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_0_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_0_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_0_ADDR,v)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_0_ADDR,m,v,HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_0_IN)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_0_PL0CTEN_BMSK                       0x200
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_0_PL0CTEN_SHFT                         0x9
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_0_PL0VTEN_BMSK                       0x100
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_0_PL0VTEN_SHFT                         0x8
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_0_PL0VCTEN_BMSK                        0x2
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_0_PL0VCTEN_SHFT                        0x1
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_0_PL0PCTEN_BMSK                        0x1
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_0_PL0PCTEN_SHFT                        0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_LO_0_ADDR                         (SSC_QDSP6SS_QTMR_F0_0_REG_BASE      + 0x00000018)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_LO_0_OFFS                         (SSC_QDSP6SS_QTMR_F0_0_REG_BASE_OFFS + 0x00000018)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_LO_0_RMSK                         0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_LO_0_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_LO_0_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_LO_0_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_LO_0_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_LO_0_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_LO_0_CNTVOFF_L0_BMSK              0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_LO_0_CNTVOFF_L0_SHFT                     0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_HI_0_ADDR                         (SSC_QDSP6SS_QTMR_F0_0_REG_BASE      + 0x0000001c)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_HI_0_OFFS                         (SSC_QDSP6SS_QTMR_F0_0_REG_BASE_OFFS + 0x0000001c)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_HI_0_RMSK                           0xffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_HI_0_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_HI_0_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_HI_0_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_HI_0_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_HI_0_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_HI_0_CNTVOFF_HI_BMSK                0xffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_HI_0_CNTVOFF_HI_SHFT                     0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0_ADDR                       (SSC_QDSP6SS_QTMR_F0_0_REG_BASE      + 0x00000020)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0_OFFS                       (SSC_QDSP6SS_QTMR_F0_0_REG_BASE_OFFS + 0x00000020)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0_RMSK                       0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0_ADDR,v)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0_ADDR,m,v,HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0_IN)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0_CNTP_CVAL_L0_BMSK          0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0_CNTP_CVAL_L0_SHFT                 0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0_ADDR                       (SSC_QDSP6SS_QTMR_F0_0_REG_BASE      + 0x00000024)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0_OFFS                       (SSC_QDSP6SS_QTMR_F0_0_REG_BASE_OFFS + 0x00000024)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0_RMSK                         0xffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0_ADDR,v)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0_ADDR,m,v,HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0_IN)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0_CNTP_CVAL_HI_BMSK            0xffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0_CNTP_CVAL_HI_SHFT                 0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_0_ADDR                          (SSC_QDSP6SS_QTMR_F0_0_REG_BASE      + 0x00000028)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_0_OFFS                          (SSC_QDSP6SS_QTMR_F0_0_REG_BASE_OFFS + 0x00000028)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_0_RMSK                          0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_0_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_0_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_0_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_0_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_0_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_0_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_0_ADDR,v)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_0_ADDR,m,v,HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_0_IN)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_0_CNTP_TVAL_BMSK                0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_0_CNTP_TVAL_SHFT                       0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_0_ADDR                           (SSC_QDSP6SS_QTMR_F0_0_REG_BASE      + 0x0000002c)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_0_OFFS                           (SSC_QDSP6SS_QTMR_F0_0_REG_BASE_OFFS + 0x0000002c)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_0_RMSK                                  0x7
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_0_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_0_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_0_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_0_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_0_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_0_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_0_ADDR,v)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_0_ADDR,m,v,HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_0_IN)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_0_ISTAT_BMSK                            0x4
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_0_ISTAT_SHFT                            0x2
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_0_ISTAT_INTERRUPT_NOT_PENDING_FVAL        0x0
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_0_ISTAT_INTERRUPT_PENDING_FVAL          0x1
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_0_IMSK_BMSK                             0x2
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_0_IMSK_SHFT                             0x1
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_0_IMSK_UNMASK_INTERRUPT_FVAL            0x0
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_0_IMSK_MASK_INTERRUPT_FVAL              0x1
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_0_EN_BMSK                               0x1
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_0_EN_SHFT                               0x0
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_0_EN_DISABLED_FVAL                      0x0
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_0_EN_ENABLED_FVAL                       0x1

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0_ADDR                       (SSC_QDSP6SS_QTMR_F0_0_REG_BASE      + 0x00000030)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0_OFFS                       (SSC_QDSP6SS_QTMR_F0_0_REG_BASE_OFFS + 0x00000030)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0_RMSK                       0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0_ADDR,v)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0_ADDR,m,v,HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0_IN)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0_CNTV_CVAL_L0_BMSK          0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0_CNTV_CVAL_L0_SHFT                 0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0_ADDR                       (SSC_QDSP6SS_QTMR_F0_0_REG_BASE      + 0x00000034)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0_OFFS                       (SSC_QDSP6SS_QTMR_F0_0_REG_BASE_OFFS + 0x00000034)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0_RMSK                         0xffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0_ADDR,v)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0_ADDR,m,v,HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0_IN)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0_CNTV_CVAL_HI_BMSK            0xffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0_CNTV_CVAL_HI_SHFT                 0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_0_ADDR                          (SSC_QDSP6SS_QTMR_F0_0_REG_BASE      + 0x00000038)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_0_OFFS                          (SSC_QDSP6SS_QTMR_F0_0_REG_BASE_OFFS + 0x00000038)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_0_RMSK                          0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_0_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_0_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_0_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_0_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_0_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_0_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_0_ADDR,v)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_0_ADDR,m,v,HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_0_IN)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_0_CNTV_TVAL_BMSK                0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_0_CNTV_TVAL_SHFT                       0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_0_ADDR                           (SSC_QDSP6SS_QTMR_F0_0_REG_BASE      + 0x0000003c)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_0_OFFS                           (SSC_QDSP6SS_QTMR_F0_0_REG_BASE_OFFS + 0x0000003c)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_0_RMSK                                  0x7
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_0_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_0_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_0_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_0_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_0_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_0_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_0_ADDR,v)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_0_ADDR,m,v,HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_0_IN)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_0_ISTAT_BMSK                            0x4
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_0_ISTAT_SHFT                            0x2
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_0_ISTAT_INTERRUPT_NOT_PENDING_FVAL        0x0
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_0_ISTAT_INTERRUPT_PENDING_FVAL          0x1
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_0_IMSK_BMSK                             0x2
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_0_IMSK_SHFT                             0x1
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_0_IMSK_UNMASK_INTERRUPT_FVAL            0x0
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_0_IMSK_MASK_INTERRUPT_FVAL              0x1
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_0_EN_BMSK                               0x1
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_0_EN_SHFT                               0x0
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_0_EN_DISABLED_FVAL                      0x0
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_0_EN_ENABLED_FVAL                       0x1

#define HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_0_ADDR                            (SSC_QDSP6SS_QTMR_F0_0_REG_BASE      + 0x00000fd0)
#define HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_0_OFFS                            (SSC_QDSP6SS_QTMR_F0_0_REG_BASE_OFFS + 0x00000fd0)
#define HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_0_RMSK                            0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_0_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_0_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_0_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_0_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_0_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_0_MAJOR_BMSK                      0xf0000000
#define HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_0_MAJOR_SHFT                            0x1c
#define HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_0_MINOR_BMSK                       0xfff0000
#define HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_0_MINOR_SHFT                            0x10
#define HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_0_STEP_BMSK                           0xffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_0_STEP_SHFT                              0x0

/*----------------------------------------------------------------------------
 * MODULE: SSC_QDSP6SS_QTMR_F1_1
 *--------------------------------------------------------------------------*/

#define SSC_QDSP6SS_QTMR_F1_1_REG_BASE                                     (LPASS_BASE      + 0x004a2000)
#define SSC_QDSP6SS_QTMR_F1_1_REG_BASE_OFFS                                0x004a2000

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_LO_1_ADDR                          (SSC_QDSP6SS_QTMR_F1_1_REG_BASE      + 0x00000000)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_LO_1_OFFS                          (SSC_QDSP6SS_QTMR_F1_1_REG_BASE_OFFS + 0x00000000)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_LO_1_RMSK                          0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_LO_1_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_LO_1_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_LO_1_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_LO_1_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_LO_1_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_LO_1_CNTPCT_LO_BMSK                0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_LO_1_CNTPCT_LO_SHFT                       0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_HI_1_ADDR                          (SSC_QDSP6SS_QTMR_F1_1_REG_BASE      + 0x00000004)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_HI_1_OFFS                          (SSC_QDSP6SS_QTMR_F1_1_REG_BASE_OFFS + 0x00000004)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_HI_1_RMSK                            0xffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_HI_1_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_HI_1_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_HI_1_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_HI_1_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_HI_1_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_HI_1_CNTPCT_HI_BMSK                  0xffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_HI_1_CNTPCT_HI_SHFT                       0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_LO_1_ADDR                          (SSC_QDSP6SS_QTMR_F1_1_REG_BASE      + 0x00000008)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_LO_1_OFFS                          (SSC_QDSP6SS_QTMR_F1_1_REG_BASE_OFFS + 0x00000008)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_LO_1_RMSK                          0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_LO_1_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_LO_1_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_LO_1_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_LO_1_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_LO_1_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_LO_1_CNTVCT_LO_BMSK                0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_LO_1_CNTVCT_LO_SHFT                       0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_HI_1_ADDR                          (SSC_QDSP6SS_QTMR_F1_1_REG_BASE      + 0x0000000c)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_HI_1_OFFS                          (SSC_QDSP6SS_QTMR_F1_1_REG_BASE_OFFS + 0x0000000c)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_HI_1_RMSK                            0xffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_HI_1_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_HI_1_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_HI_1_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_HI_1_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_HI_1_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_HI_1_CNTVCT_HI_BMSK                  0xffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_HI_1_CNTVCT_HI_SHFT                       0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTFRQ_1_ADDR                             (SSC_QDSP6SS_QTMR_F1_1_REG_BASE      + 0x00000010)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTFRQ_1_OFFS                             (SSC_QDSP6SS_QTMR_F1_1_REG_BASE_OFFS + 0x00000010)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTFRQ_1_RMSK                             0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTFRQ_1_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTFRQ_1_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTFRQ_1_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTFRQ_1_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTFRQ_1_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTFRQ_1_CNTFRQ_BMSK                      0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTFRQ_1_CNTFRQ_SHFT                             0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_1_ADDR                          (SSC_QDSP6SS_QTMR_F1_1_REG_BASE      + 0x00000014)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_1_OFFS                          (SSC_QDSP6SS_QTMR_F1_1_REG_BASE_OFFS + 0x00000014)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_1_RMSK                               0x303
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_1_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_1_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_1_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_1_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_1_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_1_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_1_ADDR,v)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_1_ADDR,m,v,HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_1_IN)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_1_PL0CTEN_BMSK                       0x200
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_1_PL0CTEN_SHFT                         0x9
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_1_PL0VTEN_BMSK                       0x100
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_1_PL0VTEN_SHFT                         0x8
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_1_PL0VCTEN_BMSK                        0x2
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_1_PL0VCTEN_SHFT                        0x1
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_1_PL0PCTEN_BMSK                        0x1
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_1_PL0PCTEN_SHFT                        0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_LO_1_ADDR                         (SSC_QDSP6SS_QTMR_F1_1_REG_BASE      + 0x00000018)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_LO_1_OFFS                         (SSC_QDSP6SS_QTMR_F1_1_REG_BASE_OFFS + 0x00000018)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_LO_1_RMSK                         0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_LO_1_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_LO_1_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_LO_1_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_LO_1_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_LO_1_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_LO_1_CNTVOFF_L0_BMSK              0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_LO_1_CNTVOFF_L0_SHFT                     0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_HI_1_ADDR                         (SSC_QDSP6SS_QTMR_F1_1_REG_BASE      + 0x0000001c)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_HI_1_OFFS                         (SSC_QDSP6SS_QTMR_F1_1_REG_BASE_OFFS + 0x0000001c)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_HI_1_RMSK                           0xffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_HI_1_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_HI_1_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_HI_1_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_HI_1_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_HI_1_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_HI_1_CNTVOFF_HI_BMSK                0xffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_HI_1_CNTVOFF_HI_SHFT                     0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1_ADDR                       (SSC_QDSP6SS_QTMR_F1_1_REG_BASE      + 0x00000020)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1_OFFS                       (SSC_QDSP6SS_QTMR_F1_1_REG_BASE_OFFS + 0x00000020)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1_RMSK                       0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1_ADDR,v)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1_ADDR,m,v,HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1_IN)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1_CNTP_CVAL_L0_BMSK          0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1_CNTP_CVAL_L0_SHFT                 0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1_ADDR                       (SSC_QDSP6SS_QTMR_F1_1_REG_BASE      + 0x00000024)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1_OFFS                       (SSC_QDSP6SS_QTMR_F1_1_REG_BASE_OFFS + 0x00000024)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1_RMSK                         0xffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1_ADDR,v)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1_ADDR,m,v,HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1_IN)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1_CNTP_CVAL_HI_BMSK            0xffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1_CNTP_CVAL_HI_SHFT                 0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_1_ADDR                          (SSC_QDSP6SS_QTMR_F1_1_REG_BASE      + 0x00000028)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_1_OFFS                          (SSC_QDSP6SS_QTMR_F1_1_REG_BASE_OFFS + 0x00000028)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_1_RMSK                          0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_1_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_1_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_1_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_1_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_1_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_1_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_1_ADDR,v)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_1_ADDR,m,v,HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_1_IN)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_1_CNTP_TVAL_BMSK                0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_1_CNTP_TVAL_SHFT                       0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_1_ADDR                           (SSC_QDSP6SS_QTMR_F1_1_REG_BASE      + 0x0000002c)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_1_OFFS                           (SSC_QDSP6SS_QTMR_F1_1_REG_BASE_OFFS + 0x0000002c)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_1_RMSK                                  0x7
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_1_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_1_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_1_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_1_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_1_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_1_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_1_ADDR,v)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_1_ADDR,m,v,HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_1_IN)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_1_ISTAT_BMSK                            0x4
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_1_ISTAT_SHFT                            0x2
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_1_ISTAT_INTERRUPT_NOT_PENDING_FVAL        0x0
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_1_ISTAT_INTERRUPT_PENDING_FVAL          0x1
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_1_IMSK_BMSK                             0x2
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_1_IMSK_SHFT                             0x1
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_1_IMSK_UNMASK_INTERRUPT_FVAL            0x0
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_1_IMSK_MASK_INTERRUPT_FVAL              0x1
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_1_EN_BMSK                               0x1
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_1_EN_SHFT                               0x0
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_1_EN_DISABLED_FVAL                      0x0
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_1_EN_ENABLED_FVAL                       0x1

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1_ADDR                       (SSC_QDSP6SS_QTMR_F1_1_REG_BASE      + 0x00000030)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1_OFFS                       (SSC_QDSP6SS_QTMR_F1_1_REG_BASE_OFFS + 0x00000030)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1_RMSK                       0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1_ADDR,v)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1_ADDR,m,v,HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1_IN)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1_CNTV_CVAL_L0_BMSK          0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1_CNTV_CVAL_L0_SHFT                 0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1_ADDR                       (SSC_QDSP6SS_QTMR_F1_1_REG_BASE      + 0x00000034)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1_OFFS                       (SSC_QDSP6SS_QTMR_F1_1_REG_BASE_OFFS + 0x00000034)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1_RMSK                         0xffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1_ADDR,v)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1_ADDR,m,v,HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1_IN)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1_CNTV_CVAL_HI_BMSK            0xffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1_CNTV_CVAL_HI_SHFT                 0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_1_ADDR                          (SSC_QDSP6SS_QTMR_F1_1_REG_BASE      + 0x00000038)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_1_OFFS                          (SSC_QDSP6SS_QTMR_F1_1_REG_BASE_OFFS + 0x00000038)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_1_RMSK                          0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_1_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_1_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_1_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_1_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_1_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_1_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_1_ADDR,v)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_1_ADDR,m,v,HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_1_IN)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_1_CNTV_TVAL_BMSK                0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_1_CNTV_TVAL_SHFT                       0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_1_ADDR                           (SSC_QDSP6SS_QTMR_F1_1_REG_BASE      + 0x0000003c)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_1_OFFS                           (SSC_QDSP6SS_QTMR_F1_1_REG_BASE_OFFS + 0x0000003c)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_1_RMSK                                  0x7
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_1_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_1_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_1_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_1_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_1_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_1_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_1_ADDR,v)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_1_ADDR,m,v,HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_1_IN)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_1_ISTAT_BMSK                            0x4
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_1_ISTAT_SHFT                            0x2
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_1_ISTAT_INTERRUPT_NOT_PENDING_FVAL        0x0
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_1_ISTAT_INTERRUPT_PENDING_FVAL          0x1
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_1_IMSK_BMSK                             0x2
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_1_IMSK_SHFT                             0x1
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_1_IMSK_UNMASK_INTERRUPT_FVAL            0x0
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_1_IMSK_MASK_INTERRUPT_FVAL              0x1
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_1_EN_BMSK                               0x1
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_1_EN_SHFT                               0x0
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_1_EN_DISABLED_FVAL                      0x0
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_1_EN_ENABLED_FVAL                       0x1

#define HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_1_ADDR                            (SSC_QDSP6SS_QTMR_F1_1_REG_BASE      + 0x00000fd0)
#define HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_1_OFFS                            (SSC_QDSP6SS_QTMR_F1_1_REG_BASE_OFFS + 0x00000fd0)
#define HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_1_RMSK                            0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_1_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_1_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_1_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_1_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_1_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_1_MAJOR_BMSK                      0xf0000000
#define HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_1_MAJOR_SHFT                            0x1c
#define HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_1_MINOR_BMSK                       0xfff0000
#define HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_1_MINOR_SHFT                            0x10
#define HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_1_STEP_BMSK                           0xffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_1_STEP_SHFT                              0x0

/*----------------------------------------------------------------------------
 * MODULE: SSC_QDSP6SS_QTMR_F2_2
 *--------------------------------------------------------------------------*/

#define SSC_QDSP6SS_QTMR_F2_2_REG_BASE                                     (LPASS_BASE      + 0x004a3000)
#define SSC_QDSP6SS_QTMR_F2_2_REG_BASE_OFFS                                0x004a3000

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_LO_2_ADDR                          (SSC_QDSP6SS_QTMR_F2_2_REG_BASE      + 0x00000000)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_LO_2_OFFS                          (SSC_QDSP6SS_QTMR_F2_2_REG_BASE_OFFS + 0x00000000)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_LO_2_RMSK                          0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_LO_2_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_LO_2_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_LO_2_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_LO_2_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_LO_2_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_LO_2_CNTPCT_LO_BMSK                0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_LO_2_CNTPCT_LO_SHFT                       0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_HI_2_ADDR                          (SSC_QDSP6SS_QTMR_F2_2_REG_BASE      + 0x00000004)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_HI_2_OFFS                          (SSC_QDSP6SS_QTMR_F2_2_REG_BASE_OFFS + 0x00000004)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_HI_2_RMSK                            0xffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_HI_2_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_HI_2_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_HI_2_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_HI_2_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_HI_2_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_HI_2_CNTPCT_HI_BMSK                  0xffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPCT_HI_2_CNTPCT_HI_SHFT                       0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_LO_2_ADDR                          (SSC_QDSP6SS_QTMR_F2_2_REG_BASE      + 0x00000008)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_LO_2_OFFS                          (SSC_QDSP6SS_QTMR_F2_2_REG_BASE_OFFS + 0x00000008)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_LO_2_RMSK                          0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_LO_2_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_LO_2_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_LO_2_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_LO_2_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_LO_2_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_LO_2_CNTVCT_LO_BMSK                0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_LO_2_CNTVCT_LO_SHFT                       0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_HI_2_ADDR                          (SSC_QDSP6SS_QTMR_F2_2_REG_BASE      + 0x0000000c)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_HI_2_OFFS                          (SSC_QDSP6SS_QTMR_F2_2_REG_BASE_OFFS + 0x0000000c)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_HI_2_RMSK                            0xffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_HI_2_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_HI_2_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_HI_2_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_HI_2_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_HI_2_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_HI_2_CNTVCT_HI_BMSK                  0xffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVCT_HI_2_CNTVCT_HI_SHFT                       0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTFRQ_2_ADDR                             (SSC_QDSP6SS_QTMR_F2_2_REG_BASE      + 0x00000010)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTFRQ_2_OFFS                             (SSC_QDSP6SS_QTMR_F2_2_REG_BASE_OFFS + 0x00000010)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTFRQ_2_RMSK                             0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTFRQ_2_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTFRQ_2_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTFRQ_2_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTFRQ_2_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTFRQ_2_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTFRQ_2_CNTFRQ_BMSK                      0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTFRQ_2_CNTFRQ_SHFT                             0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_2_ADDR                          (SSC_QDSP6SS_QTMR_F2_2_REG_BASE      + 0x00000014)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_2_OFFS                          (SSC_QDSP6SS_QTMR_F2_2_REG_BASE_OFFS + 0x00000014)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_2_RMSK                               0x303
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_2_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_2_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_2_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_2_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_2_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_2_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_2_ADDR,v)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_2_ADDR,m,v,HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_2_IN)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_2_PL0CTEN_BMSK                       0x200
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_2_PL0CTEN_SHFT                         0x9
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_2_PL0VTEN_BMSK                       0x100
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_2_PL0VTEN_SHFT                         0x8
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_2_PL0VCTEN_BMSK                        0x2
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_2_PL0VCTEN_SHFT                        0x1
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_2_PL0PCTEN_BMSK                        0x1
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTPL0ACR_2_PL0PCTEN_SHFT                        0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_LO_2_ADDR                         (SSC_QDSP6SS_QTMR_F2_2_REG_BASE      + 0x00000018)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_LO_2_OFFS                         (SSC_QDSP6SS_QTMR_F2_2_REG_BASE_OFFS + 0x00000018)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_LO_2_RMSK                         0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_LO_2_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_LO_2_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_LO_2_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_LO_2_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_LO_2_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_LO_2_CNTVOFF_L0_BMSK              0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_LO_2_CNTVOFF_L0_SHFT                     0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_HI_2_ADDR                         (SSC_QDSP6SS_QTMR_F2_2_REG_BASE      + 0x0000001c)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_HI_2_OFFS                         (SSC_QDSP6SS_QTMR_F2_2_REG_BASE_OFFS + 0x0000001c)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_HI_2_RMSK                           0xffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_HI_2_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_HI_2_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_HI_2_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_HI_2_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_HI_2_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_HI_2_CNTVOFF_HI_BMSK                0xffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTVOFF_HI_2_CNTVOFF_HI_SHFT                     0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2_ADDR                       (SSC_QDSP6SS_QTMR_F2_2_REG_BASE      + 0x00000020)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2_OFFS                       (SSC_QDSP6SS_QTMR_F2_2_REG_BASE_OFFS + 0x00000020)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2_RMSK                       0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2_ADDR,v)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2_ADDR,m,v,HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2_IN)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2_CNTP_CVAL_L0_BMSK          0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2_CNTP_CVAL_L0_SHFT                 0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2_ADDR                       (SSC_QDSP6SS_QTMR_F2_2_REG_BASE      + 0x00000024)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2_OFFS                       (SSC_QDSP6SS_QTMR_F2_2_REG_BASE_OFFS + 0x00000024)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2_RMSK                         0xffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2_ADDR,v)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2_ADDR,m,v,HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2_IN)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2_CNTP_CVAL_HI_BMSK            0xffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2_CNTP_CVAL_HI_SHFT                 0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_2_ADDR                          (SSC_QDSP6SS_QTMR_F2_2_REG_BASE      + 0x00000028)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_2_OFFS                          (SSC_QDSP6SS_QTMR_F2_2_REG_BASE_OFFS + 0x00000028)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_2_RMSK                          0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_2_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_2_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_2_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_2_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_2_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_2_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_2_ADDR,v)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_2_ADDR,m,v,HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_2_IN)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_2_CNTP_TVAL_BMSK                0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_TVAL_2_CNTP_TVAL_SHFT                       0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_2_ADDR                           (SSC_QDSP6SS_QTMR_F2_2_REG_BASE      + 0x0000002c)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_2_OFFS                           (SSC_QDSP6SS_QTMR_F2_2_REG_BASE_OFFS + 0x0000002c)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_2_RMSK                                  0x7
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_2_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_2_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_2_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_2_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_2_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_2_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_2_ADDR,v)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_2_ADDR,m,v,HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_2_IN)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_2_ISTAT_BMSK                            0x4
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_2_ISTAT_SHFT                            0x2
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_2_ISTAT_INTERRUPT_NOT_PENDING_FVAL        0x0
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_2_ISTAT_INTERRUPT_PENDING_FVAL          0x1
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_2_IMSK_BMSK                             0x2
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_2_IMSK_SHFT                             0x1
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_2_IMSK_UNMASK_INTERRUPT_FVAL            0x0
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_2_IMSK_MASK_INTERRUPT_FVAL              0x1
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_2_EN_BMSK                               0x1
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_2_EN_SHFT                               0x0
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_2_EN_DISABLED_FVAL                      0x0
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTP_CTL_2_EN_ENABLED_FVAL                       0x1

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2_ADDR                       (SSC_QDSP6SS_QTMR_F2_2_REG_BASE      + 0x00000030)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2_OFFS                       (SSC_QDSP6SS_QTMR_F2_2_REG_BASE_OFFS + 0x00000030)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2_RMSK                       0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2_ADDR,v)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2_ADDR,m,v,HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2_IN)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2_CNTV_CVAL_L0_BMSK          0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2_CNTV_CVAL_L0_SHFT                 0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2_ADDR                       (SSC_QDSP6SS_QTMR_F2_2_REG_BASE      + 0x00000034)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2_OFFS                       (SSC_QDSP6SS_QTMR_F2_2_REG_BASE_OFFS + 0x00000034)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2_RMSK                         0xffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2_ADDR,v)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2_ADDR,m,v,HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2_IN)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2_CNTV_CVAL_HI_BMSK            0xffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2_CNTV_CVAL_HI_SHFT                 0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_2_ADDR                          (SSC_QDSP6SS_QTMR_F2_2_REG_BASE      + 0x00000038)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_2_OFFS                          (SSC_QDSP6SS_QTMR_F2_2_REG_BASE_OFFS + 0x00000038)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_2_RMSK                          0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_2_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_2_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_2_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_2_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_2_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_2_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_2_ADDR,v)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_2_ADDR,m,v,HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_2_IN)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_2_CNTV_TVAL_BMSK                0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_TVAL_2_CNTV_TVAL_SHFT                       0x0

#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_2_ADDR                           (SSC_QDSP6SS_QTMR_F2_2_REG_BASE      + 0x0000003c)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_2_OFFS                           (SSC_QDSP6SS_QTMR_F2_2_REG_BASE_OFFS + 0x0000003c)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_2_RMSK                                  0x7
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_2_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_2_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_2_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_2_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_2_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_2_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_2_ADDR,v)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_2_ADDR,m,v,HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_2_IN)
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_2_ISTAT_BMSK                            0x4
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_2_ISTAT_SHFT                            0x2
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_2_ISTAT_INTERRUPT_NOT_PENDING_FVAL        0x0
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_2_ISTAT_INTERRUPT_PENDING_FVAL          0x1
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_2_IMSK_BMSK                             0x2
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_2_IMSK_SHFT                             0x1
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_2_IMSK_UNMASK_INTERRUPT_FVAL            0x0
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_2_IMSK_MASK_INTERRUPT_FVAL              0x1
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_2_EN_BMSK                               0x1
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_2_EN_SHFT                               0x0
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_2_EN_DISABLED_FVAL                      0x0
#define HWIO_SSC_QDSP6SS_QTMR_V1_CNTV_CTL_2_EN_ENABLED_FVAL                       0x1

#define HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_2_ADDR                            (SSC_QDSP6SS_QTMR_F2_2_REG_BASE      + 0x00000fd0)
#define HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_2_OFFS                            (SSC_QDSP6SS_QTMR_F2_2_REG_BASE_OFFS + 0x00000fd0)
#define HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_2_RMSK                            0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_2_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_2_ADDR, HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_2_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_2_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_2_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_2_MAJOR_BMSK                      0xf0000000
#define HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_2_MAJOR_SHFT                            0x1c
#define HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_2_MINOR_BMSK                       0xfff0000
#define HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_2_MINOR_SHFT                            0x10
#define HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_2_STEP_BMSK                           0xffff
#define HWIO_SSC_QDSP6SS_QTMR_V1_VERSION_2_STEP_SHFT                              0x0

/*----------------------------------------------------------------------------
 * MODULE: SSC_QDSP6SS_QDSP6SS_QTMR_AC
 *--------------------------------------------------------------------------*/

#define SSC_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE                                (LPASS_BASE      + 0x004a0000)
#define SSC_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE_OFFS                           0x004a0000

#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTFRQ_ADDR                                (SSC_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE      + 0x00000000)
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTFRQ_OFFS                                (SSC_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE_OFFS + 0x00000000)
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTFRQ_RMSK                                0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTFRQ_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_AC_CNTFRQ_ADDR, HWIO_SSC_QDSP6SS_QTMR_AC_CNTFRQ_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTFRQ_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_AC_CNTFRQ_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTFRQ_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_QTMR_AC_CNTFRQ_ADDR,v)
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTFRQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_QTMR_AC_CNTFRQ_ADDR,m,v,HWIO_SSC_QDSP6SS_QTMR_AC_CNTFRQ_IN)
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTFRQ_CNTFRQ_BMSK                         0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTFRQ_CNTFRQ_SHFT                                0x0

#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTNSAR_FG0_ADDR                           (SSC_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE      + 0x00000004)
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTNSAR_FG0_OFFS                           (SSC_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE_OFFS + 0x00000004)
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTNSAR_FG0_RMSK                                  0x7
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTNSAR_FG0_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_AC_CNTNSAR_FG0_ADDR, HWIO_SSC_QDSP6SS_QTMR_AC_CNTNSAR_FG0_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTNSAR_FG0_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_AC_CNTNSAR_FG0_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTNSAR_FG0_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_QTMR_AC_CNTNSAR_FG0_ADDR,v)
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTNSAR_FG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_QTMR_AC_CNTNSAR_FG0_ADDR,m,v,HWIO_SSC_QDSP6SS_QTMR_AC_CNTNSAR_FG0_IN)
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTNSAR_FG0_NSN_BMSK                              0x7
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTNSAR_FG0_NSN_SHFT                              0x0
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTNSAR_FG0_NSN_SECURE_ONLY_FVAL                  0x0
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTNSAR_FG0_NSN_SECURE_OR_NONSECURE_FVAL          0x1

#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTTIDR_FG0_ADDR                           (SSC_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE      + 0x00000008)
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTTIDR_FG0_OFFS                           (SSC_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE_OFFS + 0x00000008)
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTTIDR_FG0_RMSK                           0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTTIDR_FG0_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_AC_CNTTIDR_FG0_ADDR, HWIO_SSC_QDSP6SS_QTMR_AC_CNTTIDR_FG0_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTTIDR_FG0_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_AC_CNTTIDR_FG0_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTTIDR_FG0_F7_CFG_BMSK                    0xf0000000
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTTIDR_FG0_F7_CFG_SHFT                          0x1c
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTTIDR_FG0_F6_CFG_BMSK                     0xf000000
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTTIDR_FG0_F6_CFG_SHFT                          0x18
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTTIDR_FG0_F5_CFG_BMSK                      0xf00000
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTTIDR_FG0_F5_CFG_SHFT                          0x14
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTTIDR_FG0_F4_CFG_BMSK                       0xf0000
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTTIDR_FG0_F4_CFG_SHFT                          0x10
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTTIDR_FG0_F3_CFG_BMSK                        0xf000
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTTIDR_FG0_F3_CFG_SHFT                           0xc
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTTIDR_FG0_F2_CFG_BMSK                         0xf00
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTTIDR_FG0_F2_CFG_SHFT                           0x8
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTTIDR_FG0_F1_CFG_BMSK                          0xf0
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTTIDR_FG0_F1_CFG_SHFT                           0x4
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTTIDR_FG0_F0_CFG_BMSK                           0xf
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTTIDR_FG0_F0_CFG_SHFT                           0x0
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTTIDR_FG0_F0_CFG_FI_FVAL                        0x0
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTTIDR_FG0_F0_CFG_FVI_FVAL                       0x1
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTTIDR_FG0_F0_CFG_FPLO_FVAL                      0x2
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTTIDR_FG0_F0_CFG_RSVD_FVAL                      0x3

#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTACRn_FG0_ADDR(n)                        (SSC_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE      + 0x00000040 + 0x4 * (n))
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTACRn_FG0_OFFS(n)                        (SSC_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE_OFFS + 0x00000040 + 0x4 * (n))
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTACRn_FG0_RMSK                                 0x3f
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTACRn_FG0_MAXn                                    2
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTACRn_FG0_INI(n)        \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_AC_CNTACRn_FG0_ADDR(n), HWIO_SSC_QDSP6SS_QTMR_AC_CNTACRn_FG0_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTACRn_FG0_INMI(n,mask)    \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_AC_CNTACRn_FG0_ADDR(n), mask)
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTACRn_FG0_OUTI(n,val)    \
        out_dword(HWIO_SSC_QDSP6SS_QTMR_AC_CNTACRn_FG0_ADDR(n),val)
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTACRn_FG0_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_QTMR_AC_CNTACRn_FG0_ADDR(n),mask,val,HWIO_SSC_QDSP6SS_QTMR_AC_CNTACRn_FG0_INI(n))
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTACRn_FG0_RWPT_BMSK                            0x20
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTACRn_FG0_RWPT_SHFT                             0x5
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTACRn_FG0_RWPT_ACCESS_DENIED_FVAL               0x0
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTACRn_FG0_RWPT_ACCESS_ALLOWED_FVAL              0x1
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTACRn_FG0_RWVT_BMSK                            0x10
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTACRn_FG0_RWVT_SHFT                             0x4
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTACRn_FG0_RWVT_ACCESS_DENIED_FVAL               0x0
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTACRn_FG0_RWVT_ACCESS_ALLOWED_FVAL              0x1
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTACRn_FG0_RVOFF_BMSK                            0x8
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTACRn_FG0_RVOFF_SHFT                            0x3
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTACRn_FG0_RVOFF_ACCESS_DENIED_FVAL              0x0
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTACRn_FG0_RVOFF_ACCESS_ALLOWED_FVAL             0x1
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTACRn_FG0_RFRQ_BMSK                             0x4
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTACRn_FG0_RFRQ_SHFT                             0x2
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTACRn_FG0_RFRQ_ACCESS_DENIED_FVAL               0x0
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTACRn_FG0_RFRQ_ACCESS_ALLOWED_FVAL              0x1
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTACRn_FG0_RPVCT_BMSK                            0x2
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTACRn_FG0_RPVCT_SHFT                            0x1
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTACRn_FG0_RPVCT_ACCESS_DENIED_FVAL              0x0
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTACRn_FG0_RPVCT_ACCESS_ALLOWED_FVAL             0x1
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTACRn_FG0_RPCT_BMSK                             0x1
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTACRn_FG0_RPCT_SHFT                             0x0
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTACRn_FG0_RPCT_ACCESS_DENIED_FVAL               0x0
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTACRn_FG0_RPCT_ACCESS_ALLOWED_FVAL              0x1

#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n_ADDR(n)                   (SSC_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE      + 0x00000080 + 0x8 * (n))
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n_OFFS(n)                   (SSC_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE_OFFS + 0x00000080 + 0x8 * (n))
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n_RMSK                      0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n_MAXn                               2
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n_INI(n)        \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n_ADDR(n), HWIO_SSC_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n_INMI(n,mask)    \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n_ADDR(n), mask)
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n_OUTI(n,val)    \
        out_dword(HWIO_SSC_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n_ADDR(n),val)
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n_ADDR(n),mask,val,HWIO_SSC_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n_INI(n))
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n_CNTVOFF_LO_BMSK           0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n_CNTVOFF_LO_SHFT                  0x0

#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n_ADDR(n)                   (SSC_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE      + 0x00000084 + 0x8 * (n))
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n_OFFS(n)                   (SSC_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE_OFFS + 0x00000084 + 0x8 * (n))
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n_RMSK                        0xffffff
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n_MAXn                               2
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n_INI(n)        \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n_ADDR(n), HWIO_SSC_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n_INMI(n,mask)    \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n_ADDR(n), mask)
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n_OUTI(n,val)    \
        out_dword(HWIO_SSC_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n_ADDR(n),val)
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n_ADDR(n),mask,val,HWIO_SSC_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n_INI(n))
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n_CNTVOFF_HI_BMSK             0xffffff
#define HWIO_SSC_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n_CNTVOFF_HI_SHFT                  0x0

#define HWIO_SSC_QDSP6SS_QTMR_AC_CFG_ADDR                                   (SSC_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE      + 0x00000fc0)
#define HWIO_SSC_QDSP6SS_QTMR_AC_CFG_OFFS                                   (SSC_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE_OFFS + 0x00000fc0)
#define HWIO_SSC_QDSP6SS_QTMR_AC_CFG_RMSK                                          0x3
#define HWIO_SSC_QDSP6SS_QTMR_AC_CFG_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_AC_CFG_ADDR, HWIO_SSC_QDSP6SS_QTMR_AC_CFG_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_AC_CFG_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_AC_CFG_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_AC_CFG_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_QTMR_AC_CFG_ADDR,v)
#define HWIO_SSC_QDSP6SS_QTMR_AC_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_QTMR_AC_CFG_ADDR,m,v,HWIO_SSC_QDSP6SS_QTMR_AC_CFG_IN)
#define HWIO_SSC_QDSP6SS_QTMR_AC_CFG_DSBL_ATOMIC_BMSK                              0x2
#define HWIO_SSC_QDSP6SS_QTMR_AC_CFG_DSBL_ATOMIC_SHFT                              0x1
#define HWIO_SSC_QDSP6SS_QTMR_AC_CFG_TEST_BUS_EN_BMSK                              0x1
#define HWIO_SSC_QDSP6SS_QTMR_AC_CFG_TEST_BUS_EN_SHFT                              0x0

#define HWIO_SSC_QDSP6SS_QTMR_AC_VERSION_ADDR                               (SSC_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE      + 0x00000fd0)
#define HWIO_SSC_QDSP6SS_QTMR_AC_VERSION_OFFS                               (SSC_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE_OFFS + 0x00000fd0)
#define HWIO_SSC_QDSP6SS_QTMR_AC_VERSION_RMSK                               0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_AC_VERSION_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_AC_VERSION_ADDR, HWIO_SSC_QDSP6SS_QTMR_AC_VERSION_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_AC_VERSION_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_AC_VERSION_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_AC_VERSION_MAJOR_BMSK                         0xf0000000
#define HWIO_SSC_QDSP6SS_QTMR_AC_VERSION_MAJOR_SHFT                               0x1c
#define HWIO_SSC_QDSP6SS_QTMR_AC_VERSION_MINOR_BMSK                          0xfff0000
#define HWIO_SSC_QDSP6SS_QTMR_AC_VERSION_MINOR_SHFT                               0x10
#define HWIO_SSC_QDSP6SS_QTMR_AC_VERSION_STEP_BMSK                              0xffff
#define HWIO_SSC_QDSP6SS_QTMR_AC_VERSION_STEP_SHFT                                 0x0

#define HWIO_SSC_QDSP6SS_QTMR_AC_HW_FRAME_SEL_1_ADDR                        (SSC_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE      + 0x00000fe0)
#define HWIO_SSC_QDSP6SS_QTMR_AC_HW_FRAME_SEL_1_OFFS                        (SSC_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE_OFFS + 0x00000fe0)
#define HWIO_SSC_QDSP6SS_QTMR_AC_HW_FRAME_SEL_1_RMSK                        0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_AC_HW_FRAME_SEL_1_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_AC_HW_FRAME_SEL_1_ADDR, HWIO_SSC_QDSP6SS_QTMR_AC_HW_FRAME_SEL_1_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_AC_HW_FRAME_SEL_1_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_AC_HW_FRAME_SEL_1_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_AC_HW_FRAME_SEL_1_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_QTMR_AC_HW_FRAME_SEL_1_ADDR,v)
#define HWIO_SSC_QDSP6SS_QTMR_AC_HW_FRAME_SEL_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_QTMR_AC_HW_FRAME_SEL_1_ADDR,m,v,HWIO_SSC_QDSP6SS_QTMR_AC_HW_FRAME_SEL_1_IN)
#define HWIO_SSC_QDSP6SS_QTMR_AC_HW_FRAME_SEL_1_HW_FRAME_SEL1_BMSK          0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_AC_HW_FRAME_SEL_1_HW_FRAME_SEL1_SHFT                 0x0

#define HWIO_SSC_QDSP6SS_QTMR_AC_HW_FRAME_SEL_2_ADDR                        (SSC_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE      + 0x00000ff0)
#define HWIO_SSC_QDSP6SS_QTMR_AC_HW_FRAME_SEL_2_OFFS                        (SSC_QDSP6SS_QDSP6SS_QTMR_AC_REG_BASE_OFFS + 0x00000ff0)
#define HWIO_SSC_QDSP6SS_QTMR_AC_HW_FRAME_SEL_2_RMSK                        0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_AC_HW_FRAME_SEL_2_IN          \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_AC_HW_FRAME_SEL_2_ADDR, HWIO_SSC_QDSP6SS_QTMR_AC_HW_FRAME_SEL_2_RMSK)
#define HWIO_SSC_QDSP6SS_QTMR_AC_HW_FRAME_SEL_2_INM(m)      \
        in_dword_masked(HWIO_SSC_QDSP6SS_QTMR_AC_HW_FRAME_SEL_2_ADDR, m)
#define HWIO_SSC_QDSP6SS_QTMR_AC_HW_FRAME_SEL_2_OUT(v)      \
        out_dword(HWIO_SSC_QDSP6SS_QTMR_AC_HW_FRAME_SEL_2_ADDR,v)
#define HWIO_SSC_QDSP6SS_QTMR_AC_HW_FRAME_SEL_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SSC_QDSP6SS_QTMR_AC_HW_FRAME_SEL_2_ADDR,m,v,HWIO_SSC_QDSP6SS_QTMR_AC_HW_FRAME_SEL_2_IN)
#define HWIO_SSC_QDSP6SS_QTMR_AC_HW_FRAME_SEL_2_HW_FRAME_SEL2_BMSK          0xffffffff
#define HWIO_SSC_QDSP6SS_QTMR_AC_HW_FRAME_SEL_2_HW_FRAME_SEL2_SHFT                 0x0


#endif /* __HALCLKHWIOASM_H__ */
