ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB857:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s 			page 2


  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** ADC_HandleTypeDef hadc;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** I2C_HandleTypeDef hi2c2;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** SPI_HandleTypeDef hspi2;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** UART_HandleTypeDef huart1;
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* USER CODE BEGIN PV */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* USER CODE END PV */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  56:Core/Src/main.c **** void SystemClock_Config(void);
  57:Core/Src/main.c **** static void MX_GPIO_Init(void);
  58:Core/Src/main.c **** static void MX_ADC_Init(void);
  59:Core/Src/main.c **** static void MX_I2C2_Init(void);
  60:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  61:Core/Src/main.c **** static void MX_SPI2_Init(void);
  62:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* USER CODE END PFP */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  67:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** /* USER CODE END 0 */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** /**
  72:Core/Src/main.c ****   * @brief  The application entry point.
  73:Core/Src/main.c ****   * @retval int
  74:Core/Src/main.c ****   */
  75:Core/Src/main.c **** int main(void)
  76:Core/Src/main.c **** {
  77:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* USER CODE END 1 */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  84:Core/Src/main.c ****   HAL_Init();
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* USER CODE END Init */
  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* Configure the system clock */
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s 			page 3


  91:Core/Src/main.c ****   SystemClock_Config();
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* USER CODE END SysInit */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* Initialize all configured peripherals */
  98:Core/Src/main.c ****   MX_GPIO_Init();
  99:Core/Src/main.c ****   MX_ADC_Init();
 100:Core/Src/main.c ****   MX_I2C2_Init();
 101:Core/Src/main.c ****   MX_USART1_UART_Init();
 102:Core/Src/main.c ****   MX_SPI2_Init();
 103:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   /* USER CODE END 2 */
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****   /* Infinite loop */
 108:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 109:Core/Src/main.c ****   while (1)
 110:Core/Src/main.c ****   {
 111:Core/Src/main.c ****     /* USER CODE END WHILE */
 112:Core/Src/main.c **** 
 113:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 114:Core/Src/main.c ****   }
 115:Core/Src/main.c ****   /* USER CODE END 3 */
 116:Core/Src/main.c **** }
 117:Core/Src/main.c **** 
 118:Core/Src/main.c **** /**
 119:Core/Src/main.c ****   * @brief System Clock Configuration
 120:Core/Src/main.c ****   * @retval None
 121:Core/Src/main.c ****   */
 122:Core/Src/main.c **** void SystemClock_Config(void)
 123:Core/Src/main.c **** {
 124:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 125:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 126:Core/Src/main.c **** 
 127:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 128:Core/Src/main.c ****   */
 129:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 132:Core/Src/main.c ****   */
 133:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_MSI;
 134:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 135:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 136:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 137:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 138:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 140:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 141:Core/Src/main.c ****   {
 142:Core/Src/main.c ****     Error_Handler();
 143:Core/Src/main.c ****   }
 144:Core/Src/main.c **** 
 145:Core/Src/main.c ****   /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
 146:Core/Src/main.c ****   */
 147:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s 			page 4


 148:Core/Src/main.c ****                               |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
 149:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK2;
 150:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 151:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 152:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 153:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 154:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 155:Core/Src/main.c **** 
 156:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 157:Core/Src/main.c ****   {
 158:Core/Src/main.c ****     Error_Handler();
 159:Core/Src/main.c ****   }
 160:Core/Src/main.c **** }
 161:Core/Src/main.c **** 
 162:Core/Src/main.c **** /**
 163:Core/Src/main.c ****   * @brief ADC Initialization Function
 164:Core/Src/main.c ****   * @param None
 165:Core/Src/main.c ****   * @retval None
 166:Core/Src/main.c ****   */
 167:Core/Src/main.c **** static void MX_ADC_Init(void)
 168:Core/Src/main.c **** {
 169:Core/Src/main.c **** 
 170:Core/Src/main.c ****   /* USER CODE BEGIN ADC_Init 0 */
 171:Core/Src/main.c **** 
 172:Core/Src/main.c ****   /* USER CODE END ADC_Init 0 */
 173:Core/Src/main.c **** 
 174:Core/Src/main.c ****   /* USER CODE BEGIN ADC_Init 1 */
 175:Core/Src/main.c **** 
 176:Core/Src/main.c ****   /* USER CODE END ADC_Init 1 */
 177:Core/Src/main.c **** 
 178:Core/Src/main.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 179:Core/Src/main.c ****   */
 180:Core/Src/main.c ****   hadc.Instance = ADC;
 181:Core/Src/main.c ****   hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 182:Core/Src/main.c ****   hadc.Init.Resolution = ADC_RESOLUTION_12B;
 183:Core/Src/main.c ****   hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 184:Core/Src/main.c ****   hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 185:Core/Src/main.c ****   hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 186:Core/Src/main.c ****   hadc.Init.LowPowerAutoWait = DISABLE;
 187:Core/Src/main.c ****   hadc.Init.LowPowerAutoPowerOff = DISABLE;
 188:Core/Src/main.c ****   hadc.Init.ContinuousConvMode = DISABLE;
 189:Core/Src/main.c ****   hadc.Init.NbrOfConversion = 1;
 190:Core/Src/main.c ****   hadc.Init.DiscontinuousConvMode = DISABLE;
 191:Core/Src/main.c ****   hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 192:Core/Src/main.c ****   hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 193:Core/Src/main.c ****   hadc.Init.DMAContinuousRequests = DISABLE;
 194:Core/Src/main.c ****   hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 195:Core/Src/main.c ****   hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 196:Core/Src/main.c ****   hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 197:Core/Src/main.c ****   hadc.Init.OversamplingMode = DISABLE;
 198:Core/Src/main.c ****   hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 199:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc) != HAL_OK)
 200:Core/Src/main.c ****   {
 201:Core/Src/main.c ****     Error_Handler();
 202:Core/Src/main.c ****   }
 203:Core/Src/main.c ****   /* USER CODE BEGIN ADC_Init 2 */
 204:Core/Src/main.c **** 
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s 			page 5


 205:Core/Src/main.c ****   /* USER CODE END ADC_Init 2 */
 206:Core/Src/main.c **** 
 207:Core/Src/main.c **** }
 208:Core/Src/main.c **** 
 209:Core/Src/main.c **** /**
 210:Core/Src/main.c ****   * @brief I2C2 Initialization Function
 211:Core/Src/main.c ****   * @param None
 212:Core/Src/main.c ****   * @retval None
 213:Core/Src/main.c ****   */
 214:Core/Src/main.c **** static void MX_I2C2_Init(void)
 215:Core/Src/main.c **** {
 216:Core/Src/main.c **** 
 217:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 0 */
 218:Core/Src/main.c **** 
 219:Core/Src/main.c ****   /* USER CODE END I2C2_Init 0 */
 220:Core/Src/main.c **** 
 221:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 1 */
 222:Core/Src/main.c **** 
 223:Core/Src/main.c ****   /* USER CODE END I2C2_Init 1 */
 224:Core/Src/main.c ****   hi2c2.Instance = I2C2;
 225:Core/Src/main.c ****   hi2c2.Init.Timing = 0x00000E14;
 226:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 227:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 228:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 229:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 230:Core/Src/main.c ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 231:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 232:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 233:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 234:Core/Src/main.c ****   {
 235:Core/Src/main.c ****     Error_Handler();
 236:Core/Src/main.c ****   }
 237:Core/Src/main.c **** 
 238:Core/Src/main.c ****   /** Configure Analogue filter
 239:Core/Src/main.c ****   */
 240:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 241:Core/Src/main.c ****   {
 242:Core/Src/main.c ****     Error_Handler();
 243:Core/Src/main.c ****   }
 244:Core/Src/main.c **** 
 245:Core/Src/main.c ****   /** Configure Digital filter
 246:Core/Src/main.c ****   */
 247:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 248:Core/Src/main.c ****   {
 249:Core/Src/main.c ****     Error_Handler();
 250:Core/Src/main.c ****   }
 251:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 2 */
 252:Core/Src/main.c **** 
 253:Core/Src/main.c ****   /* USER CODE END I2C2_Init 2 */
 254:Core/Src/main.c **** 
 255:Core/Src/main.c **** }
 256:Core/Src/main.c **** 
 257:Core/Src/main.c **** /**
 258:Core/Src/main.c ****   * @brief SPI2 Initialization Function
 259:Core/Src/main.c ****   * @param None
 260:Core/Src/main.c ****   * @retval None
 261:Core/Src/main.c ****   */
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s 			page 6


 262:Core/Src/main.c **** static void MX_SPI2_Init(void)
 263:Core/Src/main.c **** {
 264:Core/Src/main.c **** 
 265:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 0 */
 266:Core/Src/main.c **** 
 267:Core/Src/main.c ****   /* USER CODE END SPI2_Init 0 */
 268:Core/Src/main.c **** 
 269:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 1 */
 270:Core/Src/main.c **** 
 271:Core/Src/main.c ****   /* USER CODE END SPI2_Init 1 */
 272:Core/Src/main.c ****   /* SPI2 parameter configuration*/
 273:Core/Src/main.c ****   hspi2.Instance = SPI2;
 274:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 275:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 276:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 277:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 278:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 279:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 280:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 281:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 282:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 283:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 284:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 285:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 286:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 287:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 288:Core/Src/main.c ****   {
 289:Core/Src/main.c ****     Error_Handler();
 290:Core/Src/main.c ****   }
 291:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 2 */
 292:Core/Src/main.c **** 
 293:Core/Src/main.c ****   /* USER CODE END SPI2_Init 2 */
 294:Core/Src/main.c **** 
 295:Core/Src/main.c **** }
 296:Core/Src/main.c **** 
 297:Core/Src/main.c **** /**
 298:Core/Src/main.c ****   * @brief USART1 Initialization Function
 299:Core/Src/main.c ****   * @param None
 300:Core/Src/main.c ****   * @retval None
 301:Core/Src/main.c ****   */
 302:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 303:Core/Src/main.c **** {
 304:Core/Src/main.c **** 
 305:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 306:Core/Src/main.c **** 
 307:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 308:Core/Src/main.c **** 
 309:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 310:Core/Src/main.c **** 
 311:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 312:Core/Src/main.c ****   huart1.Instance = USART1;
 313:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 314:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 315:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 316:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 317:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 318:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s 			page 7


 319:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 320:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 321:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 322:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 323:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 324:Core/Src/main.c ****   {
 325:Core/Src/main.c ****     Error_Handler();
 326:Core/Src/main.c ****   }
 327:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 328:Core/Src/main.c ****   {
 329:Core/Src/main.c ****     Error_Handler();
 330:Core/Src/main.c ****   }
 331:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 332:Core/Src/main.c ****   {
 333:Core/Src/main.c ****     Error_Handler();
 334:Core/Src/main.c ****   }
 335:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 336:Core/Src/main.c ****   {
 337:Core/Src/main.c ****     Error_Handler();
 338:Core/Src/main.c ****   }
 339:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 340:Core/Src/main.c **** 
 341:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 342:Core/Src/main.c **** 
 343:Core/Src/main.c **** }
 344:Core/Src/main.c **** 
 345:Core/Src/main.c **** /**
 346:Core/Src/main.c ****   * @brief GPIO Initialization Function
 347:Core/Src/main.c ****   * @param None
 348:Core/Src/main.c ****   * @retval None
 349:Core/Src/main.c ****   */
 350:Core/Src/main.c **** static void MX_GPIO_Init(void)
 351:Core/Src/main.c **** {
  26              		.loc 1 351 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 70B5     		push	{r4, r5, r6, lr}
  31              		.cfi_def_cfa_offset 16
  32              		.cfi_offset 4, -16
  33              		.cfi_offset 5, -12
  34              		.cfi_offset 6, -8
  35              		.cfi_offset 14, -4
  36 0002 88B0     		sub	sp, sp, #32
  37              		.cfi_def_cfa_offset 48
 352:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  38              		.loc 1 352 3 view .LVU1
  39              		.loc 1 352 20 is_stmt 0 view .LVU2
  40 0004 0024     		movs	r4, #0
  41 0006 0394     		str	r4, [sp, #12]
  42 0008 0494     		str	r4, [sp, #16]
  43 000a 0594     		str	r4, [sp, #20]
  44 000c 0694     		str	r4, [sp, #24]
  45 000e 0794     		str	r4, [sp, #28]
 353:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 354:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 355:Core/Src/main.c **** 
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s 			page 8


 356:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 357:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  46              		.loc 1 357 3 is_stmt 1 view .LVU3
  47              	.LVL0:
  48              	.LBB10:
  49              	.LBI10:
  50              		.file 2 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h"
   1:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
   2:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   ******************************************************************************
   3:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @file    stm32wlxx_ll_bus.h
   4:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @author  MCD Application Team
   5:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief   Header file of BUS LL module.
   6:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   ******************************************************************************
   7:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @attention
   8:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *
   9:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * Copyright (c) 2020 STMicroelectronics.
  10:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * All rights reserved.
  11:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *
  12:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * in the root directory of this software component.
  14:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *
  16:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   ******************************************************************************
  17:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   @verbatim
  18:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****                       ##### RCC Limitations #####
  19:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   ==============================================================================
  20:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****     [..]
  21:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****       A delay between an RCC peripheral clock enable and the effective peripheral
  22:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****       enabling should be taken into account in order to manage the peripheral read/write
  23:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****       from/to registers.w<
  24:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****       (+) This delay depends on the peripheral mapping.
  25:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  26:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  27:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****     [..]
  28:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****       Workarounds:
  29:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  30:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****           inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
  31:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  32:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   @endverbatim
  33:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   ******************************************************************************
  34:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
  35:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  36:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  37:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #ifndef __STM32WLxx_LL_BUS_H
  38:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define __STM32WLxx_LL_BUS_H
  39:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  40:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #ifdef __cplusplus
  41:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** extern "C" {
  42:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #endif
  43:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  44:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/
  45:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #include "stm32wlxx.h"
  46:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  47:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @addtogroup STM32WLxx_LL_Driver
  48:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
  49:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
  50:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s 			page 9


  51:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #if defined(RCC)
  52:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  53:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL BUS
  54:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
  55:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
  56:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  57:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Private types -------------------------------------------------------------*/
  58:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/
  59:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  60:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/
  61:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  62:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/
  63:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  64:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/
  65:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  66:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/
  67:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
  68:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
  69:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
  70:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  71:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
  72:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
  73:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
  74:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
  75:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA1           RCC_AHB1ENR_DMA1EN
  76:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA2           RCC_AHB1ENR_DMA2EN
  77:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMAMUX1        RCC_AHB1ENR_DMAMUX1EN
  78:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRC            RCC_AHB1ENR_CRCEN
  79:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
  80:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
  81:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
  82:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  83:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB2_GRP1_PERIPH  AHB2 GRP1 PERIPH
  84:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
  85:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
  86:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
  87:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOA          RCC_AHB2ENR_GPIOAEN
  88:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOB          RCC_AHB2ENR_GPIOBEN
  89:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOC          RCC_AHB2ENR_GPIOCEN
  90:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOH          RCC_AHB2ENR_GPIOHEN
  91:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
  92:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
  93:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
  94:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  95:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB3_GRP1_PERIPH  AHB3 GRP1 PERIPH
  96:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
  97:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
  98:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
  99:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_PKA            RCC_AHB3ENR_PKAEN
 100:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_AES            RCC_AHB3ENR_AESEN
 101:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_RNG            RCC_AHB3ENR_RNGEN
 102:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_HSEM           RCC_AHB3ENR_HSEMEN
 103:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #if defined(DUAL_CORE)
 104:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_IPCC           RCC_AHB3ENR_IPCCEN
 105:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #endif /* DUAL_CORE */
 106:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_SRAM1          RCC_AHB3SMENR_SRAM1SMEN
 107:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_SRAM2          RCC_AHB3SMENR_SRAM2SMEN
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s 			page 10


 108:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_FLASH          RCC_AHB3ENR_FLASHEN
 109:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 110:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 111:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 112:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 113:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
 114:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 115:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 116:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
 117:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2           RCC_APB1ENR1_TIM2EN
 118:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_RTCAPB         RCC_APB1ENR1_RTCAPBEN
 119:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG           RCC_APB1ENR1_WWDGEN
 120:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2           RCC_APB1ENR1_SPI2EN
 121:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART2         RCC_APB1ENR1_USART2EN
 122:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1           RCC_APB1ENR1_I2C1EN
 123:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C2           RCC_APB1ENR1_I2C2EN
 124:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C3           RCC_APB1ENR1_I2C3EN
 125:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_DAC            RCC_APB1ENR1_DACEN
 126:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LPTIM1         RCC_APB1ENR1_LPTIM1EN
 127:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 128:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 129:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 130:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 131:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 132:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP2_PERIPH  APB1 GRP2 PERIPH
 133:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 134:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 135:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_ALL            (0xFFFFFFFFU)
 136:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_LPUART1        RCC_APB1ENR2_LPUART1EN
 137:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_LPTIM2         RCC_APB1ENR2_LPTIM2EN
 138:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_LPTIM3         RCC_APB1ENR2_LPTIM3EN
 139:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 140:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 141:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 142:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 143:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH  APB2 GRP1 PERIPH
 144:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 145:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 146:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
 147:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ADC            RCC_APB2ENR_ADCEN
 148:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM1           RCC_APB2ENR_TIM1EN
 149:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI1           RCC_APB2ENR_SPI1EN
 150:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART1         RCC_APB2ENR_USART1EN
 151:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM16          RCC_APB2ENR_TIM16EN
 152:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM17          RCC_APB2ENR_TIM17EN
 153:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 154:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 155:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 156:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 157:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB3_GRP1_PERIPH  APB3 GRP1 PERIPH
 158:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 159:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 160:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB3_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
 161:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB3_GRP1_PERIPH_SUBGHZSPI      RCC_APB3ENR_SUBGHZSPIEN
 162:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 163:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 164:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s 			page 11


 165:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 166:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #if defined(DUAL_CORE)
 167:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_AHB1_GRP1_PERIPH  C2 AHB1 GRP1 PERIPH
 168:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 169:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 170:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB1_GRP1_PERIPH_DMA1         RCC_C2AHB1ENR_DMA1EN
 171:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB1_GRP1_PERIPH_DMA2         RCC_C2AHB1ENR_DMA2EN
 172:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB1_GRP1_PERIPH_DMAMUX1      RCC_C2AHB1ENR_DMAMUX1EN
 173:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB1_GRP1_PERIPH_CRC          RCC_C2AHB1ENR_CRCEN
 174:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 175:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 176:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 177:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 178:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 179:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_AHB2_GRP1_PERIPH  C2 AHB2 GRP1 PERIPH
 180:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 181:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 182:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_GPIOA        RCC_C2AHB2ENR_GPIOAEN
 183:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_GPIOB        RCC_C2AHB2ENR_GPIOBEN
 184:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_GPIOC        RCC_C2AHB2ENR_GPIOCEN
 185:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_GPIOH        RCC_C2AHB2ENR_GPIOHEN
 186:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 187:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 188:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 189:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 190:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 191:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_AHB3_GRP1_PERIPH  C2 AHB3 GRP1 PERIPH
 192:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 193:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 194:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_PKA          RCC_C2AHB3ENR_PKAEN
 195:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_AES          RCC_C2AHB3ENR_AESEN
 196:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_RNG          RCC_C2AHB3ENR_RNGEN
 197:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_HSEM         RCC_C2AHB3ENR_HSEMEN
 198:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_IPCC         RCC_C2AHB3ENR_IPCCEN
 199:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_FLASH        RCC_C2AHB3ENR_FLASHEN
 200:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_SRAM1        RCC_C2AHB3SMENR_SRAM1SMEN
 201:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_SRAM2        RCC_C2AHB3SMENR_SRAM2SMEN
 202:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 203:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 204:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 205:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 206:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 207:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_APB1_GRP1_PERIPH  C2 APB1 GRP1 PERIPH
 208:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 209:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 210:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_TIM2         RCC_C2APB1ENR1_TIM2EN
 211:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_RTCAPB       RCC_C2APB1ENR1_RTCAPBEN
 212:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_SPI2         RCC_C2APB1ENR1_SPI2EN
 213:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_USART2       RCC_C2APB1ENR1_USART2EN
 214:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_I2C1         RCC_C2APB1ENR1_I2C1EN
 215:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_I2C2         RCC_C2APB1ENR1_I2C2EN
 216:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_I2C3         RCC_C2APB1ENR1_I2C3EN
 217:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_DAC          RCC_C2APB1ENR1_DACEN
 218:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_LPTIM1       RCC_C2APB1ENR1_LPTIM1EN
 219:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 220:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 221:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s 			page 12


 222:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 223:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 224:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_APB1_GRP2_PERIPH  C2 APB1 GRP2 PERIPH
 225:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 226:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 227:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP2_PERIPH_LPUART1      RCC_C2APB1ENR2_LPUART1EN
 228:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP2_PERIPH_LPTIM2       RCC_C2APB1ENR2_LPTIM2EN
 229:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP2_PERIPH_LPTIM3       RCC_C2APB1ENR2_LPTIM3EN
 230:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 231:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 232:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 233:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 234:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 235:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_APB2_GRP1_PERIPH  C2 APB2 GRP1 PERIPH
 236:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 237:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 238:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_ADC          RCC_C2APB2ENR_ADCEN
 239:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_TIM1         RCC_C2APB2ENR_TIM1EN
 240:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_SPI1         RCC_C2APB2ENR_SPI1EN
 241:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_USART1       RCC_C2APB2ENR_USART1EN
 242:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_TIM16        RCC_C2APB2ENR_TIM16EN
 243:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_TIM17        RCC_C2APB2ENR_TIM17EN
 244:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 245:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 246:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 247:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 248:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 249:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_APB3_GRP1_PERIPH  C2 APB3 GRP1 PERIPH
 250:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 251:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 252:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB3_GRP1_PERIPH_SUBGHZSPI    RCC_C2APB3ENR_SUBGHZSPIEN
 253:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 254:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 255:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 256:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #endif /* DUAL_CORE */
 257:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 258:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 259:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 260:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 261:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 262:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Exported macro ------------------------------------------------------------*/
 263:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 264:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/
 265:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 266:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
 267:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 268:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 269:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 270:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1
 271:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 272:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 273:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 274:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 275:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock.
 276:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_EnableClock\n
 277:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_EnableClock\n
 278:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      DMAMUX1EN     LL_AHB1_GRP1_EnableClock\n
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s 			page 13


 279:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_EnableClock\n
 280:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 281:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 282:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 283:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 284:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 285:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 286:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 287:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
 288:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 289:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
 290:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB1ENR, Periphs);
 291:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 292:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 293:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 294:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 295:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 296:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 297:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled or not
 298:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_IsEnabledClock\n
 299:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_IsEnabledClock\n
 300:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      DMAMUX1EN     LL_AHB1_GRP1_IsEnabledClock\n
 301:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_IsEnabledClock\n
 302:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 303:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 304:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 305:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 306:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 307:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval uint32_t
 308:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 309:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
 310:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 311:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->AHB1ENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 312:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 313:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 314:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 315:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock.
 316:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_DisableClock\n
 317:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_DisableClock\n
 318:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      DMAMUX1EN     LL_AHB1_GRP1_DisableClock\n
 319:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_DisableClock\n
 320:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 321:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 322:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 323:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 324:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 325:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 326:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 327:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
 328:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 329:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1ENR, Periphs);
 330:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 331:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 332:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 333:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Force AHB1 peripherals reset.
 334:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ForceReset\n
 335:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ForceReset\n
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s 			page 14


 336:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1RSTR     DMAMUX1RST    LL_AHB1_GRP1_ForceReset\n
 337:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ForceReset\n
 338:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 339:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 340:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 341:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 342:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 343:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 344:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 345:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 346:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
 347:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 348:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB1RSTR, Periphs);
 349:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 350:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 351:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 352:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Release AHB1 peripherals reset.
 353:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ReleaseReset\n
 354:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ReleaseReset\n
 355:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1RSTR     DMAMUX1RST     LL_AHB1_GRP1_ReleaseReset\n
 356:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ReleaseReset\n
 357:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 358:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 359:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 360:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 361:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 362:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 363:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 364:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 365:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
 366:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 367:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1RSTR, Periphs);
 368:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 369:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 370:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 371:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock during Low Power (Sleep) mode.
 372:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_EnableClockSleep\n
 373:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_EnableClockSleep\n
 374:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    DMAMUX1SMEN   LL_AHB1_GRP1_EnableClockSleep\n
 375:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_EnableClockSleep\n
 376:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 377:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 378:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 379:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 380:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 381:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 382:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 383:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClockSleep(uint32_t Periphs)
 384:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 385:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
 386:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB1SMENR, Periphs);
 387:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 388:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1SMENR, Periphs);
 389:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 390:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 391:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 392:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s 			page 15


 393:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled by the clock gating during CPU1 CSleep mode
 394:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_IsEnabledClockSleep\n
 395:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_IsEnabledClockSleep\n
 396:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    DMAMUX1SMEN   LL_AHB1_GRP1_IsEnabledClockSleep\n
 397:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_IsEnabledClockSleep
 398:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 399:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 400:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 401:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 402:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 403:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval uint32_t
 404:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 405:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClockSleep(uint32_t Periphs)
 406:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 407:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->AHB1SMENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 408:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 409:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 410:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 411:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock during Low Power (Sleep) mode.
 412:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_DisableClockSleep\n
 413:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_DisableClockSleep\n
 414:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    DMAMUX1SMEN   LL_AHB1_GRP1_DisableClockSleep\n
 415:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_DisableClockSleep\n
 416:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 417:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 418:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 419:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 420:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 421:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 422:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 423:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClockSleep(uint32_t Periphs)
 424:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 425:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1SMENR, Periphs);
 426:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 427:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 428:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 429:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 430:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 431:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 432:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB2 AHB2
 433:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 434:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 435:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 436:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 437:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable AHB2 peripherals clock.
 438:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_EnableClock\n
 439:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_EnableClock\n
 440:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_EnableClock\n
 441:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOHEN       LL_AHB2_GRP1_EnableClock\n
 442:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 443:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 444:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 445:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 446:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 447:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 448:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 449:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s 			page 16


  51              		.loc 2 449 22 view .LVU4
  52              	.LBB11:
 450:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 451:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
  53              		.loc 2 451 3 view .LVU5
 452:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
  54              		.loc 2 452 3 view .LVU6
  55 0010 4FF0B043 		mov	r3, #1476395008
  56 0014 DA6C     		ldr	r2, [r3, #76]
  57 0016 42F00102 		orr	r2, r2, #1
  58 001a DA64     		str	r2, [r3, #76]
 453:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 454:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
  59              		.loc 2 454 3 view .LVU7
  60              		.loc 2 454 12 is_stmt 0 view .LVU8
  61 001c DA6C     		ldr	r2, [r3, #76]
  62 001e 02F00102 		and	r2, r2, #1
  63              		.loc 2 454 10 view .LVU9
  64 0022 0292     		str	r2, [sp, #8]
 455:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
  65              		.loc 2 455 3 is_stmt 1 view .LVU10
  66 0024 029A     		ldr	r2, [sp, #8]
  67              	.LVL1:
  68              		.loc 2 455 3 is_stmt 0 view .LVU11
  69              	.LBE11:
  70              	.LBE10:
 358:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  71              		.loc 1 358 3 is_stmt 1 view .LVU12
  72              	.LBB12:
  73              	.LBI12:
 449:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
  74              		.loc 2 449 22 view .LVU13
  75              	.LBB13:
 451:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
  76              		.loc 2 451 3 view .LVU14
 452:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
  77              		.loc 2 452 3 view .LVU15
  78 0026 DA6C     		ldr	r2, [r3, #76]
  79 0028 42F00202 		orr	r2, r2, #2
  80 002c DA64     		str	r2, [r3, #76]
 454:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
  81              		.loc 2 454 3 view .LVU16
 454:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
  82              		.loc 2 454 12 is_stmt 0 view .LVU17
  83 002e DA6C     		ldr	r2, [r3, #76]
  84 0030 02F00202 		and	r2, r2, #2
 454:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
  85              		.loc 2 454 10 view .LVU18
  86 0034 0192     		str	r2, [sp, #4]
  87              		.loc 2 455 3 is_stmt 1 view .LVU19
  88 0036 019A     		ldr	r2, [sp, #4]
  89              	.LVL2:
  90              		.loc 2 455 3 is_stmt 0 view .LVU20
  91              	.LBE13:
  92              	.LBE12:
 359:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  93              		.loc 1 359 3 is_stmt 1 view .LVU21
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s 			page 17


  94              	.LBB14:
  95              	.LBI14:
 449:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
  96              		.loc 2 449 22 view .LVU22
  97              	.LBB15:
 451:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
  98              		.loc 2 451 3 view .LVU23
 452:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
  99              		.loc 2 452 3 view .LVU24
 100 0038 DA6C     		ldr	r2, [r3, #76]
 101 003a 42F00402 		orr	r2, r2, #4
 102 003e DA64     		str	r2, [r3, #76]
 454:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 103              		.loc 2 454 3 view .LVU25
 454:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 104              		.loc 2 454 12 is_stmt 0 view .LVU26
 105 0040 DB6C     		ldr	r3, [r3, #76]
 106 0042 03F00403 		and	r3, r3, #4
 454:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 107              		.loc 2 454 10 view .LVU27
 108 0046 0093     		str	r3, [sp]
 109              		.loc 2 455 3 is_stmt 1 view .LVU28
 110 0048 009B     		ldr	r3, [sp]
 111              	.LVL3:
 112              		.loc 2 455 3 is_stmt 0 view .LVU29
 113              	.LBE15:
 114              	.LBE14:
 360:Core/Src/main.c **** 
 361:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 362:Core/Src/main.c ****   HAL_GPIO_WritePin(Memory_CS_GPIO_Port, Memory_CS_Pin, GPIO_PIN_RESET);
 115              		.loc 1 362 3 is_stmt 1 view .LVU30
 116 004a 134E     		ldr	r6, .L3
 117 004c 2246     		mov	r2, r4
 118 004e 4FF40071 		mov	r1, #512
 119 0052 3046     		mov	r0, r6
 120 0054 FFF7FEFF 		bl	HAL_GPIO_WritePin
 121              	.LVL4:
 363:Core/Src/main.c **** 
 364:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 365:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, Bias_CS_Pin|Anneal_Enable_Pin|Bias_Enable_Pin|Stim_Enable_Pin, GPIO_PIN_
 122              		.loc 1 365 3 view .LVU31
 123 0058 2246     		mov	r2, r4
 124 005a 40F20D41 		movw	r1, #1037
 125 005e 4FF09040 		mov	r0, #1207959552
 126 0062 FFF7FEFF 		bl	HAL_GPIO_WritePin
 127              	.LVL5:
 366:Core/Src/main.c **** 
 367:Core/Src/main.c ****   /*Configure GPIO pin : Memory_CS_Pin */
 368:Core/Src/main.c ****   GPIO_InitStruct.Pin = Memory_CS_Pin;
 128              		.loc 1 368 3 view .LVU32
 129              		.loc 1 368 23 is_stmt 0 view .LVU33
 130 0066 4FF40073 		mov	r3, #512
 131 006a 0393     		str	r3, [sp, #12]
 369:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 132              		.loc 1 369 3 is_stmt 1 view .LVU34
 133              		.loc 1 369 24 is_stmt 0 view .LVU35
 134 006c 0125     		movs	r5, #1
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s 			page 18


 135 006e 0495     		str	r5, [sp, #16]
 370:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 136              		.loc 1 370 3 is_stmt 1 view .LVU36
 137              		.loc 1 370 24 is_stmt 0 view .LVU37
 138 0070 0594     		str	r4, [sp, #20]
 371:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 139              		.loc 1 371 3 is_stmt 1 view .LVU38
 140              		.loc 1 371 25 is_stmt 0 view .LVU39
 141 0072 0694     		str	r4, [sp, #24]
 372:Core/Src/main.c ****   HAL_GPIO_Init(Memory_CS_GPIO_Port, &GPIO_InitStruct);
 142              		.loc 1 372 3 is_stmt 1 view .LVU40
 143 0074 03A9     		add	r1, sp, #12
 144 0076 3046     		mov	r0, r6
 145 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 146              	.LVL6:
 373:Core/Src/main.c **** 
 374:Core/Src/main.c ****   /*Configure GPIO pins : Bias_CS_Pin Anneal_Enable_Pin Bias_Enable_Pin Stim_Enable_Pin */
 375:Core/Src/main.c ****   GPIO_InitStruct.Pin = Bias_CS_Pin|Anneal_Enable_Pin|Bias_Enable_Pin|Stim_Enable_Pin;
 147              		.loc 1 375 3 view .LVU41
 148              		.loc 1 375 23 is_stmt 0 view .LVU42
 149 007c 40F20D43 		movw	r3, #1037
 150 0080 0393     		str	r3, [sp, #12]
 376:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 151              		.loc 1 376 3 is_stmt 1 view .LVU43
 152              		.loc 1 376 24 is_stmt 0 view .LVU44
 153 0082 0495     		str	r5, [sp, #16]
 377:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 154              		.loc 1 377 3 is_stmt 1 view .LVU45
 155              		.loc 1 377 24 is_stmt 0 view .LVU46
 156 0084 0594     		str	r4, [sp, #20]
 378:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 157              		.loc 1 378 3 is_stmt 1 view .LVU47
 158              		.loc 1 378 25 is_stmt 0 view .LVU48
 159 0086 0694     		str	r4, [sp, #24]
 379:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 160              		.loc 1 379 3 is_stmt 1 view .LVU49
 161 0088 03A9     		add	r1, sp, #12
 162 008a 4FF09040 		mov	r0, #1207959552
 163 008e FFF7FEFF 		bl	HAL_GPIO_Init
 164              	.LVL7:
 380:Core/Src/main.c **** 
 381:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 382:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 383:Core/Src/main.c **** }
 165              		.loc 1 383 1 is_stmt 0 view .LVU50
 166 0092 08B0     		add	sp, sp, #32
 167              		.cfi_def_cfa_offset 16
 168              		@ sp needed
 169 0094 70BD     		pop	{r4, r5, r6, pc}
 170              	.L4:
 171 0096 00BF     		.align	2
 172              	.L3:
 173 0098 00040048 		.word	1207960576
 174              		.cfi_endproc
 175              	.LFE857:
 177              		.section	.text.Error_Handler,"ax",%progbits
 178              		.align	1
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s 			page 19


 179              		.global	Error_Handler
 180              		.syntax unified
 181              		.thumb
 182              		.thumb_func
 184              	Error_Handler:
 185              	.LFB858:
 384:Core/Src/main.c **** 
 385:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 386:Core/Src/main.c **** 
 387:Core/Src/main.c **** /* USER CODE END 4 */
 388:Core/Src/main.c **** 
 389:Core/Src/main.c **** /**
 390:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 391:Core/Src/main.c ****   * @retval None
 392:Core/Src/main.c ****   */
 393:Core/Src/main.c **** void Error_Handler(void)
 394:Core/Src/main.c **** {
 186              		.loc 1 394 1 is_stmt 1 view -0
 187              		.cfi_startproc
 188              		@ Volatile: function does not return.
 189              		@ args = 0, pretend = 0, frame = 0
 190              		@ frame_needed = 0, uses_anonymous_args = 0
 191              		@ link register save eliminated.
 395:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 396:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 397:Core/Src/main.c ****   __disable_irq();
 192              		.loc 1 397 3 view .LVU52
 193              	.LBB16:
 194              	.LBI16:
 195              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s 			page 20


  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s 			page 21


  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s 			page 22


 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s 			page 23


 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 196              		.loc 3 207 27 view .LVU53
 197              	.LBB17:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 198              		.loc 3 209 3 view .LVU54
 199              		.syntax unified
 200              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 201 0000 72B6     		cpsid i
 202              	@ 0 "" 2
 203              		.thumb
 204              		.syntax unified
 205              	.L6:
 206              	.LBE17:
 207              	.LBE16:
 398:Core/Src/main.c ****   while (1)
 208              		.loc 1 398 3 discriminator 1 view .LVU55
 399:Core/Src/main.c ****   {
 400:Core/Src/main.c ****   }
 209              		.loc 1 400 3 discriminator 1 view .LVU56
 398:Core/Src/main.c ****   while (1)
 210              		.loc 1 398 9 discriminator 1 view .LVU57
 211 0002 FEE7     		b	.L6
 212              		.cfi_endproc
 213              	.LFE858:
 215              		.section	.text.MX_ADC_Init,"ax",%progbits
 216              		.align	1
 217              		.syntax unified
 218              		.thumb
 219              		.thumb_func
 221              	MX_ADC_Init:
 222              	.LFB853:
 168:Core/Src/main.c **** 
 223              		.loc 1 168 1 view -0
 224              		.cfi_startproc
 225              		@ args = 0, pretend = 0, frame = 0
 226              		@ frame_needed = 0, uses_anonymous_args = 0
 227 0000 08B5     		push	{r3, lr}
 228              		.cfi_def_cfa_offset 8
 229              		.cfi_offset 3, -8
 230              		.cfi_offset 14, -4
 180:Core/Src/main.c ****   hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 231              		.loc 1 180 3 view .LVU59
 180:Core/Src/main.c ****   hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 232              		.loc 1 180 17 is_stmt 0 view .LVU60
 233 0002 1148     		ldr	r0, .L11
 234 0004 114B     		ldr	r3, .L11+4
 235 0006 0360     		str	r3, [r0]
 181:Core/Src/main.c ****   hadc.Init.Resolution = ADC_RESOLUTION_12B;
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s 			page 24


 236              		.loc 1 181 3 is_stmt 1 view .LVU61
 181:Core/Src/main.c ****   hadc.Init.Resolution = ADC_RESOLUTION_12B;
 237              		.loc 1 181 28 is_stmt 0 view .LVU62
 238 0008 4FF04043 		mov	r3, #-1073741824
 239 000c 4360     		str	r3, [r0, #4]
 182:Core/Src/main.c ****   hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 240              		.loc 1 182 3 is_stmt 1 view .LVU63
 182:Core/Src/main.c ****   hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 241              		.loc 1 182 24 is_stmt 0 view .LVU64
 242 000e 0023     		movs	r3, #0
 243 0010 8360     		str	r3, [r0, #8]
 183:Core/Src/main.c ****   hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 244              		.loc 1 183 3 is_stmt 1 view .LVU65
 183:Core/Src/main.c ****   hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 245              		.loc 1 183 23 is_stmt 0 view .LVU66
 246 0012 C360     		str	r3, [r0, #12]
 184:Core/Src/main.c ****   hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 247              		.loc 1 184 3 is_stmt 1 view .LVU67
 184:Core/Src/main.c ****   hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 248              		.loc 1 184 26 is_stmt 0 view .LVU68
 249 0014 0361     		str	r3, [r0, #16]
 185:Core/Src/main.c ****   hadc.Init.LowPowerAutoWait = DISABLE;
 250              		.loc 1 185 3 is_stmt 1 view .LVU69
 185:Core/Src/main.c ****   hadc.Init.LowPowerAutoWait = DISABLE;
 251              		.loc 1 185 26 is_stmt 0 view .LVU70
 252 0016 0422     		movs	r2, #4
 253 0018 4261     		str	r2, [r0, #20]
 186:Core/Src/main.c ****   hadc.Init.LowPowerAutoPowerOff = DISABLE;
 254              		.loc 1 186 3 is_stmt 1 view .LVU71
 186:Core/Src/main.c ****   hadc.Init.LowPowerAutoPowerOff = DISABLE;
 255              		.loc 1 186 30 is_stmt 0 view .LVU72
 256 001a 0376     		strb	r3, [r0, #24]
 187:Core/Src/main.c ****   hadc.Init.ContinuousConvMode = DISABLE;
 257              		.loc 1 187 3 is_stmt 1 view .LVU73
 187:Core/Src/main.c ****   hadc.Init.ContinuousConvMode = DISABLE;
 258              		.loc 1 187 34 is_stmt 0 view .LVU74
 259 001c 4376     		strb	r3, [r0, #25]
 188:Core/Src/main.c ****   hadc.Init.NbrOfConversion = 1;
 260              		.loc 1 188 3 is_stmt 1 view .LVU75
 188:Core/Src/main.c ****   hadc.Init.NbrOfConversion = 1;
 261              		.loc 1 188 32 is_stmt 0 view .LVU76
 262 001e 8376     		strb	r3, [r0, #26]
 189:Core/Src/main.c ****   hadc.Init.DiscontinuousConvMode = DISABLE;
 263              		.loc 1 189 3 is_stmt 1 view .LVU77
 189:Core/Src/main.c ****   hadc.Init.DiscontinuousConvMode = DISABLE;
 264              		.loc 1 189 29 is_stmt 0 view .LVU78
 265 0020 0122     		movs	r2, #1
 266 0022 C261     		str	r2, [r0, #28]
 190:Core/Src/main.c ****   hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 267              		.loc 1 190 3 is_stmt 1 view .LVU79
 190:Core/Src/main.c ****   hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 268              		.loc 1 190 35 is_stmt 0 view .LVU80
 269 0024 80F82030 		strb	r3, [r0, #32]
 191:Core/Src/main.c ****   hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 270              		.loc 1 191 3 is_stmt 1 view .LVU81
 191:Core/Src/main.c ****   hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 271              		.loc 1 191 30 is_stmt 0 view .LVU82
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s 			page 25


 272 0028 4362     		str	r3, [r0, #36]
 192:Core/Src/main.c ****   hadc.Init.DMAContinuousRequests = DISABLE;
 273              		.loc 1 192 3 is_stmt 1 view .LVU83
 192:Core/Src/main.c ****   hadc.Init.DMAContinuousRequests = DISABLE;
 274              		.loc 1 192 34 is_stmt 0 view .LVU84
 275 002a 8362     		str	r3, [r0, #40]
 193:Core/Src/main.c ****   hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 276              		.loc 1 193 3 is_stmt 1 view .LVU85
 193:Core/Src/main.c ****   hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 277              		.loc 1 193 35 is_stmt 0 view .LVU86
 278 002c 80F82C30 		strb	r3, [r0, #44]
 194:Core/Src/main.c ****   hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 279              		.loc 1 194 3 is_stmt 1 view .LVU87
 194:Core/Src/main.c ****   hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 280              		.loc 1 194 21 is_stmt 0 view .LVU88
 281 0030 0363     		str	r3, [r0, #48]
 195:Core/Src/main.c ****   hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 282              		.loc 1 195 3 is_stmt 1 view .LVU89
 195:Core/Src/main.c ****   hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 283              		.loc 1 195 33 is_stmt 0 view .LVU90
 284 0032 4363     		str	r3, [r0, #52]
 196:Core/Src/main.c ****   hadc.Init.OversamplingMode = DISABLE;
 285              		.loc 1 196 3 is_stmt 1 view .LVU91
 196:Core/Src/main.c ****   hadc.Init.OversamplingMode = DISABLE;
 286              		.loc 1 196 33 is_stmt 0 view .LVU92
 287 0034 8363     		str	r3, [r0, #56]
 197:Core/Src/main.c ****   hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 288              		.loc 1 197 3 is_stmt 1 view .LVU93
 197:Core/Src/main.c ****   hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 289              		.loc 1 197 30 is_stmt 0 view .LVU94
 290 0036 80F83C30 		strb	r3, [r0, #60]
 198:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc) != HAL_OK)
 291              		.loc 1 198 3 is_stmt 1 view .LVU95
 198:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc) != HAL_OK)
 292              		.loc 1 198 34 is_stmt 0 view .LVU96
 293 003a C364     		str	r3, [r0, #76]
 199:Core/Src/main.c ****   {
 294              		.loc 1 199 3 is_stmt 1 view .LVU97
 199:Core/Src/main.c ****   {
 295              		.loc 1 199 7 is_stmt 0 view .LVU98
 296 003c FFF7FEFF 		bl	HAL_ADC_Init
 297              	.LVL8:
 199:Core/Src/main.c ****   {
 298              		.loc 1 199 6 view .LVU99
 299 0040 00B9     		cbnz	r0, .L10
 207:Core/Src/main.c **** 
 300              		.loc 1 207 1 view .LVU100
 301 0042 08BD     		pop	{r3, pc}
 302              	.L10:
 201:Core/Src/main.c ****   }
 303              		.loc 1 201 5 is_stmt 1 view .LVU101
 304 0044 FFF7FEFF 		bl	Error_Handler
 305              	.LVL9:
 306              	.L12:
 307              		.align	2
 308              	.L11:
 309 0048 00000000 		.word	hadc
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s 			page 26


 310 004c 00240140 		.word	1073816576
 311              		.cfi_endproc
 312              	.LFE853:
 314              		.section	.text.MX_I2C2_Init,"ax",%progbits
 315              		.align	1
 316              		.syntax unified
 317              		.thumb
 318              		.thumb_func
 320              	MX_I2C2_Init:
 321              	.LFB854:
 215:Core/Src/main.c **** 
 322              		.loc 1 215 1 view -0
 323              		.cfi_startproc
 324              		@ args = 0, pretend = 0, frame = 0
 325              		@ frame_needed = 0, uses_anonymous_args = 0
 326 0000 08B5     		push	{r3, lr}
 327              		.cfi_def_cfa_offset 8
 328              		.cfi_offset 3, -8
 329              		.cfi_offset 14, -4
 224:Core/Src/main.c ****   hi2c2.Init.Timing = 0x00000E14;
 330              		.loc 1 224 3 view .LVU103
 224:Core/Src/main.c ****   hi2c2.Init.Timing = 0x00000E14;
 331              		.loc 1 224 18 is_stmt 0 view .LVU104
 332 0002 1148     		ldr	r0, .L21
 333 0004 114B     		ldr	r3, .L21+4
 334 0006 0360     		str	r3, [r0]
 225:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 335              		.loc 1 225 3 is_stmt 1 view .LVU105
 225:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 336              		.loc 1 225 21 is_stmt 0 view .LVU106
 337 0008 40F61463 		movw	r3, #3604
 338 000c 4360     		str	r3, [r0, #4]
 226:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 339              		.loc 1 226 3 is_stmt 1 view .LVU107
 226:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 340              		.loc 1 226 26 is_stmt 0 view .LVU108
 341 000e 0023     		movs	r3, #0
 342 0010 8360     		str	r3, [r0, #8]
 227:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 343              		.loc 1 227 3 is_stmt 1 view .LVU109
 227:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 344              		.loc 1 227 29 is_stmt 0 view .LVU110
 345 0012 0122     		movs	r2, #1
 346 0014 C260     		str	r2, [r0, #12]
 228:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 347              		.loc 1 228 3 is_stmt 1 view .LVU111
 228:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 348              		.loc 1 228 30 is_stmt 0 view .LVU112
 349 0016 0361     		str	r3, [r0, #16]
 229:Core/Src/main.c ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 350              		.loc 1 229 3 is_stmt 1 view .LVU113
 229:Core/Src/main.c ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 351              		.loc 1 229 26 is_stmt 0 view .LVU114
 352 0018 4361     		str	r3, [r0, #20]
 230:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 353              		.loc 1 230 3 is_stmt 1 view .LVU115
 230:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s 			page 27


 354              		.loc 1 230 31 is_stmt 0 view .LVU116
 355 001a 8361     		str	r3, [r0, #24]
 231:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 356              		.loc 1 231 3 is_stmt 1 view .LVU117
 231:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 357              		.loc 1 231 30 is_stmt 0 view .LVU118
 358 001c C361     		str	r3, [r0, #28]
 232:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 359              		.loc 1 232 3 is_stmt 1 view .LVU119
 232:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 360              		.loc 1 232 28 is_stmt 0 view .LVU120
 361 001e 0362     		str	r3, [r0, #32]
 233:Core/Src/main.c ****   {
 362              		.loc 1 233 3 is_stmt 1 view .LVU121
 233:Core/Src/main.c ****   {
 363              		.loc 1 233 7 is_stmt 0 view .LVU122
 364 0020 FFF7FEFF 		bl	HAL_I2C_Init
 365              	.LVL10:
 233:Core/Src/main.c ****   {
 366              		.loc 1 233 6 view .LVU123
 367 0024 50B9     		cbnz	r0, .L18
 240:Core/Src/main.c ****   {
 368              		.loc 1 240 3 is_stmt 1 view .LVU124
 240:Core/Src/main.c ****   {
 369              		.loc 1 240 7 is_stmt 0 view .LVU125
 370 0026 0021     		movs	r1, #0
 371 0028 0748     		ldr	r0, .L21
 372 002a FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 373              	.LVL11:
 240:Core/Src/main.c ****   {
 374              		.loc 1 240 6 view .LVU126
 375 002e 38B9     		cbnz	r0, .L19
 247:Core/Src/main.c ****   {
 376              		.loc 1 247 3 is_stmt 1 view .LVU127
 247:Core/Src/main.c ****   {
 377              		.loc 1 247 7 is_stmt 0 view .LVU128
 378 0030 0021     		movs	r1, #0
 379 0032 0548     		ldr	r0, .L21
 380 0034 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 381              	.LVL12:
 247:Core/Src/main.c ****   {
 382              		.loc 1 247 6 view .LVU129
 383 0038 20B9     		cbnz	r0, .L20
 255:Core/Src/main.c **** 
 384              		.loc 1 255 1 view .LVU130
 385 003a 08BD     		pop	{r3, pc}
 386              	.L18:
 235:Core/Src/main.c ****   }
 387              		.loc 1 235 5 is_stmt 1 view .LVU131
 388 003c FFF7FEFF 		bl	Error_Handler
 389              	.LVL13:
 390              	.L19:
 242:Core/Src/main.c ****   }
 391              		.loc 1 242 5 view .LVU132
 392 0040 FFF7FEFF 		bl	Error_Handler
 393              	.LVL14:
 394              	.L20:
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s 			page 28


 249:Core/Src/main.c ****   }
 395              		.loc 1 249 5 view .LVU133
 396 0044 FFF7FEFF 		bl	Error_Handler
 397              	.LVL15:
 398              	.L22:
 399              		.align	2
 400              	.L21:
 401 0048 00000000 		.word	hi2c2
 402 004c 00580040 		.word	1073764352
 403              		.cfi_endproc
 404              	.LFE854:
 406              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 407              		.align	1
 408              		.syntax unified
 409              		.thumb
 410              		.thumb_func
 412              	MX_USART1_UART_Init:
 413              	.LFB856:
 303:Core/Src/main.c **** 
 414              		.loc 1 303 1 view -0
 415              		.cfi_startproc
 416              		@ args = 0, pretend = 0, frame = 0
 417              		@ frame_needed = 0, uses_anonymous_args = 0
 418 0000 08B5     		push	{r3, lr}
 419              		.cfi_def_cfa_offset 8
 420              		.cfi_offset 3, -8
 421              		.cfi_offset 14, -4
 312:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 422              		.loc 1 312 3 view .LVU135
 312:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 423              		.loc 1 312 19 is_stmt 0 view .LVU136
 424 0002 1548     		ldr	r0, .L33
 425 0004 154B     		ldr	r3, .L33+4
 426 0006 0360     		str	r3, [r0]
 313:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 427              		.loc 1 313 3 is_stmt 1 view .LVU137
 313:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 428              		.loc 1 313 24 is_stmt 0 view .LVU138
 429 0008 4FF4E133 		mov	r3, #115200
 430 000c 4360     		str	r3, [r0, #4]
 314:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 431              		.loc 1 314 3 is_stmt 1 view .LVU139
 314:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 432              		.loc 1 314 26 is_stmt 0 view .LVU140
 433 000e 0023     		movs	r3, #0
 434 0010 8360     		str	r3, [r0, #8]
 315:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 435              		.loc 1 315 3 is_stmt 1 view .LVU141
 315:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 436              		.loc 1 315 24 is_stmt 0 view .LVU142
 437 0012 C360     		str	r3, [r0, #12]
 316:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 438              		.loc 1 316 3 is_stmt 1 view .LVU143
 316:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 439              		.loc 1 316 22 is_stmt 0 view .LVU144
 440 0014 0361     		str	r3, [r0, #16]
 317:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s 			page 29


 441              		.loc 1 317 3 is_stmt 1 view .LVU145
 317:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 442              		.loc 1 317 20 is_stmt 0 view .LVU146
 443 0016 0C22     		movs	r2, #12
 444 0018 4261     		str	r2, [r0, #20]
 318:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 445              		.loc 1 318 3 is_stmt 1 view .LVU147
 318:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 446              		.loc 1 318 25 is_stmt 0 view .LVU148
 447 001a 8361     		str	r3, [r0, #24]
 319:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 448              		.loc 1 319 3 is_stmt 1 view .LVU149
 319:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 449              		.loc 1 319 28 is_stmt 0 view .LVU150
 450 001c C361     		str	r3, [r0, #28]
 320:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 451              		.loc 1 320 3 is_stmt 1 view .LVU151
 320:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 452              		.loc 1 320 30 is_stmt 0 view .LVU152
 453 001e 0362     		str	r3, [r0, #32]
 321:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 454              		.loc 1 321 3 is_stmt 1 view .LVU153
 321:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 455              		.loc 1 321 30 is_stmt 0 view .LVU154
 456 0020 4362     		str	r3, [r0, #36]
 322:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 457              		.loc 1 322 3 is_stmt 1 view .LVU155
 322:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 458              		.loc 1 322 38 is_stmt 0 view .LVU156
 459 0022 8362     		str	r3, [r0, #40]
 323:Core/Src/main.c ****   {
 460              		.loc 1 323 3 is_stmt 1 view .LVU157
 323:Core/Src/main.c ****   {
 461              		.loc 1 323 7 is_stmt 0 view .LVU158
 462 0024 FFF7FEFF 		bl	HAL_UART_Init
 463              	.LVL16:
 323:Core/Src/main.c ****   {
 464              		.loc 1 323 6 view .LVU159
 465 0028 70B9     		cbnz	r0, .L29
 327:Core/Src/main.c ****   {
 466              		.loc 1 327 3 is_stmt 1 view .LVU160
 327:Core/Src/main.c ****   {
 467              		.loc 1 327 7 is_stmt 0 view .LVU161
 468 002a 0021     		movs	r1, #0
 469 002c 0A48     		ldr	r0, .L33
 470 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 471              	.LVL17:
 327:Core/Src/main.c ****   {
 472              		.loc 1 327 6 view .LVU162
 473 0032 58B9     		cbnz	r0, .L30
 331:Core/Src/main.c ****   {
 474              		.loc 1 331 3 is_stmt 1 view .LVU163
 331:Core/Src/main.c ****   {
 475              		.loc 1 331 7 is_stmt 0 view .LVU164
 476 0034 0021     		movs	r1, #0
 477 0036 0848     		ldr	r0, .L33
 478 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s 			page 30


 479              	.LVL18:
 331:Core/Src/main.c ****   {
 480              		.loc 1 331 6 view .LVU165
 481 003c 40B9     		cbnz	r0, .L31
 335:Core/Src/main.c ****   {
 482              		.loc 1 335 3 is_stmt 1 view .LVU166
 335:Core/Src/main.c ****   {
 483              		.loc 1 335 7 is_stmt 0 view .LVU167
 484 003e 0648     		ldr	r0, .L33
 485 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 486              	.LVL19:
 335:Core/Src/main.c ****   {
 487              		.loc 1 335 6 view .LVU168
 488 0044 30B9     		cbnz	r0, .L32
 343:Core/Src/main.c **** 
 489              		.loc 1 343 1 view .LVU169
 490 0046 08BD     		pop	{r3, pc}
 491              	.L29:
 325:Core/Src/main.c ****   }
 492              		.loc 1 325 5 is_stmt 1 view .LVU170
 493 0048 FFF7FEFF 		bl	Error_Handler
 494              	.LVL20:
 495              	.L30:
 329:Core/Src/main.c ****   }
 496              		.loc 1 329 5 view .LVU171
 497 004c FFF7FEFF 		bl	Error_Handler
 498              	.LVL21:
 499              	.L31:
 333:Core/Src/main.c ****   }
 500              		.loc 1 333 5 view .LVU172
 501 0050 FFF7FEFF 		bl	Error_Handler
 502              	.LVL22:
 503              	.L32:
 337:Core/Src/main.c ****   }
 504              		.loc 1 337 5 view .LVU173
 505 0054 FFF7FEFF 		bl	Error_Handler
 506              	.LVL23:
 507              	.L34:
 508              		.align	2
 509              	.L33:
 510 0058 00000000 		.word	huart1
 511 005c 00380140 		.word	1073821696
 512              		.cfi_endproc
 513              	.LFE856:
 515              		.section	.text.MX_SPI2_Init,"ax",%progbits
 516              		.align	1
 517              		.syntax unified
 518              		.thumb
 519              		.thumb_func
 521              	MX_SPI2_Init:
 522              	.LFB855:
 263:Core/Src/main.c **** 
 523              		.loc 1 263 1 view -0
 524              		.cfi_startproc
 525              		@ args = 0, pretend = 0, frame = 0
 526              		@ frame_needed = 0, uses_anonymous_args = 0
 527 0000 08B5     		push	{r3, lr}
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s 			page 31


 528              		.cfi_def_cfa_offset 8
 529              		.cfi_offset 3, -8
 530              		.cfi_offset 14, -4
 273:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 531              		.loc 1 273 3 view .LVU175
 273:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 532              		.loc 1 273 18 is_stmt 0 view .LVU176
 533 0002 0F48     		ldr	r0, .L39
 534 0004 0F4B     		ldr	r3, .L39+4
 535 0006 0360     		str	r3, [r0]
 274:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 536              		.loc 1 274 3 is_stmt 1 view .LVU177
 274:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 537              		.loc 1 274 19 is_stmt 0 view .LVU178
 538 0008 4FF48273 		mov	r3, #260
 539 000c 4360     		str	r3, [r0, #4]
 275:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 540              		.loc 1 275 3 is_stmt 1 view .LVU179
 275:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 541              		.loc 1 275 24 is_stmt 0 view .LVU180
 542 000e 0023     		movs	r3, #0
 543 0010 8360     		str	r3, [r0, #8]
 276:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 544              		.loc 1 276 3 is_stmt 1 view .LVU181
 276:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 545              		.loc 1 276 23 is_stmt 0 view .LVU182
 546 0012 4FF44072 		mov	r2, #768
 547 0016 C260     		str	r2, [r0, #12]
 277:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 548              		.loc 1 277 3 is_stmt 1 view .LVU183
 277:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 549              		.loc 1 277 26 is_stmt 0 view .LVU184
 550 0018 0361     		str	r3, [r0, #16]
 278:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 551              		.loc 1 278 3 is_stmt 1 view .LVU185
 278:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 552              		.loc 1 278 23 is_stmt 0 view .LVU186
 553 001a 4361     		str	r3, [r0, #20]
 279:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 554              		.loc 1 279 3 is_stmt 1 view .LVU187
 279:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 555              		.loc 1 279 18 is_stmt 0 view .LVU188
 556 001c 4FF40072 		mov	r2, #512
 557 0020 8261     		str	r2, [r0, #24]
 280:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 558              		.loc 1 280 3 is_stmt 1 view .LVU189
 280:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 559              		.loc 1 280 32 is_stmt 0 view .LVU190
 560 0022 C361     		str	r3, [r0, #28]
 281:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 561              		.loc 1 281 3 is_stmt 1 view .LVU191
 281:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 562              		.loc 1 281 23 is_stmt 0 view .LVU192
 563 0024 0362     		str	r3, [r0, #32]
 282:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 564              		.loc 1 282 3 is_stmt 1 view .LVU193
 282:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s 			page 32


 565              		.loc 1 282 21 is_stmt 0 view .LVU194
 566 0026 4362     		str	r3, [r0, #36]
 283:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 567              		.loc 1 283 3 is_stmt 1 view .LVU195
 283:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 568              		.loc 1 283 29 is_stmt 0 view .LVU196
 569 0028 8362     		str	r3, [r0, #40]
 284:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 570              		.loc 1 284 3 is_stmt 1 view .LVU197
 284:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 571              		.loc 1 284 28 is_stmt 0 view .LVU198
 572 002a 0722     		movs	r2, #7
 573 002c C262     		str	r2, [r0, #44]
 285:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 574              		.loc 1 285 3 is_stmt 1 view .LVU199
 285:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 575              		.loc 1 285 24 is_stmt 0 view .LVU200
 576 002e 0363     		str	r3, [r0, #48]
 286:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 577              		.loc 1 286 3 is_stmt 1 view .LVU201
 286:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 578              		.loc 1 286 23 is_stmt 0 view .LVU202
 579 0030 0823     		movs	r3, #8
 580 0032 4363     		str	r3, [r0, #52]
 287:Core/Src/main.c ****   {
 581              		.loc 1 287 3 is_stmt 1 view .LVU203
 287:Core/Src/main.c ****   {
 582              		.loc 1 287 7 is_stmt 0 view .LVU204
 583 0034 FFF7FEFF 		bl	HAL_SPI_Init
 584              	.LVL24:
 287:Core/Src/main.c ****   {
 585              		.loc 1 287 6 view .LVU205
 586 0038 00B9     		cbnz	r0, .L38
 295:Core/Src/main.c **** 
 587              		.loc 1 295 1 view .LVU206
 588 003a 08BD     		pop	{r3, pc}
 589              	.L38:
 289:Core/Src/main.c ****   }
 590              		.loc 1 289 5 is_stmt 1 view .LVU207
 591 003c FFF7FEFF 		bl	Error_Handler
 592              	.LVL25:
 593              	.L40:
 594              		.align	2
 595              	.L39:
 596 0040 00000000 		.word	hspi2
 597 0044 00380040 		.word	1073756160
 598              		.cfi_endproc
 599              	.LFE855:
 601              		.section	.text.SystemClock_Config,"ax",%progbits
 602              		.align	1
 603              		.global	SystemClock_Config
 604              		.syntax unified
 605              		.thumb
 606              		.thumb_func
 608              	SystemClock_Config:
 609              	.LFB852:
 123:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s 			page 33


 610              		.loc 1 123 1 view -0
 611              		.cfi_startproc
 612              		@ args = 0, pretend = 0, frame = 104
 613              		@ frame_needed = 0, uses_anonymous_args = 0
 614 0000 00B5     		push	{lr}
 615              		.cfi_def_cfa_offset 4
 616              		.cfi_offset 14, -4
 617 0002 9BB0     		sub	sp, sp, #108
 618              		.cfi_def_cfa_offset 112
 124:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 619              		.loc 1 124 3 view .LVU209
 124:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 620              		.loc 1 124 22 is_stmt 0 view .LVU210
 621 0004 4822     		movs	r2, #72
 622 0006 0021     		movs	r1, #0
 623 0008 08A8     		add	r0, sp, #32
 624 000a FFF7FEFF 		bl	memset
 625              	.LVL26:
 125:Core/Src/main.c **** 
 626              		.loc 1 125 3 is_stmt 1 view .LVU211
 125:Core/Src/main.c **** 
 627              		.loc 1 125 22 is_stmt 0 view .LVU212
 628 000e 0023     		movs	r3, #0
 629 0010 0293     		str	r3, [sp, #8]
 630 0012 0393     		str	r3, [sp, #12]
 631 0014 0493     		str	r3, [sp, #16]
 632 0016 0593     		str	r3, [sp, #20]
 633 0018 0693     		str	r3, [sp, #24]
 634 001a 0793     		str	r3, [sp, #28]
 129:Core/Src/main.c **** 
 635              		.loc 1 129 3 is_stmt 1 view .LVU213
 636              	.LBB18:
 129:Core/Src/main.c **** 
 637              		.loc 1 129 3 view .LVU214
 129:Core/Src/main.c **** 
 638              		.loc 1 129 3 view .LVU215
 639 001c 1749     		ldr	r1, .L47
 640 001e 0A68     		ldr	r2, [r1]
 641 0020 22F4C062 		bic	r2, r2, #1536
 642 0024 42F48062 		orr	r2, r2, #1024
 643 0028 0A60     		str	r2, [r1]
 129:Core/Src/main.c **** 
 644              		.loc 1 129 3 view .LVU216
 645 002a 0A68     		ldr	r2, [r1]
 646 002c 02F4C062 		and	r2, r2, #1536
 647 0030 0192     		str	r2, [sp, #4]
 129:Core/Src/main.c **** 
 648              		.loc 1 129 3 view .LVU217
 649 0032 019A     		ldr	r2, [sp, #4]
 650              	.LBE18:
 129:Core/Src/main.c **** 
 651              		.loc 1 129 3 view .LVU218
 133:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 652              		.loc 1 133 3 view .LVU219
 133:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 653              		.loc 1 133 36 is_stmt 0 view .LVU220
 654 0034 2222     		movs	r2, #34
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s 			page 34


 655 0036 0892     		str	r2, [sp, #32]
 134:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 656              		.loc 1 134 3 is_stmt 1 view .LVU221
 134:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 657              		.loc 1 134 30 is_stmt 0 view .LVU222
 658 0038 4FF48072 		mov	r2, #256
 659 003c 0C92     		str	r2, [sp, #48]
 135:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 660              		.loc 1 135 3 is_stmt 1 view .LVU223
 135:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 661              		.loc 1 135 30 is_stmt 0 view .LVU224
 662 003e 0122     		movs	r2, #1
 663 0040 1092     		str	r2, [sp, #64]
 136:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 664              		.loc 1 136 3 is_stmt 1 view .LVU225
 136:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 665              		.loc 1 136 41 is_stmt 0 view .LVU226
 666 0042 4022     		movs	r2, #64
 667 0044 0D92     		str	r2, [sp, #52]
 137:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 668              		.loc 1 137 3 is_stmt 1 view .LVU227
 137:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 669              		.loc 1 137 41 is_stmt 0 view .LVU228
 670 0046 1193     		str	r3, [sp, #68]
 138:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 671              		.loc 1 138 3 is_stmt 1 view .LVU229
 138:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 672              		.loc 1 138 35 is_stmt 0 view .LVU230
 673 0048 6022     		movs	r2, #96
 674 004a 1292     		str	r2, [sp, #72]
 139:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 675              		.loc 1 139 3 is_stmt 1 view .LVU231
 139:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 676              		.loc 1 139 34 is_stmt 0 view .LVU232
 677 004c 1393     		str	r3, [sp, #76]
 140:Core/Src/main.c ****   {
 678              		.loc 1 140 3 is_stmt 1 view .LVU233
 140:Core/Src/main.c ****   {
 679              		.loc 1 140 7 is_stmt 0 view .LVU234
 680 004e 08A8     		add	r0, sp, #32
 681 0050 FFF7FEFF 		bl	HAL_RCC_OscConfig
 682              	.LVL27:
 140:Core/Src/main.c ****   {
 683              		.loc 1 140 6 view .LVU235
 684 0054 70B9     		cbnz	r0, .L45
 147:Core/Src/main.c ****                               |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
 685              		.loc 1 147 3 is_stmt 1 view .LVU236
 147:Core/Src/main.c ****                               |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
 686              		.loc 1 147 31 is_stmt 0 view .LVU237
 687 0056 4F23     		movs	r3, #79
 688 0058 0293     		str	r3, [sp, #8]
 150:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 689              		.loc 1 150 3 is_stmt 1 view .LVU238
 150:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 690              		.loc 1 150 34 is_stmt 0 view .LVU239
 691 005a 0021     		movs	r1, #0
 692 005c 0391     		str	r1, [sp, #12]
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s 			page 35


 151:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 693              		.loc 1 151 3 is_stmt 1 view .LVU240
 151:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 694              		.loc 1 151 35 is_stmt 0 view .LVU241
 695 005e 0491     		str	r1, [sp, #16]
 152:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 696              		.loc 1 152 3 is_stmt 1 view .LVU242
 152:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 697              		.loc 1 152 36 is_stmt 0 view .LVU243
 698 0060 0591     		str	r1, [sp, #20]
 153:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 699              		.loc 1 153 3 is_stmt 1 view .LVU244
 153:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 700              		.loc 1 153 36 is_stmt 0 view .LVU245
 701 0062 0691     		str	r1, [sp, #24]
 154:Core/Src/main.c **** 
 702              		.loc 1 154 3 is_stmt 1 view .LVU246
 154:Core/Src/main.c **** 
 703              		.loc 1 154 36 is_stmt 0 view .LVU247
 704 0064 0791     		str	r1, [sp, #28]
 156:Core/Src/main.c ****   {
 705              		.loc 1 156 3 is_stmt 1 view .LVU248
 156:Core/Src/main.c ****   {
 706              		.loc 1 156 7 is_stmt 0 view .LVU249
 707 0066 02A8     		add	r0, sp, #8
 708 0068 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 709              	.LVL28:
 156:Core/Src/main.c ****   {
 710              		.loc 1 156 6 view .LVU250
 711 006c 20B9     		cbnz	r0, .L46
 160:Core/Src/main.c **** 
 712              		.loc 1 160 1 view .LVU251
 713 006e 1BB0     		add	sp, sp, #108
 714              		.cfi_remember_state
 715              		.cfi_def_cfa_offset 4
 716              		@ sp needed
 717 0070 5DF804FB 		ldr	pc, [sp], #4
 718              	.L45:
 719              		.cfi_restore_state
 142:Core/Src/main.c ****   }
 720              		.loc 1 142 5 is_stmt 1 view .LVU252
 721 0074 FFF7FEFF 		bl	Error_Handler
 722              	.LVL29:
 723              	.L46:
 158:Core/Src/main.c ****   }
 724              		.loc 1 158 5 view .LVU253
 725 0078 FFF7FEFF 		bl	Error_Handler
 726              	.LVL30:
 727              	.L48:
 728              		.align	2
 729              	.L47:
 730 007c 00040058 		.word	1476396032
 731              		.cfi_endproc
 732              	.LFE852:
 734              		.section	.text.main,"ax",%progbits
 735              		.align	1
 736              		.global	main
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s 			page 36


 737              		.syntax unified
 738              		.thumb
 739              		.thumb_func
 741              	main:
 742              	.LFB851:
  76:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 743              		.loc 1 76 1 view -0
 744              		.cfi_startproc
 745              		@ Volatile: function does not return.
 746              		@ args = 0, pretend = 0, frame = 0
 747              		@ frame_needed = 0, uses_anonymous_args = 0
 748 0000 08B5     		push	{r3, lr}
 749              		.cfi_def_cfa_offset 8
 750              		.cfi_offset 3, -8
 751              		.cfi_offset 14, -4
  84:Core/Src/main.c **** 
 752              		.loc 1 84 3 view .LVU255
 753 0002 FFF7FEFF 		bl	HAL_Init
 754              	.LVL31:
  91:Core/Src/main.c **** 
 755              		.loc 1 91 3 view .LVU256
 756 0006 FFF7FEFF 		bl	SystemClock_Config
 757              	.LVL32:
  98:Core/Src/main.c ****   MX_ADC_Init();
 758              		.loc 1 98 3 view .LVU257
 759 000a FFF7FEFF 		bl	MX_GPIO_Init
 760              	.LVL33:
  99:Core/Src/main.c ****   MX_I2C2_Init();
 761              		.loc 1 99 3 view .LVU258
 762 000e FFF7FEFF 		bl	MX_ADC_Init
 763              	.LVL34:
 100:Core/Src/main.c ****   MX_USART1_UART_Init();
 764              		.loc 1 100 3 view .LVU259
 765 0012 FFF7FEFF 		bl	MX_I2C2_Init
 766              	.LVL35:
 101:Core/Src/main.c ****   MX_SPI2_Init();
 767              		.loc 1 101 3 view .LVU260
 768 0016 FFF7FEFF 		bl	MX_USART1_UART_Init
 769              	.LVL36:
 102:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 770              		.loc 1 102 3 view .LVU261
 771 001a FFF7FEFF 		bl	MX_SPI2_Init
 772              	.LVL37:
 773              	.L50:
 109:Core/Src/main.c ****   {
 774              		.loc 1 109 3 discriminator 1 view .LVU262
 114:Core/Src/main.c ****   /* USER CODE END 3 */
 775              		.loc 1 114 3 discriminator 1 view .LVU263
 109:Core/Src/main.c ****   {
 776              		.loc 1 109 9 discriminator 1 view .LVU264
 777 001e FEE7     		b	.L50
 778              		.cfi_endproc
 779              	.LFE851:
 781              		.global	huart1
 782              		.section	.bss.huart1,"aw",%nobits
 783              		.align	2
 786              	huart1:
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s 			page 37


 787 0000 00000000 		.space	148
 787      00000000 
 787      00000000 
 787      00000000 
 787      00000000 
 788              		.global	hspi2
 789              		.section	.bss.hspi2,"aw",%nobits
 790              		.align	2
 793              	hspi2:
 794 0000 00000000 		.space	100
 794      00000000 
 794      00000000 
 794      00000000 
 794      00000000 
 795              		.global	hi2c2
 796              		.section	.bss.hi2c2,"aw",%nobits
 797              		.align	2
 800              	hi2c2:
 801 0000 00000000 		.space	84
 801      00000000 
 801      00000000 
 801      00000000 
 801      00000000 
 802              		.global	hadc
 803              		.section	.bss.hadc,"aw",%nobits
 804              		.align	2
 807              	hadc:
 808 0000 00000000 		.space	100
 808      00000000 
 808      00000000 
 808      00000000 
 808      00000000 
 809              		.text
 810              	.Letext0:
 811              		.file 4 "c:\\users\\david.fobar\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode
 812              		.file 5 "c:\\users\\david.fobar\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode
 813              		.file 6 "Drivers/CMSIS/Device/ST/STM32WLxx/Include/stm32wle5xx.h"
 814              		.file 7 "Drivers/CMSIS/Device/ST/STM32WLxx/Include/stm32wlxx.h"
 815              		.file 8 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_hal_def.h"
 816              		.file 9 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_hal_dma.h"
 817              		.file 10 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_hal_adc.h"
 818              		.file 11 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_hal_gpio.h"
 819              		.file 12 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_hal_i2c.h"
 820              		.file 13 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_hal_rcc.h"
 821              		.file 14 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_hal_spi.h"
 822              		.file 15 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_hal_uart.h"
 823              		.file 16 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_hal_uart_ex.h"
 824              		.file 17 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_hal_i2c_ex.h"
 825              		.file 18 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_dma.h"
 826              		.file 19 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_hal.h"
 827              		.file 20 "<built-in>"
ARM GAS  C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s 			page 38


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s:19     .text.MX_GPIO_Init:00000000 $t
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s:173    .text.MX_GPIO_Init:00000098 $d
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s:178    .text.Error_Handler:00000000 $t
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s:184    .text.Error_Handler:00000000 Error_Handler
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s:216    .text.MX_ADC_Init:00000000 $t
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s:221    .text.MX_ADC_Init:00000000 MX_ADC_Init
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s:309    .text.MX_ADC_Init:00000048 $d
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s:807    .bss.hadc:00000000 hadc
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s:315    .text.MX_I2C2_Init:00000000 $t
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s:320    .text.MX_I2C2_Init:00000000 MX_I2C2_Init
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s:401    .text.MX_I2C2_Init:00000048 $d
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s:800    .bss.hi2c2:00000000 hi2c2
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s:407    .text.MX_USART1_UART_Init:00000000 $t
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s:412    .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s:510    .text.MX_USART1_UART_Init:00000058 $d
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s:786    .bss.huart1:00000000 huart1
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s:516    .text.MX_SPI2_Init:00000000 $t
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s:521    .text.MX_SPI2_Init:00000000 MX_SPI2_Init
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s:596    .text.MX_SPI2_Init:00000040 $d
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s:793    .bss.hspi2:00000000 hspi2
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s:602    .text.SystemClock_Config:00000000 $t
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s:608    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s:730    .text.SystemClock_Config:0000007c $d
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s:735    .text.main:00000000 $t
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s:741    .text.main:00000000 main
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s:783    .bss.huart1:00000000 $d
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s:790    .bss.hspi2:00000000 $d
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s:797    .bss.hi2c2:00000000 $d
C:\Users\DAVID~1.FOB\AppData\Local\Temp\ccaNI0DN.s:804    .bss.hadc:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_ADC_Init
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_SPI_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
