
Caterina.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000a6  00800100  00007ed6  00000f6a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000ed6  00007000  00007000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000016  008001a6  008001a6  00001010  2**0
                  ALLOC
  3 .stab         00000954  00000000  00000000  00001010  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000000e2  00000000  00000000  00001964  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000011  00000000  00000000  00001a46  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000002e8  00000000  00000000  00001a57  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000051cf  00000000  00000000  00001d3f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000014a2  00000000  00000000  00006f0e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000023ac  00000000  00000000  000083b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000009dc  00000000  00000000  0000a75c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00002499  00000000  00000000  0000b138  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00003e27  00000000  00000000  0000d5d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000004c8  00000000  00000000  000113f8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00007000 <__vectors>:
    7000:	5f c0       	rjmp	.+190    	; 0x70c0 <__ctors_end>
    7002:	00 00       	nop
    7004:	78 c0       	rjmp	.+240    	; 0x70f6 <__bad_interrupt>
    7006:	00 00       	nop
    7008:	76 c0       	rjmp	.+236    	; 0x70f6 <__bad_interrupt>
    700a:	00 00       	nop
    700c:	74 c0       	rjmp	.+232    	; 0x70f6 <__bad_interrupt>
    700e:	00 00       	nop
    7010:	72 c0       	rjmp	.+228    	; 0x70f6 <__bad_interrupt>
    7012:	00 00       	nop
    7014:	70 c0       	rjmp	.+224    	; 0x70f6 <__bad_interrupt>
    7016:	00 00       	nop
    7018:	6e c0       	rjmp	.+220    	; 0x70f6 <__bad_interrupt>
    701a:	00 00       	nop
    701c:	6c c0       	rjmp	.+216    	; 0x70f6 <__bad_interrupt>
    701e:	00 00       	nop
    7020:	6a c0       	rjmp	.+212    	; 0x70f6 <__bad_interrupt>
    7022:	00 00       	nop
    7024:	68 c0       	rjmp	.+208    	; 0x70f6 <__bad_interrupt>
    7026:	00 00       	nop
    7028:	e9 c4       	rjmp	.+2514   	; 0x79fc <__vector_10>
    702a:	00 00       	nop
    702c:	64 c0       	rjmp	.+200    	; 0x70f6 <__bad_interrupt>
    702e:	00 00       	nop
    7030:	62 c0       	rjmp	.+196    	; 0x70f6 <__bad_interrupt>
    7032:	00 00       	nop
    7034:	60 c0       	rjmp	.+192    	; 0x70f6 <__bad_interrupt>
    7036:	00 00       	nop
    7038:	5e c0       	rjmp	.+188    	; 0x70f6 <__bad_interrupt>
    703a:	00 00       	nop
    703c:	5c c0       	rjmp	.+184    	; 0x70f6 <__bad_interrupt>
    703e:	00 00       	nop
    7040:	5a c0       	rjmp	.+180    	; 0x70f6 <__bad_interrupt>
    7042:	00 00       	nop
    7044:	f6 c0       	rjmp	.+492    	; 0x7232 <__vector_17>
    7046:	00 00       	nop
    7048:	56 c0       	rjmp	.+172    	; 0x70f6 <__bad_interrupt>
    704a:	00 00       	nop
    704c:	54 c0       	rjmp	.+168    	; 0x70f6 <__bad_interrupt>
    704e:	00 00       	nop
    7050:	52 c0       	rjmp	.+164    	; 0x70f6 <__bad_interrupt>
    7052:	00 00       	nop
    7054:	50 c0       	rjmp	.+160    	; 0x70f6 <__bad_interrupt>
    7056:	00 00       	nop
    7058:	4e c0       	rjmp	.+156    	; 0x70f6 <__bad_interrupt>
    705a:	00 00       	nop
    705c:	4c c0       	rjmp	.+152    	; 0x70f6 <__bad_interrupt>
    705e:	00 00       	nop
    7060:	4a c0       	rjmp	.+148    	; 0x70f6 <__bad_interrupt>
    7062:	00 00       	nop
    7064:	48 c0       	rjmp	.+144    	; 0x70f6 <__bad_interrupt>
    7066:	00 00       	nop
    7068:	46 c0       	rjmp	.+140    	; 0x70f6 <__bad_interrupt>
    706a:	00 00       	nop
    706c:	44 c0       	rjmp	.+136    	; 0x70f6 <__bad_interrupt>
    706e:	00 00       	nop
    7070:	42 c0       	rjmp	.+132    	; 0x70f6 <__bad_interrupt>
    7072:	00 00       	nop
    7074:	40 c0       	rjmp	.+128    	; 0x70f6 <__bad_interrupt>
    7076:	00 00       	nop
    7078:	3e c0       	rjmp	.+124    	; 0x70f6 <__bad_interrupt>
    707a:	00 00       	nop
    707c:	3c c0       	rjmp	.+120    	; 0x70f6 <__bad_interrupt>
    707e:	00 00       	nop
    7080:	3a c0       	rjmp	.+116    	; 0x70f6 <__bad_interrupt>
    7082:	00 00       	nop
    7084:	38 c0       	rjmp	.+112    	; 0x70f6 <__bad_interrupt>
    7086:	00 00       	nop
    7088:	36 c0       	rjmp	.+108    	; 0x70f6 <__bad_interrupt>
    708a:	00 00       	nop
    708c:	34 c0       	rjmp	.+104    	; 0x70f6 <__bad_interrupt>
    708e:	00 00       	nop
    7090:	32 c0       	rjmp	.+100    	; 0x70f6 <__bad_interrupt>
    7092:	00 00       	nop
    7094:	30 c0       	rjmp	.+96     	; 0x70f6 <__bad_interrupt>
    7096:	00 00       	nop
    7098:	2e c0       	rjmp	.+92     	; 0x70f6 <__bad_interrupt>
    709a:	00 00       	nop
    709c:	2c c0       	rjmp	.+88     	; 0x70f6 <__bad_interrupt>
    709e:	00 00       	nop
    70a0:	2a c0       	rjmp	.+84     	; 0x70f6 <__bad_interrupt>
    70a2:	00 00       	nop
    70a4:	28 c0       	rjmp	.+80     	; 0x70f6 <__bad_interrupt>
    70a6:	00 00       	nop
    70a8:	26 c0       	rjmp	.+76     	; 0x70f6 <__bad_interrupt>
    70aa:	00 00       	nop
    70ac:	69 3e       	cpi	r22, 0xE9	; 233
    70ae:	82 3e       	cpi	r24, 0xE2	; 226
    70b0:	26 3f       	cpi	r18, 0xF6	; 246
    70b2:	82 3e       	cpi	r24, 0xE2	; 226
    70b4:	26 3f       	cpi	r18, 0xF6	; 246
    70b6:	b7 3e       	cpi	r27, 0xE7	; 231
    70b8:	d9 3e       	cpi	r29, 0xE9	; 233
    70ba:	26 3f       	cpi	r18, 0xF6	; 246
    70bc:	f9 3e       	cpi	r31, 0xE9	; 233
    70be:	0b 3f       	cpi	r16, 0xFB	; 251

000070c0 <__ctors_end>:
    70c0:	11 24       	eor	r1, r1
    70c2:	1f be       	out	0x3f, r1	; 63
    70c4:	cf ef       	ldi	r28, 0xFF	; 255
    70c6:	da e0       	ldi	r29, 0x0A	; 10
    70c8:	de bf       	out	0x3e, r29	; 62
    70ca:	cd bf       	out	0x3d, r28	; 61

000070cc <__do_copy_data>:
    70cc:	11 e0       	ldi	r17, 0x01	; 1
    70ce:	a0 e0       	ldi	r26, 0x00	; 0
    70d0:	b1 e0       	ldi	r27, 0x01	; 1
    70d2:	e6 ed       	ldi	r30, 0xD6	; 214
    70d4:	fe e7       	ldi	r31, 0x7E	; 126
    70d6:	02 c0       	rjmp	.+4      	; 0x70dc <__do_copy_data+0x10>
    70d8:	05 90       	lpm	r0, Z+
    70da:	0d 92       	st	X+, r0
    70dc:	a6 3a       	cpi	r26, 0xA6	; 166
    70de:	b1 07       	cpc	r27, r17
    70e0:	d9 f7       	brne	.-10     	; 0x70d8 <__do_copy_data+0xc>

000070e2 <__do_clear_bss>:
    70e2:	11 e0       	ldi	r17, 0x01	; 1
    70e4:	a6 ea       	ldi	r26, 0xA6	; 166
    70e6:	b1 e0       	ldi	r27, 0x01	; 1
    70e8:	01 c0       	rjmp	.+2      	; 0x70ec <.do_clear_bss_start>

000070ea <.do_clear_bss_loop>:
    70ea:	1d 92       	st	X+, r1

000070ec <.do_clear_bss_start>:
    70ec:	ac 3b       	cpi	r26, 0xBC	; 188
    70ee:	b1 07       	cpc	r27, r17
    70f0:	e1 f7       	brne	.-8      	; 0x70ea <.do_clear_bss_loop>
    70f2:	70 d3       	rcall	.+1760   	; 0x77d4 <main>
    70f4:	ee c6       	rjmp	.+3548   	; 0x7ed2 <_exit>

000070f6 <__bad_interrupt>:
    70f6:	84 cf       	rjmp	.-248    	; 0x7000 <__vectors>

000070f8 <FetchNextCommandByte>:
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    70f8:	84 e0       	ldi	r24, 0x04	; 4
    70fa:	80 93 e9 00 	sts	0x00E9, r24
			 *          on its direction.
			 */
			static inline bool Endpoint_IsReadWriteAllowed(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsReadWriteAllowed(void)
			{
				return ((UEINTX & (1 << RWAL)) ? true : false);
    70fe:	80 91 e8 00 	lds	r24, 0x00E8
{
	/* Select the OUT endpoint so that the next data byte can be read */
	Endpoint_SelectEndpoint(CDC_RX_EPNUM);

	/* If OUT endpoint empty, clear it and wait for the next packet from the host */
	while (!(Endpoint_IsReadWriteAllowed()))
    7102:	85 fd       	sbrc	r24, 5
    7104:	0e c0       	rjmp	.+28     	; 0x7122 <FetchNextCommandByte+0x2a>
			 */
			static inline void Endpoint_ClearOUT(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearOUT(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << RXOUTI) | (1 << FIFOCON));
    7106:	80 91 e8 00 	lds	r24, 0x00E8
    710a:	8b 77       	andi	r24, 0x7B	; 123
    710c:	80 93 e8 00 	sts	0x00E8, r24
			 *  \return Boolean \c true if current endpoint is has received an OUT packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsOUTReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsOUTReceived(void)
			{
				return ((UEINTX & (1 << RXOUTI)) ? true : false);
    7110:	80 91 e8 00 	lds	r24, 0x00E8
	{
		Endpoint_ClearOUT();

		while (!(Endpoint_IsOUTReceived()))
    7114:	82 fd       	sbrc	r24, 2
    7116:	f3 cf       	rjmp	.-26     	; 0x70fe <FetchNextCommandByte+0x6>
		{
			if (USB_DeviceState == DEVICE_STATE_Unattached)
    7118:	8e b3       	in	r24, 0x1e	; 30
    711a:	81 11       	cpse	r24, r1
    711c:	f9 cf       	rjmp	.-14     	; 0x7110 <FetchNextCommandByte+0x18>
			  return 0;
    711e:	80 e0       	ldi	r24, 0x00	; 0
		}
	}

	/* Fetch the next byte from the OUT endpoint */
	return Endpoint_Read_8();
}
    7120:	08 95       	ret
			 *  \return Next byte in the currently selected endpoint's FIFO buffer.
			 */
			static inline uint8_t Endpoint_Read_8(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline uint8_t Endpoint_Read_8(void)
			{
				return UEDATX;
    7122:	80 91 f1 00 	lds	r24, 0x00F1
			  return 0;
		}
	}

	/* Fetch the next byte from the OUT endpoint */
	return Endpoint_Read_8();
    7126:	08 95       	ret

00007128 <WriteNextResponseByte>:
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    7128:	93 e0       	ldi	r25, 0x03	; 3
    712a:	90 93 e9 00 	sts	0x00E9, r25
			 *          on its direction.
			 */
			static inline bool Endpoint_IsReadWriteAllowed(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsReadWriteAllowed(void)
			{
				return ((UEINTX & (1 << RWAL)) ? true : false);
    712e:	90 91 e8 00 	lds	r25, 0x00E8
{
	/* Select the IN endpoint so that the next data byte can be written */
	Endpoint_SelectEndpoint(CDC_TX_EPNUM);

	/* If IN endpoint full, clear it and wait until ready for the next packet to the host */
	if (!(Endpoint_IsReadWriteAllowed()))
    7132:	95 ff       	sbrs	r25, 5
    7134:	0a c0       	rjmp	.+20     	; 0x714a <WriteNextResponseByte+0x22>
			 *  \param[in] Data  Data to write into the the currently selected endpoint's FIFO buffer.
			 */
			static inline void Endpoint_Write_8(const uint8_t Data) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_Write_8(const uint8_t Data)
			{
				UEDATX = Data;
    7136:	80 93 f1 00 	sts	0x00F1, r24
	}

	/* Write the next byte to the IN endpoint */
	Endpoint_Write_8(Response);

	TX_LED_ON();
    713a:	5d 9a       	sbi	0x0b, 5	; 11
	TxLEDPulse = TX_RX_LED_PULSE_PERIOD;
    713c:	84 e6       	ldi	r24, 0x64	; 100
    713e:	90 e0       	ldi	r25, 0x00	; 0
    7140:	90 93 ab 01 	sts	0x01AB, r25
    7144:	80 93 aa 01 	sts	0x01AA, r24
    7148:	08 95       	ret
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
    714a:	90 91 e8 00 	lds	r25, 0x00E8
    714e:	9e 77       	andi	r25, 0x7E	; 126
    7150:	90 93 e8 00 	sts	0x00E8, r25
			 *  \return Boolean \c true if the current endpoint is ready for an IN packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsINReady(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsINReady(void)
			{
				return ((UEINTX & (1 << TXINI)) ? true : false);
    7154:	90 91 e8 00 	lds	r25, 0x00E8
	/* If IN endpoint full, clear it and wait until ready for the next packet to the host */
	if (!(Endpoint_IsReadWriteAllowed()))
	{
		Endpoint_ClearIN();

		while (!(Endpoint_IsINReady()))
    7158:	90 fd       	sbrc	r25, 0
    715a:	ed cf       	rjmp	.-38     	; 0x7136 <WriteNextResponseByte+0xe>
		{
			if (USB_DeviceState == DEVICE_STATE_Unattached)
    715c:	9e b3       	in	r25, 0x1e	; 30
    715e:	91 11       	cpse	r25, r1
    7160:	f9 cf       	rjmp	.-14     	; 0x7154 <WriteNextResponseByte+0x2c>
    7162:	08 95       	ret

00007164 <StartSketch>:
uint16_t bootKey = 0x7777;
volatile uint16_t *const bootKeyPtr = (volatile uint16_t *)0x0800;

void StartSketch(void)
{
	cli();
    7164:	f8 94       	cli
	PORTD = (0x00);
    7166:	1b b8       	out	0x0b, r1	; 11
	/* Undo TIMER1 setup and clear the count before running the sketch */
	TIMSK1 = 0;
    7168:	10 92 6f 00 	sts	0x006F, r1
	TCCR1B = 0;
    716c:	10 92 81 00 	sts	0x0081, r1
	TCNT1H = 0;		// 16-bit write to TCNT1 requires high byte be written first
    7170:	10 92 85 00 	sts	0x0085, r1
	TCNT1L = 0;
    7174:	10 92 84 00 	sts	0x0084, r1

	/* Relocate the interrupt vector table to the application section */
	MCUCR = (1 << IVCE);
    7178:	81 e0       	ldi	r24, 0x01	; 1
    717a:	85 bf       	out	0x35, r24	; 53
	MCUCR = 0;
    717c:	15 be       	out	0x35, r1	; 53

	L_LED_OFF();
    717e:	47 98       	cbi	0x08, 7	; 8
	TX_LED_OFF();
    7180:	5d 98       	cbi	0x0b, 5	; 11
	RX_LED_OFF();
    7182:	28 98       	cbi	0x05, 0	; 5


	/* jump to beginning of application space */
	__asm__ volatile("jmp 0x0000");
    7184:	0c 94 00 00 	jmp	0	; 0x0 <__heap_end>
    7188:	08 95       	ret

0000718a <LEDPulse>:

/*	Breathing animation on L LED indicates bootloader is running */
uint16_t LLEDPulse;
void LEDPulse(void)
{
	LLEDPulse++;
    718a:	80 91 b0 01 	lds	r24, 0x01B0
    718e:	90 91 b1 01 	lds	r25, 0x01B1
    7192:	01 96       	adiw	r24, 0x01	; 1
    7194:	90 93 b1 01 	sts	0x01B1, r25
    7198:	80 93 b0 01 	sts	0x01B0, r24
	uint8_t p = LLEDPulse >> 8;
    719c:	29 2f       	mov	r18, r25
	if (p > 127)
    719e:	97 ff       	sbrs	r25, 7
    71a0:	02 c0       	rjmp	.+4      	; 0x71a6 <LEDPulse+0x1c>
		p = 254-p;
    71a2:	2e ef       	ldi	r18, 0xFE	; 254
    71a4:	29 1b       	sub	r18, r25
	p += p;
    71a6:	22 0f       	add	r18, r18
	if (((uint8_t)LLEDPulse) > p)
    71a8:	28 17       	cp	r18, r24
    71aa:	10 f4       	brcc	.+4      	; 0x71b0 <LEDPulse+0x26>
		L_LED_OFF();
    71ac:	47 98       	cbi	0x08, 7	; 8
    71ae:	08 95       	ret
	else
		L_LED_ON();
    71b0:	47 9a       	sbi	0x08, 7	; 8
    71b2:	08 95       	ret

000071b4 <TURN_ON_NC>:
}


void TURN_ON_NC (void)
{
  NC_LATCH_OFF();
    71b4:	5a 98       	cbi	0x0b, 2	; 11
  NC_POW_ON();
    71b6:	5c 9a       	sbi	0x0b, 4	; 11
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    71b8:	8f eb       	ldi	r24, 0xBF	; 191
    71ba:	9d e5       	ldi	r25, 0x5D	; 93
    71bc:	01 97       	sbiw	r24, 0x01	; 1
    71be:	f1 f7       	brne	.-4      	; 0x71bc <TURN_ON_NC+0x8>
    71c0:	00 c0       	rjmp	.+0      	; 0x71c2 <TURN_ON_NC+0xe>
    71c2:	00 00       	nop
  _delay_ms(6);
  NC_LATCH_ON();
    71c4:	5a 9a       	sbi	0x0b, 2	; 11
    71c6:	8f eb       	ldi	r24, 0xBF	; 191
    71c8:	9d e5       	ldi	r25, 0x5D	; 93
    71ca:	01 97       	sbiw	r24, 0x01	; 1
    71cc:	f1 f7       	brne	.-4      	; 0x71ca <TURN_ON_NC+0x16>
    71ce:	00 c0       	rjmp	.+0      	; 0x71d0 <TURN_ON_NC+0x1c>
    71d0:	00 00       	nop
  _delay_ms(6);
  NC_LATCH_OFF();
    71d2:	5a 98       	cbi	0x0b, 2	; 11
    71d4:	08 95       	ret

000071d6 <SetupHardware>:

/** Configures all hardware required for the bootloader. */
void SetupHardware(void)
{
	/* Disable watchdog if enabled by bootloader/fuses */
	MCUSR &= ~(1 << WDRF);
    71d6:	84 b7       	in	r24, 0x34	; 52
    71d8:	87 7f       	andi	r24, 0xF7	; 247
    71da:	84 bf       	out	0x34, r24	; 52
	wdt_disable();
    71dc:	88 e1       	ldi	r24, 0x18	; 24
    71de:	0f b6       	in	r0, 0x3f	; 63
    71e0:	f8 94       	cli
    71e2:	80 93 60 00 	sts	0x0060, r24
    71e6:	10 92 60 00 	sts	0x0060, r1
    71ea:	0f be       	out	0x3f, r0	; 63
The type of x is clock_div_t.
*/
void clock_prescale_set(clock_div_t __x)
{
    uint8_t __tmp = _BV(CLKPCE);
    __asm__ __volatile__ (
    71ec:	90 e0       	ldi	r25, 0x00	; 0
    71ee:	80 e8       	ldi	r24, 0x80	; 128
    71f0:	0f b6       	in	r0, 0x3f	; 63
    71f2:	f8 94       	cli
    71f4:	80 93 61 00 	sts	0x0061, r24
    71f8:	90 93 61 00 	sts	0x0061, r25
    71fc:	0f be       	out	0x3f, r0	; 63

	/* Disable clock division */
	clock_prescale_set(clock_div_1);

	/* Relocate the interrupt vector table to the bootloader section */
	MCUCR = (1 << IVCE);
    71fe:	81 e0       	ldi	r24, 0x01	; 1
    7200:	85 bf       	out	0x35, r24	; 53
	MCUCR = (1 << IVSEL);
    7202:	82 e0       	ldi	r24, 0x02	; 2
    7204:	85 bf       	out	0x35, r24	; 53

	LED_SETUP();
    7206:	3f 9a       	sbi	0x07, 7	; 7
    7208:	20 9a       	sbi	0x04, 0	; 4
    720a:	55 9a       	sbi	0x0a, 5	; 10
	
	CPU_PRESCALE(0);
    720c:	e1 e6       	ldi	r30, 0x61	; 97
    720e:	f0 e0       	ldi	r31, 0x00	; 0
    7210:	90 e8       	ldi	r25, 0x80	; 128
    7212:	90 83       	st	Z, r25
    7214:	10 82       	st	Z, r1
	L_LED_OFF();
    7216:	47 98       	cbi	0x08, 7	; 8
	TX_LED_OFF();
    7218:	5d 98       	cbi	0x0b, 5	; 11
	RX_LED_OFF();
    721a:	28 98       	cbi	0x05, 0	; 5
	 * With 16 MHz clock and 1/64 prescaler, timer 1 is clocked at 250 kHz
	 * Our chosen compare match generates an interrupt every 1 ms.
	 * This interrupt is disabled selectively when doing memory reading, erasing,
	 * or writing since SPM has tight timing requirements.
	 */
	OCR1AH = 0;
    721c:	10 92 89 00 	sts	0x0089, r1
	OCR1AL = 250;
    7220:	9a ef       	ldi	r25, 0xFA	; 250
    7222:	90 93 88 00 	sts	0x0088, r25
	TIMSK1 = (1 << OCIE1A);					// enable timer 1 output compare A match interrupt
    7226:	80 93 6f 00 	sts	0x006F, r24
	TCCR1B = ((1 << CS11) | (1 << CS10));	// 1/64 prescaler on timer 1 input
    722a:	83 e0       	ldi	r24, 0x03	; 3
    722c:	80 93 81 00 	sts	0x0081, r24

	/* Initialize USB Subsystem */
	USB_Init();
    7230:	cd c3       	rjmp	.+1946   	; 0x79cc <USB_Init>

00007232 <__vector_17>:
    7232:	1f 92       	push	r1
}

//uint16_t ctr = 0;
ISR(TIMER1_COMPA_vect, ISR_BLOCK)
{
    7234:	0f 92       	push	r0
    7236:	0f b6       	in	r0, 0x3f	; 63
    7238:	0f 92       	push	r0
    723a:	11 24       	eor	r1, r1
    723c:	2f 93       	push	r18
    723e:	8f 93       	push	r24
    7240:	9f 93       	push	r25
    7242:	ef 93       	push	r30
    7244:	ff 93       	push	r31
	/* Reset counter */
	TCNT1H = 0;
    7246:	10 92 85 00 	sts	0x0085, r1
	TCNT1L = 0;
    724a:	10 92 84 00 	sts	0x0084, r1

	/* Check whether the TX or RX LED one-shot period has elapsed.  if so, turn off the LED */
	if (TxLEDPulse && !(--TxLEDPulse))
    724e:	80 91 aa 01 	lds	r24, 0x01AA
    7252:	90 91 ab 01 	lds	r25, 0x01AB
    7256:	00 97       	sbiw	r24, 0x00	; 0
    7258:	41 f0       	breq	.+16     	; 0x726a <__vector_17+0x38>
    725a:	01 97       	sbiw	r24, 0x01	; 1
    725c:	90 93 ab 01 	sts	0x01AB, r25
    7260:	80 93 aa 01 	sts	0x01AA, r24
    7264:	89 2b       	or	r24, r25
    7266:	09 f4       	brne	.+2      	; 0x726a <__vector_17+0x38>
		TX_LED_OFF();
    7268:	5d 98       	cbi	0x0b, 5	; 11
	if (RxLEDPulse && !(--RxLEDPulse))
    726a:	80 91 a8 01 	lds	r24, 0x01A8
    726e:	90 91 a9 01 	lds	r25, 0x01A9
    7272:	00 97       	sbiw	r24, 0x00	; 0
    7274:	41 f0       	breq	.+16     	; 0x7286 <__vector_17+0x54>
    7276:	01 97       	sbiw	r24, 0x01	; 1
    7278:	90 93 a9 01 	sts	0x01A9, r25
    727c:	80 93 a8 01 	sts	0x01A8, r24
    7280:	89 2b       	or	r24, r25
    7282:	09 f4       	brne	.+2      	; 0x7286 <__vector_17+0x54>
		RX_LED_OFF();
    7284:	28 98       	cbi	0x05, 0	; 5

	if (pgm_read_word(0) != 0xFFFF)
    7286:	e0 e0       	ldi	r30, 0x00	; 0
    7288:	f0 e0       	ldi	r31, 0x00	; 0
    728a:	85 91       	lpm	r24, Z+
    728c:	94 91       	lpm	r25, Z
    728e:	01 96       	adiw	r24, 0x01	; 1
    7290:	49 f0       	breq	.+18     	; 0x72a4 <__vector_17+0x72>
		Timeout++;
    7292:	80 91 a6 01 	lds	r24, 0x01A6
    7296:	90 91 a7 01 	lds	r25, 0x01A7
    729a:	01 96       	adiw	r24, 0x01	; 1
    729c:	90 93 a7 01 	sts	0x01A7, r25
    72a0:	80 93 a6 01 	sts	0x01A6, r24
}
    72a4:	ff 91       	pop	r31
    72a6:	ef 91       	pop	r30
    72a8:	9f 91       	pop	r25
    72aa:	8f 91       	pop	r24
    72ac:	2f 91       	pop	r18
    72ae:	0f 90       	pop	r0
    72b0:	0f be       	out	0x3f, r0	; 63
    72b2:	0f 90       	pop	r0
    72b4:	1f 90       	pop	r1
    72b6:	18 95       	reti

000072b8 <EVENT_USB_Device_ConfigurationChanged>:
			                                              const uint8_t Type,
			                                              const uint8_t Direction,
			                                              const uint16_t Size,
			                                              const uint8_t Banks)
			{
				return Endpoint_ConfigureEndpoint_Prv(Number, ((Type << EPTYPE0) | (Direction ? (1 << EPDIR) : 0)),
    72b8:	42 e0       	ldi	r20, 0x02	; 2
    72ba:	61 ec       	ldi	r22, 0xC1	; 193
    72bc:	82 e0       	ldi	r24, 0x02	; 2
    72be:	19 d3       	rcall	.+1586   	; 0x78f2 <Endpoint_ConfigureEndpoint_Prv>
    72c0:	42 e1       	ldi	r20, 0x12	; 18
    72c2:	61 e8       	ldi	r22, 0x81	; 129
    72c4:	83 e0       	ldi	r24, 0x03	; 3
    72c6:	15 d3       	rcall	.+1578   	; 0x78f2 <Endpoint_ConfigureEndpoint_Prv>
    72c8:	42 e1       	ldi	r20, 0x12	; 18
    72ca:	60 e8       	ldi	r22, 0x80	; 128
    72cc:	84 e0       	ldi	r24, 0x04	; 4
    72ce:	11 c3       	rjmp	.+1570   	; 0x78f2 <Endpoint_ConfigureEndpoint_Prv>

000072d0 <EVENT_USB_Device_ControlRequest>:
    72d0:	80 91 b4 01 	lds	r24, 0x01B4
    72d4:	98 2f       	mov	r25, r24
 *  internally.
 */
void EVENT_USB_Device_ControlRequest(void)
{
	/* Ignore any requests that aren't directed to the CDC interface */
	if ((USB_ControlRequest.bmRequestType & (CONTROL_REQTYPE_TYPE | CONTROL_REQTYPE_RECIPIENT)) !=
    72d6:	9f 77       	andi	r25, 0x7F	; 127
    72d8:	91 32       	cpi	r25, 0x21	; 33
    72da:	39 f5       	brne	.+78     	; 0x732a <EVENT_USB_Device_ControlRequest+0x5a>
	{
		return;
	}

	/* Process CDC specific control requests */
	switch (USB_ControlRequest.bRequest)
    72dc:	90 91 b5 01 	lds	r25, 0x01B5
    72e0:	90 32       	cpi	r25, 0x20	; 32
    72e2:	91 f0       	breq	.+36     	; 0x7308 <EVENT_USB_Device_ControlRequest+0x38>
    72e4:	91 32       	cpi	r25, 0x21	; 33
    72e6:	09 f5       	brne	.+66     	; 0x732a <EVENT_USB_Device_ControlRequest+0x5a>
	{
		case CDC_REQ_GetLineEncoding:
			if (USB_ControlRequest.bmRequestType == (REQDIR_DEVICETOHOST | REQTYPE_CLASS | REQREC_INTERFACE))
    72e8:	81 3a       	cpi	r24, 0xA1	; 161
    72ea:	f9 f4       	brne	.+62     	; 0x732a <EVENT_USB_Device_ControlRequest+0x5a>
			 *  \note This is not applicable for non CONTROL type endpoints.
			 */
			static inline void Endpoint_ClearSETUP(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearSETUP(void)
			{
				UEINTX &= ~(1 << RXSTPI);
    72ec:	80 91 e8 00 	lds	r24, 0x00E8
    72f0:	87 7f       	andi	r24, 0xF7	; 247
    72f2:	80 93 e8 00 	sts	0x00E8, r24
			{
				Endpoint_ClearSETUP();

				/* Write the line coding data to the control endpoint */
				Endpoint_Write_Control_Stream_LE(&LineEncoding, sizeof(CDC_LineEncoding_t));
    72f6:	67 e0       	ldi	r22, 0x07	; 7
    72f8:	70 e0       	ldi	r23, 0x00	; 0
    72fa:	83 e0       	ldi	r24, 0x03	; 3
    72fc:	91 e0       	ldi	r25, 0x01	; 1
    72fe:	2f d4       	rcall	.+2142   	; 0x7b5e <Endpoint_Write_Control_Stream_LE>
    7300:	80 91 e8 00 	lds	r24, 0x00E8
			 */
			static inline void Endpoint_ClearOUT(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearOUT(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << RXOUTI) | (1 << FIFOCON));
    7304:	8b 77       	andi	r24, 0x7B	; 123
    7306:	0f c0       	rjmp	.+30     	; 0x7326 <EVENT_USB_Device_ControlRequest+0x56>
    7308:	81 32       	cpi	r24, 0x21	; 33
				Endpoint_ClearOUT();
			}

			break;
		case CDC_REQ_SetLineEncoding:
			if (USB_ControlRequest.bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_CLASS | REQREC_INTERFACE))
    730a:	79 f4       	brne	.+30     	; 0x732a <EVENT_USB_Device_ControlRequest+0x5a>
    730c:	80 91 e8 00 	lds	r24, 0x00E8
			 *  \note This is not applicable for non CONTROL type endpoints.
			 */
			static inline void Endpoint_ClearSETUP(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearSETUP(void)
			{
				UEINTX &= ~(1 << RXSTPI);
    7310:	87 7f       	andi	r24, 0xF7	; 247
    7312:	80 93 e8 00 	sts	0x00E8, r24
    7316:	67 e0       	ldi	r22, 0x07	; 7
			{
				Endpoint_ClearSETUP();

				/* Read the line coding data in from the host into the global struct */
				Endpoint_Read_Control_Stream_LE(&LineEncoding, sizeof(CDC_LineEncoding_t));
    7318:	70 e0       	ldi	r23, 0x00	; 0
    731a:	83 e0       	ldi	r24, 0x03	; 3
    731c:	91 e0       	ldi	r25, 0x01	; 1
    731e:	78 d4       	rcall	.+2288   	; 0x7c10 <Endpoint_Read_Control_Stream_LE>
    7320:	80 91 e8 00 	lds	r24, 0x00E8
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
    7324:	8e 77       	andi	r24, 0x7E	; 126
    7326:	80 93 e8 00 	sts	0x00E8, r24
    732a:	08 95       	ret

0000732c <CDC_Task>:
    732c:	4f 92       	push	r4
    732e:	5f 92       	push	r5

/** Task to read in AVR910 commands from the CDC data OUT endpoint, process them, perform the required actions
 *  and send the appropriate response back to the host.
 */
void CDC_Task(void)
{
    7330:	6f 92       	push	r6
    7332:	7f 92       	push	r7
    7334:	8f 92       	push	r8
    7336:	9f 92       	push	r9
    7338:	af 92       	push	r10
    733a:	bf 92       	push	r11
    733c:	cf 92       	push	r12
    733e:	df 92       	push	r13
    7340:	ef 92       	push	r14
    7342:	ff 92       	push	r15
    7344:	cf 93       	push	r28
    7346:	df 93       	push	r29
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    7348:	84 e0       	ldi	r24, 0x04	; 4
    734a:	80 93 e9 00 	sts	0x00E9, r24
			 *  \return Boolean \c true if current endpoint is has received an OUT packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsOUTReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsOUTReceived(void)
			{
				return ((UEINTX & (1 << RXOUTI)) ? true : false);
    734e:	80 91 e8 00 	lds	r24, 0x00E8
	/* Select the OUT endpoint */
	Endpoint_SelectEndpoint(CDC_RX_EPNUM);

	/* Check if endpoint has a command in it sent from the host */
	if (!(Endpoint_IsOUTReceived()))
    7352:	82 ff       	sbrs	r24, 2
    7354:	30 c2       	rjmp	.+1120   	; 0x77b6 <CDC_Task+0x48a>
	  return;

	RX_LED_ON();
    7356:	28 9a       	sbi	0x05, 0	; 5
	RxLEDPulse = TX_RX_LED_PULSE_PERIOD;
    7358:	84 e6       	ldi	r24, 0x64	; 100
    735a:	90 e0       	ldi	r25, 0x00	; 0
    735c:	90 93 a9 01 	sts	0x01A9, r25
    7360:	80 93 a8 01 	sts	0x01A8, r24

	/* Read in the bootloader command (first byte sent from host) */
	uint8_t Command = FetchNextCommandByte();
    7364:	c9 de       	rcall	.-622    	; 0x70f8 <FetchNextCommandByte>
    7366:	d8 2f       	mov	r29, r24
    7368:	85 34       	cpi	r24, 0x45	; 69

	if (Command == 'E')
    736a:	81 f4       	brne	.+32     	; 0x738c <CDC_Task+0x60>
    736c:	8c e4       	ldi	r24, 0x4C	; 76
	{
		/* We nearly run out the bootloader timeout clock,
		* leaving just a few hundred milliseconds so the
		* bootloder has time to respond and service any
		* subsequent requests */
		Timeout = TIMEOUT_PERIOD - 500;
    736e:	9d e1       	ldi	r25, 0x1D	; 29
    7370:	90 93 a7 01 	sts	0x01A7, r25
    7374:	80 93 a6 01 	sts	0x01A6, r24
    7378:	07 b6       	in	r0, 0x37	; 55

		/* Re-enable RWW section - must be done here in case
		 * user has disabled verification on upload.  */
		boot_rww_enable_safe();
    737a:	00 fc       	sbrc	r0, 0
    737c:	fd cf       	rjmp	.-6      	; 0x7378 <CDC_Task+0x4c>
    737e:	f9 99       	sbic	0x1f, 1	; 31
    7380:	fe cf       	rjmp	.-4      	; 0x737e <CDC_Task+0x52>
    7382:	81 e1       	ldi	r24, 0x11	; 17
    7384:	80 93 57 00 	sts	0x0057, r24
    7388:	e8 95       	spm
    738a:	03 c0       	rjmp	.+6      	; 0x7392 <CDC_Task+0x66>
    738c:	84 35       	cpi	r24, 0x54	; 84

		// Send confirmation byte back to the host
		WriteNextResponseByte('\r');
	}
	else if (Command == 'T')
    738e:	21 f4       	brne	.+8      	; 0x7398 <CDC_Task+0x6c>
    7390:	b3 de       	rcall	.-666    	; 0x70f8 <FetchNextCommandByte>
	{
		FetchNextCommandByte();
    7392:	8d e0       	ldi	r24, 0x0D	; 13
    7394:	c9 de       	rcall	.-622    	; 0x7128 <WriteNextResponseByte>

		// Send confirmation byte back to the host
		WriteNextResponseByte('\r');
    7396:	e6 c1       	rjmp	.+972    	; 0x7764 <CDC_Task+0x438>
    7398:	8c 34       	cpi	r24, 0x4C	; 76
    739a:	d9 f3       	breq	.-10     	; 0x7392 <CDC_Task+0x66>
    739c:	80 35       	cpi	r24, 0x50	; 80
	}
	else if ((Command == 'L') || (Command == 'P'))
    739e:	c9 f3       	breq	.-14     	; 0x7392 <CDC_Task+0x66>
    73a0:	84 37       	cpi	r24, 0x74	; 116
    73a2:	21 f4       	brne	.+8      	; 0x73ac <CDC_Task+0x80>
    73a4:	84 e4       	ldi	r24, 0x44	; 68
	{
		// Send confirmation byte back to the host
		WriteNextResponseByte('\r');
	}
	else if (Command == 't')
    73a6:	c0 de       	rcall	.-640    	; 0x7128 <WriteNextResponseByte>
    73a8:	80 e0       	ldi	r24, 0x00	; 0
	{
		// Return ATMEGA128 part code - this is only to allow AVRProg to use the bootloader
		WriteNextResponseByte(0x44);
    73aa:	f4 cf       	rjmp	.-24     	; 0x7394 <CDC_Task+0x68>
    73ac:	81 36       	cpi	r24, 0x61	; 97
    73ae:	11 f4       	brne	.+4      	; 0x73b4 <CDC_Task+0x88>
		WriteNextResponseByte(0x00);
    73b0:	89 e5       	ldi	r24, 0x59	; 89
    73b2:	f0 cf       	rjmp	.-32     	; 0x7394 <CDC_Task+0x68>
	}
	else if (Command == 'a')
    73b4:	81 34       	cpi	r24, 0x41	; 65
    73b6:	91 f4       	brne	.+36     	; 0x73dc <CDC_Task+0xb0>
	{
		// Indicate auto-address increment is supported
		WriteNextResponseByte('Y');
    73b8:	9f de       	rcall	.-706    	; 0x70f8 <FetchNextCommandByte>
    73ba:	c8 2f       	mov	r28, r24
	}
	else if (Command == 'A')
    73bc:	9d de       	rcall	.-710    	; 0x70f8 <FetchNextCommandByte>
    73be:	90 e0       	ldi	r25, 0x00	; 0
	{
		// Set the current address to that given by the host
		CurrAddress   = (FetchNextCommandByte() << 9);
    73c0:	88 0f       	add	r24, r24
    73c2:	99 1f       	adc	r25, r25
    73c4:	2c 2f       	mov	r18, r28
		CurrAddress  |= (FetchNextCommandByte() << 1);
    73c6:	30 e0       	ldi	r19, 0x00	; 0
    73c8:	32 2f       	mov	r19, r18
    73ca:	22 27       	eor	r18, r18
    73cc:	33 0f       	add	r19, r19
    73ce:	82 2b       	or	r24, r18
		WriteNextResponseByte('Y');
	}
	else if (Command == 'A')
	{
		// Set the current address to that given by the host
		CurrAddress   = (FetchNextCommandByte() << 9);
    73d0:	93 2b       	or	r25, r19
    73d2:	aa 27       	eor	r26, r26
    73d4:	97 fd       	sbrc	r25, 7
    73d6:	a0 95       	com	r26
    73d8:	ba 2f       	mov	r27, r26
		CurrAddress  |= (FetchNextCommandByte() << 1);
    73da:	98 c1       	rjmp	.+816    	; 0x770c <CDC_Task+0x3e0>
    73dc:	80 37       	cpi	r24, 0x70	; 112
    73de:	11 f4       	brne	.+4      	; 0x73e4 <CDC_Task+0xb8>
    73e0:	83 e5       	ldi	r24, 0x53	; 83
    73e2:	d8 cf       	rjmp	.-80     	; 0x7394 <CDC_Task+0x68>
    73e4:	83 35       	cpi	r24, 0x53	; 83
    73e6:	49 f4       	brne	.+18     	; 0x73fa <CDC_Task+0xce>

		// Send confirmation byte back to the host
		WriteNextResponseByte('\r');
	}
	else if (Command == 'p')
    73e8:	cc e9       	ldi	r28, 0x9C	; 156
    73ea:	d1 e0       	ldi	r29, 0x01	; 1
	{
		// Indicate serial programmer back to the host
		WriteNextResponseByte('S');
    73ec:	89 91       	ld	r24, Y+
    73ee:	9c de       	rcall	.-712    	; 0x7128 <WriteNextResponseByte>
	}
	else if (Command == 'S')
    73f0:	21 e0       	ldi	r18, 0x01	; 1
    73f2:	c3 3a       	cpi	r28, 0xA3	; 163
    73f4:	d2 07       	cpc	r29, r18
    73f6:	d1 f7       	brne	.-12     	; 0x73ec <CDC_Task+0xc0>
	{
		// Write the 7-byte software identifier to the endpoint
		for (uint8_t CurrByte = 0; CurrByte < 7; CurrByte++)
		  WriteNextResponseByte(SOFTWARE_IDENTIFIER[CurrByte]);
    73f8:	b5 c1       	rjmp	.+874    	; 0x7764 <CDC_Task+0x438>
    73fa:	86 35       	cpi	r24, 0x56	; 86
    73fc:	21 f4       	brne	.+8      	; 0x7406 <CDC_Task+0xda>
		WriteNextResponseByte('S');
	}
	else if (Command == 'S')
	{
		// Write the 7-byte software identifier to the endpoint
		for (uint8_t CurrByte = 0; CurrByte < 7; CurrByte++)
    73fe:	81 e3       	ldi	r24, 0x31	; 49
    7400:	93 de       	rcall	.-730    	; 0x7128 <WriteNextResponseByte>
    7402:	80 e3       	ldi	r24, 0x30	; 48
    7404:	c7 cf       	rjmp	.-114    	; 0x7394 <CDC_Task+0x68>
    7406:	83 37       	cpi	r24, 0x73	; 115
		  WriteNextResponseByte(SOFTWARE_IDENTIFIER[CurrByte]);
	}
	else if (Command == 'V')
    7408:	31 f4       	brne	.+12     	; 0x7416 <CDC_Task+0xea>
    740a:	87 e8       	ldi	r24, 0x87	; 135
	{
		WriteNextResponseByte('0' + BOOTLOADER_VERSION_MAJOR);
    740c:	8d de       	rcall	.-742    	; 0x7128 <WriteNextResponseByte>
    740e:	85 e9       	ldi	r24, 0x95	; 149
    7410:	8b de       	rcall	.-746    	; 0x7128 <WriteNextResponseByte>
		WriteNextResponseByte('0' + BOOTLOADER_VERSION_MINOR);
    7412:	8e e1       	ldi	r24, 0x1E	; 30
    7414:	bf cf       	rjmp	.-130    	; 0x7394 <CDC_Task+0x68>
	}
	else if (Command == 's')
    7416:	85 36       	cpi	r24, 0x65	; 101
    7418:	b9 f4       	brne	.+46     	; 0x7448 <CDC_Task+0x11c>
	{
		WriteNextResponseByte(AVR_SIGNATURE_3);
    741a:	e0 e0       	ldi	r30, 0x00	; 0
    741c:	f0 e0       	ldi	r31, 0x00	; 0
    741e:	83 e0       	ldi	r24, 0x03	; 3
		WriteNextResponseByte(AVR_SIGNATURE_2);
    7420:	95 e0       	ldi	r25, 0x05	; 5
    7422:	80 93 57 00 	sts	0x0057, r24
		WriteNextResponseByte(AVR_SIGNATURE_1);
    7426:	e8 95       	spm
    7428:	07 b6       	in	r0, 0x37	; 55
	}
	else if (Command == 'e')
    742a:	00 fc       	sbrc	r0, 0
    742c:	fd cf       	rjmp	.-6      	; 0x7428 <CDC_Task+0xfc>
    742e:	90 93 57 00 	sts	0x0057, r25
	{
		// Clear the application section of flash
		for (uint32_t CurrFlashAddress = 0; CurrFlashAddress < BOOT_START_ADDR; CurrFlashAddress += SPM_PAGESIZE)
		{
			boot_page_erase(CurrFlashAddress);
    7432:	e8 95       	spm
			boot_spm_busy_wait();
			boot_page_write(CurrFlashAddress);
    7434:	07 b6       	in	r0, 0x37	; 55
	else if (Command == 'e')
	{
		// Clear the application section of flash
		for (uint32_t CurrFlashAddress = 0; CurrFlashAddress < BOOT_START_ADDR; CurrFlashAddress += SPM_PAGESIZE)
		{
			boot_page_erase(CurrFlashAddress);
    7436:	00 fc       	sbrc	r0, 0
    7438:	fd cf       	rjmp	.-6      	; 0x7434 <CDC_Task+0x108>
    743a:	e0 58       	subi	r30, 0x80	; 128
			boot_spm_busy_wait();
    743c:	ff 4f       	sbci	r31, 0xFF	; 255
    743e:	e1 15       	cp	r30, r1
    7440:	20 e7       	ldi	r18, 0x70	; 112
			boot_page_write(CurrFlashAddress);
    7442:	f2 07       	cpc	r31, r18
    7444:	71 f7       	brne	.-36     	; 0x7422 <CDC_Task+0xf6>
    7446:	a5 cf       	rjmp	.-182    	; 0x7392 <CDC_Task+0x66>
			boot_spm_busy_wait();
    7448:	82 37       	cpi	r24, 0x72	; 114
    744a:	19 f4       	brne	.+6      	; 0x7452 <CDC_Task+0x126>
    744c:	e1 e0       	ldi	r30, 0x01	; 1
    744e:	f0 e0       	ldi	r31, 0x00	; 0
    7450:	0e c0       	rjmp	.+28     	; 0x746e <CDC_Task+0x142>
		WriteNextResponseByte(AVR_SIGNATURE_1);
	}
	else if (Command == 'e')
	{
		// Clear the application section of flash
		for (uint32_t CurrFlashAddress = 0; CurrFlashAddress < BOOT_START_ADDR; CurrFlashAddress += SPM_PAGESIZE)
    7452:	86 34       	cpi	r24, 0x46	; 70
    7454:	19 f4       	brne	.+6      	; 0x745c <CDC_Task+0x130>
    7456:	e0 e0       	ldi	r30, 0x00	; 0
    7458:	f0 e0       	ldi	r31, 0x00	; 0
    745a:	09 c0       	rjmp	.+18     	; 0x746e <CDC_Task+0x142>

		// Send confirmation byte back to the host
		WriteNextResponseByte('\r');
	}
	#endif
	else if (Command == 'r')
    745c:	8e 34       	cpi	r24, 0x4E	; 78
    745e:	19 f4       	brne	.+6      	; 0x7466 <CDC_Task+0x13a>
	{
		WriteNextResponseByte(boot_lock_fuse_bits_get(GET_LOCK_BITS));
    7460:	e3 e0       	ldi	r30, 0x03	; 3
    7462:	f0 e0       	ldi	r31, 0x00	; 0
    7464:	04 c0       	rjmp	.+8      	; 0x746e <CDC_Task+0x142>
	}
	else if (Command == 'F')
    7466:	81 35       	cpi	r24, 0x51	; 81
    7468:	39 f4       	brne	.+14     	; 0x7478 <CDC_Task+0x14c>
	{
		WriteNextResponseByte(boot_lock_fuse_bits_get(GET_LOW_FUSE_BITS));
    746a:	e2 e0       	ldi	r30, 0x02	; 2
    746c:	f0 e0       	ldi	r31, 0x00	; 0
    746e:	89 e0       	ldi	r24, 0x09	; 9
	}
	else if (Command == 'N')
    7470:	80 93 57 00 	sts	0x0057, r24
	{
		WriteNextResponseByte(boot_lock_fuse_bits_get(GET_HIGH_FUSE_BITS));
    7474:	84 91       	lpm	r24, Z
    7476:	8e cf       	rjmp	.-228    	; 0x7394 <CDC_Task+0x68>
    7478:	82 36       	cpi	r24, 0x62	; 98
	}
	else if (Command == 'Q')
    747a:	31 f4       	brne	.+12     	; 0x7488 <CDC_Task+0x15c>
    747c:	89 e5       	ldi	r24, 0x59	; 89
	{
		WriteNextResponseByte(boot_lock_fuse_bits_get(GET_EXTENDED_FUSE_BITS));
    747e:	54 de       	rcall	.-856    	; 0x7128 <WriteNextResponseByte>
    7480:	80 e0       	ldi	r24, 0x00	; 0
    7482:	52 de       	rcall	.-860    	; 0x7128 <WriteNextResponseByte>
    7484:	80 e8       	ldi	r24, 0x80	; 128
    7486:	86 cf       	rjmp	.-244    	; 0x7394 <CDC_Task+0x68>
    7488:	82 34       	cpi	r24, 0x42	; 66
    748a:	19 f0       	breq	.+6      	; 0x7492 <CDC_Task+0x166>
	}
	#if !defined(NO_BLOCK_SUPPORT)
	else if (Command == 'b')
    748c:	87 36       	cpi	r24, 0x67	; 103
    748e:	09 f0       	breq	.+2      	; 0x7492 <CDC_Task+0x166>
	{
		WriteNextResponseByte('Y');
    7490:	d5 c0       	rjmp	.+426    	; 0x763c <CDC_Task+0x310>
    7492:	10 92 a7 01 	sts	0x01A7, r1

		// Send block size to the host
		WriteNextResponseByte(SPM_PAGESIZE >> 8);
    7496:	10 92 a6 01 	sts	0x01A6, r1
    749a:	2e de       	rcall	.-932    	; 0x70f8 <FetchNextCommandByte>
		WriteNextResponseByte(SPM_PAGESIZE & 0xFF);
    749c:	d8 2e       	mov	r13, r24
    749e:	2c de       	rcall	.-936    	; 0x70f8 <FetchNextCommandByte>
	}
	else if ((Command == 'B') || (Command == 'g'))
    74a0:	e8 2e       	mov	r14, r24
    74a2:	2a de       	rcall	.-940    	; 0x70f8 <FetchNextCommandByte>
    74a4:	c8 2f       	mov	r28, r24
    74a6:	8b eb       	ldi	r24, 0xBB	; 187
    74a8:	8c 0f       	add	r24, r28
	{
		// Keep resetting the timeout counter if we're receiving self-programming instructions
		Timeout = 0;
    74aa:	82 30       	cpi	r24, 0x02	; 2
    74ac:	10 f0       	brcs	.+4      	; 0x74b2 <CDC_Task+0x186>
    74ae:	8f e3       	ldi	r24, 0x3F	; 63
    74b0:	71 cf       	rjmp	.-286    	; 0x7394 <CDC_Task+0x68>
	char     MemoryType;

	bool     HighByte = false;
	uint8_t  LowByte  = 0;

	BlockSize  = (FetchNextCommandByte() << 8);
    74b2:	f1 2c       	mov	r15, r1
    74b4:	fd 28       	or	r15, r13
    74b6:	10 92 6f 00 	sts	0x006F, r1
	BlockSize |=  FetchNextCommandByte();
    74ba:	d7 36       	cpi	r29, 0x67	; 103
    74bc:	09 f0       	breq	.+2      	; 0x74c0 <CDC_Task+0x194>

	MemoryType =  FetchNextCommandByte();
    74be:	45 c0       	rjmp	.+138    	; 0x754a <CDC_Task+0x21e>
    74c0:	81 e1       	ldi	r24, 0x11	; 17
    74c2:	80 93 57 00 	sts	0x0057, r24

	if ((MemoryType != 'E') && (MemoryType != 'F'))
    74c6:	e8 95       	spm
    74c8:	57 01       	movw	r10, r14
    74ca:	91 2c       	mov	r9, r1
	{
		/* Send error byte back to the host */
		WriteNextResponseByte('?');
    74cc:	d1 e0       	ldi	r29, 0x01	; 1
    74ce:	a1 14       	cp	r10, r1
	char     MemoryType;

	bool     HighByte = false;
	uint8_t  LowByte  = 0;

	BlockSize  = (FetchNextCommandByte() << 8);
    74d0:	b1 04       	cpc	r11, r1
	BlockSize |=  FetchNextCommandByte();
    74d2:	09 f4       	brne	.+2      	; 0x74d6 <CDC_Task+0x1aa>
		return;
	}

	/* Disable timer 1 interrupt - can't afford to process nonessential interrupts
	 * while doing SPM tasks */
	TIMSK1 = 0;
    74d4:	af c0       	rjmp	.+350    	; 0x7634 <CDC_Task+0x308>
    74d6:	c0 90 ac 01 	lds	r12, 0x01AC

	/* Check if command is to read memory */
	if (Command == 'g')
    74da:	d0 90 ad 01 	lds	r13, 0x01AD
	{
		/* Re-enable RWW section */
		boot_rww_enable();
    74de:	e0 90 ae 01 	lds	r14, 0x01AE
    74e2:	f0 90 af 01 	lds	r15, 0x01AF
    74e6:	c6 34       	cpi	r28, 0x46	; 70
static void ReadWriteMemoryBlock(const uint8_t Command)
{
	uint16_t BlockSize;
	char     MemoryType;

	bool     HighByte = false;
    74e8:	b9 f4       	brne	.+46     	; 0x7518 <CDC_Task+0x1ec>

				/* If both bytes in current word have been read, increment the address counter */
				if (HighByte)
				  CurrAddress += 2;

				HighByte = !HighByte;
    74ea:	e9 2d       	mov	r30, r9
	if (Command == 'g')
	{
		/* Re-enable RWW section */
		boot_rww_enable();

		while (BlockSize--)
    74ec:	f0 e0       	ldi	r31, 0x00	; 0
    74ee:	ec 29       	or	r30, r12
    74f0:	fd 29       	or	r31, r13
    74f2:	84 91       	lpm	r24, Z
    74f4:	19 de       	rcall	.-974    	; 0x7128 <WriteNextResponseByte>
    74f6:	99 20       	and	r9, r9
    74f8:	69 f0       	breq	.+26     	; 0x7514 <CDC_Task+0x1e8>
    74fa:	82 e0       	ldi	r24, 0x02	; 2
    74fc:	c8 0e       	add	r12, r24
    74fe:	d1 1c       	adc	r13, r1
    7500:	e1 1c       	adc	r14, r1
    7502:	f1 1c       	adc	r15, r1
		{
			if (MemoryType == 'F')
    7504:	c0 92 ac 01 	sts	0x01AC, r12
			{
				/* Read the next FLASH byte from the current FLASH page */
				#if (FLASHEND > 0xFFFF)
				WriteNextResponseByte(pgm_read_byte_far(CurrAddress | HighByte));
				#else
				WriteNextResponseByte(pgm_read_byte(CurrAddress | HighByte));
    7508:	d0 92 ad 01 	sts	0x01AD, r13
    750c:	e0 92 ae 01 	sts	0x01AE, r14
    7510:	f0 92 af 01 	sts	0x01AF, r15
    7514:	9d 26       	eor	r9, r29
				#endif

				/* If both bytes in current word have been read, increment the address counter */
				if (HighByte)
    7516:	15 c0       	rjmp	.+42     	; 0x7542 <CDC_Task+0x216>
    7518:	d7 01       	movw	r26, r14
				  CurrAddress += 2;
    751a:	c6 01       	movw	r24, r12
    751c:	b6 95       	lsr	r27
    751e:	a7 95       	ror	r26
    7520:	97 95       	ror	r25
    7522:	87 95       	ror	r24
    7524:	c0 d4       	rcall	.+2432   	; 0x7ea6 <__eerd_byte_m32u4>
    7526:	00 de       	rcall	.-1024   	; 0x7128 <WriteNextResponseByte>
    7528:	e2 e0       	ldi	r30, 0x02	; 2
    752a:	ce 0e       	add	r12, r30
    752c:	d1 1c       	adc	r13, r1
    752e:	e1 1c       	adc	r14, r1
    7530:	f1 1c       	adc	r15, r1
    7532:	c0 92 ac 01 	sts	0x01AC, r12

				HighByte = !HighByte;
    7536:	d0 92 ad 01 	sts	0x01AD, r13
			}
			else
			{
				/* Read the next EEPROM byte into the endpoint */
				WriteNextResponseByte(eeprom_read_byte((uint8_t*)(intptr_t)(CurrAddress >> 1)));
    753a:	e0 92 ae 01 	sts	0x01AE, r14
    753e:	f0 92 af 01 	sts	0x01AF, r15
    7542:	f1 e0       	ldi	r31, 0x01	; 1
    7544:	af 1a       	sub	r10, r31
    7546:	b1 08       	sbc	r11, r1
    7548:	c2 cf       	rjmp	.-124    	; 0x74ce <CDC_Task+0x1a2>
    754a:	80 90 ac 01 	lds	r8, 0x01AC

				/* Increment the address counter after use */
				CurrAddress += 2;
    754e:	90 90 ad 01 	lds	r9, 0x01AD
    7552:	a0 90 ae 01 	lds	r10, 0x01AE
    7556:	b0 90 af 01 	lds	r11, 0x01AF
    755a:	c6 34       	cpi	r28, 0x46	; 70
    755c:	21 f0       	breq	.+8      	; 0x7566 <CDC_Task+0x23a>
    755e:	c1 2c       	mov	r12, r1
    7560:	d1 2c       	mov	r13, r1
    7562:	d1 e0       	ldi	r29, 0x01	; 1
    7564:	30 c0       	rjmp	.+96     	; 0x75c6 <CDC_Task+0x29a>
    7566:	83 e0       	ldi	r24, 0x03	; 3
    7568:	f4 01       	movw	r30, r8
    756a:	80 93 57 00 	sts	0x0057, r24
			}
		}
	}
	else
	{
		uint32_t PageStartAddress = CurrAddress;
    756e:	e8 95       	spm
    7570:	07 b6       	in	r0, 0x37	; 55
    7572:	00 fc       	sbrc	r0, 0
    7574:	fd cf       	rjmp	.-6      	; 0x7570 <CDC_Task+0x244>
    7576:	f3 cf       	rjmp	.-26     	; 0x755e <CDC_Task+0x232>
    7578:	c6 34       	cpi	r28, 0x46	; 70
    757a:	61 f5       	brne	.+88     	; 0x75d4 <CDC_Task+0x2a8>
    757c:	dd 20       	and	r13, r13

		if (MemoryType == 'F')
    757e:	39 f1       	breq	.+78     	; 0x75ce <CDC_Task+0x2a2>
    7580:	40 90 ac 01 	lds	r4, 0x01AC
static void ReadWriteMemoryBlock(const uint8_t Command)
{
	uint16_t BlockSize;
	char     MemoryType;

	bool     HighByte = false;
    7584:	50 90 ad 01 	lds	r5, 0x01AD
				else
				{
					LowByte = FetchNextCommandByte();
				}

				HighByte = !HighByte;
    7588:	60 90 ae 01 	lds	r6, 0x01AE
	{
		uint32_t PageStartAddress = CurrAddress;

		if (MemoryType == 'F')
		{
			boot_page_erase(PageStartAddress);
    758c:	70 90 af 01 	lds	r7, 0x01AF
    7590:	b3 dd       	rcall	.-1178   	; 0x70f8 <FetchNextCommandByte>
    7592:	2c 2d       	mov	r18, r12
			boot_spm_busy_wait();
    7594:	30 e0       	ldi	r19, 0x00	; 0
    7596:	38 2b       	or	r19, r24
    7598:	f2 01       	movw	r30, r4
    759a:	09 01       	movw	r0, r18
		}

		while (BlockSize--)
		{
			if (MemoryType == 'F')
    759c:	d0 93 57 00 	sts	0x0057, r29
			{
				/* If both bytes in current word have been written, increment the address counter */
				if (HighByte)
    75a0:	e8 95       	spm
    75a2:	11 24       	eor	r1, r1
				{
					/* Write the next FLASH word to the current FLASH page */
					boot_page_fill(CurrAddress, ((FetchNextCommandByte() << 8) | LowByte));
    75a4:	f2 e0       	ldi	r31, 0x02	; 2
    75a6:	4f 0e       	add	r4, r31
    75a8:	51 1c       	adc	r5, r1
    75aa:	61 1c       	adc	r6, r1
    75ac:	71 1c       	adc	r7, r1
    75ae:	40 92 ac 01 	sts	0x01AC, r4
    75b2:	50 92 ad 01 	sts	0x01AD, r5
    75b6:	60 92 ae 01 	sts	0x01AE, r6
    75ba:	70 92 af 01 	sts	0x01AF, r7
    75be:	dd 26       	eor	r13, r29
    75c0:	21 e0       	ldi	r18, 0x01	; 1
    75c2:	e2 1a       	sub	r14, r18
    75c4:	f1 08       	sbc	r15, r1
    75c6:	e1 14       	cp	r14, r1
    75c8:	f1 04       	cpc	r15, r1

					/* Increment the address counter after use */
					CurrAddress += 2;
    75ca:	b1 f6       	brne	.-84     	; 0x7578 <CDC_Task+0x24c>
    75cc:	27 c0       	rjmp	.+78     	; 0x761c <CDC_Task+0x2f0>
    75ce:	94 dd       	rcall	.-1240   	; 0x70f8 <FetchNextCommandByte>
    75d0:	c8 2e       	mov	r12, r24
    75d2:	f5 cf       	rjmp	.-22     	; 0x75be <CDC_Task+0x292>
    75d4:	91 dd       	rcall	.-1246   	; 0x70f8 <FetchNextCommandByte>
    75d6:	68 2f       	mov	r22, r24
    75d8:	80 91 ac 01 	lds	r24, 0x01AC
    75dc:	90 91 ad 01 	lds	r25, 0x01AD
    75e0:	a0 91 ae 01 	lds	r26, 0x01AE
				else
				{
					LowByte = FetchNextCommandByte();
				}

				HighByte = !HighByte;
    75e4:	b0 91 af 01 	lds	r27, 0x01AF
    75e8:	b6 95       	lsr	r27
    75ea:	a7 95       	ror	r26
		{
			boot_page_erase(PageStartAddress);
			boot_spm_busy_wait();
		}

		while (BlockSize--)
    75ec:	97 95       	ror	r25
    75ee:	87 95       	ror	r24
    75f0:	62 d4       	rcall	.+2244   	; 0x7eb6 <__eewr_byte_m32u4>
    75f2:	40 91 ac 01 	lds	r20, 0x01AC
					/* Increment the address counter after use */
					CurrAddress += 2;
				}
				else
				{
					LowByte = FetchNextCommandByte();
    75f6:	50 91 ad 01 	lds	r21, 0x01AD
    75fa:	60 91 ae 01 	lds	r22, 0x01AE
				HighByte = !HighByte;
			}
			else
			{
				/* Write the next EEPROM byte from the endpoint */
				eeprom_write_byte((uint8_t*)((intptr_t)(CurrAddress >> 1)), FetchNextCommandByte());
    75fe:	70 91 af 01 	lds	r23, 0x01AF
    7602:	4e 5f       	subi	r20, 0xFE	; 254
    7604:	5f 4f       	sbci	r21, 0xFF	; 255
    7606:	6f 4f       	sbci	r22, 0xFF	; 255
    7608:	7f 4f       	sbci	r23, 0xFF	; 255
    760a:	40 93 ac 01 	sts	0x01AC, r20
    760e:	50 93 ad 01 	sts	0x01AD, r21
    7612:	60 93 ae 01 	sts	0x01AE, r22
    7616:	70 93 af 01 	sts	0x01AF, r23
    761a:	d2 cf       	rjmp	.-92     	; 0x75c0 <CDC_Task+0x294>
    761c:	c6 34       	cpi	r28, 0x46	; 70

				/* Increment the address counter after use */
				CurrAddress += 2;
    761e:	41 f4       	brne	.+16     	; 0x7630 <CDC_Task+0x304>
    7620:	85 e0       	ldi	r24, 0x05	; 5
    7622:	f4 01       	movw	r30, r8
    7624:	80 93 57 00 	sts	0x0057, r24
    7628:	e8 95       	spm
    762a:	07 b6       	in	r0, 0x37	; 55
    762c:	00 fc       	sbrc	r0, 0
    762e:	fd cf       	rjmp	.-6      	; 0x762a <CDC_Task+0x2fe>
    7630:	8d e0       	ldi	r24, 0x0D	; 13
    7632:	7a dd       	rcall	.-1292   	; 0x7128 <WriteNextResponseByte>
    7634:	82 e0       	ldi	r24, 0x02	; 2
    7636:	80 93 6f 00 	sts	0x006F, r24
    763a:	94 c0       	rjmp	.+296    	; 0x7764 <CDC_Task+0x438>
    763c:	83 34       	cpi	r24, 0x43	; 67
    763e:	71 f4       	brne	.+28     	; 0x765c <CDC_Task+0x330>
    7640:	c0 91 ac 01 	lds	r28, 0x01AC
    7644:	d0 91 ad 01 	lds	r29, 0x01AD
			}
		}

		/* If in FLASH programming mode, commit the page after writing */
		if (MemoryType == 'F')
    7648:	57 dd       	rcall	.-1362   	; 0x70f8 <FetchNextCommandByte>
    764a:	90 e0       	ldi	r25, 0x00	; 0
		{
			/* Commit the flash page to memory */
			boot_page_write(PageStartAddress);
    764c:	21 e0       	ldi	r18, 0x01	; 1
    764e:	fe 01       	movw	r30, r28
    7650:	0c 01       	movw	r0, r24
    7652:	20 93 57 00 	sts	0x0057, r18

			/* Wait until write operation has completed */
			boot_spm_busy_wait();
    7656:	e8 95       	spm
    7658:	11 24       	eor	r1, r1
    765a:	9b ce       	rjmp	.-714    	; 0x7392 <CDC_Task+0x66>
		}

		/* Send response byte back to the host */
		WriteNextResponseByte('\r');
    765c:	83 36       	cpi	r24, 0x63	; 99
    765e:	01 f5       	brne	.+64     	; 0x76a0 <CDC_Task+0x374>
    7660:	c0 90 ac 01 	lds	r12, 0x01AC
	}

	/* Re-enable timer 1 interrupt disabled earlier in this routine */
	TIMSK1 = (1 << OCIE1A);
    7664:	d0 90 ad 01 	lds	r13, 0x01AD
    7668:	e0 90 ae 01 	lds	r14, 0x01AE
		// Delegate the block write/read to a separate function for clarity
		ReadWriteMemoryBlock(Command);
	}
	#endif
	#if !defined(NO_FLASH_BYTE_SUPPORT)
	else if (Command == 'C')
    766c:	f0 90 af 01 	lds	r15, 0x01AF
	{
		// Write the high byte to the current flash page
		boot_page_fill(CurrAddress, FetchNextCommandByte());
    7670:	43 dd       	rcall	.-1402   	; 0x70f8 <FetchNextCommandByte>
    7672:	f6 01       	movw	r30, r12
    7674:	e1 60       	ori	r30, 0x01	; 1
    7676:	90 e0       	ldi	r25, 0x00	; 0
    7678:	21 e0       	ldi	r18, 0x01	; 1
    767a:	0c 01       	movw	r0, r24
    767c:	20 93 57 00 	sts	0x0057, r18
    7680:	e8 95       	spm
    7682:	11 24       	eor	r1, r1
    7684:	f2 e0       	ldi	r31, 0x02	; 2
    7686:	cf 0e       	add	r12, r31
    7688:	d1 1c       	adc	r13, r1
    768a:	e1 1c       	adc	r14, r1

		// Send confirmation byte back to the host
		WriteNextResponseByte('\r');
	}
	else if (Command == 'c')
    768c:	f1 1c       	adc	r15, r1
    768e:	c0 92 ac 01 	sts	0x01AC, r12
	{
		// Write the low byte to the current flash page
		boot_page_fill(CurrAddress | 0x01, FetchNextCommandByte());
    7692:	d0 92 ad 01 	sts	0x01AD, r13
    7696:	e0 92 ae 01 	sts	0x01AE, r14
    769a:	f0 92 af 01 	sts	0x01AF, r15
    769e:	79 ce       	rjmp	.-782    	; 0x7392 <CDC_Task+0x66>
    76a0:	8d 36       	cpi	r24, 0x6D	; 109
    76a2:	61 f4       	brne	.+24     	; 0x76bc <CDC_Task+0x390>
    76a4:	e0 91 ac 01 	lds	r30, 0x01AC
    76a8:	f0 91 ad 01 	lds	r31, 0x01AD
    76ac:	85 e0       	ldi	r24, 0x05	; 5
    76ae:	80 93 57 00 	sts	0x0057, r24
    76b2:	e8 95       	spm
    76b4:	07 b6       	in	r0, 0x37	; 55

		// Increment the address
		CurrAddress += 2;
    76b6:	00 fc       	sbrc	r0, 0
    76b8:	fd cf       	rjmp	.-6      	; 0x76b4 <CDC_Task+0x388>
    76ba:	6b ce       	rjmp	.-810    	; 0x7392 <CDC_Task+0x66>
    76bc:	82 35       	cpi	r24, 0x52	; 82
    76be:	51 f4       	brne	.+20     	; 0x76d4 <CDC_Task+0x3a8>
    76c0:	e0 91 ac 01 	lds	r30, 0x01AC
    76c4:	f0 91 ad 01 	lds	r31, 0x01AD
    76c8:	c5 91       	lpm	r28, Z+
    76ca:	d4 91       	lpm	r29, Z
    76cc:	8d 2f       	mov	r24, r29
    76ce:	2c dd       	rcall	.-1448   	; 0x7128 <WriteNextResponseByte>
    76d0:	8c 2f       	mov	r24, r28

		// Send confirmation byte back to the host
		WriteNextResponseByte('\r');
	}
	else if (Command == 'm')
    76d2:	60 ce       	rjmp	.-832    	; 0x7394 <CDC_Task+0x68>
    76d4:	84 34       	cpi	r24, 0x44	; 68
	{
		// Commit the flash page to memory
		boot_page_write(CurrAddress);
    76d6:	19 f5       	brne	.+70     	; 0x771e <CDC_Task+0x3f2>
    76d8:	0f dd       	rcall	.-1506   	; 0x70f8 <FetchNextCommandByte>
    76da:	68 2f       	mov	r22, r24
    76dc:	80 91 ac 01 	lds	r24, 0x01AC
    76e0:	90 91 ad 01 	lds	r25, 0x01AD
    76e4:	a0 91 ae 01 	lds	r26, 0x01AE

		// Wait until write operation has completed
		boot_spm_busy_wait();
    76e8:	b0 91 af 01 	lds	r27, 0x01AF
    76ec:	b6 95       	lsr	r27

		// Send confirmation byte back to the host
		WriteNextResponseByte('\r');
	}
	else if (Command == 'R')
    76ee:	a7 95       	ror	r26
    76f0:	97 95       	ror	r25
	{
		#if (FLASHEND > 0xFFFF)
		uint16_t ProgramWord = pgm_read_word_far(CurrAddress);
		#else
		uint16_t ProgramWord = pgm_read_word(CurrAddress);
    76f2:	87 95       	ror	r24
    76f4:	e0 d3       	rcall	.+1984   	; 0x7eb6 <__eewr_byte_m32u4>
    76f6:	80 91 ac 01 	lds	r24, 0x01AC
    76fa:	90 91 ad 01 	lds	r25, 0x01AD
		#endif

		WriteNextResponseByte(ProgramWord >> 8);
    76fe:	a0 91 ae 01 	lds	r26, 0x01AE
    7702:	b0 91 af 01 	lds	r27, 0x01AF
		WriteNextResponseByte(ProgramWord & 0xFF);
    7706:	02 96       	adiw	r24, 0x02	; 2
	}
	#endif
	#if !defined(NO_EEPROM_BYTE_SUPPORT)
	else if (Command == 'D')
    7708:	a1 1d       	adc	r26, r1
    770a:	b1 1d       	adc	r27, r1
	{
		// Read the byte from the endpoint and write it to the EEPROM
		eeprom_write_byte((uint8_t*)((intptr_t)(CurrAddress >> 1)), FetchNextCommandByte());
    770c:	80 93 ac 01 	sts	0x01AC, r24
    7710:	90 93 ad 01 	sts	0x01AD, r25
    7714:	a0 93 ae 01 	sts	0x01AE, r26
    7718:	b0 93 af 01 	sts	0x01AF, r27
    771c:	3a ce       	rjmp	.-908    	; 0x7392 <CDC_Task+0x66>
    771e:	84 36       	cpi	r24, 0x64	; 100
    7720:	f1 f4       	brne	.+60     	; 0x775e <CDC_Task+0x432>
    7722:	c0 90 ac 01 	lds	r12, 0x01AC
    7726:	d0 90 ad 01 	lds	r13, 0x01AD
    772a:	e0 90 ae 01 	lds	r14, 0x01AE

		// Increment the address after use
		CurrAddress += 2;
    772e:	f0 90 af 01 	lds	r15, 0x01AF
    7732:	d7 01       	movw	r26, r14
    7734:	c6 01       	movw	r24, r12
    7736:	b6 95       	lsr	r27
    7738:	a7 95       	ror	r26
    773a:	97 95       	ror	r25
    773c:	87 95       	ror	r24
    773e:	b3 d3       	rcall	.+1894   	; 0x7ea6 <__eerd_byte_m32u4>
    7740:	f3 dc       	rcall	.-1562   	; 0x7128 <WriteNextResponseByte>
    7742:	22 e0       	ldi	r18, 0x02	; 2
    7744:	c2 0e       	add	r12, r18
    7746:	d1 1c       	adc	r13, r1
    7748:	e1 1c       	adc	r14, r1
    774a:	f1 1c       	adc	r15, r1
    774c:	c0 92 ac 01 	sts	0x01AC, r12
    7750:	d0 92 ad 01 	sts	0x01AD, r13
    7754:	e0 92 ae 01 	sts	0x01AE, r14

		// Send confirmation byte back to the host
		WriteNextResponseByte('\r');
	}
	else if (Command == 'd')
    7758:	f0 92 af 01 	sts	0x01AF, r15
	{
		// Read the EEPROM byte and write it to the endpoint
		WriteNextResponseByte(eeprom_read_byte((uint8_t*)((intptr_t)(CurrAddress >> 1))));
    775c:	03 c0       	rjmp	.+6      	; 0x7764 <CDC_Task+0x438>
    775e:	8b 31       	cpi	r24, 0x1B	; 27
    7760:	09 f0       	breq	.+2      	; 0x7764 <CDC_Task+0x438>
    7762:	a5 ce       	rjmp	.-694    	; 0x74ae <CDC_Task+0x182>
    7764:	83 e0       	ldi	r24, 0x03	; 3
    7766:	80 93 e9 00 	sts	0x00E9, r24
    776a:	90 91 e8 00 	lds	r25, 0x00E8
    776e:	80 91 e8 00 	lds	r24, 0x00E8
    7772:	8e 77       	andi	r24, 0x7E	; 126
    7774:	80 93 e8 00 	sts	0x00E8, r24
    7778:	95 fd       	sbrc	r25, 5
    777a:	11 c0       	rjmp	.+34     	; 0x779e <CDC_Task+0x472>
    777c:	80 91 e8 00 	lds	r24, 0x00E8

		// Increment the address after use
		CurrAddress += 2;
    7780:	80 fd       	sbrc	r24, 0
    7782:	04 c0       	rjmp	.+8      	; 0x778c <CDC_Task+0x460>
    7784:	8e b3       	in	r24, 0x1e	; 30
    7786:	81 11       	cpse	r24, r1
    7788:	f9 cf       	rjmp	.-14     	; 0x777c <CDC_Task+0x450>
    778a:	15 c0       	rjmp	.+42     	; 0x77b6 <CDC_Task+0x48a>
    778c:	80 91 e8 00 	lds	r24, 0x00E8
    7790:	8e 77       	andi	r24, 0x7E	; 126
    7792:	80 93 e8 00 	sts	0x00E8, r24
    7796:	03 c0       	rjmp	.+6      	; 0x779e <CDC_Task+0x472>
    7798:	8e b3       	in	r24, 0x1e	; 30
	}
	#endif
	else if (Command != 27)
    779a:	88 23       	and	r24, r24
    779c:	61 f0       	breq	.+24     	; 0x77b6 <CDC_Task+0x48a>
    779e:	80 91 e8 00 	lds	r24, 0x00E8
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    77a2:	80 ff       	sbrs	r24, 0
    77a4:	f9 cf       	rjmp	.-14     	; 0x7798 <CDC_Task+0x46c>
			 *          on its direction.
			 */
			static inline bool Endpoint_IsReadWriteAllowed(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsReadWriteAllowed(void)
			{
				return ((UEINTX & (1 << RWAL)) ? true : false);
    77a6:	84 e0       	ldi	r24, 0x04	; 4
    77a8:	80 93 e9 00 	sts	0x00E9, r24
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
    77ac:	80 91 e8 00 	lds	r24, 0x00E8
    77b0:	8b 77       	andi	r24, 0x7B	; 123
    77b2:	80 93 e8 00 	sts	0x00E8, r24

	/* Send the endpoint data to the host */
	Endpoint_ClearIN();

	/* If a full endpoint's worth of data was sent, we need to send an empty packet afterwards to signal end of transfer */
	if (IsEndpointFull)
    77b6:	df 91       	pop	r29
			 *  \return Boolean \c true if the current endpoint is ready for an IN packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsINReady(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsINReady(void)
			{
				return ((UEINTX & (1 << TXINI)) ? true : false);
    77b8:	cf 91       	pop	r28
    77ba:	ff 90       	pop	r15
	{
		while (!(Endpoint_IsINReady()))
    77bc:	ef 90       	pop	r14
    77be:	df 90       	pop	r13
		{
			if (USB_DeviceState == DEVICE_STATE_Unattached)
    77c0:	cf 90       	pop	r12
    77c2:	bf 90       	pop	r11
    77c4:	af 90       	pop	r10
    77c6:	9f 90       	pop	r9
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
    77c8:	8f 90       	pop	r8
    77ca:	7f 90       	pop	r7
    77cc:	6f 90       	pop	r6
    77ce:	5f 90       	pop	r5
    77d0:	4f 90       	pop	r4
    77d2:	08 95       	ret

000077d4 <main>:
	}

	/* Wait until the data has been sent to the host */
	while (!(Endpoint_IsINReady()))
	{
		if (USB_DeviceState == DEVICE_STATE_Unattached)
    77d4:	cf 93       	push	r28
    77d6:	8f ef       	ldi	r24, 0xFF	; 255
    77d8:	8a b9       	out	0x0a, r24	; 10
			 *  \return Boolean \c true if the current endpoint is ready for an IN packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsINReady(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsINReady(void)
			{
				return ((UEINTX & (1 << TXINI)) ? true : false);
    77da:	80 91 00 08 	lds	r24, 0x0800

		Endpoint_ClearIN();
	}

	/* Wait until the data has been sent to the host */
	while (!(Endpoint_IsINReady()))
    77de:	90 91 01 08 	lds	r25, 0x0801
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    77e2:	10 92 01 08 	sts	0x0801, r1
    77e6:	10 92 00 08 	sts	0x0800, r1
			 */
			static inline void Endpoint_ClearOUT(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearOUT(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << RXOUTI) | (1 << FIFOCON));
    77ea:	84 b7       	in	r24, 0x34	; 52
    77ec:	14 be       	out	0x34, r1	; 52
    77ee:	88 e1       	ldi	r24, 0x18	; 24
    77f0:	0f b6       	in	r0, 0x3f	; 63
	/* Select the OUT endpoint */
	Endpoint_SelectEndpoint(CDC_RX_EPNUM);

	/* Acknowledge the command from the host */
	Endpoint_ClearOUT();
}
    77f2:	f8 94       	cli
    77f4:	80 93 60 00 	sts	0x0060, r24
    77f8:	10 92 60 00 	sts	0x0060, r1
    77fc:	0f be       	out	0x3f, r0	; 63
    77fe:	eb dc       	rcall	.-1578   	; 0x71d6 <SetupHardware>
    7800:	80 e4       	ldi	r24, 0x40	; 64
    7802:	90 e0       	ldi	r25, 0x00	; 0
    7804:	50 d3       	rcall	.+1696   	; 0x7ea6 <__eerd_byte_m32u4>
    7806:	81 30       	cpi	r24, 0x01	; 1
    7808:	29 f4       	brne	.+10     	; 0x7814 <main+0x40>
    780a:	53 9a       	sbi	0x0a, 3	; 10
    780c:	54 9a       	sbi	0x0a, 4	; 10
    780e:	52 9a       	sbi	0x0a, 2	; 10
	
	boot_setting_nc = eeprom_read_byte( (uint8_t*) 0x40);
	  
	if( boot_setting_nc  == 0x01)
	  { // We need to boot the NC, we are in FW update mode.
	      NC_BOOT_PINS_SETUP();
    7810:	5b 98       	cbi	0x0b, 3	; 11
    7812:	06 c0       	rjmp	.+12     	; 0x7820 <main+0x4c>
	      NC_uSD();// This is uSD boot mode.
    7814:	82 30       	cpi	r24, 0x02	; 2
    7816:	71 f4       	brne	.+28     	; 0x7834 <main+0x60>
	      _delay_ms(100);
	      TURN_ON_NC();
	  }
	
	else if ( boot_setting_nc == 0x02)
    7818:	53 9a       	sbi	0x0a, 3	; 10
    781a:	54 9a       	sbi	0x0a, 4	; 10
	  { // We need to boot the NC, we are in FW update mode. 
		  NC_BOOT_PINS_SETUP();
    781c:	52 9a       	sbi	0x0a, 2	; 10
    781e:	5b 9a       	sbi	0x0b, 3	; 11
    7820:	2f ef       	ldi	r18, 0xFF	; 255
		  NC_eMMC(); // This is emmc boot mode. 
    7822:	81 ee       	ldi	r24, 0xE1	; 225
    7824:	94 e0       	ldi	r25, 0x04	; 4
    7826:	21 50       	subi	r18, 0x01	; 1
    7828:	80 40       	sbci	r24, 0x00	; 0
    782a:	90 40       	sbci	r25, 0x00	; 0
    782c:	e1 f7       	brne	.-8      	; 0x7826 <main+0x52>
    782e:	00 c0       	rjmp	.+0      	; 0x7830 <main+0x5c>
    7830:	00 00       	nop
    7832:	c0 dc       	rcall	.-1664   	; 0x71b4 <TURN_ON_NC>
    7834:	2f ef       	ldi	r18, 0xFF	; 255
		  _delay_ms(100);
		  TURN_ON_NC();
    7836:	8f e4       	ldi	r24, 0x4F	; 79
    7838:	93 ec       	ldi	r25, 0xC3	; 195
    783a:	21 50       	subi	r18, 0x01	; 1
    783c:	80 40       	sbci	r24, 0x00	; 0
    783e:	90 40       	sbci	r25, 0x00	; 0
    7840:	e1 f7       	brne	.-8      	; 0x783a <main+0x66>
    7842:	00 c0       	rjmp	.+0      	; 0x7844 <main+0x70>
    7844:	00 00       	nop
    7846:	78 94       	sei
    7848:	10 92 a7 01 	sts	0x01A7, r1
	  }
	  
	_delay_ms(4000);
	
	/* Enable global interrupts so that the USB stack can function */
	sei();
    784c:	10 92 a6 01 	sts	0x01A6, r1
	Timeout = 0;
    7850:	c0 e1       	ldi	r28, 0x10	; 16
    7852:	80 91 02 01 	lds	r24, 0x0102
	
	while (RunBootloader)
	{
		NC_eMMC();
		PORTD = (0x10);
    7856:	88 23       	and	r24, r24
	
	/* Enable global interrupts so that the USB stack can function */
	sei();
	Timeout = 0;
	
	while (RunBootloader)
    7858:	79 f0       	breq	.+30     	; 0x7878 <main+0xa4>
    785a:	5b 9a       	sbi	0x0b, 3	; 11
    785c:	cb b9       	out	0x0b, r28	; 11
    785e:	66 dd       	rcall	.-1332   	; 0x732c <CDC_Task>
	{
		NC_eMMC();
    7860:	0b d3       	rcall	.+1558   	; 0x7e78 <USB_USBTask>
		PORTD = (0x10);
    7862:	80 91 a6 01 	lds	r24, 0x01A6
		CDC_Task();
    7866:	90 91 a7 01 	lds	r25, 0x01A7
		USB_USBTask();
    786a:	81 34       	cpi	r24, 0x41	; 65
		/* Time out and start the sketch if one is present */
		if (Timeout > TIMEOUT_PERIOD)
    786c:	9f 41       	sbci	r25, 0x1F	; 31
    786e:	10 f0       	brcs	.+4      	; 0x7874 <main+0xa0>
    7870:	10 92 02 01 	sts	0x0102, r1
    7874:	8a dc       	rcall	.-1772   	; 0x718a <LEDPulse>
    7876:	ed cf       	rjmp	.-38     	; 0x7852 <main+0x7e>
    7878:	80 91 e0 00 	lds	r24, 0x00E0
			RunBootloader = false;
    787c:	81 60       	ori	r24, 0x01	; 1
		LEDPulse();
    787e:	80 93 e0 00 	sts	0x00E0, r24
    7882:	70 dc       	rcall	.-1824   	; 0x7164 <StartSketch>
			 *  enumerating the device once attached until \ref USB_Attach() is called.
			 */
			static inline void USB_Detach(void) ATTR_ALWAYS_INLINE;
			static inline void USB_Detach(void)
			{
				UDCON  |=  (1 << DETACH);
    7884:	80 e0       	ldi	r24, 0x00	; 0
    7886:	90 e0       	ldi	r25, 0x00	; 0
    7888:	cf 91       	pop	r28
    788a:	08 95       	ret

0000788c <CALLBACK_USB_GetDescriptor>:
 */
uint16_t CALLBACK_USB_GetDescriptor(const uint16_t wValue,
                                    const uint8_t wIndex,
                                    const void** const DescriptorAddress)
{
	const uint8_t  DescriptorType   = (wValue >> 8);
    788c:	29 2f       	mov	r18, r25
    788e:	30 e0       	ldi	r19, 0x00	; 0
	const uint8_t  DescriptorNumber = (wValue & 0xFF);

	const void* Address = NULL;
	uint16_t    Size    = NO_DESCRIPTOR;

	switch (DescriptorType)
    7890:	22 30       	cpi	r18, 0x02	; 2
    7892:	31 05       	cpc	r19, r1
    7894:	39 f0       	breq	.+14     	; 0x78a4 <CALLBACK_USB_GetDescriptor+0x18>
    7896:	23 30       	cpi	r18, 0x03	; 3
    7898:	31 05       	cpc	r19, r1
    789a:	49 f0       	breq	.+18     	; 0x78ae <CALLBACK_USB_GetDescriptor+0x22>
    789c:	21 30       	cpi	r18, 0x01	; 1
    789e:	31 05       	cpc	r19, r1
    78a0:	61 f4       	brne	.+24     	; 0x78ba <CALLBACK_USB_GetDescriptor+0x2e>
    78a2:	10 c0       	rjmp	.+32     	; 0x78c4 <CALLBACK_USB_GetDescriptor+0x38>
			Address = &DeviceDescriptor;
			Size    = sizeof(USB_Descriptor_Device_t);
			break;
		case DTYPE_Configuration:
			Address = &ConfigurationDescriptor;
			Size    = sizeof(USB_Descriptor_Configuration_t);
    78a4:	8e e3       	ldi	r24, 0x3E	; 62
    78a6:	90 e0       	ldi	r25, 0x00	; 0
		case DTYPE_Device:
			Address = &DeviceDescriptor;
			Size    = sizeof(USB_Descriptor_Device_t);
			break;
		case DTYPE_Configuration:
			Address = &ConfigurationDescriptor;
    78a8:	2c e4       	ldi	r18, 0x4C	; 76
    78aa:	31 e0       	ldi	r19, 0x01	; 1
			Size    = sizeof(USB_Descriptor_Configuration_t);
			break;
    78ac:	1e c0       	rjmp	.+60     	; 0x78ea <CALLBACK_USB_GetDescriptor+0x5e>
		case DTYPE_String:
			if (!(DescriptorNumber))
    78ae:	88 23       	and	r24, r24
    78b0:	71 f0       	breq	.+28     	; 0x78ce <CALLBACK_USB_GetDescriptor+0x42>
			{
				Address = &LanguageString;
				Size    = LanguageString.Header.Size;
			}
			else if (DescriptorNumber == DeviceDescriptor.ProductStrIndex) 
    78b2:	81 30       	cpi	r24, 0x01	; 1
    78b4:	89 f0       	breq	.+34     	; 0x78d8 <CALLBACK_USB_GetDescriptor+0x4c>
			{
				Address = &ProductString;
				Size    = ProductString.Header.Size;
			} else if (DescriptorNumber == DeviceDescriptor.ManufacturerStrIndex)
    78b6:	82 30       	cpi	r24, 0x02	; 2
    78b8:	a1 f0       	breq	.+40     	; 0x78e2 <CALLBACK_USB_GetDescriptor+0x56>
{
	const uint8_t  DescriptorType   = (wValue >> 8);
	const uint8_t  DescriptorNumber = (wValue & 0xFF);

	const void* Address = NULL;
	uint16_t    Size    = NO_DESCRIPTOR;
    78ba:	80 e0       	ldi	r24, 0x00	; 0
    78bc:	90 e0       	ldi	r25, 0x00	; 0
                                    const void** const DescriptorAddress)
{
	const uint8_t  DescriptorType   = (wValue >> 8);
	const uint8_t  DescriptorNumber = (wValue & 0xFF);

	const void* Address = NULL;
    78be:	20 e0       	ldi	r18, 0x00	; 0
    78c0:	30 e0       	ldi	r19, 0x00	; 0
    78c2:	13 c0       	rjmp	.+38     	; 0x78ea <CALLBACK_USB_GetDescriptor+0x5e>

	switch (DescriptorType)
	{
		case DTYPE_Device:
			Address = &DeviceDescriptor;
			Size    = sizeof(USB_Descriptor_Device_t);
    78c4:	82 e1       	ldi	r24, 0x12	; 18
    78c6:	90 e0       	ldi	r25, 0x00	; 0
	uint16_t    Size    = NO_DESCRIPTOR;

	switch (DescriptorType)
	{
		case DTYPE_Device:
			Address = &DeviceDescriptor;
    78c8:	2a e8       	ldi	r18, 0x8A	; 138
    78ca:	31 e0       	ldi	r19, 0x01	; 1
    78cc:	0e c0       	rjmp	.+28     	; 0x78ea <CALLBACK_USB_GetDescriptor+0x5e>
			break;
		case DTYPE_String:
			if (!(DescriptorNumber))
			{
				Address = &LanguageString;
				Size    = LanguageString.Header.Size;
    78ce:	84 e0       	ldi	r24, 0x04	; 4
    78d0:	90 e0       	ldi	r25, 0x00	; 0
			Size    = sizeof(USB_Descriptor_Configuration_t);
			break;
		case DTYPE_String:
			if (!(DescriptorNumber))
			{
				Address = &LanguageString;
    78d2:	28 e4       	ldi	r18, 0x48	; 72
    78d4:	31 e0       	ldi	r19, 0x01	; 1
    78d6:	09 c0       	rjmp	.+18     	; 0x78ea <CALLBACK_USB_GetDescriptor+0x5e>
				Size    = LanguageString.Header.Size;
			}
			else if (DescriptorNumber == DeviceDescriptor.ProductStrIndex) 
			{
				Address = &ProductString;
				Size    = ProductString.Header.Size;
    78d8:	82 e2       	ldi	r24, 0x22	; 34
    78da:	90 e0       	ldi	r25, 0x00	; 0
				Address = &LanguageString;
				Size    = LanguageString.Header.Size;
			}
			else if (DescriptorNumber == DeviceDescriptor.ProductStrIndex) 
			{
				Address = &ProductString;
    78dc:	24 e2       	ldi	r18, 0x24	; 36
    78de:	31 e0       	ldi	r19, 0x01	; 1
    78e0:	04 c0       	rjmp	.+8      	; 0x78ea <CALLBACK_USB_GetDescriptor+0x5e>
				Size    = ProductString.Header.Size;
			} else if (DescriptorNumber == DeviceDescriptor.ManufacturerStrIndex)
			{
				Address = &ManufNameString;
				Size	= ManufNameString.Header.Size;
    78e2:	88 e1       	ldi	r24, 0x18	; 24
    78e4:	90 e0       	ldi	r25, 0x00	; 0
			{
				Address = &ProductString;
				Size    = ProductString.Header.Size;
			} else if (DescriptorNumber == DeviceDescriptor.ManufacturerStrIndex)
			{
				Address = &ManufNameString;
    78e6:	2a e0       	ldi	r18, 0x0A	; 10
    78e8:	31 e0       	ldi	r19, 0x01	; 1
			}

			break;
	}

	*DescriptorAddress = Address;
    78ea:	fa 01       	movw	r30, r20
    78ec:	31 83       	std	Z+1, r19	; 0x01
    78ee:	20 83       	st	Z, r18
	return Size;
}
    78f0:	08 95       	ret

000078f2 <Endpoint_ConfigureEndpoint_Prv>:
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    78f2:	80 93 e9 00 	sts	0x00E9, r24
			 *  \note Endpoints must first be configured properly via \ref Endpoint_ConfigureEndpoint().
			 */
			static inline void Endpoint_EnableEndpoint(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_EnableEndpoint(void)
			{
				UECONX |= (1 << EPEN);
    78f6:	eb ee       	ldi	r30, 0xEB	; 235
    78f8:	f0 e0       	ldi	r31, 0x00	; 0
    78fa:	80 81       	ld	r24, Z
    78fc:	81 60       	ori	r24, 0x01	; 1
    78fe:	80 83       	st	Z, r24
{
#if defined(CONTROL_ONLY_DEVICE) || defined(ORDERED_EP_CONFIG)
	Endpoint_SelectEndpoint(Number);
	Endpoint_EnableEndpoint();

	UECFG1X = 0;
    7900:	ed ee       	ldi	r30, 0xED	; 237
    7902:	f0 e0       	ldi	r31, 0x00	; 0
    7904:	10 82       	st	Z, r1
	UECFG0X = UECFG0XData;
    7906:	60 93 ec 00 	sts	0x00EC, r22
	UECFG1X = UECFG1XData;
    790a:	40 83       	st	Z, r20
			 *  \return Boolean \c true if the currently selected endpoint has been configured, \c false otherwise.
			 */
			static inline bool Endpoint_IsConfigured(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsConfigured(void)
			{
				return ((UESTA0X & (1 << CFGOK)) ? true : false);
    790c:	80 91 ee 00 	lds	r24, 0x00EE
	}
	
	Endpoint_SelectEndpoint(Number);
	return true;
#endif
}
    7910:	88 1f       	adc	r24, r24
    7912:	88 27       	eor	r24, r24
    7914:	88 1f       	adc	r24, r24
    7916:	08 95       	ret

00007918 <Endpoint_ClearStatusStage>:
	}
}

void Endpoint_ClearStatusStage(void)
{
	if (USB_ControlRequest.bmRequestType & REQDIR_DEVICETOHOST)
    7918:	80 91 b4 01 	lds	r24, 0x01B4
    791c:	87 fd       	sbrc	r24, 7
    791e:	05 c0       	rjmp	.+10     	; 0x792a <Endpoint_ClearStatusStage+0x12>
			 *  \return Boolean \c true if the current endpoint is ready for an IN packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsINReady(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsINReady(void)
			{
				return ((UEINTX & (1 << TXINI)) ? true : false);
    7920:	80 91 e8 00 	lds	r24, 0x00E8

		Endpoint_ClearOUT();
	}
	else
	{
		while (!(Endpoint_IsINReady()))
    7924:	80 ff       	sbrs	r24, 0
    7926:	0d c0       	rjmp	.+26     	; 0x7942 <Endpoint_ClearStatusStage+0x2a>
    7928:	10 c0       	rjmp	.+32     	; 0x794a <Endpoint_ClearStatusStage+0x32>
			 *  \return Boolean \c true if current endpoint is has received an OUT packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsOUTReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsOUTReceived(void)
			{
				return ((UEINTX & (1 << RXOUTI)) ? true : false);
    792a:	80 91 e8 00 	lds	r24, 0x00E8

void Endpoint_ClearStatusStage(void)
{
	if (USB_ControlRequest.bmRequestType & REQDIR_DEVICETOHOST)
	{
		while (!(Endpoint_IsOUTReceived()))
    792e:	82 fd       	sbrc	r24, 2
    7930:	04 c0       	rjmp	.+8      	; 0x793a <Endpoint_ClearStatusStage+0x22>
		{
			if (USB_DeviceState == DEVICE_STATE_Unattached)
    7932:	8e b3       	in	r24, 0x1e	; 30
    7934:	81 11       	cpse	r24, r1
    7936:	f9 cf       	rjmp	.-14     	; 0x792a <Endpoint_ClearStatusStage+0x12>
    7938:	08 95       	ret
			 */
			static inline void Endpoint_ClearOUT(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearOUT(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << RXOUTI) | (1 << FIFOCON));
    793a:	80 91 e8 00 	lds	r24, 0x00E8
    793e:	8b 77       	andi	r24, 0x7B	; 123
    7940:	07 c0       	rjmp	.+14     	; 0x7950 <Endpoint_ClearStatusStage+0x38>
	}
	else
	{
		while (!(Endpoint_IsINReady()))
		{
			if (USB_DeviceState == DEVICE_STATE_Unattached)
    7942:	8e b3       	in	r24, 0x1e	; 30
    7944:	81 11       	cpse	r24, r1
    7946:	ec cf       	rjmp	.-40     	; 0x7920 <Endpoint_ClearStatusStage+0x8>
    7948:	08 95       	ret
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
    794a:	80 91 e8 00 	lds	r24, 0x00E8
    794e:	8e 77       	andi	r24, 0x7E	; 126
    7950:	80 93 e8 00 	sts	0x00E8, r24
    7954:	08 95       	ret

00007956 <USB_ResetInterface>:

	USB_IsInitialized = false;
}

void USB_ResetInterface(void)
{
    7956:	0f 93       	push	r16
    7958:	1f 93       	push	r17
    795a:	cf 93       	push	r28
    795c:	df 93       	push	r29
	#if defined(USB_CAN_BE_BOTH)
	bool UIDModeSelectEnabled = ((UHWCON & (1 << UIDE)) != 0);
	#endif

	USB_INT_DisableAllInterrupts();
    795e:	41 d0       	rcall	.+130    	; 0x79e2 <USB_INT_DisableAllInterrupts>
    7960:	48 d0       	rcall	.+144    	; 0x79f2 <USB_INT_ClearAllInterrupts>
	USB_INT_ClearAllInterrupts();
    7962:	c8 ed       	ldi	r28, 0xD8	; 216
    7964:	d0 e0       	ldi	r29, 0x00	; 0
			}

			static inline void USB_Controller_Reset(void) ATTR_ALWAYS_INLINE;
			static inline void USB_Controller_Reset(void)
			{
				USBCON &= ~(1 << USBE);
    7966:	88 81       	ld	r24, Y
    7968:	8f 77       	andi	r24, 0x7F	; 127
    796a:	88 83       	st	Y, r24
    796c:	88 81       	ld	r24, Y
    796e:	80 68       	ori	r24, 0x80	; 128
				USBCON |=  (1 << USBE);
    7970:	88 83       	st	Y, r24
    7972:	88 81       	ld	r24, Y
    7974:	8f 7d       	andi	r24, 0xDF	; 223
			}

			static inline void USB_CLK_Unfreeze(void) ATTR_ALWAYS_INLINE;
			static inline void USB_CLK_Unfreeze(void)
			{
				USBCON  &= ~(1 << FRZCLK);
    7976:	88 83       	st	Y, r24
    7978:	19 bc       	out	0x29, r1	; 41
    797a:	1e ba       	out	0x1e, r1	; 30
			}

			static inline void USB_PLL_Off(void) ATTR_ALWAYS_INLINE;
			static inline void USB_PLL_Off(void)
			{
				PLLCSR = 0;
    797c:	10 92 b2 01 	sts	0x01B2, r1

#if defined(USB_CAN_BE_DEVICE)
static void USB_Init_Device(void)
{
	USB_DeviceState                 = DEVICE_STATE_Unattached;
	USB_Device_ConfigurationNumber  = 0;
    7980:	00 ee       	ldi	r16, 0xE0	; 224
    7982:	10 e0       	ldi	r17, 0x00	; 0
			}

			static inline void USB_Device_SetFullSpeed(void) ATTR_ALWAYS_INLINE;
			static inline void USB_Device_SetFullSpeed(void)
			{
				UDCON &= ~(1 << LSM);
    7984:	f8 01       	movw	r30, r16
    7986:	80 81       	ld	r24, Z
    7988:	8b 7f       	andi	r24, 0xFB	; 251
    798a:	80 83       	st	Z, r24
    798c:	88 81       	ld	r24, Y
    798e:	81 60       	ori	r24, 0x01	; 1
			{
				switch (Interrupt)
				{
					#if (defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR))
					case USB_INT_VBUSTI:
						USBCON |= (1 << VBUSTE);
    7990:	88 83       	st	Y, r24
    7992:	42 e0       	ldi	r20, 0x02	; 2
    7994:	60 e0       	ldi	r22, 0x00	; 0
			                                              const uint8_t Type,
			                                              const uint8_t Direction,
			                                              const uint16_t Size,
			                                              const uint8_t Banks)
			{
				return Endpoint_ConfigureEndpoint_Prv(Number, ((Type << EPTYPE0) | (Direction ? (1 << EPDIR) : 0)),
    7996:	80 e0       	ldi	r24, 0x00	; 0
    7998:	ac df       	rcall	.-168    	; 0x78f2 <Endpoint_ConfigureEndpoint_Prv>
    799a:	e1 ee       	ldi	r30, 0xE1	; 225
    799c:	f0 e0       	ldi	r31, 0x00	; 0
    799e:	80 81       	ld	r24, Z
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						UDINT  &= ~(1 << WAKEUPI);
						break;
					case USB_INT_SUSPI:
						UDINT  &= ~(1 << SUSPI);
    79a0:	8e 7f       	andi	r24, 0xFE	; 254
    79a2:	80 83       	st	Z, r24
    79a4:	e2 ee       	ldi	r30, 0xE2	; 226
    79a6:	f0 e0       	ldi	r31, 0x00	; 0
    79a8:	80 81       	ld	r24, Z
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						UDIEN  |= (1 << WAKEUPE);
						break;
					case USB_INT_SUSPI:
						UDIEN  |= (1 << SUSPE);
    79aa:	81 60       	ori	r24, 0x01	; 1
    79ac:	80 83       	st	Z, r24
    79ae:	80 81       	ld	r24, Z
    79b0:	88 60       	ori	r24, 0x08	; 8
    79b2:	80 83       	st	Z, r24
						break;
					case USB_INT_EORSTI:
						UDIEN  |= (1 << EORSTE);
    79b4:	f8 01       	movw	r30, r16
    79b6:	80 81       	ld	r24, Z
    79b8:	8e 7f       	andi	r24, 0xFE	; 254
			 *  register and despite the datasheet making no mention of its requirement in host mode.
			 */
			static inline void USB_Attach(void) ATTR_ALWAYS_INLINE;
			static inline void USB_Attach(void)
			{
				UDCON  &= ~(1 << DETACH);
    79ba:	80 83       	st	Z, r24
    79bc:	88 81       	ld	r24, Y
    79be:	80 61       	ori	r24, 0x10	; 16
    79c0:	88 83       	st	Y, r24

			#if defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR)
			static inline void USB_OTGPAD_On(void) ATTR_ALWAYS_INLINE;
			static inline void USB_OTGPAD_On(void)
			{
				USBCON  |=  (1 << OTGPADE);
    79c2:	df 91       	pop	r29
    79c4:	cf 91       	pop	r28
    79c6:	1f 91       	pop	r17
	}

	#if (defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR))
	USB_OTGPAD_On();
	#endif
}
    79c8:	0f 91       	pop	r16
    79ca:	08 95       	ret

000079cc <USB_Init>:
    79cc:	e7 ed       	ldi	r30, 0xD7	; 215
    79ce:	f0 e0       	ldi	r31, 0x00	; 0
    79d0:	80 81       	ld	r24, Z

			static inline void USB_REG_On(void) ATTR_ALWAYS_INLINE;
			static inline void USB_REG_On(void)
			{
			#if defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR)
				UHWCON  |=  (1 << UVREGE);
    79d2:	81 60       	ori	r24, 0x01	; 1
    79d4:	80 83       	st	Z, r24
	  USB_REG_Off();

	if (!(USB_Options & USB_OPT_MANUAL_PLL))
	{
		#if defined(USB_SERIES_4_AVR)
		PLLFRQ = ((1 << PLLUSB) | (1 << PDIV3) | (1 << PDIV1));
    79d6:	8a e4       	ldi	r24, 0x4A	; 74
    79d8:	82 bf       	out	0x32, r24	; 50
		UHWCON &= ~(1 << UIDE);
		USB_CurrentMode = Mode;
	}
	#endif

	USB_IsInitialized = true;
    79da:	81 e0       	ldi	r24, 0x01	; 1
    79dc:	80 93 b3 01 	sts	0x01B3, r24

	USB_ResetInterface();
    79e0:	ba cf       	rjmp	.-140    	; 0x7956 <USB_ResetInterface>

000079e2 <USB_INT_DisableAllInterrupts>:
void USB_INT_DisableAllInterrupts(void)
{
	#if defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR)
	USBCON &= ~((1 << VBUSTE) | (1 << IDTE));
	#elif defined(USB_SERIES_4_AVR)
	USBCON &= ~(1 << VBUSTE);
    79e2:	e8 ed       	ldi	r30, 0xD8	; 216
    79e4:	f0 e0       	ldi	r31, 0x00	; 0
    79e6:	80 81       	ld	r24, Z
    79e8:	8e 7f       	andi	r24, 0xFE	; 254
    79ea:	80 83       	st	Z, r24
	#if defined(USB_CAN_BE_HOST)
	UHIEN   = 0;
	#endif

	#if defined(USB_CAN_BE_DEVICE)
	UDIEN   = 0;
    79ec:	10 92 e2 00 	sts	0x00E2, r1
    79f0:	08 95       	ret

000079f2 <USB_INT_ClearAllInterrupts>:
}

void USB_INT_ClearAllInterrupts(void)
{
	#if defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR)
	USBINT = 0;
    79f2:	10 92 da 00 	sts	0x00DA, r1
	#if defined(USB_CAN_BE_HOST)
	UHINT  = 0;
	#endif

	#if defined(USB_CAN_BE_DEVICE)
	UDINT  = 0;
    79f6:	10 92 e1 00 	sts	0x00E1, r1
    79fa:	08 95       	ret

000079fc <__vector_10>:
	#endif
}

ISR(USB_GEN_vect, ISR_BLOCK)
{
    79fc:	1f 92       	push	r1
    79fe:	0f 92       	push	r0
    7a00:	0f b6       	in	r0, 0x3f	; 63
    7a02:	0f 92       	push	r0
    7a04:	11 24       	eor	r1, r1
    7a06:	2f 93       	push	r18
    7a08:	3f 93       	push	r19
    7a0a:	4f 93       	push	r20
    7a0c:	5f 93       	push	r21
    7a0e:	6f 93       	push	r22
    7a10:	7f 93       	push	r23
    7a12:	8f 93       	push	r24
    7a14:	9f 93       	push	r25
    7a16:	af 93       	push	r26
    7a18:	bf 93       	push	r27
    7a1a:	ef 93       	push	r30
    7a1c:	ff 93       	push	r31
			{
				switch (Interrupt)
				{
					#if (defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR))
					case USB_INT_VBUSTI:
						return (USBINT & (1 << VBUSTI));
    7a1e:	80 91 da 00 	lds	r24, 0x00DA
		EVENT_USB_Device_StartOfFrame();
	}
	#endif

	#if defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR)
	if (USB_INT_HasOccurred(USB_INT_VBUSTI) && USB_INT_IsEnabled(USB_INT_VBUSTI))
    7a22:	80 ff       	sbrs	r24, 0
    7a24:	1b c0       	rjmp	.+54     	; 0x7a5c <__vector_10+0x60>
			{
				switch (Interrupt)
				{
					#if (defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR))
					case USB_INT_VBUSTI:
						return (USBCON & (1 << VBUSTE));
    7a26:	80 91 d8 00 	lds	r24, 0x00D8
    7a2a:	80 ff       	sbrs	r24, 0
    7a2c:	17 c0       	rjmp	.+46     	; 0x7a5c <__vector_10+0x60>
			{
				switch (Interrupt)
				{
					#if (defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR))
					case USB_INT_VBUSTI:
						USBINT &= ~(1 << VBUSTI);
    7a2e:	80 91 da 00 	lds	r24, 0x00DA
    7a32:	8e 7f       	andi	r24, 0xFE	; 254
    7a34:	80 93 da 00 	sts	0x00DA, r24
				 *  \return Boolean \c true if the VBUS line is currently detecting power from a host, \c false otherwise.
				 */
				static inline bool USB_VBUS_GetStatus(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
				static inline bool USB_VBUS_GetStatus(void)
				{
					return ((USBSTA & (1 << VBUS)) ? true : false);
    7a38:	80 91 d9 00 	lds	r24, 0x00D9
	{
		USB_INT_Clear(USB_INT_VBUSTI);

		if (USB_VBUS_GetStatus())
    7a3c:	80 ff       	sbrs	r24, 0
    7a3e:	0b c0       	rjmp	.+22     	; 0x7a56 <__vector_10+0x5a>

		/* Inline Functions: */
			static inline void USB_PLL_On(void) ATTR_ALWAYS_INLINE;
			static inline void USB_PLL_On(void)
			{
				PLLCSR = USB_PLL_PSC;
    7a40:	80 e1       	ldi	r24, 0x10	; 16
    7a42:	89 bd       	out	0x29, r24	; 41
				PLLCSR = (USB_PLL_PSC | (1 << PLLE));
    7a44:	82 e1       	ldi	r24, 0x12	; 18
    7a46:	89 bd       	out	0x29, r24	; 41
		{
			if (!(USB_Options & USB_OPT_MANUAL_PLL))
			{
				USB_PLL_On();
				while (!(USB_PLL_IsReady()));
    7a48:	09 b4       	in	r0, 0x29	; 41
    7a4a:	00 fe       	sbrs	r0, 0
    7a4c:	fd cf       	rjmp	.-6      	; 0x7a48 <__vector_10+0x4c>
			}

			USB_DeviceState = DEVICE_STATE_Powered;
    7a4e:	81 e0       	ldi	r24, 0x01	; 1
    7a50:	8e bb       	out	0x1e, r24	; 30
			EVENT_USB_Device_Connect();
    7a52:	11 d2       	rcall	.+1058   	; 0x7e76 <USB_Event_Stub>
    7a54:	03 c0       	rjmp	.+6      	; 0x7a5c <__vector_10+0x60>
    7a56:	19 bc       	out	0x29, r1	; 41
			}

			static inline void USB_PLL_Off(void) ATTR_ALWAYS_INLINE;
			static inline void USB_PLL_Off(void)
			{
				PLLCSR = 0;
    7a58:	1e ba       	out	0x1e, r1	; 30
		else
		{
			if (!(USB_Options & USB_OPT_MANUAL_PLL))
			  USB_PLL_Off();

			USB_DeviceState = DEVICE_STATE_Unattached;
    7a5a:	0d d2       	rcall	.+1050   	; 0x7e76 <USB_Event_Stub>
			EVENT_USB_Device_Disconnect();
    7a5c:	80 91 e1 00 	lds	r24, 0x00E1
					#endif
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						return (UDINT  & (1 << WAKEUPI));
					case USB_INT_SUSPI:
						return (UDINT  & (1 << SUSPI));
    7a60:	80 ff       	sbrs	r24, 0
    7a62:	17 c0       	rjmp	.+46     	; 0x7a92 <__vector_10+0x96>
		}
	}
	#endif

	if (USB_INT_HasOccurred(USB_INT_SUSPI) && USB_INT_IsEnabled(USB_INT_SUSPI))
    7a64:	80 91 e2 00 	lds	r24, 0x00E2
					#endif
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						return (UDIEN  & (1 << WAKEUPE));
					case USB_INT_SUSPI:
						return (UDIEN  & (1 << SUSPE));
    7a68:	80 ff       	sbrs	r24, 0
    7a6a:	13 c0       	rjmp	.+38     	; 0x7a92 <__vector_10+0x96>
    7a6c:	80 91 e2 00 	lds	r24, 0x00E2
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						UDIEN  &= ~(1 << WAKEUPE);
						break;
					case USB_INT_SUSPI:
						UDIEN  &= ~(1 << SUSPE);
    7a70:	8e 7f       	andi	r24, 0xFE	; 254
    7a72:	80 93 e2 00 	sts	0x00E2, r24
    7a76:	80 91 e2 00 	lds	r24, 0x00E2
						USBCON |= (1 << IDTE);
						break;
					#endif
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						UDIEN  |= (1 << WAKEUPE);
    7a7a:	80 61       	ori	r24, 0x10	; 16
    7a7c:	80 93 e2 00 	sts	0x00E2, r24
    7a80:	80 91 d8 00 	lds	r24, 0x00D8
			#endif

			static inline void USB_CLK_Freeze(void) ATTR_ALWAYS_INLINE;
			static inline void USB_CLK_Freeze(void)
			{
				USBCON  |=  (1 << FRZCLK);
    7a84:	80 62       	ori	r24, 0x20	; 32
    7a86:	80 93 d8 00 	sts	0x00D8, r24
    7a8a:	19 bc       	out	0x29, r1	; 41
    7a8c:	85 e0       	ldi	r24, 0x05	; 5
			}

			static inline void USB_PLL_Off(void) ATTR_ALWAYS_INLINE;
			static inline void USB_PLL_Off(void)
			{
				PLLCSR = 0;
    7a8e:	8e bb       	out	0x1e, r24	; 30

		#if defined(USB_SERIES_2_AVR) && !defined(NO_LIMITED_CONTROLLER_CONNECT)
		USB_DeviceState = DEVICE_STATE_Unattached;
		EVENT_USB_Device_Disconnect();
		#else
		USB_DeviceState = DEVICE_STATE_Suspended;
    7a90:	f2 d1       	rcall	.+996    	; 0x7e76 <USB_Event_Stub>
    7a92:	80 91 e1 00 	lds	r24, 0x00E1
		EVENT_USB_Device_Suspend();
    7a96:	84 ff       	sbrs	r24, 4
					case USB_INT_IDTI:
						return (USBINT & (1 << IDTI));
					#endif
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						return (UDINT  & (1 << WAKEUPI));
    7a98:	2c c0       	rjmp	.+88     	; 0x7af2 <__vector_10+0xf6>
    7a9a:	80 91 e2 00 	lds	r24, 0x00E2
		#endif
	}

	if (USB_INT_HasOccurred(USB_INT_WAKEUPI) && USB_INT_IsEnabled(USB_INT_WAKEUPI))
    7a9e:	84 ff       	sbrs	r24, 4
					case USB_INT_IDTI:
						return (USBCON & (1 << IDTE));
					#endif
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						return (UDIEN  & (1 << WAKEUPE));
    7aa0:	28 c0       	rjmp	.+80     	; 0x7af2 <__vector_10+0xf6>
    7aa2:	80 e1       	ldi	r24, 0x10	; 16
    7aa4:	89 bd       	out	0x29, r24	; 41
    7aa6:	82 e1       	ldi	r24, 0x12	; 18

		/* Inline Functions: */
			static inline void USB_PLL_On(void) ATTR_ALWAYS_INLINE;
			static inline void USB_PLL_On(void)
			{
				PLLCSR = USB_PLL_PSC;
    7aa8:	89 bd       	out	0x29, r24	; 41
    7aaa:	09 b4       	in	r0, 0x29	; 41
				PLLCSR = (USB_PLL_PSC | (1 << PLLE));
    7aac:	00 fe       	sbrs	r0, 0
    7aae:	fd cf       	rjmp	.-6      	; 0x7aaa <__vector_10+0xae>
	{
		if (!(USB_Options & USB_OPT_MANUAL_PLL))
		{
			USB_PLL_On();
			while (!(USB_PLL_IsReady()));
    7ab0:	80 91 d8 00 	lds	r24, 0x00D8
    7ab4:	8f 7d       	andi	r24, 0xDF	; 223
			}

			static inline void USB_CLK_Unfreeze(void) ATTR_ALWAYS_INLINE;
			static inline void USB_CLK_Unfreeze(void)
			{
				USBCON  &= ~(1 << FRZCLK);
    7ab6:	80 93 d8 00 	sts	0x00D8, r24
    7aba:	80 91 e1 00 	lds	r24, 0x00E1
    7abe:	8f 7e       	andi	r24, 0xEF	; 239
						USBINT &= ~(1 << IDTI);
						break;
					#endif
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						UDINT  &= ~(1 << WAKEUPI);
    7ac0:	80 93 e1 00 	sts	0x00E1, r24
    7ac4:	80 91 e2 00 	lds	r24, 0x00E2
    7ac8:	8f 7e       	andi	r24, 0xEF	; 239
						USBCON &= ~(1 << IDTE);
						break;
					#endif
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						UDIEN  &= ~(1 << WAKEUPE);
    7aca:	80 93 e2 00 	sts	0x00E2, r24
    7ace:	80 91 e2 00 	lds	r24, 0x00E2
    7ad2:	81 60       	ori	r24, 0x01	; 1
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						UDIEN  |= (1 << WAKEUPE);
						break;
					case USB_INT_SUSPI:
						UDIEN  |= (1 << SUSPE);
    7ad4:	80 93 e2 00 	sts	0x00E2, r24
    7ad8:	80 91 b2 01 	lds	r24, 0x01B2
    7adc:	81 11       	cpse	r24, r1
		USB_INT_Clear(USB_INT_WAKEUPI);

		USB_INT_Disable(USB_INT_WAKEUPI);
		USB_INT_Enable(USB_INT_SUSPI);

		if (USB_Device_ConfigurationNumber)
    7ade:	04 c0       	rjmp	.+8      	; 0x7ae8 <__vector_10+0xec>
    7ae0:	80 91 e3 00 	lds	r24, 0x00E3
    7ae4:	87 ff       	sbrs	r24, 7
			}

			static inline bool USB_Device_IsAddressSet(void) ATTR_ALWAYS_INLINE ATTR_WARN_UNUSED_RESULT;
			static inline bool USB_Device_IsAddressSet(void)
			{
				return (UDADDR & (1 << ADDEN));
    7ae6:	02 c0       	rjmp	.+4      	; 0x7aec <__vector_10+0xf0>
    7ae8:	84 e0       	ldi	r24, 0x04	; 4
		  USB_DeviceState = DEVICE_STATE_Configured;
		else
		  USB_DeviceState = (USB_Device_IsAddressSet()) ? DEVICE_STATE_Configured : DEVICE_STATE_Powered;
    7aea:	01 c0       	rjmp	.+2      	; 0x7aee <__vector_10+0xf2>
    7aec:	81 e0       	ldi	r24, 0x01	; 1
    7aee:	8e bb       	out	0x1e, r24	; 30
    7af0:	c2 d1       	rcall	.+900    	; 0x7e76 <USB_Event_Stub>
    7af2:	80 91 e1 00 	lds	r24, 0x00E1

		#if defined(USB_SERIES_2_AVR) && !defined(NO_LIMITED_CONTROLLER_CONNECT)
		EVENT_USB_Device_Connect();
		#else
		EVENT_USB_Device_WakeUp();
    7af6:	83 ff       	sbrs	r24, 3
    7af8:	21 c0       	rjmp	.+66     	; 0x7b3c <__vector_10+0x140>
					case USB_INT_WAKEUPI:
						return (UDINT  & (1 << WAKEUPI));
					case USB_INT_SUSPI:
						return (UDINT  & (1 << SUSPI));
					case USB_INT_EORSTI:
						return (UDINT  & (1 << EORSTI));
    7afa:	80 91 e2 00 	lds	r24, 0x00E2
		#endif
	}

	if (USB_INT_HasOccurred(USB_INT_EORSTI) && USB_INT_IsEnabled(USB_INT_EORSTI))
    7afe:	83 ff       	sbrs	r24, 3
    7b00:	1d c0       	rjmp	.+58     	; 0x7b3c <__vector_10+0x140>
					case USB_INT_WAKEUPI:
						return (UDIEN  & (1 << WAKEUPE));
					case USB_INT_SUSPI:
						return (UDIEN  & (1 << SUSPE));
					case USB_INT_EORSTI:
						return (UDIEN  & (1 << EORSTE));
    7b02:	80 91 e1 00 	lds	r24, 0x00E1
    7b06:	87 7f       	andi	r24, 0xF7	; 247
    7b08:	80 93 e1 00 	sts	0x00E1, r24
						break;
					case USB_INT_SUSPI:
						UDINT  &= ~(1 << SUSPI);
						break;
					case USB_INT_EORSTI:
						UDINT  &= ~(1 << EORSTI);
    7b0c:	82 e0       	ldi	r24, 0x02	; 2
    7b0e:	8e bb       	out	0x1e, r24	; 30
    7b10:	10 92 b2 01 	sts	0x01B2, r1
	{
		USB_INT_Clear(USB_INT_EORSTI);

		USB_DeviceState                = DEVICE_STATE_Default;
    7b14:	80 91 e1 00 	lds	r24, 0x00E1
		USB_Device_ConfigurationNumber = 0;
    7b18:	8e 7f       	andi	r24, 0xFE	; 254
    7b1a:	80 93 e1 00 	sts	0x00E1, r24
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						UDINT  &= ~(1 << WAKEUPI);
						break;
					case USB_INT_SUSPI:
						UDINT  &= ~(1 << SUSPI);
    7b1e:	80 91 e2 00 	lds	r24, 0x00E2
    7b22:	8e 7f       	andi	r24, 0xFE	; 254
    7b24:	80 93 e2 00 	sts	0x00E2, r24
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						UDIEN  &= ~(1 << WAKEUPE);
						break;
					case USB_INT_SUSPI:
						UDIEN  &= ~(1 << SUSPE);
    7b28:	80 91 e2 00 	lds	r24, 0x00E2
    7b2c:	80 61       	ori	r24, 0x10	; 16
    7b2e:	80 93 e2 00 	sts	0x00E2, r24
						USBCON |= (1 << IDTE);
						break;
					#endif
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						UDIEN  |= (1 << WAKEUPE);
    7b32:	42 e0       	ldi	r20, 0x02	; 2
    7b34:	60 e0       	ldi	r22, 0x00	; 0
    7b36:	80 e0       	ldi	r24, 0x00	; 0
    7b38:	dc de       	rcall	.-584    	; 0x78f2 <Endpoint_ConfigureEndpoint_Prv>
			                                              const uint8_t Type,
			                                              const uint8_t Direction,
			                                              const uint16_t Size,
			                                              const uint8_t Banks)
			{
				return Endpoint_ConfigureEndpoint_Prv(Number, ((Type << EPTYPE0) | (Direction ? (1 << EPDIR) : 0)),
    7b3a:	9d d1       	rcall	.+826    	; 0x7e76 <USB_Event_Stub>
    7b3c:	ff 91       	pop	r31
    7b3e:	ef 91       	pop	r30
    7b40:	bf 91       	pop	r27
    7b42:	af 91       	pop	r26

		#if defined(INTERRUPT_CONTROL_ENDPOINT)
		USB_INT_Enable(USB_INT_RXSTPI);
		#endif

		EVENT_USB_Device_Reset();
    7b44:	9f 91       	pop	r25
    7b46:	8f 91       	pop	r24
		USB_ResetInterface();

		EVENT_USB_UIDChange();
	}
	#endif
}
    7b48:	7f 91       	pop	r23
    7b4a:	6f 91       	pop	r22
    7b4c:	5f 91       	pop	r21
    7b4e:	4f 91       	pop	r20
    7b50:	3f 91       	pop	r19
    7b52:	2f 91       	pop	r18
    7b54:	0f 90       	pop	r0
    7b56:	0f be       	out	0x3f, r0	; 63
    7b58:	0f 90       	pop	r0
    7b5a:	1f 90       	pop	r1
    7b5c:	18 95       	reti

00007b5e <Endpoint_Write_Control_Stream_LE>:
                            uint16_t Length)
{
	uint8_t* DataStream     = ((uint8_t*)Buffer + TEMPLATE_BUFFER_OFFSET(Length));
	bool     LastPacketFull = false;

	if (Length > USB_ControlRequest.wLength)
    7b5e:	20 91 ba 01 	lds	r18, 0x01BA
    7b62:	30 91 bb 01 	lds	r19, 0x01BB
    7b66:	26 17       	cp	r18, r22
    7b68:	37 07       	cpc	r19, r23
    7b6a:	48 f0       	brcs	.+18     	; 0x7b7e <Endpoint_Write_Control_Stream_LE+0x20>
	  Length = USB_ControlRequest.wLength;
	else if (!(Length))
    7b6c:	61 15       	cp	r22, r1
    7b6e:	71 05       	cpc	r23, r1
    7b70:	39 f4       	brne	.+14     	; 0x7b80 <Endpoint_Write_Control_Stream_LE+0x22>
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
    7b72:	20 91 e8 00 	lds	r18, 0x00E8
    7b76:	2e 77       	andi	r18, 0x7E	; 126
    7b78:	20 93 e8 00 	sts	0x00E8, r18
    7b7c:	01 c0       	rjmp	.+2      	; 0x7b80 <Endpoint_Write_Control_Stream_LE+0x22>
    7b7e:	b9 01       	movw	r22, r18
    7b80:	fc 01       	movw	r30, r24
    7b82:	20 e0       	ldi	r18, 0x00	; 0
	  Endpoint_ClearIN();

	while (Length || LastPacketFull)
    7b84:	61 15       	cp	r22, r1
    7b86:	71 05       	cpc	r23, r1
    7b88:	a1 f1       	breq	.+104    	; 0x7bf2 <Endpoint_Write_Control_Stream_LE+0x94>
	{
		uint8_t USB_DeviceState_LCL = USB_DeviceState;
    7b8a:	8e b3       	in	r24, 0x1e	; 30

		if (USB_DeviceState_LCL == DEVICE_STATE_Unattached)
    7b8c:	88 23       	and	r24, r24
    7b8e:	e1 f1       	breq	.+120    	; 0x7c08 <Endpoint_Write_Control_Stream_LE+0xaa>
		  return ENDPOINT_RWCSTREAM_DeviceDisconnected;
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
    7b90:	85 30       	cpi	r24, 0x05	; 5
    7b92:	e1 f1       	breq	.+120    	; 0x7c0c <Endpoint_Write_Control_Stream_LE+0xae>
			 *  \return Boolean \c true if the selected endpoint has received a SETUP packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsSETUPReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsSETUPReceived(void)
			{
				return ((UEINTX & (1 << RXSTPI)) ? true : false);
    7b94:	80 91 e8 00 	lds	r24, 0x00E8
		  return ENDPOINT_RWCSTREAM_BusSuspended;
		else if (Endpoint_IsSETUPReceived())
    7b98:	83 fd       	sbrc	r24, 3
    7b9a:	34 c0       	rjmp	.+104    	; 0x7c04 <Endpoint_Write_Control_Stream_LE+0xa6>
			 *  \return Boolean \c true if current endpoint is has received an OUT packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsOUTReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsOUTReceived(void)
			{
				return ((UEINTX & (1 << RXOUTI)) ? true : false);
    7b9c:	80 91 e8 00 	lds	r24, 0x00E8
		  return ENDPOINT_RWCSTREAM_HostAborted;
		else if (Endpoint_IsOUTReceived())
    7ba0:	82 ff       	sbrs	r24, 2
    7ba2:	06 c0       	rjmp	.+12     	; 0x7bb0 <Endpoint_Write_Control_Stream_LE+0x52>
    7ba4:	80 91 e8 00 	lds	r24, 0x00E8
			LastPacketFull = (BytesInEndpoint == USB_Device_ControlEndpointSize);
			Endpoint_ClearIN();
		}
	}

	while (!(Endpoint_IsOUTReceived()))
    7ba8:	82 ff       	sbrs	r24, 2
    7baa:	26 c0       	rjmp	.+76     	; 0x7bf8 <Endpoint_Write_Control_Stream_LE+0x9a>
		  return ENDPOINT_RWCSTREAM_DeviceDisconnected;
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
		  return ENDPOINT_RWCSTREAM_BusSuspended;
	}

	return ENDPOINT_RWCSTREAM_NoError;
    7bac:	80 e0       	ldi	r24, 0x00	; 0
    7bae:	08 95       	ret
			 *  \return Boolean \c true if the current endpoint is ready for an IN packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsINReady(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsINReady(void)
			{
				return ((UEINTX & (1 << TXINI)) ? true : false);
    7bb0:	80 91 e8 00 	lds	r24, 0x00E8
		else if (Endpoint_IsSETUPReceived())
		  return ENDPOINT_RWCSTREAM_HostAborted;
		else if (Endpoint_IsOUTReceived())
		  break;

		if (Endpoint_IsINReady())
    7bb4:	80 ff       	sbrs	r24, 0
    7bb6:	e6 cf       	rjmp	.-52     	; 0x7b84 <Endpoint_Write_Control_Stream_LE+0x26>
			static inline uint16_t Endpoint_BytesInEndpoint(void)
			{
				#if defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR)
					return UEBCX;
				#elif defined(USB_SERIES_4_AVR)
					return (((uint16_t)UEBCHX << 8) | UEBCLX);
    7bb8:	20 91 f3 00 	lds	r18, 0x00F3
    7bbc:	80 91 f2 00 	lds	r24, 0x00F2
    7bc0:	90 e0       	ldi	r25, 0x00	; 0
    7bc2:	92 2b       	or	r25, r18
		{
			uint16_t BytesInEndpoint = Endpoint_BytesInEndpoint();

			while (Length && (BytesInEndpoint < USB_Device_ControlEndpointSize))
    7bc4:	61 15       	cp	r22, r1
    7bc6:	71 05       	cpc	r23, r1
    7bc8:	51 f0       	breq	.+20     	; 0x7bde <Endpoint_Write_Control_Stream_LE+0x80>
    7bca:	88 30       	cpi	r24, 0x08	; 8
    7bcc:	91 05       	cpc	r25, r1
    7bce:	38 f4       	brcc	.+14     	; 0x7bde <Endpoint_Write_Control_Stream_LE+0x80>
			{
				TEMPLATE_TRANSFER_BYTE(DataStream);
    7bd0:	21 91       	ld	r18, Z+
			 *  \param[in] Data  Data to write into the the currently selected endpoint's FIFO buffer.
			 */
			static inline void Endpoint_Write_8(const uint8_t Data) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_Write_8(const uint8_t Data)
			{
				UEDATX = Data;
    7bd2:	20 93 f1 00 	sts	0x00F1, r18
				TEMPLATE_BUFFER_MOVE(DataStream, 1);
				Length--;
    7bd6:	61 50       	subi	r22, 0x01	; 1
    7bd8:	71 09       	sbc	r23, r1
				BytesInEndpoint++;
    7bda:	01 96       	adiw	r24, 0x01	; 1
    7bdc:	f3 cf       	rjmp	.-26     	; 0x7bc4 <Endpoint_Write_Control_Stream_LE+0x66>
			}

			LastPacketFull = (BytesInEndpoint == USB_Device_ControlEndpointSize);
    7bde:	21 e0       	ldi	r18, 0x01	; 1
    7be0:	08 97       	sbiw	r24, 0x08	; 8
    7be2:	09 f0       	breq	.+2      	; 0x7be6 <Endpoint_Write_Control_Stream_LE+0x88>
    7be4:	20 e0       	ldi	r18, 0x00	; 0
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
    7be6:	80 91 e8 00 	lds	r24, 0x00E8
    7bea:	8e 77       	andi	r24, 0x7E	; 126
    7bec:	80 93 e8 00 	sts	0x00E8, r24
    7bf0:	c9 cf       	rjmp	.-110    	; 0x7b84 <Endpoint_Write_Control_Stream_LE+0x26>
	if (Length > USB_ControlRequest.wLength)
	  Length = USB_ControlRequest.wLength;
	else if (!(Length))
	  Endpoint_ClearIN();

	while (Length || LastPacketFull)
    7bf2:	21 11       	cpse	r18, r1
    7bf4:	ca cf       	rjmp	.-108    	; 0x7b8a <Endpoint_Write_Control_Stream_LE+0x2c>
    7bf6:	d6 cf       	rjmp	.-84     	; 0x7ba4 <Endpoint_Write_Control_Stream_LE+0x46>
		}
	}

	while (!(Endpoint_IsOUTReceived()))
	{
		uint8_t USB_DeviceState_LCL = USB_DeviceState;
    7bf8:	8e b3       	in	r24, 0x1e	; 30

		if (USB_DeviceState_LCL == DEVICE_STATE_Unattached)
    7bfa:	88 23       	and	r24, r24
    7bfc:	29 f0       	breq	.+10     	; 0x7c08 <Endpoint_Write_Control_Stream_LE+0xaa>
		  return ENDPOINT_RWCSTREAM_DeviceDisconnected;
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
    7bfe:	85 30       	cpi	r24, 0x05	; 5
    7c00:	89 f6       	brne	.-94     	; 0x7ba4 <Endpoint_Write_Control_Stream_LE+0x46>
    7c02:	04 c0       	rjmp	.+8      	; 0x7c0c <Endpoint_Write_Control_Stream_LE+0xae>
		if (USB_DeviceState_LCL == DEVICE_STATE_Unattached)
		  return ENDPOINT_RWCSTREAM_DeviceDisconnected;
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
		  return ENDPOINT_RWCSTREAM_BusSuspended;
		else if (Endpoint_IsSETUPReceived())
		  return ENDPOINT_RWCSTREAM_HostAborted;
    7c04:	81 e0       	ldi	r24, 0x01	; 1
    7c06:	08 95       	ret
	while (Length || LastPacketFull)
	{
		uint8_t USB_DeviceState_LCL = USB_DeviceState;

		if (USB_DeviceState_LCL == DEVICE_STATE_Unattached)
		  return ENDPOINT_RWCSTREAM_DeviceDisconnected;
    7c08:	82 e0       	ldi	r24, 0x02	; 2
    7c0a:	08 95       	ret
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
		  return ENDPOINT_RWCSTREAM_BusSuspended;
    7c0c:	83 e0       	ldi	r24, 0x03	; 3
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
		  return ENDPOINT_RWCSTREAM_BusSuspended;
	}

	return ENDPOINT_RWCSTREAM_NoError;
}
    7c0e:	08 95       	ret

00007c10 <Endpoint_Read_Control_Stream_LE>:
uint8_t TEMPLATE_FUNC_NAME (void* const Buffer,
                            uint16_t Length)
{
	uint8_t* DataStream = ((uint8_t*)Buffer + TEMPLATE_BUFFER_OFFSET(Length));

	if (!(Length))
    7c10:	61 15       	cp	r22, r1
    7c12:	71 05       	cpc	r23, r1
    7c14:	29 f4       	brne	.+10     	; 0x7c20 <Endpoint_Read_Control_Stream_LE+0x10>
			 */
			static inline void Endpoint_ClearOUT(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearOUT(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << RXOUTI) | (1 << FIFOCON));
    7c16:	20 91 e8 00 	lds	r18, 0x00E8
    7c1a:	2b 77       	andi	r18, 0x7B	; 123
    7c1c:	20 93 e8 00 	sts	0x00E8, r18
	  Endpoint_ClearOUT();

	while (Length)
    7c20:	61 15       	cp	r22, r1
    7c22:	71 05       	cpc	r23, r1
    7c24:	31 f1       	breq	.+76     	; 0x7c72 <Endpoint_Read_Control_Stream_LE+0x62>
	{
		uint8_t USB_DeviceState_LCL = USB_DeviceState;
    7c26:	2e b3       	in	r18, 0x1e	; 30

		if (USB_DeviceState_LCL == DEVICE_STATE_Unattached)
    7c28:	22 23       	and	r18, r18
    7c2a:	61 f1       	breq	.+88     	; 0x7c84 <Endpoint_Read_Control_Stream_LE+0x74>
		  return ENDPOINT_RWCSTREAM_DeviceDisconnected;
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
    7c2c:	25 30       	cpi	r18, 0x05	; 5
    7c2e:	61 f1       	breq	.+88     	; 0x7c88 <Endpoint_Read_Control_Stream_LE+0x78>
			 *  \return Boolean \c true if the selected endpoint has received a SETUP packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsSETUPReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsSETUPReceived(void)
			{
				return ((UEINTX & (1 << RXSTPI)) ? true : false);
    7c30:	20 91 e8 00 	lds	r18, 0x00E8
		  return ENDPOINT_RWCSTREAM_BusSuspended;
		else if (Endpoint_IsSETUPReceived())
    7c34:	23 fd       	sbrc	r18, 3
    7c36:	22 c0       	rjmp	.+68     	; 0x7c7c <Endpoint_Read_Control_Stream_LE+0x6c>
			 *  \return Boolean \c true if current endpoint is has received an OUT packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsOUTReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsOUTReceived(void)
			{
				return ((UEINTX & (1 << RXOUTI)) ? true : false);
    7c38:	20 91 e8 00 	lds	r18, 0x00E8
		  return ENDPOINT_RWCSTREAM_HostAborted;

		if (Endpoint_IsOUTReceived())
    7c3c:	22 ff       	sbrs	r18, 2
    7c3e:	f3 cf       	rjmp	.-26     	; 0x7c26 <Endpoint_Read_Control_Stream_LE+0x16>
    7c40:	fc 01       	movw	r30, r24
    7c42:	cf 01       	movw	r24, r30
			static inline uint16_t Endpoint_BytesInEndpoint(void)
			{
				#if defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR)
					return UEBCX;
				#elif defined(USB_SERIES_4_AVR)
					return (((uint16_t)UEBCHX << 8) | UEBCLX);
    7c44:	40 91 f3 00 	lds	r20, 0x00F3
    7c48:	20 91 f2 00 	lds	r18, 0x00F2
    7c4c:	30 e0       	ldi	r19, 0x00	; 0
    7c4e:	34 2b       	or	r19, r20
		{
			while (Length && Endpoint_BytesInEndpoint())
    7c50:	23 2b       	or	r18, r19
    7c52:	09 f3       	breq	.-62     	; 0x7c16 <Endpoint_Read_Control_Stream_LE+0x6>
			 *  \return Next byte in the currently selected endpoint's FIFO buffer.
			 */
			static inline uint8_t Endpoint_Read_8(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline uint8_t Endpoint_Read_8(void)
			{
				return UEDATX;
    7c54:	80 91 f1 00 	lds	r24, 0x00F1
			{
				TEMPLATE_TRANSFER_BYTE(DataStream);
    7c58:	81 93       	st	Z+, r24
				TEMPLATE_BUFFER_MOVE(DataStream, 1);
    7c5a:	cf 01       	movw	r24, r30
				Length--;
    7c5c:	61 50       	subi	r22, 0x01	; 1
    7c5e:	71 09       	sbc	r23, r1
		else if (Endpoint_IsSETUPReceived())
		  return ENDPOINT_RWCSTREAM_HostAborted;

		if (Endpoint_IsOUTReceived())
		{
			while (Length && Endpoint_BytesInEndpoint())
    7c60:	61 15       	cp	r22, r1
    7c62:	71 05       	cpc	r23, r1
    7c64:	71 f7       	brne	.-36     	; 0x7c42 <Endpoint_Read_Control_Stream_LE+0x32>
    7c66:	d7 cf       	rjmp	.-82     	; 0x7c16 <Endpoint_Read_Control_Stream_LE+0x6>
		}
	}

	while (!(Endpoint_IsINReady()))
	{
		uint8_t USB_DeviceState_LCL = USB_DeviceState;
    7c68:	8e b3       	in	r24, 0x1e	; 30

		if (USB_DeviceState_LCL == DEVICE_STATE_Unattached)
    7c6a:	88 23       	and	r24, r24
    7c6c:	59 f0       	breq	.+22     	; 0x7c84 <Endpoint_Read_Control_Stream_LE+0x74>
		  return ENDPOINT_RWCSTREAM_DeviceDisconnected;
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
    7c6e:	85 30       	cpi	r24, 0x05	; 5
    7c70:	59 f0       	breq	.+22     	; 0x7c88 <Endpoint_Read_Control_Stream_LE+0x78>
			 *  \return Boolean \c true if the current endpoint is ready for an IN packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsINReady(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsINReady(void)
			{
				return ((UEINTX & (1 << TXINI)) ? true : false);
    7c72:	80 91 e8 00 	lds	r24, 0x00E8

			Endpoint_ClearOUT();
		}
	}

	while (!(Endpoint_IsINReady()))
    7c76:	80 ff       	sbrs	r24, 0
    7c78:	f7 cf       	rjmp	.-18     	; 0x7c68 <Endpoint_Read_Control_Stream_LE+0x58>
    7c7a:	02 c0       	rjmp	.+4      	; 0x7c80 <Endpoint_Read_Control_Stream_LE+0x70>
		if (USB_DeviceState_LCL == DEVICE_STATE_Unattached)
		  return ENDPOINT_RWCSTREAM_DeviceDisconnected;
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
		  return ENDPOINT_RWCSTREAM_BusSuspended;
		else if (Endpoint_IsSETUPReceived())
		  return ENDPOINT_RWCSTREAM_HostAborted;
    7c7c:	81 e0       	ldi	r24, 0x01	; 1
    7c7e:	08 95       	ret
		  return ENDPOINT_RWCSTREAM_DeviceDisconnected;
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
		  return ENDPOINT_RWCSTREAM_BusSuspended;
	}

	return ENDPOINT_RWCSTREAM_NoError;
    7c80:	80 e0       	ldi	r24, 0x00	; 0
    7c82:	08 95       	ret
	while (Length)
	{
		uint8_t USB_DeviceState_LCL = USB_DeviceState;

		if (USB_DeviceState_LCL == DEVICE_STATE_Unattached)
		  return ENDPOINT_RWCSTREAM_DeviceDisconnected;
    7c84:	82 e0       	ldi	r24, 0x02	; 2
    7c86:	08 95       	ret
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
		  return ENDPOINT_RWCSTREAM_BusSuspended;
    7c88:	83 e0       	ldi	r24, 0x03	; 3
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
		  return ENDPOINT_RWCSTREAM_BusSuspended;
	}

	return ENDPOINT_RWCSTREAM_NoError;
}
    7c8a:	08 95       	ret

00007c8c <USB_Device_ProcessControlRequest>:
#if !defined(NO_DEVICE_REMOTE_WAKEUP)
bool    USB_Device_RemoteWakeupEnabled;
#endif

void USB_Device_ProcessControlRequest(void)
{
    7c8c:	0f 93       	push	r16
    7c8e:	1f 93       	push	r17
    7c90:	cf 93       	push	r28
    7c92:	df 93       	push	r29
    7c94:	00 d0       	rcall	.+0      	; 0x7c96 <USB_Device_ProcessControlRequest+0xa>
    7c96:	cd b7       	in	r28, 0x3d	; 61
    7c98:	de b7       	in	r29, 0x3e	; 62
    7c9a:	e4 eb       	ldi	r30, 0xB4	; 180
    7c9c:	f1 e0       	ldi	r31, 0x01	; 1
			 *  \return Next byte in the currently selected endpoint's FIFO buffer.
			 */
			static inline uint8_t Endpoint_Read_8(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline uint8_t Endpoint_Read_8(void)
			{
				return UEDATX;
    7c9e:	80 91 f1 00 	lds	r24, 0x00F1
	USB_ControlRequest.wLength       = Endpoint_Read_16_LE();
	#else
	uint8_t* RequestHeader = (uint8_t*)&USB_ControlRequest;

	for (uint8_t RequestHeaderByte = 0; RequestHeaderByte < sizeof(USB_Request_Header_t); RequestHeaderByte++)
	  *(RequestHeader++) = Endpoint_Read_8();
    7ca2:	81 93       	st	Z+, r24
	USB_ControlRequest.wIndex        = Endpoint_Read_16_LE();
	USB_ControlRequest.wLength       = Endpoint_Read_16_LE();
	#else
	uint8_t* RequestHeader = (uint8_t*)&USB_ControlRequest;

	for (uint8_t RequestHeaderByte = 0; RequestHeaderByte < sizeof(USB_Request_Header_t); RequestHeaderByte++)
    7ca4:	81 e0       	ldi	r24, 0x01	; 1
    7ca6:	ec 3b       	cpi	r30, 0xBC	; 188
    7ca8:	f8 07       	cpc	r31, r24
    7caa:	c9 f7       	brne	.-14     	; 0x7c9e <USB_Device_ProcessControlRequest+0x12>
	  *(RequestHeader++) = Endpoint_Read_8();
	#endif

	EVENT_USB_Device_ControlRequest();
    7cac:	11 db       	rcall	.-2526   	; 0x72d0 <EVENT_USB_Device_ControlRequest>
    7cae:	80 91 e8 00 	lds	r24, 0x00E8
			 *  \return Boolean \c true if the selected endpoint has received a SETUP packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsSETUPReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsSETUPReceived(void)
			{
				return ((UEINTX & (1 << RXSTPI)) ? true : false);
    7cb2:	83 ff       	sbrs	r24, 3

	if (Endpoint_IsSETUPReceived())
    7cb4:	cb c0       	rjmp	.+406    	; 0x7e4c <USB_Device_ProcessControlRequest+0x1c0>
    7cb6:	20 91 b4 01 	lds	r18, 0x01B4
	{
		uint8_t bmRequestType = USB_ControlRequest.bmRequestType;
    7cba:	30 91 b5 01 	lds	r19, 0x01B5

		switch (USB_ControlRequest.bRequest)
    7cbe:	83 2f       	mov	r24, r19
    7cc0:	90 e0       	ldi	r25, 0x00	; 0
    7cc2:	8a 30       	cpi	r24, 0x0A	; 10
    7cc4:	91 05       	cpc	r25, r1
    7cc6:	08 f0       	brcs	.+2      	; 0x7cca <USB_Device_ProcessControlRequest+0x3e>
    7cc8:	c1 c0       	rjmp	.+386    	; 0x7e4c <USB_Device_ProcessControlRequest+0x1c0>
    7cca:	fc 01       	movw	r30, r24
    7ccc:	ea 5a       	subi	r30, 0xAA	; 170
    7cce:	f7 4c       	sbci	r31, 0xC7	; 199
    7cd0:	e4 c0       	rjmp	.+456    	; 0x7e9a <__tablejump2__>
    7cd2:	22 38       	cpi	r18, 0x82	; 130
    7cd4:	09 f0       	breq	.+2      	; 0x7cd8 <USB_Device_ProcessControlRequest+0x4c>
		{
			case REQ_GetStatus:
				if ((bmRequestType == (REQDIR_DEVICETOHOST | REQTYPE_STANDARD | REQREC_DEVICE)) ||
    7cd6:	ba c0       	rjmp	.+372    	; 0x7e4c <USB_Device_ProcessControlRequest+0x1c0>
    7cd8:	80 91 b8 01 	lds	r24, 0x01B8
			#endif
			break;
		#endif
		#if !defined(CONTROL_ONLY_DEVICE)
		case (REQDIR_DEVICETOHOST | REQTYPE_STANDARD | REQREC_ENDPOINT):
			Endpoint_SelectEndpoint((uint8_t)USB_ControlRequest.wIndex & ENDPOINT_EPNUM_MASK);
    7cdc:	87 70       	andi	r24, 0x07	; 7
    7cde:	80 93 e9 00 	sts	0x00E9, r24
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    7ce2:	90 91 eb 00 	lds	r25, 0x00EB
			 *  \return Boolean \c true if the currently selected endpoint is stalled, \c false otherwise.
			 */
			static inline bool Endpoint_IsStalled(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsStalled(void)
			{
				return ((UECONX & (1 << STALLRQ)) ? true : false);
    7ce6:	10 92 e9 00 	sts	0x00E9, r1
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    7cea:	80 91 e8 00 	lds	r24, 0x00E8
			 *  \note This is not applicable for non CONTROL type endpoints.
			 */
			static inline void Endpoint_ClearSETUP(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearSETUP(void)
			{
				UEINTX &= ~(1 << RXSTPI);
    7cee:	87 7f       	andi	r24, 0xF7	; 247
    7cf0:	80 93 e8 00 	sts	0x00E8, r24
    7cf4:	95 fb       	bst	r25, 5
    7cf6:	88 27       	eor	r24, r24
			 *  \return Boolean \c true if the currently selected endpoint is stalled, \c false otherwise.
			 */
			static inline bool Endpoint_IsStalled(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsStalled(void)
			{
				return ((UECONX & (1 << STALLRQ)) ? true : false);
    7cf8:	80 f9       	bld	r24, 0
    7cfa:	80 93 f1 00 	sts	0x00F1, r24
			 *  \param[in] Data  Data to write to the currently selected endpoint's FIFO buffer.
			 */
			static inline void Endpoint_Write_16_LE(const uint16_t Data) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_Write_16_LE(const uint16_t Data)
			{
				UEDATX = (Data & 0xFF);
    7cfe:	10 92 f1 00 	sts	0x00F1, r1
				UEDATX = (Data >> 8);
    7d02:	82 c0       	rjmp	.+260    	; 0x7e08 <USB_Device_ProcessControlRequest+0x17c>
    7d04:	82 2f       	mov	r24, r18
    7d06:	8d 7f       	andi	r24, 0xFD	; 253
				}

				break;
			case REQ_ClearFeature:
			case REQ_SetFeature:
				if ((bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_STANDARD | REQREC_DEVICE)) ||
    7d08:	09 f0       	breq	.+2      	; 0x7d0c <USB_Device_ProcessControlRequest+0x80>
    7d0a:	a0 c0       	rjmp	.+320    	; 0x7e4c <USB_Device_ProcessControlRequest+0x1c0>
    7d0c:	22 30       	cpi	r18, 0x02	; 2
    7d0e:	09 f0       	breq	.+2      	; 0x7d12 <USB_Device_ProcessControlRequest+0x86>
	Endpoint_ClearStatusStage();
}

static void USB_Device_ClearSetFeature(void)
{
	switch (USB_ControlRequest.bmRequestType & CONTROL_REQTYPE_RECIPIENT)
    7d10:	9d c0       	rjmp	.+314    	; 0x7e4c <USB_Device_ProcessControlRequest+0x1c0>
    7d12:	80 91 b6 01 	lds	r24, 0x01B6

			break;
		#endif
		#if !defined(CONTROL_ONLY_DEVICE)
		case REQREC_ENDPOINT:
			if ((uint8_t)USB_ControlRequest.wValue == FEATURE_SEL_EndpointHalt)
    7d16:	81 11       	cpse	r24, r1
    7d18:	24 c0       	rjmp	.+72     	; 0x7d62 <USB_Device_ProcessControlRequest+0xd6>
    7d1a:	20 91 b8 01 	lds	r18, 0x01B8
			{
				uint8_t EndpointIndex = ((uint8_t)USB_ControlRequest.wIndex & ENDPOINT_EPNUM_MASK);
    7d1e:	27 70       	andi	r18, 0x07	; 7
    7d20:	09 f4       	brne	.+2      	; 0x7d24 <USB_Device_ProcessControlRequest+0x98>
    7d22:	94 c0       	rjmp	.+296    	; 0x7e4c <USB_Device_ProcessControlRequest+0x1c0>

				if (EndpointIndex == ENDPOINT_CONTROLEP)
    7d24:	20 93 e9 00 	sts	0x00E9, r18
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    7d28:	80 91 eb 00 	lds	r24, 0x00EB
			 * \return Boolean \c true if the currently selected endpoint is enabled, \c false otherwise.
			 */
			static inline bool Endpoint_IsEnabled(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsEnabled(void)
			{
				return ((UECONX & (1 << EPEN)) ? true : false);
    7d2c:	80 ff       	sbrs	r24, 0
    7d2e:	19 c0       	rjmp	.+50     	; 0x7d62 <USB_Device_ProcessControlRequest+0xd6>
				  return;

				Endpoint_SelectEndpoint(EndpointIndex);

				if (Endpoint_IsEnabled())
    7d30:	80 91 eb 00 	lds	r24, 0x00EB
			 *  \ingroup Group_EndpointPacketManagement_AVR8
			 */
			static inline void Endpoint_StallTransaction(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_StallTransaction(void)
			{
				UECONX |= (1 << STALLRQ);
    7d34:	33 30       	cpi	r19, 0x03	; 3
    7d36:	11 f4       	brne	.+4      	; 0x7d3c <USB_Device_ProcessControlRequest+0xb0>
				{
					if (USB_ControlRequest.bRequest == REQ_SetFeature)
    7d38:	80 62       	ori	r24, 0x20	; 32
    7d3a:	11 c0       	rjmp	.+34     	; 0x7d5e <USB_Device_ProcessControlRequest+0xd2>
    7d3c:	80 61       	ori	r24, 0x10	; 16
    7d3e:	80 93 eb 00 	sts	0x00EB, r24
			 *  \ingroup Group_EndpointPacketManagement_AVR8
			 */
			static inline void Endpoint_ClearStall(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearStall(void)
			{
				UECONX |= (1 << STALLRQC);
    7d42:	81 e0       	ldi	r24, 0x01	; 1
    7d44:	90 e0       	ldi	r25, 0x00	; 0
			 *  \param[in] EndpointNumber Endpoint number whose FIFO buffers are to be reset.
			 */
			static inline void Endpoint_ResetEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ResetEndpoint(const uint8_t EndpointNumber)
			{
				UERST = (1 << EndpointNumber);
    7d46:	02 2e       	mov	r0, r18
    7d48:	01 c0       	rjmp	.+2      	; 0x7d4c <USB_Device_ProcessControlRequest+0xc0>
    7d4a:	88 0f       	add	r24, r24
    7d4c:	0a 94       	dec	r0
    7d4e:	ea f7       	brpl	.-6      	; 0x7d4a <USB_Device_ProcessControlRequest+0xbe>
    7d50:	80 93 ea 00 	sts	0x00EA, r24
    7d54:	10 92 ea 00 	sts	0x00EA, r1
				UERST = 0;
    7d58:	80 91 eb 00 	lds	r24, 0x00EB

			/** Resets the data toggle of the currently selected endpoint. */
			static inline void Endpoint_ResetDataToggle(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ResetDataToggle(void)
			{
				UECONX |= (1 << RSTDT);
    7d5c:	88 60       	ori	r24, 0x08	; 8
    7d5e:	80 93 eb 00 	sts	0x00EB, r24
    7d62:	10 92 e9 00 	sts	0x00E9, r1
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    7d66:	80 91 e8 00 	lds	r24, 0x00E8
			 *  \note This is not applicable for non CONTROL type endpoints.
			 */
			static inline void Endpoint_ClearSETUP(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearSETUP(void)
			{
				UEINTX &= ~(1 << RXSTPI);
    7d6a:	87 7f       	andi	r24, 0xF7	; 247
    7d6c:	50 c0       	rjmp	.+160    	; 0x7e0e <USB_Device_ProcessControlRequest+0x182>
    7d6e:	21 11       	cpse	r18, r1
    7d70:	6d c0       	rjmp	.+218    	; 0x7e4c <USB_Device_ProcessControlRequest+0x1c0>
					USB_Device_ClearSetFeature();
				}

				break;
			case REQ_SetAddress:
				if (bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_STANDARD | REQREC_DEVICE))
    7d72:	10 91 b6 01 	lds	r17, 0x01B6
	}
}

static void USB_Device_SetAddress(void)
{
	uint8_t    DeviceAddress    = (USB_ControlRequest.wValue & 0x7F);
    7d76:	1f 77       	andi	r17, 0x7F	; 127
    7d78:	0f b7       	in	r16, 0x3f	; 63
    7d7a:	f8 94       	cli
			static inline uint_reg_t GetGlobalInterruptMask(void)
			{
				GCC_MEMORY_BARRIER();

				#if (ARCH == ARCH_AVR8)
				return SREG;
    7d7c:	80 91 e8 00 	lds	r24, 0x00E8
    7d80:	87 7f       	andi	r24, 0xF7	; 247
    7d82:	80 93 e8 00 	sts	0x00E8, r24
    7d86:	c8 dd       	rcall	.-1136   	; 0x7918 <Endpoint_ClearStatusStage>
    7d88:	80 91 e8 00 	lds	r24, 0x00E8
	uint_reg_t CurrentGlobalInt = GetGlobalInterruptMask();
	GlobalInterruptDisable();
				
	Endpoint_ClearSETUP();

	Endpoint_ClearStatusStage();
    7d8c:	80 ff       	sbrs	r24, 0
			 *  \return Boolean \c true if the current endpoint is ready for an IN packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsINReady(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsINReady(void)
			{
				return ((UEINTX & (1 << TXINI)) ? true : false);
    7d8e:	fc cf       	rjmp	.-8      	; 0x7d88 <USB_Device_ProcessControlRequest+0xfc>
    7d90:	80 91 e3 00 	lds	r24, 0x00E3

	while (!(Endpoint_IsINReady()));
    7d94:	80 78       	andi	r24, 0x80	; 128
			#endif

			static inline void USB_Device_SetDeviceAddress(const uint8_t Address) ATTR_ALWAYS_INLINE;
			static inline void USB_Device_SetDeviceAddress(const uint8_t Address)
			{
				uint8_t Temp = (UDADDR & (1 << ADDEN)) | (Address & 0x7F);
    7d96:	81 2b       	or	r24, r17
    7d98:	80 93 e3 00 	sts	0x00E3, r24
    7d9c:	80 68       	ori	r24, 0x80	; 128

				UDADDR = Temp;
    7d9e:	80 93 e3 00 	sts	0x00E3, r24
				UDADDR = Temp | (1 << ADDEN);
    7da2:	11 23       	and	r17, r17
    7da4:	11 f0       	breq	.+4      	; 0x7daa <USB_Device_ProcessControlRequest+0x11e>
    7da6:	83 e0       	ldi	r24, 0x03	; 3

	USB_Device_SetDeviceAddress(DeviceAddress);
	USB_DeviceState = (DeviceAddress) ? DEVICE_STATE_Addressed : DEVICE_STATE_Default;
    7da8:	01 c0       	rjmp	.+2      	; 0x7dac <USB_Device_ProcessControlRequest+0x120>
    7daa:	82 e0       	ldi	r24, 0x02	; 2
    7dac:	8e bb       	out	0x1e, r24	; 30
    7dae:	0f bf       	out	0x3f, r16	; 63
    7db0:	4d c0       	rjmp	.+154    	; 0x7e4c <USB_Device_ProcessControlRequest+0x1c0>
    7db2:	20 58       	subi	r18, 0x80	; 128
			static inline void SetGlobalInterruptMask(const uint_reg_t GlobalIntState)
			{
				GCC_MEMORY_BARRIER();

				#if (ARCH == ARCH_AVR8)
				SREG = GlobalIntState;
    7db4:	22 30       	cpi	r18, 0x02	; 2
				  __builtin_csrf(AVR32_SR_GM_OFFSET);
				#elif (ARCH == ARCH_XMEGA)
				SREG = GlobalIntState;				
				#endif
				
				GCC_MEMORY_BARRIER();
    7db6:	08 f0       	brcs	.+2      	; 0x7dba <USB_Device_ProcessControlRequest+0x12e>
				if (bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_STANDARD | REQREC_DEVICE))
				  USB_Device_SetAddress();

				break;
			case REQ_GetDescriptor:
				if ((bmRequestType == (REQDIR_DEVICETOHOST | REQTYPE_STANDARD | REQREC_DEVICE)) ||
    7db8:	49 c0       	rjmp	.+146    	; 0x7e4c <USB_Device_ProcessControlRequest+0x1c0>
    7dba:	ae 01       	movw	r20, r28
    7dbc:	4f 5f       	subi	r20, 0xFF	; 255
    7dbe:	5f 4f       	sbci	r21, 0xFF	; 255
		USB_Device_GetInternalSerialDescriptor();
		return;
	}
	#endif

	if ((DescriptorSize = CALLBACK_USB_GetDescriptor(USB_ControlRequest.wValue, USB_ControlRequest.wIndex,
    7dc0:	60 91 b8 01 	lds	r22, 0x01B8
    7dc4:	80 91 b6 01 	lds	r24, 0x01B6
    7dc8:	90 91 b7 01 	lds	r25, 0x01B7
    7dcc:	5f dd       	rcall	.-1346   	; 0x788c <CALLBACK_USB_GetDescriptor>
    7dce:	00 97       	sbiw	r24, 0x00	; 0
    7dd0:	09 f4       	brne	.+2      	; 0x7dd4 <USB_Device_ProcessControlRequest+0x148>
    7dd2:	3c c0       	rjmp	.+120    	; 0x7e4c <USB_Device_ProcessControlRequest+0x1c0>
    7dd4:	20 91 e8 00 	lds	r18, 0x00E8
    7dd8:	27 7f       	andi	r18, 0xF7	; 247
    7dda:	20 93 e8 00 	sts	0x00E8, r18
			 *  \note This is not applicable for non CONTROL type endpoints.
			 */
			static inline void Endpoint_ClearSETUP(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearSETUP(void)
			{
				UEINTX &= ~(1 << RXSTPI);
    7dde:	bc 01       	movw	r22, r24
    7de0:	89 81       	ldd	r24, Y+1	; 0x01
    7de2:	9a 81       	ldd	r25, Y+2	; 0x02
    7de4:	bc de       	rcall	.-648    	; 0x7b5e <Endpoint_Write_Control_Stream_LE>
	}

	Endpoint_ClearSETUP();

	#if defined(USE_RAM_DESCRIPTORS) || !defined(ARCH_HAS_MULTI_ADDRESS_SPACE)
	Endpoint_Write_Control_Stream_LE(DescriptorPointer, DescriptorSize);
    7de6:	80 91 e8 00 	lds	r24, 0x00E8
    7dea:	8b 77       	andi	r24, 0x7B	; 123
    7dec:	80 93 e8 00 	sts	0x00E8, r24
			 */
			static inline void Endpoint_ClearOUT(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearOUT(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << RXOUTI) | (1 << FIFOCON));
    7df0:	2d c0       	rjmp	.+90     	; 0x7e4c <USB_Device_ProcessControlRequest+0x1c0>
    7df2:	20 38       	cpi	r18, 0x80	; 128
    7df4:	59 f5       	brne	.+86     	; 0x7e4c <USB_Device_ProcessControlRequest+0x1c0>
    7df6:	80 91 e8 00 	lds	r24, 0x00E8
    7dfa:	87 7f       	andi	r24, 0xF7	; 247
					USB_Device_GetDescriptor();
				}

				break;
			case REQ_GetConfiguration:
				if (bmRequestType == (REQDIR_DEVICETOHOST | REQTYPE_STANDARD | REQREC_DEVICE))
    7dfc:	80 93 e8 00 	sts	0x00E8, r24
			 *  \note This is not applicable for non CONTROL type endpoints.
			 */
			static inline void Endpoint_ClearSETUP(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearSETUP(void)
			{
				UEINTX &= ~(1 << RXSTPI);
    7e00:	80 91 b2 01 	lds	r24, 0x01B2
    7e04:	80 93 f1 00 	sts	0x00F1, r24
    7e08:	80 91 e8 00 	lds	r24, 0x00E8

static void USB_Device_GetConfiguration(void)
{
	Endpoint_ClearSETUP();

	Endpoint_Write_8(USB_Device_ConfigurationNumber);
    7e0c:	8e 77       	andi	r24, 0x7E	; 126
			 *  \param[in] Data  Data to write into the the currently selected endpoint's FIFO buffer.
			 */
			static inline void Endpoint_Write_8(const uint8_t Data) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_Write_8(const uint8_t Data)
			{
				UEDATX = Data;
    7e0e:	80 93 e8 00 	sts	0x00E8, r24
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
    7e12:	82 dd       	rcall	.-1276   	; 0x7918 <Endpoint_ClearStatusStage>
    7e14:	1b c0       	rjmp	.+54     	; 0x7e4c <USB_Device_ProcessControlRequest+0x1c0>
    7e16:	21 11       	cpse	r18, r1
    7e18:	19 c0       	rjmp	.+50     	; 0x7e4c <USB_Device_ProcessControlRequest+0x1c0>
    7e1a:	90 91 b6 01 	lds	r25, 0x01B6
	Endpoint_ClearIN();

	Endpoint_ClearStatusStage();
    7e1e:	92 30       	cpi	r25, 0x02	; 2
    7e20:	a8 f4       	brcc	.+42     	; 0x7e4c <USB_Device_ProcessControlRequest+0x1c0>
				if (bmRequestType == (REQDIR_DEVICETOHOST | REQTYPE_STANDARD | REQREC_DEVICE))
				  USB_Device_GetConfiguration();

				break;
			case REQ_SetConfiguration:
				if (bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_STANDARD | REQREC_DEVICE))
    7e22:	80 91 e8 00 	lds	r24, 0x00E8
}

static void USB_Device_SetConfiguration(void)
{
	#if defined(FIXED_NUM_CONFIGURATIONS)
	if ((uint8_t)USB_ControlRequest.wValue > FIXED_NUM_CONFIGURATIONS)
    7e26:	87 7f       	andi	r24, 0xF7	; 247
    7e28:	80 93 e8 00 	sts	0x00E8, r24
    7e2c:	90 93 b2 01 	sts	0x01B2, r25
			 *  \note This is not applicable for non CONTROL type endpoints.
			 */
			static inline void Endpoint_ClearSETUP(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearSETUP(void)
			{
				UEINTX &= ~(1 << RXSTPI);
    7e30:	73 dd       	rcall	.-1306   	; 0x7918 <Endpoint_ClearStatusStage>
    7e32:	80 91 b2 01 	lds	r24, 0x01B2
    7e36:	81 11       	cpse	r24, r1
	#endif
	#endif

	Endpoint_ClearSETUP();

	USB_Device_ConfigurationNumber = (uint8_t)USB_ControlRequest.wValue;
    7e38:	04 c0       	rjmp	.+8      	; 0x7e42 <USB_Device_ProcessControlRequest+0x1b6>
    7e3a:	80 91 e3 00 	lds	r24, 0x00E3

	Endpoint_ClearStatusStage();
    7e3e:	87 ff       	sbrs	r24, 7

	if (USB_Device_ConfigurationNumber)
    7e40:	02 c0       	rjmp	.+4      	; 0x7e46 <USB_Device_ProcessControlRequest+0x1ba>
    7e42:	84 e0       	ldi	r24, 0x04	; 4
    7e44:	01 c0       	rjmp	.+2      	; 0x7e48 <USB_Device_ProcessControlRequest+0x1bc>
    7e46:	81 e0       	ldi	r24, 0x01	; 1
			}

			static inline bool USB_Device_IsAddressSet(void) ATTR_ALWAYS_INLINE ATTR_WARN_UNUSED_RESULT;
			static inline bool USB_Device_IsAddressSet(void)
			{
				return (UDADDR & (1 << ADDEN));
    7e48:	8e bb       	out	0x1e, r24	; 30
    7e4a:	36 da       	rcall	.-2964   	; 0x72b8 <EVENT_USB_Device_ConfigurationChanged>
	  USB_DeviceState = DEVICE_STATE_Configured;
	else
	  USB_DeviceState = (USB_Device_IsAddressSet()) ? DEVICE_STATE_Configured : DEVICE_STATE_Powered;
    7e4c:	80 91 e8 00 	lds	r24, 0x00E8
    7e50:	83 ff       	sbrs	r24, 3
    7e52:	0a c0       	rjmp	.+20     	; 0x7e68 <USB_Device_ProcessControlRequest+0x1dc>
    7e54:	80 91 eb 00 	lds	r24, 0x00EB

	EVENT_USB_Device_ConfigurationChanged();
    7e58:	80 62       	ori	r24, 0x20	; 32
    7e5a:	80 93 eb 00 	sts	0x00EB, r24
			 *  \return Boolean \c true if the selected endpoint has received a SETUP packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsSETUPReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsSETUPReceived(void)
			{
				return ((UEINTX & (1 << RXSTPI)) ? true : false);
    7e5e:	80 91 e8 00 	lds	r24, 0x00E8

				break;
		}
	}

	if (Endpoint_IsSETUPReceived())
    7e62:	87 7f       	andi	r24, 0xF7	; 247
			 *  \ingroup Group_EndpointPacketManagement_AVR8
			 */
			static inline void Endpoint_StallTransaction(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_StallTransaction(void)
			{
				UECONX |= (1 << STALLRQ);
    7e64:	80 93 e8 00 	sts	0x00E8, r24
    7e68:	0f 90       	pop	r0
    7e6a:	0f 90       	pop	r0
    7e6c:	df 91       	pop	r29
			 *  \note This is not applicable for non CONTROL type endpoints.
			 */
			static inline void Endpoint_ClearSETUP(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearSETUP(void)
			{
				UEINTX &= ~(1 << RXSTPI);
    7e6e:	cf 91       	pop	r28
    7e70:	1f 91       	pop	r17
    7e72:	0f 91       	pop	r16
    7e74:	08 95       	ret

00007e76 <USB_Event_Stub>:
#define  __INCLUDE_FROM_EVENTS_C
#define  __INCLUDE_FROM_USB_DRIVER
#include "Events.h"

void USB_Event_Stub(void)
{
    7e76:	08 95       	ret

00007e78 <USB_USBTask>:
#if defined(USB_CAN_BE_DEVICE) && !defined(DEVICE_STATE_AS_GPIOR)
volatile uint8_t     USB_DeviceState;
#endif

void USB_USBTask(void)
{
    7e78:	cf 93       	push	r28
}

#if defined(USB_CAN_BE_DEVICE)
static void USB_DeviceTask(void)
{
	if (USB_DeviceState != DEVICE_STATE_Unattached)
    7e7a:	8e b3       	in	r24, 0x1e	; 30
    7e7c:	88 23       	and	r24, r24
    7e7e:	59 f0       	breq	.+22     	; 0x7e96 <USB_USBTask+0x1e>
			 */
			static inline uint8_t Endpoint_GetCurrentEndpoint(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline uint8_t Endpoint_GetCurrentEndpoint(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					return (UENUM & ENDPOINT_EPNUM_MASK);
    7e80:	c0 91 e9 00 	lds	r28, 0x00E9
    7e84:	c7 70       	andi	r28, 0x07	; 7
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    7e86:	10 92 e9 00 	sts	0x00E9, r1
			 *  \return Boolean \c true if the selected endpoint has received a SETUP packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsSETUPReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsSETUPReceived(void)
			{
				return ((UEINTX & (1 << RXSTPI)) ? true : false);
    7e8a:	80 91 e8 00 	lds	r24, 0x00E8
	{
		uint8_t PrevEndpoint = Endpoint_GetCurrentEndpoint();

		Endpoint_SelectEndpoint(ENDPOINT_CONTROLEP);

		if (Endpoint_IsSETUPReceived())
    7e8e:	83 fd       	sbrc	r24, 3
		  USB_Device_ProcessControlRequest();
    7e90:	fd de       	rcall	.-518    	; 0x7c8c <USB_Device_ProcessControlRequest>
    7e92:	c0 93 e9 00 	sts	0x00E9, r28
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    7e96:	cf 91       	pop	r28
		if (USB_CurrentMode == USB_MODE_Device)
		  USB_DeviceTask();
		else if (USB_CurrentMode == USB_MODE_Host)
		  USB_HostTask();
	#endif
}
    7e98:	08 95       	ret

00007e9a <__tablejump2__>:
    7e9a:	ee 0f       	add	r30, r30
    7e9c:	ff 1f       	adc	r31, r31

00007e9e <__tablejump__>:
    7e9e:	05 90       	lpm	r0, Z+
    7ea0:	f4 91       	lpm	r31, Z
    7ea2:	e0 2d       	mov	r30, r0
    7ea4:	09 94       	ijmp

00007ea6 <__eerd_byte_m32u4>:
    7ea6:	f9 99       	sbic	0x1f, 1	; 31
    7ea8:	fe cf       	rjmp	.-4      	; 0x7ea6 <__eerd_byte_m32u4>
    7eaa:	92 bd       	out	0x22, r25	; 34
    7eac:	81 bd       	out	0x21, r24	; 33
    7eae:	f8 9a       	sbi	0x1f, 0	; 31
    7eb0:	99 27       	eor	r25, r25
    7eb2:	80 b5       	in	r24, 0x20	; 32
    7eb4:	08 95       	ret

00007eb6 <__eewr_byte_m32u4>:
    7eb6:	26 2f       	mov	r18, r22

00007eb8 <__eewr_r18_m32u4>:
    7eb8:	f9 99       	sbic	0x1f, 1	; 31
    7eba:	fe cf       	rjmp	.-4      	; 0x7eb8 <__eewr_r18_m32u4>
    7ebc:	1f ba       	out	0x1f, r1	; 31
    7ebe:	92 bd       	out	0x22, r25	; 34
    7ec0:	81 bd       	out	0x21, r24	; 33
    7ec2:	20 bd       	out	0x20, r18	; 32
    7ec4:	0f b6       	in	r0, 0x3f	; 63
    7ec6:	f8 94       	cli
    7ec8:	fa 9a       	sbi	0x1f, 2	; 31
    7eca:	f9 9a       	sbi	0x1f, 1	; 31
    7ecc:	0f be       	out	0x3f, r0	; 63
    7ece:	01 96       	adiw	r24, 0x01	; 1
    7ed0:	08 95       	ret

00007ed2 <_exit>:
    7ed2:	f8 94       	cli

00007ed4 <__stop_program>:
    7ed4:	ff cf       	rjmp	.-2      	; 0x7ed4 <__stop_program>
