Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TestModulateBldc_behav xil_defaultlib.TestModulateBldc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'Q' [C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.srcs/sources_1/new/ModulateBldc.v:107]
WARNING: [VRFC 10-3705] select index 33 into 'LEVEL_VALS' is out of bounds [C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.srcs/sources_1/new/ModulateBldc.v:83]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.DSP48E1(ADREG=0,DREG=0,MREG=0,US...
Compiling module unimacro_ver.COUNTER_TC_MACRO(DEVICE="7SERIES...
Compiling module xil_defaultlib.ModulateBldc(MAXRPM=400)
Compiling module unimacro_ver.COUNTER_TC_MACRO(DEVICE="7SERIES...
Compiling module xil_defaultlib.TestModulateBldc
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestModulateBldc_behav
