EN tetris_vga NULL /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris_vga_v1_02_a/hdl/vhdl/tetris_vga.vhd sub00/vhpl00 1385678187
MO user_logic NULL ../../hdl/verilog/user_logic.v vlg08/user__logic.bin 1385678164
MO vga NULL ../../hdl/verilog/vga.v vlg6A/vga.bin 1385678164
AR tetris_vga imp /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris_vga_v1_02_a/hdl/vhdl/tetris_vga.vhd sub00/vhpl01 1385678188
MO raster NULL ../../hdl/verilog/raster.v vlg51/raster.bin 1385678164
