# Single_Cycle_RISCV_32I_Processor
System Verilog Based Implementation of RISC-V 32I Processor<br>
--> Following is the complete datapath
![datapath_2](https://github.com/PrabashwaraBBWijesekara/Single_Cycle_RISCV_32I_Processor/assets/129168716/8de56999-1230-4a7e-a788-d15fe542600e)

--> ISA is as Follows


![instruction set](https://github.com/PrabashwaraBBWijesekara/Single_Cycle_RISCV_32I_Processor/assets/129168716/8f4db4a9-e71e-4a6c-ae73-2b31700f092b)
![instruction_set_names](https://github.com/PrabashwaraBBWijesekara/Single_Cycle_RISCV_32I_Processor/assets/129168716/b6398618-74af-4025-9f93-e4bc9dd944c6)
