

================================================================
== Vitis HLS Report for 'getTanh'
================================================================
* Date:           Tue Apr 25 16:11:46 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        getTanh
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.349 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    18005|    18005|  90.025 us|  90.025 us|  18006|  18006|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1  |    18003|    18003|        22|         18|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 18, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 18, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 25 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 26 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%result_2 = alloca i32 1"   --->   Operation 27 'alloca' 'result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 28 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:10]   --->   Operation 30 'spectopmodule' 'spectopmodule_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %addr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %addr"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.02ns)   --->   "%store_ln13 = store i10 0, i10 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:13]   --->   Operation 35 'store' 'store_ln13' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 36 [1/1] (1.02ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 37 [1/1] (1.02ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln13 = br void %for.body" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:13]   --->   Operation 38 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:13]   --->   Operation 39 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.29ns)   --->   "%icmp_ln13 = icmp_eq  i10 %i_1, i10 1000" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:13]   --->   Operation 41 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.29> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.41ns)   --->   "%add_ln13 = add i10 %i_1, i10 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:13]   --->   Operation 43 'add' 'add_ln13' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.body.split_ifconv, void %for.end" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:13]   --->   Operation 44 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%i_cast = zext i10 %i_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:13]   --->   Operation 45 'zext' 'i_cast' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%addr_addr = getelementptr i32 %addr, i64 0, i64 %i_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:14]   --->   Operation 46 'getelementptr' 'addr_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (2.66ns)   --->   "%address = load i10 %addr_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:14]   --->   Operation 47 'load' 'address' <Predicate = (!icmp_ln13)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 48 [1/1] (1.02ns)   --->   "%store_ln13 = store i10 %add_ln13, i10 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:13]   --->   Operation 48 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.02>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 49 [1/2] (2.66ns)   --->   "%address = load i10 %addr_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:14]   --->   Operation 49 'load' 'address' <Predicate = (!icmp_ln13)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i32 %address" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:15]   --->   Operation 50 'zext' 'zext_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln15" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:15]   --->   Operation 51 'getelementptr' 'A_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 52 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (2.66ns)   --->   "%A_load = load i10 %A_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:15]   --->   Operation 53 'load' 'A_load' <Predicate = (!icmp_ln13)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 54 [1/1] (1.68ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln15" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:15]   --->   Operation 54 'icmp' 'addr_cmp' <Predicate = (!icmp_ln13)> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (1.02ns)   --->   "%store_ln15 = store i64 %zext_ln15, i64 %reuse_addr_reg" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:15]   --->   Operation 55 'store' 'store_ln15' <Predicate = (!icmp_ln13)> <Delay = 1.02>

State 4 <SV = 3> <Delay = 3.29>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 56 'load' 'reuse_reg_load' <Predicate = (!icmp_ln13 & addr_cmp)> <Delay = 0.00>
ST_4 : Operation 57 [1/2] (2.66ns)   --->   "%A_load = load i10 %A_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:15]   --->   Operation 57 'load' 'A_load' <Predicate = (!icmp_ln13)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 58 [1/1] (0.63ns)   --->   "%beta = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %A_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:15]   --->   Operation 58 'select' 'beta' <Predicate = (!icmp_ln13)> <Delay = 0.63> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%result_2_load = load i32 %result_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:26]   --->   Operation 83 'load' 'result_2_load' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln26 = ret i32 %result_2_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:26]   --->   Operation 84 'ret' 'ret_ln26' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.34>
ST_5 : Operation 59 [5/5] (3.34ns)   --->   "%mul_ln20 = mul i32 %beta, i32 %beta" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20]   --->   Operation 59 'mul' 'mul_ln20' <Predicate = (!icmp_ln13)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.34>
ST_6 : Operation 60 [4/5] (3.34ns)   --->   "%mul_ln20 = mul i32 %beta, i32 %beta" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20]   --->   Operation 60 'mul' 'mul_ln20' <Predicate = (!icmp_ln13)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.34>
ST_7 : Operation 61 [3/5] (3.34ns)   --->   "%mul_ln20 = mul i32 %beta, i32 %beta" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20]   --->   Operation 61 'mul' 'mul_ln20' <Predicate = (!icmp_ln13)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.34>
ST_8 : Operation 62 [2/5] (3.34ns)   --->   "%mul_ln20 = mul i32 %beta, i32 %beta" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20]   --->   Operation 62 'mul' 'mul_ln20' <Predicate = (!icmp_ln13)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.34>
ST_9 : Operation 63 [1/5] (3.34ns)   --->   "%mul_ln20 = mul i32 %beta, i32 %beta" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20]   --->   Operation 63 'mul' 'mul_ln20' <Predicate = (!icmp_ln13)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.78>
ST_10 : Operation 64 [1/1] (1.54ns)   --->   "%icmp_ln17 = icmp_sgt  i32 %beta, i32 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:17]   --->   Operation 64 'icmp' 'icmp_ln17' <Predicate = (!icmp_ln13)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 65 [1/1] (1.78ns)   --->   "%add_ln20 = add i32 %mul_ln20, i32 19" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20]   --->   Operation 65 'add' 'add_ln20' <Predicate = (!icmp_ln13)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.34>
ST_11 : Operation 66 [5/5] (3.34ns)   --->   "%mul_ln20_1 = mul i32 %beta, i32 %add_ln20" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20]   --->   Operation 66 'mul' 'mul_ln20_1' <Predicate = (!icmp_ln13 & !icmp_ln17)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.34>
ST_12 : Operation 67 [4/5] (3.34ns)   --->   "%mul_ln20_1 = mul i32 %beta, i32 %add_ln20" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20]   --->   Operation 67 'mul' 'mul_ln20_1' <Predicate = (!icmp_ln13 & !icmp_ln17)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.34>
ST_13 : Operation 68 [3/5] (3.34ns)   --->   "%mul_ln20_1 = mul i32 %beta, i32 %add_ln20" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20]   --->   Operation 68 'mul' 'mul_ln20_1' <Predicate = (!icmp_ln13 & !icmp_ln17)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.34>
ST_14 : Operation 69 [2/5] (3.34ns)   --->   "%mul_ln20_1 = mul i32 %beta, i32 %add_ln20" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20]   --->   Operation 69 'mul' 'mul_ln20_1' <Predicate = (!icmp_ln13 & !icmp_ln17)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.34>
ST_15 : Operation 70 [1/5] (3.34ns)   --->   "%mul_ln20_1 = mul i32 %beta, i32 %add_ln20" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20]   --->   Operation 70 'mul' 'mul_ln20_1' <Predicate = (!icmp_ln13 & !icmp_ln17)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.78>
ST_16 : Operation 71 [1/1] (1.78ns)   --->   "%add_ln20_1 = add i32 %mul_ln20_1, i32 3" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20]   --->   Operation 71 'add' 'add_ln20_1' <Predicate = (!icmp_ln13 & !icmp_ln17)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.34>
ST_17 : Operation 72 [5/5] (3.34ns)   --->   "%result = mul i32 %beta, i32 %add_ln20_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20]   --->   Operation 72 'mul' 'result' <Predicate = (!icmp_ln13 & !icmp_ln17)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.34>
ST_18 : Operation 73 [4/5] (3.34ns)   --->   "%result = mul i32 %beta, i32 %add_ln20_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20]   --->   Operation 73 'mul' 'result' <Predicate = (!icmp_ln13 & !icmp_ln17)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.34>
ST_19 : Operation 74 [3/5] (3.34ns)   --->   "%result = mul i32 %beta, i32 %add_ln20_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20]   --->   Operation 74 'mul' 'result' <Predicate = (!icmp_ln17)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.34>
ST_20 : Operation 75 [2/5] (3.34ns)   --->   "%result = mul i32 %beta, i32 %add_ln20_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20]   --->   Operation 75 'mul' 'result' <Predicate = (!icmp_ln17)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.34>
ST_21 : Operation 76 [1/5] (3.34ns)   --->   "%result = mul i32 %beta, i32 %add_ln20_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20]   --->   Operation 76 'mul' 'result' <Predicate = (!icmp_ln17)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.29>
ST_22 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:13]   --->   Operation 77 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 78 [1/1] (0.63ns)   --->   "%result_3 = select i1 %icmp_ln17, i32 1, i32 %result" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:17]   --->   Operation 78 'select' 'result_3' <Predicate = true> <Delay = 0.63> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 79 [1/1] (2.66ns)   --->   "%store_ln22 = store i32 %result_3, i10 %A_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:22]   --->   Operation 79 'store' 'store_ln22' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_22 : Operation 80 [1/1] (1.02ns)   --->   "%store_ln17 = store i32 %result_3, i32 %reuse_reg" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:17]   --->   Operation 80 'store' 'store_ln17' <Predicate = true> <Delay = 1.02>
ST_22 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln13 = store i32 %result_3, i32 %result_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:13]   --->   Operation 81 'store' 'store_ln13' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln13 = br void %for.body" [../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:13]   --->   Operation 82 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2.66ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:13) on local variable 'i' [18]  (0 ns)
	'getelementptr' operation ('addr_addr', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:14) [27]  (0 ns)
	'load' operation ('address', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:14) on array 'addr' [28]  (2.66 ns)

 <State 2>: 2.66ns
The critical path consists of the following:
	'load' operation ('address', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:14) on array 'addr' [28]  (2.66 ns)

 <State 3>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('A_addr', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:15) [30]  (0 ns)
	'load' operation ('A_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:15) on array 'A' [33]  (2.66 ns)

 <State 4>: 3.29ns
The critical path consists of the following:
	'load' operation ('A_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:15) on array 'A' [33]  (2.66 ns)
	'select' operation ('beta', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:15) [35]  (0.631 ns)

 <State 5>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln20', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20) [37]  (3.35 ns)

 <State 6>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln20', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20) [37]  (3.35 ns)

 <State 7>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln20', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20) [37]  (3.35 ns)

 <State 8>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln20', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20) [37]  (3.35 ns)

 <State 9>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln20', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20) [37]  (3.35 ns)

 <State 10>: 1.78ns
The critical path consists of the following:
	'add' operation ('add_ln20', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20) [38]  (1.78 ns)

 <State 11>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln20_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20) [39]  (3.35 ns)

 <State 12>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln20_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20) [39]  (3.35 ns)

 <State 13>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln20_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20) [39]  (3.35 ns)

 <State 14>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln20_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20) [39]  (3.35 ns)

 <State 15>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln20_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20) [39]  (3.35 ns)

 <State 16>: 1.78ns
The critical path consists of the following:
	'add' operation ('add_ln20_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20) [40]  (1.78 ns)

 <State 17>: 3.35ns
The critical path consists of the following:
	'mul' operation ('result', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20) [41]  (3.35 ns)

 <State 18>: 3.35ns
The critical path consists of the following:
	'mul' operation ('result', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20) [41]  (3.35 ns)

 <State 19>: 3.35ns
The critical path consists of the following:
	'mul' operation ('result', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20) [41]  (3.35 ns)

 <State 20>: 3.35ns
The critical path consists of the following:
	'mul' operation ('result', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20) [41]  (3.35 ns)

 <State 21>: 3.35ns
The critical path consists of the following:
	'mul' operation ('result', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:20) [41]  (3.35 ns)

 <State 22>: 3.29ns
The critical path consists of the following:
	'select' operation ('result', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:17) [42]  (0.631 ns)
	'store' operation ('store_ln22', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:22) of variable 'result', ../../../../Documents/LAP_hls_benchmarks/Vitis/getTanh/src/getTanh.cpp:17 on array 'A' [43]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
