<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>RegisterBank.cpp source code [llvm/llvm/lib/CodeGen/GlobalISel/RegisterBank.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/GlobalISel/RegisterBank.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>CodeGen</a>/<a href='./'>GlobalISel</a>/<a href='RegisterBank.cpp.html'>RegisterBank.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- llvm/CodeGen/GlobalISel/RegisterBank.cpp - Register Bank --*- C++ -*-==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>/// This file implements the RegisterBank class.</i></td></tr>
<tr><th id="10">10</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="11">11</th><td></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html">"llvm/CodeGen/GlobalISel/RegisterBank.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include "llvm/Config/llvm-config.h"</u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "registerbank"</u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><em>const</em> <em>unsigned</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a>::<dfn class="decl def" id="llvm::RegisterBank::InvalidID" title='llvm::RegisterBank::InvalidID' data-ref="llvm::RegisterBank::InvalidID">InvalidID</dfn> = <span class="macro" title="(2147483647 *2U +1U)" data-ref="_M/UINT_MAX">UINT_MAX</span>;</td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a>::<dfn class="decl def" id="_ZN4llvm12RegisterBankC1EjPKcjPKjj" title='llvm::RegisterBank::RegisterBank' data-ref="_ZN4llvm12RegisterBankC1EjPKcjPKjj">RegisterBank</dfn>(</td></tr>
<tr><th id="23">23</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="1ID" title='ID' data-type='unsigned int' data-ref="1ID">ID</dfn>, <em>const</em> <em>char</em> *<dfn class="local col2 decl" id="2Name" title='Name' data-type='const char *' data-ref="2Name">Name</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="3Size" title='Size' data-type='unsigned int' data-ref="3Size">Size</dfn>,</td></tr>
<tr><th id="24">24</th><td>    <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col4 decl" id="4CoveredClasses" title='CoveredClasses' data-type='const uint32_t *' data-ref="4CoveredClasses">CoveredClasses</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="5NumRegClasses" title='NumRegClasses' data-type='unsigned int' data-ref="5NumRegClasses">NumRegClasses</dfn>)</td></tr>
<tr><th id="25">25</th><td>    : <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank::ID" title='llvm::RegisterBank::ID' data-ref="llvm::RegisterBank::ID">ID</a>(<a class="local col1 ref" href="#1ID" title='ID' data-ref="1ID">ID</a>), <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank::Name" title='llvm::RegisterBank::Name' data-ref="llvm::RegisterBank::Name">Name</a>(<a class="local col2 ref" href="#2Name" title='Name' data-ref="2Name">Name</a>), <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank::Size" title='llvm::RegisterBank::Size' data-ref="llvm::RegisterBank::Size">Size</a>(<a class="local col3 ref" href="#3Size" title='Size' data-ref="3Size">Size</a>) {</td></tr>
<tr><th id="26">26</th><td>  <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank::ContainedRegClasses" title='llvm::RegisterBank::ContainedRegClasses' data-ref="llvm::RegisterBank::ContainedRegClasses">ContainedRegClasses</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector6resizeEjb" title='llvm::BitVector::resize' data-ref="_ZN4llvm9BitVector6resizeEjb">resize</a>(<a class="local col5 ref" href="#5NumRegClasses" title='NumRegClasses' data-ref="5NumRegClasses">NumRegClasses</a>);</td></tr>
<tr><th id="27">27</th><td>  <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank::ContainedRegClasses" title='llvm::RegisterBank::ContainedRegClasses' data-ref="llvm::RegisterBank::ContainedRegClasses">ContainedRegClasses</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector13setBitsInMaskEPKjj" title='llvm::BitVector::setBitsInMask' data-ref="_ZN4llvm9BitVector13setBitsInMaskEPKjj">setBitsInMask</a>(<a class="local col4 ref" href="#4CoveredClasses" title='CoveredClasses' data-ref="4CoveredClasses">CoveredClasses</a>);</td></tr>
<tr><th id="28">28</th><td>}</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><em>bool</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a>::<dfn class="decl def" id="_ZNK4llvm12RegisterBank6verifyERKNS_18TargetRegisterInfoE" title='llvm::RegisterBank::verify' data-ref="_ZNK4llvm12RegisterBank6verifyERKNS_18TargetRegisterInfoE">verify</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col6 decl" id="6TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="6TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="31">31</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isValid() &amp;&amp; &quot;Invalid register bank&quot;) ? void (0) : __assert_fail (&quot;isValid() &amp;&amp; \&quot;Invalid register bank\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBank.cpp&quot;, 31, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm12RegisterBank7isValidEv" title='llvm::RegisterBank::isValid' data-ref="_ZNK4llvm12RegisterBank7isValidEv">isValid</a>() &amp;&amp; <q>"Invalid register bank"</q>);</td></tr>
<tr><th id="32">32</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="7RCId" title='RCId' data-type='unsigned int' data-ref="7RCId">RCId</dfn> = <var>0</var>, <dfn class="local col8 decl" id="8End" title='End' data-type='unsigned int' data-ref="8End">End</dfn> = <a class="local col6 ref" href="#6TRI" title='TRI' data-ref="6TRI">TRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getNumRegClassesEv" title='llvm::TargetRegisterInfo::getNumRegClasses' data-ref="_ZNK4llvm18TargetRegisterInfo16getNumRegClassesEv">getNumRegClasses</a>(); <a class="local col7 ref" href="#7RCId" title='RCId' data-ref="7RCId">RCId</a> != <a class="local col8 ref" href="#8End" title='End' data-ref="8End">End</a>; ++<a class="local col7 ref" href="#7RCId" title='RCId' data-ref="7RCId">RCId</a>) {</td></tr>
<tr><th id="33">33</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col9 decl" id="9RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="9RC">RC</dfn> = *<a class="local col6 ref" href="#6TRI" title='TRI' data-ref="6TRI">TRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11getRegClassEj" title='llvm::TargetRegisterInfo::getRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col7 ref" href="#7RCId" title='RCId' data-ref="7RCId">RCId</a>);</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td>    <b>if</b> (!<a class="member" href="#_ZNK4llvm12RegisterBank6coversERKNS_19TargetRegisterClassE" title='llvm::RegisterBank::covers' data-ref="_ZNK4llvm12RegisterBank6coversERKNS_19TargetRegisterClassE">covers</a>(<a class="local col9 ref" href="#9RC" title='RC' data-ref="9RC">RC</a>))</td></tr>
<tr><th id="36">36</th><td>      <b>continue</b>;</td></tr>
<tr><th id="37">37</th><td>    <i>// Verify that the register bank covers all the sub classes of the</i></td></tr>
<tr><th id="38">38</th><td><i>    // classes it covers.</i></td></tr>
<tr><th id="39">39</th><td><i></i></td></tr>
<tr><th id="40">40</th><td><i>    // Use a different (slow in that case) method than</i></td></tr>
<tr><th id="41">41</th><td><i>    // RegisterBankInfo to find the subclasses of RC, to make sure</i></td></tr>
<tr><th id="42">42</th><td><i>    // both agree on the covers.</i></td></tr>
<tr><th id="43">43</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="10SubRCId" title='SubRCId' data-type='unsigned int' data-ref="10SubRCId">SubRCId</dfn> = <var>0</var>; <a class="local col0 ref" href="#10SubRCId" title='SubRCId' data-ref="10SubRCId">SubRCId</a> != <a class="local col8 ref" href="#8End" title='End' data-ref="8End">End</a>; ++<a class="local col0 ref" href="#10SubRCId" title='SubRCId' data-ref="10SubRCId">SubRCId</a>) {</td></tr>
<tr><th id="44">44</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col1 decl" id="11SubRC" title='SubRC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="11SubRC">SubRC</dfn> = *<a class="local col6 ref" href="#6TRI" title='TRI' data-ref="6TRI">TRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11getRegClassEj" title='llvm::TargetRegisterInfo::getRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col7 ref" href="#7RCId" title='RCId' data-ref="7RCId">RCId</a>);</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td>      <b>if</b> (!<a class="local col9 ref" href="#9RC" title='RC' data-ref="9RC">RC</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(&amp;<a class="local col1 ref" href="#11SubRC" title='SubRC' data-ref="11SubRC">SubRC</a>))</td></tr>
<tr><th id="47">47</th><td>        <b>continue</b>;</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td>      <i>// Verify that the Size of the register bank is big enough to cover</i></td></tr>
<tr><th id="50">50</th><td><i>      // all the register classes it covers.</i></td></tr>
<tr><th id="51">51</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (getSize() &gt;= TRI.getRegSizeInBits(SubRC) &amp;&amp; &quot;Size is not big enough for all the subclasses!&quot;) ? void (0) : __assert_fail (&quot;getSize() &gt;= TRI.getRegSizeInBits(SubRC) &amp;&amp; \&quot;Size is not big enough for all the subclasses!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBank.cpp&quot;, 52, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank7getSizeEv" title='llvm::RegisterBank::getSize' data-ref="_ZNK4llvm12RegisterBank7getSizeEv">getSize</a>() &gt;= <a class="local col6 ref" href="#6TRI" title='TRI' data-ref="6TRI">TRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(<a class="local col1 ref" href="#11SubRC" title='SubRC' data-ref="11SubRC">SubRC</a>) &amp;&amp;</td></tr>
<tr><th id="52">52</th><td>             <q>"Size is not big enough for all the subclasses!"</q>);</td></tr>
<tr><th id="53">53</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (covers(SubRC) &amp;&amp; &quot;Not all subclasses are covered&quot;) ? void (0) : __assert_fail (&quot;covers(SubRC) &amp;&amp; \&quot;Not all subclasses are covered\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBank.cpp&quot;, 53, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm12RegisterBank6coversERKNS_19TargetRegisterClassE" title='llvm::RegisterBank::covers' data-ref="_ZNK4llvm12RegisterBank6coversERKNS_19TargetRegisterClassE">covers</a>(<a class="local col1 ref" href="#11SubRC" title='SubRC' data-ref="11SubRC">SubRC</a>) &amp;&amp; <q>"Not all subclasses are covered"</q>);</td></tr>
<tr><th id="54">54</th><td>    }</td></tr>
<tr><th id="55">55</th><td>  }</td></tr>
<tr><th id="56">56</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="57">57</th><td>}</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><em>bool</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a>::<dfn class="decl def" id="_ZNK4llvm12RegisterBank6coversERKNS_19TargetRegisterClassE" title='llvm::RegisterBank::covers' data-ref="_ZNK4llvm12RegisterBank6coversERKNS_19TargetRegisterClassE">covers</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col2 decl" id="12RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="12RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="60">60</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isValid() &amp;&amp; &quot;RB hasn&apos;t been initialized yet&quot;) ? void (0) : __assert_fail (&quot;isValid() &amp;&amp; \&quot;RB hasn&apos;t been initialized yet\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBank.cpp&quot;, 60, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm12RegisterBank7isValidEv" title='llvm::RegisterBank::isValid' data-ref="_ZNK4llvm12RegisterBank7isValidEv">isValid</a>() &amp;&amp; <q>"RB hasn't been initialized yet"</q>);</td></tr>
<tr><th id="61">61</th><td>  <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank::ContainedRegClasses" title='llvm::RegisterBank::ContainedRegClasses' data-ref="llvm::RegisterBank::ContainedRegClasses">ContainedRegClasses</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col2 ref" href="#12RC" title='RC' data-ref="12RC">RC</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>());</td></tr>
<tr><th id="62">62</th><td>}</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><em>bool</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a>::<dfn class="decl def" id="_ZNK4llvm12RegisterBank7isValidEv" title='llvm::RegisterBank::isValid' data-ref="_ZNK4llvm12RegisterBank7isValidEv">isValid</dfn>() <em>const</em> {</td></tr>
<tr><th id="65">65</th><td>  <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank::ID" title='llvm::RegisterBank::ID' data-ref="llvm::RegisterBank::ID">ID</a> != <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank::InvalidID" title='llvm::RegisterBank::InvalidID' data-ref="llvm::RegisterBank::InvalidID">InvalidID</a> &amp;&amp; <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank::Name" title='llvm::RegisterBank::Name' data-ref="llvm::RegisterBank::Name">Name</a> != <b>nullptr</b> &amp;&amp; <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank::Size" title='llvm::RegisterBank::Size' data-ref="llvm::RegisterBank::Size">Size</a> != <var>0</var> &amp;&amp;</td></tr>
<tr><th id="66">66</th><td>         <i>// A register bank that does not cover anything is useless.</i></td></tr>
<tr><th id="67">67</th><td>         !<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank::ContainedRegClasses" title='llvm::RegisterBank::ContainedRegClasses' data-ref="llvm::RegisterBank::ContainedRegClasses">ContainedRegClasses</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector5emptyEv" title='llvm::BitVector::empty' data-ref="_ZNK4llvm9BitVector5emptyEv">empty</a>();</td></tr>
<tr><th id="68">68</th><td>}</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><em>bool</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a>::<dfn class="decl def" id="_ZNK4llvm12RegisterBankeqERKS0_" title='llvm::RegisterBank::operator==' data-ref="_ZNK4llvm12RegisterBankeqERKS0_"><b>operator</b>==</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col3 decl" id="13OtherRB" title='OtherRB' data-type='const llvm::RegisterBank &amp;' data-ref="13OtherRB">OtherRB</dfn>) <em>const</em> {</td></tr>
<tr><th id="71">71</th><td>  <i>// There must be only one instance of a given register bank alive</i></td></tr>
<tr><th id="72">72</th><td><i>  // for the whole compilation.</i></td></tr>
<tr><th id="73">73</th><td><i>  // The RegisterBankInfo is supposed to enforce that.</i></td></tr>
<tr><th id="74">74</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((OtherRB.getID() != getID() || &amp;OtherRB == this) &amp;&amp; &quot;ID does not uniquely identify a RegisterBank&quot;) ? void (0) : __assert_fail (&quot;(OtherRB.getID() != getID() || &amp;OtherRB == this) &amp;&amp; \&quot;ID does not uniquely identify a RegisterBank\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBank.cpp&quot;, 75, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col3 ref" href="#13OtherRB" title='OtherRB' data-ref="13OtherRB">OtherRB</a>.<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() != <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() || &amp;<a class="local col3 ref" href="#13OtherRB" title='OtherRB' data-ref="13OtherRB">OtherRB</a> == <b>this</b>) &amp;&amp;</td></tr>
<tr><th id="75">75</th><td>         <q>"ID does not uniquely identify a RegisterBank"</q>);</td></tr>
<tr><th id="76">76</th><td>  <b>return</b> &amp;<a class="local col3 ref" href="#13OtherRB" title='OtherRB' data-ref="13OtherRB">OtherRB</a> == <b>this</b>;</td></tr>
<tr><th id="77">77</th><td>}</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><u>#<span data-ppcond="79">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="80">80</th><td><a class="macro" href="../../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a> <em>void</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a>::<dfn class="decl def" id="_ZNK4llvm12RegisterBank4dumpEPKNS_18TargetRegisterInfoE" title='llvm::RegisterBank::dump' data-ref="_ZNK4llvm12RegisterBank4dumpEPKNS_18TargetRegisterInfoE">dump</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="14TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="14TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="81">81</th><td>  <a class="member" href="#_ZNK4llvm12RegisterBank5printERNS_11raw_ostreamEbPKNS_18TargetRegisterInfoE" title='llvm::RegisterBank::print' data-ref="_ZNK4llvm12RegisterBank5printERNS_11raw_ostreamEbPKNS_18TargetRegisterInfoE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</span>, <i>/* IsForDebug */</i> <b>true</b>, <a class="local col4 ref" href="#14TRI" title='TRI' data-ref="14TRI">TRI</a>);</td></tr>
<tr><th id="82">82</th><td>}</td></tr>
<tr><th id="83">83</th><td><u>#<span data-ppcond="79">endif</span></u></td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><em>void</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a>::<dfn class="decl def" id="_ZNK4llvm12RegisterBank5printERNS_11raw_ostreamEbPKNS_18TargetRegisterInfoE" title='llvm::RegisterBank::print' data-ref="_ZNK4llvm12RegisterBank5printERNS_11raw_ostreamEbPKNS_18TargetRegisterInfoE">print</dfn>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col5 decl" id="15OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="15OS">OS</dfn>, <em>bool</em> <dfn class="local col6 decl" id="16IsForDebug" title='IsForDebug' data-type='bool' data-ref="16IsForDebug">IsForDebug</dfn>,</td></tr>
<tr><th id="86">86</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="17TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="17TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="87">87</th><td>  <a class="local col5 ref" href="#15OS" title='OS' data-ref="15OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank7getNameEv" title='llvm::RegisterBank::getName' data-ref="_ZNK4llvm12RegisterBank7getNameEv">getName</a>();</td></tr>
<tr><th id="88">88</th><td>  <b>if</b> (!<a class="local col6 ref" href="#16IsForDebug" title='IsForDebug' data-ref="16IsForDebug">IsForDebug</a>)</td></tr>
<tr><th id="89">89</th><td>    <b>return</b>;</td></tr>
<tr><th id="90">90</th><td>  <a class="local col5 ref" href="#15OS" title='OS' data-ref="15OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"(ID:"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", Size:"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank7getSizeEv" title='llvm::RegisterBank::getSize' data-ref="_ZNK4llvm12RegisterBank7getSizeEv">getSize</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>")\n"</q></td></tr>
<tr><th id="91">91</th><td>     <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"isValid:"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="member" href="#_ZNK4llvm12RegisterBank7isValidEv" title='llvm::RegisterBank::isValid' data-ref="_ZNK4llvm12RegisterBank7isValidEv">isValid</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd></td></tr>
<tr><th id="92">92</th><td>     <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Number of Covered register classes: "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank::ContainedRegClasses" title='llvm::RegisterBank::ContainedRegClasses' data-ref="llvm::RegisterBank::ContainedRegClasses">ContainedRegClasses</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector5countEv" title='llvm::BitVector::count' data-ref="_ZNK4llvm9BitVector5countEv">count</a>()</td></tr>
<tr><th id="93">93</th><td>     <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="94">94</th><td>  <i>// Print all the subclasses if we can.</i></td></tr>
<tr><th id="95">95</th><td><i>  // This register classes may not be properly initialized yet.</i></td></tr>
<tr><th id="96">96</th><td>  <b>if</b> (!<a class="local col7 ref" href="#17TRI" title='TRI' data-ref="17TRI">TRI</a> || <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank::ContainedRegClasses" title='llvm::RegisterBank::ContainedRegClasses' data-ref="llvm::RegisterBank::ContainedRegClasses">ContainedRegClasses</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector5emptyEv" title='llvm::BitVector::empty' data-ref="_ZNK4llvm9BitVector5emptyEv">empty</a>())</td></tr>
<tr><th id="97">97</th><td>    <b>return</b>;</td></tr>
<tr><th id="98">98</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ContainedRegClasses.size() == TRI-&gt;getNumRegClasses() &amp;&amp; &quot;TRI does not match the initialization process?&quot;) ? void (0) : __assert_fail (&quot;ContainedRegClasses.size() == TRI-&gt;getNumRegClasses() &amp;&amp; \&quot;TRI does not match the initialization process?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/GlobalISel/RegisterBank.cpp&quot;, 99, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank::ContainedRegClasses" title='llvm::RegisterBank::ContainedRegClasses' data-ref="llvm::RegisterBank::ContainedRegClasses">ContainedRegClasses</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4sizeEv" title='llvm::BitVector::size' data-ref="_ZNK4llvm9BitVector4sizeEv">size</a>() == <a class="local col7 ref" href="#17TRI" title='TRI' data-ref="17TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getNumRegClassesEv" title='llvm::TargetRegisterInfo::getNumRegClasses' data-ref="_ZNK4llvm18TargetRegisterInfo16getNumRegClassesEv">getNumRegClasses</a>() &amp;&amp;</td></tr>
<tr><th id="99">99</th><td>         <q>"TRI does not match the initialization process?"</q>);</td></tr>
<tr><th id="100">100</th><td>  <em>bool</em> <dfn class="local col8 decl" id="18IsFirst" title='IsFirst' data-type='bool' data-ref="18IsFirst">IsFirst</dfn> = <b>true</b>;</td></tr>
<tr><th id="101">101</th><td>  <a class="local col5 ref" href="#15OS" title='OS' data-ref="15OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Covered register classes:\n"</q>;</td></tr>
<tr><th id="102">102</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="19RCId" title='RCId' data-type='unsigned int' data-ref="19RCId">RCId</dfn> = <var>0</var>, <dfn class="local col0 decl" id="20End" title='End' data-type='unsigned int' data-ref="20End">End</dfn> = <a class="local col7 ref" href="#17TRI" title='TRI' data-ref="17TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getNumRegClassesEv" title='llvm::TargetRegisterInfo::getNumRegClasses' data-ref="_ZNK4llvm18TargetRegisterInfo16getNumRegClassesEv">getNumRegClasses</a>(); <a class="local col9 ref" href="#19RCId" title='RCId' data-ref="19RCId">RCId</a> != <a class="local col0 ref" href="#20End" title='End' data-ref="20End">End</a>; ++<a class="local col9 ref" href="#19RCId" title='RCId' data-ref="19RCId">RCId</a>) {</td></tr>
<tr><th id="103">103</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col1 decl" id="21RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="21RC">RC</dfn> = *<a class="local col7 ref" href="#17TRI" title='TRI' data-ref="17TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11getRegClassEj" title='llvm::TargetRegisterInfo::getRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col9 ref" href="#19RCId" title='RCId' data-ref="19RCId">RCId</a>);</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>    <b>if</b> (!<a class="member" href="#_ZNK4llvm12RegisterBank6coversERKNS_19TargetRegisterClassE" title='llvm::RegisterBank::covers' data-ref="_ZNK4llvm12RegisterBank6coversERKNS_19TargetRegisterClassE">covers</a>(<a class="local col1 ref" href="#21RC" title='RC' data-ref="21RC">RC</a>))</td></tr>
<tr><th id="106">106</th><td>      <b>continue</b>;</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>    <b>if</b> (!<a class="local col8 ref" href="#18IsFirst" title='IsFirst' data-ref="18IsFirst">IsFirst</a>)</td></tr>
<tr><th id="109">109</th><td>      <a class="local col5 ref" href="#15OS" title='OS' data-ref="15OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q>;</td></tr>
<tr><th id="110">110</th><td>    <a class="local col5 ref" href="#15OS" title='OS' data-ref="15OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="local col7 ref" href="#17TRI" title='TRI' data-ref="17TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassName' data-ref="_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE">getRegClassName</a>(&amp;<a class="local col1 ref" href="#21RC" title='RC' data-ref="21RC">RC</a>);</td></tr>
<tr><th id="111">111</th><td>    <a class="local col8 ref" href="#18IsFirst" title='IsFirst' data-ref="18IsFirst">IsFirst</a> = <b>false</b>;</td></tr>
<tr><th id="112">112</th><td>  }</td></tr>
<tr><th id="113">113</th><td>}</td></tr>
<tr><th id="114">114</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
