# do scripts/test.tcl
# ==== CSCE611 RI Lab Test Script ===============================================
# 
# TIP: you can run this test again without re-starting modelsim using the command
# do scripts/test.tcl
# 
# ------ Compile Verilog Files --------------------------------------------------
# Model Technology ModelSim - Intel FPGA Edition vlog 2019.2 Compiler 2019.04 Apr 17 2019
# ** Error (suppressible): (vlog-12110) The -novopt option has no effect on this product. -novopt option is now deprecated and will be removed in future releases.
# Errors: 1, Warnings: 0
# ** Error: /home/maheedhar/intelFPGA_pro/19.3/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./scripts/test.tcl line 8
# /home/maheedhar/intelFPGA_pro/19.3/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -novopt *.sv"
do ../test_laptop.tcl
# ==== CSCE611 RI Lab Test Script ===============================================
# 
# TIP: you can run this test again without re-starting modelsim using the command
# do scripts/test.tcl
# 
# ------ Compile Verilog Files --------------------------------------------------
# Model Technology ModelSim - Intel FPGA Edition vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:46:25 on Dec 07,2019
# vlog -reportprogress 300 CSCE611_lab_jtype.sv alu.sv cpu.sv regfile.sv testbench.sv 
# -- Compiling module CSCE611_lab_jtype
# -- Compiling module alu
# -- Compiling module cpu
# ** Warning: cpu.sv(293): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module regfile
# -- Compiling module CSCE611_jtype_testbench
# 
# Top level modules:
# 	CSCE611_lab_jtype
# 	CSCE611_jtype_testbench
# End time: 16:46:25 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ------ Load Design ------------------------------------------------------------
# vsim work.CSCE611_regfile_testbench 
# Start time: 16:46:25 on Dec 07,2019
# ** Error: (vsim-3170) Could not find 'CSCE611_regfile_testbench'.
#         Searched libraries:
#             /home/maheedhar/csce611/lab_jtype/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./../test_laptop.tcl PAUSED at line 11
do ../test_laptop.tcl
# ==== CSCE611 RI Lab Test Script ===============================================
# 
# TIP: you can run this test again without re-starting modelsim using the command
# do scripts/test.tcl
# 
# ------ Compile Verilog Files --------------------------------------------------
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:47:28 on Dec 07,2019
# vlog -reportprogress 300 CSCE611_lab_jtype.sv alu.sv cpu.sv regfile.sv testbench.sv 
# -- Compiling module CSCE611_lab_jtype
# -- Compiling module alu
# -- Compiling module cpu
# ** Warning: cpu.sv(293): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module regfile
# -- Compiling module CSCE611_jtype_testbench
# 
# Top level modules:
# 	CSCE611_lab_jtype
# 	CSCE611_jtype_testbench
# End time: 16:47:28 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ------ Load Design ------------------------------------------------------------
# vsim work.CSCE611_jtype_testbench 
# Start time: 16:46:25 on Dec 07,2019
# Loading sv_std.std
# Loading work.CSCE611_jtype_testbench
# Loading work.cpu
# Loading work.alu
# Loading work.regfile
# ------ Setup Waves ------------------------------------------------------------
# ------ Simulate ---------------------------------------------------------------
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# 00000000
# success found sqrt
# 0006666d
# ERROR: got: 00099993 expected: 00100000
# 00000003
# success found sqrt
# 0000006c
# ERROR: got: 00173199 expected: 00173205
# 0006666d
# ERROR: got: 00199993 expected: 00200000
# 00000005
# success found sqrt
# 00000009
# success found sqrt
# 0000000c
# ERROR: got: 00264569 expected: 00264575
# 00000000
# success found sqrt
# 0006666d
# ERROR: got: 00299993 expected: 00300000
# 00000001
# success found sqrt
# .main_pane.transcript.interior.cs.body.t
# .main_pane.wave.interior.cs.body.pw.wf
# 0 ps
# 52500 ps
# ------ Done -------------------------------------------------------------------
# Design compiled and simulated successfully! (hint: this does not mean
# your design is functionally correct, only that it is syntactically 
# valid Verilog).
# 
# HINT: you can run the simulation again without restarting modelsim using the
# following command:
# 
# do ./scripts/test.tcl
# End time: 18:40:36 on Dec 07,2019, Elapsed time: 1:54:11
# Errors: 3, Warnings: 10
