
main.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <main>:
   0:	b480      	push	{r7}
   2:	b083      	sub	sp, #12
   4:	af00      	add	r7, sp, #0
   6:	4b1a      	ldr	r3, [pc, #104]	; (70 <main+0x70>)
   8:	681b      	ldr	r3, [r3, #0]
   a:	4a19      	ldr	r2, [pc, #100]	; (70 <main+0x70>)
   c:	f043 0304 	orr.w	r3, r3, #4
  10:	6013      	str	r3, [r2, #0]
  12:	4b18      	ldr	r3, [pc, #96]	; (74 <main+0x74>)
  14:	681b      	ldr	r3, [r3, #0]
  16:	4a17      	ldr	r2, [pc, #92]	; (74 <main+0x74>)
  18:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
  1c:	6013      	str	r3, [r2, #0]
  1e:	4b15      	ldr	r3, [pc, #84]	; (74 <main+0x74>)
  20:	681b      	ldr	r3, [r3, #0]
  22:	4a14      	ldr	r2, [pc, #80]	; (74 <main+0x74>)
  24:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
  28:	6013      	str	r3, [r2, #0]
  2a:	4b13      	ldr	r3, [pc, #76]	; (78 <main+0x78>)
  2c:	681a      	ldr	r2, [r3, #0]
  2e:	8813      	ldrh	r3, [r2, #0]
  30:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  34:	8013      	strh	r3, [r2, #0]
  36:	2300      	movs	r3, #0
  38:	607b      	str	r3, [r7, #4]
  3a:	e002      	b.n	42 <main+0x42>
  3c:	687b      	ldr	r3, [r7, #4]
  3e:	3301      	adds	r3, #1
  40:	607b      	str	r3, [r7, #4]
  42:	687b      	ldr	r3, [r7, #4]
  44:	f241 3287 	movw	r2, #4999	; 0x1387
  48:	4293      	cmp	r3, r2
  4a:	ddf7      	ble.n	3c <main+0x3c>
  4c:	4b0a      	ldr	r3, [pc, #40]	; (78 <main+0x78>)
  4e:	681a      	ldr	r2, [r3, #0]
  50:	8813      	ldrh	r3, [r2, #0]
  52:	f36f 334d 	bfc	r3, #13, #1
  56:	8013      	strh	r3, [r2, #0]
  58:	2300      	movs	r3, #0
  5a:	603b      	str	r3, [r7, #0]
  5c:	e002      	b.n	64 <main+0x64>
  5e:	683b      	ldr	r3, [r7, #0]
  60:	3301      	adds	r3, #1
  62:	603b      	str	r3, [r7, #0]
  64:	683b      	ldr	r3, [r7, #0]
  66:	f241 3287 	movw	r2, #4999	; 0x1387
  6a:	4293      	cmp	r3, r2
  6c:	ddf7      	ble.n	5e <main+0x5e>
  6e:	e7dc      	b.n	2a <main+0x2a>
  70:	40021018 	andmi	r1, r2, r8, lsl r0
  74:	40010804 	andmi	r0, r1, r4, lsl #16
  78:	00000000 	andeq	r0, r0, r0

Disassembly of section .data:

00000000 <R_ODR>:
   0:	4001080c 	andmi	r0, r1, ip, lsl #16

00000004 <g_variables>:
   4:	Address 0x0000000000000004 is out of bounds.


Disassembly of section .rodata:

00000000 <const_variables>:
   0:	Address 0x0000000000000000 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000168 	andeq	r0, r0, r8, ror #2
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000059 	andeq	r0, r0, r9, asr r0
  10:	0000520c 	andeq	r5, r0, ip, lsl #4
  14:	00003300 	andeq	r3, r0, r0, lsl #6
  18:	00000000 	andeq	r0, r0, r0
  1c:	00007c00 	andeq	r7, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	00d20200 	sbcseq	r0, r2, r0, lsl #4
  28:	01010000 	mrseq	r0, (UNDEF: 1)
  2c:	00000037 	andeq	r0, r0, r7, lsr r0
  30:	00070403 	andeq	r0, r7, r3, lsl #8
  34:	04000000 	streq	r0, [r0], #-0
  38:	00000030 	andeq	r0, r0, r0, lsr r0
  3c:	0d010405 	cfstrseq	mvf0, [r1, #-20]	; 0xffffffec
  40:	00000067 	andeq	r0, r0, r7, rrx
  44:	0000e106 	andeq	lr, r0, r6, lsl #2
  48:	250e0100 	strcs	r0, [lr, #-256]	; 0xffffff00
  4c:	04000000 	streq	r0, [r0], #-0
  50:	2302130d 	movwcs	r1, #8973	; 0x230d
  54:	00f20600 	rscseq	r0, r2, r0, lsl #12
  58:	0f010000 	svceq	0x00010000
  5c:	00000025 	andeq	r0, r0, r5, lsr #32
  60:	02120104 	andseq	r0, r2, #4, 2
  64:	07000023 	streq	r0, [r0, -r3, lsr #32]
  68:	860b0104 	strhi	r0, [fp], -r4, lsl #2
  6c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  70:	0000001d 	andeq	r0, r0, sp, lsl r0
  74:	00250c01 	eoreq	r0, r5, r1, lsl #24
  78:	50090000 	andpl	r0, r9, r0
  7c:	01006e69 	tsteq	r0, r9, ror #28
  80:	00003c10 	andeq	r3, r0, r0, lsl ip
  84:	ea020000 	b	80008 <g_variables+0x80004>
  88:	01000000 	mrseq	r0, (UNDEF: 0)
  8c:	00006711 	andeq	r6, r0, r1, lsl r7
  90:	00860400 	addeq	r0, r6, r0, lsl #8
  94:	f80a0000 			; <UNDEFINED> instruction: 0xf80a0000
  98:	01000000 	mrseq	r0, (UNDEF: 0)
  9c:	0000a814 	andeq	sl, r0, r4, lsl r8
  a0:	03050100 	movweq	r0, #20736	; 0x5100
  a4:	00000000 	andeq	r0, r0, r0
  a8:	0091040b 	addseq	r0, r1, fp, lsl #8
  ac:	be0c0000 	cdplt	0, 0, cr0, cr12, cr0, {0}
  b0:	be000000 	cdplt	0, 0, cr0, cr0, cr0, {0}
  b4:	0d000000 	stceq	0, cr0, [r0, #-0]
  b8:	00000030 	andeq	r0, r0, r0, lsr r0
  bc:	01030002 	tsteq	r3, r2
  c0:	0000c408 	andeq	ip, r0, r8, lsl #8
  c4:	00be0e00 	adcseq	r0, lr, r0, lsl #28
  c8:	270a0000 	strcs	r0, [sl, -r0]
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0000ae15 	andeq	sl, r0, r5, lsl lr
  d4:	03050100 	movweq	r0, #20736	; 0x5100
  d8:	00000000 	andeq	r0, r0, r0
  dc:	0000c50c 	andeq	ip, r0, ip, lsl #10
  e0:	0000ec00 	andeq	lr, r0, r0, lsl #24
  e4:	00300d00 	eorseq	r0, r0, r0, lsl #26
  e8:	00020000 	andeq	r0, r2, r0
  ec:	0000dc0e 	andeq	sp, r0, lr, lsl #24
  f0:	000d0a00 	andeq	r0, sp, r0, lsl #20
  f4:	16010000 	strne	r0, [r1], -r0
  f8:	000000ec 	andeq	r0, r0, ip, ror #1
  fc:	00030501 	andeq	r0, r3, r1, lsl #10
 100:	0a000000 	beq	108 <.debug_info+0x108>
 104:	0000004a 	andeq	r0, r0, sl, asr #32
 108:	00ae1701 	adceq	r1, lr, r1, lsl #14
 10c:	05010000 	streq	r0, [r1, #-0]
 110:	00000003 	andeq	r0, r0, r3
 114:	dc010f00 	stcle	15, cr0, [r1], {-0}
 118:	01000000 	mrseq	r0, (UNDEF: 0)
 11c:	0164011a 	cmneq	r4, sl, lsl r1
 120:	00000000 	andeq	r0, r0, r0
 124:	007c0000 	rsbseq	r0, ip, r0
 128:	00000000 	andeq	r0, r0, r0
 12c:	64010000 	strvs	r0, [r1], #-0
 130:	10000001 	andne	r0, r0, r1
 134:	00000036 	andeq	r0, r0, r6, lsr r0
 138:	0000004c 	andeq	r0, r0, ip, asr #32
 13c:	0000014d 	andeq	r0, r0, sp, asr #2
 140:	01006911 	tsteq	r0, r1, lsl r9
 144:	00016426 	andeq	r6, r1, r6, lsr #8
 148:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 14c:	00581200 	subseq	r1, r8, r0, lsl #4
 150:	006e0000 	rsbeq	r0, lr, r0
 154:	69110000 	ldmdbvs	r1, {}	; <UNPREDICTABLE>
 158:	64280100 	strtvs	r0, [r8], #-256	; 0xffffff00
 15c:	02000001 	andeq	r0, r0, #1
 160:	00007091 	muleq	r0, r1, r0
 164:	69050413 	stmdbvs	r5, {r0, r1, r4, sl}
 168:	0000746e 	andeq	r7, r0, lr, ror #8

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10011201 	andne	r1, r1, r1, lsl #4
  10:	02000006 	andeq	r0, r0, #6
  14:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  18:	0b3b0b3a 	bleq	ec2d08 <g_variables+0xec2d04>
  1c:	00001349 	andeq	r1, r0, r9, asr #6
  20:	0b002403 	bleq	9034 <g_variables+0x9030>
  24:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  28:	0400000e 	streq	r0, [r0], #-14
  2c:	13490035 	movtne	r0, #36917	; 0x9035
  30:	13050000 	movwne	r0, #20480	; 0x5000
  34:	3a0b0b01 	bcc	2c2c40 <g_variables+0x2c2c3c>
  38:	010b3b0b 	tsteq	fp, fp, lsl #22
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
  44:	0b3b0b3a 	bleq	ec2d34 <g_variables+0xec2d30>
  48:	0b0b1349 	bleq	2c4d74 <g_variables+0x2c4d70>
  4c:	0b0c0b0d 	bleq	302c88 <g_variables+0x302c84>
  50:	00000a38 	andeq	r0, r0, r8, lsr sl
  54:	0b011707 	bleq	45c78 <g_variables+0x45c74>
  58:	3b0b3a0b 	blcc	2ce88c <g_variables+0x2ce888>
  5c:	0013010b 	andseq	r0, r3, fp, lsl #2
  60:	000d0800 	andeq	r0, sp, r0, lsl #16
  64:	0b3a0e03 	bleq	e83878 <g_variables+0xe83874>
  68:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  6c:	0d090000 	stceq	0, cr0, [r9, #-0]
  70:	3a080300 	bcc	200c78 <g_variables+0x200c74>
  74:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  78:	0a000013 	beq	cc <.debug_abbrev+0xcc>
  7c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  80:	0b3b0b3a 	bleq	ec2d70 <g_variables+0xec2d6c>
  84:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; ffffff68 <g_variables+0xffffff64>
  88:	00000a02 	andeq	r0, r0, r2, lsl #20
  8c:	0b000f0b 	bleq	3cc0 <g_variables+0x3cbc>
  90:	0013490b 	andseq	r4, r3, fp, lsl #18
  94:	01010c00 	tsteq	r1, r0, lsl #24
  98:	13011349 	movwne	r1, #4937	; 0x1349
  9c:	210d0000 	mrscs	r0, (UNDEF: 13)
  a0:	2f134900 	svccs	0x00134900
  a4:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
  a8:	13490026 	movtne	r0, #36902	; 0x9026
  ac:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
  b0:	030c3f01 	movweq	r3, #52993	; 0xcf01
  b4:	3b0b3a0e 	blcc	2ce8f4 <g_variables+0x2ce8f0>
  b8:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
  bc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  c0:	97064001 	strls	r4, [r6, -r1]
  c4:	13010c42 	movwne	r0, #7234	; 0x1c42
  c8:	0b100000 	bleq	4000d0 <g_variables+0x4000cc>
  cc:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
  d0:	00130101 	andseq	r0, r3, r1, lsl #2
  d4:	00341100 	eorseq	r1, r4, r0, lsl #2
  d8:	0b3a0803 	bleq	e820ec <g_variables+0xe820e8>
  dc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  e0:	00000a02 	andeq	r0, r0, r2, lsl #20
  e4:	11010b12 	tstne	r1, r2, lsl fp
  e8:	00011201 	andeq	r1, r1, r1, lsl #4
  ec:	00241300 	eoreq	r1, r4, r0, lsl #6
  f0:	0b3e0b0b 	bleq	f82d24 <g_variables+0xf82d20>
  f4:	00000803 	andeq	r0, r0, r3, lsl #16
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000002 	andeq	r0, r0, r2
   8:	007d0002 	rsbseq	r0, sp, r2
   c:	00000002 	andeq	r0, r0, r2
  10:	00000004 	andeq	r0, r0, r4
  14:	047d0002 	ldrbteq	r0, [sp], #-2
  18:	00000004 	andeq	r0, r0, r4
  1c:	00000006 	andeq	r0, r0, r6
  20:	107d0002 	rsbsne	r0, sp, r2
  24:	00000006 	andeq	r0, r0, r6
  28:	0000007c 	andeq	r0, r0, ip, ror r0
  2c:	10770002 	rsbsne	r0, r7, r2
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000007c 	andeq	r0, r0, ip, ror r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000052 	andeq	r0, r0, r2, asr r0
   4:	001d0002 	andseq	r0, sp, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00010000 	andeq	r0, r1, r0
  1c:	6e69616d 	powvsez	f6, f1, #5.0
  20:	0000632e 	andeq	r6, r0, lr, lsr #6
  24:	00000000 	andeq	r0, r0, r0
  28:	00000205 	andeq	r0, r0, r5, lsl #4
  2c:	1a030000 	bne	c0034 <g_variables+0xc0030>
  30:	67673d01 	strbvs	r3, [r7, -r1, lsl #26]!
  34:	0200676d 	andeq	r6, r0, #28573696	; 0x1b40000
  38:	3c060304 	stccc	3, cr0, [r6], {4}
  3c:	01040200 	mrseq	r0, R12_usr
  40:	6759063c 	smmlarvs	r9, ip, r6, r0
  44:	03040200 	movweq	r0, #16896	; 0x4200
  48:	02003c06 	andeq	r3, r0, #1536	; 0x600
  4c:	063c0104 	ldrteq	r0, [ip], -r4, lsl #2
  50:	00070255 	andeq	r0, r7, r5, asr r2
  54:	Address 0x0000000000000054 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
   c:	6e6f6300 	cdpvs	3, 6, cr6, cr15, cr0, {0}
  10:	765f7473 			; <UNDEFINED> instruction: 0x765f7473
  14:	61697261 	cmnvs	r9, r1, ror #4
  18:	73656c62 	cmnvc	r5, #25088	; 0x6200
  1c:	6c6c6100 	stfvse	f6, [ip], #-0
  20:	6c656946 			; <UNDEFINED> instruction: 0x6c656946
  24:	67007364 	strvs	r7, [r0, -r4, ror #6]
  28:	7261765f 	rsbvc	r7, r1, #99614720	; 0x5f00000
  2c:	6c626169 	stfvse	f6, [r2], #-420	; 0xfffffe5c
  30:	44007365 	strmi	r7, [r0], #-869	; 0xfffffc9b
  34:	654c2f3a 	strbvs	r2, [ip, #-3898]	; 0xfffff0c6
  38:	206e7261 	rsbcs	r7, lr, r1, ror #4
  3c:	44206e49 	strtmi	r6, [r0], #-3657	; 0xfffff1b7
  40:	68746f65 	ldmdavs	r4!, {r0, r2, r5, r6, r8, r9, sl, fp, sp, lr}^
  44:	62614c2f 	rsbvs	r4, r1, #12032	; 0x2f00
  48:	73620032 	cmnvc	r2, #50	; 0x32
  4c:	61765f73 	cmnvs	r6, r3, ror pc
  50:	616d0072 	smcvs	53250	; 0xd002
  54:	632e6e69 			; <UNDEFINED> instruction: 0x632e6e69
  58:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  5c:	31314320 	teqcc	r1, r0, lsr #6
  60:	332e3720 			; <UNDEFINED> instruction: 0x332e3720
  64:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  68:	30383130 	eorscc	r3, r8, r0, lsr r1
  6c:	20323236 	eorscs	r3, r2, r6, lsr r2
  70:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  74:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  78:	415b2029 	cmpmi	fp, r9, lsr #32
  7c:	652f4d52 	strvs	r4, [pc, #-3410]!	; fffff332 <g_variables+0xfffff32e>
  80:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  84:	2d646564 	cfstr64cs	mvdx6, [r4, #-400]!	; 0xfffffe70
  88:	72622d37 	rsbvc	r2, r2, #3520	; 0xdc0
  8c:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  90:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  94:	6f697369 	svcvs	0x00697369
  98:	3632206e 	ldrtcc	r2, [r2], -lr, rrx
  9c:	37303931 			; <UNDEFINED> instruction: 0x37303931
  a0:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
  a4:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  a8:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xfffff09d
  ac:	6d2d7865 	stcvs	8, cr7, [sp, #-404]!	; 0xfffffe6c
  b0:	6d2d2033 	stcvs	0, cr2, [sp, #-204]!	; 0xffffff34
  b4:	6d756874 	ldclvs	8, cr6, [r5, #-464]!	; 0xfffffe30
  b8:	672d2062 	strvs	r2, [sp, -r2, rrx]!
  bc:	72617764 	rsbvc	r7, r1, #100, 14	; 0x1900000
  c0:	00322d66 	eorseq	r2, r2, r6, ror #26
  c4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  c8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  cc:	61686320 	cmnvs	r8, r0, lsr #6
  d0:	75760072 	ldrbvc	r0, [r6, #-114]!	; 0xffffff8e
  d4:	33746e69 	cmncc	r4, #1680	; 0x690
  d8:	00745f32 	rsbseq	r5, r4, r2, lsr pc
  dc:	6e69616d 	powvsez	f6, f1, #5.0
  e0:	73657200 	cmnvc	r5, #0, 4
  e4:	65767265 	ldrbvs	r7, [r6, #-613]!	; 0xfffffd9b
  e8:	5f520064 	svcpl	0x00520064
  ec:	5f52444f 	svcpl	0x0052444f
  f0:	69500074 	ldmdbvs	r0, {r2, r4, r5, r6}^
  f4:	0033316e 	eorseq	r3, r3, lr, ror #2
  f8:	444f5f52 	strbmi	r5, [pc], #-3922	; 100 <g_variables+0xfc>
  fc:	Address 0x00000000000000fc is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	4d545320 	ldclmi	3, cr5, [r4, #-128]	; 0xffffff80
  18:	37203233 			; <UNDEFINED> instruction: 0x37203233
  1c:	3130322d 	teqcc	r0, sp, lsr #4
  20:	32712d38 	rsbscc	r2, r1, #56, 26	; 0xe00
  24:	6470752d 	ldrbtvs	r7, [r0], #-1325	; 0xfffffad3
  28:	2e657461 	cdpcs	4, 6, cr7, cr5, cr1, {3}
  2c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  30:	38323330 	ldmdacc	r2!, {r4, r5, r8, r9, ip, sp}
  34:	3038312d 	eorscc	r3, r8, sp, lsr #2
  38:	37202930 			; <UNDEFINED> instruction: 0x37202930
  3c:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  40:	31303220 	teqcc	r0, r0, lsr #4
  44:	32363038 	eorscc	r3, r6, #56	; 0x38
  48:	72282032 	eorvc	r2, r8, #50	; 0x32
  4c:	61656c65 	cmnvs	r5, r5, ror #24
  50:	20296573 	eorcs	r6, r9, r3, ror r5
  54:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
  58:	626d652f 	rsbvs	r6, sp, #197132288	; 0xbc00000
  5c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  60:	2d372d64 	ldccs	13, cr2, [r7, #-400]!	; 0xfffffe70
  64:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  68:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  6c:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  70:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  74:	39313632 	ldmdbcc	r1!, {r1, r4, r5, r9, sl, ip, sp}
  78:	005d3730 	subseq	r3, sp, r0, lsr r7

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	0000007c 	andeq	r0, r0, ip, ror r0
  20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  24:	100e4101 	andne	r4, lr, r1, lsl #2
  28:	00070d41 	andeq	r0, r7, r1, asr #26

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	vmlane.f32	s2, s2, s2
  30:	Address 0x0000000000000030 is out of bounds.

