<inh f='llvm/llvm/include/llvm/CodeGen/MachinePassRegistry.h' l='48' c='llvm::MachinePassRegistryNode'/>
<def f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='134' ll='165'/>
<size>48</size>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='132'>/// MachineSchedRegistry provides a selection of available machine instruction
/// schedulers.</doc>
<smbr r='llvm::MachineSchedRegistry::Registry' t='MachinePassRegistry&lt;ScheduleDAGCtor&gt;'/>
<fun r='_ZN4llvm20MachineSchedRegistryC1EPKcS2_PFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEE'/>
<fun r='_ZN4llvm20MachineSchedRegistryD1Ev'/>
<fun r='_ZNK4llvm20MachineSchedRegistry7getNextEv'/>
<fun r='_ZN4llvm20MachineSchedRegistry7getListEv'/>
<fun r='_ZN4llvm20MachineSchedRegistry11setListenerEPNS_27MachinePassRegistryListenerIPFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEEEE'/>
<smbr r='llvm::MachineSchedRegistry::Registry' t='MachinePassRegistry&lt;MachineSchedRegistry::ScheduleDAGCtor&gt;'/>
