;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 13/10/2020 03:37:27 p. m.
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x52790000  	21113
0x0008	0x525D0000  	21085
0x000C	0x525D0000  	21085
0x0010	0x525D0000  	21085
0x0014	0x525D0000  	21085
0x0018	0x525D0000  	21085
0x001C	0x525D0000  	21085
0x0020	0x525D0000  	21085
0x0024	0x525D0000  	21085
0x0028	0x525D0000  	21085
0x002C	0x525D0000  	21085
0x0030	0x525D0000  	21085
0x0034	0x525D0000  	21085
0x0038	0x525D0000  	21085
0x003C	0x525D0000  	21085
0x0040	0x525D0000  	21085
0x0044	0x525D0000  	21085
0x0048	0x525D0000  	21085
0x004C	0x525D0000  	21085
0x0050	0x525D0000  	21085
0x0054	0x525D0000  	21085
0x0058	0x525D0000  	21085
0x005C	0x525D0000  	21085
0x0060	0x525D0000  	21085
0x0064	0x525D0000  	21085
0x0068	0x525D0000  	21085
0x006C	0x525D0000  	21085
0x0070	0x525D0000  	21085
0x0074	0x525D0000  	21085
0x0078	0x525D0000  	21085
0x007C	0x525D0000  	21085
0x0080	0x525D0000  	21085
0x0084	0x525D0000  	21085
0x0088	0x525D0000  	21085
0x008C	0x525D0000  	21085
0x0090	0x525D0000  	21085
0x0094	0x525D0000  	21085
0x0098	0x525D0000  	21085
0x009C	0x525D0000  	21085
0x00A0	0x525D0000  	21085
0x00A4	0x525D0000  	21085
0x00A8	0x525D0000  	21085
0x00AC	0x525D0000  	21085
0x00B0	0x525D0000  	21085
0x00B4	0x525D0000  	21085
0x00B8	0x525D0000  	21085
0x00BC	0x525D0000  	21085
0x00C0	0x525D0000  	21085
0x00C4	0x525D0000  	21085
0x00C8	0x525D0000  	21085
0x00CC	0x525D0000  	21085
0x00D0	0x525D0000  	21085
0x00D4	0x525D0000  	21085
0x00D8	0x525D0000  	21085
0x00DC	0x525D0000  	21085
0x00E0	0x525D0000  	21085
0x00E4	0x525D0000  	21085
0x00E8	0x525D0000  	21085
0x00EC	0x525D0000  	21085
0x00F0	0x525D0000  	21085
0x00F4	0x525D0000  	21085
0x00F8	0x525D0000  	21085
0x00FC	0x525D0000  	21085
0x0100	0x525D0000  	21085
0x0104	0x525D0000  	21085
0x0108	0x525D0000  	21085
0x010C	0x525D0000  	21085
0x0110	0x525D0000  	21085
0x0114	0x525D0000  	21085
0x0118	0x525D0000  	21085
0x011C	0x525D0000  	21085
0x0120	0x525D0000  	21085
0x0124	0x525D0000  	21085
0x0128	0x525D0000  	21085
0x012C	0x525D0000  	21085
0x0130	0x525D0000  	21085
0x0134	0x525D0000  	21085
0x0138	0x525D0000  	21085
0x013C	0x525D0000  	21085
0x0140	0x525D0000  	21085
0x0144	0x525D0000  	21085
0x0148	0x525D0000  	21085
0x014C	0x525D0000  	21085
; end of ____SysVT
_main:
;RF_Meter_example.c, 64 :: 		void main()
0x5278	0xF000F8E4  BL	21572
0x527C	0xF005F930  BL	42208
0x5280	0xF7FFFFF0  BL	21092
0x5284	0xF005F8EC  BL	42080
;RF_Meter_example.c, 66 :: 		system_init();
0x5288	0xF7FFFCBE  BL	_system_init+0
;RF_Meter_example.c, 67 :: 		display_init();
0x528C	0xF7FFFDC0  BL	_display_init+0
;RF_Meter_example.c, 71 :: 		rf_meter_init();
0x5290	0xF7FFFD7E  BL	_rf_meter_init+0
;RF_Meter_example.c, 72 :: 		Delay_ms( 200 );
0x5294	0xF243572A  MOVW	R7, #13610
0x5298	0xF2C00747  MOVT	R7, #71
0x529C	0xBF00    NOP
0x529E	0xBF00    NOP
L_main2:
0x52A0	0x1E7F    SUBS	R7, R7, #1
0x52A2	0xD1FD    BNE	L_main2
0x52A4	0xBF00    NOP
0x52A6	0xBF00    NOP
0x52A8	0xBF00    NOP
0x52AA	0xBF00    NOP
;RF_Meter_example.c, 74 :: 		while( 1 )
L_main4:
;RF_Meter_example.c, 77 :: 		result = rf_meter_get_signal_strength();
0x52AC	0xF7FFFCDA  BL	_rf_meter_get_signal_strength+0
0x52B0	0x4957    LDR	R1, [PC, #348]
0x52B2	0x6008    STR	R0, [R1, #0]
;RF_Meter_example.c, 81 :: 		if ( result < -50.0 )
0x52B4	0x4A57    LDR	R2, [PC, #348]
0x52B6	0xF7FDFE09  BL	__Compare_FP+0
0x52BA	0xF2400000  MOVW	R0, #0
0x52BE	0xDA00    BGE	L__main32
0x52C0	0x2001    MOVS	R0, #1
L__main32:
0x52C2	0xB120    CBZ	R0, L_main6
;RF_Meter_example.c, 82 :: 		track = 0;
0x52C4	0x2100    MOVS	R1, #0
0x52C6	0xB209    SXTH	R1, R1
0x52C8	0x4853    LDR	R0, [PC, #332]
0x52CA	0x8001    STRH	R1, [R0, #0]
0x52CC	0xE035    B	L_main7
L_main6:
;RF_Meter_example.c, 83 :: 		else if ( ( result < -35.0 ) && ( result >= -50.0 ) )
0x52CE	0x4850    LDR	R0, [PC, #320]
0x52D0	0x6802    LDR	R2, [R0, #0]
0x52D2	0x4852    LDR	R0, [PC, #328]
0x52D4	0xF7FDFDFA  BL	__Compare_FP+0
0x52D8	0xF2400000  MOVW	R0, #0
0x52DC	0xDD00    BLE	L__main33
0x52DE	0x2001    MOVS	R0, #1
L__main33:
0x52E0	0xB170    CBZ	R0, L__main26
0x52E2	0x484B    LDR	R0, [PC, #300]
0x52E4	0x6802    LDR	R2, [R0, #0]
0x52E6	0x484B    LDR	R0, [PC, #300]
0x52E8	0xF7FDFDF0  BL	__Compare_FP+0
0x52EC	0xF2400000  MOVW	R0, #0
0x52F0	0xDC00    BGT	L__main34
0x52F2	0x2001    MOVS	R0, #1
L__main34:
0x52F4	0xB120    CBZ	R0, L__main25
L__main24:
;RF_Meter_example.c, 84 :: 		track = 1;
0x52F6	0x2101    MOVS	R1, #1
0x52F8	0xB209    SXTH	R1, R1
0x52FA	0x4847    LDR	R0, [PC, #284]
0x52FC	0x8001    STRH	R1, [R0, #0]
0x52FE	0xE01C    B	L_main11
;RF_Meter_example.c, 83 :: 		else if ( ( result < -35.0 ) && ( result >= -50.0 ) )
L__main26:
L__main25:
;RF_Meter_example.c, 85 :: 		else if ( ( result < -20.0 ) && ( result >= -35 ) )
0x5300	0x4843    LDR	R0, [PC, #268]
0x5302	0x6802    LDR	R2, [R0, #0]
0x5304	0x4846    LDR	R0, [PC, #280]
0x5306	0xF7FDFDE1  BL	__Compare_FP+0
0x530A	0xF2400000  MOVW	R0, #0
0x530E	0xDD00    BLE	L__main35
0x5310	0x2001    MOVS	R0, #1
L__main35:
0x5312	0xB170    CBZ	R0, L__main28
0x5314	0x483E    LDR	R0, [PC, #248]
0x5316	0x6802    LDR	R2, [R0, #0]
0x5318	0x4840    LDR	R0, [PC, #256]
0x531A	0xF7FDFDD7  BL	__Compare_FP+0
0x531E	0xF2400000  MOVW	R0, #0
0x5322	0xDC00    BGT	L__main36
0x5324	0x2001    MOVS	R0, #1
L__main36:
0x5326	0xB120    CBZ	R0, L__main27
L__main23:
;RF_Meter_example.c, 86 :: 		track = 2;
0x5328	0x2102    MOVS	R1, #2
0x532A	0xB209    SXTH	R1, R1
0x532C	0x483A    LDR	R0, [PC, #232]
0x532E	0x8001    STRH	R1, [R0, #0]
0x5330	0xE003    B	L_main15
;RF_Meter_example.c, 85 :: 		else if ( ( result < -20.0 ) && ( result >= -35 ) )
L__main28:
L__main27:
;RF_Meter_example.c, 88 :: 		track = 3;
0x5332	0x2103    MOVS	R1, #3
0x5334	0xB209    SXTH	R1, R1
0x5336	0x4838    LDR	R0, [PC, #224]
0x5338	0x8001    STRH	R1, [R0, #0]
L_main15:
L_main11:
L_main7:
;RF_Meter_example.c, 91 :: 		if ( track != last_track )
0x533A	0x483A    LDR	R0, [PC, #232]
0x533C	0xF9B01000  LDRSH	R1, [R0, #0]
0x5340	0x4835    LDR	R0, [PC, #212]
0x5342	0xF9B00000  LDRSH	R0, [R0, #0]
0x5346	0x4288    CMP	R0, R1
0x5348	0xD03F    BEQ	L_main16
;RF_Meter_example.c, 93 :: 		TFT_Rectangle( 112, 98, 196, 166 );
0x534A	0x23A6    MOVS	R3, #166
0x534C	0xB21B    SXTH	R3, R3
0x534E	0x22C4    MOVS	R2, #196
0x5350	0xB212    SXTH	R2, R2
0x5352	0x2162    MOVS	R1, #98
0x5354	0xB209    SXTH	R1, R1
0x5356	0x2070    MOVS	R0, #112
0x5358	0xB200    SXTH	R0, R0
0x535A	0xF7FFFE49  BL	_TFT_Rectangle+0
;RF_Meter_example.c, 95 :: 		switch( track )
0x535E	0xE01B    B	L_main17
;RF_Meter_example.c, 97 :: 		case 0 :
L_main19:
;RF_Meter_example.c, 98 :: 		TFT_Image( 114, 100, signal_lo_bmp , 2 );
0x5360	0x2302    MOVS	R3, #2
0x5362	0x4A31    LDR	R2, [PC, #196]
0x5364	0x2164    MOVS	R1, #100
0x5366	0x2072    MOVS	R0, #114
0x5368	0xF7FFFA32  BL	_TFT_Image+0
;RF_Meter_example.c, 99 :: 		break;
0x536C	0xE028    B	L_main18
;RF_Meter_example.c, 100 :: 		case 1 :
L_main20:
;RF_Meter_example.c, 101 :: 		TFT_Image( 114, 100, signal_lo_m_bmp , 2 );
0x536E	0x2302    MOVS	R3, #2
0x5370	0x4A2E    LDR	R2, [PC, #184]
0x5372	0x2164    MOVS	R1, #100
0x5374	0x2072    MOVS	R0, #114
0x5376	0xF7FFFA2B  BL	_TFT_Image+0
;RF_Meter_example.c, 102 :: 		break;
0x537A	0xE021    B	L_main18
;RF_Meter_example.c, 103 :: 		case 2 :
L_main21:
;RF_Meter_example.c, 104 :: 		TFT_Image( 114, 100, signal_hi_m_bmp , 2 );
0x537C	0x2302    MOVS	R3, #2
0x537E	0x4A2C    LDR	R2, [PC, #176]
0x5380	0x2164    MOVS	R1, #100
0x5382	0x2072    MOVS	R0, #114
0x5384	0xF7FFFA24  BL	_TFT_Image+0
;RF_Meter_example.c, 105 :: 		break;
0x5388	0xE01A    B	L_main18
;RF_Meter_example.c, 106 :: 		case 3 :
L_main22:
;RF_Meter_example.c, 107 :: 		TFT_Image( 114, 100, signal_hi_bmp , 2 );
0x538A	0x2302    MOVS	R3, #2
0x538C	0x4A29    LDR	R2, [PC, #164]
0x538E	0x2164    MOVS	R1, #100
0x5390	0x2072    MOVS	R0, #114
0x5392	0xF7FFFA1D  BL	_TFT_Image+0
;RF_Meter_example.c, 108 :: 		break;
0x5396	0xE013    B	L_main18
;RF_Meter_example.c, 109 :: 		}
L_main17:
0x5398	0x481F    LDR	R0, [PC, #124]
0x539A	0xF9B00000  LDRSH	R0, [R0, #0]
0x539E	0x2800    CMP	R0, #0
0x53A0	0xD0DE    BEQ	L_main19
0x53A2	0x481D    LDR	R0, [PC, #116]
0x53A4	0xF9B00000  LDRSH	R0, [R0, #0]
0x53A8	0x2801    CMP	R0, #1
0x53AA	0xD0E0    BEQ	L_main20
0x53AC	0x481A    LDR	R0, [PC, #104]
0x53AE	0xF9B00000  LDRSH	R0, [R0, #0]
0x53B2	0x2802    CMP	R0, #2
0x53B4	0xD0E2    BEQ	L_main21
0x53B6	0x4818    LDR	R0, [PC, #96]
0x53B8	0xF9B00000  LDRSH	R0, [R0, #0]
0x53BC	0x2803    CMP	R0, #3
0x53BE	0xD0E4    BEQ	L_main22
L_main18:
;RF_Meter_example.c, 111 :: 		last_track = track;
0x53C0	0x4815    LDR	R0, [PC, #84]
0x53C2	0xF9B01000  LDRSH	R1, [R0, #0]
0x53C6	0x4817    LDR	R0, [PC, #92]
0x53C8	0x8001    STRH	R1, [R0, #0]
;RF_Meter_example.c, 112 :: 		}
L_main16:
;RF_Meter_example.c, 115 :: 		sprintf( tmp_txt, "%5.1f    dBm", result );
0x53CA	0x4811    LDR	R0, [PC, #68]
0x53CC	0x6802    LDR	R2, [R0, #0]
0x53CE	0x491A    LDR	R1, [PC, #104]
0x53D0	0x481A    LDR	R0, [PC, #104]
0x53D2	0xB404    PUSH	(R2)
0x53D4	0xB402    PUSH	(R1)
0x53D6	0xB401    PUSH	(R0)
0x53D8	0xF7FFFD00  BL	_sprintf+0
0x53DC	0xB003    ADD	SP, SP, #12
;RF_Meter_example.c, 116 :: 		TFT_Rectangle( 198, 200, 288, 218 );
0x53DE	0x23DA    MOVS	R3, #218
0x53E0	0xB21B    SXTH	R3, R3
0x53E2	0xF2401220  MOVW	R2, #288
0x53E6	0xB212    SXTH	R2, R2
0x53E8	0x21C8    MOVS	R1, #200
0x53EA	0xB209    SXTH	R1, R1
0x53EC	0x20C6    MOVS	R0, #198
0x53EE	0xB200    SXTH	R0, R0
0x53F0	0xF7FFFDFE  BL	_TFT_Rectangle+0
;RF_Meter_example.c, 117 :: 		TFT_Set_Font( &Tahoma15x16_Bold, CL_BLUE, FO_HORIZONTAL );
0x53F4	0x2200    MOVS	R2, #0
0x53F6	0xF240011F  MOVW	R1, #31
0x53FA	0x4811    LDR	R0, [PC, #68]
0x53FC	0xF7FFF99E  BL	_TFT_Set_Font+0
;RF_Meter_example.c, 118 :: 		TFT_Write_Text( tmp_txt, 205, 200 );
0x5400	0x22C8    MOVS	R2, #200
0x5402	0x21CD    MOVS	R1, #205
0x5404	0x480D    LDR	R0, [PC, #52]
0x5406	0xF7FFFA6F  BL	_TFT_Write_Text+0
;RF_Meter_example.c, 120 :: 		}
0x540A	0xE74F    B	L_main4
;RF_Meter_example.c, 121 :: 		}
L_end_main:
L__main_end_loop:
0x540C	0xE7FE    B	L__main_end_loop
0x540E	0xBF00    NOP
0x5410	0x00142000  	_result+0
0x5414	0x0000C248  	#-1035468800
0x5418	0x00102000  	_track+0
0x541C	0x0000C20C  	#-1039400960
0x5420	0x0000C1A0  	#-1046478848
0x5424	0x00122000  	_last_track+0
0x5428	0x9BED0000  	_signal_lo_bmp+0
0x542C	0x955F0000  	_signal_lo_m_bmp+0
0x5430	0x88430000  	_signal_hi_m_bmp+0
0x5434	0x8ED10000  	_signal_hi_bmp+0
0x5438	0xA4520000  	?lstr_6_RF_Meter_example+0
0x543C	0x00182000  	_tmp_txt+0
0x5440	0x559C0000  	_Tahoma15x16_Bold+0
; end of _main
_system_init:
;RF_Meter_example.c, 22 :: 		void system_init()
0x4C08	0xB081    SUB	SP, SP, #4
0x4C0A	0xF8CDE000  STR	LR, [SP, #0]
;RF_Meter_example.c, 27 :: 		&_GPIO_MODULE_SPI3_PC10_11_12 );
0x4C0E	0x4A11    LDR	R2, [PC, #68]
;RF_Meter_example.c, 26 :: 		_SPI_MSB_FIRST | _SPI_SS_DISABLE | _SPI_SSM_ENABLE | _SPI_SSI_1,
0x4C10	0xF2403104  MOVW	R1, #772
;RF_Meter_example.c, 24 :: 		SPI3_Init_Advanced( _SPI_FPCLK_DIV64, _SPI_MASTER | _SPI_8_BIT |
0x4C14	0x2005    MOVS	R0, #5
;RF_Meter_example.c, 27 :: 		&_GPIO_MODULE_SPI3_PC10_11_12 );
0x4C16	0xF7FFFC0F  BL	_SPI3_Init_Advanced+0
;RF_Meter_example.c, 29 :: 		GPIO_Digital_Output( &GPIOD_BASE, _GPIO_PINMASK_13 );
0x4C1A	0xF2420100  MOVW	R1, #8192
0x4C1E	0x480E    LDR	R0, [PC, #56]
0x4C20	0xF7FFFBFC  BL	_GPIO_Digital_Output+0
;RF_Meter_example.c, 30 :: 		Delay_ms( 500 );
0x4C24	0xF24047EA  MOVW	R7, #1258
0x4C28	0xF2C007B2  MOVT	R7, #178
0x4C2C	0xBF00    NOP
0x4C2E	0xBF00    NOP
L_system_init0:
0x4C30	0x1E7F    SUBS	R7, R7, #1
0x4C32	0xD1FD    BNE	L_system_init0
0x4C34	0xBF00    NOP
0x4C36	0xBF00    NOP
0x4C38	0xBF00    NOP
0x4C3A	0xBF00    NOP
;RF_Meter_example.c, 32 :: 		track = 0;
0x4C3C	0x2100    MOVS	R1, #0
0x4C3E	0xB209    SXTH	R1, R1
0x4C40	0x4806    LDR	R0, [PC, #24]
0x4C42	0x8001    STRH	R1, [R0, #0]
;RF_Meter_example.c, 33 :: 		last_track = 0;
0x4C44	0x2100    MOVS	R1, #0
0x4C46	0xB209    SXTH	R1, R1
0x4C48	0x4805    LDR	R0, [PC, #20]
0x4C4A	0x8001    STRH	R1, [R0, #0]
;RF_Meter_example.c, 34 :: 		}
L_end_system_init:
0x4C4C	0xF8DDE000  LDR	LR, [SP, #0]
0x4C50	0xB001    ADD	SP, SP, #4
0x4C52	0x4770    BX	LR
0x4C54	0xA27C0000  	__GPIO_MODULE_SPI3_PC10_11_12+0
0x4C58	0x14004001  	GPIOD_BASE+0
0x4C5C	0x00102000  	_track+0
0x4C60	0x00122000  	_last_track+0
; end of _system_init
_SPI3_Init_Advanced:
;__Lib_SPI_123.c, 133 :: 		
; module start address is: 8 (R2)
0x4438	0xB083    SUB	SP, SP, #12
0x443A	0xF8CDE000  STR	LR, [SP, #0]
0x443E	0xF88D0004  STRB	R0, [SP, #4]
0x4442	0x9102    STR	R1, [SP, #8]
; module end address is: 8 (R2)
; module start address is: 8 (R2)
;__Lib_SPI_123.c, 134 :: 		
0x4444	0x4C0B    LDR	R4, [PC, #44]
0x4446	0x4B0C    LDR	R3, [PC, #48]
0x4448	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 135 :: 		
0x444A	0x4C0C    LDR	R4, [PC, #48]
0x444C	0x4B0C    LDR	R3, [PC, #48]
0x444E	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 137 :: 		
0x4450	0x2401    MOVS	R4, #1
0x4452	0xB264    SXTB	R4, R4
0x4454	0x4B0B    LDR	R3, [PC, #44]
0x4456	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 138 :: 		
0x4458	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x445A	0xF7FEFAA3  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_SPI_123.c, 140 :: 		
0x445E	0x9A02    LDR	R2, [SP, #8]
0x4460	0xF89D1004  LDRB	R1, [SP, #4]
0x4464	0x4808    LDR	R0, [PC, #32]
0x4466	0xF7FEFA7B  BL	__Lib_SPI_123_SPIx_Init_Advanced+0
;__Lib_SPI_123.c, 141 :: 		
L_end_SPI3_Init_Advanced:
0x446A	0xF8DDE000  LDR	LR, [SP, #0]
0x446E	0xB003    ADD	SP, SP, #12
0x4470	0x4770    BX	LR
0x4472	0xBF00    NOP
0x4474	0x08BD0000  	_SPI3_Read+0
0x4478	0x002C2000  	_SPI_Rd_Ptr+0
0x447C	0x2EB10000  	_SPI3_Write+0
0x4480	0x003C2000  	_SPI_Wr_Ptr+0
0x4484	0x03BC4242  	RCC_APB1ENR+0
0x4488	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x29A4	0xB081    SUB	SP, SP, #4
0x29A6	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x29AA	0x2201    MOVS	R2, #1
0x29AC	0xB252    SXTB	R2, R2
0x29AE	0x493E    LDR	R1, [PC, #248]
0x29B0	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x29B2	0xF2000168  ADDW	R1, R0, #104
0x29B6	0x680B    LDR	R3, [R1, #0]
0x29B8	0xF06F6100  MVN	R1, #134217728
0x29BC	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x29C0	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x29C2	0xF0036100  AND	R1, R3, #134217728
0x29C6	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x29C8	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x29CA	0xF0024100  AND	R1, R2, #-2147483648
0x29CE	0xF1B14F00  CMP	R1, #-2147483648
0x29D2	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x29D4	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x29D6	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x29D8	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x29DA	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x29DC	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x29DE	0xF4042170  AND	R1, R4, #983040
0x29E2	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x29E4	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x29E6	0xF64F71FF  MOVW	R1, #65535
0x29EA	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x29EE	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x29F0	0xF4041140  AND	R1, R4, #3145728
0x29F4	0xF5B11F40  CMP	R1, #3145728
0x29F8	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x29FA	0xF06F6170  MVN	R1, #251658240
0x29FE	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x2A02	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x2A04	0x492A    LDR	R1, [PC, #168]
0x2A06	0x680A    LDR	R2, [R1, #0]
0x2A08	0xF06F6170  MVN	R1, #251658240
0x2A0C	0x400A    ANDS	R2, R1
0x2A0E	0x4928    LDR	R1, [PC, #160]
0x2A10	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x2A12	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x2A14	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x2A16	0xF4041180  AND	R1, R4, #1048576
0x2A1A	0xF5B11F80  CMP	R1, #1048576
0x2A1E	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x2A20	0xF04F0103  MOV	R1, #3
0x2A24	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x2A26	0x43C9    MVN	R1, R1
0x2A28	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x2A2C	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x2A30	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x2A32	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x2A34	0x0D61    LSRS	R1, R4, #21
0x2A36	0x0109    LSLS	R1, R1, #4
0x2A38	0xFA05F101  LSL	R1, R5, R1
0x2A3C	0x43C9    MVN	R1, R1
0x2A3E	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x2A40	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x2A44	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x2A46	0x0D61    LSRS	R1, R4, #21
0x2A48	0x0109    LSLS	R1, R1, #4
0x2A4A	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x2A4E	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x2A50	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x2A52	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x2A56	0xF1B14F00  CMP	R1, #-2147483648
0x2A5A	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x2A5C	0x4913    LDR	R1, [PC, #76]
0x2A5E	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x2A60	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x2A62	0x4913    LDR	R1, [PC, #76]
0x2A64	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x2A66	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x2A6A	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x2A6C	0xEA4F018A  LSL	R1, R10, #2
0x2A70	0xEB090101  ADD	R1, R9, R1, LSL #0
0x2A74	0x6809    LDR	R1, [R1, #0]
0x2A76	0xF1B13FFF  CMP	R1, #-1
0x2A7A	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x2A7C	0xF1090134  ADD	R1, R9, #52
0x2A80	0xEA4F038A  LSL	R3, R10, #2
0x2A84	0x18C9    ADDS	R1, R1, R3
0x2A86	0x6809    LDR	R1, [R1, #0]
0x2A88	0x460A    MOV	R2, R1
0x2A8A	0xEB090103  ADD	R1, R9, R3, LSL #0
0x2A8E	0x6809    LDR	R1, [R1, #0]
0x2A90	0x4608    MOV	R0, R1
0x2A92	0x4611    MOV	R1, R2
0x2A94	0xF7FDFE8A  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x2A98	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x2A9C	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x2A9E	0xF8DDE000  LDR	LR, [SP, #0]
0x2AA2	0xB001    ADD	SP, SP, #4
0x2AA4	0x4770    BX	LR
0x2AA6	0xBF00    NOP
0x2AA8	0x03004242  	RCC_APB2ENRbits+0
0x2AAC	0x001C4001  	AFIO_MAPR2+0
0x2AB0	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x07AC	0xB083    SUB	SP, SP, #12
0x07AE	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x07B2	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x07B6	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x07B8	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x07BA	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x07BE	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x07C0	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x07C2	0x4A18    LDR	R2, [PC, #96]
0x07C4	0x9202    STR	R2, [SP, #8]
0x07C6	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x07C8	0x4A17    LDR	R2, [PC, #92]
0x07CA	0x9202    STR	R2, [SP, #8]
0x07CC	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x07CE	0x4A17    LDR	R2, [PC, #92]
0x07D0	0x9202    STR	R2, [SP, #8]
0x07D2	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x07D4	0x4A16    LDR	R2, [PC, #88]
0x07D6	0x9202    STR	R2, [SP, #8]
0x07D8	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x07DA	0x4A16    LDR	R2, [PC, #88]
0x07DC	0x9202    STR	R2, [SP, #8]
0x07DE	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x07E0	0x4A15    LDR	R2, [PC, #84]
0x07E2	0x9202    STR	R2, [SP, #8]
0x07E4	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x07E6	0x4A15    LDR	R2, [PC, #84]
0x07E8	0x9202    STR	R2, [SP, #8]
0x07EA	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x07EC	0x2800    CMP	R0, #0
0x07EE	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x07F0	0x2801    CMP	R0, #1
0x07F2	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x07F4	0x2802    CMP	R0, #2
0x07F6	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x07F8	0x2803    CMP	R0, #3
0x07FA	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x07FC	0x2804    CMP	R0, #4
0x07FE	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x0800	0x2805    CMP	R0, #5
0x0802	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x0804	0x2806    CMP	R0, #6
0x0806	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x0808	0x2201    MOVS	R2, #1
0x080A	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x080C	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x0810	0x9802    LDR	R0, [SP, #8]
0x0812	0x460A    MOV	R2, R1
0x0814	0xF8BD1004  LDRH	R1, [SP, #4]
0x0818	0xF7FFFCEE  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x081C	0xF8DDE000  LDR	LR, [SP, #0]
0x0820	0xB003    ADD	SP, SP, #12
0x0822	0x4770    BX	LR
0x0824	0x08004001  	#1073809408
0x0828	0x0C004001  	#1073810432
0x082C	0x10004001  	#1073811456
0x0830	0x14004001  	#1073812480
0x0834	0x18004001  	#1073813504
0x0838	0x1C004001  	#1073814528
0x083C	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x01F8	0xB081    SUB	SP, SP, #4
0x01FA	0xF8CDE000  STR	LR, [SP, #0]
0x01FE	0xB28C    UXTH	R4, R1
0x0200	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x0202	0x4B77    LDR	R3, [PC, #476]
0x0204	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x0208	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x020A	0x4618    MOV	R0, R3
0x020C	0xF7FFFFA0  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x0210	0xF1B40FFF  CMP	R4, #255
0x0214	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x0216	0x4B73    LDR	R3, [PC, #460]
0x0218	0x429D    CMP	R5, R3
0x021A	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x021C	0xF04F3333  MOV	R3, #858993459
0x0220	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x0222	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0224	0x2D42    CMP	R5, #66
0x0226	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x0228	0xF04F3344  MOV	R3, #1145324612
0x022C	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x022E	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x0230	0xF64F73FF  MOVW	R3, #65535
0x0234	0x429C    CMP	R4, R3
0x0236	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x0238	0x4B6A    LDR	R3, [PC, #424]
0x023A	0x429D    CMP	R5, R3
0x023C	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x023E	0xF04F3333  MOV	R3, #858993459
0x0242	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0244	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0246	0xF04F3333  MOV	R3, #858993459
0x024A	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x024C	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x024E	0x2D42    CMP	R5, #66
0x0250	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x0252	0xF04F3344  MOV	R3, #1145324612
0x0256	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x0258	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x025A	0xF04F3344  MOV	R3, #1145324612
0x025E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0260	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x0262	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0264	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x0266	0xF0050301  AND	R3, R5, #1
0x026A	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x026C	0x2100    MOVS	R1, #0
0x026E	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0270	0xF0050302  AND	R3, R5, #2
0x0274	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x0276	0xF40573C0  AND	R3, R5, #384
0x027A	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x027C	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x027E	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0280	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x0282	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0284	0xF0050304  AND	R3, R5, #4
0x0288	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x028A	0xF0050320  AND	R3, R5, #32
0x028E	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0290	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x0292	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0294	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x0296	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x0298	0xF0050308  AND	R3, R5, #8
0x029C	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x029E	0xF0050320  AND	R3, R5, #32
0x02A2	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x02A4	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x02A6	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x02A8	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x02AA	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x02AC	0x4B4E    LDR	R3, [PC, #312]
0x02AE	0xEA050303  AND	R3, R5, R3, LSL #0
0x02B2	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x02B4	0x2003    MOVS	R0, #3
0x02B6	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x02B8	0xF4057300  AND	R3, R5, #512
0x02BC	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x02BE	0x2002    MOVS	R0, #2
0x02C0	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x02C2	0xF4056380  AND	R3, R5, #1024
0x02C6	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x02C8	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x02CA	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x02CC	0xF005030C  AND	R3, R5, #12
0x02D0	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x02D2	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x02D4	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x02D6	0xF00403FF  AND	R3, R4, #255
0x02DA	0xB29B    UXTH	R3, R3
0x02DC	0x2B00    CMP	R3, #0
0x02DE	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x02E0	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x02E2	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x02E4	0xFA1FF884  UXTH	R8, R4
0x02E8	0x4632    MOV	R2, R6
0x02EA	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x02EC	0x2808    CMP	R0, #8
0x02EE	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x02F0	0xF04F0301  MOV	R3, #1
0x02F4	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x02F8	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x02FC	0x42A3    CMP	R3, R4
0x02FE	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x0300	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x0302	0xF04F030F  MOV	R3, #15
0x0306	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x0308	0x43DB    MVN	R3, R3
0x030A	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x030E	0xFA01F305  LSL	R3, R1, R5
0x0312	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x0316	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x0318	0xF4067381  AND	R3, R6, #258
0x031C	0xF5B37F81  CMP	R3, #258
0x0320	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x0322	0xF2020414  ADDW	R4, R2, #20
0x0326	0xF04F0301  MOV	R3, #1
0x032A	0x4083    LSLS	R3, R0
0x032C	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x032E	0xF0060382  AND	R3, R6, #130
0x0332	0x2B82    CMP	R3, #130
0x0334	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x0336	0xF2020410  ADDW	R4, R2, #16
0x033A	0xF04F0301  MOV	R3, #1
0x033E	0x4083    LSLS	R3, R0
0x0340	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x0342	0x462F    MOV	R7, R5
0x0344	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x0346	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x0348	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x034A	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x034C	0xFA1FF088  UXTH	R0, R8
0x0350	0x460F    MOV	R7, R1
0x0352	0x4631    MOV	R1, R6
0x0354	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x0356	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x0358	0x460F    MOV	R7, R1
0x035A	0x4629    MOV	R1, R5
0x035C	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x035E	0xF1B00FFF  CMP	R0, #255
0x0362	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0364	0x1D33    ADDS	R3, R6, #4
0x0366	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x036A	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x036C	0x2A08    CMP	R2, #8
0x036E	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0370	0xF2020408  ADDW	R4, R2, #8
0x0374	0xF04F0301  MOV	R3, #1
0x0378	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x037C	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0380	0x42A3    CMP	R3, R4
0x0382	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0384	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x0386	0xF04F030F  MOV	R3, #15
0x038A	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x038C	0x43DB    MVN	R3, R3
0x038E	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x0392	0xFA07F305  LSL	R3, R7, R5
0x0396	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x039A	0xF4017381  AND	R3, R1, #258
0x039E	0xF5B37F81  CMP	R3, #258
0x03A2	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x03A4	0xF2060514  ADDW	R5, R6, #20
0x03A8	0xF2020408  ADDW	R4, R2, #8
0x03AC	0xF04F0301  MOV	R3, #1
0x03B0	0x40A3    LSLS	R3, R4
0x03B2	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x03B4	0xF0010382  AND	R3, R1, #130
0x03B8	0x2B82    CMP	R3, #130
0x03BA	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x03BC	0xF2060510  ADDW	R5, R6, #16
0x03C0	0xF2020408  ADDW	R4, R2, #8
0x03C4	0xF04F0301  MOV	R3, #1
0x03C8	0x40A3    LSLS	R3, R4
0x03CA	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x03CC	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x03CE	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x03D0	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x03D2	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x03D4	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x03D8	0xF8DDE000  LDR	LR, [SP, #0]
0x03DC	0xB001    ADD	SP, SP, #4
0x03DE	0x4770    BX	LR
0x03E0	0xFC00FFFF  	#-1024
0x03E4	0x00140008  	#524308
0x03E8	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0150	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x0152	0x4919    LDR	R1, [PC, #100]
0x0154	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0158	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x015A	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x015C	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x015E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0160	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0162	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0164	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0166	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0168	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x016A	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x016C	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x016E	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0170	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0172	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0174	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0176	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x017A	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x017C	0x490F    LDR	R1, [PC, #60]
0x017E	0x4288    CMP	R0, R1
0x0180	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0182	0x490F    LDR	R1, [PC, #60]
0x0184	0x4288    CMP	R0, R1
0x0186	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0188	0x490E    LDR	R1, [PC, #56]
0x018A	0x4288    CMP	R0, R1
0x018C	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x018E	0x490E    LDR	R1, [PC, #56]
0x0190	0x4288    CMP	R0, R1
0x0192	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0194	0x490D    LDR	R1, [PC, #52]
0x0196	0x4288    CMP	R0, R1
0x0198	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x019A	0x490D    LDR	R1, [PC, #52]
0x019C	0x4288    CMP	R0, R1
0x019E	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x01A0	0x490C    LDR	R1, [PC, #48]
0x01A2	0x4288    CMP	R0, R1
0x01A4	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x01A6	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x01A8	0x490B    LDR	R1, [PC, #44]
0x01AA	0x6809    LDR	R1, [R1, #0]
0x01AC	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x01B0	0x4909    LDR	R1, [PC, #36]
0x01B2	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x01B4	0xB001    ADD	SP, SP, #4
0x01B6	0x4770    BX	LR
0x01B8	0xFC00FFFF  	#-1024
0x01BC	0x08004001  	#1073809408
0x01C0	0x0C004001  	#1073810432
0x01C4	0x10004001  	#1073811456
0x01C8	0x14004001  	#1073812480
0x01CC	0x18004001  	#1073813504
0x01D0	0x1C004001  	#1073814528
0x01D4	0x20004001  	#1073815552
0x01D8	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
__Lib_SPI_123_SPIx_Init_Advanced:
;__Lib_SPI_123.c, 53 :: 		
; config start address is: 8 (R2)
; clock_divider start address is: 4 (R1)
; base start address is: 0 (R0)
0x2960	0xB081    SUB	SP, SP, #4
; config end address is: 8 (R2)
; clock_divider end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; clock_divider start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_SPI_123.c, 56 :: 		
0x2962	0x2300    MOVS	R3, #0
0x2964	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 58 :: 		
0x2966	0x00CB    LSLS	R3, R1, #3
0x2968	0xB29B    UXTH	R3, R3
; clock_divider end address is: 4 (R1)
0x296A	0xEA420303  ORR	R3, R2, R3, LSL #0
;__Lib_SPI_123.c, 60 :: 		
0x296E	0x6804    LDR	R4, [R0, #0]
0x2970	0xB29B    UXTH	R3, R3
0x2972	0xEA440303  ORR	R3, R4, R3, LSL #0
0x2976	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 61 :: 		
0x2978	0x1D05    ADDS	R5, R0, #4
0x297A	0x1413    ASRS	R3, R2, #16
; config end address is: 8 (R2)
0x297C	0x461C    MOV	R4, R3
0x297E	0x682B    LDR	R3, [R5, #0]
0x2980	0xF3640382  BFI	R3, R4, #2, #1
0x2984	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 63 :: 		
0x2986	0xF200051C  ADDW	R5, R0, #28
0x298A	0x2400    MOVS	R4, #0
0x298C	0x682B    LDR	R3, [R5, #0]
0x298E	0xF36423CB  BFI	R3, R4, #11, #1
0x2992	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 64 :: 		
0x2994	0x2401    MOVS	R4, #1
0x2996	0x6803    LDR	R3, [R0, #0]
0x2998	0xF3641386  BFI	R3, R4, #6, #1
0x299C	0x6003    STR	R3, [R0, #0]
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 65 :: 		
L_end_SPIx_Init_Advanced:
0x299E	0xB001    ADD	SP, SP, #4
0x29A0	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Init_Advanced
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x441C	0xB081    SUB	SP, SP, #4
0x441E	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x4422	0x4A04    LDR	R2, [PC, #16]
0x4424	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x4426	0xF7FBFEE7  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x442A	0xF8DDE000  LDR	LR, [SP, #0]
0x442E	0xB001    ADD	SP, SP, #4
0x4430	0x4770    BX	LR
0x4432	0xBF00    NOP
0x4434	0x00140008  	#524308
; end of _GPIO_Digital_Output
_display_init:
;RF_Meter_example.c, 36 :: 		void display_init()
0x4E10	0xB093    SUB	SP, SP, #76
0x4E12	0xF8CDE000  STR	LR, [SP, #0]
;RF_Meter_example.c, 38 :: 		TFT_Init_ILI9341_8bit( 320, 240 );
0x4E16	0x21F0    MOVS	R1, #240
0x4E18	0xF2401040  MOVW	R0, #320
0x4E1C	0xF7FFFC20  BL	_TFT_Init_ILI9341_8bit+0
;RF_Meter_example.c, 39 :: 		TFT_BLED = 1;
0x4E20	0x2101    MOVS	R1, #1
0x4E22	0xB249    SXTB	R1, R1
0x4E24	0x4868    LDR	R0, [PC, #416]
0x4E26	0x6001    STR	R1, [R0, #0]
;RF_Meter_example.c, 40 :: 		TFT_Set_Pen( CL_WHITE, 1 );
0x4E28	0x2101    MOVS	R1, #1
0x4E2A	0xF64F70FF  MOVW	R0, #65535
0x4E2E	0xF7FDFE6D  BL	_TFT_Set_Pen+0
;RF_Meter_example.c, 41 :: 		TFT_Set_Brush( 1,CL_WHITE,0,0,0,0 );
0x4E32	0x2100    MOVS	R1, #0
0x4E34	0x2000    MOVS	R0, #0
0x4E36	0xB402    PUSH	(R1)
0x4E38	0xB401    PUSH	(R0)
0x4E3A	0x2300    MOVS	R3, #0
0x4E3C	0x2200    MOVS	R2, #0
0x4E3E	0xF64F71FF  MOVW	R1, #65535
0x4E42	0x2001    MOVS	R0, #1
0x4E44	0xF7FDFE42  BL	_TFT_Set_Brush+0
0x4E48	0xB002    ADD	SP, SP, #8
;RF_Meter_example.c, 42 :: 		TFT_Set_Font( TFT_defaultFont, CL_BLACK, FO_HORIZONTAL );
0x4E4A	0x2200    MOVS	R2, #0
0x4E4C	0xF2400100  MOVW	R1, #0
0x4E50	0x485E    LDR	R0, [PC, #376]
0x4E52	0xF7FFFC73  BL	_TFT_Set_Font+0
;RF_Meter_example.c, 43 :: 		TFT_Fill_Screen( CL_WHITE );
0x4E56	0xF64F70FF  MOVW	R0, #65535
0x4E5A	0xF7FFFCE5  BL	_TFT_Fill_Screen+0
;RF_Meter_example.c, 44 :: 		TFT_Set_Pen( CL_BLACK, 1 );
0x4E5E	0x2101    MOVS	R1, #1
0x4E60	0xF2400000  MOVW	R0, #0
0x4E64	0xF7FDFE52  BL	_TFT_Set_Pen+0
;RF_Meter_example.c, 45 :: 		TFT_Line(  20,  46, 300,  46 );
0x4E68	0x232E    MOVS	R3, #46
0x4E6A	0xB21B    SXTH	R3, R3
0x4E6C	0xF240122C  MOVW	R2, #300
0x4E70	0xB212    SXTH	R2, R2
0x4E72	0x212E    MOVS	R1, #46
0x4E74	0xB209    SXTH	R1, R1
0x4E76	0x2014    MOVS	R0, #20
0x4E78	0xB200    SXTH	R0, R0
0x4E7A	0xF7FFFD79  BL	_TFT_Line+0
;RF_Meter_example.c, 46 :: 		TFT_Line(  20,  70, 300,  70 );
0x4E7E	0x2346    MOVS	R3, #70
0x4E80	0xB21B    SXTH	R3, R3
0x4E82	0xF240122C  MOVW	R2, #300
0x4E86	0xB212    SXTH	R2, R2
0x4E88	0x2146    MOVS	R1, #70
0x4E8A	0xB209    SXTH	R1, R1
0x4E8C	0x2014    MOVS	R0, #20
0x4E8E	0xB200    SXTH	R0, R0
0x4E90	0xF7FFFD6E  BL	_TFT_Line+0
;RF_Meter_example.c, 47 :: 		TFT_Line(  20, 196, 300, 196 );;
0x4E94	0x23C4    MOVS	R3, #196
0x4E96	0xB21B    SXTH	R3, R3
0x4E98	0xF240122C  MOVW	R2, #300
0x4E9C	0xB212    SXTH	R2, R2
0x4E9E	0x21C4    MOVS	R1, #196
0x4EA0	0xB209    SXTH	R1, R1
0x4EA2	0x2014    MOVS	R0, #20
0x4EA4	0xB200    SXTH	R0, R0
0x4EA6	0xF7FFFD63  BL	_TFT_Line+0
;RF_Meter_example.c, 48 :: 		TFT_Line(  20, 220, 300, 220 );
0x4EAA	0x23DC    MOVS	R3, #220
0x4EAC	0xB21B    SXTH	R3, R3
0x4EAE	0xF240122C  MOVW	R2, #300
0x4EB2	0xB212    SXTH	R2, R2
0x4EB4	0x21DC    MOVS	R1, #220
0x4EB6	0xB209    SXTH	R1, R1
0x4EB8	0x2014    MOVS	R0, #20
0x4EBA	0xB200    SXTH	R0, R0
0x4EBC	0xF7FFFD58  BL	_TFT_Line+0
;RF_Meter_example.c, 49 :: 		TFT_Set_Pen( CL_WHITE, 1 );
0x4EC0	0x2101    MOVS	R1, #1
0x4EC2	0xF64F70FF  MOVW	R0, #65535
0x4EC6	0xF7FDFE21  BL	_TFT_Set_Pen+0
;RF_Meter_example.c, 50 :: 		TFT_Set_Font( &HandelGothic_BT21x22_Regular, CL_RED, FO_HORIZONTAL );
0x4ECA	0x2200    MOVS	R2, #0
0x4ECC	0xF64F0100  MOVW	R1, #63488
0x4ED0	0x483F    LDR	R0, [PC, #252]
0x4ED2	0xF7FFFC33  BL	_TFT_Set_Font+0
;RF_Meter_example.c, 51 :: 		TFT_Write_Text( "RF Meter click", 95, 14 );
0x4ED6	0xF10D0B04  ADD	R11, SP, #4
0x4EDA	0xF10B0A0F  ADD	R10, R11, #15
0x4EDE	0xF8DFC0F4  LDR	R12, [PC, #244]
0x4EE2	0xF7FFFBB3  BL	___CC2DW+0
0x4EE6	0xA801    ADD	R0, SP, #4
0x4EE8	0x220E    MOVS	R2, #14
0x4EEA	0x215F    MOVS	R1, #95
0x4EEC	0xF7FFFCFC  BL	_TFT_Write_Text+0
;RF_Meter_example.c, 52 :: 		TFT_Set_Font( &Tahoma15x16_Bold, CL_BLUE, FO_HORIZONTAL );
0x4EF0	0x2200    MOVS	R2, #0
0x4EF2	0xF240011F  MOVW	R1, #31
0x4EF6	0x4838    LDR	R0, [PC, #224]
0x4EF8	0xF7FFFC20  BL	_TFT_Set_Font+0
;RF_Meter_example.c, 53 :: 		TFT_Write_Text( "AD8318", 130, 50 );
0x4EFC	0x2041    MOVS	R0, #65
0x4EFE	0xF88D0013  STRB	R0, [SP, #19]
0x4F02	0x2044    MOVS	R0, #68
0x4F04	0xF88D0014  STRB	R0, [SP, #20]
0x4F08	0x2038    MOVS	R0, #56
0x4F0A	0xF88D0015  STRB	R0, [SP, #21]
0x4F0E	0x2033    MOVS	R0, #51
0x4F10	0xF88D0016  STRB	R0, [SP, #22]
0x4F14	0x2031    MOVS	R0, #49
0x4F16	0xF88D0017  STRB	R0, [SP, #23]
0x4F1A	0x2038    MOVS	R0, #56
0x4F1C	0xF88D0018  STRB	R0, [SP, #24]
0x4F20	0x2000    MOVS	R0, #0
0x4F22	0xF88D0019  STRB	R0, [SP, #25]
0x4F26	0xF10D0013  ADD	R0, SP, #19
0x4F2A	0x2232    MOVS	R2, #50
0x4F2C	0x2182    MOVS	R1, #130
0x4F2E	0xF7FFFCDB  BL	_TFT_Write_Text+0
;RF_Meter_example.c, 54 :: 		TFT_Set_Font( &Verdana12x13_Regular, CL_BLACK, FO_HORIZONTAL );
0x4F32	0x2200    MOVS	R2, #0
0x4F34	0xF2400100  MOVW	R1, #0
0x4F38	0x4828    LDR	R0, [PC, #160]
0x4F3A	0xF7FFFBFF  BL	_TFT_Set_Font+0
;RF_Meter_example.c, 55 :: 		TFT_Write_Text("Kleverness", 19, 223);
0x4F3E	0xF10D0B1A  ADD	R11, SP, #26
0x4F42	0xF10B0A0B  ADD	R10, R11, #11
0x4F46	0xF8DFC098  LDR	R12, [PC, #152]
0x4F4A	0xF7FFFB7F  BL	___CC2DW+0
0x4F4E	0xF10D001A  ADD	R0, SP, #26
0x4F52	0x22DF    MOVS	R2, #223
0x4F54	0x2113    MOVS	R1, #19
0x4F56	0xF7FFFCC7  BL	_TFT_Write_Text+0
;RF_Meter_example.c, 56 :: 		TFT_Set_Font( &Verdana12x13_Regular, CL_RED, FO_HORIZONTAL );
0x4F5A	0x2200    MOVS	R2, #0
0x4F5C	0xF64F0100  MOVW	R1, #63488
0x4F60	0x481E    LDR	R0, [PC, #120]
0x4F62	0xF7FFFBEB  BL	_TFT_Set_Font+0
;RF_Meter_example.c, 57 :: 		TFT_Write_Text( "www.mikroe.com", 200, 223 );
0x4F66	0xF10D0B25  ADD	R11, SP, #37
0x4F6A	0xF10B0A0F  ADD	R10, R11, #15
0x4F6E	0xF8DFC074  LDR	R12, [PC, #116]
0x4F72	0xF7FFFB6B  BL	___CC2DW+0
0x4F76	0xF10D0025  ADD	R0, SP, #37
0x4F7A	0x22DF    MOVS	R2, #223
0x4F7C	0x21C8    MOVS	R1, #200
0x4F7E	0xF7FFFCB3  BL	_TFT_Write_Text+0
;RF_Meter_example.c, 58 :: 		TFT_Set_Font( &Tahoma15x16_Bold, CL_BLACK, FO_HORIZONTAL );
0x4F82	0x2200    MOVS	R2, #0
0x4F84	0xF2400100  MOVW	R1, #0
0x4F88	0x4813    LDR	R0, [PC, #76]
0x4F8A	0xF7FFFBD7  BL	_TFT_Set_Font+0
;RF_Meter_example.c, 59 :: 		TFT_Write_Text( "Signal Strength Meter", 30, 200 );
0x4F8E	0xF10D0B34  ADD	R11, SP, #52
0x4F92	0xF10B0A16  ADD	R10, R11, #22
0x4F96	0xF8DFC050  LDR	R12, [PC, #80]
0x4F9A	0xF7FFFB57  BL	___CC2DW+0
0x4F9E	0xA80D    ADD	R0, SP, #52
0x4FA0	0x22C8    MOVS	R2, #200
0x4FA2	0x211E    MOVS	R1, #30
0x4FA4	0xF7FFFCA0  BL	_TFT_Write_Text+0
;RF_Meter_example.c, 60 :: 		TFT_Set_Font( &HandelGothic_BT21x22_Regular, CL_BLACK, FO_HORIZONTAL );
0x4FA8	0x2200    MOVS	R2, #0
0x4FAA	0xF2400100  MOVW	R1, #0
0x4FAE	0x4808    LDR	R0, [PC, #32]
0x4FB0	0xF7FFFBC4  BL	_TFT_Set_Font+0
;RF_Meter_example.c, 61 :: 		TFT_Image( 114, 100, signal_lo_bmp , 2 );
0x4FB4	0x2302    MOVS	R3, #2
0x4FB6	0x4A0D    LDR	R2, [PC, #52]
0x4FB8	0x2164    MOVS	R1, #100
0x4FBA	0x2072    MOVS	R0, #114
0x4FBC	0xF7FFFC08  BL	_TFT_Image+0
;RF_Meter_example.c, 62 :: 		}
L_end_display_init:
0x4FC0	0xF8DDE000  LDR	LR, [SP, #0]
0x4FC4	0xB013    ADD	SP, SP, #76
0x4FC6	0x4770    BX	LR
0x4FC8	0x01A44223  	GPIOE_ODR+0
0x4FCC	0x79220000  	_TFT_defaultFont+0
0x4FD0	0x69140000  	_HandelGothic_BT21x22_Regular+0
0x4FD4	0xA2E80000  	?ICS?lstr1_RF_Meter_example+0
0x4FD8	0x559C0000  	_Tahoma15x16_Bold+0
0x4FDC	0x819A0000  	_Verdana12x13_Regular+0
0x4FE0	0xA2FE0000  	?ICS?lstr3_RF_Meter_example+0
0x4FE4	0xA3090000  	?ICS?lstr4_RF_Meter_example+0
0x4FE8	0xA3180000  	?ICS?lstr5_RF_Meter_example+0
0x4FEC	0x9BED0000  	_signal_lo_bmp+0
; end of _display_init
___CC2DW:
;__Lib_System_105_107.c, 28 :: 		
0x464C	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 30 :: 		
L_loopDW:
;__Lib_System_105_107.c, 31 :: 		
0x464E	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 32 :: 		
0x4652	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 33 :: 		
0x4656	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 34 :: 		
0x465A	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 36 :: 		
L_end___CC2DW:
0x465C	0xB001    ADD	SP, SP, #4
0x465E	0x4770    BX	LR
; end of ___CC2DW
_TFT_Init_ILI9341_8bit:
;__Lib_TFT_Defs.c, 2371 :: 		void TFT_Init_ILI9341_8bit(unsigned int display_width, unsigned int display_height) {
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x4660	0xB081    SUB	SP, SP, #4
0x4662	0xF8CDE000  STR	LR, [SP, #0]
0x4666	0xB28C    UXTH	R4, R1
0x4668	0xB281    UXTH	R1, R0
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 4 (R1)
; display_height start address is: 16 (R4)
;__Lib_TFT_Defs.c, 2372 :: 		__controller = _8BIT_CONTROLLER;
0x466A	0xF24003FF  MOVW	R3, #255
0x466E	0x4A24    LDR	R2, [PC, #144]
0x4670	0x8013    STRH	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2373 :: 		if (Is_TFT_Set() != 1) {
0x4672	0xF7FEF96D  BL	_Is_TFT_Set+0
0x4676	0x2801    CMP	R0, #1
0x4678	0xD008    BEQ	L_TFT_Init_ILI9341_8bit133
;__Lib_TFT_Defs.c, 2374 :: 		TFT_Set_Index_Ptr = TFT_Set_Index;
0x467A	0x4B22    LDR	R3, [PC, #136]
0x467C	0x4A22    LDR	R2, [PC, #136]
0x467E	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2375 :: 		TFT_Write_Command_Ptr = TFT_Write_Command;
0x4680	0x4B22    LDR	R3, [PC, #136]
0x4682	0x4A23    LDR	R2, [PC, #140]
0x4684	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2376 :: 		TFT_Write_Data_Ptr = TFT_Write_Data;
0x4686	0x4B23    LDR	R3, [PC, #140]
0x4688	0x4A23    LDR	R2, [PC, #140]
0x468A	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2377 :: 		}
L_TFT_Init_ILI9341_8bit133:
;__Lib_TFT_Defs.c, 2379 :: 		TFT_DISP_WIDTH = display_width;
0x468C	0x4A23    LDR	R2, [PC, #140]
0x468E	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 2380 :: 		TFT_DISP_HEIGHT = display_height;
0x4690	0x4A23    LDR	R2, [PC, #140]
0x4692	0x8014    STRH	R4, [R2, #0]
;__Lib_TFT_Defs.c, 2381 :: 		if (display_width >= display_height)
0x4694	0x42A1    CMP	R1, R4
0x4696	0xD303    BCC	L_TFT_Init_ILI9341_8bit134
; display_width end address is: 4 (R1)
; display_height end address is: 16 (R4)
;__Lib_TFT_Defs.c, 2382 :: 		TFT_Disp_Rotation = 0;
0x4698	0x2300    MOVS	R3, #0
0x469A	0x4A22    LDR	R2, [PC, #136]
0x469C	0x7013    STRB	R3, [R2, #0]
0x469E	0xE002    B	L_TFT_Init_ILI9341_8bit135
L_TFT_Init_ILI9341_8bit134:
;__Lib_TFT_Defs.c, 2384 :: 		TFT_Disp_Rotation = 90;
0x46A0	0x235A    MOVS	R3, #90
0x46A2	0x4A20    LDR	R2, [PC, #128]
0x46A4	0x7013    STRB	R3, [R2, #0]
L_TFT_Init_ILI9341_8bit135:
;__Lib_TFT_Defs.c, 2386 :: 		TFT_Set_Pen(CL_BLACK, 1);
0x46A6	0x2101    MOVS	R1, #1
0x46A8	0xF2400000  MOVW	R0, #0
0x46AC	0xF7FEFA2E  BL	_TFT_Set_Pen+0
;__Lib_TFT_Defs.c, 2387 :: 		TFT_Set_Brush(0, 0, 0, 0, 0, 0);
0x46B0	0x2300    MOVS	R3, #0
0x46B2	0x2200    MOVS	R2, #0
0x46B4	0xB408    PUSH	(R3)
0x46B6	0xB404    PUSH	(R2)
0x46B8	0x2300    MOVS	R3, #0
0x46BA	0x2200    MOVS	R2, #0
0x46BC	0x2100    MOVS	R1, #0
0x46BE	0x2000    MOVS	R0, #0
0x46C0	0xF7FEFA04  BL	_TFT_Set_Brush+0
0x46C4	0xB002    ADD	SP, SP, #8
;__Lib_TFT_Defs.c, 2389 :: 		TFT_Move_Cursor(0, 0);
0x46C6	0x2100    MOVS	R1, #0
0x46C8	0x2000    MOVS	R0, #0
0x46CA	0xF7FEF9F3  BL	_TFT_Move_Cursor+0
;__Lib_TFT_Defs.c, 2390 :: 		ExternalFontSet = 0;
0x46CE	0x2300    MOVS	R3, #0
0x46D0	0x4A15    LDR	R2, [PC, #84]
0x46D2	0x7013    STRB	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2391 :: 		TFT_Set_DataPort_Direction();
0x46D4	0xF7FDFDE4  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2394 :: 		if (TFT_ReadId_ST7789V_or_ILI9341() == TFT_ST7789_HW_ID) {
0x46D8	0xF7FDFD92  BL	_TFT_ReadId_ST7789V_or_ILI9341+0
0x46DC	0x4A13    LDR	R2, [PC, #76]
0x46DE	0x4290    CMP	R0, R2
0x46E0	0xD105    BNE	L_TFT_Init_ILI9341_8bit136
;__Lib_TFT_Defs.c, 2396 :: 		TFT_Reset_ST7789V();
0x46E2	0xF7FDFC03  BL	__Lib_TFT_Defs_TFT_Reset_ST7789V+0
;__Lib_TFT_Defs.c, 2397 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_SST7715R;
0x46E6	0x4B12    LDR	R3, [PC, #72]
0x46E8	0x4A12    LDR	R2, [PC, #72]
0x46EA	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2398 :: 		} else {
0x46EC	0xE004    B	L_TFT_Init_ILI9341_8bit137
L_TFT_Init_ILI9341_8bit136:
;__Lib_TFT_Defs.c, 2400 :: 		TFT_Reset_ILI9341();
0x46EE	0xF7FDFF47  BL	__Lib_TFT_Defs_TFT_Reset_ILI9341+0
;__Lib_TFT_Defs.c, 2401 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_ILI9342;
0x46F2	0x4B11    LDR	R3, [PC, #68]
0x46F4	0x4A0F    LDR	R2, [PC, #60]
0x46F6	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2402 :: 		}
L_TFT_Init_ILI9341_8bit137:
;__Lib_TFT_Defs.c, 2408 :: 		}
L_end_TFT_Init_ILI9341_8bit:
0x46F8	0xF8DDE000  LDR	LR, [SP, #0]
0x46FC	0xB001    ADD	SP, SP, #4
0x46FE	0x4770    BX	LR
0x4700	0x000C2000  	__Lib_TFT_Defs___controller+0
0x4704	0x05C90000  	_TFT_Set_Index+0
0x4708	0x00842000  	_TFT_Set_Index_Ptr+0
0x470C	0x05950000  	_TFT_Write_Command+0
0x4710	0x00882000  	_TFT_Write_Command_Ptr+0
0x4714	0x13910000  	_TFT_Write_Data+0
0x4718	0x00742000  	_TFT_Write_Data_Ptr+0
0x471C	0x00622000  	_TFT_DISP_WIDTH+0
0x4720	0x00642000  	_TFT_DISP_HEIGHT+0
0x4724	0x000F2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x4728	0x00662000  	_ExternalFontSet+0
0x472C	0x85005285  	#1384482048
0x4730	0x2D990000  	_TFT_Set_Address_SST7715R+0
0x4734	0x00702000  	_TFT_Set_Address_Ptr+0
0x4738	0x2C610000  	_TFT_Set_Address_ILI9342+0
; end of _TFT_Init_ILI9341_8bit
_Is_TFT_Set:
;__Lib_TFT.c, 132 :: 		
0x2950	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 133 :: 		
0x2952	0x4802    LDR	R0, [PC, #8]
0x2954	0x8800    LDRH	R0, [R0, #0]
;__Lib_TFT.c, 134 :: 		
L_end_Is_TFT_Set:
0x2956	0xB001    ADD	SP, SP, #4
0x2958	0x4770    BX	LR
0x295A	0xBF00    NOP
0x295C	0x00082000  	__Lib_TFT_Ptr_Set+0
; end of _Is_TFT_Set
_TFT_Set_Pen:
;__Lib_TFT.c, 160 :: 		
; pen_width start address is: 4 (R1)
; pen_color start address is: 0 (R0)
0x2B0C	0xB081    SUB	SP, SP, #4
; pen_width end address is: 4 (R1)
; pen_color end address is: 0 (R0)
; pen_color start address is: 0 (R0)
; pen_width start address is: 4 (R1)
;__Lib_TFT.c, 161 :: 		
0x2B0E	0x4A03    LDR	R2, [PC, #12]
0x2B10	0x8010    STRH	R0, [R2, #0]
; pen_color end address is: 0 (R0)
;__Lib_TFT.c, 166 :: 		
0x2B12	0x4A03    LDR	R2, [PC, #12]
0x2B14	0x7011    STRB	R1, [R2, #0]
; pen_width end address is: 4 (R1)
;__Lib_TFT.c, 167 :: 		
L_end_TFT_Set_Pen:
0x2B16	0xB001    ADD	SP, SP, #4
0x2B18	0x4770    BX	LR
0x2B1A	0xBF00    NOP
0x2B1C	0x00782000  	__Lib_TFT_PenColor+0
0x2B20	0x00672000  	__Lib_TFT_PenWidth+0
; end of _TFT_Set_Pen
_TFT_Set_Brush:
;__Lib_TFT.c, 183 :: 		
; gradient_orientation start address is: 12 (R3)
; gradient_enabled start address is: 8 (R2)
; brush_color start address is: 4 (R1)
; brush_enabled start address is: 0 (R0)
0x2ACC	0xB081    SUB	SP, SP, #4
; gradient_orientation end address is: 12 (R3)
; gradient_enabled end address is: 8 (R2)
; brush_color end address is: 4 (R1)
; brush_enabled end address is: 0 (R0)
; brush_enabled start address is: 0 (R0)
; brush_color start address is: 4 (R1)
; gradient_enabled start address is: 8 (R2)
; gradient_orientation start address is: 12 (R3)
; gradient_color_from start address is: 20 (R5)
0x2ACE	0xF8BD5004  LDRH	R5, [SP, #4]
; gradient_color_to start address is: 24 (R6)
0x2AD2	0xF8BD6008  LDRH	R6, [SP, #8]
;__Lib_TFT.c, 184 :: 		
0x2AD6	0x4C07    LDR	R4, [PC, #28]
0x2AD8	0x7020    STRB	R0, [R4, #0]
; brush_enabled end address is: 0 (R0)
;__Lib_TFT.c, 185 :: 		
0x2ADA	0x4C07    LDR	R4, [PC, #28]
0x2ADC	0x8021    STRH	R1, [R4, #0]
; brush_color end address is: 4 (R1)
;__Lib_TFT.c, 186 :: 		
0x2ADE	0x4C07    LDR	R4, [PC, #28]
0x2AE0	0x7022    STRB	R2, [R4, #0]
; gradient_enabled end address is: 8 (R2)
;__Lib_TFT.c, 187 :: 		
0x2AE2	0x4C07    LDR	R4, [PC, #28]
0x2AE4	0x7023    STRB	R3, [R4, #0]
; gradient_orientation end address is: 12 (R3)
;__Lib_TFT.c, 188 :: 		
0x2AE6	0x4C07    LDR	R4, [PC, #28]
0x2AE8	0x8025    STRH	R5, [R4, #0]
; gradient_color_from end address is: 20 (R5)
;__Lib_TFT.c, 189 :: 		
0x2AEA	0x4C07    LDR	R4, [PC, #28]
0x2AEC	0x8026    STRH	R6, [R4, #0]
; gradient_color_to end address is: 24 (R6)
;__Lib_TFT.c, 190 :: 		
L_end_TFT_Set_Brush:
0x2AEE	0xB001    ADD	SP, SP, #4
0x2AF0	0x4770    BX	LR
0x2AF2	0xBF00    NOP
0x2AF4	0x007A2000  	__Lib_TFT_BrushEnabled+0
0x2AF8	0x007C2000  	__Lib_TFT_BrushColor+0
0x2AFC	0x007B2000  	__Lib_TFT_GradientEnabled+0
0x2B00	0x007E2000  	__Lib_TFT_GradientOrientation+0
0x2B04	0x00802000  	__Lib_TFT_GradColorFrom+0
0x2B08	0x00822000  	__Lib_TFT_GradColorTo+0
; end of _TFT_Set_Brush
_TFT_Move_Cursor:
;__Lib_TFT.c, 243 :: 		
; _y start address is: 4 (R1)
; _x start address is: 0 (R0)
0x2AB4	0xB081    SUB	SP, SP, #4
; _y end address is: 4 (R1)
; _x end address is: 0 (R0)
; _x start address is: 0 (R0)
; _y start address is: 4 (R1)
;__Lib_TFT.c, 244 :: 		
0x2AB6	0x4A03    LDR	R2, [PC, #12]
0x2AB8	0x8010    STRH	R0, [R2, #0]
; _x end address is: 0 (R0)
;__Lib_TFT.c, 245 :: 		
0x2ABA	0x4A03    LDR	R2, [PC, #12]
0x2ABC	0x8011    STRH	R1, [R2, #0]
; _y end address is: 4 (R1)
;__Lib_TFT.c, 246 :: 		
L_end_TFT_Move_Cursor:
0x2ABE	0xB001    ADD	SP, SP, #4
0x2AC0	0x4770    BX	LR
0x2AC2	0xBF00    NOP
0x2AC4	0x005E2000  	__Lib_TFT_x_cord+0
0x2AC8	0x00562000  	__Lib_TFT_y_cord+0
; end of _TFT_Move_Cursor
__Lib_TFT_Defs_TFT_Set_DataPort_Direction:
;__Lib_TFT_Defs.c, 165 :: 		static void TFT_Set_DataPort_Direction() {
0x22A0	0xB082    SUB	SP, SP, #8
0x22A2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 167 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x22A6	0xF641010C  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 168 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x22AA	0xF2C40101  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 172 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_OUTPUT);
0x22AE	0x4806    LDR	R0, [PC, #24]
0x22B0	0x8800    LDRH	R0, [R0, #0]
0x22B2	0x9101    STR	R1, [SP, #4]
0x22B4	0x4A05    LDR	R2, [PC, #20]
0x22B6	0xB281    UXTH	R1, R0
0x22B8	0x9801    LDR	R0, [SP, #4]
0x22BA	0xF7FDFF9D  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 173 :: 		}
L_end_TFT_Set_DataPort_Direction:
0x22BE	0xF8DDE000  LDR	LR, [SP, #0]
0x22C2	0xB002    ADD	SP, SP, #8
0x22C4	0x4770    BX	LR
0x22C6	0xBF00    NOP
0x22C8	0x000C2000  	__Lib_TFT_Defs___controller+0
0x22CC	0x00140008  	#524308
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction
_TFT_ReadId_ST7789V_or_ILI9341:
;__Lib_TFT_Defs.c, 2100 :: 		unsigned long TFT_ReadId_ST7789V_or_ILI9341(){
0x2200	0xB082    SUB	SP, SP, #8
0x2202	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 2101 :: 		unsigned long id = 0;
0x2206	0xF04F0000  MOV	R0, #0
0x220A	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2103 :: 		TFT_Set_Pin_Directions();
0x220C	0xF7FEF938  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 2104 :: 		TFT_Set_DataPort_Direction();
0x2210	0xF000F846  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2105 :: 		TFT_RST = 1;
0x2214	0x2101    MOVS	R1, #1
0x2216	0xB249    SXTB	R1, R1
0x2218	0x481E    LDR	R0, [PC, #120]
0x221A	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2107 :: 		Delay_ms(100);
0x221C	0xF6492795  MOVW	R7, #39573
0x2220	0xF2C00723  MOVT	R7, #35
0x2224	0xBF00    NOP
0x2226	0xBF00    NOP
L_TFT_ReadId_ST7789V_or_ILI9341115:
0x2228	0x1E7F    SUBS	R7, R7, #1
0x222A	0xD1FD    BNE	L_TFT_ReadId_ST7789V_or_ILI9341115
0x222C	0xBF00    NOP
0x222E	0xBF00    NOP
;__Lib_TFT_Defs.c, 2109 :: 		TFT_CS = 0;
0x2230	0x2100    MOVS	R1, #0
0x2232	0xB249    SXTB	R1, R1
0x2234	0x4818    LDR	R0, [PC, #96]
0x2236	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2111 :: 		TFT_Set_Index_Ptr(0x04);
0x2238	0x2004    MOVS	R0, #4
0x223A	0x4C18    LDR	R4, [PC, #96]
0x223C	0x6824    LDR	R4, [R4, #0]
0x223E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2114 :: 		TFT_Set_DataPort_Direction_Input();
0x2240	0xF7FEF908  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input+0
;__Lib_TFT_Defs.c, 2115 :: 		Read_From_Port(); // don't care
0x2244	0xF7FEFA7C  BL	__Lib_TFT_Defs_Read_From_Port+0
;__Lib_TFT_Defs.c, 2116 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 8;
0x2248	0xF7FEFA7A  BL	__Lib_TFT_Defs_Read_From_Port+0
0x224C	0xF00000FF  AND	R0, R0, #255
0x2250	0xB280    UXTH	R0, R0
0x2252	0x0201    LSLS	R1, R0, #8
0x2254	0x9801    LDR	R0, [SP, #4]
0x2256	0x4308    ORRS	R0, R1
0x2258	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2117 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 16;
0x225A	0xF7FEFA71  BL	__Lib_TFT_Defs_Read_From_Port+0
0x225E	0xF00000FF  AND	R0, R0, #255
0x2262	0xB280    UXTH	R0, R0
0x2264	0x0401    LSLS	R1, R0, #16
0x2266	0x9801    LDR	R0, [SP, #4]
0x2268	0x4308    ORRS	R0, R1
0x226A	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2118 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 24;
0x226C	0xF7FEFA68  BL	__Lib_TFT_Defs_Read_From_Port+0
0x2270	0xF00000FF  AND	R0, R0, #255
0x2274	0xB280    UXTH	R0, R0
0x2276	0x0601    LSLS	R1, R0, #24
0x2278	0x9801    LDR	R0, [SP, #4]
0x227A	0x4308    ORRS	R0, R1
0x227C	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2119 :: 		TFT_CS = 1;
0x227E	0x2101    MOVS	R1, #1
0x2280	0xB249    SXTB	R1, R1
0x2282	0x4805    LDR	R0, [PC, #20]
0x2284	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2121 :: 		TFT_Set_DataPort_Direction();
0x2286	0xF000F80B  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2123 :: 		return id;
0x228A	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2124 :: 		}
L_end_TFT_ReadId_ST7789V_or_ILI9341:
0x228C	0xF8DDE000  LDR	LR, [SP, #0]
0x2290	0xB002    ADD	SP, SP, #8
0x2292	0x4770    BX	LR
0x2294	0x01A04223  	TFT_RST+0
0x2298	0x01BC4223  	TFT_CS+0
0x229C	0x00842000  	_TFT_Set_Index_Ptr+0
; end of _TFT_ReadId_ST7789V_or_ILI9341
_TFT_Set_Index:
;__Lib_TFT_Defs.c, 70 :: 		void TFT_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x05C8	0xB081    SUB	SP, SP, #4
0x05CA	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 71 :: 		TFT_RS = 0;
0x05CE	0x2200    MOVS	R2, #0
0x05D0	0xB252    SXTB	R2, R2
0x05D2	0x4908    LDR	R1, [PC, #32]
0x05D4	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 72 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x05D6	0xF7FFFF09  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 73 :: 		TFT_Write_Strobe();
0x05DA	0x2200    MOVS	R2, #0
0x05DC	0xB252    SXTB	R2, R2
0x05DE	0x4906    LDR	R1, [PC, #24]
0x05E0	0x600A    STR	R2, [R1, #0]
0x05E2	0xBF00    NOP
0x05E4	0x2201    MOVS	R2, #1
0x05E6	0xB252    SXTB	R2, R2
0x05E8	0x4903    LDR	R1, [PC, #12]
0x05EA	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 74 :: 		}
L_end_TFT_Set_Index:
0x05EC	0xF8DDE000  LDR	LR, [SP, #0]
0x05F0	0xB001    ADD	SP, SP, #4
0x05F2	0x4770    BX	LR
0x05F4	0x01B04223  	TFT_RS+0
0x05F8	0x01AC4223  	TFT_WR+0
; end of _TFT_Set_Index
__Lib_TFT_Defs_Write_to_Port:
;__Lib_TFT_Defs.c, 50 :: 		static void Write_to_Port(char value) {
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
;__Lib_TFT_Defs.c, 53 :: 		temp &= 0xFF00;
0x03EC	0x4A04    LDR	R2, [PC, #16]
0x03EE	0x8811    LDRH	R1, [R2, #0]
0x03F0	0xF401417F  AND	R1, R1, #65280
0x03F4	0xB289    UXTH	R1, R1
;__Lib_TFT_Defs.c, 54 :: 		TFT_DataPort = value | temp;
0x03F6	0xEA400101  ORR	R1, R0, R1, LSL #0
; value end address is: 0 (R0)
0x03FA	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 55 :: 		}
L_end_Write_to_Port:
0x03FC	0x4770    BX	LR
0x03FE	0xBF00    NOP
0x0400	0x180C4001  	TFT_DataPort+0
; end of __Lib_TFT_Defs_Write_to_Port
_TFT_Write_Command:
;__Lib_TFT_Defs.c, 80 :: 		void TFT_Write_Command(unsigned short cmd) {
; cmd start address is: 0 (R0)
0x0594	0xB081    SUB	SP, SP, #4
0x0596	0xF8CDE000  STR	LR, [SP, #0]
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
;__Lib_TFT_Defs.c, 81 :: 		TFT_RS = 1;
0x059A	0x2201    MOVS	R2, #1
0x059C	0xB252    SXTB	R2, R2
0x059E	0x4908    LDR	R1, [PC, #32]
0x05A0	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 82 :: 		Write_to_Port(cmd);
; cmd end address is: 0 (R0)
0x05A2	0xF7FFFF23  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 83 :: 		TFT_Write_Strobe();
0x05A6	0x2200    MOVS	R2, #0
0x05A8	0xB252    SXTB	R2, R2
0x05AA	0x4906    LDR	R1, [PC, #24]
0x05AC	0x600A    STR	R2, [R1, #0]
0x05AE	0xBF00    NOP
0x05B0	0x2201    MOVS	R2, #1
0x05B2	0xB252    SXTB	R2, R2
0x05B4	0x4903    LDR	R1, [PC, #12]
0x05B6	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 84 :: 		}
L_end_TFT_Write_Command:
0x05B8	0xF8DDE000  LDR	LR, [SP, #0]
0x05BC	0xB001    ADD	SP, SP, #4
0x05BE	0x4770    BX	LR
0x05C0	0x01B04223  	TFT_RS+0
0x05C4	0x01AC4223  	TFT_WR+0
; end of _TFT_Write_Command
_TFT_SSD1963_8bit_Set_Index:
;__Lib_TFT_Defs.c, 3763 :: 		void TFT_SSD1963_8bit_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x0544	0xB081    SUB	SP, SP, #4
0x0546	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3764 :: 		Delay_1us(); Delay_1us();
0x054A	0xF7FFFE49  BL	_Delay_1us+0
0x054E	0xF7FFFE47  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3765 :: 		TFT_CS = 0;
0x0552	0x2300    MOVS	R3, #0
0x0554	0xB25B    SXTB	R3, R3
0x0556	0x490B    LDR	R1, [PC, #44]
0x0558	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3766 :: 		TFT_RD = 1;
0x055A	0x2201    MOVS	R2, #1
0x055C	0xB252    SXTB	R2, R2
0x055E	0x490A    LDR	R1, [PC, #40]
0x0560	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3767 :: 		TFT_RS = 0;
0x0562	0x490A    LDR	R1, [PC, #40]
0x0564	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3768 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x0566	0xF7FFFF41  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3769 :: 		TFT_WR = 0;
0x056A	0x2200    MOVS	R2, #0
0x056C	0xB252    SXTB	R2, R2
0x056E	0x4908    LDR	R1, [PC, #32]
0x0570	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3770 :: 		TFT_WR = 1;
0x0572	0x2201    MOVS	R2, #1
0x0574	0xB252    SXTB	R2, R2
0x0576	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3771 :: 		TFT_CS = 1;
0x0578	0x4902    LDR	R1, [PC, #8]
0x057A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3772 :: 		}
L_end_TFT_SSD1963_8bit_Set_Index:
0x057C	0xF8DDE000  LDR	LR, [SP, #0]
0x0580	0xB001    ADD	SP, SP, #4
0x0582	0x4770    BX	LR
0x0584	0x01BC4223  	TFT_CS+0
0x0588	0x01A84223  	TFT_RD+0
0x058C	0x01B04223  	TFT_RS+0
0x0590	0x01AC4223  	TFT_WR+0
; end of _TFT_SSD1963_8bit_Set_Index
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x01E0	0xF2400717  MOVW	R7, #23
0x01E4	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x01E8	0x1E7F    SUBS	R7, R7, #1
0x01EA	0xD1FD    BNE	L_Delay_1us0
0x01EC	0xBF00    NOP
0x01EE	0xBF00    NOP
0x01F0	0xBF00    NOP
0x01F2	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x01F4	0x4770    BX	LR
; end of _Delay_1us
_TFT_SSD1963YT_8bit_Write_Command:
;__Lib_TFT_Defs.c, 3778 :: 		void TFT_SSD1963YT_8bit_Write_Command(unsigned char command) {
; command start address is: 0 (R0)
0x0404	0xB081    SUB	SP, SP, #4
0x0406	0xF8CDE000  STR	LR, [SP, #0]
; command end address is: 0 (R0)
; command start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3779 :: 		TFT_CS = 0;
0x040A	0x2200    MOVS	R2, #0
0x040C	0xB252    SXTB	R2, R2
0x040E	0x490D    LDR	R1, [PC, #52]
0x0410	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3780 :: 		TFT_RD = 1;
0x0412	0x2201    MOVS	R2, #1
0x0414	0xB252    SXTB	R2, R2
0x0416	0x490C    LDR	R1, [PC, #48]
0x0418	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3781 :: 		TFT_RS = 1;
0x041A	0x490C    LDR	R1, [PC, #48]
0x041C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3782 :: 		Write_to_Port(command);
; command end address is: 0 (R0)
0x041E	0xF7FFFFE5  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3783 :: 		TFT_WR = 0;
0x0422	0x2200    MOVS	R2, #0
0x0424	0xB252    SXTB	R2, R2
0x0426	0x490A    LDR	R1, [PC, #40]
0x0428	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3784 :: 		TFT_WR = 1;
0x042A	0x2201    MOVS	R2, #1
0x042C	0xB252    SXTB	R2, R2
0x042E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3785 :: 		TFT_CS = 1;
0x0430	0x4904    LDR	R1, [PC, #16]
0x0432	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3786 :: 		Delay_1us(); Delay_1us();
0x0434	0xF7FFFED4  BL	_Delay_1us+0
0x0438	0xF7FFFED2  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3787 :: 		}
L_end_TFT_SSD1963YT_8bit_Write_Command:
0x043C	0xF8DDE000  LDR	LR, [SP, #0]
0x0440	0xB001    ADD	SP, SP, #4
0x0442	0x4770    BX	LR
0x0444	0x01BC4223  	TFT_CS+0
0x0448	0x01A84223  	TFT_RD+0
0x044C	0x01B04223  	TFT_RS+0
0x0450	0x01AC4223  	TFT_WR+0
; end of _TFT_SSD1963YT_8bit_Write_Command
__Lib_TFT_Defs_TFT_Set_Pin_Directions:
;__Lib_TFT_Defs.c, 102 :: 		static void TFT_Set_Pin_Directions() {
0x0480	0xB081    SUB	SP, SP, #4
0x0482	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 105 :: 		MOVW  R0, #lo_addr(TFT_RST)
0x0486	0xF641000C  MOVW	R0, #lo_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 106 :: 		MOVT  R0, #hi_addr(TFT_RST)
0x048A	0xF2C40001  MOVT	R0, #hi_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 107 :: 		MOV   R1, #1
0x048E	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 108 :: 		LSL   R1, R1, #bitPos(TFT_RST)
0x0492	0xEA4F2101  LSL	R1, R1, BitPos(TFT_RST+0)
;__Lib_TFT_Defs.c, 110 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x0496	0x4A25    LDR	R2, [PC, #148]
0x0498	0xB289    UXTH	R1, R1
0x049A	0xF7FFFEAD  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 113 :: 		TFT_RST = 0;
0x049E	0x2100    MOVS	R1, #0
0x04A0	0xB249    SXTB	R1, R1
0x04A2	0x4823    LDR	R0, [PC, #140]
0x04A4	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 117 :: 		MOVW  R0, #lo_addr(TFT_RS)
0x04A6	0xF641000C  MOVW	R0, #lo_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 118 :: 		MOVT  R0, #hi_addr(TFT_RS)
0x04AA	0xF2C40001  MOVT	R0, #hi_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 119 :: 		MOV   R1, #1
0x04AE	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 120 :: 		LSL   R1, R1, #bitPos(TFT_RS)
0x04B2	0xEA4F3101  LSL	R1, R1, BitPos(TFT_RS+0)
;__Lib_TFT_Defs.c, 122 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x04B6	0x4A1D    LDR	R2, [PC, #116]
0x04B8	0xB289    UXTH	R1, R1
0x04BA	0xF7FFFE9D  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 125 :: 		TFT_RS = 1;
0x04BE	0x2101    MOVS	R1, #1
0x04C0	0xB249    SXTB	R1, R1
0x04C2	0x481C    LDR	R0, [PC, #112]
0x04C4	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 129 :: 		MOVW  R0, #lo_addr(TFT_CS)
0x04C6	0xF641000C  MOVW	R0, #lo_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 130 :: 		MOVT  R0, #hi_addr(TFT_CS)
0x04CA	0xF2C40001  MOVT	R0, #hi_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 131 :: 		MOV   R1, #1
0x04CE	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 132 :: 		LSL   R1, R1, #bitPos(TFT_CS)
0x04D2	0xEA4F31C1  LSL	R1, R1, BitPos(TFT_CS+0)
;__Lib_TFT_Defs.c, 134 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x04D6	0x4A15    LDR	R2, [PC, #84]
0x04D8	0xB289    UXTH	R1, R1
0x04DA	0xF7FFFE8D  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 137 :: 		TFT_CS = 1;
0x04DE	0x2101    MOVS	R1, #1
0x04E0	0xB249    SXTB	R1, R1
0x04E2	0x4815    LDR	R0, [PC, #84]
0x04E4	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 141 :: 		MOVW  R0, #lo_addr(TFT_RD)
0x04E6	0xF641000C  MOVW	R0, #lo_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 142 :: 		MOVT  R0, #hi_addr(TFT_RD)
0x04EA	0xF2C40001  MOVT	R0, #hi_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 143 :: 		MOV   R1, #1
0x04EE	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 144 :: 		LSL   R1, R1, #bitPos(TFT_RD)
0x04F2	0xEA4F2181  LSL	R1, R1, BitPos(TFT_RD+0)
;__Lib_TFT_Defs.c, 146 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x04F6	0x4A0D    LDR	R2, [PC, #52]
0x04F8	0xB289    UXTH	R1, R1
0x04FA	0xF7FFFE7D  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 150 :: 		MOVW  R0, #lo_addr(TFT_WR)
0x04FE	0xF641000C  MOVW	R0, #lo_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 151 :: 		MOVT  R0, #hi_addr(TFT_WR)
0x0502	0xF2C40001  MOVT	R0, #hi_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 152 :: 		MOV   R1, #1
0x0506	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 153 :: 		LSL   R1, R1, #bitPos(TFT_WR)
0x050A	0xEA4F21C1  LSL	R1, R1, BitPos(TFT_WR+0)
;__Lib_TFT_Defs.c, 155 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x050E	0x4A07    LDR	R2, [PC, #28]
0x0510	0xB289    UXTH	R1, R1
0x0512	0xF7FFFE71  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 157 :: 		TFT_RD = 1;
0x0516	0x2101    MOVS	R1, #1
0x0518	0xB249    SXTB	R1, R1
0x051A	0x4808    LDR	R0, [PC, #32]
0x051C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 158 :: 		TFT_WR = 1;
0x051E	0x4808    LDR	R0, [PC, #32]
0x0520	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 159 :: 		}
L_end_TFT_Set_Pin_Directions:
0x0522	0xF8DDE000  LDR	LR, [SP, #0]
0x0526	0xB001    ADD	SP, SP, #4
0x0528	0x4770    BX	LR
0x052A	0xBF00    NOP
0x052C	0x00140008  	#524308
0x0530	0x01A04223  	TFT_RST+0
0x0534	0x01B04223  	TFT_RS+0
0x0538	0x01BC4223  	TFT_CS+0
0x053C	0x01A84223  	TFT_RD+0
0x0540	0x01AC4223  	TFT_WR+0
; end of __Lib_TFT_Defs_TFT_Set_Pin_Directions
__Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input:
;__Lib_TFT_Defs.c, 179 :: 		static void TFT_Set_DataPort_Direction_Input() {
0x0454	0xB082    SUB	SP, SP, #8
0x0456	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 181 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x045A	0xF641010C  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 182 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x045E	0xF2C40101  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 186 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_INPUT);
0x0462	0x4806    LDR	R0, [PC, #24]
0x0464	0x8800    LDRH	R0, [R0, #0]
0x0466	0x9101    STR	R1, [SP, #4]
0x0468	0xF04F0242  MOV	R2, #66
0x046C	0xB281    UXTH	R1, R0
0x046E	0x9801    LDR	R0, [SP, #4]
0x0470	0xF7FFFEC2  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 187 :: 		}
L_end_TFT_Set_DataPort_Direction_Input:
0x0474	0xF8DDE000  LDR	LR, [SP, #0]
0x0478	0xB002    ADD	SP, SP, #8
0x047A	0x4770    BX	LR
0x047C	0x000C2000  	__Lib_TFT_Defs___controller+0
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input
__Lib_TFT_Defs_Read_From_Port:
;__Lib_TFT_Defs.c, 57 :: 		static unsigned int Read_From_Port() {
;__Lib_TFT_Defs.c, 60 :: 		dataPort = (unsigned int*)(&TFT_DataPort - 2);
; dataPort start address is: 8 (R2)
0x0740	0x4A09    LDR	R2, [PC, #36]
;__Lib_TFT_Defs.c, 61 :: 		TFT_RS = 1;
0x0742	0x2101    MOVS	R1, #1
0x0744	0xB249    SXTB	R1, R1
0x0746	0x4809    LDR	R0, [PC, #36]
0x0748	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 62 :: 		TFT_Read_Strobe();
0x074A	0x2100    MOVS	R1, #0
0x074C	0xB249    SXTB	R1, R1
0x074E	0x4808    LDR	R0, [PC, #32]
0x0750	0x6001    STR	R1, [R0, #0]
0x0752	0xBF00    NOP
0x0754	0xBF00    NOP
0x0756	0xBF00    NOP
0x0758	0xBF00    NOP
0x075A	0xBF00    NOP
0x075C	0x2101    MOVS	R1, #1
0x075E	0xB249    SXTB	R1, R1
0x0760	0x4803    LDR	R0, [PC, #12]
0x0762	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 63 :: 		return *dataPort;
0x0764	0x8810    LDRH	R0, [R2, #0]
; dataPort end address is: 8 (R2)
;__Lib_TFT_Defs.c, 64 :: 		}
L_end_Read_From_Port:
0x0766	0x4770    BX	LR
0x0768	0x18084001  	TFT_DataPort+-4
0x076C	0x01B04223  	TFT_RS+0
0x0770	0x01A84223  	TFT_RD+0
; end of __Lib_TFT_Defs_Read_From_Port
__Lib_TFT_Defs_TFT_Reset_ST7789V:
;__Lib_TFT_Defs.c, 1862 :: 		static void TFT_Reset_ST7789V() {
0x1EEC	0xB081    SUB	SP, SP, #4
0x1EEE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 1863 :: 		TFT_Set_Pin_Directions();
0x1EF2	0xF7FEFAC5  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 1864 :: 		TFT_RST = 1;
0x1EF6	0x2101    MOVS	R1, #1
0x1EF8	0xB249    SXTB	R1, R1
0x1EFA	0x4894    LDR	R0, [PC, #592]
0x1EFC	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1865 :: 		Delay_10ms();
0x1EFE	0xF7FEFC13  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1866 :: 		TFT_RST = 0;
0x1F02	0x2100    MOVS	R1, #0
0x1F04	0xB249    SXTB	R1, R1
0x1F06	0x4891    LDR	R0, [PC, #580]
0x1F08	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1867 :: 		Delay_100ms();
0x1F0A	0xF7FEFC39  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1868 :: 		TFT_RST = 1;
0x1F0E	0x2101    MOVS	R1, #1
0x1F10	0xB249    SXTB	R1, R1
0x1F12	0x488E    LDR	R0, [PC, #568]
0x1F14	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1869 :: 		Delay_100ms(); Delay_10ms(); Delay_10ms();
0x1F16	0xF7FEFC33  BL	_Delay_100ms+0
0x1F1A	0xF7FEFC05  BL	_Delay_10ms+0
0x1F1E	0xF7FEFC03  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1870 :: 		TFT_CS = 0;
0x1F22	0x2100    MOVS	R1, #0
0x1F24	0xB249    SXTB	R1, R1
0x1F26	0x488A    LDR	R0, [PC, #552]
0x1F28	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1872 :: 		TFT_Set_Index_Ptr(0x11);
0x1F2A	0x2011    MOVS	R0, #17
0x1F2C	0x4C89    LDR	R4, [PC, #548]
0x1F2E	0x6824    LDR	R4, [R4, #0]
0x1F30	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1873 :: 		Delay_100ms();      //Delay 120ms
0x1F32	0xF7FEFC25  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1874 :: 		Delay_10ms(); Delay_10ms();
0x1F36	0xF7FEFBF7  BL	_Delay_10ms+0
0x1F3A	0xF7FEFBF5  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1876 :: 		TFT_Set_Index_Ptr(0x36);
0x1F3E	0x2036    MOVS	R0, #54
0x1F40	0x4C84    LDR	R4, [PC, #528]
0x1F42	0x6824    LDR	R4, [R4, #0]
0x1F44	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1877 :: 		TFT_Write_Command_Ptr(0x00);
0x1F46	0x2000    MOVS	R0, #0
0x1F48	0x4C83    LDR	R4, [PC, #524]
0x1F4A	0x6824    LDR	R4, [R4, #0]
0x1F4C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1879 :: 		TFT_Set_Index_Ptr(0x3a);
0x1F4E	0x203A    MOVS	R0, #58
0x1F50	0x4C80    LDR	R4, [PC, #512]
0x1F52	0x6824    LDR	R4, [R4, #0]
0x1F54	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1880 :: 		TFT_Write_Command_Ptr(0x05);  //65k
0x1F56	0x2005    MOVS	R0, #5
0x1F58	0x4C7F    LDR	R4, [PC, #508]
0x1F5A	0x6824    LDR	R4, [R4, #0]
0x1F5C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1882 :: 		TFT_Set_Index_Ptr(0xb2);
0x1F5E	0x20B2    MOVS	R0, #178
0x1F60	0x4C7C    LDR	R4, [PC, #496]
0x1F62	0x6824    LDR	R4, [R4, #0]
0x1F64	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1883 :: 		TFT_Write_Command_Ptr(0x0c);
0x1F66	0x200C    MOVS	R0, #12
0x1F68	0x4C7B    LDR	R4, [PC, #492]
0x1F6A	0x6824    LDR	R4, [R4, #0]
0x1F6C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1884 :: 		TFT_Write_Command_Ptr(0x0c);
0x1F6E	0x200C    MOVS	R0, #12
0x1F70	0x4C79    LDR	R4, [PC, #484]
0x1F72	0x6824    LDR	R4, [R4, #0]
0x1F74	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1885 :: 		TFT_Write_Command_Ptr(0x00);
0x1F76	0x2000    MOVS	R0, #0
0x1F78	0x4C77    LDR	R4, [PC, #476]
0x1F7A	0x6824    LDR	R4, [R4, #0]
0x1F7C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1886 :: 		TFT_Write_Command_Ptr(0x33);
0x1F7E	0x2033    MOVS	R0, #51
0x1F80	0x4C75    LDR	R4, [PC, #468]
0x1F82	0x6824    LDR	R4, [R4, #0]
0x1F84	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1887 :: 		TFT_Write_Command_Ptr(0x33);
0x1F86	0x2033    MOVS	R0, #51
0x1F88	0x4C73    LDR	R4, [PC, #460]
0x1F8A	0x6824    LDR	R4, [R4, #0]
0x1F8C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1889 :: 		TFT_Set_Index_Ptr(0xb7);
0x1F8E	0x20B7    MOVS	R0, #183
0x1F90	0x4C70    LDR	R4, [PC, #448]
0x1F92	0x6824    LDR	R4, [R4, #0]
0x1F94	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1890 :: 		TFT_Write_Command_Ptr(0x70);
0x1F96	0x2070    MOVS	R0, #112
0x1F98	0x4C6F    LDR	R4, [PC, #444]
0x1F9A	0x6824    LDR	R4, [R4, #0]
0x1F9C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1893 :: 		TFT_Set_Index_Ptr(0xbb);
0x1F9E	0x20BB    MOVS	R0, #187
0x1FA0	0x4C6C    LDR	R4, [PC, #432]
0x1FA2	0x6824    LDR	R4, [R4, #0]
0x1FA4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1894 :: 		TFT_Write_Command_Ptr(0x1B);//VCOM
0x1FA6	0x201B    MOVS	R0, #27
0x1FA8	0x4C6B    LDR	R4, [PC, #428]
0x1FAA	0x6824    LDR	R4, [R4, #0]
0x1FAC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1896 :: 		TFT_Set_Index_Ptr(0xc0);
0x1FAE	0x20C0    MOVS	R0, #192
0x1FB0	0x4C68    LDR	R4, [PC, #416]
0x1FB2	0x6824    LDR	R4, [R4, #0]
0x1FB4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1897 :: 		TFT_Write_Command_Ptr(0x2c);
0x1FB6	0x202C    MOVS	R0, #44
0x1FB8	0x4C67    LDR	R4, [PC, #412]
0x1FBA	0x6824    LDR	R4, [R4, #0]
0x1FBC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1899 :: 		TFT_Set_Index_Ptr(0xc2);
0x1FBE	0x20C2    MOVS	R0, #194
0x1FC0	0x4C64    LDR	R4, [PC, #400]
0x1FC2	0x6824    LDR	R4, [R4, #0]
0x1FC4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1900 :: 		TFT_Write_Command_Ptr(0x01);
0x1FC6	0x2001    MOVS	R0, #1
0x1FC8	0x4C63    LDR	R4, [PC, #396]
0x1FCA	0x6824    LDR	R4, [R4, #0]
0x1FCC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1902 :: 		TFT_Set_Index_Ptr(0xc3);
0x1FCE	0x20C3    MOVS	R0, #195
0x1FD0	0x4C60    LDR	R4, [PC, #384]
0x1FD2	0x6824    LDR	R4, [R4, #0]
0x1FD4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1903 :: 		TFT_Write_Command_Ptr(0x0B);
0x1FD6	0x200B    MOVS	R0, #11
0x1FD8	0x4C5F    LDR	R4, [PC, #380]
0x1FDA	0x6824    LDR	R4, [R4, #0]
0x1FDC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1905 :: 		TFT_Set_Index_Ptr(0xc4);
0x1FDE	0x20C4    MOVS	R0, #196
0x1FE0	0x4C5C    LDR	R4, [PC, #368]
0x1FE2	0x6824    LDR	R4, [R4, #0]
0x1FE4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1906 :: 		TFT_Write_Command_Ptr(0x27);
0x1FE6	0x2027    MOVS	R0, #39
0x1FE8	0x4C5B    LDR	R4, [PC, #364]
0x1FEA	0x6824    LDR	R4, [R4, #0]
0x1FEC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1908 :: 		TFT_Set_Index_Ptr(0xc6);
0x1FEE	0x20C6    MOVS	R0, #198
0x1FF0	0x4C58    LDR	R4, [PC, #352]
0x1FF2	0x6824    LDR	R4, [R4, #0]
0x1FF4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1909 :: 		TFT_Write_Command_Ptr(0x0f);
0x1FF6	0x200F    MOVS	R0, #15
0x1FF8	0x4C57    LDR	R4, [PC, #348]
0x1FFA	0x6824    LDR	R4, [R4, #0]
0x1FFC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1911 :: 		TFT_Set_Index_Ptr(0xd0);
0x1FFE	0x20D0    MOVS	R0, #208
0x2000	0x4C54    LDR	R4, [PC, #336]
0x2002	0x6824    LDR	R4, [R4, #0]
0x2004	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1912 :: 		TFT_Write_Command_Ptr(0xa4);
0x2006	0x20A4    MOVS	R0, #164
0x2008	0x4C53    LDR	R4, [PC, #332]
0x200A	0x6824    LDR	R4, [R4, #0]
0x200C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1913 :: 		TFT_Write_Command_Ptr(0xA1);
0x200E	0x20A1    MOVS	R0, #161
0x2010	0x4C51    LDR	R4, [PC, #324]
0x2012	0x6824    LDR	R4, [R4, #0]
0x2014	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1915 :: 		TFT_Set_Index_Ptr(0xe0);
0x2016	0x20E0    MOVS	R0, #224
0x2018	0x4C4E    LDR	R4, [PC, #312]
0x201A	0x6824    LDR	R4, [R4, #0]
0x201C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1916 :: 		TFT_Write_Command_Ptr(0xD0);
0x201E	0x20D0    MOVS	R0, #208
0x2020	0x4C4D    LDR	R4, [PC, #308]
0x2022	0x6824    LDR	R4, [R4, #0]
0x2024	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1917 :: 		TFT_Write_Command_Ptr(0x06);
0x2026	0x2006    MOVS	R0, #6
0x2028	0x4C4B    LDR	R4, [PC, #300]
0x202A	0x6824    LDR	R4, [R4, #0]
0x202C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1918 :: 		TFT_Write_Command_Ptr(0x0B);
0x202E	0x200B    MOVS	R0, #11
0x2030	0x4C49    LDR	R4, [PC, #292]
0x2032	0x6824    LDR	R4, [R4, #0]
0x2034	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1919 :: 		TFT_Write_Command_Ptr(0x09);
0x2036	0x2009    MOVS	R0, #9
0x2038	0x4C47    LDR	R4, [PC, #284]
0x203A	0x6824    LDR	R4, [R4, #0]
0x203C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1920 :: 		TFT_Write_Command_Ptr(0x08);
0x203E	0x2008    MOVS	R0, #8
0x2040	0x4C45    LDR	R4, [PC, #276]
0x2042	0x6824    LDR	R4, [R4, #0]
0x2044	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1921 :: 		TFT_Write_Command_Ptr(0x30);
0x2046	0x2030    MOVS	R0, #48
0x2048	0x4C43    LDR	R4, [PC, #268]
0x204A	0x6824    LDR	R4, [R4, #0]
0x204C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1922 :: 		TFT_Write_Command_Ptr(0x30);
0x204E	0x2030    MOVS	R0, #48
0x2050	0x4C41    LDR	R4, [PC, #260]
0x2052	0x6824    LDR	R4, [R4, #0]
0x2054	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1923 :: 		TFT_Write_Command_Ptr(0x5B);
0x2056	0x205B    MOVS	R0, #91
0x2058	0x4C3F    LDR	R4, [PC, #252]
0x205A	0x6824    LDR	R4, [R4, #0]
0x205C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1924 :: 		TFT_Write_Command_Ptr(0x4B);
0x205E	0x204B    MOVS	R0, #75
0x2060	0x4C3D    LDR	R4, [PC, #244]
0x2062	0x6824    LDR	R4, [R4, #0]
0x2064	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1925 :: 		TFT_Write_Command_Ptr(0x18);
0x2066	0x2018    MOVS	R0, #24
0x2068	0x4C3B    LDR	R4, [PC, #236]
0x206A	0x6824    LDR	R4, [R4, #0]
0x206C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1926 :: 		TFT_Write_Command_Ptr(0x14);
0x206E	0x2014    MOVS	R0, #20
0x2070	0x4C39    LDR	R4, [PC, #228]
0x2072	0x6824    LDR	R4, [R4, #0]
0x2074	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1927 :: 		TFT_Write_Command_Ptr(0x14);
0x2076	0x2014    MOVS	R0, #20
0x2078	0x4C37    LDR	R4, [PC, #220]
0x207A	0x6824    LDR	R4, [R4, #0]
0x207C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1928 :: 		TFT_Write_Command_Ptr(0x2C);
0x207E	0x202C    MOVS	R0, #44
0x2080	0x4C35    LDR	R4, [PC, #212]
0x2082	0x6824    LDR	R4, [R4, #0]
0x2084	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1929 :: 		TFT_Write_Command_Ptr(0x32);
0x2086	0x2032    MOVS	R0, #50
0x2088	0x4C33    LDR	R4, [PC, #204]
0x208A	0x6824    LDR	R4, [R4, #0]
0x208C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1931 :: 		TFT_Set_Index_Ptr(0xe1);
0x208E	0x20E1    MOVS	R0, #225
0x2090	0x4C30    LDR	R4, [PC, #192]
0x2092	0x6824    LDR	R4, [R4, #0]
0x2094	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1932 :: 		TFT_Write_Command_Ptr(0xD0);
0x2096	0x20D0    MOVS	R0, #208
0x2098	0x4C2F    LDR	R4, [PC, #188]
0x209A	0x6824    LDR	R4, [R4, #0]
0x209C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1933 :: 		TFT_Write_Command_Ptr(0x05);
0x209E	0x2005    MOVS	R0, #5
0x20A0	0x4C2D    LDR	R4, [PC, #180]
0x20A2	0x6824    LDR	R4, [R4, #0]
0x20A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1934 :: 		TFT_Write_Command_Ptr(0x0A);
0x20A6	0x200A    MOVS	R0, #10
0x20A8	0x4C2B    LDR	R4, [PC, #172]
0x20AA	0x6824    LDR	R4, [R4, #0]
0x20AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1935 :: 		TFT_Write_Command_Ptr(0x0A);
0x20AE	0x200A    MOVS	R0, #10
0x20B0	0x4C29    LDR	R4, [PC, #164]
0x20B2	0x6824    LDR	R4, [R4, #0]
0x20B4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1936 :: 		TFT_Write_Command_Ptr(0x07);
0x20B6	0x2007    MOVS	R0, #7
0x20B8	0x4C27    LDR	R4, [PC, #156]
0x20BA	0x6824    LDR	R4, [R4, #0]
0x20BC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1937 :: 		TFT_Write_Command_Ptr(0x28);
0x20BE	0x2028    MOVS	R0, #40
0x20C0	0x4C25    LDR	R4, [PC, #148]
0x20C2	0x6824    LDR	R4, [R4, #0]
0x20C4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1938 :: 		TFT_Write_Command_Ptr(0x32);
0x20C6	0x2032    MOVS	R0, #50
0x20C8	0x4C23    LDR	R4, [PC, #140]
0x20CA	0x6824    LDR	R4, [R4, #0]
0x20CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1939 :: 		TFT_Write_Command_Ptr(0x2C);
0x20CE	0x202C    MOVS	R0, #44
0x20D0	0x4C21    LDR	R4, [PC, #132]
0x20D2	0x6824    LDR	R4, [R4, #0]
0x20D4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1940 :: 		TFT_Write_Command_Ptr(0x49);
0x20D6	0x2049    MOVS	R0, #73
0x20D8	0x4C1F    LDR	R4, [PC, #124]
0x20DA	0x6824    LDR	R4, [R4, #0]
0x20DC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1941 :: 		TFT_Write_Command_Ptr(0x18);
0x20DE	0x2018    MOVS	R0, #24
0x20E0	0x4C1D    LDR	R4, [PC, #116]
0x20E2	0x6824    LDR	R4, [R4, #0]
0x20E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1942 :: 		TFT_Write_Command_Ptr(0x13);
0x20E6	0x2013    MOVS	R0, #19
0x20E8	0x4C1B    LDR	R4, [PC, #108]
0x20EA	0x6824    LDR	R4, [R4, #0]
0x20EC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1943 :: 		TFT_Write_Command_Ptr(0x13);
0x20EE	0x2013    MOVS	R0, #19
0x20F0	0x4C19    LDR	R4, [PC, #100]
0x20F2	0x6824    LDR	R4, [R4, #0]
0x20F4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1944 :: 		TFT_Write_Command_Ptr(0x2C);
0x20F6	0x202C    MOVS	R0, #44
0x20F8	0x4C17    LDR	R4, [PC, #92]
0x20FA	0x6824    LDR	R4, [R4, #0]
0x20FC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1945 :: 		TFT_Write_Command_Ptr(0x33);
0x20FE	0x2033    MOVS	R0, #51
0x2100	0x4C15    LDR	R4, [PC, #84]
0x2102	0x6824    LDR	R4, [R4, #0]
0x2104	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1947 :: 		TFT_Set_Index_Ptr(0x21); //
0x2106	0x2021    MOVS	R0, #33
0x2108	0x4C12    LDR	R4, [PC, #72]
0x210A	0x6824    LDR	R4, [R4, #0]
0x210C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1949 :: 		TFT_Set_Index_Ptr(0x2A); // Column Address Set
0x210E	0x202A    MOVS	R0, #42
0x2110	0x4C10    LDR	R4, [PC, #64]
0x2112	0x6824    LDR	R4, [R4, #0]
0x2114	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1950 :: 		TFT_Write_Command_Ptr(0x00);
0x2116	0x2000    MOVS	R0, #0
0x2118	0x4C0F    LDR	R4, [PC, #60]
0x211A	0x6824    LDR	R4, [R4, #0]
0x211C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1951 :: 		TFT_Write_Command_Ptr(0x00);
0x211E	0x2000    MOVS	R0, #0
0x2120	0x4C0D    LDR	R4, [PC, #52]
0x2122	0x6824    LDR	R4, [R4, #0]
0x2124	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1952 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH >> 8);
0x2126	0x480D    LDR	R0, [PC, #52]
0x2128	0x8800    LDRH	R0, [R0, #0]
0x212A	0x0A04    LSRS	R4, R0, #8
0x212C	0xB2E0    UXTB	R0, R4
0x212E	0x4C0A    LDR	R4, [PC, #40]
0x2130	0x6824    LDR	R4, [R4, #0]
0x2132	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1953 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH);
0x2134	0x4809    LDR	R0, [PC, #36]
0x2136	0x8804    LDRH	R4, [R0, #0]
0x2138	0xB2E0    UXTB	R0, R4
0x213A	0x4C07    LDR	R4, [PC, #28]
0x213C	0x6824    LDR	R4, [R4, #0]
0x213E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1954 :: 		TFT_Set_Index_Ptr(0x2B); //Row Address Set
0x2140	0x202B    MOVS	R0, #43
0x2142	0x4C04    LDR	R4, [PC, #16]
0x2144	0x6824    LDR	R4, [R4, #0]
0x2146	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1955 :: 		TFT_Write_Command_Ptr(0x00);
0x2148	0x2000    MOVS	R0, #0
0x214A	0xE009    B	#18
0x214C	0x01A04223  	TFT_RST+0
0x2150	0x01BC4223  	TFT_CS+0
0x2154	0x00842000  	_TFT_Set_Index_Ptr+0
0x2158	0x00882000  	_TFT_Write_Command_Ptr+0
0x215C	0x00622000  	_TFT_DISP_WIDTH+0
0x2160	0x4C22    LDR	R4, [PC, #136]
0x2162	0x6824    LDR	R4, [R4, #0]
0x2164	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1956 :: 		TFT_Write_Command_Ptr(0x00);
0x2166	0x2000    MOVS	R0, #0
0x2168	0x4C20    LDR	R4, [PC, #128]
0x216A	0x6824    LDR	R4, [R4, #0]
0x216C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1957 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT >> 8);
0x216E	0x4820    LDR	R0, [PC, #128]
0x2170	0x8800    LDRH	R0, [R0, #0]
0x2172	0x0A04    LSRS	R4, R0, #8
0x2174	0xB2E0    UXTB	R0, R4
0x2176	0x4C1D    LDR	R4, [PC, #116]
0x2178	0x6824    LDR	R4, [R4, #0]
0x217A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1958 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT);
0x217C	0x481C    LDR	R0, [PC, #112]
0x217E	0x8804    LDRH	R4, [R0, #0]
0x2180	0xB2E0    UXTB	R0, R4
0x2182	0x4C1A    LDR	R4, [PC, #104]
0x2184	0x6824    LDR	R4, [R4, #0]
0x2186	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1960 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x2188	0x2036    MOVS	R0, #54
0x218A	0x4C1A    LDR	R4, [PC, #104]
0x218C	0x6824    LDR	R4, [R4, #0]
0x218E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1961 :: 		if (TFT_Disp_Rotation == 90) {
0x2190	0x4819    LDR	R0, [PC, #100]
0x2192	0x7800    LDRB	R0, [R0, #0]
0x2194	0x285A    CMP	R0, #90
0x2196	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ST7789V97
;__Lib_TFT_Defs.c, 1962 :: 		if (Is_TFT_Rotated_180())
0x2198	0xF7FEFAEC  BL	_Is_TFT_Rotated_180+0
0x219C	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ST7789V98
;__Lib_TFT_Defs.c, 1963 :: 		TFT_Write_Command_Ptr (0xC0);
0x219E	0x20C0    MOVS	R0, #192
0x21A0	0x4C12    LDR	R4, [PC, #72]
0x21A2	0x6824    LDR	R4, [R4, #0]
0x21A4	0x47A0    BLX	R4
0x21A6	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V99
L___Lib_TFT_Defs_TFT_Reset_ST7789V98:
;__Lib_TFT_Defs.c, 1965 :: 		TFT_Write_Command_Ptr (0x00);
0x21A8	0x2000    MOVS	R0, #0
0x21AA	0x4C10    LDR	R4, [PC, #64]
0x21AC	0x6824    LDR	R4, [R4, #0]
0x21AE	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ST7789V99:
;__Lib_TFT_Defs.c, 1966 :: 		} else {
0x21B0	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V100
L___Lib_TFT_Defs_TFT_Reset_ST7789V97:
;__Lib_TFT_Defs.c, 1967 :: 		if (Is_TFT_Rotated_180())
0x21B2	0xF7FEFADF  BL	_Is_TFT_Rotated_180+0
0x21B6	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ST7789V101
;__Lib_TFT_Defs.c, 1968 :: 		TFT_Write_Command_Ptr (0xA0);
0x21B8	0x20A0    MOVS	R0, #160
0x21BA	0x4C0C    LDR	R4, [PC, #48]
0x21BC	0x6824    LDR	R4, [R4, #0]
0x21BE	0x47A0    BLX	R4
0x21C0	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V102
L___Lib_TFT_Defs_TFT_Reset_ST7789V101:
;__Lib_TFT_Defs.c, 1970 :: 		TFT_Write_Command_Ptr (0x60);
0x21C2	0x2060    MOVS	R0, #96
0x21C4	0x4C09    LDR	R4, [PC, #36]
0x21C6	0x6824    LDR	R4, [R4, #0]
0x21C8	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ST7789V102:
;__Lib_TFT_Defs.c, 1971 :: 		}
L___Lib_TFT_Defs_TFT_Reset_ST7789V100:
;__Lib_TFT_Defs.c, 1973 :: 		TFT_Set_Index_Ptr(0x29); //display on
0x21CA	0x2029    MOVS	R0, #41
0x21CC	0x4C09    LDR	R4, [PC, #36]
0x21CE	0x6824    LDR	R4, [R4, #0]
0x21D0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1974 :: 		TFT_Set_Index_Ptr(0x2c);
0x21D2	0x202C    MOVS	R0, #44
0x21D4	0x4C07    LDR	R4, [PC, #28]
0x21D6	0x6824    LDR	R4, [R4, #0]
0x21D8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1975 :: 		TFT_CS = 1;
0x21DA	0x2101    MOVS	R1, #1
0x21DC	0xB249    SXTB	R1, R1
0x21DE	0x4807    LDR	R0, [PC, #28]
0x21E0	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1976 :: 		}
L_end_TFT_Reset_ST7789V:
0x21E2	0xF8DDE000  LDR	LR, [SP, #0]
0x21E6	0xB001    ADD	SP, SP, #4
0x21E8	0x4770    BX	LR
0x21EA	0xBF00    NOP
0x21EC	0x00882000  	_TFT_Write_Command_Ptr+0
0x21F0	0x00642000  	_TFT_DISP_HEIGHT+0
0x21F4	0x00842000  	_TFT_Set_Index_Ptr+0
0x21F8	0x000F2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x21FC	0x01BC4223  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ST7789V
_Delay_10ms:
;__Lib_Delays.c, 57 :: 		void Delay_10ms() {
;__Lib_Delays.c, 58 :: 		Delay_ms(10);
0x0728	0xF6487775  MOVW	R7, #36725
0x072C	0xF2C00703  MOVT	R7, #3
L_Delay_10ms22:
0x0730	0x1E7F    SUBS	R7, R7, #1
0x0732	0xD1FD    BNE	L_Delay_10ms22
0x0734	0xBF00    NOP
0x0736	0xBF00    NOP
0x0738	0xBF00    NOP
0x073A	0xBF00    NOP
;__Lib_Delays.c, 59 :: 		}
L_end_Delay_10ms:
0x073C	0x4770    BX	LR
; end of _Delay_10ms
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x0780	0xF6492795  MOVW	R7, #39573
0x0784	0xF2C00723  MOVT	R7, #35
L_Delay_100ms20:
0x0788	0x1E7F    SUBS	R7, R7, #1
0x078A	0xD1FD    BNE	L_Delay_100ms20
0x078C	0xBF00    NOP
0x078E	0xBF00    NOP
0x0790	0xBF00    NOP
0x0792	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x0794	0x4770    BX	LR
; end of _Delay_100ms
_Is_TFT_Rotated_180:
;__Lib_TFT_Defs.c, 32 :: 		char Is_TFT_Rotated_180() {
;__Lib_TFT_Defs.c, 33 :: 		return TFT_Rotated_180;
0x0774	0x4801    LDR	R0, [PC, #4]
0x0776	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT_Defs.c, 34 :: 		}
L_end_Is_TFT_Rotated_180:
0x0778	0x4770    BX	LR
0x077A	0xBF00    NOP
0x077C	0x000E2000  	__Lib_TFT_Defs_TFT_Rotated_180+0
; end of _Is_TFT_Rotated_180
__Lib_TFT_Defs_TFT_Reset_ILI9341:
;__Lib_TFT_Defs.c, 2129 :: 		static void TFT_Reset_ILI9341(){
0x2580	0xB081    SUB	SP, SP, #4
0x2582	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 2130 :: 		TFT_Set_Pin_Directions();
0x2586	0xF7FDFF7B  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 2132 :: 		Delay_100ms();
0x258A	0xF7FEF8F9  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2133 :: 		TFT_RST = 1;
0x258E	0x2101    MOVS	R1, #1
0x2590	0xB249    SXTB	R1, R1
0x2592	0x4895    LDR	R0, [PC, #596]
0x2594	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2134 :: 		Delay_100ms();
0x2596	0xF7FEF8F3  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2135 :: 		Delay_100ms();
0x259A	0xF7FEF8F1  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2137 :: 		TFT_CS = 0;
0x259E	0x2100    MOVS	R1, #0
0x25A0	0xB249    SXTB	R1, R1
0x25A2	0x4892    LDR	R0, [PC, #584]
0x25A4	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2138 :: 		TFT_Set_Index_Ptr(0x01);   // software reset
0x25A6	0x2001    MOVS	R0, #1
0x25A8	0x4C91    LDR	R4, [PC, #580]
0x25AA	0x6824    LDR	R4, [R4, #0]
0x25AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2139 :: 		Delay_5ms();
0x25AE	0xF7FEF857  BL	_Delay_5ms+0
;__Lib_TFT_Defs.c, 2140 :: 		TFT_Set_Index_Ptr(0x28);   // display off
0x25B2	0x2028    MOVS	R0, #40
0x25B4	0x4C8E    LDR	R4, [PC, #568]
0x25B6	0x6824    LDR	R4, [R4, #0]
0x25B8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2142 :: 		TFT_Set_Index_Ptr(0xcf);
0x25BA	0x20CF    MOVS	R0, #207
0x25BC	0x4C8C    LDR	R4, [PC, #560]
0x25BE	0x6824    LDR	R4, [R4, #0]
0x25C0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2143 :: 		TFT_Write_Command_Ptr(0x00);
0x25C2	0x2000    MOVS	R0, #0
0x25C4	0x4C8B    LDR	R4, [PC, #556]
0x25C6	0x6824    LDR	R4, [R4, #0]
0x25C8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2144 :: 		TFT_Write_Command_Ptr(0x83);
0x25CA	0x2083    MOVS	R0, #131
0x25CC	0x4C89    LDR	R4, [PC, #548]
0x25CE	0x6824    LDR	R4, [R4, #0]
0x25D0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2145 :: 		TFT_Write_Command_Ptr(0x30);
0x25D2	0x2030    MOVS	R0, #48
0x25D4	0x4C87    LDR	R4, [PC, #540]
0x25D6	0x6824    LDR	R4, [R4, #0]
0x25D8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2147 :: 		TFT_Set_Index_Ptr(0xed);
0x25DA	0x20ED    MOVS	R0, #237
0x25DC	0x4C84    LDR	R4, [PC, #528]
0x25DE	0x6824    LDR	R4, [R4, #0]
0x25E0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2148 :: 		TFT_Write_Command_Ptr(0x64);
0x25E2	0x2064    MOVS	R0, #100
0x25E4	0x4C83    LDR	R4, [PC, #524]
0x25E6	0x6824    LDR	R4, [R4, #0]
0x25E8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2149 :: 		TFT_Write_Command_Ptr(0x03);
0x25EA	0x2003    MOVS	R0, #3
0x25EC	0x4C81    LDR	R4, [PC, #516]
0x25EE	0x6824    LDR	R4, [R4, #0]
0x25F0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2150 :: 		TFT_Write_Command_Ptr(0x12);
0x25F2	0x2012    MOVS	R0, #18
0x25F4	0x4C7F    LDR	R4, [PC, #508]
0x25F6	0x6824    LDR	R4, [R4, #0]
0x25F8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2151 :: 		TFT_Write_Command_Ptr(0x81);
0x25FA	0x2081    MOVS	R0, #129
0x25FC	0x4C7D    LDR	R4, [PC, #500]
0x25FE	0x6824    LDR	R4, [R4, #0]
0x2600	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2153 :: 		TFT_Set_Index_Ptr(0xe8);
0x2602	0x20E8    MOVS	R0, #232
0x2604	0x4C7A    LDR	R4, [PC, #488]
0x2606	0x6824    LDR	R4, [R4, #0]
0x2608	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2154 :: 		TFT_Write_Command_Ptr(0x85);
0x260A	0x2085    MOVS	R0, #133
0x260C	0x4C79    LDR	R4, [PC, #484]
0x260E	0x6824    LDR	R4, [R4, #0]
0x2610	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2155 :: 		TFT_Write_Command_Ptr(0x01);
0x2612	0x2001    MOVS	R0, #1
0x2614	0x4C77    LDR	R4, [PC, #476]
0x2616	0x6824    LDR	R4, [R4, #0]
0x2618	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2156 :: 		TFT_Write_Command_Ptr(0x79);
0x261A	0x2079    MOVS	R0, #121
0x261C	0x4C75    LDR	R4, [PC, #468]
0x261E	0x6824    LDR	R4, [R4, #0]
0x2620	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2158 :: 		TFT_Set_Index_Ptr(0xcb);
0x2622	0x20CB    MOVS	R0, #203
0x2624	0x4C72    LDR	R4, [PC, #456]
0x2626	0x6824    LDR	R4, [R4, #0]
0x2628	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2159 :: 		TFT_Write_Command_Ptr(0x39);
0x262A	0x2039    MOVS	R0, #57
0x262C	0x4C71    LDR	R4, [PC, #452]
0x262E	0x6824    LDR	R4, [R4, #0]
0x2630	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2160 :: 		TFT_Write_Command_Ptr(0x2c);
0x2632	0x202C    MOVS	R0, #44
0x2634	0x4C6F    LDR	R4, [PC, #444]
0x2636	0x6824    LDR	R4, [R4, #0]
0x2638	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2161 :: 		TFT_Write_Command_Ptr(0x00);
0x263A	0x2000    MOVS	R0, #0
0x263C	0x4C6D    LDR	R4, [PC, #436]
0x263E	0x6824    LDR	R4, [R4, #0]
0x2640	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2162 :: 		TFT_Write_Command_Ptr(0x34);
0x2642	0x2034    MOVS	R0, #52
0x2644	0x4C6B    LDR	R4, [PC, #428]
0x2646	0x6824    LDR	R4, [R4, #0]
0x2648	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2163 :: 		TFT_Write_Command_Ptr(0x02);
0x264A	0x2002    MOVS	R0, #2
0x264C	0x4C69    LDR	R4, [PC, #420]
0x264E	0x6824    LDR	R4, [R4, #0]
0x2650	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2165 :: 		TFT_Set_Index_Ptr(0xf7);
0x2652	0x20F7    MOVS	R0, #247
0x2654	0x4C66    LDR	R4, [PC, #408]
0x2656	0x6824    LDR	R4, [R4, #0]
0x2658	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2166 :: 		TFT_Write_Command_Ptr(0x20);
0x265A	0x2020    MOVS	R0, #32
0x265C	0x4C65    LDR	R4, [PC, #404]
0x265E	0x6824    LDR	R4, [R4, #0]
0x2660	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2168 :: 		TFT_Set_Index_Ptr(0xea);
0x2662	0x20EA    MOVS	R0, #234
0x2664	0x4C62    LDR	R4, [PC, #392]
0x2666	0x6824    LDR	R4, [R4, #0]
0x2668	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2169 :: 		TFT_Write_Command_Ptr(0x00);
0x266A	0x2000    MOVS	R0, #0
0x266C	0x4C61    LDR	R4, [PC, #388]
0x266E	0x6824    LDR	R4, [R4, #0]
0x2670	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2170 :: 		TFT_Write_Command_Ptr(0x00);
0x2672	0x2000    MOVS	R0, #0
0x2674	0x4C5F    LDR	R4, [PC, #380]
0x2676	0x6824    LDR	R4, [R4, #0]
0x2678	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2172 :: 		TFT_Set_Index_Ptr(0xc0);     // power control
0x267A	0x20C0    MOVS	R0, #192
0x267C	0x4C5C    LDR	R4, [PC, #368]
0x267E	0x6824    LDR	R4, [R4, #0]
0x2680	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2173 :: 		TFT_Write_Command_Ptr(0x26);
0x2682	0x2026    MOVS	R0, #38
0x2684	0x4C5B    LDR	R4, [PC, #364]
0x2686	0x6824    LDR	R4, [R4, #0]
0x2688	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2175 :: 		TFT_Set_Index_Ptr(0xc1);     // power control
0x268A	0x20C1    MOVS	R0, #193
0x268C	0x4C58    LDR	R4, [PC, #352]
0x268E	0x6824    LDR	R4, [R4, #0]
0x2690	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2176 :: 		TFT_Write_Command_Ptr(0x11);
0x2692	0x2011    MOVS	R0, #17
0x2694	0x4C57    LDR	R4, [PC, #348]
0x2696	0x6824    LDR	R4, [R4, #0]
0x2698	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2178 :: 		TFT_Set_Index_Ptr(0xc5);     // vcom control
0x269A	0x20C5    MOVS	R0, #197
0x269C	0x4C54    LDR	R4, [PC, #336]
0x269E	0x6824    LDR	R4, [R4, #0]
0x26A0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2179 :: 		TFT_Write_Command_Ptr(0x35);
0x26A2	0x2035    MOVS	R0, #53
0x26A4	0x4C53    LDR	R4, [PC, #332]
0x26A6	0x6824    LDR	R4, [R4, #0]
0x26A8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2180 :: 		TFT_Write_Command_Ptr(0x3e);
0x26AA	0x203E    MOVS	R0, #62
0x26AC	0x4C51    LDR	R4, [PC, #324]
0x26AE	0x6824    LDR	R4, [R4, #0]
0x26B0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2182 :: 		TFT_Set_Index_Ptr(0xc7);     // vcom control
0x26B2	0x20C7    MOVS	R0, #199
0x26B4	0x4C4E    LDR	R4, [PC, #312]
0x26B6	0x6824    LDR	R4, [R4, #0]
0x26B8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2183 :: 		TFT_Write_Command_Ptr(0xbe);
0x26BA	0x20BE    MOVS	R0, #190
0x26BC	0x4C4D    LDR	R4, [PC, #308]
0x26BE	0x6824    LDR	R4, [R4, #0]
0x26C0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2185 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x26C2	0x2036    MOVS	R0, #54
0x26C4	0x4C4A    LDR	R4, [PC, #296]
0x26C6	0x6824    LDR	R4, [R4, #0]
0x26C8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2186 :: 		if (TFT_Disp_Rotation == 90)
0x26CA	0x484B    LDR	R0, [PC, #300]
0x26CC	0x7800    LDRB	R0, [R0, #0]
0x26CE	0x285A    CMP	R0, #90
0x26D0	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ILI9341117
;__Lib_TFT_Defs.c, 2187 :: 		if (Is_TFT_Rotated_180())
0x26D2	0xF7FEF84F  BL	_Is_TFT_Rotated_180+0
0x26D6	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341118
;__Lib_TFT_Defs.c, 2188 :: 		TFT_Write_Command_Ptr (0x88);
0x26D8	0x2088    MOVS	R0, #136
0x26DA	0x4C46    LDR	R4, [PC, #280]
0x26DC	0x6824    LDR	R4, [R4, #0]
0x26DE	0x47A0    BLX	R4
0x26E0	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341119
L___Lib_TFT_Defs_TFT_Reset_ILI9341118:
;__Lib_TFT_Defs.c, 2190 :: 		TFT_Write_Command_Ptr (0x48);
0x26E2	0x2048    MOVS	R0, #72
0x26E4	0x4C43    LDR	R4, [PC, #268]
0x26E6	0x6824    LDR	R4, [R4, #0]
0x26E8	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341119:
0x26EA	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341120
L___Lib_TFT_Defs_TFT_Reset_ILI9341117:
;__Lib_TFT_Defs.c, 2192 :: 		if (Is_TFT_Rotated_180())
0x26EC	0xF7FEF842  BL	_Is_TFT_Rotated_180+0
0x26F0	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341121
;__Lib_TFT_Defs.c, 2193 :: 		TFT_Write_Command_Ptr (0xE8);
0x26F2	0x20E8    MOVS	R0, #232
0x26F4	0x4C3F    LDR	R4, [PC, #252]
0x26F6	0x6824    LDR	R4, [R4, #0]
0x26F8	0x47A0    BLX	R4
0x26FA	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341122
L___Lib_TFT_Defs_TFT_Reset_ILI9341121:
;__Lib_TFT_Defs.c, 2195 :: 		TFT_Write_Command_Ptr (0x28);
0x26FC	0x2028    MOVS	R0, #40
0x26FE	0x4C3D    LDR	R4, [PC, #244]
0x2700	0x6824    LDR	R4, [R4, #0]
0x2702	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341122:
L___Lib_TFT_Defs_TFT_Reset_ILI9341120:
;__Lib_TFT_Defs.c, 2197 :: 		TFT_Set_Index_Ptr(0x3a);     // pixel format set
0x2704	0x203A    MOVS	R0, #58
0x2706	0x4C3A    LDR	R4, [PC, #232]
0x2708	0x6824    LDR	R4, [R4, #0]
0x270A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2198 :: 		TFT_Write_Command_Ptr(0x55); // 16bit/pixel
0x270C	0x2055    MOVS	R0, #85
0x270E	0x4C39    LDR	R4, [PC, #228]
0x2710	0x6824    LDR	R4, [R4, #0]
0x2712	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2200 :: 		TFT_Set_Index_Ptr(0xb1);     // frame rate
0x2714	0x20B1    MOVS	R0, #177
0x2716	0x4C36    LDR	R4, [PC, #216]
0x2718	0x6824    LDR	R4, [R4, #0]
0x271A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2201 :: 		TFT_Write_Command_Ptr(0x00);
0x271C	0x2000    MOVS	R0, #0
0x271E	0x4C35    LDR	R4, [PC, #212]
0x2720	0x6824    LDR	R4, [R4, #0]
0x2722	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2202 :: 		TFT_Write_Command_Ptr(0x1B); // 70
0x2724	0x201B    MOVS	R0, #27
0x2726	0x4C33    LDR	R4, [PC, #204]
0x2728	0x6824    LDR	R4, [R4, #0]
0x272A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2205 :: 		TFT_Set_Index_Ptr(0xf2);     // 3Gamma Function Disable
0x272C	0x20F2    MOVS	R0, #242
0x272E	0x4C30    LDR	R4, [PC, #192]
0x2730	0x6824    LDR	R4, [R4, #0]
0x2732	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2206 :: 		TFT_Write_Command_Ptr(0x08);
0x2734	0x2008    MOVS	R0, #8
0x2736	0x4C2F    LDR	R4, [PC, #188]
0x2738	0x6824    LDR	R4, [R4, #0]
0x273A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2208 :: 		TFT_Set_Index_Ptr(0x26);
0x273C	0x2026    MOVS	R0, #38
0x273E	0x4C2C    LDR	R4, [PC, #176]
0x2740	0x6824    LDR	R4, [R4, #0]
0x2742	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2209 :: 		TFT_Write_Command_Ptr(0x01); // gamma set 4 gamma curve 01/02/04/08
0x2744	0x2001    MOVS	R0, #1
0x2746	0x4C2B    LDR	R4, [PC, #172]
0x2748	0x6824    LDR	R4, [R4, #0]
0x274A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2211 :: 		TFT_Set_Index_Ptr(0xE0);     // positive gamma correction
0x274C	0x20E0    MOVS	R0, #224
0x274E	0x4C28    LDR	R4, [PC, #160]
0x2750	0x6824    LDR	R4, [R4, #0]
0x2752	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2212 :: 		TFT_Write_Command_Ptr(0x1f);
0x2754	0x201F    MOVS	R0, #31
0x2756	0x4C27    LDR	R4, [PC, #156]
0x2758	0x6824    LDR	R4, [R4, #0]
0x275A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2213 :: 		TFT_Write_Command_Ptr(0x1a);
0x275C	0x201A    MOVS	R0, #26
0x275E	0x4C25    LDR	R4, [PC, #148]
0x2760	0x6824    LDR	R4, [R4, #0]
0x2762	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2214 :: 		TFT_Write_Command_Ptr(0x18);
0x2764	0x2018    MOVS	R0, #24
0x2766	0x4C23    LDR	R4, [PC, #140]
0x2768	0x6824    LDR	R4, [R4, #0]
0x276A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2215 :: 		TFT_Write_Command_Ptr(0x0a);
0x276C	0x200A    MOVS	R0, #10
0x276E	0x4C21    LDR	R4, [PC, #132]
0x2770	0x6824    LDR	R4, [R4, #0]
0x2772	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2216 :: 		TFT_Write_Command_Ptr(0x0f);
0x2774	0x200F    MOVS	R0, #15
0x2776	0x4C1F    LDR	R4, [PC, #124]
0x2778	0x6824    LDR	R4, [R4, #0]
0x277A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2217 :: 		TFT_Write_Command_Ptr(0x06);
0x277C	0x2006    MOVS	R0, #6
0x277E	0x4C1D    LDR	R4, [PC, #116]
0x2780	0x6824    LDR	R4, [R4, #0]
0x2782	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2218 :: 		TFT_Write_Command_Ptr(0x45);
0x2784	0x2045    MOVS	R0, #69
0x2786	0x4C1B    LDR	R4, [PC, #108]
0x2788	0x6824    LDR	R4, [R4, #0]
0x278A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2219 :: 		TFT_Write_Command_Ptr(0x87);
0x278C	0x2087    MOVS	R0, #135
0x278E	0x4C19    LDR	R4, [PC, #100]
0x2790	0x6824    LDR	R4, [R4, #0]
0x2792	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2220 :: 		TFT_Write_Command_Ptr(0x32);
0x2794	0x2032    MOVS	R0, #50
0x2796	0x4C17    LDR	R4, [PC, #92]
0x2798	0x6824    LDR	R4, [R4, #0]
0x279A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2221 :: 		TFT_Write_Command_Ptr(0x0a);
0x279C	0x200A    MOVS	R0, #10
0x279E	0x4C15    LDR	R4, [PC, #84]
0x27A0	0x6824    LDR	R4, [R4, #0]
0x27A2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2222 :: 		TFT_Write_Command_Ptr(0x07);
0x27A4	0x2007    MOVS	R0, #7
0x27A6	0x4C13    LDR	R4, [PC, #76]
0x27A8	0x6824    LDR	R4, [R4, #0]
0x27AA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2223 :: 		TFT_Write_Command_Ptr(0x02);
0x27AC	0x2002    MOVS	R0, #2
0x27AE	0x4C11    LDR	R4, [PC, #68]
0x27B0	0x6824    LDR	R4, [R4, #0]
0x27B2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2224 :: 		TFT_Write_Command_Ptr(0x07);
0x27B4	0x2007    MOVS	R0, #7
0x27B6	0x4C0F    LDR	R4, [PC, #60]
0x27B8	0x6824    LDR	R4, [R4, #0]
0x27BA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2225 :: 		TFT_Write_Command_Ptr(0x05);
0x27BC	0x2005    MOVS	R0, #5
0x27BE	0x4C0D    LDR	R4, [PC, #52]
0x27C0	0x6824    LDR	R4, [R4, #0]
0x27C2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2226 :: 		TFT_Write_Command_Ptr(0x00);
0x27C4	0x2000    MOVS	R0, #0
0x27C6	0x4C0B    LDR	R4, [PC, #44]
0x27C8	0x6824    LDR	R4, [R4, #0]
0x27CA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2228 :: 		TFT_Set_Index_Ptr(0xE1);     // negamma correction
0x27CC	0x20E1    MOVS	R0, #225
0x27CE	0x4C08    LDR	R4, [PC, #32]
0x27D0	0x6824    LDR	R4, [R4, #0]
0x27D2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2229 :: 		TFT_Write_Command_Ptr(0x00);
0x27D4	0x2000    MOVS	R0, #0
0x27D6	0x4C07    LDR	R4, [PC, #28]
0x27D8	0x6824    LDR	R4, [R4, #0]
0x27DA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2230 :: 		TFT_Write_Command_Ptr(0x25);
0x27DC	0x2025    MOVS	R0, #37
0x27DE	0x4C05    LDR	R4, [PC, #20]
0x27E0	0x6824    LDR	R4, [R4, #0]
0x27E2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2231 :: 		TFT_Write_Command_Ptr(0x27);
0x27E4	0x2027    MOVS	R0, #39
0x27E6	0xE009    B	#18
0x27E8	0x01A04223  	TFT_RST+0
0x27EC	0x01BC4223  	TFT_CS+0
0x27F0	0x00842000  	_TFT_Set_Index_Ptr+0
0x27F4	0x00882000  	_TFT_Write_Command_Ptr+0
0x27F8	0x000F2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x27FC	0x4C4F    LDR	R4, [PC, #316]
0x27FE	0x6824    LDR	R4, [R4, #0]
0x2800	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2232 :: 		TFT_Write_Command_Ptr(0x05);
0x2802	0x2005    MOVS	R0, #5
0x2804	0x4C4D    LDR	R4, [PC, #308]
0x2806	0x6824    LDR	R4, [R4, #0]
0x2808	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2233 :: 		TFT_Write_Command_Ptr(0x10);
0x280A	0x2010    MOVS	R0, #16
0x280C	0x4C4B    LDR	R4, [PC, #300]
0x280E	0x6824    LDR	R4, [R4, #0]
0x2810	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2234 :: 		TFT_Write_Command_Ptr(0x09);
0x2812	0x2009    MOVS	R0, #9
0x2814	0x4C49    LDR	R4, [PC, #292]
0x2816	0x6824    LDR	R4, [R4, #0]
0x2818	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2235 :: 		TFT_Write_Command_Ptr(0x3a);
0x281A	0x203A    MOVS	R0, #58
0x281C	0x4C47    LDR	R4, [PC, #284]
0x281E	0x6824    LDR	R4, [R4, #0]
0x2820	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2236 :: 		TFT_Write_Command_Ptr(0x78);
0x2822	0x2078    MOVS	R0, #120
0x2824	0x4C45    LDR	R4, [PC, #276]
0x2826	0x6824    LDR	R4, [R4, #0]
0x2828	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2237 :: 		TFT_Write_Command_Ptr(0x4d);
0x282A	0x204D    MOVS	R0, #77
0x282C	0x4C43    LDR	R4, [PC, #268]
0x282E	0x6824    LDR	R4, [R4, #0]
0x2830	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2238 :: 		TFT_Write_Command_Ptr(0x05);
0x2832	0x2005    MOVS	R0, #5
0x2834	0x4C41    LDR	R4, [PC, #260]
0x2836	0x6824    LDR	R4, [R4, #0]
0x2838	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2239 :: 		TFT_Write_Command_Ptr(0x18);
0x283A	0x2018    MOVS	R0, #24
0x283C	0x4C3F    LDR	R4, [PC, #252]
0x283E	0x6824    LDR	R4, [R4, #0]
0x2840	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2240 :: 		TFT_Write_Command_Ptr(0x0d);
0x2842	0x200D    MOVS	R0, #13
0x2844	0x4C3D    LDR	R4, [PC, #244]
0x2846	0x6824    LDR	R4, [R4, #0]
0x2848	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2241 :: 		TFT_Write_Command_Ptr(0x38);
0x284A	0x2038    MOVS	R0, #56
0x284C	0x4C3B    LDR	R4, [PC, #236]
0x284E	0x6824    LDR	R4, [R4, #0]
0x2850	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2242 :: 		TFT_Write_Command_Ptr(0x3a);
0x2852	0x203A    MOVS	R0, #58
0x2854	0x4C39    LDR	R4, [PC, #228]
0x2856	0x6824    LDR	R4, [R4, #0]
0x2858	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2243 :: 		TFT_Write_Command_Ptr(0x1f);
0x285A	0x201F    MOVS	R0, #31
0x285C	0x4C37    LDR	R4, [PC, #220]
0x285E	0x6824    LDR	R4, [R4, #0]
0x2860	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2247 :: 		TFT_Set_Index_Ptr(0x2A);
0x2862	0x202A    MOVS	R0, #42
0x2864	0x4C36    LDR	R4, [PC, #216]
0x2866	0x6824    LDR	R4, [R4, #0]
0x2868	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2248 :: 		TFT_Write_Command_Ptr(0);
0x286A	0x2000    MOVS	R0, #0
0x286C	0x4C33    LDR	R4, [PC, #204]
0x286E	0x6824    LDR	R4, [R4, #0]
0x2870	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2249 :: 		TFT_Write_Command_Ptr(0);
0x2872	0x2000    MOVS	R0, #0
0x2874	0x4C31    LDR	R4, [PC, #196]
0x2876	0x6824    LDR	R4, [R4, #0]
0x2878	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2250 :: 		TFT_Write_Command_Ptr((TFT_DISP_WIDTH - 1) >> 8);
0x287A	0x4832    LDR	R0, [PC, #200]
0x287C	0x8800    LDRH	R0, [R0, #0]
0x287E	0x1E40    SUBS	R0, R0, #1
0x2880	0xB280    UXTH	R0, R0
0x2882	0x0A04    LSRS	R4, R0, #8
0x2884	0xB2E0    UXTB	R0, R4
0x2886	0x4C2D    LDR	R4, [PC, #180]
0x2888	0x6824    LDR	R4, [R4, #0]
0x288A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2251 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH-1);
0x288C	0x482D    LDR	R0, [PC, #180]
0x288E	0x8800    LDRH	R0, [R0, #0]
0x2890	0x1E44    SUBS	R4, R0, #1
0x2892	0xB2E0    UXTB	R0, R4
0x2894	0x4C29    LDR	R4, [PC, #164]
0x2896	0x6824    LDR	R4, [R4, #0]
0x2898	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2253 :: 		TFT_Set_Index_Ptr(0x2B);
0x289A	0x202B    MOVS	R0, #43
0x289C	0x4C28    LDR	R4, [PC, #160]
0x289E	0x6824    LDR	R4, [R4, #0]
0x28A0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2254 :: 		TFT_Write_Command_Ptr(0);
0x28A2	0x2000    MOVS	R0, #0
0x28A4	0x4C25    LDR	R4, [PC, #148]
0x28A6	0x6824    LDR	R4, [R4, #0]
0x28A8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2255 :: 		TFT_Write_Command_Ptr(0);
0x28AA	0x2000    MOVS	R0, #0
0x28AC	0x4C23    LDR	R4, [PC, #140]
0x28AE	0x6824    LDR	R4, [R4, #0]
0x28B0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2256 :: 		TFT_Write_Command_Ptr((TFT_DISP_HEIGHT - 1) >> 8);
0x28B2	0x4825    LDR	R0, [PC, #148]
0x28B4	0x8800    LDRH	R0, [R0, #0]
0x28B6	0x1E40    SUBS	R0, R0, #1
0x28B8	0xB280    UXTH	R0, R0
0x28BA	0x0A04    LSRS	R4, R0, #8
0x28BC	0xB2E0    UXTB	R0, R4
0x28BE	0x4C1F    LDR	R4, [PC, #124]
0x28C0	0x6824    LDR	R4, [R4, #0]
0x28C2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2257 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT-1);
0x28C4	0x4820    LDR	R0, [PC, #128]
0x28C6	0x8800    LDRH	R0, [R0, #0]
0x28C8	0x1E44    SUBS	R4, R0, #1
0x28CA	0xB2E0    UXTB	R0, R4
0x28CC	0x4C1B    LDR	R4, [PC, #108]
0x28CE	0x6824    LDR	R4, [R4, #0]
0x28D0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2259 :: 		TFT_Set_Index_Ptr(0xb7);     // entry mode set
0x28D2	0x20B7    MOVS	R0, #183
0x28D4	0x4C1A    LDR	R4, [PC, #104]
0x28D6	0x6824    LDR	R4, [R4, #0]
0x28D8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2260 :: 		TFT_Write_Command_Ptr(0x07);
0x28DA	0x2007    MOVS	R0, #7
0x28DC	0x4C17    LDR	R4, [PC, #92]
0x28DE	0x6824    LDR	R4, [R4, #0]
0x28E0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2262 :: 		TFT_Set_Index_Ptr(0xb6);     // display function control
0x28E2	0x20B6    MOVS	R0, #182
0x28E4	0x4C16    LDR	R4, [PC, #88]
0x28E6	0x6824    LDR	R4, [R4, #0]
0x28E8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2263 :: 		TFT_Write_Command_Ptr(0x0a);
0x28EA	0x200A    MOVS	R0, #10
0x28EC	0x4C13    LDR	R4, [PC, #76]
0x28EE	0x6824    LDR	R4, [R4, #0]
0x28F0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2264 :: 		TFT_Write_Command_Ptr(0x82);
0x28F2	0x2082    MOVS	R0, #130
0x28F4	0x4C11    LDR	R4, [PC, #68]
0x28F6	0x6824    LDR	R4, [R4, #0]
0x28F8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2265 :: 		TFT_Write_Command_Ptr(0x27);
0x28FA	0x2027    MOVS	R0, #39
0x28FC	0x4C0F    LDR	R4, [PC, #60]
0x28FE	0x6824    LDR	R4, [R4, #0]
0x2900	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2266 :: 		TFT_Write_Command_Ptr(0x00);
0x2902	0x2000    MOVS	R0, #0
0x2904	0x4C0D    LDR	R4, [PC, #52]
0x2906	0x6824    LDR	R4, [R4, #0]
0x2908	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2268 :: 		TFT_Set_Index_Ptr(0x11);     // sleep out
0x290A	0x2011    MOVS	R0, #17
0x290C	0x4C0C    LDR	R4, [PC, #48]
0x290E	0x6824    LDR	R4, [R4, #0]
0x2910	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2269 :: 		Delay_100ms();
0x2912	0xF7FDFF35  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2270 :: 		TFT_Set_Index_Ptr(0x29);     // display on
0x2916	0x2029    MOVS	R0, #41
0x2918	0x4C09    LDR	R4, [PC, #36]
0x291A	0x6824    LDR	R4, [R4, #0]
0x291C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2271 :: 		Delay_100ms();
0x291E	0xF7FDFF2F  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2272 :: 		TFT_Set_Index_Ptr(0x2c);     // memory write
0x2922	0x202C    MOVS	R0, #44
0x2924	0x4C06    LDR	R4, [PC, #24]
0x2926	0x6824    LDR	R4, [R4, #0]
0x2928	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2273 :: 		TFT_CS = 1;
0x292A	0x2101    MOVS	R1, #1
0x292C	0xB249    SXTB	R1, R1
0x292E	0x4807    LDR	R0, [PC, #28]
0x2930	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2274 :: 		}
L_end_TFT_Reset_ILI9341:
0x2932	0xF8DDE000  LDR	LR, [SP, #0]
0x2936	0xB001    ADD	SP, SP, #4
0x2938	0x4770    BX	LR
0x293A	0xBF00    NOP
0x293C	0x00882000  	_TFT_Write_Command_Ptr+0
0x2940	0x00842000  	_TFT_Set_Index_Ptr+0
0x2944	0x00622000  	_TFT_DISP_WIDTH+0
0x2948	0x00642000  	_TFT_DISP_HEIGHT+0
0x294C	0x01BC4223  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ILI9341
_Delay_5ms:
;__Lib_Delays.c, 45 :: 		void Delay_5ms() {
;__Lib_Delays.c, 46 :: 		Delay_ms(5);
0x0660	0xF24C77BA  MOVW	R7, #51130
0x0664	0xF2C00701  MOVT	R7, #1
L_Delay_5ms16:
0x0668	0x1E7F    SUBS	R7, R7, #1
0x066A	0xD1FD    BNE	L_Delay_5ms16
0x066C	0xBF00    NOP
0x066E	0xBF00    NOP
0x0670	0xBF00    NOP
0x0672	0xBF00    NOP
0x0674	0xBF00    NOP
0x0676	0xBF00    NOP
;__Lib_Delays.c, 47 :: 		}
L_end_Delay_5ms:
0x0678	0x4770    BX	LR
; end of _Delay_5ms
_TFT_Set_Font:
;__Lib_TFT.c, 169 :: 		
; font_orientation start address is: 8 (R2)
; font_color start address is: 4 (R1)
; activeFont start address is: 0 (R0)
0x473C	0xB081    SUB	SP, SP, #4
; font_orientation end address is: 8 (R2)
; font_color end address is: 4 (R1)
; activeFont end address is: 0 (R0)
; activeFont start address is: 0 (R0)
; font_color start address is: 4 (R1)
; font_orientation start address is: 8 (R2)
;__Lib_TFT.c, 170 :: 		
0x473E	0x4B12    LDR	R3, [PC, #72]
0x4740	0x6018    STR	R0, [R3, #0]
;__Lib_TFT.c, 171 :: 		
0x4742	0x1C83    ADDS	R3, R0, #2
0x4744	0x781C    LDRB	R4, [R3, #0]
0x4746	0x1CC3    ADDS	R3, R0, #3
0x4748	0x781B    LDRB	R3, [R3, #0]
0x474A	0x021B    LSLS	R3, R3, #8
0x474C	0xB29B    UXTH	R3, R3
0x474E	0x18E4    ADDS	R4, R4, R3
0x4750	0x4B0E    LDR	R3, [PC, #56]
0x4752	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 172 :: 		
0x4754	0x1D03    ADDS	R3, R0, #4
0x4756	0x781C    LDRB	R4, [R3, #0]
0x4758	0x1D43    ADDS	R3, R0, #5
0x475A	0x781B    LDRB	R3, [R3, #0]
0x475C	0x021B    LSLS	R3, R3, #8
0x475E	0xB29B    UXTH	R3, R3
0x4760	0x18E4    ADDS	R4, R4, R3
0x4762	0x4B0B    LDR	R3, [PC, #44]
0x4764	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 173 :: 		
0x4766	0x1D83    ADDS	R3, R0, #6
; activeFont end address is: 0 (R0)
0x4768	0x781C    LDRB	R4, [R3, #0]
0x476A	0x4B0A    LDR	R3, [PC, #40]
0x476C	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 175 :: 		
0x476E	0x4B0A    LDR	R3, [PC, #40]
0x4770	0x8019    STRH	R1, [R3, #0]
; font_color end address is: 4 (R1)
;__Lib_TFT.c, 176 :: 		
0x4772	0x4B0A    LDR	R3, [PC, #40]
0x4774	0x701A    STRB	R2, [R3, #0]
; font_orientation end address is: 8 (R2)
;__Lib_TFT.c, 177 :: 		
0x4776	0x2401    MOVS	R4, #1
0x4778	0x4B09    LDR	R3, [PC, #36]
0x477A	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 178 :: 		
0x477C	0x2400    MOVS	R4, #0
0x477E	0x4B09    LDR	R3, [PC, #36]
0x4780	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 179 :: 		
L_end_TFT_Set_Font:
0x4782	0xB001    ADD	SP, SP, #4
0x4784	0x4770    BX	LR
0x4786	0xBF00    NOP
0x4788	0x00582000  	__Lib_TFT__font+0
0x478C	0x004E2000  	__Lib_TFT__fontFirstChar+0
0x4790	0x00542000  	__Lib_TFT__fontLastChar+0
0x4794	0x005C2000  	__Lib_TFT__fontHeight+0
0x4798	0x00602000  	__Lib_TFT_FontColor+0
0x479C	0x00272000  	__Lib_TFT_FontOrientation+0
0x47A0	0x00072000  	__Lib_TFT_FontInitialized+0
0x47A4	0x00662000  	_ExternalFontSet+0
; end of _TFT_Set_Font
_TFT_Fill_Screen:
;__Lib_TFT.c, 756 :: 		
0x4828	0xB084    SUB	SP, SP, #16
0x482A	0xF8CDE000  STR	LR, [SP, #0]
0x482E	0xF8AD000C  STRH	R0, [SP, #12]
;__Lib_TFT.c, 758 :: 		
0x4832	0x2200    MOVS	R2, #0
0x4834	0xB252    SXTB	R2, R2
0x4836	0x491A    LDR	R1, [PC, #104]
0x4838	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 759 :: 		
0x483A	0xF7FCFE51  BL	__Lib_TFT_Is_SSD1963_Set+0
0x483E	0xB168    CBZ	R0, L_TFT_Fill_Screen78
;__Lib_TFT.c, 760 :: 		
0x4840	0x4918    LDR	R1, [PC, #96]
0x4842	0x8809    LDRH	R1, [R1, #0]
0x4844	0x1E4C    SUBS	R4, R1, #1
0x4846	0x4918    LDR	R1, [PC, #96]
0x4848	0x8809    LDRH	R1, [R1, #0]
0x484A	0x1E49    SUBS	R1, R1, #1
0x484C	0xB2A3    UXTH	R3, R4
0x484E	0xB28A    UXTH	R2, R1
0x4850	0x2100    MOVS	R1, #0
0x4852	0x2000    MOVS	R0, #0
0x4854	0x4C15    LDR	R4, [PC, #84]
0x4856	0x6824    LDR	R4, [R4, #0]
0x4858	0x47A0    BLX	R4
0x485A	0xE004    B	L_TFT_Fill_Screen79
L_TFT_Fill_Screen78:
;__Lib_TFT.c, 762 :: 		
0x485C	0x2100    MOVS	R1, #0
0x485E	0x2000    MOVS	R0, #0
0x4860	0x4C13    LDR	R4, [PC, #76]
0x4862	0x6824    LDR	R4, [R4, #0]
0x4864	0x47A0    BLX	R4
L_TFT_Fill_Screen79:
;__Lib_TFT.c, 764 :: 		
0x4866	0x4910    LDR	R1, [PC, #64]
0x4868	0x880A    LDRH	R2, [R1, #0]
0x486A	0x490E    LDR	R1, [PC, #56]
0x486C	0x8809    LDRH	R1, [R1, #0]
0x486E	0x4351    MULS	R1, R2, R1
0x4870	0x9102    STR	R1, [SP, #8]
;__Lib_TFT.c, 765 :: 		
0x4872	0x2100    MOVS	R1, #0
0x4874	0x9101    STR	R1, [SP, #4]
L_TFT_Fill_Screen80:
0x4876	0x9A02    LDR	R2, [SP, #8]
0x4878	0x9901    LDR	R1, [SP, #4]
0x487A	0x4291    CMP	R1, R2
0x487C	0xD208    BCS	L_TFT_Fill_Screen81
;__Lib_TFT.c, 766 :: 		
0x487E	0xF8BD000C  LDRH	R0, [SP, #12]
0x4882	0x4C0C    LDR	R4, [PC, #48]
0x4884	0x6824    LDR	R4, [R4, #0]
0x4886	0x47A0    BLX	R4
;__Lib_TFT.c, 765 :: 		
0x4888	0x9901    LDR	R1, [SP, #4]
0x488A	0x1C49    ADDS	R1, R1, #1
0x488C	0x9101    STR	R1, [SP, #4]
;__Lib_TFT.c, 766 :: 		
0x488E	0xE7F2    B	L_TFT_Fill_Screen80
L_TFT_Fill_Screen81:
;__Lib_TFT.c, 767 :: 		
0x4890	0x2201    MOVS	R2, #1
0x4892	0xB252    SXTB	R2, R2
0x4894	0x4902    LDR	R1, [PC, #8]
0x4896	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 768 :: 		
L_end_TFT_Fill_Screen:
0x4898	0xF8DDE000  LDR	LR, [SP, #0]
0x489C	0xB004    ADD	SP, SP, #16
0x489E	0x4770    BX	LR
0x48A0	0x01BC4223  	TFT_CS+0
0x48A4	0x00642000  	_TFT_DISP_HEIGHT+0
0x48A8	0x00622000  	_TFT_DISP_WIDTH+0
0x48AC	0x006C2000  	_TFT_SSD1963_Set_Address_Ptr+0
0x48B0	0x00702000  	_TFT_Set_Address_Ptr+0
0x48B4	0x00742000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Fill_Screen
_TFT_Set_Address_SSD1963II:
;__Lib_TFT_Defs.c, 2724 :: 		void TFT_Set_Address_SSD1963II(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
; y1 start address is: 4 (R1)
; x1 start address is: 0 (R0)
0x2438	0xB083    SUB	SP, SP, #12
0x243A	0xF8CDE000  STR	LR, [SP, #0]
0x243E	0xB29E    UXTH	R6, R3
0x2440	0xB293    UXTH	R3, R2
0x2442	0xB28A    UXTH	R2, R1
0x2444	0xB281    UXTH	R1, R0
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; y1 end address is: 4 (R1)
; x1 end address is: 0 (R0)
; x1 start address is: 4 (R1)
; y1 start address is: 8 (R2)
; x2 start address is: 12 (R3)
; y2 start address is: 24 (R6)
;__Lib_TFT_Defs.c, 2729 :: 		if ((TFT_DISP_WIDTH > 480) || (TFT_DISP_HEIGHT > 480)) {
0x2446	0x4C49    LDR	R4, [PC, #292]
0x2448	0x8824    LDRH	R4, [R4, #0]
0x244A	0xF5B47FF0  CMP	R4, #480
0x244E	0xD805    BHI	L__TFT_Set_Address_SSD1963II278
0x2450	0x4C47    LDR	R4, [PC, #284]
0x2452	0x8824    LDRH	R4, [R4, #0]
0x2454	0xF5B47FF0  CMP	R4, #480
0x2458	0xD800    BHI	L__TFT_Set_Address_SSD1963II277
0x245A	0xE004    B	L_TFT_Set_Address_SSD1963II163
L__TFT_Set_Address_SSD1963II278:
L__TFT_Set_Address_SSD1963II277:
;__Lib_TFT_Defs.c, 2730 :: 		_width = 800;
; _width start address is: 32 (R8)
0x245C	0xF2403820  MOVW	R8, #800
;__Lib_TFT_Defs.c, 2731 :: 		_height = 480;
; _height start address is: 28 (R7)
0x2460	0xF24017E0  MOVW	R7, #480
;__Lib_TFT_Defs.c, 2732 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x2464	0xE003    B	L_TFT_Set_Address_SSD1963II164
L_TFT_Set_Address_SSD1963II163:
;__Lib_TFT_Defs.c, 2734 :: 		_width = 480;
; _width start address is: 32 (R8)
0x2466	0xF24018E0  MOVW	R8, #480
;__Lib_TFT_Defs.c, 2735 :: 		_height = 272;
; _height start address is: 28 (R7)
0x246A	0xF2401710  MOVW	R7, #272
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2736 :: 		}
L_TFT_Set_Address_SSD1963II164:
;__Lib_TFT_Defs.c, 2737 :: 		if (TFT_Disp_Rotation == 90) {
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
0x246E	0x4C41    LDR	R4, [PC, #260]
0x2470	0x7824    LDRB	R4, [R4, #0]
0x2472	0x2C5A    CMP	R4, #90
0x2474	0xD11D    BNE	L_TFT_Set_Address_SSD1963II165
;__Lib_TFT_Defs.c, 2738 :: 		if (Is_TFT_Rotated_180()) {
0x2476	0xF7FEF97D  BL	_Is_TFT_Rotated_180+0
0x247A	0xB168    CBZ	R0, L_TFT_Set_Address_SSD1963II166
; _height end address is: 28 (R7)
;__Lib_TFT_Defs.c, 2739 :: 		s_col = (_width - 1) - y2;
0x247C	0xF1A80501  SUB	R5, R8, #1
0x2480	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x2482	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x2484	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2740 :: 		e_col = (_width - 1) - y1;
0x2488	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x248A	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2741 :: 		s_page = x1;
0x248E	0xF8AD1008  STRH	R1, [SP, #8]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2742 :: 		e_page = x2;
0x2492	0xF8AD300A  STRH	R3, [SP, #10]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2743 :: 		} else {
0x2496	0xE00B    B	L_TFT_Set_Address_SSD1963II167
L_TFT_Set_Address_SSD1963II166:
;__Lib_TFT_Defs.c, 2744 :: 		s_col = y1;
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x2498	0xF8AD2004  STRH	R2, [SP, #4]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2745 :: 		e_col = y2;
0x249C	0xF8AD6006  STRH	R6, [SP, #6]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2746 :: 		s_page = (_height - 1) - x2;
0x24A0	0x1E7D    SUBS	R5, R7, #1
0x24A2	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x24A4	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x24A6	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2747 :: 		e_page = (_height - 1) - x1;
0x24AA	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x24AC	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2748 :: 		}
L_TFT_Set_Address_SSD1963II167:
;__Lib_TFT_Defs.c, 2749 :: 		} else {
0x24B0	0xE01C    B	L_TFT_Set_Address_SSD1963II168
L_TFT_Set_Address_SSD1963II165:
;__Lib_TFT_Defs.c, 2750 :: 		if (Is_TFT_Rotated_180()) {
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x24B2	0xF7FEF95F  BL	_Is_TFT_Rotated_180+0
0x24B6	0xB188    CBZ	R0, L_TFT_Set_Address_SSD1963II169
;__Lib_TFT_Defs.c, 2751 :: 		s_col = (_width - 1) - x2;
0x24B8	0xF1A80501  SUB	R5, R8, #1
0x24BC	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x24BE	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x24C0	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2752 :: 		e_col = (_width - 1) - x1;
0x24C4	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x24C6	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2753 :: 		s_page = (_height - 1) - y2;
0x24CA	0x1E7D    SUBS	R5, R7, #1
0x24CC	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x24CE	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x24D0	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2754 :: 		e_page = (_height - 1) - y1;
0x24D4	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x24D6	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2755 :: 		} else {
0x24DA	0xE007    B	L_TFT_Set_Address_SSD1963II170
L_TFT_Set_Address_SSD1963II169:
;__Lib_TFT_Defs.c, 2756 :: 		s_col = x1;
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x24DC	0xF8AD1004  STRH	R1, [SP, #4]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2757 :: 		e_col = x2;
0x24E0	0xF8AD3006  STRH	R3, [SP, #6]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2758 :: 		s_page = y1;
0x24E4	0xF8AD2008  STRH	R2, [SP, #8]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2759 :: 		e_page = y2;
0x24E8	0xF8AD600A  STRH	R6, [SP, #10]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2760 :: 		}
L_TFT_Set_Address_SSD1963II170:
;__Lib_TFT_Defs.c, 2761 :: 		}
L_TFT_Set_Address_SSD1963II168:
;__Lib_TFT_Defs.c, 2762 :: 		TFT_Set_Index_Ptr(0x2a);             // SET column address
0x24EC	0x202A    MOVS	R0, #42
0x24EE	0x4C22    LDR	R4, [PC, #136]
0x24F0	0x6824    LDR	R4, [R4, #0]
0x24F2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2763 :: 		TFT_Write_Command_Ptr((char)(s_col >> 8));
0x24F4	0xF8BD4004  LDRH	R4, [SP, #4]
0x24F8	0x0A24    LSRS	R4, R4, #8
0x24FA	0xB2E0    UXTB	R0, R4
0x24FC	0x4C1F    LDR	R4, [PC, #124]
0x24FE	0x6824    LDR	R4, [R4, #0]
0x2500	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2764 :: 		TFT_Write_Command_Ptr(s_col);
0x2502	0xF8BD0004  LDRH	R0, [SP, #4]
0x2506	0x4C1D    LDR	R4, [PC, #116]
0x2508	0x6824    LDR	R4, [R4, #0]
0x250A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2765 :: 		TFT_Write_Command_Ptr((char)(e_col >> 8));
0x250C	0xF8BD4006  LDRH	R4, [SP, #6]
0x2510	0x0A24    LSRS	R4, R4, #8
0x2512	0xB2E0    UXTB	R0, R4
0x2514	0x4C19    LDR	R4, [PC, #100]
0x2516	0x6824    LDR	R4, [R4, #0]
0x2518	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2766 :: 		TFT_Write_Command_Ptr(e_col);
0x251A	0xF8BD0006  LDRH	R0, [SP, #6]
0x251E	0x4C17    LDR	R4, [PC, #92]
0x2520	0x6824    LDR	R4, [R4, #0]
0x2522	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2768 :: 		TFT_Set_Index_Ptr(0x2b);             // SET page address
0x2524	0x202B    MOVS	R0, #43
0x2526	0x4C14    LDR	R4, [PC, #80]
0x2528	0x6824    LDR	R4, [R4, #0]
0x252A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2769 :: 		TFT_Write_Command_Ptr((char)(s_page >> 8));
0x252C	0xF8BD4008  LDRH	R4, [SP, #8]
0x2530	0x0A24    LSRS	R4, R4, #8
0x2532	0xB2E0    UXTB	R0, R4
0x2534	0x4C11    LDR	R4, [PC, #68]
0x2536	0x6824    LDR	R4, [R4, #0]
0x2538	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2770 :: 		TFT_Write_Command_Ptr(s_page);
0x253A	0xF8BD0008  LDRH	R0, [SP, #8]
0x253E	0x4C0F    LDR	R4, [PC, #60]
0x2540	0x6824    LDR	R4, [R4, #0]
0x2542	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2771 :: 		TFT_Write_Command_Ptr((char)(e_page >> 8));
0x2544	0xF8BD400A  LDRH	R4, [SP, #10]
0x2548	0x0A24    LSRS	R4, R4, #8
0x254A	0xB2E0    UXTB	R0, R4
0x254C	0x4C0B    LDR	R4, [PC, #44]
0x254E	0x6824    LDR	R4, [R4, #0]
0x2550	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2772 :: 		TFT_Write_Command_Ptr(e_page);
0x2552	0xF8BD000A  LDRH	R0, [SP, #10]
0x2556	0x4C09    LDR	R4, [PC, #36]
0x2558	0x6824    LDR	R4, [R4, #0]
0x255A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2773 :: 		TFT_Set_Index_Ptr(0x2C);
0x255C	0x202C    MOVS	R0, #44
0x255E	0x4C06    LDR	R4, [PC, #24]
0x2560	0x6824    LDR	R4, [R4, #0]
0x2562	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2774 :: 		}
L_end_TFT_Set_Address_SSD1963II:
0x2564	0xF8DDE000  LDR	LR, [SP, #0]
0x2568	0xB003    ADD	SP, SP, #12
0x256A	0x4770    BX	LR
0x256C	0x00622000  	_TFT_DISP_WIDTH+0
0x2570	0x00642000  	_TFT_DISP_HEIGHT+0
0x2574	0x000F2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x2578	0x00842000  	_TFT_Set_Index_Ptr+0
0x257C	0x00882000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SSD1963II
_TFT_Set_Address_SSD1963I:
;__Lib_TFT_Defs.c, 2777 :: 		void TFT_Set_Address_SSD1963I(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
; y1 start address is: 4 (R1)
; x1 start address is: 0 (R0)
0x22D0	0xB083    SUB	SP, SP, #12
0x22D2	0xF8CDE000  STR	LR, [SP, #0]
0x22D6	0xB29E    UXTH	R6, R3
0x22D8	0xB293    UXTH	R3, R2
0x22DA	0xB28A    UXTH	R2, R1
0x22DC	0xB281    UXTH	R1, R0
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; y1 end address is: 4 (R1)
; x1 end address is: 0 (R0)
; x1 start address is: 4 (R1)
; y1 start address is: 8 (R2)
; x2 start address is: 12 (R3)
; y2 start address is: 24 (R6)
;__Lib_TFT_Defs.c, 2782 :: 		if ((TFT_DISP_WIDTH > 480) || (TFT_DISP_HEIGHT > 480)) {
0x22DE	0x4C51    LDR	R4, [PC, #324]
0x22E0	0x8824    LDRH	R4, [R4, #0]
0x22E2	0xF5B47FF0  CMP	R4, #480
0x22E6	0xD805    BHI	L__TFT_Set_Address_SSD1963I282
0x22E8	0x4C4F    LDR	R4, [PC, #316]
0x22EA	0x8824    LDRH	R4, [R4, #0]
0x22EC	0xF5B47FF0  CMP	R4, #480
0x22F0	0xD800    BHI	L__TFT_Set_Address_SSD1963I281
0x22F2	0xE004    B	L_TFT_Set_Address_SSD1963I173
L__TFT_Set_Address_SSD1963I282:
L__TFT_Set_Address_SSD1963I281:
;__Lib_TFT_Defs.c, 2783 :: 		_width = 800;
; _width start address is: 32 (R8)
0x22F4	0xF2403820  MOVW	R8, #800
;__Lib_TFT_Defs.c, 2784 :: 		_height = 480;
; _height start address is: 28 (R7)
0x22F8	0xF24017E0  MOVW	R7, #480
;__Lib_TFT_Defs.c, 2785 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x22FC	0xE012    B	L_TFT_Set_Address_SSD1963I174
L_TFT_Set_Address_SSD1963I173:
;__Lib_TFT_Defs.c, 2786 :: 		else if ((TFT_DISP_WIDTH > 320) || (TFT_DISP_HEIGHT > 320)) {
0x22FE	0x4C49    LDR	R4, [PC, #292]
0x2300	0x8824    LDRH	R4, [R4, #0]
0x2302	0xF5B47FA0  CMP	R4, #320
0x2306	0xD805    BHI	L__TFT_Set_Address_SSD1963I284
0x2308	0x4C47    LDR	R4, [PC, #284]
0x230A	0x8824    LDRH	R4, [R4, #0]
0x230C	0xF5B47FA0  CMP	R4, #320
0x2310	0xD800    BHI	L__TFT_Set_Address_SSD1963I283
0x2312	0xE004    B	L_TFT_Set_Address_SSD1963I177
L__TFT_Set_Address_SSD1963I284:
L__TFT_Set_Address_SSD1963I283:
;__Lib_TFT_Defs.c, 2787 :: 		_width = 480;
; _width start address is: 32 (R8)
0x2314	0xF24018E0  MOVW	R8, #480
;__Lib_TFT_Defs.c, 2788 :: 		_height = 272;
; _height start address is: 28 (R7)
0x2318	0xF2401710  MOVW	R7, #272
;__Lib_TFT_Defs.c, 2789 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x231C	0xE002    B	L_TFT_Set_Address_SSD1963I178
L_TFT_Set_Address_SSD1963I177:
;__Lib_TFT_Defs.c, 2791 :: 		_width = 320;
; _width start address is: 32 (R8)
0x231E	0xF2401840  MOVW	R8, #320
;__Lib_TFT_Defs.c, 2792 :: 		_height = 240;
; _height start address is: 28 (R7)
0x2322	0x27F0    MOVS	R7, #240
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2793 :: 		}
L_TFT_Set_Address_SSD1963I178:
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
L_TFT_Set_Address_SSD1963I174:
;__Lib_TFT_Defs.c, 2795 :: 		if (TFT_Disp_Rotation == 90) {
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
0x2324	0x4C41    LDR	R4, [PC, #260]
0x2326	0x7824    LDRB	R4, [R4, #0]
0x2328	0x2C5A    CMP	R4, #90
0x232A	0xD11D    BNE	L_TFT_Set_Address_SSD1963I179
;__Lib_TFT_Defs.c, 2796 :: 		if (Is_TFT_Rotated_180()) {
0x232C	0xF7FEFA22  BL	_Is_TFT_Rotated_180+0
0x2330	0xB160    CBZ	R0, L_TFT_Set_Address_SSD1963I180
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2797 :: 		s_col = y1;
0x2332	0xF8AD2004  STRH	R2, [SP, #4]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2798 :: 		e_col = y2;
0x2336	0xF8AD6006  STRH	R6, [SP, #6]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2799 :: 		s_page = (_height - 1) - x2;
0x233A	0x1E7D    SUBS	R5, R7, #1
0x233C	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x233E	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x2340	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2800 :: 		e_page = (_height - 1) - x1;
0x2344	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x2346	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2801 :: 		} else {
0x234A	0xE00C    B	L_TFT_Set_Address_SSD1963I181
L_TFT_Set_Address_SSD1963I180:
;__Lib_TFT_Defs.c, 2802 :: 		s_col = (_width - 1) - y2;
; _width start address is: 32 (R8)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x234C	0xF1A80501  SUB	R5, R8, #1
0x2350	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x2352	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x2354	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2803 :: 		e_col = (_width - 1) - y1;
0x2358	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x235A	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2804 :: 		s_page = x1;
0x235E	0xF8AD1008  STRH	R1, [SP, #8]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2805 :: 		e_page = x2;
0x2362	0xF8AD300A  STRH	R3, [SP, #10]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2806 :: 		}
L_TFT_Set_Address_SSD1963I181:
;__Lib_TFT_Defs.c, 2807 :: 		} else {
0x2366	0xE01C    B	L_TFT_Set_Address_SSD1963I182
L_TFT_Set_Address_SSD1963I179:
;__Lib_TFT_Defs.c, 2808 :: 		if (Is_TFT_Rotated_180()) {
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x2368	0xF7FEFA04  BL	_Is_TFT_Rotated_180+0
0x236C	0xB140    CBZ	R0, L_TFT_Set_Address_SSD1963I183
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2809 :: 		s_col = x1;
0x236E	0xF8AD1004  STRH	R1, [SP, #4]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2810 :: 		e_col = x2;
0x2372	0xF8AD3006  STRH	R3, [SP, #6]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2811 :: 		s_page = y1;
0x2376	0xF8AD2008  STRH	R2, [SP, #8]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2812 :: 		e_page = y2;
0x237A	0xF8AD600A  STRH	R6, [SP, #10]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2813 :: 		} else {
0x237E	0xE010    B	L_TFT_Set_Address_SSD1963I184
L_TFT_Set_Address_SSD1963I183:
;__Lib_TFT_Defs.c, 2814 :: 		s_col = (_width - 1) - x2;
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x2380	0xF1A80501  SUB	R5, R8, #1
0x2384	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x2386	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x2388	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2815 :: 		e_col = (_width - 1) - x1;
0x238C	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x238E	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2816 :: 		s_page = (_height - 1) - y2;
0x2392	0x1E7D    SUBS	R5, R7, #1
0x2394	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x2396	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x2398	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2817 :: 		e_page = (_height - 1) - y1;
0x239C	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x239E	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2818 :: 		}
L_TFT_Set_Address_SSD1963I184:
;__Lib_TFT_Defs.c, 2819 :: 		}
L_TFT_Set_Address_SSD1963I182:
;__Lib_TFT_Defs.c, 2820 :: 		TFT_Set_Index_Ptr(0x2a);             // SET column address
0x23A2	0x202A    MOVS	R0, #42
0x23A4	0x4C22    LDR	R4, [PC, #136]
0x23A6	0x6824    LDR	R4, [R4, #0]
0x23A8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2821 :: 		TFT_Write_Command_Ptr((char)(s_col >> 8));
0x23AA	0xF8BD4004  LDRH	R4, [SP, #4]
0x23AE	0x0A24    LSRS	R4, R4, #8
0x23B0	0xB2E0    UXTB	R0, R4
0x23B2	0x4C20    LDR	R4, [PC, #128]
0x23B4	0x6824    LDR	R4, [R4, #0]
0x23B6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2822 :: 		TFT_Write_Command_Ptr(s_col);
0x23B8	0xF8BD0004  LDRH	R0, [SP, #4]
0x23BC	0x4C1D    LDR	R4, [PC, #116]
0x23BE	0x6824    LDR	R4, [R4, #0]
0x23C0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2823 :: 		TFT_Write_Command_Ptr((char)(e_col >> 8));
0x23C2	0xF8BD4006  LDRH	R4, [SP, #6]
0x23C6	0x0A24    LSRS	R4, R4, #8
0x23C8	0xB2E0    UXTB	R0, R4
0x23CA	0x4C1A    LDR	R4, [PC, #104]
0x23CC	0x6824    LDR	R4, [R4, #0]
0x23CE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2824 :: 		TFT_Write_Command_Ptr(e_col);
0x23D0	0xF8BD0006  LDRH	R0, [SP, #6]
0x23D4	0x4C17    LDR	R4, [PC, #92]
0x23D6	0x6824    LDR	R4, [R4, #0]
0x23D8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2826 :: 		TFT_Set_Index_Ptr(0x2b);             // SET page address
0x23DA	0x202B    MOVS	R0, #43
0x23DC	0x4C14    LDR	R4, [PC, #80]
0x23DE	0x6824    LDR	R4, [R4, #0]
0x23E0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2827 :: 		TFT_Write_Command_Ptr((char)(s_page >> 8));
0x23E2	0xF8BD4008  LDRH	R4, [SP, #8]
0x23E6	0x0A24    LSRS	R4, R4, #8
0x23E8	0xB2E0    UXTB	R0, R4
0x23EA	0x4C12    LDR	R4, [PC, #72]
0x23EC	0x6824    LDR	R4, [R4, #0]
0x23EE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2828 :: 		TFT_Write_Command_Ptr(s_page);
0x23F0	0xF8BD0008  LDRH	R0, [SP, #8]
0x23F4	0x4C0F    LDR	R4, [PC, #60]
0x23F6	0x6824    LDR	R4, [R4, #0]
0x23F8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2829 :: 		TFT_Write_Command_Ptr((char)(e_page >> 8));
0x23FA	0xF8BD400A  LDRH	R4, [SP, #10]
0x23FE	0x0A24    LSRS	R4, R4, #8
0x2400	0xB2E0    UXTB	R0, R4
0x2402	0x4C0C    LDR	R4, [PC, #48]
0x2404	0x6824    LDR	R4, [R4, #0]
0x2406	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2830 :: 		TFT_Write_Command_Ptr(e_page);
0x2408	0xF8BD000A  LDRH	R0, [SP, #10]
0x240C	0x4C09    LDR	R4, [PC, #36]
0x240E	0x6824    LDR	R4, [R4, #0]
0x2410	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2831 :: 		TFT_Set_Index_Ptr(0x2C);
0x2412	0x202C    MOVS	R0, #44
0x2414	0x4C06    LDR	R4, [PC, #24]
0x2416	0x6824    LDR	R4, [R4, #0]
0x2418	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2832 :: 		}
L_end_TFT_Set_Address_SSD1963I:
0x241A	0xF8DDE000  LDR	LR, [SP, #0]
0x241E	0xB003    ADD	SP, SP, #12
0x2420	0x4770    BX	LR
0x2422	0xBF00    NOP
0x2424	0x00622000  	_TFT_DISP_WIDTH+0
0x2428	0x00642000  	_TFT_DISP_HEIGHT+0
0x242C	0x000F2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x2430	0x00842000  	_TFT_Set_Index_Ptr+0
0x2434	0x00882000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SSD1963I
_TFT_Set_Address:
;__Lib_TFT_Defs.c, 307 :: 		void TFT_Set_Address(unsigned int x, unsigned int y) {
0x2E00	0xB083    SUB	SP, SP, #12
0x2E02	0xF8CDE000  STR	LR, [SP, #0]
0x2E06	0xF8AD0004  STRH	R0, [SP, #4]
0x2E0A	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 308 :: 		TFT_Set_Index_Ptr(0x02);
0x2E0E	0x2002    MOVS	R0, #2
0x2E10	0x4C17    LDR	R4, [PC, #92]
0x2E12	0x6824    LDR	R4, [R4, #0]
0x2E14	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 309 :: 		TFT_Write_Command_Ptr(x>>8);
0x2E16	0xF8BD2004  LDRH	R2, [SP, #4]
0x2E1A	0x0A14    LSRS	R4, R2, #8
0x2E1C	0xB2E0    UXTB	R0, R4
0x2E1E	0x4C15    LDR	R4, [PC, #84]
0x2E20	0x6824    LDR	R4, [R4, #0]
0x2E22	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 310 :: 		TFT_Set_Index_Ptr(0x03);
0x2E24	0x2003    MOVS	R0, #3
0x2E26	0x4C12    LDR	R4, [PC, #72]
0x2E28	0x6824    LDR	R4, [R4, #0]
0x2E2A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 311 :: 		TFT_Write_Command_Ptr(x);
0x2E2C	0xF8BD0004  LDRH	R0, [SP, #4]
0x2E30	0x4C10    LDR	R4, [PC, #64]
0x2E32	0x6824    LDR	R4, [R4, #0]
0x2E34	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 312 :: 		TFT_Set_Index_Ptr(0x06);
0x2E36	0x2006    MOVS	R0, #6
0x2E38	0x4C0D    LDR	R4, [PC, #52]
0x2E3A	0x6824    LDR	R4, [R4, #0]
0x2E3C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 313 :: 		TFT_Write_Command_Ptr(y>>8);
0x2E3E	0xF8BD2008  LDRH	R2, [SP, #8]
0x2E42	0x0A14    LSRS	R4, R2, #8
0x2E44	0xB2E0    UXTB	R0, R4
0x2E46	0x4C0B    LDR	R4, [PC, #44]
0x2E48	0x6824    LDR	R4, [R4, #0]
0x2E4A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 314 :: 		TFT_Set_Index_Ptr(0x07);
0x2E4C	0x2007    MOVS	R0, #7
0x2E4E	0x4C08    LDR	R4, [PC, #32]
0x2E50	0x6824    LDR	R4, [R4, #0]
0x2E52	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 315 :: 		TFT_Write_Command_Ptr(y);
0x2E54	0xF8BD0008  LDRH	R0, [SP, #8]
0x2E58	0x4C06    LDR	R4, [PC, #24]
0x2E5A	0x6824    LDR	R4, [R4, #0]
0x2E5C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 316 :: 		TFT_Set_Index_Ptr(0x22);
0x2E5E	0x2022    MOVS	R0, #34
0x2E60	0x4C03    LDR	R4, [PC, #12]
0x2E62	0x6824    LDR	R4, [R4, #0]
0x2E64	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 317 :: 		}
L_end_TFT_Set_Address:
0x2E66	0xF8DDE000  LDR	LR, [SP, #0]
0x2E6A	0xB003    ADD	SP, SP, #12
0x2E6C	0x4770    BX	LR
0x2E6E	0xBF00    NOP
0x2E70	0x00842000  	_TFT_Set_Index_Ptr+0
0x2E74	0x00882000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address
_TFT_Set_Address_SST7715R:
;__Lib_TFT_Defs.c, 416 :: 		void TFT_Set_Address_SST7715R(unsigned int x, unsigned int y) {
0x2D98	0xB083    SUB	SP, SP, #12
0x2D9A	0xF8CDE000  STR	LR, [SP, #0]
0x2D9E	0xF8AD0004  STRH	R0, [SP, #4]
0x2DA2	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 417 :: 		TFT_Set_Index_Ptr(0x2A);
0x2DA6	0x202A    MOVS	R0, #42
0x2DA8	0x4C13    LDR	R4, [PC, #76]
0x2DAA	0x6824    LDR	R4, [R4, #0]
0x2DAC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 418 :: 		TFT_Write_Command_Ptr(x>>8);
0x2DAE	0xF8BD2004  LDRH	R2, [SP, #4]
0x2DB2	0x0A14    LSRS	R4, R2, #8
0x2DB4	0xB2E0    UXTB	R0, R4
0x2DB6	0x4C11    LDR	R4, [PC, #68]
0x2DB8	0x6824    LDR	R4, [R4, #0]
0x2DBA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 419 :: 		TFT_Write_Command_Ptr(x);
0x2DBC	0xF8BD0004  LDRH	R0, [SP, #4]
0x2DC0	0x4C0E    LDR	R4, [PC, #56]
0x2DC2	0x6824    LDR	R4, [R4, #0]
0x2DC4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 420 :: 		TFT_Set_Index_Ptr(0x2B);
0x2DC6	0x202B    MOVS	R0, #43
0x2DC8	0x4C0B    LDR	R4, [PC, #44]
0x2DCA	0x6824    LDR	R4, [R4, #0]
0x2DCC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 421 :: 		TFT_Write_Command_Ptr(y>>8);
0x2DCE	0xF8BD2008  LDRH	R2, [SP, #8]
0x2DD2	0x0A14    LSRS	R4, R2, #8
0x2DD4	0xB2E0    UXTB	R0, R4
0x2DD6	0x4C09    LDR	R4, [PC, #36]
0x2DD8	0x6824    LDR	R4, [R4, #0]
0x2DDA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 422 :: 		TFT_Write_Command_Ptr(y);
0x2DDC	0xF8BD0008  LDRH	R0, [SP, #8]
0x2DE0	0x4C06    LDR	R4, [PC, #24]
0x2DE2	0x6824    LDR	R4, [R4, #0]
0x2DE4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 423 :: 		TFT_Set_Index_Ptr(0x2C);
0x2DE6	0x202C    MOVS	R0, #44
0x2DE8	0x4C03    LDR	R4, [PC, #12]
0x2DEA	0x6824    LDR	R4, [R4, #0]
0x2DEC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 424 :: 		}
L_end_TFT_Set_Address_SST7715R:
0x2DEE	0xF8DDE000  LDR	LR, [SP, #0]
0x2DF2	0xB003    ADD	SP, SP, #12
0x2DF4	0x4770    BX	LR
0x2DF6	0xBF00    NOP
0x2DF8	0x00842000  	_TFT_Set_Index_Ptr+0
0x2DFC	0x00882000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SST7715R
_TFT_Set_Address_HX8352A:
;__Lib_TFT_Defs.c, 641 :: 		void TFT_Set_Address_HX8352A(unsigned int x, unsigned int y) {
0x2B24	0xB083    SUB	SP, SP, #12
0x2B26	0xF8CDE000  STR	LR, [SP, #0]
0x2B2A	0xF8AD0004  STRH	R0, [SP, #4]
0x2B2E	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 642 :: 		if (TFT_Disp_Rotation == 90) {
0x2B32	0x4A2E    LDR	R2, [PC, #184]
0x2B34	0x7812    LDRB	R2, [R2, #0]
0x2B36	0x2A5A    CMP	R2, #90
0x2B38	0xD128    BNE	L_TFT_Set_Address_HX8352A26
;__Lib_TFT_Defs.c, 643 :: 		TFT_Set_Index_Ptr(0x02);
0x2B3A	0x2002    MOVS	R0, #2
0x2B3C	0x4C2C    LDR	R4, [PC, #176]
0x2B3E	0x6824    LDR	R4, [R4, #0]
0x2B40	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 644 :: 		TFT_Write_Command_Ptr(x>>8);
0x2B42	0xF8BD2004  LDRH	R2, [SP, #4]
0x2B46	0x0A14    LSRS	R4, R2, #8
0x2B48	0xB2E0    UXTB	R0, R4
0x2B4A	0x4C2A    LDR	R4, [PC, #168]
0x2B4C	0x6824    LDR	R4, [R4, #0]
0x2B4E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 645 :: 		TFT_Set_Index_Ptr(0x03);
0x2B50	0x2003    MOVS	R0, #3
0x2B52	0x4C27    LDR	R4, [PC, #156]
0x2B54	0x6824    LDR	R4, [R4, #0]
0x2B56	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 646 :: 		TFT_Write_Command_Ptr(x);
0x2B58	0xF8BD0004  LDRH	R0, [SP, #4]
0x2B5C	0x4C25    LDR	R4, [PC, #148]
0x2B5E	0x6824    LDR	R4, [R4, #0]
0x2B60	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 647 :: 		TFT_Set_Index_Ptr(0x06);
0x2B62	0x2006    MOVS	R0, #6
0x2B64	0x4C22    LDR	R4, [PC, #136]
0x2B66	0x6824    LDR	R4, [R4, #0]
0x2B68	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 648 :: 		TFT_Write_Command_Ptr(y>>8);
0x2B6A	0xF8BD2008  LDRH	R2, [SP, #8]
0x2B6E	0x0A14    LSRS	R4, R2, #8
0x2B70	0xB2E0    UXTB	R0, R4
0x2B72	0x4C20    LDR	R4, [PC, #128]
0x2B74	0x6824    LDR	R4, [R4, #0]
0x2B76	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 649 :: 		TFT_Set_Index_Ptr(0x07);
0x2B78	0x2007    MOVS	R0, #7
0x2B7A	0x4C1D    LDR	R4, [PC, #116]
0x2B7C	0x6824    LDR	R4, [R4, #0]
0x2B7E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 650 :: 		TFT_Write_Command_Ptr(y);
0x2B80	0xF8BD0008  LDRH	R0, [SP, #8]
0x2B84	0x4C1B    LDR	R4, [PC, #108]
0x2B86	0x6824    LDR	R4, [R4, #0]
0x2B88	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 651 :: 		}
0x2B8A	0xE027    B	L_TFT_Set_Address_HX8352A27
L_TFT_Set_Address_HX8352A26:
;__Lib_TFT_Defs.c, 653 :: 		TFT_Set_Index_Ptr(0x02);
0x2B8C	0x2002    MOVS	R0, #2
0x2B8E	0x4C18    LDR	R4, [PC, #96]
0x2B90	0x6824    LDR	R4, [R4, #0]
0x2B92	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 654 :: 		TFT_Write_Command_Ptr(y>>8);
0x2B94	0xF8BD2008  LDRH	R2, [SP, #8]
0x2B98	0x0A14    LSRS	R4, R2, #8
0x2B9A	0xB2E0    UXTB	R0, R4
0x2B9C	0x4C15    LDR	R4, [PC, #84]
0x2B9E	0x6824    LDR	R4, [R4, #0]
0x2BA0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 655 :: 		TFT_Set_Index_Ptr(0x03);
0x2BA2	0x2003    MOVS	R0, #3
0x2BA4	0x4C12    LDR	R4, [PC, #72]
0x2BA6	0x6824    LDR	R4, [R4, #0]
0x2BA8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 656 :: 		TFT_Write_Command_Ptr(y);
0x2BAA	0xF8BD0008  LDRH	R0, [SP, #8]
0x2BAE	0x4C11    LDR	R4, [PC, #68]
0x2BB0	0x6824    LDR	R4, [R4, #0]
0x2BB2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 657 :: 		TFT_Set_Index_Ptr(0x06);
0x2BB4	0x2006    MOVS	R0, #6
0x2BB6	0x4C0E    LDR	R4, [PC, #56]
0x2BB8	0x6824    LDR	R4, [R4, #0]
0x2BBA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 658 :: 		TFT_Write_Command_Ptr(x>>8);
0x2BBC	0xF8BD2004  LDRH	R2, [SP, #4]
0x2BC0	0x0A14    LSRS	R4, R2, #8
0x2BC2	0xB2E0    UXTB	R0, R4
0x2BC4	0x4C0B    LDR	R4, [PC, #44]
0x2BC6	0x6824    LDR	R4, [R4, #0]
0x2BC8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 659 :: 		TFT_Set_Index_Ptr(0x07);
0x2BCA	0x2007    MOVS	R0, #7
0x2BCC	0x4C08    LDR	R4, [PC, #32]
0x2BCE	0x6824    LDR	R4, [R4, #0]
0x2BD0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 660 :: 		TFT_Write_Command_Ptr(x);
0x2BD2	0xF8BD0004  LDRH	R0, [SP, #4]
0x2BD6	0x4C07    LDR	R4, [PC, #28]
0x2BD8	0x6824    LDR	R4, [R4, #0]
0x2BDA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 661 :: 		}
L_TFT_Set_Address_HX8352A27:
;__Lib_TFT_Defs.c, 662 :: 		TFT_Set_Index_Ptr(0x22);
0x2BDC	0x2022    MOVS	R0, #34
0x2BDE	0x4C04    LDR	R4, [PC, #16]
0x2BE0	0x6824    LDR	R4, [R4, #0]
0x2BE2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 663 :: 		}
L_end_TFT_Set_Address_HX8352A:
0x2BE4	0xF8DDE000  LDR	LR, [SP, #0]
0x2BE8	0xB003    ADD	SP, SP, #12
0x2BEA	0x4770    BX	LR
0x2BEC	0x000F2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x2BF0	0x00842000  	_TFT_Set_Index_Ptr+0
0x2BF4	0x00882000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_HX8352A
_TFT_Set_Address_R61526:
;__Lib_TFT_Defs.c, 907 :: 		void TFT_Set_Address_R61526(unsigned int x, unsigned int y) {
0x2CC8	0xB083    SUB	SP, SP, #12
0x2CCA	0xF8CDE000  STR	LR, [SP, #0]
0x2CCE	0xF8AD0004  STRH	R0, [SP, #4]
0x2CD2	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 908 :: 		TFT_Set_Index_Ptr(0x2A);
0x2CD6	0x202A    MOVS	R0, #42
0x2CD8	0x4C13    LDR	R4, [PC, #76]
0x2CDA	0x6824    LDR	R4, [R4, #0]
0x2CDC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 909 :: 		TFT_Write_Command_Ptr(x>>8);
0x2CDE	0xF8BD2004  LDRH	R2, [SP, #4]
0x2CE2	0x0A14    LSRS	R4, R2, #8
0x2CE4	0xB2E0    UXTB	R0, R4
0x2CE6	0x4C11    LDR	R4, [PC, #68]
0x2CE8	0x6824    LDR	R4, [R4, #0]
0x2CEA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 910 :: 		TFT_Write_Command_Ptr(x);
0x2CEC	0xF8BD0004  LDRH	R0, [SP, #4]
0x2CF0	0x4C0E    LDR	R4, [PC, #56]
0x2CF2	0x6824    LDR	R4, [R4, #0]
0x2CF4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 911 :: 		TFT_Set_Index_Ptr(0x2B);
0x2CF6	0x202B    MOVS	R0, #43
0x2CF8	0x4C0B    LDR	R4, [PC, #44]
0x2CFA	0x6824    LDR	R4, [R4, #0]
0x2CFC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 912 :: 		TFT_Write_Command_Ptr(y>>8);
0x2CFE	0xF8BD2008  LDRH	R2, [SP, #8]
0x2D02	0x0A14    LSRS	R4, R2, #8
0x2D04	0xB2E0    UXTB	R0, R4
0x2D06	0x4C09    LDR	R4, [PC, #36]
0x2D08	0x6824    LDR	R4, [R4, #0]
0x2D0A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 913 :: 		TFT_Write_Command_Ptr(y);
0x2D0C	0xF8BD0008  LDRH	R0, [SP, #8]
0x2D10	0x4C06    LDR	R4, [PC, #24]
0x2D12	0x6824    LDR	R4, [R4, #0]
0x2D14	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 914 :: 		TFT_Set_Index_Ptr(0x2C);
0x2D16	0x202C    MOVS	R0, #44
0x2D18	0x4C03    LDR	R4, [PC, #12]
0x2D1A	0x6824    LDR	R4, [R4, #0]
0x2D1C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 915 :: 		}
L_end_TFT_Set_Address_R61526:
0x2D1E	0xF8DDE000  LDR	LR, [SP, #0]
0x2D22	0xB003    ADD	SP, SP, #12
0x2D24	0x4770    BX	LR
0x2D26	0xBF00    NOP
0x2D28	0x00842000  	_TFT_Set_Index_Ptr+0
0x2D2C	0x00882000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_R61526
_TFT_Set_Address_ILI9481:
;__Lib_TFT_Defs.c, 1407 :: 		void TFT_Set_Address_ILI9481(unsigned int x, unsigned int y) {
0x2D30	0xB083    SUB	SP, SP, #12
0x2D32	0xF8CDE000  STR	LR, [SP, #0]
0x2D36	0xF8AD0004  STRH	R0, [SP, #4]
0x2D3A	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1408 :: 		TFT_Set_Index_Ptr(0x2A);
0x2D3E	0x202A    MOVS	R0, #42
0x2D40	0x4C13    LDR	R4, [PC, #76]
0x2D42	0x6824    LDR	R4, [R4, #0]
0x2D44	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1409 :: 		TFT_Write_Command_Ptr(x>>8);
0x2D46	0xF8BD2004  LDRH	R2, [SP, #4]
0x2D4A	0x0A14    LSRS	R4, R2, #8
0x2D4C	0xB2E0    UXTB	R0, R4
0x2D4E	0x4C11    LDR	R4, [PC, #68]
0x2D50	0x6824    LDR	R4, [R4, #0]
0x2D52	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1410 :: 		TFT_Write_Command_Ptr(x);
0x2D54	0xF8BD0004  LDRH	R0, [SP, #4]
0x2D58	0x4C0E    LDR	R4, [PC, #56]
0x2D5A	0x6824    LDR	R4, [R4, #0]
0x2D5C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1411 :: 		TFT_Set_Index_Ptr(0x2B);
0x2D5E	0x202B    MOVS	R0, #43
0x2D60	0x4C0B    LDR	R4, [PC, #44]
0x2D62	0x6824    LDR	R4, [R4, #0]
0x2D64	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1412 :: 		TFT_Write_Command_Ptr(y>>8);
0x2D66	0xF8BD2008  LDRH	R2, [SP, #8]
0x2D6A	0x0A14    LSRS	R4, R2, #8
0x2D6C	0xB2E0    UXTB	R0, R4
0x2D6E	0x4C09    LDR	R4, [PC, #36]
0x2D70	0x6824    LDR	R4, [R4, #0]
0x2D72	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1413 :: 		TFT_Write_Command_Ptr(y);
0x2D74	0xF8BD0008  LDRH	R0, [SP, #8]
0x2D78	0x4C06    LDR	R4, [PC, #24]
0x2D7A	0x6824    LDR	R4, [R4, #0]
0x2D7C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1414 :: 		TFT_Set_Index_Ptr(0x2C);
0x2D7E	0x202C    MOVS	R0, #44
0x2D80	0x4C03    LDR	R4, [PC, #12]
0x2D82	0x6824    LDR	R4, [R4, #0]
0x2D84	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1415 :: 		}
L_end_TFT_Set_Address_ILI9481:
0x2D86	0xF8DDE000  LDR	LR, [SP, #0]
0x2D8A	0xB003    ADD	SP, SP, #12
0x2D8C	0x4770    BX	LR
0x2D8E	0xBF00    NOP
0x2D90	0x00842000  	_TFT_Set_Index_Ptr+0
0x2D94	0x00882000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9481
_TFT_Set_Address_ILI9342:
;__Lib_TFT_Defs.c, 1664 :: 		void TFT_Set_Address_ILI9342(unsigned int x, unsigned int y) {
0x2C60	0xB083    SUB	SP, SP, #12
0x2C62	0xF8CDE000  STR	LR, [SP, #0]
0x2C66	0xF8AD0004  STRH	R0, [SP, #4]
0x2C6A	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1665 :: 		TFT_Set_Index_Ptr(0x2A);
0x2C6E	0x202A    MOVS	R0, #42
0x2C70	0x4C13    LDR	R4, [PC, #76]
0x2C72	0x6824    LDR	R4, [R4, #0]
0x2C74	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1666 :: 		TFT_Write_Command_Ptr(x>>8);
0x2C76	0xF8BD2004  LDRH	R2, [SP, #4]
0x2C7A	0x0A14    LSRS	R4, R2, #8
0x2C7C	0xB2E0    UXTB	R0, R4
0x2C7E	0x4C11    LDR	R4, [PC, #68]
0x2C80	0x6824    LDR	R4, [R4, #0]
0x2C82	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1667 :: 		TFT_Write_Command_Ptr(x);
0x2C84	0xF8BD0004  LDRH	R0, [SP, #4]
0x2C88	0x4C0E    LDR	R4, [PC, #56]
0x2C8A	0x6824    LDR	R4, [R4, #0]
0x2C8C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1668 :: 		TFT_Set_Index_Ptr(0x2B);
0x2C8E	0x202B    MOVS	R0, #43
0x2C90	0x4C0B    LDR	R4, [PC, #44]
0x2C92	0x6824    LDR	R4, [R4, #0]
0x2C94	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1669 :: 		TFT_Write_Command_Ptr(y>>8);
0x2C96	0xF8BD2008  LDRH	R2, [SP, #8]
0x2C9A	0x0A14    LSRS	R4, R2, #8
0x2C9C	0xB2E0    UXTB	R0, R4
0x2C9E	0x4C09    LDR	R4, [PC, #36]
0x2CA0	0x6824    LDR	R4, [R4, #0]
0x2CA2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1670 :: 		TFT_Write_Command_Ptr(y);
0x2CA4	0xF8BD0008  LDRH	R0, [SP, #8]
0x2CA8	0x4C06    LDR	R4, [PC, #24]
0x2CAA	0x6824    LDR	R4, [R4, #0]
0x2CAC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1671 :: 		TFT_Set_Index_Ptr(0x2C);
0x2CAE	0x202C    MOVS	R0, #44
0x2CB0	0x4C03    LDR	R4, [PC, #12]
0x2CB2	0x6824    LDR	R4, [R4, #0]
0x2CB4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1672 :: 		}
L_end_TFT_Set_Address_ILI9342:
0x2CB6	0xF8DDE000  LDR	LR, [SP, #0]
0x2CBA	0xB003    ADD	SP, SP, #12
0x2CBC	0x4770    BX	LR
0x2CBE	0xBF00    NOP
0x2CC0	0x00842000  	_TFT_Set_Index_Ptr+0
0x2CC4	0x00882000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9342
_TFT_Set_Address_ILI9340:
;__Lib_TFT_Defs.c, 2462 :: 		void TFT_Set_Address_ILI9340(unsigned int x, unsigned int y) {
0x2BF8	0xB083    SUB	SP, SP, #12
0x2BFA	0xF8CDE000  STR	LR, [SP, #0]
0x2BFE	0xF8AD0004  STRH	R0, [SP, #4]
0x2C02	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 2463 :: 		TFT_Set_Index_Ptr(0x2A);
0x2C06	0x202A    MOVS	R0, #42
0x2C08	0x4C13    LDR	R4, [PC, #76]
0x2C0A	0x6824    LDR	R4, [R4, #0]
0x2C0C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2464 :: 		TFT_Write_Command_Ptr(x>>8);
0x2C0E	0xF8BD2004  LDRH	R2, [SP, #4]
0x2C12	0x0A14    LSRS	R4, R2, #8
0x2C14	0xB2E0    UXTB	R0, R4
0x2C16	0x4C11    LDR	R4, [PC, #68]
0x2C18	0x6824    LDR	R4, [R4, #0]
0x2C1A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2465 :: 		TFT_Write_Command_Ptr(x);
0x2C1C	0xF8BD0004  LDRH	R0, [SP, #4]
0x2C20	0x4C0E    LDR	R4, [PC, #56]
0x2C22	0x6824    LDR	R4, [R4, #0]
0x2C24	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2466 :: 		TFT_Set_Index_Ptr(0x2B);
0x2C26	0x202B    MOVS	R0, #43
0x2C28	0x4C0B    LDR	R4, [PC, #44]
0x2C2A	0x6824    LDR	R4, [R4, #0]
0x2C2C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2467 :: 		TFT_Write_Command_Ptr(y>>8);
0x2C2E	0xF8BD2008  LDRH	R2, [SP, #8]
0x2C32	0x0A14    LSRS	R4, R2, #8
0x2C34	0xB2E0    UXTB	R0, R4
0x2C36	0x4C09    LDR	R4, [PC, #36]
0x2C38	0x6824    LDR	R4, [R4, #0]
0x2C3A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2468 :: 		TFT_Write_Command_Ptr(y);
0x2C3C	0xF8BD0008  LDRH	R0, [SP, #8]
0x2C40	0x4C06    LDR	R4, [PC, #24]
0x2C42	0x6824    LDR	R4, [R4, #0]
0x2C44	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2469 :: 		TFT_Set_Index_Ptr(0x2C);
0x2C46	0x202C    MOVS	R0, #44
0x2C48	0x4C03    LDR	R4, [PC, #12]
0x2C4A	0x6824    LDR	R4, [R4, #0]
0x2C4C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2470 :: 		}
L_end_TFT_Set_Address_ILI9340:
0x2C4E	0xF8DDE000  LDR	LR, [SP, #0]
0x2C52	0xB003    ADD	SP, SP, #12
0x2C54	0x4770    BX	LR
0x2C56	0xBF00    NOP
0x2C58	0x00842000  	_TFT_Set_Index_Ptr+0
0x2C5C	0x00882000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9340
_SPI1_Write:
;__Lib_SPI_123.c, 78 :: 		
; data_out start address is: 0 (R0)
0x2E78	0xB081    SUB	SP, SP, #4
0x2E7A	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 79 :: 		
0x2E7E	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x2E80	0x4803    LDR	R0, [PC, #12]
0x2E82	0xF7FDFBFB  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 80 :: 		
L_end_SPI1_Write:
0x2E86	0xF8DDE000  LDR	LR, [SP, #0]
0x2E8A	0xB001    ADD	SP, SP, #4
0x2E8C	0x4770    BX	LR
0x2E8E	0xBF00    NOP
0x2E90	0x30004001  	SPI1_CR1+0
; end of _SPI1_Write
__Lib_SPI_123_SPIx_Read:
;__Lib_SPI_123.c, 67 :: 		
; data_out start address is: 4 (R1)
; base start address is: 0 (R0)
0x067C	0xB081    SUB	SP, SP, #4
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; data_out start address is: 4 (R1)
;__Lib_SPI_123.c, 68 :: 		
0x067E	0xF200020C  ADDW	R2, R0, #12
0x0682	0x6011    STR	R1, [R2, #0]
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 69 :: 		
L___Lib_SPI_123_SPIx_Read0:
; base start address is: 0 (R0)
0x0684	0xF2000208  ADDW	R2, R0, #8
0x0688	0x6813    LDR	R3, [R2, #0]
0x068A	0xF3C30200  UBFX	R2, R3, #0, #1
0x068E	0xB902    CBNZ	R2, L___Lib_SPI_123_SPIx_Read1
;__Lib_SPI_123.c, 70 :: 		
0x0690	0xE7F8    B	L___Lib_SPI_123_SPIx_Read0
L___Lib_SPI_123_SPIx_Read1:
;__Lib_SPI_123.c, 71 :: 		
0x0692	0xF200020C  ADDW	R2, R0, #12
; base end address is: 0 (R0)
0x0696	0x6812    LDR	R2, [R2, #0]
0x0698	0xB290    UXTH	R0, R2
;__Lib_SPI_123.c, 72 :: 		
L_end_SPIx_Read:
0x069A	0xB001    ADD	SP, SP, #4
0x069C	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Read
_SPI2_Write:
;__Lib_SPI_123.c, 103 :: 		
; data_out start address is: 0 (R0)
0x2E94	0xB081    SUB	SP, SP, #4
0x2E96	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 104 :: 		
0x2E9A	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x2E9C	0x4803    LDR	R0, [PC, #12]
0x2E9E	0xF7FDFBED  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 105 :: 		
L_end_SPI2_Write:
0x2EA2	0xF8DDE000  LDR	LR, [SP, #0]
0x2EA6	0xB001    ADD	SP, SP, #4
0x2EA8	0x4770    BX	LR
0x2EAA	0xBF00    NOP
0x2EAC	0x38004000  	SPI2_CR1+0
; end of _SPI2_Write
_SPI3_Write:
;__Lib_SPI_123.c, 129 :: 		
; data_out start address is: 0 (R0)
0x2EB0	0xB081    SUB	SP, SP, #4
0x2EB2	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 130 :: 		
0x2EB6	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x2EB8	0x4803    LDR	R0, [PC, #12]
0x2EBA	0xF7FDFBDF  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 131 :: 		
L_end_SPI3_Write:
0x2EBE	0xF8DDE000  LDR	LR, [SP, #0]
0x2EC2	0xB001    ADD	SP, SP, #4
0x2EC4	0x4770    BX	LR
0x2EC6	0xBF00    NOP
0x2EC8	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Write
_TFT_Write_Data:
;__Lib_TFT_Defs.c, 325 :: 		void TFT_Write_Data(unsigned int _data) {
0x1390	0xB082    SUB	SP, SP, #8
0x1392	0xF8CDE000  STR	LR, [SP, #0]
0x1396	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_TFT_Defs.c, 326 :: 		TFT_RS = 1;
0x139A	0x2201    MOVS	R2, #1
0x139C	0xB252    SXTB	R2, R2
0x139E	0x4911    LDR	R1, [PC, #68]
0x13A0	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 327 :: 		Write_to_Port(Hi(_data));
0x13A2	0xA901    ADD	R1, SP, #4
0x13A4	0x1C49    ADDS	R1, R1, #1
0x13A6	0x7809    LDRB	R1, [R1, #0]
0x13A8	0xB2C8    UXTB	R0, R1
0x13AA	0xF7FFF81F  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 328 :: 		TFT_Write_Strobe();
0x13AE	0x2200    MOVS	R2, #0
0x13B0	0xB252    SXTB	R2, R2
0x13B2	0x490D    LDR	R1, [PC, #52]
0x13B4	0x600A    STR	R2, [R1, #0]
0x13B6	0xBF00    NOP
0x13B8	0x2201    MOVS	R2, #1
0x13BA	0xB252    SXTB	R2, R2
0x13BC	0x490A    LDR	R1, [PC, #40]
0x13BE	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 329 :: 		Write_to_Port(Lo(_data));
0x13C0	0xA901    ADD	R1, SP, #4
0x13C2	0x7809    LDRB	R1, [R1, #0]
0x13C4	0xB2C8    UXTB	R0, R1
0x13C6	0xF7FFF811  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 330 :: 		TFT_Write_Strobe();
0x13CA	0x2200    MOVS	R2, #0
0x13CC	0xB252    SXTB	R2, R2
0x13CE	0x4906    LDR	R1, [PC, #24]
0x13D0	0x600A    STR	R2, [R1, #0]
0x13D2	0xBF00    NOP
0x13D4	0x2201    MOVS	R2, #1
0x13D6	0xB252    SXTB	R2, R2
0x13D8	0x4903    LDR	R1, [PC, #12]
0x13DA	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 331 :: 		}
L_end_TFT_Write_Data:
0x13DC	0xF8DDE000  LDR	LR, [SP, #0]
0x13E0	0xB002    ADD	SP, SP, #8
0x13E2	0x4770    BX	LR
0x13E4	0x01B04223  	TFT_RS+0
0x13E8	0x01AC4223  	TFT_WR+0
; end of _TFT_Write_Data
_TFT_16bit_Write_Data:
;__Lib_TFT_Defs.c, 339 :: 		void TFT_16bit_Write_Data(unsigned int _data) {
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_TFT_Defs.c, 340 :: 		TFT_RS = 1;
0x1364	0x2201    MOVS	R2, #1
0x1366	0xB252    SXTB	R2, R2
0x1368	0x4906    LDR	R1, [PC, #24]
0x136A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 341 :: 		TFT_DataPort = _data;
0x136C	0x4906    LDR	R1, [PC, #24]
0x136E	0x8008    STRH	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_TFT_Defs.c, 342 :: 		TFT_Write_Strobe();
0x1370	0x2200    MOVS	R2, #0
0x1372	0xB252    SXTB	R2, R2
0x1374	0x4905    LDR	R1, [PC, #20]
0x1376	0x600A    STR	R2, [R1, #0]
0x1378	0xBF00    NOP
0x137A	0x2201    MOVS	R2, #1
0x137C	0xB252    SXTB	R2, R2
0x137E	0x4903    LDR	R1, [PC, #12]
0x1380	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 343 :: 		}
L_end_TFT_16bit_Write_Data:
0x1382	0x4770    BX	LR
0x1384	0x01B04223  	TFT_RS+0
0x1388	0x180C4001  	TFT_DataPort+0
0x138C	0x01AC4223  	TFT_WR+0
; end of _TFT_16bit_Write_Data
_TFT_SSD1963_8bit_Write_Data:
;__Lib_TFT_Defs.c, 3789 :: 		void TFT_SSD1963_8bit_Write_Data(unsigned int color) {
; color start address is: 0 (R0)
0x14F0	0xB081    SUB	SP, SP, #4
0x14F2	0xF8CDE000  STR	LR, [SP, #0]
0x14F6	0xB283    UXTH	R3, R0
; color end address is: 0 (R0)
; color start address is: 12 (R3)
;__Lib_TFT_Defs.c, 3791 :: 		temp = (color>>11);
0x14F8	0x0AD9    LSRS	R1, R3, #11
; temp start address is: 0 (R0)
0x14FA	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3792 :: 		temp = (temp<<3);
0x14FC	0x00C1    LSLS	R1, R0, #3
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x14FE	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3793 :: 		if ((temp>>7) == 1) {
0x1500	0x09E1    LSRS	R1, R4, #7
0x1502	0xB2C9    UXTB	R1, R1
0x1504	0x2901    CMP	R1, #1
0x1506	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data285
;__Lib_TFT_Defs.c, 3794 :: 		temp += 7;
0x1508	0x1DE1    ADDS	R1, R4, #7
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x150A	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3795 :: 		}
0x150C	0xE000    B	L_TFT_SSD1963_8bit_Write_Data255
L__TFT_SSD1963_8bit_Write_Data285:
;__Lib_TFT_Defs.c, 3793 :: 		if ((temp>>7) == 1) {
0x150E	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3795 :: 		}
L_TFT_SSD1963_8bit_Write_Data255:
;__Lib_TFT_Defs.c, 3796 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x1510	0xF7FEFF78  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3797 :: 		temp = (color>>5);
0x1514	0x0959    LSRS	R1, R3, #5
; temp start address is: 0 (R0)
0x1516	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3798 :: 		temp = (temp<<2);
0x1518	0x0081    LSLS	R1, R0, #2
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x151A	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3799 :: 		if ((temp>>7) == 1) {
0x151C	0x09E1    LSRS	R1, R4, #7
0x151E	0xB2C9    UXTB	R1, R1
0x1520	0x2901    CMP	R1, #1
0x1522	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data286
;__Lib_TFT_Defs.c, 3800 :: 		temp += 3;
0x1524	0x1CE1    ADDS	R1, R4, #3
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x1526	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3801 :: 		}
0x1528	0xE000    B	L_TFT_SSD1963_8bit_Write_Data256
L__TFT_SSD1963_8bit_Write_Data286:
;__Lib_TFT_Defs.c, 3799 :: 		if ((temp>>7) == 1) {
0x152A	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3801 :: 		}
L_TFT_SSD1963_8bit_Write_Data256:
;__Lib_TFT_Defs.c, 3802 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x152C	0xF7FEFF6A  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3803 :: 		temp = (color<<3);
0x1530	0x00D9    LSLS	R1, R3, #3
; color end address is: 12 (R3)
; temp start address is: 12 (R3)
0x1532	0xB2CB    UXTB	R3, R1
;__Lib_TFT_Defs.c, 3804 :: 		if ((temp>>7) == 1) {
0x1534	0x09D9    LSRS	R1, R3, #7
0x1536	0xB2C9    UXTB	R1, R1
0x1538	0x2901    CMP	R1, #1
0x153A	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data287
;__Lib_TFT_Defs.c, 3805 :: 		temp += 7;
0x153C	0x1DD9    ADDS	R1, R3, #7
; temp end address is: 12 (R3)
; temp start address is: 0 (R0)
0x153E	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3806 :: 		}
0x1540	0xE000    B	L_TFT_SSD1963_8bit_Write_Data257
L__TFT_SSD1963_8bit_Write_Data287:
;__Lib_TFT_Defs.c, 3804 :: 		if ((temp>>7) == 1) {
0x1542	0xB2D8    UXTB	R0, R3
;__Lib_TFT_Defs.c, 3806 :: 		}
L_TFT_SSD1963_8bit_Write_Data257:
;__Lib_TFT_Defs.c, 3807 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x1544	0xF7FEFF5E  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3808 :: 		}
L_end_TFT_SSD1963_8bit_Write_Data:
0x1548	0xF8DDE000  LDR	LR, [SP, #0]
0x154C	0xB001    ADD	SP, SP, #4
0x154E	0x4770    BX	LR
; end of _TFT_SSD1963_8bit_Write_Data
__Lib_TFT_Is_SSD1963_Set:
;__Lib_TFT.c, 140 :: 		
0x14E0	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 141 :: 		
0x14E2	0x4802    LDR	R0, [PC, #8]
0x14E4	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT.c, 142 :: 		
L_end_Is_SSD1963_Set:
0x14E6	0xB001    ADD	SP, SP, #4
0x14E8	0x4770    BX	LR
0x14EA	0xBF00    NOP
0x14EC	0x000B2000  	__Lib_TFT___SSD1963_controller+0
; end of __Lib_TFT_Is_SSD1963_Set
_TFT_Line:
;__Lib_TFT.c, 648 :: 		
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
0x4970	0xB088    SUB	SP, SP, #32
0x4972	0xF8CDE000  STR	LR, [SP, #0]
0x4976	0xF8AD0018  STRH	R0, [SP, #24]
0x497A	0xF8AD101C  STRH	R1, [SP, #28]
0x497E	0xB215    SXTH	R5, R2
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; x2 start address is: 20 (R5)
; y2 start address is: 12 (R3)
;__Lib_TFT.c, 658 :: 		
0x4980	0xB299    UXTH	R1, R3
0x4982	0xB2A8    UXTH	R0, R5
0x4984	0xF7FEF896  BL	_TFT_Move_Cursor+0
;__Lib_TFT.c, 661 :: 		
0x4988	0xF9BD4018  LDRSH	R4, [SP, #24]
0x498C	0x42AC    CMP	R4, R5
0x498E	0xD107    BNE	L_TFT_Line53
; x2 end address is: 20 (R5)
;__Lib_TFT.c, 662 :: 		
0x4990	0xF9BD2018  LDRSH	R2, [SP, #24]
0x4994	0xB219    SXTH	R1, R3
; y2 end address is: 12 (R3)
0x4996	0xF9BD001C  LDRSH	R0, [SP, #28]
0x499A	0xF7FCFD27  BL	_TFT_V_Line+0
;__Lib_TFT.c, 663 :: 		
0x499E	0xE12A    B	L_end_TFT_Line
;__Lib_TFT.c, 664 :: 		
L_TFT_Line53:
;__Lib_TFT.c, 666 :: 		
; y2 start address is: 12 (R3)
; x2 start address is: 20 (R5)
0x49A0	0xF9BD401C  LDRSH	R4, [SP, #28]
0x49A4	0x429C    CMP	R4, R3
0x49A6	0xD107    BNE	L_TFT_Line54
; y2 end address is: 12 (R3)
;__Lib_TFT.c, 667 :: 		
0x49A8	0xF9BD201C  LDRSH	R2, [SP, #28]
0x49AC	0xB229    SXTH	R1, R5
; x2 end address is: 20 (R5)
0x49AE	0xF9BD0018  LDRSH	R0, [SP, #24]
0x49B2	0xF7FBFF91  BL	_TFT_H_Line+0
;__Lib_TFT.c, 668 :: 		
0x49B6	0xE11E    B	L_end_TFT_Line
;__Lib_TFT.c, 669 :: 		
L_TFT_Line54:
;__Lib_TFT.c, 672 :: 		
; y2 start address is: 12 (R3)
; x2 start address is: 20 (R5)
0x49B8	0x2400    MOVS	R4, #0
0x49BA	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 673 :: 		
0x49BE	0xF9BD4018  LDRSH	R4, [SP, #24]
0x49C2	0x1B2C    SUB	R4, R5, R4
0x49C4	0xB224    SXTH	R4, R4
; x2 end address is: 20 (R5)
0x49C6	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 674 :: 		
0x49CA	0x2C00    CMP	R4, #0
0x49CC	0xDA0A    BGE	L_TFT_Line55
;__Lib_TFT.c, 675 :: 		
0x49CE	0xF9BD4008  LDRSH	R4, [SP, #8]
0x49D2	0x4264    RSBS	R4, R4, #0
0x49D4	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 676 :: 		
0x49D8	0xF8BD4012  LDRH	R4, [SP, #18]
0x49DC	0x1E64    SUBS	R4, R4, #1
0x49DE	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 677 :: 		
0x49E2	0xE004    B	L_TFT_Line56
L_TFT_Line55:
;__Lib_TFT.c, 678 :: 		
0x49E4	0xF8BD4012  LDRH	R4, [SP, #18]
0x49E8	0x1C64    ADDS	R4, R4, #1
0x49EA	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 679 :: 		
L_TFT_Line56:
;__Lib_TFT.c, 681 :: 		
0x49EE	0x2400    MOVS	R4, #0
0x49F0	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 682 :: 		
0x49F4	0xF9BD401C  LDRSH	R4, [SP, #28]
0x49F8	0x1B1C    SUB	R4, R3, R4
0x49FA	0xB224    SXTH	R4, R4
; y2 end address is: 12 (R3)
0x49FC	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 683 :: 		
0x4A00	0x2C00    CMP	R4, #0
0x4A02	0xDA0A    BGE	L_TFT_Line57
;__Lib_TFT.c, 684 :: 		
0x4A04	0xF9BD400A  LDRSH	R4, [SP, #10]
0x4A08	0x4264    RSBS	R4, R4, #0
0x4A0A	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 685 :: 		
0x4A0E	0xF8BD4014  LDRH	R4, [SP, #20]
0x4A12	0x1E64    SUBS	R4, R4, #1
0x4A14	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 686 :: 		
0x4A18	0xE004    B	L_TFT_Line58
L_TFT_Line57:
;__Lib_TFT.c, 687 :: 		
0x4A1A	0xF8BD4014  LDRH	R4, [SP, #20]
0x4A1E	0x1C64    ADDS	R4, R4, #1
0x4A20	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 688 :: 		
L_TFT_Line58:
;__Lib_TFT.c, 690 :: 		
0x4A24	0x2400    MOVS	R4, #0
0x4A26	0xF8AD4016  STRH	R4, [SP, #22]
;__Lib_TFT.c, 691 :: 		
0x4A2A	0xF9BD500A  LDRSH	R5, [SP, #10]
0x4A2E	0xF9BD4008  LDRSH	R4, [SP, #8]
0x4A32	0x42AC    CMP	R4, R5
0x4A34	0xDA46    BGE	L_TFT_Line59
;__Lib_TFT.c, 692 :: 		
0x4A36	0xF8BD4016  LDRH	R4, [SP, #22]
0x4A3A	0x1C64    ADDS	R4, R4, #1
0x4A3C	0xF8AD4016  STRH	R4, [SP, #22]
;__Lib_TFT.c, 693 :: 		
; temp start address is: 0 (R0)
0x4A40	0xF9BD0008  LDRSH	R0, [SP, #8]
;__Lib_TFT.c, 694 :: 		
0x4A44	0xF9BD400A  LDRSH	R4, [SP, #10]
0x4A48	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 695 :: 		
0x4A4C	0xF8AD000A  STRH	R0, [SP, #10]
;__Lib_TFT.c, 696 :: 		
0x4A50	0xF9BD0018  LDRSH	R0, [SP, #24]
;__Lib_TFT.c, 697 :: 		
0x4A54	0xF9BD401C  LDRSH	R4, [SP, #28]
0x4A58	0xF8AD4018  STRH	R4, [SP, #24]
;__Lib_TFT.c, 698 :: 		
0x4A5C	0xF8AD001C  STRH	R0, [SP, #28]
;__Lib_TFT.c, 699 :: 		
0x4A60	0xF8BD0012  LDRH	R0, [SP, #18]
;__Lib_TFT.c, 700 :: 		
0x4A64	0xF8BD4014  LDRH	R4, [SP, #20]
0x4A68	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 701 :: 		
0x4A6C	0xF8AD0014  STRH	R0, [SP, #20]
; temp end address is: 0 (R0)
;__Lib_TFT.c, 702 :: 		
; thick start address is: 40 (R10)
0x4A70	0xF2400A01  MOVW	R10, #1
; thick end address is: 40 (R10)
0x4A74	0xFA5FF08A  UXTB	R0, R10
L_TFT_Line60:
; thick start address is: 0 (R0)
0x4A78	0x4C61    LDR	R4, [PC, #388]
0x4A7A	0x7824    LDRB	R4, [R4, #0]
0x4A7C	0x42A0    CMP	R0, R4
0x4A7E	0xD820    BHI	L_TFT_Line61
;__Lib_TFT.c, 703 :: 		
; offset start address is: 4 (R1)
0x4A80	0xB2C1    UXTB	R1, R0
;__Lib_TFT.c, 704 :: 		
0x4A82	0xF0010401  AND	R4, R1, #1
0x4A86	0xB224    SXTH	R4, R4
0x4A88	0xB91C    CBNZ	R4, L__TFT_Line962
;__Lib_TFT.c, 705 :: 		
0x4A8A	0x424A    RSBS	R2, R1, #0
0x4A8C	0xB212    SXTH	R2, R2
; offset end address is: 4 (R1)
; offset start address is: 8 (R2)
; offset end address is: 8 (R2)
0x4A8E	0xB211    SXTH	R1, R2
0x4A90	0xE7FF    B	L_TFT_Line63
L__TFT_Line962:
;__Lib_TFT.c, 704 :: 		
;__Lib_TFT.c, 705 :: 		
L_TFT_Line63:
;__Lib_TFT.c, 706 :: 		
; offset start address is: 4 (R1)
0x4A92	0x104E    ASRS	R6, R1, #1
0x4A94	0xB236    SXTH	R6, R6
; offset end address is: 4 (R1)
;__Lib_TFT.c, 708 :: 		
0x4A96	0x4C5B    LDR	R4, [PC, #364]
0x4A98	0x8825    LDRH	R5, [R4, #0]
0x4A9A	0xF9BD401C  LDRSH	R4, [SP, #28]
0x4A9E	0x19A4    ADDS	R4, R4, R6
0x4AA0	0xF88D0004  STRB	R0, [SP, #4]
0x4AA4	0xB2AA    UXTH	R2, R5
0x4AA6	0xF9BD1018  LDRSH	R1, [SP, #24]
0x4AAA	0xB220    SXTH	R0, R4
0x4AAC	0xF7FBFDF8  BL	_TFT_Dot+0
0x4AB0	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_TFT.c, 702 :: 		
0x4AB4	0xF1000A01  ADD	R10, R0, #1
0x4AB8	0xFA5FFA8A  UXTB	R10, R10
; thick end address is: 0 (R0)
; thick start address is: 40 (R10)
;__Lib_TFT.c, 709 :: 		
0x4ABC	0xFA5FF08A  UXTB	R0, R10
; thick end address is: 40 (R10)
0x4AC0	0xE7DA    B	L_TFT_Line60
L_TFT_Line61:
;__Lib_TFT.c, 710 :: 		
0x4AC2	0xE027    B	L_TFT_Line64
L_TFT_Line59:
;__Lib_TFT.c, 711 :: 		
; thick start address is: 40 (R10)
0x4AC4	0xF2400A01  MOVW	R10, #1
; thick end address is: 40 (R10)
0x4AC8	0xFA5FF08A  UXTB	R0, R10
L_TFT_Line65:
; thick start address is: 0 (R0)
0x4ACC	0x4C4C    LDR	R4, [PC, #304]
0x4ACE	0x7824    LDRB	R4, [R4, #0]
0x4AD0	0x42A0    CMP	R0, R4
0x4AD2	0xD81F    BHI	L_TFT_Line66
;__Lib_TFT.c, 712 :: 		
; offset start address is: 4 (R1)
0x4AD4	0xB2C1    UXTB	R1, R0
;__Lib_TFT.c, 713 :: 		
0x4AD6	0xF0010401  AND	R4, R1, #1
0x4ADA	0xB224    SXTH	R4, R4
0x4ADC	0xB91C    CBNZ	R4, L__TFT_Line963
;__Lib_TFT.c, 714 :: 		
0x4ADE	0x424C    RSBS	R4, R1, #0
; offset end address is: 4 (R1)
; offset start address is: 8 (R2)
0x4AE0	0xB222    SXTH	R2, R4
; offset end address is: 8 (R2)
0x4AE2	0xB211    SXTH	R1, R2
0x4AE4	0xE7FF    B	L_TFT_Line68
L__TFT_Line963:
;__Lib_TFT.c, 713 :: 		
;__Lib_TFT.c, 714 :: 		
L_TFT_Line68:
;__Lib_TFT.c, 715 :: 		
; offset start address is: 4 (R1)
0x4AE6	0x104E    ASRS	R6, R1, #1
0x4AE8	0xB236    SXTH	R6, R6
; offset end address is: 4 (R1)
;__Lib_TFT.c, 717 :: 		
0x4AEA	0x4C46    LDR	R4, [PC, #280]
0x4AEC	0x8825    LDRH	R5, [R4, #0]
0x4AEE	0xF9BD401C  LDRSH	R4, [SP, #28]
0x4AF2	0x19A4    ADDS	R4, R4, R6
0x4AF4	0xF88D0004  STRB	R0, [SP, #4]
0x4AF8	0xB2AA    UXTH	R2, R5
0x4AFA	0xB221    SXTH	R1, R4
0x4AFC	0xF9BD0018  LDRSH	R0, [SP, #24]
0x4B00	0xF7FBFDCE  BL	_TFT_Dot+0
0x4B04	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_TFT.c, 711 :: 		
0x4B08	0x1C44    ADDS	R4, R0, #1
; thick end address is: 0 (R0)
; thick start address is: 40 (R10)
0x4B0A	0xFA5FFA84  UXTB	R10, R4
;__Lib_TFT.c, 718 :: 		
0x4B0E	0xFA5FF08A  UXTB	R0, R10
; thick end address is: 40 (R10)
0x4B12	0xE7DB    B	L_TFT_Line65
L_TFT_Line66:
;__Lib_TFT.c, 719 :: 		
L_TFT_Line64:
;__Lib_TFT.c, 722 :: 		
0x4B14	0xF9BD4008  LDRSH	R4, [SP, #8]
0x4B18	0x0064    LSLS	R4, R4, #1
0x4B1A	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_TFT.c, 725 :: 		
0x4B1E	0xF9BD400A  LDRSH	R4, [SP, #10]
0x4B22	0x0065    LSLS	R5, R4, #1
0x4B24	0xB22D    SXTH	R5, R5
0x4B26	0xF8AD500E  STRH	R5, [SP, #14]
;__Lib_TFT.c, 728 :: 		
0x4B2A	0xF9BD4008  LDRSH	R4, [SP, #8]
0x4B2E	0x1B2C    SUB	R4, R5, R4
0x4B30	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 730 :: 		
L_TFT_Line69:
0x4B34	0xF9BD4008  LDRSH	R4, [SP, #8]
0x4B38	0x1E64    SUBS	R4, R4, #1
0x4B3A	0xB224    SXTH	R4, R4
0x4B3C	0xF8AD4008  STRH	R4, [SP, #8]
0x4B40	0x2C00    CMP	R4, #0
0x4B42	0xDB58    BLT	L_TFT_Line70
;__Lib_TFT.c, 731 :: 		
0x4B44	0xF9BD400C  LDRSH	R4, [SP, #12]
0x4B48	0x2C00    CMP	R4, #0
0x4B4A	0xDB0D    BLT	L_TFT_Line71
;__Lib_TFT.c, 732 :: 		
0x4B4C	0xF8BD5014  LDRH	R5, [SP, #20]
0x4B50	0xF9BD401C  LDRSH	R4, [SP, #28]
0x4B54	0x1964    ADDS	R4, R4, R5
0x4B56	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_TFT.c, 733 :: 		
0x4B5A	0xF9BD5010  LDRSH	R5, [SP, #16]
0x4B5E	0xF9BD400C  LDRSH	R4, [SP, #12]
0x4B62	0x1B64    SUB	R4, R4, R5
0x4B64	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 734 :: 		
L_TFT_Line71:
;__Lib_TFT.c, 736 :: 		
0x4B68	0xF8BD5012  LDRH	R5, [SP, #18]
0x4B6C	0xF9BD4018  LDRSH	R4, [SP, #24]
0x4B70	0x1964    ADDS	R4, R4, R5
0x4B72	0xF8AD4018  STRH	R4, [SP, #24]
;__Lib_TFT.c, 737 :: 		
0x4B76	0xF9BD500E  LDRSH	R5, [SP, #14]
0x4B7A	0xF9BD400C  LDRSH	R4, [SP, #12]
0x4B7E	0x1964    ADDS	R4, R4, R5
0x4B80	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 739 :: 		
; thick start address is: 0 (R0)
0x4B84	0x2001    MOVS	R0, #1
; thick end address is: 0 (R0)
L_TFT_Line72:
; thick start address is: 0 (R0)
0x4B86	0x4C1E    LDR	R4, [PC, #120]
0x4B88	0x7824    LDRB	R4, [R4, #0]
0x4B8A	0x42A0    CMP	R0, R4
0x4B8C	0xD832    BHI	L_TFT_Line73
;__Lib_TFT.c, 740 :: 		
; offset start address is: 20 (R5)
0x4B8E	0xB2C5    UXTB	R5, R0
;__Lib_TFT.c, 741 :: 		
0x4B90	0xF0050401  AND	R4, R5, #1
0x4B94	0xB224    SXTH	R4, R4
0x4B96	0xB914    CBNZ	R4, L__TFT_Line964
;__Lib_TFT.c, 742 :: 		
0x4B98	0x4269    RSBS	R1, R5, #0
0x4B9A	0xB209    SXTH	R1, R1
; offset end address is: 20 (R5)
; offset start address is: 4 (R1)
; offset end address is: 4 (R1)
0x4B9C	0xE000    B	L_TFT_Line75
L__TFT_Line964:
;__Lib_TFT.c, 741 :: 		
0x4B9E	0xB229    SXTH	R1, R5
;__Lib_TFT.c, 742 :: 		
L_TFT_Line75:
;__Lib_TFT.c, 743 :: 		
; offset start address is: 4 (R1)
0x4BA0	0x1049    ASRS	R1, R1, #1
0x4BA2	0xB209    SXTH	R1, R1
;__Lib_TFT.c, 745 :: 		
0x4BA4	0xF8BD4016  LDRH	R4, [SP, #22]
0x4BA8	0xB17C    CBZ	R4, L_TFT_Line76
;__Lib_TFT.c, 746 :: 		
0x4BAA	0x4C16    LDR	R4, [PC, #88]
0x4BAC	0x8825    LDRH	R5, [R4, #0]
0x4BAE	0xF9BD401C  LDRSH	R4, [SP, #28]
0x4BB2	0x1864    ADDS	R4, R4, R1
; offset end address is: 4 (R1)
0x4BB4	0xF88D0004  STRB	R0, [SP, #4]
0x4BB8	0xB2AA    UXTH	R2, R5
0x4BBA	0xF9BD1018  LDRSH	R1, [SP, #24]
0x4BBE	0xB220    SXTH	R0, R4
0x4BC0	0xF7FBFD6E  BL	_TFT_Dot+0
0x4BC4	0xF89D0004  LDRB	R0, [SP, #4]
0x4BC8	0xE00E    B	L_TFT_Line77
L_TFT_Line76:
;__Lib_TFT.c, 748 :: 		
; offset start address is: 4 (R1)
0x4BCA	0x4C0E    LDR	R4, [PC, #56]
0x4BCC	0x8825    LDRH	R5, [R4, #0]
0x4BCE	0xF9BD401C  LDRSH	R4, [SP, #28]
0x4BD2	0x1864    ADDS	R4, R4, R1
; offset end address is: 4 (R1)
0x4BD4	0xF88D0004  STRB	R0, [SP, #4]
0x4BD8	0xB2AA    UXTH	R2, R5
0x4BDA	0xB221    SXTH	R1, R4
0x4BDC	0xF9BD0018  LDRSH	R0, [SP, #24]
0x4BE0	0xF7FBFD5E  BL	_TFT_Dot+0
0x4BE4	0xF89D0004  LDRB	R0, [SP, #4]
L_TFT_Line77:
;__Lib_TFT.c, 739 :: 		
0x4BE8	0x1C44    ADDS	R4, R0, #1
; thick end address is: 0 (R0)
; thick start address is: 32 (R8)
0x4BEA	0xFA5FF884  UXTB	R8, R4
;__Lib_TFT.c, 750 :: 		
0x4BEE	0xFA5FF088  UXTB	R0, R8
; thick end address is: 32 (R8)
0x4BF2	0xE7C8    B	L_TFT_Line72
L_TFT_Line73:
;__Lib_TFT.c, 751 :: 		
0x4BF4	0xE79E    B	L_TFT_Line69
L_TFT_Line70:
;__Lib_TFT.c, 752 :: 		
L_end_TFT_Line:
0x4BF6	0xF8DDE000  LDR	LR, [SP, #0]
0x4BFA	0xB008    ADD	SP, SP, #32
0x4BFC	0x4770    BX	LR
0x4BFE	0xBF00    NOP
0x4C00	0x00672000  	__Lib_TFT_PenWidth+0
0x4C04	0x00782000  	__Lib_TFT_PenColor+0
; end of _TFT_Line
_TFT_V_Line:
;__Lib_TFT.c, 612 :: 		
; x_pos start address is: 8 (R2)
; y_end start address is: 4 (R1)
; y_start start address is: 0 (R0)
0x13EC	0xB086    SUB	SP, SP, #24
0x13EE	0xF8CDE000  STR	LR, [SP, #0]
0x13F2	0xF8AD1004  STRH	R1, [SP, #4]
0x13F6	0xB201    SXTH	R1, R0
0x13F8	0xF9BD0004  LDRSH	R0, [SP, #4]
; x_pos end address is: 8 (R2)
; y_end end address is: 4 (R1)
; y_start end address is: 0 (R0)
; y_start start address is: 4 (R1)
; y_end start address is: 0 (R0)
; x_pos start address is: 8 (R2)
;__Lib_TFT.c, 617 :: 		
0x13FC	0x4281    CMP	R1, R0
0x13FE	0xDD03    BLE	L__TFT_V_Line959
;__Lib_TFT.c, 618 :: 		
; loc start address is: 12 (R3)
0x1400	0xB28B    UXTH	R3, R1
;__Lib_TFT.c, 619 :: 		
0x1402	0xB201    SXTH	R1, R0
;__Lib_TFT.c, 620 :: 		
0x1404	0xB218    SXTH	R0, R3
; loc end address is: 12 (R3)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 621 :: 		
0x1406	0xE7FF    B	L_TFT_V_Line36
L__TFT_V_Line959:
;__Lib_TFT.c, 617 :: 		
;__Lib_TFT.c, 621 :: 		
L_TFT_V_Line36:
;__Lib_TFT.c, 623 :: 		
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
0x1408	0x2900    CMP	R1, #0
0x140A	0xDA02    BGE	L_TFT_V_Line37
;__Lib_TFT.c, 624 :: 		
0x140C	0x2100    MOVS	R1, #0
0x140E	0xB209    SXTH	R1, R1
0x1410	0xE004    B	L_TFT_V_Line38
L_TFT_V_Line37:
;__Lib_TFT.c, 625 :: 		
0x1412	0x4B2F    LDR	R3, [PC, #188]
0x1414	0x881B    LDRH	R3, [R3, #0]
0x1416	0x4299    CMP	R1, R3
0x1418	0xD300    BCC	L_TFT_V_Line39
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 626 :: 		
0x141A	0xE055    B	L_end_TFT_V_Line
L_TFT_V_Line39:
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
; y_start end address is: 4 (R1)
; x_pos start address is: 8 (R2)
L_TFT_V_Line38:
;__Lib_TFT.c, 628 :: 		
; y_start start address is: 4 (R1)
0x141C	0x2800    CMP	R0, #0
0x141E	0xDA00    BGE	L_TFT_V_Line40
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 629 :: 		
0x1420	0xE052    B	L_end_TFT_V_Line
L_TFT_V_Line40:
;__Lib_TFT.c, 630 :: 		
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
; x_pos start address is: 8 (R2)
0x1422	0x4B2B    LDR	R3, [PC, #172]
0x1424	0x881B    LDRH	R3, [R3, #0]
0x1426	0x4298    CMP	R0, R3
0x1428	0xD305    BCC	L__TFT_V_Line960
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 631 :: 		
0x142A	0x4B29    LDR	R3, [PC, #164]
0x142C	0x881B    LDRH	R3, [R3, #0]
0x142E	0x1E5B    SUBS	R3, R3, #1
; y_end start address is: 0 (R0)
0x1430	0xB218    SXTH	R0, R3
; y_end end address is: 0 (R0)
0x1432	0xB203    SXTH	R3, R0
0x1434	0xE000    B	L_TFT_V_Line42
L__TFT_V_Line960:
;__Lib_TFT.c, 630 :: 		
0x1436	0xB203    SXTH	R3, R0
;__Lib_TFT.c, 631 :: 		
L_TFT_V_Line42:
;__Lib_TFT.c, 633 :: 		
; y_end start address is: 12 (R3)
; thick start address is: 0 (R0)
0x1438	0x2001    MOVS	R0, #1
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 12 (R3)
; thick end address is: 0 (R0)
0x143A	0xB215    SXTH	R5, R2
0x143C	0xB20A    SXTH	R2, R1
0x143E	0xB219    SXTH	R1, R3
L_TFT_V_Line43:
; thick start address is: 0 (R0)
; y_end start address is: 4 (R1)
; y_start start address is: 8 (R2)
; x_pos start address is: 20 (R5)
0x1440	0x4B24    LDR	R3, [PC, #144]
0x1442	0x781B    LDRB	R3, [R3, #0]
0x1444	0x4298    CMP	R0, R3
0x1446	0xD83F    BHI	L_TFT_V_Line44
;__Lib_TFT.c, 634 :: 		
; offset start address is: 16 (R4)
0x1448	0xB2C4    UXTB	R4, R0
;__Lib_TFT.c, 635 :: 		
0x144A	0xF0040301  AND	R3, R4, #1
0x144E	0xB21B    SXTH	R3, R3
0x1450	0xB913    CBNZ	R3, L__TFT_V_Line961
;__Lib_TFT.c, 636 :: 		
0x1452	0x4264    RSBS	R4, R4, #0
0x1454	0xB224    SXTH	R4, R4
; offset end address is: 16 (R4)
0x1456	0xE7FF    B	L_TFT_V_Line46
L__TFT_V_Line961:
;__Lib_TFT.c, 635 :: 		
;__Lib_TFT.c, 636 :: 		
L_TFT_V_Line46:
;__Lib_TFT.c, 637 :: 		
; offset start address is: 16 (R4)
0x1458	0x1063    ASRS	R3, R4, #1
0x145A	0xB21B    SXTH	R3, R3
; offset end address is: 16 (R4)
; offset start address is: 24 (R6)
0x145C	0xB21E    SXTH	R6, R3
;__Lib_TFT.c, 639 :: 		
0x145E	0x18EB    ADDS	R3, R5, R3
0x1460	0xB21B    SXTH	R3, R3
0x1462	0x2B00    CMP	R3, #0
0x1464	0xDB06    BLT	L__TFT_V_Line958
0x1466	0x19AC    ADDS	R4, R5, R6
0x1468	0xB224    SXTH	R4, R4
0x146A	0x4B1B    LDR	R3, [PC, #108]
0x146C	0x881B    LDRH	R3, [R3, #0]
0x146E	0x429C    CMP	R4, R3
0x1470	0xD200    BCS	L__TFT_V_Line957
0x1472	0xE000    B	L_TFT_V_Line49
; offset end address is: 24 (R6)
L__TFT_V_Line958:
L__TFT_V_Line957:
;__Lib_TFT.c, 640 :: 		
0x1474	0xE025    B	L_TFT_V_Line45
L_TFT_V_Line49:
;__Lib_TFT.c, 642 :: 		
; loc start address is: 28 (R7)
; offset start address is: 24 (R6)
0x1476	0xB297    UXTH	R7, R2
; loc end address is: 28 (R7)
; x_pos end address is: 20 (R5)
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
L_TFT_V_Line50:
; loc start address is: 28 (R7)
; offset start address is: 24 (R6)
; offset end address is: 24 (R6)
; x_pos start address is: 20 (R5)
; y_start start address is: 8 (R2)
; y_end start address is: 4 (R1)
; thick start address is: 0 (R0)
0x1478	0x428F    CMP	R7, R1
0x147A	0xD822    BHI	L_TFT_V_Line51
; offset end address is: 24 (R6)
;__Lib_TFT.c, 643 :: 		
; offset start address is: 24 (R6)
0x147C	0x4B17    LDR	R3, [PC, #92]
0x147E	0x881C    LDRH	R4, [R3, #0]
0x1480	0x19AB    ADDS	R3, R5, R6
0x1482	0xF88D0004  STRB	R0, [SP, #4]
0x1486	0xF8AD1008  STRH	R1, [SP, #8]
0x148A	0xF8AD200C  STRH	R2, [SP, #12]
0x148E	0xF8AD5010  STRH	R5, [SP, #16]
0x1492	0xF8AD6012  STRH	R6, [SP, #18]
0x1496	0xF8AD7014  STRH	R7, [SP, #20]
0x149A	0xB2A2    UXTH	R2, R4
0x149C	0xB239    SXTH	R1, R7
0x149E	0xB218    SXTH	R0, R3
0x14A0	0xF7FFF8FE  BL	_TFT_Dot+0
0x14A4	0xF8BD7014  LDRH	R7, [SP, #20]
0x14A8	0xF9BD6012  LDRSH	R6, [SP, #18]
0x14AC	0xF9BD5010  LDRSH	R5, [SP, #16]
0x14B0	0xF9BD200C  LDRSH	R2, [SP, #12]
0x14B4	0xF9BD1008  LDRSH	R1, [SP, #8]
0x14B8	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_TFT.c, 642 :: 		
0x14BC	0x1C7F    ADDS	R7, R7, #1
0x14BE	0xB2BF    UXTH	R7, R7
;__Lib_TFT.c, 644 :: 		
; offset end address is: 24 (R6)
; loc end address is: 28 (R7)
0x14C0	0xE7DA    B	L_TFT_V_Line50
L_TFT_V_Line51:
;__Lib_TFT.c, 645 :: 		
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
L_TFT_V_Line45:
; x_pos end address is: 20 (R5)
;__Lib_TFT.c, 633 :: 		
; x_pos start address is: 20 (R5)
; y_start start address is: 8 (R2)
; y_end start address is: 4 (R1)
; thick start address is: 0 (R0)
0x14C2	0x1C40    ADDS	R0, R0, #1
0x14C4	0xB2C0    UXTB	R0, R0
;__Lib_TFT.c, 645 :: 		
; x_pos end address is: 20 (R5)
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
0x14C6	0xE7BB    B	L_TFT_V_Line43
L_TFT_V_Line44:
;__Lib_TFT.c, 646 :: 		
L_end_TFT_V_Line:
0x14C8	0xF8DDE000  LDR	LR, [SP, #0]
0x14CC	0xB006    ADD	SP, SP, #24
0x14CE	0x4770    BX	LR
0x14D0	0x00642000  	_TFT_DISP_HEIGHT+0
0x14D4	0x00672000  	__Lib_TFT_PenWidth+0
0x14D8	0x00622000  	_TFT_DISP_WIDTH+0
0x14DC	0x00782000  	__Lib_TFT_PenColor+0
; end of _TFT_V_Line
_TFT_Dot:
;__Lib_TFT.c, 544 :: 		
; y start address is: 4 (R1)
; x start address is: 0 (R0)
0x06A0	0xB082    SUB	SP, SP, #8
0x06A2	0xF8CDE000  STR	LR, [SP, #0]
0x06A6	0xF8AD2004  STRH	R2, [SP, #4]
0x06AA	0xB20A    SXTH	R2, R1
0x06AC	0xB201    SXTH	R1, R0
; y end address is: 4 (R1)
; x end address is: 0 (R0)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 546 :: 		
0x06AE	0x2900    CMP	R1, #0
0x06B0	0xDB04    BLT	L__TFT_Dot949
0x06B2	0x4B17    LDR	R3, [PC, #92]
0x06B4	0x881B    LDRH	R3, [R3, #0]
0x06B6	0x4299    CMP	R1, R3
0x06B8	0xD200    BCS	L__TFT_Dot948
0x06BA	0xE000    B	L_TFT_Dot6
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot949:
L__TFT_Dot948:
;__Lib_TFT.c, 547 :: 		
0x06BC	0xE024    B	L_end_TFT_Dot
L_TFT_Dot6:
;__Lib_TFT.c, 548 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x06BE	0x2A00    CMP	R2, #0
0x06C0	0xDB04    BLT	L__TFT_Dot951
0x06C2	0x4B14    LDR	R3, [PC, #80]
0x06C4	0x881B    LDRH	R3, [R3, #0]
0x06C6	0x429A    CMP	R2, R3
0x06C8	0xD200    BCS	L__TFT_Dot950
0x06CA	0xE000    B	L_TFT_Dot9
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot951:
L__TFT_Dot950:
;__Lib_TFT.c, 549 :: 		
0x06CC	0xE01C    B	L_end_TFT_Dot
L_TFT_Dot9:
;__Lib_TFT.c, 551 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x06CE	0x2400    MOVS	R4, #0
0x06D0	0xB264    SXTB	R4, R4
0x06D2	0x4B11    LDR	R3, [PC, #68]
0x06D4	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 552 :: 		
0x06D6	0xF000FF03  BL	__Lib_TFT_Is_SSD1963_Set+0
0x06DA	0xB138    CBZ	R0, L_TFT_Dot10
;__Lib_TFT.c, 553 :: 		
0x06DC	0xB293    UXTH	R3, R2
0x06DE	0xB28A    UXTH	R2, R1
0x06E0	0xB299    UXTH	R1, R3
; y end address is: 8 (R2)
0x06E2	0xB290    UXTH	R0, R2
; x end address is: 4 (R1)
0x06E4	0x4C0D    LDR	R4, [PC, #52]
0x06E6	0x6824    LDR	R4, [R4, #0]
0x06E8	0x47A0    BLX	R4
0x06EA	0xE004    B	L_TFT_Dot11
L_TFT_Dot10:
;__Lib_TFT.c, 555 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x06EC	0xB288    UXTH	R0, R1
; y end address is: 8 (R2)
0x06EE	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x06F0	0x4C0B    LDR	R4, [PC, #44]
0x06F2	0x6824    LDR	R4, [R4, #0]
0x06F4	0x47A0    BLX	R4
L_TFT_Dot11:
;__Lib_TFT.c, 556 :: 		
0x06F6	0xF8BD0004  LDRH	R0, [SP, #4]
0x06FA	0x4C0A    LDR	R4, [PC, #40]
0x06FC	0x6824    LDR	R4, [R4, #0]
0x06FE	0x47A0    BLX	R4
;__Lib_TFT.c, 557 :: 		
0x0700	0x2401    MOVS	R4, #1
0x0702	0xB264    SXTB	R4, R4
0x0704	0x4B04    LDR	R3, [PC, #16]
0x0706	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 558 :: 		
L_end_TFT_Dot:
0x0708	0xF8DDE000  LDR	LR, [SP, #0]
0x070C	0xB002    ADD	SP, SP, #8
0x070E	0x4770    BX	LR
0x0710	0x00622000  	_TFT_DISP_WIDTH+0
0x0714	0x00642000  	_TFT_DISP_HEIGHT+0
0x0718	0x01BC4223  	TFT_CS+0
0x071C	0x006C2000  	_TFT_SSD1963_Set_Address_Ptr+0
0x0720	0x00702000  	_TFT_Set_Address_Ptr+0
0x0724	0x00742000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Dot
_TFT_H_Line:
;__Lib_TFT.c, 562 :: 		
0x08D8	0xB086    SUB	SP, SP, #24
0x08DA	0xF8CDE000  STR	LR, [SP, #0]
0x08DE	0xF8AD000C  STRH	R0, [SP, #12]
0x08E2	0xF8AD1010  STRH	R1, [SP, #16]
0x08E6	0xF8AD2014  STRH	R2, [SP, #20]
;__Lib_TFT.c, 567 :: 		
0x08EA	0xF9BD4010  LDRSH	R4, [SP, #16]
0x08EE	0xF9BD300C  LDRSH	R3, [SP, #12]
0x08F2	0x42A3    CMP	R3, R4
0x08F4	0xDD07    BLE	L_TFT_H_Line12
;__Lib_TFT.c, 568 :: 		
; loc start address is: 0 (R0)
0x08F6	0xF9BD000C  LDRSH	R0, [SP, #12]
;__Lib_TFT.c, 569 :: 		
0x08FA	0xF9BD3010  LDRSH	R3, [SP, #16]
0x08FE	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_TFT.c, 570 :: 		
0x0902	0xF8AD0010  STRH	R0, [SP, #16]
; loc end address is: 0 (R0)
;__Lib_TFT.c, 571 :: 		
L_TFT_H_Line12:
;__Lib_TFT.c, 573 :: 		
0x0906	0xF9BD300C  LDRSH	R3, [SP, #12]
0x090A	0x2B00    CMP	R3, #0
0x090C	0xDA04    BGE	L_TFT_H_Line13
;__Lib_TFT.c, 574 :: 		
0x090E	0x2300    MOVS	R3, #0
0x0910	0xB21B    SXTH	R3, R3
0x0912	0xF8AD300C  STRH	R3, [SP, #12]
0x0916	0xE006    B	L_TFT_H_Line14
L_TFT_H_Line13:
;__Lib_TFT.c, 575 :: 		
0x0918	0x4B4B    LDR	R3, [PC, #300]
0x091A	0x881C    LDRH	R4, [R3, #0]
0x091C	0xF9BD300C  LDRSH	R3, [SP, #12]
0x0920	0x42A3    CMP	R3, R4
0x0922	0xD300    BCC	L_TFT_H_Line15
;__Lib_TFT.c, 576 :: 		
0x0924	0xE08C    B	L_end_TFT_H_Line
L_TFT_H_Line15:
L_TFT_H_Line14:
;__Lib_TFT.c, 578 :: 		
0x0926	0xF9BD3010  LDRSH	R3, [SP, #16]
0x092A	0x2B00    CMP	R3, #0
0x092C	0xDA00    BGE	L_TFT_H_Line16
;__Lib_TFT.c, 579 :: 		
0x092E	0xE087    B	L_end_TFT_H_Line
L_TFT_H_Line16:
;__Lib_TFT.c, 580 :: 		
0x0930	0x4B45    LDR	R3, [PC, #276]
0x0932	0x881C    LDRH	R4, [R3, #0]
0x0934	0xF9BD3010  LDRSH	R3, [SP, #16]
0x0938	0x42A3    CMP	R3, R4
0x093A	0xD304    BCC	L_TFT_H_Line18
;__Lib_TFT.c, 581 :: 		
0x093C	0x4B42    LDR	R3, [PC, #264]
0x093E	0x881B    LDRH	R3, [R3, #0]
0x0940	0x1E5B    SUBS	R3, R3, #1
0x0942	0xF8AD3010  STRH	R3, [SP, #16]
L_TFT_H_Line18:
;__Lib_TFT.c, 583 :: 		
0x0946	0x2301    MOVS	R3, #1
0x0948	0xF88D3008  STRB	R3, [SP, #8]
L_TFT_H_Line19:
0x094C	0x4B3F    LDR	R3, [PC, #252]
0x094E	0x781C    LDRB	R4, [R3, #0]
0x0950	0xF89D3008  LDRB	R3, [SP, #8]
0x0954	0x42A3    CMP	R3, R4
0x0956	0xF2008073  BHI	L_TFT_H_Line20
;__Lib_TFT.c, 584 :: 		
; offset start address is: 0 (R0)
0x095A	0xF89D0008  LDRB	R0, [SP, #8]
;__Lib_TFT.c, 585 :: 		
0x095E	0xF0000301  AND	R3, R0, #1
0x0962	0xB21B    SXTH	R3, R3
0x0964	0xB91B    CBNZ	R3, L__TFT_H_Line955
;__Lib_TFT.c, 586 :: 		
0x0966	0x4241    RSBS	R1, R0, #0
0x0968	0xB209    SXTH	R1, R1
; offset end address is: 0 (R0)
; offset start address is: 4 (R1)
; offset end address is: 4 (R1)
0x096A	0xB208    SXTH	R0, R1
0x096C	0xE7FF    B	L_TFT_H_Line22
L__TFT_H_Line955:
;__Lib_TFT.c, 585 :: 		
;__Lib_TFT.c, 586 :: 		
L_TFT_H_Line22:
;__Lib_TFT.c, 587 :: 		
; offset start address is: 0 (R0)
0x096E	0x1044    ASRS	R4, R0, #1
0x0970	0xB224    SXTH	R4, R4
; offset end address is: 0 (R0)
; offset start address is: 4 (R1)
0x0972	0xB221    SXTH	R1, R4
;__Lib_TFT.c, 589 :: 		
0x0974	0xF9BD3014  LDRSH	R3, [SP, #20]
0x0978	0x191B    ADDS	R3, R3, R4
0x097A	0xB21B    SXTH	R3, R3
0x097C	0x2B00    CMP	R3, #0
0x097E	0xDB08    BLT	L__TFT_H_Line954
0x0980	0xF9BD3014  LDRSH	R3, [SP, #20]
0x0984	0x185C    ADDS	R4, R3, R1
0x0986	0xB224    SXTH	R4, R4
0x0988	0x4B31    LDR	R3, [PC, #196]
0x098A	0x881B    LDRH	R3, [R3, #0]
0x098C	0x429C    CMP	R4, R3
0x098E	0xD200    BCS	L__TFT_H_Line953
0x0990	0xE000    B	L_TFT_H_Line25
; offset end address is: 4 (R1)
L__TFT_H_Line954:
L__TFT_H_Line953:
;__Lib_TFT.c, 590 :: 		
0x0992	0xE04F    B	L_TFT_H_Line21
L_TFT_H_Line25:
;__Lib_TFT.c, 592 :: 		
; offset start address is: 4 (R1)
0x0994	0x4B2F    LDR	R3, [PC, #188]
0x0996	0x781B    LDRB	R3, [R3, #0]
0x0998	0x2B00    CMP	R3, #0
0x099A	0xD135    BNE	L_TFT_H_Line26
;__Lib_TFT.c, 593 :: 		
0x099C	0x2400    MOVS	R4, #0
0x099E	0xB264    SXTB	R4, R4
0x09A0	0x4B2D    LDR	R3, [PC, #180]
0x09A2	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 594 :: 		
0x09A4	0xF000FD9C  BL	__Lib_TFT_Is_SSD1963_Set+0
0x09A8	0xB160    CBZ	R0, L_TFT_H_Line27
;__Lib_TFT.c, 595 :: 		
0x09AA	0xF9BD3014  LDRSH	R3, [SP, #20]
0x09AE	0x185C    ADDS	R4, R3, R1
; offset end address is: 4 (R1)
0x09B0	0xB2A3    UXTH	R3, R4
0x09B2	0xF9BD2010  LDRSH	R2, [SP, #16]
0x09B6	0xB2A1    UXTH	R1, R4
0x09B8	0xF9BD000C  LDRSH	R0, [SP, #12]
0x09BC	0x4C27    LDR	R4, [PC, #156]
0x09BE	0x6824    LDR	R4, [R4, #0]
0x09C0	0x47A0    BLX	R4
0x09C2	0xE008    B	L_TFT_H_Line28
L_TFT_H_Line27:
;__Lib_TFT.c, 597 :: 		
; offset start address is: 4 (R1)
0x09C4	0xF9BD3014  LDRSH	R3, [SP, #20]
0x09C8	0x185C    ADDS	R4, R3, R1
; offset end address is: 4 (R1)
0x09CA	0xB2A1    UXTH	R1, R4
0x09CC	0xF9BD000C  LDRSH	R0, [SP, #12]
0x09D0	0x4C23    LDR	R4, [PC, #140]
0x09D2	0x6824    LDR	R4, [R4, #0]
0x09D4	0x47A0    BLX	R4
L_TFT_H_Line28:
;__Lib_TFT.c, 598 :: 		
; loc start address is: 0 (R0)
0x09D6	0xF9BD000C  LDRSH	R0, [SP, #12]
; loc end address is: 0 (R0)
L_TFT_H_Line29:
; loc start address is: 0 (R0)
0x09DA	0xF9BD3010  LDRSH	R3, [SP, #16]
0x09DE	0x4298    CMP	R0, R3
0x09E0	0xD80D    BHI	L_TFT_H_Line30
;__Lib_TFT.c, 599 :: 		
0x09E2	0x4B20    LDR	R3, [PC, #128]
0x09E4	0x881C    LDRH	R4, [R3, #0]
0x09E6	0xF8AD0004  STRH	R0, [SP, #4]
0x09EA	0xB2A0    UXTH	R0, R4
0x09EC	0x4C1E    LDR	R4, [PC, #120]
0x09EE	0x6824    LDR	R4, [R4, #0]
0x09F0	0x47A0    BLX	R4
0x09F2	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 598 :: 		
0x09F6	0x1C41    ADDS	R1, R0, #1
0x09F8	0xB289    UXTH	R1, R1
; loc end address is: 0 (R0)
; loc start address is: 4 (R1)
;__Lib_TFT.c, 600 :: 		
0x09FA	0xB288    UXTH	R0, R1
; loc end address is: 4 (R1)
0x09FC	0xE7ED    B	L_TFT_H_Line29
L_TFT_H_Line30:
;__Lib_TFT.c, 601 :: 		
0x09FE	0x2401    MOVS	R4, #1
0x0A00	0xB264    SXTB	R4, R4
0x0A02	0x4B15    LDR	R3, [PC, #84]
0x0A04	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 602 :: 		
0x0A06	0xE015    B	L_TFT_H_Line32
L_TFT_H_Line26:
;__Lib_TFT.c, 603 :: 		
; loc start address is: 0 (R0)
0x0A08	0xF9BD000C  LDRSH	R0, [SP, #12]
; loc end address is: 0 (R0)
L_TFT_H_Line33:
; loc start address is: 0 (R0)
0x0A0C	0xF9BD3010  LDRSH	R3, [SP, #16]
0x0A10	0x4298    CMP	R0, R3
0x0A12	0xD80F    BHI	L_TFT_H_Line34
;__Lib_TFT.c, 604 :: 		
0x0A14	0x4B13    LDR	R3, [PC, #76]
0x0A16	0x881B    LDRH	R3, [R3, #0]
0x0A18	0xF8AD0004  STRH	R0, [SP, #4]
0x0A1C	0xB29A    UXTH	R2, R3
0x0A1E	0xF9BD1014  LDRSH	R1, [SP, #20]
0x0A22	0xB200    SXTH	R0, R0
0x0A24	0xF7FFFE3C  BL	_TFT_Dot+0
0x0A28	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 603 :: 		
0x0A2C	0x1C43    ADDS	R3, R0, #1
; loc end address is: 0 (R0)
; loc start address is: 4 (R1)
0x0A2E	0xB299    UXTH	R1, R3
;__Lib_TFT.c, 605 :: 		
0x0A30	0xB288    UXTH	R0, R1
; loc end address is: 4 (R1)
0x0A32	0xE7EB    B	L_TFT_H_Line33
L_TFT_H_Line34:
;__Lib_TFT.c, 606 :: 		
L_TFT_H_Line32:
;__Lib_TFT.c, 607 :: 		
L_TFT_H_Line21:
;__Lib_TFT.c, 583 :: 		
0x0A34	0xF89D3008  LDRB	R3, [SP, #8]
0x0A38	0x1C5B    ADDS	R3, R3, #1
0x0A3A	0xF88D3008  STRB	R3, [SP, #8]
;__Lib_TFT.c, 607 :: 		
0x0A3E	0xE785    B	L_TFT_H_Line19
L_TFT_H_Line20:
;__Lib_TFT.c, 608 :: 		
L_end_TFT_H_Line:
0x0A40	0xF8DDE000  LDR	LR, [SP, #0]
0x0A44	0xB006    ADD	SP, SP, #24
0x0A46	0x4770    BX	LR
0x0A48	0x00622000  	_TFT_DISP_WIDTH+0
0x0A4C	0x00672000  	__Lib_TFT_PenWidth+0
0x0A50	0x00642000  	_TFT_DISP_HEIGHT+0
0x0A54	0x000A2000  	__Lib_TFT___no_acceleration+0
0x0A58	0x01BC4223  	TFT_CS+0
0x0A5C	0x006C2000  	_TFT_SSD1963_Set_Address_Ptr+0
0x0A60	0x00702000  	_TFT_Set_Address_Ptr+0
0x0A64	0x00782000  	__Lib_TFT_PenColor+0
0x0A68	0x00742000  	_TFT_Write_Data_Ptr+0
; end of _TFT_H_Line
_TFT_Write_Text:
;__Lib_TFT.c, 1266 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x48E8	0xB083    SUB	SP, SP, #12
0x48EA	0xF8CDE000  STR	LR, [SP, #0]
0x48EE	0x9002    STR	R0, [SP, #8]
; y end address is: 8 (R2)
; x end address is: 4 (R1)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 1269 :: 		
0x48F0	0x4B1C    LDR	R3, [PC, #112]
0x48F2	0x881B    LDRH	R3, [R3, #0]
0x48F4	0x4299    CMP	R1, R3
0x48F6	0xD300    BCC	L_TFT_Write_Text194
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1270 :: 		
0x48F8	0xE02F    B	L_end_TFT_Write_Text
L_TFT_Write_Text194:
;__Lib_TFT.c, 1271 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x48FA	0x4B1B    LDR	R3, [PC, #108]
0x48FC	0x881B    LDRH	R3, [R3, #0]
0x48FE	0x429A    CMP	R2, R3
0x4900	0xD300    BCC	L_TFT_Write_Text195
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1272 :: 		
0x4902	0xE02A    B	L_end_TFT_Write_Text
L_TFT_Write_Text195:
;__Lib_TFT.c, 1274 :: 		
; i start address is: 0 (R0)
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x4904	0x2000    MOVS	R0, #0
;__Lib_TFT.c, 1275 :: 		
0x4906	0xF8AD0004  STRH	R0, [SP, #4]
; y end address is: 8 (R2)
0x490A	0xB288    UXTH	R0, R1
0x490C	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x490E	0xF7FEF8D1  BL	_TFT_Move_Cursor+0
; i end address is: 0 (R0)
0x4912	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 1276 :: 		
L_TFT_Write_Text196:
; i start address is: 0 (R0)
0x4916	0x9B02    LDR	R3, [SP, #8]
0x4918	0x181B    ADDS	R3, R3, R0
0x491A	0x781B    LDRB	R3, [R3, #0]
0x491C	0xB1EB    CBZ	R3, L_TFT_Write_Text197
;__Lib_TFT.c, 1277 :: 		
0x491E	0x4B13    LDR	R3, [PC, #76]
0x4920	0x781B    LDRB	R3, [R3, #0]
0x4922	0xB163    CBZ	R3, L_TFT_Write_Text198
;__Lib_TFT.c, 1278 :: 		
0x4924	0x9B02    LDR	R3, [SP, #8]
0x4926	0x181B    ADDS	R3, R3, R0
0x4928	0x781B    LDRB	R3, [R3, #0]
0x492A	0xF8AD0004  STRH	R0, [SP, #4]
0x492E	0xB298    UXTH	R0, R3
0x4930	0xF7FCF89C  BL	__Lib_TFT__TFT_Write_Char_E+0
0x4934	0xF8BD0004  LDRH	R0, [SP, #4]
0x4938	0x1C41    ADDS	R1, R0, #1
0x493A	0xB289    UXTH	R1, R1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
0x493C	0xE00B    B	L_TFT_Write_Text199
L_TFT_Write_Text198:
;__Lib_TFT.c, 1280 :: 		
; i start address is: 0 (R0)
0x493E	0x9B02    LDR	R3, [SP, #8]
0x4940	0x181B    ADDS	R3, R3, R0
0x4942	0x781B    LDRB	R3, [R3, #0]
0x4944	0xF8AD0004  STRH	R0, [SP, #4]
0x4948	0xB298    UXTH	R0, R3
0x494A	0xF7FCFB27  BL	__Lib_TFT__TFT_Write_Char+0
0x494E	0xF8BD0004  LDRH	R0, [SP, #4]
0x4952	0x1C41    ADDS	R1, R0, #1
0x4954	0xB289    UXTH	R1, R1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
L_TFT_Write_Text199:
; i start address is: 4 (R1)
0x4956	0xB288    UXTH	R0, R1
; i end address is: 4 (R1)
0x4958	0xE7DD    B	L_TFT_Write_Text196
L_TFT_Write_Text197:
;__Lib_TFT.c, 1281 :: 		
L_end_TFT_Write_Text:
0x495A	0xF8DDE000  LDR	LR, [SP, #0]
0x495E	0xB003    ADD	SP, SP, #12
0x4960	0x4770    BX	LR
0x4962	0xBF00    NOP
0x4964	0x00622000  	_TFT_DISP_WIDTH+0
0x4968	0x00642000  	_TFT_DISP_HEIGHT+0
0x496C	0x00662000  	_ExternalFontSet+0
; end of _TFT_Write_Text
__Lib_TFT__TFT_Write_Char_E:
;__Lib_TFT.c, 3361 :: 		
; ch start address is: 0 (R0)
0x0A6C	0xB08A    SUB	SP, SP, #40
0x0A6E	0xF8CDE000  STR	LR, [SP, #0]
; ch end address is: 0 (R0)
; ch start address is: 0 (R0)
;__Lib_TFT.c, 3363 :: 		
;__Lib_TFT.c, 3365 :: 		
0x0A72	0xF2400100  MOVW	R1, #0
0x0A76	0xF8AD1024  STRH	R1, [SP, #36]
0x0A7A	0x2100    MOVS	R1, #0
0x0A7C	0xF88D1026  STRB	R1, [SP, #38]
;__Lib_TFT.c, 3366 :: 		
;__Lib_TFT.c, 3373 :: 		
0x0A80	0x49B5    LDR	R1, [PC, #724]
0x0A82	0x8809    LDRH	R1, [R1, #0]
0x0A84	0x4288    CMP	R0, R1
0x0A86	0xD200    BCS	L___Lib_TFT__TFT_Write_Char_E687
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3374 :: 		
0x0A88	0xE162    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E687:
;__Lib_TFT.c, 3375 :: 		
; ch start address is: 0 (R0)
0x0A8A	0x49B4    LDR	R1, [PC, #720]
0x0A8C	0x8809    LDRH	R1, [R1, #0]
0x0A8E	0x4288    CMP	R0, R1
0x0A90	0xD900    BLS	L___Lib_TFT__TFT_Write_Char_E688
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3376 :: 		
0x0A92	0xE15D    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E688:
;__Lib_TFT.c, 3379 :: 		
; ch start address is: 0 (R0)
0x0A94	0x49B0    LDR	R1, [PC, #704]
0x0A96	0x8809    LDRH	R1, [R1, #0]
0x0A98	0x1A41    SUB	R1, R0, R1
0x0A9A	0xB289    UXTH	R1, R1
; ch end address is: 0 (R0)
0x0A9C	0x008A    LSLS	R2, R1, #2
0x0A9E	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 3380 :: 		
0x0AA0	0x49AF    LDR	R1, [PC, #700]
0x0AA2	0x6809    LDR	R1, [R1, #0]
0x0AA4	0x3108    ADDS	R1, #8
0x0AA6	0x1889    ADDS	R1, R1, R2
;__Lib_TFT.c, 3383 :: 		
0x0AA8	0x4608    MOV	R0, R1
0x0AAA	0x2104    MOVS	R1, #4
0x0AAC	0xF7FFFDA6  BL	__Lib_TFT__TFT_getHeader+0
;__Lib_TFT.c, 3384 :: 		
; ptr start address is: 0 (R0)
0x0AB0	0x48AC    LDR	R0, [PC, #688]
;__Lib_TFT.c, 3386 :: 		
0x0AB2	0x7803    LDRB	R3, [R0, #0]
0x0AB4	0xF88D3027  STRB	R3, [SP, #39]
;__Lib_TFT.c, 3388 :: 		
0x0AB8	0x1C41    ADDS	R1, R0, #1
0x0ABA	0x7809    LDRB	R1, [R1, #0]
0x0ABC	0xB2CA    UXTB	R2, R1
0x0ABE	0x1C81    ADDS	R1, R0, #2
0x0AC0	0x7809    LDRB	R1, [R1, #0]
0x0AC2	0x0209    LSLS	R1, R1, #8
0x0AC4	0x1852    ADDS	R2, R2, R1
0x0AC6	0x1CC1    ADDS	R1, R0, #3
; ptr end address is: 0 (R0)
0x0AC8	0x7809    LDRB	R1, [R1, #0]
0x0ACA	0x0409    LSLS	R1, R1, #16
0x0ACC	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 3390 :: 		
0x0ACE	0x49A4    LDR	R1, [PC, #656]
0x0AD0	0x6809    LDR	R1, [R1, #0]
0x0AD2	0x1889    ADDS	R1, R1, R2
0x0AD4	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3392 :: 		
0x0AD6	0x08DA    LSRS	R2, R3, #3
0x0AD8	0xB2D2    UXTB	R2, R2
0x0ADA	0x49A3    LDR	R1, [PC, #652]
0x0ADC	0x8809    LDRH	R1, [R1, #0]
0x0ADE	0x4351    MULS	R1, R2, R1
0x0AE0	0xB289    UXTH	R1, R1
0x0AE2	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3393 :: 		
0x0AE4	0xF0030107  AND	R1, R3, #7
0x0AE8	0xB2C9    UXTB	R1, R1
0x0AEA	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E689
;__Lib_TFT.c, 3394 :: 		
0x0AEC	0x499E    LDR	R1, [PC, #632]
0x0AEE	0x880A    LDRH	R2, [R1, #0]
0x0AF0	0x9906    LDR	R1, [SP, #24]
0x0AF2	0x1889    ADDS	R1, R1, R2
0x0AF4	0x9106    STR	R1, [SP, #24]
L___Lib_TFT__TFT_Write_Char_E689:
;__Lib_TFT.c, 3395 :: 		
0x0AF6	0x9906    LDR	R1, [SP, #24]
0x0AF8	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3396 :: 		
0x0AFA	0xAC05    ADD	R4, SP, #20
0x0AFC	0x4622    MOV	R2, R4
0x0AFE	0x9906    LDR	R1, [SP, #24]
0x0B00	0x9804    LDR	R0, [SP, #16]
0x0B02	0x4C9A    LDR	R4, [PC, #616]
0x0B04	0x6824    LDR	R4, [R4, #0]
0x0B06	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x0B08	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3397 :: 		
0x0B0A	0x9A05    LDR	R2, [SP, #20]
0x0B0C	0x9904    LDR	R1, [SP, #16]
0x0B0E	0x1889    ADDS	R1, R1, R2
0x0B10	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3398 :: 		
0x0B12	0x9A05    LDR	R2, [SP, #20]
0x0B14	0x9906    LDR	R1, [SP, #24]
0x0B16	0x1A89    SUB	R1, R1, R2
0x0B18	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3400 :: 		
0x0B1A	0x2100    MOVS	R1, #0
0x0B1C	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3401 :: 		
0x0B1E	0x4994    LDR	R1, [PC, #592]
0x0B20	0x7809    LDRB	R1, [R1, #0]
0x0B22	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E974
0x0B24	0x4992    LDR	R1, [PC, #584]
0x0B26	0x7809    LDRB	R1, [R1, #0]
0x0B28	0x2902    CMP	R1, #2
0x0B2A	0xD000    BEQ	L___Lib_TFT__TFT_Write_Char_E973
0x0B2C	0xE08C    B	L___Lib_TFT__TFT_Write_Char_E692
L___Lib_TFT__TFT_Write_Char_E974:
L___Lib_TFT__TFT_Write_Char_E973:
;__Lib_TFT.c, 3402 :: 		
0x0B2E	0x4991    LDR	R1, [PC, #580]
0x0B30	0x8809    LDRH	R1, [R1, #0]
0x0B32	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3403 :: 		
0x0B36	0x2100    MOVS	R1, #0
0x0B38	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x0B3C	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E693:
; ptr start address is: 0 (R0)
0x0B3E	0x498A    LDR	R1, [PC, #552]
0x0B40	0x880A    LDRH	R2, [R1, #0]
0x0B42	0xF89D1009  LDRB	R1, [SP, #9]
0x0B46	0x4291    CMP	R1, R2
0x0B48	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E694
;__Lib_TFT.c, 3404 :: 		
0x0B4C	0x498A    LDR	R1, [PC, #552]
0x0B4E	0x8809    LDRH	R1, [R1, #0]
0x0B50	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3405 :: 		
0x0B54	0x2100    MOVS	R1, #0
0x0B56	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3406 :: 		
0x0B5A	0x2100    MOVS	R1, #0
0x0B5C	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x0B60	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E696:
; ptr start address is: 16 (R4)
0x0B62	0xF89D2027  LDRB	R2, [SP, #39]
0x0B66	0xF89D1008  LDRB	R1, [SP, #8]
0x0B6A	0x4291    CMP	R1, R2
0x0B6C	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E697
;__Lib_TFT.c, 3407 :: 		
0x0B6E	0xF89D100C  LDRB	R1, [SP, #12]
0x0B72	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E977
;__Lib_TFT.c, 3408 :: 		
0x0B74	0x9907    LDR	R1, [SP, #28]
0x0B76	0x1C49    ADDS	R1, R1, #1
0x0B78	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3409 :: 		
0x0B7A	0x9A08    LDR	R2, [SP, #32]
0x0B7C	0x9905    LDR	R1, [SP, #20]
0x0B7E	0x4291    CMP	R1, R2
0x0B80	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E976
;__Lib_TFT.c, 3410 :: 		
0x0B82	0x9A05    LDR	R2, [SP, #20]
0x0B84	0x9907    LDR	R1, [SP, #28]
0x0B86	0x4291    CMP	R1, R2
0x0B88	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E975
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3411 :: 		
0x0B8A	0x2101    MOVS	R1, #1
0x0B8C	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3412 :: 		
0x0B8E	0xAC05    ADD	R4, SP, #20
0x0B90	0x4622    MOV	R2, R4
0x0B92	0x9906    LDR	R1, [SP, #24]
0x0B94	0x9804    LDR	R0, [SP, #16]
0x0B96	0x4C75    LDR	R4, [PC, #468]
0x0B98	0x6824    LDR	R4, [R4, #0]
0x0B9A	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x0B9C	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3413 :: 		
0x0B9E	0x9906    LDR	R1, [SP, #24]
0x0BA0	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3414 :: 		
0x0BA2	0x9A05    LDR	R2, [SP, #20]
0x0BA4	0x9904    LDR	R1, [SP, #16]
0x0BA6	0x1889    ADDS	R1, R1, R2
0x0BA8	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3415 :: 		
0x0BAA	0x9A05    LDR	R2, [SP, #20]
0x0BAC	0x9906    LDR	R1, [SP, #24]
0x0BAE	0x1A89    SUB	R1, R1, R2
0x0BB0	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x0BB2	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3416 :: 		
0x0BB4	0xE000    B	L___Lib_TFT__TFT_Write_Char_E701
L___Lib_TFT__TFT_Write_Char_E975:
;__Lib_TFT.c, 3410 :: 		
0x0BB6	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3416 :: 		
L___Lib_TFT__TFT_Write_Char_E701:
;__Lib_TFT.c, 3417 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x0BB8	0xE000    B	L___Lib_TFT__TFT_Write_Char_E700
L___Lib_TFT__TFT_Write_Char_E976:
;__Lib_TFT.c, 3409 :: 		
0x0BBA	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3417 :: 		
L___Lib_TFT__TFT_Write_Char_E700:
;__Lib_TFT.c, 3418 :: 		
; ptr start address is: 0 (R0)
0x0BBC	0x7801    LDRB	R1, [R0, #0]
0x0BBE	0xF88D1026  STRB	R1, [SP, #38]
0x0BC2	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3419 :: 		
0x0BC4	0x2101    MOVS	R1, #1
0x0BC6	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3420 :: 		
0x0BCA	0xE000    B	L___Lib_TFT__TFT_Write_Char_E699
L___Lib_TFT__TFT_Write_Char_E977:
;__Lib_TFT.c, 3407 :: 		
0x0BCC	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3420 :: 		
L___Lib_TFT__TFT_Write_Char_E699:
;__Lib_TFT.c, 3422 :: 		
; ptr start address is: 0 (R0)
0x0BCE	0xF89D200C  LDRB	R2, [SP, #12]
0x0BD2	0xF89D1026  LDRB	R1, [SP, #38]
0x0BD6	0x4011    ANDS	R1, R2
0x0BD8	0xB2C9    UXTB	R1, R1
0x0BDA	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E702
;__Lib_TFT.c, 3423 :: 		
0x0BDC	0x4967    LDR	R1, [PC, #412]
0x0BDE	0x8809    LDRH	R1, [R1, #0]
0x0BE0	0x9001    STR	R0, [SP, #4]
0x0BE2	0xB28A    UXTH	R2, R1
0x0BE4	0xF8BD100A  LDRH	R1, [SP, #10]
0x0BE8	0xF8BD0024  LDRH	R0, [SP, #36]
0x0BEC	0xF7FFFD58  BL	_TFT_Dot+0
0x0BF0	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3424 :: 		
L___Lib_TFT__TFT_Write_Char_E702:
;__Lib_TFT.c, 3426 :: 		
0x0BF2	0xF8BD1024  LDRH	R1, [SP, #36]
0x0BF6	0x1C49    ADDS	R1, R1, #1
0x0BF8	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3427 :: 		
0x0BFC	0xF89D100C  LDRB	R1, [SP, #12]
0x0C00	0x0049    LSLS	R1, R1, #1
0x0C02	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3406 :: 		
0x0C06	0xF89D1008  LDRB	R1, [SP, #8]
0x0C0A	0x1C49    ADDS	R1, R1, #1
0x0C0C	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3428 :: 		
0x0C10	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x0C12	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E696
L___Lib_TFT__TFT_Write_Char_E697:
;__Lib_TFT.c, 3429 :: 		
; ptr start address is: 16 (R4)
0x0C14	0xF8BD100A  LDRH	R1, [SP, #10]
0x0C18	0x1C49    ADDS	R1, R1, #1
0x0C1A	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3403 :: 		
0x0C1E	0xF89D1009  LDRB	R1, [SP, #9]
0x0C22	0x1C49    ADDS	R1, R1, #1
0x0C24	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3430 :: 		
0x0C28	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x0C2A	0xE788    B	L___Lib_TFT__TFT_Write_Char_E693
L___Lib_TFT__TFT_Write_Char_E694:
;__Lib_TFT.c, 3432 :: 		
0x0C2C	0x4950    LDR	R1, [PC, #320]
0x0C2E	0x7809    LDRB	R1, [R1, #0]
0x0C30	0xB929    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E703
;__Lib_TFT.c, 3433 :: 		
0x0C32	0xF8BD1024  LDRH	R1, [SP, #36]
0x0C36	0x1C4A    ADDS	R2, R1, #1
0x0C38	0x494F    LDR	R1, [PC, #316]
0x0C3A	0x800A    STRH	R2, [R1, #0]
0x0C3C	0xE003    B	L___Lib_TFT__TFT_Write_Char_E704
L___Lib_TFT__TFT_Write_Char_E703:
;__Lib_TFT.c, 3435 :: 		
0x0C3E	0xF8BD200A  LDRH	R2, [SP, #10]
0x0C42	0x494C    LDR	R1, [PC, #304]
0x0C44	0x800A    STRH	R2, [R1, #0]
L___Lib_TFT__TFT_Write_Char_E704:
;__Lib_TFT.c, 3436 :: 		
0x0C46	0xE083    B	L___Lib_TFT__TFT_Write_Char_E705
L___Lib_TFT__TFT_Write_Char_E692:
;__Lib_TFT.c, 3437 :: 		
; ptr start address is: 16 (R4)
0x0C48	0x494B    LDR	R1, [PC, #300]
0x0C4A	0x8809    LDRH	R1, [R1, #0]
0x0C4C	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3438 :: 		
0x0C50	0x2100    MOVS	R1, #0
0x0C52	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x0C56	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E706:
; ptr start address is: 0 (R0)
0x0C58	0x4943    LDR	R1, [PC, #268]
0x0C5A	0x880A    LDRH	R2, [R1, #0]
0x0C5C	0xF89D1009  LDRB	R1, [SP, #9]
0x0C60	0x4291    CMP	R1, R2
0x0C62	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E707
;__Lib_TFT.c, 3439 :: 		
0x0C66	0x4943    LDR	R1, [PC, #268]
0x0C68	0x8809    LDRH	R1, [R1, #0]
0x0C6A	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3440 :: 		
0x0C6E	0x2100    MOVS	R1, #0
0x0C70	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3441 :: 		
0x0C74	0x2100    MOVS	R1, #0
0x0C76	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x0C7A	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E709:
; ptr start address is: 16 (R4)
0x0C7C	0xF89D2027  LDRB	R2, [SP, #39]
0x0C80	0xF89D1008  LDRB	R1, [SP, #8]
0x0C84	0x4291    CMP	R1, R2
0x0C86	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E710
;__Lib_TFT.c, 3442 :: 		
0x0C88	0xF89D100C  LDRB	R1, [SP, #12]
0x0C8C	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E980
;__Lib_TFT.c, 3443 :: 		
0x0C8E	0x9907    LDR	R1, [SP, #28]
0x0C90	0x1C49    ADDS	R1, R1, #1
0x0C92	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3444 :: 		
0x0C94	0x9A08    LDR	R2, [SP, #32]
0x0C96	0x9905    LDR	R1, [SP, #20]
0x0C98	0x4291    CMP	R1, R2
0x0C9A	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E979
;__Lib_TFT.c, 3445 :: 		
0x0C9C	0x9A05    LDR	R2, [SP, #20]
0x0C9E	0x9907    LDR	R1, [SP, #28]
0x0CA0	0x4291    CMP	R1, R2
0x0CA2	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E978
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3446 :: 		
0x0CA4	0x2101    MOVS	R1, #1
0x0CA6	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3447 :: 		
0x0CA8	0xAC05    ADD	R4, SP, #20
0x0CAA	0x4622    MOV	R2, R4
0x0CAC	0x9906    LDR	R1, [SP, #24]
0x0CAE	0x9804    LDR	R0, [SP, #16]
0x0CB0	0x4C2E    LDR	R4, [PC, #184]
0x0CB2	0x6824    LDR	R4, [R4, #0]
0x0CB4	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x0CB6	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3448 :: 		
0x0CB8	0x9906    LDR	R1, [SP, #24]
0x0CBA	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3449 :: 		
0x0CBC	0x9A05    LDR	R2, [SP, #20]
0x0CBE	0x9904    LDR	R1, [SP, #16]
0x0CC0	0x1889    ADDS	R1, R1, R2
0x0CC2	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3450 :: 		
0x0CC4	0x9A05    LDR	R2, [SP, #20]
0x0CC6	0x9906    LDR	R1, [SP, #24]
0x0CC8	0x1A89    SUB	R1, R1, R2
0x0CCA	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x0CCC	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3451 :: 		
0x0CCE	0xE000    B	L___Lib_TFT__TFT_Write_Char_E714
L___Lib_TFT__TFT_Write_Char_E978:
;__Lib_TFT.c, 3445 :: 		
0x0CD0	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3451 :: 		
L___Lib_TFT__TFT_Write_Char_E714:
;__Lib_TFT.c, 3452 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x0CD2	0xE000    B	L___Lib_TFT__TFT_Write_Char_E713
L___Lib_TFT__TFT_Write_Char_E979:
;__Lib_TFT.c, 3444 :: 		
0x0CD4	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3452 :: 		
L___Lib_TFT__TFT_Write_Char_E713:
;__Lib_TFT.c, 3453 :: 		
; ptr start address is: 0 (R0)
0x0CD6	0x7801    LDRB	R1, [R0, #0]
0x0CD8	0xF88D1026  STRB	R1, [SP, #38]
0x0CDC	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3454 :: 		
0x0CDE	0x2101    MOVS	R1, #1
0x0CE0	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3455 :: 		
0x0CE4	0xE000    B	L___Lib_TFT__TFT_Write_Char_E712
L___Lib_TFT__TFT_Write_Char_E980:
;__Lib_TFT.c, 3442 :: 		
0x0CE6	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3455 :: 		
L___Lib_TFT__TFT_Write_Char_E712:
;__Lib_TFT.c, 3457 :: 		
; ptr start address is: 0 (R0)
0x0CE8	0xF89D200C  LDRB	R2, [SP, #12]
0x0CEC	0xF89D1026  LDRB	R1, [SP, #38]
0x0CF0	0x4011    ANDS	R1, R2
0x0CF2	0xB2C9    UXTB	R1, R1
0x0CF4	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E715
;__Lib_TFT.c, 3458 :: 		
0x0CF6	0x4921    LDR	R1, [PC, #132]
0x0CF8	0x8809    LDRH	R1, [R1, #0]
0x0CFA	0x9001    STR	R0, [SP, #4]
0x0CFC	0xB28A    UXTH	R2, R1
0x0CFE	0xF8BD1024  LDRH	R1, [SP, #36]
0x0D02	0xF8BD000A  LDRH	R0, [SP, #10]
0x0D06	0xF7FFFCCB  BL	_TFT_Dot+0
0x0D0A	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3459 :: 		
L___Lib_TFT__TFT_Write_Char_E715:
;__Lib_TFT.c, 3461 :: 		
0x0D0C	0xF8BD1024  LDRH	R1, [SP, #36]
0x0D10	0x1E49    SUBS	R1, R1, #1
0x0D12	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3462 :: 		
0x0D16	0xF89D100C  LDRB	R1, [SP, #12]
0x0D1A	0x0049    LSLS	R1, R1, #1
0x0D1C	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3441 :: 		
0x0D20	0xF89D1008  LDRB	R1, [SP, #8]
0x0D24	0x1C49    ADDS	R1, R1, #1
0x0D26	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3463 :: 		
0x0D2A	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x0D2C	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E709
L___Lib_TFT__TFT_Write_Char_E710:
;__Lib_TFT.c, 3465 :: 		
; ptr start address is: 16 (R4)
0x0D2E	0xF8BD100A  LDRH	R1, [SP, #10]
0x0D32	0x1C49    ADDS	R1, R1, #1
0x0D34	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3438 :: 		
0x0D38	0xF89D1009  LDRB	R1, [SP, #9]
0x0D3C	0x1C49    ADDS	R1, R1, #1
0x0D3E	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3466 :: 		
0x0D42	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x0D44	0xE788    B	L___Lib_TFT__TFT_Write_Char_E706
L___Lib_TFT__TFT_Write_Char_E707:
;__Lib_TFT.c, 3469 :: 		
0x0D46	0xF8BD1024  LDRH	R1, [SP, #36]
0x0D4A	0x1E4A    SUBS	R2, R1, #1
0x0D4C	0x4909    LDR	R1, [PC, #36]
0x0D4E	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 3470 :: 		
L___Lib_TFT__TFT_Write_Char_E705:
;__Lib_TFT.c, 3471 :: 		
L_end__TFT_Write_Char_E:
0x0D50	0xF8DDE000  LDR	LR, [SP, #0]
0x0D54	0xB00A    ADD	SP, SP, #40
0x0D56	0x4770    BX	LR
0x0D58	0x004E2000  	__Lib_TFT__fontFirstChar+0
0x0D5C	0x00542000  	__Lib_TFT__fontLastChar+0
0x0D60	0x00682000  	__Lib_TFT_activeExtFont+0
0x0D64	0x00442000  	__Lib_TFT_headerBuffer+0
0x0D68	0x005C2000  	__Lib_TFT__fontHeight+0
0x0D6C	0x00502000  	_TFT_Get_Ext_Data_Ptr+0
0x0D70	0x00272000  	__Lib_TFT_FontOrientation+0
0x0D74	0x00562000  	__Lib_TFT_y_cord+0
0x0D78	0x005E2000  	__Lib_TFT_x_cord+0
0x0D7C	0x00602000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char_E
__Lib_TFT__TFT_getHeader:
;__Lib_TFT.c, 3325 :: 		
; count start address is: 4 (R1)
; offset start address is: 0 (R0)
0x05FC	0xB085    SUB	SP, SP, #20
0x05FE	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 4 (R1)
; offset end address is: 0 (R0)
; offset start address is: 0 (R0)
; count start address is: 4 (R1)
;__Lib_TFT.c, 3329 :: 		
; ptrH start address is: 20 (R5)
0x0602	0x4D15    LDR	R5, [PC, #84]
; offset end address is: 0 (R0)
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
0x0604	0x4603    MOV	R3, R0
;__Lib_TFT.c, 3330 :: 		
L___Lib_TFT__TFT_getHeader682:
; ptrH start address is: 20 (R5)
; count start address is: 4 (R1)
; offset start address is: 12 (R3)
0x0606	0x2900    CMP	R1, #0
0x0608	0xD922    BLS	L___Lib_TFT__TFT_getHeader683
;__Lib_TFT.c, 3331 :: 		
0x060A	0xAC04    ADD	R4, SP, #16
0x060C	0x9301    STR	R3, [SP, #4]
0x060E	0xF8AD1008  STRH	R1, [SP, #8]
0x0612	0x9503    STR	R5, [SP, #12]
0x0614	0x4622    MOV	R2, R4
0x0616	0x4618    MOV	R0, R3
0x0618	0x4C10    LDR	R4, [PC, #64]
0x061A	0x6824    LDR	R4, [R4, #0]
0x061C	0x47A0    BLX	R4
0x061E	0x9D03    LDR	R5, [SP, #12]
0x0620	0xF8BD1008  LDRH	R1, [SP, #8]
0x0624	0x9B01    LDR	R3, [SP, #4]
; ptr start address is: 16 (R4)
0x0626	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3332 :: 		
; i start address is: 0 (R0)
0x0628	0x2000    MOVS	R0, #0
; ptrH end address is: 20 (R5)
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
L___Lib_TFT__TFT_getHeader684:
; i start address is: 0 (R0)
; ptr start address is: 16 (R4)
; offset start address is: 12 (R3)
; count start address is: 4 (R1)
; ptrH start address is: 20 (R5)
0x062A	0xF8BD2010  LDRH	R2, [SP, #16]
0x062E	0x4290    CMP	R0, R2
0x0630	0xD206    BCS	L___Lib_TFT__TFT_getHeader685
;__Lib_TFT.c, 3333 :: 		
0x0632	0x7822    LDRB	R2, [R4, #0]
0x0634	0x702A    STRB	R2, [R5, #0]
;__Lib_TFT.c, 3334 :: 		
0x0636	0x1C6D    ADDS	R5, R5, #1
;__Lib_TFT.c, 3335 :: 		
0x0638	0x1C64    ADDS	R4, R4, #1
;__Lib_TFT.c, 3332 :: 		
0x063A	0x1C40    ADDS	R0, R0, #1
0x063C	0xB280    UXTH	R0, R0
;__Lib_TFT.c, 3336 :: 		
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
0x063E	0xE7F4    B	L___Lib_TFT__TFT_getHeader684
L___Lib_TFT__TFT_getHeader685:
;__Lib_TFT.c, 3337 :: 		
0x0640	0xF8BD2010  LDRH	R2, [SP, #16]
0x0644	0x1A89    SUB	R1, R1, R2
0x0646	0xB289    UXTH	R1, R1
;__Lib_TFT.c, 3338 :: 		
0x0648	0xF8BD2010  LDRH	R2, [SP, #16]
0x064C	0x189B    ADDS	R3, R3, R2
;__Lib_TFT.c, 3339 :: 		
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
0x064E	0xE7DA    B	L___Lib_TFT__TFT_getHeader682
L___Lib_TFT__TFT_getHeader683:
;__Lib_TFT.c, 3341 :: 		
L_end__TFT_getHeader:
0x0650	0xF8DDE000  LDR	LR, [SP, #0]
0x0654	0xB005    ADD	SP, SP, #20
0x0656	0x4770    BX	LR
0x0658	0x00442000  	__Lib_TFT_headerBuffer+0
0x065C	0x00502000  	_TFT_Get_Ext_Data_Ptr+0
; end of __Lib_TFT__TFT_getHeader
__Lib_TFT__TFT_Write_Char:
;__Lib_TFT.c, 1149 :: 		
; ch start address is: 0 (R0)
0x0F9C	0xB086    SUB	SP, SP, #24
0x0F9E	0xF8CDE000  STR	LR, [SP, #0]
0x0FA2	0xB287    UXTH	R7, R0
; ch end address is: 0 (R0)
; ch start address is: 28 (R7)
;__Lib_TFT.c, 1151 :: 		
;__Lib_TFT.c, 1153 :: 		
; x start address is: 20 (R5)
0x0FA4	0xF2400500  MOVW	R5, #0
;__Lib_TFT.c, 1154 :: 		
; temp start address is: 24 (R6)
0x0FA8	0x2600    MOVS	R6, #0
;__Lib_TFT.c, 1160 :: 		
0x0FAA	0x4972    LDR	R1, [PC, #456]
0x0FAC	0x7809    LDRB	R1, [R1, #0]
0x0FAE	0xB949    CBNZ	R1, L___Lib_TFT__TFT_Write_Char162
;__Lib_TFT.c, 1161 :: 		
0x0FB0	0x4971    LDR	R1, [PC, #452]
0x0FB2	0x2200    MOVS	R2, #0
0x0FB4	0x4608    MOV	R0, R1
0x0FB6	0xF2400100  MOVW	R1, #0
0x0FBA	0xF003FBBF  BL	_TFT_Set_Font+0
;__Lib_TFT.c, 1162 :: 		
0x0FBE	0x2201    MOVS	R2, #1
0x0FC0	0x496C    LDR	R1, [PC, #432]
0x0FC2	0x700A    STRB	R2, [R1, #0]
;__Lib_TFT.c, 1163 :: 		
L___Lib_TFT__TFT_Write_Char162:
;__Lib_TFT.c, 1165 :: 		
0x0FC4	0x496D    LDR	R1, [PC, #436]
0x0FC6	0x8809    LDRH	R1, [R1, #0]
0x0FC8	0x428F    CMP	R7, R1
0x0FCA	0xD200    BCS	L___Lib_TFT__TFT_Write_Char163
; ch end address is: 28 (R7)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1166 :: 		
0x0FCC	0xE0CE    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char163:
;__Lib_TFT.c, 1167 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; ch start address is: 28 (R7)
0x0FCE	0x496C    LDR	R1, [PC, #432]
0x0FD0	0x8809    LDRH	R1, [R1, #0]
0x0FD2	0x428F    CMP	R7, R1
0x0FD4	0xD900    BLS	L___Lib_TFT__TFT_Write_Char164
; ch end address is: 28 (R7)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1168 :: 		
0x0FD6	0xE0C9    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char164:
;__Lib_TFT.c, 1171 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; ch start address is: 28 (R7)
0x0FD8	0x4968    LDR	R1, [PC, #416]
0x0FDA	0x8809    LDRH	R1, [R1, #0]
0x0FDC	0x1A79    SUB	R1, R7, R1
0x0FDE	0xB289    UXTH	R1, R1
; ch end address is: 28 (R7)
0x0FE0	0x008A    LSLS	R2, R1, #2
0x0FE2	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 1172 :: 		
0x0FE4	0x4C67    LDR	R4, [PC, #412]
0x0FE6	0x6821    LDR	R1, [R4, #0]
0x0FE8	0x3108    ADDS	R1, #8
0x0FEA	0x188B    ADDS	R3, R1, R2
;__Lib_TFT.c, 1173 :: 		
0x0FEC	0x7818    LDRB	R0, [R3, #0]
; chWidth start address is: 0 (R0)
;__Lib_TFT.c, 1175 :: 		
0x0FEE	0x1C59    ADDS	R1, R3, #1
0x0FF0	0x7809    LDRB	R1, [R1, #0]
0x0FF2	0xB2CA    UXTB	R2, R1
0x0FF4	0x1C99    ADDS	R1, R3, #2
0x0FF6	0x7809    LDRB	R1, [R1, #0]
0x0FF8	0x0209    LSLS	R1, R1, #8
0x0FFA	0x1852    ADDS	R2, R2, R1
0x0FFC	0x1CD9    ADDS	R1, R3, #3
0x0FFE	0x7809    LDRB	R1, [R1, #0]
0x1000	0x0409    LSLS	R1, R1, #16
0x1002	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 1177 :: 		
0x1004	0x4621    MOV	R1, R4
0x1006	0x6809    LDR	R1, [R1, #0]
0x1008	0x188C    ADDS	R4, R1, R2
; pChBitMap start address is: 16 (R4)
;__Lib_TFT.c, 1179 :: 		
0x100A	0x495F    LDR	R1, [PC, #380]
0x100C	0x7809    LDRB	R1, [R1, #0]
0x100E	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char969
0x1010	0x495D    LDR	R1, [PC, #372]
0x1012	0x7809    LDRB	R1, [R1, #0]
0x1014	0x2902    CMP	R1, #2
0x1016	0xD000    BEQ	L___Lib_TFT__TFT_Write_Char968
0x1018	0xE057    B	L___Lib_TFT__TFT_Write_Char167
L___Lib_TFT__TFT_Write_Char969:
L___Lib_TFT__TFT_Write_Char968:
;__Lib_TFT.c, 1180 :: 		
0x101A	0x495C    LDR	R1, [PC, #368]
; y start address is: 12 (R3)
0x101C	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1181 :: 		
; yCnt start address is: 8 (R2)
0x101E	0x2200    MOVS	R2, #0
; pChBitMap end address is: 16 (R4)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x1020	0x46A0    MOV	R8, R4
0x1022	0xB2AC    UXTH	R4, R5
L___Lib_TFT__TFT_Write_Char168:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; pChBitMap start address is: 32 (R8)
; chWidth start address is: 0 (R0)
; temp start address is: 24 (R6)
; x start address is: 16 (R4)
0x1024	0x495A    LDR	R1, [PC, #360]
0x1026	0x8809    LDRH	R1, [R1, #0]
0x1028	0x428A    CMP	R2, R1
0x102A	0xD244    BCS	L___Lib_TFT__TFT_Write_Char169
; x end address is: 16 (R4)
;__Lib_TFT.c, 1182 :: 		
0x102C	0x4959    LDR	R1, [PC, #356]
; x start address is: 20 (R5)
0x102E	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1183 :: 		
; mask start address is: 28 (R7)
0x1030	0x2700    MOVS	R7, #0
;__Lib_TFT.c, 1184 :: 		
; xCnt start address is: 16 (R4)
0x1032	0x2400    MOVS	R4, #0
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
L___Lib_TFT__TFT_Write_Char171:
; xCnt start address is: 16 (R4)
; mask start address is: 28 (R7)
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 32 (R8)
; y start address is: 12 (R3)
; yCnt start address is: 8 (R2)
0x1034	0x4284    CMP	R4, R0
0x1036	0xD238    BCS	L___Lib_TFT__TFT_Write_Char172
;__Lib_TFT.c, 1185 :: 		
0x1038	0xB92F    CBNZ	R7, L___Lib_TFT__TFT_Write_Char970
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1186 :: 		
0x103A	0xF8986000  LDRB	R6, [R8, #0]
; temp start address is: 24 (R6)
0x103E	0xF1080801  ADD	R8, R8, #1
;__Lib_TFT.c, 1187 :: 		
; mask start address is: 28 (R7)
0x1042	0x2701    MOVS	R7, #1
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1188 :: 		
0x1044	0xE7FF    B	L___Lib_TFT__TFT_Write_Char174
L___Lib_TFT__TFT_Write_Char970:
;__Lib_TFT.c, 1185 :: 		
;__Lib_TFT.c, 1188 :: 		
L___Lib_TFT__TFT_Write_Char174:
;__Lib_TFT.c, 1190 :: 		
; mask start address is: 28 (R7)
; pChBitMap start address is: 32 (R8)
; temp start address is: 24 (R6)
0x1046	0xEA060107  AND	R1, R6, R7, LSL #0
0x104A	0xB2C9    UXTB	R1, R1
0x104C	0xB331    CBZ	R1, L___Lib_TFT__TFT_Write_Char175
;__Lib_TFT.c, 1191 :: 		
0x104E	0x4952    LDR	R1, [PC, #328]
0x1050	0x8809    LDRH	R1, [R1, #0]
0x1052	0xF88D6004  STRB	R6, [SP, #4]
0x1056	0xF8CD8008  STR	R8, [SP, #8]
0x105A	0xF88D700C  STRB	R7, [SP, #12]
0x105E	0xF88D200D  STRB	R2, [SP, #13]
0x1062	0xF8AD300E  STRH	R3, [SP, #14]
0x1066	0xF88D0010  STRB	R0, [SP, #16]
0x106A	0xF8AD5012  STRH	R5, [SP, #18]
0x106E	0xF88D4014  STRB	R4, [SP, #20]
0x1072	0xB28A    UXTH	R2, R1
0x1074	0xB219    SXTH	R1, R3
0x1076	0xB228    SXTH	R0, R5
0x1078	0xF7FFFB12  BL	_TFT_Dot+0
0x107C	0xF89D4014  LDRB	R4, [SP, #20]
0x1080	0xF8BD5012  LDRH	R5, [SP, #18]
0x1084	0xF89D0010  LDRB	R0, [SP, #16]
0x1088	0xF8BD300E  LDRH	R3, [SP, #14]
0x108C	0xF89D200D  LDRB	R2, [SP, #13]
0x1090	0xF89D700C  LDRB	R7, [SP, #12]
0x1094	0xF8DD8008  LDR	R8, [SP, #8]
0x1098	0xF89D6004  LDRB	R6, [SP, #4]
;__Lib_TFT.c, 1192 :: 		
L___Lib_TFT__TFT_Write_Char175:
;__Lib_TFT.c, 1194 :: 		
0x109C	0x1C6D    ADDS	R5, R5, #1
0x109E	0xB2AD    UXTH	R5, R5
;__Lib_TFT.c, 1195 :: 		
0x10A0	0x0079    LSLS	R1, R7, #1
0x10A2	0xB2CF    UXTB	R7, R1
;__Lib_TFT.c, 1184 :: 		
0x10A4	0x1C64    ADDS	R4, R4, #1
0x10A6	0xB2E4    UXTB	R4, R4
;__Lib_TFT.c, 1196 :: 		
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
0x10A8	0xE7C4    B	L___Lib_TFT__TFT_Write_Char171
L___Lib_TFT__TFT_Write_Char172:
;__Lib_TFT.c, 1197 :: 		
0x10AA	0x1C5B    ADDS	R3, R3, #1
0x10AC	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1181 :: 		
0x10AE	0x1C52    ADDS	R2, R2, #1
0x10B0	0xB2D2    UXTB	R2, R2
;__Lib_TFT.c, 1198 :: 		
0x10B2	0xB2AC    UXTH	R4, R5
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; yCnt end address is: 8 (R2)
0x10B4	0xE7B6    B	L___Lib_TFT__TFT_Write_Char168
L___Lib_TFT__TFT_Write_Char169:
;__Lib_TFT.c, 1200 :: 		
; x start address is: 16 (R4)
0x10B6	0x4934    LDR	R1, [PC, #208]
0x10B8	0x7809    LDRB	R1, [R1, #0]
0x10BA	0xB919    CBNZ	R1, L___Lib_TFT__TFT_Write_Char176
; y end address is: 12 (R3)
;__Lib_TFT.c, 1201 :: 		
0x10BC	0x1C62    ADDS	R2, R4, #1
; x end address is: 16 (R4)
0x10BE	0x4935    LDR	R1, [PC, #212]
0x10C0	0x800A    STRH	R2, [R1, #0]
0x10C2	0xE001    B	L___Lib_TFT__TFT_Write_Char177
L___Lib_TFT__TFT_Write_Char176:
;__Lib_TFT.c, 1203 :: 		
; y start address is: 12 (R3)
0x10C4	0x4931    LDR	R1, [PC, #196]
0x10C6	0x800B    STRH	R3, [R1, #0]
; y end address is: 12 (R3)
L___Lib_TFT__TFT_Write_Char177:
;__Lib_TFT.c, 1204 :: 		
0x10C8	0xE050    B	L___Lib_TFT__TFT_Write_Char178
L___Lib_TFT__TFT_Write_Char167:
;__Lib_TFT.c, 1205 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 16 (R4)
0x10CA	0x4932    LDR	R1, [PC, #200]
; y start address is: 12 (R3)
0x10CC	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1206 :: 		
; yCnt start address is: 8 (R2)
0x10CE	0x2200    MOVS	R2, #0
; pChBitMap end address is: 16 (R4)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
L___Lib_TFT__TFT_Write_Char179:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; pChBitMap start address is: 16 (R4)
; chWidth start address is: 0 (R0)
; temp start address is: 24 (R6)
; x start address is: 20 (R5)
0x10D0	0x492F    LDR	R1, [PC, #188]
0x10D2	0x8809    LDRH	R1, [R1, #0]
0x10D4	0x428A    CMP	R2, R1
0x10D6	0xD246    BCS	L___Lib_TFT__TFT_Write_Char180
; x end address is: 20 (R5)
;__Lib_TFT.c, 1207 :: 		
0x10D8	0x492C    LDR	R1, [PC, #176]
; x start address is: 20 (R5)
0x10DA	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1208 :: 		
; mask start address is: 28 (R7)
0x10DC	0x2700    MOVS	R7, #0
;__Lib_TFT.c, 1209 :: 		
; xCnt start address is: 4 (R1)
0x10DE	0x2100    MOVS	R1, #0
; pChBitMap end address is: 16 (R4)
; xCnt end address is: 4 (R1)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; mask end address is: 28 (R7)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x10E0	0x46A0    MOV	R8, R4
0x10E2	0xB2CC    UXTB	R4, R1
L___Lib_TFT__TFT_Write_Char182:
; xCnt start address is: 16 (R4)
; mask start address is: 28 (R7)
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 32 (R8)
; y start address is: 12 (R3)
; yCnt start address is: 8 (R2)
0x10E4	0x4284    CMP	R4, R0
0x10E6	0xD238    BCS	L___Lib_TFT__TFT_Write_Char183
;__Lib_TFT.c, 1210 :: 		
0x10E8	0xB92F    CBNZ	R7, L___Lib_TFT__TFT_Write_Char971
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1211 :: 		
0x10EA	0xF8986000  LDRB	R6, [R8, #0]
; temp start address is: 24 (R6)
0x10EE	0xF1080801  ADD	R8, R8, #1
;__Lib_TFT.c, 1212 :: 		
; mask start address is: 28 (R7)
0x10F2	0x2701    MOVS	R7, #1
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1213 :: 		
0x10F4	0xE7FF    B	L___Lib_TFT__TFT_Write_Char185
L___Lib_TFT__TFT_Write_Char971:
;__Lib_TFT.c, 1210 :: 		
;__Lib_TFT.c, 1213 :: 		
L___Lib_TFT__TFT_Write_Char185:
;__Lib_TFT.c, 1215 :: 		
; mask start address is: 28 (R7)
; pChBitMap start address is: 32 (R8)
; temp start address is: 24 (R6)
0x10F6	0xEA060107  AND	R1, R6, R7, LSL #0
0x10FA	0xB2C9    UXTB	R1, R1
0x10FC	0xB331    CBZ	R1, L___Lib_TFT__TFT_Write_Char186
;__Lib_TFT.c, 1216 :: 		
0x10FE	0x4926    LDR	R1, [PC, #152]
0x1100	0x8809    LDRH	R1, [R1, #0]
0x1102	0xF88D6004  STRB	R6, [SP, #4]
0x1106	0xF8CD8008  STR	R8, [SP, #8]
0x110A	0xF88D700C  STRB	R7, [SP, #12]
0x110E	0xF88D200D  STRB	R2, [SP, #13]
0x1112	0xF8AD300E  STRH	R3, [SP, #14]
0x1116	0xF88D0010  STRB	R0, [SP, #16]
0x111A	0xF8AD5012  STRH	R5, [SP, #18]
0x111E	0xF88D4014  STRB	R4, [SP, #20]
0x1122	0xB28A    UXTH	R2, R1
0x1124	0xB229    SXTH	R1, R5
0x1126	0xB218    SXTH	R0, R3
0x1128	0xF7FFFABA  BL	_TFT_Dot+0
0x112C	0xF89D4014  LDRB	R4, [SP, #20]
0x1130	0xF8BD5012  LDRH	R5, [SP, #18]
0x1134	0xF89D0010  LDRB	R0, [SP, #16]
0x1138	0xF8BD300E  LDRH	R3, [SP, #14]
0x113C	0xF89D200D  LDRB	R2, [SP, #13]
0x1140	0xF89D700C  LDRB	R7, [SP, #12]
0x1144	0xF8DD8008  LDR	R8, [SP, #8]
0x1148	0xF89D6004  LDRB	R6, [SP, #4]
;__Lib_TFT.c, 1217 :: 		
L___Lib_TFT__TFT_Write_Char186:
;__Lib_TFT.c, 1219 :: 		
0x114C	0x1E6D    SUBS	R5, R5, #1
0x114E	0xB2AD    UXTH	R5, R5
;__Lib_TFT.c, 1220 :: 		
0x1150	0x0079    LSLS	R1, R7, #1
0x1152	0xB2CF    UXTB	R7, R1
;__Lib_TFT.c, 1209 :: 		
0x1154	0x1C64    ADDS	R4, R4, #1
0x1156	0xB2E4    UXTB	R4, R4
;__Lib_TFT.c, 1221 :: 		
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
0x1158	0xE7C4    B	L___Lib_TFT__TFT_Write_Char182
L___Lib_TFT__TFT_Write_Char183:
;__Lib_TFT.c, 1223 :: 		
0x115A	0x1C5B    ADDS	R3, R3, #1
0x115C	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1206 :: 		
0x115E	0x1C52    ADDS	R2, R2, #1
0x1160	0xB2D2    UXTB	R2, R2
;__Lib_TFT.c, 1224 :: 		
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x1162	0x4644    MOV	R4, R8
0x1164	0xE7B4    B	L___Lib_TFT__TFT_Write_Char179
L___Lib_TFT__TFT_Write_Char180:
;__Lib_TFT.c, 1227 :: 		
0x1166	0x1E6A    SUBS	R2, R5, #1
; x end address is: 20 (R5)
0x1168	0x4908    LDR	R1, [PC, #32]
0x116A	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 1228 :: 		
L___Lib_TFT__TFT_Write_Char178:
;__Lib_TFT.c, 1229 :: 		
L_end__TFT_Write_Char:
0x116C	0xF8DDE000  LDR	LR, [SP, #0]
0x1170	0xB006    ADD	SP, SP, #24
0x1172	0x4770    BX	LR
0x1174	0x00072000  	__Lib_TFT_FontInitialized+0
0x1178	0x79220000  	_TFT_defaultFont+0
0x117C	0x004E2000  	__Lib_TFT__fontFirstChar+0
0x1180	0x00542000  	__Lib_TFT__fontLastChar+0
0x1184	0x00582000  	__Lib_TFT__font+0
0x1188	0x00272000  	__Lib_TFT_FontOrientation+0
0x118C	0x00562000  	__Lib_TFT_y_cord+0
0x1190	0x005C2000  	__Lib_TFT__fontHeight+0
0x1194	0x005E2000  	__Lib_TFT_x_cord+0
0x1198	0x00602000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char
_TFT_Image:
;__Lib_TFT.c, 1635 :: 		
; stretch start address is: 12 (R3)
; image start address is: 8 (R2)
; top start address is: 4 (R1)
; left start address is: 0 (R0)
0x47D0	0xB081    SUB	SP, SP, #4
0x47D2	0xF8CDE000  STR	LR, [SP, #0]
; stretch end address is: 12 (R3)
; image end address is: 8 (R2)
; top end address is: 4 (R1)
; left end address is: 0 (R0)
; left start address is: 0 (R0)
; top start address is: 4 (R1)
; image start address is: 8 (R2)
; stretch start address is: 12 (R3)
;__Lib_TFT.c, 1639 :: 		
0x47D6	0x4C12    LDR	R4, [PC, #72]
0x47D8	0x8824    LDRH	R4, [R4, #0]
0x47DA	0x42A0    CMP	R0, R4
0x47DC	0xD300    BCC	L_TFT_Image293
; left end address is: 0 (R0)
; top end address is: 4 (R1)
; image end address is: 8 (R2)
; stretch end address is: 12 (R3)
;__Lib_TFT.c, 1640 :: 		
0x47DE	0xE01B    B	L_end_TFT_Image
L_TFT_Image293:
;__Lib_TFT.c, 1641 :: 		
; stretch start address is: 12 (R3)
; image start address is: 8 (R2)
; top start address is: 4 (R1)
; left start address is: 0 (R0)
0x47E0	0x4C10    LDR	R4, [PC, #64]
0x47E2	0x8824    LDRH	R4, [R4, #0]
0x47E4	0x42A1    CMP	R1, R4
0x47E6	0xD300    BCC	L_TFT_Image294
; left end address is: 0 (R0)
; top end address is: 4 (R1)
; image end address is: 8 (R2)
; stretch end address is: 12 (R3)
;__Lib_TFT.c, 1642 :: 		
0x47E8	0xE016    B	L_end_TFT_Image
L_TFT_Image294:
;__Lib_TFT.c, 1645 :: 		
; stretch start address is: 12 (R3)
; image start address is: 8 (R2)
; top start address is: 4 (R1)
; left start address is: 0 (R0)
0x47EA	0x1C54    ADDS	R4, R2, #1
0x47EC	0x7824    LDRB	R4, [R4, #0]
; colorDepth start address is: 16 (R4)
;__Lib_TFT.c, 1647 :: 		
0x47EE	0xE00B    B	L_TFT_Image295
; colorDepth end address is: 16 (R4)
;__Lib_TFT.c, 1648 :: 		
L_TFT_Image297:
;__Lib_TFT.c, 1649 :: 		
; stretch end address is: 12 (R3)
; image end address is: 8 (R2)
; top end address is: 4 (R1)
; left end address is: 0 (R0)
0x47F0	0xF7FCFAC6  BL	__Lib_TFT_TFT_Image1bpp+0
;__Lib_TFT.c, 1650 :: 		
0x47F4	0xE010    B	L_TFT_Image296
;__Lib_TFT.c, 1651 :: 		
L_TFT_Image298:
;__Lib_TFT.c, 1652 :: 		
; stretch start address is: 12 (R3)
; image start address is: 8 (R2)
; top start address is: 4 (R1)
; left start address is: 0 (R0)
; stretch end address is: 12 (R3)
; image end address is: 8 (R2)
; top end address is: 4 (R1)
; left end address is: 0 (R0)
0x47F6	0xF7FCFEAB  BL	__Lib_TFT_TFT_Image4bpp+0
;__Lib_TFT.c, 1653 :: 		
0x47FA	0xE00D    B	L_TFT_Image296
;__Lib_TFT.c, 1654 :: 		
L_TFT_Image299:
;__Lib_TFT.c, 1655 :: 		
; stretch start address is: 12 (R3)
; image start address is: 8 (R2)
; top start address is: 4 (R1)
; left start address is: 0 (R0)
; stretch end address is: 12 (R3)
; image end address is: 8 (R2)
; top end address is: 4 (R1)
; left end address is: 0 (R0)
0x47FC	0xF7FDF9AC  BL	__Lib_TFT_TFT_Image8bpp+0
;__Lib_TFT.c, 1656 :: 		
0x4800	0xE00A    B	L_TFT_Image296
;__Lib_TFT.c, 1657 :: 		
L_TFT_Image300:
;__Lib_TFT.c, 1658 :: 		
; stretch start address is: 12 (R3)
; image start address is: 8 (R2)
; top start address is: 4 (R1)
; left start address is: 0 (R0)
; stretch end address is: 12 (R3)
; image end address is: 8 (R2)
; top end address is: 4 (R1)
; left end address is: 0 (R0)
0x4802	0xF7FDF8D1  BL	__Lib_TFT_TFT_Image16bpp+0
;__Lib_TFT.c, 1659 :: 		
0x4806	0xE007    B	L_TFT_Image296
;__Lib_TFT.c, 1660 :: 		
L_TFT_Image295:
; colorDepth start address is: 16 (R4)
; stretch start address is: 12 (R3)
; image start address is: 8 (R2)
; top start address is: 4 (R1)
; left start address is: 0 (R0)
0x4808	0x2C01    CMP	R4, #1
0x480A	0xD0F1    BEQ	L_TFT_Image297
0x480C	0x2C04    CMP	R4, #4
0x480E	0xD0F2    BEQ	L_TFT_Image298
0x4810	0x2C08    CMP	R4, #8
0x4812	0xD0F3    BEQ	L_TFT_Image299
0x4814	0x2C10    CMP	R4, #16
0x4816	0xD0F4    BEQ	L_TFT_Image300
; left end address is: 0 (R0)
; top end address is: 4 (R1)
; image end address is: 8 (R2)
; stretch end address is: 12 (R3)
; colorDepth end address is: 16 (R4)
L_TFT_Image296:
;__Lib_TFT.c, 1661 :: 		
L_end_TFT_Image:
0x4818	0xF8DDE000  LDR	LR, [SP, #0]
0x481C	0xB001    ADD	SP, SP, #4
0x481E	0x4770    BX	LR
0x4820	0x00622000  	_TFT_DISP_WIDTH+0
0x4824	0x00642000  	_TFT_DISP_HEIGHT+0
; end of _TFT_Image
__Lib_TFT_TFT_Image1bpp:
;__Lib_TFT.c, 1331 :: 		
; image start address is: 8 (R2)
0x0D80	0xB08D    SUB	SP, SP, #52
0x0D82	0xF8CDE000  STR	LR, [SP, #0]
0x0D86	0xF8AD0028  STRH	R0, [SP, #40]
0x0D8A	0x4610    MOV	R0, R2
0x0D8C	0xF8AD102C  STRH	R1, [SP, #44]
0x0D90	0xF88D3030  STRB	R3, [SP, #48]
; image end address is: 8 (R2)
; image start address is: 0 (R0)
;__Lib_TFT.c, 1344 :: 		
0x0D94	0x1C85    ADDS	R5, R0, #2
; image end address is: 0 (R0)
;__Lib_TFT.c, 1345 :: 		
0x0D96	0x782C    LDRB	R4, [R5, #0]
0x0D98	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 1346 :: 		
0x0D9C	0x1C6E    ADDS	R6, R5, #1
;__Lib_TFT.c, 1347 :: 		
0x0D9E	0x7834    LDRB	R4, [R6, #0]
0x0DA0	0x0225    LSLS	R5, R4, #8
0x0DA2	0xB2AD    UXTH	R5, R5
0x0DA4	0xF8BD400C  LDRH	R4, [SP, #12]
0x0DA8	0x1964    ADDS	R4, R4, R5
0x0DAA	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 1349 :: 		
0x0DAE	0x1C75    ADDS	R5, R6, #1
;__Lib_TFT.c, 1350 :: 		
0x0DB0	0x782C    LDRB	R4, [R5, #0]
0x0DB2	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 1351 :: 		
0x0DB6	0x1C6E    ADDS	R6, R5, #1
;__Lib_TFT.c, 1352 :: 		
0x0DB8	0x7834    LDRB	R4, [R6, #0]
0x0DBA	0x0225    LSLS	R5, R4, #8
0x0DBC	0xB2AD    UXTH	R5, R5
0x0DBE	0xF8BD400A  LDRH	R4, [SP, #10]
0x0DC2	0x1964    ADDS	R4, R4, R5
0x0DC4	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 1354 :: 		
0x0DC8	0x1C74    ADDS	R4, R6, #1
0x0DCA	0x9408    STR	R4, [SP, #32]
;__Lib_TFT.c, 1355 :: 		
0x0DCC	0xAE06    ADD	R6, SP, #24
0x0DCE	0x7824    LDRB	R4, [R4, #0]
0x0DD0	0x8034    STRH	R4, [R6, #0]
;__Lib_TFT.c, 1356 :: 		
0x0DD2	0x9C08    LDR	R4, [SP, #32]
0x0DD4	0x1C64    ADDS	R4, R4, #1
0x0DD6	0x9408    STR	R4, [SP, #32]
;__Lib_TFT.c, 1357 :: 		
0x0DD8	0x7824    LDRB	R4, [R4, #0]
0x0DDA	0x0225    LSLS	R5, R4, #8
0x0DDC	0xB2AD    UXTH	R5, R5
0x0DDE	0x8834    LDRH	R4, [R6, #0]
0x0DE0	0x1964    ADDS	R4, R4, R5
0x0DE2	0x8034    STRH	R4, [R6, #0]
;__Lib_TFT.c, 1359 :: 		
0x0DE4	0x9C08    LDR	R4, [SP, #32]
0x0DE6	0x1C64    ADDS	R4, R4, #1
0x0DE8	0x9408    STR	R4, [SP, #32]
;__Lib_TFT.c, 1360 :: 		
0x0DEA	0x1CB5    ADDS	R5, R6, #2
0x0DEC	0x7824    LDRB	R4, [R4, #0]
0x0DEE	0x802C    STRH	R4, [R5, #0]
;__Lib_TFT.c, 1361 :: 		
0x0DF0	0x9C08    LDR	R4, [SP, #32]
0x0DF2	0x1C64    ADDS	R4, R4, #1
0x0DF4	0x9408    STR	R4, [SP, #32]
;__Lib_TFT.c, 1362 :: 		
0x0DF6	0x1CB6    ADDS	R6, R6, #2
0x0DF8	0x7824    LDRB	R4, [R4, #0]
0x0DFA	0x0225    LSLS	R5, R4, #8
0x0DFC	0xB2AD    UXTH	R5, R5
0x0DFE	0x8834    LDRH	R4, [R6, #0]
0x0E00	0x1964    ADDS	R4, R4, R5
0x0E02	0x8034    STRH	R4, [R6, #0]
;__Lib_TFT.c, 1364 :: 		
0x0E04	0x9C08    LDR	R4, [SP, #32]
0x0E06	0x1C64    ADDS	R4, R4, #1
0x0E08	0x9408    STR	R4, [SP, #32]
;__Lib_TFT.c, 1366 :: 		
0x0E0A	0xF8BD5028  LDRH	R5, [SP, #40]
0x0E0E	0x4C5D    LDR	R4, [PC, #372]
0x0E10	0x8824    LDRH	R4, [R4, #0]
0x0E12	0x1B64    SUB	R4, R4, R5
0x0E14	0xF8AD400E  STRH	R4, [SP, #14]
;__Lib_TFT.c, 1367 :: 		
0x0E18	0xF8BD502C  LDRH	R5, [SP, #44]
0x0E1C	0x4C5A    LDR	R4, [PC, #360]
0x0E1E	0x8824    LDRH	R4, [R4, #0]
0x0E20	0x1B64    SUB	R4, R4, R5
0x0E22	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_TFT.c, 1369 :: 		
0x0E26	0x2500    MOVS	R5, #0
0x0E28	0xB26D    SXTB	R5, R5
0x0E2A	0x4C58    LDR	R4, [PC, #352]
0x0E2C	0x6025    STR	R5, [R4, #0]
;__Lib_TFT.c, 1370 :: 		
0x0E2E	0x2400    MOVS	R4, #0
0x0E30	0xF8AD4014  STRH	R4, [SP, #20]
L___Lib_TFT_TFT_Image1bpp210:
0x0E34	0xF8BD500C  LDRH	R5, [SP, #12]
0x0E38	0xF8BD4014  LDRH	R4, [SP, #20]
0x0E3C	0x42AC    CMP	R4, R5
0x0E3E	0xF0808098  BCS	L___Lib_TFT_TFT_Image1bpp211
;__Lib_TFT.c, 1371 :: 		
0x0E42	0x9C08    LDR	R4, [SP, #32]
0x0E44	0x9409    STR	R4, [SP, #36]
;__Lib_TFT.c, 1372 :: 		
0x0E46	0xF8BD5010  LDRH	R5, [SP, #16]
0x0E4A	0xF8BD4014  LDRH	R4, [SP, #20]
0x0E4E	0x42AC    CMP	R4, R5
0x0E50	0xF2008089  BHI	L___Lib_TFT_TFT_Image1bpp983
0x0E54	0x4C4C    LDR	R4, [PC, #304]
0x0E56	0x8825    LDRH	R5, [R4, #0]
0x0E58	0xF8BD402C  LDRH	R4, [SP, #44]
0x0E5C	0x42AC    CMP	R4, R5
0x0E5E	0xF0808082  BCS	L___Lib_TFT_TFT_Image1bpp982
L___Lib_TFT_TFT_Image1bpp981:
;__Lib_TFT.c, 1373 :: 		
0x0E62	0x2400    MOVS	R4, #0
0x0E64	0xF88D4017  STRB	R4, [SP, #23]
L___Lib_TFT_TFT_Image1bpp216:
0x0E68	0xF89D5030  LDRB	R5, [SP, #48]
0x0E6C	0xF89D4017  LDRB	R4, [SP, #23]
0x0E70	0x42AC    CMP	R4, R5
0x0E72	0xF0808078  BCS	L___Lib_TFT_TFT_Image1bpp217
;__Lib_TFT.c, 1374 :: 		
0x0E76	0x9C09    LDR	R4, [SP, #36]
0x0E78	0x9408    STR	R4, [SP, #32]
;__Lib_TFT.c, 1375 :: 		
0x0E7A	0xF000FB31  BL	__Lib_TFT_Is_SSD1963_Set+0
0x0E7E	0xB198    CBZ	R0, L___Lib_TFT_TFT_Image1bpp219
;__Lib_TFT.c, 1376 :: 		
0x0E80	0xF89D5030  LDRB	R5, [SP, #48]
0x0E84	0xF8BD400A  LDRH	R4, [SP, #10]
0x0E88	0x4365    MULS	R5, R4, R5
0x0E8A	0xB2AD    UXTH	R5, R5
0x0E8C	0xF8BD4028  LDRH	R4, [SP, #40]
0x0E90	0x1964    ADDS	R4, R4, R5
0x0E92	0xF8BD302C  LDRH	R3, [SP, #44]
0x0E96	0xB2A2    UXTH	R2, R4
0x0E98	0xF8BD102C  LDRH	R1, [SP, #44]
0x0E9C	0xF8BD0028  LDRH	R0, [SP, #40]
0x0EA0	0x4C3B    LDR	R4, [PC, #236]
0x0EA2	0x6824    LDR	R4, [R4, #0]
0x0EA4	0x47A0    BLX	R4
0x0EA6	0xE006    B	L___Lib_TFT_TFT_Image1bpp220
L___Lib_TFT_TFT_Image1bpp219:
;__Lib_TFT.c, 1378 :: 		
0x0EA8	0xF8BD102C  LDRH	R1, [SP, #44]
0x0EAC	0xF8BD0028  LDRH	R0, [SP, #40]
0x0EB0	0x4C38    LDR	R4, [PC, #224]
0x0EB2	0x6824    LDR	R4, [R4, #0]
0x0EB4	0x47A0    BLX	R4
L___Lib_TFT_TFT_Image1bpp220:
;__Lib_TFT.c, 1379 :: 		
0x0EB6	0x2400    MOVS	R4, #0
0x0EB8	0xF88D401C  STRB	R4, [SP, #28]
;__Lib_TFT.c, 1380 :: 		
0x0EBC	0x2400    MOVS	R4, #0
0x0EBE	0xF8AD4012  STRH	R4, [SP, #18]
L___Lib_TFT_TFT_Image1bpp221:
0x0EC2	0xF8BD500A  LDRH	R5, [SP, #10]
0x0EC6	0xF8BD4012  LDRH	R4, [SP, #18]
0x0ECA	0x42AC    CMP	R4, R5
0x0ECC	0xD240    BCS	L___Lib_TFT_TFT_Image1bpp222
;__Lib_TFT.c, 1382 :: 		
0x0ECE	0xF89D401C  LDRB	R4, [SP, #28]
0x0ED2	0xB94C    CBNZ	R4, L___Lib_TFT_TFT_Image1bpp224
;__Lib_TFT.c, 1383 :: 		
0x0ED4	0x9C08    LDR	R4, [SP, #32]
0x0ED6	0x7824    LDRB	R4, [R4, #0]
0x0ED8	0xF88D4008  STRB	R4, [SP, #8]
;__Lib_TFT.c, 1384 :: 		
0x0EDC	0x9C08    LDR	R4, [SP, #32]
0x0EDE	0x1C64    ADDS	R4, R4, #1
0x0EE0	0x9408    STR	R4, [SP, #32]
;__Lib_TFT.c, 1385 :: 		
0x0EE2	0x2480    MOVS	R4, #128
0x0EE4	0xF88D401C  STRB	R4, [SP, #28]
;__Lib_TFT.c, 1386 :: 		
L___Lib_TFT_TFT_Image1bpp224:
;__Lib_TFT.c, 1388 :: 		
0x0EE8	0xF89D5008  LDRB	R5, [SP, #8]
0x0EEC	0xF89D401C  LDRB	R4, [SP, #28]
0x0EF0	0x402C    ANDS	R4, R5
0x0EF2	0xB2E4    UXTB	R4, R4
0x0EF4	0xB11C    CBZ	R4, L___Lib_TFT_TFT_Image1bpp225
;__Lib_TFT.c, 1389 :: 		
0x0EF6	0xAC06    ADD	R4, SP, #24
0x0EF8	0x1CA4    ADDS	R4, R4, #2
0x0EFA	0x8820    LDRH	R0, [R4, #0]
; color start address is: 0 (R0)
;__Lib_TFT.c, 1390 :: 		
; color end address is: 0 (R0)
0x0EFC	0xE001    B	L___Lib_TFT_TFT_Image1bpp226
L___Lib_TFT_TFT_Image1bpp225:
;__Lib_TFT.c, 1391 :: 		
0x0EFE	0xAC06    ADD	R4, SP, #24
0x0F00	0x8820    LDRH	R0, [R4, #0]
; color start address is: 0 (R0)
; color end address is: 0 (R0)
;__Lib_TFT.c, 1392 :: 		
L___Lib_TFT_TFT_Image1bpp226:
;__Lib_TFT.c, 1394 :: 		
; color start address is: 0 (R0)
0x0F02	0xF8BD500E  LDRH	R5, [SP, #14]
0x0F06	0xF8BD4012  LDRH	R4, [SP, #18]
0x0F0A	0x42AC    CMP	R4, R5
0x0F0C	0xD815    BHI	L___Lib_TFT_TFT_Image1bpp227
;__Lib_TFT.c, 1395 :: 		
0x0F0E	0x2400    MOVS	R4, #0
0x0F10	0xF88D4016  STRB	R4, [SP, #22]
L___Lib_TFT_TFT_Image1bpp228:
; color start address is: 0 (R0)
; color end address is: 0 (R0)
0x0F14	0xF89D5030  LDRB	R5, [SP, #48]
0x0F18	0xF89D4016  LDRB	R4, [SP, #22]
0x0F1C	0x42AC    CMP	R4, R5
0x0F1E	0xD20C    BCS	L___Lib_TFT_TFT_Image1bpp229
; color end address is: 0 (R0)
;__Lib_TFT.c, 1396 :: 		
; color start address is: 0 (R0)
0x0F20	0xF8AD0004  STRH	R0, [SP, #4]
0x0F24	0x4C1C    LDR	R4, [PC, #112]
0x0F26	0x6824    LDR	R4, [R4, #0]
0x0F28	0x47A0    BLX	R4
0x0F2A	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 1395 :: 		
0x0F2E	0xF89D4016  LDRB	R4, [SP, #22]
0x0F32	0x1C64    ADDS	R4, R4, #1
0x0F34	0xF88D4016  STRB	R4, [SP, #22]
;__Lib_TFT.c, 1397 :: 		
; color end address is: 0 (R0)
0x0F38	0xE7EC    B	L___Lib_TFT_TFT_Image1bpp228
L___Lib_TFT_TFT_Image1bpp229:
L___Lib_TFT_TFT_Image1bpp227:
;__Lib_TFT.c, 1399 :: 		
0x0F3A	0xF89D401C  LDRB	R4, [SP, #28]
0x0F3E	0x0864    LSRS	R4, R4, #1
0x0F40	0xF88D401C  STRB	R4, [SP, #28]
;__Lib_TFT.c, 1380 :: 		
0x0F44	0xF8BD4012  LDRH	R4, [SP, #18]
0x0F48	0x1C64    ADDS	R4, R4, #1
0x0F4A	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 1400 :: 		
0x0F4E	0xE7B8    B	L___Lib_TFT_TFT_Image1bpp221
L___Lib_TFT_TFT_Image1bpp222:
;__Lib_TFT.c, 1401 :: 		
0x0F50	0xF8BD402C  LDRH	R4, [SP, #44]
0x0F54	0x1C64    ADDS	R4, R4, #1
0x0F56	0xF8AD402C  STRH	R4, [SP, #44]
;__Lib_TFT.c, 1373 :: 		
0x0F5A	0xF89D4017  LDRB	R4, [SP, #23]
0x0F5E	0x1C64    ADDS	R4, R4, #1
0x0F60	0xF88D4017  STRB	R4, [SP, #23]
;__Lib_TFT.c, 1402 :: 		
0x0F64	0xE780    B	L___Lib_TFT_TFT_Image1bpp216
L___Lib_TFT_TFT_Image1bpp217:
;__Lib_TFT.c, 1372 :: 		
L___Lib_TFT_TFT_Image1bpp983:
L___Lib_TFT_TFT_Image1bpp982:
;__Lib_TFT.c, 1370 :: 		
0x0F66	0xF8BD4014  LDRH	R4, [SP, #20]
0x0F6A	0x1C64    ADDS	R4, R4, #1
0x0F6C	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 1403 :: 		
0x0F70	0xE760    B	L___Lib_TFT_TFT_Image1bpp210
L___Lib_TFT_TFT_Image1bpp211:
;__Lib_TFT.c, 1404 :: 		
0x0F72	0x2501    MOVS	R5, #1
0x0F74	0xB26D    SXTB	R5, R5
0x0F76	0x4C05    LDR	R4, [PC, #20]
0x0F78	0x6025    STR	R5, [R4, #0]
;__Lib_TFT.c, 1405 :: 		
L_end_TFT_Image1bpp:
0x0F7A	0xF8DDE000  LDR	LR, [SP, #0]
0x0F7E	0xB00D    ADD	SP, SP, #52
0x0F80	0x4770    BX	LR
0x0F82	0xBF00    NOP
0x0F84	0x00622000  	_TFT_DISP_WIDTH+0
0x0F88	0x00642000  	_TFT_DISP_HEIGHT+0
0x0F8C	0x01BC4223  	TFT_CS+0
0x0F90	0x006C2000  	_TFT_SSD1963_Set_Address_Ptr+0
0x0F94	0x00702000  	_TFT_Set_Address_Ptr+0
0x0F98	0x00742000  	_TFT_Write_Data_Ptr+0
; end of __Lib_TFT_TFT_Image1bpp
__Lib_TFT_TFT_Image4bpp:
;__Lib_TFT.c, 1417 :: 		
; image start address is: 8 (R2)
0x1550	0xB093    SUB	SP, SP, #76
0x1552	0xF8CDE000  STR	LR, [SP, #0]
0x1556	0xF8AD0040  STRH	R0, [SP, #64]
0x155A	0x4610    MOV	R0, R2
0x155C	0xF8AD1044  STRH	R1, [SP, #68]
0x1560	0xF88D3048  STRB	R3, [SP, #72]
; image end address is: 8 (R2)
; image start address is: 0 (R0)
;__Lib_TFT.c, 1429 :: 		
0x1564	0x1C85    ADDS	R5, R0, #2
; image end address is: 0 (R0)
;__Lib_TFT.c, 1430 :: 		
0x1566	0x782C    LDRB	R4, [R5, #0]
0x1568	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 1431 :: 		
0x156C	0x1C6E    ADDS	R6, R5, #1
;__Lib_TFT.c, 1432 :: 		
0x156E	0x7834    LDRB	R4, [R6, #0]
0x1570	0x0225    LSLS	R5, R4, #8
0x1572	0xB2AD    UXTH	R5, R5
0x1574	0xF8BD400A  LDRH	R4, [SP, #10]
0x1578	0x1964    ADDS	R4, R4, R5
0x157A	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 1434 :: 		
0x157E	0x1C75    ADDS	R5, R6, #1
;__Lib_TFT.c, 1435 :: 		
0x1580	0x782C    LDRB	R4, [R5, #0]
0x1582	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 1436 :: 		
0x1586	0x1C6E    ADDS	R6, R5, #1
;__Lib_TFT.c, 1437 :: 		
0x1588	0x7834    LDRB	R4, [R6, #0]
0x158A	0x0225    LSLS	R5, R4, #8
0x158C	0xB2AD    UXTH	R5, R5
0x158E	0xF8BD4008  LDRH	R4, [SP, #8]
0x1592	0x1964    ADDS	R4, R4, R5
0x1594	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 1439 :: 		
0x1598	0x1C74    ADDS	R4, R6, #1
0x159A	0x940E    STR	R4, [SP, #56]
;__Lib_TFT.c, 1441 :: 		
0x159C	0xF8BD5040  LDRH	R5, [SP, #64]
0x15A0	0x4C68    LDR	R4, [PC, #416]
0x15A2	0x8824    LDRH	R4, [R4, #0]
0x15A4	0x1B64    SUB	R4, R4, R5
0x15A6	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_TFT.c, 1442 :: 		
0x15AA	0xF8BD5044  LDRH	R5, [SP, #68]
0x15AE	0x4C66    LDR	R4, [PC, #408]
0x15B0	0x8824    LDRH	R4, [R4, #0]
0x15B2	0x1B64    SUB	R4, R4, R5
0x15B4	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 1445 :: 		
; counter start address is: 40 (R10)
0x15B8	0xF2400A00  MOVW	R10, #0
; counter end address is: 40 (R10)
0x15BC	0xFA1FF08A  UXTH	R0, R10
L___Lib_TFT_TFT_Image4bpp231:
; counter start address is: 0 (R0)
0x15C0	0x2810    CMP	R0, #16
0x15C2	0xD217    BCS	L___Lib_TFT_TFT_Image4bpp232
;__Lib_TFT.c, 1446 :: 		
0x15C4	0xAE06    ADD	R6, SP, #24
0x15C6	0x0044    LSLS	R4, R0, #1
0x15C8	0x1935    ADDS	R5, R6, R4
0x15CA	0x9C0E    LDR	R4, [SP, #56]
0x15CC	0x7824    LDRB	R4, [R4, #0]
0x15CE	0x802C    STRH	R4, [R5, #0]
;__Lib_TFT.c, 1447 :: 		
0x15D0	0x9C0E    LDR	R4, [SP, #56]
0x15D2	0x1C65    ADDS	R5, R4, #1
0x15D4	0x950E    STR	R5, [SP, #56]
;__Lib_TFT.c, 1448 :: 		
0x15D6	0x0044    LSLS	R4, R0, #1
0x15D8	0x1936    ADDS	R6, R6, R4
0x15DA	0x782C    LDRB	R4, [R5, #0]
0x15DC	0x0225    LSLS	R5, R4, #8
0x15DE	0xB2AD    UXTH	R5, R5
0x15E0	0x8834    LDRH	R4, [R6, #0]
0x15E2	0x1964    ADDS	R4, R4, R5
0x15E4	0x8034    STRH	R4, [R6, #0]
;__Lib_TFT.c, 1449 :: 		
0x15E6	0x9C0E    LDR	R4, [SP, #56]
0x15E8	0x1C64    ADDS	R4, R4, #1
0x15EA	0x940E    STR	R4, [SP, #56]
;__Lib_TFT.c, 1445 :: 		
0x15EC	0x1C44    ADDS	R4, R0, #1
; counter end address is: 0 (R0)
; counter start address is: 4 (R1)
0x15EE	0xB2A1    UXTH	R1, R4
;__Lib_TFT.c, 1450 :: 		
0x15F0	0xB288    UXTH	R0, R1
; counter end address is: 4 (R1)
0x15F2	0xE7E5    B	L___Lib_TFT_TFT_Image4bpp231
L___Lib_TFT_TFT_Image4bpp232:
;__Lib_TFT.c, 1452 :: 		
0x15F4	0x2500    MOVS	R5, #0
0x15F6	0xB26D    SXTB	R5, R5
0x15F8	0x4C54    LDR	R4, [PC, #336]
0x15FA	0x6025    STR	R5, [R4, #0]
;__Lib_TFT.c, 1454 :: 		
0x15FC	0x2400    MOVS	R4, #0
0x15FE	0xF8AD400E  STRH	R4, [SP, #14]
L___Lib_TFT_TFT_Image4bpp234:
0x1602	0xF8BD500A  LDRH	R5, [SP, #10]
0x1606	0xF8BD400E  LDRH	R4, [SP, #14]
0x160A	0x42AC    CMP	R4, R5
0x160C	0xF0808092  BCS	L___Lib_TFT_TFT_Image4bpp235
;__Lib_TFT.c, 1455 :: 		
0x1610	0x9C0E    LDR	R4, [SP, #56]
0x1612	0x940F    STR	R4, [SP, #60]
;__Lib_TFT.c, 1456 :: 		
0x1614	0xF8BD5012  LDRH	R5, [SP, #18]
0x1618	0xF8BD400E  LDRH	R4, [SP, #14]
0x161C	0x42AC    CMP	R4, R5
0x161E	0xF2008083  BHI	L___Lib_TFT_TFT_Image4bpp986
0x1622	0x4C49    LDR	R4, [PC, #292]
0x1624	0x8825    LDRH	R5, [R4, #0]
0x1626	0xF8BD4044  LDRH	R4, [SP, #68]
0x162A	0x42AC    CMP	R4, R5
0x162C	0xF080807C  BCS	L___Lib_TFT_TFT_Image4bpp985
L___Lib_TFT_TFT_Image4bpp984:
;__Lib_TFT.c, 1457 :: 		
0x1630	0x2400    MOVS	R4, #0
0x1632	0xF88D4016  STRB	R4, [SP, #22]
L___Lib_TFT_TFT_Image4bpp240:
0x1636	0xF89D5048  LDRB	R5, [SP, #72]
0x163A	0xF89D4016  LDRB	R4, [SP, #22]
0x163E	0x42AC    CMP	R4, R5
0x1640	0xF0808072  BCS	L___Lib_TFT_TFT_Image4bpp241
;__Lib_TFT.c, 1458 :: 		
0x1644	0x9C0F    LDR	R4, [SP, #60]
0x1646	0x940E    STR	R4, [SP, #56]
;__Lib_TFT.c, 1459 :: 		
0x1648	0xF7FFFF4A  BL	__Lib_TFT_Is_SSD1963_Set+0
0x164C	0xB198    CBZ	R0, L___Lib_TFT_TFT_Image4bpp243
;__Lib_TFT.c, 1460 :: 		
0x164E	0xF89D5048  LDRB	R5, [SP, #72]
0x1652	0xF8BD4008  LDRH	R4, [SP, #8]
0x1656	0x4365    MULS	R5, R4, R5
0x1658	0xB2AD    UXTH	R5, R5
0x165A	0xF8BD4040  LDRH	R4, [SP, #64]
0x165E	0x1964    ADDS	R4, R4, R5
0x1660	0xF8BD3044  LDRH	R3, [SP, #68]
0x1664	0xB2A2    UXTH	R2, R4
0x1666	0xF8BD1044  LDRH	R1, [SP, #68]
0x166A	0xF8BD0040  LDRH	R0, [SP, #64]
0x166E	0x4C38    LDR	R4, [PC, #224]
0x1670	0x6824    LDR	R4, [R4, #0]
0x1672	0x47A0    BLX	R4
0x1674	0xE006    B	L___Lib_TFT_TFT_Image4bpp244
L___Lib_TFT_TFT_Image4bpp243:
;__Lib_TFT.c, 1462 :: 		
0x1676	0xF8BD1044  LDRH	R1, [SP, #68]
0x167A	0xF8BD0040  LDRH	R0, [SP, #64]
0x167E	0x4C35    LDR	R4, [PC, #212]
0x1680	0x6824    LDR	R4, [R4, #0]
0x1682	0x47A0    BLX	R4
L___Lib_TFT_TFT_Image4bpp244:
;__Lib_TFT.c, 1463 :: 		
; x start address is: 0 (R0)
0x1684	0x2000    MOVS	R0, #0
; x end address is: 0 (R0)
L___Lib_TFT_TFT_Image4bpp245:
; x start address is: 0 (R0)
0x1686	0xF8BD4008  LDRH	R4, [SP, #8]
0x168A	0x42A0    CMP	R0, R4
0x168C	0xD241    BCS	L___Lib_TFT_TFT_Image4bpp246
;__Lib_TFT.c, 1465 :: 		
0x168E	0xF0000401  AND	R4, R0, #1
0x1692	0xB2A4    UXTH	R4, R4
0x1694	0xB15C    CBZ	R4, L___Lib_TFT_TFT_Image4bpp248
;__Lib_TFT.c, 1467 :: 		
0x1696	0xF89D4014  LDRB	R4, [SP, #20]
0x169A	0xF004040F  AND	R4, R4, #15
0x169E	0xB2E4    UXTB	R4, R4
0x16A0	0xAD06    ADD	R5, SP, #24
0x16A2	0x0064    LSLS	R4, R4, #1
0x16A4	0x192C    ADDS	R4, R5, R4
0x16A6	0x8824    LDRH	R4, [R4, #0]
0x16A8	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 1468 :: 		
0x16AC	0xE00E    B	L___Lib_TFT_TFT_Image4bpp249
L___Lib_TFT_TFT_Image4bpp248:
;__Lib_TFT.c, 1469 :: 		
0x16AE	0x9C0E    LDR	R4, [SP, #56]
0x16B0	0x7825    LDRB	R5, [R4, #0]
0x16B2	0xF88D5014  STRB	R5, [SP, #20]
;__Lib_TFT.c, 1470 :: 		
0x16B6	0x9C0E    LDR	R4, [SP, #56]
0x16B8	0x1C64    ADDS	R4, R4, #1
0x16BA	0x940E    STR	R4, [SP, #56]
;__Lib_TFT.c, 1472 :: 		
0x16BC	0x092C    LSRS	R4, R5, #4
0x16BE	0xB2E4    UXTB	R4, R4
0x16C0	0xAD06    ADD	R5, SP, #24
0x16C2	0x0064    LSLS	R4, R4, #1
0x16C4	0x192C    ADDS	R4, R5, R4
0x16C6	0x8824    LDRH	R4, [R4, #0]
0x16C8	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 1473 :: 		
L___Lib_TFT_TFT_Image4bpp249:
;__Lib_TFT.c, 1476 :: 		
0x16CC	0xF8BD4010  LDRH	R4, [SP, #16]
0x16D0	0x42A0    CMP	R0, R4
0x16D2	0xD81A    BHI	L___Lib_TFT_TFT_Image4bpp987
;__Lib_TFT.c, 1477 :: 		
0x16D4	0x2400    MOVS	R4, #0
0x16D6	0xF88D4015  STRB	R4, [SP, #21]
; x end address is: 0 (R0)
0x16DA	0xB281    UXTH	R1, R0
L___Lib_TFT_TFT_Image4bpp251:
; x start address is: 4 (R1)
0x16DC	0xF89D5048  LDRB	R5, [SP, #72]
0x16E0	0xF89D4015  LDRB	R4, [SP, #21]
0x16E4	0x42AC    CMP	R4, R5
0x16E6	0xD20E    BCS	L___Lib_TFT_TFT_Image4bpp252
;__Lib_TFT.c, 1478 :: 		
0x16E8	0xF8AD1004  STRH	R1, [SP, #4]
0x16EC	0xF8BD000C  LDRH	R0, [SP, #12]
0x16F0	0x4C19    LDR	R4, [PC, #100]
0x16F2	0x6824    LDR	R4, [R4, #0]
0x16F4	0x47A0    BLX	R4
0x16F6	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_TFT.c, 1477 :: 		
0x16FA	0xF89D4015  LDRB	R4, [SP, #21]
0x16FE	0x1C64    ADDS	R4, R4, #1
0x1700	0xF88D4015  STRB	R4, [SP, #21]
;__Lib_TFT.c, 1479 :: 		
0x1704	0xE7EA    B	L___Lib_TFT_TFT_Image4bpp251
L___Lib_TFT_TFT_Image4bpp252:
0x1706	0xB288    UXTH	R0, R1
0x1708	0xE7FF    B	L___Lib_TFT_TFT_Image4bpp250
; x end address is: 4 (R1)
L___Lib_TFT_TFT_Image4bpp987:
;__Lib_TFT.c, 1476 :: 		
;__Lib_TFT.c, 1479 :: 		
L___Lib_TFT_TFT_Image4bpp250:
;__Lib_TFT.c, 1463 :: 		
; x start address is: 0 (R0)
0x170A	0x1C44    ADDS	R4, R0, #1
; x end address is: 0 (R0)
; x start address is: 4 (R1)
0x170C	0xB2A1    UXTH	R1, R4
;__Lib_TFT.c, 1480 :: 		
0x170E	0xB288    UXTH	R0, R1
; x end address is: 4 (R1)
0x1710	0xE7B9    B	L___Lib_TFT_TFT_Image4bpp245
L___Lib_TFT_TFT_Image4bpp246:
;__Lib_TFT.c, 1481 :: 		
0x1712	0xF8BD4044  LDRH	R4, [SP, #68]
0x1716	0x1C64    ADDS	R4, R4, #1
0x1718	0xF8AD4044  STRH	R4, [SP, #68]
;__Lib_TFT.c, 1457 :: 		
0x171C	0xF89D4016  LDRB	R4, [SP, #22]
0x1720	0x1C64    ADDS	R4, R4, #1
0x1722	0xF88D4016  STRB	R4, [SP, #22]
;__Lib_TFT.c, 1482 :: 		
0x1726	0xE786    B	L___Lib_TFT_TFT_Image4bpp240
L___Lib_TFT_TFT_Image4bpp241:
;__Lib_TFT.c, 1456 :: 		
L___Lib_TFT_TFT_Image4bpp986:
L___Lib_TFT_TFT_Image4bpp985:
;__Lib_TFT.c, 1454 :: 		
0x1728	0xF8BD400E  LDRH	R4, [SP, #14]
0x172C	0x1C64    ADDS	R4, R4, #1
0x172E	0xF8AD400E  STRH	R4, [SP, #14]
;__Lib_TFT.c, 1483 :: 		
0x1732	0xE766    B	L___Lib_TFT_TFT_Image4bpp234
L___Lib_TFT_TFT_Image4bpp235:
;__Lib_TFT.c, 1484 :: 		
0x1734	0x2501    MOVS	R5, #1
0x1736	0xB26D    SXTB	R5, R5
0x1738	0x4C04    LDR	R4, [PC, #16]
0x173A	0x6025    STR	R5, [R4, #0]
;__Lib_TFT.c, 1485 :: 		
L_end_TFT_Image4bpp:
0x173C	0xF8DDE000  LDR	LR, [SP, #0]
0x1740	0xB013    ADD	SP, SP, #76
0x1742	0x4770    BX	LR
0x1744	0x00622000  	_TFT_DISP_WIDTH+0
0x1748	0x00642000  	_TFT_DISP_HEIGHT+0
0x174C	0x01BC4223  	TFT_CS+0
0x1750	0x006C2000  	_TFT_SSD1963_Set_Address_Ptr+0
0x1754	0x00702000  	_TFT_Set_Address_Ptr+0
0x1758	0x00742000  	_TFT_Write_Data_Ptr+0
; end of __Lib_TFT_TFT_Image4bpp
__Lib_TFT_TFT_Image8bpp:
;__Lib_TFT.c, 1497 :: 		
; image start address is: 8 (R2)
0x1B58	0xF2AD2D28  SUBW	SP, SP, #552
0x1B5C	0xF8CDE000  STR	LR, [SP, #0]
0x1B60	0xF8AD021C  STRH	R0, [SP, #540]
0x1B64	0x4610    MOV	R0, R2
0x1B66	0xF8AD1220  STRH	R1, [SP, #544]
0x1B6A	0xF88D3224  STRB	R3, [SP, #548]
; image end address is: 8 (R2)
; image start address is: 0 (R0)
;__Lib_TFT.c, 1509 :: 		
0x1B6E	0x1C85    ADDS	R5, R0, #2
; image end address is: 0 (R0)
;__Lib_TFT.c, 1510 :: 		
0x1B70	0x782C    LDRB	R4, [R5, #0]
0x1B72	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 1511 :: 		
0x1B76	0x1C6E    ADDS	R6, R5, #1
;__Lib_TFT.c, 1512 :: 		
0x1B78	0x7834    LDRB	R4, [R6, #0]
0x1B7A	0x0225    LSLS	R5, R4, #8
0x1B7C	0xB2AD    UXTH	R5, R5
0x1B7E	0xF8BD4008  LDRH	R4, [SP, #8]
0x1B82	0x1964    ADDS	R4, R4, R5
0x1B84	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 1514 :: 		
0x1B88	0x1C75    ADDS	R5, R6, #1
;__Lib_TFT.c, 1515 :: 		
0x1B8A	0x782C    LDRB	R4, [R5, #0]
0x1B8C	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT.c, 1516 :: 		
0x1B90	0x1C6E    ADDS	R6, R5, #1
;__Lib_TFT.c, 1517 :: 		
0x1B92	0x7834    LDRB	R4, [R6, #0]
0x1B94	0x0225    LSLS	R5, R4, #8
0x1B96	0xB2AD    UXTH	R5, R5
0x1B98	0xF8BD4006  LDRH	R4, [SP, #6]
0x1B9C	0x1964    ADDS	R4, R4, R5
0x1B9E	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT.c, 1519 :: 		
0x1BA2	0x1C74    ADDS	R4, R6, #1
0x1BA4	0x9485    STR	R4, [SP, #532]
;__Lib_TFT.c, 1521 :: 		
0x1BA6	0xF8BD521C  LDRH	R5, [SP, #540]
0x1BAA	0x4C60    LDR	R4, [PC, #384]
0x1BAC	0x8824    LDRH	R4, [R4, #0]
0x1BAE	0x1B64    SUB	R4, R4, R5
0x1BB0	0xF8AD400E  STRH	R4, [SP, #14]
;__Lib_TFT.c, 1522 :: 		
0x1BB4	0xF8BD5220  LDRH	R5, [SP, #544]
0x1BB8	0x4C5D    LDR	R4, [PC, #372]
0x1BBA	0x8824    LDRH	R4, [R4, #0]
0x1BBC	0x1B64    SUB	R4, R4, R5
0x1BBE	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_TFT.c, 1525 :: 		
; counter start address is: 40 (R10)
0x1BC2	0xF2400A00  MOVW	R10, #0
; counter end address is: 40 (R10)
0x1BC6	0xFA1FF08A  UXTH	R0, R10
L___Lib_TFT_TFT_Image8bpp254:
; counter start address is: 0 (R0)
0x1BCA	0xF5B07F80  CMP	R0, #256
0x1BCE	0xD217    BCS	L___Lib_TFT_TFT_Image8bpp255
;__Lib_TFT.c, 1526 :: 		
0x1BD0	0xAE05    ADD	R6, SP, #20
0x1BD2	0x0044    LSLS	R4, R0, #1
0x1BD4	0x1935    ADDS	R5, R6, R4
0x1BD6	0x9C85    LDR	R4, [SP, #532]
0x1BD8	0x7824    LDRB	R4, [R4, #0]
0x1BDA	0x802C    STRH	R4, [R5, #0]
;__Lib_TFT.c, 1527 :: 		
0x1BDC	0x9C85    LDR	R4, [SP, #532]
0x1BDE	0x1C65    ADDS	R5, R4, #1
0x1BE0	0x9585    STR	R5, [SP, #532]
;__Lib_TFT.c, 1528 :: 		
0x1BE2	0x0044    LSLS	R4, R0, #1
0x1BE4	0x1936    ADDS	R6, R6, R4
0x1BE6	0x782C    LDRB	R4, [R5, #0]
0x1BE8	0x0225    LSLS	R5, R4, #8
0x1BEA	0xB2AD    UXTH	R5, R5
0x1BEC	0x8834    LDRH	R4, [R6, #0]
0x1BEE	0x1964    ADDS	R4, R4, R5
0x1BF0	0x8034    STRH	R4, [R6, #0]
;__Lib_TFT.c, 1529 :: 		
0x1BF2	0x9C85    LDR	R4, [SP, #532]
0x1BF4	0x1C64    ADDS	R4, R4, #1
0x1BF6	0x9485    STR	R4, [SP, #532]
;__Lib_TFT.c, 1525 :: 		
0x1BF8	0x1C44    ADDS	R4, R0, #1
; counter end address is: 0 (R0)
; counter start address is: 4 (R1)
0x1BFA	0xB2A1    UXTH	R1, R4
;__Lib_TFT.c, 1530 :: 		
0x1BFC	0xB288    UXTH	R0, R1
; counter end address is: 4 (R1)
0x1BFE	0xE7E4    B	L___Lib_TFT_TFT_Image8bpp254
L___Lib_TFT_TFT_Image8bpp255:
;__Lib_TFT.c, 1532 :: 		
0x1C00	0x2500    MOVS	R5, #0
0x1C02	0xB26D    SXTB	R5, R5
0x1C04	0x4C4B    LDR	R4, [PC, #300]
0x1C06	0x6025    STR	R5, [R4, #0]
;__Lib_TFT.c, 1533 :: 		
0x1C08	0x2400    MOVS	R4, #0
0x1C0A	0xF8AD400C  STRH	R4, [SP, #12]
L___Lib_TFT_TFT_Image8bpp257:
0x1C0E	0xF8BD5008  LDRH	R5, [SP, #8]
0x1C12	0xF8BD400C  LDRH	R4, [SP, #12]
0x1C16	0x42AC    CMP	R4, R5
0x1C18	0xF080807E  BCS	L___Lib_TFT_TFT_Image8bpp258
;__Lib_TFT.c, 1534 :: 		
0x1C1C	0x9C85    LDR	R4, [SP, #532]
0x1C1E	0x9486    STR	R4, [SP, #536]
;__Lib_TFT.c, 1535 :: 		
0x1C20	0xF8BD5010  LDRH	R5, [SP, #16]
0x1C24	0xF8BD400C  LDRH	R4, [SP, #12]
0x1C28	0x42AC    CMP	R4, R5
0x1C2A	0xF200806F  BHI	L___Lib_TFT_TFT_Image8bpp990
0x1C2E	0x4C40    LDR	R4, [PC, #256]
0x1C30	0x8825    LDRH	R5, [R4, #0]
0x1C32	0xF8BD4220  LDRH	R4, [SP, #544]
0x1C36	0x42AC    CMP	R4, R5
0x1C38	0xF0808068  BCS	L___Lib_TFT_TFT_Image8bpp989
L___Lib_TFT_TFT_Image8bpp988:
;__Lib_TFT.c, 1536 :: 		
0x1C3C	0x2400    MOVS	R4, #0
0x1C3E	0xF88D4013  STRB	R4, [SP, #19]
L___Lib_TFT_TFT_Image8bpp263:
0x1C42	0xF89D5224  LDRB	R5, [SP, #548]
0x1C46	0xF89D4013  LDRB	R4, [SP, #19]
0x1C4A	0x42AC    CMP	R4, R5
0x1C4C	0xD25E    BCS	L___Lib_TFT_TFT_Image8bpp264
;__Lib_TFT.c, 1537 :: 		
0x1C4E	0x9C86    LDR	R4, [SP, #536]
0x1C50	0x9485    STR	R4, [SP, #532]
;__Lib_TFT.c, 1538 :: 		
0x1C52	0xF7FFFC45  BL	__Lib_TFT_Is_SSD1963_Set+0
0x1C56	0xB198    CBZ	R0, L___Lib_TFT_TFT_Image8bpp266
;__Lib_TFT.c, 1539 :: 		
0x1C58	0xF89D5224  LDRB	R5, [SP, #548]
0x1C5C	0xF8BD4006  LDRH	R4, [SP, #6]
0x1C60	0x4365    MULS	R5, R4, R5
0x1C62	0xB2AD    UXTH	R5, R5
0x1C64	0xF8BD421C  LDRH	R4, [SP, #540]
0x1C68	0x1964    ADDS	R4, R4, R5
0x1C6A	0xF8BD3220  LDRH	R3, [SP, #544]
0x1C6E	0xB2A2    UXTH	R2, R4
0x1C70	0xF8BD1220  LDRH	R1, [SP, #544]
0x1C74	0xF8BD021C  LDRH	R0, [SP, #540]
0x1C78	0x4C2F    LDR	R4, [PC, #188]
0x1C7A	0x6824    LDR	R4, [R4, #0]
0x1C7C	0x47A0    BLX	R4
0x1C7E	0xE006    B	L___Lib_TFT_TFT_Image8bpp267
L___Lib_TFT_TFT_Image8bpp266:
;__Lib_TFT.c, 1541 :: 		
0x1C80	0xF8BD1220  LDRH	R1, [SP, #544]
0x1C84	0xF8BD021C  LDRH	R0, [SP, #540]
0x1C88	0x4C2C    LDR	R4, [PC, #176]
0x1C8A	0x6824    LDR	R4, [R4, #0]
0x1C8C	0x47A0    BLX	R4
L___Lib_TFT_TFT_Image8bpp267:
;__Lib_TFT.c, 1542 :: 		
0x1C8E	0x2400    MOVS	R4, #0
0x1C90	0xF8AD400A  STRH	R4, [SP, #10]
L___Lib_TFT_TFT_Image8bpp268:
0x1C94	0xF8BD5006  LDRH	R5, [SP, #6]
0x1C98	0xF8BD400A  LDRH	R4, [SP, #10]
0x1C9C	0x42AC    CMP	R4, R5
0x1C9E	0xD22A    BCS	L___Lib_TFT_TFT_Image8bpp269
;__Lib_TFT.c, 1545 :: 		
0x1CA0	0x9C85    LDR	R4, [SP, #532]
0x1CA2	0x7824    LDRB	R4, [R4, #0]
0x1CA4	0xAD05    ADD	R5, SP, #20
0x1CA6	0x0064    LSLS	R4, R4, #1
0x1CA8	0x192C    ADDS	R4, R5, R4
0x1CAA	0x8824    LDRH	R4, [R4, #0]
0x1CAC	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT.c, 1546 :: 		
0x1CB0	0x9C85    LDR	R4, [SP, #532]
0x1CB2	0x1C64    ADDS	R4, R4, #1
0x1CB4	0x9485    STR	R4, [SP, #532]
;__Lib_TFT.c, 1549 :: 		
0x1CB6	0xF8BD500E  LDRH	R5, [SP, #14]
0x1CBA	0xF8BD400A  LDRH	R4, [SP, #10]
0x1CBE	0x42AC    CMP	R4, R5
0x1CC0	0xD813    BHI	L___Lib_TFT_TFT_Image8bpp271
;__Lib_TFT.c, 1550 :: 		
0x1CC2	0x2400    MOVS	R4, #0
0x1CC4	0xF88D4012  STRB	R4, [SP, #18]
L___Lib_TFT_TFT_Image8bpp272:
0x1CC8	0xF89D5224  LDRB	R5, [SP, #548]
0x1CCC	0xF89D4012  LDRB	R4, [SP, #18]
0x1CD0	0x42AC    CMP	R4, R5
0x1CD2	0xD20A    BCS	L___Lib_TFT_TFT_Image8bpp273
;__Lib_TFT.c, 1551 :: 		
0x1CD4	0xF8BD0004  LDRH	R0, [SP, #4]
0x1CD8	0x4C19    LDR	R4, [PC, #100]
0x1CDA	0x6824    LDR	R4, [R4, #0]
0x1CDC	0x47A0    BLX	R4
;__Lib_TFT.c, 1550 :: 		
0x1CDE	0xF89D4012  LDRB	R4, [SP, #18]
0x1CE2	0x1C64    ADDS	R4, R4, #1
0x1CE4	0xF88D4012  STRB	R4, [SP, #18]
;__Lib_TFT.c, 1552 :: 		
0x1CE8	0xE7EE    B	L___Lib_TFT_TFT_Image8bpp272
L___Lib_TFT_TFT_Image8bpp273:
L___Lib_TFT_TFT_Image8bpp271:
;__Lib_TFT.c, 1542 :: 		
0x1CEA	0xF8BD400A  LDRH	R4, [SP, #10]
0x1CEE	0x1C64    ADDS	R4, R4, #1
0x1CF0	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 1553 :: 		
0x1CF4	0xE7CE    B	L___Lib_TFT_TFT_Image8bpp268
L___Lib_TFT_TFT_Image8bpp269:
;__Lib_TFT.c, 1554 :: 		
0x1CF6	0xF8BD4220  LDRH	R4, [SP, #544]
0x1CFA	0x1C64    ADDS	R4, R4, #1
0x1CFC	0xF8AD4220  STRH	R4, [SP, #544]
;__Lib_TFT.c, 1536 :: 		
0x1D00	0xF89D4013  LDRB	R4, [SP, #19]
0x1D04	0x1C64    ADDS	R4, R4, #1
0x1D06	0xF88D4013  STRB	R4, [SP, #19]
;__Lib_TFT.c, 1555 :: 		
0x1D0A	0xE79A    B	L___Lib_TFT_TFT_Image8bpp263
L___Lib_TFT_TFT_Image8bpp264:
;__Lib_TFT.c, 1535 :: 		
L___Lib_TFT_TFT_Image8bpp990:
L___Lib_TFT_TFT_Image8bpp989:
;__Lib_TFT.c, 1533 :: 		
0x1D0C	0xF8BD400C  LDRH	R4, [SP, #12]
0x1D10	0x1C64    ADDS	R4, R4, #1
0x1D12	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 1556 :: 		
0x1D16	0xE77A    B	L___Lib_TFT_TFT_Image8bpp257
L___Lib_TFT_TFT_Image8bpp258:
;__Lib_TFT.c, 1557 :: 		
0x1D18	0x2501    MOVS	R5, #1
0x1D1A	0xB26D    SXTB	R5, R5
0x1D1C	0x4C05    LDR	R4, [PC, #20]
0x1D1E	0x6025    STR	R5, [R4, #0]
;__Lib_TFT.c, 1558 :: 		
L_end_TFT_Image8bpp:
0x1D20	0xF8DDE000  LDR	LR, [SP, #0]
0x1D24	0xF20D2D28  ADDW	SP, SP, #552
0x1D28	0x4770    BX	LR
0x1D2A	0xBF00    NOP
0x1D2C	0x00622000  	_TFT_DISP_WIDTH+0
0x1D30	0x00642000  	_TFT_DISP_HEIGHT+0
0x1D34	0x01BC4223  	TFT_CS+0
0x1D38	0x006C2000  	_TFT_SSD1963_Set_Address_Ptr+0
0x1D3C	0x00702000  	_TFT_Set_Address_Ptr+0
0x1D40	0x00742000  	_TFT_Write_Data_Ptr+0
; end of __Lib_TFT_TFT_Image8bpp
__Lib_TFT_TFT_Image16bpp:
;__Lib_TFT.c, 1570 :: 		
; image start address is: 8 (R2)
0x19A8	0xB08A    SUB	SP, SP, #40
0x19AA	0xF8CDE000  STR	LR, [SP, #0]
0x19AE	0xF8AD001C  STRH	R0, [SP, #28]
0x19B2	0xF8AD1020  STRH	R1, [SP, #32]
0x19B6	0xF88D3024  STRB	R3, [SP, #36]
; image end address is: 8 (R2)
; image start address is: 8 (R2)
;__Lib_TFT.c, 1580 :: 		
0x19BA	0x1C95    ADDS	R5, R2, #2
; image end address is: 8 (R2)
;__Lib_TFT.c, 1581 :: 		
0x19BC	0x782C    LDRB	R4, [R5, #0]
0x19BE	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT.c, 1582 :: 		
0x19C2	0x1C6E    ADDS	R6, R5, #1
;__Lib_TFT.c, 1583 :: 		
0x19C4	0x7834    LDRB	R4, [R6, #0]
0x19C6	0x0225    LSLS	R5, R4, #8
0x19C8	0xB2AD    UXTH	R5, R5
0x19CA	0xF8BD4006  LDRH	R4, [SP, #6]
0x19CE	0x1964    ADDS	R4, R4, R5
0x19D0	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT.c, 1585 :: 		
0x19D4	0x1C75    ADDS	R5, R6, #1
;__Lib_TFT.c, 1586 :: 		
0x19D6	0x782C    LDRB	R4, [R5, #0]
0x19D8	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT.c, 1587 :: 		
0x19DC	0x1C6E    ADDS	R6, R5, #1
;__Lib_TFT.c, 1588 :: 		
0x19DE	0x7834    LDRB	R4, [R6, #0]
0x19E0	0x0225    LSLS	R5, R4, #8
0x19E2	0xB2AD    UXTH	R5, R5
0x19E4	0xF8BD4004  LDRH	R4, [SP, #4]
0x19E8	0x1964    ADDS	R4, R4, R5
0x19EA	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT.c, 1590 :: 		
0x19EE	0x1C74    ADDS	R4, R6, #1
0x19F0	0x9405    STR	R4, [SP, #20]
;__Lib_TFT.c, 1592 :: 		
0x19F2	0xF8BD501C  LDRH	R5, [SP, #28]
0x19F6	0x4C52    LDR	R4, [PC, #328]
0x19F8	0x8824    LDRH	R4, [R4, #0]
0x19FA	0x1B64    SUB	R4, R4, R5
0x19FC	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_TFT.c, 1593 :: 		
0x1A00	0xF8BD5020  LDRH	R5, [SP, #32]
0x1A04	0x4C4F    LDR	R4, [PC, #316]
0x1A06	0x8824    LDRH	R4, [R4, #0]
0x1A08	0x1B64    SUB	R4, R4, R5
0x1A0A	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 1595 :: 		
0x1A0E	0x2500    MOVS	R5, #0
0x1A10	0xB26D    SXTB	R5, R5
0x1A12	0x4C4D    LDR	R4, [PC, #308]
0x1A14	0x6025    STR	R5, [R4, #0]
;__Lib_TFT.c, 1596 :: 		
0x1A16	0x2400    MOVS	R4, #0
0x1A18	0xF8AD400A  STRH	R4, [SP, #10]
L___Lib_TFT_TFT_Image16bpp275:
0x1A1C	0xF8BD5006  LDRH	R5, [SP, #6]
0x1A20	0xF8BD400A  LDRH	R4, [SP, #10]
0x1A24	0x42AC    CMP	R4, R5
0x1A26	0xF0808083  BCS	L___Lib_TFT_TFT_Image16bpp276
;__Lib_TFT.c, 1597 :: 		
0x1A2A	0x9C05    LDR	R4, [SP, #20]
0x1A2C	0x9406    STR	R4, [SP, #24]
;__Lib_TFT.c, 1598 :: 		
0x1A2E	0xF8BD5012  LDRH	R5, [SP, #18]
0x1A32	0xF8BD400A  LDRH	R4, [SP, #10]
0x1A36	0x42AC    CMP	R4, R5
0x1A38	0xF2008074  BHI	L___Lib_TFT_TFT_Image16bpp993
0x1A3C	0x4C41    LDR	R4, [PC, #260]
0x1A3E	0x8825    LDRH	R5, [R4, #0]
0x1A40	0xF8BD4020  LDRH	R4, [SP, #32]
0x1A44	0x42AC    CMP	R4, R5
0x1A46	0xF080806D  BCS	L___Lib_TFT_TFT_Image16bpp992
L___Lib_TFT_TFT_Image16bpp991:
;__Lib_TFT.c, 1599 :: 		
0x1A4A	0x2400    MOVS	R4, #0
0x1A4C	0xF88D400F  STRB	R4, [SP, #15]
L___Lib_TFT_TFT_Image16bpp281:
0x1A50	0xF89D5024  LDRB	R5, [SP, #36]
0x1A54	0xF89D400F  LDRB	R4, [SP, #15]
0x1A58	0x42AC    CMP	R4, R5
0x1A5A	0xD263    BCS	L___Lib_TFT_TFT_Image16bpp282
;__Lib_TFT.c, 1600 :: 		
0x1A5C	0x9C06    LDR	R4, [SP, #24]
0x1A5E	0x9405    STR	R4, [SP, #20]
;__Lib_TFT.c, 1601 :: 		
0x1A60	0xF7FFFD3E  BL	__Lib_TFT_Is_SSD1963_Set+0
0x1A64	0xB198    CBZ	R0, L___Lib_TFT_TFT_Image16bpp284
;__Lib_TFT.c, 1602 :: 		
0x1A66	0xF89D5024  LDRB	R5, [SP, #36]
0x1A6A	0xF8BD4004  LDRH	R4, [SP, #4]
0x1A6E	0x4365    MULS	R5, R4, R5
0x1A70	0xB2AD    UXTH	R5, R5
0x1A72	0xF8BD401C  LDRH	R4, [SP, #28]
0x1A76	0x1964    ADDS	R4, R4, R5
0x1A78	0xF8BD3020  LDRH	R3, [SP, #32]
0x1A7C	0xB2A2    UXTH	R2, R4
0x1A7E	0xF8BD1020  LDRH	R1, [SP, #32]
0x1A82	0xF8BD001C  LDRH	R0, [SP, #28]
0x1A86	0x4C31    LDR	R4, [PC, #196]
0x1A88	0x6824    LDR	R4, [R4, #0]
0x1A8A	0x47A0    BLX	R4
0x1A8C	0xE006    B	L___Lib_TFT_TFT_Image16bpp285
L___Lib_TFT_TFT_Image16bpp284:
;__Lib_TFT.c, 1604 :: 		
0x1A8E	0xF8BD1020  LDRH	R1, [SP, #32]
0x1A92	0xF8BD001C  LDRH	R0, [SP, #28]
0x1A96	0x4C2E    LDR	R4, [PC, #184]
0x1A98	0x6824    LDR	R4, [R4, #0]
0x1A9A	0x47A0    BLX	R4
L___Lib_TFT_TFT_Image16bpp285:
;__Lib_TFT.c, 1605 :: 		
0x1A9C	0x2400    MOVS	R4, #0
0x1A9E	0xF8AD4008  STRH	R4, [SP, #8]
L___Lib_TFT_TFT_Image16bpp286:
0x1AA2	0xF8BD5004  LDRH	R5, [SP, #4]
0x1AA6	0xF8BD4008  LDRH	R4, [SP, #8]
0x1AAA	0x42AC    CMP	R4, R5
0x1AAC	0xD22F    BCS	L___Lib_TFT_TFT_Image16bpp287
;__Lib_TFT.c, 1607 :: 		
0x1AAE	0x9C05    LDR	R4, [SP, #20]
0x1AB0	0x7824    LDRB	R4, [R4, #0]
0x1AB2	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 1608 :: 		
0x1AB6	0x9C05    LDR	R4, [SP, #20]
0x1AB8	0x1C66    ADDS	R6, R4, #1
;__Lib_TFT.c, 1609 :: 		
0x1ABA	0x7834    LDRB	R4, [R6, #0]
0x1ABC	0x0225    LSLS	R5, R4, #8
0x1ABE	0xB2AD    UXTH	R5, R5
0x1AC0	0xF8BD400C  LDRH	R4, [SP, #12]
0x1AC4	0x1964    ADDS	R4, R4, R5
0x1AC6	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 1610 :: 		
0x1ACA	0x1C74    ADDS	R4, R6, #1
0x1ACC	0x9405    STR	R4, [SP, #20]
;__Lib_TFT.c, 1613 :: 		
0x1ACE	0xF8BD5010  LDRH	R5, [SP, #16]
0x1AD2	0xF8BD4008  LDRH	R4, [SP, #8]
0x1AD6	0x42AC    CMP	R4, R5
0x1AD8	0xD813    BHI	L___Lib_TFT_TFT_Image16bpp289
;__Lib_TFT.c, 1614 :: 		
0x1ADA	0x2400    MOVS	R4, #0
0x1ADC	0xF88D400E  STRB	R4, [SP, #14]
L___Lib_TFT_TFT_Image16bpp290:
0x1AE0	0xF89D5024  LDRB	R5, [SP, #36]
0x1AE4	0xF89D400E  LDRB	R4, [SP, #14]
0x1AE8	0x42AC    CMP	R4, R5
0x1AEA	0xD20A    BCS	L___Lib_TFT_TFT_Image16bpp291
;__Lib_TFT.c, 1615 :: 		
0x1AEC	0xF8BD000C  LDRH	R0, [SP, #12]
0x1AF0	0x4C18    LDR	R4, [PC, #96]
0x1AF2	0x6824    LDR	R4, [R4, #0]
0x1AF4	0x47A0    BLX	R4
;__Lib_TFT.c, 1614 :: 		
0x1AF6	0xF89D400E  LDRB	R4, [SP, #14]
0x1AFA	0x1C64    ADDS	R4, R4, #1
0x1AFC	0xF88D400E  STRB	R4, [SP, #14]
;__Lib_TFT.c, 1616 :: 		
0x1B00	0xE7EE    B	L___Lib_TFT_TFT_Image16bpp290
L___Lib_TFT_TFT_Image16bpp291:
L___Lib_TFT_TFT_Image16bpp289:
;__Lib_TFT.c, 1605 :: 		
0x1B02	0xF8BD4008  LDRH	R4, [SP, #8]
0x1B06	0x1C64    ADDS	R4, R4, #1
0x1B08	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 1617 :: 		
0x1B0C	0xE7C9    B	L___Lib_TFT_TFT_Image16bpp286
L___Lib_TFT_TFT_Image16bpp287:
;__Lib_TFT.c, 1618 :: 		
0x1B0E	0xF8BD4020  LDRH	R4, [SP, #32]
0x1B12	0x1C64    ADDS	R4, R4, #1
0x1B14	0xF8AD4020  STRH	R4, [SP, #32]
;__Lib_TFT.c, 1599 :: 		
0x1B18	0xF89D400F  LDRB	R4, [SP, #15]
0x1B1C	0x1C64    ADDS	R4, R4, #1
0x1B1E	0xF88D400F  STRB	R4, [SP, #15]
;__Lib_TFT.c, 1619 :: 		
0x1B22	0xE795    B	L___Lib_TFT_TFT_Image16bpp281
L___Lib_TFT_TFT_Image16bpp282:
;__Lib_TFT.c, 1598 :: 		
L___Lib_TFT_TFT_Image16bpp993:
L___Lib_TFT_TFT_Image16bpp992:
;__Lib_TFT.c, 1596 :: 		
0x1B24	0xF8BD400A  LDRH	R4, [SP, #10]
0x1B28	0x1C64    ADDS	R4, R4, #1
0x1B2A	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 1620 :: 		
0x1B2E	0xE775    B	L___Lib_TFT_TFT_Image16bpp275
L___Lib_TFT_TFT_Image16bpp276:
;__Lib_TFT.c, 1621 :: 		
0x1B30	0x2501    MOVS	R5, #1
0x1B32	0xB26D    SXTB	R5, R5
0x1B34	0x4C04    LDR	R4, [PC, #16]
0x1B36	0x6025    STR	R5, [R4, #0]
;__Lib_TFT.c, 1622 :: 		
L_end_TFT_Image16bpp:
0x1B38	0xF8DDE000  LDR	LR, [SP, #0]
0x1B3C	0xB00A    ADD	SP, SP, #40
0x1B3E	0x4770    BX	LR
0x1B40	0x00622000  	_TFT_DISP_WIDTH+0
0x1B44	0x00642000  	_TFT_DISP_HEIGHT+0
0x1B48	0x01BC4223  	TFT_CS+0
0x1B4C	0x006C2000  	_TFT_SSD1963_Set_Address_Ptr+0
0x1B50	0x00702000  	_TFT_Set_Address_Ptr+0
0x1B54	0x00742000  	_TFT_Write_Data_Ptr+0
; end of __Lib_TFT_TFT_Image16bpp
_rf_meter_init:
;rf_meter_hw _M3.c, 49 :: 		
0x4D90	0xB081    SUB	SP, SP, #4
0x4D92	0xF8CDE000  STR	LR, [SP, #0]
;rf_meter_hw _M3.c, 51 :: 		
0x4D96	0xF7FFFD07  BL	_rf_meter_hal_init+0
0x4D9A	0xB118    CBZ	R0, L_rf_meter_init0
;rf_meter_hw _M3.c, 52 :: 		
0x4D9C	0xF64F70FF  MOVW	R0, #65535
0x4DA0	0xB200    SXTH	R0, R0
0x4DA2	0xE00A    B	L_end_rf_meter_init
L_rf_meter_init0:
;rf_meter_hw _M3.c, 54 :: 		
0x4DA4	0x4907    LDR	R1, [PC, #28]
0x4DA6	0x4808    LDR	R0, [PC, #32]
0x4DA8	0x6001    STR	R1, [R0, #0]
;rf_meter_hw _M3.c, 55 :: 		
0x4DAA	0x4908    LDR	R1, [PC, #32]
0x4DAC	0x4808    LDR	R0, [PC, #32]
0x4DAE	0x6001    STR	R1, [R0, #0]
;rf_meter_hw _M3.c, 56 :: 		
0x4DB0	0x4908    LDR	R1, [PC, #32]
0x4DB2	0x4809    LDR	R0, [PC, #36]
0x4DB4	0x6001    STR	R1, [R0, #0]
;rf_meter_hw _M3.c, 58 :: 		
0x4DB6	0x2000    MOVS	R0, #0
0x4DB8	0xB200    SXTH	R0, R0
;rf_meter_hw _M3.c, 59 :: 		
L_end_rf_meter_init:
0x4DBA	0xF8DDE000  LDR	LR, [SP, #0]
0x4DBE	0xB001    ADD	SP, SP, #4
0x4DC0	0x4770    BX	LR
0x4DC2	0xBF00    NOP
0x4DC4	0x00004020  	#1075838976
0x4DC8	0x00382000  	rf_meter_hw_32_M3__vref+0
0x4DCC	0xCCCDBCCC  	#-1127428915
0x4DD0	0x00302000  	rf_meter_hw_32_M3__slope+0
0x4DD4	0x000041A0  	#1101004800
0x4DD8	0x00342000  	rf_meter_hw_32_M3__intercept+0
; end of _rf_meter_init
_rf_meter_hal_init:
;rf_meter_hal_M3.c, 92 :: 		
0x47A8	0xB081    SUB	SP, SP, #4
0x47AA	0xF8CDE000  STR	LR, [SP, #0]
;rf_meter_hal_M3.c, 99 :: 		
0x47AE	0x4806    LDR	R0, [PC, #24]
0x47B0	0x6801    LDR	R1, [R0, #0]
0x47B2	0x4806    LDR	R0, [PC, #24]
0x47B4	0x6001    STR	R1, [R0, #0]
;rf_meter_hal_M3.c, 111 :: 		
0x47B6	0xF7FDFB8F  BL	rf_meter_hal_M3_cs_high+0
;rf_meter_hal_M3.c, 113 :: 		
0x47BA	0x2000    MOVS	R0, #0
0x47BC	0xB200    SXTH	R0, R0
;rf_meter_hal_M3.c, 114 :: 		
L_end_rf_meter_hal_init:
0x47BE	0xF8DDE000  LDR	LR, [SP, #0]
0x47C2	0xB001    ADD	SP, SP, #4
0x47C4	0x4770    BX	LR
0x47C6	0xBF00    NOP
0x47C8	0x002C2000  	_SPI_Rd_Ptr+0
0x47CC	0x00282000  	rf_meter_hal_M3_spi_read_p+0
; end of _rf_meter_hal_init
rf_meter_hal_M3_cs_high:
;rf_meter_hal_M3.c, 74 :: 		
0x1ED8	0xB081    SUB	SP, SP, #4
;rf_meter_hal_M3.c, 79 :: 		
0x1EDA	0x2101    MOVS	R1, #1
0x1EDC	0xB249    SXTB	R1, R1
0x1EDE	0x4802    LDR	R0, [PC, #8]
0x1EE0	0x6001    STR	R1, [R0, #0]
;rf_meter_hal_M3.c, 81 :: 		
L_end_cs_high:
0x1EE2	0xB001    ADD	SP, SP, #4
0x1EE4	0x4770    BX	LR
0x1EE6	0xBF00    NOP
0x1EE8	0x81B44222  	RF_METER_CS+0
; end of rf_meter_hal_M3_cs_high
_rf_meter_get_signal_strength:
;rf_meter_hw _M3.c, 82 :: 		
0x4C64	0xB081    SUB	SP, SP, #4
0x4C66	0xF8CDE000  STR	LR, [SP, #0]
;rf_meter_hw _M3.c, 87 :: 		
0x4C6A	0xF7FFFE25  BL	_rf_meter_get_voltage+0
; raw_voltage start address is: 4 (R1)
0x4C6E	0x4601    MOV	R1, R0
;rf_meter_hw _M3.c, 89 :: 		
0x4C70	0xF04F4280  MOV	R2, #1073741824
0x4C74	0xF7FEF92A  BL	__Compare_FP+0
0x4C78	0xF2400000  MOVW	R0, #0
0x4C7C	0xDD00    BLE	L__rf_meter_get_signal_strength10
0x4C7E	0x2001    MOVS	R0, #1
L__rf_meter_get_signal_strength10:
0x4C80	0xB150    CBZ	R0, L_rf_meter_get_signal_strength1
; raw_voltage end address is: 4 (R1)
;rf_meter_hw _M3.c, 90 :: 		
0x4C82	0x4817    LDR	R0, [PC, #92]
0x4C84	0x6802    LDR	R2, [R0, #0]
0x4C86	0xF04F4080  MOV	R0, #1073741824
0x4C8A	0xF7FCFE17  BL	__Div_FP+0
0x4C8E	0x4915    LDR	R1, [PC, #84]
0x4C90	0x680A    LDR	R2, [R1, #0]
0x4C92	0xF7FFFBFB  BL	__Add_FP+0
; signal_strength start address is: 0 (R0)
; signal_strength end address is: 0 (R0)
0x4C96	0xE01F    B	L_rf_meter_get_signal_strength2
L_rf_meter_get_signal_strength1:
;rf_meter_hw _M3.c, 92 :: 		
; raw_voltage start address is: 4 (R1)
0x4C98	0xF04F507C  MOV	R0, #1056964608
0x4C9C	0x460A    MOV	R2, R1
0x4C9E	0xF7FEF915  BL	__Compare_FP+0
0x4CA2	0xF2400000  MOVW	R0, #0
0x4CA6	0xDD00    BLE	L__rf_meter_get_signal_strength11
0x4CA8	0x2001    MOVS	R0, #1
L__rf_meter_get_signal_strength11:
0x4CAA	0xB150    CBZ	R0, L_rf_meter_get_signal_strength3
; raw_voltage end address is: 4 (R1)
;rf_meter_hw _M3.c, 93 :: 		
0x4CAC	0x480C    LDR	R0, [PC, #48]
0x4CAE	0x6802    LDR	R2, [R0, #0]
0x4CB0	0xF04F507C  MOV	R0, #1056964608
0x4CB4	0xF7FCFE02  BL	__Div_FP+0
0x4CB8	0x490A    LDR	R1, [PC, #40]
0x4CBA	0x680A    LDR	R2, [R1, #0]
0x4CBC	0xF7FFFBE6  BL	__Add_FP+0
; signal_strength start address is: 0 (R0)
; signal_strength end address is: 0 (R0)
0x4CC0	0xE00A    B	L_rf_meter_get_signal_strength4
L_rf_meter_get_signal_strength3:
;rf_meter_hw _M3.c, 96 :: 		
; raw_voltage start address is: 4 (R1)
0x4CC2	0x4807    LDR	R0, [PC, #28]
0x4CC4	0x6802    LDR	R2, [R0, #0]
0x4CC6	0x4608    MOV	R0, R1
0x4CC8	0xF7FCFDF8  BL	__Div_FP+0
; raw_voltage end address is: 4 (R1)
0x4CCC	0x4905    LDR	R1, [PC, #20]
0x4CCE	0x680A    LDR	R2, [R1, #0]
0x4CD0	0xF7FFFBDC  BL	__Add_FP+0
; signal_strength start address is: 4 (R1)
0x4CD4	0x4601    MOV	R1, R0
; signal_strength end address is: 4 (R1)
0x4CD6	0x4608    MOV	R0, R1
L_rf_meter_get_signal_strength4:
; signal_strength start address is: 0 (R0)
; signal_strength end address is: 0 (R0)
L_rf_meter_get_signal_strength2:
;rf_meter_hw _M3.c, 98 :: 		
; signal_strength start address is: 0 (R0)
; signal_strength end address is: 0 (R0)
;rf_meter_hw _M3.c, 99 :: 		
L_end_rf_meter_get_signal_strength:
0x4CD8	0xF8DDE000  LDR	LR, [SP, #0]
0x4CDC	0xB001    ADD	SP, SP, #4
0x4CDE	0x4770    BX	LR
0x4CE0	0x00302000  	rf_meter_hw_32_M3__slope+0
0x4CE4	0x00342000  	rf_meter_hw_32_M3__intercept+0
; end of _rf_meter_get_signal_strength
_rf_meter_get_voltage:
;rf_meter_hw _M3.c, 71 :: 		
0x48B8	0xB082    SUB	SP, SP, #8
0x48BA	0xF8CDE000  STR	LR, [SP, #0]
;rf_meter_hw _M3.c, 76 :: 		
0x48BE	0xA801    ADD	R0, SP, #4
0x48C0	0xF7FCFF6C  BL	_rf_meter_hal_read+0
;rf_meter_hw _M3.c, 77 :: 		
0x48C4	0xF8BD0004  LDRH	R0, [SP, #4]
0x48C8	0xF7FCFF9C  BL	__UnsignedIntegralToFloat+0
0x48CC	0x4905    LDR	R1, [PC, #20]
0x48CE	0x680A    LDR	R2, [R1, #0]
0x48D0	0xF7FCFFAE  BL	__Mul_FP+0
0x48D4	0xF04F428B  MOV	R2, #1166016512
0x48D8	0xF7FCFFF0  BL	__Div_FP+0
;rf_meter_hw _M3.c, 79 :: 		
;rf_meter_hw _M3.c, 80 :: 		
L_end_rf_meter_get_voltage:
0x48DC	0xF8DDE000  LDR	LR, [SP, #0]
0x48E0	0xB002    ADD	SP, SP, #8
0x48E2	0x4770    BX	LR
0x48E4	0x00382000  	rf_meter_hw_32_M3__vref+0
; end of _rf_meter_get_voltage
_rf_meter_hal_read:
;rf_meter_hal_M3.c, 116 :: 		
; reading start address is: 0 (R0)
0x179C	0xB082    SUB	SP, SP, #8
0x179E	0xF8CDE000  STR	LR, [SP, #0]
0x17A2	0x4602    MOV	R2, R0
; reading end address is: 0 (R0)
; reading start address is: 8 (R2)
;rf_meter_hal_M3.c, 118 :: 		
0x17A4	0xF7FEFFF8  BL	rf_meter_hal_M3_cs_low+0
;rf_meter_hal_M3.c, 125 :: 		
0x17A8	0x9201    STR	R2, [SP, #4]
0x17AA	0x2000    MOVS	R0, #0
0x17AC	0x4C14    LDR	R4, [PC, #80]
0x17AE	0x6824    LDR	R4, [R4, #0]
0x17B0	0x47A0    BLX	R4
0x17B2	0x9A01    LDR	R2, [SP, #4]
0x17B4	0x8010    STRH	R0, [R2, #0]
;rf_meter_hal_M3.c, 127 :: 		
0x17B6	0x8811    LDRH	R1, [R2, #0]
0x17B8	0xF0010120  AND	R1, R1, #32
0x17BC	0xB289    UXTH	R1, R1
0x17BE	0xB119    CBZ	R1, L_rf_meter_hal_read0
; reading end address is: 8 (R2)
;rf_meter_hal_M3.c, 128 :: 		
0x17C0	0xF64F70FF  MOVW	R0, #65535
0x17C4	0xB200    SXTH	R0, R0
0x17C6	0xE016    B	L_end_rf_meter_hal_read
L_rf_meter_hal_read0:
;rf_meter_hal_M3.c, 130 :: 		
; reading start address is: 8 (R2)
0x17C8	0x8811    LDRH	R1, [R2, #0]
0x17CA	0xF001011F  AND	R1, R1, #31
0x17CE	0x8011    STRH	R1, [R2, #0]
;rf_meter_hal_M3.c, 131 :: 		
0x17D0	0x8811    LDRH	R1, [R2, #0]
0x17D2	0x0209    LSLS	R1, R1, #8
0x17D4	0x8011    STRH	R1, [R2, #0]
;rf_meter_hal_M3.c, 132 :: 		
0x17D6	0x9201    STR	R2, [SP, #4]
0x17D8	0x2000    MOVS	R0, #0
0x17DA	0x4C09    LDR	R4, [PC, #36]
0x17DC	0x6824    LDR	R4, [R4, #0]
0x17DE	0x47A0    BLX	R4
0x17E0	0x9A01    LDR	R2, [SP, #4]
0x17E2	0x8811    LDRH	R1, [R2, #0]
0x17E4	0x4301    ORRS	R1, R0
0x17E6	0x8011    STRH	R1, [R2, #0]
;rf_meter_hal_M3.c, 133 :: 		
0x17E8	0x8811    LDRH	R1, [R2, #0]
0x17EA	0x0849    LSRS	R1, R1, #1
0x17EC	0x8011    STRH	R1, [R2, #0]
; reading end address is: 8 (R2)
;rf_meter_hal_M3.c, 135 :: 		
0x17EE	0xF000FB73  BL	rf_meter_hal_M3_cs_high+0
;rf_meter_hal_M3.c, 137 :: 		
0x17F2	0x2000    MOVS	R0, #0
0x17F4	0xB200    SXTH	R0, R0
;rf_meter_hal_M3.c, 138 :: 		
L_end_rf_meter_hal_read:
0x17F6	0xF8DDE000  LDR	LR, [SP, #0]
0x17FA	0xB002    ADD	SP, SP, #8
0x17FC	0x4770    BX	LR
0x17FE	0xBF00    NOP
0x1800	0x00282000  	rf_meter_hal_M3_spi_read_p+0
; end of _rf_meter_hal_read
_SPI1_Read:
;__Lib_SPI_123.c, 74 :: 		
; data_out start address is: 0 (R0)
0x08A0	0xB081    SUB	SP, SP, #4
0x08A2	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 75 :: 		
0x08A6	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x08A8	0x4803    LDR	R0, [PC, #12]
0x08AA	0xF7FFFEE7  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 76 :: 		
L_end_SPI1_Read:
0x08AE	0xF8DDE000  LDR	LR, [SP, #0]
0x08B2	0xB001    ADD	SP, SP, #4
0x08B4	0x4770    BX	LR
0x08B6	0xBF00    NOP
0x08B8	0x30004001  	SPI1_CR1+0
; end of _SPI1_Read
_SPI2_Read:
;__Lib_SPI_123.c, 99 :: 		
; data_out start address is: 0 (R0)
0x0884	0xB081    SUB	SP, SP, #4
0x0886	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 100 :: 		
0x088A	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x088C	0x4803    LDR	R0, [PC, #12]
0x088E	0xF7FFFEF5  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 101 :: 		
L_end_SPI2_Read:
0x0892	0xF8DDE000  LDR	LR, [SP, #0]
0x0896	0xB001    ADD	SP, SP, #4
0x0898	0x4770    BX	LR
0x089A	0xBF00    NOP
0x089C	0x38004000  	SPI2_CR1+0
; end of _SPI2_Read
_SPI3_Read:
;__Lib_SPI_123.c, 125 :: 		
; data_out start address is: 0 (R0)
0x08BC	0xB081    SUB	SP, SP, #4
0x08BE	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 126 :: 		
0x08C2	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x08C4	0x4803    LDR	R0, [PC, #12]
0x08C6	0xF7FFFED9  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 127 :: 		
L_end_SPI3_Read:
0x08CA	0xF8DDE000  LDR	LR, [SP, #0]
0x08CE	0xB001    ADD	SP, SP, #4
0x08D0	0x4770    BX	LR
0x08D2	0xBF00    NOP
0x08D4	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Read
rf_meter_hal_M3_cs_low:
;rf_meter_hal_M3.c, 83 :: 		
0x0798	0xB081    SUB	SP, SP, #4
;rf_meter_hal_M3.c, 88 :: 		
0x079A	0x2100    MOVS	R1, #0
0x079C	0xB249    SXTB	R1, R1
0x079E	0x4802    LDR	R0, [PC, #8]
0x07A0	0x6001    STR	R1, [R0, #0]
;rf_meter_hal_M3.c, 90 :: 		
L_end_cs_low:
0x07A2	0xB001    ADD	SP, SP, #4
0x07A4	0x4770    BX	LR
0x07A6	0xBF00    NOP
0x07A8	0x81B44222  	RF_METER_CS+0
; end of rf_meter_hal_M3_cs_low
__UnsignedIntegralToFloat:
;__Lib_MathDouble.c, 262 :: 		
0x1804	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 264 :: 		
0x1806	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 265 :: 		
0x1808	0xBF08    IT	EQ
;__Lib_MathDouble.c, 267 :: 		
0x180A	0xE00F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 269 :: 		
0x180C	0xB502    PUSH	(R1, R14)
;__Lib_MathDouble.c, 271 :: 		
0x180E	0xF04F029E  MOV	R2, #158
;__Lib_MathDouble.c, 272 :: 		
0x1812	0xD402    BMI	__me_label_cont
;__Lib_MathDouble.c, 274 :: 		
__me_loop:
0x1814	0x1E52    SUBS	R2, R2, #1
;__Lib_MathDouble.c, 275 :: 		
0x1816	0x0040    LSLS	R0, R0, #1
;__Lib_MathDouble.c, 277 :: 		
0x1818	0xD5FC    BPL	__me_loop
;__Lib_MathDouble.c, 279 :: 		
__me_label_cont:
0x181A	0x3080    ADDS	R0, #128
;__Lib_MathDouble.c, 280 :: 		
0x181C	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 281 :: 		
0x181E	0x1C52    ADDCS	R2, R2, #1
;__Lib_MathDouble.c, 282 :: 		
0x1820	0x0040    LSLCC	R0, R0, #1
;__Lib_MathDouble.c, 284 :: 		
0x1822	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 285 :: 		
0x1824	0xEA4050C2  ORR	R0, R0, R2, LSL #23
;__Lib_MathDouble.c, 287 :: 		
0x1828	0xE8BD4002  POP	(R1, R14)
;__Lib_MathDouble.c, 288 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 290 :: 		
L_end__UnsignedIntegralToFloat:
0x182C	0xB001    ADD	SP, SP, #4
0x182E	0x4770    BX	LR
; end of __UnsignedIntegralToFloat
__Mul_FP:
;__Lib_MathDouble.c, 666 :: 		
0x1830	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 668 :: 		
0x1832	0xB5FA    PUSH	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 670 :: 		
0x1834	0xEA900602  EORS	R6, R0, R2, LSL #0
;__Lib_MathDouble.c, 671 :: 		
0x1838	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 672 :: 		
0x183A	0xF04F4600  MOVMI	R6, #-2147483648
;__Lib_MathDouble.c, 673 :: 		
0x183E	0xF04F0600  MOVPL	R6, #0
;__Lib_MathDouble.c, 675 :: 		
0x1842	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 676 :: 		
0x1846	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 677 :: 		
0x184A	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 678 :: 		
0x184C	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 679 :: 		
0x184E	0xF0414100  ORRNE	R1, R1, #-2147483648
;__Lib_MathDouble.c, 681 :: 		
0x1852	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 683 :: 		
0x1856	0xE02C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 685 :: 		
0x1858	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 686 :: 		
0x185A	0xD026    BEQ	__me_ovfl
;__Lib_MathDouble.c, 688 :: 		
0x185C	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 689 :: 		
0x1860	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 690 :: 		
0x1864	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 691 :: 		
0x1866	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 692 :: 		
0x1868	0xF0444400  ORRNE	R4, R4, #-2147483648
;__Lib_MathDouble.c, 694 :: 		
0x186C	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 696 :: 		
0x1870	0xE01F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 698 :: 		
0x1872	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 699 :: 		
0x1874	0xD019    BEQ	__me_ovfl
;__Lib_MathDouble.c, 701 :: 		
0x1876	0x195B    ADDS	R3, R3, R5
;__Lib_MathDouble.c, 703 :: 		
0x1878	0xFBA15404  UMULL	R5, R4, R1, R4
;__Lib_MathDouble.c, 705 :: 		
0x187C	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 706 :: 		
0x187E	0xBF5C    ITT	PL
;__Lib_MathDouble.c, 707 :: 		
0x1880	0x0064    LSLPL	R4, R4, #1
;__Lib_MathDouble.c, 708 :: 		
0x1882	0x1E5B    SUBPL	R3, R3, #1
;__Lib_MathDouble.c, 710 :: 		
0x1884	0x3480    ADDS	R4, #128
;__Lib_MathDouble.c, 711 :: 		
0x1886	0xBF24    ITT	CS
;__Lib_MathDouble.c, 712 :: 		
0x1888	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 713 :: 		
0x188A	0x0864    LSRCS	R4, R4, #1
;__Lib_MathDouble.c, 715 :: 		
0x188C	0x3B7E    SUBS	R3, #126
;__Lib_MathDouble.c, 716 :: 		
0x188E	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 717 :: 		
0x1890	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 719 :: 		
0x1894	0xE00D    BLE	__me_lab_end
;__Lib_MathDouble.c, 721 :: 		
0x1896	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 722 :: 		
0x1898	0xD207    BCS	__me_ovfl
;__Lib_MathDouble.c, 724 :: 		
0x189A	0xEA4F2014  LSR	R0, R4, #8
;__Lib_MathDouble.c, 725 :: 		
0x189E	0xF4300000  BICS	R0, R0, #8388608
;__Lib_MathDouble.c, 726 :: 		
0x18A2	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 727 :: 		
0x18A6	0x4330    ORRS	R0, R6
;__Lib_MathDouble.c, 730 :: 		
0x18A8	0xE003    B	__me_lab_end
;__Lib_MathDouble.c, 732 :: 		
__me_ovfl:
0x18AA	0x27FF    MOVS	R7, #255
;__Lib_MathDouble.c, 733 :: 		
0x18AC	0x05FF    LSLS	R7, R7, #23
;__Lib_MathDouble.c, 734 :: 		
0x18AE	0xEA460007  ORR	R0, R6, R7, LSL #0
;__Lib_MathDouble.c, 735 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 736 :: 		
0x18B2	0xE8BD40FA  POP	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 738 :: 		
L_end__Mul_FP:
0x18B6	0xB001    ADD	SP, SP, #4
0x18B8	0x4770    BX	LR
; end of __Mul_FP
__Div_FP:
;__Lib_MathDouble.c, 743 :: 		
0x18BC	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 745 :: 		
0x18BE	0xB5FA    PUSH	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 746 :: 		
0x18C0	0xEA900602  EORS	R6, R0, R2, LSL #0
;__Lib_MathDouble.c, 747 :: 		
0x18C4	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 748 :: 		
0x18C6	0xF04F4600  MOVMI	R6, #-2147483648
;__Lib_MathDouble.c, 749 :: 		
0x18CA	0xF04F0600  MOVPL	R6, #0
;__Lib_MathDouble.c, 751 :: 		
0x18CE	0x0201    LSLS	R1, R0, #8
;__Lib_MathDouble.c, 752 :: 		
0x18D0	0x0043    LSLS	R3, R0, #1
;__Lib_MathDouble.c, 753 :: 		
0x18D2	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 754 :: 		
0x18D4	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 755 :: 		
0x18D6	0xF0414100  ORRNE	R1, R1, #-2147483648
;__Lib_MathDouble.c, 757 :: 		
0x18DA	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 759 :: 		
0x18DE	0xE03B    BEQ	__me_lab_end
;__Lib_MathDouble.c, 761 :: 		
0x18E0	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 762 :: 		
0x18E2	0xD035    BEQ	__me_ovfl
;__Lib_MathDouble.c, 764 :: 		
0x18E4	0xEA5F2402  LSLS	R4, R2, #8
;__Lib_MathDouble.c, 765 :: 		
0x18E8	0xEA5F0542  LSLS	R5, R2, #1
;__Lib_MathDouble.c, 766 :: 		
0x18EC	0xEA5F6515  LSRS	R5, R5, #24
;__Lib_MathDouble.c, 767 :: 		
0x18F0	0xBF11    ITEEE	NE
;__Lib_MathDouble.c, 769 :: 		
0x18F2	0xF0444400  ORRNE	R4, R4, #-2147483648
;__Lib_MathDouble.c, 770 :: 		
0x18F6	0xF04F40FF  MOVEQ	R0, #2139095040
;__Lib_MathDouble.c, 771 :: 		
0x18FA	0x4330    ORREQ	R0, R6
;__Lib_MathDouble.c, 773 :: 		
0x18FC	0xE02C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 775 :: 		
0x18FE	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 776 :: 		
0x1900	0xD026    BEQ	__me_ovfl
;__Lib_MathDouble.c, 778 :: 		
0x1902	0x1B5B    SUBS	R3, R3, R5
;__Lib_MathDouble.c, 781 :: 		
0x1904	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 782 :: 		
0x1906	0x2720    MOVS	R7, #32
;__Lib_MathDouble.c, 783 :: 		
0x1908	0x0864    LSRS	R4, R4, #1
;__Lib_MathDouble.c, 784 :: 		
0x190A	0x0849    LSRS	R1, R1, #1
;__Lib_MathDouble.c, 786 :: 		
__me_fdiv_:
;__Lib_MathDouble.c, 788 :: 		
0x190C	0x42A1    CMP	R1, R4
;__Lib_MathDouble.c, 790 :: 		
0x190E	0xEB400000  ADC	R0, R0, R0, LSL #0
;__Lib_MathDouble.c, 791 :: 		
0x1912	0xBF28    IT	CS
;__Lib_MathDouble.c, 792 :: 		
0x1914	0x1B09    SUBCS	R1, R1, R4
;__Lib_MathDouble.c, 793 :: 		
0x1916	0x1E7F    SUBS	R7, R7, #1
;__Lib_MathDouble.c, 794 :: 		
0x1918	0xD004    BEQ	__me_flb1_
;__Lib_MathDouble.c, 795 :: 		
0x191A	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 796 :: 		
0x191C	0xBF18    IT	NE
;__Lib_MathDouble.c, 797 :: 		
0x191E	0x0049    LSLNE	R1, R1, #1
;__Lib_MathDouble.c, 798 :: 		
0x1920	0xD1F4    BNE	__me_fdiv_
;__Lib_MathDouble.c, 800 :: 		
0x1922	0x40B8    LSLS	R0, R7
;__Lib_MathDouble.c, 802 :: 		
__me_flb1_:
0x1924	0xF0104F00  TST	R0, #-2147483648
;__Lib_MathDouble.c, 803 :: 		
0x1928	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 804 :: 		
0x192A	0x0040    LSLEQ	R0, R0, #1
;__Lib_MathDouble.c, 805 :: 		
0x192C	0xF1B30301  SUBSEQ	R3, R3, #1
;__Lib_MathDouble.c, 807 :: 		
0x1930	0x3080    ADDS	R0, #128
;__Lib_MathDouble.c, 808 :: 		
0x1932	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 809 :: 		
0x1934	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 810 :: 		
0x1936	0x0040    LSLCC	R0, R0, #1
;__Lib_MathDouble.c, 812 :: 		
__me_flb2_:
0x1938	0x337F    ADDS	R3, #127
;__Lib_MathDouble.c, 813 :: 		
0x193A	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 814 :: 		
0x193C	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 816 :: 		
0x1940	0xE00A    BLE	__me_lab_end
;__Lib_MathDouble.c, 818 :: 		
0x1942	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 819 :: 		
0x1944	0xD204    BCS	__me_ovfl
;__Lib_MathDouble.c, 821 :: 		
0x1946	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 822 :: 		
0x1948	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 823 :: 		
0x194C	0x4330    ORRS	R0, R6
;__Lib_MathDouble.c, 826 :: 		
0x194E	0xE003    B	__me_lab_end
;__Lib_MathDouble.c, 828 :: 		
__me_ovfl:
0x1950	0x27FF    MOVS	R7, #255
;__Lib_MathDouble.c, 829 :: 		
0x1952	0x05FF    LSLS	R7, R7, #23
;__Lib_MathDouble.c, 830 :: 		
0x1954	0xEA560007  ORRS	R0, R6, R7, LSL #0
;__Lib_MathDouble.c, 831 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 832 :: 		
0x1958	0xE8BD40FA  POP	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 834 :: 		
L_end__Div_FP:
0x195C	0xB001    ADD	SP, SP, #4
0x195E	0x4770    BX	LR
; end of __Div_FP
__Compare_FP:
;__Lib_MathDouble.c, 839 :: 		
0x2ECC	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 841 :: 		
0x2ECE	0xB510    PUSH	(R4, R14)
;__Lib_MathDouble.c, 843 :: 		
0x2ED0	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 844 :: 		
0x2ED2	0xBF08    IT	EQ
;__Lib_MathDouble.c, 846 :: 		
0x2ED4	0xE02A    BEQ	__me_lab_end
;__Lib_MathDouble.c, 848 :: 		
0x2ED6	0xEA400402  ORR	R4, R0, R2, LSL #0
;__Lib_MathDouble.c, 849 :: 		
0x2EDA	0xEA4F0444  LSL	R4, R4, #1
;__Lib_MathDouble.c, 850 :: 		
0x2EDE	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 851 :: 		
0x2EE0	0xBF08    IT	EQ
;__Lib_MathDouble.c, 853 :: 		
0x2EE2	0xE023    BEQ	__me_lab_end
;__Lib_MathDouble.c, 855 :: 		
0x2EE4	0x0044    LSLS	R4, R0, #1
;__Lib_MathDouble.c, 856 :: 		
0x2EE6	0xD104    BNE	__me_ct2_
;__Lib_MathDouble.c, 858 :: 		
0x2EE8	0x4294    CMP	R4, R2
;__Lib_MathDouble.c, 859 :: 		
0x2EEA	0xD401    BMI	__me_labop2_pos
;__Lib_MathDouble.c, 860 :: 		
0x2EEC	0x1CA4    ADDS	R4, R4, #2
;__Lib_MathDouble.c, 861 :: 		
0x2EEE	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 862 :: 		
__me_labop2_pos:
;__Lib_MathDouble.c, 864 :: 		
0x2EF0	0xE01C    B	__me_lab_end
;__Lib_MathDouble.c, 866 :: 		
__me_ct2_:
0x2EF2	0xEA4F0440  LSL	R4, R0, #1
;__Lib_MathDouble.c, 867 :: 		
0x2EF6	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 868 :: 		
0x2EFA	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 869 :: 		
0x2EFC	0xD10A    BNE	__me_ct1_
;__Lib_MathDouble.c, 870 :: 		
0x2EFE	0xEA4F0442  LSL	R4, R2, #1
;__Lib_MathDouble.c, 871 :: 		
0x2F02	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 872 :: 		
0x2F06	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 873 :: 		
0x2F08	0xD104    BNE	__me_ct1_
;__Lib_MathDouble.c, 875 :: 		
0x2F0A	0xEA4F74D2  LSR	R4, R2, #31
;__Lib_MathDouble.c, 876 :: 		
0x2F0E	0xEBB434D0  SUBS	R4, R4, R0, LSR #31
;__Lib_MathDouble.c, 878 :: 		
0x2F12	0xE00B    B	__me_lab_end
;__Lib_MathDouble.c, 880 :: 		
__me_ct1_:
0x2F14	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 881 :: 		
0x2F16	0xD406    BMI	__me_op2_m
;__Lib_MathDouble.c, 883 :: 		
0x2F18	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 884 :: 		
0x2F1A	0xDC02    BGT	__me_labop1_pos
;__Lib_MathDouble.c, 885 :: 		
0x2F1C	0x2400    MOVS	R4, #0
;__Lib_MathDouble.c, 886 :: 		
0x2F1E	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 888 :: 		
0x2F20	0xE004    B	__me_lab_end
;__Lib_MathDouble.c, 889 :: 		
__me_labop1_pos:
;__Lib_MathDouble.c, 890 :: 		
0x2F22	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 892 :: 		
0x2F24	0xE002    B	__me_lab_end
;__Lib_MathDouble.c, 893 :: 		
__me_op2_m:
0x2F26	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 894 :: 		
0x2F28	0xBF48    IT	MI
;__Lib_MathDouble.c, 895 :: 		
0x2F2A	0x4282    CMPMI	R2, R0
;__Lib_MathDouble.c, 896 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 897 :: 		
0x2F2C	0xE8BD4010  POP	(R4, R14)
;__Lib_MathDouble.c, 899 :: 		
L_end__Compare_FP:
0x2F30	0xB001    ADD	SP, SP, #4
0x2F32	0x4770    BX	LR
; end of __Compare_FP
__Add_FP:
;__Lib_MathDouble.c, 413 :: 		
0x448C	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 415 :: 		
0x448E	0xE92D41FA  PUSH	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 417 :: 		
0x4492	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 418 :: 		
0x4496	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 419 :: 		
0x449A	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 420 :: 		
0x449C	0xD104    BNE	__me_lab1
;__Lib_MathDouble.c, 422 :: 		
0x449E	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 423 :: 		
0x44A0	0xBF18    IT	NE
;__Lib_MathDouble.c, 424 :: 		
0x44A2	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 426 :: 		
0x44A6	0xE06C    B	__me_lab_end
;__Lib_MathDouble.c, 428 :: 		
__me_lab1:
0x44A8	0xF0444400  ORR	R4, R4, #-2147483648
;__Lib_MathDouble.c, 430 :: 		
0x44AC	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 432 :: 		
0x44AE	0xD05F    BEQ	__me_ovfl1
;__Lib_MathDouble.c, 434 :: 		
0x44B0	0xEA4F0494  LSR	R4, R4, #2
;__Lib_MathDouble.c, 435 :: 		
0x44B4	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 436 :: 		
0x44B6	0xBF48    IT	MI
;__Lib_MathDouble.c, 437 :: 		
0x44B8	0x4264    RSBMI	R4, R4, #0
;__Lib_MathDouble.c, 439 :: 		
0x44BA	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 440 :: 		
0x44BE	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 441 :: 		
0x44C2	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 442 :: 		
0x44C4	0xD105    BNE	__me_lab2
;__Lib_MathDouble.c, 444 :: 		
0x44C6	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 445 :: 		
0x44C8	0xBF14    ITE	NE
;__Lib_MathDouble.c, 446 :: 		
0x44CA	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 447 :: 		
0x44CE	0x4610    MOVEQ	R0, R2
;__Lib_MathDouble.c, 449 :: 		
0x44D0	0xE057    B	__me_lab_end
;__Lib_MathDouble.c, 451 :: 		
__me_lab2:
0x44D2	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 453 :: 		
0x44D6	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 454 :: 		
0x44D8	0xD04B    BEQ	__me_ovfl0
;__Lib_MathDouble.c, 456 :: 		
0x44DA	0xEA4F0191  LSR	R1, R1, #2
;__Lib_MathDouble.c, 457 :: 		
0x44DE	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 458 :: 		
0x44E0	0xBF48    IT	MI
;__Lib_MathDouble.c, 459 :: 		
0x44E2	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 461 :: 		
0x44E4	0x1B5E    SUBS	R6, R3, R5
;__Lib_MathDouble.c, 462 :: 		
0x44E6	0xBF41    ITTTT	MI
;__Lib_MathDouble.c, 463 :: 		
0x44E8	0x460F    MOVMI	R7, R1
;__Lib_MathDouble.c, 464 :: 		
0x44EA	0x4621    MOVMI	R1, R4
;__Lib_MathDouble.c, 465 :: 		
0x44EC	0x463C    MOVMI	R4, R7
;__Lib_MathDouble.c, 466 :: 		
0x44EE	0x4276    RSBMI	R6, R6, #0
;__Lib_MathDouble.c, 467 :: 		
0x44F0	0xBF48    IT	MI
;__Lib_MathDouble.c, 468 :: 		
0x44F2	0x462B    MOVMI	R3, R5
;__Lib_MathDouble.c, 470 :: 		
0x44F4	0x2E19    CMP	R6, #25
;__Lib_MathDouble.c, 471 :: 		
0x44F6	0xBF47    ITTEE	MI
;__Lib_MathDouble.c, 472 :: 		
0x44F8	0xFA44F706  ASRMI	R7, R4, R6
;__Lib_MathDouble.c, 473 :: 		
0x44FC	0x19C9    ADDMI	R1, R1, R7
;__Lib_MathDouble.c, 474 :: 		
0x44FE	0xF04F0800  MOVPL	R8, #0
;__Lib_MathDouble.c, 475 :: 		
0x4502	0xE003    BPL	__me_skip_sticky
;__Lib_MathDouble.c, 476 :: 		
0x4504	0xF1C6071C  RSB	R7, R6, #28
;__Lib_MathDouble.c, 477 :: 		
0x4508	0xFA04F807  LSL	R8, R4, R7
;__Lib_MathDouble.c, 479 :: 		
__me_skip_sticky:
;__Lib_MathDouble.c, 480 :: 		
0x450C	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 481 :: 		
0x450E	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 482 :: 		
0x4510	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 484 :: 		
0x4514	0xE035    BEQ	__me_lab_end
;__Lib_MathDouble.c, 485 :: 		
0x4516	0xBF46    ITTE	MI
;__Lib_MathDouble.c, 486 :: 		
0x4518	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 487 :: 		
0x451A	0xF04F0701  MOVMI	R7, #1
;__Lib_MathDouble.c, 488 :: 		
0x451E	0xF04F0700  MOVPL	R7, #0
;__Lib_MathDouble.c, 490 :: 		
__me_loop:
0x4522	0xF1A30301  SUB	R3, R3, #1
;__Lib_MathDouble.c, 491 :: 		
0x4526	0x0049    LSLS	R1, R1, #1
;__Lib_MathDouble.c, 492 :: 		
0x4528	0xD5FB    BPL	__me_loop
;__Lib_MathDouble.c, 494 :: 		
0x452A	0xF0110480  ANDS	R4, R1, #128
;__Lib_MathDouble.c, 495 :: 		
0x452E	0xD00D    BEQ	__me_no_round
;__Lib_MathDouble.c, 496 :: 		
0x4530	0xF0010520  AND	R5, R1, #32
;__Lib_MathDouble.c, 497 :: 		
0x4534	0xEA480805  ORR	R8, R8, R5, LSL #0
;__Lib_MathDouble.c, 498 :: 		
0x4538	0x3180    ADDS	R1, #128
;__Lib_MathDouble.c, 499 :: 		
0x453A	0xBF28    IT	CS
;__Lib_MathDouble.c, 500 :: 		
0x453C	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 501 :: 		
0x453E	0xF0010440  AND	R4, R1, #64
;__Lib_MathDouble.c, 502 :: 		
0x4542	0xEA580804  ORRS	R8, R8, R4, LSL #0
;__Lib_MathDouble.c, 503 :: 		
0x4546	0xBF08    IT	EQ
;__Lib_MathDouble.c, 504 :: 		
0x4548	0xF4217180  BICEQ	R1, R1, #256
;__Lib_MathDouble.c, 506 :: 		
__me_no_round:
;__Lib_MathDouble.c, 507 :: 		
0x454C	0x1C9B    ADDS	R3, R3, #2
;__Lib_MathDouble.c, 508 :: 		
0x454E	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 509 :: 		
0x4550	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 511 :: 		
0x4554	0xE015    BLE	__me_lab_end
;__Lib_MathDouble.c, 512 :: 		
0x4556	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 513 :: 		
0x4558	0xD20D    BCS	__me_ovfl
;__Lib_MathDouble.c, 515 :: 		
0x455A	0xF02101FF  BIC	R1, R1, #255
;__Lib_MathDouble.c, 516 :: 		
0x455E	0xEA4F0141  LSL	R1, R1, #1
;__Lib_MathDouble.c, 518 :: 		
0x4562	0xEA4F2051  LSR	R0, R1, #9
;__Lib_MathDouble.c, 519 :: 		
0x4566	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 520 :: 		
0x456A	0xEA4070C7  ORR	R0, R0, R7, LSL #31
;__Lib_MathDouble.c, 523 :: 		
0x456E	0xE008    B	__me_lab_end
;__Lib_MathDouble.c, 525 :: 		
__me_ovfl1:
0x4570	0x4610    MOV	R0, R2
;__Lib_MathDouble.c, 526 :: 		
__me_ovfl0:
0x4572	0xEA4F77D0  LSR	R7, R0, #31
;__Lib_MathDouble.c, 527 :: 		
__me_ovfl:
0x4576	0xEA4F77C7  LSL	R7, R7, #31
;__Lib_MathDouble.c, 528 :: 		
0x457A	0x20FF    MOVS	R0, #255
;__Lib_MathDouble.c, 529 :: 		
0x457C	0xEA4F50C0  LSL	R0, R0, #23
;__Lib_MathDouble.c, 530 :: 		
0x4580	0x4338    ORRS	R0, R7
;__Lib_MathDouble.c, 531 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 532 :: 		
0x4582	0xE8BD41FA  POP	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 534 :: 		
L_end__Add_FP:
0x4586	0xB001    ADD	SP, SP, #4
0x4588	0x4770    BX	LR
; end of __Add_FP
_TFT_Rectangle:
;__Lib_TFT.c, 916 :: 		
0x4FF0	0xB088    SUB	SP, SP, #32
0x4FF2	0xF8CDE000  STR	LR, [SP, #0]
0x4FF6	0xF8AD0010  STRH	R0, [SP, #16]
0x4FFA	0xF8AD1014  STRH	R1, [SP, #20]
0x4FFE	0xF8AD2018  STRH	R2, [SP, #24]
0x5002	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_TFT.c, 922 :: 		
0x5006	0x4C8C    LDR	R4, [PC, #560]
0x5008	0x7824    LDRB	R4, [R4, #0]
0x500A	0x0865    LSRS	R5, R4, #1
0x500C	0xB2ED    UXTB	R5, R5
0x500E	0xF9BD4010  LDRSH	R4, [SP, #16]
0x5012	0x1B64    SUB	R4, R4, R5
0x5014	0xB224    SXTH	R4, R4
; loc_x_up_lft start address is: 12 (R3)
0x5016	0xB223    SXTH	R3, R4
;__Lib_TFT.c, 923 :: 		
0x5018	0x2C00    CMP	R4, #0
0x501A	0xDA03    BGE	L_TFT_Rectangle103
;__Lib_TFT.c, 924 :: 		
0x501C	0x2300    MOVS	R3, #0
0x501E	0xB21B    SXTH	R3, R3
0x5020	0xB218    SXTH	R0, R3
0x5022	0xE009    B	L_TFT_Rectangle104
L_TFT_Rectangle103:
;__Lib_TFT.c, 925 :: 		
0x5024	0x4C85    LDR	R4, [PC, #532]
0x5026	0x8824    LDRH	R4, [R4, #0]
0x5028	0x42A3    CMP	R3, R4
0x502A	0xD304    BCC	L__TFT_Rectangle965
; loc_x_up_lft end address is: 12 (R3)
;__Lib_TFT.c, 926 :: 		
0x502C	0x4C83    LDR	R4, [PC, #524]
0x502E	0x8824    LDRH	R4, [R4, #0]
0x5030	0x1E63    SUBS	R3, R4, #1
0x5032	0xB21B    SXTH	R3, R3
; loc_x_up_lft start address is: 12 (R3)
; loc_x_up_lft end address is: 12 (R3)
0x5034	0xE7FF    B	L_TFT_Rectangle105
L__TFT_Rectangle965:
;__Lib_TFT.c, 925 :: 		
;__Lib_TFT.c, 926 :: 		
L_TFT_Rectangle105:
; loc_x_up_lft start address is: 12 (R3)
0x5036	0xB218    SXTH	R0, R3
; loc_x_up_lft end address is: 12 (R3)
L_TFT_Rectangle104:
;__Lib_TFT.c, 928 :: 		
; loc_x_up_lft start address is: 0 (R0)
0x5038	0x4C7F    LDR	R4, [PC, #508]
0x503A	0x7824    LDRB	R4, [R4, #0]
0x503C	0x1E64    SUBS	R4, R4, #1
0x503E	0xB224    SXTH	R4, R4
0x5040	0x1065    ASRS	R5, R4, #1
0x5042	0xB22D    SXTH	R5, R5
0x5044	0xF9BD4018  LDRSH	R4, [SP, #24]
0x5048	0x1964    ADDS	R4, R4, R5
0x504A	0xB224    SXTH	R4, R4
; loc_x_bt_rght start address is: 20 (R5)
0x504C	0xB225    SXTH	R5, R4
;__Lib_TFT.c, 929 :: 		
0x504E	0x2C00    CMP	R4, #0
0x5050	0xDA03    BGE	L_TFT_Rectangle106
;__Lib_TFT.c, 930 :: 		
0x5052	0x2500    MOVS	R5, #0
0x5054	0xB22D    SXTH	R5, R5
0x5056	0xB229    SXTH	R1, R5
0x5058	0xE009    B	L_TFT_Rectangle107
L_TFT_Rectangle106:
;__Lib_TFT.c, 931 :: 		
0x505A	0x4C78    LDR	R4, [PC, #480]
0x505C	0x8824    LDRH	R4, [R4, #0]
0x505E	0x42A5    CMP	R5, R4
0x5060	0xD304    BCC	L__TFT_Rectangle966
; loc_x_bt_rght end address is: 20 (R5)
;__Lib_TFT.c, 932 :: 		
0x5062	0x4C76    LDR	R4, [PC, #472]
0x5064	0x8824    LDRH	R4, [R4, #0]
0x5066	0x1E65    SUBS	R5, R4, #1
0x5068	0xB22D    SXTH	R5, R5
; loc_x_bt_rght start address is: 20 (R5)
; loc_x_bt_rght end address is: 20 (R5)
0x506A	0xE7FF    B	L_TFT_Rectangle108
L__TFT_Rectangle966:
;__Lib_TFT.c, 931 :: 		
;__Lib_TFT.c, 932 :: 		
L_TFT_Rectangle108:
; loc_x_bt_rght start address is: 20 (R5)
0x506C	0xB229    SXTH	R1, R5
; loc_x_bt_rght end address is: 20 (R5)
L_TFT_Rectangle107:
;__Lib_TFT.c, 934 :: 		
; loc_x_bt_rght start address is: 4 (R1)
0x506E	0x4C72    LDR	R4, [PC, #456]
0x5070	0x7824    LDRB	R4, [R4, #0]
0x5072	0xB1FC    CBZ	R4, L_TFT_Rectangle109
;__Lib_TFT.c, 935 :: 		
0x5074	0xF8AD1004  STRH	R1, [SP, #4]
0x5078	0xF8AD0006  STRH	R0, [SP, #6]
0x507C	0xF9BD2014  LDRSH	R2, [SP, #20]
0x5080	0xF7FBFC2A  BL	_TFT_H_Line+0
0x5084	0xF9BD0006  LDRSH	R0, [SP, #6]
0x5088	0xF9BD1004  LDRSH	R1, [SP, #4]
;__Lib_TFT.c, 936 :: 		
0x508C	0xF9BD201C  LDRSH	R2, [SP, #28]
; loc_x_bt_rght end address is: 4 (R1)
; loc_x_up_lft end address is: 0 (R0)
0x5090	0xF7FBFC22  BL	_TFT_H_Line+0
;__Lib_TFT.c, 937 :: 		
0x5094	0xF9BD2010  LDRSH	R2, [SP, #16]
0x5098	0xF9BD101C  LDRSH	R1, [SP, #28]
0x509C	0xF9BD0014  LDRSH	R0, [SP, #20]
0x50A0	0xF7FCF9A4  BL	_TFT_V_Line+0
;__Lib_TFT.c, 938 :: 		
0x50A4	0xF9BD2018  LDRSH	R2, [SP, #24]
0x50A8	0xF9BD101C  LDRSH	R1, [SP, #28]
0x50AC	0xF9BD0014  LDRSH	R0, [SP, #20]
0x50B0	0xF7FCF99C  BL	_TFT_V_Line+0
;__Lib_TFT.c, 939 :: 		
L_TFT_Rectangle109:
;__Lib_TFT.c, 941 :: 		
0x50B4	0x4C62    LDR	R4, [PC, #392]
0x50B6	0x7824    LDRB	R4, [R4, #0]
0x50B8	0x2C00    CMP	R4, #0
0x50BA	0xF00080B8  BEQ	L_TFT_Rectangle110
;__Lib_TFT.c, 942 :: 		
0x50BE	0x4C61    LDR	R4, [PC, #388]
0x50C0	0x8824    LDRH	R4, [R4, #0]
0x50C2	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 943 :: 		
0x50C6	0x4F5C    LDR	R7, [PC, #368]
0x50C8	0x783C    LDRB	R4, [R7, #0]
0x50CA	0xF88D400E  STRB	R4, [SP, #14]
;__Lib_TFT.c, 945 :: 		
0x50CE	0x463C    MOV	R4, R7
0x50D0	0x7824    LDRB	R4, [R4, #0]
0x50D2	0x1C64    ADDS	R4, R4, #1
0x50D4	0xB224    SXTH	R4, R4
0x50D6	0x1066    ASRS	R6, R4, #1
;__Lib_TFT.c, 946 :: 		
0x50D8	0xB2B5    UXTH	R5, R6
0x50DA	0xF9BD4010  LDRSH	R4, [SP, #16]
0x50DE	0x1964    ADDS	R4, R4, R5
0x50E0	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_TFT.c, 947 :: 		
0x50E4	0xB2B5    UXTH	R5, R6
0x50E6	0xF9BD4014  LDRSH	R4, [SP, #20]
0x50EA	0x1964    ADDS	R4, R4, R5
0x50EC	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 949 :: 		
0x50F0	0x463C    MOV	R4, R7
0x50F2	0x7824    LDRB	R4, [R4, #0]
0x50F4	0x1CA4    ADDS	R4, R4, #2
0x50F6	0xB224    SXTH	R4, R4
0x50F8	0x1066    ASRS	R6, R4, #1
;__Lib_TFT.c, 950 :: 		
0x50FA	0xB2B5    UXTH	R5, R6
0x50FC	0xF9BD4018  LDRSH	R4, [SP, #24]
0x5100	0x1B64    SUB	R4, R4, R5
0x5102	0xF8AD4018  STRH	R4, [SP, #24]
;__Lib_TFT.c, 951 :: 		
0x5106	0xB2B5    UXTH	R5, R6
0x5108	0xF9BD401C  LDRSH	R4, [SP, #28]
0x510C	0x1B64    SUB	R4, R4, R5
0x510E	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_TFT.c, 953 :: 		
0x5112	0x4C4D    LDR	R4, [PC, #308]
0x5114	0x7824    LDRB	R4, [R4, #0]
0x5116	0x2C00    CMP	R4, #0
0x5118	0xF0008063  BEQ	L_TFT_Rectangle111
;__Lib_TFT.c, 954 :: 		
0x511C	0x4C4B    LDR	R4, [PC, #300]
0x511E	0x7824    LDRB	R4, [R4, #0]
0x5120	0xBB7C    CBNZ	R4, L_TFT_Rectangle112
;__Lib_TFT.c, 955 :: 		
0x5122	0xF9BD4014  LDRSH	R4, [SP, #20]
0x5126	0xF8AD400A  STRH	R4, [SP, #10]
L_TFT_Rectangle113:
0x512A	0xF9BD501C  LDRSH	R5, [SP, #28]
0x512E	0xF8BD400A  LDRH	R4, [SP, #10]
0x5132	0x42AC    CMP	R4, R5
0x5134	0xD824    BHI	L_TFT_Rectangle114
;__Lib_TFT.c, 956 :: 		
0x5136	0xF9BD5014  LDRSH	R5, [SP, #20]
0x513A	0xF9BD401C  LDRSH	R4, [SP, #28]
0x513E	0x1B67    SUB	R7, R4, R5
0x5140	0xF9BD5014  LDRSH	R5, [SP, #20]
0x5144	0xF8BD400A  LDRH	R4, [SP, #10]
0x5148	0x1B66    SUB	R6, R4, R5
0x514A	0x4C41    LDR	R4, [PC, #260]
0x514C	0x8825    LDRH	R5, [R4, #0]
0x514E	0x4C41    LDR	R4, [PC, #260]
0x5150	0x8824    LDRH	R4, [R4, #0]
0x5152	0xB2BB    UXTH	R3, R7
0x5154	0xB2B2    UXTH	R2, R6
0x5156	0xB2A9    UXTH	R1, R5
0x5158	0xB2A0    UXTH	R0, R4
0x515A	0xF7FFFA17  BL	_TFT_GetCurrentColor+0
;__Lib_TFT.c, 957 :: 		
0x515E	0x2101    MOVS	R1, #1
0x5160	0xF7FDFCD4  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 958 :: 		
0x5164	0xF8BD200A  LDRH	R2, [SP, #10]
0x5168	0xF9BD1018  LDRSH	R1, [SP, #24]
0x516C	0xF9BD0010  LDRSH	R0, [SP, #16]
0x5170	0xF7FBFBB2  BL	_TFT_H_Line+0
;__Lib_TFT.c, 955 :: 		
0x5174	0xF8BD400A  LDRH	R4, [SP, #10]
0x5178	0x1C64    ADDS	R4, R4, #1
0x517A	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 959 :: 		
0x517E	0xE7D4    B	L_TFT_Rectangle113
L_TFT_Rectangle114:
;__Lib_TFT.c, 960 :: 		
0x5180	0xE02E    B	L_TFT_Rectangle116
L_TFT_Rectangle112:
;__Lib_TFT.c, 961 :: 		
0x5182	0xF9BD4010  LDRSH	R4, [SP, #16]
0x5186	0xF8AD4008  STRH	R4, [SP, #8]
L_TFT_Rectangle117:
0x518A	0xF9BD5018  LDRSH	R5, [SP, #24]
0x518E	0xF8BD4008  LDRH	R4, [SP, #8]
0x5192	0x42AC    CMP	R4, R5
0x5194	0xD824    BHI	L_TFT_Rectangle118
;__Lib_TFT.c, 962 :: 		
0x5196	0xF9BD5010  LDRSH	R5, [SP, #16]
0x519A	0xF9BD4018  LDRSH	R4, [SP, #24]
0x519E	0x1B67    SUB	R7, R4, R5
0x51A0	0xF9BD5010  LDRSH	R5, [SP, #16]
0x51A4	0xF8BD4008  LDRH	R4, [SP, #8]
0x51A8	0x1B66    SUB	R6, R4, R5
0x51AA	0x4C29    LDR	R4, [PC, #164]
0x51AC	0x8825    LDRH	R5, [R4, #0]
0x51AE	0x4C29    LDR	R4, [PC, #164]
0x51B0	0x8824    LDRH	R4, [R4, #0]
0x51B2	0xB2BB    UXTH	R3, R7
0x51B4	0xB2B2    UXTH	R2, R6
0x51B6	0xB2A9    UXTH	R1, R5
0x51B8	0xB2A0    UXTH	R0, R4
0x51BA	0xF7FFF9E7  BL	_TFT_GetCurrentColor+0
;__Lib_TFT.c, 963 :: 		
0x51BE	0x2101    MOVS	R1, #1
0x51C0	0xF7FDFCA4  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 964 :: 		
0x51C4	0xF8BD2008  LDRH	R2, [SP, #8]
0x51C8	0xF9BD101C  LDRSH	R1, [SP, #28]
0x51CC	0xF9BD0014  LDRSH	R0, [SP, #20]
0x51D0	0xF7FCF90C  BL	_TFT_V_Line+0
;__Lib_TFT.c, 961 :: 		
0x51D4	0xF8BD4008  LDRH	R4, [SP, #8]
0x51D8	0x1C64    ADDS	R4, R4, #1
0x51DA	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 965 :: 		
0x51DE	0xE7D4    B	L_TFT_Rectangle117
L_TFT_Rectangle118:
;__Lib_TFT.c, 966 :: 		
L_TFT_Rectangle116:
;__Lib_TFT.c, 967 :: 		
0x51E0	0xE01D    B	L_TFT_Rectangle120
L_TFT_Rectangle111:
;__Lib_TFT.c, 968 :: 		
0x51E2	0x4C1D    LDR	R4, [PC, #116]
0x51E4	0x8824    LDRH	R4, [R4, #0]
0x51E6	0x2101    MOVS	R1, #1
0x51E8	0xB2A0    UXTH	R0, R4
0x51EA	0xF7FDFC8F  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 969 :: 		
0x51EE	0xF9BD4014  LDRSH	R4, [SP, #20]
0x51F2	0xF8AD400A  STRH	R4, [SP, #10]
L_TFT_Rectangle121:
0x51F6	0xF9BD501C  LDRSH	R5, [SP, #28]
0x51FA	0xF8BD400A  LDRH	R4, [SP, #10]
0x51FE	0x42AC    CMP	R4, R5
0x5200	0xD80D    BHI	L_TFT_Rectangle122
;__Lib_TFT.c, 970 :: 		
0x5202	0xF8BD200A  LDRH	R2, [SP, #10]
0x5206	0xF9BD1018  LDRSH	R1, [SP, #24]
0x520A	0xF9BD0010  LDRSH	R0, [SP, #16]
0x520E	0xF7FBFB63  BL	_TFT_H_Line+0
;__Lib_TFT.c, 969 :: 		
0x5212	0xF8BD400A  LDRH	R4, [SP, #10]
0x5216	0x1C64    ADDS	R4, R4, #1
0x5218	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 970 :: 		
0x521C	0xE7EB    B	L_TFT_Rectangle121
L_TFT_Rectangle122:
;__Lib_TFT.c, 971 :: 		
L_TFT_Rectangle120:
;__Lib_TFT.c, 973 :: 		
0x521E	0xF8BD500C  LDRH	R5, [SP, #12]
0x5222	0x4C08    LDR	R4, [PC, #32]
0x5224	0x8025    STRH	R5, [R4, #0]
;__Lib_TFT.c, 974 :: 		
0x5226	0xF89D500E  LDRB	R5, [SP, #14]
0x522A	0x4C03    LDR	R4, [PC, #12]
0x522C	0x7025    STRB	R5, [R4, #0]
;__Lib_TFT.c, 975 :: 		
L_TFT_Rectangle110:
;__Lib_TFT.c, 976 :: 		
L_end_TFT_Rectangle:
0x522E	0xF8DDE000  LDR	LR, [SP, #0]
0x5232	0xB008    ADD	SP, SP, #32
0x5234	0x4770    BX	LR
0x5236	0xBF00    NOP
0x5238	0x00672000  	__Lib_TFT_PenWidth+0
0x523C	0x00622000  	_TFT_DISP_WIDTH+0
0x5240	0x007A2000  	__Lib_TFT_BrushEnabled+0
0x5244	0x00782000  	__Lib_TFT_PenColor+0
0x5248	0x007B2000  	__Lib_TFT_GradientEnabled+0
0x524C	0x007E2000  	__Lib_TFT_GradientOrientation+0
0x5250	0x00822000  	__Lib_TFT_GradColorTo+0
0x5254	0x00802000  	__Lib_TFT_GradColorFrom+0
0x5258	0x007C2000  	__Lib_TFT_BrushColor+0
; end of _TFT_Rectangle
_TFT_GetCurrentColor:
;__Lib_TFT.c, 222 :: 		
; range start address is: 12 (R3)
; distance start address is: 8 (R2)
; end_color start address is: 4 (R1)
; start_color start address is: 0 (R0)
0x458C	0xB083    SUB	SP, SP, #12
0x458E	0xF8CDE000  STR	LR, [SP, #0]
0x4592	0xB287    UXTH	R7, R0
0x4594	0xFA1FF881  UXTH	R8, R1
0x4598	0xFA1FF982  UXTH	R9, R2
0x459C	0xFA1FFA83  UXTH	R10, R3
; range end address is: 12 (R3)
; distance end address is: 8 (R2)
; end_color end address is: 4 (R1)
; start_color end address is: 0 (R0)
; start_color start address is: 28 (R7)
; end_color start address is: 32 (R8)
; distance start address is: 36 (R9)
; range start address is: 40 (R10)
;__Lib_TFT.c, 228 :: 		
0x45A0	0xF1B90F00  CMP	R9, #0
0x45A4	0xD101    BNE	L_TFT_GetCurrentColor0
; end_color end address is: 32 (R8)
; distance end address is: 36 (R9)
; range end address is: 40 (R10)
;__Lib_TFT.c, 229 :: 		
0x45A6	0xB2B8    UXTH	R0, R7
; start_color end address is: 28 (R7)
0x45A8	0xE04C    B	L_end_TFT_GetCurrentColor
L_TFT_GetCurrentColor0:
;__Lib_TFT.c, 230 :: 		
; range start address is: 40 (R10)
; distance start address is: 36 (R9)
; end_color start address is: 32 (R8)
; start_color start address is: 28 (R7)
0x45AA	0x45D1    CMP	R9, R10
0x45AC	0xD102    BNE	L_TFT_GetCurrentColor2
; start_color end address is: 28 (R7)
; distance end address is: 36 (R9)
; range end address is: 40 (R10)
;__Lib_TFT.c, 231 :: 		
0x45AE	0xFA1FF088  UXTH	R0, R8
; end_color end address is: 32 (R8)
0x45B2	0xE047    B	L_end_TFT_GetCurrentColor
L_TFT_GetCurrentColor2:
;__Lib_TFT.c, 233 :: 		
; range start address is: 40 (R10)
; distance start address is: 36 (R9)
; end_color start address is: 32 (R8)
; start_color start address is: 28 (R7)
0x45B4	0xAE02    ADD	R6, SP, #8
0x45B6	0xF10D0506  ADD	R5, SP, #6
0x45BA	0xAC01    ADD	R4, SP, #4
0x45BC	0x4633    MOV	R3, R6
0x45BE	0x462A    MOV	R2, R5
0x45C0	0x4621    MOV	R1, R4
0x45C2	0xB2B8    UXTH	R0, R7
; start_color end address is: 28 (R7)
0x45C4	0xF7FDF8CA  BL	_TFT_Color16bitToRGB+0
;__Lib_TFT.c, 234 :: 		
0x45C8	0xF10D0609  ADD	R6, SP, #9
0x45CC	0xF10D0507  ADD	R5, SP, #7
0x45D0	0xF10D0405  ADD	R4, SP, #5
0x45D4	0x4633    MOV	R3, R6
0x45D6	0x462A    MOV	R2, R5
0x45D8	0x4621    MOV	R1, R4
0x45DA	0xFA1FF088  UXTH	R0, R8
; end_color end address is: 32 (R8)
0x45DE	0xF7FDF8BD  BL	_TFT_Color16bitToRGB+0
;__Lib_TFT.c, 236 :: 		
0x45E2	0xFA1FF689  UXTH	R6, R9
0x45E6	0xF89D5005  LDRB	R5, [SP, #5]
0x45EA	0xF89D4004  LDRB	R4, [SP, #4]
0x45EE	0x1B2C    SUB	R4, R5, R4
0x45F0	0xB224    SXTH	R4, R4
0x45F2	0x4374    MULS	R4, R6, R4
0x45F4	0xFB94F5FA  SDIV	R5, R4, R10
0x45F8	0xF89D4004  LDRB	R4, [SP, #4]
0x45FC	0xEB040805  ADD	R8, R4, R5, LSL #0
;__Lib_TFT.c, 237 :: 		
0x4600	0xFA1FF689  UXTH	R6, R9
0x4604	0xF89D5007  LDRB	R5, [SP, #7]
0x4608	0xF89D4006  LDRB	R4, [SP, #6]
0x460C	0x1B2C    SUB	R4, R5, R4
0x460E	0xB224    SXTH	R4, R4
0x4610	0x4374    MULS	R4, R6, R4
0x4612	0xFB94F5FA  SDIV	R5, R4, R10
0x4616	0xF89D4006  LDRB	R4, [SP, #6]
0x461A	0x1967    ADDS	R7, R4, R5
;__Lib_TFT.c, 238 :: 		
0x461C	0xFA1FF689  UXTH	R6, R9
; distance end address is: 36 (R9)
0x4620	0xF89D5009  LDRB	R5, [SP, #9]
0x4624	0xF89D4008  LDRB	R4, [SP, #8]
0x4628	0x1B2C    SUB	R4, R5, R4
0x462A	0xB224    SXTH	R4, R4
0x462C	0x4374    MULS	R4, R6, R4
0x462E	0xFB94F5FA  SDIV	R5, R4, R10
; range end address is: 40 (R10)
0x4632	0xF89D4008  LDRB	R4, [SP, #8]
0x4636	0x1964    ADDS	R4, R4, R5
;__Lib_TFT.c, 239 :: 		
0x4638	0xB2E2    UXTB	R2, R4
0x463A	0xB2F9    UXTB	R1, R7
0x463C	0xFA5FF088  UXTB	R0, R8
0x4640	0xF7FDF89A  BL	_TFT_RGBToColor16bit+0
;__Lib_TFT.c, 241 :: 		
L_end_TFT_GetCurrentColor:
0x4644	0xF8DDE000  LDR	LR, [SP, #0]
0x4648	0xB003    ADD	SP, SP, #12
0x464A	0x4770    BX	LR
; end of _TFT_GetCurrentColor
_TFT_Color16bitToRGB:
;__Lib_TFT.c, 215 :: 		
; rgb_blue start address is: 12 (R3)
; rgb_green start address is: 8 (R2)
; rgb_red start address is: 4 (R1)
; color start address is: 0 (R0)
0x175C	0xB081    SUB	SP, SP, #4
; rgb_blue end address is: 12 (R3)
; rgb_green end address is: 8 (R2)
; rgb_red end address is: 4 (R1)
; color end address is: 0 (R0)
; color start address is: 0 (R0)
; rgb_red start address is: 4 (R1)
; rgb_green start address is: 8 (R2)
; rgb_blue start address is: 12 (R3)
;__Lib_TFT.c, 216 :: 		
0x175E	0x0AC4    LSRS	R4, R0, #11
0x1760	0xB2A4    UXTH	R4, R4
0x1762	0x00E4    LSLS	R4, R4, #3
0x1764	0x700C    STRB	R4, [R1, #0]
; rgb_red end address is: 4 (R1)
;__Lib_TFT.c, 217 :: 		
0x1766	0x0944    LSRS	R4, R0, #5
0x1768	0xB2A4    UXTH	R4, R4
0x176A	0x00A4    LSLS	R4, R4, #2
0x176C	0x7014    STRB	R4, [R2, #0]
; rgb_green end address is: 8 (R2)
;__Lib_TFT.c, 218 :: 		
0x176E	0x00C4    LSLS	R4, R0, #3
; color end address is: 0 (R0)
0x1770	0x701C    STRB	R4, [R3, #0]
; rgb_blue end address is: 12 (R3)
;__Lib_TFT.c, 219 :: 		
L_end_TFT_Color16bitToRGB:
0x1772	0xB001    ADD	SP, SP, #4
0x1774	0x4770    BX	LR
; end of _TFT_Color16bitToRGB
_TFT_RGBToColor16bit:
;__Lib_TFT.c, 199 :: 		
; rgb_blue start address is: 8 (R2)
; rgb_green start address is: 4 (R1)
; rgb_red start address is: 0 (R0)
0x1778	0xB081    SUB	SP, SP, #4
; rgb_blue end address is: 8 (R2)
; rgb_green end address is: 4 (R1)
; rgb_red end address is: 0 (R0)
; rgb_red start address is: 0 (R0)
; rgb_green start address is: 4 (R1)
; rgb_blue start address is: 8 (R2)
;__Lib_TFT.c, 202 :: 		
0x177A	0x08C3    LSRS	R3, R0, #3
0x177C	0xB2DB    UXTB	R3, R3
; rgb_red end address is: 0 (R0)
;__Lib_TFT.c, 203 :: 		
0x177E	0x02DC    LSLS	R4, R3, #11
0x1780	0xB2A4    UXTH	R4, R4
;__Lib_TFT.c, 205 :: 		
0x1782	0x088B    LSRS	R3, R1, #2
0x1784	0xB2DB    UXTB	R3, R3
; rgb_green end address is: 4 (R1)
;__Lib_TFT.c, 206 :: 		
0x1786	0x015B    LSLS	R3, R3, #5
0x1788	0xB29B    UXTH	R3, R3
0x178A	0x431C    ORRS	R4, R3
0x178C	0xB2A4    UXTH	R4, R4
;__Lib_TFT.c, 209 :: 		
0x178E	0x08D3    LSRS	R3, R2, #3
0x1790	0xB2DB    UXTB	R3, R3
; rgb_blue end address is: 8 (R2)
;__Lib_TFT.c, 211 :: 		
0x1792	0xEA440303  ORR	R3, R4, R3, LSL #0
;__Lib_TFT.c, 212 :: 		
0x1796	0xB298    UXTH	R0, R3
;__Lib_TFT.c, 213 :: 		
L_end_TFT_RGBToColor16bit:
0x1798	0xB001    ADD	SP, SP, #4
0x179A	0x4770    BX	LR
; end of _TFT_RGBToColor16bit
_sprintf:
;__Lib_Sprintf.c, 727 :: 		
0x4DDC	0xB082    SUB	SP, SP, #8
0x4DDE	0xF8CDE000  STR	LR, [SP, #0]
; wh start address is: 40 (R10)
0x4DE2	0xF8DDA008  LDR	R10, [SP, #8]
0x4DE6	0x9803    LDR	R0, [SP, #12]
0x4DE8	0x9003    STR	R0, [SP, #12]
;__Lib_Sprintf.c, 732 :: 		
0x4DEA	0xA901    ADD	R1, SP, #4
0x4DEC	0xA803    ADD	R0, SP, #12
0x4DEE	0x1D00    ADDS	R0, R0, #4
0x4DF0	0x6008    STR	R0, [R1, #0]
;__Lib_Sprintf.c, 733 :: 		
0x4DF2	0x460A    MOV	R2, R1
0x4DF4	0x9903    LDR	R1, [SP, #12]
0x4DF6	0x4650    MOV	R0, R10
0x4DF8	0xF7FEF89C  BL	__Lib_Sprintf__doprntf+0
; cnt start address is: 8 (R2)
0x4DFC	0xB202    SXTH	R2, R0
;__Lib_Sprintf.c, 734 :: 		
0x4DFE	0xEB0A0100  ADD	R1, R10, R0, LSL #0
; wh end address is: 40 (R10)
0x4E02	0x2000    MOVS	R0, #0
0x4E04	0x7008    STRB	R0, [R1, #0]
;__Lib_Sprintf.c, 735 :: 		
0x4E06	0xB210    SXTH	R0, R2
; cnt end address is: 8 (R2)
;__Lib_Sprintf.c, 736 :: 		
L_end_sprintf:
0x4E08	0xF8DDE000  LDR	LR, [SP, #0]
0x4E0C	0xB002    ADD	SP, SP, #8
0x4E0E	0x4770    BX	LR
; end of _sprintf
__Lib_Sprintf__doprntf:
;__Lib_Sprintf.c, 187 :: 		
; pb start address is: 0 (R0)
0x2F34	0xB08F    SUB	SP, SP, #60
0x2F36	0xF8CDE000  STR	LR, [SP, #0]
0x2F3A	0x910B    STR	R1, [SP, #44]
0x2F3C	0x920C    STR	R2, [SP, #48]
; pb end address is: 0 (R0)
; pb start address is: 0 (R0)
;__Lib_Sprintf.c, 193 :: 		
0x2F3E	0xF2400300  MOVW	R3, #0
0x2F42	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x2F46	0x4602    MOV	R2, R0
;__Lib_Sprintf.c, 223 :: 		
L___Lib_Sprintf__doprntf10:
; pb start address is: 8 (R2)
0x2F48	0x9C0B    LDR	R4, [SP, #44]
0x2F4A	0x9B0B    LDR	R3, [SP, #44]
0x2F4C	0x1C5B    ADDS	R3, R3, #1
0x2F4E	0x930B    STR	R3, [SP, #44]
0x2F50	0x7823    LDRB	R3, [R4, #0]
0x2F52	0xF88D3012  STRB	R3, [SP, #18]
0x2F56	0x2B00    CMP	R3, #0
0x2F58	0xF0018251  BEQ	L___Lib_Sprintf__doprntf11
;__Lib_Sprintf.c, 224 :: 		
0x2F5C	0xF89D3012  LDRB	R3, [SP, #18]
0x2F60	0x2B25    CMP	R3, #37
0x2F62	0xD00A    BEQ	L___Lib_Sprintf__doprntf12
;__Lib_Sprintf.c, 225 :: 		
0x2F64	0xF89D3012  LDRB	R3, [SP, #18]
0x2F68	0x7013    STRB	R3, [R2, #0]
0x2F6A	0x1C50    ADDS	R0, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 0 (R0)
0x2F6C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2F70	0x1C5B    ADDS	R3, R3, #1
0x2F72	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 226 :: 		
0x2F76	0x4602    MOV	R2, R0
; pb end address is: 0 (R0)
0x2F78	0xE7E6    B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 227 :: 		
L___Lib_Sprintf__doprntf12:
;__Lib_Sprintf.c, 228 :: 		
; pb start address is: 8 (R2)
0x2F7A	0x2300    MOVS	R3, #0
0x2F7C	0xB21B    SXTH	R3, R3
0x2F7E	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 229 :: 		
0x2F82	0x2300    MOVS	R3, #0
0x2F84	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 230 :: 		
L___Lib_Sprintf__doprntf13:
;__Lib_Sprintf.c, 231 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x2F88	0xE031    B	L___Lib_Sprintf__doprntf16
; pb end address is: 8 (R2)
;__Lib_Sprintf.c, 232 :: 		
L___Lib_Sprintf__doprntf18:
;__Lib_Sprintf.c, 233 :: 		
; pb start address is: 8 (R2)
0x2F8A	0xF8BD3016  LDRH	R3, [SP, #22]
0x2F8E	0xF0430308  ORR	R3, R3, #8
0x2F92	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 234 :: 		
0x2F96	0x9B0B    LDR	R3, [SP, #44]
0x2F98	0x1C5B    ADDS	R3, R3, #1
0x2F9A	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 235 :: 		
0x2F9C	0xE03C    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 237 :: 		
L___Lib_Sprintf__doprntf19:
;__Lib_Sprintf.c, 238 :: 		
0x2F9E	0xF8BD3016  LDRH	R3, [SP, #22]
0x2FA2	0xF0430301  ORR	R3, R3, #1
0x2FA6	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 239 :: 		
0x2FAA	0x9B0B    LDR	R3, [SP, #44]
0x2FAC	0x1C5B    ADDS	R3, R3, #1
0x2FAE	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 240 :: 		
0x2FB0	0xE032    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 242 :: 		
L___Lib_Sprintf__doprntf20:
;__Lib_Sprintf.c, 243 :: 		
0x2FB2	0xF8BD3016  LDRH	R3, [SP, #22]
0x2FB6	0xF0430302  ORR	R3, R3, #2
0x2FBA	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 244 :: 		
0x2FBE	0x9B0B    LDR	R3, [SP, #44]
0x2FC0	0x1C5B    ADDS	R3, R3, #1
0x2FC2	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 245 :: 		
0x2FC4	0xE028    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 247 :: 		
L___Lib_Sprintf__doprntf21:
;__Lib_Sprintf.c, 248 :: 		
0x2FC6	0xF8BD3016  LDRH	R3, [SP, #22]
0x2FCA	0xF4436300  ORR	R3, R3, #2048
0x2FCE	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 249 :: 		
0x2FD2	0x9B0B    LDR	R3, [SP, #44]
0x2FD4	0x1C5B    ADDS	R3, R3, #1
0x2FD6	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 250 :: 		
0x2FD8	0xE01E    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 252 :: 		
L___Lib_Sprintf__doprntf22:
;__Lib_Sprintf.c, 253 :: 		
0x2FDA	0xF8BD3016  LDRH	R3, [SP, #22]
0x2FDE	0xF0430304  ORR	R3, R3, #4
0x2FE2	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 254 :: 		
0x2FE6	0x9B0B    LDR	R3, [SP, #44]
0x2FE8	0x1C5B    ADDS	R3, R3, #1
0x2FEA	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 255 :: 		
0x2FEC	0xE014    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 256 :: 		
L___Lib_Sprintf__doprntf16:
0x2FEE	0x9B0B    LDR	R3, [SP, #44]
0x2FF0	0x781B    LDRB	R3, [R3, #0]
0x2FF2	0x2B2D    CMP	R3, #45
0x2FF4	0xD0C9    BEQ	L___Lib_Sprintf__doprntf18
0x2FF6	0x9B0B    LDR	R3, [SP, #44]
0x2FF8	0x781B    LDRB	R3, [R3, #0]
0x2FFA	0x2B20    CMP	R3, #32
0x2FFC	0xD0CF    BEQ	L___Lib_Sprintf__doprntf19
0x2FFE	0x9B0B    LDR	R3, [SP, #44]
0x3000	0x781B    LDRB	R3, [R3, #0]
0x3002	0x2B2B    CMP	R3, #43
0x3004	0xD0D5    BEQ	L___Lib_Sprintf__doprntf20
0x3006	0x9B0B    LDR	R3, [SP, #44]
0x3008	0x781B    LDRB	R3, [R3, #0]
0x300A	0x2B23    CMP	R3, #35
0x300C	0xD0DB    BEQ	L___Lib_Sprintf__doprntf21
0x300E	0x9B0B    LDR	R3, [SP, #44]
0x3010	0x781B    LDRB	R3, [R3, #0]
0x3012	0x2B30    CMP	R3, #48
0x3014	0xD0E1    BEQ	L___Lib_Sprintf__doprntf22
;__Lib_Sprintf.c, 257 :: 		
0x3016	0xE000    B	L___Lib_Sprintf__doprntf14
;__Lib_Sprintf.c, 258 :: 		
L___Lib_Sprintf__doprntf15:
0x3018	0xE7B6    B	L___Lib_Sprintf__doprntf13
L___Lib_Sprintf__doprntf14:
;__Lib_Sprintf.c, 259 :: 		
0x301A	0xF8BD3016  LDRH	R3, [SP, #22]
0x301E	0xF0030302  AND	R3, R3, #2
0x3022	0xB29B    UXTH	R3, R3
0x3024	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf23
;__Lib_Sprintf.c, 260 :: 		
0x3026	0xF8BD4016  LDRH	R4, [SP, #22]
0x302A	0xF64F73FE  MOVW	R3, #65534
0x302E	0xEA040303  AND	R3, R4, R3, LSL #0
0x3032	0xF8AD3016  STRH	R3, [SP, #22]
L___Lib_Sprintf__doprntf23:
;__Lib_Sprintf.c, 261 :: 		
0x3036	0xF8BD3016  LDRH	R3, [SP, #22]
0x303A	0xF0030308  AND	R3, R3, #8
0x303E	0xB29B    UXTH	R3, R3
0x3040	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf24
;__Lib_Sprintf.c, 262 :: 		
0x3042	0xF8BD4016  LDRH	R4, [SP, #22]
0x3046	0xF64F73FB  MOVW	R3, #65531
0x304A	0xEA040303  AND	R3, R4, R3, LSL #0
0x304E	0xF8AD3016  STRH	R3, [SP, #22]
L___Lib_Sprintf__doprntf24:
;__Lib_Sprintf.c, 263 :: 		
0x3052	0x9B0B    LDR	R3, [SP, #44]
0x3054	0x781B    LDRB	R3, [R3, #0]
0x3056	0xB2D8    UXTB	R0, R3
0x3058	0xF7FEFE74  BL	_isdigit+0
0x305C	0xB1E8    CBZ	R0, L___Lib_Sprintf__doprntf25
;__Lib_Sprintf.c, 264 :: 		
0x305E	0x2300    MOVS	R3, #0
0x3060	0xB21B    SXTH	R3, R3
0x3062	0xF8AD3014  STRH	R3, [SP, #20]
; pb end address is: 8 (R2)
0x3066	0x4615    MOV	R5, R2
;__Lib_Sprintf.c, 265 :: 		
0x3068	0xE7FF    B	L___Lib_Sprintf__doprntf26
L___Lib_Sprintf__doprntf354:
;__Lib_Sprintf.c, 267 :: 		
;__Lib_Sprintf.c, 265 :: 		
L___Lib_Sprintf__doprntf26:
;__Lib_Sprintf.c, 266 :: 		
; pb start address is: 20 (R5)
; pb start address is: 20 (R5)
; pb end address is: 20 (R5)
0x306A	0xF9BD4014  LDRSH	R4, [SP, #20]
0x306E	0x230A    MOVS	R3, #10
0x3070	0xB21B    SXTH	R3, R3
0x3072	0x435C    MULS	R4, R3, R4
0x3074	0xB224    SXTH	R4, R4
0x3076	0x9B0B    LDR	R3, [SP, #44]
0x3078	0x781B    LDRB	R3, [R3, #0]
0x307A	0x18E3    ADDS	R3, R4, R3
0x307C	0xB21B    SXTH	R3, R3
0x307E	0x3B30    SUBS	R3, #48
0x3080	0xF8AD3014  STRH	R3, [SP, #20]
0x3084	0x9B0B    LDR	R3, [SP, #44]
0x3086	0x1C5B    ADDS	R3, R3, #1
0x3088	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 267 :: 		
0x308A	0x781B    LDRB	R3, [R3, #0]
0x308C	0xB2D8    UXTB	R0, R3
0x308E	0xF7FEFE59  BL	_isdigit+0
0x3092	0x2800    CMP	R0, #0
0x3094	0xD1E9    BNE	L___Lib_Sprintf__doprntf354
; pb end address is: 20 (R5)
;__Lib_Sprintf.c, 268 :: 		
; pb start address is: 20 (R5)
0x3096	0x462F    MOV	R7, R5
; pb end address is: 20 (R5)
0x3098	0xE010    B	L___Lib_Sprintf__doprntf29
L___Lib_Sprintf__doprntf25:
;__Lib_Sprintf.c, 270 :: 		
; pb start address is: 8 (R2)
0x309A	0x9B0B    LDR	R3, [SP, #44]
0x309C	0x781B    LDRB	R3, [R3, #0]
0x309E	0x2B2A    CMP	R3, #42
0x30A0	0xD10B    BNE	L___Lib_Sprintf__doprntf30
;__Lib_Sprintf.c, 271 :: 		
0x30A2	0x9B0C    LDR	R3, [SP, #48]
0x30A4	0x681D    LDR	R5, [R3, #0]
0x30A6	0x1D2C    ADDS	R4, R5, #4
0x30A8	0x9B0C    LDR	R3, [SP, #48]
0x30AA	0x601C    STR	R4, [R3, #0]
0x30AC	0xF9B53000  LDRSH	R3, [R5, #0]
0x30B0	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 272 :: 		
0x30B4	0x9B0B    LDR	R3, [SP, #44]
0x30B6	0x1C5B    ADDS	R3, R3, #1
0x30B8	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 273 :: 		
L___Lib_Sprintf__doprntf30:
0x30BA	0x4617    MOV	R7, R2
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf29:
;__Lib_Sprintf.c, 274 :: 		
; pb start address is: 28 (R7)
0x30BC	0x9B0B    LDR	R3, [SP, #44]
0x30BE	0x781B    LDRB	R3, [R3, #0]
0x30C0	0x2B2E    CMP	R3, #46
0x30C2	0xD131    BNE	L___Lib_Sprintf__doprntf31
;__Lib_Sprintf.c, 275 :: 		
0x30C4	0x9B0B    LDR	R3, [SP, #44]
0x30C6	0x1C5B    ADDS	R3, R3, #1
0x30C8	0x930B    STR	R3, [SP, #44]
0x30CA	0x781B    LDRB	R3, [R3, #0]
0x30CC	0x2B2A    CMP	R3, #42
0x30CE	0xD10D    BNE	L___Lib_Sprintf__doprntf32
;__Lib_Sprintf.c, 276 :: 		
0x30D0	0x9B0C    LDR	R3, [SP, #48]
0x30D2	0x681D    LDR	R5, [R3, #0]
0x30D4	0x1D2C    ADDS	R4, R5, #4
0x30D6	0x9B0C    LDR	R3, [SP, #48]
0x30D8	0x601C    STR	R4, [R3, #0]
0x30DA	0xF9B53000  LDRSH	R3, [R5, #0]
0x30DE	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 277 :: 		
0x30E2	0x9B0B    LDR	R3, [SP, #44]
0x30E4	0x1C5B    ADDS	R3, R3, #1
0x30E6	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 278 :: 		
0x30E8	0x46BC    MOV	R12, R7
0x30EA	0xE01C    B	L___Lib_Sprintf__doprntf33
L___Lib_Sprintf__doprntf32:
;__Lib_Sprintf.c, 279 :: 		
0x30EC	0x2300    MOVS	R3, #0
0x30EE	0xB21B    SXTH	R3, R3
0x30F0	0xF8AD3010  STRH	R3, [SP, #16]
; pb end address is: 28 (R7)
0x30F4	0x463A    MOV	R2, R7
;__Lib_Sprintf.c, 280 :: 		
L___Lib_Sprintf__doprntf34:
; pb start address is: 8 (R2)
0x30F6	0x9B0B    LDR	R3, [SP, #44]
0x30F8	0x781B    LDRB	R3, [R3, #0]
0x30FA	0xB2D8    UXTB	R0, R3
0x30FC	0xF7FEFE22  BL	_isdigit+0
0x3100	0xB180    CBZ	R0, L___Lib_Sprintf__doprntf35
;__Lib_Sprintf.c, 281 :: 		
0x3102	0xF9BD4010  LDRSH	R4, [SP, #16]
0x3106	0x230A    MOVS	R3, #10
0x3108	0xB21B    SXTH	R3, R3
0x310A	0x435C    MULS	R4, R3, R4
0x310C	0xB224    SXTH	R4, R4
0x310E	0x9B0B    LDR	R3, [SP, #44]
0x3110	0x781B    LDRB	R3, [R3, #0]
0x3112	0x18E3    ADDS	R3, R4, R3
0x3114	0xB21B    SXTH	R3, R3
0x3116	0x3B30    SUBS	R3, #48
0x3118	0xF8AD3010  STRH	R3, [SP, #16]
0x311C	0x9B0B    LDR	R3, [SP, #44]
0x311E	0x1C5B    ADDS	R3, R3, #1
0x3120	0x930B    STR	R3, [SP, #44]
0x3122	0xE7E8    B	L___Lib_Sprintf__doprntf34
L___Lib_Sprintf__doprntf35:
;__Lib_Sprintf.c, 282 :: 		
0x3124	0x4694    MOV	R12, R2
L___Lib_Sprintf__doprntf33:
; pb end address is: 8 (R2)
; pb start address is: 48 (R12)
; pb end address is: 48 (R12)
0x3126	0xE00A    B	L___Lib_Sprintf__doprntf36
L___Lib_Sprintf__doprntf31:
;__Lib_Sprintf.c, 284 :: 		
; pb start address is: 28 (R7)
0x3128	0x2300    MOVS	R3, #0
0x312A	0xB21B    SXTH	R3, R3
0x312C	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 286 :: 		
0x3130	0xF8BD3016  LDRH	R3, [SP, #22]
0x3134	0xF4435380  ORR	R3, R3, #4096
0x3138	0xF8AD3016  STRH	R3, [SP, #22]
; pb end address is: 28 (R7)
0x313C	0x46BC    MOV	R12, R7
;__Lib_Sprintf.c, 288 :: 		
L___Lib_Sprintf__doprntf36:
;__Lib_Sprintf.c, 290 :: 		
; pb start address is: 48 (R12)
____doprntf_loop:
;__Lib_Sprintf.c, 292 :: 		
; pb start address is: 48 (R12)
; pb end address is: 48 (R12)
0x313E	0x9C0B    LDR	R4, [SP, #44]
0x3140	0x9B0B    LDR	R3, [SP, #44]
0x3142	0x1C5B    ADDS	R3, R3, #1
0x3144	0x930B    STR	R3, [SP, #44]
0x3146	0x7823    LDRB	R3, [R4, #0]
0x3148	0xF88D3012  STRB	R3, [SP, #18]
0x314C	0xE0D9    B	L___Lib_Sprintf__doprntf37
; pb end address is: 48 (R12)
;__Lib_Sprintf.c, 293 :: 		
L___Lib_Sprintf__doprntf39:
;__Lib_Sprintf.c, 294 :: 		
0x314E	0xF9BD0028  LDRSH	R0, [SP, #40]
0x3152	0xF001B956  B	L_end__doprntf
;__Lib_Sprintf.c, 295 :: 		
L___Lib_Sprintf__doprntf40:
;__Lib_Sprintf.c, 296 :: 		
; pb start address is: 48 (R12)
L___Lib_Sprintf__doprntf41:
;__Lib_Sprintf.c, 298 :: 		
0x3156	0xF8BD3016  LDRH	R3, [SP, #22]
0x315A	0xF0430310  ORR	R3, R3, #16
0x315E	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 299 :: 		
0x3162	0xE7EC    B	____doprntf_loop
;__Lib_Sprintf.c, 313 :: 		
L___Lib_Sprintf__doprntf42:
;__Lib_Sprintf.c, 314 :: 		
0x3164	0xF8BD3016  LDRH	R3, [SP, #22]
0x3168	0xF4436380  ORR	R3, R3, #1024
0x316C	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 315 :: 		
0x3170	0xE116    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 317 :: 		
L___Lib_Sprintf__doprntf43:
;__Lib_Sprintf.c, 318 :: 		
0x3172	0xF8BD3016  LDRH	R3, [SP, #22]
0x3176	0xF0430320  ORR	R3, R3, #32
0x317A	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 319 :: 		
L___Lib_Sprintf__doprntf44:
;__Lib_Sprintf.c, 320 :: 		
0x317E	0xF8BD3016  LDRH	R3, [SP, #22]
0x3182	0xF4437380  ORR	R3, R3, #256
0x3186	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 321 :: 		
0x318A	0xE109    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 322 :: 		
L___Lib_Sprintf__doprntf45:
;__Lib_Sprintf.c, 323 :: 		
0x318C	0xF8BD3016  LDRH	R3, [SP, #22]
0x3190	0xF4437300  ORR	R3, R3, #512
0x3194	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 324 :: 		
0x3198	0xE102    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 326 :: 		
L___Lib_Sprintf__doprntf46:
;__Lib_Sprintf.c, 327 :: 		
0x319A	0xF8BD3016  LDRH	R3, [SP, #22]
0x319E	0xF0430340  ORR	R3, R3, #64
0x31A2	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 328 :: 		
0x31A6	0xE0FB    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 330 :: 		
L___Lib_Sprintf__doprntf47:
;__Lib_Sprintf.c, 331 :: 		
L___Lib_Sprintf__doprntf48:
;__Lib_Sprintf.c, 332 :: 		
0x31A8	0xE0FA    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 334 :: 		
L___Lib_Sprintf__doprntf49:
;__Lib_Sprintf.c, 336 :: 		
L___Lib_Sprintf__doprntf50:
;__Lib_Sprintf.c, 337 :: 		
0x31AA	0xF8BD3016  LDRH	R3, [SP, #22]
0x31AE	0xF0430320  ORR	R3, R3, #32
0x31B2	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 338 :: 		
L___Lib_Sprintf__doprntf51:
;__Lib_Sprintf.c, 339 :: 		
0x31B6	0xF8BD3016  LDRH	R3, [SP, #22]
0x31BA	0xF0430380  ORR	R3, R3, #128
0x31BE	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 340 :: 		
0x31C2	0xE0ED    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 342 :: 		
L___Lib_Sprintf__doprntf52:
;__Lib_Sprintf.c, 343 :: 		
0x31C4	0x9B0C    LDR	R3, [SP, #48]
0x31C6	0x681D    LDR	R5, [R3, #0]
0x31C8	0x1D2C    ADDS	R4, R5, #4
0x31CA	0x9B0C    LDR	R3, [SP, #48]
0x31CC	0x601C    STR	R4, [R3, #0]
0x31CE	0x682B    LDR	R3, [R5, #0]
0x31D0	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 347 :: 		
0x31D2	0xB90B    CBNZ	R3, L___Lib_Sprintf__doprntf53
;__Lib_Sprintf.c, 348 :: 		
0x31D4	0x4BFA    LDR	R3, [PC, #1000]
0x31D6	0x9308    STR	R3, [SP, #32]
L___Lib_Sprintf__doprntf53:
;__Lib_Sprintf.c, 349 :: 		
0x31D8	0x2300    MOVS	R3, #0
0x31DA	0xF8AD3024  STRH	R3, [SP, #36]
; pb end address is: 48 (R12)
0x31DE	0x4665    MOV	R5, R12
;__Lib_Sprintf.c, 350 :: 		
L___Lib_Sprintf__doprntf54:
; pb start address is: 20 (R5)
0x31E0	0xF8BD4024  LDRH	R4, [SP, #36]
0x31E4	0x9B08    LDR	R3, [SP, #32]
0x31E6	0x191B    ADDS	R3, R3, R4
0x31E8	0x781B    LDRB	R3, [R3, #0]
0x31EA	0xB12B    CBZ	R3, L___Lib_Sprintf__doprntf55
;__Lib_Sprintf.c, 351 :: 		
0x31EC	0xF8BD3024  LDRH	R3, [SP, #36]
0x31F0	0x1C5B    ADDS	R3, R3, #1
0x31F2	0xF8AD3024  STRH	R3, [SP, #36]
0x31F6	0xE7F3    B	L___Lib_Sprintf__doprntf54
L___Lib_Sprintf__doprntf55:
;__Lib_Sprintf.c, 352 :: 		
0x31F8	0x462F    MOV	R7, R5
____doprntf_dostring:
; pb end address is: 20 (R5)
;__Lib_Sprintf.c, 353 :: 		
; pb start address is: 28 (R7)
0x31FA	0xF9BD3010  LDRSH	R3, [SP, #16]
0x31FE	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf318
0x3200	0xF8BD4024  LDRH	R4, [SP, #36]
0x3204	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3208	0x42A3    CMP	R3, R4
0x320A	0xD203    BCS	L___Lib_Sprintf__doprntf317
L___Lib_Sprintf__doprntf316:
;__Lib_Sprintf.c, 354 :: 		
0x320C	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3210	0xF8AD3024  STRH	R3, [SP, #36]
;__Lib_Sprintf.c, 353 :: 		
L___Lib_Sprintf__doprntf318:
L___Lib_Sprintf__doprntf317:
;__Lib_Sprintf.c, 355 :: 		
0x3214	0xF8BD4024  LDRH	R4, [SP, #36]
0x3218	0xF9BD3014  LDRSH	R3, [SP, #20]
0x321C	0x42A3    CMP	R3, R4
0x321E	0xD907    BLS	L___Lib_Sprintf__doprntf59
;__Lib_Sprintf.c, 356 :: 		
0x3220	0xF8BD4024  LDRH	R4, [SP, #36]
0x3224	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3228	0x1B1B    SUB	R3, R3, R4
0x322A	0xF8AD3014  STRH	R3, [SP, #20]
0x322E	0xE003    B	L___Lib_Sprintf__doprntf60
L___Lib_Sprintf__doprntf59:
;__Lib_Sprintf.c, 358 :: 		
0x3230	0x2300    MOVS	R3, #0
0x3232	0xB21B    SXTH	R3, R3
0x3234	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf60:
;__Lib_Sprintf.c, 359 :: 		
0x3238	0xF8BD3016  LDRH	R3, [SP, #22]
0x323C	0xF0030308  AND	R3, R3, #8
0x3240	0xB29B    UXTH	R3, R3
0x3242	0xB99B    CBNZ	R3, L___Lib_Sprintf__doprntf355
; pb end address is: 28 (R7)
0x3244	0x463E    MOV	R6, R7
;__Lib_Sprintf.c, 360 :: 		
L___Lib_Sprintf__doprntf62:
; pb start address is: 24 (R6)
0x3246	0xF9BD4014  LDRSH	R4, [SP, #20]
0x324A	0xF9BD3014  LDRSH	R3, [SP, #20]
0x324E	0x1E5B    SUBS	R3, R3, #1
0x3250	0xF8AD3014  STRH	R3, [SP, #20]
0x3254	0xB14C    CBZ	R4, L___Lib_Sprintf__doprntf63
;__Lib_Sprintf.c, 361 :: 		
0x3256	0x2320    MOVS	R3, #32
0x3258	0x7033    STRB	R3, [R6, #0]
0x325A	0x1C77    ADDS	R7, R6, #1
; pb end address is: 24 (R6)
; pb start address is: 28 (R7)
0x325C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3260	0x1C5B    ADDS	R3, R3, #1
0x3262	0xF8AD3028  STRH	R3, [SP, #40]
0x3266	0x463E    MOV	R6, R7
; pb end address is: 28 (R7)
0x3268	0xE7ED    B	L___Lib_Sprintf__doprntf62
L___Lib_Sprintf__doprntf63:
; pb start address is: 24 (R6)
0x326A	0xE000    B	L___Lib_Sprintf__doprntf61
; pb end address is: 24 (R6)
L___Lib_Sprintf__doprntf355:
;__Lib_Sprintf.c, 359 :: 		
0x326C	0x463E    MOV	R6, R7
;__Lib_Sprintf.c, 361 :: 		
L___Lib_Sprintf__doprntf61:
;__Lib_Sprintf.c, 362 :: 		
; pb start address is: 24 (R6)
; pb end address is: 24 (R6)
L___Lib_Sprintf__doprntf64:
; pb start address is: 24 (R6)
0x326E	0xF8BD4024  LDRH	R4, [SP, #36]
0x3272	0xF8BD3024  LDRH	R3, [SP, #36]
0x3276	0x1E5B    SUBS	R3, R3, #1
0x3278	0xF8AD3024  STRH	R3, [SP, #36]
0x327C	0xB16C    CBZ	R4, L___Lib_Sprintf__doprntf65
;__Lib_Sprintf.c, 363 :: 		
0x327E	0x9B08    LDR	R3, [SP, #32]
0x3280	0x781B    LDRB	R3, [R3, #0]
0x3282	0x7033    STRB	R3, [R6, #0]
0x3284	0x1C70    ADDS	R0, R6, #1
; pb end address is: 24 (R6)
; pb start address is: 0 (R0)
0x3286	0x9B08    LDR	R3, [SP, #32]
0x3288	0x1C5B    ADDS	R3, R3, #1
0x328A	0x9308    STR	R3, [SP, #32]
0x328C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3290	0x1C5B    ADDS	R3, R3, #1
0x3292	0xF8AD3028  STRH	R3, [SP, #40]
0x3296	0x4606    MOV	R6, R0
; pb end address is: 0 (R0)
0x3298	0xE7E9    B	L___Lib_Sprintf__doprntf64
L___Lib_Sprintf__doprntf65:
;__Lib_Sprintf.c, 365 :: 		
; pb start address is: 24 (R6)
0x329A	0xF8BD3016  LDRH	R3, [SP, #22]
0x329E	0xF0030308  AND	R3, R3, #8
0x32A2	0xB29B    UXTH	R3, R3
0x32A4	0xB19B    CBZ	R3, L___Lib_Sprintf__doprntf356
; pb end address is: 24 (R6)
0x32A6	0x4632    MOV	R2, R6
;__Lib_Sprintf.c, 366 :: 		
L___Lib_Sprintf__doprntf67:
; pb start address is: 8 (R2)
0x32A8	0xF9BD4014  LDRSH	R4, [SP, #20]
0x32AC	0xF9BD3014  LDRSH	R3, [SP, #20]
0x32B0	0x1E5B    SUBS	R3, R3, #1
0x32B2	0xF8AD3014  STRH	R3, [SP, #20]
0x32B6	0xB14C    CBZ	R4, L___Lib_Sprintf__doprntf68
;__Lib_Sprintf.c, 367 :: 		
0x32B8	0x2320    MOVS	R3, #32
0x32BA	0x7013    STRB	R3, [R2, #0]
0x32BC	0x1C56    ADDS	R6, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 24 (R6)
0x32BE	0xF9BD3028  LDRSH	R3, [SP, #40]
0x32C2	0x1C5B    ADDS	R3, R3, #1
0x32C4	0xF8AD3028  STRH	R3, [SP, #40]
0x32C8	0x4632    MOV	R2, R6
; pb end address is: 24 (R6)
0x32CA	0xE7ED    B	L___Lib_Sprintf__doprntf67
L___Lib_Sprintf__doprntf68:
; pb start address is: 8 (R2)
0x32CC	0xE000    B	L___Lib_Sprintf__doprntf66
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf356:
;__Lib_Sprintf.c, 365 :: 		
0x32CE	0x4632    MOV	R2, R6
;__Lib_Sprintf.c, 367 :: 		
L___Lib_Sprintf__doprntf66:
;__Lib_Sprintf.c, 368 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x32D0	0xE63A    B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 369 :: 		
L___Lib_Sprintf__doprntf69:
;__Lib_Sprintf.c, 370 :: 		
; pb start address is: 48 (R12)
0x32D2	0x9B0C    LDR	R3, [SP, #48]
0x32D4	0x681D    LDR	R5, [R3, #0]
0x32D6	0x1D2C    ADDS	R4, R5, #4
0x32D8	0x9B0C    LDR	R3, [SP, #48]
0x32DA	0x601C    STR	R4, [R3, #0]
0x32DC	0xF9B53000  LDRSH	R3, [R5, #0]
0x32E0	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 371 :: 		
L___Lib_Sprintf__doprntf70:
;__Lib_Sprintf.c, 372 :: 		
0x32E4	0xF10D0312  ADD	R3, SP, #18
0x32E8	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 373 :: 		
0x32EA	0x2301    MOVS	R3, #1
0x32EC	0xF8AD3024  STRH	R3, [SP, #36]
;__Lib_Sprintf.c, 374 :: 		
0x32F0	0x4667    MOV	R7, R12
0x32F2	0xE782    B	____doprntf_dostring
;__Lib_Sprintf.c, 376 :: 		
L___Lib_Sprintf__doprntf71:
;__Lib_Sprintf.c, 377 :: 		
0x32F4	0xF8BD3016  LDRH	R3, [SP, #22]
0x32F8	0xF04303C0  ORR	R3, R3, #192
0x32FC	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 378 :: 		
0x3300	0xE04E    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 380 :: 		
L___Lib_Sprintf__doprntf37:
0x3302	0xF89D3012  LDRB	R3, [SP, #18]
0x3306	0x2B00    CMP	R3, #0
0x3308	0xF43FAF21  BEQ	L___Lib_Sprintf__doprntf39
0x330C	0xF89D3012  LDRB	R3, [SP, #18]
0x3310	0x2B6C    CMP	R3, #108
0x3312	0xF43FAF20  BEQ	L___Lib_Sprintf__doprntf40
0x3316	0xF89D3012  LDRB	R3, [SP, #18]
0x331A	0x2B4C    CMP	R3, #76
0x331C	0xF43FAF1B  BEQ	L___Lib_Sprintf__doprntf41
0x3320	0xF89D3012  LDRB	R3, [SP, #18]
0x3324	0x2B66    CMP	R3, #102
0x3326	0xF43FAF1D  BEQ	L___Lib_Sprintf__doprntf42
0x332A	0xF89D3012  LDRB	R3, [SP, #18]
0x332E	0x2B45    CMP	R3, #69
0x3330	0xF43FAF1F  BEQ	L___Lib_Sprintf__doprntf43
0x3334	0xF89D3012  LDRB	R3, [SP, #18]
0x3338	0x2B65    CMP	R3, #101
0x333A	0xF43FAF20  BEQ	L___Lib_Sprintf__doprntf44
0x333E	0xF89D3012  LDRB	R3, [SP, #18]
0x3342	0x2B67    CMP	R3, #103
0x3344	0xF43FAF22  BEQ	L___Lib_Sprintf__doprntf45
0x3348	0xF89D3012  LDRB	R3, [SP, #18]
0x334C	0x2B6F    CMP	R3, #111
0x334E	0xF43FAF24  BEQ	L___Lib_Sprintf__doprntf46
0x3352	0xF89D3012  LDRB	R3, [SP, #18]
0x3356	0x2B64    CMP	R3, #100
0x3358	0xF43FAF26  BEQ	L___Lib_Sprintf__doprntf47
0x335C	0xF89D3012  LDRB	R3, [SP, #18]
0x3360	0x2B69    CMP	R3, #105
0x3362	0xF43FAF21  BEQ	L___Lib_Sprintf__doprntf48
0x3366	0xF89D3012  LDRB	R3, [SP, #18]
0x336A	0x2B70    CMP	R3, #112
0x336C	0xF43FAF1D  BEQ	L___Lib_Sprintf__doprntf49
0x3370	0xF89D3012  LDRB	R3, [SP, #18]
0x3374	0x2B58    CMP	R3, #88
0x3376	0xF43FAF18  BEQ	L___Lib_Sprintf__doprntf50
0x337A	0xF89D3012  LDRB	R3, [SP, #18]
0x337E	0x2B78    CMP	R3, #120
0x3380	0xF43FAF19  BEQ	L___Lib_Sprintf__doprntf51
0x3384	0xF89D3012  LDRB	R3, [SP, #18]
0x3388	0x2B73    CMP	R3, #115
0x338A	0xF43FAF1B  BEQ	L___Lib_Sprintf__doprntf52
0x338E	0xF89D3012  LDRB	R3, [SP, #18]
0x3392	0x2B63    CMP	R3, #99
0x3394	0xD09D    BEQ	L___Lib_Sprintf__doprntf69
0x3396	0xF89D3012  LDRB	R3, [SP, #18]
0x339A	0x2B75    CMP	R3, #117
0x339C	0xD0AA    BEQ	L___Lib_Sprintf__doprntf71
0x339E	0xE7A1    B	L___Lib_Sprintf__doprntf70
L___Lib_Sprintf__doprntf38:
;__Lib_Sprintf.c, 382 :: 		
0x33A0	0xF8BD3016  LDRH	R3, [SP, #22]
0x33A4	0xF40363E0  AND	R3, R3, #1792
0x33A8	0xB29B    UXTH	R3, R3
0x33AA	0x2B00    CMP	R3, #0
0x33AC	0xF000857A  BEQ	L___Lib_Sprintf__doprntf72
;__Lib_Sprintf.c, 383 :: 		
0x33B0	0xF8BD3016  LDRH	R3, [SP, #22]
0x33B4	0xF4035380  AND	R3, R3, #4096
0x33B8	0xB29B    UXTH	R3, R3
0x33BA	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf73
;__Lib_Sprintf.c, 384 :: 		
0x33BC	0x2306    MOVS	R3, #6
0x33BE	0xB21B    SXTH	R3, R3
0x33C0	0xF8AD3010  STRH	R3, [SP, #16]
L___Lib_Sprintf__doprntf73:
;__Lib_Sprintf.c, 385 :: 		
0x33C4	0x9B0C    LDR	R3, [SP, #48]
0x33C6	0x681D    LDR	R5, [R3, #0]
0x33C8	0x1D2C    ADDS	R4, R5, #4
0x33CA	0x9B0C    LDR	R3, [SP, #48]
0x33CC	0x601C    STR	R4, [R3, #0]
0x33CE	0x682A    LDR	R2, [R5, #0]
0x33D0	0x9206    STR	R2, [SP, #24]
;__Lib_Sprintf.c, 386 :: 		
0x33D2	0xF04F0000  MOV	R0, #0
0x33D6	0xF7FFFD79  BL	__Compare_FP+0
0x33DA	0xF2400000  MOVW	R0, #0
0x33DE	0xDD00    BLE	L___Lib_Sprintf__doprntf386
0x33E0	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf386:
0x33E2	0xB148    CBZ	R0, L___Lib_Sprintf__doprntf74
;__Lib_Sprintf.c, 387 :: 		
0x33E4	0x9B06    LDR	R3, [SP, #24]
0x33E6	0xF0834300  EOR	R3, R3, #-2147483648
0x33EA	0x9306    STR	R3, [SP, #24]
;__Lib_Sprintf.c, 388 :: 		
0x33EC	0xF8BD3016  LDRH	R3, [SP, #22]
0x33F0	0xF0430303  ORR	R3, R3, #3
0x33F4	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 389 :: 		
L___Lib_Sprintf__doprntf74:
;__Lib_Sprintf.c, 390 :: 		
0x33F8	0x2300    MOVS	R3, #0
0x33FA	0xB21B    SXTH	R3, R3
0x33FC	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 391 :: 		
0x3400	0x9A06    LDR	R2, [SP, #24]
0x3402	0xF04F0000  MOV	R0, #0
0x3406	0xF7FFFD61  BL	__Compare_FP+0
0x340A	0xF2400000  MOVW	R0, #0
0x340E	0xD000    BEQ	L___Lib_Sprintf__doprntf387
0x3410	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf387:
0x3412	0x2800    CMP	R0, #0
0x3414	0xD049    BEQ	L___Lib_Sprintf__doprntf75
;__Lib_Sprintf.c, 392 :: 		
0x3416	0xAC07    ADD	R4, SP, #28
0x3418	0xAB06    ADD	R3, SP, #24
0x341A	0x681B    LDR	R3, [R3, #0]
0x341C	0x0DDB    LSRS	R3, R3, #23
0x341E	0xF00303FF  AND	R3, R3, #255
0x3422	0x3B7E    SUBS	R3, #126
0x3424	0x8023    STRH	R3, [R4, #0]
;__Lib_Sprintf.c, 393 :: 		
0x3426	0xF9BD301C  LDRSH	R3, [SP, #28]
0x342A	0x1E5C    SUBS	R4, R3, #1
0x342C	0xB224    SXTH	R4, R4
0x342E	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_Sprintf.c, 394 :: 		
0x3432	0x2303    MOVS	R3, #3
0x3434	0xB21B    SXTH	R3, R3
0x3436	0x435C    MULS	R4, R3, R4
0x3438	0xB224    SXTH	R4, R4
0x343A	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_Sprintf.c, 395 :: 		
0x343E	0x230A    MOVS	R3, #10
0x3440	0xB21B    SXTH	R3, R3
0x3442	0xFB94F3F3  SDIV	R3, R4, R3
0x3446	0xB21B    SXTH	R3, R3
0x3448	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 396 :: 		
0x344C	0x2B00    CMP	R3, #0
0x344E	0xDA04    BGE	L___Lib_Sprintf__doprntf76
;__Lib_Sprintf.c, 397 :: 		
0x3450	0xF9BD301C  LDRSH	R3, [SP, #28]
0x3454	0x1E5B    SUBS	R3, R3, #1
0x3456	0xF8AD301C  STRH	R3, [SP, #28]
L___Lib_Sprintf__doprntf76:
;__Lib_Sprintf.c, 398 :: 		
0x345A	0xF9BD301C  LDRSH	R3, [SP, #28]
0x345E	0x425B    RSBS	R3, R3, #0
0x3460	0xB258    SXTB	R0, R3
0x3462	0xF7FEFC7B  BL	__Lib_Sprintf_scale+0
0x3466	0x9A06    LDR	R2, [SP, #24]
0x3468	0xF7FEF9E2  BL	__Mul_FP+0
0x346C	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 399 :: 		
0x346E	0x9A08    LDR	R2, [SP, #32]
0x3470	0xF04F507E  MOV	R0, #1065353216
0x3474	0xF7FFFD2A  BL	__Compare_FP+0
0x3478	0xF2400000  MOVW	R0, #0
0x347C	0xDD00    BLE	L___Lib_Sprintf__doprntf388
0x347E	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf388:
0x3480	0xB128    CBZ	R0, L___Lib_Sprintf__doprntf77
;__Lib_Sprintf.c, 400 :: 		
0x3482	0xF9BD301C  LDRSH	R3, [SP, #28]
0x3486	0x1E5B    SUBS	R3, R3, #1
0x3488	0xF8AD301C  STRH	R3, [SP, #28]
0x348C	0xE00D    B	L___Lib_Sprintf__doprntf78
L___Lib_Sprintf__doprntf77:
;__Lib_Sprintf.c, 402 :: 		
0x348E	0x9A08    LDR	R2, [SP, #32]
0x3490	0x484C    LDR	R0, [PC, #304]
0x3492	0xF7FFFD1B  BL	__Compare_FP+0
0x3496	0xF2400000  MOVW	R0, #0
0x349A	0xDC00    BGT	L___Lib_Sprintf__doprntf389
0x349C	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf389:
0x349E	0xB120    CBZ	R0, L___Lib_Sprintf__doprntf79
;__Lib_Sprintf.c, 403 :: 		
0x34A0	0xF9BD301C  LDRSH	R3, [SP, #28]
0x34A4	0x1C5B    ADDS	R3, R3, #1
0x34A6	0xF8AD301C  STRH	R3, [SP, #28]
L___Lib_Sprintf__doprntf79:
L___Lib_Sprintf__doprntf78:
;__Lib_Sprintf.c, 404 :: 		
L___Lib_Sprintf__doprntf75:
;__Lib_Sprintf.c, 405 :: 		
0x34AA	0xF9BD301C  LDRSH	R3, [SP, #28]
0x34AE	0x2B00    CMP	R3, #0
0x34B0	0xDC03    BGT	L___Lib_Sprintf__doprntf80
;__Lib_Sprintf.c, 406 :: 		
0x34B2	0x2301    MOVS	R3, #1
0x34B4	0xF88D3012  STRB	R3, [SP, #18]
0x34B8	0xE003    B	L___Lib_Sprintf__doprntf81
L___Lib_Sprintf__doprntf80:
;__Lib_Sprintf.c, 408 :: 		
0x34BA	0xF9BD301C  LDRSH	R3, [SP, #28]
0x34BE	0xF88D3012  STRB	R3, [SP, #18]
L___Lib_Sprintf__doprntf81:
;__Lib_Sprintf.c, 409 :: 		
0x34C2	0xF8BD3016  LDRH	R3, [SP, #22]
0x34C6	0xF4037380  AND	R3, R3, #256
0x34CA	0xB29B    UXTH	R3, R3
0x34CC	0xB9A3    CBNZ	R3, L___Lib_Sprintf__doprntf322
0x34CE	0xF8BD3016  LDRH	R3, [SP, #22]
0x34D2	0xF4037300  AND	R3, R3, #512
0x34D6	0xB29B    UXTH	R3, R3
0x34D8	0xB16B    CBZ	R3, L___Lib_Sprintf__doprntf321
0x34DA	0xF9BD401C  LDRSH	R4, [SP, #28]
0x34DE	0xF06F0303  MVN	R3, #3
0x34E2	0x429C    CMP	R4, R3
0x34E4	0xDB06    BLT	L___Lib_Sprintf__doprntf320
0x34E6	0xF9BD4010  LDRSH	R4, [SP, #16]
0x34EA	0xF9BD301C  LDRSH	R3, [SP, #28]
0x34EE	0x42A3    CMP	R3, R4
0x34F0	0xDA00    BGE	L___Lib_Sprintf__doprntf319
0x34F2	0xE000    B	L___Lib_Sprintf__doprntf314
L___Lib_Sprintf__doprntf320:
L___Lib_Sprintf__doprntf319:
0x34F4	0xE000    B	L___Lib_Sprintf__doprntf313
L___Lib_Sprintf__doprntf314:
L___Lib_Sprintf__doprntf321:
0x34F6	0xE27B    B	L___Lib_Sprintf__doprntf88
L___Lib_Sprintf__doprntf313:
L___Lib_Sprintf__doprntf322:
;__Lib_Sprintf.c, 410 :: 		
0x34F8	0xF9BD3010  LDRSH	R3, [SP, #16]
0x34FC	0xB153    CBZ	R3, L___Lib_Sprintf__doprntf324
0x34FE	0xF8BD3016  LDRH	R3, [SP, #22]
0x3502	0xF4037300  AND	R3, R3, #512
0x3506	0xB29B    UXTH	R3, R3
0x3508	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf323
L___Lib_Sprintf__doprntf312:
;__Lib_Sprintf.c, 411 :: 		
0x350A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x350E	0x1E5B    SUBS	R3, R3, #1
0x3510	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 410 :: 		
L___Lib_Sprintf__doprntf324:
L___Lib_Sprintf__doprntf323:
;__Lib_Sprintf.c, 412 :: 		
0x3514	0xF8BD3010  LDRH	R3, [SP, #16]
0x3518	0x2B08    CMP	R3, #8
0x351A	0xD903    BLS	L___Lib_Sprintf__doprntf92
;__Lib_Sprintf.c, 413 :: 		
0x351C	0x2308    MOVS	R3, #8
0x351E	0xF88D3012  STRB	R3, [SP, #18]
0x3522	0xE003    B	L___Lib_Sprintf__doprntf93
L___Lib_Sprintf__doprntf92:
;__Lib_Sprintf.c, 415 :: 		
0x3524	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3528	0xF88D3012  STRB	R3, [SP, #18]
L___Lib_Sprintf__doprntf93:
;__Lib_Sprintf.c, 416 :: 		
0x352C	0x9A06    LDR	R2, [SP, #24]
0x352E	0xF04F0000  MOV	R0, #0
0x3532	0xF7FFFCCB  BL	__Compare_FP+0
0x3536	0xF2400000  MOVW	R0, #0
0x353A	0xD000    BEQ	L___Lib_Sprintf__doprntf390
0x353C	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf390:
0x353E	0x2800    CMP	R0, #0
0x3540	0xD064    BEQ	L___Lib_Sprintf__doprntf94
;__Lib_Sprintf.c, 417 :: 		
0x3542	0xF9BD001C  LDRSH	R0, [SP, #28]
0x3546	0xF7FEFC09  BL	__Lib_Sprintf_scale+0
0x354A	0x900D    STR	R0, [SP, #52]
0x354C	0x9A0D    LDR	R2, [SP, #52]
0x354E	0x9806    LDR	R0, [SP, #24]
0x3550	0xF7FEF9B4  BL	__Div_FP+0
0x3554	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 418 :: 		
0x3556	0xF89D3012  LDRB	R3, [SP, #18]
0x355A	0x425B    RSBS	R3, R3, #0
0x355C	0xB258    SXTB	R0, R3
0x355E	0xF7FEFBFD  BL	__Lib_Sprintf_scale+0
0x3562	0x900D    STR	R0, [SP, #52]
0x3564	0x9A0D    LDR	R2, [SP, #52]
0x3566	0x9806    LDR	R0, [SP, #24]
0x3568	0xF7FEF9A8  BL	__Div_FP+0
0x356C	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 419 :: 		
0x356E	0xF7FEF9F7  BL	__FloatToUnsignedIntegral+0
0x3572	0xF7FEF947  BL	__UnsignedIntegralToFloat+0
0x3576	0x900D    STR	R0, [SP, #52]
0x3578	0x9A0D    LDR	R2, [SP, #52]
0x357A	0x9806    LDR	R0, [SP, #24]
0x357C	0xF7FDFE0E  BL	__Sub_FP+0
0x3580	0xF04F527C  MOV	R2, #1056964608
0x3584	0xF7FFFCA2  BL	__Compare_FP+0
0x3588	0xF2400000  MOVW	R0, #0
0x358C	0xDB00    BLT	L___Lib_Sprintf__doprntf391
0x358E	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf391:
0x3590	0xB128    CBZ	R0, L___Lib_Sprintf__doprntf95
;__Lib_Sprintf.c, 420 :: 		
0x3592	0x9806    LDR	R0, [SP, #24]
0x3594	0xF04F527C  MOV	R2, #1056964608
0x3598	0xF000FF78  BL	__Add_FP+0
0x359C	0x9006    STR	R0, [SP, #24]
L___Lib_Sprintf__doprntf95:
;__Lib_Sprintf.c, 421 :: 		
0x359E	0x9806    LDR	R0, [SP, #24]
0x35A0	0xF7FEF9DE  BL	__FloatToUnsignedIntegral+0
0x35A4	0xF89D3012  LDRB	R3, [SP, #18]
0x35A8	0x1C5B    ADDS	R3, R3, #1
0x35AA	0xB21B    SXTH	R3, R3
0x35AC	0x009C    LSLS	R4, R3, #2
0x35AE	0x4B06    LDR	R3, [PC, #24]
0x35B0	0x191B    ADDS	R3, R3, R4
0x35B2	0x681B    LDR	R3, [R3, #0]
0x35B4	0x4298    CMP	R0, R3
0x35B6	0xD314    BCC	L___Lib_Sprintf__doprntf96
;__Lib_Sprintf.c, 422 :: 		
0x35B8	0x9A06    LDR	R2, [SP, #24]
0x35BA	0x4804    LDR	R0, [PC, #16]
0x35BC	0xF000B808  B	#16
0x35C0	0x00002000  	?lstr1___Lib_Sprintf+0
0x35C4	0x00004120  	#1092616192
0x35C8	0xA3C80000  	__Lib_Sprintf_dpowers+0
0x35CC	0xCCCD3DCC  	#1036831949
0x35D0	0xF7FEF92E  BL	__Mul_FP+0
0x35D4	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 423 :: 		
0x35D6	0xF9BD301C  LDRSH	R3, [SP, #28]
0x35DA	0x1C5B    ADDS	R3, R3, #1
0x35DC	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 424 :: 		
0x35E0	0xE014    B	L___Lib_Sprintf__doprntf97
L___Lib_Sprintf__doprntf96:
;__Lib_Sprintf.c, 426 :: 		
0x35E2	0x9806    LDR	R0, [SP, #24]
0x35E4	0xF7FEF9BC  BL	__FloatToUnsignedIntegral+0
0x35E8	0xF89D3012  LDRB	R3, [SP, #18]
0x35EC	0x009C    LSLS	R4, R3, #2
0x35EE	0x4BFA    LDR	R3, [PC, #1000]
0x35F0	0x191B    ADDS	R3, R3, R4
0x35F2	0x681B    LDR	R3, [R3, #0]
0x35F4	0x4298    CMP	R0, R3
0x35F6	0xD209    BCS	L___Lib_Sprintf__doprntf98
;__Lib_Sprintf.c, 427 :: 		
0x35F8	0x9A06    LDR	R2, [SP, #24]
0x35FA	0x48F8    LDR	R0, [PC, #992]
0x35FC	0xF7FEF918  BL	__Mul_FP+0
0x3600	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 428 :: 		
0x3602	0xF9BD301C  LDRSH	R3, [SP, #28]
0x3606	0x1E5B    SUBS	R3, R3, #1
0x3608	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 429 :: 		
L___Lib_Sprintf__doprntf98:
L___Lib_Sprintf__doprntf97:
;__Lib_Sprintf.c, 430 :: 		
L___Lib_Sprintf__doprntf94:
;__Lib_Sprintf.c, 431 :: 		
0x360C	0xF8BD3016  LDRH	R3, [SP, #22]
0x3610	0xF4037300  AND	R3, R3, #512
0x3614	0xB29B    UXTH	R3, R3
0x3616	0x2B00    CMP	R3, #0
0x3618	0xD043    BEQ	L___Lib_Sprintf__doprntf357
0x361A	0xF8BD3016  LDRH	R3, [SP, #22]
0x361E	0xF4036300  AND	R3, R3, #2048
0x3622	0xB29B    UXTH	R3, R3
0x3624	0x2B00    CMP	R3, #0
0x3626	0xD13E    BNE	L___Lib_Sprintf__doprntf358
L___Lib_Sprintf__doprntf311:
;__Lib_Sprintf.c, 432 :: 		
0x3628	0xF9BD3010  LDRSH	R3, [SP, #16]
0x362C	0x2B0A    CMP	R3, #10
0x362E	0xDD03    BLE	L___Lib_Sprintf__doprntf102
;__Lib_Sprintf.c, 433 :: 		
0x3630	0x230A    MOVS	R3, #10
0x3632	0xB21B    SXTH	R3, R3
0x3634	0xF8AD3010  STRH	R3, [SP, #16]
L___Lib_Sprintf__doprntf102:
;__Lib_Sprintf.c, 434 :: 		
0x3638	0x9806    LDR	R0, [SP, #24]
0x363A	0xF7FEF991  BL	__FloatToUnsignedIntegral+0
0x363E	0x9008    STR	R0, [SP, #32]
; pb end address is: 48 (R12)
0x3640	0x4661    MOV	R1, R12
;__Lib_Sprintf.c, 435 :: 		
L___Lib_Sprintf__doprntf103:
; pb start address is: 4 (R1)
0x3642	0x9B08    LDR	R3, [SP, #32]
0x3644	0xB18B    CBZ	R3, L___Lib_Sprintf__doprntf326
0x3646	0x9D08    LDR	R5, [SP, #32]
0x3648	0x240A    MOVS	R4, #10
0x364A	0xFBB5F3F4  UDIV	R3, R5, R4
0x364E	0xFB045313  MLS	R3, R4, R3, R5
0x3652	0xB953    CBNZ	R3, L___Lib_Sprintf__doprntf325
L___Lib_Sprintf__doprntf310:
;__Lib_Sprintf.c, 436 :: 		
0x3654	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3658	0x1E5B    SUBS	R3, R3, #1
0x365A	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 437 :: 		
0x365E	0x9C08    LDR	R4, [SP, #32]
0x3660	0x230A    MOVS	R3, #10
0x3662	0xFBB4F3F3  UDIV	R3, R4, R3
0x3666	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 438 :: 		
0x3668	0xE7EB    B	L___Lib_Sprintf__doprntf103
;__Lib_Sprintf.c, 435 :: 		
L___Lib_Sprintf__doprntf326:
L___Lib_Sprintf__doprntf325:
;__Lib_Sprintf.c, 439 :: 		
0x366A	0xF89D4012  LDRB	R4, [SP, #18]
0x366E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3672	0x42A3    CMP	R3, R4
0x3674	0xDA13    BGE	L___Lib_Sprintf__doprntf107
;__Lib_Sprintf.c, 440 :: 		
0x3676	0xF9BD4010  LDRSH	R4, [SP, #16]
0x367A	0xF89D3012  LDRB	R3, [SP, #18]
0x367E	0x1B1B    SUB	R3, R3, R4
0x3680	0x9101    STR	R1, [SP, #4]
0x3682	0xB258    SXTB	R0, R3
0x3684	0xF7FEFB6A  BL	__Lib_Sprintf_scale+0
0x3688	0x900D    STR	R0, [SP, #52]
0x368A	0x9A0D    LDR	R2, [SP, #52]
0x368C	0x9806    LDR	R0, [SP, #24]
0x368E	0xF7FEF915  BL	__Div_FP+0
0x3692	0x9901    LDR	R1, [SP, #4]
0x3694	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 441 :: 		
0x3696	0xF9BD3010  LDRSH	R3, [SP, #16]
0x369A	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 442 :: 		
L___Lib_Sprintf__doprntf107:
;__Lib_Sprintf.c, 431 :: 		
0x369E	0x460E    MOV	R6, R1
0x36A0	0xE000    B	L___Lib_Sprintf__doprntf328
; pb end address is: 4 (R1)
L___Lib_Sprintf__doprntf357:
0x36A2	0x4666    MOV	R6, R12
L___Lib_Sprintf__doprntf328:
; pb start address is: 24 (R6)
; pb end address is: 24 (R6)
0x36A4	0xE000    B	L___Lib_Sprintf__doprntf327
L___Lib_Sprintf__doprntf358:
0x36A6	0x4666    MOV	R6, R12
L___Lib_Sprintf__doprntf327:
;__Lib_Sprintf.c, 444 :: 		
; pb start address is: 24 (R6)
0x36A8	0xF9BD3010  LDRSH	R3, [SP, #16]
0x36AC	0x1D5C    ADDS	R4, R3, #5
0x36AE	0xB224    SXTH	R4, R4
0x36B0	0xF9BD3014  LDRSH	R3, [SP, #20]
0x36B4	0x1B1B    SUB	R3, R3, R4
0x36B6	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 445 :: 		
0x36BA	0xF9BD3010  LDRSH	R3, [SP, #16]
0x36BE	0xB933    CBNZ	R3, L___Lib_Sprintf__doprntf330
0x36C0	0xF8BD3016  LDRH	R3, [SP, #22]
0x36C4	0xF4036300  AND	R3, R3, #2048
0x36C8	0xB29B    UXTH	R3, R3
0x36CA	0xB903    CBNZ	R3, L___Lib_Sprintf__doprntf329
0x36CC	0xE004    B	L___Lib_Sprintf__doprntf110
L___Lib_Sprintf__doprntf330:
L___Lib_Sprintf__doprntf329:
;__Lib_Sprintf.c, 446 :: 		
0x36CE	0xF9BD3014  LDRSH	R3, [SP, #20]
0x36D2	0x1E5B    SUBS	R3, R3, #1
0x36D4	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf110:
;__Lib_Sprintf.c, 447 :: 		
0x36D8	0xF8BD3016  LDRH	R3, [SP, #22]
0x36DC	0xF0030303  AND	R3, R3, #3
0x36E0	0xB29B    UXTH	R3, R3
0x36E2	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf111
;__Lib_Sprintf.c, 448 :: 		
0x36E4	0xF9BD3014  LDRSH	R3, [SP, #20]
0x36E8	0x1E5B    SUBS	R3, R3, #1
0x36EA	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf111:
;__Lib_Sprintf.c, 449 :: 		
0x36EE	0xF8BD3016  LDRH	R3, [SP, #22]
0x36F2	0xF0030304  AND	R3, R3, #4
0x36F6	0xB29B    UXTH	R3, R3
0x36F8	0x2B00    CMP	R3, #0
0x36FA	0xD045    BEQ	L___Lib_Sprintf__doprntf112
;__Lib_Sprintf.c, 450 :: 		
0x36FC	0xF8BD3016  LDRH	R3, [SP, #22]
0x3700	0xF0030302  AND	R3, R3, #2
0x3704	0xB29B    UXTH	R3, R3
0x3706	0xB1B3    CBZ	R3, L___Lib_Sprintf__doprntf113
;__Lib_Sprintf.c, 451 :: 		
0x3708	0xF8BD3016  LDRH	R3, [SP, #22]
0x370C	0xF0030301  AND	R3, R3, #1
0x3710	0xB29B    UXTH	R3, R3
0x3712	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf114
0x3714	0x232D    MOVS	R3, #45
0x3716	0xF88D3008  STRB	R3, [SP, #8]
0x371A	0xE002    B	L___Lib_Sprintf__doprntf115
L___Lib_Sprintf__doprntf114:
0x371C	0x232B    MOVS	R3, #43
0x371E	0xF88D3008  STRB	R3, [SP, #8]
L___Lib_Sprintf__doprntf115:
0x3722	0xF89D3008  LDRB	R3, [SP, #8]
0x3726	0x7033    STRB	R3, [R6, #0]
0x3728	0x1C77    ADDS	R7, R6, #1
; pb end address is: 24 (R6)
; pb start address is: 28 (R7)
0x372A	0xF9BD3028  LDRSH	R3, [SP, #40]
0x372E	0x1C5B    ADDS	R3, R3, #1
0x3730	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 28 (R7)
0x3734	0xE010    B	L___Lib_Sprintf__doprntf116
L___Lib_Sprintf__doprntf113:
;__Lib_Sprintf.c, 453 :: 		
; pb start address is: 24 (R6)
0x3736	0xF8BD3016  LDRH	R3, [SP, #22]
0x373A	0xF0030301  AND	R3, R3, #1
0x373E	0xB29B    UXTH	R3, R3
0x3740	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf359
;__Lib_Sprintf.c, 454 :: 		
0x3742	0x2320    MOVS	R3, #32
0x3744	0x7033    STRB	R3, [R6, #0]
0x3746	0x1C70    ADDS	R0, R6, #1
; pb end address is: 24 (R6)
; pb start address is: 0 (R0)
0x3748	0xF9BD3028  LDRSH	R3, [SP, #40]
0x374C	0x1C5B    ADDS	R3, R3, #1
0x374E	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x3752	0x4607    MOV	R7, R0
0x3754	0xE000    B	L___Lib_Sprintf__doprntf117
L___Lib_Sprintf__doprntf359:
;__Lib_Sprintf.c, 453 :: 		
0x3756	0x4637    MOV	R7, R6
;__Lib_Sprintf.c, 454 :: 		
L___Lib_Sprintf__doprntf117:
; pb start address is: 28 (R7)
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf116:
;__Lib_Sprintf.c, 455 :: 		
; pb start address is: 28 (R7)
0x3758	0x46BB    MOV	R11, R7
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf118:
; pb start address is: 44 (R11)
0x375A	0xF9BD3014  LDRSH	R3, [SP, #20]
0x375E	0x2B00    CMP	R3, #0
0x3760	0xDD10    BLE	L___Lib_Sprintf__doprntf119
;__Lib_Sprintf.c, 456 :: 		
0x3762	0x2330    MOVS	R3, #48
0x3764	0xF88B3000  STRB	R3, [R11, #0]
0x3768	0xF10B0701  ADD	R7, R11, #1
; pb end address is: 44 (R11)
; pb start address is: 28 (R7)
0x376C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3770	0x1C5B    ADDS	R3, R3, #1
0x3772	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 457 :: 		
0x3776	0xF9BD3014  LDRSH	R3, [SP, #20]
0x377A	0x1E5B    SUBS	R3, R3, #1
0x377C	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 458 :: 		
0x3780	0x46BB    MOV	R11, R7
; pb end address is: 28 (R7)
0x3782	0xE7EA    B	L___Lib_Sprintf__doprntf118
L___Lib_Sprintf__doprntf119:
;__Lib_Sprintf.c, 459 :: 		
; pb start address is: 44 (R11)
0x3784	0x465D    MOV	R5, R11
; pb end address is: 44 (R11)
0x3786	0xE04D    B	L___Lib_Sprintf__doprntf120
L___Lib_Sprintf__doprntf112:
;__Lib_Sprintf.c, 461 :: 		
; pb start address is: 24 (R6)
0x3788	0xF8BD3016  LDRH	R3, [SP, #22]
0x378C	0xF0030308  AND	R3, R3, #8
0x3790	0xB29B    UXTH	R3, R3
0x3792	0xB9B3    CBNZ	R3, L___Lib_Sprintf__doprntf360
; pb end address is: 24 (R6)
0x3794	0x4632    MOV	R2, R6
;__Lib_Sprintf.c, 462 :: 		
L___Lib_Sprintf__doprntf122:
; pb start address is: 8 (R2)
0x3796	0xF9BD3014  LDRSH	R3, [SP, #20]
0x379A	0x2B00    CMP	R3, #0
0x379C	0xDD0F    BLE	L___Lib_Sprintf__doprntf123
;__Lib_Sprintf.c, 463 :: 		
0x379E	0x2320    MOVS	R3, #32
0x37A0	0x7013    STRB	R3, [R2, #0]
0x37A2	0x1C53    ADDS	R3, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 24 (R6)
0x37A4	0x461E    MOV	R6, R3
0x37A6	0xF9BD3028  LDRSH	R3, [SP, #40]
0x37AA	0x1C5B    ADDS	R3, R3, #1
0x37AC	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 464 :: 		
0x37B0	0xF9BD3014  LDRSH	R3, [SP, #20]
0x37B4	0x1E5B    SUBS	R3, R3, #1
0x37B6	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 465 :: 		
0x37BA	0x4632    MOV	R2, R6
; pb end address is: 24 (R6)
0x37BC	0xE7EB    B	L___Lib_Sprintf__doprntf122
L___Lib_Sprintf__doprntf123:
; pb start address is: 8 (R2)
0x37BE	0x4611    MOV	R1, R2
0x37C0	0xE000    B	L___Lib_Sprintf__doprntf121
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf360:
;__Lib_Sprintf.c, 461 :: 		
0x37C2	0x4631    MOV	R1, R6
;__Lib_Sprintf.c, 465 :: 		
L___Lib_Sprintf__doprntf121:
;__Lib_Sprintf.c, 466 :: 		
; pb start address is: 4 (R1)
0x37C4	0xF8BD3016  LDRH	R3, [SP, #22]
0x37C8	0xF0030302  AND	R3, R3, #2
0x37CC	0xB29B    UXTH	R3, R3
0x37CE	0xB1BB    CBZ	R3, L___Lib_Sprintf__doprntf124
;__Lib_Sprintf.c, 467 :: 		
0x37D0	0xF8BD3016  LDRH	R3, [SP, #22]
0x37D4	0xF0030301  AND	R3, R3, #1
0x37D8	0xB29B    UXTH	R3, R3
0x37DA	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf125
0x37DC	0x232D    MOVS	R3, #45
0x37DE	0xF88D3009  STRB	R3, [SP, #9]
0x37E2	0xE002    B	L___Lib_Sprintf__doprntf126
L___Lib_Sprintf__doprntf125:
0x37E4	0x232B    MOVS	R3, #43
0x37E6	0xF88D3009  STRB	R3, [SP, #9]
L___Lib_Sprintf__doprntf126:
0x37EA	0xF89D3009  LDRB	R3, [SP, #9]
0x37EE	0x700B    STRB	R3, [R1, #0]
0x37F0	0xF1010B01  ADD	R11, R1, #1
; pb end address is: 4 (R1)
; pb start address is: 44 (R11)
0x37F4	0xF9BD3028  LDRSH	R3, [SP, #40]
0x37F8	0x1C5B    ADDS	R3, R3, #1
0x37FA	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 44 (R11)
0x37FE	0xE010    B	L___Lib_Sprintf__doprntf127
L___Lib_Sprintf__doprntf124:
;__Lib_Sprintf.c, 469 :: 		
; pb start address is: 4 (R1)
0x3800	0xF8BD3016  LDRH	R3, [SP, #22]
0x3804	0xF0030301  AND	R3, R3, #1
0x3808	0xB29B    UXTH	R3, R3
0x380A	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf361
;__Lib_Sprintf.c, 470 :: 		
0x380C	0x2320    MOVS	R3, #32
0x380E	0x700B    STRB	R3, [R1, #0]
0x3810	0x1C48    ADDS	R0, R1, #1
; pb end address is: 4 (R1)
; pb start address is: 0 (R0)
0x3812	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3816	0x1C5B    ADDS	R3, R3, #1
0x3818	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x381C	0x4683    MOV	R11, R0
0x381E	0xE000    B	L___Lib_Sprintf__doprntf128
L___Lib_Sprintf__doprntf361:
;__Lib_Sprintf.c, 469 :: 		
0x3820	0x468B    MOV	R11, R1
;__Lib_Sprintf.c, 470 :: 		
L___Lib_Sprintf__doprntf128:
; pb start address is: 44 (R11)
; pb end address is: 44 (R11)
L___Lib_Sprintf__doprntf127:
;__Lib_Sprintf.c, 471 :: 		
; pb start address is: 44 (R11)
0x3822	0x465D    MOV	R5, R11
; pb end address is: 44 (R11)
L___Lib_Sprintf__doprntf120:
;__Lib_Sprintf.c, 472 :: 		
; pb start address is: 20 (R5)
0x3824	0x9806    LDR	R0, [SP, #24]
0x3826	0xF7FEF89B  BL	__FloatToUnsignedIntegral+0
0x382A	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 473 :: 		
0x382C	0xF89D3012  LDRB	R3, [SP, #18]
0x3830	0x009C    LSLS	R4, R3, #2
0x3832	0x4B69    LDR	R3, [PC, #420]
0x3834	0x191B    ADDS	R3, R3, R4
0x3836	0x681C    LDR	R4, [R3, #0]
0x3838	0x9B08    LDR	R3, [SP, #32]
0x383A	0xFBB3F3F4  UDIV	R3, R3, R4
0x383E	0x3330    ADDS	R3, #48
0x3840	0x702B    STRB	R3, [R5, #0]
0x3842	0x1C68    ADDS	R0, R5, #1
; pb end address is: 20 (R5)
; pb start address is: 0 (R0)
0x3844	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3848	0x1C5B    ADDS	R3, R3, #1
0x384A	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 474 :: 		
0x384E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3852	0xB933    CBNZ	R3, L___Lib_Sprintf__doprntf332
0x3854	0xF8BD3016  LDRH	R3, [SP, #22]
0x3858	0xF4036300  AND	R3, R3, #2048
0x385C	0xB29B    UXTH	R3, R3
0x385E	0xB903    CBNZ	R3, L___Lib_Sprintf__doprntf331
0x3860	0xE045    B	L___Lib_Sprintf__doprntf131
L___Lib_Sprintf__doprntf332:
L___Lib_Sprintf__doprntf331:
;__Lib_Sprintf.c, 475 :: 		
0x3862	0x232E    MOVS	R3, #46
0x3864	0x7003    STRB	R3, [R0, #0]
0x3866	0xF1000901  ADD	R9, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 36 (R9)
0x386A	0xF9BD3028  LDRSH	R3, [SP, #40]
0x386E	0x1C5B    ADDS	R3, R3, #1
0x3870	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 476 :: 		
0x3874	0xF89D4012  LDRB	R4, [SP, #18]
0x3878	0xF9BD3010  LDRSH	R3, [SP, #16]
0x387C	0x1B1B    SUB	R3, R3, R4
0x387E	0xF8AD3010  STRH	R3, [SP, #16]
; pb end address is: 36 (R9)
;__Lib_Sprintf.c, 477 :: 		
L___Lib_Sprintf__doprntf132:
; pb start address is: 36 (R9)
0x3882	0xF89D3012  LDRB	R3, [SP, #18]
0x3886	0xB1EB    CBZ	R3, L___Lib_Sprintf__doprntf133
;__Lib_Sprintf.c, 478 :: 		
0x3888	0xF89D3012  LDRB	R3, [SP, #18]
0x388C	0x1E5B    SUBS	R3, R3, #1
0x388E	0xB2DB    UXTB	R3, R3
0x3890	0xF88D3012  STRB	R3, [SP, #18]
0x3894	0x009C    LSLS	R4, R3, #2
0x3896	0x4B50    LDR	R3, [PC, #320]
0x3898	0x191B    ADDS	R3, R3, R4
0x389A	0x681C    LDR	R4, [R3, #0]
0x389C	0x9B08    LDR	R3, [SP, #32]
0x389E	0xFBB3F5F4  UDIV	R5, R3, R4
0x38A2	0x240A    MOVS	R4, #10
0x38A4	0xFBB5F3F4  UDIV	R3, R5, R4
0x38A8	0xFB045313  MLS	R3, R4, R3, R5
0x38AC	0x3330    ADDS	R3, #48
0x38AE	0xF8893000  STRB	R3, [R9, #0]
0x38B2	0xF1090001  ADD	R0, R9, #1
; pb end address is: 36 (R9)
; pb start address is: 0 (R0)
0x38B6	0xF9BD3028  LDRSH	R3, [SP, #40]
0x38BA	0x1C5B    ADDS	R3, R3, #1
0x38BC	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 479 :: 		
0x38C0	0x4681    MOV	R9, R0
; pb end address is: 0 (R0)
0x38C2	0xE7DE    B	L___Lib_Sprintf__doprntf132
L___Lib_Sprintf__doprntf133:
;__Lib_Sprintf.c, 480 :: 		
; pb start address is: 36 (R9)
L___Lib_Sprintf__doprntf134:
; pb end address is: 36 (R9)
; pb start address is: 36 (R9)
0x38C4	0xF9BD3010  LDRSH	R3, [SP, #16]
0x38C8	0xB183    CBZ	R3, L___Lib_Sprintf__doprntf135
;__Lib_Sprintf.c, 481 :: 		
0x38CA	0x2330    MOVS	R3, #48
0x38CC	0xF8893000  STRB	R3, [R9, #0]
0x38D0	0xF1090001  ADD	R0, R9, #1
; pb end address is: 36 (R9)
; pb start address is: 0 (R0)
0x38D4	0xF9BD3028  LDRSH	R3, [SP, #40]
0x38D8	0x1C5B    ADDS	R3, R3, #1
0x38DA	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 482 :: 		
0x38DE	0xF9BD3010  LDRSH	R3, [SP, #16]
0x38E2	0x1E5B    SUBS	R3, R3, #1
0x38E4	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 483 :: 		
0x38E8	0x4681    MOV	R9, R0
; pb end address is: 0 (R0)
0x38EA	0xE7EB    B	L___Lib_Sprintf__doprntf134
L___Lib_Sprintf__doprntf135:
;__Lib_Sprintf.c, 484 :: 		
; pb start address is: 36 (R9)
0x38EC	0x4648    MOV	R0, R9
L___Lib_Sprintf__doprntf131:
; pb end address is: 36 (R9)
;__Lib_Sprintf.c, 485 :: 		
; pb start address is: 0 (R0)
0x38EE	0xF8BD3016  LDRH	R3, [SP, #22]
0x38F2	0xF0030320  AND	R3, R3, #32
0x38F6	0xB29B    UXTH	R3, R3
0x38F8	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf136
;__Lib_Sprintf.c, 486 :: 		
0x38FA	0x2345    MOVS	R3, #69
0x38FC	0x7003    STRB	R3, [R0, #0]
0x38FE	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
0x3900	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3904	0x1C5B    ADDS	R3, R3, #1
0x3906	0xF8AD3028  STRH	R3, [SP, #40]
0x390A	0x4628    MOV	R0, R5
; pb end address is: 20 (R5)
0x390C	0xE008    B	L___Lib_Sprintf__doprntf137
L___Lib_Sprintf__doprntf136:
;__Lib_Sprintf.c, 488 :: 		
; pb start address is: 0 (R0)
0x390E	0x2365    MOVS	R3, #101
0x3910	0x7003    STRB	R3, [R0, #0]
0x3912	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
0x3914	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3918	0x1C5B    ADDS	R3, R3, #1
0x391A	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 20 (R5)
0x391E	0x4628    MOV	R0, R5
L___Lib_Sprintf__doprntf137:
;__Lib_Sprintf.c, 489 :: 		
; pb start address is: 0 (R0)
0x3920	0xF9BD301C  LDRSH	R3, [SP, #28]
0x3924	0x2B00    CMP	R3, #0
0x3926	0xDA0F    BGE	L___Lib_Sprintf__doprntf138
;__Lib_Sprintf.c, 490 :: 		
0x3928	0xF9BD301C  LDRSH	R3, [SP, #28]
0x392C	0x425B    RSBS	R3, R3, #0
0x392E	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 491 :: 		
0x3932	0x232D    MOVS	R3, #45
0x3934	0x7003    STRB	R3, [R0, #0]
0x3936	0xF1000801  ADD	R8, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 32 (R8)
0x393A	0xF9BD3028  LDRSH	R3, [SP, #40]
0x393E	0x1C5B    ADDS	R3, R3, #1
0x3940	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 492 :: 		
0x3944	0x4640    MOV	R0, R8
; pb end address is: 32 (R8)
0x3946	0xE009    B	L___Lib_Sprintf__doprntf139
L___Lib_Sprintf__doprntf138:
;__Lib_Sprintf.c, 494 :: 		
; pb start address is: 0 (R0)
0x3948	0x232B    MOVS	R3, #43
0x394A	0x7003    STRB	R3, [R0, #0]
0x394C	0x1C43    ADDS	R3, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 32 (R8)
0x394E	0x4698    MOV	R8, R3
0x3950	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3954	0x1C5B    ADDS	R3, R3, #1
0x3956	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 32 (R8)
0x395A	0x4640    MOV	R0, R8
L___Lib_Sprintf__doprntf139:
;__Lib_Sprintf.c, 495 :: 		
; pb start address is: 0 (R0)
0x395C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x3960	0x230A    MOVS	R3, #10
0x3962	0xB21B    SXTH	R3, R3
0x3964	0xFB94F3F3  SDIV	R3, R4, R3
0x3968	0xB21B    SXTH	R3, R3
0x396A	0x3330    ADDS	R3, #48
0x396C	0x7003    STRB	R3, [R0, #0]
0x396E	0x1C46    ADDS	R6, R0, #1
0x3970	0x4630    MOV	R0, R6
0x3972	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3976	0x1C5B    ADDS	R3, R3, #1
0x3978	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 496 :: 		
0x397C	0xF9BD501C  LDRSH	R5, [SP, #28]
0x3980	0x240A    MOVS	R4, #10
0x3982	0xB224    SXTH	R4, R4
0x3984	0xFB95F3F4  SDIV	R3, R5, R4
0x3988	0xFB045313  MLS	R3, R4, R3, R5
0x398C	0xB21B    SXTH	R3, R3
0x398E	0x3330    ADDS	R3, #48
0x3990	0x7033    STRB	R3, [R6, #0]
0x3992	0x1C44    ADDS	R4, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 16 (R4)
0x3994	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3998	0x1C5B    ADDS	R3, R3, #1
0x399A	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 497 :: 		
0x399E	0xF8BD3016  LDRH	R3, [SP, #22]
0x39A2	0xF0030308  AND	R3, R3, #8
0x39A6	0xB29B    UXTH	R3, R3
0x39A8	0xB1EB    CBZ	R3, L___Lib_Sprintf__doprntf363
0x39AA	0xF9BD3014  LDRSH	R3, [SP, #20]
0x39AE	0x2B00    CMP	R3, #0
0x39B0	0xDD1B    BLE	L___Lib_Sprintf__doprntf364
L___Lib_Sprintf__doprntf307:
;__Lib_Sprintf.c, 498 :: 		
0x39B2	0x4620    MOV	R0, R4
0x39B4	0xE7FF    B	L___Lib_Sprintf__doprntf143
; pb end address is: 16 (R4)
L___Lib_Sprintf__doprntf362:
;__Lib_Sprintf.c, 500 :: 		
;__Lib_Sprintf.c, 498 :: 		
L___Lib_Sprintf__doprntf143:
;__Lib_Sprintf.c, 499 :: 		
; pb start address is: 0 (R0)
; pb start address is: 0 (R0)
0x39B6	0x2320    MOVS	R3, #32
0x39B8	0x7003    STRB	R3, [R0, #0]
0x39BA	0x1C40    ADDS	R0, R0, #1
; pb end address is: 0 (R0)
0x39BC	0xF9BD3028  LDRSH	R3, [SP, #40]
0x39C0	0x1C5B    ADDS	R3, R3, #1
0x39C2	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 500 :: 		
0x39C6	0xF9BD3014  LDRSH	R3, [SP, #20]
0x39CA	0x1E5B    SUBS	R3, R3, #1
0x39CC	0xB21B    SXTH	R3, R3
0x39CE	0xF8AD3014  STRH	R3, [SP, #20]
0x39D2	0x2B00    CMP	R3, #0
0x39D4	0xF000B804  B	#8
0x39D8	0xA3C80000  	__Lib_Sprintf_dpowers+0
0x39DC	0x00004120  	#1092616192
0x39E0	0xD1E9    BNE	L___Lib_Sprintf__doprntf362
; pb end address is: 0 (R0)
0x39E2	0x4602    MOV	R2, R0
;__Lib_Sprintf.c, 497 :: 		
0x39E4	0xE000    B	L___Lib_Sprintf__doprntf334
L___Lib_Sprintf__doprntf363:
0x39E6	0x4622    MOV	R2, R4
L___Lib_Sprintf__doprntf334:
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x39E8	0xE000    B	L___Lib_Sprintf__doprntf333
L___Lib_Sprintf__doprntf364:
0x39EA	0x4622    MOV	R2, R4
L___Lib_Sprintf__doprntf333:
;__Lib_Sprintf.c, 501 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x39EC	0xF7FFBAAC  B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 502 :: 		
L___Lib_Sprintf__doprntf88:
;__Lib_Sprintf.c, 505 :: 		
; pb start address is: 48 (R12)
0x39F0	0xF8BD3016  LDRH	R3, [SP, #22]
0x39F4	0xF4037300  AND	R3, R3, #512
0x39F8	0xB29B    UXTH	R3, R3
0x39FA	0x2B00    CMP	R3, #0
0x39FC	0xD05C    BEQ	L___Lib_Sprintf__doprntf365
;__Lib_Sprintf.c, 506 :: 		
0x39FE	0xF9BD301C  LDRSH	R3, [SP, #28]
0x3A02	0x2B00    CMP	R3, #0
0x3A04	0xDA08    BGE	L___Lib_Sprintf__doprntf147
;__Lib_Sprintf.c, 507 :: 		
0x3A06	0xF9BD301C  LDRSH	R3, [SP, #28]
0x3A0A	0x1E5C    SUBS	R4, R3, #1
0x3A0C	0xB224    SXTH	R4, R4
0x3A0E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3A12	0x1B1B    SUB	R3, R3, R4
0x3A14	0xF8AD3010  STRH	R3, [SP, #16]
L___Lib_Sprintf__doprntf147:
;__Lib_Sprintf.c, 508 :: 		
0x3A18	0x9806    LDR	R0, [SP, #24]
0x3A1A	0xF7FDFFA1  BL	__FloatToUnsignedIntegral+0
0x3A1E	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 509 :: 		
0x3A20	0x2301    MOVS	R3, #1
0x3A22	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 48 (R12)
L___Lib_Sprintf__doprntf148:
; pb start address is: 48 (R12)
0x3A26	0xF89D3012  LDRB	R3, [SP, #18]
0x3A2A	0x2B0A    CMP	R3, #10
0x3A2C	0xD00F    BEQ	L___Lib_Sprintf__doprntf149
;__Lib_Sprintf.c, 510 :: 		
0x3A2E	0xF89D3012  LDRB	R3, [SP, #18]
0x3A32	0x009C    LSLS	R4, R3, #2
0x3A34	0x4BF8    LDR	R3, [PC, #992]
0x3A36	0x191B    ADDS	R3, R3, R4
0x3A38	0x681C    LDR	R4, [R3, #0]
0x3A3A	0x9B08    LDR	R3, [SP, #32]
0x3A3C	0x42A3    CMP	R3, R4
0x3A3E	0xD200    BCS	L___Lib_Sprintf__doprntf151
;__Lib_Sprintf.c, 511 :: 		
0x3A40	0xE005    B	L___Lib_Sprintf__doprntf149
L___Lib_Sprintf__doprntf151:
;__Lib_Sprintf.c, 509 :: 		
0x3A42	0xF89D3012  LDRB	R3, [SP, #18]
0x3A46	0x1C5B    ADDS	R3, R3, #1
0x3A48	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 511 :: 		
0x3A4C	0xE7EB    B	L___Lib_Sprintf__doprntf148
L___Lib_Sprintf__doprntf149:
;__Lib_Sprintf.c, 512 :: 		
0x3A4E	0xF89D4012  LDRB	R4, [SP, #18]
0x3A52	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3A56	0x1B1B    SUB	R3, R3, R4
0x3A58	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 513 :: 		
0x3A5C	0x9808    LDR	R0, [SP, #32]
0x3A5E	0xF7FDFED1  BL	__UnsignedIntegralToFloat+0
0x3A62	0x900D    STR	R0, [SP, #52]
0x3A64	0x9A0D    LDR	R2, [SP, #52]
0x3A66	0x9806    LDR	R0, [SP, #24]
0x3A68	0xF7FDFB98  BL	__Sub_FP+0
0x3A6C	0x900E    STR	R0, [SP, #56]
0x3A6E	0xF9BD0010  LDRSH	R0, [SP, #16]
0x3A72	0xF7FEF973  BL	__Lib_Sprintf_scale+0
0x3A76	0x9A0E    LDR	R2, [SP, #56]
0x3A78	0xF7FDFEDA  BL	__Mul_FP+0
0x3A7C	0xF04F527C  MOV	R2, #1056964608
0x3A80	0xF000FD04  BL	__Add_FP+0
0x3A84	0xF7FDFF6C  BL	__FloatToUnsignedIntegral+0
0x3A88	0x9008    STR	R0, [SP, #32]
; pb end address is: 48 (R12)
;__Lib_Sprintf.c, 514 :: 		
L___Lib_Sprintf__doprntf152:
; pb start address is: 48 (R12)
0x3A8A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3A8E	0xB18B    CBZ	R3, L___Lib_Sprintf__doprntf336
0x3A90	0x9D08    LDR	R5, [SP, #32]
0x3A92	0x240A    MOVS	R4, #10
0x3A94	0xFBB5F3F4  UDIV	R3, R5, R4
0x3A98	0xFB045313  MLS	R3, R4, R3, R5
0x3A9C	0xB953    CBNZ	R3, L___Lib_Sprintf__doprntf335
L___Lib_Sprintf__doprntf306:
;__Lib_Sprintf.c, 515 :: 		
0x3A9E	0x9C08    LDR	R4, [SP, #32]
0x3AA0	0x230A    MOVS	R3, #10
0x3AA2	0xFBB4F3F3  UDIV	R3, R4, R3
0x3AA6	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 516 :: 		
0x3AA8	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3AAC	0x1E5B    SUBS	R3, R3, #1
0x3AAE	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 517 :: 		
0x3AB2	0xE7EA    B	L___Lib_Sprintf__doprntf152
;__Lib_Sprintf.c, 514 :: 		
L___Lib_Sprintf__doprntf336:
L___Lib_Sprintf__doprntf335:
;__Lib_Sprintf.c, 518 :: 		
0x3AB4	0x46E1    MOV	R9, R12
0x3AB6	0xE000    B	L___Lib_Sprintf__doprntf146
; pb end address is: 48 (R12)
L___Lib_Sprintf__doprntf365:
;__Lib_Sprintf.c, 505 :: 		
0x3AB8	0x46E1    MOV	R9, R12
;__Lib_Sprintf.c, 518 :: 		
L___Lib_Sprintf__doprntf146:
;__Lib_Sprintf.c, 519 :: 		
; pb start address is: 36 (R9)
0x3ABA	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3ABE	0x2B0C    CMP	R3, #12
0x3AC0	0xDC07    BGT	L___Lib_Sprintf__doprntf156
;__Lib_Sprintf.c, 520 :: 		
0x3AC2	0xF9BD0010  LDRSH	R0, [SP, #16]
0x3AC6	0xF7FDFBEB  BL	__Lib_Sprintf_fround+0
0x3ACA	0x9A06    LDR	R2, [SP, #24]
0x3ACC	0xF000FCDE  BL	__Add_FP+0
0x3AD0	0x9006    STR	R0, [SP, #24]
L___Lib_Sprintf__doprntf156:
;__Lib_Sprintf.c, 523 :: 		
0x3AD2	0x9A06    LDR	R2, [SP, #24]
0x3AD4	0xF04F0000  MOV	R0, #0
0x3AD8	0xF7FFF9F8  BL	__Compare_FP+0
0x3ADC	0xF2400000  MOVW	R0, #0
0x3AE0	0xD000    BEQ	L___Lib_Sprintf__doprntf392
0x3AE2	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf392:
0x3AE4	0x2800    CMP	R0, #0
0x3AE6	0xD033    BEQ	L___Lib_Sprintf__doprntf339
0x3AE8	0x9806    LDR	R0, [SP, #24]
0x3AEA	0xF7FDFF39  BL	__FloatToUnsignedIntegral+0
0x3AEE	0xBB78    CBNZ	R0, L___Lib_Sprintf__doprntf338
0x3AF0	0xF9BD301C  LDRSH	R3, [SP, #28]
0x3AF4	0x2B01    CMP	R3, #1
0x3AF6	0xDD2B    BLE	L___Lib_Sprintf__doprntf337
L___Lib_Sprintf__doprntf305:
;__Lib_Sprintf.c, 526 :: 		
0x3AF8	0xF9BD001C  LDRSH	R0, [SP, #28]
0x3AFC	0xF7FEF92E  BL	__Lib_Sprintf_scale+0
0x3B00	0x900D    STR	R0, [SP, #52]
0x3B02	0x9A0D    LDR	R2, [SP, #52]
0x3B04	0x9806    LDR	R0, [SP, #24]
0x3B06	0xF7FDFED9  BL	__Div_FP+0
0x3B0A	0x4AC4    LDR	R2, [PC, #784]
0x3B0C	0xF7FFF9DE  BL	__Compare_FP+0
0x3B10	0xF2400000  MOVW	R0, #0
0x3B14	0xDA00    BGE	L___Lib_Sprintf__doprntf393
0x3B16	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf393:
0x3B18	0xB128    CBZ	R0, L___Lib_Sprintf__doprntf160
;__Lib_Sprintf.c, 527 :: 		
0x3B1A	0xF9BD301C  LDRSH	R3, [SP, #28]
0x3B1E	0x3B09    SUBS	R3, #9
0x3B20	0xF8AD301C  STRH	R3, [SP, #28]
0x3B24	0xE004    B	L___Lib_Sprintf__doprntf161
L___Lib_Sprintf__doprntf160:
;__Lib_Sprintf.c, 529 :: 		
0x3B26	0xF9BD301C  LDRSH	R3, [SP, #28]
0x3B2A	0x3B08    SUBS	R3, #8
0x3B2C	0xF8AD301C  STRH	R3, [SP, #28]
L___Lib_Sprintf__doprntf161:
;__Lib_Sprintf.c, 530 :: 		
0x3B30	0xF9BD001C  LDRSH	R0, [SP, #28]
0x3B34	0xF7FEF912  BL	__Lib_Sprintf_scale+0
0x3B38	0x900D    STR	R0, [SP, #52]
0x3B3A	0x9A0D    LDR	R2, [SP, #52]
0x3B3C	0x9806    LDR	R0, [SP, #24]
0x3B3E	0xF7FDFEBD  BL	__Div_FP+0
0x3B42	0xF7FDFF0D  BL	__FloatToUnsignedIntegral+0
0x3B46	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 531 :: 		
0x3B48	0xF04F0300  MOV	R3, #0
0x3B4C	0x9306    STR	R3, [SP, #24]
;__Lib_Sprintf.c, 532 :: 		
0x3B4E	0xE010    B	L___Lib_Sprintf__doprntf162
;__Lib_Sprintf.c, 523 :: 		
L___Lib_Sprintf__doprntf339:
L___Lib_Sprintf__doprntf338:
L___Lib_Sprintf__doprntf337:
;__Lib_Sprintf.c, 534 :: 		
0x3B50	0x9806    LDR	R0, [SP, #24]
0x3B52	0xF7FDFF05  BL	__FloatToUnsignedIntegral+0
0x3B56	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 535 :: 		
0x3B58	0x9808    LDR	R0, [SP, #32]
0x3B5A	0xF7FDFE53  BL	__UnsignedIntegralToFloat+0
0x3B5E	0x900D    STR	R0, [SP, #52]
0x3B60	0x9A0D    LDR	R2, [SP, #52]
0x3B62	0x9806    LDR	R0, [SP, #24]
0x3B64	0xF7FDFB1A  BL	__Sub_FP+0
0x3B68	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 536 :: 		
0x3B6A	0x2300    MOVS	R3, #0
0x3B6C	0xB21B    SXTH	R3, R3
0x3B6E	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 537 :: 		
L___Lib_Sprintf__doprntf162:
;__Lib_Sprintf.c, 538 :: 		
0x3B72	0x2301    MOVS	R3, #1
0x3B74	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 36 (R9)
0x3B78	0x464F    MOV	R7, R9
L___Lib_Sprintf__doprntf163:
; pb start address is: 28 (R7)
0x3B7A	0xF89D3012  LDRB	R3, [SP, #18]
0x3B7E	0x2B0A    CMP	R3, #10
0x3B80	0xD00F    BEQ	L___Lib_Sprintf__doprntf164
;__Lib_Sprintf.c, 539 :: 		
0x3B82	0xF89D3012  LDRB	R3, [SP, #18]
0x3B86	0x009C    LSLS	R4, R3, #2
0x3B88	0x4BA3    LDR	R3, [PC, #652]
0x3B8A	0x191B    ADDS	R3, R3, R4
0x3B8C	0x681C    LDR	R4, [R3, #0]
0x3B8E	0x9B08    LDR	R3, [SP, #32]
0x3B90	0x42A3    CMP	R3, R4
0x3B92	0xD200    BCS	L___Lib_Sprintf__doprntf166
;__Lib_Sprintf.c, 540 :: 		
0x3B94	0xE005    B	L___Lib_Sprintf__doprntf164
L___Lib_Sprintf__doprntf166:
;__Lib_Sprintf.c, 538 :: 		
0x3B96	0xF89D3012  LDRB	R3, [SP, #18]
0x3B9A	0x1C5B    ADDS	R3, R3, #1
0x3B9C	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 540 :: 		
0x3BA0	0xE7EB    B	L___Lib_Sprintf__doprntf163
L___Lib_Sprintf__doprntf164:
;__Lib_Sprintf.c, 541 :: 		
0x3BA2	0xF89D4012  LDRB	R4, [SP, #18]
0x3BA6	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3BAA	0x191C    ADDS	R4, R3, R4
0x3BAC	0xB224    SXTH	R4, R4
0x3BAE	0xF9BD301C  LDRSH	R3, [SP, #28]
0x3BB2	0x18E4    ADDS	R4, R4, R3
0x3BB4	0xB224    SXTH	R4, R4
0x3BB6	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3BBA	0x1B1B    SUB	R3, R3, R4
0x3BBC	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 542 :: 		
0x3BC0	0xF8BD3016  LDRH	R3, [SP, #22]
0x3BC4	0xF4036300  AND	R3, R3, #2048
0x3BC8	0xB29B    UXTH	R3, R3
0x3BCA	0xB91B    CBNZ	R3, L___Lib_Sprintf__doprntf341
0x3BCC	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3BD0	0xB903    CBNZ	R3, L___Lib_Sprintf__doprntf340
0x3BD2	0xE004    B	L___Lib_Sprintf__doprntf169
L___Lib_Sprintf__doprntf341:
L___Lib_Sprintf__doprntf340:
;__Lib_Sprintf.c, 543 :: 		
0x3BD4	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3BD8	0x1E5B    SUBS	R3, R3, #1
0x3BDA	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf169:
;__Lib_Sprintf.c, 544 :: 		
0x3BDE	0xF8BD3016  LDRH	R3, [SP, #22]
0x3BE2	0xF0030303  AND	R3, R3, #3
0x3BE6	0xB29B    UXTH	R3, R3
0x3BE8	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf170
;__Lib_Sprintf.c, 545 :: 		
0x3BEA	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3BEE	0x1E5B    SUBS	R3, R3, #1
0x3BF0	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf170:
;__Lib_Sprintf.c, 546 :: 		
0x3BF4	0xF8BD3016  LDRH	R3, [SP, #22]
0x3BF8	0xF0030304  AND	R3, R3, #4
0x3BFC	0xB29B    UXTH	R3, R3
0x3BFE	0x2B00    CMP	R3, #0
0x3C00	0xD041    BEQ	L___Lib_Sprintf__doprntf171
;__Lib_Sprintf.c, 547 :: 		
0x3C02	0xF8BD3016  LDRH	R3, [SP, #22]
0x3C06	0xF0030302  AND	R3, R3, #2
0x3C0A	0xB29B    UXTH	R3, R3
0x3C0C	0xB1B3    CBZ	R3, L___Lib_Sprintf__doprntf172
;__Lib_Sprintf.c, 548 :: 		
0x3C0E	0xF8BD3016  LDRH	R3, [SP, #22]
0x3C12	0xF0030301  AND	R3, R3, #1
0x3C16	0xB29B    UXTH	R3, R3
0x3C18	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf173
0x3C1A	0x232D    MOVS	R3, #45
0x3C1C	0xF88D300A  STRB	R3, [SP, #10]
0x3C20	0xE002    B	L___Lib_Sprintf__doprntf174
L___Lib_Sprintf__doprntf173:
0x3C22	0x232B    MOVS	R3, #43
0x3C24	0xF88D300A  STRB	R3, [SP, #10]
L___Lib_Sprintf__doprntf174:
0x3C28	0xF89D300A  LDRB	R3, [SP, #10]
0x3C2C	0x703B    STRB	R3, [R7, #0]
0x3C2E	0x1C7F    ADDS	R7, R7, #1
0x3C30	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3C34	0x1C5B    ADDS	R3, R3, #1
0x3C36	0xF8AD3028  STRH	R3, [SP, #40]
0x3C3A	0xE00F    B	L___Lib_Sprintf__doprntf175
L___Lib_Sprintf__doprntf172:
;__Lib_Sprintf.c, 550 :: 		
0x3C3C	0xF8BD3016  LDRH	R3, [SP, #22]
0x3C40	0xF0030301  AND	R3, R3, #1
0x3C44	0xB29B    UXTH	R3, R3
0x3C46	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf366
;__Lib_Sprintf.c, 551 :: 		
0x3C48	0x2320    MOVS	R3, #32
0x3C4A	0x703B    STRB	R3, [R7, #0]
0x3C4C	0x1C7E    ADDS	R6, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 24 (R6)
0x3C4E	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3C52	0x1C5B    ADDS	R3, R3, #1
0x3C54	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 24 (R6)
0x3C58	0x4637    MOV	R7, R6
0x3C5A	0xE7FF    B	L___Lib_Sprintf__doprntf176
L___Lib_Sprintf__doprntf366:
;__Lib_Sprintf.c, 550 :: 		
;__Lib_Sprintf.c, 551 :: 		
L___Lib_Sprintf__doprntf176:
; pb start address is: 28 (R7)
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf175:
;__Lib_Sprintf.c, 552 :: 		
; pb start address is: 28 (R7)
0x3C5C	0x463A    MOV	R2, R7
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf177:
; pb start address is: 8 (R2)
0x3C5E	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3C62	0x2B00    CMP	R3, #0
0x3C64	0xDD0E    BLE	L___Lib_Sprintf__doprntf178
;__Lib_Sprintf.c, 553 :: 		
0x3C66	0x2330    MOVS	R3, #48
0x3C68	0x7013    STRB	R3, [R2, #0]
0x3C6A	0x1C57    ADDS	R7, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 28 (R7)
0x3C6C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3C70	0x1C5B    ADDS	R3, R3, #1
0x3C72	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 554 :: 		
0x3C76	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3C7A	0x1E5B    SUBS	R3, R3, #1
0x3C7C	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 555 :: 		
0x3C80	0x463A    MOV	R2, R7
; pb end address is: 28 (R7)
0x3C82	0xE7EC    B	L___Lib_Sprintf__doprntf177
L___Lib_Sprintf__doprntf178:
;__Lib_Sprintf.c, 556 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x3C84	0xE04B    B	L___Lib_Sprintf__doprntf179
L___Lib_Sprintf__doprntf171:
;__Lib_Sprintf.c, 558 :: 		
; pb start address is: 28 (R7)
0x3C86	0xF8BD3016  LDRH	R3, [SP, #22]
0x3C8A	0xF0030308  AND	R3, R3, #8
0x3C8E	0xB29B    UXTH	R3, R3
0x3C90	0xB9A3    CBNZ	R3, L___Lib_Sprintf__doprntf367
; pb end address is: 28 (R7)
0x3C92	0x4638    MOV	R0, R7
;__Lib_Sprintf.c, 559 :: 		
L___Lib_Sprintf__doprntf181:
; pb start address is: 0 (R0)
0x3C94	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3C98	0x2B00    CMP	R3, #0
0x3C9A	0xDD0E    BLE	L___Lib_Sprintf__doprntf182
;__Lib_Sprintf.c, 560 :: 		
0x3C9C	0x2320    MOVS	R3, #32
0x3C9E	0x7003    STRB	R3, [R0, #0]
0x3CA0	0x1C47    ADDS	R7, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 28 (R7)
0x3CA2	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3CA6	0x1C5B    ADDS	R3, R3, #1
0x3CA8	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 561 :: 		
0x3CAC	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3CB0	0x1E5B    SUBS	R3, R3, #1
0x3CB2	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 562 :: 		
0x3CB6	0x4638    MOV	R0, R7
; pb end address is: 28 (R7)
0x3CB8	0xE7EC    B	L___Lib_Sprintf__doprntf181
L___Lib_Sprintf__doprntf182:
; pb start address is: 0 (R0)
0x3CBA	0xE000    B	L___Lib_Sprintf__doprntf180
; pb end address is: 0 (R0)
L___Lib_Sprintf__doprntf367:
;__Lib_Sprintf.c, 558 :: 		
0x3CBC	0x4638    MOV	R0, R7
;__Lib_Sprintf.c, 562 :: 		
L___Lib_Sprintf__doprntf180:
;__Lib_Sprintf.c, 563 :: 		
; pb start address is: 0 (R0)
0x3CBE	0xF8BD3016  LDRH	R3, [SP, #22]
0x3CC2	0xF0030302  AND	R3, R3, #2
0x3CC6	0xB29B    UXTH	R3, R3
0x3CC8	0xB1BB    CBZ	R3, L___Lib_Sprintf__doprntf183
;__Lib_Sprintf.c, 564 :: 		
0x3CCA	0xF8BD3016  LDRH	R3, [SP, #22]
0x3CCE	0xF0030301  AND	R3, R3, #1
0x3CD2	0xB29B    UXTH	R3, R3
0x3CD4	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf184
0x3CD6	0x232D    MOVS	R3, #45
0x3CD8	0xF88D300B  STRB	R3, [SP, #11]
0x3CDC	0xE002    B	L___Lib_Sprintf__doprntf185
L___Lib_Sprintf__doprntf184:
0x3CDE	0x232B    MOVS	R3, #43
0x3CE0	0xF88D300B  STRB	R3, [SP, #11]
L___Lib_Sprintf__doprntf185:
0x3CE4	0xF89D300B  LDRB	R3, [SP, #11]
0x3CE8	0x7003    STRB	R3, [R0, #0]
0x3CEA	0x1C46    ADDS	R6, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 24 (R6)
0x3CEC	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3CF0	0x1C5B    ADDS	R3, R3, #1
0x3CF2	0xF8AD3028  STRH	R3, [SP, #40]
0x3CF6	0x4632    MOV	R2, R6
; pb end address is: 24 (R6)
0x3CF8	0xE011    B	L___Lib_Sprintf__doprntf186
L___Lib_Sprintf__doprntf183:
;__Lib_Sprintf.c, 566 :: 		
; pb start address is: 0 (R0)
0x3CFA	0xF8BD3016  LDRH	R3, [SP, #22]
0x3CFE	0xF0030301  AND	R3, R3, #1
0x3D02	0xB29B    UXTH	R3, R3
0x3D04	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf368
;__Lib_Sprintf.c, 567 :: 		
0x3D06	0x2320    MOVS	R3, #32
0x3D08	0x7003    STRB	R3, [R0, #0]
0x3D0A	0x1C41    ADDS	R1, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 4 (R1)
0x3D0C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3D10	0x1C5B    ADDS	R3, R3, #1
0x3D12	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 4 (R1)
0x3D16	0x460E    MOV	R6, R1
0x3D18	0xE000    B	L___Lib_Sprintf__doprntf187
L___Lib_Sprintf__doprntf368:
;__Lib_Sprintf.c, 566 :: 		
0x3D1A	0x4606    MOV	R6, R0
;__Lib_Sprintf.c, 567 :: 		
L___Lib_Sprintf__doprntf187:
; pb start address is: 24 (R6)
0x3D1C	0x4632    MOV	R2, R6
; pb end address is: 24 (R6)
L___Lib_Sprintf__doprntf186:
;__Lib_Sprintf.c, 568 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf179:
;__Lib_Sprintf.c, 569 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf188:
; pb start address is: 8 (R2)
0x3D1E	0xF89D4012  LDRB	R4, [SP, #18]
0x3D22	0xF89D3012  LDRB	R3, [SP, #18]
0x3D26	0x1E5B    SUBS	R3, R3, #1
0x3D28	0xF88D3012  STRB	R3, [SP, #18]
0x3D2C	0xB1BC    CBZ	R4, L___Lib_Sprintf__doprntf189
;__Lib_Sprintf.c, 570 :: 		
0x3D2E	0xF89D3012  LDRB	R3, [SP, #18]
0x3D32	0x009C    LSLS	R4, R3, #2
0x3D34	0x4B38    LDR	R3, [PC, #224]
0x3D36	0x191B    ADDS	R3, R3, R4
0x3D38	0x681C    LDR	R4, [R3, #0]
0x3D3A	0x9B08    LDR	R3, [SP, #32]
0x3D3C	0xFBB3F5F4  UDIV	R5, R3, R4
0x3D40	0x240A    MOVS	R4, #10
0x3D42	0xFBB5F3F4  UDIV	R3, R5, R4
0x3D46	0xFB045313  MLS	R3, R4, R3, R5
0x3D4A	0x3330    ADDS	R3, #48
0x3D4C	0x7013    STRB	R3, [R2, #0]
0x3D4E	0x1C50    ADDS	R0, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 0 (R0)
0x3D50	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3D54	0x1C5B    ADDS	R3, R3, #1
0x3D56	0xF8AD3028  STRH	R3, [SP, #40]
0x3D5A	0x4602    MOV	R2, R0
; pb end address is: 0 (R0)
0x3D5C	0xE7DF    B	L___Lib_Sprintf__doprntf188
L___Lib_Sprintf__doprntf189:
;__Lib_Sprintf.c, 571 :: 		
; pb start address is: 8 (R2)
0x3D5E	0x4610    MOV	R0, R2
L___Lib_Sprintf__doprntf190:
; pb end address is: 8 (R2)
; pb start address is: 0 (R0)
0x3D60	0xF9BD301C  LDRSH	R3, [SP, #28]
0x3D64	0x2B00    CMP	R3, #0
0x3D66	0xDD0E    BLE	L___Lib_Sprintf__doprntf191
;__Lib_Sprintf.c, 572 :: 		
0x3D68	0x2330    MOVS	R3, #48
0x3D6A	0x7003    STRB	R3, [R0, #0]
0x3D6C	0x1C42    ADDS	R2, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 8 (R2)
0x3D6E	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3D72	0x1C5B    ADDS	R3, R3, #1
0x3D74	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 573 :: 		
0x3D78	0xF9BD301C  LDRSH	R3, [SP, #28]
0x3D7C	0x1E5B    SUBS	R3, R3, #1
0x3D7E	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 574 :: 		
0x3D82	0x4610    MOV	R0, R2
; pb end address is: 8 (R2)
0x3D84	0xE7EC    B	L___Lib_Sprintf__doprntf190
L___Lib_Sprintf__doprntf191:
;__Lib_Sprintf.c, 575 :: 		
; pb start address is: 0 (R0)
0x3D86	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3D8A	0x2B08    CMP	R3, #8
0x3D8C	0xDD03    BLE	L___Lib_Sprintf__doprntf192
;__Lib_Sprintf.c, 576 :: 		
0x3D8E	0x2308    MOVS	R3, #8
0x3D90	0xF88D3012  STRB	R3, [SP, #18]
0x3D94	0xE003    B	L___Lib_Sprintf__doprntf193
L___Lib_Sprintf__doprntf192:
;__Lib_Sprintf.c, 578 :: 		
0x3D96	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3D9A	0xF88D3012  STRB	R3, [SP, #18]
L___Lib_Sprintf__doprntf193:
;__Lib_Sprintf.c, 579 :: 		
0x3D9E	0xF89D4012  LDRB	R4, [SP, #18]
0x3DA2	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3DA6	0x1B1B    SUB	R3, R3, R4
0x3DA8	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 580 :: 		
0x3DAC	0xF89D3012  LDRB	R3, [SP, #18]
0x3DB0	0xB93B    CBNZ	R3, L___Lib_Sprintf__doprntf343
0x3DB2	0xF8BD3016  LDRH	R3, [SP, #22]
0x3DB6	0xF4036300  AND	R3, R3, #2048
0x3DBA	0xB29B    UXTH	R3, R3
0x3DBC	0xB90B    CBNZ	R3, L___Lib_Sprintf__doprntf342
0x3DBE	0x4681    MOV	R9, R0
0x3DC0	0xE008    B	L___Lib_Sprintf__doprntf196
L___Lib_Sprintf__doprntf343:
L___Lib_Sprintf__doprntf342:
;__Lib_Sprintf.c, 581 :: 		
0x3DC2	0x232E    MOVS	R3, #46
0x3DC4	0x7003    STRB	R3, [R0, #0]
0x3DC6	0x1C44    ADDS	R4, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 16 (R4)
0x3DC8	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3DCC	0x1C5B    ADDS	R3, R3, #1
0x3DCE	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 16 (R4)
0x3DD2	0x46A1    MOV	R9, R4
L___Lib_Sprintf__doprntf196:
;__Lib_Sprintf.c, 583 :: 		
; pb start address is: 36 (R9)
0x3DD4	0xF89D0012  LDRB	R0, [SP, #18]
0x3DD8	0xF7FDFFC0  BL	__Lib_Sprintf_scale+0
0x3DDC	0x9A06    LDR	R2, [SP, #24]
0x3DDE	0xF7FDFD27  BL	__Mul_FP+0
0x3DE2	0xF7FCFD2D  BL	__FloatToSignedIntegral+0
0x3DE6	0x9008    STR	R0, [SP, #32]
; pb end address is: 36 (R9)
0x3DE8	0x464F    MOV	R7, R9
;__Lib_Sprintf.c, 584 :: 		
L___Lib_Sprintf__doprntf197:
; pb start address is: 28 (R7)
0x3DEA	0xF89D3012  LDRB	R3, [SP, #18]
0x3DEE	0xB313    CBZ	R3, L___Lib_Sprintf__doprntf198
;__Lib_Sprintf.c, 585 :: 		
0x3DF0	0xF89D3012  LDRB	R3, [SP, #18]
0x3DF4	0x1E5B    SUBS	R3, R3, #1
0x3DF6	0xB2DB    UXTB	R3, R3
0x3DF8	0xF88D3012  STRB	R3, [SP, #18]
0x3DFC	0x009C    LSLS	R4, R3, #2
0x3DFE	0x4B06    LDR	R3, [PC, #24]
0x3E00	0x191B    ADDS	R3, R3, R4
0x3E02	0x681C    LDR	R4, [R3, #0]
0x3E04	0x9B08    LDR	R3, [SP, #32]
0x3E06	0xFBB3F5F4  UDIV	R5, R3, R4
0x3E0A	0x240A    MOVS	R4, #10
0x3E0C	0xFBB5F3F4  UDIV	R3, R5, R4
0x3E10	0xFB045313  MLS	R3, R4, R3, R5
0x3E14	0xF000B804  B	#8
0x3E18	0xA3C80000  	__Lib_Sprintf_dpowers+0
0x3E1C	0x705F4089  	#1082749023
0x3E20	0x3330    ADDS	R3, #48
0x3E22	0x703B    STRB	R3, [R7, #0]
0x3E24	0xF1070901  ADD	R9, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 36 (R9)
0x3E28	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3E2C	0x1C5B    ADDS	R3, R3, #1
0x3E2E	0xF8AD3028  STRH	R3, [SP, #40]
0x3E32	0x464F    MOV	R7, R9
; pb end address is: 36 (R9)
0x3E34	0xE7D9    B	L___Lib_Sprintf__doprntf197
L___Lib_Sprintf__doprntf198:
;__Lib_Sprintf.c, 587 :: 		
; pb start address is: 28 (R7)
0x3E36	0x463A    MOV	R2, R7
L___Lib_Sprintf__doprntf199:
; pb end address is: 28 (R7)
; pb start address is: 8 (R2)
0x3E38	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3E3C	0xB173    CBZ	R3, L___Lib_Sprintf__doprntf200
;__Lib_Sprintf.c, 588 :: 		
0x3E3E	0x2330    MOVS	R3, #48
0x3E40	0x7013    STRB	R3, [R2, #0]
0x3E42	0x1C57    ADDS	R7, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 28 (R7)
0x3E44	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3E48	0x1C5B    ADDS	R3, R3, #1
0x3E4A	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 589 :: 		
0x3E4E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3E52	0x1E5B    SUBS	R3, R3, #1
0x3E54	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 590 :: 		
0x3E58	0x463A    MOV	R2, R7
; pb end address is: 28 (R7)
0x3E5A	0xE7ED    B	L___Lib_Sprintf__doprntf199
L___Lib_Sprintf__doprntf200:
;__Lib_Sprintf.c, 591 :: 		
; pb start address is: 8 (R2)
0x3E5C	0xF8BD3016  LDRH	R3, [SP, #22]
0x3E60	0xF0030308  AND	R3, R3, #8
0x3E64	0xB29B    UXTH	R3, R3
0x3E66	0xB1C3    CBZ	R3, L___Lib_Sprintf__doprntf370
0x3E68	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3E6C	0x2B00    CMP	R3, #0
0x3E6E	0xDD17    BLE	L___Lib_Sprintf__doprntf371
L___Lib_Sprintf__doprntf302:
;__Lib_Sprintf.c, 592 :: 		
0x3E70	0x4610    MOV	R0, R2
0x3E72	0xE000    B	L___Lib_Sprintf__doprntf204
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf369:
;__Lib_Sprintf.c, 594 :: 		
0x3E74	0x4628    MOV	R0, R5
;__Lib_Sprintf.c, 592 :: 		
L___Lib_Sprintf__doprntf204:
;__Lib_Sprintf.c, 593 :: 		
; pb start address is: 0 (R0)
; pb start address is: 20 (R5)
0x3E76	0x2320    MOVS	R3, #32
0x3E78	0x7003    STRB	R3, [R0, #0]
0x3E7A	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
; pb end address is: 20 (R5)
0x3E7C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x3E80	0x1C5B    ADDS	R3, R3, #1
0x3E82	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 594 :: 		
0x3E86	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3E8A	0x1E5B    SUBS	R3, R3, #1
0x3E8C	0xB21B    SXTH	R3, R3
0x3E8E	0xF8AD3014  STRH	R3, [SP, #20]
0x3E92	0x2B00    CMP	R3, #0
0x3E94	0xD1EE    BNE	L___Lib_Sprintf__doprntf369
; pb end address is: 20 (R5)
0x3E96	0x462B    MOV	R3, R5
;__Lib_Sprintf.c, 591 :: 		
0x3E98	0xE000    B	L___Lib_Sprintf__doprntf345
L___Lib_Sprintf__doprntf370:
0x3E9A	0x4613    MOV	R3, R2
L___Lib_Sprintf__doprntf345:
; pb start address is: 12 (R3)
0x3E9C	0x461A    MOV	R2, R3
; pb end address is: 12 (R3)
0x3E9E	0xE7FF    B	L___Lib_Sprintf__doprntf344
L___Lib_Sprintf__doprntf371:
L___Lib_Sprintf__doprntf344:
;__Lib_Sprintf.c, 595 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x3EA0	0xF7FFB852  B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 596 :: 		
L___Lib_Sprintf__doprntf72:
;__Lib_Sprintf.c, 598 :: 		
; pb start address is: 48 (R12)
0x3EA4	0xF8BD3016  LDRH	R3, [SP, #22]
0x3EA8	0xF00303C0  AND	R3, R3, #192
0x3EAC	0xB29B    UXTH	R3, R3
0x3EAE	0xBB13    CBNZ	R3, L___Lib_Sprintf__doprntf207
;__Lib_Sprintf.c, 600 :: 		
0x3EB0	0xF8BD3016  LDRH	R3, [SP, #22]
0x3EB4	0xF0030310  AND	R3, R3, #16
0x3EB8	0xB29B    UXTH	R3, R3
0x3EBA	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf208
;__Lib_Sprintf.c, 601 :: 		
0x3EBC	0x9B0C    LDR	R3, [SP, #48]
0x3EBE	0x681D    LDR	R5, [R3, #0]
0x3EC0	0x1D2C    ADDS	R4, R5, #4
0x3EC2	0x9B0C    LDR	R3, [SP, #48]
0x3EC4	0x601C    STR	R4, [R3, #0]
0x3EC6	0x682B    LDR	R3, [R5, #0]
0x3EC8	0x9308    STR	R3, [SP, #32]
0x3ECA	0xE007    B	L___Lib_Sprintf__doprntf209
L___Lib_Sprintf__doprntf208:
;__Lib_Sprintf.c, 604 :: 		
0x3ECC	0x9B0C    LDR	R3, [SP, #48]
0x3ECE	0x681D    LDR	R5, [R3, #0]
0x3ED0	0x1D2C    ADDS	R4, R5, #4
0x3ED2	0x9B0C    LDR	R3, [SP, #48]
0x3ED4	0x601C    STR	R4, [R3, #0]
0x3ED6	0xF9B53000  LDRSH	R3, [R5, #0]
0x3EDA	0x9308    STR	R3, [SP, #32]
L___Lib_Sprintf__doprntf209:
;__Lib_Sprintf.c, 605 :: 		
0x3EDC	0x9B08    LDR	R3, [SP, #32]
0x3EDE	0x2B00    CMP	R3, #0
0x3EE0	0xDA08    BGE	L___Lib_Sprintf__doprntf210
;__Lib_Sprintf.c, 606 :: 		
0x3EE2	0xF8BD3016  LDRH	R3, [SP, #22]
0x3EE6	0xF0430303  ORR	R3, R3, #3
0x3EEA	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 607 :: 		
0x3EEE	0x9B08    LDR	R3, [SP, #32]
0x3EF0	0x425B    RSBS	R3, R3, #0
0x3EF2	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 608 :: 		
L___Lib_Sprintf__doprntf210:
;__Lib_Sprintf.c, 609 :: 		
0x3EF4	0xE014    B	L___Lib_Sprintf__doprntf211
L___Lib_Sprintf__doprntf207:
;__Lib_Sprintf.c, 612 :: 		
0x3EF6	0xF8BD3016  LDRH	R3, [SP, #22]
0x3EFA	0xF0030310  AND	R3, R3, #16
0x3EFE	0xB29B    UXTH	R3, R3
0x3F00	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf212
;__Lib_Sprintf.c, 613 :: 		
0x3F02	0x9B0C    LDR	R3, [SP, #48]
0x3F04	0x681D    LDR	R5, [R3, #0]
0x3F06	0x1D2C    ADDS	R4, R5, #4
0x3F08	0x9B0C    LDR	R3, [SP, #48]
0x3F0A	0x601C    STR	R4, [R3, #0]
0x3F0C	0x682B    LDR	R3, [R5, #0]
0x3F0E	0x9308    STR	R3, [SP, #32]
0x3F10	0xE006    B	L___Lib_Sprintf__doprntf213
L___Lib_Sprintf__doprntf212:
;__Lib_Sprintf.c, 616 :: 		
0x3F12	0x9B0C    LDR	R3, [SP, #48]
0x3F14	0x681D    LDR	R5, [R3, #0]
0x3F16	0x1D2C    ADDS	R4, R5, #4
0x3F18	0x9B0C    LDR	R3, [SP, #48]
0x3F1A	0x601C    STR	R4, [R3, #0]
0x3F1C	0x882B    LDRH	R3, [R5, #0]
0x3F1E	0x9308    STR	R3, [SP, #32]
L___Lib_Sprintf__doprntf213:
;__Lib_Sprintf.c, 617 :: 		
L___Lib_Sprintf__doprntf211:
;__Lib_Sprintf.c, 618 :: 		
0x3F20	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3F24	0xB933    CBNZ	R3, L___Lib_Sprintf__doprntf347
0x3F26	0x9B08    LDR	R3, [SP, #32]
0x3F28	0xB923    CBNZ	R3, L___Lib_Sprintf__doprntf346
L___Lib_Sprintf__doprntf301:
;__Lib_Sprintf.c, 619 :: 		
0x3F2A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3F2E	0x1C5B    ADDS	R3, R3, #1
0x3F30	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 618 :: 		
L___Lib_Sprintf__doprntf347:
L___Lib_Sprintf__doprntf346:
;__Lib_Sprintf.c, 620 :: 		
0x3F34	0xF8BD3016  LDRH	R3, [SP, #22]
0x3F38	0xF00303C0  AND	R3, R3, #192
0x3F3C	0xB2DD    UXTB	R5, R3
0x3F3E	0xE04A    B	L___Lib_Sprintf__doprntf217
;__Lib_Sprintf.c, 621 :: 		
L___Lib_Sprintf__doprntf219:
;__Lib_Sprintf.c, 622 :: 		
L___Lib_Sprintf__doprntf220:
;__Lib_Sprintf.c, 623 :: 		
0x3F40	0x2301    MOVS	R3, #1
0x3F42	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 48 (R12)
0x3F46	0x4667    MOV	R7, R12
L___Lib_Sprintf__doprntf221:
; pb start address is: 28 (R7)
0x3F48	0xF89D3012  LDRB	R3, [SP, #18]
0x3F4C	0x2B0A    CMP	R3, #10
0x3F4E	0xD00F    BEQ	L___Lib_Sprintf__doprntf222
;__Lib_Sprintf.c, 624 :: 		
0x3F50	0xF89D3012  LDRB	R3, [SP, #18]
0x3F54	0x009C    LSLS	R4, R3, #2
0x3F56	0x4BF8    LDR	R3, [PC, #992]
0x3F58	0x191B    ADDS	R3, R3, R4
0x3F5A	0x681C    LDR	R4, [R3, #0]
0x3F5C	0x9B08    LDR	R3, [SP, #32]
0x3F5E	0x42A3    CMP	R3, R4
0x3F60	0xD200    BCS	L___Lib_Sprintf__doprntf224
;__Lib_Sprintf.c, 625 :: 		
0x3F62	0xE005    B	L___Lib_Sprintf__doprntf222
L___Lib_Sprintf__doprntf224:
;__Lib_Sprintf.c, 623 :: 		
0x3F64	0xF89D3012  LDRB	R3, [SP, #18]
0x3F68	0x1C5B    ADDS	R3, R3, #1
0x3F6A	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 625 :: 		
0x3F6E	0xE7EB    B	L___Lib_Sprintf__doprntf221
L___Lib_Sprintf__doprntf222:
;__Lib_Sprintf.c, 626 :: 		
; pb end address is: 28 (R7)
0x3F70	0xE03A    B	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 628 :: 		
L___Lib_Sprintf__doprntf225:
;__Lib_Sprintf.c, 629 :: 		
; pb start address is: 48 (R12)
0x3F72	0x2301    MOVS	R3, #1
0x3F74	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 48 (R12)
0x3F78	0x4667    MOV	R7, R12
L___Lib_Sprintf__doprntf226:
; pb start address is: 28 (R7)
0x3F7A	0xF89D3012  LDRB	R3, [SP, #18]
0x3F7E	0x2B08    CMP	R3, #8
0x3F80	0xD00F    BEQ	L___Lib_Sprintf__doprntf227
;__Lib_Sprintf.c, 630 :: 		
0x3F82	0xF89D3012  LDRB	R3, [SP, #18]
0x3F86	0x009C    LSLS	R4, R3, #2
0x3F88	0x4BEC    LDR	R3, [PC, #944]
0x3F8A	0x191B    ADDS	R3, R3, R4
0x3F8C	0x681C    LDR	R4, [R3, #0]
0x3F8E	0x9B08    LDR	R3, [SP, #32]
0x3F90	0x42A3    CMP	R3, R4
0x3F92	0xD200    BCS	L___Lib_Sprintf__doprntf229
;__Lib_Sprintf.c, 631 :: 		
0x3F94	0xE005    B	L___Lib_Sprintf__doprntf227
L___Lib_Sprintf__doprntf229:
;__Lib_Sprintf.c, 629 :: 		
0x3F96	0xF89D3012  LDRB	R3, [SP, #18]
0x3F9A	0x1C5B    ADDS	R3, R3, #1
0x3F9C	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 631 :: 		
0x3FA0	0xE7EB    B	L___Lib_Sprintf__doprntf226
L___Lib_Sprintf__doprntf227:
;__Lib_Sprintf.c, 632 :: 		
; pb end address is: 28 (R7)
0x3FA2	0xE021    B	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 634 :: 		
L___Lib_Sprintf__doprntf230:
;__Lib_Sprintf.c, 635 :: 		
; pb start address is: 48 (R12)
0x3FA4	0x2301    MOVS	R3, #1
0x3FA6	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 48 (R12)
0x3FAA	0x4667    MOV	R7, R12
L___Lib_Sprintf__doprntf231:
; pb start address is: 28 (R7)
0x3FAC	0xF89D3012  LDRB	R3, [SP, #18]
0x3FB0	0x2B0C    CMP	R3, #12
0x3FB2	0xD00F    BEQ	L___Lib_Sprintf__doprntf232
;__Lib_Sprintf.c, 636 :: 		
0x3FB4	0xF89D3012  LDRB	R3, [SP, #18]
0x3FB8	0x009C    LSLS	R4, R3, #2
0x3FBA	0x4BE1    LDR	R3, [PC, #900]
0x3FBC	0x191B    ADDS	R3, R3, R4
0x3FBE	0x681C    LDR	R4, [R3, #0]
0x3FC0	0x9B08    LDR	R3, [SP, #32]
0x3FC2	0x42A3    CMP	R3, R4
0x3FC4	0xD200    BCS	L___Lib_Sprintf__doprntf234
;__Lib_Sprintf.c, 637 :: 		
0x3FC6	0xE005    B	L___Lib_Sprintf__doprntf232
L___Lib_Sprintf__doprntf234:
;__Lib_Sprintf.c, 635 :: 		
0x3FC8	0xF89D3012  LDRB	R3, [SP, #18]
0x3FCC	0x1C5B    ADDS	R3, R3, #1
0x3FCE	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 637 :: 		
0x3FD2	0xE7EB    B	L___Lib_Sprintf__doprntf231
L___Lib_Sprintf__doprntf232:
;__Lib_Sprintf.c, 638 :: 		
; pb end address is: 28 (R7)
0x3FD4	0xE008    B	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 639 :: 		
L___Lib_Sprintf__doprntf217:
; pb start address is: 48 (R12)
0x3FD6	0x2D00    CMP	R5, #0
0x3FD8	0xD0B2    BEQ	L___Lib_Sprintf__doprntf219
0x3FDA	0x2DC0    CMP	R5, #192
0x3FDC	0xD0B0    BEQ	L___Lib_Sprintf__doprntf220
0x3FDE	0x2D80    CMP	R5, #128
0x3FE0	0xD0C7    BEQ	L___Lib_Sprintf__doprntf225
0x3FE2	0x2D40    CMP	R5, #64
0x3FE4	0xD0DE    BEQ	L___Lib_Sprintf__doprntf230
; pb end address is: 48 (R12)
0x3FE6	0x4667    MOV	R7, R12
L___Lib_Sprintf__doprntf218:
;__Lib_Sprintf.c, 640 :: 		
; pb start address is: 28 (R7)
0x3FE8	0xF9BD4010  LDRSH	R4, [SP, #16]
0x3FEC	0xF89D3012  LDRB	R3, [SP, #18]
0x3FF0	0x42A3    CMP	R3, R4
0x3FF2	0xDA04    BGE	L___Lib_Sprintf__doprntf235
;__Lib_Sprintf.c, 641 :: 		
0x3FF4	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3FF8	0xF88D3012  STRB	R3, [SP, #18]
0x3FFC	0xE009    B	L___Lib_Sprintf__doprntf236
L___Lib_Sprintf__doprntf235:
;__Lib_Sprintf.c, 643 :: 		
0x3FFE	0xF89D4012  LDRB	R4, [SP, #18]
0x4002	0xF9BD3010  LDRSH	R3, [SP, #16]
0x4006	0x42A3    CMP	R3, R4
0x4008	0xDA03    BGE	L___Lib_Sprintf__doprntf237
;__Lib_Sprintf.c, 644 :: 		
0x400A	0xF89D3012  LDRB	R3, [SP, #18]
0x400E	0xF8AD3010  STRH	R3, [SP, #16]
L___Lib_Sprintf__doprntf237:
L___Lib_Sprintf__doprntf236:
;__Lib_Sprintf.c, 645 :: 		
0x4012	0xF9BD3014  LDRSH	R3, [SP, #20]
0x4016	0xB153    CBZ	R3, L___Lib_Sprintf__doprntf349
0x4018	0xF8BD3016  LDRH	R3, [SP, #22]
0x401C	0xF0030303  AND	R3, R3, #3
0x4020	0xB29B    UXTH	R3, R3
0x4022	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf348
L___Lib_Sprintf__doprntf300:
;__Lib_Sprintf.c, 646 :: 		
0x4024	0xF9BD3014  LDRSH	R3, [SP, #20]
0x4028	0x1E5B    SUBS	R3, R3, #1
0x402A	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 645 :: 		
L___Lib_Sprintf__doprntf349:
L___Lib_Sprintf__doprntf348:
;__Lib_Sprintf.c, 647 :: 		
0x402E	0xF9BD4010  LDRSH	R4, [SP, #16]
0x4032	0xF9BD3014  LDRSH	R3, [SP, #20]
0x4036	0x42A3    CMP	R3, R4
0x4038	0xDD07    BLE	L___Lib_Sprintf__doprntf241
;__Lib_Sprintf.c, 648 :: 		
0x403A	0xF9BD4010  LDRSH	R4, [SP, #16]
0x403E	0xF9BD3014  LDRSH	R3, [SP, #20]
0x4042	0x1B1B    SUB	R3, R3, R4
0x4044	0xF8AD3014  STRH	R3, [SP, #20]
0x4048	0xE003    B	L___Lib_Sprintf__doprntf242
L___Lib_Sprintf__doprntf241:
;__Lib_Sprintf.c, 650 :: 		
0x404A	0x2300    MOVS	R3, #0
0x404C	0xB21B    SXTH	R3, R3
0x404E	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf242:
;__Lib_Sprintf.c, 651 :: 		
0x4052	0xF8BD4016  LDRH	R4, [SP, #22]
0x4056	0xF64003C4  MOVW	R3, #2244
0x405A	0xEA040303  AND	R3, R4, R3, LSL #0
0x405E	0xB29B    UXTH	R3, R3
0x4060	0xF5B36F04  CMP	R3, #2112
0x4064	0xD108    BNE	L___Lib_Sprintf__doprntf243
;__Lib_Sprintf.c, 652 :: 		
0x4066	0xF9BD3014  LDRSH	R3, [SP, #20]
0x406A	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf244
;__Lib_Sprintf.c, 653 :: 		
0x406C	0xF9BD3014  LDRSH	R3, [SP, #20]
0x4070	0x1E5B    SUBS	R3, R3, #1
0x4072	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf244:
;__Lib_Sprintf.c, 654 :: 		
0x4076	0xE015    B	L___Lib_Sprintf__doprntf245
L___Lib_Sprintf__doprntf243:
;__Lib_Sprintf.c, 656 :: 		
0x4078	0xF8BD3016  LDRH	R3, [SP, #22]
0x407C	0xF403630C  AND	R3, R3, #2240
0x4080	0xB29B    UXTH	R3, R3
0x4082	0xF5B36F08  CMP	R3, #2176
0x4086	0xD10D    BNE	L___Lib_Sprintf__doprntf246
;__Lib_Sprintf.c, 657 :: 		
0x4088	0xF9BD3014  LDRSH	R3, [SP, #20]
0x408C	0x2B02    CMP	R3, #2
0x408E	0xDD05    BLE	L___Lib_Sprintf__doprntf247
;__Lib_Sprintf.c, 658 :: 		
0x4090	0xF9BD3014  LDRSH	R3, [SP, #20]
0x4094	0x1E9B    SUBS	R3, R3, #2
0x4096	0xF8AD3014  STRH	R3, [SP, #20]
0x409A	0xE003    B	L___Lib_Sprintf__doprntf248
L___Lib_Sprintf__doprntf247:
;__Lib_Sprintf.c, 660 :: 		
0x409C	0x2300    MOVS	R3, #0
0x409E	0xB21B    SXTH	R3, R3
0x40A0	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf248:
;__Lib_Sprintf.c, 661 :: 		
L___Lib_Sprintf__doprntf246:
L___Lib_Sprintf__doprntf245:
;__Lib_Sprintf.c, 662 :: 		
0x40A4	0xF8BD3016  LDRH	R3, [SP, #22]
0x40A8	0xF0030304  AND	R3, R3, #4
0x40AC	0xB29B    UXTH	R3, R3
0x40AE	0x2B00    CMP	R3, #0
0x40B0	0xF0008071  BEQ	L___Lib_Sprintf__doprntf249
;__Lib_Sprintf.c, 663 :: 		
0x40B4	0xF8BD3016  LDRH	R3, [SP, #22]
0x40B8	0xF0030302  AND	R3, R3, #2
0x40BC	0xB29B    UXTH	R3, R3
0x40BE	0xB1B3    CBZ	R3, L___Lib_Sprintf__doprntf250
;__Lib_Sprintf.c, 664 :: 		
0x40C0	0xF8BD3016  LDRH	R3, [SP, #22]
0x40C4	0xF0030301  AND	R3, R3, #1
0x40C8	0xB29B    UXTH	R3, R3
0x40CA	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf251
0x40CC	0x232D    MOVS	R3, #45
0x40CE	0xF88D300C  STRB	R3, [SP, #12]
0x40D2	0xE002    B	L___Lib_Sprintf__doprntf252
L___Lib_Sprintf__doprntf251:
0x40D4	0x232B    MOVS	R3, #43
0x40D6	0xF88D300C  STRB	R3, [SP, #12]
L___Lib_Sprintf__doprntf252:
0x40DA	0xF89D300C  LDRB	R3, [SP, #12]
0x40DE	0x703B    STRB	R3, [R7, #0]
0x40E0	0x1C78    ADDS	R0, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 0 (R0)
0x40E2	0xF9BD3028  LDRSH	R3, [SP, #40]
0x40E6	0x1C5B    ADDS	R3, R3, #1
0x40E8	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x40EC	0xE039    B	L___Lib_Sprintf__doprntf253
L___Lib_Sprintf__doprntf250:
;__Lib_Sprintf.c, 666 :: 		
; pb start address is: 28 (R7)
0x40EE	0xF8BD3016  LDRH	R3, [SP, #22]
0x40F2	0xF0030301  AND	R3, R3, #1
0x40F6	0xB29B    UXTH	R3, R3
0x40F8	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf254
;__Lib_Sprintf.c, 667 :: 		
0x40FA	0x2320    MOVS	R3, #32
0x40FC	0x703B    STRB	R3, [R7, #0]
0x40FE	0x1C7D    ADDS	R5, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 20 (R5)
0x4100	0xF9BD3028  LDRSH	R3, [SP, #40]
0x4104	0x1C5B    ADDS	R3, R3, #1
0x4106	0xF8AD3028  STRH	R3, [SP, #40]
0x410A	0x462B    MOV	R3, R5
; pb end address is: 20 (R5)
0x410C	0xE028    B	L___Lib_Sprintf__doprntf255
L___Lib_Sprintf__doprntf254:
;__Lib_Sprintf.c, 669 :: 		
; pb start address is: 28 (R7)
0x410E	0xF8BD3016  LDRH	R3, [SP, #22]
0x4112	0xF403630C  AND	R3, R3, #2240
0x4116	0xB29B    UXTH	R3, R3
0x4118	0xF5B36F08  CMP	R3, #2176
0x411C	0xD11E    BNE	L___Lib_Sprintf__doprntf372
;__Lib_Sprintf.c, 670 :: 		
0x411E	0x2330    MOVS	R3, #48
0x4120	0x703B    STRB	R3, [R7, #0]
0x4122	0x1C78    ADDS	R0, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 0 (R0)
0x4124	0xF9BD3028  LDRSH	R3, [SP, #40]
0x4128	0x1C5B    ADDS	R3, R3, #1
0x412A	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 671 :: 		
0x412E	0xF8BD3016  LDRH	R3, [SP, #22]
0x4132	0xF0030320  AND	R3, R3, #32
0x4136	0xB29B    UXTH	R3, R3
0x4138	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf257
0x413A	0x2358    MOVS	R3, #88
0x413C	0xF88D300D  STRB	R3, [SP, #13]
0x4140	0xE002    B	L___Lib_Sprintf__doprntf258
L___Lib_Sprintf__doprntf257:
0x4142	0x2378    MOVS	R3, #120
0x4144	0xF88D300D  STRB	R3, [SP, #13]
L___Lib_Sprintf__doprntf258:
0x4148	0xF89D300D  LDRB	R3, [SP, #13]
0x414C	0x7003    STRB	R3, [R0, #0]
0x414E	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
0x4150	0xF9BD3028  LDRSH	R3, [SP, #40]
0x4154	0x1C5B    ADDS	R3, R3, #1
0x4156	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 20 (R5)
;__Lib_Sprintf.c, 672 :: 		
0x415A	0xE000    B	L___Lib_Sprintf__doprntf256
L___Lib_Sprintf__doprntf372:
;__Lib_Sprintf.c, 669 :: 		
0x415C	0x463D    MOV	R5, R7
;__Lib_Sprintf.c, 672 :: 		
L___Lib_Sprintf__doprntf256:
; pb start address is: 20 (R5)
0x415E	0x462B    MOV	R3, R5
; pb end address is: 20 (R5)
L___Lib_Sprintf__doprntf255:
; pb start address is: 12 (R3)
0x4160	0x4618    MOV	R0, R3
; pb end address is: 12 (R3)
L___Lib_Sprintf__doprntf253:
;__Lib_Sprintf.c, 673 :: 		
; pb start address is: 0 (R0)
0x4162	0xF9BD3014  LDRSH	R3, [SP, #20]
0x4166	0xB1A3    CBZ	R3, L___Lib_Sprintf__doprntf374
; pb end address is: 0 (R0)
;__Lib_Sprintf.c, 674 :: 		
0x4168	0xE000    B	L___Lib_Sprintf__doprntf260
L___Lib_Sprintf__doprntf373:
;__Lib_Sprintf.c, 676 :: 		
0x416A	0x4658    MOV	R0, R11
;__Lib_Sprintf.c, 674 :: 		
L___Lib_Sprintf__doprntf260:
;__Lib_Sprintf.c, 675 :: 		
; pb start address is: 44 (R11)
; pb start address is: 0 (R0)
0x416C	0x2330    MOVS	R3, #48
0x416E	0x7003    STRB	R3, [R0, #0]
0x4170	0x1C43    ADDS	R3, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 44 (R11)
0x4172	0x469B    MOV	R11, R3
; pb end address is: 44 (R11)
0x4174	0xF9BD3028  LDRSH	R3, [SP, #40]
0x4178	0x1C5B    ADDS	R3, R3, #1
0x417A	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 676 :: 		
0x417E	0xF9BD3014  LDRSH	R3, [SP, #20]
0x4182	0x1E5B    SUBS	R3, R3, #1
0x4184	0xB21B    SXTH	R3, R3
0x4186	0xF8AD3014  STRH	R3, [SP, #20]
0x418A	0x2B00    CMP	R3, #0
0x418C	0xD1ED    BNE	L___Lib_Sprintf__doprntf373
; pb end address is: 44 (R11)
0x418E	0x465C    MOV	R4, R11
0x4190	0xE000    B	L___Lib_Sprintf__doprntf259
L___Lib_Sprintf__doprntf374:
;__Lib_Sprintf.c, 673 :: 		
0x4192	0x4604    MOV	R4, R0
;__Lib_Sprintf.c, 676 :: 		
L___Lib_Sprintf__doprntf259:
;__Lib_Sprintf.c, 677 :: 		
; pb start address is: 16 (R4)
; pb end address is: 16 (R4)
0x4194	0xE089    B	L___Lib_Sprintf__doprntf263
L___Lib_Sprintf__doprntf249:
;__Lib_Sprintf.c, 679 :: 		
; pb start address is: 28 (R7)
0x4196	0xF9BD3014  LDRSH	R3, [SP, #20]
0x419A	0xB1C3    CBZ	R3, L___Lib_Sprintf__doprntf376
0x419C	0xF8BD3016  LDRH	R3, [SP, #22]
0x41A0	0xF0030308  AND	R3, R3, #8
0x41A4	0xB29B    UXTH	R3, R3
0x41A6	0xB9AB    CBNZ	R3, L___Lib_Sprintf__doprntf377
L___Lib_Sprintf__doprntf299:
;__Lib_Sprintf.c, 680 :: 		
0x41A8	0x4638    MOV	R0, R7
0x41AA	0xE7FF    B	L___Lib_Sprintf__doprntf267
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf375:
;__Lib_Sprintf.c, 682 :: 		
;__Lib_Sprintf.c, 680 :: 		
L___Lib_Sprintf__doprntf267:
;__Lib_Sprintf.c, 681 :: 		
; pb start address is: 0 (R0)
; pb start address is: 0 (R0)
0x41AC	0x2320    MOVS	R3, #32
0x41AE	0x7003    STRB	R3, [R0, #0]
0x41B0	0x1C40    ADDS	R0, R0, #1
; pb end address is: 0 (R0)
0x41B2	0xF9BD3028  LDRSH	R3, [SP, #40]
0x41B6	0x1C5B    ADDS	R3, R3, #1
0x41B8	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 682 :: 		
0x41BC	0xF9BD3014  LDRSH	R3, [SP, #20]
0x41C0	0x1E5B    SUBS	R3, R3, #1
0x41C2	0xB21B    SXTH	R3, R3
0x41C4	0xF8AD3014  STRH	R3, [SP, #20]
0x41C8	0x2B00    CMP	R3, #0
0x41CA	0xD1EF    BNE	L___Lib_Sprintf__doprntf375
; pb end address is: 0 (R0)
;__Lib_Sprintf.c, 679 :: 		
0x41CC	0xE000    B	L___Lib_Sprintf__doprntf351
L___Lib_Sprintf__doprntf376:
0x41CE	0x4638    MOV	R0, R7
L___Lib_Sprintf__doprntf351:
; pb start address is: 0 (R0)
0x41D0	0x4607    MOV	R7, R0
; pb end address is: 0 (R0)
0x41D2	0xE7FF    B	L___Lib_Sprintf__doprntf350
L___Lib_Sprintf__doprntf377:
L___Lib_Sprintf__doprntf350:
;__Lib_Sprintf.c, 683 :: 		
; pb start address is: 28 (R7)
0x41D4	0xF8BD3016  LDRH	R3, [SP, #22]
0x41D8	0xF0030302  AND	R3, R3, #2
0x41DC	0xB29B    UXTH	R3, R3
0x41DE	0xB1BB    CBZ	R3, L___Lib_Sprintf__doprntf270
;__Lib_Sprintf.c, 684 :: 		
0x41E0	0xF8BD3016  LDRH	R3, [SP, #22]
0x41E4	0xF0030301  AND	R3, R3, #1
0x41E8	0xB29B    UXTH	R3, R3
0x41EA	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf271
0x41EC	0x232D    MOVS	R3, #45
0x41EE	0xF88D300E  STRB	R3, [SP, #14]
0x41F2	0xE002    B	L___Lib_Sprintf__doprntf272
L___Lib_Sprintf__doprntf271:
0x41F4	0x232B    MOVS	R3, #43
0x41F6	0xF88D300E  STRB	R3, [SP, #14]
L___Lib_Sprintf__doprntf272:
0x41FA	0xF89D300E  LDRB	R3, [SP, #14]
0x41FE	0x703B    STRB	R3, [R7, #0]
0x4200	0x1C7F    ADDS	R7, R7, #1
0x4202	0xF9BD3028  LDRSH	R3, [SP, #40]
0x4206	0x1C5B    ADDS	R3, R3, #1
0x4208	0xF8AD3028  STRH	R3, [SP, #40]
0x420C	0x4638    MOV	R0, R7
0x420E	0xE010    B	L___Lib_Sprintf__doprntf273
L___Lib_Sprintf__doprntf270:
;__Lib_Sprintf.c, 686 :: 		
0x4210	0xF8BD3016  LDRH	R3, [SP, #22]
0x4214	0xF0030301  AND	R3, R3, #1
0x4218	0xB29B    UXTH	R3, R3
0x421A	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf378
;__Lib_Sprintf.c, 687 :: 		
0x421C	0x2320    MOVS	R3, #32
0x421E	0x703B    STRB	R3, [R7, #0]
0x4220	0x1C78    ADDS	R0, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 0 (R0)
0x4222	0xF9BD3028  LDRSH	R3, [SP, #40]
0x4226	0x1C5B    ADDS	R3, R3, #1
0x4228	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x422C	0x4607    MOV	R7, R0
0x422E	0xE7FF    B	L___Lib_Sprintf__doprntf274
L___Lib_Sprintf__doprntf378:
;__Lib_Sprintf.c, 686 :: 		
;__Lib_Sprintf.c, 687 :: 		
L___Lib_Sprintf__doprntf274:
; pb start address is: 28 (R7)
0x4230	0x4638    MOV	R0, R7
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf273:
;__Lib_Sprintf.c, 688 :: 		
; pb start address is: 0 (R0)
0x4232	0xF8BD3016  LDRH	R3, [SP, #22]
0x4236	0xF403630C  AND	R3, R3, #2240
0x423A	0xB29B    UXTH	R3, R3
0x423C	0xF5B36F04  CMP	R3, #2112
0x4240	0xD109    BNE	L___Lib_Sprintf__doprntf275
;__Lib_Sprintf.c, 689 :: 		
0x4242	0x2330    MOVS	R3, #48
0x4244	0x7003    STRB	R3, [R0, #0]
0x4246	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
0x4248	0xF9BD3028  LDRSH	R3, [SP, #40]
0x424C	0x1C5B    ADDS	R3, R3, #1
0x424E	0xF8AD3028  STRH	R3, [SP, #40]
0x4252	0x462C    MOV	R4, R5
; pb end address is: 20 (R5)
0x4254	0xE029    B	L___Lib_Sprintf__doprntf276
L___Lib_Sprintf__doprntf275:
;__Lib_Sprintf.c, 691 :: 		
; pb start address is: 0 (R0)
0x4256	0xF8BD3016  LDRH	R3, [SP, #22]
0x425A	0xF403630C  AND	R3, R3, #2240
0x425E	0xB29B    UXTH	R3, R3
0x4260	0xF5B36F08  CMP	R3, #2176
0x4264	0xD11F    BNE	L___Lib_Sprintf__doprntf379
;__Lib_Sprintf.c, 692 :: 		
0x4266	0x2330    MOVS	R3, #48
0x4268	0x7003    STRB	R3, [R0, #0]
0x426A	0x1C40    ADDS	R0, R0, #1
0x426C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x4270	0x1C5B    ADDS	R3, R3, #1
0x4272	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 693 :: 		
0x4276	0xF8BD3016  LDRH	R3, [SP, #22]
0x427A	0xF0030320  AND	R3, R3, #32
0x427E	0xB29B    UXTH	R3, R3
0x4280	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf278
0x4282	0x2358    MOVS	R3, #88
0x4284	0xF88D300F  STRB	R3, [SP, #15]
0x4288	0xE002    B	L___Lib_Sprintf__doprntf279
L___Lib_Sprintf__doprntf278:
0x428A	0x2378    MOVS	R3, #120
0x428C	0xF88D300F  STRB	R3, [SP, #15]
L___Lib_Sprintf__doprntf279:
0x4290	0xF89D300F  LDRB	R3, [SP, #15]
0x4294	0x7003    STRB	R3, [R0, #0]
0x4296	0x1C40    ADDS	R0, R0, #1
0x4298	0xF9BD3028  LDRSH	R3, [SP, #40]
0x429C	0x1C5B    ADDS	R3, R3, #1
0x429E	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x42A2	0x4605    MOV	R5, R0
;__Lib_Sprintf.c, 694 :: 		
0x42A4	0xE000    B	L___Lib_Sprintf__doprntf277
L___Lib_Sprintf__doprntf379:
;__Lib_Sprintf.c, 691 :: 		
0x42A6	0x4605    MOV	R5, R0
;__Lib_Sprintf.c, 694 :: 		
L___Lib_Sprintf__doprntf277:
; pb start address is: 20 (R5)
0x42A8	0x462C    MOV	R4, R5
; pb end address is: 20 (R5)
L___Lib_Sprintf__doprntf276:
;__Lib_Sprintf.c, 695 :: 		
; pb start address is: 16 (R4)
; pb end address is: 16 (R4)
L___Lib_Sprintf__doprntf263:
;__Lib_Sprintf.c, 696 :: 		
; pb start address is: 16 (R4)
0x42AA	0x4621    MOV	R1, R4
; pb end address is: 16 (R4)
L___Lib_Sprintf__doprntf280:
; pb start address is: 4 (R1)
0x42AC	0xF89D4012  LDRB	R4, [SP, #18]
0x42B0	0xF9BD3010  LDRSH	R3, [SP, #16]
0x42B4	0x42A3    CMP	R3, R4
0x42B6	0xDD0A    BLE	L___Lib_Sprintf__doprntf281
;__Lib_Sprintf.c, 697 :: 		
0x42B8	0x2330    MOVS	R3, #48
0x42BA	0x700B    STRB	R3, [R1, #0]
0x42BC	0x1C4B    ADDS	R3, R1, #1
; pb end address is: 4 (R1)
; pb start address is: 16 (R4)
0x42BE	0x461C    MOV	R4, R3
0x42C0	0xF9BD3028  LDRSH	R3, [SP, #40]
0x42C4	0x1C5B    ADDS	R3, R3, #1
0x42C6	0xF8AD3028  STRH	R3, [SP, #40]
0x42CA	0x4621    MOV	R1, R4
; pb end address is: 16 (R4)
0x42CC	0xE7EE    B	L___Lib_Sprintf__doprntf280
L___Lib_Sprintf__doprntf281:
;__Lib_Sprintf.c, 698 :: 		
; pb start address is: 4 (R1)
L___Lib_Sprintf__doprntf282:
; pb end address is: 4 (R1)
; pb start address is: 4 (R1)
0x42CE	0xF9BD4010  LDRSH	R4, [SP, #16]
0x42D2	0xF9BD3010  LDRSH	R3, [SP, #16]
0x42D6	0x1E5B    SUBS	R3, R3, #1
0x42D8	0xF8AD3010  STRH	R3, [SP, #16]
0x42DC	0x2C00    CMP	R4, #0
0x42DE	0xF000806A  BEQ	L___Lib_Sprintf__doprntf283
;__Lib_Sprintf.c, 699 :: 		
0x42E2	0xF8BD3016  LDRH	R3, [SP, #22]
0x42E6	0xF00303C0  AND	R3, R3, #192
0x42EA	0xB2DE    UXTB	R6, R3
0x42EC	0xE050    B	L___Lib_Sprintf__doprntf284
;__Lib_Sprintf.c, 700 :: 		
L___Lib_Sprintf__doprntf286:
;__Lib_Sprintf.c, 701 :: 		
L___Lib_Sprintf__doprntf287:
;__Lib_Sprintf.c, 702 :: 		
0x42EE	0xF9BD3010  LDRSH	R3, [SP, #16]
0x42F2	0x009C    LSLS	R4, R3, #2
0x42F4	0x4B10    LDR	R3, [PC, #64]
0x42F6	0x191B    ADDS	R3, R3, R4
0x42F8	0x681C    LDR	R4, [R3, #0]
0x42FA	0x9B08    LDR	R3, [SP, #32]
0x42FC	0xFBB3F5F4  UDIV	R5, R3, R4
0x4300	0x240A    MOVS	R4, #10
0x4302	0xFBB5F3F4  UDIV	R3, R5, R4
0x4306	0xFB045313  MLS	R3, R4, R3, R5
0x430A	0x3330    ADDS	R3, #48
0x430C	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 703 :: 		
0x4310	0xE046    B	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 705 :: 		
L___Lib_Sprintf__doprntf288:
;__Lib_Sprintf.c, 706 :: 		
0x4312	0xF8BD3016  LDRH	R3, [SP, #22]
0x4316	0xF0030320  AND	R3, R3, #32
0x431A	0xB29B    UXTH	R3, R3
0x431C	0xB1C3    CBZ	R3, L___Lib_Sprintf__doprntf289
;__Lib_Sprintf.c, 707 :: 		
0x431E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x4322	0x009C    LSLS	R4, R3, #2
0x4324	0x4B05    LDR	R3, [PC, #20]
0x4326	0x191B    ADDS	R3, R3, R4
0x4328	0x681C    LDR	R4, [R3, #0]
0x432A	0x9B08    LDR	R3, [SP, #32]
0x432C	0xFBB3F3F4  UDIV	R3, R3, R4
0x4330	0xF003040F  AND	R4, R3, #15
0x4334	0xF000B806  B	#12
0x4338	0xA3C80000  	__Lib_Sprintf_dpowers+0
0x433C	0xA3F00000  	__Lib_Sprintf_hexpowers+0
0x4340	0xA3980000  	__Lib_Sprintf_octpowers+0
0x4344	0x4B31    LDR	R3, [PC, #196]
0x4346	0x191B    ADDS	R3, R3, R4
0x4348	0x781B    LDRB	R3, [R3, #0]
0x434A	0xF88D3012  STRB	R3, [SP, #18]
0x434E	0xE00F    B	L___Lib_Sprintf__doprntf290
L___Lib_Sprintf__doprntf289:
;__Lib_Sprintf.c, 709 :: 		
0x4350	0xF9BD3010  LDRSH	R3, [SP, #16]
0x4354	0x009C    LSLS	R4, R3, #2
0x4356	0x4B2E    LDR	R3, [PC, #184]
0x4358	0x191B    ADDS	R3, R3, R4
0x435A	0x681C    LDR	R4, [R3, #0]
0x435C	0x9B08    LDR	R3, [SP, #32]
0x435E	0xFBB3F3F4  UDIV	R3, R3, R4
0x4362	0xF003040F  AND	R4, R3, #15
0x4366	0x4B2B    LDR	R3, [PC, #172]
0x4368	0x191B    ADDS	R3, R3, R4
0x436A	0x781B    LDRB	R3, [R3, #0]
0x436C	0xF88D3012  STRB	R3, [SP, #18]
L___Lib_Sprintf__doprntf290:
;__Lib_Sprintf.c, 710 :: 		
0x4370	0xE016    B	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 712 :: 		
L___Lib_Sprintf__doprntf291:
;__Lib_Sprintf.c, 713 :: 		
0x4372	0xF9BD3010  LDRSH	R3, [SP, #16]
0x4376	0x009C    LSLS	R4, R3, #2
0x4378	0x4B27    LDR	R3, [PC, #156]
0x437A	0x191B    ADDS	R3, R3, R4
0x437C	0x681C    LDR	R4, [R3, #0]
0x437E	0x9B08    LDR	R3, [SP, #32]
0x4380	0xFBB3F3F4  UDIV	R3, R3, R4
0x4384	0xF0030307  AND	R3, R3, #7
0x4388	0x3330    ADDS	R3, #48
0x438A	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 714 :: 		
0x438E	0xE007    B	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 715 :: 		
L___Lib_Sprintf__doprntf284:
0x4390	0x2E00    CMP	R6, #0
0x4392	0xD0AC    BEQ	L___Lib_Sprintf__doprntf286
0x4394	0x2EC0    CMP	R6, #192
0x4396	0xD0AA    BEQ	L___Lib_Sprintf__doprntf287
0x4398	0x2E80    CMP	R6, #128
0x439A	0xD0BA    BEQ	L___Lib_Sprintf__doprntf288
0x439C	0x2E40    CMP	R6, #64
0x439E	0xD0E8    BEQ	L___Lib_Sprintf__doprntf291
L___Lib_Sprintf__doprntf285:
;__Lib_Sprintf.c, 716 :: 		
0x43A0	0xF89D3012  LDRB	R3, [SP, #18]
0x43A4	0x700B    STRB	R3, [R1, #0]
0x43A6	0x1C48    ADDS	R0, R1, #1
; pb end address is: 4 (R1)
; pb start address is: 0 (R0)
0x43A8	0xF9BD3028  LDRSH	R3, [SP, #40]
0x43AC	0x1C5B    ADDS	R3, R3, #1
0x43AE	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 717 :: 		
0x43B2	0x4601    MOV	R1, R0
; pb end address is: 0 (R0)
0x43B4	0xE78B    B	L___Lib_Sprintf__doprntf282
L___Lib_Sprintf__doprntf283:
;__Lib_Sprintf.c, 718 :: 		
; pb start address is: 4 (R1)
0x43B6	0xF8BD3016  LDRH	R3, [SP, #22]
0x43BA	0xF0030308  AND	R3, R3, #8
0x43BE	0xB29B    UXTH	R3, R3
0x43C0	0xB1C3    CBZ	R3, L___Lib_Sprintf__doprntf381
0x43C2	0xF9BD3014  LDRSH	R3, [SP, #20]
0x43C6	0x2B00    CMP	R3, #0
0x43C8	0xDD16    BLE	L___Lib_Sprintf__doprntf382
L___Lib_Sprintf__doprntf298:
;__Lib_Sprintf.c, 719 :: 		
0x43CA	0x4608    MOV	R0, R1
0x43CC	0xE7FF    B	L___Lib_Sprintf__doprntf295
; pb end address is: 4 (R1)
L___Lib_Sprintf__doprntf380:
;__Lib_Sprintf.c, 721 :: 		
;__Lib_Sprintf.c, 719 :: 		
L___Lib_Sprintf__doprntf295:
;__Lib_Sprintf.c, 720 :: 		
; pb start address is: 0 (R0)
; pb start address is: 0 (R0)
0x43CE	0x2320    MOVS	R3, #32
0x43D0	0x7003    STRB	R3, [R0, #0]
0x43D2	0x1C43    ADDS	R3, R0, #1
0x43D4	0x4618    MOV	R0, R3
; pb end address is: 0 (R0)
0x43D6	0xF9BD3028  LDRSH	R3, [SP, #40]
0x43DA	0x1C5B    ADDS	R3, R3, #1
0x43DC	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 721 :: 		
0x43E0	0xF9BD3014  LDRSH	R3, [SP, #20]
0x43E4	0x1E5B    SUBS	R3, R3, #1
0x43E6	0xB21B    SXTH	R3, R3
0x43E8	0xF8AD3014  STRH	R3, [SP, #20]
0x43EC	0x2B00    CMP	R3, #0
0x43EE	0xD1EE    BNE	L___Lib_Sprintf__doprntf380
; pb end address is: 0 (R0)
0x43F0	0x4602    MOV	R2, R0
;__Lib_Sprintf.c, 718 :: 		
0x43F2	0xE000    B	L___Lib_Sprintf__doprntf353
L___Lib_Sprintf__doprntf381:
0x43F4	0x460A    MOV	R2, R1
L___Lib_Sprintf__doprntf353:
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x43F6	0xE000    B	L___Lib_Sprintf__doprntf352
L___Lib_Sprintf__doprntf382:
0x43F8	0x460A    MOV	R2, R1
L___Lib_Sprintf__doprntf352:
;__Lib_Sprintf.c, 722 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x43FA	0xF7FEBDA5  B	L___Lib_Sprintf__doprntf10
L___Lib_Sprintf__doprntf11:
;__Lib_Sprintf.c, 723 :: 		
0x43FE	0xF9BD0028  LDRSH	R0, [SP, #40]
;__Lib_Sprintf.c, 725 :: 		
L_end__doprntf:
0x4402	0xF8DDE000  LDR	LR, [SP, #0]
0x4406	0xB00F    ADD	SP, SP, #60
0x4408	0x4770    BX	LR
0x440A	0xBF00    NOP
0x440C	0xA4100000  	__Lib_Sprintf_hexb+0
0x4410	0xA3F00000  	__Lib_Sprintf_hexpowers+0
0x4414	0xA4210000  	__Lib_Sprintf_hexs+0
0x4418	0xA3980000  	__Lib_Sprintf_octpowers+0
; end of __Lib_Sprintf__doprntf
_isdigit:
;__Lib_CType.c, 23 :: 		
; character start address is: 0 (R0)
0x1D44	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_CType.c, 24 :: 		
0x1D46	0x2839    CMP	R0, #57
0x1D48	0xD803    BHI	L_isdigit9
0x1D4A	0x2830    CMP	R0, #48
0x1D4C	0xD301    BCC	L_isdigit9
; character end address is: 0 (R0)
0x1D4E	0x2101    MOVS	R1, #1
0x1D50	0xE000    B	L_isdigit8
L_isdigit9:
0x1D52	0x2100    MOVS	R1, #0
L_isdigit8:
0x1D54	0xB2C8    UXTB	R0, R1
;__Lib_CType.c, 25 :: 		
L_end_isdigit:
0x1D56	0xB001    ADD	SP, SP, #4
0x1D58	0x4770    BX	LR
; end of _isdigit
__Lib_Sprintf_scale:
;__Lib_Sprintf.c, 145 :: 		
; scl start address is: 0 (R0)
0x1D5C	0xB081    SUB	SP, SP, #4
0x1D5E	0xF8CDE000  STR	LR, [SP, #0]
0x1D62	0xFA4FF880  SXTB	R8, R0
; scl end address is: 0 (R0)
; scl start address is: 32 (R8)
;__Lib_Sprintf.c, 146 :: 		
0x1D66	0xF1B80F00  CMP	R8, #0
0x1D6A	0xDA58    BGE	L___Lib_Sprintf_scale3
;__Lib_Sprintf.c, 147 :: 		
0x1D6C	0xF1C80100  RSB	R1, R8, #0
0x1D70	0xFA4FF881  SXTB	R8, R1
;__Lib_Sprintf.c, 148 :: 		
0x1D74	0xB249    SXTB	R1, R1
0x1D76	0x296E    CMP	R1, #110
0x1D78	0xDB2D    BLT	L___Lib_Sprintf_scale4
;__Lib_Sprintf.c, 149 :: 		
0x1D7A	0x2164    MOVS	R1, #100
0x1D7C	0xB249    SXTB	R1, R1
0x1D7E	0xFB98F1F1  SDIV	R1, R8, R1
0x1D82	0xB249    SXTB	R1, R1
0x1D84	0x3112    ADDS	R1, #18
0x1D86	0xB209    SXTH	R1, R1
0x1D88	0x008A    LSLS	R2, R1, #2
0x1D8A	0x4951    LDR	R1, [PC, #324]
0x1D8C	0x1889    ADDS	R1, R1, R2
0x1D8E	0x680B    LDR	R3, [R1, #0]
0x1D90	0x2164    MOVS	R1, #100
0x1D92	0xB249    SXTB	R1, R1
0x1D94	0xFB98F2F1  SDIV	R2, R8, R1
0x1D98	0xFB018212  MLS	R2, R1, R2, R8
0x1D9C	0xB252    SXTB	R2, R2
0x1D9E	0x210A    MOVS	R1, #10
0x1DA0	0xB249    SXTB	R1, R1
0x1DA2	0xFB92F1F1  SDIV	R1, R2, R1
0x1DA6	0xB249    SXTB	R1, R1
0x1DA8	0x3109    ADDS	R1, #9
0x1DAA	0xB209    SXTH	R1, R1
0x1DAC	0x008A    LSLS	R2, R1, #2
0x1DAE	0x4948    LDR	R1, [PC, #288]
0x1DB0	0x1889    ADDS	R1, R1, R2
0x1DB2	0x6808    LDR	R0, [R1, #0]
0x1DB4	0x461A    MOV	R2, R3
0x1DB6	0xF7FFFD3B  BL	__Mul_FP+0
0x1DBA	0x220A    MOVS	R2, #10
0x1DBC	0xB252    SXTB	R2, R2
0x1DBE	0xFB98F1F2  SDIV	R1, R8, R2
0x1DC2	0xFB028111  MLS	R1, R2, R1, R8
0x1DC6	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x1DC8	0x008A    LSLS	R2, R1, #2
0x1DCA	0x4941    LDR	R1, [PC, #260]
0x1DCC	0x1889    ADDS	R1, R1, R2
0x1DCE	0x680A    LDR	R2, [R1, #0]
0x1DD0	0xF7FFFD2E  BL	__Mul_FP+0
0x1DD4	0xE077    B	L_end_scale
L___Lib_Sprintf_scale4:
;__Lib_Sprintf.c, 151 :: 		
; scl start address is: 32 (R8)
0x1DD6	0xF1B80F0A  CMP	R8, #10
0x1DDA	0xDD19    BLE	L___Lib_Sprintf_scale6
;__Lib_Sprintf.c, 152 :: 		
0x1DDC	0x210A    MOVS	R1, #10
0x1DDE	0xB249    SXTB	R1, R1
0x1DE0	0xFB98F1F1  SDIV	R1, R8, R1
0x1DE4	0xB249    SXTB	R1, R1
0x1DE6	0x3109    ADDS	R1, #9
0x1DE8	0xB209    SXTH	R1, R1
0x1DEA	0x008A    LSLS	R2, R1, #2
0x1DEC	0x4938    LDR	R1, [PC, #224]
0x1DEE	0x1889    ADDS	R1, R1, R2
0x1DF0	0x680B    LDR	R3, [R1, #0]
0x1DF2	0x220A    MOVS	R2, #10
0x1DF4	0xB252    SXTB	R2, R2
0x1DF6	0xFB98F1F2  SDIV	R1, R8, R2
0x1DFA	0xFB028111  MLS	R1, R2, R1, R8
0x1DFE	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x1E00	0x008A    LSLS	R2, R1, #2
0x1E02	0x4933    LDR	R1, [PC, #204]
0x1E04	0x1889    ADDS	R1, R1, R2
0x1E06	0x6808    LDR	R0, [R1, #0]
0x1E08	0x461A    MOV	R2, R3
0x1E0A	0xF7FFFD11  BL	__Mul_FP+0
0x1E0E	0xE05A    B	L_end_scale
L___Lib_Sprintf_scale6:
;__Lib_Sprintf.c, 153 :: 		
; scl start address is: 32 (R8)
0x1E10	0xEA4F0288  LSL	R2, R8, #2
; scl end address is: 32 (R8)
0x1E14	0x492E    LDR	R1, [PC, #184]
0x1E16	0x1889    ADDS	R1, R1, R2
0x1E18	0x6809    LDR	R1, [R1, #0]
0x1E1A	0x4608    MOV	R0, R1
0x1E1C	0xE053    B	L_end_scale
;__Lib_Sprintf.c, 154 :: 		
L___Lib_Sprintf_scale3:
;__Lib_Sprintf.c, 155 :: 		
; scl start address is: 32 (R8)
0x1E1E	0xF1B80F6E  CMP	R8, #110
0x1E22	0xDB2D    BLT	L___Lib_Sprintf_scale7
;__Lib_Sprintf.c, 156 :: 		
0x1E24	0x2164    MOVS	R1, #100
0x1E26	0xB249    SXTB	R1, R1
0x1E28	0xFB98F1F1  SDIV	R1, R8, R1
0x1E2C	0xB249    SXTB	R1, R1
0x1E2E	0x3112    ADDS	R1, #18
0x1E30	0xB209    SXTH	R1, R1
0x1E32	0x008A    LSLS	R2, R1, #2
0x1E34	0x4927    LDR	R1, [PC, #156]
0x1E36	0x1889    ADDS	R1, R1, R2
0x1E38	0x680B    LDR	R3, [R1, #0]
0x1E3A	0x2164    MOVS	R1, #100
0x1E3C	0xB249    SXTB	R1, R1
0x1E3E	0xFB98F2F1  SDIV	R2, R8, R1
0x1E42	0xFB018212  MLS	R2, R1, R2, R8
0x1E46	0xB252    SXTB	R2, R2
0x1E48	0x210A    MOVS	R1, #10
0x1E4A	0xB249    SXTB	R1, R1
0x1E4C	0xFB92F1F1  SDIV	R1, R2, R1
0x1E50	0xB249    SXTB	R1, R1
0x1E52	0x3109    ADDS	R1, #9
0x1E54	0xB209    SXTH	R1, R1
0x1E56	0x008A    LSLS	R2, R1, #2
0x1E58	0x491E    LDR	R1, [PC, #120]
0x1E5A	0x1889    ADDS	R1, R1, R2
0x1E5C	0x6808    LDR	R0, [R1, #0]
0x1E5E	0x461A    MOV	R2, R3
0x1E60	0xF7FFFCE6  BL	__Mul_FP+0
0x1E64	0x220A    MOVS	R2, #10
0x1E66	0xB252    SXTB	R2, R2
0x1E68	0xFB98F1F2  SDIV	R1, R8, R2
0x1E6C	0xFB028111  MLS	R1, R2, R1, R8
0x1E70	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x1E72	0x008A    LSLS	R2, R1, #2
0x1E74	0x4917    LDR	R1, [PC, #92]
0x1E76	0x1889    ADDS	R1, R1, R2
0x1E78	0x680A    LDR	R2, [R1, #0]
0x1E7A	0xF7FFFCD9  BL	__Mul_FP+0
0x1E7E	0xE022    B	L_end_scale
L___Lib_Sprintf_scale7:
;__Lib_Sprintf.c, 158 :: 		
; scl start address is: 32 (R8)
0x1E80	0xF1B80F0A  CMP	R8, #10
0x1E84	0xDD19    BLE	L___Lib_Sprintf_scale9
;__Lib_Sprintf.c, 159 :: 		
0x1E86	0x210A    MOVS	R1, #10
0x1E88	0xB249    SXTB	R1, R1
0x1E8A	0xFB98F1F1  SDIV	R1, R8, R1
0x1E8E	0xB249    SXTB	R1, R1
0x1E90	0x3109    ADDS	R1, #9
0x1E92	0xB209    SXTH	R1, R1
0x1E94	0x008A    LSLS	R2, R1, #2
0x1E96	0x490F    LDR	R1, [PC, #60]
0x1E98	0x1889    ADDS	R1, R1, R2
0x1E9A	0x680B    LDR	R3, [R1, #0]
0x1E9C	0x220A    MOVS	R2, #10
0x1E9E	0xB252    SXTB	R2, R2
0x1EA0	0xFB98F1F2  SDIV	R1, R8, R2
0x1EA4	0xFB028111  MLS	R1, R2, R1, R8
0x1EA8	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x1EAA	0x008A    LSLS	R2, R1, #2
0x1EAC	0x4909    LDR	R1, [PC, #36]
0x1EAE	0x1889    ADDS	R1, R1, R2
0x1EB0	0x6808    LDR	R0, [R1, #0]
0x1EB2	0x461A    MOV	R2, R3
0x1EB4	0xF7FFFCBC  BL	__Mul_FP+0
0x1EB8	0xE005    B	L_end_scale
L___Lib_Sprintf_scale9:
;__Lib_Sprintf.c, 160 :: 		
; scl start address is: 32 (R8)
0x1EBA	0xEA4F0288  LSL	R2, R8, #2
; scl end address is: 32 (R8)
0x1EBE	0x4905    LDR	R1, [PC, #20]
0x1EC0	0x1889    ADDS	R1, R1, R2
0x1EC2	0x6809    LDR	R1, [R1, #0]
0x1EC4	0x4608    MOV	R0, R1
;__Lib_Sprintf.c, 161 :: 		
L_end_scale:
0x1EC6	0xF8DDE000  LDR	LR, [SP, #0]
0x1ECA	0xB001    ADD	SP, SP, #4
0x1ECC	0x4770    BX	LR
0x1ECE	0xBF00    NOP
0x1ED0	0xA3640000  	__Lib_Sprintf__npowers_+0
0x1ED4	0xA3300000  	__Lib_Sprintf__powers_+0
; end of __Lib_Sprintf_scale
__FloatToUnsignedIntegral:
;__Lib_MathDouble.c, 45 :: 		
0x1960	0xB081    SUB	SP, SP, #4
0x1962	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_MathDouble.c, 47 :: 		
0x1966	0xB502    PUSH	(R1, R14)
;__Lib_MathDouble.c, 49 :: 		
0x1968	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 50 :: 		
0x196A	0xD502    BPL	__me_label_pos
;__Lib_MathDouble.c, 51 :: 		
0x196C	0xF7FEFF68  BL	__FloatToSignedIntegral+0
;__Lib_MathDouble.c, 52 :: 		
0x1970	0xE013    B	__me_endLab
;__Lib_MathDouble.c, 55 :: 		
__me_label_pos:
0x1972	0xEA4F0140  LSL	R1, R0, #1
;__Lib_MathDouble.c, 56 :: 		
0x1976	0xEA4F6111  LSR	R1, R1, #24
;__Lib_MathDouble.c, 58 :: 		
0x197A	0x397F    SUBS	R1, #127
;__Lib_MathDouble.c, 59 :: 		
0x197C	0xBF3C    ITT	CC
;__Lib_MathDouble.c, 60 :: 		
0x197E	0xF04F0000  MOVCC	R0, #0
;__Lib_MathDouble.c, 62 :: 		
0x1982	0xE00A    BCC	__me_endLab
;__Lib_MathDouble.c, 64 :: 		
0x1984	0xF1D1011F  RSBS	R1, R1, #31
;__Lib_MathDouble.c, 65 :: 		
0x1988	0xD305    BCC	__me_ovfl
;__Lib_MathDouble.c, 67 :: 		
0x198A	0xEA4F2000  LSL	R0, R0, #8
;__Lib_MathDouble.c, 68 :: 		
0x198E	0xF0404000  ORR	R0, R0, #-2147483648
;__Lib_MathDouble.c, 70 :: 		
0x1992	0x40C8    LSRS	R0, R1
;__Lib_MathDouble.c, 73 :: 		
0x1994	0xE001    B	__me_endLab
;__Lib_MathDouble.c, 75 :: 		
__me_ovfl:
0x1996	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 76 :: 		
0x1998	0x1E40    SUBS	R0, R0, #1
;__Lib_MathDouble.c, 78 :: 		
__me_endLab:
;__Lib_MathDouble.c, 79 :: 		
0x199A	0xE8BD4002  POP	(R1, R14)
;__Lib_MathDouble.c, 82 :: 		
L_end__FloatToUnsignedIntegral:
0x199E	0xF8DDE000  LDR	LR, [SP, #0]
0x19A2	0xB001    ADD	SP, SP, #4
0x19A4	0x4770    BX	LR
; end of __FloatToUnsignedIntegral
__FloatToSignedIntegral:
;__Lib_MathDouble.c, 4 :: 		
0x0840	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 6 :: 		
0x0842	0xB506    PUSH	(R1, R2, R14)
;__Lib_MathDouble.c, 8 :: 		
0x0844	0xEA4F0240  LSL	R2, R0, #1
;__Lib_MathDouble.c, 9 :: 		
0x0848	0xEA4F6212  LSR	R2, R2, #24
;__Lib_MathDouble.c, 11 :: 		
0x084C	0x3A7F    SUBS	R2, #127
;__Lib_MathDouble.c, 12 :: 		
0x084E	0xBF44    ITT	MI
;__Lib_MathDouble.c, 13 :: 		
0x0850	0xF04F0000  MOVMI	R0, #0
;__Lib_MathDouble.c, 15 :: 		
0x0854	0xE011    BMI	__me_lab_end
;__Lib_MathDouble.c, 17 :: 		
0x0856	0xF1D2021F  RSBS	R2, R2, #31
;__Lib_MathDouble.c, 18 :: 		
0x085A	0xD909    BLS	__me_ovfl
;__Lib_MathDouble.c, 20 :: 		
0x085C	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 21 :: 		
0x0860	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 23 :: 		
0x0864	0x40D1    LSRS	R1, R2
;__Lib_MathDouble.c, 25 :: 		
0x0866	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 26 :: 		
0x0868	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 27 :: 		
0x086A	0x4248    RSBMI	R0, R1, #0
;__Lib_MathDouble.c, 28 :: 		
0x086C	0x4608    MOVPL	R0, R1
;__Lib_MathDouble.c, 31 :: 		
0x086E	0xE004    B	__me_lab_end
;__Lib_MathDouble.c, 33 :: 		
__me_ovfl:
0x0870	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 34 :: 		
0x0872	0xF04F4000  MOV	R0, #-2147483648
;__Lib_MathDouble.c, 35 :: 		
0x0876	0xBF58    IT	PL
;__Lib_MathDouble.c, 36 :: 		
0x0878	0x1E40    SUBPL	R0, R0, #1
;__Lib_MathDouble.c, 37 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 38 :: 		
0x087A	0xE8BD4006  POP	(R1, R2, R14)
;__Lib_MathDouble.c, 40 :: 		
L_end__FloatToSignedIntegral:
0x087E	0xB001    ADD	SP, SP, #4
0x0880	0x4770    BX	LR
; end of __FloatToSignedIntegral
__Sub_FP:
;__Lib_MathDouble.c, 539 :: 		
0x119C	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 541 :: 		
0x119E	0xF0824200  EOR	R2, R2, #-2147483648
;__Lib_MathDouble.c, 542 :: 		
0x11A2	0xE92D41FA  PUSH	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 544 :: 		
0x11A6	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 545 :: 		
0x11AA	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 546 :: 		
0x11AE	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 547 :: 		
0x11B0	0xD104    BNE	__me_lab1
;__Lib_MathDouble.c, 549 :: 		
0x11B2	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 550 :: 		
0x11B4	0xBF18    IT	NE
;__Lib_MathDouble.c, 551 :: 		
0x11B6	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 553 :: 		
0x11BA	0xE06C    B	__me_lab_end
;__Lib_MathDouble.c, 555 :: 		
__me_lab1:
0x11BC	0xF0444400  ORR	R4, R4, #-2147483648
;__Lib_MathDouble.c, 557 :: 		
0x11C0	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 559 :: 		
0x11C2	0xD05F    BEQ	__me_ovfl1
;__Lib_MathDouble.c, 561 :: 		
0x11C4	0xEA4F0494  LSR	R4, R4, #2
;__Lib_MathDouble.c, 562 :: 		
0x11C8	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 563 :: 		
0x11CA	0xBF48    IT	MI
;__Lib_MathDouble.c, 564 :: 		
0x11CC	0x4264    RSBMI	R4, R4, #0
;__Lib_MathDouble.c, 566 :: 		
0x11CE	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 567 :: 		
0x11D2	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 568 :: 		
0x11D6	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 569 :: 		
0x11D8	0xD105    BNE	__me_lab2
;__Lib_MathDouble.c, 571 :: 		
0x11DA	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 572 :: 		
0x11DC	0xBF14    ITE	NE
;__Lib_MathDouble.c, 573 :: 		
0x11DE	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 574 :: 		
0x11E2	0x4610    MOVEQ	R0, R2
;__Lib_MathDouble.c, 576 :: 		
0x11E4	0xE057    B	__me_lab_end
;__Lib_MathDouble.c, 578 :: 		
__me_lab2:
0x11E6	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 580 :: 		
0x11EA	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 581 :: 		
0x11EC	0xD04B    BEQ	__me_ovfl0
;__Lib_MathDouble.c, 583 :: 		
0x11EE	0xEA4F0191  LSR	R1, R1, #2
;__Lib_MathDouble.c, 584 :: 		
0x11F2	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 585 :: 		
0x11F4	0xBF48    IT	MI
;__Lib_MathDouble.c, 586 :: 		
0x11F6	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 588 :: 		
0x11F8	0x1B5E    SUBS	R6, R3, R5
;__Lib_MathDouble.c, 589 :: 		
0x11FA	0xBF41    ITTTT	MI
;__Lib_MathDouble.c, 590 :: 		
0x11FC	0x460F    MOVMI	R7, R1
;__Lib_MathDouble.c, 591 :: 		
0x11FE	0x4621    MOVMI	R1, R4
;__Lib_MathDouble.c, 592 :: 		
0x1200	0x463C    MOVMI	R4, R7
;__Lib_MathDouble.c, 593 :: 		
0x1202	0x4276    RSBMI	R6, R6, #0
;__Lib_MathDouble.c, 594 :: 		
0x1204	0xBF48    IT	MI
;__Lib_MathDouble.c, 595 :: 		
0x1206	0x462B    MOVMI	R3, R5
;__Lib_MathDouble.c, 597 :: 		
0x1208	0x2E19    CMP	R6, #25
;__Lib_MathDouble.c, 598 :: 		
0x120A	0xBF47    ITTEE	MI
;__Lib_MathDouble.c, 599 :: 		
0x120C	0xFA44F706  ASRMI	R7, R4, R6
;__Lib_MathDouble.c, 600 :: 		
0x1210	0x19C9    ADDMI	R1, R1, R7
;__Lib_MathDouble.c, 601 :: 		
0x1212	0xF04F0800  MOVPL	R8, #0
;__Lib_MathDouble.c, 602 :: 		
0x1216	0xE003    BPL	__me_skip_sticky
;__Lib_MathDouble.c, 603 :: 		
0x1218	0xF1C6071C  RSB	R7, R6, #28
;__Lib_MathDouble.c, 604 :: 		
0x121C	0xFA04F807  LSL	R8, R4, R7
;__Lib_MathDouble.c, 606 :: 		
__me_skip_sticky:
;__Lib_MathDouble.c, 607 :: 		
0x1220	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 608 :: 		
0x1222	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 609 :: 		
0x1224	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 611 :: 		
0x1228	0xE035    BEQ	__me_lab_end
;__Lib_MathDouble.c, 612 :: 		
0x122A	0xBF46    ITTE	MI
;__Lib_MathDouble.c, 613 :: 		
0x122C	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 614 :: 		
0x122E	0xF04F0701  MOVMI	R7, #1
;__Lib_MathDouble.c, 615 :: 		
0x1232	0xF04F0700  MOVPL	R7, #0
;__Lib_MathDouble.c, 617 :: 		
__me_loop:
0x1236	0xF1A30301  SUB	R3, R3, #1
;__Lib_MathDouble.c, 618 :: 		
0x123A	0x0049    LSLS	R1, R1, #1
;__Lib_MathDouble.c, 619 :: 		
0x123C	0xD5FB    BPL	__me_loop
;__Lib_MathDouble.c, 621 :: 		
0x123E	0xF0110480  ANDS	R4, R1, #128
;__Lib_MathDouble.c, 622 :: 		
0x1242	0xD00D    BEQ	__me_no_round
;__Lib_MathDouble.c, 623 :: 		
0x1244	0xF0010520  AND	R5, R1, #32
;__Lib_MathDouble.c, 624 :: 		
0x1248	0xEA480805  ORR	R8, R8, R5, LSL #0
;__Lib_MathDouble.c, 625 :: 		
0x124C	0x3180    ADDS	R1, #128
;__Lib_MathDouble.c, 626 :: 		
0x124E	0xBF28    IT	CS
;__Lib_MathDouble.c, 627 :: 		
0x1250	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 628 :: 		
0x1252	0xF0010440  AND	R4, R1, #64
;__Lib_MathDouble.c, 629 :: 		
0x1256	0xEA580804  ORRS	R8, R8, R4, LSL #0
;__Lib_MathDouble.c, 630 :: 		
0x125A	0xBF08    IT	EQ
;__Lib_MathDouble.c, 631 :: 		
0x125C	0xF4217180  BICEQ	R1, R1, #256
;__Lib_MathDouble.c, 633 :: 		
__me_no_round:
;__Lib_MathDouble.c, 634 :: 		
0x1260	0x1C9B    ADDS	R3, R3, #2
;__Lib_MathDouble.c, 635 :: 		
0x1262	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 636 :: 		
0x1264	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 638 :: 		
0x1268	0xE015    BLE	__me_lab_end
;__Lib_MathDouble.c, 639 :: 		
0x126A	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 640 :: 		
0x126C	0xD20D    BCS	__me_ovfl
;__Lib_MathDouble.c, 642 :: 		
0x126E	0xF02101FF  BIC	R1, R1, #255
;__Lib_MathDouble.c, 643 :: 		
0x1272	0xEA4F0141  LSL	R1, R1, #1
;__Lib_MathDouble.c, 645 :: 		
0x1276	0xEA4F2051  LSR	R0, R1, #9
;__Lib_MathDouble.c, 646 :: 		
0x127A	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 647 :: 		
0x127E	0xEA4070C7  ORR	R0, R0, R7, LSL #31
;__Lib_MathDouble.c, 650 :: 		
0x1282	0xE008    B	__me_lab_end
;__Lib_MathDouble.c, 652 :: 		
__me_ovfl1:
0x1284	0x4610    MOV	R0, R2
;__Lib_MathDouble.c, 653 :: 		
__me_ovfl0:
0x1286	0xEA4F77D0  LSR	R7, R0, #31
;__Lib_MathDouble.c, 654 :: 		
__me_ovfl:
0x128A	0xEA4F77C7  LSL	R7, R7, #31
;__Lib_MathDouble.c, 655 :: 		
0x128E	0x20FF    MOVS	R0, #255
;__Lib_MathDouble.c, 656 :: 		
0x1290	0xEA4F50C0  LSL	R0, R0, #23
;__Lib_MathDouble.c, 657 :: 		
0x1294	0x4338    ORRS	R0, R7
;__Lib_MathDouble.c, 658 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 659 :: 		
0x1296	0xE8BD41FA  POP	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 661 :: 		
L_end__Sub_FP:
0x129A	0xB001    ADD	SP, SP, #4
0x129C	0x4770    BX	LR
; end of __Sub_FP
__Lib_Sprintf_fround:
;__Lib_Sprintf.c, 132 :: 		
; prec start address is: 0 (R0)
0x12A0	0xB081    SUB	SP, SP, #4
0x12A2	0xF8CDE000  STR	LR, [SP, #0]
0x12A6	0xFA5FF880  UXTB	R8, R0
; prec end address is: 0 (R0)
; prec start address is: 32 (R8)
;__Lib_Sprintf.c, 134 :: 		
0x12AA	0xF1B80F6E  CMP	R8, #110
0x12AE	0xD32C    BCC	L___Lib_Sprintf_fround0
;__Lib_Sprintf.c, 135 :: 		
0x12B0	0x2164    MOVS	R1, #100
0x12B2	0xFBB8F1F1  UDIV	R1, R8, R1
0x12B6	0xB2C9    UXTB	R1, R1
0x12B8	0x3112    ADDS	R1, #18
0x12BA	0xB209    SXTH	R1, R1
0x12BC	0x008A    LSLS	R2, R1, #2
0x12BE	0x4928    LDR	R1, [PC, #160]
0x12C0	0x1889    ADDS	R1, R1, R2
0x12C2	0x680A    LDR	R2, [R1, #0]
0x12C4	0xF04F507C  MOV	R0, #1056964608
0x12C8	0xF000FAB2  BL	__Mul_FP+0
0x12CC	0x2164    MOVS	R1, #100
0x12CE	0xFBB8F2F1  UDIV	R2, R8, R1
0x12D2	0xFB018212  MLS	R2, R1, R2, R8
0x12D6	0xB2D2    UXTB	R2, R2
0x12D8	0x210A    MOVS	R1, #10
0x12DA	0xFBB2F1F1  UDIV	R1, R2, R1
0x12DE	0xB2C9    UXTB	R1, R1
0x12E0	0x3109    ADDS	R1, #9
0x12E2	0xB209    SXTH	R1, R1
0x12E4	0x008A    LSLS	R2, R1, #2
0x12E6	0x491E    LDR	R1, [PC, #120]
0x12E8	0x1889    ADDS	R1, R1, R2
0x12EA	0x680A    LDR	R2, [R1, #0]
0x12EC	0xF000FAA0  BL	__Mul_FP+0
0x12F0	0x220A    MOVS	R2, #10
0x12F2	0xFBB8F1F2  UDIV	R1, R8, R2
0x12F6	0xFB028111  MLS	R1, R2, R1, R8
0x12FA	0xB2C9    UXTB	R1, R1
; prec end address is: 32 (R8)
0x12FC	0x008A    LSLS	R2, R1, #2
0x12FE	0x4918    LDR	R1, [PC, #96]
0x1300	0x1889    ADDS	R1, R1, R2
0x1302	0x680A    LDR	R2, [R1, #0]
0x1304	0xF000FA94  BL	__Mul_FP+0
0x1308	0xE026    B	L_end_fround
L___Lib_Sprintf_fround0:
;__Lib_Sprintf.c, 137 :: 		
; prec start address is: 32 (R8)
0x130A	0xF1B80F0A  CMP	R8, #10
0x130E	0xD91A    BLS	L___Lib_Sprintf_fround2
;__Lib_Sprintf.c, 138 :: 		
0x1310	0x210A    MOVS	R1, #10
0x1312	0xFBB8F1F1  UDIV	R1, R8, R1
0x1316	0xB2C9    UXTB	R1, R1
0x1318	0x3109    ADDS	R1, #9
0x131A	0xB209    SXTH	R1, R1
0x131C	0x008A    LSLS	R2, R1, #2
0x131E	0x4910    LDR	R1, [PC, #64]
0x1320	0x1889    ADDS	R1, R1, R2
0x1322	0x680A    LDR	R2, [R1, #0]
0x1324	0xF04F507C  MOV	R0, #1056964608
0x1328	0xF000FA82  BL	__Mul_FP+0
0x132C	0x220A    MOVS	R2, #10
0x132E	0xFBB8F1F2  UDIV	R1, R8, R2
0x1332	0xFB028111  MLS	R1, R2, R1, R8
0x1336	0xB2C9    UXTB	R1, R1
; prec end address is: 32 (R8)
0x1338	0x008A    LSLS	R2, R1, #2
0x133A	0x4909    LDR	R1, [PC, #36]
0x133C	0x1889    ADDS	R1, R1, R2
0x133E	0x680A    LDR	R2, [R1, #0]
0x1340	0xF000FA76  BL	__Mul_FP+0
0x1344	0xE008    B	L_end_fround
L___Lib_Sprintf_fround2:
;__Lib_Sprintf.c, 139 :: 		
; prec start address is: 32 (R8)
0x1346	0xEA4F0288  LSL	R2, R8, #2
; prec end address is: 32 (R8)
0x134A	0x4905    LDR	R1, [PC, #20]
0x134C	0x1889    ADDS	R1, R1, R2
0x134E	0x680A    LDR	R2, [R1, #0]
0x1350	0xF04F507C  MOV	R0, #1056964608
0x1354	0xF000FA6C  BL	__Mul_FP+0
;__Lib_Sprintf.c, 140 :: 		
L_end_fround:
0x1358	0xF8DDE000  LDR	LR, [SP, #0]
0x135C	0xB001    ADD	SP, SP, #4
0x135E	0x4770    BX	LR
0x1360	0xA3640000  	__Lib_Sprintf__npowers_+0
; end of __Lib_Sprintf_fround
___FillZeros:
;__Lib_System_105_107.c, 70 :: 		
0x4D54	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 72 :: 		
0x4D56	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 73 :: 		
0x4D5A	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 74 :: 		
0x4D5E	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 75 :: 		
0x4D62	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 76 :: 		
0x4D64	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 77 :: 		
0x4D68	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 78 :: 		
0x4D6A	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 79 :: 		
0x4D6C	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 80 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 81 :: 		
0x4D6E	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 82 :: 		
0x4D72	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 83 :: 		
0x4D76	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 84 :: 		
0x4D78	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 85 :: 		
0x4D7C	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 86 :: 		
0x4D7E	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 87 :: 		
0x4D80	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 88 :: 		
0x4D84	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 89 :: 		
0x4D88	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 90 :: 		
L_norep:
;__Lib_System_105_107.c, 92 :: 		
L_end___FillZeros:
0x4D8A	0xB001    ADD	SP, SP, #4
0x4D8C	0x4770    BX	LR
; end of ___FillZeros
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 391 :: 		
0x5444	0xB081    SUB	SP, SP, #4
0x5446	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 395 :: 		
; ulRCC_CR start address is: 8 (R2)
0x544A	0x4A4A    LDR	R2, [PC, #296]
;__Lib_System_105_107.c, 396 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x544C	0x4B4A    LDR	R3, [PC, #296]
;__Lib_System_105_107.c, 397 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x544E	0x4C4B    LDR	R4, [PC, #300]
;__Lib_System_105_107.c, 398 :: 		
; Fosc_kHz start address is: 20 (R5)
0x5450	0x4D4B    LDR	R5, [PC, #300]
;__Lib_System_105_107.c, 407 :: 		
0x5452	0xF00300F0  AND	R0, R3, #240
;__Lib_System_105_107.c, 408 :: 		
0x5456	0x0901    LSRS	R1, R0, #4
;__Lib_System_105_107.c, 409 :: 		
0x5458	0x484A    LDR	R0, [PC, #296]
0x545A	0x1840    ADDS	R0, R0, R1
0x545C	0x7800    LDRB	R0, [R0, #0]
; presc start address is: 0 (R0)
;__Lib_System_105_107.c, 411 :: 		
0x545E	0xFA05F100  LSL	R1, R5, R0
; Fosc_kHz end address is: 20 (R5)
; presc end address is: 0 (R0)
; SYS_clk start address is: 20 (R5)
0x5462	0x460D    MOV	R5, R1
;__Lib_System_105_107.c, 413 :: 		
0x5464	0xF64B3080  MOVW	R0, #48000
0x5468	0x4281    CMP	R1, R0
0x546A	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC234
; SYS_clk end address is: 20 (R5)
;__Lib_System_105_107.c, 414 :: 		
0x546C	0x4846    LDR	R0, [PC, #280]
0x546E	0x6800    LDR	R0, [R0, #0]
0x5470	0xF0400102  ORR	R1, R0, #2
0x5474	0x4844    LDR	R0, [PC, #272]
0x5476	0x6001    STR	R1, [R0, #0]
0x5478	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
L___Lib_System_105_107_InitialSetUpRCCRCC234:
;__Lib_System_105_107.c, 415 :: 		
; SYS_clk start address is: 20 (R5)
0x547A	0xF64550C0  MOVW	R0, #24000
0x547E	0x4285    CMP	R5, R0
0x5480	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC236
; SYS_clk end address is: 20 (R5)
;__Lib_System_105_107.c, 416 :: 		
0x5482	0x4841    LDR	R0, [PC, #260]
0x5484	0x6800    LDR	R0, [R0, #0]
0x5486	0xF0400101  ORR	R1, R0, #1
0x548A	0x483F    LDR	R0, [PC, #252]
0x548C	0x6001    STR	R1, [R0, #0]
0x548E	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC237
L___Lib_System_105_107_InitialSetUpRCCRCC236:
;__Lib_System_105_107.c, 418 :: 		
0x5490	0x483D    LDR	R0, [PC, #244]
0x5492	0x6801    LDR	R1, [R0, #0]
0x5494	0xF06F0007  MVN	R0, #7
0x5498	0x4001    ANDS	R1, R0
0x549A	0x483B    LDR	R0, [PC, #236]
0x549C	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC237:
L___Lib_System_105_107_InitialSetUpRCCRCC235:
;__Lib_System_105_107.c, 420 :: 		
0x549E	0xF7FFFC23  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 422 :: 		
0x54A2	0x483A    LDR	R0, [PC, #232]
0x54A4	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 423 :: 		
0x54A6	0x483A    LDR	R0, [PC, #232]
0x54A8	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 424 :: 		
0x54AA	0x483A    LDR	R0, [PC, #232]
0x54AC	0xEA020100  AND	R1, R2, R0, LSL #0
0x54B0	0x4839    LDR	R0, [PC, #228]
0x54B2	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 426 :: 		
0x54B4	0xF0020001  AND	R0, R2, #1
0x54B8	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x54BA	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 427 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x54BC	0x4836    LDR	R0, [PC, #216]
0x54BE	0x6800    LDR	R0, [R0, #0]
0x54C0	0xF0000002  AND	R0, R0, #2
0x54C4	0x2800    CMP	R0, #0
0x54C6	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC240
;__Lib_System_105_107.c, 428 :: 		
0x54C8	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
L___Lib_System_105_107_InitialSetUpRCCRCC240:
;__Lib_System_105_107.c, 429 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x54CA	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 426 :: 		
0x54CC	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 429 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x54CE	0xF4023080  AND	R0, R2, #65536
0x54D2	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x54D4	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 432 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x54D6	0x4830    LDR	R0, [PC, #192]
0x54D8	0x6800    LDR	R0, [R0, #0]
0x54DA	0xF4003000  AND	R0, R0, #131072
0x54DE	0x2800    CMP	R0, #0
0x54E0	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC243
;__Lib_System_105_107.c, 433 :: 		
0x54E2	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
L___Lib_System_105_107_InitialSetUpRCCRCC243:
;__Lib_System_105_107.c, 434 :: 		
; ulRCC_CR end address is: 8 (R2)
0x54E4	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 431 :: 		
0x54E6	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 434 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 436 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x54E8	0xF0025080  AND	R0, R2, #268435456
0x54EC	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC257
;__Lib_System_105_107.c, 437 :: 		
0x54EE	0x482A    LDR	R0, [PC, #168]
0x54F0	0x6800    LDR	R0, [R0, #0]
0x54F2	0xF0405180  ORR	R1, R0, #268435456
0x54F6	0x4828    LDR	R0, [PC, #160]
0x54F8	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 438 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x54FA	0x4827    LDR	R0, [PC, #156]
0x54FC	0x6800    LDR	R0, [R0, #0]
0x54FE	0xF0005000  AND	R0, R0, #536870912
0x5502	0x2800    CMP	R0, #0
0x5504	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC246
;__Lib_System_105_107.c, 439 :: 		
0x5506	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
L___Lib_System_105_107_InitialSetUpRCCRCC246:
;__Lib_System_105_107.c, 440 :: 		
; ulRCC_CR end address is: 8 (R2)
0x5508	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC244
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC257:
;__Lib_System_105_107.c, 436 :: 		
;__Lib_System_105_107.c, 440 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 442 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x550A	0xF0026080  AND	R0, R2, #67108864
0x550E	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC258
;__Lib_System_105_107.c, 443 :: 		
0x5510	0x4821    LDR	R0, [PC, #132]
0x5512	0x6800    LDR	R0, [R0, #0]
0x5514	0xF0406180  ORR	R1, R0, #67108864
0x5518	0x481F    LDR	R0, [PC, #124]
0x551A	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x551C	0x4611    MOV	R1, R2
0x551E	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 444 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x5520	0x481D    LDR	R0, [PC, #116]
0x5522	0x6800    LDR	R0, [R0, #0]
0x5524	0xF0006000  AND	R0, R0, #134217728
0x5528	0x2800    CMP	R0, #0
0x552A	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC249
;__Lib_System_105_107.c, 445 :: 		
0x552C	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
L___Lib_System_105_107_InitialSetUpRCCRCC249:
;__Lib_System_105_107.c, 446 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x552E	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC247
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC258:
;__Lib_System_105_107.c, 442 :: 		
0x5530	0x4611    MOV	R1, R2
0x5532	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 446 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 448 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x5534	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x5538	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC259
;__Lib_System_105_107.c, 449 :: 		
0x553A	0x4817    LDR	R0, [PC, #92]
0x553C	0x6800    LDR	R0, [R0, #0]
0x553E	0xF0407180  ORR	R1, R0, #16777216
0x5542	0x4815    LDR	R0, [PC, #84]
0x5544	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x5546	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 450 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC251:
; ulRCC_CFGR start address is: 4 (R1)
0x5548	0x4813    LDR	R0, [PC, #76]
0x554A	0x6800    LDR	R0, [R0, #0]
0x554C	0xF0007000  AND	R0, R0, #33554432
0x5550	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC252
;__Lib_System_105_107.c, 451 :: 		
0x5552	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC251
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 452 :: 		
0x5554	0x460A    MOV	R2, R1
0x5556	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC250
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC259:
;__Lib_System_105_107.c, 448 :: 		
;__Lib_System_105_107.c, 452 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC250:
;__Lib_System_105_107.c, 456 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
; ulRCC_CFGR start address is: 8 (R2)
0x5558	0x480C    LDR	R0, [PC, #48]
0x555A	0x6800    LDR	R0, [R0, #0]
0x555C	0xF000010C  AND	R1, R0, #12
0x5560	0x0090    LSLS	R0, R2, #2
0x5562	0xF000000C  AND	R0, R0, #12
0x5566	0x4281    CMP	R1, R0
0x5568	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC254
;__Lib_System_105_107.c, 457 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x556A	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC253
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 458 :: 		
L_end_InitialSetUpRCCRCC2:
0x556C	0xF8DDE000  LDR	LR, [SP, #0]
0x5570	0xB001    ADD	SP, SP, #4
0x5572	0x4770    BX	LR
0x5574	0x00810000  	#129
0x5578	0x00000000  	#0
0x557C	0x00000000  	#0
0x5580	0x22E00002  	#140000
0x5584	0xA4420000  	__Lib_System_105_107_APBAHBPrescTable+0
0x5588	0x20004002  	FLASH_ACR+0
0x558C	0x10044002  	RCC_CFGR+0
0x5590	0x102C4002  	RCC_CFGR2+0
0x5594	0xFFFF000F  	#1048575
0x5598	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 360 :: 		
0x4CE8	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 363 :: 		
0x4CEA	0x4815    LDR	R0, [PC, #84]
0x4CEC	0x6800    LDR	R0, [R0, #0]
0x4CEE	0xF0400101  ORR	R1, R0, #1
0x4CF2	0x4813    LDR	R0, [PC, #76]
0x4CF4	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 366 :: 		
0x4CF6	0x4913    LDR	R1, [PC, #76]
0x4CF8	0x4813    LDR	R0, [PC, #76]
0x4CFA	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 369 :: 		
0x4CFC	0x4810    LDR	R0, [PC, #64]
0x4CFE	0x6801    LDR	R1, [R0, #0]
0x4D00	0x4812    LDR	R0, [PC, #72]
0x4D02	0x4001    ANDS	R1, R0
0x4D04	0x480E    LDR	R0, [PC, #56]
0x4D06	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 372 :: 		
0x4D08	0x480D    LDR	R0, [PC, #52]
0x4D0A	0x6801    LDR	R1, [R0, #0]
0x4D0C	0xF46F2080  MVN	R0, #262144
0x4D10	0x4001    ANDS	R1, R0
0x4D12	0x480B    LDR	R0, [PC, #44]
0x4D14	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 375 :: 		
0x4D16	0x480C    LDR	R0, [PC, #48]
0x4D18	0x6801    LDR	R1, [R0, #0]
0x4D1A	0xF46F00FE  MVN	R0, #8323072
0x4D1E	0x4001    ANDS	R1, R0
0x4D20	0x4809    LDR	R0, [PC, #36]
0x4D22	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 378 :: 		
0x4D24	0x4806    LDR	R0, [PC, #24]
0x4D26	0x6801    LDR	R1, [R0, #0]
0x4D28	0xF06F50A0  MVN	R0, #335544320
0x4D2C	0x4001    ANDS	R1, R0
0x4D2E	0x4804    LDR	R0, [PC, #16]
0x4D30	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 381 :: 		
0x4D32	0xF04F0100  MOV	R1, #0
0x4D36	0x4806    LDR	R0, [PC, #24]
0x4D38	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 385 :: 		
L_end_SystemClockSetDefault:
0x4D3A	0xB001    ADD	SP, SP, #4
0x4D3C	0x4770    BX	LR
0x4D3E	0xBF00    NOP
0x4D40	0x10004002  	RCC_CR+0
0x4D44	0x0000F0FF  	#-251723776
0x4D48	0x10044002  	RCC_CFGR+0
0x4D4C	0xFFFFFEF6  	#-17367041
0x4D50	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 460 :: 		
0x5264	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 461 :: 		
0x5266	0x4902    LDR	R1, [PC, #8]
0x5268	0x4802    LDR	R0, [PC, #8]
0x526A	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 462 :: 		
L_end_InitialSetUpFosc:
0x526C	0xB001    ADD	SP, SP, #4
0x526E	0x4770    BX	LR
0x5270	0x22E00002  	#140000
0x5274	0x00402000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 311 :: 		
0x525C	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 312 :: 		
L___GenExcept30:
0x525E	0xE7FE    B	L___GenExcept30
;__Lib_System_105_107.c, 313 :: 		
L_end___GenExcept:
0x5260	0xB001    ADD	SP, SP, #4
0x5262	0x4770    BX	LR
; end of ___GenExcept
0xA460	0xB500    PUSH	(R14)
0xA462	0xF8DFB014  LDR	R11, [PC, #20]
0xA466	0xF8DFA014  LDR	R10, [PC, #20]
0xA46A	0xF8DFC014  LDR	R12, [PC, #20]
0xA46E	0xF7FAF8ED  BL	17996
0xA472	0xBD00    POP	(R15)
0xA474	0x4770    BX	LR
0xA476	0xBF00    NOP
0xA478	0x00002000  	#536870912
0xA47C	0x00102000  	#536870928
0xA480	0xA4320000  	#42034
0xA4E0	0xB500    PUSH	(R14)
0xA4E2	0xF8DFB010  LDR	R11, [PC, #16]
0xA4E6	0xF8DFA010  LDR	R10, [PC, #16]
0xA4EA	0xF7FAFC33  BL	19796
0xA4EE	0xBD00    POP	(R15)
0xA4F0	0x4770    BX	LR
0xA4F2	0xBF00    NOP
0xA4F4	0x00002000  	#536870912
0xA4F8	0x008C2000  	#536871052
;RF_Meter_example.c,403 :: _Tahoma15x16_Bold [4984]
0x559C	0x00200000 ;_Tahoma15x16_Bold+0
0x55A0	0x101000FF ;_Tahoma15x16_Bold+4
0x55A4	0x00038803 ;_Tahoma15x16_Bold+8
0x55A8	0x00039803 ;_Tahoma15x16_Bold+12
0x55AC	0x0003A805 ;_Tahoma15x16_Bold+16
0x55B0	0x0003B808 ;_Tahoma15x16_Bold+20
0x55B4	0x0003C807 ;_Tahoma15x16_Bold+24
0x55B8	0x0003D80D ;_Tahoma15x16_Bold+28
0x55BC	0x0003F80A ;_Tahoma15x16_Bold+32
0x55C0	0x00041803 ;_Tahoma15x16_Bold+36
0x55C4	0x00042805 ;_Tahoma15x16_Bold+40
0x55C8	0x00043805 ;_Tahoma15x16_Bold+44
0x55CC	0x00044807 ;_Tahoma15x16_Bold+48
0x55D0	0x00045809 ;_Tahoma15x16_Bold+52
0x55D4	0x00047803 ;_Tahoma15x16_Bold+56
0x55D8	0x00048805 ;_Tahoma15x16_Bold+60
0x55DC	0x00049803 ;_Tahoma15x16_Bold+64
0x55E0	0x0004A806 ;_Tahoma15x16_Bold+68
0x55E4	0x0004B807 ;_Tahoma15x16_Bold+72
0x55E8	0x0004C807 ;_Tahoma15x16_Bold+76
0x55EC	0x0004D807 ;_Tahoma15x16_Bold+80
0x55F0	0x0004E807 ;_Tahoma15x16_Bold+84
0x55F4	0x0004F807 ;_Tahoma15x16_Bold+88
0x55F8	0x00050807 ;_Tahoma15x16_Bold+92
0x55FC	0x00051807 ;_Tahoma15x16_Bold+96
0x5600	0x00052807 ;_Tahoma15x16_Bold+100
0x5604	0x00053807 ;_Tahoma15x16_Bold+104
0x5608	0x00054807 ;_Tahoma15x16_Bold+108
0x560C	0x00055803 ;_Tahoma15x16_Bold+112
0x5610	0x00056803 ;_Tahoma15x16_Bold+116
0x5614	0x00057809 ;_Tahoma15x16_Bold+120
0x5618	0x00059809 ;_Tahoma15x16_Bold+124
0x561C	0x0005B809 ;_Tahoma15x16_Bold+128
0x5620	0x0005D806 ;_Tahoma15x16_Bold+132
0x5624	0x0005E809 ;_Tahoma15x16_Bold+136
0x5628	0x00060809 ;_Tahoma15x16_Bold+140
0x562C	0x00062807 ;_Tahoma15x16_Bold+144
0x5630	0x00063807 ;_Tahoma15x16_Bold+148
0x5634	0x00064808 ;_Tahoma15x16_Bold+152
0x5638	0x00065806 ;_Tahoma15x16_Bold+156
0x563C	0x00066806 ;_Tahoma15x16_Bold+160
0x5640	0x00067807 ;_Tahoma15x16_Bold+164
0x5644	0x00068808 ;_Tahoma15x16_Bold+168
0x5648	0x00069804 ;_Tahoma15x16_Bold+172
0x564C	0x0006A805 ;_Tahoma15x16_Bold+176
0x5650	0x0006B807 ;_Tahoma15x16_Bold+180
0x5654	0x0006C806 ;_Tahoma15x16_Bold+184
0x5658	0x0006D80A ;_Tahoma15x16_Bold+188
0x565C	0x0006F807 ;_Tahoma15x16_Bold+192
0x5660	0x00070808 ;_Tahoma15x16_Bold+196
0x5664	0x00071807 ;_Tahoma15x16_Bold+200
0x5668	0x00072808 ;_Tahoma15x16_Bold+204
0x566C	0x00073808 ;_Tahoma15x16_Bold+208
0x5670	0x00074807 ;_Tahoma15x16_Bold+212
0x5674	0x00075806 ;_Tahoma15x16_Bold+216
0x5678	0x00076807 ;_Tahoma15x16_Bold+220
0x567C	0x00077808 ;_Tahoma15x16_Bold+224
0x5680	0x0007880C ;_Tahoma15x16_Bold+228
0x5684	0x0007A808 ;_Tahoma15x16_Bold+232
0x5688	0x0007B808 ;_Tahoma15x16_Bold+236
0x568C	0x0007C806 ;_Tahoma15x16_Bold+240
0x5690	0x0007D805 ;_Tahoma15x16_Bold+244
0x5694	0x0007E806 ;_Tahoma15x16_Bold+248
0x5698	0x0007F805 ;_Tahoma15x16_Bold+252
0x569C	0x00080809 ;_Tahoma15x16_Bold+256
0x56A0	0x00082808 ;_Tahoma15x16_Bold+260
0x56A4	0x00083805 ;_Tahoma15x16_Bold+264
0x56A8	0x00084807 ;_Tahoma15x16_Bold+268
0x56AC	0x00085807 ;_Tahoma15x16_Bold+272
0x56B0	0x00086806 ;_Tahoma15x16_Bold+276
0x56B4	0x00087807 ;_Tahoma15x16_Bold+280
0x56B8	0x00088807 ;_Tahoma15x16_Bold+284
0x56BC	0x00089805 ;_Tahoma15x16_Bold+288
0x56C0	0x0008A807 ;_Tahoma15x16_Bold+292
0x56C4	0x0008B807 ;_Tahoma15x16_Bold+296
0x56C8	0x0008C802 ;_Tahoma15x16_Bold+300
0x56CC	0x0008D803 ;_Tahoma15x16_Bold+304
0x56D0	0x0008E806 ;_Tahoma15x16_Bold+308
0x56D4	0x0008F802 ;_Tahoma15x16_Bold+312
0x56D8	0x0009080A ;_Tahoma15x16_Bold+316
0x56DC	0x00092807 ;_Tahoma15x16_Bold+320
0x56E0	0x00093807 ;_Tahoma15x16_Bold+324
0x56E4	0x00094807 ;_Tahoma15x16_Bold+328
0x56E8	0x00095807 ;_Tahoma15x16_Bold+332
0x56EC	0x00096805 ;_Tahoma15x16_Bold+336
0x56F0	0x00097806 ;_Tahoma15x16_Bold+340
0x56F4	0x00098805 ;_Tahoma15x16_Bold+344
0x56F8	0x00099807 ;_Tahoma15x16_Bold+348
0x56FC	0x0009A807 ;_Tahoma15x16_Bold+352
0x5700	0x0009B80A ;_Tahoma15x16_Bold+356
0x5704	0x0009D806 ;_Tahoma15x16_Bold+360
0x5708	0x0009E807 ;_Tahoma15x16_Bold+364
0x570C	0x0009F806 ;_Tahoma15x16_Bold+368
0x5710	0x000A0806 ;_Tahoma15x16_Bold+372
0x5714	0x000A1804 ;_Tahoma15x16_Bold+376
0x5718	0x000A2806 ;_Tahoma15x16_Bold+380
0x571C	0x000A380A ;_Tahoma15x16_Bold+384
0x5720	0x000A5804 ;_Tahoma15x16_Bold+388
0x5724	0x000A6801 ;_Tahoma15x16_Bold+392
0x5728	0x000A7801 ;_Tahoma15x16_Bold+396
0x572C	0x000A8801 ;_Tahoma15x16_Bold+400
0x5730	0x000A9801 ;_Tahoma15x16_Bold+404
0x5734	0x000AA801 ;_Tahoma15x16_Bold+408
0x5738	0x000AB801 ;_Tahoma15x16_Bold+412
0x573C	0x000AC801 ;_Tahoma15x16_Bold+416
0x5740	0x000AD801 ;_Tahoma15x16_Bold+420
0x5744	0x000AE801 ;_Tahoma15x16_Bold+424
0x5748	0x000AF801 ;_Tahoma15x16_Bold+428
0x574C	0x000B0801 ;_Tahoma15x16_Bold+432
0x5750	0x000B1801 ;_Tahoma15x16_Bold+436
0x5754	0x000B2801 ;_Tahoma15x16_Bold+440
0x5758	0x000B3801 ;_Tahoma15x16_Bold+444
0x575C	0x000B4801 ;_Tahoma15x16_Bold+448
0x5760	0x000B5801 ;_Tahoma15x16_Bold+452
0x5764	0x000B6801 ;_Tahoma15x16_Bold+456
0x5768	0x000B7801 ;_Tahoma15x16_Bold+460
0x576C	0x000B8801 ;_Tahoma15x16_Bold+464
0x5770	0x000B9801 ;_Tahoma15x16_Bold+468
0x5774	0x000BA801 ;_Tahoma15x16_Bold+472
0x5778	0x000BB801 ;_Tahoma15x16_Bold+476
0x577C	0x000BC801 ;_Tahoma15x16_Bold+480
0x5780	0x000BD801 ;_Tahoma15x16_Bold+484
0x5784	0x000BE801 ;_Tahoma15x16_Bold+488
0x5788	0x000BF801 ;_Tahoma15x16_Bold+492
0x578C	0x000C0801 ;_Tahoma15x16_Bold+496
0x5790	0x000C1801 ;_Tahoma15x16_Bold+500
0x5794	0x000C2801 ;_Tahoma15x16_Bold+504
0x5798	0x000C3801 ;_Tahoma15x16_Bold+508
0x579C	0x000C4801 ;_Tahoma15x16_Bold+512
0x57A0	0x000C5801 ;_Tahoma15x16_Bold+516
0x57A4	0x000C6801 ;_Tahoma15x16_Bold+520
0x57A8	0x000C7803 ;_Tahoma15x16_Bold+524
0x57AC	0x000C8807 ;_Tahoma15x16_Bold+528
0x57B0	0x000C9807 ;_Tahoma15x16_Bold+532
0x57B4	0x000CA807 ;_Tahoma15x16_Bold+536
0x57B8	0x000CB807 ;_Tahoma15x16_Bold+540
0x57BC	0x000CC804 ;_Tahoma15x16_Bold+544
0x57C0	0x000CD807 ;_Tahoma15x16_Bold+548
0x57C4	0x000CE806 ;_Tahoma15x16_Bold+552
0x57C8	0x000CF80B ;_Tahoma15x16_Bold+556
0x57CC	0x000D1806 ;_Tahoma15x16_Bold+560
0x57D0	0x000D2808 ;_Tahoma15x16_Bold+564
0x57D4	0x000D3809 ;_Tahoma15x16_Bold+568
0x57D8	0x000D5805 ;_Tahoma15x16_Bold+572
0x57DC	0x000D680B ;_Tahoma15x16_Bold+576
0x57E0	0x000D8808 ;_Tahoma15x16_Bold+580
0x57E4	0x000D9806 ;_Tahoma15x16_Bold+584
0x57E8	0x000DA809 ;_Tahoma15x16_Bold+588
0x57EC	0x000DC806 ;_Tahoma15x16_Bold+592
0x57F0	0x000DD806 ;_Tahoma15x16_Bold+596
0x57F4	0x000DE805 ;_Tahoma15x16_Bold+600
0x57F8	0x000DF807 ;_Tahoma15x16_Bold+604
0x57FC	0x000E0807 ;_Tahoma15x16_Bold+608
0x5800	0x000E1803 ;_Tahoma15x16_Bold+612
0x5804	0x000E2805 ;_Tahoma15x16_Bold+616
0x5808	0x000E3806 ;_Tahoma15x16_Bold+620
0x580C	0x000E4806 ;_Tahoma15x16_Bold+624
0x5810	0x000E5808 ;_Tahoma15x16_Bold+628
0x5814	0x000E680E ;_Tahoma15x16_Bold+632
0x5818	0x000E880E ;_Tahoma15x16_Bold+636
0x581C	0x000EA80E ;_Tahoma15x16_Bold+640
0x5820	0x000EC806 ;_Tahoma15x16_Bold+644
0x5824	0x000ED809 ;_Tahoma15x16_Bold+648
0x5828	0x000EF809 ;_Tahoma15x16_Bold+652
0x582C	0x000F1809 ;_Tahoma15x16_Bold+656
0x5830	0x000F3809 ;_Tahoma15x16_Bold+660
0x5834	0x000F5809 ;_Tahoma15x16_Bold+664
0x5838	0x000F7809 ;_Tahoma15x16_Bold+668
0x583C	0x000F980C ;_Tahoma15x16_Bold+672
0x5840	0x000FB807 ;_Tahoma15x16_Bold+676
0x5844	0x000FC806 ;_Tahoma15x16_Bold+680
0x5848	0x000FD806 ;_Tahoma15x16_Bold+684
0x584C	0x000FE806 ;_Tahoma15x16_Bold+688
0x5850	0x000FF806 ;_Tahoma15x16_Bold+692
0x5854	0x00100804 ;_Tahoma15x16_Bold+696
0x5858	0x00101804 ;_Tahoma15x16_Bold+700
0x585C	0x00102805 ;_Tahoma15x16_Bold+704
0x5860	0x00103805 ;_Tahoma15x16_Bold+708
0x5864	0x00104809 ;_Tahoma15x16_Bold+712
0x5868	0x00106807 ;_Tahoma15x16_Bold+716
0x586C	0x00107808 ;_Tahoma15x16_Bold+720
0x5870	0x00108808 ;_Tahoma15x16_Bold+724
0x5874	0x00109808 ;_Tahoma15x16_Bold+728
0x5878	0x0010A808 ;_Tahoma15x16_Bold+732
0x587C	0x0010B808 ;_Tahoma15x16_Bold+736
0x5880	0x0010C808 ;_Tahoma15x16_Bold+740
0x5884	0x0010D808 ;_Tahoma15x16_Bold+744
0x5888	0x0010E807 ;_Tahoma15x16_Bold+748
0x588C	0x0010F807 ;_Tahoma15x16_Bold+752
0x5890	0x00110807 ;_Tahoma15x16_Bold+756
0x5894	0x00111807 ;_Tahoma15x16_Bold+760
0x5898	0x00112808 ;_Tahoma15x16_Bold+764
0x589C	0x00113808 ;_Tahoma15x16_Bold+768
0x58A0	0x00114807 ;_Tahoma15x16_Bold+772
0x58A4	0x00115807 ;_Tahoma15x16_Bold+776
0x58A8	0x00116807 ;_Tahoma15x16_Bold+780
0x58AC	0x00117807 ;_Tahoma15x16_Bold+784
0x58B0	0x00118807 ;_Tahoma15x16_Bold+788
0x58B4	0x00119807 ;_Tahoma15x16_Bold+792
0x58B8	0x0011A807 ;_Tahoma15x16_Bold+796
0x58BC	0x0011B80B ;_Tahoma15x16_Bold+800
0x58C0	0x0011D806 ;_Tahoma15x16_Bold+804
0x58C4	0x0011E807 ;_Tahoma15x16_Bold+808
0x58C8	0x0011F807 ;_Tahoma15x16_Bold+812
0x58CC	0x00120807 ;_Tahoma15x16_Bold+816
0x58D0	0x00121807 ;_Tahoma15x16_Bold+820
0x58D4	0x00122802 ;_Tahoma15x16_Bold+824
0x58D8	0x00123803 ;_Tahoma15x16_Bold+828
0x58DC	0x00124803 ;_Tahoma15x16_Bold+832
0x58E0	0x00125804 ;_Tahoma15x16_Bold+836
0x58E4	0x00126807 ;_Tahoma15x16_Bold+840
0x58E8	0x00127807 ;_Tahoma15x16_Bold+844
0x58EC	0x00128807 ;_Tahoma15x16_Bold+848
0x58F0	0x00129807 ;_Tahoma15x16_Bold+852
0x58F4	0x0012A807 ;_Tahoma15x16_Bold+856
0x58F8	0x0012B807 ;_Tahoma15x16_Bold+860
0x58FC	0x0012C807 ;_Tahoma15x16_Bold+864
0x5900	0x0012D809 ;_Tahoma15x16_Bold+868
0x5904	0x0012F807 ;_Tahoma15x16_Bold+872
0x5908	0x00130807 ;_Tahoma15x16_Bold+876
0x590C	0x00131807 ;_Tahoma15x16_Bold+880
0x5910	0x00132807 ;_Tahoma15x16_Bold+884
0x5914	0x00133807 ;_Tahoma15x16_Bold+888
0x5918	0x00134807 ;_Tahoma15x16_Bold+892
0x591C	0x00135807 ;_Tahoma15x16_Bold+896
0x5920	0x00136807 ;_Tahoma15x16_Bold+900
0x5924	0x00000000 ;_Tahoma15x16_Bold+904
0x5928	0x00000000 ;_Tahoma15x16_Bold+908
0x592C	0x00000000 ;_Tahoma15x16_Bold+912
0x5930	0x00000000 ;_Tahoma15x16_Bold+916
0x5934	0x00000000 ;_Tahoma15x16_Bold+920
0x5938	0x06060606 ;_Tahoma15x16_Bold+924
0x593C	0x06000606 ;_Tahoma15x16_Bold+928
0x5940	0x00000006 ;_Tahoma15x16_Bold+932
0x5944	0x1B000000 ;_Tahoma15x16_Bold+936
0x5948	0x001B1B1B ;_Tahoma15x16_Bold+940
0x594C	0x00000000 ;_Tahoma15x16_Bold+944
0x5950	0x00000000 ;_Tahoma15x16_Bold+948
0x5954	0x00000000 ;_Tahoma15x16_Bold+952
0x5958	0xFEFE4848 ;_Tahoma15x16_Bold+956
0x595C	0x127F7F24 ;_Tahoma15x16_Bold+960
0x5960	0x00000012 ;_Tahoma15x16_Bold+964
0x5964	0x08080000 ;_Tahoma15x16_Bold+968
0x5968	0x0B0B4B3E ;_Tahoma15x16_Bold+972
0x596C	0x6968683E ;_Tahoma15x16_Bold+976
0x5970	0x0008083E ;_Tahoma15x16_Bold+980
0x5974	0x00000000 ;_Tahoma15x16_Bold+984
0x5978	0x00000000 ;_Tahoma15x16_Bold+988
0x597C	0x0233001E ;_Tahoma15x16_Bold+992
0x5980	0x00B30133 ;_Tahoma15x16_Bold+996
0x5984	0x19A00F5E ;_Tahoma15x16_Bold+1000
0x5988	0x19881990 ;_Tahoma15x16_Bold+1004
0x598C	0x00000F00 ;_Tahoma15x16_Bold+1008
0x5990	0x00000000 ;_Tahoma15x16_Bold+1012
0x5994	0x00000000 ;_Tahoma15x16_Bold+1016
0x5998	0x00000000 ;_Tahoma15x16_Bold+1020
0x599C	0x0066003C ;_Tahoma15x16_Bold+1024
0x59A0	0x00660066 ;_Tahoma15x16_Bold+1028
0x59A4	0x0366033C ;_Tahoma15x16_Bold+1032
0x59A8	0x00C601C6 ;_Tahoma15x16_Bold+1036
0x59AC	0x000003BC ;_Tahoma15x16_Bold+1040
0x59B0	0x00000000 ;_Tahoma15x16_Bold+1044
0x59B4	0x06000000 ;_Tahoma15x16_Bold+1048
0x59B8	0x00060606 ;_Tahoma15x16_Bold+1052
0x59BC	0x00000000 ;_Tahoma15x16_Bold+1056
0x59C0	0x00000000 ;_Tahoma15x16_Bold+1060
0x59C4	0x18000000 ;_Tahoma15x16_Bold+1064
0x59C8	0x06060C0C ;_Tahoma15x16_Bold+1068
0x59CC	0x06060606 ;_Tahoma15x16_Bold+1072
0x59D0	0x180C0C06 ;_Tahoma15x16_Bold+1076
0x59D4	0x06000000 ;_Tahoma15x16_Bold+1080
0x59D8	0x18180C0C ;_Tahoma15x16_Bold+1084
0x59DC	0x18181818 ;_Tahoma15x16_Bold+1088
0x59E0	0x060C0C18 ;_Tahoma15x16_Bold+1092
0x59E4	0x18000000 ;_Tahoma15x16_Bold+1096
0x59E8	0x185A3C5A ;_Tahoma15x16_Bold+1100
0x59EC	0x00000000 ;_Tahoma15x16_Bold+1104
0x59F0	0x00000000 ;_Tahoma15x16_Bold+1108
0x59F4	0x00000000 ;_Tahoma15x16_Bold+1112
0x59F8	0x00000000 ;_Tahoma15x16_Bold+1116
0x59FC	0x00200000 ;_Tahoma15x16_Bold+1120
0x5A00	0x00200020 ;_Tahoma15x16_Bold+1124
0x5A04	0x002001FC ;_Tahoma15x16_Bold+1128
0x5A08	0x00200020 ;_Tahoma15x16_Bold+1132
0x5A0C	0x00000000 ;_Tahoma15x16_Bold+1136
0x5A10	0x00000000 ;_Tahoma15x16_Bold+1140
0x5A14	0x00000000 ;_Tahoma15x16_Bold+1144
0x5A18	0x00000000 ;_Tahoma15x16_Bold+1148
0x5A1C	0x06000000 ;_Tahoma15x16_Bold+1152
0x5A20	0x00030306 ;_Tahoma15x16_Bold+1156
0x5A24	0x00000000 ;_Tahoma15x16_Bold+1160
0x5A28	0x00000000 ;_Tahoma15x16_Bold+1164
0x5A2C	0x0000001F ;_Tahoma15x16_Bold+1168
0x5A30	0x00000000 ;_Tahoma15x16_Bold+1172
0x5A34	0x00000000 ;_Tahoma15x16_Bold+1176
0x5A38	0x00000000 ;_Tahoma15x16_Bold+1180
0x5A3C	0x06000000 ;_Tahoma15x16_Bold+1184
0x5A40	0x00000006 ;_Tahoma15x16_Bold+1188
0x5A44	0x20000000 ;_Tahoma15x16_Bold+1192
0x5A48	0x08101020 ;_Tahoma15x16_Bold+1196
0x5A4C	0x02040408 ;_Tahoma15x16_Bold+1200
0x5A50	0x00010102 ;_Tahoma15x16_Bold+1204
0x5A54	0x00000000 ;_Tahoma15x16_Bold+1208
0x5A58	0x6363633E ;_Tahoma15x16_Bold+1212
0x5A5C	0x63636363 ;_Tahoma15x16_Bold+1216
0x5A60	0x0000003E ;_Tahoma15x16_Bold+1220
0x5A64	0x00000000 ;_Tahoma15x16_Bold+1224
0x5A68	0x18181E18 ;_Tahoma15x16_Bold+1228
0x5A6C	0x18181818 ;_Tahoma15x16_Bold+1232
0x5A70	0x0000007E ;_Tahoma15x16_Bold+1236
0x5A74	0x00000000 ;_Tahoma15x16_Bold+1240
0x5A78	0x6061613E ;_Tahoma15x16_Bold+1244
0x5A7C	0x060C1830 ;_Tahoma15x16_Bold+1248
0x5A80	0x0000007F ;_Tahoma15x16_Bold+1252
0x5A84	0x00000000 ;_Tahoma15x16_Bold+1256
0x5A88	0x6060613E ;_Tahoma15x16_Bold+1260
0x5A8C	0x6160603C ;_Tahoma15x16_Bold+1264
0x5A90	0x0000003E ;_Tahoma15x16_Bold+1268
0x5A94	0x00000000 ;_Tahoma15x16_Bold+1272
0x5A98	0x32343830 ;_Tahoma15x16_Bold+1276
0x5A9C	0x30307F31 ;_Tahoma15x16_Bold+1280
0x5AA0	0x00000030 ;_Tahoma15x16_Bold+1284
0x5AA4	0x00000000 ;_Tahoma15x16_Bold+1288
0x5AA8	0x3E06067E ;_Tahoma15x16_Bold+1292
0x5AAC	0x61606060 ;_Tahoma15x16_Bold+1296
0x5AB0	0x0000003E ;_Tahoma15x16_Bold+1300
0x5AB4	0x00000000 ;_Tahoma15x16_Bold+1304
0x5AB8	0x3F03063C ;_Tahoma15x16_Bold+1308
0x5ABC	0x63636363 ;_Tahoma15x16_Bold+1312
0x5AC0	0x0000003E ;_Tahoma15x16_Bold+1316
0x5AC4	0x00000000 ;_Tahoma15x16_Bold+1320
0x5AC8	0x3030607F ;_Tahoma15x16_Bold+1324
0x5ACC	0x0C0C1818 ;_Tahoma15x16_Bold+1328
0x5AD0	0x0000000C ;_Tahoma15x16_Bold+1332
0x5AD4	0x00000000 ;_Tahoma15x16_Bold+1336
0x5AD8	0x6363633E ;_Tahoma15x16_Bold+1340
0x5ADC	0x6363633E ;_Tahoma15x16_Bold+1344
0x5AE0	0x0000003E ;_Tahoma15x16_Bold+1348
0x5AE4	0x00000000 ;_Tahoma15x16_Bold+1352
0x5AE8	0x6363633E ;_Tahoma15x16_Bold+1356
0x5AEC	0x30607E63 ;_Tahoma15x16_Bold+1360
0x5AF0	0x0000001E ;_Tahoma15x16_Bold+1364
0x5AF4	0x00000000 ;_Tahoma15x16_Bold+1368
0x5AF8	0x06060000 ;_Tahoma15x16_Bold+1372
0x5AFC	0x06000000 ;_Tahoma15x16_Bold+1376
0x5B00	0x00000006 ;_Tahoma15x16_Bold+1380
0x5B04	0x00000000 ;_Tahoma15x16_Bold+1384
0x5B08	0x06060000 ;_Tahoma15x16_Bold+1388
0x5B0C	0x06000000 ;_Tahoma15x16_Bold+1392
0x5B10	0x00030306 ;_Tahoma15x16_Bold+1396
0x5B14	0x00000000 ;_Tahoma15x16_Bold+1400
0x5B18	0x00000000 ;_Tahoma15x16_Bold+1404
0x5B1C	0x01800000 ;_Tahoma15x16_Bold+1408
0x5B20	0x00180060 ;_Tahoma15x16_Bold+1412
0x5B24	0x00060006 ;_Tahoma15x16_Bold+1416
0x5B28	0x00600018 ;_Tahoma15x16_Bold+1420
0x5B2C	0x00000180 ;_Tahoma15x16_Bold+1424
0x5B30	0x00000000 ;_Tahoma15x16_Bold+1428
0x5B34	0x00000000 ;_Tahoma15x16_Bold+1432
0x5B38	0x00000000 ;_Tahoma15x16_Bold+1436
0x5B3C	0x00000000 ;_Tahoma15x16_Bold+1440
0x5B40	0x000001FE ;_Tahoma15x16_Bold+1444
0x5B44	0x01FE0000 ;_Tahoma15x16_Bold+1448
0x5B48	0x00000000 ;_Tahoma15x16_Bold+1452
0x5B4C	0x00000000 ;_Tahoma15x16_Bold+1456
0x5B50	0x00000000 ;_Tahoma15x16_Bold+1460
0x5B54	0x00000000 ;_Tahoma15x16_Bold+1464
0x5B58	0x00000000 ;_Tahoma15x16_Bold+1468
0x5B5C	0x00060000 ;_Tahoma15x16_Bold+1472
0x5B60	0x00600018 ;_Tahoma15x16_Bold+1476
0x5B64	0x01800180 ;_Tahoma15x16_Bold+1480
0x5B68	0x00180060 ;_Tahoma15x16_Bold+1484
0x5B6C	0x00000006 ;_Tahoma15x16_Bold+1488
0x5B70	0x00000000 ;_Tahoma15x16_Bold+1492
0x5B74	0x00000000 ;_Tahoma15x16_Bold+1496
0x5B78	0x1830311E ;_Tahoma15x16_Bold+1500
0x5B7C	0x0C000C0C ;_Tahoma15x16_Bold+1504
0x5B80	0x0000000C ;_Tahoma15x16_Bold+1508
0x5B84	0x00000000 ;_Tahoma15x16_Bold+1512
0x5B88	0x00000000 ;_Tahoma15x16_Bold+1516
0x5B8C	0x0082007C ;_Tahoma15x16_Bold+1520
0x5B90	0x016D0179 ;_Tahoma15x16_Bold+1524
0x5B94	0x016D016D ;_Tahoma15x16_Bold+1528
0x5B98	0x00D9016D ;_Tahoma15x16_Bold+1532
0x5B9C	0x00FC0002 ;_Tahoma15x16_Bold+1536
0x5BA0	0x00000000 ;_Tahoma15x16_Bold+1540
0x5BA4	0x00000000 ;_Tahoma15x16_Bold+1544
0x5BA8	0x00000000 ;_Tahoma15x16_Bold+1548
0x5BAC	0x00380038 ;_Tahoma15x16_Bold+1552
0x5BB0	0x006C006C ;_Tahoma15x16_Bold+1556
0x5BB4	0x00FE00C6 ;_Tahoma15x16_Bold+1560
0x5BB8	0x018300C6 ;_Tahoma15x16_Bold+1564
0x5BBC	0x00000183 ;_Tahoma15x16_Bold+1568
0x5BC0	0x00000000 ;_Tahoma15x16_Bold+1572
0x5BC4	0x00000000 ;_Tahoma15x16_Bold+1576
0x5BC8	0x6363633F ;_Tahoma15x16_Bold+1580
0x5BCC	0x6363633F ;_Tahoma15x16_Bold+1584
0x5BD0	0x0000003F ;_Tahoma15x16_Bold+1588
0x5BD4	0x00000000 ;_Tahoma15x16_Bold+1592
0x5BD8	0x0343433E ;_Tahoma15x16_Bold+1596
0x5BDC	0x43430303 ;_Tahoma15x16_Bold+1600
0x5BE0	0x0000003E ;_Tahoma15x16_Bold+1604
0x5BE4	0x00000000 ;_Tahoma15x16_Bold+1608
0x5BE8	0xC3C3633F ;_Tahoma15x16_Bold+1612
0x5BEC	0x63C3C3C3 ;_Tahoma15x16_Bold+1616
0x5BF0	0x0000003F ;_Tahoma15x16_Bold+1620
0x5BF4	0x00000000 ;_Tahoma15x16_Bold+1624
0x5BF8	0x0303033F ;_Tahoma15x16_Bold+1628
0x5BFC	0x0303031F ;_Tahoma15x16_Bold+1632
0x5C00	0x0000003F ;_Tahoma15x16_Bold+1636
0x5C04	0x00000000 ;_Tahoma15x16_Bold+1640
0x5C08	0x0303033F ;_Tahoma15x16_Bold+1644
0x5C0C	0x0303031F ;_Tahoma15x16_Bold+1648
0x5C10	0x00000003 ;_Tahoma15x16_Bold+1652
0x5C14	0x00000000 ;_Tahoma15x16_Bold+1656
0x5C18	0x0343433E ;_Tahoma15x16_Bold+1660
0x5C1C	0x63636373 ;_Tahoma15x16_Bold+1664
0x5C20	0x0000007E ;_Tahoma15x16_Bold+1668
0x5C24	0x00000000 ;_Tahoma15x16_Bold+1672
0x5C28	0xC3C3C3C3 ;_Tahoma15x16_Bold+1676
0x5C2C	0xC3C3C3FF ;_Tahoma15x16_Bold+1680
0x5C30	0x000000C3 ;_Tahoma15x16_Bold+1684
0x5C34	0x00000000 ;_Tahoma15x16_Bold+1688
0x5C38	0x0606060F ;_Tahoma15x16_Bold+1692
0x5C3C	0x06060606 ;_Tahoma15x16_Bold+1696
0x5C40	0x0000000F ;_Tahoma15x16_Bold+1700
0x5C44	0x00000000 ;_Tahoma15x16_Bold+1704
0x5C48	0x1818181E ;_Tahoma15x16_Bold+1708
0x5C4C	0x18181818 ;_Tahoma15x16_Bold+1712
0x5C50	0x0000000F ;_Tahoma15x16_Bold+1716
0x5C54	0x00000000 ;_Tahoma15x16_Bold+1720
0x5C58	0x0F1B3363 ;_Tahoma15x16_Bold+1724
0x5C5C	0x331B0F07 ;_Tahoma15x16_Bold+1728
0x5C60	0x00000063 ;_Tahoma15x16_Bold+1732
0x5C64	0x00000000 ;_Tahoma15x16_Bold+1736
0x5C68	0x03030303 ;_Tahoma15x16_Bold+1740
0x5C6C	0x03030303 ;_Tahoma15x16_Bold+1744
0x5C70	0x0000003F ;_Tahoma15x16_Bold+1748
0x5C74	0x00000000 ;_Tahoma15x16_Bold+1752
0x5C78	0x00000000 ;_Tahoma15x16_Bold+1756
0x5C7C	0x03870387 ;_Tahoma15x16_Bold+1760
0x5C80	0x034D034D ;_Tahoma15x16_Bold+1764
0x5C84	0x03390339 ;_Tahoma15x16_Bold+1768
0x5C88	0x03110311 ;_Tahoma15x16_Bold+1772
0x5C8C	0x00000301 ;_Tahoma15x16_Bold+1776
0x5C90	0x00000000 ;_Tahoma15x16_Bold+1780
0x5C94	0x00000000 ;_Tahoma15x16_Bold+1784
0x5C98	0x4D4D4747 ;_Tahoma15x16_Bold+1788
0x5C9C	0x71715959 ;_Tahoma15x16_Bold+1792
0x5CA0	0x00000061 ;_Tahoma15x16_Bold+1796
0x5CA4	0x00000000 ;_Tahoma15x16_Bold+1800
0x5CA8	0xC3C3C37E ;_Tahoma15x16_Bold+1804
0x5CAC	0xC3C3C3C3 ;_Tahoma15x16_Bold+1808
0x5CB0	0x0000007E ;_Tahoma15x16_Bold+1812
0x5CB4	0x00000000 ;_Tahoma15x16_Bold+1816
0x5CB8	0x6363633F ;_Tahoma15x16_Bold+1820
0x5CBC	0x03033F63 ;_Tahoma15x16_Bold+1824
0x5CC0	0x00000003 ;_Tahoma15x16_Bold+1828
0x5CC4	0x00000000 ;_Tahoma15x16_Bold+1832
0x5CC8	0xC3C3C37E ;_Tahoma15x16_Bold+1836
0x5CCC	0xC3C3C3C3 ;_Tahoma15x16_Bold+1840
0x5CD0	0x00C0607E ;_Tahoma15x16_Bold+1844
0x5CD4	0x00000000 ;_Tahoma15x16_Bold+1848
0x5CD8	0x6363633F ;_Tahoma15x16_Bold+1852
0x5CDC	0x63331B3F ;_Tahoma15x16_Bold+1856
0x5CE0	0x000000C3 ;_Tahoma15x16_Bold+1860
0x5CE4	0x00000000 ;_Tahoma15x16_Bold+1864
0x5CE8	0x0343433E ;_Tahoma15x16_Bold+1868
0x5CEC	0x6161603E ;_Tahoma15x16_Bold+1872
0x5CF0	0x0000003E ;_Tahoma15x16_Bold+1876
0x5CF4	0x00000000 ;_Tahoma15x16_Bold+1880
0x5CF8	0x0C0C0C3F ;_Tahoma15x16_Bold+1884
0x5CFC	0x0C0C0C0C ;_Tahoma15x16_Bold+1888
0x5D00	0x0000000C ;_Tahoma15x16_Bold+1892
0x5D04	0x00000000 ;_Tahoma15x16_Bold+1896
0x5D08	0x63636363 ;_Tahoma15x16_Bold+1900
0x5D0C	0x63636363 ;_Tahoma15x16_Bold+1904
0x5D10	0x0000003E ;_Tahoma15x16_Bold+1908
0x5D14	0x00000000 ;_Tahoma15x16_Bold+1912
0x5D18	0x66C3C3C3 ;_Tahoma15x16_Bold+1916
0x5D1C	0x183C3C66 ;_Tahoma15x16_Bold+1920
0x5D20	0x00000018 ;_Tahoma15x16_Bold+1924
0x5D24	0x00000000 ;_Tahoma15x16_Bold+1928
0x5D28	0x00000000 ;_Tahoma15x16_Bold+1932
0x5D2C	0x0C630C63 ;_Tahoma15x16_Bold+1936
0x5D30	0x0CF30C63 ;_Tahoma15x16_Bold+1940
0x5D34	0x079E06F6 ;_Tahoma15x16_Bold+1944
0x5D38	0x030C079E ;_Tahoma15x16_Bold+1948
0x5D3C	0x0000030C ;_Tahoma15x16_Bold+1952
0x5D40	0x00000000 ;_Tahoma15x16_Bold+1956
0x5D44	0x00000000 ;_Tahoma15x16_Bold+1960
0x5D48	0x3C66C3C3 ;_Tahoma15x16_Bold+1964
0x5D4C	0xC3663C18 ;_Tahoma15x16_Bold+1968
0x5D50	0x000000C3 ;_Tahoma15x16_Bold+1972
0x5D54	0x00000000 ;_Tahoma15x16_Bold+1976
0x5D58	0x6666C3C3 ;_Tahoma15x16_Bold+1980
0x5D5C	0x1818183C ;_Tahoma15x16_Bold+1984
0x5D60	0x00000018 ;_Tahoma15x16_Bold+1988
0x5D64	0x00000000 ;_Tahoma15x16_Bold+1992
0x5D68	0x1830303F ;_Tahoma15x16_Bold+1996
0x5D6C	0x0303060C ;_Tahoma15x16_Bold+2000
0x5D70	0x0000003F ;_Tahoma15x16_Bold+2004
0x5D74	0x1E000000 ;_Tahoma15x16_Bold+2008
0x5D78	0x06060606 ;_Tahoma15x16_Bold+2012
0x5D7C	0x06060606 ;_Tahoma15x16_Bold+2016
0x5D80	0x001E0606 ;_Tahoma15x16_Bold+2020
0x5D84	0x01000000 ;_Tahoma15x16_Bold+2024
0x5D88	0x04020201 ;_Tahoma15x16_Bold+2028
0x5D8C	0x10080804 ;_Tahoma15x16_Bold+2032
0x5D90	0x00202010 ;_Tahoma15x16_Bold+2036
0x5D94	0x1E000000 ;_Tahoma15x16_Bold+2040
0x5D98	0x18181818 ;_Tahoma15x16_Bold+2044
0x5D9C	0x18181818 ;_Tahoma15x16_Bold+2048
0x5DA0	0x001E1818 ;_Tahoma15x16_Bold+2052
0x5DA4	0x00000000 ;_Tahoma15x16_Bold+2056
0x5DA8	0x00000000 ;_Tahoma15x16_Bold+2060
0x5DAC	0x00480030 ;_Tahoma15x16_Bold+2064
0x5DB0	0x01020084 ;_Tahoma15x16_Bold+2068
0x5DB4	0x00000000 ;_Tahoma15x16_Bold+2072
0x5DB8	0x00000000 ;_Tahoma15x16_Bold+2076
0x5DBC	0x00000000 ;_Tahoma15x16_Bold+2080
0x5DC0	0x00000000 ;_Tahoma15x16_Bold+2084
0x5DC4	0x00000000 ;_Tahoma15x16_Bold+2088
0x5DC8	0x00000000 ;_Tahoma15x16_Bold+2092
0x5DCC	0x00000000 ;_Tahoma15x16_Bold+2096
0x5DD0	0x00FF0000 ;_Tahoma15x16_Bold+2100
0x5DD4	0x0C000000 ;_Tahoma15x16_Bold+2104
0x5DD8	0x00000018 ;_Tahoma15x16_Bold+2108
0x5DDC	0x00000000 ;_Tahoma15x16_Bold+2112
0x5DE0	0x00000000 ;_Tahoma15x16_Bold+2116
0x5DE4	0x00000000 ;_Tahoma15x16_Bold+2120
0x5DE8	0x623C0000 ;_Tahoma15x16_Bold+2124
0x5DEC	0x63637E60 ;_Tahoma15x16_Bold+2128
0x5DF0	0x0000007E ;_Tahoma15x16_Bold+2132
0x5DF4	0x03000000 ;_Tahoma15x16_Bold+2136
0x5DF8	0x673B0303 ;_Tahoma15x16_Bold+2140
0x5DFC	0x63636363 ;_Tahoma15x16_Bold+2144
0x5E00	0x0000003F ;_Tahoma15x16_Bold+2148
0x5E04	0x00000000 ;_Tahoma15x16_Bold+2152
0x5E08	0x231E0000 ;_Tahoma15x16_Bold+2156
0x5E0C	0x23030303 ;_Tahoma15x16_Bold+2160
0x5E10	0x0000001E ;_Tahoma15x16_Bold+2164
0x5E14	0x60000000 ;_Tahoma15x16_Bold+2168
0x5E18	0x637E6060 ;_Tahoma15x16_Bold+2172
0x5E1C	0x73636363 ;_Tahoma15x16_Bold+2176
0x5E20	0x0000006E ;_Tahoma15x16_Bold+2180
0x5E24	0x00000000 ;_Tahoma15x16_Bold+2184
0x5E28	0x633E0000 ;_Tahoma15x16_Bold+2188
0x5E2C	0x43037F63 ;_Tahoma15x16_Bold+2192
0x5E30	0x0000003E ;_Tahoma15x16_Bold+2196
0x5E34	0x1C000000 ;_Tahoma15x16_Bold+2200
0x5E38	0x060F0606 ;_Tahoma15x16_Bold+2204
0x5E3C	0x06060606 ;_Tahoma15x16_Bold+2208
0x5E40	0x00000006 ;_Tahoma15x16_Bold+2212
0x5E44	0x00000000 ;_Tahoma15x16_Bold+2216
0x5E48	0x637E0000 ;_Tahoma15x16_Bold+2220
0x5E4C	0x73636363 ;_Tahoma15x16_Bold+2224
0x5E50	0x3E61606E ;_Tahoma15x16_Bold+2228
0x5E54	0x03000000 ;_Tahoma15x16_Bold+2232
0x5E58	0x673B0303 ;_Tahoma15x16_Bold+2236
0x5E5C	0x63636363 ;_Tahoma15x16_Bold+2240
0x5E60	0x00000063 ;_Tahoma15x16_Bold+2244
0x5E64	0x03000000 ;_Tahoma15x16_Bold+2248
0x5E68	0x03030003 ;_Tahoma15x16_Bold+2252
0x5E6C	0x03030303 ;_Tahoma15x16_Bold+2256
0x5E70	0x00000003 ;_Tahoma15x16_Bold+2260
0x5E74	0x06000000 ;_Tahoma15x16_Bold+2264
0x5E78	0x06070006 ;_Tahoma15x16_Bold+2268
0x5E7C	0x06060606 ;_Tahoma15x16_Bold+2272
0x5E80	0x03060606 ;_Tahoma15x16_Bold+2276
0x5E84	0x03000000 ;_Tahoma15x16_Bold+2280
0x5E88	0x1B330303 ;_Tahoma15x16_Bold+2284
0x5E8C	0x1B0F070F ;_Tahoma15x16_Bold+2288
0x5E90	0x00000033 ;_Tahoma15x16_Bold+2292
0x5E94	0x03000000 ;_Tahoma15x16_Bold+2296
0x5E98	0x03030303 ;_Tahoma15x16_Bold+2300
0x5E9C	0x03030303 ;_Tahoma15x16_Bold+2304
0x5EA0	0x00000003 ;_Tahoma15x16_Bold+2308
0x5EA4	0x00000000 ;_Tahoma15x16_Bold+2312
0x5EA8	0x00000000 ;_Tahoma15x16_Bold+2316
0x5EAC	0x00000000 ;_Tahoma15x16_Bold+2320
0x5EB0	0x033301DF ;_Tahoma15x16_Bold+2324
0x5EB4	0x03330333 ;_Tahoma15x16_Bold+2328
0x5EB8	0x03330333 ;_Tahoma15x16_Bold+2332
0x5EBC	0x00000333 ;_Tahoma15x16_Bold+2336
0x5EC0	0x00000000 ;_Tahoma15x16_Bold+2340
0x5EC4	0x00000000 ;_Tahoma15x16_Bold+2344
0x5EC8	0x673B0000 ;_Tahoma15x16_Bold+2348
0x5ECC	0x63636363 ;_Tahoma15x16_Bold+2352
0x5ED0	0x00000063 ;_Tahoma15x16_Bold+2356
0x5ED4	0x00000000 ;_Tahoma15x16_Bold+2360
0x5ED8	0x633E0000 ;_Tahoma15x16_Bold+2364
0x5EDC	0x63636363 ;_Tahoma15x16_Bold+2368
0x5EE0	0x0000003E ;_Tahoma15x16_Bold+2372
0x5EE4	0x00000000 ;_Tahoma15x16_Bold+2376
0x5EE8	0x673B0000 ;_Tahoma15x16_Bold+2380
0x5EEC	0x63636363 ;_Tahoma15x16_Bold+2384
0x5EF0	0x0303033F ;_Tahoma15x16_Bold+2388
0x5EF4	0x00000000 ;_Tahoma15x16_Bold+2392
0x5EF8	0x637E0000 ;_Tahoma15x16_Bold+2396
0x5EFC	0x73636363 ;_Tahoma15x16_Bold+2400
0x5F00	0x6060606E ;_Tahoma15x16_Bold+2404
0x5F04	0x00000000 ;_Tahoma15x16_Bold+2408
0x5F08	0x1F1B0000 ;_Tahoma15x16_Bold+2412
0x5F0C	0x03030303 ;_Tahoma15x16_Bold+2416
0x5F10	0x00000003 ;_Tahoma15x16_Bold+2420
0x5F14	0x00000000 ;_Tahoma15x16_Bold+2424
0x5F18	0x231E0000 ;_Tahoma15x16_Bold+2428
0x5F1C	0x31381E07 ;_Tahoma15x16_Bold+2432
0x5F20	0x0000001E ;_Tahoma15x16_Bold+2436
0x5F24	0x00000000 ;_Tahoma15x16_Bold+2440
0x5F28	0x061F0606 ;_Tahoma15x16_Bold+2444
0x5F2C	0x06060606 ;_Tahoma15x16_Bold+2448
0x5F30	0x0000001C ;_Tahoma15x16_Bold+2452
0x5F34	0x00000000 ;_Tahoma15x16_Bold+2456
0x5F38	0x63630000 ;_Tahoma15x16_Bold+2460
0x5F3C	0x73636363 ;_Tahoma15x16_Bold+2464
0x5F40	0x0000006E ;_Tahoma15x16_Bold+2468
0x5F44	0x00000000 ;_Tahoma15x16_Bold+2472
0x5F48	0x63630000 ;_Tahoma15x16_Bold+2476
0x5F4C	0x1C363663 ;_Tahoma15x16_Bold+2480
0x5F50	0x0000001C ;_Tahoma15x16_Bold+2484
0x5F54	0x00000000 ;_Tahoma15x16_Bold+2488
0x5F58	0x00000000 ;_Tahoma15x16_Bold+2492
0x5F5C	0x00000000 ;_Tahoma15x16_Bold+2496
0x5F60	0x03330333 ;_Tahoma15x16_Bold+2500
0x5F64	0x01B601B6 ;_Tahoma15x16_Bold+2504
0x5F68	0x00CC01CE ;_Tahoma15x16_Bold+2508
0x5F6C	0x000000CC ;_Tahoma15x16_Bold+2512
0x5F70	0x00000000 ;_Tahoma15x16_Bold+2516
0x5F74	0x00000000 ;_Tahoma15x16_Bold+2520
0x5F78	0x33330000 ;_Tahoma15x16_Bold+2524
0x5F7C	0x331E0C1E ;_Tahoma15x16_Bold+2528
0x5F80	0x00000033 ;_Tahoma15x16_Bold+2532
0x5F84	0x00000000 ;_Tahoma15x16_Bold+2536
0x5F88	0x63630000 ;_Tahoma15x16_Bold+2540
0x5F8C	0x1C363663 ;_Tahoma15x16_Bold+2544
0x5F90	0x0C0C181C ;_Tahoma15x16_Bold+2548
0x5F94	0x00000000 ;_Tahoma15x16_Bold+2552
0x5F98	0x303F0000 ;_Tahoma15x16_Bold+2556
0x5F9C	0x03060C18 ;_Tahoma15x16_Bold+2560
0x5FA0	0x0000003F ;_Tahoma15x16_Bold+2564
0x5FA4	0x38000000 ;_Tahoma15x16_Bold+2568
0x5FA8	0x0C0C0C0C ;_Tahoma15x16_Bold+2572
0x5FAC	0x0C0C0C07 ;_Tahoma15x16_Bold+2576
0x5FB0	0x00380C0C ;_Tahoma15x16_Bold+2580
0x5FB4	0x0C000000 ;_Tahoma15x16_Bold+2584
0x5FB8	0x0C0C0C0C ;_Tahoma15x16_Bold+2588
0x5FBC	0x0C0C0C0C ;_Tahoma15x16_Bold+2592
0x5FC0	0x000C0C0C ;_Tahoma15x16_Bold+2596
0x5FC4	0x07000000 ;_Tahoma15x16_Bold+2600
0x5FC8	0x0C0C0C0C ;_Tahoma15x16_Bold+2604
0x5FCC	0x0C0C0C38 ;_Tahoma15x16_Bold+2608
0x5FD0	0x00070C0C ;_Tahoma15x16_Bold+2612
0x5FD4	0x00000000 ;_Tahoma15x16_Bold+2616
0x5FD8	0x00000000 ;_Tahoma15x16_Bold+2620
0x5FDC	0x00000000 ;_Tahoma15x16_Bold+2624
0x5FE0	0x021E0000 ;_Tahoma15x16_Bold+2628
0x5FE4	0x03F1023F ;_Tahoma15x16_Bold+2632
0x5FE8	0x000001E1 ;_Tahoma15x16_Bold+2636
0x5FEC	0x00000000 ;_Tahoma15x16_Bold+2640
0x5FF0	0x00000000 ;_Tahoma15x16_Bold+2644
0x5FF4	0x0F000000 ;_Tahoma15x16_Bold+2648
0x5FF8	0x03030303 ;_Tahoma15x16_Bold+2652
0x5FFC	0x03030303 ;_Tahoma15x16_Bold+2656
0x6000	0x0000000F ;_Tahoma15x16_Bold+2660
0x6004	0x00000000 ;_Tahoma15x16_Bold+2664
0x6008	0x00000000 ;_Tahoma15x16_Bold+2668
0x600C	0x00000000 ;_Tahoma15x16_Bold+2672
0x6010	0x00000000 ;_Tahoma15x16_Bold+2676
0x6014	0x00000000 ;_Tahoma15x16_Bold+2680
0x6018	0x00000000 ;_Tahoma15x16_Bold+2684
0x601C	0x00000000 ;_Tahoma15x16_Bold+2688
0x6020	0x00000000 ;_Tahoma15x16_Bold+2692
0x6024	0x00000000 ;_Tahoma15x16_Bold+2696
0x6028	0x00000000 ;_Tahoma15x16_Bold+2700
0x602C	0x00000000 ;_Tahoma15x16_Bold+2704
0x6030	0x00000000 ;_Tahoma15x16_Bold+2708
0x6034	0x00000000 ;_Tahoma15x16_Bold+2712
0x6038	0x00000000 ;_Tahoma15x16_Bold+2716
0x603C	0x00000000 ;_Tahoma15x16_Bold+2720
0x6040	0x00000000 ;_Tahoma15x16_Bold+2724
0x6044	0x00000000 ;_Tahoma15x16_Bold+2728
0x6048	0x00000000 ;_Tahoma15x16_Bold+2732
0x604C	0x00000000 ;_Tahoma15x16_Bold+2736
0x6050	0x00000000 ;_Tahoma15x16_Bold+2740
0x6054	0x00000000 ;_Tahoma15x16_Bold+2744
0x6058	0x00000000 ;_Tahoma15x16_Bold+2748
0x605C	0x00000000 ;_Tahoma15x16_Bold+2752
0x6060	0x00000000 ;_Tahoma15x16_Bold+2756
0x6064	0x00000000 ;_Tahoma15x16_Bold+2760
0x6068	0x00000000 ;_Tahoma15x16_Bold+2764
0x606C	0x00000000 ;_Tahoma15x16_Bold+2768
0x6070	0x00000000 ;_Tahoma15x16_Bold+2772
0x6074	0x00000000 ;_Tahoma15x16_Bold+2776
0x6078	0x00000000 ;_Tahoma15x16_Bold+2780
0x607C	0x00000000 ;_Tahoma15x16_Bold+2784
0x6080	0x00000000 ;_Tahoma15x16_Bold+2788
0x6084	0x00000000 ;_Tahoma15x16_Bold+2792
0x6088	0x00000000 ;_Tahoma15x16_Bold+2796
0x608C	0x00000000 ;_Tahoma15x16_Bold+2800
0x6090	0x00000000 ;_Tahoma15x16_Bold+2804
0x6094	0x00000000 ;_Tahoma15x16_Bold+2808
0x6098	0x00000000 ;_Tahoma15x16_Bold+2812
0x609C	0x00000000 ;_Tahoma15x16_Bold+2816
0x60A0	0x00000000 ;_Tahoma15x16_Bold+2820
0x60A4	0x00000000 ;_Tahoma15x16_Bold+2824
0x60A8	0x00000000 ;_Tahoma15x16_Bold+2828
0x60AC	0x00000000 ;_Tahoma15x16_Bold+2832
0x60B0	0x00000000 ;_Tahoma15x16_Bold+2836
0x60B4	0x00000000 ;_Tahoma15x16_Bold+2840
0x60B8	0x00000000 ;_Tahoma15x16_Bold+2844
0x60BC	0x00000000 ;_Tahoma15x16_Bold+2848
0x60C0	0x00000000 ;_Tahoma15x16_Bold+2852
0x60C4	0x00000000 ;_Tahoma15x16_Bold+2856
0x60C8	0x00000000 ;_Tahoma15x16_Bold+2860
0x60CC	0x00000000 ;_Tahoma15x16_Bold+2864
0x60D0	0x00000000 ;_Tahoma15x16_Bold+2868
0x60D4	0x00000000 ;_Tahoma15x16_Bold+2872
0x60D8	0x00000000 ;_Tahoma15x16_Bold+2876
0x60DC	0x00000000 ;_Tahoma15x16_Bold+2880
0x60E0	0x00000000 ;_Tahoma15x16_Bold+2884
0x60E4	0x00000000 ;_Tahoma15x16_Bold+2888
0x60E8	0x00000000 ;_Tahoma15x16_Bold+2892
0x60EC	0x00000000 ;_Tahoma15x16_Bold+2896
0x60F0	0x00000000 ;_Tahoma15x16_Bold+2900
0x60F4	0x00000000 ;_Tahoma15x16_Bold+2904
0x60F8	0x00000000 ;_Tahoma15x16_Bold+2908
0x60FC	0x00000000 ;_Tahoma15x16_Bold+2912
0x6100	0x00000000 ;_Tahoma15x16_Bold+2916
0x6104	0x00000000 ;_Tahoma15x16_Bold+2920
0x6108	0x00000000 ;_Tahoma15x16_Bold+2924
0x610C	0x00000000 ;_Tahoma15x16_Bold+2928
0x6110	0x00000000 ;_Tahoma15x16_Bold+2932
0x6114	0x00000000 ;_Tahoma15x16_Bold+2936
0x6118	0x00000000 ;_Tahoma15x16_Bold+2940
0x611C	0x00000000 ;_Tahoma15x16_Bold+2944
0x6120	0x00000000 ;_Tahoma15x16_Bold+2948
0x6124	0x00000000 ;_Tahoma15x16_Bold+2952
0x6128	0x00000000 ;_Tahoma15x16_Bold+2956
0x612C	0x00000000 ;_Tahoma15x16_Bold+2960
0x6130	0x00000000 ;_Tahoma15x16_Bold+2964
0x6134	0x00000000 ;_Tahoma15x16_Bold+2968
0x6138	0x00000000 ;_Tahoma15x16_Bold+2972
0x613C	0x00000000 ;_Tahoma15x16_Bold+2976
0x6140	0x00000000 ;_Tahoma15x16_Bold+2980
0x6144	0x00000000 ;_Tahoma15x16_Bold+2984
0x6148	0x00000000 ;_Tahoma15x16_Bold+2988
0x614C	0x00000000 ;_Tahoma15x16_Bold+2992
0x6150	0x00000000 ;_Tahoma15x16_Bold+2996
0x6154	0x00000000 ;_Tahoma15x16_Bold+3000
0x6158	0x00000000 ;_Tahoma15x16_Bold+3004
0x615C	0x00000000 ;_Tahoma15x16_Bold+3008
0x6160	0x00000000 ;_Tahoma15x16_Bold+3012
0x6164	0x00000000 ;_Tahoma15x16_Bold+3016
0x6168	0x00000000 ;_Tahoma15x16_Bold+3020
0x616C	0x00000000 ;_Tahoma15x16_Bold+3024
0x6170	0x00000000 ;_Tahoma15x16_Bold+3028
0x6174	0x00000000 ;_Tahoma15x16_Bold+3032
0x6178	0x00000000 ;_Tahoma15x16_Bold+3036
0x617C	0x00000000 ;_Tahoma15x16_Bold+3040
0x6180	0x00000000 ;_Tahoma15x16_Bold+3044
0x6184	0x00000000 ;_Tahoma15x16_Bold+3048
0x6188	0x00000000 ;_Tahoma15x16_Bold+3052
0x618C	0x00000000 ;_Tahoma15x16_Bold+3056
0x6190	0x00000000 ;_Tahoma15x16_Bold+3060
0x6194	0x00000000 ;_Tahoma15x16_Bold+3064
0x6198	0x00000000 ;_Tahoma15x16_Bold+3068
0x619C	0x00000000 ;_Tahoma15x16_Bold+3072
0x61A0	0x00000000 ;_Tahoma15x16_Bold+3076
0x61A4	0x00000000 ;_Tahoma15x16_Bold+3080
0x61A8	0x00000000 ;_Tahoma15x16_Bold+3084
0x61AC	0x00000000 ;_Tahoma15x16_Bold+3088
0x61B0	0x00000000 ;_Tahoma15x16_Bold+3092
0x61B4	0x00000000 ;_Tahoma15x16_Bold+3096
0x61B8	0x00000000 ;_Tahoma15x16_Bold+3100
0x61BC	0x00000000 ;_Tahoma15x16_Bold+3104
0x61C0	0x00000000 ;_Tahoma15x16_Bold+3108
0x61C4	0x00000000 ;_Tahoma15x16_Bold+3112
0x61C8	0x00000000 ;_Tahoma15x16_Bold+3116
0x61CC	0x00000000 ;_Tahoma15x16_Bold+3120
0x61D0	0x00000000 ;_Tahoma15x16_Bold+3124
0x61D4	0x00000000 ;_Tahoma15x16_Bold+3128
0x61D8	0x00000000 ;_Tahoma15x16_Bold+3132
0x61DC	0x00000000 ;_Tahoma15x16_Bold+3136
0x61E0	0x00000000 ;_Tahoma15x16_Bold+3140
0x61E4	0x00000000 ;_Tahoma15x16_Bold+3144
0x61E8	0x00000000 ;_Tahoma15x16_Bold+3148
0x61EC	0x00000000 ;_Tahoma15x16_Bold+3152
0x61F0	0x00000000 ;_Tahoma15x16_Bold+3156
0x61F4	0x00000000 ;_Tahoma15x16_Bold+3160
0x61F8	0x00000000 ;_Tahoma15x16_Bold+3164
0x61FC	0x00000000 ;_Tahoma15x16_Bold+3168
0x6200	0x00000000 ;_Tahoma15x16_Bold+3172
0x6204	0x00000000 ;_Tahoma15x16_Bold+3176
0x6208	0x00000000 ;_Tahoma15x16_Bold+3180
0x620C	0x00000000 ;_Tahoma15x16_Bold+3184
0x6210	0x00000000 ;_Tahoma15x16_Bold+3188
0x6214	0x00000000 ;_Tahoma15x16_Bold+3192
0x6218	0x06000606 ;_Tahoma15x16_Bold+3196
0x621C	0x06060606 ;_Tahoma15x16_Bold+3200
0x6220	0x00000006 ;_Tahoma15x16_Bold+3204
0x6224	0x00000000 ;_Tahoma15x16_Bold+3208
0x6228	0x563C1010 ;_Tahoma15x16_Bold+3212
0x622C	0x56161616 ;_Tahoma15x16_Bold+3216
0x6230	0x0010103C ;_Tahoma15x16_Bold+3220
0x6234	0x00000000 ;_Tahoma15x16_Bold+3224
0x6238	0x0C0C4C38 ;_Tahoma15x16_Bold+3228
0x623C	0x060C0C3E ;_Tahoma15x16_Bold+3232
0x6240	0x0000007E ;_Tahoma15x16_Bold+3236
0x6244	0x00000000 ;_Tahoma15x16_Bold+3240
0x6248	0x223E4100 ;_Tahoma15x16_Bold+3244
0x624C	0x413E2222 ;_Tahoma15x16_Bold+3248
0x6250	0x00000000 ;_Tahoma15x16_Bold+3252
0x6254	0x00000000 ;_Tahoma15x16_Bold+3256
0x6258	0x3C3C6666 ;_Tahoma15x16_Bold+3260
0x625C	0x18187E18 ;_Tahoma15x16_Bold+3264
0x6260	0x00000018 ;_Tahoma15x16_Bold+3268
0x6264	0x0C000000 ;_Tahoma15x16_Bold+3272
0x6268	0x0C0C0C0C ;_Tahoma15x16_Bold+3276
0x626C	0x0C0C0000 ;_Tahoma15x16_Bold+3280
0x6270	0x000C0C0C ;_Tahoma15x16_Bold+3284
0x6274	0x00000000 ;_Tahoma15x16_Bold+3288
0x6278	0x3E03433E ;_Tahoma15x16_Bold+3292
0x627C	0x3E636363 ;_Tahoma15x16_Bold+3296
0x6280	0x003E6160 ;_Tahoma15x16_Bold+3300
0x6284	0x36000000 ;_Tahoma15x16_Bold+3304
0x6288	0x00000036 ;_Tahoma15x16_Bold+3308
0x628C	0x00000000 ;_Tahoma15x16_Bold+3312
0x6290	0x00000000 ;_Tahoma15x16_Bold+3316
0x6294	0x00000000 ;_Tahoma15x16_Bold+3320
0x6298	0x00000000 ;_Tahoma15x16_Bold+3324
0x629C	0x010400F8 ;_Tahoma15x16_Bold+3328
0x62A0	0x04F10202 ;_Tahoma15x16_Bold+3332
0x62A4	0x04190419 ;_Tahoma15x16_Bold+3336
0x62A8	0x04F10419 ;_Tahoma15x16_Bold+3340
0x62AC	0x01040202 ;_Tahoma15x16_Bold+3344
0x62B0	0x000000F8 ;_Tahoma15x16_Bold+3348
0x62B4	0x00000000 ;_Tahoma15x16_Bold+3352
0x62B8	0x333E301E ;_Tahoma15x16_Bold+3356
0x62BC	0x00003E33 ;_Tahoma15x16_Bold+3360
0x62C0	0x00000000 ;_Tahoma15x16_Bold+3364
0x62C4	0x00000000 ;_Tahoma15x16_Bold+3368
0x62C8	0xCC880000 ;_Tahoma15x16_Bold+3372
0x62CC	0x88CC6666 ;_Tahoma15x16_Bold+3376
0x62D0	0x00000000 ;_Tahoma15x16_Bold+3380
0x62D4	0x00000000 ;_Tahoma15x16_Bold+3384
0x62D8	0x00000000 ;_Tahoma15x16_Bold+3388
0x62DC	0x00000000 ;_Tahoma15x16_Bold+3392
0x62E0	0x00000000 ;_Tahoma15x16_Bold+3396
0x62E4	0x010001FE ;_Tahoma15x16_Bold+3400
0x62E8	0x01000100 ;_Tahoma15x16_Bold+3404
0x62EC	0x00000100 ;_Tahoma15x16_Bold+3408
0x62F0	0x00000000 ;_Tahoma15x16_Bold+3412
0x62F4	0x00000000 ;_Tahoma15x16_Bold+3416
0x62F8	0x00000000 ;_Tahoma15x16_Bold+3420
0x62FC	0x0000001F ;_Tahoma15x16_Bold+3424
0x6300	0x00000000 ;_Tahoma15x16_Bold+3428
0x6304	0x00000000 ;_Tahoma15x16_Bold+3432
0x6308	0x00000000 ;_Tahoma15x16_Bold+3436
0x630C	0x010400F8 ;_Tahoma15x16_Bold+3440
0x6310	0x04790202 ;_Tahoma15x16_Bold+3444
0x6314	0x047904D9 ;_Tahoma15x16_Bold+3448
0x6318	0x059904D9 ;_Tahoma15x16_Bold+3452
0x631C	0x01040202 ;_Tahoma15x16_Bold+3456
0x6320	0x000000F8 ;_Tahoma15x16_Bold+3460
0x6324	0x0000FF00 ;_Tahoma15x16_Bold+3464
0x6328	0x00000000 ;_Tahoma15x16_Bold+3468
0x632C	0x00000000 ;_Tahoma15x16_Bold+3472
0x6330	0x00000000 ;_Tahoma15x16_Bold+3476
0x6334	0x00000000 ;_Tahoma15x16_Bold+3480
0x6338	0x2222221C ;_Tahoma15x16_Bold+3484
0x633C	0x0000001C ;_Tahoma15x16_Bold+3488
0x6340	0x00000000 ;_Tahoma15x16_Bold+3492
0x6344	0x00000000 ;_Tahoma15x16_Bold+3496
0x6348	0x00000000 ;_Tahoma15x16_Bold+3500
0x634C	0x00200000 ;_Tahoma15x16_Bold+3504
0x6350	0x00200020 ;_Tahoma15x16_Bold+3508
0x6354	0x002001FC ;_Tahoma15x16_Bold+3512
0x6358	0x00200020 ;_Tahoma15x16_Bold+3516
0x635C	0x000001FC ;_Tahoma15x16_Bold+3520
0x6360	0x00000000 ;_Tahoma15x16_Bold+3524
0x6364	0x00000000 ;_Tahoma15x16_Bold+3528
0x6368	0x1830321C ;_Tahoma15x16_Bold+3532
0x636C	0x00003E0C ;_Tahoma15x16_Bold+3536
0x6370	0x00000000 ;_Tahoma15x16_Bold+3540
0x6374	0x00000000 ;_Tahoma15x16_Bold+3544
0x6378	0x3018321C ;_Tahoma15x16_Bold+3548
0x637C	0x00001C32 ;_Tahoma15x16_Bold+3552
0x6380	0x00000000 ;_Tahoma15x16_Bold+3556
0x6384	0x18000000 ;_Tahoma15x16_Bold+3560
0x6388	0x0000000C ;_Tahoma15x16_Bold+3564
0x638C	0x00000000 ;_Tahoma15x16_Bold+3568
0x6390	0x00000000 ;_Tahoma15x16_Bold+3572
0x6394	0x00000000 ;_Tahoma15x16_Bold+3576
0x6398	0x63630000 ;_Tahoma15x16_Bold+3580
0x639C	0x73636363 ;_Tahoma15x16_Bold+3584
0x63A0	0x0303036F ;_Tahoma15x16_Bold+3588
0x63A4	0x00000000 ;_Tahoma15x16_Bold+3592
0x63A8	0x5F5F5F7E ;_Tahoma15x16_Bold+3596
0x63AC	0x50505E5F ;_Tahoma15x16_Bold+3600
0x63B0	0x00505050 ;_Tahoma15x16_Bold+3604
0x63B4	0x00000000 ;_Tahoma15x16_Bold+3608
0x63B8	0x06060000 ;_Tahoma15x16_Bold+3612
0x63BC	0x00000000 ;_Tahoma15x16_Bold+3616
0x63C0	0x00000000 ;_Tahoma15x16_Bold+3620
0x63C4	0x00000000 ;_Tahoma15x16_Bold+3624
0x63C8	0x00000000 ;_Tahoma15x16_Bold+3628
0x63CC	0x00000000 ;_Tahoma15x16_Bold+3632
0x63D0	0x0C101000 ;_Tahoma15x16_Bold+3636
0x63D4	0x00000000 ;_Tahoma15x16_Bold+3640
0x63D8	0x18181C18 ;_Tahoma15x16_Bold+3644
0x63DC	0x00003C18 ;_Tahoma15x16_Bold+3648
0x63E0	0x00000000 ;_Tahoma15x16_Bold+3652
0x63E4	0x00000000 ;_Tahoma15x16_Bold+3656
0x63E8	0x3333331E ;_Tahoma15x16_Bold+3660
0x63EC	0x00001E33 ;_Tahoma15x16_Bold+3664
0x63F0	0x00000000 ;_Tahoma15x16_Bold+3668
0x63F4	0x00000000 ;_Tahoma15x16_Bold+3672
0x63F8	0x66220000 ;_Tahoma15x16_Bold+3676
0x63FC	0x2266CCCC ;_Tahoma15x16_Bold+3680
0x6400	0x00000000 ;_Tahoma15x16_Bold+3684
0x6404	0x00000000 ;_Tahoma15x16_Bold+3688
0x6408	0x00000000 ;_Tahoma15x16_Bold+3692
0x640C	0x010E020C ;_Tahoma15x16_Bold+3696
0x6410	0x188C008C ;_Tahoma15x16_Bold+3700
0x6414	0x1A2C1C4C ;_Tahoma15x16_Bold+3704
0x6418	0x3F101920 ;_Tahoma15x16_Bold+3708
0x641C	0x00001808 ;_Tahoma15x16_Bold+3712
0x6420	0x00000000 ;_Tahoma15x16_Bold+3716
0x6424	0x00000000 ;_Tahoma15x16_Bold+3720
0x6428	0x00000000 ;_Tahoma15x16_Bold+3724
0x642C	0x010E020C ;_Tahoma15x16_Bold+3728
0x6430	0x1C8C008C ;_Tahoma15x16_Bold+3732
0x6434	0x302C324C ;_Tahoma15x16_Bold+3736
0x6438	0x0C101820 ;_Tahoma15x16_Bold+3740
0x643C	0x00003E08 ;_Tahoma15x16_Bold+3744
0x6440	0x00000000 ;_Tahoma15x16_Bold+3748
0x6444	0x00000000 ;_Tahoma15x16_Bold+3752
0x6448	0x00000000 ;_Tahoma15x16_Bold+3756
0x644C	0x0232041C ;_Tahoma15x16_Bold+3760
0x6450	0x19300118 ;_Tahoma15x16_Bold+3764
0x6454	0x1A5C1CB2 ;_Tahoma15x16_Bold+3768
0x6458	0x3F201940 ;_Tahoma15x16_Bold+3772
0x645C	0x00001810 ;_Tahoma15x16_Bold+3776
0x6460	0x00000000 ;_Tahoma15x16_Bold+3780
0x6464	0x00000000 ;_Tahoma15x16_Bold+3784
0x6468	0x0C000C0C ;_Tahoma15x16_Bold+3788
0x646C	0x2303060C ;_Tahoma15x16_Bold+3792
0x6470	0x0000001E ;_Tahoma15x16_Bold+3796
0x6474	0x000C0000 ;_Tahoma15x16_Bold+3800
0x6478	0x00000018 ;_Tahoma15x16_Bold+3804
0x647C	0x00380038 ;_Tahoma15x16_Bold+3808
0x6480	0x006C006C ;_Tahoma15x16_Bold+3812
0x6484	0x00FE00C6 ;_Tahoma15x16_Bold+3816
0x6488	0x018300C6 ;_Tahoma15x16_Bold+3820
0x648C	0x00000183 ;_Tahoma15x16_Bold+3824
0x6490	0x00000000 ;_Tahoma15x16_Bold+3828
0x6494	0x00600000 ;_Tahoma15x16_Bold+3832
0x6498	0x00000030 ;_Tahoma15x16_Bold+3836
0x649C	0x00380038 ;_Tahoma15x16_Bold+3840
0x64A0	0x006C006C ;_Tahoma15x16_Bold+3844
0x64A4	0x00FE00C6 ;_Tahoma15x16_Bold+3848
0x64A8	0x018300C6 ;_Tahoma15x16_Bold+3852
0x64AC	0x00000183 ;_Tahoma15x16_Bold+3856
0x64B0	0x00000000 ;_Tahoma15x16_Bold+3860
0x64B4	0x00380000 ;_Tahoma15x16_Bold+3864
0x64B8	0x0000006C ;_Tahoma15x16_Bold+3868
0x64BC	0x00380038 ;_Tahoma15x16_Bold+3872
0x64C0	0x006C006C ;_Tahoma15x16_Bold+3876
0x64C4	0x00FE00C6 ;_Tahoma15x16_Bold+3880
0x64C8	0x018300C6 ;_Tahoma15x16_Bold+3884
0x64CC	0x00000183 ;_Tahoma15x16_Bold+3888
0x64D0	0x00000000 ;_Tahoma15x16_Bold+3892
0x64D4	0x00980000 ;_Tahoma15x16_Bold+3896
0x64D8	0x00000064 ;_Tahoma15x16_Bold+3900
0x64DC	0x00380038 ;_Tahoma15x16_Bold+3904
0x64E0	0x006C006C ;_Tahoma15x16_Bold+3908
0x64E4	0x00FE00C6 ;_Tahoma15x16_Bold+3912
0x64E8	0x018300C6 ;_Tahoma15x16_Bold+3916
0x64EC	0x00000183 ;_Tahoma15x16_Bold+3920
0x64F0	0x00000000 ;_Tahoma15x16_Bold+3924
0x64F4	0x006C0000 ;_Tahoma15x16_Bold+3928
0x64F8	0x0000006C ;_Tahoma15x16_Bold+3932
0x64FC	0x00380038 ;_Tahoma15x16_Bold+3936
0x6500	0x006C006C ;_Tahoma15x16_Bold+3940
0x6504	0x00FE00C6 ;_Tahoma15x16_Bold+3944
0x6508	0x018300C6 ;_Tahoma15x16_Bold+3948
0x650C	0x00000183 ;_Tahoma15x16_Bold+3952
0x6510	0x00000000 ;_Tahoma15x16_Bold+3956
0x6514	0x00380000 ;_Tahoma15x16_Bold+3960
0x6518	0x00440044 ;_Tahoma15x16_Bold+3964
0x651C	0x00380038 ;_Tahoma15x16_Bold+3968
0x6520	0x006C006C ;_Tahoma15x16_Bold+3972
0x6524	0x00FE00C6 ;_Tahoma15x16_Bold+3976
0x6528	0x018300C6 ;_Tahoma15x16_Bold+3980
0x652C	0x00000183 ;_Tahoma15x16_Bold+3984
0x6530	0x00000000 ;_Tahoma15x16_Bold+3988
0x6534	0x00000000 ;_Tahoma15x16_Bold+3992
0x6538	0x00000000 ;_Tahoma15x16_Bold+3996
0x653C	0x00CC0FF8 ;_Tahoma15x16_Bold+4000
0x6540	0x00CC00CC ;_Tahoma15x16_Bold+4004
0x6544	0x00FE0FC6 ;_Tahoma15x16_Bold+4008
0x6548	0x00C300C6 ;_Tahoma15x16_Bold+4012
0x654C	0x00000FC3 ;_Tahoma15x16_Bold+4016
0x6550	0x00000000 ;_Tahoma15x16_Bold+4020
0x6554	0x00000000 ;_Tahoma15x16_Bold+4024
0x6558	0x0343433E ;_Tahoma15x16_Bold+4028
0x655C	0x43430303 ;_Tahoma15x16_Bold+4032
0x6560	0x0C10103E ;_Tahoma15x16_Bold+4036
0x6564	0x000C0600 ;_Tahoma15x16_Bold+4040
0x6568	0x0303033F ;_Tahoma15x16_Bold+4044
0x656C	0x0303031F ;_Tahoma15x16_Bold+4048
0x6570	0x0000003F ;_Tahoma15x16_Bold+4052
0x6574	0x000C1800 ;_Tahoma15x16_Bold+4056
0x6578	0x0303033F ;_Tahoma15x16_Bold+4060
0x657C	0x0303031F ;_Tahoma15x16_Bold+4064
0x6580	0x0000003F ;_Tahoma15x16_Bold+4068
0x6584	0x00361C00 ;_Tahoma15x16_Bold+4072
0x6588	0x0303033F ;_Tahoma15x16_Bold+4076
0x658C	0x0303031F ;_Tahoma15x16_Bold+4080
0x6590	0x0000003F ;_Tahoma15x16_Bold+4084
0x6594	0x00363600 ;_Tahoma15x16_Bold+4088
0x6598	0x0303033F ;_Tahoma15x16_Bold+4092
0x659C	0x0303031F ;_Tahoma15x16_Bold+4096
0x65A0	0x0000003F ;_Tahoma15x16_Bold+4100
0x65A4	0x00060300 ;_Tahoma15x16_Bold+4104
0x65A8	0x0606060F ;_Tahoma15x16_Bold+4108
0x65AC	0x06060606 ;_Tahoma15x16_Bold+4112
0x65B0	0x0000000F ;_Tahoma15x16_Bold+4116
0x65B4	0x00060C00 ;_Tahoma15x16_Bold+4120
0x65B8	0x0606060F ;_Tahoma15x16_Bold+4124
0x65BC	0x06060606 ;_Tahoma15x16_Bold+4128
0x65C0	0x0000000F ;_Tahoma15x16_Bold+4132
0x65C4	0x001B0E00 ;_Tahoma15x16_Bold+4136
0x65C8	0x0606060F ;_Tahoma15x16_Bold+4140
0x65CC	0x06060606 ;_Tahoma15x16_Bold+4144
0x65D0	0x0000000F ;_Tahoma15x16_Bold+4148
0x65D4	0x00191900 ;_Tahoma15x16_Bold+4152
0x65D8	0x0606060F ;_Tahoma15x16_Bold+4156
0x65DC	0x06060606 ;_Tahoma15x16_Bold+4160
0x65E0	0x0000000F ;_Tahoma15x16_Bold+4164
0x65E4	0x00000000 ;_Tahoma15x16_Bold+4168
0x65E8	0x00000000 ;_Tahoma15x16_Bold+4172
0x65EC	0x00C6007E ;_Tahoma15x16_Bold+4176
0x65F0	0x01860186 ;_Tahoma15x16_Bold+4180
0x65F4	0x0186019F ;_Tahoma15x16_Bold+4184
0x65F8	0x00C60186 ;_Tahoma15x16_Bold+4188
0x65FC	0x0000007E ;_Tahoma15x16_Bold+4192
0x6600	0x00000000 ;_Tahoma15x16_Bold+4196
0x6604	0x00324C00 ;_Tahoma15x16_Bold+4200
0x6608	0x4D4D4747 ;_Tahoma15x16_Bold+4204
0x660C	0x71715959 ;_Tahoma15x16_Bold+4208
0x6610	0x00000061 ;_Tahoma15x16_Bold+4212
0x6614	0x00180C00 ;_Tahoma15x16_Bold+4216
0x6618	0xC3C3C37E ;_Tahoma15x16_Bold+4220
0x661C	0xC3C3C3C3 ;_Tahoma15x16_Bold+4224
0x6620	0x0000007E ;_Tahoma15x16_Bold+4228
0x6624	0x00183000 ;_Tahoma15x16_Bold+4232
0x6628	0xC3C3C37E ;_Tahoma15x16_Bold+4236
0x662C	0xC3C3C3C3 ;_Tahoma15x16_Bold+4240
0x6630	0x0000007E ;_Tahoma15x16_Bold+4244
0x6634	0x006C3800 ;_Tahoma15x16_Bold+4248
0x6638	0xC3C3C37E ;_Tahoma15x16_Bold+4252
0x663C	0xC3C3C3C3 ;_Tahoma15x16_Bold+4256
0x6640	0x0000007E ;_Tahoma15x16_Bold+4260
0x6644	0x00324C00 ;_Tahoma15x16_Bold+4264
0x6648	0xC3C3C37E ;_Tahoma15x16_Bold+4268
0x664C	0xC3C3C3C3 ;_Tahoma15x16_Bold+4272
0x6650	0x0000007E ;_Tahoma15x16_Bold+4276
0x6654	0x00666600 ;_Tahoma15x16_Bold+4280
0x6658	0xC3C3C37E ;_Tahoma15x16_Bold+4284
0x665C	0xC3C3C3C3 ;_Tahoma15x16_Bold+4288
0x6660	0x0000007E ;_Tahoma15x16_Bold+4292
0x6664	0x00000000 ;_Tahoma15x16_Bold+4296
0x6668	0x50880000 ;_Tahoma15x16_Bold+4300
0x666C	0x00885020 ;_Tahoma15x16_Bold+4304
0x6670	0x00000000 ;_Tahoma15x16_Bold+4308
0x6674	0x80000000 ;_Tahoma15x16_Bold+4312
0x6678	0xD3D3E37E ;_Tahoma15x16_Bold+4316
0x667C	0xC7CBCBCB ;_Tahoma15x16_Bold+4320
0x6680	0x0000017E ;_Tahoma15x16_Bold+4324
0x6684	0x00180C00 ;_Tahoma15x16_Bold+4328
0x6688	0x63636363 ;_Tahoma15x16_Bold+4332
0x668C	0x63636363 ;_Tahoma15x16_Bold+4336
0x6690	0x0000003E ;_Tahoma15x16_Bold+4340
0x6694	0x000C1800 ;_Tahoma15x16_Bold+4344
0x6698	0x63636363 ;_Tahoma15x16_Bold+4348
0x669C	0x63636363 ;_Tahoma15x16_Bold+4352
0x66A0	0x0000003E ;_Tahoma15x16_Bold+4356
0x66A4	0x00361C00 ;_Tahoma15x16_Bold+4360
0x66A8	0x63636363 ;_Tahoma15x16_Bold+4364
0x66AC	0x63636363 ;_Tahoma15x16_Bold+4368
0x66B0	0x0000003E ;_Tahoma15x16_Bold+4372
0x66B4	0x00363600 ;_Tahoma15x16_Bold+4376
0x66B8	0x63636363 ;_Tahoma15x16_Bold+4380
0x66BC	0x63636363 ;_Tahoma15x16_Bold+4384
0x66C0	0x0000003E ;_Tahoma15x16_Bold+4388
0x66C4	0x00183000 ;_Tahoma15x16_Bold+4392
0x66C8	0x6666C3C3 ;_Tahoma15x16_Bold+4396
0x66CC	0x1818183C ;_Tahoma15x16_Bold+4400
0x66D0	0x00000018 ;_Tahoma15x16_Bold+4404
0x66D4	0x00000000 ;_Tahoma15x16_Bold+4408
0x66D8	0xC3C37F03 ;_Tahoma15x16_Bold+4412
0x66DC	0x037FC3C3 ;_Tahoma15x16_Bold+4416
0x66E0	0x00000003 ;_Tahoma15x16_Bold+4420
0x66E4	0x1E000000 ;_Tahoma15x16_Bold+4424
0x66E8	0x3B333333 ;_Tahoma15x16_Bold+4428
0x66EC	0x63636363 ;_Tahoma15x16_Bold+4432
0x66F0	0x0000003B ;_Tahoma15x16_Bold+4436
0x66F4	0x0C000000 ;_Tahoma15x16_Bold+4440
0x66F8	0x623C0018 ;_Tahoma15x16_Bold+4444
0x66FC	0x63637E60 ;_Tahoma15x16_Bold+4448
0x6700	0x0000007E ;_Tahoma15x16_Bold+4452
0x6704	0x30000000 ;_Tahoma15x16_Bold+4456
0x6708	0x623C0018 ;_Tahoma15x16_Bold+4460
0x670C	0x63637E60 ;_Tahoma15x16_Bold+4464
0x6710	0x0000007E ;_Tahoma15x16_Bold+4468
0x6714	0x1C000000 ;_Tahoma15x16_Bold+4472
0x6718	0x623C0036 ;_Tahoma15x16_Bold+4476
0x671C	0x63637E60 ;_Tahoma15x16_Bold+4480
0x6720	0x0000007E ;_Tahoma15x16_Bold+4484
0x6724	0x4C000000 ;_Tahoma15x16_Bold+4488
0x6728	0x623C0032 ;_Tahoma15x16_Bold+4492
0x672C	0x63637E60 ;_Tahoma15x16_Bold+4496
0x6730	0x0000007E ;_Tahoma15x16_Bold+4500
0x6734	0x36000000 ;_Tahoma15x16_Bold+4504
0x6738	0x623C0036 ;_Tahoma15x16_Bold+4508
0x673C	0x63637E60 ;_Tahoma15x16_Bold+4512
0x6740	0x0000007E ;_Tahoma15x16_Bold+4516
0x6744	0x24180000 ;_Tahoma15x16_Bold+4520
0x6748	0x623C1824 ;_Tahoma15x16_Bold+4524
0x674C	0x63637E60 ;_Tahoma15x16_Bold+4528
0x6750	0x0000007E ;_Tahoma15x16_Bold+4532
0x6754	0x00000000 ;_Tahoma15x16_Bold+4536
0x6758	0x00000000 ;_Tahoma15x16_Bold+4540
0x675C	0x00000000 ;_Tahoma15x16_Bold+4544
0x6760	0x063203DC ;_Tahoma15x16_Bold+4548
0x6764	0x07FE0630 ;_Tahoma15x16_Bold+4552
0x6768	0x04330033 ;_Tahoma15x16_Bold+4556
0x676C	0x000003CE ;_Tahoma15x16_Bold+4560
0x6770	0x00000000 ;_Tahoma15x16_Bold+4564
0x6774	0x00000000 ;_Tahoma15x16_Bold+4568
0x6778	0x231E0000 ;_Tahoma15x16_Bold+4572
0x677C	0x23030303 ;_Tahoma15x16_Bold+4576
0x6780	0x0C10101E ;_Tahoma15x16_Bold+4580
0x6784	0x06000000 ;_Tahoma15x16_Bold+4584
0x6788	0x633E000C ;_Tahoma15x16_Bold+4588
0x678C	0x43037F63 ;_Tahoma15x16_Bold+4592
0x6790	0x0000003E ;_Tahoma15x16_Bold+4596
0x6794	0x30000000 ;_Tahoma15x16_Bold+4600
0x6798	0x633E0018 ;_Tahoma15x16_Bold+4604
0x679C	0x43037F63 ;_Tahoma15x16_Bold+4608
0x67A0	0x0000003E ;_Tahoma15x16_Bold+4612
0x67A4	0x1C000000 ;_Tahoma15x16_Bold+4616
0x67A8	0x633E0036 ;_Tahoma15x16_Bold+4620
0x67AC	0x43037F63 ;_Tahoma15x16_Bold+4624
0x67B0	0x0000003E ;_Tahoma15x16_Bold+4628
0x67B4	0x36000000 ;_Tahoma15x16_Bold+4632
0x67B8	0x633E0036 ;_Tahoma15x16_Bold+4636
0x67BC	0x43037F63 ;_Tahoma15x16_Bold+4640
0x67C0	0x0000003E ;_Tahoma15x16_Bold+4644
0x67C4	0x01000000 ;_Tahoma15x16_Bold+4648
0x67C8	0x03030003 ;_Tahoma15x16_Bold+4652
0x67CC	0x03030303 ;_Tahoma15x16_Bold+4656
0x67D0	0x00000003 ;_Tahoma15x16_Bold+4660
0x67D4	0x06000000 ;_Tahoma15x16_Bold+4664
0x67D8	0x03030003 ;_Tahoma15x16_Bold+4668
0x67DC	0x03030303 ;_Tahoma15x16_Bold+4672
0x67E0	0x00000003 ;_Tahoma15x16_Bold+4676
0x67E4	0x03000000 ;_Tahoma15x16_Bold+4680
0x67E8	0x03030004 ;_Tahoma15x16_Bold+4684
0x67EC	0x03030303 ;_Tahoma15x16_Bold+4688
0x67F0	0x00000003 ;_Tahoma15x16_Bold+4692
0x67F4	0x0C000000 ;_Tahoma15x16_Bold+4696
0x67F8	0x0303000C ;_Tahoma15x16_Bold+4700
0x67FC	0x03030303 ;_Tahoma15x16_Bold+4704
0x6800	0x00000003 ;_Tahoma15x16_Bold+4708
0x6804	0x2C000000 ;_Tahoma15x16_Bold+4712
0x6808	0x7E603418 ;_Tahoma15x16_Bold+4716
0x680C	0x63636363 ;_Tahoma15x16_Bold+4720
0x6810	0x0000003E ;_Tahoma15x16_Bold+4724
0x6814	0x4C000000 ;_Tahoma15x16_Bold+4728
0x6818	0x673B0032 ;_Tahoma15x16_Bold+4732
0x681C	0x63636363 ;_Tahoma15x16_Bold+4736
0x6820	0x00000063 ;_Tahoma15x16_Bold+4740
0x6824	0x06000000 ;_Tahoma15x16_Bold+4744
0x6828	0x633E000C ;_Tahoma15x16_Bold+4748
0x682C	0x63636363 ;_Tahoma15x16_Bold+4752
0x6830	0x0000003E ;_Tahoma15x16_Bold+4756
0x6834	0x30000000 ;_Tahoma15x16_Bold+4760
0x6838	0x633E0018 ;_Tahoma15x16_Bold+4764
0x683C	0x63636363 ;_Tahoma15x16_Bold+4768
0x6840	0x0000003E ;_Tahoma15x16_Bold+4772
0x6844	0x1C000000 ;_Tahoma15x16_Bold+4776
0x6848	0x633E0036 ;_Tahoma15x16_Bold+4780
0x684C	0x63636363 ;_Tahoma15x16_Bold+4784
0x6850	0x0000003E ;_Tahoma15x16_Bold+4788
0x6854	0x4C000000 ;_Tahoma15x16_Bold+4792
0x6858	0x633E0032 ;_Tahoma15x16_Bold+4796
0x685C	0x63636363 ;_Tahoma15x16_Bold+4800
0x6860	0x0000003E ;_Tahoma15x16_Bold+4804
0x6864	0x36000000 ;_Tahoma15x16_Bold+4808
0x6868	0x633E0036 ;_Tahoma15x16_Bold+4812
0x686C	0x63636363 ;_Tahoma15x16_Bold+4816
0x6870	0x0000003E ;_Tahoma15x16_Bold+4820
0x6874	0x00000000 ;_Tahoma15x16_Bold+4824
0x6878	0x00000000 ;_Tahoma15x16_Bold+4828
0x687C	0x00300000 ;_Tahoma15x16_Bold+4832
0x6880	0x00000030 ;_Tahoma15x16_Bold+4836
0x6884	0x000001FE ;_Tahoma15x16_Bold+4840
0x6888	0x00300030 ;_Tahoma15x16_Bold+4844
0x688C	0x00000000 ;_Tahoma15x16_Bold+4848
0x6890	0x00000000 ;_Tahoma15x16_Bold+4852
0x6894	0x00000000 ;_Tahoma15x16_Bold+4856
0x6898	0x733E4000 ;_Tahoma15x16_Bold+4860
0x689C	0x67676B73 ;_Tahoma15x16_Bold+4864
0x68A0	0x0000013E ;_Tahoma15x16_Bold+4868
0x68A4	0x06000000 ;_Tahoma15x16_Bold+4872
0x68A8	0x6363000C ;_Tahoma15x16_Bold+4876
0x68AC	0x73636363 ;_Tahoma15x16_Bold+4880
0x68B0	0x0000006E ;_Tahoma15x16_Bold+4884
0x68B4	0x30000000 ;_Tahoma15x16_Bold+4888
0x68B8	0x63630018 ;_Tahoma15x16_Bold+4892
0x68BC	0x73636363 ;_Tahoma15x16_Bold+4896
0x68C0	0x0000006E ;_Tahoma15x16_Bold+4900
0x68C4	0x1C000000 ;_Tahoma15x16_Bold+4904
0x68C8	0x63630036 ;_Tahoma15x16_Bold+4908
0x68CC	0x73636363 ;_Tahoma15x16_Bold+4912
0x68D0	0x0000006E ;_Tahoma15x16_Bold+4916
0x68D4	0x36000000 ;_Tahoma15x16_Bold+4920
0x68D8	0x63630036 ;_Tahoma15x16_Bold+4924
0x68DC	0x73636363 ;_Tahoma15x16_Bold+4928
0x68E0	0x0000006E ;_Tahoma15x16_Bold+4932
0x68E4	0x30000000 ;_Tahoma15x16_Bold+4936
0x68E8	0x63630018 ;_Tahoma15x16_Bold+4940
0x68EC	0x1C363663 ;_Tahoma15x16_Bold+4944
0x68F0	0x0C0C181C ;_Tahoma15x16_Bold+4948
0x68F4	0x03000000 ;_Tahoma15x16_Bold+4952
0x68F8	0x673B0303 ;_Tahoma15x16_Bold+4956
0x68FC	0x63636363 ;_Tahoma15x16_Bold+4960
0x6900	0x0303033F ;_Tahoma15x16_Bold+4964
0x6904	0x36000000 ;_Tahoma15x16_Bold+4968
0x6908	0x63630036 ;_Tahoma15x16_Bold+4972
0x690C	0x1C363663 ;_Tahoma15x16_Bold+4976
0x6910	0x0C0C181C ;_Tahoma15x16_Bold+4980
; end of _Tahoma15x16_Bold
;RF_Meter_example.c,1 :: _HandelGothic_BT21x22_Regular [4110]
0x6914	0x00200000 ;_HandelGothic_BT21x22_Regular+0
0x6918	0x0016007F ;_HandelGothic_BT21x22_Regular+4
0x691C	0x00018801 ;_HandelGothic_BT21x22_Regular+8
0x6920	0x00019E05 ;_HandelGothic_BT21x22_Regular+12
0x6924	0x0001B406 ;_HandelGothic_BT21x22_Regular+16
0x6928	0x0001CA0E ;_HandelGothic_BT21x22_Regular+20
0x692C	0x0001F60E ;_HandelGothic_BT21x22_Regular+24
0x6930	0x00022211 ;_HandelGothic_BT21x22_Regular+28
0x6934	0x0002640F ;_HandelGothic_BT21x22_Regular+32
0x6938	0x00029003 ;_HandelGothic_BT21x22_Regular+36
0x693C	0x0002A606 ;_HandelGothic_BT21x22_Regular+40
0x6940	0x0002BC06 ;_HandelGothic_BT21x22_Regular+44
0x6944	0x0002D209 ;_HandelGothic_BT21x22_Regular+48
0x6948	0x0002FE0E ;_HandelGothic_BT21x22_Regular+52
0x694C	0x00032A03 ;_HandelGothic_BT21x22_Regular+56
0x6950	0x00034006 ;_HandelGothic_BT21x22_Regular+60
0x6954	0x00035603 ;_HandelGothic_BT21x22_Regular+64
0x6958	0x00036C08 ;_HandelGothic_BT21x22_Regular+68
0x695C	0x0003820E ;_HandelGothic_BT21x22_Regular+72
0x6960	0x0003AE04 ;_HandelGothic_BT21x22_Regular+76
0x6964	0x0003C40C ;_HandelGothic_BT21x22_Regular+80
0x6968	0x0003F00B ;_HandelGothic_BT21x22_Regular+84
0x696C	0x00041C0F ;_HandelGothic_BT21x22_Regular+88
0x6970	0x0004480C ;_HandelGothic_BT21x22_Regular+92
0x6974	0x0004740E ;_HandelGothic_BT21x22_Regular+96
0x6978	0x0004A00C ;_HandelGothic_BT21x22_Regular+100
0x697C	0x0004CC0D ;_HandelGothic_BT21x22_Regular+104
0x6980	0x0004F80D ;_HandelGothic_BT21x22_Regular+108
0x6984	0x00052403 ;_HandelGothic_BT21x22_Regular+112
0x6988	0x00053A03 ;_HandelGothic_BT21x22_Regular+116
0x698C	0x0005500D ;_HandelGothic_BT21x22_Regular+120
0x6990	0x00057C0D ;_HandelGothic_BT21x22_Regular+124
0x6994	0x0005A80D ;_HandelGothic_BT21x22_Regular+128
0x6998	0x0005D40D ;_HandelGothic_BT21x22_Regular+132
0x699C	0x00060012 ;_HandelGothic_BT21x22_Regular+136
0x69A0	0x0006420F ;_HandelGothic_BT21x22_Regular+140
0x69A4	0x00066E0D ;_HandelGothic_BT21x22_Regular+144
0x69A8	0x00069A0C ;_HandelGothic_BT21x22_Regular+148
0x69AC	0x0006C60E ;_HandelGothic_BT21x22_Regular+152
0x69B0	0x0006F20C ;_HandelGothic_BT21x22_Regular+156
0x69B4	0x00071E0C ;_HandelGothic_BT21x22_Regular+160
0x69B8	0x00074A0E ;_HandelGothic_BT21x22_Regular+164
0x69BC	0x0007760C ;_HandelGothic_BT21x22_Regular+168
0x69C0	0x0007A204 ;_HandelGothic_BT21x22_Regular+172
0x69C4	0x0007B809 ;_HandelGothic_BT21x22_Regular+176
0x69C8	0x0007E40D ;_HandelGothic_BT21x22_Regular+180
0x69CC	0x0008100A ;_HandelGothic_BT21x22_Regular+184
0x69D0	0x00083C10 ;_HandelGothic_BT21x22_Regular+188
0x69D4	0x0008680D ;_HandelGothic_BT21x22_Regular+192
0x69D8	0x0008940F ;_HandelGothic_BT21x22_Regular+196
0x69DC	0x0008C00D ;_HandelGothic_BT21x22_Regular+200
0x69E0	0x0008EC10 ;_HandelGothic_BT21x22_Regular+204
0x69E4	0x0009180E ;_HandelGothic_BT21x22_Regular+208
0x69E8	0x0009440E ;_HandelGothic_BT21x22_Regular+212
0x69EC	0x0009700B ;_HandelGothic_BT21x22_Regular+216
0x69F0	0x00099C0D ;_HandelGothic_BT21x22_Regular+220
0x69F4	0x0009C80E ;_HandelGothic_BT21x22_Regular+224
0x69F8	0x0009F415 ;_HandelGothic_BT21x22_Regular+228
0x69FC	0x000A360D ;_HandelGothic_BT21x22_Regular+232
0x6A00	0x000A620C ;_HandelGothic_BT21x22_Regular+236
0x6A04	0x000A8E0D ;_HandelGothic_BT21x22_Regular+240
0x6A08	0x000ABA06 ;_HandelGothic_BT21x22_Regular+244
0x6A0C	0x000AD008 ;_HandelGothic_BT21x22_Regular+248
0x6A10	0x000AE605 ;_HandelGothic_BT21x22_Regular+252
0x6A14	0x000AFC0F ;_HandelGothic_BT21x22_Regular+256
0x6A18	0x000B280A ;_HandelGothic_BT21x22_Regular+260
0x6A1C	0x000B5407 ;_HandelGothic_BT21x22_Regular+264
0x6A20	0x000B6A0B ;_HandelGothic_BT21x22_Regular+268
0x6A24	0x000B960B ;_HandelGothic_BT21x22_Regular+272
0x6A28	0x000BC20A ;_HandelGothic_BT21x22_Regular+276
0x6A2C	0x000BEE0B ;_HandelGothic_BT21x22_Regular+280
0x6A30	0x000C1A0A ;_HandelGothic_BT21x22_Regular+284
0x6A34	0x000C4608 ;_HandelGothic_BT21x22_Regular+288
0x6A38	0x000C5C0B ;_HandelGothic_BT21x22_Regular+292
0x6A3C	0x000C880A ;_HandelGothic_BT21x22_Regular+296
0x6A40	0x000CB404 ;_HandelGothic_BT21x22_Regular+300
0x6A44	0x000CCA04 ;_HandelGothic_BT21x22_Regular+304
0x6A48	0x000CE00B ;_HandelGothic_BT21x22_Regular+308
0x6A4C	0x000D0C04 ;_HandelGothic_BT21x22_Regular+312
0x6A50	0x000D220E ;_HandelGothic_BT21x22_Regular+316
0x6A54	0x000D4E0A ;_HandelGothic_BT21x22_Regular+320
0x6A58	0x000D7A0C ;_HandelGothic_BT21x22_Regular+324
0x6A5C	0x000DA60B ;_HandelGothic_BT21x22_Regular+328
0x6A60	0x000DD20B ;_HandelGothic_BT21x22_Regular+332
0x6A64	0x000DFE08 ;_HandelGothic_BT21x22_Regular+336
0x6A68	0x000E140B ;_HandelGothic_BT21x22_Regular+340
0x6A6C	0x000E4008 ;_HandelGothic_BT21x22_Regular+344
0x6A70	0x000E560A ;_HandelGothic_BT21x22_Regular+348
0x6A74	0x000E820B ;_HandelGothic_BT21x22_Regular+352
0x6A78	0x000EAE11 ;_HandelGothic_BT21x22_Regular+356
0x6A7C	0x000EF00A ;_HandelGothic_BT21x22_Regular+360
0x6A80	0x000F1C0A ;_HandelGothic_BT21x22_Regular+364
0x6A84	0x000F480A ;_HandelGothic_BT21x22_Regular+368
0x6A88	0x000F7408 ;_HandelGothic_BT21x22_Regular+372
0x6A8C	0x000F8A06 ;_HandelGothic_BT21x22_Regular+376
0x6A90	0x000FA007 ;_HandelGothic_BT21x22_Regular+380
0x6A94	0x000FB60D ;_HandelGothic_BT21x22_Regular+384
0x6A98	0x000FE20B ;_HandelGothic_BT21x22_Regular+388
0x6A9C	0x00000000 ;_HandelGothic_BT21x22_Regular+392
0x6AA0	0x00000000 ;_HandelGothic_BT21x22_Regular+396
0x6AA4	0x00000000 ;_HandelGothic_BT21x22_Regular+400
0x6AA8	0x00000000 ;_HandelGothic_BT21x22_Regular+404
0x6AAC	0x00000000 ;_HandelGothic_BT21x22_Regular+408
0x6AB0	0x00000000 ;_HandelGothic_BT21x22_Regular+412
0x6AB4	0x1C1C0000 ;_HandelGothic_BT21x22_Regular+416
0x6AB8	0x1C1C1C1C ;_HandelGothic_BT21x22_Regular+420
0x6ABC	0x1C1C1C1C ;_HandelGothic_BT21x22_Regular+424
0x6AC0	0x1C1C001C ;_HandelGothic_BT21x22_Regular+428
0x6AC4	0x00000000 ;_HandelGothic_BT21x22_Regular+432
0x6AC8	0x00000000 ;_HandelGothic_BT21x22_Regular+436
0x6ACC	0x36363600 ;_HandelGothic_BT21x22_Regular+440
0x6AD0	0x00003636 ;_HandelGothic_BT21x22_Regular+444
0x6AD4	0x00000000 ;_HandelGothic_BT21x22_Regular+448
0x6AD8	0x00000000 ;_HandelGothic_BT21x22_Regular+452
0x6ADC	0x00000000 ;_HandelGothic_BT21x22_Regular+456
0x6AE0	0x00000000 ;_HandelGothic_BT21x22_Regular+460
0x6AE4	0x1CC00000 ;_HandelGothic_BT21x22_Regular+464
0x6AE8	0x0C600CC0 ;_HandelGothic_BT21x22_Regular+468
0x6AEC	0x3FFC0E60 ;_HandelGothic_BT21x22_Regular+472
0x6AF0	0x03321FFC ;_HandelGothic_BT21x22_Regular+476
0x6AF4	0x1FFE0330 ;_HandelGothic_BT21x22_Regular+480
0x6AF8	0x01980FFF ;_HandelGothic_BT21x22_Regular+484
0x6AFC	0x00CC018C ;_HandelGothic_BT21x22_Regular+488
0x6B00	0x000000CE ;_HandelGothic_BT21x22_Regular+492
0x6B04	0x00000000 ;_HandelGothic_BT21x22_Regular+496
0x6B08	0x00000000 ;_HandelGothic_BT21x22_Regular+500
0x6B0C	0x00000000 ;_HandelGothic_BT21x22_Regular+504
0x6B10	0x1FF80080 ;_HandelGothic_BT21x22_Regular+508
0x6B14	0x009E1FFC ;_HandelGothic_BT21x22_Regular+512
0x6B18	0x008E008E ;_HandelGothic_BT21x22_Regular+516
0x6B1C	0x0FFC009E ;_HandelGothic_BT21x22_Regular+520
0x6B20	0x38801FF8 ;_HandelGothic_BT21x22_Regular+524
0x6B24	0x38803880 ;_HandelGothic_BT21x22_Regular+528
0x6B28	0x1FFC3C80 ;_HandelGothic_BT21x22_Regular+532
0x6B2C	0x00800FFC ;_HandelGothic_BT21x22_Regular+536
0x6B30	0x00000000 ;_HandelGothic_BT21x22_Regular+540
0x6B34	0x00000000 ;_HandelGothic_BT21x22_Regular+544
0x6B38	0x00000000 ;_HandelGothic_BT21x22_Regular+548
0x6B3C	0x00000000 ;_HandelGothic_BT21x22_Regular+552
0x6B40	0x083E0000 ;_HandelGothic_BT21x22_Regular+556
0x6B44	0x000C7F00 ;_HandelGothic_BT21x22_Regular+560
0x6B48	0x63000463 ;_HandelGothic_BT21x22_Regular+564
0x6B4C	0x02630006 ;_HandelGothic_BT21x22_Regular+568
0x6B50	0x00037F00 ;_HandelGothic_BT21x22_Regular+572
0x6B54	0x8000013E ;_HandelGothic_BT21x22_Regular+576
0x6B58	0xFD8000F9 ;_HandelGothic_BT21x22_Regular+580
0x6B5C	0x018C8001 ;_HandelGothic_BT21x22_Regular+584
0x6B60	0x40018CC0 ;_HandelGothic_BT21x22_Regular+588
0x6B64	0xFC60018C ;_HandelGothic_BT21x22_Regular+592
0x6B68	0x00F82001 ;_HandelGothic_BT21x22_Regular+596
0x6B6C	0x00000000 ;_HandelGothic_BT21x22_Regular+600
0x6B70	0x00000000 ;_HandelGothic_BT21x22_Regular+604
0x6B74	0x00000000 ;_HandelGothic_BT21x22_Regular+608
0x6B78	0x00000000 ;_HandelGothic_BT21x22_Regular+612
0x6B7C	0x00000000 ;_HandelGothic_BT21x22_Regular+616
0x6B80	0x03FC03F8 ;_HandelGothic_BT21x22_Regular+620
0x6B84	0x000E001E ;_HandelGothic_BT21x22_Regular+624
0x6B88	0x001E000E ;_HandelGothic_BT21x22_Regular+628
0x6B8C	0x7E7C7E7C ;_HandelGothic_BT21x22_Regular+632
0x6B90	0x1C0E1C1E ;_HandelGothic_BT21x22_Regular+636
0x6B94	0x0F1E0E0E ;_HandelGothic_BT21x22_Regular+640
0x6B98	0x01F807FC ;_HandelGothic_BT21x22_Regular+644
0x6B9C	0x00000000 ;_HandelGothic_BT21x22_Regular+648
0x6BA0	0x00000000 ;_HandelGothic_BT21x22_Regular+652
0x6BA4	0x00000000 ;_HandelGothic_BT21x22_Regular+656
0x6BA8	0x06060600 ;_HandelGothic_BT21x22_Regular+660
0x6BAC	0x00000606 ;_HandelGothic_BT21x22_Regular+664
0x6BB0	0x00000000 ;_HandelGothic_BT21x22_Regular+668
0x6BB4	0x00000000 ;_HandelGothic_BT21x22_Regular+672
0x6BB8	0x00000000 ;_HandelGothic_BT21x22_Regular+676
0x6BBC	0x18380000 ;_HandelGothic_BT21x22_Regular+680
0x6BC0	0x060C0C0C ;_HandelGothic_BT21x22_Regular+684
0x6BC4	0x06060606 ;_HandelGothic_BT21x22_Regular+688
0x6BC8	0x0C0C0C06 ;_HandelGothic_BT21x22_Regular+692
0x6BCC	0x00003818 ;_HandelGothic_BT21x22_Regular+696
0x6BD0	0x00000000 ;_HandelGothic_BT21x22_Regular+700
0x6BD4	0x18180C0E ;_HandelGothic_BT21x22_Regular+704
0x6BD8	0x30303018 ;_HandelGothic_BT21x22_Regular+708
0x6BDC	0x18303030 ;_HandelGothic_BT21x22_Regular+712
0x6BE0	0x0E0C1818 ;_HandelGothic_BT21x22_Regular+716
0x6BE4	0x00000000 ;_HandelGothic_BT21x22_Regular+720
0x6BE8	0x00000000 ;_HandelGothic_BT21x22_Regular+724
0x6BEC	0x00300000 ;_HandelGothic_BT21x22_Regular+728
0x6BF0	0x01FE00B4 ;_HandelGothic_BT21x22_Regular+732
0x6BF4	0x01FE0078 ;_HandelGothic_BT21x22_Regular+736
0x6BF8	0x003000B4 ;_HandelGothic_BT21x22_Regular+740
0x6BFC	0x00000000 ;_HandelGothic_BT21x22_Regular+744
0x6C00	0x00000000 ;_HandelGothic_BT21x22_Regular+748
0x6C04	0x00000000 ;_HandelGothic_BT21x22_Regular+752
0x6C08	0x00000000 ;_HandelGothic_BT21x22_Regular+756
0x6C0C	0x00000000 ;_HandelGothic_BT21x22_Regular+760
0x6C10	0x00000000 ;_HandelGothic_BT21x22_Regular+764
0x6C14	0x00000000 ;_HandelGothic_BT21x22_Regular+768
0x6C18	0x00000000 ;_HandelGothic_BT21x22_Regular+772
0x6C1C	0x01800000 ;_HandelGothic_BT21x22_Regular+776
0x6C20	0x01800180 ;_HandelGothic_BT21x22_Regular+780
0x6C24	0x01800180 ;_HandelGothic_BT21x22_Regular+784
0x6C28	0x3FFC3FFC ;_HandelGothic_BT21x22_Regular+788
0x6C2C	0x01800180 ;_HandelGothic_BT21x22_Regular+792
0x6C30	0x01800180 ;_HandelGothic_BT21x22_Regular+796
0x6C34	0x00000180 ;_HandelGothic_BT21x22_Regular+800
0x6C38	0x00000000 ;_HandelGothic_BT21x22_Regular+804
0x6C3C	0x00000000 ;_HandelGothic_BT21x22_Regular+808
0x6C40	0x00000000 ;_HandelGothic_BT21x22_Regular+812
0x6C44	0x00000000 ;_HandelGothic_BT21x22_Regular+816
0x6C48	0x00000000 ;_HandelGothic_BT21x22_Regular+820
0x6C4C	0x06060000 ;_HandelGothic_BT21x22_Regular+824
0x6C50	0x00000204 ;_HandelGothic_BT21x22_Regular+828
0x6C54	0x00000000 ;_HandelGothic_BT21x22_Regular+832
0x6C58	0x00000000 ;_HandelGothic_BT21x22_Regular+836
0x6C5C	0x00000000 ;_HandelGothic_BT21x22_Regular+840
0x6C60	0x00003F3F ;_HandelGothic_BT21x22_Regular+844
0x6C64	0x00000000 ;_HandelGothic_BT21x22_Regular+848
0x6C68	0x00000000 ;_HandelGothic_BT21x22_Regular+852
0x6C6C	0x00000000 ;_HandelGothic_BT21x22_Regular+856
0x6C70	0x00000000 ;_HandelGothic_BT21x22_Regular+860
0x6C74	0x00000000 ;_HandelGothic_BT21x22_Regular+864
0x6C78	0x06060000 ;_HandelGothic_BT21x22_Regular+868
0x6C7C	0x00000000 ;_HandelGothic_BT21x22_Regular+872
0x6C80	0x00000000 ;_HandelGothic_BT21x22_Regular+876
0x6C84	0x604040C0 ;_HandelGothic_BT21x22_Regular+880
0x6C88	0x18103020 ;_HandelGothic_BT21x22_Regular+884
0x6C8C	0x040C0808 ;_HandelGothic_BT21x22_Regular+888
0x6C90	0x03020206 ;_HandelGothic_BT21x22_Regular+892
0x6C94	0x00000000 ;_HandelGothic_BT21x22_Regular+896
0x6C98	0x00000000 ;_HandelGothic_BT21x22_Regular+900
0x6C9C	0x03F00000 ;_HandelGothic_BT21x22_Regular+904
0x6CA0	0x1E1E0FFC ;_HandelGothic_BT21x22_Regular+908
0x6CA4	0x38071C0E ;_HandelGothic_BT21x22_Regular+912
0x6CA8	0x38073807 ;_HandelGothic_BT21x22_Regular+916
0x6CAC	0x38073807 ;_HandelGothic_BT21x22_Regular+920
0x6CB0	0x1C0E3807 ;_HandelGothic_BT21x22_Regular+924
0x6CB4	0x0FFC1E1E ;_HandelGothic_BT21x22_Regular+928
0x6CB8	0x000003F0 ;_HandelGothic_BT21x22_Regular+932
0x6CBC	0x00000000 ;_HandelGothic_BT21x22_Regular+936
0x6CC0	0x00000000 ;_HandelGothic_BT21x22_Regular+940
0x6CC4	0x0E0E0000 ;_HandelGothic_BT21x22_Regular+944
0x6CC8	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+948
0x6CCC	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+952
0x6CD0	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+956
0x6CD4	0x00000000 ;_HandelGothic_BT21x22_Regular+960
0x6CD8	0x00000000 ;_HandelGothic_BT21x22_Regular+964
0x6CDC	0x00000000 ;_HandelGothic_BT21x22_Regular+968
0x6CE0	0x07FF03FF ;_HandelGothic_BT21x22_Regular+972
0x6CE4	0x0E000E00 ;_HandelGothic_BT21x22_Regular+976
0x6CE8	0x0E000E00 ;_HandelGothic_BT21x22_Regular+980
0x6CEC	0x03FE07FC ;_HandelGothic_BT21x22_Regular+984
0x6CF0	0x0007000F ;_HandelGothic_BT21x22_Regular+988
0x6CF4	0x00070007 ;_HandelGothic_BT21x22_Regular+992
0x6CF8	0x0FFF0FFF ;_HandelGothic_BT21x22_Regular+996
0x6CFC	0x00000000 ;_HandelGothic_BT21x22_Regular+1000
0x6D00	0x00000000 ;_HandelGothic_BT21x22_Regular+1004
0x6D04	0x00000000 ;_HandelGothic_BT21x22_Regular+1008
0x6D08	0x00000000 ;_HandelGothic_BT21x22_Regular+1012
0x6D0C	0x03FF01FF ;_HandelGothic_BT21x22_Regular+1016
0x6D10	0x07000780 ;_HandelGothic_BT21x22_Regular+1020
0x6D14	0x07800700 ;_HandelGothic_BT21x22_Regular+1024
0x6D18	0x03FE03FE ;_HandelGothic_BT21x22_Regular+1028
0x6D1C	0x07000780 ;_HandelGothic_BT21x22_Regular+1032
0x6D20	0x07800700 ;_HandelGothic_BT21x22_Regular+1036
0x6D24	0x01FF03FF ;_HandelGothic_BT21x22_Regular+1040
0x6D28	0x00000000 ;_HandelGothic_BT21x22_Regular+1044
0x6D2C	0x00000000 ;_HandelGothic_BT21x22_Regular+1048
0x6D30	0x00000000 ;_HandelGothic_BT21x22_Regular+1052
0x6D34	0x00000000 ;_HandelGothic_BT21x22_Regular+1056
0x6D38	0x1F001E00 ;_HandelGothic_BT21x22_Regular+1060
0x6D3C	0x1FC01F80 ;_HandelGothic_BT21x22_Regular+1064
0x6D40	0x1CF01DE0 ;_HandelGothic_BT21x22_Regular+1068
0x6D44	0x1C3C1C78 ;_HandelGothic_BT21x22_Regular+1072
0x6D48	0x7FFE1C1E ;_HandelGothic_BT21x22_Regular+1076
0x6D4C	0x1C007FFE ;_HandelGothic_BT21x22_Regular+1080
0x6D50	0x1C001C00 ;_HandelGothic_BT21x22_Regular+1084
0x6D54	0x00000000 ;_HandelGothic_BT21x22_Regular+1088
0x6D58	0x00000000 ;_HandelGothic_BT21x22_Regular+1092
0x6D5C	0x00000000 ;_HandelGothic_BT21x22_Regular+1096
0x6D60	0x00000000 ;_HandelGothic_BT21x22_Regular+1100
0x6D64	0x07FF07FF ;_HandelGothic_BT21x22_Regular+1104
0x6D68	0x00070007 ;_HandelGothic_BT21x22_Regular+1108
0x6D6C	0x00070007 ;_HandelGothic_BT21x22_Regular+1112
0x6D70	0x07FF03FF ;_HandelGothic_BT21x22_Regular+1116
0x6D74	0x0E000E00 ;_HandelGothic_BT21x22_Regular+1120
0x6D78	0x0E000E00 ;_HandelGothic_BT21x22_Regular+1124
0x6D7C	0x03FF07FF ;_HandelGothic_BT21x22_Regular+1128
0x6D80	0x00000000 ;_HandelGothic_BT21x22_Regular+1132
0x6D84	0x00000000 ;_HandelGothic_BT21x22_Regular+1136
0x6D88	0x00000000 ;_HandelGothic_BT21x22_Regular+1140
0x6D8C	0x00000000 ;_HandelGothic_BT21x22_Regular+1144
0x6D90	0x1FF81FE0 ;_HandelGothic_BT21x22_Regular+1148
0x6D94	0x001C003C ;_HandelGothic_BT21x22_Regular+1152
0x6D98	0x000E000E ;_HandelGothic_BT21x22_Regular+1156
0x6D9C	0x1FFE0FFE ;_HandelGothic_BT21x22_Regular+1160
0x6DA0	0x380E380E ;_HandelGothic_BT21x22_Regular+1164
0x6DA4	0x3C3C381C ;_HandelGothic_BT21x22_Regular+1168
0x6DA8	0x07E01FF8 ;_HandelGothic_BT21x22_Regular+1172
0x6DAC	0x00000000 ;_HandelGothic_BT21x22_Regular+1176
0x6DB0	0x00000000 ;_HandelGothic_BT21x22_Regular+1180
0x6DB4	0x00000000 ;_HandelGothic_BT21x22_Regular+1184
0x6DB8	0x00000000 ;_HandelGothic_BT21x22_Regular+1188
0x6DBC	0x0FFF0FFF ;_HandelGothic_BT21x22_Regular+1192
0x6DC0	0x07000F00 ;_HandelGothic_BT21x22_Regular+1196
0x6DC4	0x03C00380 ;_HandelGothic_BT21x22_Regular+1200
0x6DC8	0x00E001C0 ;_HandelGothic_BT21x22_Regular+1204
0x6DCC	0x007800F0 ;_HandelGothic_BT21x22_Regular+1208
0x6DD0	0x003C0038 ;_HandelGothic_BT21x22_Regular+1212
0x6DD4	0x000F001E ;_HandelGothic_BT21x22_Regular+1216
0x6DD8	0x00000000 ;_HandelGothic_BT21x22_Regular+1220
0x6DDC	0x00000000 ;_HandelGothic_BT21x22_Regular+1224
0x6DE0	0x00000000 ;_HandelGothic_BT21x22_Regular+1228
0x6DE4	0x00000000 ;_HandelGothic_BT21x22_Regular+1232
0x6DE8	0x0FFE07FC ;_HandelGothic_BT21x22_Regular+1236
0x6DEC	0x1C071E0F ;_HandelGothic_BT21x22_Regular+1240
0x6DF0	0x1E0F1C07 ;_HandelGothic_BT21x22_Regular+1244
0x6DF4	0x0FFE0FFE ;_HandelGothic_BT21x22_Regular+1248
0x6DF8	0x1C071E0F ;_HandelGothic_BT21x22_Regular+1252
0x6DFC	0x1E0F1C07 ;_HandelGothic_BT21x22_Regular+1256
0x6E00	0x07FC0FFE ;_HandelGothic_BT21x22_Regular+1260
0x6E04	0x00000000 ;_HandelGothic_BT21x22_Regular+1264
0x6E08	0x00000000 ;_HandelGothic_BT21x22_Regular+1268
0x6E0C	0x00000000 ;_HandelGothic_BT21x22_Regular+1272
0x6E10	0x00000000 ;_HandelGothic_BT21x22_Regular+1276
0x6E14	0x07FE01F8 ;_HandelGothic_BT21x22_Regular+1280
0x6E18	0x0E070F0F ;_HandelGothic_BT21x22_Regular+1284
0x6E1C	0x1C071C07 ;_HandelGothic_BT21x22_Regular+1288
0x6E20	0x1FFC1FFE ;_HandelGothic_BT21x22_Regular+1292
0x6E24	0x1C001C00 ;_HandelGothic_BT21x22_Regular+1296
0x6E28	0x0F000E00 ;_HandelGothic_BT21x22_Regular+1300
0x6E2C	0x01FE07FE ;_HandelGothic_BT21x22_Regular+1304
0x6E30	0x00000000 ;_HandelGothic_BT21x22_Regular+1308
0x6E34	0x00000000 ;_HandelGothic_BT21x22_Regular+1312
0x6E38	0x00000000 ;_HandelGothic_BT21x22_Regular+1316
0x6E3C	0x00000000 ;_HandelGothic_BT21x22_Regular+1320
0x6E40	0x06000000 ;_HandelGothic_BT21x22_Regular+1324
0x6E44	0x00000006 ;_HandelGothic_BT21x22_Regular+1328
0x6E48	0x00000606 ;_HandelGothic_BT21x22_Regular+1332
0x6E4C	0x00000000 ;_HandelGothic_BT21x22_Regular+1336
0x6E50	0x00000000 ;_HandelGothic_BT21x22_Regular+1340
0x6E54	0x00000000 ;_HandelGothic_BT21x22_Regular+1344
0x6E58	0x00060600 ;_HandelGothic_BT21x22_Regular+1348
0x6E5C	0x06060000 ;_HandelGothic_BT21x22_Regular+1352
0x6E60	0x00000204 ;_HandelGothic_BT21x22_Regular+1356
0x6E64	0x00000000 ;_HandelGothic_BT21x22_Regular+1360
0x6E68	0x00000000 ;_HandelGothic_BT21x22_Regular+1364
0x6E6C	0x00000000 ;_HandelGothic_BT21x22_Regular+1368
0x6E70	0x10000000 ;_HandelGothic_BT21x22_Regular+1372
0x6E74	0x0F801E00 ;_HandelGothic_BT21x22_Regular+1376
0x6E78	0x007C03E0 ;_HandelGothic_BT21x22_Regular+1380
0x6E7C	0x007C001C ;_HandelGothic_BT21x22_Regular+1384
0x6E80	0x0F8003E0 ;_HandelGothic_BT21x22_Regular+1388
0x6E84	0x10001E00 ;_HandelGothic_BT21x22_Regular+1392
0x6E88	0x00000000 ;_HandelGothic_BT21x22_Regular+1396
0x6E8C	0x00000000 ;_HandelGothic_BT21x22_Regular+1400
0x6E90	0x00000000 ;_HandelGothic_BT21x22_Regular+1404
0x6E94	0x00000000 ;_HandelGothic_BT21x22_Regular+1408
0x6E98	0x00000000 ;_HandelGothic_BT21x22_Regular+1412
0x6E9C	0x00000000 ;_HandelGothic_BT21x22_Regular+1416
0x6EA0	0x1FFC0000 ;_HandelGothic_BT21x22_Regular+1420
0x6EA4	0x00001FFC ;_HandelGothic_BT21x22_Regular+1424
0x6EA8	0x1FFC0000 ;_HandelGothic_BT21x22_Regular+1428
0x6EAC	0x00001FFC ;_HandelGothic_BT21x22_Regular+1432
0x6EB0	0x00000000 ;_HandelGothic_BT21x22_Regular+1436
0x6EB4	0x00000000 ;_HandelGothic_BT21x22_Regular+1440
0x6EB8	0x00000000 ;_HandelGothic_BT21x22_Regular+1444
0x6EBC	0x00000000 ;_HandelGothic_BT21x22_Regular+1448
0x6EC0	0x00000000 ;_HandelGothic_BT21x22_Regular+1452
0x6EC4	0x00000000 ;_HandelGothic_BT21x22_Regular+1456
0x6EC8	0x00040000 ;_HandelGothic_BT21x22_Regular+1460
0x6ECC	0x00F8003C ;_HandelGothic_BT21x22_Regular+1464
0x6ED0	0x1F0003E0 ;_HandelGothic_BT21x22_Regular+1468
0x6ED4	0x1F001C00 ;_HandelGothic_BT21x22_Regular+1472
0x6ED8	0x00F803E0 ;_HandelGothic_BT21x22_Regular+1476
0x6EDC	0x0004003C ;_HandelGothic_BT21x22_Regular+1480
0x6EE0	0x00000000 ;_HandelGothic_BT21x22_Regular+1484
0x6EE4	0x00000000 ;_HandelGothic_BT21x22_Regular+1488
0x6EE8	0x00000000 ;_HandelGothic_BT21x22_Regular+1492
0x6EEC	0x00000000 ;_HandelGothic_BT21x22_Regular+1496
0x6EF0	0x0FFE07FE ;_HandelGothic_BT21x22_Regular+1500
0x6EF4	0x1C001C00 ;_HandelGothic_BT21x22_Regular+1504
0x6EF8	0x1C001C00 ;_HandelGothic_BT21x22_Regular+1508
0x6EFC	0x07FC0FF8 ;_HandelGothic_BT21x22_Regular+1512
0x6F00	0x000E001E ;_HandelGothic_BT21x22_Regular+1516
0x6F04	0x0000000E ;_HandelGothic_BT21x22_Regular+1520
0x6F08	0x000E000E ;_HandelGothic_BT21x22_Regular+1524
0x6F0C	0x00000000 ;_HandelGothic_BT21x22_Regular+1528
0x6F10	0x00000000 ;_HandelGothic_BT21x22_Regular+1532
0x6F14	0x00000000 ;_HandelGothic_BT21x22_Regular+1536
0x6F18	0x00000000 ;_HandelGothic_BT21x22_Regular+1540
0x6F1C	0x00000000 ;_HandelGothic_BT21x22_Regular+1544
0x6F20	0xE0001F80 ;_HandelGothic_BT21x22_Regular+1548
0x6F24	0xE070007F ;_HandelGothic_BT21x22_Regular+1552
0x6F28	0x01803800 ;_HandelGothic_BT21x22_Regular+1556
0x6F2C	0xCC03B79C ;_HandelGothic_BT21x22_Regular+1560
0x6F30	0x18C60317 ;_HandelGothic_BT21x22_Regular+1564
0x6F34	0x03186603 ;_HandelGothic_BT21x22_Regular+1568
0x6F38	0x66031866 ;_HandelGothic_BT21x22_Regular+1572
0x6F3C	0xCC66018C ;_HandelGothic_BT21x22_Regular+1576
0x6F40	0x00FBE601 ;_HandelGothic_BT21x22_Regular+1580
0x6F44	0x1C0079CC ;_HandelGothic_BT21x22_Regular+1584
0x6F48	0xE0780000 ;_HandelGothic_BT21x22_Regular+1588
0x6F4C	0x003FF000 ;_HandelGothic_BT21x22_Regular+1592
0x6F50	0x00000FC0 ;_HandelGothic_BT21x22_Regular+1596
0x6F54	0x00000000 ;_HandelGothic_BT21x22_Regular+1600
0x6F58	0x00000000 ;_HandelGothic_BT21x22_Regular+1604
0x6F5C	0x01E00000 ;_HandelGothic_BT21x22_Regular+1608
0x6F60	0x03E003E0 ;_HandelGothic_BT21x22_Regular+1612
0x6F64	0x073003F0 ;_HandelGothic_BT21x22_Regular+1616
0x6F68	0x0E380738 ;_HandelGothic_BT21x22_Regular+1620
0x6F6C	0x1FFC0E18 ;_HandelGothic_BT21x22_Regular+1624
0x6F70	0x1C0E1FFC ;_HandelGothic_BT21x22_Regular+1628
0x6F74	0x3806380E ;_HandelGothic_BT21x22_Regular+1632
0x6F78	0x00007807 ;_HandelGothic_BT21x22_Regular+1636
0x6F7C	0x00000000 ;_HandelGothic_BT21x22_Regular+1640
0x6F80	0x00000000 ;_HandelGothic_BT21x22_Regular+1644
0x6F84	0x00000000 ;_HandelGothic_BT21x22_Regular+1648
0x6F88	0x07FE0000 ;_HandelGothic_BT21x22_Regular+1652
0x6F8C	0x1C0E0FFE ;_HandelGothic_BT21x22_Regular+1656
0x6F90	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+1660
0x6F94	0x0FFE1C0E ;_HandelGothic_BT21x22_Regular+1664
0x6F98	0x1C0E0FFE ;_HandelGothic_BT21x22_Regular+1668
0x6F9C	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+1672
0x6FA0	0x0FFE1C0E ;_HandelGothic_BT21x22_Regular+1676
0x6FA4	0x000007FE ;_HandelGothic_BT21x22_Regular+1680
0x6FA8	0x00000000 ;_HandelGothic_BT21x22_Regular+1684
0x6FAC	0x00000000 ;_HandelGothic_BT21x22_Regular+1688
0x6FB0	0x00000000 ;_HandelGothic_BT21x22_Regular+1692
0x6FB4	0x0FF00000 ;_HandelGothic_BT21x22_Regular+1696
0x6FB8	0x001C0FF8 ;_HandelGothic_BT21x22_Regular+1700
0x6FBC	0x000E001C ;_HandelGothic_BT21x22_Regular+1704
0x6FC0	0x000E000E ;_HandelGothic_BT21x22_Regular+1708
0x6FC4	0x000E000E ;_HandelGothic_BT21x22_Regular+1712
0x6FC8	0x000C000E ;_HandelGothic_BT21x22_Regular+1716
0x6FCC	0x0FF8001C ;_HandelGothic_BT21x22_Regular+1720
0x6FD0	0x00000FF0 ;_HandelGothic_BT21x22_Regular+1724
0x6FD4	0x00000000 ;_HandelGothic_BT21x22_Regular+1728
0x6FD8	0x00000000 ;_HandelGothic_BT21x22_Regular+1732
0x6FDC	0x00000000 ;_HandelGothic_BT21x22_Regular+1736
0x6FE0	0x07FE0000 ;_HandelGothic_BT21x22_Regular+1740
0x6FE4	0x1C0E0FFE ;_HandelGothic_BT21x22_Regular+1744
0x6FE8	0x380E1C0E ;_HandelGothic_BT21x22_Regular+1748
0x6FEC	0x380E380E ;_HandelGothic_BT21x22_Regular+1752
0x6FF0	0x380E380E ;_HandelGothic_BT21x22_Regular+1756
0x6FF4	0x1C0E380E ;_HandelGothic_BT21x22_Regular+1760
0x6FF8	0x0FFE1C0E ;_HandelGothic_BT21x22_Regular+1764
0x6FFC	0x000007FE ;_HandelGothic_BT21x22_Regular+1768
0x7000	0x00000000 ;_HandelGothic_BT21x22_Regular+1772
0x7004	0x00000000 ;_HandelGothic_BT21x22_Regular+1776
0x7008	0x00000000 ;_HandelGothic_BT21x22_Regular+1780
0x700C	0x0FF00000 ;_HandelGothic_BT21x22_Regular+1784
0x7010	0x001C0FF8 ;_HandelGothic_BT21x22_Regular+1788
0x7014	0x000E001C ;_HandelGothic_BT21x22_Regular+1792
0x7018	0x0FFE000E ;_HandelGothic_BT21x22_Regular+1796
0x701C	0x000E0FFE ;_HandelGothic_BT21x22_Regular+1800
0x7020	0x000C000E ;_HandelGothic_BT21x22_Regular+1804
0x7024	0x0FF8001C ;_HandelGothic_BT21x22_Regular+1808
0x7028	0x00000FF0 ;_HandelGothic_BT21x22_Regular+1812
0x702C	0x00000000 ;_HandelGothic_BT21x22_Regular+1816
0x7030	0x00000000 ;_HandelGothic_BT21x22_Regular+1820
0x7034	0x00000000 ;_HandelGothic_BT21x22_Regular+1824
0x7038	0x0FF00000 ;_HandelGothic_BT21x22_Regular+1828
0x703C	0x001C0FFC ;_HandelGothic_BT21x22_Regular+1832
0x7040	0x000E000E ;_HandelGothic_BT21x22_Regular+1836
0x7044	0x0FFE000E ;_HandelGothic_BT21x22_Regular+1840
0x7048	0x000E0FFE ;_HandelGothic_BT21x22_Regular+1844
0x704C	0x000E000E ;_HandelGothic_BT21x22_Regular+1848
0x7050	0x000E000E ;_HandelGothic_BT21x22_Regular+1852
0x7054	0x0000000E ;_HandelGothic_BT21x22_Regular+1856
0x7058	0x00000000 ;_HandelGothic_BT21x22_Regular+1860
0x705C	0x00000000 ;_HandelGothic_BT21x22_Regular+1864
0x7060	0x00000000 ;_HandelGothic_BT21x22_Regular+1868
0x7064	0x3FF00000 ;_HandelGothic_BT21x22_Regular+1872
0x7068	0x003C3FF8 ;_HandelGothic_BT21x22_Regular+1876
0x706C	0x000E001C ;_HandelGothic_BT21x22_Regular+1880
0x7070	0x3F8E000E ;_HandelGothic_BT21x22_Regular+1884
0x7074	0x380E3F8E ;_HandelGothic_BT21x22_Regular+1888
0x7078	0x381C380E ;_HandelGothic_BT21x22_Regular+1892
0x707C	0x3FF8383C ;_HandelGothic_BT21x22_Regular+1896
0x7080	0x00003FF0 ;_HandelGothic_BT21x22_Regular+1900
0x7084	0x00000000 ;_HandelGothic_BT21x22_Regular+1904
0x7088	0x00000000 ;_HandelGothic_BT21x22_Regular+1908
0x708C	0x00000000 ;_HandelGothic_BT21x22_Regular+1912
0x7090	0x0E0E0000 ;_HandelGothic_BT21x22_Regular+1916
0x7094	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+1920
0x7098	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+1924
0x709C	0x0FFE0E0E ;_HandelGothic_BT21x22_Regular+1928
0x70A0	0x0E0E0FFE ;_HandelGothic_BT21x22_Regular+1932
0x70A4	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+1936
0x70A8	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+1940
0x70AC	0x00000E0E ;_HandelGothic_BT21x22_Regular+1944
0x70B0	0x00000000 ;_HandelGothic_BT21x22_Regular+1948
0x70B4	0x00000000 ;_HandelGothic_BT21x22_Regular+1952
0x70B8	0x0E0E0000 ;_HandelGothic_BT21x22_Regular+1956
0x70BC	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+1960
0x70C0	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+1964
0x70C4	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+1968
0x70C8	0x00000000 ;_HandelGothic_BT21x22_Regular+1972
0x70CC	0x00000000 ;_HandelGothic_BT21x22_Regular+1976
0x70D0	0x00000000 ;_HandelGothic_BT21x22_Regular+1980
0x70D4	0x01C001C0 ;_HandelGothic_BT21x22_Regular+1984
0x70D8	0x01C001C0 ;_HandelGothic_BT21x22_Regular+1988
0x70DC	0x01C001C0 ;_HandelGothic_BT21x22_Regular+1992
0x70E0	0x01C001C0 ;_HandelGothic_BT21x22_Regular+1996
0x70E4	0x01C001C0 ;_HandelGothic_BT21x22_Regular+2000
0x70E8	0x01E001C0 ;_HandelGothic_BT21x22_Regular+2004
0x70EC	0x007F00FF ;_HandelGothic_BT21x22_Regular+2008
0x70F0	0x00000000 ;_HandelGothic_BT21x22_Regular+2012
0x70F4	0x00000000 ;_HandelGothic_BT21x22_Regular+2016
0x70F8	0x00000000 ;_HandelGothic_BT21x22_Regular+2020
0x70FC	0x00000000 ;_HandelGothic_BT21x22_Regular+2024
0x7100	0x0F0E1E0E ;_HandelGothic_BT21x22_Regular+2028
0x7104	0x038E078E ;_HandelGothic_BT21x22_Regular+2032
0x7108	0x00EE01CE ;_HandelGothic_BT21x22_Regular+2036
0x710C	0x00FE00FE ;_HandelGothic_BT21x22_Regular+2040
0x7110	0x01CE01EE ;_HandelGothic_BT21x22_Regular+2044
0x7114	0x078E038E ;_HandelGothic_BT21x22_Regular+2048
0x7118	0x1E0E0F0E ;_HandelGothic_BT21x22_Regular+2052
0x711C	0x00000000 ;_HandelGothic_BT21x22_Regular+2056
0x7120	0x00000000 ;_HandelGothic_BT21x22_Regular+2060
0x7124	0x00000000 ;_HandelGothic_BT21x22_Regular+2064
0x7128	0x00000000 ;_HandelGothic_BT21x22_Regular+2068
0x712C	0x000E000E ;_HandelGothic_BT21x22_Regular+2072
0x7130	0x000E000E ;_HandelGothic_BT21x22_Regular+2076
0x7134	0x000E000E ;_HandelGothic_BT21x22_Regular+2080
0x7138	0x000E000E ;_HandelGothic_BT21x22_Regular+2084
0x713C	0x000E000E ;_HandelGothic_BT21x22_Regular+2088
0x7140	0x001E000E ;_HandelGothic_BT21x22_Regular+2092
0x7144	0x03F803FC ;_HandelGothic_BT21x22_Regular+2096
0x7148	0x00000000 ;_HandelGothic_BT21x22_Regular+2100
0x714C	0x00000000 ;_HandelGothic_BT21x22_Regular+2104
0x7150	0x00000000 ;_HandelGothic_BT21x22_Regular+2108
0x7154	0x00000000 ;_HandelGothic_BT21x22_Regular+2112
0x7158	0xF83EF01E ;_HandelGothic_BT21x22_Regular+2116
0x715C	0xF83EF83E ;_HandelGothic_BT21x22_Regular+2120
0x7160	0xFC7EFC7E ;_HandelGothic_BT21x22_Regular+2124
0x7164	0xEE6EEC6E ;_HandelGothic_BT21x22_Regular+2128
0x7168	0xE6CEEEEE ;_HandelGothic_BT21x22_Regular+2132
0x716C	0xE7CEE6CE ;_HandelGothic_BT21x22_Regular+2136
0x7170	0xE38EE38E ;_HandelGothic_BT21x22_Regular+2140
0x7174	0x00000000 ;_HandelGothic_BT21x22_Regular+2144
0x7178	0x00000000 ;_HandelGothic_BT21x22_Regular+2148
0x717C	0x00000000 ;_HandelGothic_BT21x22_Regular+2152
0x7180	0x00000000 ;_HandelGothic_BT21x22_Regular+2156
0x7184	0x1C1E1C1E ;_HandelGothic_BT21x22_Regular+2160
0x7188	0x1C7E1C3E ;_HandelGothic_BT21x22_Regular+2164
0x718C	0x1CEE1C7E ;_HandelGothic_BT21x22_Regular+2168
0x7190	0x1DCE1CCE ;_HandelGothic_BT21x22_Regular+2172
0x7194	0x1F8E1D8E ;_HandelGothic_BT21x22_Regular+2176
0x7198	0x1F0E1F0E ;_HandelGothic_BT21x22_Regular+2180
0x719C	0x1E0E1E0E ;_HandelGothic_BT21x22_Regular+2184
0x71A0	0x00000000 ;_HandelGothic_BT21x22_Regular+2188
0x71A4	0x00000000 ;_HandelGothic_BT21x22_Regular+2192
0x71A8	0x00000000 ;_HandelGothic_BT21x22_Regular+2196
0x71AC	0x00000000 ;_HandelGothic_BT21x22_Regular+2200
0x71B0	0x1FF807E0 ;_HandelGothic_BT21x22_Regular+2204
0x71B4	0x381C3C3C ;_HandelGothic_BT21x22_Regular+2208
0x71B8	0x700E700E ;_HandelGothic_BT21x22_Regular+2212
0x71BC	0x700E700E ;_HandelGothic_BT21x22_Regular+2216
0x71C0	0x700E700E ;_HandelGothic_BT21x22_Regular+2220
0x71C4	0x3C3C381C ;_HandelGothic_BT21x22_Regular+2224
0x71C8	0x07E01FF8 ;_HandelGothic_BT21x22_Regular+2228
0x71CC	0x00000000 ;_HandelGothic_BT21x22_Regular+2232
0x71D0	0x00000000 ;_HandelGothic_BT21x22_Regular+2236
0x71D4	0x00000000 ;_HandelGothic_BT21x22_Regular+2240
0x71D8	0x00000000 ;_HandelGothic_BT21x22_Regular+2244
0x71DC	0x0FFE07FE ;_HandelGothic_BT21x22_Regular+2248
0x71E0	0x1C0E1E0E ;_HandelGothic_BT21x22_Regular+2252
0x71E4	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+2256
0x71E8	0x0FFE1E0E ;_HandelGothic_BT21x22_Regular+2260
0x71EC	0x000E07FE ;_HandelGothic_BT21x22_Regular+2264
0x71F0	0x000E000E ;_HandelGothic_BT21x22_Regular+2268
0x71F4	0x000E000E ;_HandelGothic_BT21x22_Regular+2272
0x71F8	0x00000000 ;_HandelGothic_BT21x22_Regular+2276
0x71FC	0x00000000 ;_HandelGothic_BT21x22_Regular+2280
0x7200	0x00000000 ;_HandelGothic_BT21x22_Regular+2284
0x7204	0x00000000 ;_HandelGothic_BT21x22_Regular+2288
0x7208	0x1FF807E0 ;_HandelGothic_BT21x22_Regular+2292
0x720C	0x381C3C3C ;_HandelGothic_BT21x22_Regular+2296
0x7210	0x700E700E ;_HandelGothic_BT21x22_Regular+2300
0x7214	0x700E700E ;_HandelGothic_BT21x22_Regular+2304
0x7218	0x700E700E ;_HandelGothic_BT21x22_Regular+2308
0x721C	0x3C3C781C ;_HandelGothic_BT21x22_Regular+2312
0x7220	0xF7E03FF8 ;_HandelGothic_BT21x22_Regular+2316
0x7224	0x00000000 ;_HandelGothic_BT21x22_Regular+2320
0x7228	0x00000000 ;_HandelGothic_BT21x22_Regular+2324
0x722C	0x00000000 ;_HandelGothic_BT21x22_Regular+2328
0x7230	0x00000000 ;_HandelGothic_BT21x22_Regular+2332
0x7234	0x0FFE07FE ;_HandelGothic_BT21x22_Regular+2336
0x7238	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+2340
0x723C	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+2344
0x7240	0x07FE0FFE ;_HandelGothic_BT21x22_Regular+2348
0x7244	0x070E070E ;_HandelGothic_BT21x22_Regular+2352
0x7248	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+2356
0x724C	0x3C0E1C0E ;_HandelGothic_BT21x22_Regular+2360
0x7250	0x00000000 ;_HandelGothic_BT21x22_Regular+2364
0x7254	0x00000000 ;_HandelGothic_BT21x22_Regular+2368
0x7258	0x00000000 ;_HandelGothic_BT21x22_Regular+2372
0x725C	0x00000000 ;_HandelGothic_BT21x22_Regular+2376
0x7260	0x1FFC1FF8 ;_HandelGothic_BT21x22_Regular+2380
0x7264	0x000E001E ;_HandelGothic_BT21x22_Regular+2384
0x7268	0x000E000E ;_HandelGothic_BT21x22_Regular+2388
0x726C	0x1FF80FFC ;_HandelGothic_BT21x22_Regular+2392
0x7270	0x38003800 ;_HandelGothic_BT21x22_Regular+2396
0x7274	0x38003800 ;_HandelGothic_BT21x22_Regular+2400
0x7278	0x0FFC1FFC ;_HandelGothic_BT21x22_Regular+2404
0x727C	0x00000000 ;_HandelGothic_BT21x22_Regular+2408
0x7280	0x00000000 ;_HandelGothic_BT21x22_Regular+2412
0x7284	0x00000000 ;_HandelGothic_BT21x22_Regular+2416
0x7288	0x00000000 ;_HandelGothic_BT21x22_Regular+2420
0x728C	0x07FF07FF ;_HandelGothic_BT21x22_Regular+2424
0x7290	0x00700070 ;_HandelGothic_BT21x22_Regular+2428
0x7294	0x00700070 ;_HandelGothic_BT21x22_Regular+2432
0x7298	0x00700070 ;_HandelGothic_BT21x22_Regular+2436
0x729C	0x00700070 ;_HandelGothic_BT21x22_Regular+2440
0x72A0	0x00700070 ;_HandelGothic_BT21x22_Regular+2444
0x72A4	0x00700070 ;_HandelGothic_BT21x22_Regular+2448
0x72A8	0x00000000 ;_HandelGothic_BT21x22_Regular+2452
0x72AC	0x00000000 ;_HandelGothic_BT21x22_Regular+2456
0x72B0	0x00000000 ;_HandelGothic_BT21x22_Regular+2460
0x72B4	0x00000000 ;_HandelGothic_BT21x22_Regular+2464
0x72B8	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+2468
0x72BC	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+2472
0x72C0	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+2476
0x72C4	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+2480
0x72C8	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+2484
0x72CC	0x1E1E1C0E ;_HandelGothic_BT21x22_Regular+2488
0x72D0	0x03F00FFC ;_HandelGothic_BT21x22_Regular+2492
0x72D4	0x00000000 ;_HandelGothic_BT21x22_Regular+2496
0x72D8	0x00000000 ;_HandelGothic_BT21x22_Regular+2500
0x72DC	0x00000000 ;_HandelGothic_BT21x22_Regular+2504
0x72E0	0x00000000 ;_HandelGothic_BT21x22_Regular+2508
0x72E4	0x1C073807 ;_HandelGothic_BT21x22_Regular+2512
0x72E8	0x1E0F1C07 ;_HandelGothic_BT21x22_Regular+2516
0x72EC	0x0F1E0E0E ;_HandelGothic_BT21x22_Regular+2520
0x72F0	0x071C071C ;_HandelGothic_BT21x22_Regular+2524
0x72F4	0x03B803B8 ;_HandelGothic_BT21x22_Regular+2528
0x72F8	0x01F003F8 ;_HandelGothic_BT21x22_Regular+2532
0x72FC	0x00E001F0 ;_HandelGothic_BT21x22_Regular+2536
0x7300	0x00000000 ;_HandelGothic_BT21x22_Regular+2540
0x7304	0x00000000 ;_HandelGothic_BT21x22_Regular+2544
0x7308	0x00000000 ;_HandelGothic_BT21x22_Regular+2548
0x730C	0x00000000 ;_HandelGothic_BT21x22_Regular+2552
0x7310	0x00000000 ;_HandelGothic_BT21x22_Regular+2556
0x7314	0x071C0E07 ;_HandelGothic_BT21x22_Regular+2560
0x7318	0x1F061C0F ;_HandelGothic_BT21x22_Regular+2564
0x731C	0x0E1F0E0E ;_HandelGothic_BT21x22_Regular+2568
0x7320	0x8C0E1B0E ;_HandelGothic_BT21x22_Regular+2572
0x7324	0x3B9C063B ;_HandelGothic_BT21x22_Regular+2576
0x7328	0x07399C07 ;_HandelGothic_BT21x22_Regular+2580
0x732C	0xF807319C ;_HandelGothic_BT21x22_Regular+2584
0x7330	0xF1F803F1 ;_HandelGothic_BT21x22_Regular+2588
0x7334	0x03F1F803 ;_HandelGothic_BT21x22_Regular+2592
0x7338	0xF001E0F0 ;_HandelGothic_BT21x22_Regular+2596
0x733C	0x000001E0 ;_HandelGothic_BT21x22_Regular+2600
0x7340	0x00000000 ;_HandelGothic_BT21x22_Regular+2604
0x7344	0x00000000 ;_HandelGothic_BT21x22_Regular+2608
0x7348	0x00000000 ;_HandelGothic_BT21x22_Regular+2612
0x734C	0x00000000 ;_HandelGothic_BT21x22_Regular+2616
0x7350	0x1E0F0000 ;_HandelGothic_BT21x22_Regular+2620
0x7354	0x071C0F0E ;_HandelGothic_BT21x22_Regular+2624
0x7358	0x03F803BC ;_HandelGothic_BT21x22_Regular+2628
0x735C	0x00F001F0 ;_HandelGothic_BT21x22_Regular+2632
0x7360	0x01F001F0 ;_HandelGothic_BT21x22_Regular+2636
0x7364	0x07BC03B8 ;_HandelGothic_BT21x22_Regular+2640
0x7368	0x0F0E071C ;_HandelGothic_BT21x22_Regular+2644
0x736C	0x00001E0F ;_HandelGothic_BT21x22_Regular+2648
0x7370	0x00000000 ;_HandelGothic_BT21x22_Regular+2652
0x7374	0x00000000 ;_HandelGothic_BT21x22_Regular+2656
0x7378	0x00000000 ;_HandelGothic_BT21x22_Regular+2660
0x737C	0x0F030000 ;_HandelGothic_BT21x22_Regular+2664
0x7380	0x038E0707 ;_HandelGothic_BT21x22_Regular+2668
0x7384	0x01DC038E ;_HandelGothic_BT21x22_Regular+2672
0x7388	0x00F800F8 ;_HandelGothic_BT21x22_Regular+2676
0x738C	0x00700070 ;_HandelGothic_BT21x22_Regular+2680
0x7390	0x00700070 ;_HandelGothic_BT21x22_Regular+2684
0x7394	0x00700070 ;_HandelGothic_BT21x22_Regular+2688
0x7398	0x00000070 ;_HandelGothic_BT21x22_Regular+2692
0x739C	0x00000000 ;_HandelGothic_BT21x22_Regular+2696
0x73A0	0x00000000 ;_HandelGothic_BT21x22_Regular+2700
0x73A4	0x00000000 ;_HandelGothic_BT21x22_Regular+2704
0x73A8	0x1FFE0000 ;_HandelGothic_BT21x22_Regular+2708
0x73AC	0x1E001FFE ;_HandelGothic_BT21x22_Regular+2712
0x73B0	0x07800F00 ;_HandelGothic_BT21x22_Regular+2716
0x73B4	0x01E003C0 ;_HandelGothic_BT21x22_Regular+2720
0x73B8	0x00F001E0 ;_HandelGothic_BT21x22_Regular+2724
0x73BC	0x003C0078 ;_HandelGothic_BT21x22_Regular+2728
0x73C0	0x1FFE001E ;_HandelGothic_BT21x22_Regular+2732
0x73C4	0x00001FFE ;_HandelGothic_BT21x22_Regular+2736
0x73C8	0x00000000 ;_HandelGothic_BT21x22_Regular+2740
0x73CC	0x00000000 ;_HandelGothic_BT21x22_Regular+2744
0x73D0	0x3E3E0000 ;_HandelGothic_BT21x22_Regular+2748
0x73D4	0x06060606 ;_HandelGothic_BT21x22_Regular+2752
0x73D8	0x06060606 ;_HandelGothic_BT21x22_Regular+2756
0x73DC	0x06060606 ;_HandelGothic_BT21x22_Regular+2760
0x73E0	0x00003E3E ;_HandelGothic_BT21x22_Regular+2764
0x73E4	0x00000000 ;_HandelGothic_BT21x22_Regular+2768
0x73E8	0x06020203 ;_HandelGothic_BT21x22_Regular+2772
0x73EC	0x08080C04 ;_HandelGothic_BT21x22_Regular+2776
0x73F0	0x20301010 ;_HandelGothic_BT21x22_Regular+2780
0x73F4	0xC0404060 ;_HandelGothic_BT21x22_Regular+2784
0x73F8	0x00000000 ;_HandelGothic_BT21x22_Regular+2788
0x73FC	0x1F1F0000 ;_HandelGothic_BT21x22_Regular+2792
0x7400	0x18181818 ;_HandelGothic_BT21x22_Regular+2796
0x7404	0x18181818 ;_HandelGothic_BT21x22_Regular+2800
0x7408	0x18181818 ;_HandelGothic_BT21x22_Regular+2804
0x740C	0x00001F1F ;_HandelGothic_BT21x22_Regular+2808
0x7410	0x00000000 ;_HandelGothic_BT21x22_Regular+2812
0x7414	0x00000000 ;_HandelGothic_BT21x22_Regular+2816
0x7418	0x0F800700 ;_HandelGothic_BT21x22_Regular+2820
0x741C	0x38E01DC0 ;_HandelGothic_BT21x22_Regular+2824
0x7420	0x00007070 ;_HandelGothic_BT21x22_Regular+2828
0x7424	0x00000000 ;_HandelGothic_BT21x22_Regular+2832
0x7428	0x00000000 ;_HandelGothic_BT21x22_Regular+2836
0x742C	0x00000000 ;_HandelGothic_BT21x22_Regular+2840
0x7430	0x00000000 ;_HandelGothic_BT21x22_Regular+2844
0x7434	0x00000000 ;_HandelGothic_BT21x22_Regular+2848
0x7438	0x00000000 ;_HandelGothic_BT21x22_Regular+2852
0x743C	0x00000000 ;_HandelGothic_BT21x22_Regular+2856
0x7440	0x00000000 ;_HandelGothic_BT21x22_Regular+2860
0x7444	0x00000000 ;_HandelGothic_BT21x22_Regular+2864
0x7448	0x00000000 ;_HandelGothic_BT21x22_Regular+2868
0x744C	0x00000000 ;_HandelGothic_BT21x22_Regular+2872
0x7450	0x00000000 ;_HandelGothic_BT21x22_Regular+2876
0x7454	0x00000000 ;_HandelGothic_BT21x22_Regular+2880
0x7458	0x00000000 ;_HandelGothic_BT21x22_Regular+2884
0x745C	0x00000000 ;_HandelGothic_BT21x22_Regular+2888
0x7460	0x00000000 ;_HandelGothic_BT21x22_Regular+2892
0x7464	0x03FF0000 ;_HandelGothic_BT21x22_Regular+2896
0x7468	0x00000000 ;_HandelGothic_BT21x22_Regular+2900
0x746C	0x0060301C ;_HandelGothic_BT21x22_Regular+2904
0x7470	0x00000000 ;_HandelGothic_BT21x22_Regular+2908
0x7474	0x00000000 ;_HandelGothic_BT21x22_Regular+2912
0x7478	0x00000000 ;_HandelGothic_BT21x22_Regular+2916
0x747C	0x00000000 ;_HandelGothic_BT21x22_Regular+2920
0x7480	0x00000000 ;_HandelGothic_BT21x22_Regular+2924
0x7484	0x00000000 ;_HandelGothic_BT21x22_Regular+2928
0x7488	0x00000000 ;_HandelGothic_BT21x22_Regular+2932
0x748C	0x01FC0000 ;_HandelGothic_BT21x22_Regular+2936
0x7490	0x070003FC ;_HandelGothic_BT21x22_Regular+2940
0x7494	0x07FC0700 ;_HandelGothic_BT21x22_Regular+2944
0x7498	0x070E07FE ;_HandelGothic_BT21x22_Regular+2948
0x749C	0x07FE070E ;_HandelGothic_BT21x22_Regular+2952
0x74A0	0x000007FC ;_HandelGothic_BT21x22_Regular+2956
0x74A4	0x00000000 ;_HandelGothic_BT21x22_Regular+2960
0x74A8	0x00000000 ;_HandelGothic_BT21x22_Regular+2964
0x74AC	0x00000000 ;_HandelGothic_BT21x22_Regular+2968
0x74B0	0x000E0000 ;_HandelGothic_BT21x22_Regular+2972
0x74B4	0x000E000E ;_HandelGothic_BT21x22_Regular+2976
0x74B8	0x01FE000E ;_HandelGothic_BT21x22_Regular+2980
0x74BC	0x078E03FE ;_HandelGothic_BT21x22_Regular+2984
0x74C0	0x070E070E ;_HandelGothic_BT21x22_Regular+2988
0x74C4	0x070E070E ;_HandelGothic_BT21x22_Regular+2992
0x74C8	0x03FE038E ;_HandelGothic_BT21x22_Regular+2996
0x74CC	0x000001FE ;_HandelGothic_BT21x22_Regular+3000
0x74D0	0x00000000 ;_HandelGothic_BT21x22_Regular+3004
0x74D4	0x00000000 ;_HandelGothic_BT21x22_Regular+3008
0x74D8	0x00000000 ;_HandelGothic_BT21x22_Regular+3012
0x74DC	0x00000000 ;_HandelGothic_BT21x22_Regular+3016
0x74E0	0x00000000 ;_HandelGothic_BT21x22_Regular+3020
0x74E4	0x03F00000 ;_HandelGothic_BT21x22_Regular+3024
0x74E8	0x001C03FC ;_HandelGothic_BT21x22_Regular+3028
0x74EC	0x000E000E ;_HandelGothic_BT21x22_Regular+3032
0x74F0	0x000E000E ;_HandelGothic_BT21x22_Regular+3036
0x74F4	0x03FC001C ;_HandelGothic_BT21x22_Regular+3040
0x74F8	0x000003F0 ;_HandelGothic_BT21x22_Regular+3044
0x74FC	0x00000000 ;_HandelGothic_BT21x22_Regular+3048
0x7500	0x00000000 ;_HandelGothic_BT21x22_Regular+3052
0x7504	0x00000000 ;_HandelGothic_BT21x22_Regular+3056
0x7508	0x07000000 ;_HandelGothic_BT21x22_Regular+3060
0x750C	0x07000700 ;_HandelGothic_BT21x22_Regular+3064
0x7510	0x07F80700 ;_HandelGothic_BT21x22_Regular+3068
0x7514	0x071E07FC ;_HandelGothic_BT21x22_Regular+3072
0x7518	0x070E070E ;_HandelGothic_BT21x22_Regular+3076
0x751C	0x070E070E ;_HandelGothic_BT21x22_Regular+3080
0x7520	0x07FC071C ;_HandelGothic_BT21x22_Regular+3084
0x7524	0x000007F8 ;_HandelGothic_BT21x22_Regular+3088
0x7528	0x00000000 ;_HandelGothic_BT21x22_Regular+3092
0x752C	0x00000000 ;_HandelGothic_BT21x22_Regular+3096
0x7530	0x00000000 ;_HandelGothic_BT21x22_Regular+3100
0x7534	0x00000000 ;_HandelGothic_BT21x22_Regular+3104
0x7538	0x00000000 ;_HandelGothic_BT21x22_Regular+3108
0x753C	0x03F80000 ;_HandelGothic_BT21x22_Regular+3112
0x7540	0x000E03FC ;_HandelGothic_BT21x22_Regular+3116
0x7544	0x03FE000E ;_HandelGothic_BT21x22_Regular+3120
0x7548	0x000E03FE ;_HandelGothic_BT21x22_Regular+3124
0x754C	0x03FC000E ;_HandelGothic_BT21x22_Regular+3128
0x7550	0x000003F8 ;_HandelGothic_BT21x22_Regular+3132
0x7554	0x00000000 ;_HandelGothic_BT21x22_Regular+3136
0x7558	0x00000000 ;_HandelGothic_BT21x22_Regular+3140
0x755C	0xFCF80000 ;_HandelGothic_BT21x22_Regular+3144
0x7560	0xFFFF1C1C ;_HandelGothic_BT21x22_Regular+3148
0x7564	0x1C1C1C1C ;_HandelGothic_BT21x22_Regular+3152
0x7568	0x1C1C1C1C ;_HandelGothic_BT21x22_Regular+3156
0x756C	0x00000000 ;_HandelGothic_BT21x22_Regular+3160
0x7570	0x00000000 ;_HandelGothic_BT21x22_Regular+3164
0x7574	0x00000000 ;_HandelGothic_BT21x22_Regular+3168
0x7578	0x00000000 ;_HandelGothic_BT21x22_Regular+3172
0x757C	0x00000000 ;_HandelGothic_BT21x22_Regular+3176
0x7580	0x07FC07F8 ;_HandelGothic_BT21x22_Regular+3180
0x7584	0x070E071C ;_HandelGothic_BT21x22_Regular+3184
0x7588	0x070E070E ;_HandelGothic_BT21x22_Regular+3188
0x758C	0x071E070E ;_HandelGothic_BT21x22_Regular+3192
0x7590	0x07F807FC ;_HandelGothic_BT21x22_Regular+3196
0x7594	0x07000700 ;_HandelGothic_BT21x22_Regular+3200
0x7598	0x01FC03FC ;_HandelGothic_BT21x22_Regular+3204
0x759C	0x00000000 ;_HandelGothic_BT21x22_Regular+3208
0x75A0	0x00000000 ;_HandelGothic_BT21x22_Regular+3212
0x75A4	0x000E000E ;_HandelGothic_BT21x22_Regular+3216
0x75A8	0x000E000E ;_HandelGothic_BT21x22_Regular+3220
0x75AC	0x03FE01FE ;_HandelGothic_BT21x22_Regular+3224
0x75B0	0x038E038E ;_HandelGothic_BT21x22_Regular+3228
0x75B4	0x038E038E ;_HandelGothic_BT21x22_Regular+3232
0x75B8	0x038E038E ;_HandelGothic_BT21x22_Regular+3236
0x75BC	0x038E038E ;_HandelGothic_BT21x22_Regular+3240
0x75C0	0x00000000 ;_HandelGothic_BT21x22_Regular+3244
0x75C4	0x00000000 ;_HandelGothic_BT21x22_Regular+3248
0x75C8	0x00000000 ;_HandelGothic_BT21x22_Regular+3252
0x75CC	0x000E0E00 ;_HandelGothic_BT21x22_Regular+3256
0x75D0	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3260
0x75D4	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3264
0x75D8	0x00000E0E ;_HandelGothic_BT21x22_Regular+3268
0x75DC	0x00000000 ;_HandelGothic_BT21x22_Regular+3272
0x75E0	0x0E000000 ;_HandelGothic_BT21x22_Regular+3276
0x75E4	0x0E0E000E ;_HandelGothic_BT21x22_Regular+3280
0x75E8	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3284
0x75EC	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3288
0x75F0	0x07070E0E ;_HandelGothic_BT21x22_Regular+3292
0x75F4	0x00000000 ;_HandelGothic_BT21x22_Regular+3296
0x75F8	0x00000000 ;_HandelGothic_BT21x22_Regular+3300
0x75FC	0x000E000E ;_HandelGothic_BT21x22_Regular+3304
0x7600	0x000E000E ;_HandelGothic_BT21x22_Regular+3308
0x7604	0x038E070E ;_HandelGothic_BT21x22_Regular+3312
0x7608	0x00EE01CE ;_HandelGothic_BT21x22_Regular+3316
0x760C	0x007E007E ;_HandelGothic_BT21x22_Regular+3320
0x7610	0x01CE00EE ;_HandelGothic_BT21x22_Regular+3324
0x7614	0x078E038E ;_HandelGothic_BT21x22_Regular+3328
0x7618	0x00000000 ;_HandelGothic_BT21x22_Regular+3332
0x761C	0x00000000 ;_HandelGothic_BT21x22_Regular+3336
0x7620	0x00000000 ;_HandelGothic_BT21x22_Regular+3340
0x7624	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3344
0x7628	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3348
0x762C	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3352
0x7630	0x00000E0E ;_HandelGothic_BT21x22_Regular+3356
0x7634	0x00000000 ;_HandelGothic_BT21x22_Regular+3360
0x7638	0x00000000 ;_HandelGothic_BT21x22_Regular+3364
0x763C	0x00000000 ;_HandelGothic_BT21x22_Regular+3368
0x7640	0x00000000 ;_HandelGothic_BT21x22_Regular+3372
0x7644	0x1FFE0000 ;_HandelGothic_BT21x22_Regular+3376
0x7648	0x39CE3FFE ;_HandelGothic_BT21x22_Regular+3380
0x764C	0x39CE39CE ;_HandelGothic_BT21x22_Regular+3384
0x7650	0x39CE39CE ;_HandelGothic_BT21x22_Regular+3388
0x7654	0x39CE39CE ;_HandelGothic_BT21x22_Regular+3392
0x7658	0x000039CE ;_HandelGothic_BT21x22_Regular+3396
0x765C	0x00000000 ;_HandelGothic_BT21x22_Regular+3400
0x7660	0x00000000 ;_HandelGothic_BT21x22_Regular+3404
0x7664	0x00000000 ;_HandelGothic_BT21x22_Regular+3408
0x7668	0x00000000 ;_HandelGothic_BT21x22_Regular+3412
0x766C	0x00000000 ;_HandelGothic_BT21x22_Regular+3416
0x7670	0x01FE0000 ;_HandelGothic_BT21x22_Regular+3420
0x7674	0x038E03FE ;_HandelGothic_BT21x22_Regular+3424
0x7678	0x038E038E ;_HandelGothic_BT21x22_Regular+3428
0x767C	0x038E038E ;_HandelGothic_BT21x22_Regular+3432
0x7680	0x038E038E ;_HandelGothic_BT21x22_Regular+3436
0x7684	0x0000038E ;_HandelGothic_BT21x22_Regular+3440
0x7688	0x00000000 ;_HandelGothic_BT21x22_Regular+3444
0x768C	0x00000000 ;_HandelGothic_BT21x22_Regular+3448
0x7690	0x00000000 ;_HandelGothic_BT21x22_Regular+3452
0x7694	0x00000000 ;_HandelGothic_BT21x22_Regular+3456
0x7698	0x00000000 ;_HandelGothic_BT21x22_Regular+3460
0x769C	0x01F00000 ;_HandelGothic_BT21x22_Regular+3464
0x76A0	0x071C07FC ;_HandelGothic_BT21x22_Regular+3468
0x76A4	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3472
0x76A8	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3476
0x76AC	0x07FC071C ;_HandelGothic_BT21x22_Regular+3480
0x76B0	0x000001F0 ;_HandelGothic_BT21x22_Regular+3484
0x76B4	0x00000000 ;_HandelGothic_BT21x22_Regular+3488
0x76B8	0x00000000 ;_HandelGothic_BT21x22_Regular+3492
0x76BC	0x00000000 ;_HandelGothic_BT21x22_Regular+3496
0x76C0	0x00000000 ;_HandelGothic_BT21x22_Regular+3500
0x76C4	0x00000000 ;_HandelGothic_BT21x22_Regular+3504
0x76C8	0x01FE0000 ;_HandelGothic_BT21x22_Regular+3508
0x76CC	0x038E03FE ;_HandelGothic_BT21x22_Regular+3512
0x76D0	0x070E070E ;_HandelGothic_BT21x22_Regular+3516
0x76D4	0x070E070E ;_HandelGothic_BT21x22_Regular+3520
0x76D8	0x03FE078E ;_HandelGothic_BT21x22_Regular+3524
0x76DC	0x000E01FE ;_HandelGothic_BT21x22_Regular+3528
0x76E0	0x000E000E ;_HandelGothic_BT21x22_Regular+3532
0x76E4	0x0000000E ;_HandelGothic_BT21x22_Regular+3536
0x76E8	0x00000000 ;_HandelGothic_BT21x22_Regular+3540
0x76EC	0x00000000 ;_HandelGothic_BT21x22_Regular+3544
0x76F0	0x00000000 ;_HandelGothic_BT21x22_Regular+3548
0x76F4	0x07F80000 ;_HandelGothic_BT21x22_Regular+3552
0x76F8	0x071C07FC ;_HandelGothic_BT21x22_Regular+3556
0x76FC	0x070E070E ;_HandelGothic_BT21x22_Regular+3560
0x7700	0x070E070E ;_HandelGothic_BT21x22_Regular+3564
0x7704	0x07FC071E ;_HandelGothic_BT21x22_Regular+3568
0x7708	0x070007F8 ;_HandelGothic_BT21x22_Regular+3572
0x770C	0x07000700 ;_HandelGothic_BT21x22_Regular+3576
0x7710	0x00000700 ;_HandelGothic_BT21x22_Regular+3580
0x7714	0x00000000 ;_HandelGothic_BT21x22_Regular+3584
0x7718	0xFE7E0000 ;_HandelGothic_BT21x22_Regular+3588
0x771C	0x0E0EEEEE ;_HandelGothic_BT21x22_Regular+3592
0x7720	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3596
0x7724	0x00000000 ;_HandelGothic_BT21x22_Regular+3600
0x7728	0x00000000 ;_HandelGothic_BT21x22_Regular+3604
0x772C	0x00000000 ;_HandelGothic_BT21x22_Regular+3608
0x7730	0x00000000 ;_HandelGothic_BT21x22_Regular+3612
0x7734	0x00000000 ;_HandelGothic_BT21x22_Regular+3616
0x7738	0x03FE03FC ;_HandelGothic_BT21x22_Regular+3620
0x773C	0x000E000E ;_HandelGothic_BT21x22_Regular+3624
0x7740	0x07FC03FE ;_HandelGothic_BT21x22_Regular+3628
0x7744	0x07000700 ;_HandelGothic_BT21x22_Regular+3632
0x7748	0x03FE07FE ;_HandelGothic_BT21x22_Regular+3636
0x774C	0x00000000 ;_HandelGothic_BT21x22_Regular+3640
0x7750	0x00000000 ;_HandelGothic_BT21x22_Regular+3644
0x7754	0x00000000 ;_HandelGothic_BT21x22_Regular+3648
0x7758	0x1C1C1C1C ;_HandelGothic_BT21x22_Regular+3652
0x775C	0x1C1CFFFF ;_HandelGothic_BT21x22_Regular+3656
0x7760	0x1C1C1C1C ;_HandelGothic_BT21x22_Regular+3660
0x7764	0x0000F8FC ;_HandelGothic_BT21x22_Regular+3664
0x7768	0x00000000 ;_HandelGothic_BT21x22_Regular+3668
0x776C	0x00000000 ;_HandelGothic_BT21x22_Regular+3672
0x7770	0x00000000 ;_HandelGothic_BT21x22_Regular+3676
0x7774	0x00000000 ;_HandelGothic_BT21x22_Regular+3680
0x7778	0x038E0000 ;_HandelGothic_BT21x22_Regular+3684
0x777C	0x038E038E ;_HandelGothic_BT21x22_Regular+3688
0x7780	0x038E038E ;_HandelGothic_BT21x22_Regular+3692
0x7784	0x038E038E ;_HandelGothic_BT21x22_Regular+3696
0x7788	0x03FE038E ;_HandelGothic_BT21x22_Regular+3700
0x778C	0x000003F8 ;_HandelGothic_BT21x22_Regular+3704
0x7790	0x00000000 ;_HandelGothic_BT21x22_Regular+3708
0x7794	0x00000000 ;_HandelGothic_BT21x22_Regular+3712
0x7798	0x00000000 ;_HandelGothic_BT21x22_Regular+3716
0x779C	0x00000000 ;_HandelGothic_BT21x22_Regular+3720
0x77A0	0x00000000 ;_HandelGothic_BT21x22_Regular+3724
0x77A4	0x07070000 ;_HandelGothic_BT21x22_Regular+3728
0x77A8	0x038E0306 ;_HandelGothic_BT21x22_Regular+3732
0x77AC	0x019C038E ;_HandelGothic_BT21x22_Regular+3736
0x77B0	0x00D801DC ;_HandelGothic_BT21x22_Regular+3740
0x77B4	0x00F800F8 ;_HandelGothic_BT21x22_Regular+3744
0x77B8	0x00000070 ;_HandelGothic_BT21x22_Regular+3748
0x77BC	0x00000000 ;_HandelGothic_BT21x22_Regular+3752
0x77C0	0x00000000 ;_HandelGothic_BT21x22_Regular+3756
0x77C4	0x00000000 ;_HandelGothic_BT21x22_Regular+3760
0x77C8	0x00000000 ;_HandelGothic_BT21x22_Regular+3764
0x77CC	0x00000000 ;_HandelGothic_BT21x22_Regular+3768
0x77D0	0x00000000 ;_HandelGothic_BT21x22_Regular+3772
0x77D4	0x00000000 ;_HandelGothic_BT21x22_Regular+3776
0x77D8	0xC3830000 ;_HandelGothic_BT21x22_Regular+3780
0x77DC	0x01C7C701 ;_HandelGothic_BT21x22_Regular+3784
0x77E0	0xC600C7C6 ;_HandelGothic_BT21x22_Regular+3788
0x77E4	0xEEEE00C6 ;_HandelGothic_BT21x22_Regular+3792
0x77E8	0x006EEC00 ;_HandelGothic_BT21x22_Regular+3796
0x77EC	0x7C006C6C ;_HandelGothic_BT21x22_Regular+3800
0x77F0	0x3C78007C ;_HandelGothic_BT21x22_Regular+3804
0x77F4	0x00383800 ;_HandelGothic_BT21x22_Regular+3808
0x77F8	0x00000000 ;_HandelGothic_BT21x22_Regular+3812
0x77FC	0x00000000 ;_HandelGothic_BT21x22_Regular+3816
0x7800	0x00000000 ;_HandelGothic_BT21x22_Regular+3820
0x7804	0x00000000 ;_HandelGothic_BT21x22_Regular+3824
0x7808	0x00000000 ;_HandelGothic_BT21x22_Regular+3828
0x780C	0x00000000 ;_HandelGothic_BT21x22_Regular+3832
0x7810	0x00000000 ;_HandelGothic_BT21x22_Regular+3836
0x7814	0x01CE0387 ;_HandelGothic_BT21x22_Regular+3840
0x7818	0x00FC00FC ;_HandelGothic_BT21x22_Regular+3844
0x781C	0x00780078 ;_HandelGothic_BT21x22_Regular+3848
0x7820	0x00FC007C ;_HandelGothic_BT21x22_Regular+3852
0x7824	0x038701CE ;_HandelGothic_BT21x22_Regular+3856
0x7828	0x00000000 ;_HandelGothic_BT21x22_Regular+3860
0x782C	0x00000000 ;_HandelGothic_BT21x22_Regular+3864
0x7830	0x00000000 ;_HandelGothic_BT21x22_Regular+3868
0x7834	0x00000000 ;_HandelGothic_BT21x22_Regular+3872
0x7838	0x00000000 ;_HandelGothic_BT21x22_Regular+3876
0x783C	0x00000000 ;_HandelGothic_BT21x22_Regular+3880
0x7840	0x038E038E ;_HandelGothic_BT21x22_Regular+3884
0x7844	0x038E038E ;_HandelGothic_BT21x22_Regular+3888
0x7848	0x038E038E ;_HandelGothic_BT21x22_Regular+3892
0x784C	0x038E038E ;_HandelGothic_BT21x22_Regular+3896
0x7850	0x03FC03FE ;_HandelGothic_BT21x22_Regular+3900
0x7854	0x03800380 ;_HandelGothic_BT21x22_Regular+3904
0x7858	0x00FE01FE ;_HandelGothic_BT21x22_Regular+3908
0x785C	0x00000000 ;_HandelGothic_BT21x22_Regular+3912
0x7860	0x00000000 ;_HandelGothic_BT21x22_Regular+3916
0x7864	0x00000000 ;_HandelGothic_BT21x22_Regular+3920
0x7868	0x00000000 ;_HandelGothic_BT21x22_Regular+3924
0x786C	0x03FE03FE ;_HandelGothic_BT21x22_Regular+3928
0x7870	0x01E003C0 ;_HandelGothic_BT21x22_Regular+3932
0x7874	0x007800F0 ;_HandelGothic_BT21x22_Regular+3936
0x7878	0x001E003C ;_HandelGothic_BT21x22_Regular+3940
0x787C	0x03FE03FE ;_HandelGothic_BT21x22_Regular+3944
0x7880	0x00000000 ;_HandelGothic_BT21x22_Regular+3948
0x7884	0x00000000 ;_HandelGothic_BT21x22_Regular+3952
0x7888	0x00000000 ;_HandelGothic_BT21x22_Regular+3956
0x788C	0x3030F0E0 ;_HandelGothic_BT21x22_Regular+3960
0x7890	0x30303030 ;_HandelGothic_BT21x22_Regular+3964
0x7894	0x30301C1C ;_HandelGothic_BT21x22_Regular+3968
0x7898	0x30303030 ;_HandelGothic_BT21x22_Regular+3972
0x789C	0x0000E0F0 ;_HandelGothic_BT21x22_Regular+3976
0x78A0	0x30303000 ;_HandelGothic_BT21x22_Regular+3980
0x78A4	0x30303030 ;_HandelGothic_BT21x22_Regular+3984
0x78A8	0x30303030 ;_HandelGothic_BT21x22_Regular+3988
0x78AC	0x30303030 ;_HandelGothic_BT21x22_Regular+3992
0x78B0	0x30303030 ;_HandelGothic_BT21x22_Regular+3996
0x78B4	0x00000000 ;_HandelGothic_BT21x22_Regular+4000
0x78B8	0x18181E0E ;_HandelGothic_BT21x22_Regular+4004
0x78BC	0x18181818 ;_HandelGothic_BT21x22_Regular+4008
0x78C0	0x18187070 ;_HandelGothic_BT21x22_Regular+4012
0x78C4	0x18181818 ;_HandelGothic_BT21x22_Regular+4016
0x78C8	0x00000E1E ;_HandelGothic_BT21x22_Regular+4020
0x78CC	0x00000000 ;_HandelGothic_BT21x22_Regular+4024
0x78D0	0x00000000 ;_HandelGothic_BT21x22_Regular+4028
0x78D4	0x00000000 ;_HandelGothic_BT21x22_Regular+4032
0x78D8	0x00000000 ;_HandelGothic_BT21x22_Regular+4036
0x78DC	0x00000000 ;_HandelGothic_BT21x22_Regular+4040
0x78E0	0x1FFC10F8 ;_HandelGothic_BT21x22_Regular+4044
0x78E4	0x00000F04 ;_HandelGothic_BT21x22_Regular+4048
0x78E8	0x00000000 ;_HandelGothic_BT21x22_Regular+4052
0x78EC	0x00000000 ;_HandelGothic_BT21x22_Regular+4056
0x78F0	0x00000000 ;_HandelGothic_BT21x22_Regular+4060
0x78F4	0x00000000 ;_HandelGothic_BT21x22_Regular+4064
0x78F8	0x00000000 ;_HandelGothic_BT21x22_Regular+4068
0x78FC	0x00000000 ;_HandelGothic_BT21x22_Regular+4072
0x7900	0x040207FE ;_HandelGothic_BT21x22_Regular+4076
0x7904	0x04020402 ;_HandelGothic_BT21x22_Regular+4080
0x7908	0x04020402 ;_HandelGothic_BT21x22_Regular+4084
0x790C	0x04020402 ;_HandelGothic_BT21x22_Regular+4088
0x7910	0x04020402 ;_HandelGothic_BT21x22_Regular+4092
0x7914	0x04020402 ;_HandelGothic_BT21x22_Regular+4096
0x7918	0x04020402 ;_HandelGothic_BT21x22_Regular+4100
0x791C	0x04020402 ;_HandelGothic_BT21x22_Regular+4104
0x7920	0x07FE ;_HandelGothic_BT21x22_Regular+4108
; end of _HandelGothic_BT21x22_Regular
;__Lib_TFT.c,4303 :: _TFT_defaultFont [2168]
0x7922	0x00200000 ;_TFT_defaultFont+0
0x7926	0x0010007F ;_TFT_defaultFont+4
0x792A	0x00018801 ;_TFT_defaultFont+8
0x792E	0x00019803 ;_TFT_defaultFont+12
0x7932	0x0001A805 ;_TFT_defaultFont+16
0x7936	0x0001B808 ;_TFT_defaultFont+20
0x793A	0x0001C807 ;_TFT_defaultFont+24
0x793E	0x0001D80D ;_TFT_defaultFont+28
0x7942	0x0001F80A ;_TFT_defaultFont+32
0x7946	0x00021803 ;_TFT_defaultFont+36
0x794A	0x00022805 ;_TFT_defaultFont+40
0x794E	0x00023805 ;_TFT_defaultFont+44
0x7952	0x00024807 ;_TFT_defaultFont+48
0x7956	0x00025809 ;_TFT_defaultFont+52
0x795A	0x00027803 ;_TFT_defaultFont+56
0x795E	0x00028805 ;_TFT_defaultFont+60
0x7962	0x00029803 ;_TFT_defaultFont+64
0x7966	0x0002A806 ;_TFT_defaultFont+68
0x796A	0x0002B807 ;_TFT_defaultFont+72
0x796E	0x0002C807 ;_TFT_defaultFont+76
0x7972	0x0002D807 ;_TFT_defaultFont+80
0x7976	0x0002E807 ;_TFT_defaultFont+84
0x797A	0x0002F807 ;_TFT_defaultFont+88
0x797E	0x00030807 ;_TFT_defaultFont+92
0x7982	0x00031807 ;_TFT_defaultFont+96
0x7986	0x00032807 ;_TFT_defaultFont+100
0x798A	0x00033807 ;_TFT_defaultFont+104
0x798E	0x00034807 ;_TFT_defaultFont+108
0x7992	0x00035803 ;_TFT_defaultFont+112
0x7996	0x00036803 ;_TFT_defaultFont+116
0x799A	0x00037809 ;_TFT_defaultFont+120
0x799E	0x00039809 ;_TFT_defaultFont+124
0x79A2	0x0003B809 ;_TFT_defaultFont+128
0x79A6	0x0003D806 ;_TFT_defaultFont+132
0x79AA	0x0003E809 ;_TFT_defaultFont+136
0x79AE	0x00040809 ;_TFT_defaultFont+140
0x79B2	0x00042807 ;_TFT_defaultFont+144
0x79B6	0x00043807 ;_TFT_defaultFont+148
0x79BA	0x00044808 ;_TFT_defaultFont+152
0x79BE	0x00045806 ;_TFT_defaultFont+156
0x79C2	0x00046806 ;_TFT_defaultFont+160
0x79C6	0x00047807 ;_TFT_defaultFont+164
0x79CA	0x00048808 ;_TFT_defaultFont+168
0x79CE	0x00049804 ;_TFT_defaultFont+172
0x79D2	0x0004A805 ;_TFT_defaultFont+176
0x79D6	0x0004B807 ;_TFT_defaultFont+180
0x79DA	0x0004C806 ;_TFT_defaultFont+184
0x79DE	0x0004D80A ;_TFT_defaultFont+188
0x79E2	0x0004F807 ;_TFT_defaultFont+192
0x79E6	0x00050808 ;_TFT_defaultFont+196
0x79EA	0x00051807 ;_TFT_defaultFont+200
0x79EE	0x00052808 ;_TFT_defaultFont+204
0x79F2	0x00053808 ;_TFT_defaultFont+208
0x79F6	0x00054807 ;_TFT_defaultFont+212
0x79FA	0x00055806 ;_TFT_defaultFont+216
0x79FE	0x00056807 ;_TFT_defaultFont+220
0x7A02	0x00057808 ;_TFT_defaultFont+224
0x7A06	0x0005880C ;_TFT_defaultFont+228
0x7A0A	0x0005A808 ;_TFT_defaultFont+232
0x7A0E	0x0005B808 ;_TFT_defaultFont+236
0x7A12	0x0005C806 ;_TFT_defaultFont+240
0x7A16	0x0005D805 ;_TFT_defaultFont+244
0x7A1A	0x0005E806 ;_TFT_defaultFont+248
0x7A1E	0x0005F805 ;_TFT_defaultFont+252
0x7A22	0x00060809 ;_TFT_defaultFont+256
0x7A26	0x00062808 ;_TFT_defaultFont+260
0x7A2A	0x00063805 ;_TFT_defaultFont+264
0x7A2E	0x00064807 ;_TFT_defaultFont+268
0x7A32	0x00065807 ;_TFT_defaultFont+272
0x7A36	0x00066806 ;_TFT_defaultFont+276
0x7A3A	0x00067807 ;_TFT_defaultFont+280
0x7A3E	0x00068807 ;_TFT_defaultFont+284
0x7A42	0x00069805 ;_TFT_defaultFont+288
0x7A46	0x0006A807 ;_TFT_defaultFont+292
0x7A4A	0x0006B807 ;_TFT_defaultFont+296
0x7A4E	0x0006C802 ;_TFT_defaultFont+300
0x7A52	0x0006D803 ;_TFT_defaultFont+304
0x7A56	0x0006E806 ;_TFT_defaultFont+308
0x7A5A	0x0006F802 ;_TFT_defaultFont+312
0x7A5E	0x0007080A ;_TFT_defaultFont+316
0x7A62	0x00072807 ;_TFT_defaultFont+320
0x7A66	0x00073807 ;_TFT_defaultFont+324
0x7A6A	0x00074807 ;_TFT_defaultFont+328
0x7A6E	0x00075807 ;_TFT_defaultFont+332
0x7A72	0x00076805 ;_TFT_defaultFont+336
0x7A76	0x00077806 ;_TFT_defaultFont+340
0x7A7A	0x00078805 ;_TFT_defaultFont+344
0x7A7E	0x00079807 ;_TFT_defaultFont+348
0x7A82	0x0007A807 ;_TFT_defaultFont+352
0x7A86	0x0007B80A ;_TFT_defaultFont+356
0x7A8A	0x0007D806 ;_TFT_defaultFont+360
0x7A8E	0x0007E807 ;_TFT_defaultFont+364
0x7A92	0x0007F806 ;_TFT_defaultFont+368
0x7A96	0x00080806 ;_TFT_defaultFont+372
0x7A9A	0x00081804 ;_TFT_defaultFont+376
0x7A9E	0x00082806 ;_TFT_defaultFont+380
0x7AA2	0x0008380A ;_TFT_defaultFont+384
0x7AA6	0x0008580B ;_TFT_defaultFont+388
0x7AAA	0x00000000 ;_TFT_defaultFont+392
0x7AAE	0x00000000 ;_TFT_defaultFont+396
0x7AB2	0x00000000 ;_TFT_defaultFont+400
0x7AB6	0x00000000 ;_TFT_defaultFont+404
0x7ABA	0x00000000 ;_TFT_defaultFont+408
0x7ABE	0x06060606 ;_TFT_defaultFont+412
0x7AC2	0x06000606 ;_TFT_defaultFont+416
0x7AC6	0x00000006 ;_TFT_defaultFont+420
0x7ACA	0x1B000000 ;_TFT_defaultFont+424
0x7ACE	0x001B1B1B ;_TFT_defaultFont+428
0x7AD2	0x00000000 ;_TFT_defaultFont+432
0x7AD6	0x00000000 ;_TFT_defaultFont+436
0x7ADA	0x00000000 ;_TFT_defaultFont+440
0x7ADE	0xFEFE4848 ;_TFT_defaultFont+444
0x7AE2	0x127F7F24 ;_TFT_defaultFont+448
0x7AE6	0x00000012 ;_TFT_defaultFont+452
0x7AEA	0x08080000 ;_TFT_defaultFont+456
0x7AEE	0x0B0B4B3E ;_TFT_defaultFont+460
0x7AF2	0x6968683E ;_TFT_defaultFont+464
0x7AF6	0x0008083E ;_TFT_defaultFont+468
0x7AFA	0x00000000 ;_TFT_defaultFont+472
0x7AFE	0x00000000 ;_TFT_defaultFont+476
0x7B02	0x0233001E ;_TFT_defaultFont+480
0x7B06	0x00B30133 ;_TFT_defaultFont+484
0x7B0A	0x19A00F5E ;_TFT_defaultFont+488
0x7B0E	0x19881990 ;_TFT_defaultFont+492
0x7B12	0x00000F00 ;_TFT_defaultFont+496
0x7B16	0x00000000 ;_TFT_defaultFont+500
0x7B1A	0x00000000 ;_TFT_defaultFont+504
0x7B1E	0x00000000 ;_TFT_defaultFont+508
0x7B22	0x0066003C ;_TFT_defaultFont+512
0x7B26	0x00660066 ;_TFT_defaultFont+516
0x7B2A	0x0366033C ;_TFT_defaultFont+520
0x7B2E	0x00C601C6 ;_TFT_defaultFont+524
0x7B32	0x000003BC ;_TFT_defaultFont+528
0x7B36	0x00000000 ;_TFT_defaultFont+532
0x7B3A	0x06000000 ;_TFT_defaultFont+536
0x7B3E	0x00060606 ;_TFT_defaultFont+540
0x7B42	0x00000000 ;_TFT_defaultFont+544
0x7B46	0x00000000 ;_TFT_defaultFont+548
0x7B4A	0x18000000 ;_TFT_defaultFont+552
0x7B4E	0x06060C0C ;_TFT_defaultFont+556
0x7B52	0x06060606 ;_TFT_defaultFont+560
0x7B56	0x180C0C06 ;_TFT_defaultFont+564
0x7B5A	0x06000000 ;_TFT_defaultFont+568
0x7B5E	0x18180C0C ;_TFT_defaultFont+572
0x7B62	0x18181818 ;_TFT_defaultFont+576
0x7B66	0x060C0C18 ;_TFT_defaultFont+580
0x7B6A	0x18000000 ;_TFT_defaultFont+584
0x7B6E	0x185A3C5A ;_TFT_defaultFont+588
0x7B72	0x00000000 ;_TFT_defaultFont+592
0x7B76	0x00000000 ;_TFT_defaultFont+596
0x7B7A	0x00000000 ;_TFT_defaultFont+600
0x7B7E	0x00000000 ;_TFT_defaultFont+604
0x7B82	0x00200000 ;_TFT_defaultFont+608
0x7B86	0x00200020 ;_TFT_defaultFont+612
0x7B8A	0x002001FC ;_TFT_defaultFont+616
0x7B8E	0x00200020 ;_TFT_defaultFont+620
0x7B92	0x00000000 ;_TFT_defaultFont+624
0x7B96	0x00000000 ;_TFT_defaultFont+628
0x7B9A	0x00000000 ;_TFT_defaultFont+632
0x7B9E	0x00000000 ;_TFT_defaultFont+636
0x7BA2	0x06000000 ;_TFT_defaultFont+640
0x7BA6	0x00030306 ;_TFT_defaultFont+644
0x7BAA	0x00000000 ;_TFT_defaultFont+648
0x7BAE	0x00000000 ;_TFT_defaultFont+652
0x7BB2	0x0000001F ;_TFT_defaultFont+656
0x7BB6	0x00000000 ;_TFT_defaultFont+660
0x7BBA	0x00000000 ;_TFT_defaultFont+664
0x7BBE	0x00000000 ;_TFT_defaultFont+668
0x7BC2	0x06000000 ;_TFT_defaultFont+672
0x7BC6	0x00000006 ;_TFT_defaultFont+676
0x7BCA	0x20000000 ;_TFT_defaultFont+680
0x7BCE	0x08101020 ;_TFT_defaultFont+684
0x7BD2	0x02040408 ;_TFT_defaultFont+688
0x7BD6	0x00010102 ;_TFT_defaultFont+692
0x7BDA	0x00000000 ;_TFT_defaultFont+696
0x7BDE	0x6363633E ;_TFT_defaultFont+700
0x7BE2	0x63636363 ;_TFT_defaultFont+704
0x7BE6	0x0000003E ;_TFT_defaultFont+708
0x7BEA	0x00000000 ;_TFT_defaultFont+712
0x7BEE	0x18181E18 ;_TFT_defaultFont+716
0x7BF2	0x18181818 ;_TFT_defaultFont+720
0x7BF6	0x0000007E ;_TFT_defaultFont+724
0x7BFA	0x00000000 ;_TFT_defaultFont+728
0x7BFE	0x6061613E ;_TFT_defaultFont+732
0x7C02	0x060C1830 ;_TFT_defaultFont+736
0x7C06	0x0000007F ;_TFT_defaultFont+740
0x7C0A	0x00000000 ;_TFT_defaultFont+744
0x7C0E	0x6060613E ;_TFT_defaultFont+748
0x7C12	0x6160603C ;_TFT_defaultFont+752
0x7C16	0x0000003E ;_TFT_defaultFont+756
0x7C1A	0x00000000 ;_TFT_defaultFont+760
0x7C1E	0x32343830 ;_TFT_defaultFont+764
0x7C22	0x30307F31 ;_TFT_defaultFont+768
0x7C26	0x00000030 ;_TFT_defaultFont+772
0x7C2A	0x00000000 ;_TFT_defaultFont+776
0x7C2E	0x3E06067E ;_TFT_defaultFont+780
0x7C32	0x61606060 ;_TFT_defaultFont+784
0x7C36	0x0000003E ;_TFT_defaultFont+788
0x7C3A	0x00000000 ;_TFT_defaultFont+792
0x7C3E	0x3F03063C ;_TFT_defaultFont+796
0x7C42	0x63636363 ;_TFT_defaultFont+800
0x7C46	0x0000003E ;_TFT_defaultFont+804
0x7C4A	0x00000000 ;_TFT_defaultFont+808
0x7C4E	0x3030607F ;_TFT_defaultFont+812
0x7C52	0x0C0C1818 ;_TFT_defaultFont+816
0x7C56	0x0000000C ;_TFT_defaultFont+820
0x7C5A	0x00000000 ;_TFT_defaultFont+824
0x7C5E	0x6363633E ;_TFT_defaultFont+828
0x7C62	0x6363633E ;_TFT_defaultFont+832
0x7C66	0x0000003E ;_TFT_defaultFont+836
0x7C6A	0x00000000 ;_TFT_defaultFont+840
0x7C6E	0x6363633E ;_TFT_defaultFont+844
0x7C72	0x30607E63 ;_TFT_defaultFont+848
0x7C76	0x0000001E ;_TFT_defaultFont+852
0x7C7A	0x00000000 ;_TFT_defaultFont+856
0x7C7E	0x06060000 ;_TFT_defaultFont+860
0x7C82	0x06000000 ;_TFT_defaultFont+864
0x7C86	0x00000006 ;_TFT_defaultFont+868
0x7C8A	0x00000000 ;_TFT_defaultFont+872
0x7C8E	0x06060000 ;_TFT_defaultFont+876
0x7C92	0x06000000 ;_TFT_defaultFont+880
0x7C96	0x00030306 ;_TFT_defaultFont+884
0x7C9A	0x00000000 ;_TFT_defaultFont+888
0x7C9E	0x00000000 ;_TFT_defaultFont+892
0x7CA2	0x01800000 ;_TFT_defaultFont+896
0x7CA6	0x00180060 ;_TFT_defaultFont+900
0x7CAA	0x00060006 ;_TFT_defaultFont+904
0x7CAE	0x00600018 ;_TFT_defaultFont+908
0x7CB2	0x00000180 ;_TFT_defaultFont+912
0x7CB6	0x00000000 ;_TFT_defaultFont+916
0x7CBA	0x00000000 ;_TFT_defaultFont+920
0x7CBE	0x00000000 ;_TFT_defaultFont+924
0x7CC2	0x00000000 ;_TFT_defaultFont+928
0x7CC6	0x000001FE ;_TFT_defaultFont+932
0x7CCA	0x01FE0000 ;_TFT_defaultFont+936
0x7CCE	0x00000000 ;_TFT_defaultFont+940
0x7CD2	0x00000000 ;_TFT_defaultFont+944
0x7CD6	0x00000000 ;_TFT_defaultFont+948
0x7CDA	0x00000000 ;_TFT_defaultFont+952
0x7CDE	0x00000000 ;_TFT_defaultFont+956
0x7CE2	0x00060000 ;_TFT_defaultFont+960
0x7CE6	0x00600018 ;_TFT_defaultFont+964
0x7CEA	0x01800180 ;_TFT_defaultFont+968
0x7CEE	0x00180060 ;_TFT_defaultFont+972
0x7CF2	0x00000006 ;_TFT_defaultFont+976
0x7CF6	0x00000000 ;_TFT_defaultFont+980
0x7CFA	0x00000000 ;_TFT_defaultFont+984
0x7CFE	0x1830311E ;_TFT_defaultFont+988
0x7D02	0x0C000C0C ;_TFT_defaultFont+992
0x7D06	0x0000000C ;_TFT_defaultFont+996
0x7D0A	0x00000000 ;_TFT_defaultFont+1000
0x7D0E	0x00000000 ;_TFT_defaultFont+1004
0x7D12	0x0082007C ;_TFT_defaultFont+1008
0x7D16	0x016D0179 ;_TFT_defaultFont+1012
0x7D1A	0x016D016D ;_TFT_defaultFont+1016
0x7D1E	0x00D9016D ;_TFT_defaultFont+1020
0x7D22	0x00FC0002 ;_TFT_defaultFont+1024
0x7D26	0x00000000 ;_TFT_defaultFont+1028
0x7D2A	0x00000000 ;_TFT_defaultFont+1032
0x7D2E	0x00000000 ;_TFT_defaultFont+1036
0x7D32	0x00380038 ;_TFT_defaultFont+1040
0x7D36	0x006C006C ;_TFT_defaultFont+1044
0x7D3A	0x00FE00C6 ;_TFT_defaultFont+1048
0x7D3E	0x018300C6 ;_TFT_defaultFont+1052
0x7D42	0x00000183 ;_TFT_defaultFont+1056
0x7D46	0x00000000 ;_TFT_defaultFont+1060
0x7D4A	0x00000000 ;_TFT_defaultFont+1064
0x7D4E	0x6363633F ;_TFT_defaultFont+1068
0x7D52	0x6363633F ;_TFT_defaultFont+1072
0x7D56	0x0000003F ;_TFT_defaultFont+1076
0x7D5A	0x00000000 ;_TFT_defaultFont+1080
0x7D5E	0x0343433E ;_TFT_defaultFont+1084
0x7D62	0x43430303 ;_TFT_defaultFont+1088
0x7D66	0x0000003E ;_TFT_defaultFont+1092
0x7D6A	0x00000000 ;_TFT_defaultFont+1096
0x7D6E	0xC3C3633F ;_TFT_defaultFont+1100
0x7D72	0x63C3C3C3 ;_TFT_defaultFont+1104
0x7D76	0x0000003F ;_TFT_defaultFont+1108
0x7D7A	0x00000000 ;_TFT_defaultFont+1112
0x7D7E	0x0303033F ;_TFT_defaultFont+1116
0x7D82	0x0303031F ;_TFT_defaultFont+1120
0x7D86	0x0000003F ;_TFT_defaultFont+1124
0x7D8A	0x00000000 ;_TFT_defaultFont+1128
0x7D8E	0x0303033F ;_TFT_defaultFont+1132
0x7D92	0x0303031F ;_TFT_defaultFont+1136
0x7D96	0x00000003 ;_TFT_defaultFont+1140
0x7D9A	0x00000000 ;_TFT_defaultFont+1144
0x7D9E	0x0343433E ;_TFT_defaultFont+1148
0x7DA2	0x63636373 ;_TFT_defaultFont+1152
0x7DA6	0x0000007E ;_TFT_defaultFont+1156
0x7DAA	0x00000000 ;_TFT_defaultFont+1160
0x7DAE	0xC3C3C3C3 ;_TFT_defaultFont+1164
0x7DB2	0xC3C3C3FF ;_TFT_defaultFont+1168
0x7DB6	0x000000C3 ;_TFT_defaultFont+1172
0x7DBA	0x00000000 ;_TFT_defaultFont+1176
0x7DBE	0x0606060F ;_TFT_defaultFont+1180
0x7DC2	0x06060606 ;_TFT_defaultFont+1184
0x7DC6	0x0000000F ;_TFT_defaultFont+1188
0x7DCA	0x00000000 ;_TFT_defaultFont+1192
0x7DCE	0x1818181E ;_TFT_defaultFont+1196
0x7DD2	0x18181818 ;_TFT_defaultFont+1200
0x7DD6	0x0000000F ;_TFT_defaultFont+1204
0x7DDA	0x00000000 ;_TFT_defaultFont+1208
0x7DDE	0x0F1B3363 ;_TFT_defaultFont+1212
0x7DE2	0x331B0F07 ;_TFT_defaultFont+1216
0x7DE6	0x00000063 ;_TFT_defaultFont+1220
0x7DEA	0x00000000 ;_TFT_defaultFont+1224
0x7DEE	0x03030303 ;_TFT_defaultFont+1228
0x7DF2	0x03030303 ;_TFT_defaultFont+1232
0x7DF6	0x0000003F ;_TFT_defaultFont+1236
0x7DFA	0x00000000 ;_TFT_defaultFont+1240
0x7DFE	0x00000000 ;_TFT_defaultFont+1244
0x7E02	0x03870387 ;_TFT_defaultFont+1248
0x7E06	0x034D034D ;_TFT_defaultFont+1252
0x7E0A	0x03390339 ;_TFT_defaultFont+1256
0x7E0E	0x03110311 ;_TFT_defaultFont+1260
0x7E12	0x00000301 ;_TFT_defaultFont+1264
0x7E16	0x00000000 ;_TFT_defaultFont+1268
0x7E1A	0x00000000 ;_TFT_defaultFont+1272
0x7E1E	0x4D4D4747 ;_TFT_defaultFont+1276
0x7E22	0x71715959 ;_TFT_defaultFont+1280
0x7E26	0x00000061 ;_TFT_defaultFont+1284
0x7E2A	0x00000000 ;_TFT_defaultFont+1288
0x7E2E	0xC3C3C37E ;_TFT_defaultFont+1292
0x7E32	0xC3C3C3C3 ;_TFT_defaultFont+1296
0x7E36	0x0000007E ;_TFT_defaultFont+1300
0x7E3A	0x00000000 ;_TFT_defaultFont+1304
0x7E3E	0x6363633F ;_TFT_defaultFont+1308
0x7E42	0x03033F63 ;_TFT_defaultFont+1312
0x7E46	0x00000003 ;_TFT_defaultFont+1316
0x7E4A	0x00000000 ;_TFT_defaultFont+1320
0x7E4E	0xC3C3C37E ;_TFT_defaultFont+1324
0x7E52	0xC3C3C3C3 ;_TFT_defaultFont+1328
0x7E56	0x00C0607E ;_TFT_defaultFont+1332
0x7E5A	0x00000000 ;_TFT_defaultFont+1336
0x7E5E	0x6363633F ;_TFT_defaultFont+1340
0x7E62	0x63331B3F ;_TFT_defaultFont+1344
0x7E66	0x000000C3 ;_TFT_defaultFont+1348
0x7E6A	0x00000000 ;_TFT_defaultFont+1352
0x7E6E	0x0343433E ;_TFT_defaultFont+1356
0x7E72	0x6161603E ;_TFT_defaultFont+1360
0x7E76	0x0000003E ;_TFT_defaultFont+1364
0x7E7A	0x00000000 ;_TFT_defaultFont+1368
0x7E7E	0x0C0C0C3F ;_TFT_defaultFont+1372
0x7E82	0x0C0C0C0C ;_TFT_defaultFont+1376
0x7E86	0x0000000C ;_TFT_defaultFont+1380
0x7E8A	0x00000000 ;_TFT_defaultFont+1384
0x7E8E	0x63636363 ;_TFT_defaultFont+1388
0x7E92	0x63636363 ;_TFT_defaultFont+1392
0x7E96	0x0000003E ;_TFT_defaultFont+1396
0x7E9A	0x00000000 ;_TFT_defaultFont+1400
0x7E9E	0x66C3C3C3 ;_TFT_defaultFont+1404
0x7EA2	0x183C3C66 ;_TFT_defaultFont+1408
0x7EA6	0x00000018 ;_TFT_defaultFont+1412
0x7EAA	0x00000000 ;_TFT_defaultFont+1416
0x7EAE	0x00000000 ;_TFT_defaultFont+1420
0x7EB2	0x0C630C63 ;_TFT_defaultFont+1424
0x7EB6	0x0CF30C63 ;_TFT_defaultFont+1428
0x7EBA	0x079E06F6 ;_TFT_defaultFont+1432
0x7EBE	0x030C079E ;_TFT_defaultFont+1436
0x7EC2	0x0000030C ;_TFT_defaultFont+1440
0x7EC6	0x00000000 ;_TFT_defaultFont+1444
0x7ECA	0x00000000 ;_TFT_defaultFont+1448
0x7ECE	0x3C66C3C3 ;_TFT_defaultFont+1452
0x7ED2	0xC3663C18 ;_TFT_defaultFont+1456
0x7ED6	0x000000C3 ;_TFT_defaultFont+1460
0x7EDA	0x00000000 ;_TFT_defaultFont+1464
0x7EDE	0x6666C3C3 ;_TFT_defaultFont+1468
0x7EE2	0x1818183C ;_TFT_defaultFont+1472
0x7EE6	0x00000018 ;_TFT_defaultFont+1476
0x7EEA	0x00000000 ;_TFT_defaultFont+1480
0x7EEE	0x1830303F ;_TFT_defaultFont+1484
0x7EF2	0x0303060C ;_TFT_defaultFont+1488
0x7EF6	0x0000003F ;_TFT_defaultFont+1492
0x7EFA	0x1E000000 ;_TFT_defaultFont+1496
0x7EFE	0x06060606 ;_TFT_defaultFont+1500
0x7F02	0x06060606 ;_TFT_defaultFont+1504
0x7F06	0x001E0606 ;_TFT_defaultFont+1508
0x7F0A	0x01000000 ;_TFT_defaultFont+1512
0x7F0E	0x04020201 ;_TFT_defaultFont+1516
0x7F12	0x10080804 ;_TFT_defaultFont+1520
0x7F16	0x00202010 ;_TFT_defaultFont+1524
0x7F1A	0x1E000000 ;_TFT_defaultFont+1528
0x7F1E	0x18181818 ;_TFT_defaultFont+1532
0x7F22	0x18181818 ;_TFT_defaultFont+1536
0x7F26	0x001E1818 ;_TFT_defaultFont+1540
0x7F2A	0x00000000 ;_TFT_defaultFont+1544
0x7F2E	0x00000000 ;_TFT_defaultFont+1548
0x7F32	0x00480030 ;_TFT_defaultFont+1552
0x7F36	0x01020084 ;_TFT_defaultFont+1556
0x7F3A	0x00000000 ;_TFT_defaultFont+1560
0x7F3E	0x00000000 ;_TFT_defaultFont+1564
0x7F42	0x00000000 ;_TFT_defaultFont+1568
0x7F46	0x00000000 ;_TFT_defaultFont+1572
0x7F4A	0x00000000 ;_TFT_defaultFont+1576
0x7F4E	0x00000000 ;_TFT_defaultFont+1580
0x7F52	0x00000000 ;_TFT_defaultFont+1584
0x7F56	0x00FF0000 ;_TFT_defaultFont+1588
0x7F5A	0x0C000000 ;_TFT_defaultFont+1592
0x7F5E	0x00000018 ;_TFT_defaultFont+1596
0x7F62	0x00000000 ;_TFT_defaultFont+1600
0x7F66	0x00000000 ;_TFT_defaultFont+1604
0x7F6A	0x00000000 ;_TFT_defaultFont+1608
0x7F6E	0x623C0000 ;_TFT_defaultFont+1612
0x7F72	0x63637E60 ;_TFT_defaultFont+1616
0x7F76	0x0000007E ;_TFT_defaultFont+1620
0x7F7A	0x03000000 ;_TFT_defaultFont+1624
0x7F7E	0x673B0303 ;_TFT_defaultFont+1628
0x7F82	0x63636363 ;_TFT_defaultFont+1632
0x7F86	0x0000003F ;_TFT_defaultFont+1636
0x7F8A	0x00000000 ;_TFT_defaultFont+1640
0x7F8E	0x231E0000 ;_TFT_defaultFont+1644
0x7F92	0x23030303 ;_TFT_defaultFont+1648
0x7F96	0x0000001E ;_TFT_defaultFont+1652
0x7F9A	0x60000000 ;_TFT_defaultFont+1656
0x7F9E	0x637E6060 ;_TFT_defaultFont+1660
0x7FA2	0x73636363 ;_TFT_defaultFont+1664
0x7FA6	0x0000006E ;_TFT_defaultFont+1668
0x7FAA	0x00000000 ;_TFT_defaultFont+1672
0x7FAE	0x633E0000 ;_TFT_defaultFont+1676
0x7FB2	0x43037F63 ;_TFT_defaultFont+1680
0x7FB6	0x0000003E ;_TFT_defaultFont+1684
0x7FBA	0x1C000000 ;_TFT_defaultFont+1688
0x7FBE	0x060F0606 ;_TFT_defaultFont+1692
0x7FC2	0x06060606 ;_TFT_defaultFont+1696
0x7FC6	0x00000006 ;_TFT_defaultFont+1700
0x7FCA	0x00000000 ;_TFT_defaultFont+1704
0x7FCE	0x637E0000 ;_TFT_defaultFont+1708
0x7FD2	0x73636363 ;_TFT_defaultFont+1712
0x7FD6	0x3E61606E ;_TFT_defaultFont+1716
0x7FDA	0x03000000 ;_TFT_defaultFont+1720
0x7FDE	0x673B0303 ;_TFT_defaultFont+1724
0x7FE2	0x63636363 ;_TFT_defaultFont+1728
0x7FE6	0x00000063 ;_TFT_defaultFont+1732
0x7FEA	0x03000000 ;_TFT_defaultFont+1736
0x7FEE	0x03030003 ;_TFT_defaultFont+1740
0x7FF2	0x03030303 ;_TFT_defaultFont+1744
0x7FF6	0x00000003 ;_TFT_defaultFont+1748
0x7FFA	0x06000000 ;_TFT_defaultFont+1752
0x7FFE	0x06070006 ;_TFT_defaultFont+1756
0x8002	0x06060606 ;_TFT_defaultFont+1760
0x8006	0x03060606 ;_TFT_defaultFont+1764
0x800A	0x03000000 ;_TFT_defaultFont+1768
0x800E	0x1B330303 ;_TFT_defaultFont+1772
0x8012	0x1B0F070F ;_TFT_defaultFont+1776
0x8016	0x00000033 ;_TFT_defaultFont+1780
0x801A	0x03000000 ;_TFT_defaultFont+1784
0x801E	0x03030303 ;_TFT_defaultFont+1788
0x8022	0x03030303 ;_TFT_defaultFont+1792
0x8026	0x00000003 ;_TFT_defaultFont+1796
0x802A	0x00000000 ;_TFT_defaultFont+1800
0x802E	0x00000000 ;_TFT_defaultFont+1804
0x8032	0x00000000 ;_TFT_defaultFont+1808
0x8036	0x033301DF ;_TFT_defaultFont+1812
0x803A	0x03330333 ;_TFT_defaultFont+1816
0x803E	0x03330333 ;_TFT_defaultFont+1820
0x8042	0x00000333 ;_TFT_defaultFont+1824
0x8046	0x00000000 ;_TFT_defaultFont+1828
0x804A	0x00000000 ;_TFT_defaultFont+1832
0x804E	0x673B0000 ;_TFT_defaultFont+1836
0x8052	0x63636363 ;_TFT_defaultFont+1840
0x8056	0x00000063 ;_TFT_defaultFont+1844
0x805A	0x00000000 ;_TFT_defaultFont+1848
0x805E	0x633E0000 ;_TFT_defaultFont+1852
0x8062	0x63636363 ;_TFT_defaultFont+1856
0x8066	0x0000003E ;_TFT_defaultFont+1860
0x806A	0x00000000 ;_TFT_defaultFont+1864
0x806E	0x673B0000 ;_TFT_defaultFont+1868
0x8072	0x63636363 ;_TFT_defaultFont+1872
0x8076	0x0303033F ;_TFT_defaultFont+1876
0x807A	0x00000000 ;_TFT_defaultFont+1880
0x807E	0x637E0000 ;_TFT_defaultFont+1884
0x8082	0x73636363 ;_TFT_defaultFont+1888
0x8086	0x6060606E ;_TFT_defaultFont+1892
0x808A	0x00000000 ;_TFT_defaultFont+1896
0x808E	0x1F1B0000 ;_TFT_defaultFont+1900
0x8092	0x03030303 ;_TFT_defaultFont+1904
0x8096	0x00000003 ;_TFT_defaultFont+1908
0x809A	0x00000000 ;_TFT_defaultFont+1912
0x809E	0x231E0000 ;_TFT_defaultFont+1916
0x80A2	0x31381E07 ;_TFT_defaultFont+1920
0x80A6	0x0000001E ;_TFT_defaultFont+1924
0x80AA	0x00000000 ;_TFT_defaultFont+1928
0x80AE	0x061F0606 ;_TFT_defaultFont+1932
0x80B2	0x06060606 ;_TFT_defaultFont+1936
0x80B6	0x0000001C ;_TFT_defaultFont+1940
0x80BA	0x00000000 ;_TFT_defaultFont+1944
0x80BE	0x63630000 ;_TFT_defaultFont+1948
0x80C2	0x73636363 ;_TFT_defaultFont+1952
0x80C6	0x0000006E ;_TFT_defaultFont+1956
0x80CA	0x00000000 ;_TFT_defaultFont+1960
0x80CE	0x63630000 ;_TFT_defaultFont+1964
0x80D2	0x1C363663 ;_TFT_defaultFont+1968
0x80D6	0x0000001C ;_TFT_defaultFont+1972
0x80DA	0x00000000 ;_TFT_defaultFont+1976
0x80DE	0x00000000 ;_TFT_defaultFont+1980
0x80E2	0x00000000 ;_TFT_defaultFont+1984
0x80E6	0x03330333 ;_TFT_defaultFont+1988
0x80EA	0x01B601B6 ;_TFT_defaultFont+1992
0x80EE	0x00CC01CE ;_TFT_defaultFont+1996
0x80F2	0x000000CC ;_TFT_defaultFont+2000
0x80F6	0x00000000 ;_TFT_defaultFont+2004
0x80FA	0x00000000 ;_TFT_defaultFont+2008
0x80FE	0x33330000 ;_TFT_defaultFont+2012
0x8102	0x331E0C1E ;_TFT_defaultFont+2016
0x8106	0x00000033 ;_TFT_defaultFont+2020
0x810A	0x00000000 ;_TFT_defaultFont+2024
0x810E	0x63630000 ;_TFT_defaultFont+2028
0x8112	0x1C363663 ;_TFT_defaultFont+2032
0x8116	0x0C0C181C ;_TFT_defaultFont+2036
0x811A	0x00000000 ;_TFT_defaultFont+2040
0x811E	0x303F0000 ;_TFT_defaultFont+2044
0x8122	0x03060C18 ;_TFT_defaultFont+2048
0x8126	0x0000003F ;_TFT_defaultFont+2052
0x812A	0x38000000 ;_TFT_defaultFont+2056
0x812E	0x0C0C0C0C ;_TFT_defaultFont+2060
0x8132	0x0C0C0C07 ;_TFT_defaultFont+2064
0x8136	0x00380C0C ;_TFT_defaultFont+2068
0x813A	0x0C000000 ;_TFT_defaultFont+2072
0x813E	0x0C0C0C0C ;_TFT_defaultFont+2076
0x8142	0x0C0C0C0C ;_TFT_defaultFont+2080
0x8146	0x000C0C0C ;_TFT_defaultFont+2084
0x814A	0x07000000 ;_TFT_defaultFont+2088
0x814E	0x0C0C0C0C ;_TFT_defaultFont+2092
0x8152	0x0C0C0C38 ;_TFT_defaultFont+2096
0x8156	0x00070C0C ;_TFT_defaultFont+2100
0x815A	0x00000000 ;_TFT_defaultFont+2104
0x815E	0x00000000 ;_TFT_defaultFont+2108
0x8162	0x00000000 ;_TFT_defaultFont+2112
0x8166	0x021E0000 ;_TFT_defaultFont+2116
0x816A	0x03F1023F ;_TFT_defaultFont+2120
0x816E	0x000001E1 ;_TFT_defaultFont+2124
0x8172	0x00000000 ;_TFT_defaultFont+2128
0x8176	0x00000000 ;_TFT_defaultFont+2132
0x817A	0x00000000 ;_TFT_defaultFont+2136
0x817E	0x07FE0000 ;_TFT_defaultFont+2140
0x8182	0x04020402 ;_TFT_defaultFont+2144
0x8186	0x04020402 ;_TFT_defaultFont+2148
0x818A	0x04020402 ;_TFT_defaultFont+2152
0x818E	0x04020402 ;_TFT_defaultFont+2156
0x8192	0x000007FE ;_TFT_defaultFont+2160
0x8196	0x00000000 ;_TFT_defaultFont+2164
; end of _TFT_defaultFont
;,0 :: _initBlock_3 [8417]
; Containing: Verdana12x13_Regular [1705]
;             signal_hi_m_bmp [1678]
;             signal_hi_bmp [1678]
;             signal_lo_m_bmp [1678]
;             signal_lo_bmp [1678]
0x819A	0x00200000 ;_initBlock_3+0 : Verdana12x13_Regular at 0x819A
0x819E	0x000D007F ;_initBlock_3+4
0x81A2	0x00018801 ;_initBlock_3+8
0x81A6	0x00019503 ;_initBlock_3+12
0x81AA	0x0001A204 ;_initBlock_3+16
0x81AE	0x0001AF08 ;_initBlock_3+20
0x81B2	0x0001BC06 ;_initBlock_3+24
0x81B6	0x0001C90B ;_initBlock_3+28
0x81BA	0x0001E308 ;_initBlock_3+32
0x81BE	0x0001F002 ;_initBlock_3+36
0x81C2	0x0001FD04 ;_initBlock_3+40
0x81C6	0x00020A04 ;_initBlock_3+44
0x81CA	0x00021706 ;_initBlock_3+48
0x81CE	0x00022408 ;_initBlock_3+52
0x81D2	0x00023103 ;_initBlock_3+56
0x81D6	0x00023E04 ;_initBlock_3+60
0x81DA	0x00024B03 ;_initBlock_3+64
0x81DE	0x00025805 ;_initBlock_3+68
0x81E2	0x00026506 ;_initBlock_3+72
0x81E6	0x00027206 ;_initBlock_3+76
0x81EA	0x00027F06 ;_initBlock_3+80
0x81EE	0x00028C06 ;_initBlock_3+84
0x81F2	0x00029906 ;_initBlock_3+88
0x81F6	0x0002A606 ;_initBlock_3+92
0x81FA	0x0002B306 ;_initBlock_3+96
0x81FE	0x0002C006 ;_initBlock_3+100
0x8202	0x0002CD06 ;_initBlock_3+104
0x8206	0x0002DA06 ;_initBlock_3+108
0x820A	0x0002E703 ;_initBlock_3+112
0x820E	0x0002F403 ;_initBlock_3+116
0x8212	0x00030107 ;_initBlock_3+120
0x8216	0x00030E08 ;_initBlock_3+124
0x821A	0x00031B08 ;_initBlock_3+128
0x821E	0x00032805 ;_initBlock_3+132
0x8222	0x00033509 ;_initBlock_3+136
0x8226	0x00034F07 ;_initBlock_3+140
0x822A	0x00035C07 ;_initBlock_3+144
0x822E	0x00036908 ;_initBlock_3+148
0x8232	0x00037608 ;_initBlock_3+152
0x8236	0x00038306 ;_initBlock_3+156
0x823A	0x00039006 ;_initBlock_3+160
0x823E	0x00039D08 ;_initBlock_3+164
0x8242	0x0003AA07 ;_initBlock_3+168
0x8246	0x0003B704 ;_initBlock_3+172
0x824A	0x0003C404 ;_initBlock_3+176
0x824E	0x0003D107 ;_initBlock_3+180
0x8252	0x0003DE06 ;_initBlock_3+184
0x8256	0x0003EB08 ;_initBlock_3+188
0x825A	0x0003F807 ;_initBlock_3+192
0x825E	0x00040508 ;_initBlock_3+196
0x8262	0x00041206 ;_initBlock_3+200
0x8266	0x00041F08 ;_initBlock_3+204
0x826A	0x00042C07 ;_initBlock_3+208
0x826E	0x00043907 ;_initBlock_3+212
0x8272	0x00044607 ;_initBlock_3+216
0x8276	0x00045307 ;_initBlock_3+220
0x827A	0x00046007 ;_initBlock_3+224
0x827E	0x00046D0A ;_initBlock_3+228
0x8282	0x00048707 ;_initBlock_3+232
0x8286	0x00049407 ;_initBlock_3+236
0x828A	0x0004A107 ;_initBlock_3+240
0x828E	0x0004AE04 ;_initBlock_3+244
0x8292	0x0004BB05 ;_initBlock_3+248
0x8296	0x0004C804 ;_initBlock_3+252
0x829A	0x0004D508 ;_initBlock_3+256
0x829E	0x0004E207 ;_initBlock_3+260
0x82A2	0x0004EF04 ;_initBlock_3+264
0x82A6	0x0004FC06 ;_initBlock_3+268
0x82AA	0x00050906 ;_initBlock_3+272
0x82AE	0x00051606 ;_initBlock_3+276
0x82B2	0x00052306 ;_initBlock_3+280
0x82B6	0x00053006 ;_initBlock_3+284
0x82BA	0x00053D04 ;_initBlock_3+288
0x82BE	0x00054A06 ;_initBlock_3+292
0x82C2	0x00055706 ;_initBlock_3+296
0x82C6	0x00056402 ;_initBlock_3+300
0x82CA	0x00057103 ;_initBlock_3+304
0x82CE	0x00057E06 ;_initBlock_3+308
0x82D2	0x00058B02 ;_initBlock_3+312
0x82D6	0x0005980A ;_initBlock_3+316
0x82DA	0x0005B206 ;_initBlock_3+320
0x82DE	0x0005BF06 ;_initBlock_3+324
0x82E2	0x0005CC06 ;_initBlock_3+328
0x82E6	0x0005D906 ;_initBlock_3+332
0x82EA	0x0005E605 ;_initBlock_3+336
0x82EE	0x0005F305 ;_initBlock_3+340
0x82F2	0x00060004 ;_initBlock_3+344
0x82F6	0x00060D06 ;_initBlock_3+348
0x82FA	0x00061A06 ;_initBlock_3+352
0x82FE	0x00062708 ;_initBlock_3+356
0x8302	0x00063406 ;_initBlock_3+360
0x8306	0x00064106 ;_initBlock_3+364
0x830A	0x00064E05 ;_initBlock_3+368
0x830E	0x00065B06 ;_initBlock_3+372
0x8312	0x00066803 ;_initBlock_3+376
0x8316	0x00067506 ;_initBlock_3+380
0x831A	0x00068208 ;_initBlock_3+384
0x831E	0x00068F09 ;_initBlock_3+388
0x8322	0x00000000 ;_initBlock_3+392
0x8326	0x00000000 ;_initBlock_3+396
0x832A	0x00000000 ;_initBlock_3+400
0x832E	0x00000000 ;_initBlock_3+404
0x8332	0x04040404 ;_initBlock_3+408
0x8336	0x04000404 ;_initBlock_3+412
0x833A	0x00000000 ;_initBlock_3+416
0x833E	0x000A0A0A ;_initBlock_3+420
0x8342	0x00000000 ;_initBlock_3+424
0x8346	0x00000000 ;_initBlock_3+428
0x834A	0x50500000 ;_initBlock_3+432
0x834E	0x7E2828FC ;_initBlock_3+436
0x8352	0x00001414 ;_initBlock_3+440
0x8356	0x08080000 ;_initBlock_3+444
0x835A	0x1C0A0A3C ;_initBlock_3+448
0x835E	0x081E2828 ;_initBlock_3+452
0x8362	0x00000008 ;_initBlock_3+456
0x8366	0x8C000000 ;_initBlock_3+460
0x836A	0x52009200 ;_initBlock_3+464
0x836E	0x20004C00 ;_initBlock_3+468
0x8372	0x9004A003 ;_initBlock_3+472
0x8376	0x00031004 ;_initBlock_3+476
0x837A	0x00000000 ;_initBlock_3+480
0x837E	0x120C0000 ;_initBlock_3+484
0x8382	0x22524C12 ;_initBlock_3+488
0x8386	0x00009C62 ;_initBlock_3+492
0x838A	0x02020000 ;_initBlock_3+496
0x838E	0x00000002 ;_initBlock_3+500
0x8392	0x00000000 ;_initBlock_3+504
0x8396	0x08000000 ;_initBlock_3+508
0x839A	0x02020404 ;_initBlock_3+512
0x839E	0x04020202 ;_initBlock_3+516
0x83A2	0x00000804 ;_initBlock_3+520
0x83A6	0x08040402 ;_initBlock_3+524
0x83AA	0x08080808 ;_initBlock_3+528
0x83AE	0x00020404 ;_initBlock_3+532
0x83B2	0x1C2A0800 ;_initBlock_3+536
0x83B6	0x0000082A ;_initBlock_3+540
0x83BA	0x00000000 ;_initBlock_3+544
0x83BE	0x00000000 ;_initBlock_3+548
0x83C2	0xFE101010 ;_initBlock_3+552
0x83C6	0x00101010 ;_initBlock_3+556
0x83CA	0x00000000 ;_initBlock_3+560
0x83CE	0x00000000 ;_initBlock_3+564
0x83D2	0x04040000 ;_initBlock_3+568
0x83D6	0x00000204 ;_initBlock_3+572
0x83DA	0x00000000 ;_initBlock_3+576
0x83DE	0x00000E00 ;_initBlock_3+580
0x83E2	0x00000000 ;_initBlock_3+584
0x83E6	0x00000000 ;_initBlock_3+588
0x83EA	0x00000000 ;_initBlock_3+592
0x83EE	0x00000404 ;_initBlock_3+596
0x83F2	0x10100000 ;_initBlock_3+600
0x83F6	0x04040808 ;_initBlock_3+604
0x83FA	0x01010202 ;_initBlock_3+608
0x83FE	0x00000000 ;_initBlock_3+612
0x8402	0x2222221C ;_initBlock_3+616
0x8406	0x1C222222 ;_initBlock_3+620
0x840A	0x00000000 ;_initBlock_3+624
0x840E	0x080E0800 ;_initBlock_3+628
0x8412	0x08080808 ;_initBlock_3+632
0x8416	0x0000003E ;_initBlock_3+636
0x841A	0x221C0000 ;_initBlock_3+640
0x841E	0x04081020 ;_initBlock_3+644
0x8422	0x00003E02 ;_initBlock_3+648
0x8426	0x1C000000 ;_initBlock_3+652
0x842A	0x20182022 ;_initBlock_3+656
0x842E	0x001C2220 ;_initBlock_3+660
0x8432	0x00000000 ;_initBlock_3+664
0x8436	0x12141810 ;_initBlock_3+668
0x843A	0x10103F11 ;_initBlock_3+672
0x843E	0x00000000 ;_initBlock_3+676
0x8442	0x02023E00 ;_initBlock_3+680
0x8446	0x2220201E ;_initBlock_3+684
0x844A	0x0000001C ;_initBlock_3+688
0x844E	0x04180000 ;_initBlock_3+692
0x8452	0x22221E02 ;_initBlock_3+696
0x8456	0x00001C22 ;_initBlock_3+700
0x845A	0x3E000000 ;_initBlock_3+704
0x845E	0x08101020 ;_initBlock_3+708
0x8462	0x00040408 ;_initBlock_3+712
0x8466	0x00000000 ;_initBlock_3+716
0x846A	0x1C22221C ;_initBlock_3+720
0x846E	0x1C222222 ;_initBlock_3+724
0x8472	0x00000000 ;_initBlock_3+728
0x8476	0x22221C00 ;_initBlock_3+732
0x847A	0x10203C22 ;_initBlock_3+736
0x847E	0x0000000C ;_initBlock_3+740
0x8482	0x00000000 ;_initBlock_3+744
0x8486	0x00000404 ;_initBlock_3+748
0x848A	0x00000404 ;_initBlock_3+752
0x848E	0x00000000 ;_initBlock_3+756
0x8492	0x00040400 ;_initBlock_3+760
0x8496	0x04040400 ;_initBlock_3+764
0x849A	0x00000002 ;_initBlock_3+768
0x849E	0x18600000 ;_initBlock_3+772
0x84A2	0x00601806 ;_initBlock_3+776
0x84A6	0x00000000 ;_initBlock_3+780
0x84AA	0x00000000 ;_initBlock_3+784
0x84AE	0x00FE00FE ;_initBlock_3+788
0x84B2	0x00000000 ;_initBlock_3+792
0x84B6	0x00000000 ;_initBlock_3+796
0x84BA	0x30C0300C ;_initBlock_3+800
0x84BE	0x0000000C ;_initBlock_3+804
0x84C2	0x0E000000 ;_initBlock_3+808
0x84C6	0x04081010 ;_initBlock_3+812
0x84CA	0x00040004 ;_initBlock_3+816
0x84CE	0x00000000 ;_initBlock_3+820
0x84D2	0xF8000000 ;_initBlock_3+824
0x84D6	0x72010400 ;_initBlock_3+828
0x84DA	0x4A014A01 ;_initBlock_3+832
0x84DE	0xB2014A01 ;_initBlock_3+836
0x84E2	0x78000400 ;_initBlock_3+840
0x84E6	0x00000000 ;_initBlock_3+844
0x84EA	0x18180000 ;_initBlock_3+848
0x84EE	0x7E242424 ;_initBlock_3+852
0x84F2	0x00004242 ;_initBlock_3+856
0x84F6	0x1E000000 ;_initBlock_3+860
0x84FA	0x423E2222 ;_initBlock_3+864
0x84FE	0x003E4242 ;_initBlock_3+868
0x8502	0x00000000 ;_initBlock_3+872
0x8506	0x02028478 ;_initBlock_3+876
0x850A	0x78840202 ;_initBlock_3+880
0x850E	0x00000000 ;_initBlock_3+884
0x8512	0x82423E00 ;_initBlock_3+888
0x8516	0x42828282 ;_initBlock_3+892
0x851A	0x0000003E ;_initBlock_3+896
0x851E	0x023E0000 ;_initBlock_3+900
0x8522	0x02023E02 ;_initBlock_3+904
0x8526	0x00003E02 ;_initBlock_3+908
0x852A	0x3E000000 ;_initBlock_3+912
0x852E	0x021E0202 ;_initBlock_3+916
0x8532	0x00020202 ;_initBlock_3+920
0x8536	0x00000000 ;_initBlock_3+924
0x853A	0x02028478 ;_initBlock_3+928
0x853E	0x788482E2 ;_initBlock_3+932
0x8542	0x00000000 ;_initBlock_3+936
0x8546	0x42424200 ;_initBlock_3+940
0x854A	0x4242427E ;_initBlock_3+944
0x854E	0x00000042 ;_initBlock_3+948
0x8552	0x040E0000 ;_initBlock_3+952
0x8556	0x04040404 ;_initBlock_3+956
0x855A	0x00000E04 ;_initBlock_3+960
0x855E	0x0E000000 ;_initBlock_3+964
0x8562	0x08080808 ;_initBlock_3+968
0x8566	0x00070808 ;_initBlock_3+972
0x856A	0x00000000 ;_initBlock_3+976
0x856E	0x0A122242 ;_initBlock_3+980
0x8572	0x4222120E ;_initBlock_3+984
0x8576	0x00000000 ;_initBlock_3+988
0x857A	0x02020200 ;_initBlock_3+992
0x857E	0x02020202 ;_initBlock_3+996
0x8582	0x0000003E ;_initBlock_3+1000
0x8586	0xC6C60000 ;_initBlock_3+1004
0x858A	0x9292AAAA ;_initBlock_3+1008
0x858E	0x00008282 ;_initBlock_3+1012
0x8592	0x46000000 ;_initBlock_3+1016
0x8596	0x524A4A46 ;_initBlock_3+1020
0x859A	0x00626252 ;_initBlock_3+1024
0x859E	0x00000000 ;_initBlock_3+1028
0x85A2	0x82824438 ;_initBlock_3+1032
0x85A6	0x38448282 ;_initBlock_3+1036
0x85AA	0x00000000 ;_initBlock_3+1040
0x85AE	0x22221E00 ;_initBlock_3+1044
0x85B2	0x02021E22 ;_initBlock_3+1048
0x85B6	0x00000002 ;_initBlock_3+1052
0x85BA	0x44380000 ;_initBlock_3+1056
0x85BE	0x82828282 ;_initBlock_3+1060
0x85C2	0xC0203844 ;_initBlock_3+1064
0x85C6	0x1E000000 ;_initBlock_3+1068
0x85CA	0x1E222222 ;_initBlock_3+1072
0x85CE	0x00422212 ;_initBlock_3+1076
0x85D2	0x00000000 ;_initBlock_3+1080
0x85D6	0x0C02423C ;_initBlock_3+1084
0x85DA	0x3C424030 ;_initBlock_3+1088
0x85DE	0x00000000 ;_initBlock_3+1092
0x85E2	0x08087F00 ;_initBlock_3+1096
0x85E6	0x08080808 ;_initBlock_3+1100
0x85EA	0x00000008 ;_initBlock_3+1104
0x85EE	0x42420000 ;_initBlock_3+1108
0x85F2	0x42424242 ;_initBlock_3+1112
0x85F6	0x00003C42 ;_initBlock_3+1116
0x85FA	0x42000000 ;_initBlock_3+1120
0x85FE	0x24244242 ;_initBlock_3+1124
0x8602	0x00181824 ;_initBlock_3+1128
0x8606	0x00000000 ;_initBlock_3+1132
0x860A	0x22000000 ;_initBlock_3+1136
0x860E	0x54022202 ;_initBlock_3+1140
0x8612	0x54015401 ;_initBlock_3+1144
0x8616	0x88015401 ;_initBlock_3+1148
0x861A	0x00008800 ;_initBlock_3+1152
0x861E	0x00000000 ;_initBlock_3+1156
0x8622	0x42420000 ;_initBlock_3+1160
0x8626	0x24181824 ;_initBlock_3+1164
0x862A	0x00004242 ;_initBlock_3+1168
0x862E	0x41000000 ;_initBlock_3+1172
0x8632	0x08081422 ;_initBlock_3+1176
0x8636	0x00080808 ;_initBlock_3+1180
0x863A	0x00000000 ;_initBlock_3+1184
0x863E	0x1020407E ;_initBlock_3+1188
0x8642	0x7E020408 ;_initBlock_3+1192
0x8646	0x00000000 ;_initBlock_3+1196
0x864A	0x0202020E ;_initBlock_3+1200
0x864E	0x02020202 ;_initBlock_3+1204
0x8652	0x000E0202 ;_initBlock_3+1208
0x8656	0x02010100 ;_initBlock_3+1212
0x865A	0x08040402 ;_initBlock_3+1216
0x865E	0x00101008 ;_initBlock_3+1220
0x8662	0x080E0000 ;_initBlock_3+1224
0x8666	0x08080808 ;_initBlock_3+1228
0x866A	0x08080808 ;_initBlock_3+1232
0x866E	0x0000000E ;_initBlock_3+1236
0x8672	0x82442810 ;_initBlock_3+1240
0x8676	0x00000000 ;_initBlock_3+1244
0x867A	0x00000000 ;_initBlock_3+1248
0x867E	0x00000000 ;_initBlock_3+1252
0x8682	0x00000000 ;_initBlock_3+1256
0x8686	0x007F0000 ;_initBlock_3+1260
0x868A	0x00080400 ;_initBlock_3+1264
0x868E	0x00000000 ;_initBlock_3+1268
0x8692	0x00000000 ;_initBlock_3+1272
0x8696	0x00000000 ;_initBlock_3+1276
0x869A	0x3C201C00 ;_initBlock_3+1280
0x869E	0x003C2222 ;_initBlock_3+1284
0x86A2	0x02000000 ;_initBlock_3+1288
0x86A6	0x221E0202 ;_initBlock_3+1292
0x86AA	0x1E222222 ;_initBlock_3+1296
0x86AE	0x00000000 ;_initBlock_3+1300
0x86B2	0x1C000000 ;_initBlock_3+1304
0x86B6	0x22020222 ;_initBlock_3+1308
0x86BA	0x0000001C ;_initBlock_3+1312
0x86BE	0x20202000 ;_initBlock_3+1316
0x86C2	0x2222223C ;_initBlock_3+1320
0x86C6	0x00003C22 ;_initBlock_3+1324
0x86CA	0x00000000 ;_initBlock_3+1328
0x86CE	0x3E221C00 ;_initBlock_3+1332
0x86D2	0x001C2202 ;_initBlock_3+1336
0x86D6	0x0C000000 ;_initBlock_3+1340
0x86DA	0x020F0202 ;_initBlock_3+1344
0x86DE	0x02020202 ;_initBlock_3+1348
0x86E2	0x00000000 ;_initBlock_3+1352
0x86E6	0x3C000000 ;_initBlock_3+1356
0x86EA	0x22222222 ;_initBlock_3+1360
0x86EE	0x001C203C ;_initBlock_3+1364
0x86F2	0x02020200 ;_initBlock_3+1368
0x86F6	0x2222221E ;_initBlock_3+1372
0x86FA	0x00002222 ;_initBlock_3+1376
0x86FE	0x00020000 ;_initBlock_3+1380
0x8702	0x02020200 ;_initBlock_3+1384
0x8706	0x00020202 ;_initBlock_3+1388
0x870A	0x04000000 ;_initBlock_3+1392
0x870E	0x04060000 ;_initBlock_3+1396
0x8712	0x04040404 ;_initBlock_3+1400
0x8716	0x00000304 ;_initBlock_3+1404
0x871A	0x22020202 ;_initBlock_3+1408
0x871E	0x120E0A12 ;_initBlock_3+1412
0x8722	0x00000022 ;_initBlock_3+1416
0x8726	0x02020200 ;_initBlock_3+1420
0x872A	0x02020202 ;_initBlock_3+1424
0x872E	0x00000202 ;_initBlock_3+1428
0x8732	0x00000000 ;_initBlock_3+1432
0x8736	0x00000000 ;_initBlock_3+1436
0x873A	0x01DE0000 ;_initBlock_3+1440
0x873E	0x02220222 ;_initBlock_3+1444
0x8742	0x02220222 ;_initBlock_3+1448
0x8746	0x00000222 ;_initBlock_3+1452
0x874A	0x00000000 ;_initBlock_3+1456
0x874E	0x1E000000 ;_initBlock_3+1460
0x8752	0x22222222 ;_initBlock_3+1464
0x8756	0x00000022 ;_initBlock_3+1468
0x875A	0x00000000 ;_initBlock_3+1472
0x875E	0x2222221C ;_initBlock_3+1476
0x8762	0x00001C22 ;_initBlock_3+1480
0x8766	0x00000000 ;_initBlock_3+1484
0x876A	0x22221E00 ;_initBlock_3+1488
0x876E	0x021E2222 ;_initBlock_3+1492
0x8772	0x00000002 ;_initBlock_3+1496
0x8776	0x223C0000 ;_initBlock_3+1500
0x877A	0x3C222222 ;_initBlock_3+1504
0x877E	0x00002020 ;_initBlock_3+1508
0x8782	0x1A000000 ;_initBlock_3+1512
0x8786	0x02020206 ;_initBlock_3+1516
0x878A	0x00000002 ;_initBlock_3+1520
0x878E	0x00000000 ;_initBlock_3+1524
0x8792	0x1806021C ;_initBlock_3+1528
0x8796	0x00000E10 ;_initBlock_3+1532
0x879A	0x02000000 ;_initBlock_3+1536
0x879E	0x02020F02 ;_initBlock_3+1540
0x87A2	0x000C0202 ;_initBlock_3+1544
0x87A6	0x00000000 ;_initBlock_3+1548
0x87AA	0x22220000 ;_initBlock_3+1552
0x87AE	0x3C222222 ;_initBlock_3+1556
0x87B2	0x00000000 ;_initBlock_3+1560
0x87B6	0x22000000 ;_initBlock_3+1564
0x87BA	0x08141422 ;_initBlock_3+1568
0x87BE	0x00000008 ;_initBlock_3+1572
0x87C2	0x00000000 ;_initBlock_3+1576
0x87C6	0xAAAA9292 ;_initBlock_3+1580
0x87CA	0x00004444 ;_initBlock_3+1584
0x87CE	0x00000000 ;_initBlock_3+1588
0x87D2	0x08142200 ;_initBlock_3+1592
0x87D6	0x00221408 ;_initBlock_3+1596
0x87DA	0x00000000 ;_initBlock_3+1600
0x87DE	0x14220000 ;_initBlock_3+1604
0x87E2	0x08081414 ;_initBlock_3+1608
0x87E6	0x00000408 ;_initBlock_3+1612
0x87EA	0x1E000000 ;_initBlock_3+1616
0x87EE	0x02040810 ;_initBlock_3+1620
0x87F2	0x0000001E ;_initBlock_3+1624
0x87F6	0x08083000 ;_initBlock_3+1628
0x87FA	0x08060808 ;_initBlock_3+1632
0x87FE	0x30080808 ;_initBlock_3+1636
0x8802	0x04040000 ;_initBlock_3+1640
0x8806	0x04040404 ;_initBlock_3+1644
0x880A	0x04040404 ;_initBlock_3+1648
0x880E	0x06000004 ;_initBlock_3+1652
0x8812	0x08080808 ;_initBlock_3+1656
0x8816	0x08080830 ;_initBlock_3+1660
0x881A	0x00000608 ;_initBlock_3+1664
0x881E	0x00000000 ;_initBlock_3+1668
0x8822	0x0062928C ;_initBlock_3+1672
0x8826	0x00000000 ;_initBlock_3+1676
0x882A	0x00000000 ;_initBlock_3+1680
0x882E	0x0201FE00 ;_initBlock_3+1684
0x8832	0x02010201 ;_initBlock_3+1688
0x8836	0x02010201 ;_initBlock_3+1692
0x883A	0xFE010201 ;_initBlock_3+1696
0x883E	0x00000001 ;_initBlock_3+1700
0x8842	0x1D080000 ;_initBlock_3+1704 : signal_hi_m_bmp at 0x8843
0x8846	0xFF002800 ;_initBlock_3+1708
0x884A	0x148410FF ;_initBlock_3+1712
0x884E	0x18FFDEA5 ;_initBlock_3+1716
0x8852	0x08C6F8C6 ;_initBlock_3+1720
0x8856	0x08000021 ;_initBlock_3+1724
0x885A	0x08631042 ;_initBlock_3+1728
0x885E	0x00000063 ;_initBlock_3+1732
0x8862	0x00000000 ;_initBlock_3+1736
0x8866	0x00000000 ;_initBlock_3+1740
0x886A	0x00000000 ;_initBlock_3+1744
0x886E	0x00000000 ;_initBlock_3+1748
0x8872	0x00000000 ;_initBlock_3+1752
0x8876	0x00000000 ;_initBlock_3+1756
0x887A	0x00000000 ;_initBlock_3+1760
0x887E	0x00000000 ;_initBlock_3+1764
0x8882	0x00000000 ;_initBlock_3+1768
0x8886	0x00000000 ;_initBlock_3+1772
0x888A	0x00000000 ;_initBlock_3+1776
0x888E	0x00000000 ;_initBlock_3+1780
0x8892	0x00000000 ;_initBlock_3+1784
0x8896	0x00000000 ;_initBlock_3+1788
0x889A	0x00000000 ;_initBlock_3+1792
0x889E	0x00000000 ;_initBlock_3+1796
0x88A2	0x00000000 ;_initBlock_3+1800
0x88A6	0x00000000 ;_initBlock_3+1804
0x88AA	0x00000000 ;_initBlock_3+1808
0x88AE	0x00000000 ;_initBlock_3+1812
0x88B2	0x00000000 ;_initBlock_3+1816
0x88B6	0x00000000 ;_initBlock_3+1820
0x88BA	0x00000000 ;_initBlock_3+1824
0x88BE	0x00000000 ;_initBlock_3+1828
0x88C2	0x00000000 ;_initBlock_3+1832
0x88C6	0x00000000 ;_initBlock_3+1836
0x88CA	0x00000000 ;_initBlock_3+1840
0x88CE	0x00000000 ;_initBlock_3+1844
0x88D2	0x00000000 ;_initBlock_3+1848
0x88D6	0x00000000 ;_initBlock_3+1852
0x88DA	0x00000000 ;_initBlock_3+1856
0x88DE	0x00000000 ;_initBlock_3+1860
0x88E2	0x00000000 ;_initBlock_3+1864
0x88E6	0x00000000 ;_initBlock_3+1868
0x88EA	0x00000000 ;_initBlock_3+1872
0x88EE	0x00000000 ;_initBlock_3+1876
0x88F2	0x00000000 ;_initBlock_3+1880
0x88F6	0x00000000 ;_initBlock_3+1884
0x88FA	0x00000000 ;_initBlock_3+1888
0x88FE	0x00000000 ;_initBlock_3+1892
0x8902	0x00000000 ;_initBlock_3+1896
0x8906	0x00000000 ;_initBlock_3+1900
0x890A	0x00000000 ;_initBlock_3+1904
0x890E	0x00000000 ;_initBlock_3+1908
0x8912	0x00000000 ;_initBlock_3+1912
0x8916	0x00000000 ;_initBlock_3+1916
0x891A	0x00000000 ;_initBlock_3+1920
0x891E	0x00000000 ;_initBlock_3+1924
0x8922	0x00000000 ;_initBlock_3+1928
0x8926	0x00000000 ;_initBlock_3+1932
0x892A	0x00000000 ;_initBlock_3+1936
0x892E	0x00000000 ;_initBlock_3+1940
0x8932	0x00000000 ;_initBlock_3+1944
0x8936	0x00000000 ;_initBlock_3+1948
0x893A	0x00000000 ;_initBlock_3+1952
0x893E	0x00000000 ;_initBlock_3+1956
0x8942	0x00000000 ;_initBlock_3+1960
0x8946	0x00000000 ;_initBlock_3+1964
0x894A	0x00000000 ;_initBlock_3+1968
0x894E	0x00000000 ;_initBlock_3+1972
0x8952	0x00000000 ;_initBlock_3+1976
0x8956	0x00000000 ;_initBlock_3+1980
0x895A	0x00000000 ;_initBlock_3+1984
0x895E	0x00000000 ;_initBlock_3+1988
0x8962	0x00000000 ;_initBlock_3+1992
0x8966	0x00000000 ;_initBlock_3+1996
0x896A	0x00000000 ;_initBlock_3+2000
0x896E	0x00000000 ;_initBlock_3+2004
0x8972	0x00000000 ;_initBlock_3+2008
0x8976	0x00000000 ;_initBlock_3+2012
0x897A	0x00000000 ;_initBlock_3+2016
0x897E	0x00000000 ;_initBlock_3+2020
0x8982	0x00000000 ;_initBlock_3+2024
0x8986	0x00000000 ;_initBlock_3+2028
0x898A	0x00000000 ;_initBlock_3+2032
0x898E	0x00000000 ;_initBlock_3+2036
0x8992	0x00000000 ;_initBlock_3+2040
0x8996	0x00000000 ;_initBlock_3+2044
0x899A	0x00000000 ;_initBlock_3+2048
0x899E	0x00000000 ;_initBlock_3+2052
0x89A2	0x00000000 ;_initBlock_3+2056
0x89A6	0x00000000 ;_initBlock_3+2060
0x89AA	0x00000000 ;_initBlock_3+2064
0x89AE	0x00000000 ;_initBlock_3+2068
0x89B2	0x00000000 ;_initBlock_3+2072
0x89B6	0x00000000 ;_initBlock_3+2076
0x89BA	0x00000000 ;_initBlock_3+2080
0x89BE	0x00000000 ;_initBlock_3+2084
0x89C2	0x00000000 ;_initBlock_3+2088
0x89C6	0x00000000 ;_initBlock_3+2092
0x89CA	0x00000000 ;_initBlock_3+2096
0x89CE	0x00000000 ;_initBlock_3+2100
0x89D2	0x00000000 ;_initBlock_3+2104
0x89D6	0x00000000 ;_initBlock_3+2108
0x89DA	0x00000000 ;_initBlock_3+2112
0x89DE	0x00000000 ;_initBlock_3+2116
0x89E2	0x00000000 ;_initBlock_3+2120
0x89E6	0x00000000 ;_initBlock_3+2124
0x89EA	0x00000000 ;_initBlock_3+2128
0x89EE	0x00000000 ;_initBlock_3+2132
0x89F2	0x00000000 ;_initBlock_3+2136
0x89F6	0x00000000 ;_initBlock_3+2140
0x89FA	0x00000000 ;_initBlock_3+2144
0x89FE	0x00000000 ;_initBlock_3+2148
0x8A02	0x00000000 ;_initBlock_3+2152
0x8A06	0x00000000 ;_initBlock_3+2156
0x8A0A	0x00000000 ;_initBlock_3+2160
0x8A0E	0x00000000 ;_initBlock_3+2164
0x8A12	0x00000000 ;_initBlock_3+2168
0x8A16	0x00000000 ;_initBlock_3+2172
0x8A1A	0x00000000 ;_initBlock_3+2176
0x8A1E	0x00000000 ;_initBlock_3+2180
0x8A22	0x00000000 ;_initBlock_3+2184
0x8A26	0x00000000 ;_initBlock_3+2188
0x8A2A	0x00000000 ;_initBlock_3+2192
0x8A2E	0x00000000 ;_initBlock_3+2196
0x8A32	0x00000000 ;_initBlock_3+2200
0x8A36	0x00000000 ;_initBlock_3+2204
0x8A3A	0x00000000 ;_initBlock_3+2208
0x8A3E	0x00000000 ;_initBlock_3+2212
0x8A42	0x00000000 ;_initBlock_3+2216
0x8A46	0x00000000 ;_initBlock_3+2220
0x8A4A	0x00000000 ;_initBlock_3+2224
0x8A4E	0x00000000 ;_initBlock_3+2228
0x8A52	0x00000000 ;_initBlock_3+2232
0x8A56	0x04040300 ;_initBlock_3+2236
0x8A5A	0x02020202 ;_initBlock_3+2240
0x8A5E	0x05040202 ;_initBlock_3+2244
0x8A62	0x00000003 ;_initBlock_3+2248
0x8A66	0x00000000 ;_initBlock_3+2252
0x8A6A	0x00000000 ;_initBlock_3+2256
0x8A6E	0x00000000 ;_initBlock_3+2260
0x8A72	0x00000000 ;_initBlock_3+2264
0x8A76	0x00000000 ;_initBlock_3+2268
0x8A7A	0x01040300 ;_initBlock_3+2272
0x8A7E	0x01010109 ;_initBlock_3+2276
0x8A82	0x01010101 ;_initBlock_3+2280
0x8A86	0x01010101 ;_initBlock_3+2284
0x8A8A	0x04010101 ;_initBlock_3+2288
0x8A8E	0x00000000 ;_initBlock_3+2292
0x8A92	0x00000000 ;_initBlock_3+2296
0x8A96	0x00000000 ;_initBlock_3+2300
0x8A9A	0x00000000 ;_initBlock_3+2304
0x8A9E	0x05000000 ;_initBlock_3+2308
0x8AA2	0x01010902 ;_initBlock_3+2312
0x8AA6	0x01010101 ;_initBlock_3+2316
0x8AAA	0x01010101 ;_initBlock_3+2320
0x8AAE	0x01010101 ;_initBlock_3+2324
0x8AB2	0x01010201 ;_initBlock_3+2328
0x8AB6	0x00050201 ;_initBlock_3+2332
0x8ABA	0x00000000 ;_initBlock_3+2336
0x8ABE	0x00000000 ;_initBlock_3+2340
0x8AC2	0x00000000 ;_initBlock_3+2344
0x8AC6	0x01020400 ;_initBlock_3+2348
0x8ACA	0x01010101 ;_initBlock_3+2352
0x8ACE	0x01010101 ;_initBlock_3+2356
0x8AD2	0x02020101 ;_initBlock_3+2360
0x8AD6	0x01010101 ;_initBlock_3+2364
0x8ADA	0x01010101 ;_initBlock_3+2368
0x8ADE	0x02010102 ;_initBlock_3+2372
0x8AE2	0x00000005 ;_initBlock_3+2376
0x8AE6	0x00000000 ;_initBlock_3+2380
0x8AEA	0x03000000 ;_initBlock_3+2384
0x8AEE	0x01010102 ;_initBlock_3+2388
0x8AF2	0x01010101 ;_initBlock_3+2392
0x8AF6	0x04040202 ;_initBlock_3+2396
0x8AFA	0x05050505 ;_initBlock_3+2400
0x8AFE	0x04040505 ;_initBlock_3+2404
0x8B02	0x01010204 ;_initBlock_3+2408
0x8B06	0x01020101 ;_initBlock_3+2412
0x8B0A	0x00030201 ;_initBlock_3+2416
0x8B0E	0x00000000 ;_initBlock_3+2420
0x8B12	0x01040000 ;_initBlock_3+2424
0x8B16	0x01010101 ;_initBlock_3+2428
0x8B1A	0x05040201 ;_initBlock_3+2432
0x8B1E	0x00000003 ;_initBlock_3+2436
0x8B22	0x00000000 ;_initBlock_3+2440
0x8B26	0x00000000 ;_initBlock_3+2444
0x8B2A	0x04050303 ;_initBlock_3+2448
0x8B2E	0x01010101 ;_initBlock_3+2452
0x8B32	0x04010101 ;_initBlock_3+2456
0x8B36	0x00000000 ;_initBlock_3+2460
0x8B3A	0x01010200 ;_initBlock_3+2464
0x8B3E	0x01010101 ;_initBlock_3+2468
0x8B42	0x00030304 ;_initBlock_3+2472
0x8B46	0x00000000 ;_initBlock_3+2476
0x8B4A	0x00000000 ;_initBlock_3+2480
0x8B4E	0x00000000 ;_initBlock_3+2484
0x8B52	0x03000000 ;_initBlock_3+2488
0x8B56	0x01010403 ;_initBlock_3+2492
0x8B5A	0x01010101 ;_initBlock_3+2496
0x8B5E	0x00000004 ;_initBlock_3+2500
0x8B62	0x01010102 ;_initBlock_3+2504
0x8B66	0x00040101 ;_initBlock_3+2508
0x8B6A	0x00000000 ;_initBlock_3+2512
0x8B6E	0x00000000 ;_initBlock_3+2516
0x8B72	0x00000000 ;_initBlock_3+2520
0x8B76	0x00000000 ;_initBlock_3+2524
0x8B7A	0x00000000 ;_initBlock_3+2528
0x8B7E	0x02030000 ;_initBlock_3+2532
0x8B82	0x01010101 ;_initBlock_3+2536
0x8B86	0x01000201 ;_initBlock_3+2540
0x8B8A	0x01010201 ;_initBlock_3+2544
0x8B8E	0x00000301 ;_initBlock_3+2548
0x8B92	0x00000000 ;_initBlock_3+2552
0x8B96	0x02050000 ;_initBlock_3+2556
0x8B9A	0x08080A09 ;_initBlock_3+2560
0x8B9E	0x0302010A ;_initBlock_3+2564
0x8BA2	0x00000000 ;_initBlock_3+2568
0x8BA6	0x00000000 ;_initBlock_3+2572
0x8BAA	0x01010105 ;_initBlock_3+2576
0x8BAE	0x00020101 ;_initBlock_3+2580
0x8BB2	0x02010101 ;_initBlock_3+2584
0x8BB6	0x00000000 ;_initBlock_3+2588
0x8BBA	0x03000000 ;_initBlock_3+2592
0x8BBE	0x07070708 ;_initBlock_3+2596
0x8BC2	0x07070707 ;_initBlock_3+2600
0x8BC6	0x07070707 ;_initBlock_3+2604
0x8BCA	0x00030A07 ;_initBlock_3+2608
0x8BCE	0x00000000 ;_initBlock_3+2612
0x8BD2	0x01020300 ;_initBlock_3+2616
0x8BD6	0x00000101 ;_initBlock_3+2620
0x8BDA	0x00020103 ;_initBlock_3+2624
0x8BDE	0x00000000 ;_initBlock_3+2628
0x8BE2	0x07070500 ;_initBlock_3+2632
0x8BE6	0x07070707 ;_initBlock_3+2636
0x8BEA	0x07070707 ;_initBlock_3+2640
0x8BEE	0x07070707 ;_initBlock_3+2644
0x8BF2	0x06070707 ;_initBlock_3+2648
0x8BF6	0x00000003 ;_initBlock_3+2652
0x8BFA	0x02000000 ;_initBlock_3+2656
0x8BFE	0x00000001 ;_initBlock_3+2660
0x8C02	0x00000000 ;_initBlock_3+2664
0x8C06	0x00000000 ;_initBlock_3+2668
0x8C0A	0x07070708 ;_initBlock_3+2672
0x8C0E	0x07070707 ;_initBlock_3+2676
0x8C12	0x07070707 ;_initBlock_3+2680
0x8C16	0x07070707 ;_initBlock_3+2684
0x8C1A	0x07070707 ;_initBlock_3+2688
0x8C1E	0x00000907 ;_initBlock_3+2692
0x8C22	0x00000000 ;_initBlock_3+2696
0x8C26	0x00000000 ;_initBlock_3+2700
0x8C2A	0x00000000 ;_initBlock_3+2704
0x8C2E	0x07040000 ;_initBlock_3+2708
0x8C32	0x07070707 ;_initBlock_3+2712
0x8C36	0x09080707 ;_initBlock_3+2716
0x8C3A	0x01010101 ;_initBlock_3+2720
0x8C3E	0x08090101 ;_initBlock_3+2724
0x8C42	0x07070707 ;_initBlock_3+2728
0x8C46	0x05070707 ;_initBlock_3+2732
0x8C4A	0x00000000 ;_initBlock_3+2736
0x8C4E	0x00000000 ;_initBlock_3+2740
0x8C52	0x00000000 ;_initBlock_3+2744
0x8C56	0x07070203 ;_initBlock_3+2748
0x8C5A	0x07070707 ;_initBlock_3+2752
0x8C5E	0x00050209 ;_initBlock_3+2756
0x8C62	0x00000000 ;_initBlock_3+2760
0x8C66	0x04000000 ;_initBlock_3+2764
0x8C6A	0x07070902 ;_initBlock_3+2768
0x8C6E	0x07070707 ;_initBlock_3+2772
0x8C72	0x00000304 ;_initBlock_3+2776
0x8C76	0x00000000 ;_initBlock_3+2780
0x8C7A	0x00000000 ;_initBlock_3+2784
0x8C7E	0x07070605 ;_initBlock_3+2788
0x8C82	0x040A0707 ;_initBlock_3+2792
0x8C86	0x00000003 ;_initBlock_3+2796
0x8C8A	0x00000000 ;_initBlock_3+2800
0x8C8E	0x00000000 ;_initBlock_3+2804
0x8C92	0x08040300 ;_initBlock_3+2808
0x8C96	0x07070707 ;_initBlock_3+2812
0x8C9A	0x00000308 ;_initBlock_3+2816
0x8C9E	0x00000000 ;_initBlock_3+2820
0x8CA2	0x00000000 ;_initBlock_3+2824
0x8CA6	0x07070400 ;_initBlock_3+2828
0x8CAA	0x00000207 ;_initBlock_3+2832
0x8CAE	0x00000000 ;_initBlock_3+2836
0x8CB2	0x00000000 ;_initBlock_3+2840
0x8CB6	0x00000000 ;_initBlock_3+2844
0x8CBA	0x03000000 ;_initBlock_3+2848
0x8CBE	0x06070702 ;_initBlock_3+2852
0x8CC2	0x00000005 ;_initBlock_3+2856
0x8CC6	0x00000000 ;_initBlock_3+2860
0x8CCA	0x00000000 ;_initBlock_3+2864
0x8CCE	0x07040000 ;_initBlock_3+2868
0x8CD2	0x00000004 ;_initBlock_3+2872
0x8CD6	0x00000000 ;_initBlock_3+2876
0x8CDA	0x01010204 ;_initBlock_3+2880
0x8CDE	0x00000402 ;_initBlock_3+2884
0x8CE2	0x00000000 ;_initBlock_3+2888
0x8CE6	0x05070200 ;_initBlock_3+2892
0x8CEA	0x00000000 ;_initBlock_3+2896
0x8CEE	0x00000000 ;_initBlock_3+2900
0x8CF2	0x00000000 ;_initBlock_3+2904
0x8CF6	0x03000000 ;_initBlock_3+2908
0x8CFA	0x00000000 ;_initBlock_3+2912
0x8CFE	0x08090500 ;_initBlock_3+2916
0x8D02	0x07070706 ;_initBlock_3+2920
0x8D06	0x09080607 ;_initBlock_3+2924
0x8D0A	0x00000003 ;_initBlock_3+2928
0x8D0E	0x00000000 ;_initBlock_3+2932
0x8D12	0x00000000 ;_initBlock_3+2936
0x8D16	0x00000000 ;_initBlock_3+2940
0x8D1A	0x00000000 ;_initBlock_3+2944
0x8D1E	0x00000000 ;_initBlock_3+2948
0x8D22	0x00000000 ;_initBlock_3+2952
0x8D26	0x07070701 ;_initBlock_3+2956
0x8D2A	0x07070707 ;_initBlock_3+2960
0x8D2E	0x07070707 ;_initBlock_3+2964
0x8D32	0x00000107 ;_initBlock_3+2968
0x8D36	0x00000000 ;_initBlock_3+2972
0x8D3A	0x00000000 ;_initBlock_3+2976
0x8D3E	0x00000000 ;_initBlock_3+2980
0x8D42	0x00000000 ;_initBlock_3+2984
0x8D46	0x00000000 ;_initBlock_3+2988
0x8D4A	0x07000000 ;_initBlock_3+2992
0x8D4E	0x07070707 ;_initBlock_3+2996
0x8D52	0x07070707 ;_initBlock_3+3000
0x8D56	0x07070707 ;_initBlock_3+3004
0x8D5A	0x00080707 ;_initBlock_3+3008
0x8D5E	0x00000000 ;_initBlock_3+3012
0x8D62	0x00000000 ;_initBlock_3+3016
0x8D66	0x00000000 ;_initBlock_3+3020
0x8D6A	0x00000000 ;_initBlock_3+3024
0x8D6E	0x00000000 ;_initBlock_3+3028
0x8D72	0x07020000 ;_initBlock_3+3032
0x8D76	0x07070707 ;_initBlock_3+3036
0x8D7A	0x08080606 ;_initBlock_3+3040
0x8D7E	0x07070606 ;_initBlock_3+3044
0x8D82	0x05070707 ;_initBlock_3+3048
0x8D86	0x00000000 ;_initBlock_3+3052
0x8D8A	0x00000000 ;_initBlock_3+3056
0x8D8E	0x00000000 ;_initBlock_3+3060
0x8D92	0x00000000 ;_initBlock_3+3064
0x8D96	0x00000000 ;_initBlock_3+3068
0x8D9A	0x04000000 ;_initBlock_3+3072
0x8D9E	0x01060707 ;_initBlock_3+3076
0x8DA2	0x00000003 ;_initBlock_3+3080
0x8DA6	0x06010300 ;_initBlock_3+3084
0x8DAA	0x00050707 ;_initBlock_3+3088
0x8DAE	0x00000000 ;_initBlock_3+3092
0x8DB2	0x00000000 ;_initBlock_3+3096
0x8DB6	0x00000000 ;_initBlock_3+3100
0x8DBA	0x00000000 ;_initBlock_3+3104
0x8DBE	0x00000000 ;_initBlock_3+3108
0x8DC2	0x00000000 ;_initBlock_3+3112
0x8DC6	0x00050A02 ;_initBlock_3+3116
0x8DCA	0x00000000 ;_initBlock_3+3120
0x8DCE	0x05000000 ;_initBlock_3+3124
0x8DD2	0x00000408 ;_initBlock_3+3128
0x8DD6	0x00000000 ;_initBlock_3+3132
0x8DDA	0x00000000 ;_initBlock_3+3136
0x8DDE	0x00000000 ;_initBlock_3+3140
0x8DE2	0x00000000 ;_initBlock_3+3144
0x8DE6	0x00000000 ;_initBlock_3+3148
0x8DEA	0x00000000 ;_initBlock_3+3152
0x8DEE	0x00000000 ;_initBlock_3+3156
0x8DF2	0x00000000 ;_initBlock_3+3160
0x8DF6	0x00000000 ;_initBlock_3+3164
0x8DFA	0x00000000 ;_initBlock_3+3168
0x8DFE	0x00000000 ;_initBlock_3+3172
0x8E02	0x00000000 ;_initBlock_3+3176
0x8E06	0x00000000 ;_initBlock_3+3180
0x8E0A	0x00000000 ;_initBlock_3+3184
0x8E0E	0x00000000 ;_initBlock_3+3188
0x8E12	0x00000000 ;_initBlock_3+3192
0x8E16	0x00000000 ;_initBlock_3+3196
0x8E1A	0x04040300 ;_initBlock_3+3200
0x8E1E	0x00000003 ;_initBlock_3+3204
0x8E22	0x00000000 ;_initBlock_3+3208
0x8E26	0x00000000 ;_initBlock_3+3212
0x8E2A	0x00000000 ;_initBlock_3+3216
0x8E2E	0x00000000 ;_initBlock_3+3220
0x8E32	0x00000000 ;_initBlock_3+3224
0x8E36	0x00000000 ;_initBlock_3+3228
0x8E3A	0x00000000 ;_initBlock_3+3232
0x8E3E	0x00000000 ;_initBlock_3+3236
0x8E42	0x07070802 ;_initBlock_3+3240
0x8E46	0x00000208 ;_initBlock_3+3244
0x8E4A	0x00000000 ;_initBlock_3+3248
0x8E4E	0x00000000 ;_initBlock_3+3252
0x8E52	0x00000000 ;_initBlock_3+3256
0x8E56	0x00000000 ;_initBlock_3+3260
0x8E5A	0x00000000 ;_initBlock_3+3264
0x8E5E	0x00000000 ;_initBlock_3+3268
0x8E62	0x00000000 ;_initBlock_3+3272
0x8E66	0x00000000 ;_initBlock_3+3276
0x8E6A	0x07070701 ;_initBlock_3+3280
0x8E6E	0x00000207 ;_initBlock_3+3284
0x8E72	0x00000000 ;_initBlock_3+3288
0x8E76	0x00000000 ;_initBlock_3+3292
0x8E7A	0x00000000 ;_initBlock_3+3296
0x8E7E	0x00000000 ;_initBlock_3+3300
0x8E82	0x00000000 ;_initBlock_3+3304
0x8E86	0x00000000 ;_initBlock_3+3308
0x8E8A	0x00000000 ;_initBlock_3+3312
0x8E8E	0x00000000 ;_initBlock_3+3316
0x8E92	0x07070100 ;_initBlock_3+3320
0x8E96	0x00000004 ;_initBlock_3+3324
0x8E9A	0x00000000 ;_initBlock_3+3328
0x8E9E	0x00000000 ;_initBlock_3+3332
0x8EA2	0x00000000 ;_initBlock_3+3336
0x8EA6	0x00000000 ;_initBlock_3+3340
0x8EAA	0x00000000 ;_initBlock_3+3344
0x8EAE	0x00000000 ;_initBlock_3+3348
0x8EB2	0x00000000 ;_initBlock_3+3352
0x8EB6	0x00000000 ;_initBlock_3+3356
0x8EBA	0x02010000 ;_initBlock_3+3360
0x8EBE	0x00000000 ;_initBlock_3+3364
0x8EC2	0x00000000 ;_initBlock_3+3368
0x8EC6	0x00000000 ;_initBlock_3+3372
0x8ECA	0x00000000 ;_initBlock_3+3376
0x8ECE	0x00000000 ;_initBlock_3+3380 : signal_hi_bmp at 0x8ED1
0x8ED2	0x28001D08 ;_initBlock_3+3384
0x8ED6	0x00FFFF00 ;_initBlock_3+3388
0x8EDA	0x08FFDE00 ;_initBlock_3+3392
0x8EDE	0x10630821 ;_initBlock_3+3396
0x8EE2	0x18631084 ;_initBlock_3+3400
0x8EE6	0xF84208C6 ;_initBlock_3+3404
0x8EEA	0x00A514C6 ;_initBlock_3+3408
0x8EEE	0x00000000 ;_initBlock_3+3412
0x8EF2	0x00000000 ;_initBlock_3+3416
0x8EF6	0x00000000 ;_initBlock_3+3420
0x8EFA	0x00000000 ;_initBlock_3+3424
0x8EFE	0x00000000 ;_initBlock_3+3428
0x8F02	0x00000000 ;_initBlock_3+3432
0x8F06	0x00000000 ;_initBlock_3+3436
0x8F0A	0x00000000 ;_initBlock_3+3440
0x8F0E	0x00000000 ;_initBlock_3+3444
0x8F12	0x00000000 ;_initBlock_3+3448
0x8F16	0x00000000 ;_initBlock_3+3452
0x8F1A	0x00000000 ;_initBlock_3+3456
0x8F1E	0x00000000 ;_initBlock_3+3460
0x8F22	0x00000000 ;_initBlock_3+3464
0x8F26	0x00000000 ;_initBlock_3+3468
0x8F2A	0x00000000 ;_initBlock_3+3472
0x8F2E	0x00000000 ;_initBlock_3+3476
0x8F32	0x00000000 ;_initBlock_3+3480
0x8F36	0x00000000 ;_initBlock_3+3484
0x8F3A	0x00000000 ;_initBlock_3+3488
0x8F3E	0x00000000 ;_initBlock_3+3492
0x8F42	0x00000000 ;_initBlock_3+3496
0x8F46	0x00000000 ;_initBlock_3+3500
0x8F4A	0x00000000 ;_initBlock_3+3504
0x8F4E	0x00000000 ;_initBlock_3+3508
0x8F52	0x00000000 ;_initBlock_3+3512
0x8F56	0x00000000 ;_initBlock_3+3516
0x8F5A	0x00000000 ;_initBlock_3+3520
0x8F5E	0x00000000 ;_initBlock_3+3524
0x8F62	0x00000000 ;_initBlock_3+3528
0x8F66	0x00000000 ;_initBlock_3+3532
0x8F6A	0x00000000 ;_initBlock_3+3536
0x8F6E	0x00000000 ;_initBlock_3+3540
0x8F72	0x00000000 ;_initBlock_3+3544
0x8F76	0x00000000 ;_initBlock_3+3548
0x8F7A	0x00000000 ;_initBlock_3+3552
0x8F7E	0x00000000 ;_initBlock_3+3556
0x8F82	0x00000000 ;_initBlock_3+3560
0x8F86	0x00000000 ;_initBlock_3+3564
0x8F8A	0x00000000 ;_initBlock_3+3568
0x8F8E	0x00000000 ;_initBlock_3+3572
0x8F92	0x00000000 ;_initBlock_3+3576
0x8F96	0x00000000 ;_initBlock_3+3580
0x8F9A	0x00000000 ;_initBlock_3+3584
0x8F9E	0x00000000 ;_initBlock_3+3588
0x8FA2	0x00000000 ;_initBlock_3+3592
0x8FA6	0x00000000 ;_initBlock_3+3596
0x8FAA	0x00000000 ;_initBlock_3+3600
0x8FAE	0x00000000 ;_initBlock_3+3604
0x8FB2	0x00000000 ;_initBlock_3+3608
0x8FB6	0x00000000 ;_initBlock_3+3612
0x8FBA	0x00000000 ;_initBlock_3+3616
0x8FBE	0x00000000 ;_initBlock_3+3620
0x8FC2	0x00000000 ;_initBlock_3+3624
0x8FC6	0x00000000 ;_initBlock_3+3628
0x8FCA	0x00000000 ;_initBlock_3+3632
0x8FCE	0x00000000 ;_initBlock_3+3636
0x8FD2	0x00000000 ;_initBlock_3+3640
0x8FD6	0x00000000 ;_initBlock_3+3644
0x8FDA	0x00000000 ;_initBlock_3+3648
0x8FDE	0x00000000 ;_initBlock_3+3652
0x8FE2	0x00000000 ;_initBlock_3+3656
0x8FE6	0x00000000 ;_initBlock_3+3660
0x8FEA	0x00000000 ;_initBlock_3+3664
0x8FEE	0x00000000 ;_initBlock_3+3668
0x8FF2	0x00000000 ;_initBlock_3+3672
0x8FF6	0x00000000 ;_initBlock_3+3676
0x8FFA	0x00000000 ;_initBlock_3+3680
0x8FFE	0x00000000 ;_initBlock_3+3684
0x9002	0x00000000 ;_initBlock_3+3688
0x9006	0x00000000 ;_initBlock_3+3692
0x900A	0x00000000 ;_initBlock_3+3696
0x900E	0x00000000 ;_initBlock_3+3700
0x9012	0x00000000 ;_initBlock_3+3704
0x9016	0x00000000 ;_initBlock_3+3708
0x901A	0x00000000 ;_initBlock_3+3712
0x901E	0x00000000 ;_initBlock_3+3716
0x9022	0x00000000 ;_initBlock_3+3720
0x9026	0x00000000 ;_initBlock_3+3724
0x902A	0x00000000 ;_initBlock_3+3728
0x902E	0x00000000 ;_initBlock_3+3732
0x9032	0x00000000 ;_initBlock_3+3736
0x9036	0x00000000 ;_initBlock_3+3740
0x903A	0x00000000 ;_initBlock_3+3744
0x903E	0x00000000 ;_initBlock_3+3748
0x9042	0x00000000 ;_initBlock_3+3752
0x9046	0x00000000 ;_initBlock_3+3756
0x904A	0x00000000 ;_initBlock_3+3760
0x904E	0x00000000 ;_initBlock_3+3764
0x9052	0x00000000 ;_initBlock_3+3768
0x9056	0x00000000 ;_initBlock_3+3772
0x905A	0x00000000 ;_initBlock_3+3776
0x905E	0x00000000 ;_initBlock_3+3780
0x9062	0x00000000 ;_initBlock_3+3784
0x9066	0x00000000 ;_initBlock_3+3788
0x906A	0x00000000 ;_initBlock_3+3792
0x906E	0x00000000 ;_initBlock_3+3796
0x9072	0x00000000 ;_initBlock_3+3800
0x9076	0x00000000 ;_initBlock_3+3804
0x907A	0x00000000 ;_initBlock_3+3808
0x907E	0x00000000 ;_initBlock_3+3812
0x9082	0x00000000 ;_initBlock_3+3816
0x9086	0x00000000 ;_initBlock_3+3820
0x908A	0x00000000 ;_initBlock_3+3824
0x908E	0x00000000 ;_initBlock_3+3828
0x9092	0x00000000 ;_initBlock_3+3832
0x9096	0x00000000 ;_initBlock_3+3836
0x909A	0x00000000 ;_initBlock_3+3840
0x909E	0x00000000 ;_initBlock_3+3844
0x90A2	0x00000000 ;_initBlock_3+3848
0x90A6	0x00000000 ;_initBlock_3+3852
0x90AA	0x00000000 ;_initBlock_3+3856
0x90AE	0x00000000 ;_initBlock_3+3860
0x90B2	0x00000000 ;_initBlock_3+3864
0x90B6	0x00000000 ;_initBlock_3+3868
0x90BA	0x00000000 ;_initBlock_3+3872
0x90BE	0x00000000 ;_initBlock_3+3876
0x90C2	0x00000000 ;_initBlock_3+3880
0x90C6	0x00000000 ;_initBlock_3+3884
0x90CA	0x00000000 ;_initBlock_3+3888
0x90CE	0x00000000 ;_initBlock_3+3892
0x90D2	0x00000000 ;_initBlock_3+3896
0x90D6	0x00000000 ;_initBlock_3+3900
0x90DA	0x00000000 ;_initBlock_3+3904
0x90DE	0x00000000 ;_initBlock_3+3908
0x90E2	0x07000000 ;_initBlock_3+3912
0x90E6	0x03080405 ;_initBlock_3+3916
0x90EA	0x08030101 ;_initBlock_3+3920
0x90EE	0x00070A06 ;_initBlock_3+3924
0x90F2	0x00000000 ;_initBlock_3+3928
0x90F6	0x00000000 ;_initBlock_3+3932
0x90FA	0x00000000 ;_initBlock_3+3936
0x90FE	0x00000000 ;_initBlock_3+3940
0x9102	0x00000000 ;_initBlock_3+3944
0x9106	0x09000000 ;_initBlock_3+3948
0x910A	0x01010104 ;_initBlock_3+3952
0x910E	0x01010101 ;_initBlock_3+3956
0x9112	0x01010101 ;_initBlock_3+3960
0x9116	0x01010101 ;_initBlock_3+3964
0x911A	0x00000501 ;_initBlock_3+3968
0x911E	0x00000000 ;_initBlock_3+3972
0x9122	0x00000000 ;_initBlock_3+3976
0x9126	0x00000000 ;_initBlock_3+3980
0x912A	0x00000000 ;_initBlock_3+3984
0x912E	0x01010A00 ;_initBlock_3+3988
0x9132	0x01010101 ;_initBlock_3+3992
0x9136	0x01010101 ;_initBlock_3+3996
0x913A	0x01010101 ;_initBlock_3+4000
0x913E	0x01010101 ;_initBlock_3+4004
0x9142	0x08010101 ;_initBlock_3+4008
0x9146	0x00000007 ;_initBlock_3+4012
0x914A	0x00000000 ;_initBlock_3+4016
0x914E	0x00000000 ;_initBlock_3+4020
0x9152	0x0A020000 ;_initBlock_3+4024
0x9156	0x01010101 ;_initBlock_3+4028
0x915A	0x01010101 ;_initBlock_3+4032
0x915E	0x01010101 ;_initBlock_3+4036
0x9162	0x01010303 ;_initBlock_3+4040
0x9166	0x01010101 ;_initBlock_3+4044
0x916A	0x01010101 ;_initBlock_3+4048
0x916E	0x02070801 ;_initBlock_3+4052
0x9172	0x00000000 ;_initBlock_3+4056
0x9176	0x00000000 ;_initBlock_3+4060
0x917A	0x01040700 ;_initBlock_3+4064
0x917E	0x01010101 ;_initBlock_3+4068
0x9182	0x06030101 ;_initBlock_3+4072
0x9186	0x07070A0A ;_initBlock_3+4076
0x918A	0x07070707 ;_initBlock_3+4080
0x918E	0x03060A0A ;_initBlock_3+4084
0x9192	0x01010101 ;_initBlock_3+4088
0x9196	0x05010101 ;_initBlock_3+4092
0x919A	0x00000009 ;_initBlock_3+4096
0x919E	0x00000000 ;_initBlock_3+4100
0x91A2	0x01010105 ;_initBlock_3+4104
0x91A6	0x01010101 ;_initBlock_3+4108
0x91AA	0x02090705 ;_initBlock_3+4112
0x91AE	0x00000000 ;_initBlock_3+4116
0x91B2	0x00000000 ;_initBlock_3+4120
0x91B6	0x09020000 ;_initBlock_3+4124
0x91BA	0x01010607 ;_initBlock_3+4128
0x91BE	0x01010101 ;_initBlock_3+4132
0x91C2	0x00000A03 ;_initBlock_3+4136
0x91C6	0x04020000 ;_initBlock_3+4140
0x91CA	0x01010101 ;_initBlock_3+4144
0x91CE	0x020A0101 ;_initBlock_3+4148
0x91D2	0x00000002 ;_initBlock_3+4152
0x91D6	0x00000000 ;_initBlock_3+4156
0x91DA	0x00000000 ;_initBlock_3+4160
0x91DE	0x00000000 ;_initBlock_3+4164
0x91E2	0x05020200 ;_initBlock_3+4168
0x91E6	0x01010101 ;_initBlock_3+4172
0x91EA	0x00060101 ;_initBlock_3+4176
0x91EE	0x01030000 ;_initBlock_3+4180
0x91F2	0x01010101 ;_initBlock_3+4184
0x91F6	0x00000006 ;_initBlock_3+4188
0x91FA	0x00000000 ;_initBlock_3+4192
0x91FE	0x00000000 ;_initBlock_3+4196
0x9202	0x00000000 ;_initBlock_3+4200
0x9206	0x00000000 ;_initBlock_3+4204
0x920A	0x00000000 ;_initBlock_3+4208
0x920E	0x01010802 ;_initBlock_3+4212
0x9212	0x08010101 ;_initBlock_3+4216
0x9216	0x01010102 ;_initBlock_3+4220
0x921A	0x09010101 ;_initBlock_3+4224
0x921E	0x00000000 ;_initBlock_3+4228
0x9222	0x00000000 ;_initBlock_3+4232
0x9226	0x04060A09 ;_initBlock_3+4236
0x922A	0x05040808 ;_initBlock_3+4240
0x922E	0x0000020A ;_initBlock_3+4244
0x9232	0x00000000 ;_initBlock_3+4248
0x9236	0x01070000 ;_initBlock_3+4252
0x923A	0x01010101 ;_initBlock_3+4256
0x923E	0x01010201 ;_initBlock_3+4260
0x9242	0x00000801 ;_initBlock_3+4264
0x9246	0x00000000 ;_initBlock_3+4268
0x924A	0x01080900 ;_initBlock_3+4272
0x924E	0x01010101 ;_initBlock_3+4276
0x9252	0x01010101 ;_initBlock_3+4280
0x9256	0x06010101 ;_initBlock_3+4284
0x925A	0x00000002 ;_initBlock_3+4288
0x925E	0x02000000 ;_initBlock_3+4292
0x9262	0x01010101 ;_initBlock_3+4296
0x9266	0x01020000 ;_initBlock_3+4300
0x926A	0x00000006 ;_initBlock_3+4304
0x926E	0x09000000 ;_initBlock_3+4308
0x9272	0x01010101 ;_initBlock_3+4312
0x9276	0x01010101 ;_initBlock_3+4316
0x927A	0x01010101 ;_initBlock_3+4320
0x927E	0x01010101 ;_initBlock_3+4324
0x9282	0x00000301 ;_initBlock_3+4328
0x9286	0x00000000 ;_initBlock_3+4332
0x928A	0x00010802 ;_initBlock_3+4336
0x928E	0x02000000 ;_initBlock_3+4340
0x9292	0x00000002 ;_initBlock_3+4344
0x9296	0x01080000 ;_initBlock_3+4348
0x929A	0x01010101 ;_initBlock_3+4352
0x929E	0x01010101 ;_initBlock_3+4356
0x92A2	0x01010101 ;_initBlock_3+4360
0x92A6	0x01010101 ;_initBlock_3+4364
0x92AA	0x05010101 ;_initBlock_3+4368
0x92AE	0x00000000 ;_initBlock_3+4372
0x92B2	0x00000200 ;_initBlock_3+4376
0x92B6	0x00000000 ;_initBlock_3+4380
0x92BA	0x00000000 ;_initBlock_3+4384
0x92BE	0x01010107 ;_initBlock_3+4388
0x92C2	0x01010101 ;_initBlock_3+4392
0x92C6	0x05050408 ;_initBlock_3+4396
0x92CA	0x0505050A ;_initBlock_3+4400
0x92CE	0x01010804 ;_initBlock_3+4404
0x92D2	0x01010101 ;_initBlock_3+4408
0x92D6	0x00000203 ;_initBlock_3+4412
0x92DA	0x00000000 ;_initBlock_3+4416
0x92DE	0x00000000 ;_initBlock_3+4420
0x92E2	0x0A020000 ;_initBlock_3+4424
0x92E6	0x01010101 ;_initBlock_3+4428
0x92EA	0x0A050101 ;_initBlock_3+4432
0x92EE	0x00000009 ;_initBlock_3+4436
0x92F2	0x00000000 ;_initBlock_3+4440
0x92F6	0x040A0700 ;_initBlock_3+4444
0x92FA	0x01010101 ;_initBlock_3+4448
0x92FE	0x00070101 ;_initBlock_3+4452
0x9302	0x00000000 ;_initBlock_3+4456
0x9306	0x00000000 ;_initBlock_3+4460
0x930A	0x01090000 ;_initBlock_3+4464
0x930E	0x01010101 ;_initBlock_3+4468
0x9312	0x00000706 ;_initBlock_3+4472
0x9316	0x00000000 ;_initBlock_3+4476
0x931A	0x00000000 ;_initBlock_3+4480
0x931E	0x02000000 ;_initBlock_3+4484
0x9322	0x01010807 ;_initBlock_3+4488
0x9326	0x02080101 ;_initBlock_3+4492
0x932A	0x00000000 ;_initBlock_3+4496
0x932E	0x00000000 ;_initBlock_3+4500
0x9332	0x07000000 ;_initBlock_3+4504
0x9336	0x07010101 ;_initBlock_3+4508
0x933A	0x00000000 ;_initBlock_3+4512
0x933E	0x00000000 ;_initBlock_3+4516
0x9342	0x00000000 ;_initBlock_3+4520
0x9346	0x00000000 ;_initBlock_3+4524
0x934A	0x01050200 ;_initBlock_3+4528
0x934E	0x00090301 ;_initBlock_3+4532
0x9352	0x00000000 ;_initBlock_3+4536
0x9356	0x00000000 ;_initBlock_3+4540
0x935A	0x00000000 ;_initBlock_3+4544
0x935E	0x00090107 ;_initBlock_3+4548
0x9362	0x00000000 ;_initBlock_3+4552
0x9366	0x0A070000 ;_initBlock_3+4556
0x936A	0x070A0505 ;_initBlock_3+4560
0x936E	0x00000000 ;_initBlock_3+4564
0x9372	0x0A000000 ;_initBlock_3+4568
0x9376	0x00000201 ;_initBlock_3+4572
0x937A	0x00000000 ;_initBlock_3+4576
0x937E	0x00000000 ;_initBlock_3+4580
0x9382	0x00000000 ;_initBlock_3+4584
0x9386	0x00000200 ;_initBlock_3+4588
0x938A	0x09000000 ;_initBlock_3+4592
0x938E	0x01030804 ;_initBlock_3+4596
0x9392	0x03010101 ;_initBlock_3+4600
0x9396	0x00020508 ;_initBlock_3+4604
0x939A	0x00000000 ;_initBlock_3+4608
0x939E	0x00000002 ;_initBlock_3+4612
0x93A2	0x00000000 ;_initBlock_3+4616
0x93A6	0x00000000 ;_initBlock_3+4620
0x93AA	0x00000000 ;_initBlock_3+4624
0x93AE	0x00000000 ;_initBlock_3+4628
0x93B2	0x01050000 ;_initBlock_3+4632
0x93B6	0x01010101 ;_initBlock_3+4636
0x93BA	0x01010101 ;_initBlock_3+4640
0x93BE	0x0A010101 ;_initBlock_3+4644
0x93C2	0x00000000 ;_initBlock_3+4648
0x93C6	0x00000000 ;_initBlock_3+4652
0x93CA	0x00000000 ;_initBlock_3+4656
0x93CE	0x00000000 ;_initBlock_3+4660
0x93D2	0x00000000 ;_initBlock_3+4664
0x93D6	0x00000000 ;_initBlock_3+4668
0x93DA	0x01010100 ;_initBlock_3+4672
0x93DE	0x01010101 ;_initBlock_3+4676
0x93E2	0x01010101 ;_initBlock_3+4680
0x93E6	0x01010101 ;_initBlock_3+4684
0x93EA	0x00000008 ;_initBlock_3+4688
0x93EE	0x00000000 ;_initBlock_3+4692
0x93F2	0x00000000 ;_initBlock_3+4696
0x93F6	0x00000000 ;_initBlock_3+4700
0x93FA	0x00000000 ;_initBlock_3+4704
0x93FE	0x00000000 ;_initBlock_3+4708
0x9402	0x0101010A ;_initBlock_3+4712
0x9406	0x08030101 ;_initBlock_3+4716
0x940A	0x03080808 ;_initBlock_3+4720
0x940E	0x01010101 ;_initBlock_3+4724
0x9412	0x00000901 ;_initBlock_3+4728
0x9416	0x00000000 ;_initBlock_3+4732
0x941A	0x00000000 ;_initBlock_3+4736
0x941E	0x00000000 ;_initBlock_3+4740
0x9422	0x00000000 ;_initBlock_3+4744
0x9426	0x00000000 ;_initBlock_3+4748
0x942A	0x01010A00 ;_initBlock_3+4752
0x942E	0x00020503 ;_initBlock_3+4756
0x9432	0x02000000 ;_initBlock_3+4760
0x9436	0x01010305 ;_initBlock_3+4764
0x943A	0x00000009 ;_initBlock_3+4768
0x943E	0x00000000 ;_initBlock_3+4772
0x9442	0x00000000 ;_initBlock_3+4776
0x9446	0x00000000 ;_initBlock_3+4780
0x944A	0x00000000 ;_initBlock_3+4784
0x944E	0x00000000 ;_initBlock_3+4788
0x9452	0x040A0000 ;_initBlock_3+4792
0x9456	0x00000002 ;_initBlock_3+4796
0x945A	0x00000000 ;_initBlock_3+4800
0x945E	0x07080700 ;_initBlock_3+4804
0x9462	0x00000000 ;_initBlock_3+4808
0x9466	0x00000000 ;_initBlock_3+4812
0x946A	0x00000000 ;_initBlock_3+4816
0x946E	0x00000000 ;_initBlock_3+4820
0x9472	0x00000000 ;_initBlock_3+4824
0x9476	0x00000000 ;_initBlock_3+4828
0x947A	0x00000000 ;_initBlock_3+4832
0x947E	0x00000000 ;_initBlock_3+4836
0x9482	0x00000000 ;_initBlock_3+4840
0x9486	0x00000000 ;_initBlock_3+4844
0x948A	0x00000000 ;_initBlock_3+4848
0x948E	0x00000000 ;_initBlock_3+4852
0x9492	0x00000000 ;_initBlock_3+4856
0x9496	0x00000000 ;_initBlock_3+4860
0x949A	0x00000000 ;_initBlock_3+4864
0x949E	0x00000000 ;_initBlock_3+4868
0x94A2	0x00000000 ;_initBlock_3+4872
0x94A6	0x02000000 ;_initBlock_3+4876
0x94AA	0x00020707 ;_initBlock_3+4880
0x94AE	0x00000000 ;_initBlock_3+4884
0x94B2	0x00000000 ;_initBlock_3+4888
0x94B6	0x00000000 ;_initBlock_3+4892
0x94BA	0x00000000 ;_initBlock_3+4896
0x94BE	0x00000000 ;_initBlock_3+4900
0x94C2	0x00000000 ;_initBlock_3+4904
0x94C6	0x00000000 ;_initBlock_3+4908
0x94CA	0x00000000 ;_initBlock_3+4912
0x94CE	0x080A0000 ;_initBlock_3+4916
0x94D2	0x0A040101 ;_initBlock_3+4920
0x94D6	0x00000000 ;_initBlock_3+4924
0x94DA	0x00000000 ;_initBlock_3+4928
0x94DE	0x00000000 ;_initBlock_3+4932
0x94E2	0x00000000 ;_initBlock_3+4936
0x94E6	0x00000000 ;_initBlock_3+4940
0x94EA	0x00000000 ;_initBlock_3+4944
0x94EE	0x00000000 ;_initBlock_3+4948
0x94F2	0x00000000 ;_initBlock_3+4952
0x94F6	0x01050000 ;_initBlock_3+4956
0x94FA	0x07010101 ;_initBlock_3+4960
0x94FE	0x00000000 ;_initBlock_3+4964
0x9502	0x00000000 ;_initBlock_3+4968
0x9506	0x00000000 ;_initBlock_3+4972
0x950A	0x00000000 ;_initBlock_3+4976
0x950E	0x00000000 ;_initBlock_3+4980
0x9512	0x00000000 ;_initBlock_3+4984
0x9516	0x00000000 ;_initBlock_3+4988
0x951A	0x00000000 ;_initBlock_3+4992
0x951E	0x05000000 ;_initBlock_3+4996
0x9522	0x00070101 ;_initBlock_3+5000
0x9526	0x00000000 ;_initBlock_3+5004
0x952A	0x00000000 ;_initBlock_3+5008
0x952E	0x00000000 ;_initBlock_3+5012
0x9532	0x00000000 ;_initBlock_3+5016
0x9536	0x00000000 ;_initBlock_3+5020
0x953A	0x00000000 ;_initBlock_3+5024
0x953E	0x00000000 ;_initBlock_3+5028
0x9542	0x00000000 ;_initBlock_3+5032
0x9546	0x00000000 ;_initBlock_3+5036
0x954A	0x00000706 ;_initBlock_3+5040
0x954E	0x00000000 ;_initBlock_3+5044
0x9552	0x00000000 ;_initBlock_3+5048
0x9556	0x00000000 ;_initBlock_3+5052
0x955A	0x00000000 ;_initBlock_3+5056
0x955E	0x1D080000 ;_initBlock_3+5060 : signal_lo_m_bmp at 0x955F
0x9562	0xFF002800 ;_initBlock_3+5064
0x9566	0x148410FF ;_initBlock_3+5068
0x956A	0xF8C618A5 ;_initBlock_3+5072
0x956E	0x10FFDEC6 ;_initBlock_3+5076
0x9572	0x00210863 ;_initBlock_3+5080
0x9576	0x08630800 ;_initBlock_3+5084
0x957A	0x00000042 ;_initBlock_3+5088
0x957E	0x00000000 ;_initBlock_3+5092
0x9582	0x00000000 ;_initBlock_3+5096
0x9586	0x00000000 ;_initBlock_3+5100
0x958A	0x00000000 ;_initBlock_3+5104
0x958E	0x00000000 ;_initBlock_3+5108
0x9592	0x00000000 ;_initBlock_3+5112
0x9596	0x00000000 ;_initBlock_3+5116
0x959A	0x00000000 ;_initBlock_3+5120
0x959E	0x00000000 ;_initBlock_3+5124
0x95A2	0x00000000 ;_initBlock_3+5128
0x95A6	0x00000000 ;_initBlock_3+5132
0x95AA	0x00000000 ;_initBlock_3+5136
0x95AE	0x00000000 ;_initBlock_3+5140
0x95B2	0x00000000 ;_initBlock_3+5144
0x95B6	0x00000000 ;_initBlock_3+5148
0x95BA	0x00000000 ;_initBlock_3+5152
0x95BE	0x00000000 ;_initBlock_3+5156
0x95C2	0x00000000 ;_initBlock_3+5160
0x95C6	0x00000000 ;_initBlock_3+5164
0x95CA	0x00000000 ;_initBlock_3+5168
0x95CE	0x00000000 ;_initBlock_3+5172
0x95D2	0x00000000 ;_initBlock_3+5176
0x95D6	0x00000000 ;_initBlock_3+5180
0x95DA	0x00000000 ;_initBlock_3+5184
0x95DE	0x00000000 ;_initBlock_3+5188
0x95E2	0x00000000 ;_initBlock_3+5192
0x95E6	0x00000000 ;_initBlock_3+5196
0x95EA	0x00000000 ;_initBlock_3+5200
0x95EE	0x00000000 ;_initBlock_3+5204
0x95F2	0x00000000 ;_initBlock_3+5208
0x95F6	0x00000000 ;_initBlock_3+5212
0x95FA	0x00000000 ;_initBlock_3+5216
0x95FE	0x00000000 ;_initBlock_3+5220
0x9602	0x00000000 ;_initBlock_3+5224
0x9606	0x00000000 ;_initBlock_3+5228
0x960A	0x00000000 ;_initBlock_3+5232
0x960E	0x00000000 ;_initBlock_3+5236
0x9612	0x00000000 ;_initBlock_3+5240
0x9616	0x00000000 ;_initBlock_3+5244
0x961A	0x00000000 ;_initBlock_3+5248
0x961E	0x00000000 ;_initBlock_3+5252
0x9622	0x00000000 ;_initBlock_3+5256
0x9626	0x00000000 ;_initBlock_3+5260
0x962A	0x00000000 ;_initBlock_3+5264
0x962E	0x00000000 ;_initBlock_3+5268
0x9632	0x00000000 ;_initBlock_3+5272
0x9636	0x00000000 ;_initBlock_3+5276
0x963A	0x00000000 ;_initBlock_3+5280
0x963E	0x00000000 ;_initBlock_3+5284
0x9642	0x00000000 ;_initBlock_3+5288
0x9646	0x00000000 ;_initBlock_3+5292
0x964A	0x00000000 ;_initBlock_3+5296
0x964E	0x00000000 ;_initBlock_3+5300
0x9652	0x00000000 ;_initBlock_3+5304
0x9656	0x00000000 ;_initBlock_3+5308
0x965A	0x00000000 ;_initBlock_3+5312
0x965E	0x00000000 ;_initBlock_3+5316
0x9662	0x00000000 ;_initBlock_3+5320
0x9666	0x00000000 ;_initBlock_3+5324
0x966A	0x00000000 ;_initBlock_3+5328
0x966E	0x00000000 ;_initBlock_3+5332
0x9672	0x00000000 ;_initBlock_3+5336
0x9676	0x00000000 ;_initBlock_3+5340
0x967A	0x00000000 ;_initBlock_3+5344
0x967E	0x00000000 ;_initBlock_3+5348
0x9682	0x00000000 ;_initBlock_3+5352
0x9686	0x00000000 ;_initBlock_3+5356
0x968A	0x00000000 ;_initBlock_3+5360
0x968E	0x00000000 ;_initBlock_3+5364
0x9692	0x00000000 ;_initBlock_3+5368
0x9696	0x00000000 ;_initBlock_3+5372
0x969A	0x00000000 ;_initBlock_3+5376
0x969E	0x00000000 ;_initBlock_3+5380
0x96A2	0x00000000 ;_initBlock_3+5384
0x96A6	0x00000000 ;_initBlock_3+5388
0x96AA	0x00000000 ;_initBlock_3+5392
0x96AE	0x00000000 ;_initBlock_3+5396
0x96B2	0x00000000 ;_initBlock_3+5400
0x96B6	0x00000000 ;_initBlock_3+5404
0x96BA	0x00000000 ;_initBlock_3+5408
0x96BE	0x00000000 ;_initBlock_3+5412
0x96C2	0x00000000 ;_initBlock_3+5416
0x96C6	0x00000000 ;_initBlock_3+5420
0x96CA	0x00000000 ;_initBlock_3+5424
0x96CE	0x00000000 ;_initBlock_3+5428
0x96D2	0x00000000 ;_initBlock_3+5432
0x96D6	0x00000000 ;_initBlock_3+5436
0x96DA	0x00000000 ;_initBlock_3+5440
0x96DE	0x00000000 ;_initBlock_3+5444
0x96E2	0x00000000 ;_initBlock_3+5448
0x96E6	0x00000000 ;_initBlock_3+5452
0x96EA	0x00000000 ;_initBlock_3+5456
0x96EE	0x00000000 ;_initBlock_3+5460
0x96F2	0x00000000 ;_initBlock_3+5464
0x96F6	0x00000000 ;_initBlock_3+5468
0x96FA	0x00000000 ;_initBlock_3+5472
0x96FE	0x00000000 ;_initBlock_3+5476
0x9702	0x00000000 ;_initBlock_3+5480
0x9706	0x00000000 ;_initBlock_3+5484
0x970A	0x00000000 ;_initBlock_3+5488
0x970E	0x00000000 ;_initBlock_3+5492
0x9712	0x00000000 ;_initBlock_3+5496
0x9716	0x00000000 ;_initBlock_3+5500
0x971A	0x00000000 ;_initBlock_3+5504
0x971E	0x00000000 ;_initBlock_3+5508
0x9722	0x00000000 ;_initBlock_3+5512
0x9726	0x00000000 ;_initBlock_3+5516
0x972A	0x00000000 ;_initBlock_3+5520
0x972E	0x00000000 ;_initBlock_3+5524
0x9732	0x00000000 ;_initBlock_3+5528
0x9736	0x00000000 ;_initBlock_3+5532
0x973A	0x00000000 ;_initBlock_3+5536
0x973E	0x00000000 ;_initBlock_3+5540
0x9742	0x00000000 ;_initBlock_3+5544
0x9746	0x00000000 ;_initBlock_3+5548
0x974A	0x00000000 ;_initBlock_3+5552
0x974E	0x00000000 ;_initBlock_3+5556
0x9752	0x00000000 ;_initBlock_3+5560
0x9756	0x00000000 ;_initBlock_3+5564
0x975A	0x00000000 ;_initBlock_3+5568
0x975E	0x00000000 ;_initBlock_3+5572
0x9762	0x00000000 ;_initBlock_3+5576
0x9766	0x00000000 ;_initBlock_3+5580
0x976A	0x00000000 ;_initBlock_3+5584
0x976E	0x00000000 ;_initBlock_3+5588
0x9772	0x03030500 ;_initBlock_3+5592
0x9776	0x02020202 ;_initBlock_3+5596
0x977A	0x03030202 ;_initBlock_3+5600
0x977E	0x00000005 ;_initBlock_3+5604
0x9782	0x00000000 ;_initBlock_3+5608
0x9786	0x00000000 ;_initBlock_3+5612
0x978A	0x00000000 ;_initBlock_3+5616
0x978E	0x00000000 ;_initBlock_3+5620
0x9792	0x00000000 ;_initBlock_3+5624
0x9796	0x01030500 ;_initBlock_3+5628
0x979A	0x01010101 ;_initBlock_3+5632
0x979E	0x01010101 ;_initBlock_3+5636
0x97A2	0x01010101 ;_initBlock_3+5640
0x97A6	0x03010101 ;_initBlock_3+5644
0x97AA	0x00000005 ;_initBlock_3+5648
0x97AE	0x00000000 ;_initBlock_3+5652
0x97B2	0x00000000 ;_initBlock_3+5656
0x97B6	0x00000000 ;_initBlock_3+5660
0x97BA	0x04000000 ;_initBlock_3+5664
0x97BE	0x01010602 ;_initBlock_3+5668
0x97C2	0x01010102 ;_initBlock_3+5672
0x97C6	0x01010101 ;_initBlock_3+5676
0x97CA	0x01010101 ;_initBlock_3+5680
0x97CE	0x01010101 ;_initBlock_3+5684
0x97D2	0x00040206 ;_initBlock_3+5688
0x97D6	0x00000000 ;_initBlock_3+5692
0x97DA	0x00000000 ;_initBlock_3+5696
0x97DE	0x00000000 ;_initBlock_3+5700
0x97E2	0x01020405 ;_initBlock_3+5704
0x97E6	0x01010101 ;_initBlock_3+5708
0x97EA	0x01010101 ;_initBlock_3+5712
0x97EE	0x02020101 ;_initBlock_3+5716
0x97F2	0x01010101 ;_initBlock_3+5720
0x97F6	0x01010101 ;_initBlock_3+5724
0x97FA	0x02010101 ;_initBlock_3+5728
0x97FE	0x00000504 ;_initBlock_3+5732
0x9802	0x00000000 ;_initBlock_3+5736
0x9806	0x04000000 ;_initBlock_3+5740
0x980A	0x01010102 ;_initBlock_3+5744
0x980E	0x01010101 ;_initBlock_3+5748
0x9812	0x03030302 ;_initBlock_3+5752
0x9816	0x04040404 ;_initBlock_3+5756
0x981A	0x03030404 ;_initBlock_3+5760
0x981E	0x01010203 ;_initBlock_3+5764
0x9822	0x01010101 ;_initBlock_3+5768
0x9826	0x00040201 ;_initBlock_3+5772
0x982A	0x00000000 ;_initBlock_3+5776
0x982E	0x02030000 ;_initBlock_3+5780
0x9832	0x01010101 ;_initBlock_3+5784
0x9836	0x04030101 ;_initBlock_3+5788
0x983A	0x00000505 ;_initBlock_3+5792
0x983E	0x00000000 ;_initBlock_3+5796
0x9842	0x00000000 ;_initBlock_3+5800
0x9846	0x03040505 ;_initBlock_3+5804
0x984A	0x01010101 ;_initBlock_3+5808
0x984E	0x03010101 ;_initBlock_3+5812
0x9852	0x00000000 ;_initBlock_3+5816
0x9856	0x01010200 ;_initBlock_3+5820
0x985A	0x01010101 ;_initBlock_3+5824
0x985E	0x00000503 ;_initBlock_3+5828
0x9862	0x00000000 ;_initBlock_3+5832
0x9866	0x00000000 ;_initBlock_3+5836
0x986A	0x00000000 ;_initBlock_3+5840
0x986E	0x00000000 ;_initBlock_3+5844
0x9872	0x01010305 ;_initBlock_3+5848
0x9876	0x01010201 ;_initBlock_3+5852
0x987A	0x00000002 ;_initBlock_3+5856
0x987E	0x01010102 ;_initBlock_3+5860
0x9882	0x05020101 ;_initBlock_3+5864
0x9886	0x00000000 ;_initBlock_3+5868
0x988A	0x00000000 ;_initBlock_3+5872
0x988E	0x00000000 ;_initBlock_3+5876
0x9892	0x00000000 ;_initBlock_3+5880
0x9896	0x00000000 ;_initBlock_3+5884
0x989A	0x02050000 ;_initBlock_3+5888
0x989E	0x01010101 ;_initBlock_3+5892
0x98A2	0x01000201 ;_initBlock_3+5896
0x98A6	0x01010101 ;_initBlock_3+5900
0x98AA	0x00000401 ;_initBlock_3+5904
0x98AE	0x00000000 ;_initBlock_3+5908
0x98B2	0x04050000 ;_initBlock_3+5912
0x98B6	0x03030303 ;_initBlock_3+5916
0x98BA	0x00040303 ;_initBlock_3+5920
0x98BE	0x00000000 ;_initBlock_3+5924
0x98C2	0x00000000 ;_initBlock_3+5928
0x98C6	0x01010104 ;_initBlock_3+5932
0x98CA	0x00020101 ;_initBlock_3+5936
0x98CE	0x02010101 ;_initBlock_3+5940
0x98D2	0x00000000 ;_initBlock_3+5944
0x98D6	0x00000000 ;_initBlock_3+5948
0x98DA	0x01010103 ;_initBlock_3+5952
0x98DE	0x01010101 ;_initBlock_3+5956
0x98E2	0x01010101 ;_initBlock_3+5960
0x98E6	0x00000301 ;_initBlock_3+5964
0x98EA	0x00000000 ;_initBlock_3+5968
0x98EE	0x01020500 ;_initBlock_3+5972
0x98F2	0x00000101 ;_initBlock_3+5976
0x98F6	0x00020100 ;_initBlock_3+5980
0x98FA	0x00000000 ;_initBlock_3+5984
0x98FE	0x01020500 ;_initBlock_3+5988
0x9902	0x01010101 ;_initBlock_3+5992
0x9906	0x01010101 ;_initBlock_3+5996
0x990A	0x01010101 ;_initBlock_3+6000
0x990E	0x02060101 ;_initBlock_3+6004
0x9912	0x00000005 ;_initBlock_3+6008
0x9916	0x02000000 ;_initBlock_3+6012
0x991A	0x00000001 ;_initBlock_3+6016
0x991E	0x00000000 ;_initBlock_3+6020
0x9922	0x00000000 ;_initBlock_3+6024
0x9926	0x01010603 ;_initBlock_3+6028
0x992A	0x01010101 ;_initBlock_3+6032
0x992E	0x01010101 ;_initBlock_3+6036
0x9932	0x01010101 ;_initBlock_3+6040
0x9936	0x01010101 ;_initBlock_3+6044
0x993A	0x00000306 ;_initBlock_3+6048
0x993E	0x00000000 ;_initBlock_3+6052
0x9942	0x00000000 ;_initBlock_3+6056
0x9946	0x00000000 ;_initBlock_3+6060
0x994A	0x01050000 ;_initBlock_3+6064
0x994E	0x01010101 ;_initBlock_3+6068
0x9952	0x02020101 ;_initBlock_3+6072
0x9956	0x03030303 ;_initBlock_3+6076
0x995A	0x02020303 ;_initBlock_3+6080
0x995E	0x02010101 ;_initBlock_3+6084
0x9962	0x04010101 ;_initBlock_3+6088
0x9966	0x00000000 ;_initBlock_3+6092
0x996A	0x00000000 ;_initBlock_3+6096
0x996E	0x00000000 ;_initBlock_3+6100
0x9972	0x01010400 ;_initBlock_3+6104
0x9976	0x01010101 ;_initBlock_3+6108
0x997A	0x00050302 ;_initBlock_3+6112
0x997E	0x00000000 ;_initBlock_3+6116
0x9982	0x05000000 ;_initBlock_3+6120
0x9986	0x01010204 ;_initBlock_3+6124
0x998A	0x01010101 ;_initBlock_3+6128
0x998E	0x00000004 ;_initBlock_3+6132
0x9992	0x00000000 ;_initBlock_3+6136
0x9996	0x00000000 ;_initBlock_3+6140
0x999A	0x02010200 ;_initBlock_3+6144
0x999E	0x04020101 ;_initBlock_3+6148
0x99A2	0x00000000 ;_initBlock_3+6152
0x99A6	0x00000000 ;_initBlock_3+6156
0x99AA	0x00000000 ;_initBlock_3+6160
0x99AE	0x02040000 ;_initBlock_3+6164
0x99B2	0x01010101 ;_initBlock_3+6168
0x99B6	0x00000002 ;_initBlock_3+6172
0x99BA	0x00000000 ;_initBlock_3+6176
0x99BE	0x00000000 ;_initBlock_3+6180
0x99C2	0x01010400 ;_initBlock_3+6184
0x99C6	0x00000301 ;_initBlock_3+6188
0x99CA	0x00000000 ;_initBlock_3+6192
0x99CE	0x00000000 ;_initBlock_3+6196
0x99D2	0x00000000 ;_initBlock_3+6200
0x99D6	0x00000000 ;_initBlock_3+6204
0x99DA	0x01010103 ;_initBlock_3+6208
0x99DE	0x00000005 ;_initBlock_3+6212
0x99E2	0x00000000 ;_initBlock_3+6216
0x99E6	0x00000000 ;_initBlock_3+6220
0x99EA	0x01050000 ;_initBlock_3+6224
0x99EE	0x00000004 ;_initBlock_3+6228
0x99F2	0x00000000 ;_initBlock_3+6232
0x99F6	0x01010203 ;_initBlock_3+6236
0x99FA	0x00000302 ;_initBlock_3+6240
0x99FE	0x00000000 ;_initBlock_3+6244
0x9A02	0x05010400 ;_initBlock_3+6248
0x9A06	0x00000000 ;_initBlock_3+6252
0x9A0A	0x00000000 ;_initBlock_3+6256
0x9A0E	0x00000000 ;_initBlock_3+6260
0x9A12	0x05000000 ;_initBlock_3+6264
0x9A16	0x00000000 ;_initBlock_3+6268
0x9A1A	0x0A060500 ;_initBlock_3+6272
0x9A1E	0x08080808 ;_initBlock_3+6276
0x9A22	0x010A0808 ;_initBlock_3+6280
0x9A26	0x00000005 ;_initBlock_3+6284
0x9A2A	0x00000000 ;_initBlock_3+6288
0x9A2E	0x00000000 ;_initBlock_3+6292
0x9A32	0x00000000 ;_initBlock_3+6296
0x9A36	0x00000000 ;_initBlock_3+6300
0x9A3A	0x00000000 ;_initBlock_3+6304
0x9A3E	0x00000000 ;_initBlock_3+6308
0x9A42	0x08080801 ;_initBlock_3+6312
0x9A46	0x08080808 ;_initBlock_3+6316
0x9A4A	0x08080808 ;_initBlock_3+6320
0x9A4E	0x00000108 ;_initBlock_3+6324
0x9A52	0x00000000 ;_initBlock_3+6328
0x9A56	0x00000000 ;_initBlock_3+6332
0x9A5A	0x00000000 ;_initBlock_3+6336
0x9A5E	0x00000000 ;_initBlock_3+6340
0x9A62	0x00000000 ;_initBlock_3+6344
0x9A66	0x07000000 ;_initBlock_3+6348
0x9A6A	0x08080808 ;_initBlock_3+6352
0x9A6E	0x08080808 ;_initBlock_3+6356
0x9A72	0x08080808 ;_initBlock_3+6360
0x9A76	0x00070808 ;_initBlock_3+6364
0x9A7A	0x00000000 ;_initBlock_3+6368
0x9A7E	0x00000000 ;_initBlock_3+6372
0x9A82	0x00000000 ;_initBlock_3+6376
0x9A86	0x00000000 ;_initBlock_3+6380
0x9A8A	0x00000000 ;_initBlock_3+6384
0x9A8E	0x08030000 ;_initBlock_3+6388
0x9A92	0x08080808 ;_initBlock_3+6392
0x9A96	0x0A0A0A07 ;_initBlock_3+6396
0x9A9A	0x0808080A ;_initBlock_3+6400
0x9A9E	0x03080808 ;_initBlock_3+6404
0x9AA2	0x00000000 ;_initBlock_3+6408
0x9AA6	0x00000000 ;_initBlock_3+6412
0x9AAA	0x00000000 ;_initBlock_3+6416
0x9AAE	0x00000000 ;_initBlock_3+6420
0x9AB2	0x00000000 ;_initBlock_3+6424
0x9AB6	0x03000000 ;_initBlock_3+6428
0x9ABA	0x01070808 ;_initBlock_3+6432
0x9ABE	0x00000005 ;_initBlock_3+6436
0x9AC2	0x07010500 ;_initBlock_3+6440
0x9AC6	0x00030808 ;_initBlock_3+6444
0x9ACA	0x00000000 ;_initBlock_3+6448
0x9ACE	0x00000000 ;_initBlock_3+6452
0x9AD2	0x00000000 ;_initBlock_3+6456
0x9AD6	0x00000000 ;_initBlock_3+6460
0x9ADA	0x00000000 ;_initBlock_3+6464
0x9ADE	0x00000000 ;_initBlock_3+6468
0x9AE2	0x00040903 ;_initBlock_3+6472
0x9AE6	0x00000000 ;_initBlock_3+6476
0x9AEA	0x04000000 ;_initBlock_3+6480
0x9AEE	0x0000030A ;_initBlock_3+6484
0x9AF2	0x00000000 ;_initBlock_3+6488
0x9AF6	0x00000000 ;_initBlock_3+6492
0x9AFA	0x00000000 ;_initBlock_3+6496
0x9AFE	0x00000000 ;_initBlock_3+6500
0x9B02	0x00000000 ;_initBlock_3+6504
0x9B06	0x00000000 ;_initBlock_3+6508
0x9B0A	0x00000000 ;_initBlock_3+6512
0x9B0E	0x00000000 ;_initBlock_3+6516
0x9B12	0x00000000 ;_initBlock_3+6520
0x9B16	0x00000000 ;_initBlock_3+6524
0x9B1A	0x00000000 ;_initBlock_3+6528
0x9B1E	0x00000000 ;_initBlock_3+6532
0x9B22	0x00000000 ;_initBlock_3+6536
0x9B26	0x00000000 ;_initBlock_3+6540
0x9B2A	0x00000000 ;_initBlock_3+6544
0x9B2E	0x00000000 ;_initBlock_3+6548
0x9B32	0x00000000 ;_initBlock_3+6552
0x9B36	0x03030500 ;_initBlock_3+6556
0x9B3A	0x00000005 ;_initBlock_3+6560
0x9B3E	0x00000000 ;_initBlock_3+6564
0x9B42	0x00000000 ;_initBlock_3+6568
0x9B46	0x00000000 ;_initBlock_3+6572
0x9B4A	0x00000000 ;_initBlock_3+6576
0x9B4E	0x00000000 ;_initBlock_3+6580
0x9B52	0x00000000 ;_initBlock_3+6584
0x9B56	0x00000000 ;_initBlock_3+6588
0x9B5A	0x00000000 ;_initBlock_3+6592
0x9B5E	0x08080A02 ;_initBlock_3+6596
0x9B62	0x0000020A ;_initBlock_3+6600
0x9B66	0x00000000 ;_initBlock_3+6604
0x9B6A	0x00000000 ;_initBlock_3+6608
0x9B6E	0x00000000 ;_initBlock_3+6612
0x9B72	0x00000000 ;_initBlock_3+6616
0x9B76	0x00000000 ;_initBlock_3+6620
0x9B7A	0x00000000 ;_initBlock_3+6624
0x9B7E	0x00000000 ;_initBlock_3+6628
0x9B82	0x00000000 ;_initBlock_3+6632
0x9B86	0x08080802 ;_initBlock_3+6636
0x9B8A	0x00000208 ;_initBlock_3+6640
0x9B8E	0x00000000 ;_initBlock_3+6644
0x9B92	0x00000000 ;_initBlock_3+6648
0x9B96	0x00000000 ;_initBlock_3+6652
0x9B9A	0x00000000 ;_initBlock_3+6656
0x9B9E	0x00000000 ;_initBlock_3+6660
0x9BA2	0x00000000 ;_initBlock_3+6664
0x9BA6	0x00000000 ;_initBlock_3+6668
0x9BAA	0x00000000 ;_initBlock_3+6672
0x9BAE	0x08080200 ;_initBlock_3+6676
0x9BB2	0x00000002 ;_initBlock_3+6680
0x9BB6	0x00000000 ;_initBlock_3+6684
0x9BBA	0x00000000 ;_initBlock_3+6688
0x9BBE	0x00000000 ;_initBlock_3+6692
0x9BC2	0x00000000 ;_initBlock_3+6696
0x9BC6	0x00000000 ;_initBlock_3+6700
0x9BCA	0x00000000 ;_initBlock_3+6704
0x9BCE	0x00000000 ;_initBlock_3+6708
0x9BD2	0x00000000 ;_initBlock_3+6712
0x9BD6	0x02010000 ;_initBlock_3+6716
0x9BDA	0x00000000 ;_initBlock_3+6720
0x9BDE	0x00000000 ;_initBlock_3+6724
0x9BE2	0x00000000 ;_initBlock_3+6728
0x9BE6	0x00000000 ;_initBlock_3+6732
0x9BEA	0x00000000 ;_initBlock_3+6736 : signal_lo_bmp at 0x9BED
0x9BEE	0x28001D08 ;_initBlock_3+6740
0x9BF2	0x14FFFF00 ;_initBlock_3+6744
0x9BF6	0x188410A5 ;_initBlock_3+6748
0x9BFA	0xF8FFDEC6 ;_initBlock_3+6752
0x9BFE	0x086310C6 ;_initBlock_3+6756
0x9C02	0x00000042 ;_initBlock_3+6760
0x9C06	0x00000000 ;_initBlock_3+6764
0x9C0A	0x00000000 ;_initBlock_3+6768
0x9C0E	0x00000000 ;_initBlock_3+6772
0x9C12	0x00000000 ;_initBlock_3+6776
0x9C16	0x00000000 ;_initBlock_3+6780
0x9C1A	0x00000000 ;_initBlock_3+6784
0x9C1E	0x00000000 ;_initBlock_3+6788
0x9C22	0x00000000 ;_initBlock_3+6792
0x9C26	0x00000000 ;_initBlock_3+6796
0x9C2A	0x00000000 ;_initBlock_3+6800
0x9C2E	0x00000000 ;_initBlock_3+6804
0x9C32	0x00000000 ;_initBlock_3+6808
0x9C36	0x00000000 ;_initBlock_3+6812
0x9C3A	0x00000000 ;_initBlock_3+6816
0x9C3E	0x00000000 ;_initBlock_3+6820
0x9C42	0x00000000 ;_initBlock_3+6824
0x9C46	0x00000000 ;_initBlock_3+6828
0x9C4A	0x00000000 ;_initBlock_3+6832
0x9C4E	0x00000000 ;_initBlock_3+6836
0x9C52	0x00000000 ;_initBlock_3+6840
0x9C56	0x00000000 ;_initBlock_3+6844
0x9C5A	0x00000000 ;_initBlock_3+6848
0x9C5E	0x00000000 ;_initBlock_3+6852
0x9C62	0x00000000 ;_initBlock_3+6856
0x9C66	0x00000000 ;_initBlock_3+6860
0x9C6A	0x00000000 ;_initBlock_3+6864
0x9C6E	0x00000000 ;_initBlock_3+6868
0x9C72	0x00000000 ;_initBlock_3+6872
0x9C76	0x00000000 ;_initBlock_3+6876
0x9C7A	0x00000000 ;_initBlock_3+6880
0x9C7E	0x00000000 ;_initBlock_3+6884
0x9C82	0x00000000 ;_initBlock_3+6888
0x9C86	0x00000000 ;_initBlock_3+6892
0x9C8A	0x00000000 ;_initBlock_3+6896
0x9C8E	0x00000000 ;_initBlock_3+6900
0x9C92	0x00000000 ;_initBlock_3+6904
0x9C96	0x00000000 ;_initBlock_3+6908
0x9C9A	0x00000000 ;_initBlock_3+6912
0x9C9E	0x00000000 ;_initBlock_3+6916
0x9CA2	0x00000000 ;_initBlock_3+6920
0x9CA6	0x00000000 ;_initBlock_3+6924
0x9CAA	0x00000000 ;_initBlock_3+6928
0x9CAE	0x00000000 ;_initBlock_3+6932
0x9CB2	0x00000000 ;_initBlock_3+6936
0x9CB6	0x00000000 ;_initBlock_3+6940
0x9CBA	0x00000000 ;_initBlock_3+6944
0x9CBE	0x00000000 ;_initBlock_3+6948
0x9CC2	0x00000000 ;_initBlock_3+6952
0x9CC6	0x00000000 ;_initBlock_3+6956
0x9CCA	0x00000000 ;_initBlock_3+6960
0x9CCE	0x00000000 ;_initBlock_3+6964
0x9CD2	0x00000000 ;_initBlock_3+6968
0x9CD6	0x00000000 ;_initBlock_3+6972
0x9CDA	0x00000000 ;_initBlock_3+6976
0x9CDE	0x00000000 ;_initBlock_3+6980
0x9CE2	0x00000000 ;_initBlock_3+6984
0x9CE6	0x00000000 ;_initBlock_3+6988
0x9CEA	0x00000000 ;_initBlock_3+6992
0x9CEE	0x00000000 ;_initBlock_3+6996
0x9CF2	0x00000000 ;_initBlock_3+7000
0x9CF6	0x00000000 ;_initBlock_3+7004
0x9CFA	0x00000000 ;_initBlock_3+7008
0x9CFE	0x00000000 ;_initBlock_3+7012
0x9D02	0x00000000 ;_initBlock_3+7016
0x9D06	0x00000000 ;_initBlock_3+7020
0x9D0A	0x00000000 ;_initBlock_3+7024
0x9D0E	0x00000000 ;_initBlock_3+7028
0x9D12	0x00000000 ;_initBlock_3+7032
0x9D16	0x00000000 ;_initBlock_3+7036
0x9D1A	0x00000000 ;_initBlock_3+7040
0x9D1E	0x00000000 ;_initBlock_3+7044
0x9D22	0x00000000 ;_initBlock_3+7048
0x9D26	0x00000000 ;_initBlock_3+7052
0x9D2A	0x00000000 ;_initBlock_3+7056
0x9D2E	0x00000000 ;_initBlock_3+7060
0x9D32	0x00000000 ;_initBlock_3+7064
0x9D36	0x00000000 ;_initBlock_3+7068
0x9D3A	0x00000000 ;_initBlock_3+7072
0x9D3E	0x00000000 ;_initBlock_3+7076
0x9D42	0x00000000 ;_initBlock_3+7080
0x9D46	0x00000000 ;_initBlock_3+7084
0x9D4A	0x00000000 ;_initBlock_3+7088
0x9D4E	0x00000000 ;_initBlock_3+7092
0x9D52	0x00000000 ;_initBlock_3+7096
0x9D56	0x00000000 ;_initBlock_3+7100
0x9D5A	0x00000000 ;_initBlock_3+7104
0x9D5E	0x00000000 ;_initBlock_3+7108
0x9D62	0x00000000 ;_initBlock_3+7112
0x9D66	0x00000000 ;_initBlock_3+7116
0x9D6A	0x00000000 ;_initBlock_3+7120
0x9D6E	0x00000000 ;_initBlock_3+7124
0x9D72	0x00000000 ;_initBlock_3+7128
0x9D76	0x00000000 ;_initBlock_3+7132
0x9D7A	0x00000000 ;_initBlock_3+7136
0x9D7E	0x00000000 ;_initBlock_3+7140
0x9D82	0x00000000 ;_initBlock_3+7144
0x9D86	0x00000000 ;_initBlock_3+7148
0x9D8A	0x00000000 ;_initBlock_3+7152
0x9D8E	0x00000000 ;_initBlock_3+7156
0x9D92	0x00000000 ;_initBlock_3+7160
0x9D96	0x00000000 ;_initBlock_3+7164
0x9D9A	0x00000000 ;_initBlock_3+7168
0x9D9E	0x00000000 ;_initBlock_3+7172
0x9DA2	0x00000000 ;_initBlock_3+7176
0x9DA6	0x00000000 ;_initBlock_3+7180
0x9DAA	0x00000000 ;_initBlock_3+7184
0x9DAE	0x00000000 ;_initBlock_3+7188
0x9DB2	0x00000000 ;_initBlock_3+7192
0x9DB6	0x00000000 ;_initBlock_3+7196
0x9DBA	0x00000000 ;_initBlock_3+7200
0x9DBE	0x00000000 ;_initBlock_3+7204
0x9DC2	0x00000000 ;_initBlock_3+7208
0x9DC6	0x00000000 ;_initBlock_3+7212
0x9DCA	0x00000000 ;_initBlock_3+7216
0x9DCE	0x00000000 ;_initBlock_3+7220
0x9DD2	0x00000000 ;_initBlock_3+7224
0x9DD6	0x00000000 ;_initBlock_3+7228
0x9DDA	0x00000000 ;_initBlock_3+7232
0x9DDE	0x00000000 ;_initBlock_3+7236
0x9DE2	0x00000000 ;_initBlock_3+7240
0x9DE6	0x00000000 ;_initBlock_3+7244
0x9DEA	0x00000000 ;_initBlock_3+7248
0x9DEE	0x00000000 ;_initBlock_3+7252
0x9DF2	0x00000000 ;_initBlock_3+7256
0x9DF6	0x00000000 ;_initBlock_3+7260
0x9DFA	0x00000000 ;_initBlock_3+7264
0x9DFE	0x04000000 ;_initBlock_3+7268
0x9E02	0x01010303 ;_initBlock_3+7272
0x9E06	0x01010101 ;_initBlock_3+7276
0x9E0A	0x00040303 ;_initBlock_3+7280
0x9E0E	0x00000000 ;_initBlock_3+7284
0x9E12	0x00000000 ;_initBlock_3+7288
0x9E16	0x00000000 ;_initBlock_3+7292
0x9E1A	0x00000000 ;_initBlock_3+7296
0x9E1E	0x00000000 ;_initBlock_3+7300
0x9E22	0x04000000 ;_initBlock_3+7304
0x9E26	0x02020203 ;_initBlock_3+7308
0x9E2A	0x02020202 ;_initBlock_3+7312
0x9E2E	0x02020202 ;_initBlock_3+7316
0x9E32	0x02020202 ;_initBlock_3+7320
0x9E36	0x00040301 ;_initBlock_3+7324
0x9E3A	0x00000000 ;_initBlock_3+7328
0x9E3E	0x00000000 ;_initBlock_3+7332
0x9E42	0x00000000 ;_initBlock_3+7336
0x9E46	0x00000000 ;_initBlock_3+7340
0x9E4A	0x02010500 ;_initBlock_3+7344
0x9E4E	0x02020202 ;_initBlock_3+7348
0x9E52	0x02020202 ;_initBlock_3+7352
0x9E56	0x01020202 ;_initBlock_3+7356
0x9E5A	0x02020202 ;_initBlock_3+7360
0x9E5E	0x01060202 ;_initBlock_3+7364
0x9E62	0x00000005 ;_initBlock_3+7368
0x9E66	0x00000000 ;_initBlock_3+7372
0x9E6A	0x00000000 ;_initBlock_3+7376
0x9E6E	0x05000000 ;_initBlock_3+7380
0x9E72	0x01020201 ;_initBlock_3+7384
0x9E76	0x02020202 ;_initBlock_3+7388
0x9E7A	0x02020202 ;_initBlock_3+7392
0x9E7E	0x02020101 ;_initBlock_3+7396
0x9E82	0x02020202 ;_initBlock_3+7400
0x9E86	0x02010202 ;_initBlock_3+7404
0x9E8A	0x04050102 ;_initBlock_3+7408
0x9E8E	0x00000000 ;_initBlock_3+7412
0x9E92	0x00000000 ;_initBlock_3+7416
0x9E96	0x02010400 ;_initBlock_3+7420
0x9E9A	0x02020202 ;_initBlock_3+7424
0x9E9E	0x03010202 ;_initBlock_3+7428
0x9EA2	0x05050303 ;_initBlock_3+7432
0x9EA6	0x05050505 ;_initBlock_3+7436
0x9EAA	0x01010303 ;_initBlock_3+7440
0x9EAE	0x02020202 ;_initBlock_3+7444
0x9EB2	0x01020202 ;_initBlock_3+7448
0x9EB6	0x00000005 ;_initBlock_3+7452
0x9EBA	0x00000000 ;_initBlock_3+7456
0x9EBE	0x02020203 ;_initBlock_3+7460
0x9EC2	0x02020202 ;_initBlock_3+7464
0x9EC6	0x04040503 ;_initBlock_3+7468
0x9ECA	0x00000000 ;_initBlock_3+7472
0x9ECE	0x00000000 ;_initBlock_3+7476
0x9ED2	0x04000000 ;_initBlock_3+7480
0x9ED6	0x02020305 ;_initBlock_3+7484
0x9EDA	0x02020202 ;_initBlock_3+7488
0x9EDE	0x00000301 ;_initBlock_3+7492
0x9EE2	0x01000000 ;_initBlock_3+7496
0x9EE6	0x02020202 ;_initBlock_3+7500
0x9EEA	0x04030202 ;_initBlock_3+7504
0x9EEE	0x00000000 ;_initBlock_3+7508
0x9EF2	0x00000000 ;_initBlock_3+7512
0x9EF6	0x00000000 ;_initBlock_3+7516
0x9EFA	0x00000000 ;_initBlock_3+7520
0x9EFE	0x03040400 ;_initBlock_3+7524
0x9F02	0x02020202 ;_initBlock_3+7528
0x9F06	0x00010202 ;_initBlock_3+7532
0x9F0A	0x02010000 ;_initBlock_3+7536
0x9F0E	0x02020202 ;_initBlock_3+7540
0x9F12	0x00000401 ;_initBlock_3+7544
0x9F16	0x00000000 ;_initBlock_3+7548
0x9F1A	0x00000000 ;_initBlock_3+7552
0x9F1E	0x00000000 ;_initBlock_3+7556
0x9F22	0x00000000 ;_initBlock_3+7560
0x9F26	0x00000000 ;_initBlock_3+7564
0x9F2A	0x02020100 ;_initBlock_3+7568
0x9F2E	0x01020202 ;_initBlock_3+7572
0x9F32	0x02020100 ;_initBlock_3+7576
0x9F36	0x05020202 ;_initBlock_3+7580
0x9F3A	0x00000000 ;_initBlock_3+7584
0x9F3E	0x00000000 ;_initBlock_3+7588
0x9F42	0x03030500 ;_initBlock_3+7592
0x9F46	0x03030303 ;_initBlock_3+7596
0x9F4A	0x00000405 ;_initBlock_3+7600
0x9F4E	0x00000000 ;_initBlock_3+7604
0x9F52	0x02040000 ;_initBlock_3+7608
0x9F56	0x02020102 ;_initBlock_3+7612
0x9F5A	0x02020001 ;_initBlock_3+7616
0x9F5E	0x00040102 ;_initBlock_3+7620
0x9F62	0x00000000 ;_initBlock_3+7624
0x9F66	0x02030000 ;_initBlock_3+7628
0x9F6A	0x02020202 ;_initBlock_3+7632
0x9F6E	0x02020202 ;_initBlock_3+7636
0x9F72	0x03020202 ;_initBlock_3+7640
0x9F76	0x00000000 ;_initBlock_3+7644
0x9F7A	0x00000000 ;_initBlock_3+7648
0x9F7E	0x02020201 ;_initBlock_3+7652
0x9F82	0x02000000 ;_initBlock_3+7656
0x9F86	0x00000001 ;_initBlock_3+7660
0x9F8A	0x04000000 ;_initBlock_3+7664
0x9F8E	0x02020201 ;_initBlock_3+7668
0x9F92	0x02020202 ;_initBlock_3+7672
0x9F96	0x02020202 ;_initBlock_3+7676
0x9F9A	0x02020202 ;_initBlock_3+7680
0x9F9E	0x00040106 ;_initBlock_3+7684
0x9FA2	0x00000000 ;_initBlock_3+7688
0x9FA6	0x00020100 ;_initBlock_3+7692
0x9FAA	0x00000000 ;_initBlock_3+7696
0x9FAE	0x00000000 ;_initBlock_3+7700
0x9FB2	0x06030000 ;_initBlock_3+7704
0x9FB6	0x02010202 ;_initBlock_3+7708
0x9FBA	0x02020202 ;_initBlock_3+7712
0x9FBE	0x02020202 ;_initBlock_3+7716
0x9FC2	0x02020202 ;_initBlock_3+7720
0x9FC6	0x01060201 ;_initBlock_3+7724
0x9FCA	0x00000000 ;_initBlock_3+7728
0x9FCE	0x00000000 ;_initBlock_3+7732
0x9FD2	0x00000000 ;_initBlock_3+7736
0x9FD6	0x00000000 ;_initBlock_3+7740
0x9FDA	0x02020104 ;_initBlock_3+7744
0x9FDE	0x02020202 ;_initBlock_3+7748
0x9FE2	0x03030101 ;_initBlock_3+7752
0x9FE6	0x03030303 ;_initBlock_3+7756
0x9FEA	0x02020101 ;_initBlock_3+7760
0x9FEE	0x02020202 ;_initBlock_3+7764
0x9FF2	0x00000402 ;_initBlock_3+7768
0x9FF6	0x00000000 ;_initBlock_3+7772
0x9FFA	0x00000000 ;_initBlock_3+7776
0x9FFE	0x05000000 ;_initBlock_3+7780
0xA002	0x02020202 ;_initBlock_3+7784
0xA006	0x03010202 ;_initBlock_3+7788
0xA00A	0x00000004 ;_initBlock_3+7792
0xA00E	0x00000000 ;_initBlock_3+7796
0xA012	0x01030400 ;_initBlock_3+7800
0xA016	0x02020202 ;_initBlock_3+7804
0xA01A	0x00050202 ;_initBlock_3+7808
0xA01E	0x00000000 ;_initBlock_3+7812
0xA022	0x00000000 ;_initBlock_3+7816
0xA026	0x01040000 ;_initBlock_3+7820
0xA02A	0x02020202 ;_initBlock_3+7824
0xA02E	0x00000501 ;_initBlock_3+7828
0xA032	0x00000000 ;_initBlock_3+7832
0xA036	0x00000000 ;_initBlock_3+7836
0xA03A	0x00000000 ;_initBlock_3+7840
0xA03E	0x02020104 ;_initBlock_3+7844
0xA042	0x00020202 ;_initBlock_3+7848
0xA046	0x00000000 ;_initBlock_3+7852
0xA04A	0x00000000 ;_initBlock_3+7856
0xA04E	0x05000000 ;_initBlock_3+7860
0xA052	0x03020202 ;_initBlock_3+7864
0xA056	0x00000000 ;_initBlock_3+7868
0xA05A	0x00000000 ;_initBlock_3+7872
0xA05E	0x00000000 ;_initBlock_3+7876
0xA062	0x00000000 ;_initBlock_3+7880
0xA066	0x02050000 ;_initBlock_3+7884
0xA06A	0x00040202 ;_initBlock_3+7888
0xA06E	0x00000000 ;_initBlock_3+7892
0xA072	0x00000000 ;_initBlock_3+7896
0xA076	0x00000000 ;_initBlock_3+7900
0xA07A	0x00050204 ;_initBlock_3+7904
0xA07E	0x00000000 ;_initBlock_3+7908
0xA082	0x05040000 ;_initBlock_3+7912
0xA086	0x04050505 ;_initBlock_3+7916
0xA08A	0x00000000 ;_initBlock_3+7920
0xA08E	0x04000000 ;_initBlock_3+7924
0xA092	0x00000402 ;_initBlock_3+7928
0xA096	0x00000000 ;_initBlock_3+7932
0xA09A	0x00000000 ;_initBlock_3+7936
0xA09E	0x00000000 ;_initBlock_3+7940
0xA0A2	0x00000400 ;_initBlock_3+7944
0xA0A6	0x00000000 ;_initBlock_3+7948
0xA0AA	0x02010103 ;_initBlock_3+7952
0xA0AE	0x01020202 ;_initBlock_3+7956
0xA0B2	0x00040301 ;_initBlock_3+7960
0xA0B6	0x00000000 ;_initBlock_3+7964
0xA0BA	0x00000004 ;_initBlock_3+7968
0xA0BE	0x00000000 ;_initBlock_3+7972
0xA0C2	0x00000000 ;_initBlock_3+7976
0xA0C6	0x00000000 ;_initBlock_3+7980
0xA0CA	0x00000000 ;_initBlock_3+7984
0xA0CE	0x02030000 ;_initBlock_3+7988
0xA0D2	0x02020202 ;_initBlock_3+7992
0xA0D6	0x02020202 ;_initBlock_3+7996
0xA0DA	0x03020202 ;_initBlock_3+8000
0xA0DE	0x00000000 ;_initBlock_3+8004
0xA0E2	0x00000000 ;_initBlock_3+8008
0xA0E6	0x00000000 ;_initBlock_3+8012
0xA0EA	0x00000000 ;_initBlock_3+8016
0xA0EE	0x00000000 ;_initBlock_3+8020
0xA0F2	0x00000000 ;_initBlock_3+8024
0xA0F6	0x02020100 ;_initBlock_3+8028
0xA0FA	0x02020202 ;_initBlock_3+8032
0xA0FE	0x02020202 ;_initBlock_3+8036
0xA102	0x02020202 ;_initBlock_3+8040
0xA106	0x00000001 ;_initBlock_3+8044
0xA10A	0x00000000 ;_initBlock_3+8048
0xA10E	0x00000000 ;_initBlock_3+8052
0xA112	0x00000000 ;_initBlock_3+8056
0xA116	0x00000000 ;_initBlock_3+8060
0xA11A	0x00000000 ;_initBlock_3+8064
0xA11E	0x02020204 ;_initBlock_3+8068
0xA122	0x01020202 ;_initBlock_3+8072
0xA126	0x02010101 ;_initBlock_3+8076
0xA12A	0x02020202 ;_initBlock_3+8080
0xA12E	0x00000402 ;_initBlock_3+8084
0xA132	0x00000000 ;_initBlock_3+8088
0xA136	0x00000000 ;_initBlock_3+8092
0xA13A	0x00000000 ;_initBlock_3+8096
0xA13E	0x00000000 ;_initBlock_3+8100
0xA142	0x00000000 ;_initBlock_3+8104
0xA146	0x02020400 ;_initBlock_3+8108
0xA14A	0x00040302 ;_initBlock_3+8112
0xA14E	0x04000000 ;_initBlock_3+8116
0xA152	0x02020103 ;_initBlock_3+8120
0xA156	0x00000005 ;_initBlock_3+8124
0xA15A	0x00000000 ;_initBlock_3+8128
0xA15E	0x00000000 ;_initBlock_3+8132
0xA162	0x00000000 ;_initBlock_3+8136
0xA166	0x00000000 ;_initBlock_3+8140
0xA16A	0x00000000 ;_initBlock_3+8144
0xA16E	0x01050000 ;_initBlock_3+8148
0xA172	0x00000004 ;_initBlock_3+8152
0xA176	0x00000000 ;_initBlock_3+8156
0xA17A	0x05010400 ;_initBlock_3+8160
0xA17E	0x00000000 ;_initBlock_3+8164
0xA182	0x00000000 ;_initBlock_3+8168
0xA186	0x00000000 ;_initBlock_3+8172
0xA18A	0x00000000 ;_initBlock_3+8176
0xA18E	0x00000000 ;_initBlock_3+8180
0xA192	0x00000000 ;_initBlock_3+8184
0xA196	0x00000000 ;_initBlock_3+8188
0xA19A	0x00000000 ;_initBlock_3+8192
0xA19E	0x00000000 ;_initBlock_3+8196
0xA1A2	0x00000000 ;_initBlock_3+8200
0xA1A6	0x00000000 ;_initBlock_3+8204
0xA1AA	0x00000000 ;_initBlock_3+8208
0xA1AE	0x00000000 ;_initBlock_3+8212
0xA1B2	0x00000000 ;_initBlock_3+8216
0xA1B6	0x00000000 ;_initBlock_3+8220
0xA1BA	0x00000000 ;_initBlock_3+8224
0xA1BE	0x00000000 ;_initBlock_3+8228
0xA1C2	0x04000000 ;_initBlock_3+8232
0xA1C6	0x00040303 ;_initBlock_3+8236
0xA1CA	0x00000000 ;_initBlock_3+8240
0xA1CE	0x00000000 ;_initBlock_3+8244
0xA1D2	0x00000000 ;_initBlock_3+8248
0xA1D6	0x00000000 ;_initBlock_3+8252
0xA1DA	0x00000000 ;_initBlock_3+8256
0xA1DE	0x00000000 ;_initBlock_3+8260
0xA1E2	0x00000000 ;_initBlock_3+8264
0xA1E6	0x00000000 ;_initBlock_3+8268
0xA1EA	0x07010000 ;_initBlock_3+8272
0xA1EE	0x01070808 ;_initBlock_3+8276
0xA1F2	0x00000000 ;_initBlock_3+8280
0xA1F6	0x00000000 ;_initBlock_3+8284
0xA1FA	0x00000000 ;_initBlock_3+8288
0xA1FE	0x00000000 ;_initBlock_3+8292
0xA202	0x00000000 ;_initBlock_3+8296
0xA206	0x00000000 ;_initBlock_3+8300
0xA20A	0x00000000 ;_initBlock_3+8304
0xA20E	0x00000000 ;_initBlock_3+8308
0xA212	0x08010000 ;_initBlock_3+8312
0xA216	0x01080808 ;_initBlock_3+8316
0xA21A	0x00000000 ;_initBlock_3+8320
0xA21E	0x00000000 ;_initBlock_3+8324
0xA222	0x00000000 ;_initBlock_3+8328
0xA226	0x00000000 ;_initBlock_3+8332
0xA22A	0x00000000 ;_initBlock_3+8336
0xA22E	0x00000000 ;_initBlock_3+8340
0xA232	0x00000000 ;_initBlock_3+8344
0xA236	0x00000000 ;_initBlock_3+8348
0xA23A	0x01000000 ;_initBlock_3+8352
0xA23E	0x00010808 ;_initBlock_3+8356
0xA242	0x00000000 ;_initBlock_3+8360
0xA246	0x00000000 ;_initBlock_3+8364
0xA24A	0x00000000 ;_initBlock_3+8368
0xA24E	0x00000000 ;_initBlock_3+8372
0xA252	0x00000000 ;_initBlock_3+8376
0xA256	0x00000000 ;_initBlock_3+8380
0xA25A	0x00000000 ;_initBlock_3+8384
0xA25E	0x00000000 ;_initBlock_3+8388
0xA262	0x00000000 ;_initBlock_3+8392
0xA266	0x00000201 ;_initBlock_3+8396
0xA26A	0x00000000 ;_initBlock_3+8400
0xA26E	0x00000000 ;_initBlock_3+8404
0xA272	0x00000000 ;_initBlock_3+8408
0xA276	0x00000000 ;_initBlock_3+8412
0xA27A	0x00 ;_initBlock_3+8416
; end of _initBlock_3
;__Lib_GPIO_32F10x_Defs.c,690 :: __GPIO_MODULE_SPI3_PC10_11_12 [108]
0xA27C	0x0000002A ;__GPIO_MODULE_SPI3_PC10_11_12+0
0xA280	0x0000002B ;__GPIO_MODULE_SPI3_PC10_11_12+4
0xA284	0x0000002C ;__GPIO_MODULE_SPI3_PC10_11_12+8
0xA288	0xFFFFFFFF ;__GPIO_MODULE_SPI3_PC10_11_12+12
0xA28C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+16
0xA290	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+20
0xA294	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+24
0xA298	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+28
0xA29C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+32
0xA2A0	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+36
0xA2A4	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+40
0xA2A8	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+44
0xA2AC	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+48
0xA2B0	0x00000818 ;__GPIO_MODULE_SPI3_PC10_11_12+52
0xA2B4	0x00000818 ;__GPIO_MODULE_SPI3_PC10_11_12+56
0xA2B8	0x00000818 ;__GPIO_MODULE_SPI3_PC10_11_12+60
0xA2BC	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+64
0xA2C0	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+68
0xA2C4	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+72
0xA2C8	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+76
0xA2CC	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+80
0xA2D0	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+84
0xA2D4	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+88
0xA2D8	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+92
0xA2DC	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+96
0xA2E0	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+100
0xA2E4	0x08201100 ;__GPIO_MODULE_SPI3_PC10_11_12+104
; end of __GPIO_MODULE_SPI3_PC10_11_12
;,0 :: _initBlock_5 [22]
; Containing: ?ICS?lstr1_RF_Meter_example [15]
;             ?ICS?lstr2_RF_Meter_example [7]
0xA2E8	0x4D204652 ;_initBlock_5+0 : ?ICS?lstr1_RF_Meter_example at 0xA2E8
0xA2EC	0x72657465 ;_initBlock_5+4
0xA2F0	0x696C6320 ;_initBlock_5+8
0xA2F4	0x41006B63 ;_initBlock_5+12 : ?ICS?lstr2_RF_Meter_example at 0xA2F7
0xA2F8	0x31333844 ;_initBlock_5+16
0xA2FC	0x0038 ;_initBlock_5+20
; end of _initBlock_5
;,0 :: _initBlock_6 [26]
; Containing: ?ICS?lstr3_RF_Meter_example [11]
;             ?ICS?lstr4_RF_Meter_example [15]
0xA2FE	0x76656C4B ;_initBlock_6+0 : ?ICS?lstr3_RF_Meter_example at 0xA2FE
0xA302	0x656E7265 ;_initBlock_6+4
0xA306	0x77007373 ;_initBlock_6+8 : ?ICS?lstr4_RF_Meter_example at 0xA309
0xA30A	0x6D2E7777 ;_initBlock_6+12
0xA30E	0x6F726B69 ;_initBlock_6+16
0xA312	0x6F632E65 ;_initBlock_6+20
0xA316	0x006D ;_initBlock_6+24
; end of _initBlock_6
;RF_Meter_example.c,0 :: ?ICS?lstr5_RF_Meter_example [22]
0xA318	0x6E676953 ;?ICS?lstr5_RF_Meter_example+0
0xA31C	0x53206C61 ;?ICS?lstr5_RF_Meter_example+4
0xA320	0x6E657274 ;?ICS?lstr5_RF_Meter_example+8
0xA324	0x20687467 ;?ICS?lstr5_RF_Meter_example+12
0xA328	0x6574654D ;?ICS?lstr5_RF_Meter_example+16
0xA32C	0x0072 ;?ICS?lstr5_RF_Meter_example+20
; end of ?ICS?lstr5_RF_Meter_example
;__Lib_Sprintf.c,66 :: __Lib_Sprintf__powers_ [52]
0xA330	0x3F800000 ;__Lib_Sprintf__powers_+0
0xA334	0x41200000 ;__Lib_Sprintf__powers_+4
0xA338	0x42C80000 ;__Lib_Sprintf__powers_+8
0xA33C	0x447A0000 ;__Lib_Sprintf__powers_+12
0xA340	0x461C4000 ;__Lib_Sprintf__powers_+16
0xA344	0x47C35000 ;__Lib_Sprintf__powers_+20
0xA348	0x49742400 ;__Lib_Sprintf__powers_+24
0xA34C	0x4B189680 ;__Lib_Sprintf__powers_+28
0xA350	0x4CBEBC20 ;__Lib_Sprintf__powers_+32
0xA354	0x4E6E6B28 ;__Lib_Sprintf__powers_+36
0xA358	0x501502F9 ;__Lib_Sprintf__powers_+40
0xA35C	0x60AD78EC ;__Lib_Sprintf__powers_+44
0xA360	0x7149F2CA ;__Lib_Sprintf__powers_+48
; end of __Lib_Sprintf__powers_
;__Lib_Sprintf.c,83 :: __Lib_Sprintf__npowers_ [52]
0xA364	0x3F800000 ;__Lib_Sprintf__npowers_+0
0xA368	0x3DCCCCCD ;__Lib_Sprintf__npowers_+4
0xA36C	0x3C23D70A ;__Lib_Sprintf__npowers_+8
0xA370	0x3A83126F ;__Lib_Sprintf__npowers_+12
0xA374	0x38D1B717 ;__Lib_Sprintf__npowers_+16
0xA378	0x3727C5AC ;__Lib_Sprintf__npowers_+20
0xA37C	0x358637BD ;__Lib_Sprintf__npowers_+24
0xA380	0x33D6BF95 ;__Lib_Sprintf__npowers_+28
0xA384	0x322BCC77 ;__Lib_Sprintf__npowers_+32
0xA388	0x3089705F ;__Lib_Sprintf__npowers_+36
0xA38C	0x2EDBE6FF ;__Lib_Sprintf__npowers_+40
0xA390	0x1E3CE508 ;__Lib_Sprintf__npowers_+44
0xA394	0x0DA24260 ;__Lib_Sprintf__npowers_+48
; end of __Lib_Sprintf__npowers_
;__Lib_Sprintf.c,115 :: __Lib_Sprintf_octpowers [48]
0xA398	0x00000001 ;__Lib_Sprintf_octpowers+0
0xA39C	0x00000008 ;__Lib_Sprintf_octpowers+4
0xA3A0	0x00000040 ;__Lib_Sprintf_octpowers+8
0xA3A4	0x00000200 ;__Lib_Sprintf_octpowers+12
0xA3A8	0x00001000 ;__Lib_Sprintf_octpowers+16
0xA3AC	0x00008000 ;__Lib_Sprintf_octpowers+20
0xA3B0	0x00040000 ;__Lib_Sprintf_octpowers+24
0xA3B4	0x00200000 ;__Lib_Sprintf_octpowers+28
0xA3B8	0x01000000 ;__Lib_Sprintf_octpowers+32
0xA3BC	0x08000000 ;__Lib_Sprintf_octpowers+36
0xA3C0	0x40000000 ;__Lib_Sprintf_octpowers+40
0xA3C4	0x00000000 ;__Lib_Sprintf_octpowers+44
; end of __Lib_Sprintf_octpowers
;__Lib_Sprintf.c,104 :: __Lib_Sprintf_dpowers [40]
0xA3C8	0x00000001 ;__Lib_Sprintf_dpowers+0
0xA3CC	0x0000000A ;__Lib_Sprintf_dpowers+4
0xA3D0	0x00000064 ;__Lib_Sprintf_dpowers+8
0xA3D4	0x000003E8 ;__Lib_Sprintf_dpowers+12
0xA3D8	0x00002710 ;__Lib_Sprintf_dpowers+16
0xA3DC	0x000186A0 ;__Lib_Sprintf_dpowers+20
0xA3E0	0x000F4240 ;__Lib_Sprintf_dpowers+24
0xA3E4	0x00989680 ;__Lib_Sprintf_dpowers+28
0xA3E8	0x05F5E100 ;__Lib_Sprintf_dpowers+32
0xA3EC	0x3B9ACA00 ;__Lib_Sprintf_dpowers+36
; end of __Lib_Sprintf_dpowers
;__Lib_Sprintf.c,110 :: __Lib_Sprintf_hexpowers [32]
0xA3F0	0x00000001 ;__Lib_Sprintf_hexpowers+0
0xA3F4	0x00000010 ;__Lib_Sprintf_hexpowers+4
0xA3F8	0x00000100 ;__Lib_Sprintf_hexpowers+8
0xA3FC	0x00001000 ;__Lib_Sprintf_hexpowers+12
0xA400	0x00010000 ;__Lib_Sprintf_hexpowers+16
0xA404	0x00100000 ;__Lib_Sprintf_hexpowers+20
0xA408	0x01000000 ;__Lib_Sprintf_hexpowers+24
0xA40C	0x10000000 ;__Lib_Sprintf_hexpowers+28
; end of __Lib_Sprintf_hexpowers
;,0 :: _initBlock_13 [34]
; Containing: hexb [17]
;             hexs [17]
0xA410	0x33323130 ;_initBlock_13+0 : hexb at 0xA410
0xA414	0x37363534 ;_initBlock_13+4
0xA418	0x42413938 ;_initBlock_13+8
0xA41C	0x46454443 ;_initBlock_13+12
0xA420	0x32313000 ;_initBlock_13+16 : hexs at 0xA421
0xA424	0x36353433 ;_initBlock_13+20
0xA428	0x61393837 ;_initBlock_13+24
0xA42C	0x65646362 ;_initBlock_13+28
0xA430	0x0066 ;_initBlock_13+32
; end of _initBlock_13
;,0 :: _initBlock_14 [8]
; Containing: ?ICS?lstr1___Lib_Sprintf [7]
;             ?ICS__Lib_TFT_FontInitialized [1]
0xA432	0x6C756E28 ;_initBlock_14+0 : ?ICS?lstr1___Lib_Sprintf at 0xA432
0xA436	0x0000296C ;_initBlock_14+4 : ?ICS__Lib_TFT_FontInitialized at 0xA439
; end of _initBlock_14
;__Lib_TFT.c,0 :: ?ICS__Lib_TFT_Ptr_Set [2]
0xA43A	0x0000 ;?ICS__Lib_TFT_Ptr_Set+0
; end of ?ICS__Lib_TFT_Ptr_Set
;,0 :: _initBlock_16 [2]
; Containing: ?ICS__Lib_TFT___no_acceleration [1]
;             ?ICS__Lib_TFT___SSD1963_controller [1]
0xA43C	0x0000 ;_initBlock_16+0 : ?ICS__Lib_TFT___no_acceleration at 0xA43C : ?ICS__Lib_TFT___SSD1963_controller at 0xA43D
; end of _initBlock_16
;__Lib_TFT_Defs.c,0 :: ?ICS__Lib_TFT_Defs___controller [2]
0xA43E	0x00FF ;?ICS__Lib_TFT_Defs___controller+0
; end of ?ICS__Lib_TFT_Defs___controller
;,0 :: _initBlock_18 [2]
; Containing: ?ICS__Lib_TFT_Defs_TFT_Rotated_180 [1]
;             ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation [1]
0xA440	0x0000 ;_initBlock_18+0 : ?ICS__Lib_TFT_Defs_TFT_Rotated_180 at 0xA440 : ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation at 0xA441
; end of _initBlock_18
;__Lib_System_105_107.c,388 :: __Lib_System_105_107_APBAHBPrescTable [16]
0xA442	0x00000000 ;__Lib_System_105_107_APBAHBPrescTable+0
0xA446	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+4
0xA44A	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+8
0xA44E	0x09080706 ;__Lib_System_105_107_APBAHBPrescTable+12
; end of __Lib_System_105_107_APBAHBPrescTable
;RF_Meter_example.c,0 :: ?lstr_6_RF_Meter_example [13]
0xA452	0x312E3525 ;?lstr_6_RF_Meter_example+0
0xA456	0x20202066 ;?lstr_6_RF_Meter_example+4
0xA45A	0x6D426420 ;?lstr_6_RF_Meter_example+8
0xA45E	0x00 ;?lstr_6_RF_Meter_example+12
; end of ?lstr_6_RF_Meter_example
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150     [140]    _GPIO_Clk_Enable
0x01E0      [22]    _Delay_1us
0x01F8     [500]    _GPIO_Config
0x03EC      [24]    __Lib_TFT_Defs_Write_to_Port
0x0404      [80]    _TFT_SSD1963YT_8bit_Write_Command
0x0454      [44]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input
0x0480     [196]    __Lib_TFT_Defs_TFT_Set_Pin_Directions
0x0544      [80]    _TFT_SSD1963_8bit_Set_Index
0x0594      [52]    _TFT_Write_Command
0x05C8      [52]    _TFT_Set_Index
0x05FC     [100]    __Lib_TFT__TFT_getHeader
0x0660      [26]    _Delay_5ms
0x067C      [34]    __Lib_SPI_123_SPIx_Read
0x06A0     [136]    _TFT_Dot
0x0728      [22]    _Delay_10ms
0x0740      [52]    __Lib_TFT_Defs_Read_From_Port
0x0774      [12]    _Is_TFT_Rotated_180
0x0780      [22]    _Delay_100ms
0x0798      [20]    rf_meter_hal_M3_cs_low
0x07AC     [148]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x0840      [66]    __FloatToSignedIntegral
0x0884      [28]    _SPI2_Read
0x08A0      [28]    _SPI1_Read
0x08BC      [28]    _SPI3_Read
0x08D8     [404]    _TFT_H_Line
0x0A6C     [788]    __Lib_TFT__TFT_Write_Char_E
0x0D80     [540]    __Lib_TFT_TFT_Image1bpp
0x0F9C     [512]    __Lib_TFT__TFT_Write_Char
0x119C     [258]    __Sub_FP
0x12A0     [196]    __Lib_Sprintf_fround
0x1364      [44]    _TFT_16bit_Write_Data
0x1390      [92]    _TFT_Write_Data
0x13EC     [244]    _TFT_V_Line
0x14E0      [16]    __Lib_TFT_Is_SSD1963_Set
0x14F0      [96]    _TFT_SSD1963_8bit_Write_Data
0x1550     [524]    __Lib_TFT_TFT_Image4bpp
0x175C      [26]    _TFT_Color16bitToRGB
0x1778      [36]    _TFT_RGBToColor16bit
0x179C     [104]    _rf_meter_hal_read
0x1804      [44]    __UnsignedIntegralToFloat
0x1830     [138]    __Mul_FP
0x18BC     [164]    __Div_FP
0x1960      [70]    __FloatToUnsignedIntegral
0x19A8     [432]    __Lib_TFT_TFT_Image16bpp
0x1B58     [492]    __Lib_TFT_TFT_Image8bpp
0x1D44      [22]    _isdigit
0x1D5C     [380]    __Lib_Sprintf_scale
0x1ED8      [20]    rf_meter_hal_M3_cs_high
0x1EEC     [788]    __Lib_TFT_Defs_TFT_Reset_ST7789V
0x2200     [160]    _TFT_ReadId_ST7789V_or_ILI9341
0x22A0      [48]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction
0x22D0     [360]    _TFT_Set_Address_SSD1963I
0x2438     [328]    _TFT_Set_Address_SSD1963II
0x2580     [976]    __Lib_TFT_Defs_TFT_Reset_ILI9341
0x2950      [16]    _Is_TFT_Set
0x2960      [66]    __Lib_SPI_123_SPIx_Init_Advanced
0x29A4     [272]    _GPIO_Alternate_Function_Enable
0x2AB4      [24]    _TFT_Move_Cursor
0x2ACC      [64]    _TFT_Set_Brush
0x2B0C      [24]    _TFT_Set_Pen
0x2B24     [212]    _TFT_Set_Address_HX8352A
0x2BF8     [104]    _TFT_Set_Address_ILI9340
0x2C60     [104]    _TFT_Set_Address_ILI9342
0x2CC8     [104]    _TFT_Set_Address_R61526
0x2D30     [104]    _TFT_Set_Address_ILI9481
0x2D98     [104]    _TFT_Set_Address_SST7715R
0x2E00     [120]    _TFT_Set_Address
0x2E78      [28]    _SPI1_Write
0x2E94      [28]    _SPI2_Write
0x2EB0      [28]    _SPI3_Write
0x2ECC     [104]    __Compare_FP
0x2F34    [5352]    __Lib_Sprintf__doprntf
0x441C      [28]    _GPIO_Digital_Output
0x4438      [84]    _SPI3_Init_Advanced
0x448C     [254]    __Add_FP
0x458C     [192]    _TFT_GetCurrentColor
0x464C      [20]    ___CC2DW
0x4660     [220]    _TFT_Init_ILI9341_8bit
0x473C     [108]    _TFT_Set_Font
0x47A8      [40]    _rf_meter_hal_init
0x47D0      [88]    _TFT_Image
0x4828     [144]    _TFT_Fill_Screen
0x48B8      [48]    _rf_meter_get_voltage
0x48E8     [136]    _TFT_Write_Text
0x4970     [664]    _TFT_Line
0x4C08      [92]    _system_init
0x4C64     [132]    _rf_meter_get_signal_strength
0x4CE8     [108]    __Lib_System_105_107_SystemClockSetDefault
0x4D54      [58]    ___FillZeros
0x4D90      [76]    _rf_meter_init
0x4DDC      [52]    _sprintf
0x4E10     [480]    _display_init
0x4FF0     [620]    _TFT_Rectangle
0x525C       [8]    ___GenExcept
0x5264      [20]    __Lib_System_105_107_InitialSetUpFosc
0x5278     [460]    _main
0x5444     [344]    __Lib_System_105_107_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [7]    ?lstr1___Lib_Sprintf
0x20000007       [1]    __Lib_TFT_FontInitialized
0x20000008       [2]    __Lib_TFT_Ptr_Set
0x2000000A       [1]    __Lib_TFT___no_acceleration
0x2000000B       [1]    __Lib_TFT___SSD1963_controller
0x2000000C       [2]    __Lib_TFT_Defs___controller
0x2000000E       [1]    __Lib_TFT_Defs_TFT_Rotated_180
0x2000000F       [1]    __Lib_TFT_Defs_TFT_Disp_Rotation
0x20000010       [2]    _track
0x20000012       [2]    _last_track
0x20000014       [4]    _result
0x20000018      [15]    _tmp_txt
0x20000027       [1]    __Lib_TFT_FontOrientation
0x20000028       [4]    rf_meter_hal_M3_spi_read_p
0x2000002C       [4]    _SPI_Rd_Ptr
0x20000030       [4]    rf_meter_hw_32_M3__slope
0x20000034       [4]    rf_meter_hw_32_M3__intercept
0x20000038       [4]    rf_meter_hw_32_M3__vref
0x2000003C       [4]    _SPI_Wr_Ptr
0x20000040       [4]    ___System_CLOCK_IN_KHZ
0x20000044      [10]    __Lib_TFT_headerBuffer
0x2000004E       [2]    __Lib_TFT__fontFirstChar
0x20000050       [4]    _TFT_Get_Ext_Data_Ptr
0x20000054       [2]    __Lib_TFT__fontLastChar
0x20000056       [2]    __Lib_TFT_y_cord
0x20000058       [4]    __Lib_TFT__font
0x2000005C       [2]    __Lib_TFT__fontHeight
0x2000005E       [2]    __Lib_TFT_x_cord
0x20000060       [2]    __Lib_TFT_FontColor
0x20000062       [2]    _TFT_DISP_WIDTH
0x20000064       [2]    _TFT_DISP_HEIGHT
0x20000066       [1]    _ExternalFontSet
0x20000067       [1]    __Lib_TFT_PenWidth
0x20000068       [4]    __Lib_TFT_activeExtFont
0x2000006C       [4]    _TFT_SSD1963_Set_Address_Ptr
0x20000070       [4]    _TFT_Set_Address_Ptr
0x20000074       [4]    _TFT_Write_Data_Ptr
0x20000078       [2]    __Lib_TFT_PenColor
0x2000007A       [1]    __Lib_TFT_BrushEnabled
0x2000007B       [1]    __Lib_TFT_GradientEnabled
0x2000007C       [2]    __Lib_TFT_BrushColor
0x2000007E       [1]    __Lib_TFT_GradientOrientation
0x20000080       [2]    __Lib_TFT_GradColorFrom
0x20000082       [2]    __Lib_TFT_GradColorTo
0x20000084       [4]    _TFT_Set_Index_Ptr
0x20000088       [4]    _TFT_Write_Command_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x559C    [4984]    _Tahoma15x16_Bold
0x6914    [4110]    _HandelGothic_BT21x22_Regular
0x7922    [2168]    _TFT_defaultFont
0x819A    [1705]    _Verdana12x13_Regular
0x8843    [1678]    _signal_hi_m_bmp
0x8ED1    [1678]    _signal_hi_bmp
0x955F    [1678]    _signal_lo_m_bmp
0x9BED    [1678]    _signal_lo_bmp
0xA27C     [108]    __GPIO_MODULE_SPI3_PC10_11_12
0xA2E8      [15]    ?ICS?lstr1_RF_Meter_example
0xA2F7       [7]    ?ICS?lstr2_RF_Meter_example
0xA2FE      [11]    ?ICS?lstr3_RF_Meter_example
0xA309      [15]    ?ICS?lstr4_RF_Meter_example
0xA318      [22]    ?ICS?lstr5_RF_Meter_example
0xA330      [52]    __Lib_Sprintf__powers_
0xA364      [52]    __Lib_Sprintf__npowers_
0xA398      [48]    __Lib_Sprintf_octpowers
0xA3C8      [40]    __Lib_Sprintf_dpowers
0xA3F0      [32]    __Lib_Sprintf_hexpowers
0xA410      [17]    __Lib_Sprintf_hexb
0xA421      [17]    __Lib_Sprintf_hexs
0xA432       [7]    ?ICS?lstr1___Lib_Sprintf
0xA439       [1]    ?ICS__Lib_TFT_FontInitialized
0xA43A       [2]    ?ICS__Lib_TFT_Ptr_Set
0xA43C       [1]    ?ICS__Lib_TFT___no_acceleration
0xA43D       [1]    ?ICS__Lib_TFT___SSD1963_controller
0xA43E       [2]    ?ICS__Lib_TFT_Defs___controller
0xA440       [1]    ?ICS__Lib_TFT_Defs_TFT_Rotated_180
0xA441       [1]    ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation
0xA442      [16]    __Lib_System_105_107_APBAHBPrescTable
0xA452      [13]    ?lstr_6_RF_Meter_example
