/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  reg [7:0] _02_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [12:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_2z;
  wire [10:0] celloutsig_0_3z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [12:0] celloutsig_1_13z;
  wire [10:0] celloutsig_1_15z;
  wire [11:0] celloutsig_1_16z;
  wire [9:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [20:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [20:0] celloutsig_1_3z;
  wire [21:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = celloutsig_1_6z | ~(celloutsig_1_0z);
  assign celloutsig_0_15z = celloutsig_0_1z[3] | _00_;
  assign celloutsig_1_8z = celloutsig_1_3z[11] | in_data[123];
  assign celloutsig_1_9z = in_data[142] | in_data[135];
  reg [3:0] _07_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _07_ <= 4'h0;
    else _07_ <= in_data[11:8];
  assign { _00_, _01_[2:0] } = _07_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 8'h00;
    else _02_ <= { celloutsig_1_1z[18], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_6z = { celloutsig_1_2z[3:0], _02_, celloutsig_1_0z } <= { celloutsig_1_3z[13:9], _02_ };
  assign celloutsig_1_0z = in_data[153:145] && in_data[166:158];
  assign celloutsig_0_0z = in_data[26:22] % { 1'h1, in_data[21:18] };
  assign celloutsig_1_10z = celloutsig_1_1z[5:0] % { 1'h1, celloutsig_1_3z[4:0] };
  assign celloutsig_1_16z = { celloutsig_1_15z[9:0], celloutsig_1_0z, celloutsig_1_8z } % { 1'h1, celloutsig_1_4z[14:6], celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_1_19z = celloutsig_1_17z[6:3] != in_data[110:107];
  assign celloutsig_1_2z = - { in_data[181:177], celloutsig_1_0z };
  assign celloutsig_1_13z = - celloutsig_1_3z[15:3];
  assign celloutsig_1_15z = - { celloutsig_1_4z[7:4], celloutsig_1_10z, celloutsig_1_7z };
  assign celloutsig_1_18z = | celloutsig_1_13z[8:3];
  assign celloutsig_0_8z = | celloutsig_0_3z[10:3];
  assign celloutsig_0_14z = | { celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_1_1z = { in_data[177:158], celloutsig_1_0z } >> { in_data[187:170], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[68:56] << { in_data[68:61], celloutsig_0_0z };
  assign celloutsig_0_3z = in_data[57:47] ^ { celloutsig_0_1z[3], celloutsig_0_2z };
  assign celloutsig_1_3z = celloutsig_1_1z ^ { in_data[151:138], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_4z = { celloutsig_1_2z[3], celloutsig_1_1z } ^ { celloutsig_1_3z[6], celloutsig_1_3z };
  assign celloutsig_0_2z = in_data[9:0] ^ celloutsig_0_1z[11:2];
  assign celloutsig_1_17z = celloutsig_1_15z[10:1] ^ { celloutsig_1_16z[8:1], celloutsig_1_8z, celloutsig_1_9z };
  assign _01_[3] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
