// Seed: 422181356
module module_0 (
    output wand id_0,
    output wire id_1,
    input supply0 id_2,
    input tri1 id_3,
    input uwire id_4,
    output tri0 id_5
    , id_14,
    input uwire id_6,
    input tri id_7,
    input wand id_8,
    input tri0 module_0,
    input uwire id_10,
    input supply0 id_11,
    output wor id_12
);
endmodule
module module_1 #(
    parameter id_4 = 32'd90
) (
    output tri0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    output tri1 id_3,
    input tri0 _id_4
);
  tri1 id_6;
  ;
  assign id_6 = id_4 == -1'b0;
  logic [1 : 1] id_7;
  ;
  final $unsigned(44);
  ;
  wire id_8;
  logic [7:0] id_9;
  wire id_10;
  assign id_9#(
      .id_2("" ^ -1),
      .id_6(1),
      .id_1(1)
  ) [id_4] = ~(~id_10);
  supply1 id_11;
  wire id_12;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_1,
      id_1,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_0
  );
  assign modCall_1.id_2 = 0;
  assign id_11 = id_9 ? id_6 : -1;
endmodule
