// Seed: 1297362181
module module_0 (
    input logic id_0,
    output id_1
    , id_9,
    input logic id_2,
    input id_3,
    output id_4,
    output id_5,
    input id_6,
    input logic id_7,
    output reg id_8
);
  logic id_10;
  logic id_11;
  always @* begin
    id_8 <= id_9;
  end
endmodule
