
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//nstat_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402038 <.init>:
  402038:	stp	x29, x30, [sp, #-16]!
  40203c:	mov	x29, sp
  402040:	bl	402760 <ferror@plt+0x60>
  402044:	ldp	x29, x30, [sp], #16
  402048:	ret

Disassembly of section .plt:

0000000000402050 <memcpy@plt-0x20>:
  402050:	stp	x16, x30, [sp, #-16]!
  402054:	adrp	x16, 41d000 <ferror@plt+0x1a900>
  402058:	ldr	x17, [x16, #4088]
  40205c:	add	x16, x16, #0xff8
  402060:	br	x17
  402064:	nop
  402068:	nop
  40206c:	nop

0000000000402070 <memcpy@plt>:
  402070:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402074:	ldr	x17, [x16]
  402078:	add	x16, x16, #0x0
  40207c:	br	x17

0000000000402080 <recvmsg@plt>:
  402080:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402084:	ldr	x17, [x16, #8]
  402088:	add	x16, x16, #0x8
  40208c:	br	x17

0000000000402090 <strtoul@plt>:
  402090:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402094:	ldr	x17, [x16, #16]
  402098:	add	x16, x16, #0x10
  40209c:	br	x17

00000000004020a0 <strlen@plt>:
  4020a0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4020a4:	ldr	x17, [x16, #24]
  4020a8:	add	x16, x16, #0x18
  4020ac:	br	x17

00000000004020b0 <exit@plt>:
  4020b0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4020b4:	ldr	x17, [x16, #32]
  4020b8:	add	x16, x16, #0x20
  4020bc:	br	x17

00000000004020c0 <perror@plt>:
  4020c0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4020c4:	ldr	x17, [x16, #40]
  4020c8:	add	x16, x16, #0x28
  4020cc:	br	x17

00000000004020d0 <listen@plt>:
  4020d0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4020d4:	ldr	x17, [x16, #48]
  4020d8:	add	x16, x16, #0x30
  4020dc:	br	x17

00000000004020e0 <strtoll@plt>:
  4020e0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4020e4:	ldr	x17, [x16, #56]
  4020e8:	add	x16, x16, #0x38
  4020ec:	br	x17

00000000004020f0 <daemon@plt>:
  4020f0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4020f4:	ldr	x17, [x16, #64]
  4020f8:	add	x16, x16, #0x40
  4020fc:	br	x17

0000000000402100 <strtod@plt>:
  402100:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402104:	ldr	x17, [x16, #72]
  402108:	add	x16, x16, #0x48
  40210c:	br	x17

0000000000402110 <geteuid@plt>:
  402110:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402114:	ldr	x17, [x16, #80]
  402118:	add	x16, x16, #0x50
  40211c:	br	x17

0000000000402120 <sethostent@plt>:
  402120:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402124:	ldr	x17, [x16, #88]
  402128:	add	x16, x16, #0x58
  40212c:	br	x17

0000000000402130 <bind@plt>:
  402130:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402134:	ldr	x17, [x16, #96]
  402138:	add	x16, x16, #0x60
  40213c:	br	x17

0000000000402140 <ftell@plt>:
  402140:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402144:	ldr	x17, [x16, #104]
  402148:	add	x16, x16, #0x68
  40214c:	br	x17

0000000000402150 <sprintf@plt>:
  402150:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402154:	ldr	x17, [x16, #112]
  402158:	add	x16, x16, #0x70
  40215c:	br	x17

0000000000402160 <getuid@plt>:
  402160:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402164:	ldr	x17, [x16, #120]
  402168:	add	x16, x16, #0x78
  40216c:	br	x17

0000000000402170 <putc@plt>:
  402170:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402174:	ldr	x17, [x16, #128]
  402178:	add	x16, x16, #0x80
  40217c:	br	x17

0000000000402180 <strftime@plt>:
  402180:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402184:	ldr	x17, [x16, #136]
  402188:	add	x16, x16, #0x88
  40218c:	br	x17

0000000000402190 <fputc@plt>:
  402190:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402194:	ldr	x17, [x16, #144]
  402198:	add	x16, x16, #0x90
  40219c:	br	x17

00000000004021a0 <fork@plt>:
  4021a0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4021a4:	ldr	x17, [x16, #152]
  4021a8:	add	x16, x16, #0x98
  4021ac:	br	x17

00000000004021b0 <snprintf@plt>:
  4021b0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4021b4:	ldr	x17, [x16, #160]
  4021b8:	add	x16, x16, #0xa0
  4021bc:	br	x17

00000000004021c0 <fileno@plt>:
  4021c0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4021c4:	ldr	x17, [x16, #168]
  4021c8:	add	x16, x16, #0xa8
  4021cc:	br	x17

00000000004021d0 <localtime@plt>:
  4021d0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4021d4:	ldr	x17, [x16, #176]
  4021d8:	add	x16, x16, #0xb0
  4021dc:	br	x17

00000000004021e0 <signal@plt>:
  4021e0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4021e4:	ldr	x17, [x16, #184]
  4021e8:	add	x16, x16, #0xb8
  4021ec:	br	x17

00000000004021f0 <ftruncate64@plt>:
  4021f0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4021f4:	ldr	x17, [x16, #192]
  4021f8:	add	x16, x16, #0xc0
  4021fc:	br	x17

0000000000402200 <fclose@plt>:
  402200:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402204:	ldr	x17, [x16, #200]
  402208:	add	x16, x16, #0xc8
  40220c:	br	x17

0000000000402210 <getpid@plt>:
  402210:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402214:	ldr	x17, [x16, #208]
  402218:	add	x16, x16, #0xd0
  40221c:	br	x17

0000000000402220 <time@plt>:
  402220:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402224:	ldr	x17, [x16, #216]
  402228:	add	x16, x16, #0xd8
  40222c:	br	x17

0000000000402230 <malloc@plt>:
  402230:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402234:	ldr	x17, [x16, #224]
  402238:	add	x16, x16, #0xe0
  40223c:	br	x17

0000000000402240 <setsockopt@plt>:
  402240:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402244:	ldr	x17, [x16, #232]
  402248:	add	x16, x16, #0xe8
  40224c:	br	x17

0000000000402250 <poll@plt>:
  402250:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402254:	ldr	x17, [x16, #240]
  402258:	add	x16, x16, #0xf0
  40225c:	br	x17

0000000000402260 <__isoc99_fscanf@plt>:
  402260:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402264:	ldr	x17, [x16, #248]
  402268:	add	x16, x16, #0xf8
  40226c:	br	x17

0000000000402270 <__libc_start_main@plt>:
  402270:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402274:	ldr	x17, [x16, #256]
  402278:	add	x16, x16, #0x100
  40227c:	br	x17

0000000000402280 <strcat@plt>:
  402280:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402284:	ldr	x17, [x16, #264]
  402288:	add	x16, x16, #0x108
  40228c:	br	x17

0000000000402290 <flock@plt>:
  402290:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402294:	ldr	x17, [x16, #272]
  402298:	add	x16, x16, #0x110
  40229c:	br	x17

00000000004022a0 <if_indextoname@plt>:
  4022a0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4022a4:	ldr	x17, [x16, #280]
  4022a8:	add	x16, x16, #0x118
  4022ac:	br	x17

00000000004022b0 <memset@plt>:
  4022b0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4022b4:	ldr	x17, [x16, #288]
  4022b8:	add	x16, x16, #0x120
  4022bc:	br	x17

00000000004022c0 <fdopen@plt>:
  4022c0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4022c4:	ldr	x17, [x16, #296]
  4022c8:	add	x16, x16, #0x128
  4022cc:	br	x17

00000000004022d0 <gettimeofday@plt>:
  4022d0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4022d4:	ldr	x17, [x16, #304]
  4022d8:	add	x16, x16, #0x130
  4022dc:	br	x17

00000000004022e0 <accept@plt>:
  4022e0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4022e4:	ldr	x17, [x16, #312]
  4022e8:	add	x16, x16, #0x138
  4022ec:	br	x17

00000000004022f0 <random@plt>:
  4022f0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4022f4:	ldr	x17, [x16, #320]
  4022f8:	add	x16, x16, #0x140
  4022fc:	br	x17

0000000000402300 <sendmsg@plt>:
  402300:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402304:	ldr	x17, [x16, #328]
  402308:	add	x16, x16, #0x148
  40230c:	br	x17

0000000000402310 <cap_get_flag@plt>:
  402310:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402314:	ldr	x17, [x16, #336]
  402318:	add	x16, x16, #0x150
  40231c:	br	x17

0000000000402320 <bcmp@plt>:
  402320:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402324:	ldr	x17, [x16, #344]
  402328:	add	x16, x16, #0x158
  40232c:	br	x17

0000000000402330 <strcasecmp@plt>:
  402330:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402334:	ldr	x17, [x16, #352]
  402338:	add	x16, x16, #0x160
  40233c:	br	x17

0000000000402340 <realloc@plt>:
  402340:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402344:	ldr	x17, [x16, #360]
  402348:	add	x16, x16, #0x168
  40234c:	br	x17

0000000000402350 <rewind@plt>:
  402350:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402354:	ldr	x17, [x16, #368]
  402358:	add	x16, x16, #0x170
  40235c:	br	x17

0000000000402360 <cap_set_proc@plt>:
  402360:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402364:	ldr	x17, [x16, #376]
  402368:	add	x16, x16, #0x178
  40236c:	br	x17

0000000000402370 <strdup@plt>:
  402370:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402374:	ldr	x17, [x16, #384]
  402378:	add	x16, x16, #0x180
  40237c:	br	x17

0000000000402380 <strerror@plt>:
  402380:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402384:	ldr	x17, [x16, #392]
  402388:	add	x16, x16, #0x188
  40238c:	br	x17

0000000000402390 <close@plt>:
  402390:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402394:	ldr	x17, [x16, #400]
  402398:	add	x16, x16, #0x190
  40239c:	br	x17

00000000004023a0 <strrchr@plt>:
  4023a0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4023a4:	ldr	x17, [x16, #408]
  4023a8:	add	x16, x16, #0x198
  4023ac:	br	x17

00000000004023b0 <recv@plt>:
  4023b0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4023b4:	ldr	x17, [x16, #416]
  4023b8:	add	x16, x16, #0x1a0
  4023bc:	br	x17

00000000004023c0 <__gmon_start__@plt>:
  4023c0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4023c4:	ldr	x17, [x16, #424]
  4023c8:	add	x16, x16, #0x1a8
  4023cc:	br	x17

00000000004023d0 <abort@plt>:
  4023d0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4023d4:	ldr	x17, [x16, #432]
  4023d8:	add	x16, x16, #0x1b0
  4023dc:	br	x17

00000000004023e0 <feof@plt>:
  4023e0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4023e4:	ldr	x17, [x16, #440]
  4023e8:	add	x16, x16, #0x1b8
  4023ec:	br	x17

00000000004023f0 <getopt_long@plt>:
  4023f0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4023f4:	ldr	x17, [x16, #448]
  4023f8:	add	x16, x16, #0x1c0
  4023fc:	br	x17

0000000000402400 <strcmp@plt>:
  402400:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402404:	ldr	x17, [x16, #456]
  402408:	add	x16, x16, #0x1c8
  40240c:	br	x17

0000000000402410 <__ctype_b_loc@plt>:
  402410:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402414:	ldr	x17, [x16, #464]
  402418:	add	x16, x16, #0x1d0
  40241c:	br	x17

0000000000402420 <strtol@plt>:
  402420:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402424:	ldr	x17, [x16, #472]
  402428:	add	x16, x16, #0x1d8
  40242c:	br	x17

0000000000402430 <cap_get_proc@plt>:
  402430:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402434:	ldr	x17, [x16, #480]
  402438:	add	x16, x16, #0x1e0
  40243c:	br	x17

0000000000402440 <fread@plt>:
  402440:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402444:	ldr	x17, [x16, #488]
  402448:	add	x16, x16, #0x1e8
  40244c:	br	x17

0000000000402450 <gethostbyaddr@plt>:
  402450:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402454:	ldr	x17, [x16, #496]
  402458:	add	x16, x16, #0x1f0
  40245c:	br	x17

0000000000402460 <free@plt>:
  402460:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402464:	ldr	x17, [x16, #504]
  402468:	add	x16, x16, #0x1f8
  40246c:	br	x17

0000000000402470 <inet_pton@plt>:
  402470:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402474:	ldr	x17, [x16, #512]
  402478:	add	x16, x16, #0x200
  40247c:	br	x17

0000000000402480 <__fxstat64@plt>:
  402480:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402484:	ldr	x17, [x16, #520]
  402488:	add	x16, x16, #0x208
  40248c:	br	x17

0000000000402490 <send@plt>:
  402490:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402494:	ldr	x17, [x16, #528]
  402498:	add	x16, x16, #0x210
  40249c:	br	x17

00000000004024a0 <connect@plt>:
  4024a0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4024a4:	ldr	x17, [x16, #536]
  4024a8:	add	x16, x16, #0x218
  4024ac:	br	x17

00000000004024b0 <strspn@plt>:
  4024b0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4024b4:	ldr	x17, [x16, #544]
  4024b8:	add	x16, x16, #0x220
  4024bc:	br	x17

00000000004024c0 <strchr@plt>:
  4024c0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4024c4:	ldr	x17, [x16, #552]
  4024c8:	add	x16, x16, #0x228
  4024cc:	br	x17

00000000004024d0 <strtoull@plt>:
  4024d0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4024d4:	ldr	x17, [x16, #560]
  4024d8:	add	x16, x16, #0x230
  4024dc:	br	x17

00000000004024e0 <fwrite@plt>:
  4024e0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4024e4:	ldr	x17, [x16, #568]
  4024e8:	add	x16, x16, #0x238
  4024ec:	br	x17

00000000004024f0 <fnmatch@plt>:
  4024f0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4024f4:	ldr	x17, [x16, #576]
  4024f8:	add	x16, x16, #0x240
  4024fc:	br	x17

0000000000402500 <socket@plt>:
  402500:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402504:	ldr	x17, [x16, #584]
  402508:	add	x16, x16, #0x248
  40250c:	br	x17

0000000000402510 <fflush@plt>:
  402510:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402514:	ldr	x17, [x16, #592]
  402518:	add	x16, x16, #0x250
  40251c:	br	x17

0000000000402520 <strcpy@plt>:
  402520:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402524:	ldr	x17, [x16, #600]
  402528:	add	x16, x16, #0x258
  40252c:	br	x17

0000000000402530 <strncat@plt>:
  402530:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402534:	ldr	x17, [x16, #608]
  402538:	add	x16, x16, #0x260
  40253c:	br	x17

0000000000402540 <fopen64@plt>:
  402540:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402544:	ldr	x17, [x16, #616]
  402548:	add	x16, x16, #0x268
  40254c:	br	x17

0000000000402550 <getsockopt@plt>:
  402550:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402554:	ldr	x17, [x16, #624]
  402558:	add	x16, x16, #0x270
  40255c:	br	x17

0000000000402560 <cap_clear@plt>:
  402560:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402564:	ldr	x17, [x16, #632]
  402568:	add	x16, x16, #0x278
  40256c:	br	x17

0000000000402570 <isatty@plt>:
  402570:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402574:	ldr	x17, [x16, #640]
  402578:	add	x16, x16, #0x280
  40257c:	br	x17

0000000000402580 <sysconf@plt>:
  402580:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402584:	ldr	x17, [x16, #648]
  402588:	add	x16, x16, #0x288
  40258c:	br	x17

0000000000402590 <open64@plt>:
  402590:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402594:	ldr	x17, [x16, #656]
  402598:	add	x16, x16, #0x290
  40259c:	br	x17

00000000004025a0 <asctime@plt>:
  4025a0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4025a4:	ldr	x17, [x16, #664]
  4025a8:	add	x16, x16, #0x298
  4025ac:	br	x17

00000000004025b0 <cap_free@plt>:
  4025b0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4025b4:	ldr	x17, [x16, #672]
  4025b8:	add	x16, x16, #0x2a0
  4025bc:	br	x17

00000000004025c0 <if_nametoindex@plt>:
  4025c0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4025c4:	ldr	x17, [x16, #680]
  4025c8:	add	x16, x16, #0x2a8
  4025cc:	br	x17

00000000004025d0 <strchrnul@plt>:
  4025d0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4025d4:	ldr	x17, [x16, #688]
  4025d8:	add	x16, x16, #0x2b0
  4025dc:	br	x17

00000000004025e0 <strstr@plt>:
  4025e0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4025e4:	ldr	x17, [x16, #696]
  4025e8:	add	x16, x16, #0x2b8
  4025ec:	br	x17

00000000004025f0 <__isoc99_sscanf@plt>:
  4025f0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4025f4:	ldr	x17, [x16, #704]
  4025f8:	add	x16, x16, #0x2c0
  4025fc:	br	x17

0000000000402600 <strncpy@plt>:
  402600:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402604:	ldr	x17, [x16, #712]
  402608:	add	x16, x16, #0x2c8
  40260c:	br	x17

0000000000402610 <strcspn@plt>:
  402610:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402614:	ldr	x17, [x16, #720]
  402618:	add	x16, x16, #0x2d0
  40261c:	br	x17

0000000000402620 <vfprintf@plt>:
  402620:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402624:	ldr	x17, [x16, #728]
  402628:	add	x16, x16, #0x2d8
  40262c:	br	x17

0000000000402630 <printf@plt>:
  402630:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402634:	ldr	x17, [x16, #736]
  402638:	add	x16, x16, #0x2e0
  40263c:	br	x17

0000000000402640 <__assert_fail@plt>:
  402640:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402644:	ldr	x17, [x16, #744]
  402648:	add	x16, x16, #0x2e8
  40264c:	br	x17

0000000000402650 <__errno_location@plt>:
  402650:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402654:	ldr	x17, [x16, #752]
  402658:	add	x16, x16, #0x2f0
  40265c:	br	x17

0000000000402660 <getenv@plt>:
  402660:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402664:	ldr	x17, [x16, #760]
  402668:	add	x16, x16, #0x2f8
  40266c:	br	x17

0000000000402670 <putchar@plt>:
  402670:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402674:	ldr	x17, [x16, #768]
  402678:	add	x16, x16, #0x300
  40267c:	br	x17

0000000000402680 <__getdelim@plt>:
  402680:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402684:	ldr	x17, [x16, #776]
  402688:	add	x16, x16, #0x308
  40268c:	br	x17

0000000000402690 <getsockname@plt>:
  402690:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402694:	ldr	x17, [x16, #784]
  402698:	add	x16, x16, #0x310
  40269c:	br	x17

00000000004026a0 <waitpid@plt>:
  4026a0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4026a4:	ldr	x17, [x16, #792]
  4026a8:	add	x16, x16, #0x318
  4026ac:	br	x17

00000000004026b0 <unlink@plt>:
  4026b0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4026b4:	ldr	x17, [x16, #800]
  4026b8:	add	x16, x16, #0x320
  4026bc:	br	x17

00000000004026c0 <fprintf@plt>:
  4026c0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4026c4:	ldr	x17, [x16, #808]
  4026c8:	add	x16, x16, #0x328
  4026cc:	br	x17

00000000004026d0 <fgets@plt>:
  4026d0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4026d4:	ldr	x17, [x16, #816]
  4026d8:	add	x16, x16, #0x330
  4026dc:	br	x17

00000000004026e0 <exp@plt>:
  4026e0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4026e4:	ldr	x17, [x16, #824]
  4026e8:	add	x16, x16, #0x338
  4026ec:	br	x17

00000000004026f0 <inet_ntop@plt>:
  4026f0:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  4026f4:	ldr	x17, [x16, #832]
  4026f8:	add	x16, x16, #0x340
  4026fc:	br	x17

0000000000402700 <ferror@plt>:
  402700:	adrp	x16, 41e000 <ferror@plt+0x1b900>
  402704:	ldr	x17, [x16, #840]
  402708:	add	x16, x16, #0x348
  40270c:	br	x17

Disassembly of section .text:

0000000000402710 <.text>:
  402710:	mov	x29, #0x0                   	// #0
  402714:	mov	x30, #0x0                   	// #0
  402718:	mov	x5, x0
  40271c:	ldr	x1, [sp]
  402720:	add	x2, sp, #0x8
  402724:	mov	x6, sp
  402728:	movz	x0, #0x0, lsl #48
  40272c:	movk	x0, #0x0, lsl #32
  402730:	movk	x0, #0x40, lsl #16
  402734:	movk	x0, #0x281c
  402738:	movz	x3, #0x0, lsl #48
  40273c:	movk	x3, #0x0, lsl #32
  402740:	movk	x3, #0x40, lsl #16
  402744:	movk	x3, #0xc2d8
  402748:	movz	x4, #0x0, lsl #48
  40274c:	movk	x4, #0x0, lsl #32
  402750:	movk	x4, #0x40, lsl #16
  402754:	movk	x4, #0xc358
  402758:	bl	402270 <__libc_start_main@plt>
  40275c:	bl	4023d0 <abort@plt>
  402760:	adrp	x0, 41d000 <ferror@plt+0x1a900>
  402764:	ldr	x0, [x0, #4040]
  402768:	cbz	x0, 402770 <ferror@plt+0x70>
  40276c:	b	4023c0 <__gmon_start__@plt>
  402770:	ret
  402774:	nop
  402778:	adrp	x0, 41e000 <ferror@plt+0x1b900>
  40277c:	add	x0, x0, #0x370
  402780:	adrp	x1, 41e000 <ferror@plt+0x1b900>
  402784:	add	x1, x1, #0x370
  402788:	cmp	x1, x0
  40278c:	b.eq	4027a4 <ferror@plt+0xa4>  // b.none
  402790:	adrp	x1, 40c000 <ferror@plt+0x9900>
  402794:	ldr	x1, [x1, #888]
  402798:	cbz	x1, 4027a4 <ferror@plt+0xa4>
  40279c:	mov	x16, x1
  4027a0:	br	x16
  4027a4:	ret
  4027a8:	adrp	x0, 41e000 <ferror@plt+0x1b900>
  4027ac:	add	x0, x0, #0x370
  4027b0:	adrp	x1, 41e000 <ferror@plt+0x1b900>
  4027b4:	add	x1, x1, #0x370
  4027b8:	sub	x1, x1, x0
  4027bc:	lsr	x2, x1, #63
  4027c0:	add	x1, x2, x1, asr #3
  4027c4:	cmp	xzr, x1, asr #1
  4027c8:	asr	x1, x1, #1
  4027cc:	b.eq	4027e4 <ferror@plt+0xe4>  // b.none
  4027d0:	adrp	x2, 40c000 <ferror@plt+0x9900>
  4027d4:	ldr	x2, [x2, #896]
  4027d8:	cbz	x2, 4027e4 <ferror@plt+0xe4>
  4027dc:	mov	x16, x2
  4027e0:	br	x16
  4027e4:	ret
  4027e8:	stp	x29, x30, [sp, #-32]!
  4027ec:	mov	x29, sp
  4027f0:	str	x19, [sp, #16]
  4027f4:	adrp	x19, 41e000 <ferror@plt+0x1b900>
  4027f8:	ldrb	w0, [x19, #912]
  4027fc:	cbnz	w0, 40280c <ferror@plt+0x10c>
  402800:	bl	402778 <ferror@plt+0x78>
  402804:	mov	w0, #0x1                   	// #1
  402808:	strb	w0, [x19, #912]
  40280c:	ldr	x19, [sp, #16]
  402810:	ldp	x29, x30, [sp], #32
  402814:	ret
  402818:	b	4027a8 <ferror@plt+0xa8>
  40281c:	sub	sp, sp, #0x160
  402820:	stp	x26, x25, [sp, #288]
  402824:	stp	x24, x23, [sp, #304]
  402828:	stp	x22, x21, [sp, #320]
  40282c:	stp	x20, x19, [sp, #336]
  402830:	adrp	x20, 40c000 <ferror@plt+0x9900>
  402834:	adrp	x22, 40c000 <ferror@plt+0x9900>
  402838:	adrp	x25, 40c000 <ferror@plt+0x9900>
  40283c:	adrp	x23, 40c000 <ferror@plt+0x9900>
  402840:	adrp	x24, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402844:	stp	x28, x27, [sp, #272]
  402848:	mov	x21, x1
  40284c:	mov	w19, w0
  402850:	add	x20, x20, #0x53f
  402854:	add	x22, x22, #0x3b8
  402858:	add	x25, x25, #0x390
  40285c:	mov	w26, #0x1                   	// #1
  402860:	adrp	x27, 41e000 <ferror@plt+0x1b900>
  402864:	mov	w28, #0x3e8                 	// #1000
  402868:	add	x23, x23, #0x992
  40286c:	add	x24, x24, #0xe08
  402870:	stp	x29, x30, [sp, #256]
  402874:	add	x29, sp, #0x100
  402878:	b	402884 <ferror@plt+0x184>
  40287c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402880:	str	w26, [x8, #3576]
  402884:	mov	w0, w19
  402888:	mov	x1, x21
  40288c:	mov	x2, x20
  402890:	mov	x3, x22
  402894:	mov	x4, xzr
  402898:	bl	4023f0 <getopt_long@plt>
  40289c:	sub	w8, w0, #0x56
  4028a0:	cmp	w8, #0x24
  4028a4:	b.hi	402964 <ferror@plt+0x264>  // b.pmore
  4028a8:	adr	x9, 40287c <ferror@plt+0x17c>
  4028ac:	ldrb	w10, [x25, x8]
  4028b0:	add	x9, x9, x10, lsl #2
  4028b4:	br	x9
  4028b8:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4028bc:	str	w26, [x8, #3744]
  4028c0:	b	402884 <ferror@plt+0x184>
  4028c4:	ldr	x0, [x27, #888]
  4028c8:	mov	x1, x23
  4028cc:	mov	x2, x24
  4028d0:	bl	4025f0 <__isoc99_sscanf@plt>
  4028d4:	cmp	w0, #0x1
  4028d8:	b.ne	402cc0 <ferror@plt+0x5c0>  // b.any
  4028dc:	ldr	w8, [x24]
  4028e0:	cmp	w8, #0x0
  4028e4:	b.gt	402884 <ferror@plt+0x184>
  4028e8:	b	402cc0 <ferror@plt+0x5c0>
  4028ec:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4028f0:	str	w26, [x8, #3556]
  4028f4:	b	402884 <ferror@plt+0x184>
  4028f8:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4028fc:	str	w26, [x8, #3552]
  402900:	b	402884 <ferror@plt+0x184>
  402904:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402908:	str	w26, [x8, #3764]
  40290c:	b	402884 <ferror@plt+0x184>
  402910:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402914:	str	w26, [x8, #3580]
  402918:	b	402884 <ferror@plt+0x184>
  40291c:	ldr	x0, [x27, #888]
  402920:	mov	w2, #0xa                   	// #10
  402924:	mov	x1, xzr
  402928:	bl	402420 <strtol@plt>
  40292c:	mul	w8, w0, w28
  402930:	adrp	x9, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402934:	str	w8, [x9, #3748]
  402938:	b	402884 <ferror@plt+0x184>
  40293c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402940:	str	w26, [x8, #3568]
  402944:	b	402884 <ferror@plt+0x184>
  402948:	adrp	x0, 40c000 <ferror@plt+0x9900>
  40294c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  402950:	add	x0, x0, #0x575
  402954:	add	x1, x1, #0x538
  402958:	bl	402630 <printf@plt>
  40295c:	mov	w0, wzr
  402960:	bl	4020b0 <exit@plt>
  402964:	cmn	w0, #0x1
  402968:	b.ne	402a28 <ferror@plt+0x328>  // b.any
  40296c:	adrp	x8, 41e000 <ferror@plt+0x1b900>
  402970:	ldrsw	x22, [x8, #896]
  402974:	mov	w9, #0x1                   	// #1
  402978:	sub	x8, x29, #0x78
  40297c:	sturh	w9, [x29, #-120]
  402980:	sturb	wzr, [x29, #-118]
  402984:	orr	x20, x8, #0x3
  402988:	bl	402160 <getuid@plt>
  40298c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  402990:	mov	w2, w0
  402994:	add	x1, x1, #0x593
  402998:	mov	x0, x20
  40299c:	bl	402150 <sprintf@plt>
  4029a0:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4029a4:	ldr	w8, [x8, #3748]
  4029a8:	cmp	w8, #0x1
  4029ac:	b.lt	402a2c <ferror@plt+0x32c>  // b.tstop
  4029b0:	adrp	x9, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4029b4:	ldr	w10, [x9, #3592]
  4029b8:	cbnz	w10, 4029c4 <ferror@plt+0x2c4>
  4029bc:	mov	w10, #0x3c                  	// #60
  4029c0:	str	w10, [x9, #3592]
  4029c4:	adrp	x12, 40c000 <ferror@plt+0x9900>
  4029c8:	ldr	d0, [x12, #904]
  4029cc:	mov	w11, #0x3e8                 	// #1000
  4029d0:	scvtf	d1, w8
  4029d4:	mul	w8, w10, w11
  4029d8:	fmul	d0, d1, d0
  4029dc:	scvtf	d1, w8
  4029e0:	fdiv	d0, d0, d1
  4029e4:	str	w8, [x9, #3592]
  4029e8:	bl	4026e0 <exp@plt>
  4029ec:	fmov	d1, #1.000000000000000000e+00
  4029f0:	fdiv	d0, d1, d0
  4029f4:	fsub	d0, d1, d0
  4029f8:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4029fc:	mov	w0, #0x1                   	// #1
  402a00:	mov	w1, #0x1                   	// #1
  402a04:	mov	w2, wzr
  402a08:	str	d0, [x8, #3728]
  402a0c:	bl	402500 <socket@plt>
  402a10:	tbz	w0, #31, 402a74 <ferror@plt+0x374>
  402a14:	adrp	x0, 40c000 <ferror@plt+0x9900>
  402a18:	add	x0, x0, #0x59b
  402a1c:	bl	4020c0 <perror@plt>
  402a20:	mov	w0, #0xffffffff            	// #-1
  402a24:	bl	4020b0 <exit@plt>
  402a28:	bl	403224 <ferror@plt+0xb24>
  402a2c:	adrp	x0, 40c000 <ferror@plt+0x9900>
  402a30:	add	x8, x21, x22, lsl #3
  402a34:	sub	w9, w19, w22
  402a38:	adrp	x24, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402a3c:	adrp	x27, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402a40:	add	x0, x0, #0x5d1
  402a44:	str	x8, [x24, #3736]
  402a48:	str	w9, [x27, #3596]
  402a4c:	bl	402660 <getenv@plt>
  402a50:	mov	x19, x0
  402a54:	cbz	x0, 402aa8 <ferror@plt+0x3a8>
  402a58:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402a5c:	ldr	w8, [x8, #3576]
  402a60:	cbnz	w8, 402ad8 <ferror@plt+0x3d8>
  402a64:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402a68:	ldr	w8, [x8, #3744]
  402a6c:	cbnz	w8, 402aec <ferror@plt+0x3ec>
  402a70:	b	402c98 <ferror@plt+0x598>
  402a74:	mov	w19, w0
  402a78:	mov	x0, x20
  402a7c:	bl	4020a0 <strlen@plt>
  402a80:	add	w2, w0, #0x3
  402a84:	sub	x1, x29, #0x78
  402a88:	mov	w0, w19
  402a8c:	bl	402130 <bind@plt>
  402a90:	tbz	w0, #31, 402ce4 <ferror@plt+0x5e4>
  402a94:	adrp	x0, 40c000 <ferror@plt+0x9900>
  402a98:	add	x0, x0, #0x5a9
  402a9c:	bl	4020c0 <perror@plt>
  402aa0:	mov	w0, #0xffffffff            	// #-1
  402aa4:	bl	4020b0 <exit@plt>
  402aa8:	mov	w0, #0x80                  	// #128
  402aac:	bl	402230 <malloc@plt>
  402ab0:	mov	x19, x0
  402ab4:	bl	402160 <getuid@plt>
  402ab8:	adrp	x1, 40c000 <ferror@plt+0x9900>
  402abc:	mov	w2, w0
  402ac0:	add	x1, x1, #0x5df
  402ac4:	mov	x0, x19
  402ac8:	bl	402150 <sprintf@plt>
  402acc:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402ad0:	ldr	w8, [x8, #3576]
  402ad4:	cbz	w8, 402a64 <ferror@plt+0x364>
  402ad8:	mov	x0, x19
  402adc:	bl	4026b0 <unlink@plt>
  402ae0:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402ae4:	ldr	w8, [x8, #3744]
  402ae8:	cbz	w8, 402c98 <ferror@plt+0x598>
  402aec:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402af0:	ldr	w8, [x8, #3556]
  402af4:	cbz	w8, 402c98 <ferror@plt+0x598>
  402af8:	mov	x19, xzr
  402afc:	mov	w0, #0x1                   	// #1
  402b00:	mov	w1, #0x1                   	// #1
  402b04:	mov	w2, wzr
  402b08:	bl	402500 <socket@plt>
  402b0c:	tbnz	w0, #31, 402bb4 <ferror@plt+0x4b4>
  402b10:	mov	w21, w0
  402b14:	mov	x0, x20
  402b18:	bl	4020a0 <strlen@plt>
  402b1c:	add	w2, w0, #0x3
  402b20:	sub	x1, x29, #0x78
  402b24:	mov	w0, w21
  402b28:	bl	4024a0 <connect@plt>
  402b2c:	cbz	w0, 402b64 <ferror@plt+0x464>
  402b30:	mov	w8, #0x7461                	// #29793
  402b34:	mov	w9, #0x736e                	// #29550
  402b38:	movk	w8, #0x30, lsl #16
  402b3c:	movk	w9, #0x6174, lsl #16
  402b40:	mov	x0, x20
  402b44:	stur	w8, [x20, #3]
  402b48:	str	w9, [x20]
  402b4c:	bl	4020a0 <strlen@plt>
  402b50:	add	w2, w0, #0x3
  402b54:	sub	x1, x29, #0x78
  402b58:	mov	w0, w21
  402b5c:	bl	4024a0 <connect@plt>
  402b60:	cbnz	w0, 402bac <ferror@plt+0x4ac>
  402b64:	mov	w8, #0xc                   	// #12
  402b68:	add	x3, sp, #0x8
  402b6c:	mov	x4, sp
  402b70:	mov	w1, #0x1                   	// #1
  402b74:	mov	w2, #0x11                  	// #17
  402b78:	mov	w0, w21
  402b7c:	str	w8, [sp]
  402b80:	bl	402550 <getsockopt@plt>
  402b84:	cbnz	w0, 402bac <ferror@plt+0x4ac>
  402b88:	ldr	w8, [sp]
  402b8c:	cmp	w8, #0xb
  402b90:	b.ls	402bac <ferror@plt+0x4ac>  // b.plast
  402b94:	ldr	w20, [sp, #12]
  402b98:	bl	402160 <getuid@plt>
  402b9c:	cmp	w20, w0
  402ba0:	b.eq	402ef0 <ferror@plt+0x7f0>  // b.none
  402ba4:	ldr	w8, [sp, #12]
  402ba8:	cbz	w8, 402ef0 <ferror@plt+0x7f0>
  402bac:	mov	w0, w21
  402bb0:	bl	402390 <close@plt>
  402bb4:	adrp	x21, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402bb8:	ldr	x8, [x21, #3584]
  402bbc:	adrp	x20, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402bc0:	cbz	x8, 402c20 <ferror@plt+0x520>
  402bc4:	ldrb	w8, [x20, #3600]
  402bc8:	cbz	w8, 402c20 <ferror@plt+0x520>
  402bcc:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402bd0:	add	x8, x8, #0xe10
  402bd4:	ldr	w9, [x8]
  402bd8:	ldur	w8, [x8, #3]
  402bdc:	mov	w10, #0x656b                	// #25963
  402be0:	mov	w11, #0x656e                	// #25966
  402be4:	movk	w10, #0x6e72, lsl #16
  402be8:	movk	w11, #0x6c, lsl #16
  402bec:	eor	w9, w9, w10
  402bf0:	eor	w8, w8, w11
  402bf4:	orr	w8, w9, w8
  402bf8:	cbz	w8, 402c20 <ferror@plt+0x520>
  402bfc:	adrp	x8, 41e000 <ferror@plt+0x1b900>
  402c00:	ldr	x3, [x8, #880]
  402c04:	adrp	x0, 40c000 <ferror@plt+0x9900>
  402c08:	add	x0, x0, #0x713
  402c0c:	mov	w1, #0x26                  	// #38
  402c10:	mov	w2, #0x1                   	// #1
  402c14:	bl	4024e0 <fwrite@plt>
  402c18:	str	xzr, [x21, #3584]
  402c1c:	strb	wzr, [x20, #3600]
  402c20:	bl	4037c8 <ferror@plt+0x10c8>
  402c24:	bl	403870 <ferror@plt+0x1170>
  402c28:	bl	403918 <ferror@plt+0x1218>
  402c2c:	bl	4039c0 <ferror@plt+0x12c0>
  402c30:	ldrb	w8, [x20, #3600]
  402c34:	cbnz	w8, 402c58 <ferror@plt+0x558>
  402c38:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402c3c:	mov	w9, #0x656e                	// #25966
  402c40:	mov	w10, #0x656b                	// #25963
  402c44:	add	x8, x8, #0xe10
  402c48:	movk	w9, #0x6c, lsl #16
  402c4c:	movk	w10, #0x6e72, lsl #16
  402c50:	stur	w9, [x8, #3]
  402c54:	str	w10, [x8]
  402c58:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402c5c:	ldr	w8, [x8, #3568]
  402c60:	cbnz	w8, 403148 <ferror@plt+0xa48>
  402c64:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402c68:	adrp	x9, 41e000 <ferror@plt+0x1b900>
  402c6c:	ldr	w8, [x8, #3744]
  402c70:	ldr	x21, [x9, #904]
  402c74:	cbnz	w8, 402d2c <ferror@plt+0x62c>
  402c78:	adrp	x20, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402c7c:	ldr	x25, [x20, #3584]
  402c80:	cbz	x25, 402d2c <ferror@plt+0x62c>
  402c84:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402c88:	ldr	w8, [x8, #3580]
  402c8c:	cbnz	w8, 402e94 <ferror@plt+0x794>
  402c90:	str	xzr, [sp, #8]
  402c94:	b	402ea8 <ferror@plt+0x7a8>
  402c98:	mov	w1, #0x8042                	// #32834
  402c9c:	mov	w2, #0x180                 	// #384
  402ca0:	mov	x0, x19
  402ca4:	bl	402590 <open64@plt>
  402ca8:	tbz	w0, #31, 402d08 <ferror@plt+0x608>
  402cac:	adrp	x0, 40c000 <ferror@plt+0x9900>
  402cb0:	add	x0, x0, #0x5ef
  402cb4:	bl	4020c0 <perror@plt>
  402cb8:	mov	w0, #0xffffffff            	// #-1
  402cbc:	bl	4020b0 <exit@plt>
  402cc0:	adrp	x8, 41e000 <ferror@plt+0x1b900>
  402cc4:	ldr	x3, [x8, #880]
  402cc8:	adrp	x0, 40c000 <ferror@plt+0x9900>
  402ccc:	add	x0, x0, #0x54f
  402cd0:	mov	w1, #0x25                  	// #37
  402cd4:	mov	w2, #0x1                   	// #1
  402cd8:	bl	4024e0 <fwrite@plt>
  402cdc:	mov	w0, #0xffffffff            	// #-1
  402ce0:	bl	4020b0 <exit@plt>
  402ce4:	mov	w1, #0x5                   	// #5
  402ce8:	mov	w0, w19
  402cec:	bl	4020d0 <listen@plt>
  402cf0:	tbz	w0, #31, 402d3c <ferror@plt+0x63c>
  402cf4:	adrp	x0, 40c000 <ferror@plt+0x9900>
  402cf8:	add	x0, x0, #0x5b5
  402cfc:	bl	4020c0 <perror@plt>
  402d00:	mov	w0, #0xffffffff            	// #-1
  402d04:	bl	4020b0 <exit@plt>
  402d08:	adrp	x1, 40c000 <ferror@plt+0x9900>
  402d0c:	add	x1, x1, #0x608
  402d10:	bl	4022c0 <fdopen@plt>
  402d14:	cbnz	x0, 402d70 <ferror@plt+0x670>
  402d18:	adrp	x0, 40c000 <ferror@plt+0x9900>
  402d1c:	add	x0, x0, #0x60b
  402d20:	bl	4020c0 <perror@plt>
  402d24:	mov	w0, #0xffffffff            	// #-1
  402d28:	bl	4020b0 <exit@plt>
  402d2c:	mov	x0, x21
  402d30:	mov	w1, wzr
  402d34:	bl	403a68 <ferror@plt+0x1368>
  402d38:	b	403148 <ferror@plt+0xa48>
  402d3c:	mov	w0, wzr
  402d40:	mov	w1, wzr
  402d44:	bl	4020f0 <daemon@plt>
  402d48:	cbnz	w0, 402ec8 <ferror@plt+0x7c8>
  402d4c:	mov	w0, #0xd                   	// #13
  402d50:	mov	w1, #0x1                   	// #1
  402d54:	bl	4021e0 <signal@plt>
  402d58:	adrp	x1, 403000 <ferror@plt+0x900>
  402d5c:	add	x1, x1, #0x250
  402d60:	mov	w0, #0x11                  	// #17
  402d64:	bl	4021e0 <signal@plt>
  402d68:	mov	w0, w19
  402d6c:	bl	403254 <ferror@plt+0xb54>
  402d70:	mov	x19, x0
  402d74:	bl	4021c0 <fileno@plt>
  402d78:	mov	w1, #0x2                   	// #2
  402d7c:	bl	402290 <flock@plt>
  402d80:	cbnz	w0, 402edc <ferror@plt+0x7dc>
  402d84:	mov	x0, x19
  402d88:	bl	4021c0 <fileno@plt>
  402d8c:	mov	w1, w0
  402d90:	add	x2, sp, #0x8
  402d94:	mov	w0, wzr
  402d98:	bl	402480 <__fxstat64@plt>
  402d9c:	cbnz	w0, 4031a0 <ferror@plt+0xaa0>
  402da0:	ldr	w8, [sp, #28]
  402da4:	cmp	w8, #0x1
  402da8:	b.ne	403200 <ferror@plt+0xb00>  // b.any
  402dac:	ldr	w21, [sp, #32]
  402db0:	bl	402160 <getuid@plt>
  402db4:	cmp	w21, w0
  402db8:	b.ne	403200 <ferror@plt+0xb00>  // b.any
  402dbc:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402dc0:	ldr	w8, [x8, #3744]
  402dc4:	cbnz	w8, 402e74 <ferror@plt+0x774>
  402dc8:	adrp	x0, 40c000 <ferror@plt+0x9900>
  402dcc:	adrp	x1, 40d000 <ferror@plt+0xa900>
  402dd0:	mov	x8, #0xffffffffffffffff    	// #-1
  402dd4:	add	x0, x0, #0x6a9
  402dd8:	add	x1, x1, #0xe3
  402ddc:	str	x8, [sp]
  402de0:	bl	402540 <fopen64@plt>
  402de4:	cbz	x0, 402e14 <ferror@plt+0x714>
  402de8:	adrp	x1, 40c000 <ferror@plt+0x9900>
  402dec:	add	x1, x1, #0x6b6
  402df0:	mov	x2, sp
  402df4:	mov	x21, x0
  402df8:	bl	402260 <__isoc99_fscanf@plt>
  402dfc:	cmp	w0, #0x1
  402e00:	b.eq	402e0c <ferror@plt+0x70c>  // b.none
  402e04:	mov	x8, #0xffffffffffffffff    	// #-1
  402e08:	str	x8, [sp]
  402e0c:	mov	x0, x21
  402e10:	bl	402200 <fclose@plt>
  402e14:	ldr	x8, [sp]
  402e18:	tbnz	x8, #63, 402e74 <ferror@plt+0x774>
  402e1c:	mov	x0, xzr
  402e20:	bl	402220 <time@plt>
  402e24:	ldr	x8, [sp, #96]
  402e28:	ldr	x9, [sp]
  402e2c:	add	x8, x9, x8
  402e30:	cmp	x0, x8
  402e34:	b.lt	402e74 <ferror@plt+0x774>  // b.tstop
  402e38:	adrp	x8, 41e000 <ferror@plt+0x1b900>
  402e3c:	ldr	x3, [x8, #880]
  402e40:	adrp	x0, 40c000 <ferror@plt+0x9900>
  402e44:	add	x0, x0, #0x6ba
  402e48:	mov	w1, #0x26                  	// #38
  402e4c:	mov	w2, #0x1                   	// #1
  402e50:	bl	4024e0 <fwrite@plt>
  402e54:	mov	x0, x19
  402e58:	bl	4021c0 <fileno@plt>
  402e5c:	mov	x1, xzr
  402e60:	bl	4021f0 <ftruncate64@plt>
  402e64:	tbz	w0, #31, 402e74 <ferror@plt+0x774>
  402e68:	adrp	x0, 40c000 <ferror@plt+0x9900>
  402e6c:	add	x0, x0, #0x6e1
  402e70:	bl	4020c0 <perror@plt>
  402e74:	mov	x0, x19
  402e78:	bl	403630 <ferror@plt+0xf30>
  402e7c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402e80:	ldr	x9, [x8, #3560]
  402e84:	adrp	x10, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402e88:	str	xzr, [x8, #3560]
  402e8c:	str	x9, [x10, #3584]
  402e90:	b	402afc <ferror@plt+0x3fc>
  402e94:	mov	x0, x21
  402e98:	bl	4081c4 <ferror@plt+0x5ac4>
  402e9c:	ldr	x25, [x20, #3584]
  402ea0:	str	x0, [sp, #8]
  402ea4:	cbnz	x0, 402f38 <ferror@plt+0x838>
  402ea8:	adrp	x1, 40c000 <ferror@plt+0x9900>
  402eac:	adrp	x2, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402eb0:	add	x1, x1, #0xa7a
  402eb4:	add	x2, x2, #0xe10
  402eb8:	mov	x0, x21
  402ebc:	bl	4026c0 <fprintf@plt>
  402ec0:	mov	x20, xzr
  402ec4:	b	402f70 <ferror@plt+0x870>
  402ec8:	adrp	x0, 40c000 <ferror@plt+0x9900>
  402ecc:	add	x0, x0, #0x5c3
  402ed0:	bl	4020c0 <perror@plt>
  402ed4:	mov	w0, #0xffffffff            	// #-1
  402ed8:	bl	4020b0 <exit@plt>
  402edc:	adrp	x0, 40c000 <ferror@plt+0x9900>
  402ee0:	add	x0, x0, #0x626
  402ee4:	bl	4020c0 <perror@plt>
  402ee8:	mov	w0, #0xffffffff            	// #-1
  402eec:	bl	4020b0 <exit@plt>
  402ef0:	adrp	x1, 40d000 <ferror@plt+0xa900>
  402ef4:	add	x1, x1, #0xe3
  402ef8:	mov	w0, w21
  402efc:	bl	4022c0 <fdopen@plt>
  402f00:	cbnz	x0, 4031b4 <ferror@plt+0xab4>
  402f04:	adrp	x8, 41e000 <ferror@plt+0x1b900>
  402f08:	ldr	x20, [x8, #880]
  402f0c:	bl	402650 <__errno_location@plt>
  402f10:	ldr	w0, [x0]
  402f14:	bl	402380 <strerror@plt>
  402f18:	adrp	x1, 40c000 <ferror@plt+0x9900>
  402f1c:	mov	x2, x0
  402f20:	add	x1, x1, #0x6f9
  402f24:	mov	x0, x20
  402f28:	bl	4026c0 <fprintf@plt>
  402f2c:	mov	w0, w21
  402f30:	bl	402390 <close@plt>
  402f34:	b	402c58 <ferror@plt+0x558>
  402f38:	mov	x20, x0
  402f3c:	bl	408588 <ferror@plt+0x5e88>
  402f40:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402f44:	ldr	w8, [x8, #3764]
  402f48:	mov	x0, x20
  402f4c:	cmp	w8, #0x0
  402f50:	cset	w1, ne  // ne = any
  402f54:	bl	408260 <ferror@plt+0x5b60>
  402f58:	adrp	x1, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402f5c:	add	x1, x1, #0xe10
  402f60:	mov	x0, x20
  402f64:	bl	40826c <ferror@plt+0x5b6c>
  402f68:	mov	x0, x20
  402f6c:	bl	408588 <ferror@plt+0x5e88>
  402f70:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402f74:	ldr	x26, [x8, #3560]
  402f78:	cbz	x26, 40312c <ferror@plt+0xa2c>
  402f7c:	cbnz	x20, 403074 <ferror@plt+0x974>
  402f80:	mov	x22, x27
  402f84:	ldr	x23, [x26, #16]
  402f88:	cbnz	x25, 402f94 <ferror@plt+0x894>
  402f8c:	mov	w27, wzr
  402f90:	b	402fcc <ferror@plt+0x8cc>
  402f94:	ldr	x24, [x26, #8]
  402f98:	mov	x27, x25
  402f9c:	ldr	x0, [x27, #8]
  402fa0:	mov	x1, x24
  402fa4:	bl	402400 <strcmp@plt>
  402fa8:	cbz	w0, 402fb8 <ferror@plt+0x8b8>
  402fac:	ldr	x27, [x27]
  402fb0:	cbnz	x27, 402f9c <ferror@plt+0x89c>
  402fb4:	b	402fcc <ferror@plt+0x8cc>
  402fb8:	ldr	x8, [x27, #16]
  402fbc:	ldr	x25, [x27]
  402fc0:	subs	x8, x23, x8
  402fc4:	cset	w27, cc  // cc = lo, ul, last
  402fc8:	csel	x23, xzr, x8, cc  // cc = lo, ul, last
  402fcc:	cbnz	x23, 402fe8 <ferror@plt+0x8e8>
  402fd0:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  402fd4:	ldr	w8, [x8, #3552]
  402fd8:	cbnz	w8, 402fe8 <ferror@plt+0x8e8>
  402fdc:	ldr	d0, [x26, #24]
  402fe0:	fcmp	d0, #0.0
  402fe4:	b.eq	403068 <ferror@plt+0x968>  // b.none
  402fe8:	ldr	w8, [x22, #3596]
  402fec:	ldr	x24, [x26, #8]
  402ff0:	cbz	w8, 403034 <ferror@plt+0x934>
  402ff4:	cmp	w8, #0x1
  402ff8:	b.lt	403068 <ferror@plt+0x968>  // b.tstop
  402ffc:	mov	x28, xzr
  403000:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403004:	ldr	x8, [x8, #3736]
  403008:	mov	x1, x24
  40300c:	mov	w2, wzr
  403010:	ldr	x0, [x8, x28, lsl #3]
  403014:	bl	4024f0 <fnmatch@plt>
  403018:	cbz	w0, 403030 <ferror@plt+0x930>
  40301c:	ldrsw	x8, [x22, #3596]
  403020:	add	x28, x28, #0x1
  403024:	cmp	x28, x8
  403028:	b.lt	403000 <ferror@plt+0x900>  // b.tstop
  40302c:	b	403068 <ferror@plt+0x968>
  403030:	ldr	x24, [x26, #8]
  403034:	ldr	d0, [x26, #24]
  403038:	adrp	x8, 40c000 <ferror@plt+0x9900>
  40303c:	adrp	x9, 40d000 <ferror@plt+0xa900>
  403040:	cmp	w27, #0x0
  403044:	add	x8, x8, #0xaa7
  403048:	add	x9, x9, #0x5a3
  40304c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  403050:	csel	x4, x9, x8, eq  // eq = none
  403054:	mov	x0, x21
  403058:	add	x1, x1, #0xa92
  40305c:	mov	x2, x24
  403060:	mov	x3, x23
  403064:	bl	4026c0 <fprintf@plt>
  403068:	ldr	x26, [x26]
  40306c:	cbnz	x26, 402f84 <ferror@plt+0x884>
  403070:	b	40312c <ferror@plt+0xa2c>
  403074:	ldr	x21, [x26, #16]
  403078:	cbz	x25, 4030b0 <ferror@plt+0x9b0>
  40307c:	ldr	x22, [x26, #8]
  403080:	mov	x23, x25
  403084:	ldr	x0, [x23, #8]
  403088:	mov	x1, x22
  40308c:	bl	402400 <strcmp@plt>
  403090:	cbz	w0, 4030a0 <ferror@plt+0x9a0>
  403094:	ldr	x23, [x23]
  403098:	cbnz	x23, 403084 <ferror@plt+0x984>
  40309c:	b	4030b0 <ferror@plt+0x9b0>
  4030a0:	ldr	x8, [x23, #16]
  4030a4:	ldr	x25, [x23]
  4030a8:	subs	x8, x21, x8
  4030ac:	csel	x21, xzr, x8, cc  // cc = lo, ul, last
  4030b0:	cbnz	x21, 4030cc <ferror@plt+0x9cc>
  4030b4:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4030b8:	ldr	w8, [x8, #3552]
  4030bc:	cbnz	w8, 4030cc <ferror@plt+0x9cc>
  4030c0:	ldr	d0, [x26, #24]
  4030c4:	fcmp	d0, #0.0
  4030c8:	b.eq	403124 <ferror@plt+0xa24>  // b.none
  4030cc:	ldr	w8, [x27, #3596]
  4030d0:	ldr	x22, [x26, #8]
  4030d4:	cbz	w8, 403114 <ferror@plt+0xa14>
  4030d8:	cmp	w8, #0x1
  4030dc:	b.lt	403124 <ferror@plt+0xa24>  // b.tstop
  4030e0:	mov	x23, xzr
  4030e4:	ldr	x8, [x24, #3736]
  4030e8:	mov	x1, x22
  4030ec:	mov	w2, wzr
  4030f0:	ldr	x0, [x8, x23, lsl #3]
  4030f4:	bl	4024f0 <fnmatch@plt>
  4030f8:	cbz	w0, 403110 <ferror@plt+0xa10>
  4030fc:	ldrsw	x8, [x27, #3596]
  403100:	add	x23, x23, #0x1
  403104:	cmp	x23, x8
  403108:	b.ge	403124 <ferror@plt+0xa24>  // b.tcont
  40310c:	b	4030e4 <ferror@plt+0x9e4>
  403110:	ldr	x22, [x26, #8]
  403114:	mov	x0, x20
  403118:	mov	x1, x22
  40311c:	mov	w2, w21
  403120:	bl	408924 <ferror@plt+0x6224>
  403124:	ldr	x26, [x26]
  403128:	cbnz	x26, 403074 <ferror@plt+0x974>
  40312c:	cbz	x20, 403148 <ferror@plt+0xa48>
  403130:	mov	x0, x20
  403134:	bl	4085d8 <ferror@plt+0x5ed8>
  403138:	mov	x0, x20
  40313c:	bl	4085d8 <ferror@plt+0x5ed8>
  403140:	add	x0, sp, #0x8
  403144:	bl	4081f8 <ferror@plt+0x5af8>
  403148:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  40314c:	ldr	w8, [x8, #3556]
  403150:	cbnz	w8, 403198 <ferror@plt+0xa98>
  403154:	mov	x0, x19
  403158:	bl	4021c0 <fileno@plt>
  40315c:	mov	x1, xzr
  403160:	bl	4021f0 <ftruncate64@plt>
  403164:	tbz	w0, #31, 403174 <ferror@plt+0xa74>
  403168:	adrp	x0, 40c000 <ferror@plt+0x9900>
  40316c:	add	x0, x0, #0x6e1
  403170:	bl	4020c0 <perror@plt>
  403174:	mov	x0, x19
  403178:	bl	402350 <rewind@plt>
  40317c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403180:	mov	w1, #0x1                   	// #1
  403184:	mov	x0, x19
  403188:	str	wzr, [x8, #3580]
  40318c:	bl	403a68 <ferror@plt+0x1368>
  403190:	mov	x0, x19
  403194:	bl	402200 <fclose@plt>
  403198:	mov	w0, wzr
  40319c:	bl	4020b0 <exit@plt>
  4031a0:	adrp	x0, 40c000 <ferror@plt+0x9900>
  4031a4:	add	x0, x0, #0x640
  4031a8:	bl	4020c0 <perror@plt>
  4031ac:	mov	w0, #0xffffffff            	// #-1
  4031b0:	bl	4020b0 <exit@plt>
  4031b4:	mov	x20, x0
  4031b8:	bl	403630 <ferror@plt+0xf30>
  4031bc:	adrp	x21, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4031c0:	ldr	x8, [x21, #3584]
  4031c4:	cbz	x8, 4031f4 <ferror@plt+0xaf4>
  4031c8:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4031cc:	ldr	w8, [x8, #3572]
  4031d0:	cbz	w8, 4031f4 <ferror@plt+0xaf4>
  4031d4:	adrp	x8, 41e000 <ferror@plt+0x1b900>
  4031d8:	ldr	x3, [x8, #880]
  4031dc:	adrp	x0, 40c000 <ferror@plt+0x9900>
  4031e0:	add	x0, x0, #0x713
  4031e4:	mov	w1, #0x26                  	// #38
  4031e8:	mov	w2, #0x1                   	// #1
  4031ec:	bl	4024e0 <fwrite@plt>
  4031f0:	str	xzr, [x21, #3584]
  4031f4:	mov	x0, x20
  4031f8:	bl	402200 <fclose@plt>
  4031fc:	b	402c58 <ferror@plt+0x558>
  403200:	adrp	x8, 41e000 <ferror@plt+0x1b900>
  403204:	ldr	x3, [x8, #880]
  403208:	adrp	x0, 40c000 <ferror@plt+0x9900>
  40320c:	add	x0, x0, #0x65a
  403210:	mov	w1, #0x4e                  	// #78
  403214:	mov	w2, #0x1                   	// #1
  403218:	bl	4024e0 <fwrite@plt>
  40321c:	mov	w0, #0xffffffff            	// #-1
  403220:	bl	4020b0 <exit@plt>
  403224:	stp	x29, x30, [sp, #-16]!
  403228:	adrp	x8, 41e000 <ferror@plt+0x1b900>
  40322c:	ldr	x3, [x8, #880]
  403230:	adrp	x0, 40c000 <ferror@plt+0x9900>
  403234:	add	x0, x0, #0x78d
  403238:	mov	w1, #0x1dd                 	// #477
  40323c:	mov	w2, #0x1                   	// #1
  403240:	mov	x29, sp
  403244:	bl	4024e0 <fwrite@plt>
  403248:	mov	w0, #0xffffffff            	// #-1
  40324c:	bl	4020b0 <exit@plt>
  403250:	ret
  403254:	sub	sp, sp, #0x90
  403258:	stp	x29, x30, [sp, #48]
  40325c:	add	x29, sp, #0x20
  403260:	mov	w8, #0x10001               	// #65537
  403264:	str	d8, [sp, #32]
  403268:	stp	x28, x27, [sp, #64]
  40326c:	stp	x26, x25, [sp, #80]
  403270:	stp	x24, x23, [sp, #96]
  403274:	stp	x22, x21, [sp, #112]
  403278:	stp	x20, x19, [sp, #128]
  40327c:	str	w0, [sp, #4]
  403280:	stp	w0, w8, [x29, #8]
  403284:	bl	402210 <getpid@plt>
  403288:	mov	w20, w0
  40328c:	bl	4022f0 <random@plt>
  403290:	adrp	x23, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403294:	adrp	x9, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403298:	ldrsw	x8, [x23, #3748]
  40329c:	ldrsw	x9, [x9, #3592]
  4032a0:	mov	w10, #0x4dd3                	// #19923
  4032a4:	movk	w10, #0x1062, lsl #16
  4032a8:	mul	x8, x8, x10
  4032ac:	mul	x9, x9, x10
  4032b0:	mov	x3, x0
  4032b4:	lsr	x10, x8, #63
  4032b8:	asr	x8, x8, #38
  4032bc:	lsr	x11, x9, #63
  4032c0:	asr	x9, x9, #38
  4032c4:	adrp	x0, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4032c8:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4032cc:	add	w4, w8, w10
  4032d0:	add	w5, w9, w11
  4032d4:	add	x0, x0, #0xe10
  4032d8:	add	x1, x1, #0x96b
  4032dc:	mov	w2, w20
  4032e0:	bl	402150 <sprintf@plt>
  4032e4:	bl	4037c8 <ferror@plt+0x10c8>
  4032e8:	bl	403870 <ferror@plt+0x1170>
  4032ec:	bl	403918 <ferror@plt+0x1218>
  4032f0:	bl	4039c0 <ferror@plt+0x12c0>
  4032f4:	mov	x21, xzr
  4032f8:	mov	x22, xzr
  4032fc:	mov	w24, #0x3e8                 	// #1000
  403300:	adrp	x28, 41e000 <ferror@plt+0x1b900>
  403304:	adrp	x25, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403308:	add	x0, sp, #0x8
  40330c:	mov	x1, xzr
  403310:	bl	4022d0 <gettimeofday@plt>
  403314:	ldp	x26, x27, [sp, #8]
  403318:	mov	x10, #0xf7cf                	// #63439
  40331c:	movk	x10, #0xe353, lsl #16
  403320:	movk	x10, #0x9ba5, lsl #32
  403324:	sub	x8, x27, x21
  403328:	movk	x10, #0x20c4, lsl #48
  40332c:	smulh	x10, x8, x10
  403330:	ldrsw	x8, [x23, #3748]
  403334:	asr	x11, x10, #7
  403338:	sub	x9, x26, x22
  40333c:	add	x10, x11, x10, lsr #63
  403340:	madd	x19, x9, x24, x10
  403344:	cmp	x19, x8
  403348:	b.lt	403570 <ferror@plt+0xe70>  // b.tstop
  40334c:	ldr	x24, [x25, #3560]
  403350:	str	xzr, [x25, #3560]
  403354:	bl	4037c8 <ferror@plt+0x10c8>
  403358:	bl	403870 <ferror@plt+0x1170>
  40335c:	bl	403918 <ferror@plt+0x1218>
  403360:	bl	4039c0 <ferror@plt+0x12c0>
  403364:	ldr	x20, [x25, #3560]
  403368:	str	x24, [x25, #3560]
  40336c:	cbz	x24, 40355c <ferror@plt+0xe5c>
  403370:	cmp	w19, #0x3e7
  403374:	scvtf	d8, w19
  403378:	b.le	40348c <ferror@plt+0xd8c>
  40337c:	cbz	x20, 4033a8 <ferror@plt+0xca8>
  403380:	ldr	x23, [x24, #8]
  403384:	mov	x21, x20
  403388:	ldr	x22, [x21, #8]
  40338c:	mov	x1, x23
  403390:	mov	x0, x22
  403394:	bl	402400 <strcmp@plt>
  403398:	cbz	w0, 4033b4 <ferror@plt+0xcb4>
  40339c:	ldr	x21, [x21]
  4033a0:	cbnz	x21, 403388 <ferror@plt+0xc88>
  4033a4:	adrp	x23, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4033a8:	ldr	x24, [x24]
  4033ac:	cbnz	x24, 40337c <ferror@plt+0xc7c>
  4033b0:	b	40355c <ferror@plt+0xe5c>
  4033b4:	ldr	x9, [x21, #16]
  4033b8:	ldr	x10, [x24, #16]
  4033bc:	adrp	x23, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4033c0:	str	x9, [x24, #16]
  4033c4:	sub	x9, x9, x10
  4033c8:	ldr	w8, [x23, #3748]
  4033cc:	ucvtf	d0, x9
  4033d0:	mov	x9, #0x400000000000        	// #70368744177664
  4033d4:	movk	x9, #0x408f, lsl #48
  4033d8:	fmov	d1, x9
  4033dc:	fmul	d0, d0, d1
  4033e0:	cmp	w8, w19
  4033e4:	fdiv	d0, d0, d8
  4033e8:	b.le	403424 <ferror@plt+0xd24>
  4033ec:	adrp	x9, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4033f0:	ldr	w9, [x9, #3592]
  4033f4:	cmp	w9, w19
  4033f8:	b.le	40343c <ferror@plt+0xd3c>
  4033fc:	adrp	x9, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403400:	ldr	d1, [x9, #3728]
  403404:	ldr	d2, [x24, #24]
  403408:	scvtf	d3, w8
  40340c:	fmul	d1, d1, d8
  403410:	fdiv	d1, d1, d3
  403414:	fsub	d0, d0, d2
  403418:	fmul	d0, d1, d0
  40341c:	fadd	d0, d2, d0
  403420:	b	40343c <ferror@plt+0xd3c>
  403424:	ldr	d1, [x24, #24]
  403428:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  40342c:	ldr	d2, [x8, #3728]
  403430:	fsub	d0, d0, d1
  403434:	fmul	d0, d2, d0
  403438:	fadd	d0, d1, d0
  40343c:	cmp	x20, x21
  403440:	str	d0, [x24, #24]
  403444:	b.eq	40346c <ferror@plt+0xd6c>  // b.none
  403448:	ldp	x22, x0, [x20]
  40344c:	bl	402460 <free@plt>
  403450:	mov	x0, x20
  403454:	bl	402460 <free@plt>
  403458:	cmp	x22, x21
  40345c:	mov	x20, x22
  403460:	b.ne	403448 <ferror@plt+0xd48>  // b.any
  403464:	ldr	x22, [x21, #8]
  403468:	mov	x20, x21
  40346c:	ldr	x20, [x20]
  403470:	mov	x0, x22
  403474:	bl	402460 <free@plt>
  403478:	mov	x0, x21
  40347c:	bl	402460 <free@plt>
  403480:	ldr	x24, [x24]
  403484:	cbnz	x24, 40337c <ferror@plt+0xc7c>
  403488:	b	40355c <ferror@plt+0xe5c>
  40348c:	cbz	x20, 403554 <ferror@plt+0xe54>
  403490:	ldr	x22, [x24, #8]
  403494:	mov	x23, x20
  403498:	ldr	x21, [x23, #8]
  40349c:	mov	x1, x22
  4034a0:	mov	x0, x21
  4034a4:	bl	402400 <strcmp@plt>
  4034a8:	cbz	w0, 4034b8 <ferror@plt+0xdb8>
  4034ac:	ldr	x23, [x23]
  4034b0:	cbnz	x23, 403498 <ferror@plt+0xd98>
  4034b4:	b	403550 <ferror@plt+0xe50>
  4034b8:	ldr	x8, [x23, #16]
  4034bc:	ldr	x9, [x24, #16]
  4034c0:	adrp	x10, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4034c4:	str	x8, [x24, #16]
  4034c8:	ldr	w10, [x10, #3748]
  4034cc:	cmp	w10, w19
  4034d0:	b.gt	40350c <ferror@plt+0xe0c>
  4034d4:	sub	x8, x8, x9
  4034d8:	mov	x9, #0x400000000000        	// #70368744177664
  4034dc:	movk	x9, #0x408f, lsl #48
  4034e0:	ldr	d1, [x24, #24]
  4034e4:	ucvtf	d2, x8
  4034e8:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4034ec:	fmov	d0, x9
  4034f0:	ldr	d3, [x8, #3728]
  4034f4:	fmul	d0, d2, d0
  4034f8:	fdiv	d0, d0, d8
  4034fc:	fsub	d0, d0, d1
  403500:	fmul	d0, d3, d0
  403504:	fadd	d0, d1, d0
  403508:	str	d0, [x24, #24]
  40350c:	cmp	x20, x23
  403510:	b.eq	403538 <ferror@plt+0xe38>  // b.none
  403514:	ldp	x21, x0, [x20]
  403518:	bl	402460 <free@plt>
  40351c:	mov	x0, x20
  403520:	bl	402460 <free@plt>
  403524:	cmp	x21, x23
  403528:	mov	x20, x21
  40352c:	b.ne	403514 <ferror@plt+0xe14>  // b.any
  403530:	ldr	x21, [x23, #8]
  403534:	mov	x20, x23
  403538:	ldr	x22, [x23]
  40353c:	mov	x0, x21
  403540:	bl	402460 <free@plt>
  403544:	mov	x0, x20
  403548:	bl	402460 <free@plt>
  40354c:	mov	x20, x22
  403550:	adrp	x23, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403554:	ldr	x24, [x24]
  403558:	cbnz	x24, 40348c <ferror@plt+0xd8c>
  40355c:	ldr	w8, [x23, #3748]
  403560:	mov	x19, xzr
  403564:	mov	x21, x27
  403568:	mov	x22, x26
  40356c:	mov	w24, #0x3e8                 	// #1000
  403570:	sub	w2, w8, w19
  403574:	add	x0, x29, #0x8
  403578:	mov	w1, #0x1                   	// #1
  40357c:	bl	402250 <poll@plt>
  403580:	cmp	w0, #0x1
  403584:	b.lt	4035d8 <ferror@plt+0xed8>  // b.tstop
  403588:	ldrb	w8, [x29, #14]
  40358c:	tbz	w8, #0, 4035d8 <ferror@plt+0xed8>
  403590:	ldr	w0, [sp, #4]
  403594:	mov	x1, xzr
  403598:	mov	x2, xzr
  40359c:	bl	4022e0 <accept@plt>
  4035a0:	tbnz	w0, #31, 4035d8 <ferror@plt+0xed8>
  4035a4:	ldr	w8, [x28, #916]
  4035a8:	mov	w20, w0
  4035ac:	cmp	w8, #0x5
  4035b0:	b.ge	4035d0 <ferror@plt+0xed0>  // b.tcont
  4035b4:	bl	4021a0 <fork@plt>
  4035b8:	cbz	w0, 40360c <ferror@plt+0xf0c>
  4035bc:	cmp	w0, #0x1
  4035c0:	b.lt	4035d0 <ferror@plt+0xed0>  // b.tstop
  4035c4:	ldr	w8, [x28, #916]
  4035c8:	add	w8, w8, #0x1
  4035cc:	str	w8, [x28, #916]
  4035d0:	mov	w0, w20
  4035d4:	bl	402390 <close@plt>
  4035d8:	ldr	w8, [x28, #916]
  4035dc:	cbz	w8, 403308 <ferror@plt+0xc08>
  4035e0:	sub	x1, x29, #0x4
  4035e4:	mov	w0, #0xffffffff            	// #-1
  4035e8:	mov	w2, #0x1                   	// #1
  4035ec:	bl	4026a0 <waitpid@plt>
  4035f0:	cmp	w0, #0x1
  4035f4:	b.lt	403308 <ferror@plt+0xc08>  // b.tstop
  4035f8:	ldr	w8, [x28, #916]
  4035fc:	subs	w8, w8, #0x1
  403600:	str	w8, [x28, #916]
  403604:	b.eq	403308 <ferror@plt+0xc08>  // b.none
  403608:	b	4035e0 <ferror@plt+0xee0>
  40360c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  403610:	add	x1, x1, #0x995
  403614:	mov	w0, w20
  403618:	bl	4022c0 <fdopen@plt>
  40361c:	cbz	x0, 403628 <ferror@plt+0xf28>
  403620:	mov	w1, wzr
  403624:	bl	403a68 <ferror@plt+0x1368>
  403628:	mov	w0, wzr
  40362c:	bl	4020b0 <exit@plt>
  403630:	stp	x29, x30, [sp, #-96]!
  403634:	stp	x28, x27, [sp, #16]
  403638:	stp	x26, x25, [sp, #32]
  40363c:	stp	x24, x23, [sp, #48]
  403640:	stp	x22, x21, [sp, #64]
  403644:	stp	x20, x19, [sp, #80]
  403648:	mov	x29, sp
  40364c:	sub	sp, sp, #0x2, lsl #12
  403650:	sub	sp, sp, #0x20
  403654:	mov	x19, x0
  403658:	add	x0, sp, #0x1, lsl #12
  40365c:	add	x0, x0, #0x18
  403660:	mov	w1, #0x1000                	// #4096
  403664:	add	x25, sp, #0x1, lsl #12
  403668:	mov	x2, x19
  40366c:	add	x25, x25, #0x18
  403670:	bl	4026d0 <fgets@plt>
  403674:	cbz	x0, 4037a0 <ferror@plt+0x10a0>
  403678:	adrp	x21, 422000 <stdout@@GLIBC_2.17+0x3c78>
  40367c:	adrp	x22, 40c000 <ferror@plt+0x9900>
  403680:	mov	x24, xzr
  403684:	orr	x20, x25, #0x1
  403688:	adrp	x26, 422000 <stdout@@GLIBC_2.17+0x3c78>
  40368c:	add	x21, x21, #0xe10
  403690:	adrp	x27, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403694:	mov	w28, #0x1                   	// #1
  403698:	add	x22, x22, #0x997
  40369c:	b	4036cc <ferror@plt+0xfcc>
  4036a0:	mov	w2, #0x7f                  	// #127
  4036a4:	mov	x0, x21
  4036a8:	mov	x1, x20
  4036ac:	strb	wzr, [x21]
  4036b0:	bl	402530 <strncat@plt>
  4036b4:	add	x0, sp, #0x1, lsl #12
  4036b8:	add	x0, x0, #0x18
  4036bc:	mov	w1, #0x1000                	// #4096
  4036c0:	mov	x2, x19
  4036c4:	bl	4026d0 <fgets@plt>
  4036c8:	cbz	x0, 40377c <ferror@plt+0x107c>
  4036cc:	add	x8, sp, #0x19
  4036d0:	ldrb	w8, [x8, #4095]
  4036d4:	add	x0, sp, #0x1, lsl #12
  4036d8:	add	x0, x0, #0x18
  4036dc:	cmp	w8, #0x23
  4036e0:	b.ne	403710 <ferror@plt+0x1010>  // b.any
  4036e4:	bl	4020a0 <strlen@plt>
  4036e8:	ldrb	w8, [x26, #3600]
  4036ec:	add	x9, x0, x25
  4036f0:	sturb	wzr, [x9, #-1]
  4036f4:	cbz	w8, 4036a0 <ferror@plt+0xfa0>
  4036f8:	mov	x0, x21
  4036fc:	mov	x1, x20
  403700:	bl	402400 <strcmp@plt>
  403704:	cbz	w0, 4036a0 <ferror@plt+0xfa0>
  403708:	str	w28, [x27, #3572]
  40370c:	b	4036a0 <ferror@plt+0xfa0>
  403710:	add	x3, sp, #0x1, lsl #12
  403714:	add	x4, sp, #0x1, lsl #12
  403718:	add	x2, sp, #0x8
  40371c:	add	x3, x3, #0x10
  403720:	add	x4, x4, #0x8
  403724:	mov	x1, x22
  403728:	bl	4025f0 <__isoc99_sscanf@plt>
  40372c:	cmp	w0, #0x1
  403730:	b.le	4037c4 <ferror@plt+0x10c4>
  403734:	cmp	w0, #0x2
  403738:	b.ne	403740 <ferror@plt+0x1040>  // b.any
  40373c:	str	xzr, [sp, #4104]
  403740:	add	x0, sp, #0x8
  403744:	bl	403d04 <ferror@plt+0x1604>
  403748:	cbnz	w0, 4036b4 <ferror@plt+0xfb4>
  40374c:	mov	w0, #0x20                  	// #32
  403750:	bl	402230 <malloc@plt>
  403754:	cbz	x0, 4037c4 <ferror@plt+0x10c4>
  403758:	mov	x23, x0
  40375c:	add	x0, sp, #0x8
  403760:	bl	402370 <strdup@plt>
  403764:	ldr	x8, [sp, #4112]
  403768:	ldr	x9, [sp, #4104]
  40376c:	stp	x24, x0, [x23]
  403770:	mov	x24, x23
  403774:	stp	x8, x9, [x23, #16]
  403778:	b	4036b4 <ferror@plt+0xfb4>
  40377c:	cbz	x24, 4037a0 <ferror@plt+0x10a0>
  403780:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403784:	ldr	x9, [x8, #3560]
  403788:	ldr	x10, [x24]
  40378c:	str	x9, [x24]
  403790:	str	x24, [x8, #3560]
  403794:	mov	x9, x24
  403798:	mov	x24, x10
  40379c:	cbnz	x10, 403788 <ferror@plt+0x1088>
  4037a0:	add	sp, sp, #0x2, lsl #12
  4037a4:	add	sp, sp, #0x20
  4037a8:	ldp	x20, x19, [sp, #80]
  4037ac:	ldp	x22, x21, [sp, #64]
  4037b0:	ldp	x24, x23, [sp, #48]
  4037b4:	ldp	x26, x25, [sp, #32]
  4037b8:	ldp	x28, x27, [sp, #16]
  4037bc:	ldp	x29, x30, [sp], #96
  4037c0:	ret
  4037c4:	bl	4023d0 <abort@plt>
  4037c8:	sub	sp, sp, #0xa0
  4037cc:	adrp	x0, 40c000 <ferror@plt+0x9900>
  4037d0:	add	x0, x0, #0x9f7
  4037d4:	stp	x29, x30, [sp, #128]
  4037d8:	str	x19, [sp, #144]
  4037dc:	add	x29, sp, #0x80
  4037e0:	bl	402660 <getenv@plt>
  4037e4:	mov	x19, x0
  4037e8:	cbnz	x0, 403828 <ferror@plt+0x1128>
  4037ec:	adrp	x0, 40c000 <ferror@plt+0x9900>
  4037f0:	add	x0, x0, #0xa14
  4037f4:	mov	x19, sp
  4037f8:	bl	402660 <getenv@plt>
  4037fc:	adrp	x8, 40c000 <ferror@plt+0x9900>
  403800:	add	x8, x8, #0xa1e
  403804:	cmp	x0, #0x0
  403808:	adrp	x2, 40c000 <ferror@plt+0x9900>
  40380c:	adrp	x4, 40c000 <ferror@plt+0x9900>
  403810:	csel	x3, x8, x0, eq  // eq = none
  403814:	add	x2, x2, #0xb96
  403818:	add	x4, x4, #0xa08
  40381c:	mov	x0, sp
  403820:	mov	w1, #0x7f                  	// #127
  403824:	bl	4021b0 <snprintf@plt>
  403828:	mov	x0, x19
  40382c:	mov	w1, wzr
  403830:	bl	402590 <open64@plt>
  403834:	adrp	x1, 40d000 <ferror@plt+0xa900>
  403838:	add	x1, x1, #0xe3
  40383c:	bl	4022c0 <fdopen@plt>
  403840:	cbz	x0, 403860 <ferror@plt+0x1160>
  403844:	mov	x19, x0
  403848:	bl	403dbc <ferror@plt+0x16bc>
  40384c:	mov	x0, x19
  403850:	ldr	x19, [sp, #144]
  403854:	ldp	x29, x30, [sp, #128]
  403858:	add	sp, sp, #0xa0
  40385c:	b	402200 <fclose@plt>
  403860:	ldr	x19, [sp, #144]
  403864:	ldp	x29, x30, [sp, #128]
  403868:	add	sp, sp, #0xa0
  40386c:	ret
  403870:	sub	sp, sp, #0xa0
  403874:	adrp	x0, 40c000 <ferror@plt+0x9900>
  403878:	add	x0, x0, #0xa29
  40387c:	stp	x29, x30, [sp, #128]
  403880:	str	x19, [sp, #144]
  403884:	add	x29, sp, #0x80
  403888:	bl	402660 <getenv@plt>
  40388c:	mov	x19, x0
  403890:	cbnz	x0, 4038d0 <ferror@plt+0x11d0>
  403894:	adrp	x0, 40c000 <ferror@plt+0x9900>
  403898:	add	x0, x0, #0xa14
  40389c:	mov	x19, sp
  4038a0:	bl	402660 <getenv@plt>
  4038a4:	adrp	x8, 40c000 <ferror@plt+0x9900>
  4038a8:	add	x8, x8, #0xa1e
  4038ac:	cmp	x0, #0x0
  4038b0:	adrp	x2, 40c000 <ferror@plt+0x9900>
  4038b4:	adrp	x4, 40c000 <ferror@plt+0x9900>
  4038b8:	csel	x3, x8, x0, eq  // eq = none
  4038bc:	add	x2, x2, #0xb96
  4038c0:	add	x4, x4, #0xa38
  4038c4:	mov	x0, sp
  4038c8:	mov	w1, #0x7f                  	// #127
  4038cc:	bl	4021b0 <snprintf@plt>
  4038d0:	mov	x0, x19
  4038d4:	mov	w1, wzr
  4038d8:	bl	402590 <open64@plt>
  4038dc:	adrp	x1, 40d000 <ferror@plt+0xa900>
  4038e0:	add	x1, x1, #0xe3
  4038e4:	bl	4022c0 <fdopen@plt>
  4038e8:	cbz	x0, 403908 <ferror@plt+0x1208>
  4038ec:	mov	x19, x0
  4038f0:	bl	403630 <ferror@plt+0xf30>
  4038f4:	mov	x0, x19
  4038f8:	ldr	x19, [sp, #144]
  4038fc:	ldp	x29, x30, [sp, #128]
  403900:	add	sp, sp, #0xa0
  403904:	b	402200 <fclose@plt>
  403908:	ldr	x19, [sp, #144]
  40390c:	ldp	x29, x30, [sp, #128]
  403910:	add	sp, sp, #0xa0
  403914:	ret
  403918:	sub	sp, sp, #0xa0
  40391c:	adrp	x0, 40c000 <ferror@plt+0x9900>
  403920:	add	x0, x0, #0xa42
  403924:	stp	x29, x30, [sp, #128]
  403928:	str	x19, [sp, #144]
  40392c:	add	x29, sp, #0x80
  403930:	bl	402660 <getenv@plt>
  403934:	mov	x19, x0
  403938:	cbnz	x0, 403978 <ferror@plt+0x1278>
  40393c:	adrp	x0, 40c000 <ferror@plt+0x9900>
  403940:	add	x0, x0, #0xa14
  403944:	mov	x19, sp
  403948:	bl	402660 <getenv@plt>
  40394c:	adrp	x8, 40c000 <ferror@plt+0x9900>
  403950:	add	x8, x8, #0xa1e
  403954:	cmp	x0, #0x0
  403958:	adrp	x2, 40c000 <ferror@plt+0x9900>
  40395c:	adrp	x4, 40c000 <ferror@plt+0x9900>
  403960:	csel	x3, x8, x0, eq  // eq = none
  403964:	add	x2, x2, #0xb96
  403968:	add	x4, x4, #0xa50
  40396c:	mov	x0, sp
  403970:	mov	w1, #0x7f                  	// #127
  403974:	bl	4021b0 <snprintf@plt>
  403978:	mov	x0, x19
  40397c:	mov	w1, wzr
  403980:	bl	402590 <open64@plt>
  403984:	adrp	x1, 40d000 <ferror@plt+0xa900>
  403988:	add	x1, x1, #0xe3
  40398c:	bl	4022c0 <fdopen@plt>
  403990:	cbz	x0, 4039b0 <ferror@plt+0x12b0>
  403994:	mov	x19, x0
  403998:	bl	403dbc <ferror@plt+0x16bc>
  40399c:	mov	x0, x19
  4039a0:	ldr	x19, [sp, #144]
  4039a4:	ldp	x29, x30, [sp, #128]
  4039a8:	add	sp, sp, #0xa0
  4039ac:	b	402200 <fclose@plt>
  4039b0:	ldr	x19, [sp, #144]
  4039b4:	ldp	x29, x30, [sp, #128]
  4039b8:	add	sp, sp, #0xa0
  4039bc:	ret
  4039c0:	sub	sp, sp, #0xa0
  4039c4:	adrp	x0, 40c000 <ferror@plt+0x9900>
  4039c8:	add	x0, x0, #0xa59
  4039cc:	stp	x29, x30, [sp, #128]
  4039d0:	str	x19, [sp, #144]
  4039d4:	add	x29, sp, #0x80
  4039d8:	bl	402660 <getenv@plt>
  4039dc:	mov	x19, x0
  4039e0:	cbnz	x0, 403a20 <ferror@plt+0x1320>
  4039e4:	adrp	x0, 40c000 <ferror@plt+0x9900>
  4039e8:	add	x0, x0, #0xa14
  4039ec:	mov	x19, sp
  4039f0:	bl	402660 <getenv@plt>
  4039f4:	adrp	x8, 40c000 <ferror@plt+0x9900>
  4039f8:	add	x8, x8, #0xa1e
  4039fc:	cmp	x0, #0x0
  403a00:	adrp	x2, 40c000 <ferror@plt+0x9900>
  403a04:	adrp	x4, 40c000 <ferror@plt+0x9900>
  403a08:	csel	x3, x8, x0, eq  // eq = none
  403a0c:	add	x2, x2, #0xb96
  403a10:	add	x4, x4, #0xa6c
  403a14:	mov	x0, sp
  403a18:	mov	w1, #0x7f                  	// #127
  403a1c:	bl	4021b0 <snprintf@plt>
  403a20:	mov	x0, x19
  403a24:	mov	w1, wzr
  403a28:	bl	402590 <open64@plt>
  403a2c:	adrp	x1, 40d000 <ferror@plt+0xa900>
  403a30:	add	x1, x1, #0xe3
  403a34:	bl	4022c0 <fdopen@plt>
  403a38:	cbz	x0, 403a58 <ferror@plt+0x1358>
  403a3c:	mov	x19, x0
  403a40:	bl	403630 <ferror@plt+0xf30>
  403a44:	mov	x0, x19
  403a48:	ldr	x19, [sp, #144]
  403a4c:	ldp	x29, x30, [sp, #128]
  403a50:	add	sp, sp, #0xa0
  403a54:	b	402200 <fclose@plt>
  403a58:	ldr	x19, [sp, #144]
  403a5c:	ldp	x29, x30, [sp, #128]
  403a60:	add	sp, sp, #0xa0
  403a64:	ret
  403a68:	sub	sp, sp, #0x70
  403a6c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403a70:	ldr	w8, [x8, #3580]
  403a74:	stp	x22, x21, [sp, #80]
  403a78:	stp	x20, x19, [sp, #96]
  403a7c:	mov	w21, w1
  403a80:	mov	x19, x0
  403a84:	stp	x29, x30, [sp, #16]
  403a88:	stp	x28, x27, [sp, #32]
  403a8c:	stp	x26, x25, [sp, #48]
  403a90:	stp	x24, x23, [sp, #64]
  403a94:	add	x29, sp, #0x10
  403a98:	cbz	w8, 403afc <ferror@plt+0x13fc>
  403a9c:	mov	x0, x19
  403aa0:	bl	4081c4 <ferror@plt+0x5ac4>
  403aa4:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403aa8:	ldr	x25, [x8, #3584]
  403aac:	str	x0, [sp, #8]
  403ab0:	cbz	x0, 403b08 <ferror@plt+0x1408>
  403ab4:	mov	x20, x0
  403ab8:	bl	408588 <ferror@plt+0x5e88>
  403abc:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403ac0:	ldr	w8, [x8, #3764]
  403ac4:	mov	x0, x20
  403ac8:	cmp	w8, #0x0
  403acc:	cset	w1, ne  // ne = any
  403ad0:	bl	408260 <ferror@plt+0x5b60>
  403ad4:	adrp	x1, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403ad8:	add	x1, x1, #0xe10
  403adc:	mov	x0, x20
  403ae0:	bl	40826c <ferror@plt+0x5b6c>
  403ae4:	mov	x0, x20
  403ae8:	bl	408588 <ferror@plt+0x5e88>
  403aec:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403af0:	ldr	x24, [x8, #3560]
  403af4:	cbnz	x24, 403b30 <ferror@plt+0x1430>
  403af8:	b	403cc8 <ferror@plt+0x15c8>
  403afc:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403b00:	ldr	x25, [x8, #3584]
  403b04:	str	xzr, [sp, #8]
  403b08:	adrp	x1, 40c000 <ferror@plt+0x9900>
  403b0c:	adrp	x2, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403b10:	add	x1, x1, #0xa7a
  403b14:	add	x2, x2, #0xe10
  403b18:	mov	x0, x19
  403b1c:	bl	4026c0 <fprintf@plt>
  403b20:	mov	x20, xzr
  403b24:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403b28:	ldr	x24, [x8, #3560]
  403b2c:	cbz	x24, 403cc8 <ferror@plt+0x15c8>
  403b30:	cbz	w21, 403c14 <ferror@plt+0x1514>
  403b34:	adrp	x26, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403b38:	adrp	x27, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403b3c:	adrp	x28, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403b40:	b	403b64 <ferror@plt+0x1464>
  403b44:	ldr	d0, [x24, #24]
  403b48:	adrp	x1, 40c000 <ferror@plt+0x9900>
  403b4c:	mov	x0, x19
  403b50:	add	x1, x1, #0xa7f
  403b54:	mov	x3, x22
  403b58:	bl	4026c0 <fprintf@plt>
  403b5c:	ldr	x24, [x24]
  403b60:	cbz	x24, 403cc8 <ferror@plt+0x15c8>
  403b64:	ldr	x22, [x24, #16]
  403b68:	cbnz	x22, 403b80 <ferror@plt+0x1480>
  403b6c:	ldr	w8, [x26, #3552]
  403b70:	cbnz	w8, 403b80 <ferror@plt+0x1480>
  403b74:	ldr	d0, [x24, #24]
  403b78:	fcmp	d0, #0.0
  403b7c:	b.eq	403b5c <ferror@plt+0x145c>  // b.none
  403b80:	ldr	w8, [x27, #3596]
  403b84:	cbz	w8, 403be4 <ferror@plt+0x14e4>
  403b88:	cmp	w8, #0x1
  403b8c:	b.lt	403bc0 <ferror@plt+0x14c0>  // b.tstop
  403b90:	ldr	x23, [x24, #8]
  403b94:	mov	x21, xzr
  403b98:	ldr	x8, [x28, #3736]
  403b9c:	mov	x1, x23
  403ba0:	mov	w2, wzr
  403ba4:	ldr	x0, [x8, x21, lsl #3]
  403ba8:	bl	4024f0 <fnmatch@plt>
  403bac:	cbz	w0, 403be4 <ferror@plt+0x14e4>
  403bb0:	ldrsw	x8, [x27, #3596]
  403bb4:	add	x21, x21, #0x1
  403bb8:	cmp	x21, x8
  403bbc:	b.lt	403b98 <ferror@plt+0x1498>  // b.tstop
  403bc0:	cbz	x25, 403be4 <ferror@plt+0x14e4>
  403bc4:	ldr	x23, [x24, #8]
  403bc8:	mov	x21, x25
  403bcc:	ldr	x0, [x21, #8]
  403bd0:	mov	x1, x23
  403bd4:	bl	402400 <strcmp@plt>
  403bd8:	cbz	w0, 403c00 <ferror@plt+0x1500>
  403bdc:	ldr	x21, [x21]
  403be0:	cbnz	x21, 403bcc <ferror@plt+0x14cc>
  403be4:	ldr	x2, [x24, #8]
  403be8:	cbz	x20, 403b44 <ferror@plt+0x1444>
  403bec:	mov	x0, x20
  403bf0:	mov	x1, x2
  403bf4:	mov	w2, w22
  403bf8:	bl	408924 <ferror@plt+0x6224>
  403bfc:	b	403b5c <ferror@plt+0x145c>
  403c00:	ldr	x22, [x21, #16]
  403c04:	ldr	x25, [x21]
  403c08:	ldr	x2, [x24, #8]
  403c0c:	cbnz	x20, 403bec <ferror@plt+0x14ec>
  403c10:	b	403b44 <ferror@plt+0x1444>
  403c14:	adrp	x21, 40c000 <ferror@plt+0x9900>
  403c18:	adrp	x25, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403c1c:	adrp	x26, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403c20:	add	x21, x21, #0xa7f
  403c24:	adrp	x27, 422000 <stdout@@GLIBC_2.17+0x3c78>
  403c28:	b	403c4c <ferror@plt+0x154c>
  403c2c:	ldr	d0, [x24, #24]
  403c30:	mov	x0, x19
  403c34:	mov	x1, x21
  403c38:	mov	x2, x23
  403c3c:	mov	x3, x22
  403c40:	bl	4026c0 <fprintf@plt>
  403c44:	ldr	x24, [x24]
  403c48:	cbz	x24, 403cc8 <ferror@plt+0x15c8>
  403c4c:	ldr	x22, [x24, #16]
  403c50:	cbnz	x22, 403c68 <ferror@plt+0x1568>
  403c54:	ldr	w8, [x25, #3552]
  403c58:	cbnz	w8, 403c68 <ferror@plt+0x1568>
  403c5c:	ldr	d0, [x24, #24]
  403c60:	fcmp	d0, #0.0
  403c64:	b.eq	403c44 <ferror@plt+0x1544>  // b.none
  403c68:	ldr	w8, [x26, #3596]
  403c6c:	ldr	x23, [x24, #8]
  403c70:	cbz	w8, 403cb0 <ferror@plt+0x15b0>
  403c74:	cmp	w8, #0x1
  403c78:	b.lt	403c44 <ferror@plt+0x1544>  // b.tstop
  403c7c:	mov	x28, xzr
  403c80:	ldr	x8, [x27, #3736]
  403c84:	mov	x1, x23
  403c88:	mov	w2, wzr
  403c8c:	ldr	x0, [x8, x28, lsl #3]
  403c90:	bl	4024f0 <fnmatch@plt>
  403c94:	cbz	w0, 403cac <ferror@plt+0x15ac>
  403c98:	ldrsw	x8, [x26, #3596]
  403c9c:	add	x28, x28, #0x1
  403ca0:	cmp	x28, x8
  403ca4:	b.lt	403c80 <ferror@plt+0x1580>  // b.tstop
  403ca8:	b	403c44 <ferror@plt+0x1544>
  403cac:	ldr	x23, [x24, #8]
  403cb0:	cbz	x20, 403c2c <ferror@plt+0x152c>
  403cb4:	mov	x0, x20
  403cb8:	mov	x1, x23
  403cbc:	mov	w2, w22
  403cc0:	bl	408924 <ferror@plt+0x6224>
  403cc4:	b	403c44 <ferror@plt+0x1544>
  403cc8:	cbz	x20, 403ce4 <ferror@plt+0x15e4>
  403ccc:	mov	x0, x20
  403cd0:	bl	4085d8 <ferror@plt+0x5ed8>
  403cd4:	mov	x0, x20
  403cd8:	bl	4085d8 <ferror@plt+0x5ed8>
  403cdc:	add	x0, sp, #0x8
  403ce0:	bl	4081f8 <ferror@plt+0x5af8>
  403ce4:	ldp	x20, x19, [sp, #96]
  403ce8:	ldp	x22, x21, [sp, #80]
  403cec:	ldp	x24, x23, [sp, #64]
  403cf0:	ldp	x26, x25, [sp, #48]
  403cf4:	ldp	x28, x27, [sp, #32]
  403cf8:	ldp	x29, x30, [sp, #16]
  403cfc:	add	sp, sp, #0x70
  403d00:	ret
  403d04:	stp	x29, x30, [sp, #-32]!
  403d08:	adrp	x1, 40c000 <ferror@plt+0x9900>
  403d0c:	add	x1, x1, #0x9a1
  403d10:	str	x19, [sp, #16]
  403d14:	mov	x29, sp
  403d18:	mov	x19, x0
  403d1c:	bl	402400 <strcmp@plt>
  403d20:	cbz	w0, 403dac <ferror@plt+0x16ac>
  403d24:	adrp	x1, 40c000 <ferror@plt+0x9900>
  403d28:	add	x1, x1, #0x9ae
  403d2c:	mov	x0, x19
  403d30:	bl	402400 <strcmp@plt>
  403d34:	cbz	w0, 403dac <ferror@plt+0x16ac>
  403d38:	adrp	x1, 40c000 <ferror@plt+0x9900>
  403d3c:	add	x1, x1, #0x9bb
  403d40:	mov	x0, x19
  403d44:	bl	402400 <strcmp@plt>
  403d48:	cbz	w0, 403dac <ferror@plt+0x16ac>
  403d4c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  403d50:	add	x1, x1, #0x9cb
  403d54:	mov	x0, x19
  403d58:	bl	402400 <strcmp@plt>
  403d5c:	cbz	w0, 403dac <ferror@plt+0x16ac>
  403d60:	adrp	x1, 40c000 <ferror@plt+0x9900>
  403d64:	add	x1, x1, #0x9d5
  403d68:	mov	x0, x19
  403d6c:	bl	402400 <strcmp@plt>
  403d70:	cbz	w0, 403dac <ferror@plt+0x16ac>
  403d74:	adrp	x1, 40c000 <ferror@plt+0x9900>
  403d78:	add	x1, x1, #0x9df
  403d7c:	mov	x0, x19
  403d80:	bl	402400 <strcmp@plt>
  403d84:	cbz	w0, 403dac <ferror@plt+0x16ac>
  403d88:	adrp	x1, 40c000 <ferror@plt+0x9900>
  403d8c:	add	x1, x1, #0x9ea
  403d90:	mov	x0, x19
  403d94:	bl	402400 <strcmp@plt>
  403d98:	cmp	w0, #0x0
  403d9c:	cset	w0, eq  // eq = none
  403da0:	ldr	x19, [sp, #16]
  403da4:	ldp	x29, x30, [sp], #32
  403da8:	ret
  403dac:	mov	w0, #0x1                   	// #1
  403db0:	ldr	x19, [sp, #16]
  403db4:	ldp	x29, x30, [sp], #32
  403db8:	ret
  403dbc:	stp	x29, x30, [sp, #-96]!
  403dc0:	stp	x28, x27, [sp, #16]
  403dc4:	stp	x26, x25, [sp, #32]
  403dc8:	stp	x24, x23, [sp, #48]
  403dcc:	stp	x22, x21, [sp, #64]
  403dd0:	stp	x20, x19, [sp, #80]
  403dd4:	mov	x29, sp
  403dd8:	sub	sp, sp, #0x1, lsl #12
  403ddc:	sub	sp, sp, #0x20
  403de0:	mov	x20, x0
  403de4:	sub	x0, x29, #0x10
  403de8:	sub	x1, x29, #0x18
  403dec:	mov	w2, #0xa                   	// #10
  403df0:	mov	x3, x20
  403df4:	stp	xzr, xzr, [x29, #-24]
  403df8:	bl	402680 <__getdelim@plt>
  403dfc:	cmn	x0, #0x1
  403e00:	b.eq	4040b8 <ferror@plt+0x19b8>  // b.none
  403e04:	adrp	x21, 40c000 <ferror@plt+0x9900>
  403e08:	mov	x19, xzr
  403e0c:	add	x27, sp, #0x8
  403e10:	add	x21, x21, #0xa24
  403e14:	b	403e34 <ferror@plt+0x1734>
  403e18:	sub	x0, x29, #0x10
  403e1c:	sub	x1, x29, #0x18
  403e20:	mov	w2, #0xa                   	// #10
  403e24:	mov	x3, x20
  403e28:	bl	402680 <__getdelim@plt>
  403e2c:	cmn	x0, #0x1
  403e30:	b.eq	404064 <ferror@plt+0x1964>  // b.none
  403e34:	ldur	x23, [x29, #-16]
  403e38:	mov	w1, #0x3a                  	// #58
  403e3c:	mov	x0, x23
  403e40:	bl	4024c0 <strchr@plt>
  403e44:	cbz	x0, 4040e4 <ferror@plt+0x19e4>
  403e48:	ldrb	w9, [x23]
  403e4c:	mov	x22, x0
  403e50:	cbz	w9, 403e84 <ferror@plt+0x1784>
  403e54:	mov	w26, wzr
  403e58:	add	x8, x23, #0x1
  403e5c:	and	w10, w9, #0xff
  403e60:	cmp	w10, #0x20
  403e64:	ldrb	w9, [x8], #1
  403e68:	cset	w11, eq  // eq = none
  403e6c:	cmp	w10, #0xa
  403e70:	cset	w10, eq  // eq = none
  403e74:	orr	w10, w11, w10
  403e78:	add	w26, w26, w10
  403e7c:	cbnz	w9, 403e5c <ferror@plt+0x175c>
  403e80:	b	403e88 <ferror@plt+0x1788>
  403e84:	mov	w26, wzr
  403e88:	strb	wzr, [x22]
  403e8c:	ldur	x1, [x29, #-16]
  403e90:	add	x0, sp, #0x8
  403e94:	mov	w2, #0xfff                 	// #4095
  403e98:	strb	wzr, [sp, #8]
  403e9c:	bl	402530 <strncat@plt>
  403ea0:	ldur	x8, [x29, #-16]
  403ea4:	sub	x8, x22, x8
  403ea8:	ldrb	w9, [x22, #2]!
  403eac:	sxtw	x28, w8
  403eb0:	cbz	w9, 403fac <ferror@plt+0x18ac>
  403eb4:	cmp	x28, #0x1, lsl #12
  403eb8:	b.cs	403f3c <ferror@plt+0x183c>  // b.hs, b.nlast
  403ebc:	mov	w8, #0xfff                 	// #4095
  403ec0:	sub	x23, x8, x28
  403ec4:	mov	w1, #0x20                  	// #32
  403ec8:	mov	x0, x22
  403ecc:	bl	4024c0 <strchr@plt>
  403ed0:	mov	x24, x0
  403ed4:	cbnz	x0, 403eec <ferror@plt+0x17ec>
  403ed8:	mov	w1, #0xa                   	// #10
  403edc:	mov	x0, x22
  403ee0:	bl	4024c0 <strchr@plt>
  403ee4:	mov	x24, x0
  403ee8:	cbz	x0, 403ef0 <ferror@plt+0x17f0>
  403eec:	strb	wzr, [x24], #1
  403ef0:	add	x0, sp, #0x8
  403ef4:	mov	x1, x22
  403ef8:	mov	x2, x23
  403efc:	strb	wzr, [x27, x28]
  403f00:	bl	402530 <strncat@plt>
  403f04:	mov	w0, #0x20                  	// #32
  403f08:	bl	402230 <malloc@plt>
  403f0c:	cbz	x0, 4040e4 <ferror@plt+0x19e4>
  403f10:	mov	x25, x0
  403f14:	add	x0, sp, #0x8
  403f18:	bl	402370 <strdup@plt>
  403f1c:	str	xzr, [x25, #24]
  403f20:	stp	x19, x0, [x25]
  403f24:	ldrb	w8, [x24]
  403f28:	mov	x19, x25
  403f2c:	mov	x22, x24
  403f30:	cbnz	w8, 403ec4 <ferror@plt+0x17c4>
  403f34:	mov	x19, x25
  403f38:	b	403fac <ferror@plt+0x18ac>
  403f3c:	mov	w1, #0x20                  	// #32
  403f40:	mov	x0, x22
  403f44:	bl	4024c0 <strchr@plt>
  403f48:	cbnz	x0, 403f5c <ferror@plt+0x185c>
  403f4c:	mov	w1, #0xa                   	// #10
  403f50:	mov	x0, x22
  403f54:	bl	4024c0 <strchr@plt>
  403f58:	cbz	x0, 403f94 <ferror@plt+0x1894>
  403f5c:	strb	wzr, [x0], #1
  403f60:	mov	x22, x0
  403f64:	mov	w0, #0x20                  	// #32
  403f68:	bl	402230 <malloc@plt>
  403f6c:	cbz	x0, 4040e4 <ferror@plt+0x19e4>
  403f70:	mov	x23, x0
  403f74:	add	x0, sp, #0x8
  403f78:	bl	402370 <strdup@plt>
  403f7c:	str	xzr, [x23, #24]
  403f80:	stp	x19, x0, [x23]
  403f84:	ldrb	w8, [x22]
  403f88:	mov	x19, x23
  403f8c:	cbnz	w8, 403f3c <ferror@plt+0x183c>
  403f90:	b	403fa8 <ferror@plt+0x18a8>
  403f94:	mov	x22, xzr
  403f98:	mov	w0, #0x20                  	// #32
  403f9c:	bl	402230 <malloc@plt>
  403fa0:	cbnz	x0, 403f70 <ferror@plt+0x1870>
  403fa4:	b	4040e4 <ferror@plt+0x19e4>
  403fa8:	mov	x19, x23
  403fac:	sub	x0, x29, #0x10
  403fb0:	sub	x1, x29, #0x18
  403fb4:	mov	w2, #0xa                   	// #10
  403fb8:	mov	x3, x20
  403fbc:	bl	402680 <__getdelim@plt>
  403fc0:	cmn	x0, #0x1
  403fc4:	b.eq	4040e4 <ferror@plt+0x19e4>  // b.none
  403fc8:	ldur	x0, [x29, #-16]
  403fcc:	ldrb	w10, [x0]
  403fd0:	cbz	w10, 404004 <ferror@plt+0x1904>
  403fd4:	mov	w8, wzr
  403fd8:	add	x9, x0, #0x1
  403fdc:	and	w11, w10, #0xff
  403fe0:	cmp	w11, #0x20
  403fe4:	ldrb	w10, [x9], #1
  403fe8:	cset	w12, eq  // eq = none
  403fec:	cmp	w11, #0xa
  403ff0:	cset	w11, eq  // eq = none
  403ff4:	orr	w11, w12, w11
  403ff8:	add	w8, w8, w11
  403ffc:	cbnz	w10, 403fdc <ferror@plt+0x18dc>
  404000:	b	404008 <ferror@plt+0x1908>
  404004:	mov	w8, wzr
  404008:	subs	w8, w8, w26
  40400c:	csel	w24, w8, wzr, gt
  404010:	mov	x23, x19
  404014:	b	404030 <ferror@plt+0x1930>
  404018:	ldr	x23, [x23]
  40401c:	ldur	x0, [x29, #-16]
  404020:	add	x8, x0, x28
  404024:	add	x8, x8, #0x2
  404028:	cmp	x22, x8
  40402c:	b.ls	403e18 <ferror@plt+0x1718>  // b.plast
  404030:	mov	w1, #0x20                  	// #32
  404034:	bl	4023a0 <strrchr@plt>
  404038:	cbz	x0, 4040e4 <ferror@plt+0x19e4>
  40403c:	mov	x22, x0
  404040:	strb	wzr, [x0], #1
  404044:	add	x2, x23, #0x10
  404048:	mov	x1, x21
  40404c:	bl	4025f0 <__isoc99_sscanf@plt>
  404050:	cmp	w0, #0x1
  404054:	b.ne	4040e4 <ferror@plt+0x19e4>  // b.any
  404058:	cbz	w24, 404018 <ferror@plt+0x1918>
  40405c:	sub	w24, w24, #0x1
  404060:	b	40401c <ferror@plt+0x191c>
  404064:	ldur	x0, [x29, #-16]
  404068:	bl	402460 <free@plt>
  40406c:	cbz	x19, 4040c0 <ferror@plt+0x19c0>
  404070:	adrp	x21, 422000 <stdout@@GLIBC_2.17+0x3c78>
  404074:	b	40408c <ferror@plt+0x198c>
  404078:	ldr	x8, [x21, #3560]
  40407c:	str	x8, [x19]
  404080:	str	x19, [x21, #3560]
  404084:	mov	x19, x22
  404088:	cbz	x22, 4040c0 <ferror@plt+0x19c0>
  40408c:	ldp	x22, x20, [x19]
  404090:	mov	x0, x20
  404094:	bl	403d04 <ferror@plt+0x1604>
  404098:	cbz	w0, 404078 <ferror@plt+0x1978>
  40409c:	mov	x0, x20
  4040a0:	bl	402460 <free@plt>
  4040a4:	mov	x0, x19
  4040a8:	bl	402460 <free@plt>
  4040ac:	mov	x19, x22
  4040b0:	cbnz	x22, 40408c <ferror@plt+0x198c>
  4040b4:	b	4040c0 <ferror@plt+0x19c0>
  4040b8:	ldur	x0, [x29, #-16]
  4040bc:	bl	402460 <free@plt>
  4040c0:	add	sp, sp, #0x1, lsl #12
  4040c4:	add	sp, sp, #0x20
  4040c8:	ldp	x20, x19, [sp, #80]
  4040cc:	ldp	x22, x21, [sp, #64]
  4040d0:	ldp	x24, x23, [sp, #48]
  4040d4:	ldp	x26, x25, [sp, #32]
  4040d8:	ldp	x28, x27, [sp, #16]
  4040dc:	ldp	x29, x30, [sp], #96
  4040e0:	ret
  4040e4:	bl	4023d0 <abort@plt>
  4040e8:	sub	sp, sp, #0x110
  4040ec:	stp	x20, x19, [sp, #256]
  4040f0:	mov	x19, x2
  4040f4:	mov	x20, x1
  4040f8:	adrp	x2, 40c000 <ferror@plt+0x9900>
  4040fc:	mov	x3, x0
  404100:	add	x2, x2, #0xb87
  404104:	add	x0, sp, #0x60
  404108:	mov	w1, #0x80                  	// #128
  40410c:	mov	x4, x20
  404110:	stp	x29, x30, [sp, #224]
  404114:	stp	x28, x21, [sp, #240]
  404118:	add	x29, sp, #0xe0
  40411c:	bl	4021b0 <snprintf@plt>
  404120:	cmp	w0, #0x1
  404124:	b.lt	4041d0 <ferror@plt+0x1ad0>  // b.tstop
  404128:	cmp	w0, #0x80
  40412c:	b.cs	4041d0 <ferror@plt+0x1ad0>  // b.hs, b.nlast
  404130:	adrp	x1, 40d000 <ferror@plt+0xa900>
  404134:	add	x1, x1, #0xe3
  404138:	add	x0, sp, #0x60
  40413c:	bl	402540 <fopen64@plt>
  404140:	cbz	x0, 4041f4 <ferror@plt+0x1af4>
  404144:	mov	x21, x0
  404148:	add	x0, sp, #0x10
  40414c:	mov	w1, #0x50                  	// #80
  404150:	mov	x2, x21
  404154:	bl	4026d0 <fgets@plt>
  404158:	cbz	x0, 404228 <ferror@plt+0x1b28>
  40415c:	add	x0, sp, #0x10
  404160:	mov	w1, #0xa                   	// #10
  404164:	add	x20, sp, #0x10
  404168:	bl	4024c0 <strchr@plt>
  40416c:	cbz	x0, 404174 <ferror@plt+0x1a74>
  404170:	strb	wzr, [x0]
  404174:	mov	x0, x21
  404178:	bl	402200 <fclose@plt>
  40417c:	add	x0, sp, #0x10
  404180:	add	x1, sp, #0x8
  404184:	mov	w2, wzr
  404188:	bl	402420 <strtol@plt>
  40418c:	ldr	x8, [sp, #8]
  404190:	cmp	x20, x8
  404194:	b.eq	404254 <ferror@plt+0x1b54>  // b.none
  404198:	ldrb	w8, [x8]
  40419c:	cbnz	w8, 404254 <ferror@plt+0x1b54>
  4041a0:	mov	x8, #0x8000000000000001    	// #-9223372036854775807
  4041a4:	add	x8, x0, x8
  4041a8:	mov	x20, x0
  4041ac:	cmp	x8, #0x1
  4041b0:	b.hi	4041c4 <ferror@plt+0x1ac4>  // b.pmore
  4041b4:	bl	402650 <__errno_location@plt>
  4041b8:	ldr	w8, [x0]
  4041bc:	cmp	w8, #0x22
  4041c0:	b.eq	404274 <ferror@plt+0x1b74>  // b.none
  4041c4:	mov	w0, wzr
  4041c8:	str	x20, [x19]
  4041cc:	b	4042c0 <ferror@plt+0x1bc0>
  4041d0:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4041d4:	ldr	x8, [x8, #3992]
  4041d8:	adrp	x0, 40c000 <ferror@plt+0x9900>
  4041dc:	add	x0, x0, #0xb9c
  4041e0:	mov	w1, #0x26                  	// #38
  4041e4:	ldr	x3, [x8]
  4041e8:	mov	w2, #0x1                   	// #1
  4041ec:	bl	4024e0 <fwrite@plt>
  4041f0:	b	4042bc <ferror@plt+0x1bbc>
  4041f4:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4041f8:	ldr	x8, [x8, #3992]
  4041fc:	ldr	x19, [x8]
  404200:	bl	402650 <__errno_location@plt>
  404204:	ldr	w0, [x0]
  404208:	bl	402380 <strerror@plt>
  40420c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  404210:	mov	x3, x0
  404214:	add	x1, x1, #0xbc3
  404218:	add	x2, sp, #0x60
  40421c:	mov	x0, x19
  404220:	bl	4026c0 <fprintf@plt>
  404224:	b	4042bc <ferror@plt+0x1bbc>
  404228:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40422c:	ldr	x8, [x8, #3992]
  404230:	adrp	x1, 40c000 <ferror@plt+0x9900>
  404234:	add	x1, x1, #0xbd1
  404238:	add	x3, sp, #0x60
  40423c:	ldr	x0, [x8]
  404240:	mov	x2, x20
  404244:	bl	4026c0 <fprintf@plt>
  404248:	mov	x0, x21
  40424c:	bl	402200 <fclose@plt>
  404250:	b	4042a0 <ferror@plt+0x1ba0>
  404254:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  404258:	ldr	x8, [x8, #3992]
  40425c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  404260:	add	x1, x1, #0xc00
  404264:	add	x2, sp, #0x10
  404268:	ldr	x0, [x8]
  40426c:	add	x3, sp, #0x60
  404270:	b	40429c <ferror@plt+0x1b9c>
  404274:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  404278:	ldr	x8, [x8, #3992]
  40427c:	mov	w0, #0x22                  	// #34
  404280:	ldr	x19, [x8]
  404284:	bl	402380 <strerror@plt>
  404288:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40428c:	mov	x3, x0
  404290:	add	x1, x1, #0xc27
  404294:	add	x2, sp, #0x60
  404298:	mov	x0, x19
  40429c:	bl	4026c0 <fprintf@plt>
  4042a0:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4042a4:	ldr	x8, [x8, #3992]
  4042a8:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4042ac:	add	x1, x1, #0xc35
  4042b0:	add	x2, sp, #0x60
  4042b4:	ldr	x0, [x8]
  4042b8:	bl	4026c0 <fprintf@plt>
  4042bc:	mov	w0, #0xffffffff            	// #-1
  4042c0:	ldp	x20, x19, [sp, #256]
  4042c4:	ldp	x28, x21, [sp, #240]
  4042c8:	ldp	x29, x30, [sp, #224]
  4042cc:	add	sp, sp, #0x110
  4042d0:	ret
  4042d4:	sub	w8, w0, #0x41
  4042d8:	and	w8, w8, #0xff
  4042dc:	cmp	w8, #0x6
  4042e0:	and	w8, w0, #0xff
  4042e4:	b.cs	4042f4 <ferror@plt+0x1bf4>  // b.hs, b.nlast
  4042e8:	mov	w9, #0xffffffc9            	// #-55
  4042ec:	add	w0, w9, w8
  4042f0:	ret
  4042f4:	sub	w9, w0, #0x61
  4042f8:	and	w9, w9, #0xff
  4042fc:	cmp	w9, #0x6
  404300:	b.cs	404310 <ferror@plt+0x1c10>  // b.hs, b.nlast
  404304:	mov	w9, #0xffffffa9            	// #-87
  404308:	add	w0, w9, w8
  40430c:	ret
  404310:	sub	w9, w0, #0x30
  404314:	and	w9, w9, #0xff
  404318:	sub	w8, w8, #0x30
  40431c:	cmp	w9, #0xa
  404320:	csinv	w0, w8, wzr, cc  // cc = lo, ul, last
  404324:	ret
  404328:	sub	sp, sp, #0x30
  40432c:	stp	x29, x30, [sp, #16]
  404330:	stp	x20, x19, [sp, #32]
  404334:	add	x29, sp, #0x10
  404338:	cbz	x1, 40438c <ferror@plt+0x1c8c>
  40433c:	ldrb	w8, [x1]
  404340:	mov	x20, x1
  404344:	cbz	w8, 40438c <ferror@plt+0x1c8c>
  404348:	mov	x19, x0
  40434c:	add	x1, sp, #0x8
  404350:	mov	x0, x20
  404354:	bl	402420 <strtol@plt>
  404358:	ldr	x9, [sp, #8]
  40435c:	mov	x8, x0
  404360:	mov	w0, #0xffffffff            	// #-1
  404364:	cbz	x9, 40437c <ferror@plt+0x1c7c>
  404368:	cmp	x9, x20
  40436c:	b.eq	40437c <ferror@plt+0x1c7c>  // b.none
  404370:	ldrb	w9, [x9]
  404374:	cbz	w9, 4043a0 <ferror@plt+0x1ca0>
  404378:	mov	w0, #0xffffffff            	// #-1
  40437c:	ldp	x20, x19, [sp, #32]
  404380:	ldp	x29, x30, [sp, #16]
  404384:	add	sp, sp, #0x30
  404388:	ret
  40438c:	mov	w0, #0xffffffff            	// #-1
  404390:	ldp	x20, x19, [sp, #32]
  404394:	ldp	x29, x30, [sp, #16]
  404398:	add	sp, sp, #0x30
  40439c:	ret
  4043a0:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  4043a4:	add	x9, x8, x9
  4043a8:	cmp	x9, #0x2
  4043ac:	mov	w0, #0xffffffff            	// #-1
  4043b0:	b.cc	40437c <ferror@plt+0x1c7c>  // b.lo, b.ul, b.last
  4043b4:	mov	w9, #0x80000000            	// #-2147483648
  4043b8:	add	x9, x8, x9
  4043bc:	lsr	x9, x9, #32
  4043c0:	cbnz	x9, 40437c <ferror@plt+0x1c7c>
  4043c4:	mov	w0, wzr
  4043c8:	str	w8, [x19]
  4043cc:	ldp	x20, x19, [sp, #32]
  4043d0:	ldp	x29, x30, [sp, #16]
  4043d4:	add	sp, sp, #0x30
  4043d8:	ret
  4043dc:	rev	w8, w0
  4043e0:	neg	w9, w8
  4043e4:	bics	wzr, w9, w8
  4043e8:	b.eq	4043f4 <ferror@plt+0x1cf4>  // b.none
  4043ec:	mov	w0, #0xffffffff            	// #-1
  4043f0:	ret
  4043f4:	cbz	w0, 404408 <ferror@plt+0x1d08>
  4043f8:	mov	w0, wzr
  4043fc:	lsl	w8, w8, #1
  404400:	add	w0, w0, #0x1
  404404:	cbnz	w8, 4043fc <ferror@plt+0x1cfc>
  404408:	ret
  40440c:	sub	sp, sp, #0x30
  404410:	stp	x29, x30, [sp, #16]
  404414:	stp	x20, x19, [sp, #32]
  404418:	add	x29, sp, #0x10
  40441c:	cbz	x1, 404480 <ferror@plt+0x1d80>
  404420:	ldrb	w8, [x1]
  404424:	mov	x20, x1
  404428:	cbz	w8, 404480 <ferror@plt+0x1d80>
  40442c:	mov	x19, x0
  404430:	add	x1, sp, #0x8
  404434:	mov	x0, x20
  404438:	bl	402090 <strtoul@plt>
  40443c:	ldr	x9, [sp, #8]
  404440:	mov	x8, x0
  404444:	mov	w0, #0xffffffff            	// #-1
  404448:	cbz	x9, 404470 <ferror@plt+0x1d70>
  40444c:	cmp	x9, x20
  404450:	b.eq	404470 <ferror@plt+0x1d70>  // b.none
  404454:	ldrb	w9, [x9]
  404458:	mov	w0, #0xffffffff            	// #-1
  40445c:	cbnz	w9, 404470 <ferror@plt+0x1d70>
  404460:	lsr	x9, x8, #32
  404464:	cbnz	x9, 404470 <ferror@plt+0x1d70>
  404468:	mov	w0, wzr
  40446c:	str	w8, [x19]
  404470:	ldp	x20, x19, [sp, #32]
  404474:	ldp	x29, x30, [sp, #16]
  404478:	add	sp, sp, #0x30
  40447c:	ret
  404480:	mov	w0, #0xffffffff            	// #-1
  404484:	ldp	x20, x19, [sp, #32]
  404488:	ldp	x29, x30, [sp, #16]
  40448c:	add	sp, sp, #0x30
  404490:	ret
  404494:	sub	sp, sp, #0x50
  404498:	stp	x22, x21, [sp, #48]
  40449c:	mov	x22, x1
  4044a0:	stp	x20, x19, [sp, #64]
  4044a4:	mov	x19, x0
  4044a8:	mov	w1, #0x2e                  	// #46
  4044ac:	mov	x0, x22
  4044b0:	str	d8, [sp, #16]
  4044b4:	stp	x29, x30, [sp, #24]
  4044b8:	str	x23, [sp, #40]
  4044bc:	add	x29, sp, #0x10
  4044c0:	mov	x21, x2
  4044c4:	bl	4024c0 <strchr@plt>
  4044c8:	add	x1, sp, #0x8
  4044cc:	cbz	x0, 40452c <ferror@plt+0x1e2c>
  4044d0:	mov	x0, x22
  4044d4:	bl	402100 <strtod@plt>
  4044d8:	fcmp	d0, #0.0
  4044dc:	b.mi	404600 <ferror@plt+0x1f00>  // b.first
  4044e0:	ldr	x20, [sp, #8]
  4044e4:	mov	w0, #0xffffffff            	// #-1
  4044e8:	cbz	x20, 404634 <ferror@plt+0x1f34>
  4044ec:	cmp	x20, x22
  4044f0:	b.eq	404634 <ferror@plt+0x1f34>  // b.none
  4044f4:	mov	x8, #0x7ff0000000000000    	// #9218868437227405312
  4044f8:	mov	v8.16b, v0.16b
  4044fc:	fmov	d0, x8
  404500:	fcmp	d8, d0
  404504:	b.ne	404520 <ferror@plt+0x1e20>  // b.any
  404508:	bl	402650 <__errno_location@plt>
  40450c:	ldr	w8, [x0]
  404510:	cmp	w8, #0x22
  404514:	b.eq	404600 <ferror@plt+0x1f00>  // b.none
  404518:	mov	x8, #0x7ff0000000000000    	// #9218868437227405312
  40451c:	fmov	d8, x8
  404520:	cmp	x20, x22
  404524:	b.ne	404574 <ferror@plt+0x1e74>  // b.any
  404528:	b	404600 <ferror@plt+0x1f00>
  40452c:	mov	x0, x22
  404530:	mov	w2, wzr
  404534:	bl	402090 <strtoul@plt>
  404538:	ldr	x20, [sp, #8]
  40453c:	mov	x23, x0
  404540:	mov	w0, #0xffffffff            	// #-1
  404544:	cbz	x20, 404634 <ferror@plt+0x1f34>
  404548:	cmp	x20, x22
  40454c:	b.eq	404634 <ferror@plt+0x1f34>  // b.none
  404550:	cmn	x23, #0x1
  404554:	b.ne	404568 <ferror@plt+0x1e68>  // b.any
  404558:	bl	402650 <__errno_location@plt>
  40455c:	ldr	w8, [x0]
  404560:	cmp	w8, #0x22
  404564:	b.eq	404600 <ferror@plt+0x1f00>  // b.none
  404568:	ucvtf	d8, x23
  40456c:	cmp	x20, x22
  404570:	b.eq	404600 <ferror@plt+0x1f00>  // b.none
  404574:	mov	w8, #0x1                   	// #1
  404578:	str	w8, [x21]
  40457c:	ldrb	w8, [x20]
  404580:	cbz	w8, 404618 <ferror@plt+0x1f18>
  404584:	adrp	x1, 40c000 <ferror@plt+0x9900>
  404588:	add	x1, x1, #0xc33
  40458c:	mov	x0, x20
  404590:	str	wzr, [x21]
  404594:	bl	402330 <strcasecmp@plt>
  404598:	cbz	w0, 404608 <ferror@plt+0x1f08>
  40459c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4045a0:	add	x1, x1, #0xc4a
  4045a4:	mov	x0, x20
  4045a8:	bl	402330 <strcasecmp@plt>
  4045ac:	cbz	w0, 404608 <ferror@plt+0x1f08>
  4045b0:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4045b4:	add	x1, x1, #0xc4f
  4045b8:	mov	x0, x20
  4045bc:	bl	402330 <strcasecmp@plt>
  4045c0:	cbz	w0, 404608 <ferror@plt+0x1f08>
  4045c4:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4045c8:	add	x1, x1, #0xfd1
  4045cc:	mov	x0, x20
  4045d0:	bl	402330 <strcasecmp@plt>
  4045d4:	cbz	w0, 404618 <ferror@plt+0x1f18>
  4045d8:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4045dc:	add	x1, x1, #0xc49
  4045e0:	mov	x0, x20
  4045e4:	bl	402330 <strcasecmp@plt>
  4045e8:	cbz	w0, 404618 <ferror@plt+0x1f18>
  4045ec:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4045f0:	add	x1, x1, #0xc4e
  4045f4:	mov	x0, x20
  4045f8:	bl	402330 <strcasecmp@plt>
  4045fc:	cbz	w0, 404618 <ferror@plt+0x1f18>
  404600:	mov	w0, #0xffffffff            	// #-1
  404604:	b	404634 <ferror@plt+0x1f34>
  404608:	mov	x8, #0x400000000000        	// #70368744177664
  40460c:	movk	x8, #0x408f, lsl #48
  404610:	fmov	d0, x8
  404614:	fmul	d8, d8, d0
  404618:	fcvtzu	w8, d8
  40461c:	ucvtf	d0, w8
  404620:	fcmp	d8, d0
  404624:	cset	w9, gt
  404628:	add	w8, w9, w8
  40462c:	mov	w0, wzr
  404630:	str	w8, [x19]
  404634:	ldp	x20, x19, [sp, #64]
  404638:	ldp	x22, x21, [sp, #48]
  40463c:	ldr	x23, [sp, #40]
  404640:	ldp	x29, x30, [sp, #24]
  404644:	ldr	d8, [sp, #16]
  404648:	add	sp, sp, #0x50
  40464c:	ret
  404650:	stp	x29, x30, [sp, #-48]!
  404654:	str	x21, [sp, #16]
  404658:	stp	x20, x19, [sp, #32]
  40465c:	mov	x29, sp
  404660:	cbz	x1, 4046cc <ferror@plt+0x1fcc>
  404664:	ldrb	w8, [x1]
  404668:	mov	x21, x1
  40466c:	cbz	w8, 4046cc <ferror@plt+0x1fcc>
  404670:	mov	x19, x0
  404674:	add	x1, x29, #0x18
  404678:	mov	x0, x21
  40467c:	bl	4024d0 <strtoull@plt>
  404680:	ldr	x8, [x29, #24]
  404684:	mov	x20, x0
  404688:	mov	w0, #0xffffffff            	// #-1
  40468c:	cbz	x8, 4046a4 <ferror@plt+0x1fa4>
  404690:	cmp	x8, x21
  404694:	b.eq	4046a4 <ferror@plt+0x1fa4>  // b.none
  404698:	ldrb	w8, [x8]
  40469c:	cbz	w8, 4046b4 <ferror@plt+0x1fb4>
  4046a0:	mov	w0, #0xffffffff            	// #-1
  4046a4:	ldp	x20, x19, [sp, #32]
  4046a8:	ldr	x21, [sp, #16]
  4046ac:	ldp	x29, x30, [sp], #48
  4046b0:	ret
  4046b4:	cmn	x20, #0x1
  4046b8:	b.ne	4046e0 <ferror@plt+0x1fe0>  // b.any
  4046bc:	bl	402650 <__errno_location@plt>
  4046c0:	ldr	w8, [x0]
  4046c4:	cmp	w8, #0x22
  4046c8:	b.ne	4046e0 <ferror@plt+0x1fe0>  // b.any
  4046cc:	mov	w0, #0xffffffff            	// #-1
  4046d0:	ldp	x20, x19, [sp, #32]
  4046d4:	ldr	x21, [sp, #16]
  4046d8:	ldp	x29, x30, [sp], #48
  4046dc:	ret
  4046e0:	mov	w0, wzr
  4046e4:	str	x20, [x19]
  4046e8:	ldp	x20, x19, [sp, #32]
  4046ec:	ldr	x21, [sp, #16]
  4046f0:	ldp	x29, x30, [sp], #48
  4046f4:	ret
  4046f8:	sub	sp, sp, #0x30
  4046fc:	stp	x29, x30, [sp, #16]
  404700:	stp	x20, x19, [sp, #32]
  404704:	add	x29, sp, #0x10
  404708:	cbz	x1, 40476c <ferror@plt+0x206c>
  40470c:	ldrb	w8, [x1]
  404710:	mov	x20, x1
  404714:	cbz	w8, 40476c <ferror@plt+0x206c>
  404718:	mov	x19, x0
  40471c:	add	x1, sp, #0x8
  404720:	mov	x0, x20
  404724:	bl	402090 <strtoul@plt>
  404728:	ldr	x9, [sp, #8]
  40472c:	mov	x8, x0
  404730:	mov	w0, #0xffffffff            	// #-1
  404734:	cbz	x9, 40475c <ferror@plt+0x205c>
  404738:	cmp	x9, x20
  40473c:	b.eq	40475c <ferror@plt+0x205c>  // b.none
  404740:	ldrb	w9, [x9]
  404744:	mov	w0, #0xffffffff            	// #-1
  404748:	cbnz	w9, 40475c <ferror@plt+0x205c>
  40474c:	lsr	x9, x8, #32
  404750:	cbnz	x9, 40475c <ferror@plt+0x205c>
  404754:	mov	w0, wzr
  404758:	str	w8, [x19]
  40475c:	ldp	x20, x19, [sp, #32]
  404760:	ldp	x29, x30, [sp, #16]
  404764:	add	sp, sp, #0x30
  404768:	ret
  40476c:	mov	w0, #0xffffffff            	// #-1
  404770:	ldp	x20, x19, [sp, #32]
  404774:	ldp	x29, x30, [sp, #16]
  404778:	add	sp, sp, #0x30
  40477c:	ret
  404780:	sub	sp, sp, #0x30
  404784:	stp	x29, x30, [sp, #16]
  404788:	stp	x20, x19, [sp, #32]
  40478c:	add	x29, sp, #0x10
  404790:	cbz	x1, 4047f4 <ferror@plt+0x20f4>
  404794:	ldrb	w8, [x1]
  404798:	mov	x20, x1
  40479c:	cbz	w8, 4047f4 <ferror@plt+0x20f4>
  4047a0:	mov	x19, x0
  4047a4:	add	x1, sp, #0x8
  4047a8:	mov	x0, x20
  4047ac:	bl	402090 <strtoul@plt>
  4047b0:	ldr	x9, [sp, #8]
  4047b4:	mov	x8, x0
  4047b8:	mov	w0, #0xffffffff            	// #-1
  4047bc:	cbz	x9, 4047e4 <ferror@plt+0x20e4>
  4047c0:	cmp	x9, x20
  4047c4:	b.eq	4047e4 <ferror@plt+0x20e4>  // b.none
  4047c8:	ldrb	w9, [x9]
  4047cc:	mov	w0, #0xffffffff            	// #-1
  4047d0:	cbnz	w9, 4047e4 <ferror@plt+0x20e4>
  4047d4:	lsr	x9, x8, #16
  4047d8:	cbnz	x9, 4047e4 <ferror@plt+0x20e4>
  4047dc:	mov	w0, wzr
  4047e0:	strh	w8, [x19]
  4047e4:	ldp	x20, x19, [sp, #32]
  4047e8:	ldp	x29, x30, [sp, #16]
  4047ec:	add	sp, sp, #0x30
  4047f0:	ret
  4047f4:	mov	w0, #0xffffffff            	// #-1
  4047f8:	ldp	x20, x19, [sp, #32]
  4047fc:	ldp	x29, x30, [sp, #16]
  404800:	add	sp, sp, #0x30
  404804:	ret
  404808:	sub	sp, sp, #0x30
  40480c:	stp	x29, x30, [sp, #16]
  404810:	stp	x20, x19, [sp, #32]
  404814:	add	x29, sp, #0x10
  404818:	cbz	x1, 40487c <ferror@plt+0x217c>
  40481c:	ldrb	w8, [x1]
  404820:	mov	x20, x1
  404824:	cbz	w8, 40487c <ferror@plt+0x217c>
  404828:	mov	x19, x0
  40482c:	add	x1, sp, #0x8
  404830:	mov	x0, x20
  404834:	bl	402090 <strtoul@plt>
  404838:	ldr	x9, [sp, #8]
  40483c:	mov	x8, x0
  404840:	mov	w0, #0xffffffff            	// #-1
  404844:	cbz	x9, 40486c <ferror@plt+0x216c>
  404848:	cmp	x9, x20
  40484c:	b.eq	40486c <ferror@plt+0x216c>  // b.none
  404850:	ldrb	w9, [x9]
  404854:	mov	w0, #0xffffffff            	// #-1
  404858:	cbnz	w9, 40486c <ferror@plt+0x216c>
  40485c:	cmp	x8, #0xff
  404860:	b.hi	40486c <ferror@plt+0x216c>  // b.pmore
  404864:	mov	w0, wzr
  404868:	strb	w8, [x19]
  40486c:	ldp	x20, x19, [sp, #32]
  404870:	ldp	x29, x30, [sp, #16]
  404874:	add	sp, sp, #0x30
  404878:	ret
  40487c:	mov	w0, #0xffffffff            	// #-1
  404880:	ldp	x20, x19, [sp, #32]
  404884:	ldp	x29, x30, [sp, #16]
  404888:	add	sp, sp, #0x30
  40488c:	ret
  404890:	sub	sp, sp, #0x40
  404894:	stp	x29, x30, [sp, #16]
  404898:	stp	x22, x21, [sp, #32]
  40489c:	stp	x20, x19, [sp, #48]
  4048a0:	add	x29, sp, #0x10
  4048a4:	mov	w22, w2
  4048a8:	mov	x21, x1
  4048ac:	mov	x19, x0
  4048b0:	bl	402650 <__errno_location@plt>
  4048b4:	str	wzr, [x0]
  4048b8:	cbz	x21, 4048f8 <ferror@plt+0x21f8>
  4048bc:	ldrb	w8, [x21]
  4048c0:	cbz	w8, 4048f8 <ferror@plt+0x21f8>
  4048c4:	mov	x20, x0
  4048c8:	add	x1, sp, #0x8
  4048cc:	mov	x0, x21
  4048d0:	mov	w2, w22
  4048d4:	bl	4020e0 <strtoll@plt>
  4048d8:	ldr	x9, [sp, #8]
  4048dc:	mov	x8, x0
  4048e0:	mov	w0, #0xffffffff            	// #-1
  4048e4:	cbz	x9, 4048fc <ferror@plt+0x21fc>
  4048e8:	cmp	x9, x21
  4048ec:	b.eq	4048fc <ferror@plt+0x21fc>  // b.none
  4048f0:	ldrb	w9, [x9]
  4048f4:	cbz	w9, 404910 <ferror@plt+0x2210>
  4048f8:	mov	w0, #0xffffffff            	// #-1
  4048fc:	ldp	x20, x19, [sp, #48]
  404900:	ldp	x22, x21, [sp, #32]
  404904:	ldp	x29, x30, [sp, #16]
  404908:	add	sp, sp, #0x40
  40490c:	ret
  404910:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  404914:	add	x9, x8, x9
  404918:	cmp	x9, #0x1
  40491c:	b.hi	40492c <ferror@plt+0x222c>  // b.pmore
  404920:	ldr	w9, [x20]
  404924:	cmp	w9, #0x22
  404928:	b.eq	4048f8 <ferror@plt+0x21f8>  // b.none
  40492c:	mov	w0, wzr
  404930:	str	x8, [x19]
  404934:	b	4048fc <ferror@plt+0x21fc>
  404938:	stp	x29, x30, [sp, #-48]!
  40493c:	str	x21, [sp, #16]
  404940:	stp	x20, x19, [sp, #32]
  404944:	mov	x29, sp
  404948:	mov	w21, w2
  40494c:	mov	x20, x1
  404950:	mov	x19, x0
  404954:	bl	402650 <__errno_location@plt>
  404958:	str	wzr, [x0]
  40495c:	cbz	x20, 4049ac <ferror@plt+0x22ac>
  404960:	ldrb	w8, [x20]
  404964:	cbz	w8, 4049ac <ferror@plt+0x22ac>
  404968:	add	x1, x29, #0x18
  40496c:	mov	x0, x20
  404970:	mov	w2, w21
  404974:	bl	402420 <strtol@plt>
  404978:	ldr	x9, [x29, #24]
  40497c:	mov	x8, x0
  404980:	mov	w0, #0xffffffff            	// #-1
  404984:	cbz	x9, 40499c <ferror@plt+0x229c>
  404988:	cmp	x9, x20
  40498c:	b.eq	40499c <ferror@plt+0x229c>  // b.none
  404990:	ldrb	w9, [x9]
  404994:	cbz	w9, 4049c0 <ferror@plt+0x22c0>
  404998:	mov	w0, #0xffffffff            	// #-1
  40499c:	ldp	x20, x19, [sp, #32]
  4049a0:	ldr	x21, [sp, #16]
  4049a4:	ldp	x29, x30, [sp], #48
  4049a8:	ret
  4049ac:	mov	w0, #0xffffffff            	// #-1
  4049b0:	ldp	x20, x19, [sp, #32]
  4049b4:	ldr	x21, [sp, #16]
  4049b8:	ldp	x29, x30, [sp], #48
  4049bc:	ret
  4049c0:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  4049c4:	add	x9, x8, x9
  4049c8:	cmp	x9, #0x2
  4049cc:	mov	w0, #0xffffffff            	// #-1
  4049d0:	b.cc	40499c <ferror@plt+0x229c>  // b.lo, b.ul, b.last
  4049d4:	mov	w9, #0x80000000            	// #-2147483648
  4049d8:	add	x9, x8, x9
  4049dc:	lsr	x9, x9, #32
  4049e0:	cbnz	x9, 40499c <ferror@plt+0x229c>
  4049e4:	mov	w0, wzr
  4049e8:	str	w8, [x19]
  4049ec:	ldp	x20, x19, [sp, #32]
  4049f0:	ldr	x21, [sp, #16]
  4049f4:	ldp	x29, x30, [sp], #48
  4049f8:	ret
  4049fc:	stp	x29, x30, [sp, #-48]!
  404a00:	str	x21, [sp, #16]
  404a04:	stp	x20, x19, [sp, #32]
  404a08:	mov	x29, sp
  404a0c:	cbz	x1, 404a44 <ferror@plt+0x2344>
  404a10:	ldrb	w8, [x1]
  404a14:	mov	x21, x1
  404a18:	cbz	w8, 404a44 <ferror@plt+0x2344>
  404a1c:	mov	x19, x0
  404a20:	add	x1, x29, #0x18
  404a24:	mov	x0, x21
  404a28:	bl	4024d0 <strtoull@plt>
  404a2c:	ldr	x8, [x29, #24]
  404a30:	cbz	x8, 404a44 <ferror@plt+0x2344>
  404a34:	cmp	x8, x21
  404a38:	b.eq	404a44 <ferror@plt+0x2344>  // b.none
  404a3c:	ldrb	w8, [x8]
  404a40:	cbz	w8, 404a58 <ferror@plt+0x2358>
  404a44:	mov	w0, #0xffffffff            	// #-1
  404a48:	ldp	x20, x19, [sp, #32]
  404a4c:	ldr	x21, [sp, #16]
  404a50:	ldp	x29, x30, [sp], #48
  404a54:	ret
  404a58:	mov	x20, x0
  404a5c:	cmn	x0, #0x1
  404a60:	b.ne	404a74 <ferror@plt+0x2374>  // b.any
  404a64:	bl	402650 <__errno_location@plt>
  404a68:	ldr	w8, [x0]
  404a6c:	cmp	w8, #0x22
  404a70:	b.eq	404a44 <ferror@plt+0x2344>  // b.none
  404a74:	lsr	x9, x20, #32
  404a78:	rev	w8, w20
  404a7c:	rev	w9, w9
  404a80:	mov	w0, wzr
  404a84:	bfi	x9, x8, #32, #32
  404a88:	str	x9, [x19]
  404a8c:	ldp	x20, x19, [sp, #32]
  404a90:	ldr	x21, [sp, #16]
  404a94:	ldp	x29, x30, [sp], #48
  404a98:	ret
  404a9c:	sub	sp, sp, #0x30
  404aa0:	stp	x29, x30, [sp, #16]
  404aa4:	stp	x20, x19, [sp, #32]
  404aa8:	add	x29, sp, #0x10
  404aac:	cbz	x1, 404af8 <ferror@plt+0x23f8>
  404ab0:	ldrb	w8, [x1]
  404ab4:	mov	x20, x1
  404ab8:	cbz	w8, 404af8 <ferror@plt+0x23f8>
  404abc:	mov	x19, x0
  404ac0:	add	x1, sp, #0x8
  404ac4:	mov	x0, x20
  404ac8:	bl	402090 <strtoul@plt>
  404acc:	ldr	x8, [sp, #8]
  404ad0:	cbz	x8, 404af8 <ferror@plt+0x23f8>
  404ad4:	cmp	x8, x20
  404ad8:	b.eq	404af8 <ferror@plt+0x23f8>  // b.none
  404adc:	lsr	x9, x0, #32
  404ae0:	cbnz	x9, 404af8 <ferror@plt+0x23f8>
  404ae4:	ldrb	w8, [x8]
  404ae8:	cbnz	w8, 404af8 <ferror@plt+0x23f8>
  404aec:	rev	w9, w0
  404af0:	str	w9, [x19]
  404af4:	b	404afc <ferror@plt+0x23fc>
  404af8:	mov	w8, #0xffffffff            	// #-1
  404afc:	ldp	x20, x19, [sp, #32]
  404b00:	ldp	x29, x30, [sp, #16]
  404b04:	mov	w0, w8
  404b08:	add	sp, sp, #0x30
  404b0c:	ret
  404b10:	sub	sp, sp, #0x30
  404b14:	stp	x29, x30, [sp, #16]
  404b18:	stp	x20, x19, [sp, #32]
  404b1c:	add	x29, sp, #0x10
  404b20:	cbz	x1, 404b70 <ferror@plt+0x2470>
  404b24:	ldrb	w8, [x1]
  404b28:	mov	x20, x1
  404b2c:	cbz	w8, 404b70 <ferror@plt+0x2470>
  404b30:	mov	x19, x0
  404b34:	add	x1, sp, #0x8
  404b38:	mov	x0, x20
  404b3c:	bl	402090 <strtoul@plt>
  404b40:	ldr	x8, [sp, #8]
  404b44:	cbz	x8, 404b70 <ferror@plt+0x2470>
  404b48:	cmp	x8, x20
  404b4c:	b.eq	404b70 <ferror@plt+0x2470>  // b.none
  404b50:	lsr	x9, x0, #16
  404b54:	cbnz	x9, 404b70 <ferror@plt+0x2470>
  404b58:	ldrb	w8, [x8]
  404b5c:	cbnz	w8, 404b70 <ferror@plt+0x2470>
  404b60:	rev	w9, w0
  404b64:	lsr	w9, w9, #16
  404b68:	strh	w9, [x19]
  404b6c:	b	404b74 <ferror@plt+0x2474>
  404b70:	mov	w8, #0xffffffff            	// #-1
  404b74:	ldp	x20, x19, [sp, #32]
  404b78:	ldp	x29, x30, [sp, #16]
  404b7c:	mov	w0, w8
  404b80:	add	sp, sp, #0x30
  404b84:	ret
  404b88:	sub	sp, sp, #0x30
  404b8c:	stp	x20, x19, [sp, #32]
  404b90:	mov	x20, x1
  404b94:	mov	x19, x0
  404b98:	mov	x1, sp
  404b9c:	mov	w2, #0x10                  	// #16
  404ba0:	mov	x0, x20
  404ba4:	stp	x29, x30, [sp, #16]
  404ba8:	add	x29, sp, #0x10
  404bac:	bl	402090 <strtoul@plt>
  404bb0:	lsr	x8, x0, #16
  404bb4:	cbnz	x8, 404ca4 <ferror@plt+0x25a4>
  404bb8:	ldr	x8, [sp]
  404bbc:	cmp	x8, x20
  404bc0:	b.eq	404ca4 <ferror@plt+0x25a4>  // b.none
  404bc4:	rev	w9, w0
  404bc8:	lsr	w9, w9, #16
  404bcc:	strh	w9, [sp, #8]
  404bd0:	ldrb	w9, [x8]
  404bd4:	cbz	w9, 404cb8 <ferror@plt+0x25b8>
  404bd8:	cmp	w9, #0x3a
  404bdc:	b.ne	404ca4 <ferror@plt+0x25a4>  // b.any
  404be0:	add	x20, x8, #0x1
  404be4:	mov	x1, sp
  404be8:	mov	w2, #0x10                  	// #16
  404bec:	mov	x0, x20
  404bf0:	bl	402090 <strtoul@plt>
  404bf4:	lsr	x8, x0, #16
  404bf8:	cbnz	x8, 404ca4 <ferror@plt+0x25a4>
  404bfc:	ldr	x8, [sp]
  404c00:	cmp	x8, x20
  404c04:	b.eq	404ca4 <ferror@plt+0x25a4>  // b.none
  404c08:	rev	w9, w0
  404c0c:	lsr	w9, w9, #16
  404c10:	strh	w9, [sp, #10]
  404c14:	ldrb	w9, [x8]
  404c18:	cbz	w9, 404cb8 <ferror@plt+0x25b8>
  404c1c:	cmp	w9, #0x3a
  404c20:	b.ne	404ca4 <ferror@plt+0x25a4>  // b.any
  404c24:	add	x20, x8, #0x1
  404c28:	mov	x1, sp
  404c2c:	mov	w2, #0x10                  	// #16
  404c30:	mov	x0, x20
  404c34:	bl	402090 <strtoul@plt>
  404c38:	lsr	x8, x0, #16
  404c3c:	cbnz	x8, 404ca4 <ferror@plt+0x25a4>
  404c40:	ldr	x8, [sp]
  404c44:	cmp	x8, x20
  404c48:	b.eq	404ca4 <ferror@plt+0x25a4>  // b.none
  404c4c:	rev	w9, w0
  404c50:	lsr	w9, w9, #16
  404c54:	strh	w9, [sp, #12]
  404c58:	ldrb	w9, [x8]
  404c5c:	cbz	w9, 404cb8 <ferror@plt+0x25b8>
  404c60:	cmp	w9, #0x3a
  404c64:	b.ne	404ca4 <ferror@plt+0x25a4>  // b.any
  404c68:	add	x20, x8, #0x1
  404c6c:	mov	x1, sp
  404c70:	mov	w2, #0x10                  	// #16
  404c74:	mov	x0, x20
  404c78:	bl	402090 <strtoul@plt>
  404c7c:	lsr	x8, x0, #16
  404c80:	cbnz	x8, 404ca4 <ferror@plt+0x25a4>
  404c84:	ldr	x8, [sp]
  404c88:	cmp	x8, x20
  404c8c:	b.eq	404ca4 <ferror@plt+0x25a4>  // b.none
  404c90:	rev	w9, w0
  404c94:	lsr	w9, w9, #16
  404c98:	strh	w9, [sp, #14]
  404c9c:	ldrb	w8, [x8]
  404ca0:	cbz	w8, 404cb8 <ferror@plt+0x25b8>
  404ca4:	mov	w0, #0xffffffff            	// #-1
  404ca8:	ldp	x20, x19, [sp, #32]
  404cac:	ldp	x29, x30, [sp, #16]
  404cb0:	add	sp, sp, #0x30
  404cb4:	ret
  404cb8:	ldr	x8, [sp, #8]
  404cbc:	mov	w0, #0x1                   	// #1
  404cc0:	str	x8, [x19]
  404cc4:	ldp	x20, x19, [sp, #32]
  404cc8:	ldp	x29, x30, [sp, #16]
  404ccc:	add	sp, sp, #0x30
  404cd0:	ret
  404cd4:	stp	x29, x30, [sp, #-48]!
  404cd8:	stp	x20, x19, [sp, #32]
  404cdc:	mov	x20, x1
  404ce0:	movi	v0.2d, #0x0
  404ce4:	adrp	x1, 40c000 <ferror@plt+0x9900>
  404ce8:	str	x21, [sp, #16]
  404cec:	mov	x19, x0
  404cf0:	str	xzr, [x0, #256]
  404cf4:	stp	q0, q0, [x0, #224]
  404cf8:	stp	q0, q0, [x0, #192]
  404cfc:	stp	q0, q0, [x0, #160]
  404d00:	stp	q0, q0, [x0, #128]
  404d04:	stp	q0, q0, [x0, #96]
  404d08:	stp	q0, q0, [x0, #64]
  404d0c:	stp	q0, q0, [x0, #32]
  404d10:	stp	q0, q0, [x0]
  404d14:	add	x1, x1, #0xfad
  404d18:	mov	x0, x20
  404d1c:	mov	x29, sp
  404d20:	mov	w21, w2
  404d24:	bl	402400 <strcmp@plt>
  404d28:	cbz	w0, 404da4 <ferror@plt+0x26a4>
  404d2c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  404d30:	add	x1, x1, #0xfb5
  404d34:	mov	x0, x20
  404d38:	bl	402400 <strcmp@plt>
  404d3c:	cbz	w0, 404d88 <ferror@plt+0x2688>
  404d40:	adrp	x1, 40c000 <ferror@plt+0x9900>
  404d44:	add	x1, x1, #0xfb9
  404d48:	mov	x0, x20
  404d4c:	bl	402400 <strcmp@plt>
  404d50:	cbz	w0, 404d88 <ferror@plt+0x2688>
  404d54:	cmp	w21, #0x11
  404d58:	b.ne	404dfc <ferror@plt+0x26fc>  // b.any
  404d5c:	add	x0, x19, #0x8
  404d60:	mov	w1, #0x100                 	// #256
  404d64:	mov	x2, x20
  404d68:	bl	40809c <ferror@plt+0x599c>
  404d6c:	tbnz	w0, #31, 404db0 <ferror@plt+0x26b0>
  404d70:	mov	w8, #0x11                  	// #17
  404d74:	lsl	w9, w0, #3
  404d78:	strh	w0, [x19, #2]
  404d7c:	strh	w8, [x19, #6]
  404d80:	strh	w9, [x19, #4]
  404d84:	b	404ec8 <ferror@plt+0x27c8>
  404d88:	orr	w8, w21, #0x10
  404d8c:	cmp	w8, #0x1c
  404d90:	b.eq	404db0 <ferror@plt+0x26b0>  // b.none
  404d94:	strh	w21, [x19, #6]
  404d98:	mov	w8, #0xfffe0000            	// #-131072
  404d9c:	stur	w8, [x19, #2]
  404da0:	b	404ec8 <ferror@plt+0x27c8>
  404da4:	orr	w8, w21, #0x10
  404da8:	cmp	w8, #0x1c
  404dac:	b.ne	404dc4 <ferror@plt+0x26c4>  // b.any
  404db0:	mov	w0, #0xffffffff            	// #-1
  404db4:	ldp	x20, x19, [sp, #32]
  404db8:	ldr	x21, [sp, #16]
  404dbc:	ldp	x29, x30, [sp], #48
  404dc0:	ret
  404dc4:	and	w8, w21, #0xffff
  404dc8:	sub	w8, w8, #0x2
  404dcc:	cmp	w8, #0x1a
  404dd0:	strh	w21, [x19, #6]
  404dd4:	b.hi	404ea8 <ferror@plt+0x27a8>  // b.pmore
  404dd8:	adrp	x9, 40c000 <ferror@plt+0x9900>
  404ddc:	add	x9, x9, #0xab3
  404de0:	adr	x10, 404df4 <ferror@plt+0x26f4>
  404de4:	ldrb	w11, [x9, x8]
  404de8:	add	x10, x10, x11, lsl #2
  404dec:	mov	w8, #0x10                  	// #16
  404df0:	br	x10
  404df4:	mov	w8, #0x2                   	// #2
  404df8:	b	404eb4 <ferror@plt+0x27b4>
  404dfc:	mov	w1, #0x3a                  	// #58
  404e00:	mov	x0, x20
  404e04:	bl	4024c0 <strchr@plt>
  404e08:	cbz	x0, 404e40 <ferror@plt+0x2740>
  404e0c:	mov	w8, #0xa                   	// #10
  404e10:	cmp	w21, #0xa
  404e14:	strh	w8, [x19, #6]
  404e18:	b.eq	404e20 <ferror@plt+0x2720>  // b.none
  404e1c:	cbnz	w21, 404db0 <ferror@plt+0x26b0>
  404e20:	add	x2, x19, #0x8
  404e24:	mov	w0, #0xa                   	// #10
  404e28:	mov	x1, x20
  404e2c:	bl	402470 <inet_pton@plt>
  404e30:	cmp	w0, #0x1
  404e34:	b.lt	404db0 <ferror@plt+0x26b0>  // b.tstop
  404e38:	mov	w8, #0xffff0010            	// #-65520
  404e3c:	b	404d9c <ferror@plt+0x269c>
  404e40:	cmp	w21, #0x1c
  404e44:	b.ne	404f7c <ferror@plt+0x287c>  // b.any
  404e48:	add	x21, x19, #0x8
  404e4c:	mov	w8, #0x1c                  	// #28
  404e50:	mov	w0, #0x1c                  	// #28
  404e54:	mov	w3, #0x100                 	// #256
  404e58:	mov	x1, x20
  404e5c:	mov	x2, x21
  404e60:	strh	w8, [x19, #6]
  404e64:	bl	409904 <ferror@plt+0x7204>
  404e68:	cmp	w0, #0x1
  404e6c:	b.lt	404db0 <ferror@plt+0x26b0>  // b.tstop
  404e70:	mov	w9, #0x4                   	// #4
  404e74:	mov	x8, xzr
  404e78:	movk	w9, #0x14, lsl #16
  404e7c:	stur	w9, [x19, #2]
  404e80:	cmp	x8, #0x40
  404e84:	b.eq	404ec8 <ferror@plt+0x27c8>  // b.none
  404e88:	ldr	w9, [x21, x8, lsl #2]
  404e8c:	add	x8, x8, #0x1
  404e90:	tbz	w9, #16, 404e80 <ferror@plt+0x2780>
  404e94:	lsl	w8, w8, #2
  404e98:	strh	w8, [x19, #2]
  404e9c:	b	404ec8 <ferror@plt+0x27c8>
  404ea0:	mov	w8, #0x4                   	// #4
  404ea4:	b	404eb4 <ferror@plt+0x27b4>
  404ea8:	mov	w8, wzr
  404eac:	b	404eb4 <ferror@plt+0x27b4>
  404eb0:	mov	w8, #0xa                   	// #10
  404eb4:	strh	w8, [x19, #2]
  404eb8:	mov	w8, #0xfffe                	// #65534
  404ebc:	mov	w9, #0x1                   	// #1
  404ec0:	strh	w8, [x19, #4]
  404ec4:	strh	w9, [x19]
  404ec8:	ldrh	w8, [x19, #6]
  404ecc:	cmp	w8, #0xa
  404ed0:	b.eq	404ef8 <ferror@plt+0x27f8>  // b.none
  404ed4:	cmp	w8, #0x2
  404ed8:	b.ne	404f20 <ferror@plt+0x2820>  // b.any
  404edc:	ldr	w9, [x19, #8]
  404ee0:	cbz	w9, 404f5c <ferror@plt+0x285c>
  404ee4:	ldrh	w8, [x19]
  404ee8:	and	w9, w9, #0xf0
  404eec:	cmp	w9, #0xe0
  404ef0:	b.eq	404f10 <ferror@plt+0x2810>  // b.none
  404ef4:	b	404f50 <ferror@plt+0x2850>
  404ef8:	ldr	w9, [x19, #8]
  404efc:	cbz	w9, 404f34 <ferror@plt+0x2834>
  404f00:	ldrh	w8, [x19]
  404f04:	mvn	w9, w9
  404f08:	tst	w9, #0xff
  404f0c:	b.ne	404f50 <ferror@plt+0x2850>  // b.any
  404f10:	mov	w9, #0xa                   	// #10
  404f14:	mov	w0, wzr
  404f18:	orr	w8, w8, w9
  404f1c:	b	404f68 <ferror@plt+0x2868>
  404f20:	mov	w0, wzr
  404f24:	ldp	x20, x19, [sp, #32]
  404f28:	ldr	x21, [sp, #16]
  404f2c:	ldp	x29, x30, [sp], #48
  404f30:	ret
  404f34:	ldr	w8, [x19, #12]
  404f38:	cbnz	w8, 404f4c <ferror@plt+0x284c>
  404f3c:	ldr	w8, [x19, #16]
  404f40:	cbnz	w8, 404f4c <ferror@plt+0x284c>
  404f44:	ldr	w8, [x19, #20]
  404f48:	cbz	w8, 404f5c <ferror@plt+0x285c>
  404f4c:	ldrh	w8, [x19]
  404f50:	mov	w0, wzr
  404f54:	orr	w8, w8, #0x2
  404f58:	b	404f68 <ferror@plt+0x2868>
  404f5c:	ldrh	w8, [x19]
  404f60:	mov	w0, wzr
  404f64:	orr	w8, w8, #0x6
  404f68:	strh	w8, [x19]
  404f6c:	ldp	x20, x19, [sp, #32]
  404f70:	ldr	x21, [sp, #16]
  404f74:	ldp	x29, x30, [sp], #48
  404f78:	ret
  404f7c:	mov	w8, #0x2                   	// #2
  404f80:	tst	w21, #0xfffffffd
  404f84:	strh	w8, [x19, #6]
  404f88:	b.ne	404db0 <ferror@plt+0x26b0>  // b.any
  404f8c:	add	x1, x29, #0x18
  404f90:	mov	x0, x20
  404f94:	mov	w2, wzr
  404f98:	bl	402090 <strtoul@plt>
  404f9c:	cmp	x0, #0xff
  404fa0:	b.hi	404db0 <ferror@plt+0x26b0>  // b.pmore
  404fa4:	ldr	x8, [x29, #24]
  404fa8:	cmp	x8, x20
  404fac:	b.eq	404db0 <ferror@plt+0x26b0>  // b.none
  404fb0:	strb	w0, [x19, #8]
  404fb4:	ldrb	w9, [x8]
  404fb8:	cbz	w9, 405070 <ferror@plt+0x2970>
  404fbc:	cmp	w9, #0x2e
  404fc0:	b.ne	404db0 <ferror@plt+0x26b0>  // b.any
  404fc4:	add	x20, x8, #0x1
  404fc8:	add	x1, x29, #0x18
  404fcc:	mov	x0, x20
  404fd0:	mov	w2, wzr
  404fd4:	bl	402090 <strtoul@plt>
  404fd8:	cmp	x0, #0xff
  404fdc:	b.hi	404db0 <ferror@plt+0x26b0>  // b.pmore
  404fe0:	ldr	x8, [x29, #24]
  404fe4:	cmp	x8, x20
  404fe8:	b.eq	404db0 <ferror@plt+0x26b0>  // b.none
  404fec:	strb	w0, [x19, #9]
  404ff0:	ldrb	w9, [x8]
  404ff4:	cbz	w9, 405070 <ferror@plt+0x2970>
  404ff8:	cmp	w9, #0x2e
  404ffc:	b.ne	404db0 <ferror@plt+0x26b0>  // b.any
  405000:	add	x20, x8, #0x1
  405004:	add	x1, x29, #0x18
  405008:	mov	x0, x20
  40500c:	mov	w2, wzr
  405010:	bl	402090 <strtoul@plt>
  405014:	cmp	x0, #0xff
  405018:	b.hi	404db0 <ferror@plt+0x26b0>  // b.pmore
  40501c:	ldr	x8, [x29, #24]
  405020:	cmp	x8, x20
  405024:	b.eq	404db0 <ferror@plt+0x26b0>  // b.none
  405028:	strb	w0, [x19, #10]
  40502c:	ldrb	w9, [x8]
  405030:	cbz	w9, 405070 <ferror@plt+0x2970>
  405034:	cmp	w9, #0x2e
  405038:	b.ne	404db0 <ferror@plt+0x26b0>  // b.any
  40503c:	add	x20, x8, #0x1
  405040:	add	x1, x29, #0x18
  405044:	mov	x0, x20
  405048:	mov	w2, wzr
  40504c:	bl	402090 <strtoul@plt>
  405050:	cmp	x0, #0xff
  405054:	b.hi	404db0 <ferror@plt+0x26b0>  // b.pmore
  405058:	ldr	x8, [x29, #24]
  40505c:	cmp	x8, x20
  405060:	b.eq	404db0 <ferror@plt+0x26b0>  // b.none
  405064:	strb	w0, [x19, #11]
  405068:	ldrb	w8, [x8]
  40506c:	cbnz	w8, 404db0 <ferror@plt+0x26b0>
  405070:	mov	w8, #0xffff0004            	// #-65532
  405074:	b	404d9c <ferror@plt+0x269c>
  405078:	sub	w8, w0, #0x2
  40507c:	cmp	w8, #0x1a
  405080:	b.hi	4050a8 <ferror@plt+0x29a8>  // b.pmore
  405084:	adrp	x9, 40c000 <ferror@plt+0x9900>
  405088:	add	x9, x9, #0xace
  40508c:	adr	x10, 4050a0 <ferror@plt+0x29a0>
  405090:	ldrb	w11, [x9, x8]
  405094:	add	x10, x10, x11, lsl #2
  405098:	mov	w0, #0x80                  	// #128
  40509c:	br	x10
  4050a0:	mov	w0, #0x20                  	// #32
  4050a4:	ret
  4050a8:	mov	w0, wzr
  4050ac:	ret
  4050b0:	mov	w0, #0x50                  	// #80
  4050b4:	ret
  4050b8:	mov	w0, #0x10                  	// #16
  4050bc:	ret
  4050c0:	mov	w0, #0x14                  	// #20
  4050c4:	ret
  4050c8:	sub	sp, sp, #0x150
  4050cc:	stp	x22, x21, [sp, #304]
  4050d0:	mov	x22, x1
  4050d4:	stp	x20, x19, [sp, #320]
  4050d8:	mov	x19, x0
  4050dc:	mov	w1, #0x2f                  	// #47
  4050e0:	mov	x0, x22
  4050e4:	stp	x29, x30, [sp, #272]
  4050e8:	stp	x28, x23, [sp, #288]
  4050ec:	add	x29, sp, #0x110
  4050f0:	mov	w21, w2
  4050f4:	mov	w23, #0x2f                  	// #47
  4050f8:	bl	4024c0 <strchr@plt>
  4050fc:	mov	x20, x0
  405100:	cbz	x0, 405128 <ferror@plt+0x2a28>
  405104:	mov	x0, x19
  405108:	mov	x1, x22
  40510c:	mov	w2, w21
  405110:	strb	wzr, [x20]
  405114:	bl	404cd4 <ferror@plt+0x25d4>
  405118:	mov	w8, w0
  40511c:	strb	w23, [x20]
  405120:	cbnz	w8, 405268 <ferror@plt+0x2b68>
  405124:	b	405140 <ferror@plt+0x2a40>
  405128:	mov	x0, x19
  40512c:	mov	x1, x22
  405130:	mov	w2, w21
  405134:	bl	404cd4 <ferror@plt+0x25d4>
  405138:	mov	w8, w0
  40513c:	cbnz	w8, 405268 <ferror@plt+0x2b68>
  405140:	ldrh	w8, [x19, #6]
  405144:	sub	w8, w8, #0x2
  405148:	cmp	w8, #0x1a
  40514c:	b.hi	40517c <ferror@plt+0x2a7c>  // b.pmore
  405150:	adrp	x9, 40c000 <ferror@plt+0x9900>
  405154:	add	x9, x9, #0xae9
  405158:	adr	x10, 40516c <ferror@plt+0x2a6c>
  40515c:	ldrb	w11, [x9, x8]
  405160:	add	x10, x10, x11, lsl #2
  405164:	mov	w21, #0x80                  	// #128
  405168:	br	x10
  40516c:	mov	w21, #0x20                  	// #32
  405170:	ldrh	w8, [x19, #4]
  405174:	cbnz	x20, 4051a8 <ferror@plt+0x2aa8>
  405178:	b	405244 <ferror@plt+0x2b44>
  40517c:	mov	w21, wzr
  405180:	ldrh	w8, [x19, #4]
  405184:	cbnz	x20, 4051a8 <ferror@plt+0x2aa8>
  405188:	b	405244 <ferror@plt+0x2b44>
  40518c:	mov	w21, #0x50                  	// #80
  405190:	ldrh	w8, [x19, #4]
  405194:	cbnz	x20, 4051a8 <ferror@plt+0x2aa8>
  405198:	b	405244 <ferror@plt+0x2b44>
  40519c:	mov	w21, #0x10                  	// #16
  4051a0:	ldrh	w8, [x19, #4]
  4051a4:	cbz	x20, 405244 <ferror@plt+0x2b44>
  4051a8:	mov	w9, #0xfffe                	// #65534
  4051ac:	cmp	w8, w9
  4051b0:	b.eq	405230 <ferror@plt+0x2b30>  // b.none
  4051b4:	ldrb	w8, [x20, #1]!
  4051b8:	cbz	w8, 4051fc <ferror@plt+0x2afc>
  4051bc:	sub	x1, x29, #0x8
  4051c0:	mov	x0, x20
  4051c4:	mov	w2, wzr
  4051c8:	bl	402090 <strtoul@plt>
  4051cc:	ldur	x8, [x29, #-8]
  4051d0:	cbz	x8, 4051fc <ferror@plt+0x2afc>
  4051d4:	cmp	x8, x20
  4051d8:	b.eq	4051fc <ferror@plt+0x2afc>  // b.none
  4051dc:	lsr	x9, x0, #32
  4051e0:	cbnz	x9, 4051fc <ferror@plt+0x2afc>
  4051e4:	ldrb	w8, [x8]
  4051e8:	cbnz	w8, 4051fc <ferror@plt+0x2afc>
  4051ec:	cmp	w0, w21
  4051f0:	cset	w9, ls  // ls = plast
  4051f4:	b.hi	405230 <ferror@plt+0x2b30>  // b.pmore
  4051f8:	b	405254 <ferror@plt+0x2b54>
  4051fc:	mov	x0, sp
  405200:	mov	w2, #0x2                   	// #2
  405204:	mov	x1, x20
  405208:	bl	404cd4 <ferror@plt+0x25d4>
  40520c:	cbnz	w0, 405230 <ferror@plt+0x2b30>
  405210:	ldrh	w8, [sp, #6]
  405214:	cmp	w8, #0x2
  405218:	b.ne	405230 <ferror@plt+0x2b30>  // b.any
  40521c:	ldr	w9, [sp, #8]
  405220:	rev	w8, w9
  405224:	neg	w10, w8
  405228:	bics	wzr, w10, w8
  40522c:	b.eq	405284 <ferror@plt+0x2b84>  // b.none
  405230:	mov	w8, #0xffffffff            	// #-1
  405234:	b	405268 <ferror@plt+0x2b68>
  405238:	mov	w21, #0x14                  	// #20
  40523c:	ldrh	w8, [x19, #4]
  405240:	cbnz	x20, 4051a8 <ferror@plt+0x2aa8>
  405244:	mov	w10, #0xfffe                	// #65534
  405248:	cmp	w8, w10
  40524c:	mov	w9, wzr
  405250:	csel	w0, wzr, w21, eq  // eq = none
  405254:	ldrh	w10, [x19]
  405258:	mov	w8, wzr
  40525c:	strh	w0, [x19, #4]
  405260:	orr	w9, w10, w9
  405264:	strh	w9, [x19]
  405268:	ldp	x20, x19, [sp, #320]
  40526c:	ldp	x22, x21, [sp, #304]
  405270:	ldp	x28, x23, [sp, #288]
  405274:	ldp	x29, x30, [sp, #272]
  405278:	mov	w0, w8
  40527c:	add	sp, sp, #0x150
  405280:	ret
  405284:	mov	w0, wzr
  405288:	cbz	w9, 40529c <ferror@plt+0x2b9c>
  40528c:	lsl	w8, w8, #1
  405290:	add	w0, w0, #0x1
  405294:	cbnz	w8, 40528c <ferror@plt+0x2b8c>
  405298:	b	4051ec <ferror@plt+0x2aec>
  40529c:	mov	w9, #0x1                   	// #1
  4052a0:	b	405254 <ferror@plt+0x2b54>
  4052a4:	stp	x29, x30, [sp, #-48]!
  4052a8:	str	x21, [sp, #16]
  4052ac:	stp	x20, x19, [sp, #32]
  4052b0:	mov	x29, sp
  4052b4:	mov	w20, w2
  4052b8:	mov	x19, x1
  4052bc:	bl	404cd4 <ferror@plt+0x25d4>
  4052c0:	cbnz	w0, 4052d4 <ferror@plt+0x2bd4>
  4052c4:	ldp	x20, x19, [sp, #32]
  4052c8:	ldr	x21, [sp, #16]
  4052cc:	ldp	x29, x30, [sp], #48
  4052d0:	ret
  4052d4:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4052d8:	ldr	x8, [x8, #3992]
  4052dc:	mov	w0, w20
  4052e0:	ldr	x21, [x8]
  4052e4:	bl	405308 <ferror@plt+0x2c08>
  4052e8:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4052ec:	mov	x2, x0
  4052f0:	add	x1, x1, #0xc54
  4052f4:	mov	x0, x21
  4052f8:	mov	x3, x19
  4052fc:	bl	4026c0 <fprintf@plt>
  405300:	mov	w0, #0x1                   	// #1
  405304:	bl	4020b0 <exit@plt>
  405308:	cmp	w0, #0x1c
  40530c:	b.hi	405340 <ferror@plt+0x2c40>  // b.pmore
  405310:	adrp	x9, 40c000 <ferror@plt+0x9900>
  405314:	mov	w8, w0
  405318:	add	x9, x9, #0xb04
  40531c:	adr	x10, 405334 <ferror@plt+0x2c34>
  405320:	ldrb	w11, [x9, x8]
  405324:	add	x10, x10, x11, lsl #2
  405328:	adrp	x0, 40c000 <ferror@plt+0x9900>
  40532c:	add	x0, x0, #0xfbd
  405330:	br	x10
  405334:	adrp	x0, 40c000 <ferror@plt+0x9900>
  405338:	add	x0, x0, #0xe9e
  40533c:	ret
  405340:	adrp	x0, 40c000 <ferror@plt+0x9900>
  405344:	add	x0, x0, #0xe9a
  405348:	ret
  40534c:	adrp	x0, 40c000 <ferror@plt+0x9900>
  405350:	add	x0, x0, #0xea9
  405354:	ret
  405358:	adrp	x0, 40c000 <ferror@plt+0x9900>
  40535c:	add	x0, x0, #0xeb2
  405360:	ret
  405364:	adrp	x0, 40d000 <ferror@plt+0xa900>
  405368:	add	x0, x0, #0x56d
  40536c:	ret
  405370:	adrp	x0, 40c000 <ferror@plt+0x9900>
  405374:	add	x0, x0, #0xead
  405378:	ret
  40537c:	adrp	x0, 40c000 <ferror@plt+0x9900>
  405380:	add	x0, x0, #0xea3
  405384:	ret
  405388:	ldrh	w8, [x1], #4
  40538c:	sub	w8, w8, #0x6
  405390:	ror	w9, w8, #1
  405394:	cmp	w9, #0x7
  405398:	mov	w8, #0xffffffff            	// #-1
  40539c:	b.hi	4054d0 <ferror@plt+0x2dd0>  // b.pmore
  4053a0:	adrp	x10, 40c000 <ferror@plt+0x9900>
  4053a4:	add	x10, x10, #0xb21
  4053a8:	adr	x11, 4053b8 <ferror@plt+0x2cb8>
  4053ac:	ldrb	w12, [x10, x9]
  4053b0:	add	x11, x11, x12, lsl #2
  4053b4:	br	x11
  4053b8:	mov	w8, #0xc                   	// #12
  4053bc:	mov	w9, #0x2                   	// #2
  4053c0:	strh	w8, [x0, #6]
  4053c4:	strh	w9, [x0, #2]
  4053c8:	ldrh	w9, [x1]
  4053cc:	strh	w9, [x0, #8]
  4053d0:	cbnz	w2, 40543c <ferror@plt+0x2d3c>
  4053d4:	b	40544c <ferror@plt+0x2d4c>
  4053d8:	mov	w8, #0x2                   	// #2
  4053dc:	mov	w9, #0x4                   	// #4
  4053e0:	strh	w8, [x0, #6]
  4053e4:	strh	w9, [x0, #2]
  4053e8:	ldr	w9, [x1]
  4053ec:	str	w9, [x0, #8]
  4053f0:	cbnz	w2, 40543c <ferror@plt+0x2d3c>
  4053f4:	b	40544c <ferror@plt+0x2d4c>
  4053f8:	mov	w8, #0x4                   	// #4
  4053fc:	mov	w9, #0xa                   	// #10
  405400:	strh	w8, [x0, #6]
  405404:	strh	w9, [x0, #2]
  405408:	ldrh	w9, [x1, #8]
  40540c:	ldr	x10, [x1]
  405410:	strh	w9, [x0, #16]
  405414:	str	x10, [x0, #8]
  405418:	cbnz	w2, 40543c <ferror@plt+0x2d3c>
  40541c:	b	40544c <ferror@plt+0x2d4c>
  405420:	mov	w8, #0xa                   	// #10
  405424:	mov	w9, #0x10                  	// #16
  405428:	strh	w8, [x0, #6]
  40542c:	strh	w9, [x0, #2]
  405430:	ldr	q0, [x1]
  405434:	stur	q0, [x0, #8]
  405438:	cbz	w2, 40544c <ferror@plt+0x2d4c>
  40543c:	cmp	w8, w2
  405440:	b.eq	40544c <ferror@plt+0x2d4c>  // b.none
  405444:	mov	w0, #0xfffffffe            	// #-2
  405448:	ret
  40544c:	mov	w9, #0xffff                	// #65535
  405450:	cmp	w8, #0xa
  405454:	strh	w9, [x0, #4]
  405458:	strh	wzr, [x0]
  40545c:	b.eq	405484 <ferror@plt+0x2d84>  // b.none
  405460:	cmp	w8, #0x2
  405464:	mov	w8, wzr
  405468:	b.ne	4054d0 <ferror@plt+0x2dd0>  // b.any
  40546c:	ldr	w8, [x0, #8]
  405470:	cbz	w8, 4054c8 <ferror@plt+0x2dc8>
  405474:	and	w8, w8, #0xf0
  405478:	cmp	w8, #0xe0
  40547c:	b.eq	405498 <ferror@plt+0x2d98>  // b.none
  405480:	b	4054bc <ferror@plt+0x2dbc>
  405484:	ldr	w8, [x0, #8]
  405488:	cbz	w8, 4054a4 <ferror@plt+0x2da4>
  40548c:	mvn	w8, w8
  405490:	tst	w8, #0xff
  405494:	b.ne	4054bc <ferror@plt+0x2dbc>  // b.any
  405498:	mov	w8, wzr
  40549c:	mov	w9, #0xa                   	// #10
  4054a0:	b	4054cc <ferror@plt+0x2dcc>
  4054a4:	ldr	w8, [x0, #12]
  4054a8:	cbnz	w8, 4054bc <ferror@plt+0x2dbc>
  4054ac:	ldr	w8, [x0, #16]
  4054b0:	cbnz	w8, 4054bc <ferror@plt+0x2dbc>
  4054b4:	ldr	w8, [x0, #20]
  4054b8:	cbz	w8, 4054c8 <ferror@plt+0x2dc8>
  4054bc:	mov	w8, wzr
  4054c0:	mov	w9, #0x2                   	// #2
  4054c4:	b	4054cc <ferror@plt+0x2dcc>
  4054c8:	mov	w9, #0x6                   	// #6
  4054cc:	strh	w9, [x0]
  4054d0:	mov	w0, w8
  4054d4:	ret
  4054d8:	stp	x29, x30, [sp, #-48]!
  4054dc:	stp	x20, x19, [sp, #32]
  4054e0:	mov	x19, x1
  4054e4:	cmp	w2, #0x11
  4054e8:	str	x21, [sp, #16]
  4054ec:	mov	x29, sp
  4054f0:	b.eq	405514 <ferror@plt+0x2e14>  // b.none
  4054f4:	mov	x1, x19
  4054f8:	mov	w20, w2
  4054fc:	bl	4050c8 <ferror@plt+0x29c8>
  405500:	cbnz	w0, 405538 <ferror@plt+0x2e38>
  405504:	ldp	x20, x19, [sp, #32]
  405508:	ldr	x21, [sp, #16]
  40550c:	ldp	x29, x30, [sp], #48
  405510:	ret
  405514:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  405518:	ldr	x8, [x8, #3992]
  40551c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  405520:	add	x1, x1, #0xc85
  405524:	mov	x2, x19
  405528:	ldr	x0, [x8]
  40552c:	bl	4026c0 <fprintf@plt>
  405530:	mov	w0, #0x1                   	// #1
  405534:	bl	4020b0 <exit@plt>
  405538:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40553c:	ldr	x8, [x8, #3992]
  405540:	mov	w0, w20
  405544:	ldr	x21, [x8]
  405548:	bl	405308 <ferror@plt+0x2c08>
  40554c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  405550:	mov	x2, x0
  405554:	add	x1, x1, #0xccd
  405558:	mov	x0, x21
  40555c:	mov	x3, x19
  405560:	bl	4026c0 <fprintf@plt>
  405564:	mov	w0, #0x1                   	// #1
  405568:	bl	4020b0 <exit@plt>
  40556c:	sub	sp, sp, #0x130
  405570:	stp	x28, x19, [sp, #288]
  405574:	mov	x19, x0
  405578:	add	x0, sp, #0x8
  40557c:	mov	w2, #0x2                   	// #2
  405580:	mov	x1, x19
  405584:	stp	x29, x30, [sp, #272]
  405588:	add	x29, sp, #0x110
  40558c:	bl	404cd4 <ferror@plt+0x25d4>
  405590:	cbnz	w0, 4055a8 <ferror@plt+0x2ea8>
  405594:	ldr	w0, [sp, #16]
  405598:	ldp	x28, x19, [sp, #288]
  40559c:	ldp	x29, x30, [sp, #272]
  4055a0:	add	sp, sp, #0x130
  4055a4:	ret
  4055a8:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4055ac:	ldr	x8, [x8, #3992]
  4055b0:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4055b4:	add	x1, x1, #0xcfd
  4055b8:	mov	x2, x19
  4055bc:	ldr	x0, [x8]
  4055c0:	bl	4026c0 <fprintf@plt>
  4055c4:	mov	w0, #0x1                   	// #1
  4055c8:	bl	4020b0 <exit@plt>
  4055cc:	stp	x29, x30, [sp, #-16]!
  4055d0:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4055d4:	ldr	x8, [x8, #3992]
  4055d8:	adrp	x0, 40c000 <ferror@plt+0x9900>
  4055dc:	add	x0, x0, #0xd30
  4055e0:	mov	w1, #0x30                  	// #48
  4055e4:	ldr	x3, [x8]
  4055e8:	mov	w2, #0x1                   	// #1
  4055ec:	mov	x29, sp
  4055f0:	bl	4024e0 <fwrite@plt>
  4055f4:	mov	w0, #0xffffffff            	// #-1
  4055f8:	bl	4020b0 <exit@plt>
  4055fc:	stp	x29, x30, [sp, #-16]!
  405600:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  405604:	ldr	x8, [x8, #3992]
  405608:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40560c:	mov	x2, x0
  405610:	add	x1, x1, #0xd61
  405614:	ldr	x8, [x8]
  405618:	mov	x29, sp
  40561c:	mov	x0, x8
  405620:	bl	4026c0 <fprintf@plt>
  405624:	mov	w0, #0xffffffff            	// #-1
  405628:	bl	4020b0 <exit@plt>
  40562c:	stp	x29, x30, [sp, #-16]!
  405630:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  405634:	ldr	x8, [x8, #3992]
  405638:	mov	x2, x1
  40563c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  405640:	mov	x3, x0
  405644:	ldr	x8, [x8]
  405648:	add	x1, x1, #0xd83
  40564c:	mov	x29, sp
  405650:	mov	x0, x8
  405654:	bl	4026c0 <fprintf@plt>
  405658:	mov	w0, #0xffffffff            	// #-1
  40565c:	bl	4020b0 <exit@plt>
  405660:	stp	x29, x30, [sp, #-16]!
  405664:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  405668:	ldr	x8, [x8, #3992]
  40566c:	mov	x3, x1
  405670:	adrp	x1, 40c000 <ferror@plt+0x9900>
  405674:	mov	x2, x0
  405678:	ldr	x8, [x8]
  40567c:	add	x1, x1, #0xda6
  405680:	mov	x29, sp
  405684:	mov	x0, x8
  405688:	bl	4026c0 <fprintf@plt>
  40568c:	mov	w0, #0xffffffff            	// #-1
  405690:	bl	4020b0 <exit@plt>
  405694:	stp	x29, x30, [sp, #-16]!
  405698:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40569c:	ldr	x8, [x8, #3992]
  4056a0:	mov	x3, x1
  4056a4:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4056a8:	mov	x2, x0
  4056ac:	ldr	x8, [x8]
  4056b0:	add	x1, x1, #0xdd8
  4056b4:	mov	x29, sp
  4056b8:	mov	x0, x8
  4056bc:	bl	4026c0 <fprintf@plt>
  4056c0:	mov	w0, #0xffffffff            	// #-1
  4056c4:	bl	4020b0 <exit@plt>
  4056c8:	stp	x29, x30, [sp, #-16]!
  4056cc:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4056d0:	ldr	x8, [x8, #3992]
  4056d4:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4056d8:	mov	x2, x0
  4056dc:	add	x1, x1, #0xe10
  4056e0:	ldr	x8, [x8]
  4056e4:	mov	x29, sp
  4056e8:	mov	x0, x8
  4056ec:	bl	4026c0 <fprintf@plt>
  4056f0:	mov	w0, #0xffffffff            	// #-1
  4056f4:	ldp	x29, x30, [sp], #16
  4056f8:	ret
  4056fc:	stp	x29, x30, [sp, #-32]!
  405700:	stp	x20, x19, [sp, #16]
  405704:	mov	x29, sp
  405708:	mov	x19, x0
  40570c:	bl	4020a0 <strlen@plt>
  405710:	cmp	x0, #0xf
  405714:	b.hi	405764 <ferror@plt+0x3064>  // b.pmore
  405718:	ldrb	w20, [x19]
  40571c:	cbz	w20, 405764 <ferror@plt+0x3064>
  405720:	add	x19, x19, #0x1
  405724:	ands	w8, w20, #0xff
  405728:	b.eq	405754 <ferror@plt+0x3054>  // b.none
  40572c:	cmp	w8, #0x2f
  405730:	b.eq	405764 <ferror@plt+0x3064>  // b.none
  405734:	bl	402410 <__ctype_b_loc@plt>
  405738:	ldr	x8, [x0]
  40573c:	and	x9, x20, #0xff
  405740:	ldrh	w8, [x8, x9, lsl #1]
  405744:	tbnz	w8, #13, 405764 <ferror@plt+0x3064>
  405748:	ldrb	w20, [x19], #1
  40574c:	ands	w8, w20, #0xff
  405750:	b.ne	40572c <ferror@plt+0x302c>  // b.any
  405754:	mov	w0, wzr
  405758:	ldp	x20, x19, [sp, #16]
  40575c:	ldp	x29, x30, [sp], #32
  405760:	ret
  405764:	mov	w0, #0xffffffff            	// #-1
  405768:	ldp	x20, x19, [sp, #16]
  40576c:	ldp	x29, x30, [sp], #32
  405770:	ret
  405774:	stp	x29, x30, [sp, #-32]!
  405778:	stp	x20, x19, [sp, #16]
  40577c:	ldrb	w20, [x0]
  405780:	mov	x29, sp
  405784:	cbz	w20, 4057cc <ferror@plt+0x30cc>
  405788:	add	x19, x0, #0x1
  40578c:	ands	w8, w20, #0xff
  405790:	b.eq	4057bc <ferror@plt+0x30bc>  // b.none
  405794:	cmp	w8, #0x2f
  405798:	b.eq	4057cc <ferror@plt+0x30cc>  // b.none
  40579c:	bl	402410 <__ctype_b_loc@plt>
  4057a0:	ldr	x8, [x0]
  4057a4:	and	x9, x20, #0xff
  4057a8:	ldrh	w8, [x8, x9, lsl #1]
  4057ac:	tbnz	w8, #13, 4057cc <ferror@plt+0x30cc>
  4057b0:	ldrb	w20, [x19], #1
  4057b4:	ands	w8, w20, #0xff
  4057b8:	b.ne	405794 <ferror@plt+0x3094>  // b.any
  4057bc:	mov	w0, wzr
  4057c0:	ldp	x20, x19, [sp, #16]
  4057c4:	ldp	x29, x30, [sp], #32
  4057c8:	ret
  4057cc:	mov	w0, #0xffffffff            	// #-1
  4057d0:	ldp	x20, x19, [sp, #16]
  4057d4:	ldp	x29, x30, [sp], #32
  4057d8:	ret
  4057dc:	stp	x29, x30, [sp, #-48]!
  4057e0:	stp	x20, x19, [sp, #32]
  4057e4:	mov	x20, x0
  4057e8:	mov	x0, x1
  4057ec:	stp	x22, x21, [sp, #16]
  4057f0:	mov	x29, sp
  4057f4:	mov	x19, x1
  4057f8:	bl	4020a0 <strlen@plt>
  4057fc:	cmp	x0, #0xf
  405800:	b.hi	405868 <ferror@plt+0x3168>  // b.pmore
  405804:	ldrb	w22, [x19]
  405808:	cbz	w22, 405868 <ferror@plt+0x3168>
  40580c:	mov	w21, #0x1                   	// #1
  405810:	ands	w8, w22, #0xff
  405814:	b.eq	405844 <ferror@plt+0x3144>  // b.none
  405818:	cmp	w8, #0x2f
  40581c:	b.eq	405868 <ferror@plt+0x3168>  // b.none
  405820:	bl	402410 <__ctype_b_loc@plt>
  405824:	ldr	x8, [x0]
  405828:	and	x9, x22, #0xff
  40582c:	ldrh	w8, [x8, x9, lsl #1]
  405830:	tbnz	w8, #13, 405868 <ferror@plt+0x3168>
  405834:	ldrb	w22, [x19, x21]
  405838:	add	x21, x21, #0x1
  40583c:	ands	w8, w22, #0xff
  405840:	b.ne	405818 <ferror@plt+0x3118>  // b.any
  405844:	mov	w2, #0x10                  	// #16
  405848:	mov	x0, x20
  40584c:	mov	x1, x19
  405850:	bl	402600 <strncpy@plt>
  405854:	mov	w0, wzr
  405858:	ldp	x20, x19, [sp, #32]
  40585c:	ldp	x22, x21, [sp, #16]
  405860:	ldp	x29, x30, [sp], #48
  405864:	ret
  405868:	mov	w0, #0xffffffff            	// #-1
  40586c:	ldp	x20, x19, [sp, #32]
  405870:	ldp	x22, x21, [sp, #16]
  405874:	ldp	x29, x30, [sp], #48
  405878:	ret
  40587c:	stp	x29, x30, [sp, #-48]!
  405880:	str	x21, [sp, #16]
  405884:	stp	x20, x19, [sp, #32]
  405888:	mov	x29, sp
  40588c:	cbz	x1, 4058e8 <ferror@plt+0x31e8>
  405890:	add	x19, x1, #0x4
  405894:	mov	x0, x19
  405898:	bl	4020a0 <strlen@plt>
  40589c:	cmp	x0, #0xf
  4058a0:	b.hi	405924 <ferror@plt+0x3224>  // b.pmore
  4058a4:	ldrb	w21, [x19]
  4058a8:	cbz	w21, 405924 <ferror@plt+0x3224>
  4058ac:	mov	w20, #0x1                   	// #1
  4058b0:	ands	w8, w21, #0xff
  4058b4:	b.eq	405928 <ferror@plt+0x3228>  // b.none
  4058b8:	cmp	w8, #0x2f
  4058bc:	b.eq	405924 <ferror@plt+0x3224>  // b.none
  4058c0:	bl	402410 <__ctype_b_loc@plt>
  4058c4:	ldr	x8, [x0]
  4058c8:	and	x9, x21, #0xff
  4058cc:	ldrh	w8, [x8, x9, lsl #1]
  4058d0:	tbnz	w8, #13, 405924 <ferror@plt+0x3224>
  4058d4:	ldrb	w21, [x19, x20]
  4058d8:	add	x20, x20, #0x1
  4058dc:	ands	w8, w21, #0xff
  4058e0:	b.ne	4058b8 <ferror@plt+0x31b8>  // b.any
  4058e4:	b	405928 <ferror@plt+0x3228>
  4058e8:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4058ec:	ldr	x8, [x8, #3992]
  4058f0:	mov	w19, w0
  4058f4:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4058f8:	add	x1, x1, #0xe29
  4058fc:	ldr	x0, [x8]
  405900:	mov	w2, w19
  405904:	bl	4026c0 <fprintf@plt>
  405908:	mov	w0, w19
  40590c:	bl	4079ec <ferror@plt+0x52ec>
  405910:	mov	x19, x0
  405914:	mov	x0, x19
  405918:	bl	4020a0 <strlen@plt>
  40591c:	cmp	x0, #0xf
  405920:	b.ls	4058a4 <ferror@plt+0x31a4>  // b.plast
  405924:	mov	x19, xzr
  405928:	mov	x0, x19
  40592c:	ldp	x20, x19, [sp, #32]
  405930:	ldr	x21, [sp, #16]
  405934:	ldp	x29, x30, [sp], #48
  405938:	ret
  40593c:	ldrb	w9, [x0]
  405940:	cbz	w9, 405984 <ferror@plt+0x3284>
  405944:	ldrb	w10, [x1]
  405948:	mov	x8, x0
  40594c:	mov	w0, #0x1                   	// #1
  405950:	cbz	w10, 405980 <ferror@plt+0x3280>
  405954:	cmp	w9, w10
  405958:	b.ne	405980 <ferror@plt+0x3280>  // b.any
  40595c:	add	x8, x8, #0x1
  405960:	add	x9, x1, #0x1
  405964:	ldrb	w11, [x9], #1
  405968:	ldrb	w10, [x8], #1
  40596c:	cbz	w11, 405978 <ferror@plt+0x3278>
  405970:	cmp	w10, w11
  405974:	b.eq	405964 <ferror@plt+0x3264>  // b.none
  405978:	cmp	w10, #0x0
  40597c:	cset	w0, ne  // ne = any
  405980:	ret
  405984:	mov	w0, #0x1                   	// #1
  405988:	ret
  40598c:	stp	x29, x30, [sp, #-48]!
  405990:	stp	x22, x21, [sp, #16]
  405994:	stp	x20, x19, [sp, #32]
  405998:	mov	w21, w2
  40599c:	mov	x19, x1
  4059a0:	asr	w22, w2, #5
  4059a4:	mov	x20, x0
  4059a8:	mov	x29, sp
  4059ac:	cbz	w22, 4059dc <ferror@plt+0x32dc>
  4059b0:	lsl	w8, w22, #2
  4059b4:	add	x1, x19, #0x8
  4059b8:	add	x0, x20, #0x8
  4059bc:	sxtw	x2, w8
  4059c0:	bl	402320 <bcmp@plt>
  4059c4:	cbz	w0, 4059dc <ferror@plt+0x32dc>
  4059c8:	mov	w0, #0xffffffff            	// #-1
  4059cc:	ldp	x20, x19, [sp, #32]
  4059d0:	ldp	x22, x21, [sp, #16]
  4059d4:	ldp	x29, x30, [sp], #48
  4059d8:	ret
  4059dc:	and	w8, w21, #0x1f
  4059e0:	cbz	w8, 405a28 <ferror@plt+0x3328>
  4059e4:	sbfiz	x9, x22, #2, #32
  4059e8:	add	x10, x20, x9
  4059ec:	add	x9, x19, x9
  4059f0:	ldr	w10, [x10, #8]
  4059f4:	ldr	w9, [x9, #8]
  4059f8:	neg	w8, w8
  4059fc:	mov	w11, #0xffffffff            	// #-1
  405a00:	lsl	w8, w11, w8
  405a04:	rev	w8, w8
  405a08:	eor	w9, w9, w10
  405a0c:	tst	w9, w8
  405a10:	b.eq	405a28 <ferror@plt+0x3328>  // b.none
  405a14:	mov	w0, #0x1                   	// #1
  405a18:	ldp	x20, x19, [sp, #32]
  405a1c:	ldp	x22, x21, [sp, #16]
  405a20:	ldp	x29, x30, [sp], #48
  405a24:	ret
  405a28:	mov	w0, wzr
  405a2c:	ldp	x20, x19, [sp, #32]
  405a30:	ldp	x22, x21, [sp, #16]
  405a34:	ldp	x29, x30, [sp], #48
  405a38:	ret
  405a3c:	sub	sp, sp, #0x140
  405a40:	stp	x29, x30, [sp, #272]
  405a44:	stp	x28, x21, [sp, #288]
  405a48:	stp	x20, x19, [sp, #304]
  405a4c:	add	x29, sp, #0x110
  405a50:	cbz	x1, 405c20 <ferror@plt+0x3520>
  405a54:	ldrh	w8, [x0, #6]
  405a58:	mov	x19, x0
  405a5c:	cbz	w8, 405c20 <ferror@plt+0x3520>
  405a60:	ldrsh	w20, [x19, #4]
  405a64:	cmp	w20, #0x1
  405a68:	b.lt	405c20 <ferror@plt+0x3520>  // b.tstop
  405a6c:	ldrh	w9, [x1], #4
  405a70:	mov	w0, #0xffffffff            	// #-1
  405a74:	sub	w9, w9, #0x6
  405a78:	ror	w9, w9, #1
  405a7c:	cmp	w9, #0x7
  405a80:	b.hi	405c24 <ferror@plt+0x3524>  // b.pmore
  405a84:	adrp	x10, 40c000 <ferror@plt+0x9900>
  405a88:	add	x10, x10, #0xb29
  405a8c:	adr	x11, 405a9c <ferror@plt+0x339c>
  405a90:	ldrb	w12, [x10, x9]
  405a94:	add	x11, x11, x12, lsl #2
  405a98:	br	x11
  405a9c:	mov	w9, #0xc                   	// #12
  405aa0:	mov	w10, #0x2                   	// #2
  405aa4:	strh	w9, [sp, #14]
  405aa8:	strh	w10, [sp, #10]
  405aac:	ldrh	w10, [x1]
  405ab0:	strh	w10, [sp, #16]
  405ab4:	cmp	w9, w8
  405ab8:	b.ne	405bd0 <ferror@plt+0x34d0>  // b.any
  405abc:	b	405b30 <ferror@plt+0x3430>
  405ac0:	mov	w9, #0x2                   	// #2
  405ac4:	mov	w10, #0x4                   	// #4
  405ac8:	strh	w9, [sp, #14]
  405acc:	strh	w10, [sp, #10]
  405ad0:	ldr	w10, [x1]
  405ad4:	str	w10, [sp, #16]
  405ad8:	cmp	w9, w8
  405adc:	b.ne	405bd0 <ferror@plt+0x34d0>  // b.any
  405ae0:	b	405b30 <ferror@plt+0x3430>
  405ae4:	mov	w9, #0x4                   	// #4
  405ae8:	mov	w10, #0xa                   	// #10
  405aec:	strh	w9, [sp, #14]
  405af0:	strh	w10, [sp, #10]
  405af4:	ldrh	w10, [x1, #8]
  405af8:	ldr	x11, [x1]
  405afc:	strh	w10, [sp, #24]
  405b00:	str	x11, [sp, #16]
  405b04:	cmp	w9, w8
  405b08:	b.eq	405b30 <ferror@plt+0x3430>  // b.none
  405b0c:	b	405bd0 <ferror@plt+0x34d0>
  405b10:	mov	w9, #0xa                   	// #10
  405b14:	mov	w10, #0x10                  	// #16
  405b18:	strh	w9, [sp, #14]
  405b1c:	strh	w10, [sp, #10]
  405b20:	ldr	q0, [x1]
  405b24:	stur	q0, [sp, #16]
  405b28:	cmp	w9, w8
  405b2c:	b.ne	405bd0 <ferror@plt+0x34d0>  // b.any
  405b30:	and	w8, w8, #0xf
  405b34:	and	x9, x20, #0xffff
  405b38:	mov	w10, #0xffff                	// #65535
  405b3c:	cmp	w8, #0xa
  405b40:	strh	w10, [sp, #12]
  405b44:	strh	wzr, [sp, #8]
  405b48:	b.eq	405b6c <ferror@plt+0x346c>  // b.none
  405b4c:	cmp	w8, #0x2
  405b50:	b.ne	405bb0 <ferror@plt+0x34b0>  // b.any
  405b54:	ldr	w8, [sp, #16]
  405b58:	cbz	w8, 405ba8 <ferror@plt+0x34a8>
  405b5c:	and	w8, w8, #0xf0
  405b60:	cmp	w8, #0xe0
  405b64:	b.eq	405b80 <ferror@plt+0x3480>  // b.none
  405b68:	b	405ba0 <ferror@plt+0x34a0>
  405b6c:	ldr	w8, [sp, #16]
  405b70:	cbz	w8, 405b88 <ferror@plt+0x3488>
  405b74:	mvn	w8, w8
  405b78:	tst	w8, #0xff
  405b7c:	b.ne	405ba0 <ferror@plt+0x34a0>  // b.any
  405b80:	mov	w8, #0xa                   	// #10
  405b84:	b	405bac <ferror@plt+0x34ac>
  405b88:	ldr	w8, [sp, #20]
  405b8c:	cbnz	w8, 405ba0 <ferror@plt+0x34a0>
  405b90:	ldr	w8, [sp, #24]
  405b94:	cbnz	w8, 405ba0 <ferror@plt+0x34a0>
  405b98:	ldr	w8, [sp, #28]
  405b9c:	cbz	w8, 405ba8 <ferror@plt+0x34a8>
  405ba0:	mov	w8, #0x2                   	// #2
  405ba4:	b	405bac <ferror@plt+0x34ac>
  405ba8:	mov	w8, #0x6                   	// #6
  405bac:	strh	w8, [sp, #8]
  405bb0:	lsr	x21, x9, #5
  405bb4:	cbz	w21, 405bd8 <ferror@plt+0x34d8>
  405bb8:	add	x8, sp, #0x8
  405bbc:	add	x1, x19, #0x8
  405bc0:	add	x0, x8, #0x8
  405bc4:	lsl	x2, x21, #2
  405bc8:	bl	402320 <bcmp@plt>
  405bcc:	cbz	w0, 405bd8 <ferror@plt+0x34d8>
  405bd0:	mov	w0, #0xffffffff            	// #-1
  405bd4:	b	405c24 <ferror@plt+0x3524>
  405bd8:	and	w8, w20, #0xffff
  405bdc:	and	w8, w8, #0x1f
  405be0:	cbz	w8, 405c20 <ferror@plt+0x3520>
  405be4:	lsl	x9, x21, #2
  405be8:	add	x10, sp, #0x8
  405bec:	add	x10, x10, x9
  405bf0:	add	x9, x19, x9
  405bf4:	ldr	w10, [x10, #8]
  405bf8:	ldr	w9, [x9, #8]
  405bfc:	neg	w8, w8
  405c00:	mov	w11, #0xffffffff            	// #-1
  405c04:	lsl	w8, w11, w8
  405c08:	rev	w8, w8
  405c0c:	eor	w9, w9, w10
  405c10:	tst	w9, w8
  405c14:	b.eq	405c20 <ferror@plt+0x3520>  // b.none
  405c18:	mov	w0, #0x1                   	// #1
  405c1c:	b	405c24 <ferror@plt+0x3524>
  405c20:	mov	w0, wzr
  405c24:	ldp	x20, x19, [sp, #304]
  405c28:	ldp	x28, x21, [sp, #288]
  405c2c:	ldp	x29, x30, [sp, #272]
  405c30:	add	sp, sp, #0x140
  405c34:	ret
  405c38:	stp	x29, x30, [sp, #-64]!
  405c3c:	str	x28, [sp, #16]
  405c40:	stp	x22, x21, [sp, #32]
  405c44:	stp	x20, x19, [sp, #48]
  405c48:	mov	x29, sp
  405c4c:	sub	sp, sp, #0x400
  405c50:	adrp	x0, 40c000 <ferror@plt+0x9900>
  405c54:	add	x0, x0, #0xe55
  405c58:	bl	402660 <getenv@plt>
  405c5c:	cbz	x0, 405c7c <ferror@plt+0x357c>
  405c60:	mov	w2, #0xa                   	// #10
  405c64:	mov	x1, xzr
  405c68:	bl	402420 <strtol@plt>
  405c6c:	cmp	w0, #0x0
  405c70:	mov	w8, #0x64                  	// #100
  405c74:	csel	w19, w8, w0, eq  // eq = none
  405c78:	b	405d20 <ferror@plt+0x3620>
  405c7c:	adrp	x0, 40c000 <ferror@plt+0x9900>
  405c80:	add	x0, x0, #0xe58
  405c84:	bl	402660 <getenv@plt>
  405c88:	cbz	x0, 405c9c <ferror@plt+0x359c>
  405c8c:	adrp	x2, 40c000 <ferror@plt+0x9900>
  405c90:	mov	x3, x0
  405c94:	add	x2, x2, #0xc32
  405c98:	b	405cb8 <ferror@plt+0x35b8>
  405c9c:	adrp	x0, 40c000 <ferror@plt+0x9900>
  405ca0:	add	x0, x0, #0xa14
  405ca4:	bl	402660 <getenv@plt>
  405ca8:	cbz	x0, 405d3c <ferror@plt+0x363c>
  405cac:	adrp	x2, 40c000 <ferror@plt+0x9900>
  405cb0:	mov	x3, x0
  405cb4:	add	x2, x2, #0xe68
  405cb8:	mov	x0, sp
  405cbc:	mov	w1, #0x3ff                 	// #1023
  405cc0:	bl	4021b0 <snprintf@plt>
  405cc4:	adrp	x1, 40d000 <ferror@plt+0xa900>
  405cc8:	add	x1, x1, #0xe3
  405ccc:	mov	x0, sp
  405cd0:	bl	402540 <fopen64@plt>
  405cd4:	cbz	x0, 405d1c <ferror@plt+0x361c>
  405cd8:	adrp	x1, 40c000 <ferror@plt+0x9900>
  405cdc:	add	x1, x1, #0xe87
  405ce0:	add	x2, x29, #0x1c
  405ce4:	add	x3, x29, #0x18
  405ce8:	mov	x20, x0
  405cec:	bl	402260 <__isoc99_fscanf@plt>
  405cf0:	ldp	w19, w22, [x29, #24]
  405cf4:	mov	w21, w0
  405cf8:	mov	x0, x20
  405cfc:	bl	402200 <fclose@plt>
  405d00:	cmp	w21, #0x2
  405d04:	b.ne	405d1c <ferror@plt+0x361c>  // b.any
  405d08:	mov	w8, #0x4240                	// #16960
  405d0c:	movk	w8, #0xf, lsl #16
  405d10:	cmp	w22, w8
  405d14:	b.ne	405d1c <ferror@plt+0x361c>  // b.any
  405d18:	cbnz	w19, 405d20 <ferror@plt+0x3620>
  405d1c:	mov	w19, #0x64                  	// #100
  405d20:	mov	w0, w19
  405d24:	add	sp, sp, #0x400
  405d28:	ldp	x20, x19, [sp, #48]
  405d2c:	ldp	x22, x21, [sp, #32]
  405d30:	ldr	x28, [sp, #16]
  405d34:	ldp	x29, x30, [sp], #64
  405d38:	ret
  405d3c:	adrp	x8, 40c000 <ferror@plt+0x9900>
  405d40:	add	x8, x8, #0xe76
  405d44:	ldr	q0, [x8]
  405d48:	strb	wzr, [sp, #16]
  405d4c:	str	q0, [sp]
  405d50:	b	405cc4 <ferror@plt+0x35c4>
  405d54:	stp	x29, x30, [sp, #-16]!
  405d58:	mov	w0, #0x2                   	// #2
  405d5c:	mov	x29, sp
  405d60:	bl	402580 <sysconf@plt>
  405d64:	ldp	x29, x30, [sp], #16
  405d68:	ret
  405d6c:	sub	w9, w0, #0x2
  405d70:	cmp	w9, #0x1a
  405d74:	b.hi	405dcc <ferror@plt+0x36cc>  // b.pmore
  405d78:	adrp	x10, 40c000 <ferror@plt+0x9900>
  405d7c:	add	x10, x10, #0xb31
  405d80:	adr	x11, 405d94 <ferror@plt+0x3694>
  405d84:	ldrb	w12, [x10, x9]
  405d88:	add	x11, x11, x12, lsl #2
  405d8c:	mov	x8, x2
  405d90:	br	x11
  405d94:	mov	x1, x8
  405d98:	mov	x2, x3
  405d9c:	mov	w3, w4
  405da0:	b	4026f0 <inet_ntop@plt>
  405da4:	ldrh	w9, [x8]
  405da8:	cmp	w9, #0xa
  405dac:	b.eq	405dfc <ferror@plt+0x36fc>  // b.none
  405db0:	cmp	w9, #0x2
  405db4:	b.ne	405dcc <ferror@plt+0x36cc>  // b.any
  405db8:	add	x1, x8, #0x4
  405dbc:	mov	w0, #0x2                   	// #2
  405dc0:	mov	x2, x3
  405dc4:	mov	w3, w4
  405dc8:	b	4026f0 <inet_ntop@plt>
  405dcc:	adrp	x0, 40c000 <ferror@plt+0x9900>
  405dd0:	add	x0, x0, #0xe9a
  405dd4:	ret
  405dd8:	mov	w2, #0xffff                	// #65535
  405ddc:	mov	x0, x8
  405de0:	b	407f78 <ferror@plt+0x5878>
  405de4:	sxtw	x9, w4
  405de8:	mov	w0, #0x1c                  	// #28
  405dec:	mov	x1, x8
  405df0:	mov	x2, x3
  405df4:	mov	x3, x9
  405df8:	b	40980c <ferror@plt+0x710c>
  405dfc:	add	x1, x8, #0x8
  405e00:	mov	w0, #0xa                   	// #10
  405e04:	mov	x2, x3
  405e08:	mov	w3, w4
  405e0c:	b	4026f0 <inet_ntop@plt>
  405e10:	adrp	x3, 41e000 <ferror@plt+0x1b900>
  405e14:	add	x3, x3, #0x398
  405e18:	mov	w4, #0x100                 	// #256
  405e1c:	b	405d6c <ferror@plt+0x366c>
  405e20:	stp	x29, x30, [sp, #-32]!
  405e24:	adrp	x1, 40c000 <ferror@plt+0x9900>
  405e28:	add	x1, x1, #0xe9e
  405e2c:	str	x19, [sp, #16]
  405e30:	mov	x29, sp
  405e34:	mov	x19, x0
  405e38:	bl	402400 <strcmp@plt>
  405e3c:	cbz	w0, 405eb8 <ferror@plt+0x37b8>
  405e40:	adrp	x1, 40c000 <ferror@plt+0x9900>
  405e44:	add	x1, x1, #0xea3
  405e48:	mov	x0, x19
  405e4c:	bl	402400 <strcmp@plt>
  405e50:	cbz	w0, 405ec8 <ferror@plt+0x37c8>
  405e54:	adrp	x1, 40d000 <ferror@plt+0xa900>
  405e58:	add	x1, x1, #0x56d
  405e5c:	mov	x0, x19
  405e60:	bl	402400 <strcmp@plt>
  405e64:	cbz	w0, 405ed8 <ferror@plt+0x37d8>
  405e68:	adrp	x1, 40c000 <ferror@plt+0x9900>
  405e6c:	add	x1, x1, #0xea9
  405e70:	mov	x0, x19
  405e74:	bl	402400 <strcmp@plt>
  405e78:	cbz	w0, 405ee8 <ferror@plt+0x37e8>
  405e7c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  405e80:	add	x1, x1, #0xead
  405e84:	mov	x0, x19
  405e88:	bl	402400 <strcmp@plt>
  405e8c:	cbz	w0, 405ef8 <ferror@plt+0x37f8>
  405e90:	adrp	x1, 40c000 <ferror@plt+0x9900>
  405e94:	add	x1, x1, #0xeb2
  405e98:	mov	x0, x19
  405e9c:	bl	402400 <strcmp@plt>
  405ea0:	cmp	w0, #0x0
  405ea4:	mov	w8, #0x7                   	// #7
  405ea8:	csel	w0, w8, wzr, eq  // eq = none
  405eac:	ldr	x19, [sp, #16]
  405eb0:	ldp	x29, x30, [sp], #32
  405eb4:	ret
  405eb8:	mov	w0, #0x2                   	// #2
  405ebc:	ldr	x19, [sp, #16]
  405ec0:	ldp	x29, x30, [sp], #32
  405ec4:	ret
  405ec8:	mov	w0, #0xa                   	// #10
  405ecc:	ldr	x19, [sp, #16]
  405ed0:	ldp	x29, x30, [sp], #32
  405ed4:	ret
  405ed8:	mov	w0, #0x11                  	// #17
  405edc:	ldr	x19, [sp, #16]
  405ee0:	ldp	x29, x30, [sp], #32
  405ee4:	ret
  405ee8:	mov	w0, #0x4                   	// #4
  405eec:	ldr	x19, [sp, #16]
  405ef0:	ldp	x29, x30, [sp], #32
  405ef4:	ret
  405ef8:	mov	w0, #0x1c                  	// #28
  405efc:	ldr	x19, [sp, #16]
  405f00:	ldp	x29, x30, [sp], #32
  405f04:	ret
  405f08:	sub	w8, w0, #0x2
  405f0c:	cmp	w8, #0x1a
  405f10:	b.hi	405f40 <ferror@plt+0x3840>  // b.pmore
  405f14:	adrp	x9, 40c000 <ferror@plt+0x9900>
  405f18:	add	x9, x9, #0xb4c
  405f1c:	adr	x10, 405f34 <ferror@plt+0x3834>
  405f20:	ldrb	w11, [x9, x8]
  405f24:	add	x10, x10, x11, lsl #2
  405f28:	adrp	x0, 40c000 <ferror@plt+0x9900>
  405f2c:	add	x0, x0, #0xe9e
  405f30:	br	x10
  405f34:	adrp	x0, 40c000 <ferror@plt+0x9900>
  405f38:	add	x0, x0, #0xea9
  405f3c:	ret
  405f40:	adrp	x0, 40c000 <ferror@plt+0x9900>
  405f44:	add	x0, x0, #0xe9a
  405f48:	ret
  405f4c:	adrp	x0, 40c000 <ferror@plt+0x9900>
  405f50:	add	x0, x0, #0xeb2
  405f54:	ret
  405f58:	adrp	x0, 40c000 <ferror@plt+0x9900>
  405f5c:	add	x0, x0, #0xea3
  405f60:	ret
  405f64:	adrp	x0, 40d000 <ferror@plt+0xa900>
  405f68:	add	x0, x0, #0x56d
  405f6c:	ret
  405f70:	adrp	x0, 40c000 <ferror@plt+0x9900>
  405f74:	add	x0, x0, #0xead
  405f78:	ret
  405f7c:	sub	sp, sp, #0x70
  405f80:	stp	x29, x30, [sp, #16]
  405f84:	stp	x28, x27, [sp, #32]
  405f88:	stp	x26, x25, [sp, #48]
  405f8c:	stp	x24, x23, [sp, #64]
  405f90:	stp	x22, x21, [sp, #80]
  405f94:	stp	x20, x19, [sp, #96]
  405f98:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  405f9c:	ldr	x8, [x8, #4064]
  405fa0:	mov	x21, x2
  405fa4:	mov	w22, w0
  405fa8:	add	x29, sp, #0x10
  405fac:	ldr	w8, [x8]
  405fb0:	cbz	w8, 405fe4 <ferror@plt+0x38e4>
  405fb4:	cmp	w1, #0x0
  405fb8:	b.le	405fec <ferror@plt+0x38ec>
  405fbc:	cmp	w22, #0xa
  405fc0:	mov	w12, w1
  405fc4:	mov	w8, w1
  405fc8:	mov	w23, w22
  405fcc:	mov	x24, x21
  405fd0:	b.ne	406088 <ferror@plt+0x3988>  // b.any
  405fd4:	ldr	w8, [x21]
  405fd8:	cbz	w8, 406034 <ferror@plt+0x3934>
  405fdc:	mov	w23, #0xa                   	// #10
  405fe0:	b	406040 <ferror@plt+0x3940>
  405fe4:	mov	w2, w1
  405fe8:	b	4061e0 <ferror@plt+0x3ae0>
  405fec:	sub	w8, w22, #0x2
  405ff0:	cmp	w8, #0x1a
  405ff4:	mov	w2, wzr
  405ff8:	b.hi	4061e0 <ferror@plt+0x3ae0>  // b.pmore
  405ffc:	adrp	x9, 40c000 <ferror@plt+0x9900>
  406000:	add	x9, x9, #0xb67
  406004:	adr	x10, 405fd4 <ferror@plt+0x38d4>
  406008:	ldrb	w11, [x9, x8]
  40600c:	add	x10, x10, x11, lsl #2
  406010:	mov	w12, #0x4                   	// #4
  406014:	mov	w1, #0x10                  	// #16
  406018:	mov	w8, #0x4                   	// #4
  40601c:	mov	w23, w22
  406020:	mov	x24, x21
  406024:	br	x10
  406028:	mov	w12, #0x2                   	// #2
  40602c:	mov	w8, #0x2                   	// #2
  406030:	b	406058 <ferror@plt+0x3958>
  406034:	ldr	w8, [x21, #4]
  406038:	mov	w23, #0xa                   	// #10
  40603c:	cbz	w8, 406064 <ferror@plt+0x3964>
  406040:	mov	w12, w1
  406044:	mov	w8, w1
  406048:	mov	x24, x21
  40604c:	b	406088 <ferror@plt+0x3988>
  406050:	mov	w12, #0xa                   	// #10
  406054:	mov	w8, #0xa                   	// #10
  406058:	mov	w23, w22
  40605c:	mov	x24, x21
  406060:	b	406088 <ferror@plt+0x3988>
  406064:	ldr	w8, [x21, #8]
  406068:	add	x9, x21, #0xc
  40606c:	mov	w10, #0x4                   	// #4
  406070:	mov	w11, #0x2                   	// #2
  406074:	cmn	w8, #0x10, lsl #12
  406078:	csel	w8, w10, w1, eq  // eq = none
  40607c:	csel	w23, w11, w23, eq  // eq = none
  406080:	csel	x24, x9, x21, eq  // eq = none
  406084:	mov	w12, w1
  406088:	mov	w25, w8
  40608c:	add	x8, x24, x25
  406090:	ldur	w8, [x8, #-4]
  406094:	mov	w9, #0xff01                	// #65281
  406098:	movk	w9, #0xff00, lsl #16
  40609c:	adrp	x28, 41e000 <ferror@plt+0x1b900>
  4060a0:	mul	x9, x8, x9
  4060a4:	lsr	x9, x9, #40
  4060a8:	add	w9, w9, w9, lsl #8
  4060ac:	sub	w19, w8, w9
  4060b0:	add	x28, x28, #0x598
  4060b4:	add	x8, x28, w19, uxtw #3
  4060b8:	ldr	x20, [x8, #8]
  4060bc:	mov	w27, w4
  4060c0:	str	w12, [sp, #4]
  4060c4:	str	x3, [sp, #8]
  4060c8:	cbz	x20, 40610c <ferror@plt+0x3a0c>
  4060cc:	mov	x26, x20
  4060d0:	b	4060dc <ferror@plt+0x39dc>
  4060d4:	ldr	x26, [x26]
  4060d8:	cbz	x26, 40610c <ferror@plt+0x3a0c>
  4060dc:	ldrh	w8, [x26, #22]
  4060e0:	cmp	w23, w8
  4060e4:	b.ne	4060d4 <ferror@plt+0x39d4>  // b.any
  4060e8:	ldrh	w8, [x26, #18]
  4060ec:	cmp	w25, w8
  4060f0:	b.ne	4060d4 <ferror@plt+0x39d4>  // b.any
  4060f4:	add	x0, x26, #0x18
  4060f8:	mov	x1, x24
  4060fc:	mov	x2, x25
  406100:	bl	402320 <bcmp@plt>
  406104:	cbnz	w0, 4060d4 <ferror@plt+0x39d4>
  406108:	b	4061a0 <ferror@plt+0x3aa0>
  40610c:	mov	w0, #0x118                 	// #280
  406110:	bl	402230 <malloc@plt>
  406114:	cbz	x0, 4061d4 <ferror@plt+0x3ad4>
  406118:	mov	x26, x0
  40611c:	strh	w23, [x0, #22]
  406120:	strh	w25, [x0, #18]
  406124:	str	xzr, [x0, #8]
  406128:	add	x0, x0, #0x18
  40612c:	mov	x1, x24
  406130:	mov	x2, x25
  406134:	bl	402070 <memcpy@plt>
  406138:	add	x8, x28, x19, lsl #3
  40613c:	str	x26, [x8, #8]
  406140:	ldr	w8, [x28]
  406144:	str	x20, [x26]
  406148:	add	w9, w8, #0x1
  40614c:	str	w9, [x28]
  406150:	cbnz	w8, 40615c <ferror@plt+0x3a5c>
  406154:	mov	w0, #0x1                   	// #1
  406158:	bl	402120 <sethostent@plt>
  40615c:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  406160:	ldr	x8, [x8, #4016]
  406164:	ldr	x0, [x8]
  406168:	bl	402510 <fflush@plt>
  40616c:	mov	x0, x24
  406170:	mov	w1, w25
  406174:	mov	w2, w23
  406178:	bl	402450 <gethostbyaddr@plt>
  40617c:	cbz	x0, 4061a0 <ferror@plt+0x3aa0>
  406180:	ldr	x0, [x0]
  406184:	bl	402370 <strdup@plt>
  406188:	str	x0, [x26, #8]
  40618c:	ldr	x3, [sp, #8]
  406190:	ldr	w2, [sp, #4]
  406194:	mov	w4, w27
  406198:	cbnz	x0, 4061b4 <ferror@plt+0x3ab4>
  40619c:	b	4061e0 <ferror@plt+0x3ae0>
  4061a0:	ldr	x0, [x26, #8]
  4061a4:	ldr	x3, [sp, #8]
  4061a8:	ldr	w2, [sp, #4]
  4061ac:	mov	w4, w27
  4061b0:	cbz	x0, 4061e0 <ferror@plt+0x3ae0>
  4061b4:	ldp	x20, x19, [sp, #96]
  4061b8:	ldp	x22, x21, [sp, #80]
  4061bc:	ldp	x24, x23, [sp, #64]
  4061c0:	ldp	x26, x25, [sp, #48]
  4061c4:	ldp	x28, x27, [sp, #32]
  4061c8:	ldp	x29, x30, [sp, #16]
  4061cc:	add	sp, sp, #0x70
  4061d0:	ret
  4061d4:	ldr	w2, [sp, #4]
  4061d8:	ldr	x3, [sp, #8]
  4061dc:	mov	w4, w27
  4061e0:	mov	w0, w22
  4061e4:	mov	w1, w2
  4061e8:	mov	x2, x21
  4061ec:	ldp	x20, x19, [sp, #96]
  4061f0:	ldp	x22, x21, [sp, #80]
  4061f4:	ldp	x24, x23, [sp, #64]
  4061f8:	ldp	x26, x25, [sp, #48]
  4061fc:	ldp	x28, x27, [sp, #32]
  406200:	ldp	x29, x30, [sp, #16]
  406204:	add	sp, sp, #0x70
  406208:	b	405d6c <ferror@plt+0x366c>
  40620c:	adrp	x3, 41e000 <ferror@plt+0x1b900>
  406210:	add	x3, x3, #0x498
  406214:	mov	w4, #0x100                 	// #256
  406218:	b	405f7c <ferror@plt+0x387c>
  40621c:	stp	x29, x30, [sp, #-80]!
  406220:	stp	x20, x19, [sp, #64]
  406224:	mov	x19, x2
  406228:	cmp	w3, #0x3
  40622c:	str	x25, [sp, #16]
  406230:	stp	x24, x23, [sp, #32]
  406234:	stp	x22, x21, [sp, #48]
  406238:	mov	x29, sp
  40623c:	b.lt	406290 <ferror@plt+0x3b90>  // b.tstop
  406240:	cmp	w1, #0x1
  406244:	b.lt	406290 <ferror@plt+0x3b90>  // b.tstop
  406248:	adrp	x22, 40d000 <ferror@plt+0xa900>
  40624c:	mov	w20, w3
  406250:	mov	x21, x0
  406254:	mov	x24, xzr
  406258:	mov	w25, w1
  40625c:	add	x22, x22, #0x26
  406260:	mov	x23, x19
  406264:	ldrb	w2, [x21, x24]
  406268:	mov	x0, x23
  40626c:	mov	x1, x22
  406270:	bl	402150 <sprintf@plt>
  406274:	cmp	w20, #0x5
  406278:	b.lt	406290 <ferror@plt+0x3b90>  // b.tstop
  40627c:	add	x24, x24, #0x1
  406280:	add	x23, x23, #0x2
  406284:	cmp	x24, x25
  406288:	sub	w20, w20, #0x2
  40628c:	b.cc	406264 <ferror@plt+0x3b64>  // b.lo, b.ul, b.last
  406290:	mov	x0, x19
  406294:	ldp	x20, x19, [sp, #64]
  406298:	ldp	x22, x21, [sp, #48]
  40629c:	ldp	x24, x23, [sp, #32]
  4062a0:	ldr	x25, [sp, #16]
  4062a4:	ldp	x29, x30, [sp], #80
  4062a8:	ret
  4062ac:	sub	sp, sp, #0x50
  4062b0:	stp	x29, x30, [sp, #16]
  4062b4:	stp	x24, x23, [sp, #32]
  4062b8:	stp	x22, x21, [sp, #48]
  4062bc:	stp	x20, x19, [sp, #64]
  4062c0:	add	x29, sp, #0x10
  4062c4:	mov	x20, x3
  4062c8:	mov	w22, w2
  4062cc:	mov	x19, x1
  4062d0:	mov	x21, x0
  4062d4:	bl	4020a0 <strlen@plt>
  4062d8:	tbnz	w0, #0, 406360 <ferror@plt+0x3c60>
  4062dc:	cbz	w22, 406368 <ferror@plt+0x3c68>
  4062e0:	mov	x23, xzr
  4062e4:	mov	w24, w22
  4062e8:	mov	x0, x21
  4062ec:	bl	4020a0 <strlen@plt>
  4062f0:	cmp	x0, #0x2
  4062f4:	b.cc	40636c <ferror@plt+0x3c6c>  // b.lo, b.ul, b.last
  4062f8:	add	x0, sp, #0x4
  4062fc:	mov	w2, #0x2                   	// #2
  406300:	mov	x1, x21
  406304:	bl	402600 <strncpy@plt>
  406308:	strb	wzr, [sp, #6]
  40630c:	bl	402650 <__errno_location@plt>
  406310:	mov	x22, x0
  406314:	str	wzr, [x0]
  406318:	add	x0, sp, #0x4
  40631c:	add	x1, sp, #0x8
  406320:	mov	w2, #0x10                  	// #16
  406324:	bl	402090 <strtoul@plt>
  406328:	ldr	w8, [x22]
  40632c:	cbnz	w8, 406360 <ferror@plt+0x3c60>
  406330:	cmp	w0, #0xff
  406334:	b.hi	406360 <ferror@plt+0x3c60>  // b.pmore
  406338:	ldr	x8, [sp, #8]
  40633c:	ldrb	w8, [x8]
  406340:	cbnz	w8, 406360 <ferror@plt+0x3c60>
  406344:	strb	w0, [x19, x23]
  406348:	add	x23, x23, #0x1
  40634c:	cmp	x24, x23
  406350:	add	x21, x21, #0x2
  406354:	b.ne	4062e8 <ferror@plt+0x3be8>  // b.any
  406358:	mov	w23, w24
  40635c:	b	40636c <ferror@plt+0x3c6c>
  406360:	mov	x19, xzr
  406364:	b	406374 <ferror@plt+0x3c74>
  406368:	mov	w23, wzr
  40636c:	cbz	x20, 406374 <ferror@plt+0x3c74>
  406370:	str	w23, [x20]
  406374:	mov	x0, x19
  406378:	ldp	x20, x19, [sp, #64]
  40637c:	ldp	x22, x21, [sp, #48]
  406380:	ldp	x24, x23, [sp, #32]
  406384:	ldp	x29, x30, [sp, #16]
  406388:	add	sp, sp, #0x50
  40638c:	ret
  406390:	cmp	w2, #0x1
  406394:	b.lt	406434 <ferror@plt+0x3d34>  // b.tstop
  406398:	mov	w8, w2
  40639c:	add	x9, x0, #0x1
  4063a0:	ldurb	w10, [x9, #-1]
  4063a4:	sub	w11, w10, #0x41
  4063a8:	cmp	w11, #0x5
  4063ac:	b.hi	4063b8 <ferror@plt+0x3cb8>  // b.pmore
  4063b0:	sub	w10, w10, #0x37
  4063b4:	b	4063d8 <ferror@plt+0x3cd8>
  4063b8:	sub	w11, w10, #0x61
  4063bc:	cmp	w11, #0x5
  4063c0:	b.hi	4063cc <ferror@plt+0x3ccc>  // b.pmore
  4063c4:	sub	w10, w10, #0x57
  4063c8:	b	4063d8 <ferror@plt+0x3cd8>
  4063cc:	sub	w10, w10, #0x30
  4063d0:	cmp	w10, #0x9
  4063d4:	b.hi	40643c <ferror@plt+0x3d3c>  // b.pmore
  4063d8:	tbnz	w10, #31, 40643c <ferror@plt+0x3d3c>
  4063dc:	lsl	w10, w10, #4
  4063e0:	strb	w10, [x1]
  4063e4:	ldrb	w11, [x9]
  4063e8:	sub	w12, w11, #0x41
  4063ec:	cmp	w12, #0x5
  4063f0:	b.hi	4063fc <ferror@plt+0x3cfc>  // b.pmore
  4063f4:	sub	w11, w11, #0x37
  4063f8:	b	40641c <ferror@plt+0x3d1c>
  4063fc:	sub	w12, w11, #0x61
  406400:	cmp	w12, #0x5
  406404:	b.hi	406410 <ferror@plt+0x3d10>  // b.pmore
  406408:	sub	w11, w11, #0x57
  40640c:	b	40641c <ferror@plt+0x3d1c>
  406410:	sub	w11, w11, #0x30
  406414:	cmp	w11, #0x9
  406418:	b.hi	40643c <ferror@plt+0x3d3c>  // b.pmore
  40641c:	tbnz	w11, #31, 40643c <ferror@plt+0x3d3c>
  406420:	orr	w10, w10, w11
  406424:	subs	x8, x8, #0x1
  406428:	strb	w10, [x1], #1
  40642c:	add	x9, x9, #0x2
  406430:	b.ne	4063a0 <ferror@plt+0x3ca0>  // b.any
  406434:	mov	w0, wzr
  406438:	ret
  40643c:	mov	w0, #0xffffffff            	// #-1
  406440:	ret
  406444:	stp	x29, x30, [sp, #-48]!
  406448:	stp	x22, x21, [sp, #16]
  40644c:	mov	x21, x0
  406450:	stp	x20, x19, [sp, #32]
  406454:	mov	x19, x2
  406458:	rev	w8, w21
  40645c:	adrp	x2, 40c000 <ferror@plt+0x9900>
  406460:	adrp	x4, 40c000 <ferror@plt+0x9900>
  406464:	mov	x20, x1
  406468:	lsr	w3, w8, #16
  40646c:	add	x2, x2, #0xebb
  406470:	add	x4, x4, #0xeb9
  406474:	mov	x0, x1
  406478:	mov	x1, x19
  40647c:	mov	x29, sp
  406480:	bl	4021b0 <snprintf@plt>
  406484:	tbnz	w0, #31, 406514 <ferror@plt+0x3e14>
  406488:	ubfx	x8, x21, #16, #16
  40648c:	mov	w22, w0
  406490:	adrp	x2, 40c000 <ferror@plt+0x9900>
  406494:	adrp	x4, 40c000 <ferror@plt+0x9900>
  406498:	rev16	w3, w8
  40649c:	add	x0, x20, x22
  4064a0:	sub	x1, x19, x22
  4064a4:	add	x2, x2, #0xebb
  4064a8:	add	x4, x4, #0xeb9
  4064ac:	bl	4021b0 <snprintf@plt>
  4064b0:	tbnz	w0, #31, 406514 <ferror@plt+0x3e14>
  4064b4:	lsr	x8, x21, #32
  4064b8:	add	x22, x22, w0, uxtw
  4064bc:	rev	w8, w8
  4064c0:	adrp	x2, 40c000 <ferror@plt+0x9900>
  4064c4:	adrp	x4, 40c000 <ferror@plt+0x9900>
  4064c8:	add	x0, x20, x22
  4064cc:	lsr	w3, w8, #16
  4064d0:	sub	x1, x19, x22
  4064d4:	add	x2, x2, #0xebb
  4064d8:	add	x4, x4, #0xeb9
  4064dc:	bl	4021b0 <snprintf@plt>
  4064e0:	tbnz	w0, #31, 406514 <ferror@plt+0x3e14>
  4064e4:	lsr	x8, x21, #48
  4064e8:	add	x21, x22, w0, uxtw
  4064ec:	adrp	x2, 40c000 <ferror@plt+0x9900>
  4064f0:	adrp	x4, 40d000 <ferror@plt+0xa900>
  4064f4:	rev16	w3, w8
  4064f8:	add	x0, x20, x21
  4064fc:	sub	x1, x19, x21
  406500:	add	x2, x2, #0xebb
  406504:	add	x4, x4, #0x5a3
  406508:	bl	4021b0 <snprintf@plt>
  40650c:	tbnz	w0, #31, 406514 <ferror@plt+0x3e14>
  406510:	add	w0, w0, w21
  406514:	ldp	x20, x19, [sp, #32]
  406518:	ldp	x22, x21, [sp, #16]
  40651c:	ldp	x29, x30, [sp], #48
  406520:	ret
  406524:	stp	x29, x30, [sp, #-64]!
  406528:	stp	x24, x23, [sp, #16]
  40652c:	stp	x22, x21, [sp, #32]
  406530:	stp	x20, x19, [sp, #48]
  406534:	mov	x29, sp
  406538:	cbz	x1, 4065b0 <ferror@plt+0x3eb0>
  40653c:	mov	x19, x2
  406540:	mov	x20, x1
  406544:	mov	x21, x0
  406548:	bl	402410 <__ctype_b_loc@plt>
  40654c:	adrp	x23, 40c000 <ferror@plt+0x9900>
  406550:	mov	x22, x0
  406554:	add	x23, x23, #0xec0
  406558:	b	406574 <ferror@plt+0x3e74>
  40655c:	mov	x0, x23
  406560:	mov	w1, w24
  406564:	bl	402630 <printf@plt>
  406568:	subs	x20, x20, #0x1
  40656c:	add	x21, x21, #0x1
  406570:	b.eq	4065b0 <ferror@plt+0x3eb0>  // b.none
  406574:	ldrb	w24, [x21]
  406578:	cmp	x24, #0x5c
  40657c:	b.eq	40655c <ferror@plt+0x3e5c>  // b.none
  406580:	ldr	x8, [x22]
  406584:	ldrh	w8, [x8, x24, lsl #1]
  406588:	tbz	w8, #14, 40655c <ferror@plt+0x3e5c>
  40658c:	mov	x0, x19
  406590:	mov	w1, w24
  406594:	bl	4024c0 <strchr@plt>
  406598:	cbnz	x0, 40655c <ferror@plt+0x3e5c>
  40659c:	mov	w0, w24
  4065a0:	bl	402670 <putchar@plt>
  4065a4:	subs	x20, x20, #0x1
  4065a8:	add	x21, x21, #0x1
  4065ac:	b.ne	406574 <ferror@plt+0x3e74>  // b.any
  4065b0:	ldp	x20, x19, [sp, #48]
  4065b4:	ldp	x22, x21, [sp, #32]
  4065b8:	ldp	x24, x23, [sp, #16]
  4065bc:	ldp	x29, x30, [sp], #64
  4065c0:	ret
  4065c4:	sub	sp, sp, #0x60
  4065c8:	stp	x29, x30, [sp, #64]
  4065cc:	add	x29, sp, #0x40
  4065d0:	stp	x20, x19, [sp, #80]
  4065d4:	mov	x19, x0
  4065d8:	sub	x0, x29, #0x10
  4065dc:	mov	x1, xzr
  4065e0:	bl	4022d0 <gettimeofday@plt>
  4065e4:	sub	x0, x29, #0x10
  4065e8:	bl	4021d0 <localtime@plt>
  4065ec:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4065f0:	ldr	x8, [x8, #4032]
  4065f4:	mov	x3, x0
  4065f8:	ldr	w8, [x8]
  4065fc:	cbz	w8, 40662c <ferror@plt+0x3f2c>
  406600:	adrp	x2, 40c000 <ferror@plt+0x9900>
  406604:	add	x2, x2, #0xec6
  406608:	add	x0, sp, #0x8
  40660c:	mov	w1, #0x28                  	// #40
  406610:	bl	402180 <strftime@plt>
  406614:	ldur	x3, [x29, #-8]
  406618:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40661c:	add	x1, x1, #0xed8
  406620:	add	x2, sp, #0x8
  406624:	mov	x0, x19
  406628:	b	406658 <ferror@plt+0x3f58>
  40662c:	mov	x0, x3
  406630:	bl	4025a0 <asctime@plt>
  406634:	mov	x20, x0
  406638:	bl	4020a0 <strlen@plt>
  40663c:	add	x8, x0, x20
  406640:	sturb	wzr, [x8, #-1]
  406644:	ldur	x3, [x29, #-8]
  406648:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40664c:	add	x1, x1, #0xee4
  406650:	mov	x0, x19
  406654:	mov	x2, x20
  406658:	bl	4026c0 <fprintf@plt>
  40665c:	ldp	x20, x19, [sp, #80]
  406660:	ldp	x29, x30, [sp, #64]
  406664:	mov	w0, wzr
  406668:	add	sp, sp, #0x60
  40666c:	ret
  406670:	sub	sp, sp, #0x70
  406674:	stp	x29, x30, [sp, #64]
  406678:	stp	x22, x21, [sp, #80]
  40667c:	stp	x20, x19, [sp, #96]
  406680:	ldr	x8, [x2, #40]
  406684:	mov	x20, x1
  406688:	mov	x19, x0
  40668c:	add	x29, sp, #0x40
  406690:	cbz	x8, 4066c8 <ferror@plt+0x3fc8>
  406694:	ldr	w22, [x8, #4]
  406698:	cbz	w22, 4066d0 <ferror@plt+0x3fd0>
  40669c:	ldr	x8, [x2, #296]
  4066a0:	cbz	x8, 4066fc <ferror@plt+0x3ffc>
  4066a4:	bl	408c44 <ferror@plt+0x6544>
  4066a8:	tbz	w0, #0, 406748 <ferror@plt+0x4048>
  4066ac:	adrp	x2, 40c000 <ferror@plt+0x9900>
  4066b0:	add	x2, x2, #0xefc
  4066b4:	mov	w0, #0x2                   	// #2
  4066b8:	mov	w1, #0x6                   	// #6
  4066bc:	mov	x3, xzr
  4066c0:	mov	w4, w22
  4066c4:	bl	408d6c <ferror@plt+0x666c>
  4066c8:	mov	w22, wzr
  4066cc:	b	40678c <ferror@plt+0x408c>
  4066d0:	bl	408c44 <ferror@plt+0x6544>
  4066d4:	tbz	w0, #0, 406760 <ferror@plt+0x4060>
  4066d8:	adrp	x2, 40d000 <ferror@plt+0xa900>
  4066dc:	add	x2, x2, #0x56d
  4066e0:	mov	w0, #0x2                   	// #2
  4066e4:	mov	w1, #0x6                   	// #6
  4066e8:	mov	x3, xzr
  4066ec:	mov	x4, xzr
  4066f0:	bl	409460 <ferror@plt+0x6d60>
  4066f4:	mov	w22, wzr
  4066f8:	b	40678c <ferror@plt+0x408c>
  4066fc:	mov	w0, w22
  406700:	bl	407a28 <ferror@plt+0x5328>
  406704:	mov	x21, x0
  406708:	bl	408c44 <ferror@plt+0x6544>
  40670c:	tbz	w0, #0, 406730 <ferror@plt+0x4030>
  406710:	adrp	x2, 40d000 <ferror@plt+0xa900>
  406714:	add	x2, x2, #0x56d
  406718:	mov	w0, #0x2                   	// #2
  40671c:	mov	w1, #0x6                   	// #6
  406720:	mov	x3, xzr
  406724:	mov	x4, x21
  406728:	bl	409208 <ferror@plt+0x6b08>
  40672c:	mov	x21, xzr
  406730:	mov	w0, w22
  406734:	bl	407c4c <ferror@plt+0x554c>
  406738:	mvn	w8, w0
  40673c:	and	w22, w8, #0x1
  406740:	cbnz	x21, 40676c <ferror@plt+0x406c>
  406744:	b	40678c <ferror@plt+0x408c>
  406748:	mov	w0, w22
  40674c:	bl	4079ec <ferror@plt+0x52ec>
  406750:	mov	x21, x0
  406754:	mov	w22, wzr
  406758:	cbnz	x21, 40676c <ferror@plt+0x406c>
  40675c:	b	40678c <ferror@plt+0x408c>
  406760:	adrp	x21, 40c000 <ferror@plt+0x9900>
  406764:	mov	w22, wzr
  406768:	add	x21, x21, #0xf07
  40676c:	adrp	x2, 40c000 <ferror@plt+0x9900>
  406770:	add	x2, x2, #0xf0c
  406774:	mov	x0, sp
  406778:	mov	w1, #0x40                  	// #64
  40677c:	mov	x3, x20
  406780:	mov	x4, x21
  406784:	bl	4021b0 <snprintf@plt>
  406788:	mov	x20, sp
  40678c:	adrp	x2, 40c000 <ferror@plt+0x9900>
  406790:	add	x2, x2, #0xf12
  406794:	mov	w0, #0x4                   	// #4
  406798:	mov	w1, wzr
  40679c:	mov	x3, x19
  4067a0:	mov	x4, x20
  4067a4:	bl	409208 <ferror@plt+0x6b08>
  4067a8:	mov	w0, w22
  4067ac:	ldp	x20, x19, [sp, #96]
  4067b0:	ldp	x22, x21, [sp, #80]
  4067b4:	ldp	x29, x30, [sp, #64]
  4067b8:	add	sp, sp, #0x70
  4067bc:	ret
  4067c0:	sub	sp, sp, #0x70
  4067c4:	stp	x22, x21, [sp, #80]
  4067c8:	mov	x21, x2
  4067cc:	mov	w2, #0xa                   	// #10
  4067d0:	mov	x3, x21
  4067d4:	stp	x29, x30, [sp, #16]
  4067d8:	stp	x28, x27, [sp, #32]
  4067dc:	stp	x26, x25, [sp, #48]
  4067e0:	stp	x24, x23, [sp, #64]
  4067e4:	stp	x20, x19, [sp, #96]
  4067e8:	add	x29, sp, #0x10
  4067ec:	mov	x19, x1
  4067f0:	mov	x22, x0
  4067f4:	bl	402680 <__getdelim@plt>
  4067f8:	mov	x20, x0
  4067fc:	tbnz	x0, #63, 406950 <ferror@plt+0x4250>
  406800:	adrp	x28, 41d000 <ferror@plt+0x1a900>
  406804:	ldr	x28, [x28, #4000]
  406808:	mov	w1, #0x23                  	// #35
  40680c:	ldr	w8, [x28]
  406810:	add	w8, w8, #0x1
  406814:	str	w8, [x28]
  406818:	ldr	x23, [x22]
  40681c:	mov	x0, x23
  406820:	bl	4024c0 <strchr@plt>
  406824:	cbz	x0, 406830 <ferror@plt+0x4130>
  406828:	strb	wzr, [x0]
  40682c:	ldr	x23, [x22]
  406830:	adrp	x1, 40c000 <ferror@plt+0x9900>
  406834:	add	x1, x1, #0xf19
  406838:	mov	x0, x23
  40683c:	bl	4025e0 <strstr@plt>
  406840:	cbz	x0, 406950 <ferror@plt+0x4250>
  406844:	adrp	x23, 40c000 <ferror@plt+0x9900>
  406848:	mov	x25, x0
  40684c:	add	x23, x23, #0xf19
  406850:	add	x0, sp, #0x8
  406854:	mov	x1, sp
  406858:	mov	w2, #0xa                   	// #10
  40685c:	mov	x3, x21
  406860:	stp	xzr, xzr, [sp]
  406864:	bl	402680 <__getdelim@plt>
  406868:	mov	x24, x0
  40686c:	tbnz	x0, #63, 406900 <ferror@plt+0x4200>
  406870:	ldr	w8, [x28]
  406874:	mov	w1, #0x23                  	// #35
  406878:	add	w8, w8, #0x1
  40687c:	str	w8, [x28]
  406880:	strb	wzr, [x25]
  406884:	ldr	x25, [sp, #8]
  406888:	mov	x0, x25
  40688c:	bl	4024c0 <strchr@plt>
  406890:	cbz	x0, 40689c <ferror@plt+0x419c>
  406894:	strb	wzr, [x0]
  406898:	ldr	x25, [sp, #8]
  40689c:	ldr	x26, [x22]
  4068a0:	mov	x0, x26
  4068a4:	bl	4020a0 <strlen@plt>
  4068a8:	mov	x27, x0
  4068ac:	mov	x0, x25
  4068b0:	bl	4020a0 <strlen@plt>
  4068b4:	add	x8, x27, x0
  4068b8:	add	x1, x8, #0x1
  4068bc:	mov	x0, x26
  4068c0:	str	x1, [x19]
  4068c4:	bl	402340 <realloc@plt>
  4068c8:	str	x0, [x22]
  4068cc:	cbz	x0, 406928 <ferror@plt+0x4228>
  4068d0:	ldr	x1, [sp, #8]
  4068d4:	add	x8, x20, x24
  4068d8:	sub	x20, x8, #0x2
  4068dc:	bl	402280 <strcat@plt>
  4068e0:	ldr	x0, [sp, #8]
  4068e4:	bl	402460 <free@plt>
  4068e8:	ldr	x0, [x22]
  4068ec:	mov	x1, x23
  4068f0:	bl	4025e0 <strstr@plt>
  4068f4:	mov	x25, x0
  4068f8:	cbnz	x0, 406850 <ferror@plt+0x4150>
  4068fc:	b	406950 <ferror@plt+0x4250>
  406900:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  406904:	ldr	x8, [x8, #3992]
  406908:	adrp	x0, 40c000 <ferror@plt+0x9900>
  40690c:	add	x0, x0, #0xf1c
  406910:	mov	w1, #0x1a                  	// #26
  406914:	ldr	x3, [x8]
  406918:	mov	w2, #0x1                   	// #1
  40691c:	bl	4024e0 <fwrite@plt>
  406920:	mov	x20, x24
  406924:	b	406950 <ferror@plt+0x4250>
  406928:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40692c:	ldr	x8, [x8, #3992]
  406930:	adrp	x0, 40c000 <ferror@plt+0x9900>
  406934:	add	x0, x0, #0xf37
  406938:	mov	w1, #0xe                   	// #14
  40693c:	ldr	x3, [x8]
  406940:	mov	w2, #0x1                   	// #1
  406944:	bl	4024e0 <fwrite@plt>
  406948:	str	xzr, [x19]
  40694c:	mov	x20, #0xffffffffffffffff    	// #-1
  406950:	mov	x0, x20
  406954:	ldp	x20, x19, [sp, #96]
  406958:	ldp	x22, x21, [sp, #80]
  40695c:	ldp	x24, x23, [sp, #64]
  406960:	ldp	x26, x25, [sp, #48]
  406964:	ldp	x28, x27, [sp, #32]
  406968:	ldp	x29, x30, [sp, #16]
  40696c:	add	sp, sp, #0x70
  406970:	ret
  406974:	stp	x29, x30, [sp, #-64]!
  406978:	stp	x24, x23, [sp, #16]
  40697c:	stp	x22, x21, [sp, #32]
  406980:	stp	x20, x19, [sp, #48]
  406984:	ldrb	w8, [x0]
  406988:	mov	x19, x1
  40698c:	mov	x29, sp
  406990:	cbz	w8, 406a38 <ferror@plt+0x4338>
  406994:	adrp	x21, 40c000 <ferror@plt+0x9900>
  406998:	mov	x22, x0
  40699c:	mov	w20, wzr
  4069a0:	sub	w23, w2, #0x1
  4069a4:	add	x21, x21, #0xb82
  4069a8:	b	4069e0 <ferror@plt+0x42e0>
  4069ac:	mov	x0, x22
  4069b0:	mov	x1, x21
  4069b4:	add	w24, w20, #0x1
  4069b8:	str	x22, [x19, w20, sxtw #3]
  4069bc:	bl	402610 <strcspn@plt>
  4069c0:	add	x0, x22, x0
  4069c4:	ldrb	w8, [x0]
  4069c8:	mov	w20, w24
  4069cc:	cbz	w8, 406a3c <ferror@plt+0x433c>
  4069d0:	mov	x22, x0
  4069d4:	ldrb	w8, [x22, #1]!
  4069d8:	strb	wzr, [x0]
  4069dc:	cbz	w8, 406a3c <ferror@plt+0x433c>
  4069e0:	mov	x0, x22
  4069e4:	mov	x1, x21
  4069e8:	bl	4024b0 <strspn@plt>
  4069ec:	add	x22, x22, x0
  4069f0:	ldrb	w1, [x22]
  4069f4:	cbz	w1, 406a3c <ferror@plt+0x433c>
  4069f8:	cmp	w20, w23
  4069fc:	b.ge	406a58 <ferror@plt+0x4358>  // b.tcont
  406a00:	cmp	w1, #0x27
  406a04:	b.eq	406a10 <ferror@plt+0x4310>  // b.none
  406a08:	cmp	w1, #0x22
  406a0c:	b.ne	4069ac <ferror@plt+0x42ac>  // b.any
  406a10:	add	x0, x22, #0x1
  406a14:	str	x0, [x19, w20, sxtw #3]
  406a18:	bl	4024c0 <strchr@plt>
  406a1c:	cbz	x0, 406a70 <ferror@plt+0x4370>
  406a20:	add	w20, w20, #0x1
  406a24:	mov	x22, x0
  406a28:	ldrb	w8, [x22, #1]!
  406a2c:	strb	wzr, [x0]
  406a30:	cbnz	w8, 4069e0 <ferror@plt+0x42e0>
  406a34:	b	406a3c <ferror@plt+0x433c>
  406a38:	mov	w20, wzr
  406a3c:	str	xzr, [x19, w20, sxtw #3]
  406a40:	mov	w0, w20
  406a44:	ldp	x20, x19, [sp, #48]
  406a48:	ldp	x22, x21, [sp, #32]
  406a4c:	ldp	x24, x23, [sp, #16]
  406a50:	ldp	x29, x30, [sp], #64
  406a54:	ret
  406a58:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  406a5c:	ldr	x8, [x8, #3992]
  406a60:	adrp	x0, 40c000 <ferror@plt+0x9900>
  406a64:	add	x0, x0, #0xf46
  406a68:	mov	w1, #0x1e                  	// #30
  406a6c:	b	406a84 <ferror@plt+0x4384>
  406a70:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  406a74:	ldr	x8, [x8, #3992]
  406a78:	adrp	x0, 40c000 <ferror@plt+0x9900>
  406a7c:	add	x0, x0, #0xf65
  406a80:	mov	w1, #0x1b                  	// #27
  406a84:	ldr	x3, [x8]
  406a88:	mov	w2, #0x1                   	// #1
  406a8c:	bl	4024e0 <fwrite@plt>
  406a90:	mov	w0, #0x1                   	// #1
  406a94:	bl	4020b0 <exit@plt>
  406a98:	stp	x29, x30, [sp, #-48]!
  406a9c:	str	x21, [sp, #16]
  406aa0:	stp	x20, x19, [sp, #32]
  406aa4:	ldp	w8, w19, [x1, #16]
  406aa8:	mov	x29, sp
  406aac:	mov	x20, x0
  406ab0:	add	x0, x29, #0x18
  406ab4:	str	x8, [x29, #24]
  406ab8:	bl	4021d0 <localtime@plt>
  406abc:	bl	4025a0 <asctime@plt>
  406ac0:	mov	x21, x0
  406ac4:	bl	4020a0 <strlen@plt>
  406ac8:	adrp	x1, 40c000 <ferror@plt+0x9900>
  406acc:	add	x8, x0, x21
  406ad0:	add	x1, x1, #0xf81
  406ad4:	mov	x0, x20
  406ad8:	mov	x2, x21
  406adc:	mov	x3, x19
  406ae0:	sturb	wzr, [x8, #-1]
  406ae4:	bl	4026c0 <fprintf@plt>
  406ae8:	ldp	x20, x19, [sp, #32]
  406aec:	ldr	x21, [sp, #16]
  406af0:	ldp	x29, x30, [sp], #48
  406af4:	ret
  406af8:	stp	x29, x30, [sp, #-32]!
  406afc:	str	x19, [sp, #16]
  406b00:	mov	x19, x1
  406b04:	adrp	x1, 40c000 <ferror@plt+0x9900>
  406b08:	mov	w2, w0
  406b0c:	add	x1, x1, #0x992
  406b10:	mov	x0, x19
  406b14:	mov	x29, sp
  406b18:	bl	402150 <sprintf@plt>
  406b1c:	mov	x0, x19
  406b20:	ldr	x19, [sp, #16]
  406b24:	ldp	x29, x30, [sp], #32
  406b28:	ret
  406b2c:	stp	x29, x30, [sp, #-48]!
  406b30:	stp	x20, x19, [sp, #32]
  406b34:	mov	x19, x0
  406b38:	mov	x0, x1
  406b3c:	str	x21, [sp, #16]
  406b40:	mov	x29, sp
  406b44:	mov	x20, x1
  406b48:	bl	4020a0 <strlen@plt>
  406b4c:	cmp	x0, #0x17
  406b50:	b.ne	406da0 <ferror@plt+0x46a0>  // b.any
  406b54:	mov	x21, x20
  406b58:	ldrb	w8, [x21, #2]!
  406b5c:	cmp	w8, #0x3a
  406b60:	b.ne	406db4 <ferror@plt+0x46b4>  // b.any
  406b64:	ldrb	w8, [x20, #5]
  406b68:	cmp	w8, #0x3a
  406b6c:	b.ne	406db4 <ferror@plt+0x46b4>  // b.any
  406b70:	ldrb	w8, [x20, #8]
  406b74:	cmp	w8, #0x3a
  406b78:	b.ne	406db4 <ferror@plt+0x46b4>  // b.any
  406b7c:	ldrb	w8, [x20, #11]
  406b80:	cmp	w8, #0x3a
  406b84:	b.ne	406db4 <ferror@plt+0x46b4>  // b.any
  406b88:	ldrb	w8, [x20, #14]
  406b8c:	cmp	w8, #0x3a
  406b90:	b.ne	406db4 <ferror@plt+0x46b4>  // b.any
  406b94:	ldrb	w8, [x20, #17]
  406b98:	cmp	w8, #0x3a
  406b9c:	b.ne	406db4 <ferror@plt+0x46b4>  // b.any
  406ba0:	ldrb	w8, [x20, #20]
  406ba4:	cmp	w8, #0x3a
  406ba8:	b.ne	406db4 <ferror@plt+0x46b4>  // b.any
  406bac:	add	x1, x29, #0x18
  406bb0:	mov	w2, #0x10                  	// #16
  406bb4:	mov	x0, x20
  406bb8:	str	xzr, [x19]
  406bbc:	bl	402090 <strtoul@plt>
  406bc0:	mov	x8, x0
  406bc4:	cmp	x0, #0xff
  406bc8:	mov	w0, #0xffffffff            	// #-1
  406bcc:	b.hi	406da4 <ferror@plt+0x46a4>  // b.pmore
  406bd0:	ldr	x9, [x29, #24]
  406bd4:	cmp	x9, x21
  406bd8:	b.ne	406da4 <ferror@plt+0x46a4>  // b.any
  406bdc:	ldr	x9, [x19]
  406be0:	add	x0, x20, #0x3
  406be4:	add	x1, x29, #0x18
  406be8:	mov	w2, #0x10                  	// #16
  406bec:	orr	x8, x9, x8, lsl #56
  406bf0:	str	x8, [x19]
  406bf4:	bl	402090 <strtoul@plt>
  406bf8:	mov	x8, x0
  406bfc:	cmp	x0, #0xff
  406c00:	mov	w0, #0xffffffff            	// #-1
  406c04:	b.hi	406da4 <ferror@plt+0x46a4>  // b.pmore
  406c08:	ldr	x9, [x29, #24]
  406c0c:	add	x10, x20, #0x5
  406c10:	cmp	x9, x10
  406c14:	b.ne	406da4 <ferror@plt+0x46a4>  // b.any
  406c18:	ldr	x9, [x19]
  406c1c:	add	x0, x20, #0x6
  406c20:	add	x1, x29, #0x18
  406c24:	mov	w2, #0x10                  	// #16
  406c28:	orr	x8, x9, x8, lsl #48
  406c2c:	str	x8, [x19]
  406c30:	bl	402090 <strtoul@plt>
  406c34:	mov	x8, x0
  406c38:	cmp	x0, #0xff
  406c3c:	mov	w0, #0xffffffff            	// #-1
  406c40:	b.hi	406da4 <ferror@plt+0x46a4>  // b.pmore
  406c44:	ldr	x9, [x29, #24]
  406c48:	add	x10, x20, #0x8
  406c4c:	cmp	x9, x10
  406c50:	b.ne	406da4 <ferror@plt+0x46a4>  // b.any
  406c54:	ldr	x9, [x19]
  406c58:	add	x0, x20, #0x9
  406c5c:	add	x1, x29, #0x18
  406c60:	mov	w2, #0x10                  	// #16
  406c64:	orr	x8, x9, x8, lsl #40
  406c68:	str	x8, [x19]
  406c6c:	bl	402090 <strtoul@plt>
  406c70:	mov	x8, x0
  406c74:	cmp	x0, #0xff
  406c78:	mov	w0, #0xffffffff            	// #-1
  406c7c:	b.hi	406da4 <ferror@plt+0x46a4>  // b.pmore
  406c80:	ldr	x9, [x29, #24]
  406c84:	add	x10, x20, #0xb
  406c88:	cmp	x9, x10
  406c8c:	b.ne	406da4 <ferror@plt+0x46a4>  // b.any
  406c90:	ldr	x9, [x19]
  406c94:	add	x0, x20, #0xc
  406c98:	add	x1, x29, #0x18
  406c9c:	mov	w2, #0x10                  	// #16
  406ca0:	orr	x8, x9, x8, lsl #32
  406ca4:	str	x8, [x19]
  406ca8:	bl	402090 <strtoul@plt>
  406cac:	mov	x8, x0
  406cb0:	cmp	x0, #0xff
  406cb4:	mov	w0, #0xffffffff            	// #-1
  406cb8:	b.hi	406da4 <ferror@plt+0x46a4>  // b.pmore
  406cbc:	ldr	x9, [x29, #24]
  406cc0:	add	x10, x20, #0xe
  406cc4:	cmp	x9, x10
  406cc8:	b.ne	406da4 <ferror@plt+0x46a4>  // b.any
  406ccc:	ldr	x9, [x19]
  406cd0:	add	x0, x20, #0xf
  406cd4:	add	x1, x29, #0x18
  406cd8:	mov	w2, #0x10                  	// #16
  406cdc:	orr	x8, x9, x8, lsl #24
  406ce0:	str	x8, [x19]
  406ce4:	bl	402090 <strtoul@plt>
  406ce8:	mov	x8, x0
  406cec:	cmp	x0, #0xff
  406cf0:	mov	w0, #0xffffffff            	// #-1
  406cf4:	b.hi	406da4 <ferror@plt+0x46a4>  // b.pmore
  406cf8:	ldr	x9, [x29, #24]
  406cfc:	add	x10, x20, #0x11
  406d00:	cmp	x9, x10
  406d04:	b.ne	406da4 <ferror@plt+0x46a4>  // b.any
  406d08:	ldr	x9, [x19]
  406d0c:	add	x0, x20, #0x12
  406d10:	add	x1, x29, #0x18
  406d14:	mov	w2, #0x10                  	// #16
  406d18:	orr	x8, x9, x8, lsl #16
  406d1c:	str	x8, [x19]
  406d20:	bl	402090 <strtoul@plt>
  406d24:	mov	x8, x0
  406d28:	cmp	x0, #0xff
  406d2c:	mov	w0, #0xffffffff            	// #-1
  406d30:	b.hi	406da4 <ferror@plt+0x46a4>  // b.pmore
  406d34:	ldr	x9, [x29, #24]
  406d38:	add	x10, x20, #0x14
  406d3c:	cmp	x9, x10
  406d40:	b.ne	406da4 <ferror@plt+0x46a4>  // b.any
  406d44:	ldr	x9, [x19]
  406d48:	add	x0, x20, #0x15
  406d4c:	add	x1, x29, #0x18
  406d50:	mov	w2, #0x10                  	// #16
  406d54:	orr	x8, x9, x8, lsl #8
  406d58:	str	x8, [x19]
  406d5c:	bl	402090 <strtoul@plt>
  406d60:	mov	x8, x0
  406d64:	cmp	x0, #0xff
  406d68:	mov	w0, #0xffffffff            	// #-1
  406d6c:	b.hi	406da4 <ferror@plt+0x46a4>  // b.pmore
  406d70:	ldr	x9, [x29, #24]
  406d74:	add	x10, x20, #0x17
  406d78:	cmp	x9, x10
  406d7c:	b.ne	406da4 <ferror@plt+0x46a4>  // b.any
  406d80:	ldr	x9, [x19]
  406d84:	mov	w0, wzr
  406d88:	orr	x8, x9, x8
  406d8c:	str	x8, [x19]
  406d90:	ldp	x20, x19, [sp, #32]
  406d94:	ldr	x21, [sp, #16]
  406d98:	ldp	x29, x30, [sp], #48
  406d9c:	ret
  406da0:	mov	w0, #0xffffffff            	// #-1
  406da4:	ldp	x20, x19, [sp, #32]
  406da8:	ldr	x21, [sp, #16]
  406dac:	ldp	x29, x30, [sp], #48
  406db0:	ret
  406db4:	mov	w0, #0xffffffff            	// #-1
  406db8:	ldp	x20, x19, [sp, #32]
  406dbc:	ldr	x21, [sp, #16]
  406dc0:	ldp	x29, x30, [sp], #48
  406dc4:	ret
  406dc8:	cmp	w0, #0x5
  406dcc:	mov	w0, w1
  406dd0:	b.ne	406de8 <ferror@plt+0x46e8>  // b.any
  406dd4:	cmp	w0, #0x80
  406dd8:	b.eq	406dec <ferror@plt+0x46ec>  // b.none
  406ddc:	cmp	w0, #0x81
  406de0:	b.ne	406de8 <ferror@plt+0x46e8>  // b.any
  406de4:	mov	w0, #0xa                   	// #10
  406de8:	ret
  406dec:	mov	w0, #0x2                   	// #2
  406df0:	ret
  406df4:	stp	x29, x30, [sp, #-64]!
  406df8:	stp	x28, x23, [sp, #16]
  406dfc:	stp	x22, x21, [sp, #32]
  406e00:	stp	x20, x19, [sp, #48]
  406e04:	mov	x29, sp
  406e08:	sub	sp, sp, #0x9b0
  406e0c:	ldr	x23, [x1, #184]
  406e10:	mov	x19, x0
  406e14:	cbz	x23, 406e44 <ferror@plt+0x4744>
  406e18:	mov	w20, #0xc0                  	// #192
  406e1c:	mov	x21, x19
  406e20:	ldrh	w8, [x23]
  406e24:	sub	x22, x8, #0x4
  406e28:	subs	w8, w20, w22
  406e2c:	b.le	406e64 <ferror@plt+0x4764>
  406e30:	add	x0, x21, x22
  406e34:	sxtw	x2, w8
  406e38:	mov	w1, wzr
  406e3c:	bl	4022b0 <memset@plt>
  406e40:	b	406e68 <ferror@plt+0x4768>
  406e44:	ldr	x23, [x1, #56]
  406e48:	cbz	x23, 406f08 <ferror@plt+0x4808>
  406e4c:	sub	x21, x29, #0x60
  406e50:	mov	w20, #0x60                  	// #96
  406e54:	ldrh	w8, [x23]
  406e58:	sub	x22, x8, #0x4
  406e5c:	subs	w8, w20, w22
  406e60:	b.gt	406e30 <ferror@plt+0x4730>
  406e64:	mov	x22, x20
  406e68:	add	x1, x23, #0x4
  406e6c:	mov	x0, x21
  406e70:	mov	x2, x22
  406e74:	bl	402070 <memcpy@plt>
  406e78:	cmp	x21, x19
  406e7c:	b.eq	406eec <ferror@plt+0x47ec>  // b.none
  406e80:	add	x8, x21, #0x60
  406e84:	add	x9, x21, #0x4
  406e88:	cmp	x8, x9
  406e8c:	csel	x9, x8, x9, hi  // hi = pmore
  406e90:	mvn	x10, x21
  406e94:	add	x9, x9, x10
  406e98:	lsr	x9, x9, #2
  406e9c:	cbz	x9, 406ed4 <ferror@plt+0x47d4>
  406ea0:	add	x11, x9, #0x1
  406ea4:	and	x12, x11, #0x7ffffffffffffffe
  406ea8:	add	x9, x19, x12, lsl #3
  406eac:	add	x10, x21, x12, lsl #2
  406eb0:	mov	x13, x12
  406eb4:	ldr	d0, [x21], #8
  406eb8:	subs	x13, x13, #0x2
  406ebc:	uxtl	v0.2d, v0.2s
  406ec0:	str	q0, [x19], #16
  406ec4:	b.ne	406eb4 <ferror@plt+0x47b4>  // b.any
  406ec8:	cmp	x11, x12
  406ecc:	b.ne	406edc <ferror@plt+0x47dc>  // b.any
  406ed0:	b	406eec <ferror@plt+0x47ec>
  406ed4:	mov	x9, x19
  406ed8:	mov	x10, x21
  406edc:	ldr	w11, [x10], #4
  406ee0:	cmp	x10, x8
  406ee4:	str	x11, [x9], #8
  406ee8:	b.cc	406edc <ferror@plt+0x47dc>  // b.lo, b.ul, b.last
  406eec:	mov	w0, w20
  406ef0:	add	sp, sp, #0x9b0
  406ef4:	ldp	x20, x19, [sp, #48]
  406ef8:	ldp	x22, x21, [sp, #32]
  406efc:	ldp	x28, x23, [sp, #16]
  406f00:	ldp	x29, x30, [sp], #64
  406f04:	ret
  406f08:	ldr	x2, [x1, #96]
  406f0c:	cbz	x2, 406f90 <ferror@plt+0x4890>
  406f10:	ldrh	w8, [x2], #4
  406f14:	add	x0, sp, #0x8
  406f18:	mov	w1, #0x128                 	// #296
  406f1c:	sub	w3, w8, #0x4
  406f20:	bl	40bee0 <ferror@plt+0x97e0>
  406f24:	ldr	x8, [sp, #32]
  406f28:	cbz	x8, 406f88 <ferror@plt+0x4888>
  406f2c:	movi	v0.2d, #0x0
  406f30:	stp	q0, q0, [x19, #160]
  406f34:	stp	q0, q0, [x19, #128]
  406f38:	stp	q0, q0, [x19, #96]
  406f3c:	stp	q0, q0, [x19, #64]
  406f40:	stp	q0, q0, [x19, #32]
  406f44:	stp	q0, q0, [x19]
  406f48:	ldur	x9, [x8, #12]
  406f4c:	str	x9, [x19]
  406f50:	ldur	x9, [x8, #20]
  406f54:	str	x9, [x19, #16]
  406f58:	ldur	x9, [x8, #44]
  406f5c:	str	x9, [x19, #8]
  406f60:	ldur	x9, [x8, #52]
  406f64:	str	x9, [x19, #24]
  406f68:	ldur	x9, [x8, #108]
  406f6c:	str	x9, [x19, #32]
  406f70:	ldur	x9, [x8, #116]
  406f74:	str	x9, [x19, #40]
  406f78:	ldur	x9, [x8, #188]
  406f7c:	str	x9, [x19, #64]
  406f80:	ldur	x8, [x8, #252]
  406f84:	str	x8, [x19, #104]
  406f88:	mov	w20, #0xc0                  	// #192
  406f8c:	b	406eec <ferror@plt+0x47ec>
  406f90:	mov	w20, #0xffffffff            	// #-1
  406f94:	b	406eec <ferror@plt+0x47ec>
  406f98:	stp	x29, x30, [sp, #-48]!
  406f9c:	stp	x20, x19, [sp, #32]
  406fa0:	mov	x19, x0
  406fa4:	mov	x0, x1
  406fa8:	stp	x22, x21, [sp, #16]
  406fac:	mov	x29, sp
  406fb0:	mov	x22, x2
  406fb4:	mov	x21, x1
  406fb8:	bl	4020a0 <strlen@plt>
  406fbc:	mov	x20, x0
  406fc0:	cbz	x22, 406fe4 <ferror@plt+0x48e4>
  406fc4:	sub	x8, x22, #0x1
  406fc8:	cmp	x20, x8
  406fcc:	csel	x22, x20, x8, cc  // cc = lo, ul, last
  406fd0:	mov	x0, x19
  406fd4:	mov	x1, x21
  406fd8:	mov	x2, x22
  406fdc:	bl	402070 <memcpy@plt>
  406fe0:	strb	wzr, [x19, x22]
  406fe4:	mov	x0, x20
  406fe8:	ldp	x20, x19, [sp, #32]
  406fec:	ldp	x22, x21, [sp, #16]
  406ff0:	ldp	x29, x30, [sp], #48
  406ff4:	ret
  406ff8:	stp	x29, x30, [sp, #-64]!
  406ffc:	str	x23, [sp, #16]
  407000:	stp	x22, x21, [sp, #32]
  407004:	stp	x20, x19, [sp, #48]
  407008:	mov	x29, sp
  40700c:	mov	x21, x2
  407010:	mov	x20, x1
  407014:	mov	x22, x0
  407018:	bl	4020a0 <strlen@plt>
  40701c:	mov	x19, x0
  407020:	cmp	x0, x21
  407024:	b.cs	407064 <ferror@plt+0x4964>  // b.hs, b.nlast
  407028:	mov	x0, x20
  40702c:	sub	x23, x21, x19
  407030:	bl	4020a0 <strlen@plt>
  407034:	mov	x21, x0
  407038:	cbz	x23, 407070 <ferror@plt+0x4970>
  40703c:	sub	x8, x23, #0x1
  407040:	cmp	x21, x8
  407044:	add	x22, x22, x19
  407048:	csel	x23, x21, x8, cc  // cc = lo, ul, last
  40704c:	mov	x0, x22
  407050:	mov	x1, x20
  407054:	mov	x2, x23
  407058:	bl	402070 <memcpy@plt>
  40705c:	strb	wzr, [x22, x23]
  407060:	b	407070 <ferror@plt+0x4970>
  407064:	mov	x0, x20
  407068:	bl	4020a0 <strlen@plt>
  40706c:	mov	x21, x0
  407070:	add	x0, x21, x19
  407074:	ldp	x20, x19, [sp, #48]
  407078:	ldp	x22, x21, [sp, #32]
  40707c:	ldr	x23, [sp, #16]
  407080:	ldp	x29, x30, [sp], #64
  407084:	ret
  407088:	stp	x29, x30, [sp, #-32]!
  40708c:	str	x19, [sp, #16]
  407090:	mov	x29, sp
  407094:	bl	402160 <getuid@plt>
  407098:	cbz	w0, 4070ec <ferror@plt+0x49ec>
  40709c:	bl	402110 <geteuid@plt>
  4070a0:	cbz	w0, 4070ec <ferror@plt+0x49ec>
  4070a4:	bl	402430 <cap_get_proc@plt>
  4070a8:	cbz	x0, 4070f8 <ferror@plt+0x49f8>
  4070ac:	add	x3, x29, #0x1c
  4070b0:	mov	w1, #0xc                   	// #12
  4070b4:	mov	w2, #0x2                   	// #2
  4070b8:	mov	x19, x0
  4070bc:	bl	402310 <cap_get_flag@plt>
  4070c0:	cbnz	w0, 4070f8 <ferror@plt+0x49f8>
  4070c4:	ldr	w8, [x29, #28]
  4070c8:	cbnz	w8, 4070e4 <ferror@plt+0x49e4>
  4070cc:	mov	x0, x19
  4070d0:	bl	402560 <cap_clear@plt>
  4070d4:	cbnz	w0, 4070f8 <ferror@plt+0x49f8>
  4070d8:	mov	x0, x19
  4070dc:	bl	402360 <cap_set_proc@plt>
  4070e0:	cbnz	w0, 4070f8 <ferror@plt+0x49f8>
  4070e4:	mov	x0, x19
  4070e8:	bl	4025b0 <cap_free@plt>
  4070ec:	ldr	x19, [sp, #16]
  4070f0:	ldp	x29, x30, [sp], #32
  4070f4:	ret
  4070f8:	mov	w0, #0x1                   	// #1
  4070fc:	bl	4020b0 <exit@plt>
  407100:	sub	sp, sp, #0x40
  407104:	str	x21, [sp, #40]
  407108:	mov	x21, x1
  40710c:	stp	x20, x19, [sp, #48]
  407110:	mov	x19, x0
  407114:	add	x1, sp, #0x8
  407118:	mov	x0, x21
  40711c:	str	d8, [sp, #16]
  407120:	stp	x29, x30, [sp, #24]
  407124:	add	x29, sp, #0x10
  407128:	bl	402100 <strtod@plt>
  40712c:	ldr	x20, [sp, #8]
  407130:	cmp	x20, x21
  407134:	b.eq	4071f8 <ferror@plt+0x4af8>  // b.none
  407138:	ldrb	w8, [x20]
  40713c:	mov	v8.16b, v0.16b
  407140:	cbz	w8, 407210 <ferror@plt+0x4b10>
  407144:	adrp	x1, 40c000 <ferror@plt+0x9900>
  407148:	add	x1, x1, #0xc33
  40714c:	mov	x0, x20
  407150:	bl	402330 <strcasecmp@plt>
  407154:	cbz	w0, 407200 <ferror@plt+0x4b00>
  407158:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40715c:	add	x1, x1, #0xc4a
  407160:	mov	x0, x20
  407164:	bl	402330 <strcasecmp@plt>
  407168:	cbz	w0, 407200 <ferror@plt+0x4b00>
  40716c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  407170:	add	x1, x1, #0xc4f
  407174:	mov	x0, x20
  407178:	bl	402330 <strcasecmp@plt>
  40717c:	cbz	w0, 407200 <ferror@plt+0x4b00>
  407180:	adrp	x1, 40c000 <ferror@plt+0x9900>
  407184:	add	x1, x1, #0xfd1
  407188:	mov	x0, x20
  40718c:	bl	402330 <strcasecmp@plt>
  407190:	cbz	w0, 407234 <ferror@plt+0x4b34>
  407194:	adrp	x1, 40c000 <ferror@plt+0x9900>
  407198:	add	x1, x1, #0xc49
  40719c:	mov	x0, x20
  4071a0:	bl	402330 <strcasecmp@plt>
  4071a4:	cbz	w0, 407234 <ferror@plt+0x4b34>
  4071a8:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4071ac:	add	x1, x1, #0xc4e
  4071b0:	mov	x0, x20
  4071b4:	bl	402330 <strcasecmp@plt>
  4071b8:	cbz	w0, 407234 <ferror@plt+0x4b34>
  4071bc:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4071c0:	add	x1, x1, #0xfea
  4071c4:	mov	x0, x20
  4071c8:	bl	402330 <strcasecmp@plt>
  4071cc:	cbz	w0, 407210 <ferror@plt+0x4b10>
  4071d0:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4071d4:	add	x1, x1, #0xf97
  4071d8:	mov	x0, x20
  4071dc:	bl	402330 <strcasecmp@plt>
  4071e0:	cbz	w0, 407210 <ferror@plt+0x4b10>
  4071e4:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4071e8:	add	x1, x1, #0xf9c
  4071ec:	mov	x0, x20
  4071f0:	bl	402330 <strcasecmp@plt>
  4071f4:	cbz	w0, 407210 <ferror@plt+0x4b10>
  4071f8:	mov	w0, #0xffffffff            	// #-1
  4071fc:	b	40721c <ferror@plt+0x4b1c>
  407200:	mov	x8, #0x848000000000        	// #145685290680320
  407204:	movk	x8, #0x412e, lsl #48
  407208:	fmov	d0, x8
  40720c:	fmul	d8, d8, d0
  407210:	fcvtzu	w8, d8
  407214:	mov	w0, wzr
  407218:	str	w8, [x19]
  40721c:	ldp	x20, x19, [sp, #48]
  407220:	ldr	x21, [sp, #40]
  407224:	ldp	x29, x30, [sp, #24]
  407228:	ldr	d8, [sp, #16]
  40722c:	add	sp, sp, #0x40
  407230:	ret
  407234:	mov	x8, #0x400000000000        	// #70368744177664
  407238:	movk	x8, #0x408f, lsl #48
  40723c:	b	407208 <ferror@plt+0x4b08>
  407240:	stp	x29, x30, [sp, #-32]!
  407244:	mov	w8, #0x4240                	// #16960
  407248:	movk	w8, #0xf, lsl #16
  40724c:	str	x19, [sp, #16]
  407250:	mov	x19, x1
  407254:	cmp	w0, w8
  407258:	ucvtf	d0, w0
  40725c:	mov	x29, sp
  407260:	b.cc	407280 <ferror@plt+0x4b80>  // b.lo, b.ul, b.last
  407264:	mov	x8, #0x848000000000        	// #145685290680320
  407268:	movk	x8, #0x412e, lsl #48
  40726c:	fmov	d1, x8
  407270:	adrp	x2, 40c000 <ferror@plt+0x9900>
  407274:	fdiv	d0, d0, d1
  407278:	add	x2, x2, #0xfc7
  40727c:	b	4072a4 <ferror@plt+0x4ba4>
  407280:	mov	w3, w0
  407284:	cmp	w0, #0x3e8
  407288:	b.cc	4072c0 <ferror@plt+0x4bc0>  // b.lo, b.ul, b.last
  40728c:	mov	x8, #0x400000000000        	// #70368744177664
  407290:	movk	x8, #0x408f, lsl #48
  407294:	fmov	d1, x8
  407298:	adrp	x2, 40c000 <ferror@plt+0x9900>
  40729c:	fdiv	d0, d0, d1
  4072a0:	add	x2, x2, #0xfcd
  4072a4:	mov	w1, #0x3f                  	// #63
  4072a8:	mov	x0, x19
  4072ac:	bl	4021b0 <snprintf@plt>
  4072b0:	mov	x0, x19
  4072b4:	ldr	x19, [sp, #16]
  4072b8:	ldp	x29, x30, [sp], #32
  4072bc:	ret
  4072c0:	adrp	x2, 40c000 <ferror@plt+0x9900>
  4072c4:	add	x2, x2, #0xfd4
  4072c8:	mov	w1, #0x3f                  	// #63
  4072cc:	mov	x0, x19
  4072d0:	bl	4021b0 <snprintf@plt>
  4072d4:	mov	x0, x19
  4072d8:	ldr	x19, [sp, #16]
  4072dc:	ldp	x29, x30, [sp], #32
  4072e0:	ret
  4072e4:	sub	sp, sp, #0x40
  4072e8:	str	x21, [sp, #40]
  4072ec:	mov	x21, x1
  4072f0:	stp	x20, x19, [sp, #48]
  4072f4:	mov	x19, x0
  4072f8:	add	x1, sp, #0x8
  4072fc:	mov	x0, x21
  407300:	str	d8, [sp, #16]
  407304:	stp	x29, x30, [sp, #24]
  407308:	add	x29, sp, #0x10
  40730c:	bl	402100 <strtod@plt>
  407310:	ldr	x20, [sp, #8]
  407314:	cmp	x20, x21
  407318:	b.eq	407418 <ferror@plt+0x4d18>  // b.none
  40731c:	ldrb	w8, [x20]
  407320:	mov	v8.16b, v0.16b
  407324:	cbz	w8, 407430 <ferror@plt+0x4d30>
  407328:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40732c:	add	x1, x1, #0xc33
  407330:	mov	x0, x20
  407334:	bl	402330 <strcasecmp@plt>
  407338:	cbz	w0, 407420 <ferror@plt+0x4d20>
  40733c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  407340:	add	x1, x1, #0xc4a
  407344:	mov	x0, x20
  407348:	bl	402330 <strcasecmp@plt>
  40734c:	cbz	w0, 407420 <ferror@plt+0x4d20>
  407350:	adrp	x1, 40c000 <ferror@plt+0x9900>
  407354:	add	x1, x1, #0xc4f
  407358:	mov	x0, x20
  40735c:	bl	402330 <strcasecmp@plt>
  407360:	cbz	w0, 407420 <ferror@plt+0x4d20>
  407364:	adrp	x1, 40c000 <ferror@plt+0x9900>
  407368:	add	x1, x1, #0xfd1
  40736c:	mov	x0, x20
  407370:	bl	402330 <strcasecmp@plt>
  407374:	cbz	w0, 407454 <ferror@plt+0x4d54>
  407378:	adrp	x1, 40c000 <ferror@plt+0x9900>
  40737c:	add	x1, x1, #0xc49
  407380:	mov	x0, x20
  407384:	bl	402330 <strcasecmp@plt>
  407388:	cbz	w0, 407454 <ferror@plt+0x4d54>
  40738c:	adrp	x1, 40c000 <ferror@plt+0x9900>
  407390:	add	x1, x1, #0xc4e
  407394:	mov	x0, x20
  407398:	bl	402330 <strcasecmp@plt>
  40739c:	cbz	w0, 407454 <ferror@plt+0x4d54>
  4073a0:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4073a4:	add	x1, x1, #0xfea
  4073a8:	mov	x0, x20
  4073ac:	bl	402330 <strcasecmp@plt>
  4073b0:	cbz	w0, 407460 <ferror@plt+0x4d60>
  4073b4:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4073b8:	add	x1, x1, #0xf97
  4073bc:	mov	x0, x20
  4073c0:	bl	402330 <strcasecmp@plt>
  4073c4:	cbz	w0, 407460 <ferror@plt+0x4d60>
  4073c8:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4073cc:	add	x1, x1, #0xf9c
  4073d0:	mov	x0, x20
  4073d4:	bl	402330 <strcasecmp@plt>
  4073d8:	cbz	w0, 407460 <ferror@plt+0x4d60>
  4073dc:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4073e0:	add	x1, x1, #0xff1
  4073e4:	mov	x0, x20
  4073e8:	bl	402330 <strcasecmp@plt>
  4073ec:	cbz	w0, 407430 <ferror@plt+0x4d30>
  4073f0:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4073f4:	add	x1, x1, #0xfa2
  4073f8:	mov	x0, x20
  4073fc:	bl	402330 <strcasecmp@plt>
  407400:	cbz	w0, 407430 <ferror@plt+0x4d30>
  407404:	adrp	x1, 40c000 <ferror@plt+0x9900>
  407408:	add	x1, x1, #0xfa7
  40740c:	mov	x0, x20
  407410:	bl	402330 <strcasecmp@plt>
  407414:	cbz	w0, 407430 <ferror@plt+0x4d30>
  407418:	mov	w0, #0xffffffff            	// #-1
  40741c:	b	40743c <ferror@plt+0x4d3c>
  407420:	mov	x8, #0xcd6500000000        	// #225833675390976
  407424:	movk	x8, #0x41cd, lsl #48
  407428:	fmov	d0, x8
  40742c:	fmul	d8, d8, d0
  407430:	fcvtzs	x8, d8
  407434:	mov	w0, wzr
  407438:	str	x8, [x19]
  40743c:	ldp	x20, x19, [sp, #48]
  407440:	ldr	x21, [sp, #40]
  407444:	ldp	x29, x30, [sp, #24]
  407448:	ldr	d8, [sp, #16]
  40744c:	add	sp, sp, #0x40
  407450:	ret
  407454:	mov	x8, #0x848000000000        	// #145685290680320
  407458:	movk	x8, #0x412e, lsl #48
  40745c:	b	407428 <ferror@plt+0x4d28>
  407460:	mov	x8, #0x400000000000        	// #70368744177664
  407464:	movk	x8, #0x408f, lsl #48
  407468:	b	407428 <ferror@plt+0x4d28>
  40746c:	stp	x29, x30, [sp, #-32]!
  407470:	mov	w8, #0xca00                	// #51712
  407474:	movk	w8, #0x3b9a, lsl #16
  407478:	str	x19, [sp, #16]
  40747c:	mov	x19, x1
  407480:	cmp	x0, x8
  407484:	scvtf	d0, x0
  407488:	mov	x29, sp
  40748c:	b.lt	4074ac <ferror@plt+0x4dac>  // b.tstop
  407490:	mov	x8, #0xcd6500000000        	// #225833675390976
  407494:	movk	x8, #0x41cd, lsl #48
  407498:	fmov	d1, x8
  40749c:	adrp	x2, 40c000 <ferror@plt+0x9900>
  4074a0:	fdiv	d0, d0, d1
  4074a4:	add	x2, x2, #0xfd9
  4074a8:	b	4074fc <ferror@plt+0x4dfc>
  4074ac:	mov	w8, #0x4240                	// #16960
  4074b0:	movk	w8, #0xf, lsl #16
  4074b4:	mov	x3, x0
  4074b8:	cmp	x0, x8
  4074bc:	b.lt	4074dc <ferror@plt+0x4ddc>  // b.tstop
  4074c0:	mov	x8, #0x848000000000        	// #145685290680320
  4074c4:	movk	x8, #0x412e, lsl #48
  4074c8:	fmov	d1, x8
  4074cc:	adrp	x2, 40c000 <ferror@plt+0x9900>
  4074d0:	fdiv	d0, d0, d1
  4074d4:	add	x2, x2, #0xfdf
  4074d8:	b	4074fc <ferror@plt+0x4dfc>
  4074dc:	cmp	x3, #0x3e8
  4074e0:	b.lt	407518 <ferror@plt+0x4e18>  // b.tstop
  4074e4:	mov	x8, #0x400000000000        	// #70368744177664
  4074e8:	movk	x8, #0x408f, lsl #48
  4074ec:	fmov	d1, x8
  4074f0:	adrp	x2, 40c000 <ferror@plt+0x9900>
  4074f4:	fdiv	d0, d0, d1
  4074f8:	add	x2, x2, #0xfe6
  4074fc:	mov	w1, #0x3f                  	// #63
  407500:	mov	x0, x19
  407504:	bl	4021b0 <snprintf@plt>
  407508:	mov	x0, x19
  40750c:	ldr	x19, [sp, #16]
  407510:	ldp	x29, x30, [sp], #32
  407514:	ret
  407518:	adrp	x2, 40c000 <ferror@plt+0x9900>
  40751c:	add	x2, x2, #0xfed
  407520:	mov	w1, #0x3f                  	// #63
  407524:	mov	x0, x19
  407528:	bl	4021b0 <snprintf@plt>
  40752c:	mov	x0, x19
  407530:	ldr	x19, [sp, #16]
  407534:	ldp	x29, x30, [sp], #32
  407538:	ret
  40753c:	ldrb	w8, [x0]
  407540:	cbz	w8, 407560 <ferror@plt+0x4e60>
  407544:	add	x9, x0, #0x1
  407548:	mov	w0, #0x1505                	// #5381
  40754c:	add	w10, w0, w0, lsl #5
  407550:	add	w0, w10, w8, uxtb
  407554:	ldrb	w8, [x9], #1
  407558:	cbnz	w8, 40754c <ferror@plt+0x4e4c>
  40755c:	ret
  407560:	mov	w0, #0x1505                	// #5381
  407564:	ret
  407568:	stp	x29, x30, [sp, #-96]!
  40756c:	stp	x28, x27, [sp, #16]
  407570:	stp	x26, x25, [sp, #32]
  407574:	stp	x24, x23, [sp, #48]
  407578:	stp	x22, x21, [sp, #64]
  40757c:	stp	x20, x19, [sp, #80]
  407580:	mov	x29, sp
  407584:	sub	sp, sp, #0x1b0
  407588:	ldrh	w8, [x0, #4]
  40758c:	and	w9, w8, #0xfffe
  407590:	cmp	w9, #0x10
  407594:	b.ne	407620 <ferror@plt+0x4f20>  // b.any
  407598:	ldr	w9, [x0]
  40759c:	mov	x21, x0
  4075a0:	subs	w3, w9, #0x20
  4075a4:	b.cs	4075b0 <ferror@plt+0x4eb0>  // b.hs, b.nlast
  4075a8:	mov	w0, #0xffffffff            	// #-1
  4075ac:	b	407624 <ferror@plt+0x4f24>
  4075b0:	ldr	w9, [x21, #20]
  4075b4:	adrp	x11, 41e000 <ferror@plt+0x1b900>
  4075b8:	add	x11, x11, #0xdd0
  4075bc:	and	x10, x9, #0x3ff
  4075c0:	ldr	x19, [x11, x10, lsl #3]
  4075c4:	cbz	x19, 4075dc <ferror@plt+0x4edc>
  4075c8:	ldr	w10, [x19, #36]
  4075cc:	cmp	w10, w9
  4075d0:	b.eq	4075dc <ferror@plt+0x4edc>  // b.none
  4075d4:	ldr	x19, [x19]
  4075d8:	cbnz	x19, 4075c8 <ferror@plt+0x4ec8>
  4075dc:	cmp	w8, #0x11
  4075e0:	b.ne	40767c <ferror@plt+0x4f7c>  // b.any
  4075e4:	cbz	x19, 407620 <ferror@plt+0x4f20>
  4075e8:	ldr	x8, [x19, #48]
  4075ec:	sub	x0, x8, #0x30
  4075f0:	cmp	x19, x0
  4075f4:	b.ne	407664 <ferror@plt+0x4f64>  // b.any
  4075f8:	ldp	x8, x9, [x19, #16]
  4075fc:	str	x8, [x9]
  407600:	cbz	x8, 407608 <ferror@plt+0x4f08>
  407604:	str	x9, [x8, #8]
  407608:	ldp	x8, x9, [x19]
  40760c:	str	x8, [x9]
  407610:	cbz	x8, 407618 <ferror@plt+0x4f18>
  407614:	str	x9, [x8, #8]
  407618:	mov	x0, x19
  40761c:	bl	402460 <free@plt>
  407620:	mov	w0, wzr
  407624:	add	sp, sp, #0x1b0
  407628:	ldp	x20, x19, [sp, #80]
  40762c:	ldp	x22, x21, [sp, #64]
  407630:	ldp	x24, x23, [sp, #48]
  407634:	ldp	x26, x25, [sp, #32]
  407638:	ldp	x28, x27, [sp, #16]
  40763c:	ldp	x29, x30, [sp], #96
  407640:	ret
  407644:	ldp	x9, x8, [x8]
  407648:	str	x8, [x9, #8]
  40764c:	str	x9, [x8]
  407650:	bl	402460 <free@plt>
  407654:	sub	x0, x20, #0x30
  407658:	cmp	x19, x0
  40765c:	mov	x8, x20
  407660:	b.eq	4075f8 <ferror@plt+0x4ef8>  // b.none
  407664:	ldp	x9, x10, [x8, #-32]
  407668:	ldr	x20, [x8]
  40766c:	str	x9, [x10]
  407670:	cbz	x9, 407644 <ferror@plt+0x4f44>
  407674:	str	x10, [x9, #8]
  407678:	b	407644 <ferror@plt+0x4f44>
  40767c:	add	x2, x21, #0x20
  407680:	mov	x0, sp
  407684:	mov	w1, #0x35                  	// #53
  407688:	mov	w4, #0x8000                	// #32768
  40768c:	add	x20, x21, #0x10
  407690:	bl	40bf98 <ferror@plt+0x9898>
  407694:	ldr	x22, [sp, #24]
  407698:	cbz	x19, 4076fc <ferror@plt+0x4ffc>
  40769c:	cbz	x22, 407854 <ferror@plt+0x5154>
  4076a0:	ldr	w8, [x21, #24]
  4076a4:	add	x21, x22, #0x4
  4076a8:	add	x0, x19, #0x40
  4076ac:	mov	x1, x21
  4076b0:	str	w8, [x19, #32]
  4076b4:	bl	402400 <strcmp@plt>
  4076b8:	cbz	w0, 407854 <ferror@plt+0x5154>
  4076bc:	mov	x8, x19
  4076c0:	ldr	x9, [x8, #16]!
  4076c4:	ldr	x10, [x8, #8]
  4076c8:	str	x9, [x10]
  4076cc:	cbz	x9, 4076d4 <ferror@plt+0x4fd4>
  4076d0:	str	x10, [x9, #8]
  4076d4:	ldrb	w9, [x21]
  4076d8:	cbz	w9, 40782c <ferror@plt+0x512c>
  4076dc:	add	x10, x22, #0x5
  4076e0:	mov	w11, #0x1505                	// #5381
  4076e4:	add	w11, w11, w11, lsl #5
  4076e8:	add	w11, w11, w9, uxtb
  4076ec:	ldrb	w9, [x10], #1
  4076f0:	cbnz	w9, 4076e4 <ferror@plt+0x4fe4>
  4076f4:	and	w9, w11, #0x3ff
  4076f8:	b	407830 <ferror@plt+0x5130>
  4076fc:	cbz	x22, 407620 <ferror@plt+0x4f20>
  407700:	add	x1, x22, #0x4
  407704:	mov	x0, x20
  407708:	mov	x2, xzr
  40770c:	bl	407e60 <ferror@plt+0x5760>
  407710:	cbz	x0, 407624 <ferror@plt+0x4f24>
  407714:	ldr	x8, [sp, #416]
  407718:	cbz	x8, 407620 <ferror@plt+0x4f20>
  40771c:	ldrh	w9, [x8]
  407720:	cmp	w9, #0x8
  407724:	b.cc	407620 <ferror@plt+0x4f20>  // b.lo, b.ul, b.last
  407728:	adrp	x26, 420000 <stdout@@GLIBC_2.17+0x1c78>
  40772c:	mov	x19, x0
  407730:	add	x23, x8, #0x4
  407734:	sub	w24, w9, #0x4
  407738:	add	x25, x0, #0x30
  40773c:	add	x26, x26, #0xdd0
  407740:	b	40776c <ferror@plt+0x506c>
  407744:	str	x9, [x8]
  407748:	str	x8, [x20, #24]
  40774c:	ldrh	w8, [x23]
  407750:	add	w8, w8, #0x3
  407754:	and	w8, w8, #0x1fffc
  407758:	sub	w24, w24, w8
  40775c:	mov	w0, wzr
  407760:	cmp	w24, #0x3
  407764:	add	x23, x23, x8
  407768:	b.le	407624 <ferror@plt+0x4f24>
  40776c:	ldrh	w8, [x23]
  407770:	mov	w0, wzr
  407774:	cmp	w8, #0x4
  407778:	b.cc	407624 <ferror@plt+0x4f24>  // b.lo, b.ul, b.last
  40777c:	cmp	w24, w8
  407780:	b.lt	407624 <ferror@plt+0x4f24>  // b.tstop
  407784:	ldrh	w9, [x23, #2]
  407788:	cmp	w9, #0x35
  40778c:	b.ne	407750 <ferror@plt+0x5050>  // b.any
  407790:	add	x22, x23, #0x4
  407794:	mov	x0, x22
  407798:	bl	4020a0 <strlen@plt>
  40779c:	add	x0, x0, #0x41
  4077a0:	bl	402230 <malloc@plt>
  4077a4:	cbz	x0, 40774c <ferror@plt+0x504c>
  4077a8:	ldr	w8, [x21, #20]
  4077ac:	mov	x20, x0
  4077b0:	mov	x1, x22
  4077b4:	str	w8, [x0, #36]
  4077b8:	add	x0, x0, #0x40
  4077bc:	bl	402520 <strcpy@plt>
  4077c0:	ldrh	w8, [x21, #18]
  4077c4:	add	x9, x20, #0x30
  4077c8:	strh	w8, [x20, #40]
  4077cc:	ldr	w8, [x21, #24]
  4077d0:	str	w8, [x20, #32]
  4077d4:	ldr	x8, [x19, #56]
  4077d8:	str	x9, [x19, #56]
  4077dc:	stp	x25, x8, [x20, #48]
  4077e0:	str	x9, [x8]
  4077e4:	ldrb	w8, [x22]
  4077e8:	cbz	w8, 40780c <ferror@plt+0x510c>
  4077ec:	add	x9, x23, #0x5
  4077f0:	mov	w10, #0x1505                	// #5381
  4077f4:	add	w10, w10, w10, lsl #5
  4077f8:	add	w10, w10, w8, uxtb
  4077fc:	ldrb	w8, [x9], #1
  407800:	cbnz	w8, 4077f4 <ferror@plt+0x50f4>
  407804:	and	w8, w10, #0x3ff
  407808:	b	407810 <ferror@plt+0x5110>
  40780c:	mov	w8, #0x105                 	// #261
  407810:	add	x8, x26, x8, lsl #3
  407814:	ldr	x10, [x8]
  407818:	mov	x9, x20
  40781c:	str	x10, [x9, #16]!
  407820:	cbz	x10, 407744 <ferror@plt+0x5044>
  407824:	str	x9, [x10, #8]
  407828:	b	407744 <ferror@plt+0x5044>
  40782c:	mov	w9, #0x105                 	// #261
  407830:	adrp	x10, 420000 <stdout@@GLIBC_2.17+0x1c78>
  407834:	add	x10, x10, #0xdd0
  407838:	add	x9, x10, x9, lsl #3
  40783c:	ldr	x10, [x9]
  407840:	str	x10, [x8]
  407844:	cbz	x10, 40784c <ferror@plt+0x514c>
  407848:	str	x8, [x10, #8]
  40784c:	str	x8, [x9]
  407850:	str	x9, [x19, #24]
  407854:	ldr	x23, [sp, #416]
  407858:	cbz	x23, 407998 <ferror@plt+0x5298>
  40785c:	ldrh	w8, [x23]
  407860:	ldr	x22, [x19, #48]
  407864:	cmp	w8, #0x8
  407868:	sub	x21, x22, #0x30
  40786c:	b.cc	4078d8 <ferror@plt+0x51d8>  // b.lo, b.ul, b.last
  407870:	add	x24, x23, #0x4
  407874:	sub	w25, w8, #0x4
  407878:	mov	x26, x21
  40787c:	b	407898 <ferror@plt+0x5198>
  407880:	add	w8, w27, #0x3
  407884:	and	x8, x8, #0x1fffc
  407888:	sub	w25, w25, w8
  40788c:	cmp	w25, #0x3
  407890:	add	x24, x24, x8
  407894:	b.le	4078d8 <ferror@plt+0x51d8>
  407898:	ldrh	w27, [x24]
  40789c:	cmp	w27, #0x4
  4078a0:	b.cc	4078d8 <ferror@plt+0x51d8>  // b.lo, b.ul, b.last
  4078a4:	cmp	w25, w27
  4078a8:	b.lt	4078d8 <ferror@plt+0x51d8>  // b.tstop
  4078ac:	ldrh	w8, [x24, #2]
  4078b0:	cmp	w8, #0x35
  4078b4:	b.ne	407880 <ferror@plt+0x5180>  // b.any
  4078b8:	cbz	x26, 4078d8 <ferror@plt+0x51d8>
  4078bc:	add	x0, x24, #0x4
  4078c0:	add	x1, x26, #0x40
  4078c4:	bl	402400 <strcmp@plt>
  4078c8:	cbnz	w0, 4078d8 <ferror@plt+0x51d8>
  4078cc:	ldr	x8, [x26, #48]
  4078d0:	sub	x26, x8, #0x30
  4078d4:	b	407880 <ferror@plt+0x5180>
  4078d8:	cmp	x19, x21
  4078dc:	b.ne	407908 <ferror@plt+0x5208>  // b.any
  4078e0:	b	407924 <ferror@plt+0x5224>
  4078e4:	ldp	x8, x9, [x22]
  4078e8:	mov	x0, x21
  4078ec:	str	x9, [x8, #8]
  4078f0:	str	x8, [x9]
  4078f4:	bl	402460 <free@plt>
  4078f8:	sub	x21, x23, #0x30
  4078fc:	cmp	x19, x21
  407900:	mov	x22, x23
  407904:	b.eq	407920 <ferror@plt+0x5220>  // b.none
  407908:	ldp	x8, x9, [x22, #-32]
  40790c:	ldr	x23, [x22]
  407910:	str	x8, [x9]
  407914:	cbz	x8, 4078e4 <ferror@plt+0x51e4>
  407918:	str	x9, [x8, #8]
  40791c:	b	4078e4 <ferror@plt+0x51e4>
  407920:	ldr	x23, [sp, #416]
  407924:	cbz	x23, 407620 <ferror@plt+0x4f20>
  407928:	ldrh	w8, [x23]
  40792c:	cmp	w8, #0x8
  407930:	b.cc	407620 <ferror@plt+0x4f20>  // b.lo, b.ul, b.last
  407934:	add	x21, x23, #0x4
  407938:	sub	w22, w8, #0x4
  40793c:	b	40795c <ferror@plt+0x525c>
  407940:	add	w8, w8, #0x3
  407944:	and	w8, w8, #0x1fffc
  407948:	sub	w22, w22, w8
  40794c:	mov	w0, wzr
  407950:	cmp	w22, #0x3
  407954:	add	x21, x21, x8
  407958:	b.le	407624 <ferror@plt+0x4f24>
  40795c:	ldrh	w8, [x21]
  407960:	mov	w0, wzr
  407964:	cmp	w8, #0x4
  407968:	b.cc	407624 <ferror@plt+0x4f24>  // b.lo, b.ul, b.last
  40796c:	cmp	w22, w8
  407970:	b.lt	407624 <ferror@plt+0x4f24>  // b.tstop
  407974:	ldrh	w9, [x21, #2]
  407978:	cmp	w9, #0x35
  40797c:	b.ne	407940 <ferror@plt+0x5240>  // b.any
  407980:	add	x1, x21, #0x4
  407984:	mov	x0, x20
  407988:	mov	x2, x19
  40798c:	bl	407e60 <ferror@plt+0x5760>
  407990:	ldrh	w8, [x21]
  407994:	b	407940 <ferror@plt+0x5240>
  407998:	ldr	x9, [x19, #48]
  40799c:	sub	x8, x9, #0x30
  4079a0:	cmp	x19, x8
  4079a4:	b.ne	4079d4 <ferror@plt+0x52d4>  // b.any
  4079a8:	b	407620 <ferror@plt+0x4f20>
  4079ac:	ldp	x10, x9, [x9]
  4079b0:	mov	x0, x8
  4079b4:	str	x9, [x10, #8]
  4079b8:	str	x10, [x9]
  4079bc:	bl	402460 <free@plt>
  4079c0:	sub	x8, x20, #0x30
  4079c4:	mov	w0, wzr
  4079c8:	cmp	x19, x8
  4079cc:	mov	x9, x20
  4079d0:	b.eq	407624 <ferror@plt+0x4f24>  // b.none
  4079d4:	ldp	x10, x11, [x9, #-32]
  4079d8:	ldr	x20, [x9]
  4079dc:	str	x10, [x11]
  4079e0:	cbz	x10, 4079ac <ferror@plt+0x52ac>
  4079e4:	str	x11, [x10, #8]
  4079e8:	b	4079ac <ferror@plt+0x52ac>
  4079ec:	stp	x29, x30, [sp, #-32]!
  4079f0:	str	x19, [sp, #16]
  4079f4:	adrp	x19, 41e000 <ferror@plt+0x1b900>
  4079f8:	add	x19, x19, #0xda8
  4079fc:	adrp	x2, 40c000 <ferror@plt+0x9900>
  407a00:	mov	w3, w0
  407a04:	add	x2, x2, #0xff4
  407a08:	mov	w1, #0x10                  	// #16
  407a0c:	mov	x0, x19
  407a10:	mov	x29, sp
  407a14:	bl	4021b0 <snprintf@plt>
  407a18:	mov	x0, x19
  407a1c:	ldr	x19, [sp, #16]
  407a20:	ldp	x29, x30, [sp], #32
  407a24:	ret
  407a28:	stp	x29, x30, [sp, #-48]!
  407a2c:	str	x21, [sp, #16]
  407a30:	stp	x20, x19, [sp, #32]
  407a34:	mov	x29, sp
  407a38:	cbz	w0, 407ad4 <ferror@plt+0x53d4>
  407a3c:	adrp	x21, 41e000 <ferror@plt+0x1b900>
  407a40:	and	w20, w0, #0x3ff
  407a44:	add	x21, x21, #0xdd0
  407a48:	ldr	x8, [x21, w20, uxtw #3]
  407a4c:	mov	w19, w0
  407a50:	cbz	x8, 407a68 <ferror@plt+0x5368>
  407a54:	ldr	w9, [x8, #36]
  407a58:	cmp	w9, w19
  407a5c:	b.eq	407ae0 <ferror@plt+0x53e0>  // b.none
  407a60:	ldr	x8, [x8]
  407a64:	cbnz	x8, 407a54 <ferror@plt+0x5354>
  407a68:	mov	x0, xzr
  407a6c:	mov	w1, w19
  407a70:	bl	407af8 <ferror@plt+0x53f8>
  407a74:	cmp	w0, w19
  407a78:	b.ne	407a98 <ferror@plt+0x5398>  // b.any
  407a7c:	ldr	x8, [x21, x20, lsl #3]
  407a80:	cbz	x8, 407a98 <ferror@plt+0x5398>
  407a84:	ldr	w9, [x8, #36]
  407a88:	cmp	w9, w19
  407a8c:	b.eq	407ae0 <ferror@plt+0x53e0>  // b.none
  407a90:	ldr	x8, [x8]
  407a94:	cbnz	x8, 407a84 <ferror@plt+0x5384>
  407a98:	adrp	x20, 41e000 <ferror@plt+0x1b900>
  407a9c:	add	x20, x20, #0xdb8
  407aa0:	mov	w0, w19
  407aa4:	mov	x1, x20
  407aa8:	bl	4022a0 <if_indextoname@plt>
  407aac:	cbnz	x0, 407ae4 <ferror@plt+0x53e4>
  407ab0:	adrp	x20, 41e000 <ferror@plt+0x1b900>
  407ab4:	add	x20, x20, #0xdb8
  407ab8:	adrp	x2, 40c000 <ferror@plt+0x9900>
  407abc:	add	x2, x2, #0xff4
  407ac0:	mov	w1, #0x10                  	// #16
  407ac4:	mov	x0, x20
  407ac8:	mov	w3, w19
  407acc:	bl	4021b0 <snprintf@plt>
  407ad0:	b	407ae4 <ferror@plt+0x53e4>
  407ad4:	adrp	x20, 40c000 <ferror@plt+0x9900>
  407ad8:	add	x20, x20, #0xff9
  407adc:	b	407ae4 <ferror@plt+0x53e4>
  407ae0:	add	x20, x8, #0x40
  407ae4:	mov	x0, x20
  407ae8:	ldp	x20, x19, [sp, #32]
  407aec:	ldr	x21, [sp, #16]
  407af0:	ldp	x29, x30, [sp], #48
  407af4:	ret
  407af8:	stp	x29, x30, [sp, #-48]!
  407afc:	str	x28, [sp, #16]
  407b00:	stp	x20, x19, [sp, #32]
  407b04:	mov	x29, sp
  407b08:	sub	sp, sp, #0x460
  407b0c:	add	x8, sp, #0x40
  407b10:	mov	w20, w1
  407b14:	mov	x19, x0
  407b18:	add	x0, x8, #0x8
  407b1c:	mov	w2, #0x418                 	// #1048
  407b20:	mov	w1, wzr
  407b24:	bl	4022b0 <memset@plt>
  407b28:	mov	x8, #0x20                  	// #32
  407b2c:	movk	x8, #0x12, lsl #32
  407b30:	movk	x8, #0x1, lsl #48
  407b34:	movi	v0.2d, #0x0
  407b38:	mov	x0, sp
  407b3c:	mov	w1, wzr
  407b40:	str	w20, [sp, #84]
  407b44:	str	xzr, [sp, #48]
  407b48:	str	x8, [sp, #64]
  407b4c:	stp	q0, q0, [sp, #16]
  407b50:	str	q0, [sp]
  407b54:	bl	409c50 <ferror@plt+0x7550>
  407b58:	tbnz	w0, #31, 407be4 <ferror@plt+0x54e4>
  407b5c:	add	x0, sp, #0x40
  407b60:	mov	w1, #0x420                 	// #1056
  407b64:	mov	w2, #0x1d                  	// #29
  407b68:	mov	w3, #0x9                   	// #9
  407b6c:	bl	40b75c <ferror@plt+0x905c>
  407b70:	cbz	x19, 407bac <ferror@plt+0x54ac>
  407b74:	mov	x0, x19
  407b78:	bl	4056fc <ferror@plt+0x2ffc>
  407b7c:	cmp	w0, #0x0
  407b80:	mov	w8, #0x35                  	// #53
  407b84:	mov	w9, #0x3                   	// #3
  407b88:	mov	x0, x19
  407b8c:	csel	w20, w9, w8, eq  // eq = none
  407b90:	bl	4020a0 <strlen@plt>
  407b94:	add	w4, w0, #0x1
  407b98:	add	x0, sp, #0x40
  407b9c:	mov	w1, #0x420                 	// #1056
  407ba0:	mov	w2, w20
  407ba4:	mov	x3, x19
  407ba8:	bl	40b5d4 <ferror@plt+0x8ed4>
  407bac:	mov	x0, sp
  407bb0:	add	x1, sp, #0x40
  407bb4:	add	x2, x29, #0x18
  407bb8:	bl	40b0a8 <ferror@plt+0x89a8>
  407bbc:	tbnz	w0, #31, 407bec <ferror@plt+0x54ec>
  407bc0:	ldr	x0, [x29, #24]
  407bc4:	bl	407568 <ferror@plt+0x4e68>
  407bc8:	ldr	x8, [x29, #24]
  407bcc:	mov	w19, w0
  407bd0:	cbnz	w0, 407bd8 <ferror@plt+0x54d8>
  407bd4:	ldr	w19, [x8, #20]
  407bd8:	mov	x0, x8
  407bdc:	bl	402460 <free@plt>
  407be0:	b	407bf0 <ferror@plt+0x54f0>
  407be4:	mov	w19, wzr
  407be8:	b	407bf8 <ferror@plt+0x54f8>
  407bec:	mov	w19, wzr
  407bf0:	mov	x0, sp
  407bf4:	bl	409a80 <ferror@plt+0x7380>
  407bf8:	mov	w0, w19
  407bfc:	add	sp, sp, #0x460
  407c00:	ldp	x20, x19, [sp, #32]
  407c04:	ldr	x28, [sp, #16]
  407c08:	ldp	x29, x30, [sp], #48
  407c0c:	ret
  407c10:	cbz	w0, 407c3c <ferror@plt+0x553c>
  407c14:	adrp	x9, 41e000 <ferror@plt+0x1b900>
  407c18:	and	w8, w0, #0x3ff
  407c1c:	add	x9, x9, #0xdd0
  407c20:	ldr	x8, [x9, w8, uxtw #3]
  407c24:	cbz	x8, 407c3c <ferror@plt+0x553c>
  407c28:	ldr	w9, [x8, #36]
  407c2c:	cmp	w9, w0
  407c30:	b.eq	407c44 <ferror@plt+0x5544>  // b.none
  407c34:	ldr	x8, [x8]
  407c38:	cbnz	x8, 407c28 <ferror@plt+0x5528>
  407c3c:	mov	w0, #0xffffffff            	// #-1
  407c40:	ret
  407c44:	ldrh	w0, [x8, #40]
  407c48:	ret
  407c4c:	cbz	w0, 407c84 <ferror@plt+0x5584>
  407c50:	adrp	x9, 41e000 <ferror@plt+0x1b900>
  407c54:	and	w8, w0, #0x3ff
  407c58:	add	x9, x9, #0xdd0
  407c5c:	ldr	x8, [x9, w8, uxtw #3]
  407c60:	cbz	x8, 407c78 <ferror@plt+0x5578>
  407c64:	ldr	w9, [x8, #36]
  407c68:	cmp	w9, w0
  407c6c:	b.eq	407c80 <ferror@plt+0x5580>  // b.none
  407c70:	ldr	x8, [x8]
  407c74:	cbnz	x8, 407c64 <ferror@plt+0x5564>
  407c78:	mov	w0, #0xffffffff            	// #-1
  407c7c:	ret
  407c80:	ldr	w0, [x8, #32]
  407c84:	ret
  407c88:	sub	sp, sp, #0x30
  407c8c:	stp	x29, x30, [sp, #16]
  407c90:	stp	x20, x19, [sp, #32]
  407c94:	add	x29, sp, #0x10
  407c98:	cbz	x0, 407cfc <ferror@plt+0x55fc>
  407c9c:	ldrb	w8, [x0]
  407ca0:	mov	x19, x0
  407ca4:	cbz	w8, 407d0c <ferror@plt+0x560c>
  407ca8:	add	x9, x19, #0x1
  407cac:	mov	w10, #0x1505                	// #5381
  407cb0:	add	w10, w10, w10, lsl #5
  407cb4:	add	w10, w10, w8, uxtb
  407cb8:	ldrb	w8, [x9], #1
  407cbc:	cbnz	w8, 407cb0 <ferror@plt+0x55b0>
  407cc0:	and	w8, w10, #0x3ff
  407cc4:	adrp	x9, 420000 <stdout@@GLIBC_2.17+0x1c78>
  407cc8:	add	x9, x9, #0xdd0
  407ccc:	ldr	x20, [x9, x8, lsl #3]
  407cd0:	cbz	x20, 407cec <ferror@plt+0x55ec>
  407cd4:	add	x0, x20, #0x30
  407cd8:	mov	x1, x19
  407cdc:	bl	402400 <strcmp@plt>
  407ce0:	cbz	w0, 407d24 <ferror@plt+0x5624>
  407ce4:	ldr	x20, [x20]
  407ce8:	cbnz	x20, 407cd4 <ferror@plt+0x55d4>
  407cec:	mov	x0, x19
  407cf0:	mov	w1, wzr
  407cf4:	bl	407af8 <ferror@plt+0x53f8>
  407cf8:	cbz	w0, 407d38 <ferror@plt+0x5638>
  407cfc:	ldp	x20, x19, [sp, #32]
  407d00:	ldp	x29, x30, [sp, #16]
  407d04:	add	sp, sp, #0x30
  407d08:	ret
  407d0c:	mov	w8, #0x105                 	// #261
  407d10:	adrp	x9, 420000 <stdout@@GLIBC_2.17+0x1c78>
  407d14:	add	x9, x9, #0xdd0
  407d18:	ldr	x20, [x9, x8, lsl #3]
  407d1c:	cbnz	x20, 407cd4 <ferror@plt+0x55d4>
  407d20:	b	407cec <ferror@plt+0x55ec>
  407d24:	ldr	w0, [x20, #20]
  407d28:	ldp	x20, x19, [sp, #32]
  407d2c:	ldp	x29, x30, [sp, #16]
  407d30:	add	sp, sp, #0x30
  407d34:	ret
  407d38:	mov	x0, x19
  407d3c:	bl	4025c0 <if_nametoindex@plt>
  407d40:	cbnz	w0, 407cfc <ferror@plt+0x55fc>
  407d44:	adrp	x1, 40c000 <ferror@plt+0x9900>
  407d48:	add	x1, x1, #0xff4
  407d4c:	sub	x2, x29, #0x4
  407d50:	mov	x0, x19
  407d54:	bl	4025f0 <__isoc99_sscanf@plt>
  407d58:	ldur	w8, [x29, #-4]
  407d5c:	cmp	w0, #0x1
  407d60:	csel	w0, w8, wzr, eq  // eq = none
  407d64:	ldp	x20, x19, [sp, #32]
  407d68:	ldp	x29, x30, [sp, #16]
  407d6c:	add	sp, sp, #0x30
  407d70:	ret
  407d74:	adrp	x10, 41e000 <ferror@plt+0x1b900>
  407d78:	and	w9, w0, #0x3ff
  407d7c:	add	x10, x10, #0xdd0
  407d80:	mov	w8, w0
  407d84:	ldr	x0, [x10, w9, uxtw #3]
  407d88:	cbz	x0, 407da4 <ferror@plt+0x56a4>
  407d8c:	ldr	w10, [x0, #36]
  407d90:	ldr	x9, [x0]
  407d94:	cmp	w10, w8
  407d98:	b.eq	407da8 <ferror@plt+0x56a8>  // b.none
  407d9c:	mov	x0, x9
  407da0:	cbnz	x9, 407d8c <ferror@plt+0x568c>
  407da4:	ret
  407da8:	ldr	x8, [x0, #8]
  407dac:	str	x9, [x8]
  407db0:	cbz	x9, 407db8 <ferror@plt+0x56b8>
  407db4:	str	x8, [x9, #8]
  407db8:	ldp	x8, x9, [x0, #16]
  407dbc:	str	x8, [x9]
  407dc0:	cbz	x8, 407dc8 <ferror@plt+0x56c8>
  407dc4:	str	x9, [x8, #8]
  407dc8:	b	402460 <free@plt>
  407dcc:	stp	x29, x30, [sp, #-32]!
  407dd0:	stp	x20, x19, [sp, #16]
  407dd4:	adrp	x20, 41e000 <ferror@plt+0x1b900>
  407dd8:	ldrb	w8, [x20, #3528]
  407ddc:	mov	x29, sp
  407de0:	tbnz	w8, #0, 407e18 <ferror@plt+0x5718>
  407de4:	mov	w1, wzr
  407de8:	mov	x19, x0
  407dec:	bl	40a168 <ferror@plt+0x7a68>
  407df0:	tbnz	w0, #31, 407e24 <ferror@plt+0x5724>
  407df4:	adrp	x1, 41d000 <ferror@plt+0x1a900>
  407df8:	ldr	x1, [x1, #4008]
  407dfc:	mov	x0, x19
  407e00:	mov	x2, xzr
  407e04:	mov	w3, wzr
  407e08:	bl	40a6e8 <ferror@plt+0x7fe8>
  407e0c:	tbnz	w0, #31, 407e38 <ferror@plt+0x5738>
  407e10:	mov	w8, #0x1                   	// #1
  407e14:	strb	w8, [x20, #3528]
  407e18:	ldp	x20, x19, [sp, #16]
  407e1c:	ldp	x29, x30, [sp], #32
  407e20:	ret
  407e24:	adrp	x0, 40c000 <ferror@plt+0x9900>
  407e28:	add	x0, x0, #0xffb
  407e2c:	bl	4020c0 <perror@plt>
  407e30:	mov	w0, #0x1                   	// #1
  407e34:	bl	4020b0 <exit@plt>
  407e38:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  407e3c:	ldr	x8, [x8, #3992]
  407e40:	adrp	x0, 40d000 <ferror@plt+0xa900>
  407e44:	add	x0, x0, #0x14
  407e48:	mov	w1, #0x10                  	// #16
  407e4c:	ldr	x3, [x8]
  407e50:	mov	w2, #0x1                   	// #1
  407e54:	bl	4024e0 <fwrite@plt>
  407e58:	mov	w0, #0x1                   	// #1
  407e5c:	bl	4020b0 <exit@plt>
  407e60:	stp	x29, x30, [sp, #-48]!
  407e64:	stp	x22, x21, [sp, #16]
  407e68:	mov	x22, x0
  407e6c:	mov	x0, x1
  407e70:	stp	x20, x19, [sp, #32]
  407e74:	mov	x29, sp
  407e78:	mov	x21, x2
  407e7c:	mov	x20, x1
  407e80:	bl	4020a0 <strlen@plt>
  407e84:	add	x0, x0, #0x41
  407e88:	bl	402230 <malloc@plt>
  407e8c:	mov	x19, x0
  407e90:	cbz	x0, 407f64 <ferror@plt+0x5864>
  407e94:	ldr	w8, [x22, #4]
  407e98:	add	x0, x19, #0x40
  407e9c:	mov	x1, x20
  407ea0:	str	w8, [x19, #36]
  407ea4:	bl	402520 <strcpy@plt>
  407ea8:	ldrh	w8, [x22, #2]
  407eac:	strh	w8, [x19, #40]
  407eb0:	ldr	w8, [x22, #8]
  407eb4:	str	w8, [x19, #32]
  407eb8:	cbz	x21, 407efc <ferror@plt+0x57fc>
  407ebc:	ldr	x9, [x21, #56]
  407ec0:	add	x8, x19, #0x30
  407ec4:	add	x10, x21, #0x30
  407ec8:	str	x8, [x21, #56]
  407ecc:	stp	x10, x9, [x19, #48]
  407ed0:	str	x8, [x9]
  407ed4:	ldrb	w8, [x20]
  407ed8:	cbz	w8, 407f38 <ferror@plt+0x5838>
  407edc:	add	x9, x20, #0x1
  407ee0:	mov	w10, #0x1505                	// #5381
  407ee4:	add	w10, w10, w10, lsl #5
  407ee8:	add	w10, w10, w8, uxtb
  407eec:	ldrb	w8, [x9], #1
  407ef0:	cbnz	w8, 407ee4 <ferror@plt+0x57e4>
  407ef4:	and	w8, w10, #0x3ff
  407ef8:	b	407f3c <ferror@plt+0x583c>
  407efc:	ldr	w8, [x22, #4]
  407f00:	adrp	x9, 41e000 <ferror@plt+0x1b900>
  407f04:	add	x9, x9, #0xdd0
  407f08:	and	x8, x8, #0x3ff
  407f0c:	add	x8, x9, x8, lsl #3
  407f10:	ldr	x9, [x8]
  407f14:	str	x9, [x19]
  407f18:	cbz	x9, 407f20 <ferror@plt+0x5820>
  407f1c:	str	x19, [x9, #8]
  407f20:	str	x19, [x8]
  407f24:	str	x8, [x19, #8]
  407f28:	add	x8, x19, #0x30
  407f2c:	stp	x8, x8, [x19, #48]
  407f30:	ldrb	w8, [x20]
  407f34:	cbnz	w8, 407edc <ferror@plt+0x57dc>
  407f38:	mov	w8, #0x105                 	// #261
  407f3c:	adrp	x9, 420000 <stdout@@GLIBC_2.17+0x1c78>
  407f40:	add	x9, x9, #0xdd0
  407f44:	add	x8, x9, x8, lsl #3
  407f48:	ldr	x10, [x8]
  407f4c:	mov	x9, x19
  407f50:	str	x10, [x9, #16]!
  407f54:	cbz	x10, 407f5c <ferror@plt+0x585c>
  407f58:	str	x9, [x10, #8]
  407f5c:	str	x9, [x8]
  407f60:	str	x8, [x19, #24]
  407f64:	mov	x0, x19
  407f68:	ldp	x20, x19, [sp, #32]
  407f6c:	ldp	x22, x21, [sp, #16]
  407f70:	ldp	x29, x30, [sp], #48
  407f74:	ret
  407f78:	stp	x29, x30, [sp, #-80]!
  407f7c:	stp	x22, x21, [sp, #48]
  407f80:	stp	x20, x19, [sp, #64]
  407f84:	mov	w19, w4
  407f88:	mov	x20, x3
  407f8c:	mov	w22, w1
  407f90:	cmp	w1, #0x10
  407f94:	mov	x21, x0
  407f98:	stp	x26, x25, [sp, #16]
  407f9c:	stp	x24, x23, [sp, #32]
  407fa0:	mov	x29, sp
  407fa4:	b.eq	407fd8 <ferror@plt+0x58d8>  // b.none
  407fa8:	cmp	w22, #0x4
  407fac:	b.ne	408010 <ferror@plt+0x5910>  // b.any
  407fb0:	sub	w8, w2, #0x300
  407fb4:	cmp	w8, #0xa
  407fb8:	b.hi	408010 <ferror@plt+0x5910>  // b.pmore
  407fbc:	mov	w9, #0x1                   	// #1
  407fc0:	lsl	w8, w9, w8
  407fc4:	mov	w9, #0x501                 	// #1281
  407fc8:	tst	w8, w9
  407fcc:	b.eq	408010 <ferror@plt+0x5910>  // b.none
  407fd0:	mov	w0, #0x2                   	// #2
  407fd4:	b	407fec <ferror@plt+0x58ec>
  407fd8:	cmp	w2, #0x337
  407fdc:	b.eq	407fe8 <ferror@plt+0x58e8>  // b.none
  407fe0:	cmp	w2, #0x301
  407fe4:	b.ne	408010 <ferror@plt+0x5910>  // b.any
  407fe8:	mov	w0, #0xa                   	// #10
  407fec:	mov	x1, x21
  407ff0:	mov	x2, x20
  407ff4:	mov	w3, w19
  407ff8:	ldp	x20, x19, [sp, #64]
  407ffc:	ldp	x22, x21, [sp, #48]
  408000:	ldp	x24, x23, [sp, #32]
  408004:	ldp	x26, x25, [sp, #16]
  408008:	ldp	x29, x30, [sp], #80
  40800c:	b	4026f0 <inet_ntop@plt>
  408010:	ldrb	w3, [x21]
  408014:	adrp	x2, 40d000 <ferror@plt+0xa900>
  408018:	sxtw	x1, w19
  40801c:	add	x2, x2, #0x26
  408020:	mov	x0, x20
  408024:	bl	4021b0 <snprintf@plt>
  408028:	cmp	w22, #0x2
  40802c:	b.lt	408080 <ferror@plt+0x5980>  // b.tstop
  408030:	cmp	w19, #0x3
  408034:	b.lt	408080 <ferror@plt+0x5980>  // b.tstop
  408038:	mov	w23, w22
  40803c:	adrp	x22, 40d000 <ferror@plt+0xa900>
  408040:	sub	w24, w19, #0x2
  408044:	mov	w25, #0x2                   	// #2
  408048:	mov	w26, #0x1                   	// #1
  40804c:	add	x22, x22, #0x25
  408050:	ldrb	w3, [x21, x26]
  408054:	add	x0, x20, x25
  408058:	sxtw	x1, w24
  40805c:	mov	x2, x22
  408060:	bl	4021b0 <snprintf@plt>
  408064:	add	x26, x26, #0x1
  408068:	cmp	x26, x23
  40806c:	b.cs	408080 <ferror@plt+0x5980>  // b.hs, b.nlast
  408070:	add	x25, x25, #0x3
  408074:	cmp	w25, w19
  408078:	sub	w24, w24, #0x3
  40807c:	b.lt	408050 <ferror@plt+0x5950>  // b.tstop
  408080:	mov	x0, x20
  408084:	ldp	x20, x19, [sp, #64]
  408088:	ldp	x22, x21, [sp, #48]
  40808c:	ldp	x24, x23, [sp, #32]
  408090:	ldp	x26, x25, [sp, #16]
  408094:	ldp	x29, x30, [sp], #80
  408098:	ret
  40809c:	sub	sp, sp, #0x160
  4080a0:	stp	x22, x21, [sp, #320]
  4080a4:	stp	x20, x19, [sp, #336]
  4080a8:	mov	w21, w1
  4080ac:	mov	x20, x0
  4080b0:	mov	w1, #0x2e                  	// #46
  4080b4:	mov	x0, x2
  4080b8:	stp	x29, x30, [sp, #272]
  4080bc:	str	x28, [sp, #288]
  4080c0:	stp	x24, x23, [sp, #304]
  4080c4:	add	x29, sp, #0x110
  4080c8:	mov	x19, x2
  4080cc:	bl	4024c0 <strchr@plt>
  4080d0:	cbz	x0, 4080f8 <ferror@plt+0x59f8>
  4080d4:	add	x0, sp, #0x8
  4080d8:	mov	w2, #0x2                   	// #2
  4080dc:	mov	x1, x19
  4080e0:	bl	404cd4 <ferror@plt+0x25d4>
  4080e4:	cbnz	w0, 40817c <ferror@plt+0x5a7c>
  4080e8:	cmp	w21, #0x4
  4080ec:	b.ge	40816c <ferror@plt+0x5a6c>  // b.tcont
  4080f0:	mov	w0, #0xffffffff            	// #-1
  4080f4:	b	4081a8 <ferror@plt+0x5aa8>
  4080f8:	cmp	w21, #0x1
  4080fc:	b.lt	4081a0 <ferror@plt+0x5aa0>  // b.tstop
  408100:	mov	w24, w21
  408104:	adrp	x21, 40d000 <ferror@plt+0xa900>
  408108:	mov	x23, xzr
  40810c:	add	x21, x21, #0x44
  408110:	mov	w1, #0x3a                  	// #58
  408114:	mov	x0, x19
  408118:	bl	4024c0 <strchr@plt>
  40811c:	mov	x22, x0
  408120:	cbz	x0, 408128 <ferror@plt+0x5a28>
  408124:	strb	wzr, [x22], #1
  408128:	add	x2, sp, #0x8
  40812c:	mov	x0, x19
  408130:	mov	x1, x21
  408134:	bl	4025f0 <__isoc99_sscanf@plt>
  408138:	cmp	w0, #0x1
  40813c:	b.ne	40817c <ferror@plt+0x5a7c>  // b.any
  408140:	ldr	w8, [sp, #8]
  408144:	cmp	w8, #0xff
  408148:	b.hi	40817c <ferror@plt+0x5a7c>  // b.pmore
  40814c:	strb	w8, [x20, x23]
  408150:	cbz	x22, 4081a4 <ferror@plt+0x5aa4>
  408154:	add	x23, x23, #0x1
  408158:	cmp	x24, x23
  40815c:	mov	x19, x22
  408160:	b.ne	408110 <ferror@plt+0x5a10>  // b.any
  408164:	mov	w23, w24
  408168:	b	4081a4 <ferror@plt+0x5aa4>
  40816c:	ldr	w8, [sp, #16]
  408170:	mov	w0, #0x4                   	// #4
  408174:	str	w8, [x20]
  408178:	b	4081a8 <ferror@plt+0x5aa8>
  40817c:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  408180:	ldr	x8, [x8, #3992]
  408184:	adrp	x1, 40d000 <ferror@plt+0xa900>
  408188:	add	x1, x1, #0x2b
  40818c:	mov	x2, x19
  408190:	ldr	x0, [x8]
  408194:	bl	4026c0 <fprintf@plt>
  408198:	mov	w0, #0xffffffff            	// #-1
  40819c:	b	4081a8 <ferror@plt+0x5aa8>
  4081a0:	mov	w23, wzr
  4081a4:	add	w0, w23, #0x1
  4081a8:	ldp	x20, x19, [sp, #336]
  4081ac:	ldp	x22, x21, [sp, #320]
  4081b0:	ldp	x24, x23, [sp, #304]
  4081b4:	ldr	x28, [sp, #288]
  4081b8:	ldp	x29, x30, [sp, #272]
  4081bc:	add	sp, sp, #0x160
  4081c0:	ret
  4081c4:	stp	x29, x30, [sp, #-32]!
  4081c8:	str	x19, [sp, #16]
  4081cc:	mov	x19, x0
  4081d0:	mov	w0, #0x10                  	// #16
  4081d4:	mov	x29, sp
  4081d8:	bl	402230 <malloc@plt>
  4081dc:	cbz	x0, 4081ec <ferror@plt+0x5aec>
  4081e0:	str	x19, [x0]
  4081e4:	str	wzr, [x0, #8]
  4081e8:	strh	wzr, [x0, #12]
  4081ec:	ldr	x19, [sp, #16]
  4081f0:	ldp	x29, x30, [sp], #32
  4081f4:	ret
  4081f8:	stp	x29, x30, [sp, #-32]!
  4081fc:	stp	x20, x19, [sp, #16]
  408200:	ldr	x20, [x0]
  408204:	mov	x29, sp
  408208:	ldr	w8, [x20, #8]
  40820c:	cbnz	w8, 408240 <ferror@plt+0x5b40>
  408210:	ldr	x1, [x20]
  408214:	mov	x19, x0
  408218:	mov	w0, #0xa                   	// #10
  40821c:	bl	402190 <fputc@plt>
  408220:	ldr	x0, [x20]
  408224:	bl	402510 <fflush@plt>
  408228:	mov	x0, x20
  40822c:	bl	402460 <free@plt>
  408230:	str	xzr, [x19]
  408234:	ldp	x20, x19, [sp, #16]
  408238:	ldp	x29, x30, [sp], #32
  40823c:	ret
  408240:	adrp	x0, 40d000 <ferror@plt+0xa900>
  408244:	adrp	x1, 40d000 <ferror@plt+0xa900>
  408248:	adrp	x3, 40d000 <ferror@plt+0xa900>
  40824c:	add	x0, x0, #0x6f
  408250:	add	x1, x1, #0x80
  408254:	add	x3, x3, #0x8e
  408258:	mov	w2, #0x6e                  	// #110
  40825c:	bl	402640 <__assert_fail@plt>
  408260:	and	w8, w1, #0x1
  408264:	strb	w8, [x0, #12]
  408268:	ret
  40826c:	stp	x29, x30, [sp, #-48]!
  408270:	stp	x22, x21, [sp, #16]
  408274:	stp	x20, x19, [sp, #32]
  408278:	mov	x19, x0
  40827c:	ldrb	w0, [x0, #13]
  408280:	mov	x20, x1
  408284:	mov	x29, sp
  408288:	cbz	w0, 408294 <ferror@plt+0x5b94>
  40828c:	ldr	x1, [x19]
  408290:	bl	402170 <putc@plt>
  408294:	ldrb	w8, [x19, #12]
  408298:	mov	w9, #0x2c                  	// #44
  40829c:	strb	w9, [x19, #13]
  4082a0:	cbz	w8, 4082e8 <ferror@plt+0x5be8>
  4082a4:	ldr	x1, [x19]
  4082a8:	mov	w0, #0xa                   	// #10
  4082ac:	bl	402170 <putc@plt>
  4082b0:	ldr	w8, [x19, #8]
  4082b4:	cbz	w8, 4082e8 <ferror@plt+0x5be8>
  4082b8:	adrp	x21, 40d000 <ferror@plt+0xa900>
  4082bc:	mov	w22, wzr
  4082c0:	add	x21, x21, #0xd7
  4082c4:	ldr	x3, [x19]
  4082c8:	mov	w1, #0x4                   	// #4
  4082cc:	mov	w2, #0x1                   	// #1
  4082d0:	mov	x0, x21
  4082d4:	bl	4024e0 <fwrite@plt>
  4082d8:	ldr	w8, [x19, #8]
  4082dc:	add	w22, w22, #0x1
  4082e0:	cmp	w22, w8
  4082e4:	b.cc	4082c4 <ferror@plt+0x5bc4>  // b.lo, b.ul, b.last
  4082e8:	mov	x0, x19
  4082ec:	mov	x1, x20
  4082f0:	strb	wzr, [x19, #13]
  4082f4:	bl	408334 <ferror@plt+0x5c34>
  4082f8:	ldr	x1, [x19]
  4082fc:	mov	w0, #0x3a                  	// #58
  408300:	bl	402170 <putc@plt>
  408304:	ldrb	w8, [x19, #12]
  408308:	cbz	w8, 408324 <ferror@plt+0x5c24>
  40830c:	ldr	x1, [x19]
  408310:	ldp	x20, x19, [sp, #32]
  408314:	ldp	x22, x21, [sp, #16]
  408318:	mov	w0, #0x20                  	// #32
  40831c:	ldp	x29, x30, [sp], #48
  408320:	b	402170 <putc@plt>
  408324:	ldp	x20, x19, [sp, #32]
  408328:	ldp	x22, x21, [sp, #16]
  40832c:	ldp	x29, x30, [sp], #48
  408330:	ret
  408334:	stp	x29, x30, [sp, #-96]!
  408338:	stp	x28, x27, [sp, #16]
  40833c:	stp	x26, x25, [sp, #32]
  408340:	stp	x24, x23, [sp, #48]
  408344:	stp	x22, x21, [sp, #64]
  408348:	stp	x20, x19, [sp, #80]
  40834c:	ldr	x8, [x0]
  408350:	mov	x19, x0
  408354:	mov	x20, x1
  408358:	mov	w0, #0x22                  	// #34
  40835c:	mov	x1, x8
  408360:	mov	x29, sp
  408364:	bl	402170 <putc@plt>
  408368:	adrp	x21, 40d000 <ferror@plt+0xa900>
  40836c:	adrp	x22, 40d000 <ferror@plt+0xa900>
  408370:	adrp	x23, 40d000 <ferror@plt+0xa900>
  408374:	adrp	x24, 40d000 <ferror@plt+0xa900>
  408378:	adrp	x25, 40d000 <ferror@plt+0xa900>
  40837c:	adrp	x26, 40d000 <ferror@plt+0xa900>
  408380:	adrp	x27, 40d000 <ferror@plt+0xa900>
  408384:	adrp	x28, 40d000 <ferror@plt+0xa900>
  408388:	add	x21, x21, #0x47
  40838c:	add	x22, x22, #0xe8
  408390:	add	x23, x23, #0xdc
  408394:	add	x24, x24, #0xdf
  408398:	add	x25, x25, #0xe5
  40839c:	add	x26, x26, #0xe2
  4083a0:	add	x27, x27, #0xee
  4083a4:	add	x28, x28, #0xf1
  4083a8:	b	4083b8 <ferror@plt+0x5cb8>
  4083ac:	ldr	x1, [x19]
  4083b0:	bl	402170 <putc@plt>
  4083b4:	add	x20, x20, #0x1
  4083b8:	ldrb	w0, [x20]
  4083bc:	cmp	w0, #0x27
  4083c0:	b.hi	4083f0 <ferror@plt+0x5cf0>  // b.pmore
  4083c4:	adr	x8, 4083ac <ferror@plt+0x5cac>
  4083c8:	ldrb	w9, [x21, x0]
  4083cc:	add	x8, x8, x9, lsl #2
  4083d0:	br	x8
  4083d4:	ldr	x3, [x19]
  4083d8:	mov	w1, #0x2                   	// #2
  4083dc:	mov	w2, #0x1                   	// #1
  4083e0:	mov	x0, x22
  4083e4:	bl	4024e0 <fwrite@plt>
  4083e8:	add	x20, x20, #0x1
  4083ec:	b	4083b8 <ferror@plt+0x5cb8>
  4083f0:	cmp	w0, #0x5c
  4083f4:	b.ne	4083ac <ferror@plt+0x5cac>  // b.any
  4083f8:	ldr	x3, [x19]
  4083fc:	adrp	x0, 40d000 <ferror@plt+0xa900>
  408400:	mov	w1, #0x2                   	// #2
  408404:	mov	w2, #0x1                   	// #1
  408408:	add	x0, x0, #0xeb
  40840c:	bl	4024e0 <fwrite@plt>
  408410:	add	x20, x20, #0x1
  408414:	b	4083b8 <ferror@plt+0x5cb8>
  408418:	ldr	x3, [x19]
  40841c:	mov	w1, #0x2                   	// #2
  408420:	mov	w2, #0x1                   	// #1
  408424:	mov	x0, x23
  408428:	bl	4024e0 <fwrite@plt>
  40842c:	add	x20, x20, #0x1
  408430:	b	4083b8 <ferror@plt+0x5cb8>
  408434:	ldr	x3, [x19]
  408438:	mov	w1, #0x2                   	// #2
  40843c:	mov	w2, #0x1                   	// #1
  408440:	mov	x0, x24
  408444:	bl	4024e0 <fwrite@plt>
  408448:	add	x20, x20, #0x1
  40844c:	b	4083b8 <ferror@plt+0x5cb8>
  408450:	ldr	x3, [x19]
  408454:	mov	w1, #0x2                   	// #2
  408458:	mov	w2, #0x1                   	// #1
  40845c:	mov	x0, x25
  408460:	bl	4024e0 <fwrite@plt>
  408464:	add	x20, x20, #0x1
  408468:	b	4083b8 <ferror@plt+0x5cb8>
  40846c:	ldr	x3, [x19]
  408470:	mov	w1, #0x2                   	// #2
  408474:	mov	w2, #0x1                   	// #1
  408478:	mov	x0, x26
  40847c:	bl	4024e0 <fwrite@plt>
  408480:	add	x20, x20, #0x1
  408484:	b	4083b8 <ferror@plt+0x5cb8>
  408488:	ldr	x3, [x19]
  40848c:	mov	w1, #0x2                   	// #2
  408490:	mov	w2, #0x1                   	// #1
  408494:	mov	x0, x27
  408498:	bl	4024e0 <fwrite@plt>
  40849c:	add	x20, x20, #0x1
  4084a0:	b	4083b8 <ferror@plt+0x5cb8>
  4084a4:	ldr	x3, [x19]
  4084a8:	mov	w1, #0x2                   	// #2
  4084ac:	mov	w2, #0x1                   	// #1
  4084b0:	mov	x0, x28
  4084b4:	bl	4024e0 <fwrite@plt>
  4084b8:	add	x20, x20, #0x1
  4084bc:	b	4083b8 <ferror@plt+0x5cb8>
  4084c0:	ldr	x1, [x19]
  4084c4:	ldp	x20, x19, [sp, #80]
  4084c8:	ldp	x22, x21, [sp, #64]
  4084cc:	ldp	x24, x23, [sp, #48]
  4084d0:	ldp	x26, x25, [sp, #32]
  4084d4:	ldp	x28, x27, [sp, #16]
  4084d8:	mov	w0, #0x22                  	// #34
  4084dc:	ldp	x29, x30, [sp], #96
  4084e0:	b	402170 <putc@plt>
  4084e4:	sub	sp, sp, #0x120
  4084e8:	stp	x29, x30, [sp, #240]
  4084ec:	add	x29, sp, #0xf0
  4084f0:	mov	x8, #0xffffffffffffffd0    	// #-48
  4084f4:	mov	x9, sp
  4084f8:	sub	x10, x29, #0x70
  4084fc:	movk	x8, #0xff80, lsl #32
  408500:	add	x11, x29, #0x30
  408504:	add	x9, x9, #0x80
  408508:	add	x10, x10, #0x30
  40850c:	stp	x20, x19, [sp, #272]
  408510:	stp	x2, x3, [x29, #-112]
  408514:	stp	x4, x5, [x29, #-96]
  408518:	stp	x6, x7, [x29, #-80]
  40851c:	stp	q1, q2, [sp, #16]
  408520:	stp	q3, q4, [sp, #48]
  408524:	str	q0, [sp]
  408528:	stp	q5, q6, [sp, #80]
  40852c:	str	q7, [sp, #112]
  408530:	stp	x9, x8, [x29, #-16]
  408534:	stp	x11, x10, [x29, #-32]
  408538:	mov	x19, x0
  40853c:	ldrb	w0, [x0, #13]
  408540:	mov	x20, x1
  408544:	str	x28, [sp, #256]
  408548:	cbz	w0, 408554 <ferror@plt+0x5e54>
  40854c:	ldr	x1, [x19]
  408550:	bl	402170 <putc@plt>
  408554:	mov	w8, #0x2c                  	// #44
  408558:	strb	w8, [x19, #13]
  40855c:	ldp	q0, q1, [x29, #-32]
  408560:	ldr	x0, [x19]
  408564:	sub	x2, x29, #0x40
  408568:	mov	x1, x20
  40856c:	stp	q0, q1, [x29, #-64]
  408570:	bl	402620 <vfprintf@plt>
  408574:	ldp	x20, x19, [sp, #272]
  408578:	ldr	x28, [sp, #256]
  40857c:	ldp	x29, x30, [sp, #240]
  408580:	add	sp, sp, #0x120
  408584:	ret
  408588:	stp	x29, x30, [sp, #-32]!
  40858c:	str	x19, [sp, #16]
  408590:	mov	x19, x0
  408594:	ldrb	w0, [x0, #13]
  408598:	mov	x29, sp
  40859c:	cbz	w0, 4085a8 <ferror@plt+0x5ea8>
  4085a0:	ldr	x1, [x19]
  4085a4:	bl	402170 <putc@plt>
  4085a8:	ldr	x1, [x19]
  4085ac:	mov	w8, #0x2c                  	// #44
  4085b0:	mov	w0, #0x7b                  	// #123
  4085b4:	strb	w8, [x19, #13]
  4085b8:	bl	402170 <putc@plt>
  4085bc:	ldr	w8, [x19, #8]
  4085c0:	strb	wzr, [x19, #13]
  4085c4:	add	w8, w8, #0x1
  4085c8:	str	w8, [x19, #8]
  4085cc:	ldr	x19, [sp, #16]
  4085d0:	ldp	x29, x30, [sp], #32
  4085d4:	ret
  4085d8:	mov	w1, #0x7d                  	// #125
  4085dc:	b	4085e0 <ferror@plt+0x5ee0>
  4085e0:	stp	x29, x30, [sp, #-48]!
  4085e4:	stp	x22, x21, [sp, #16]
  4085e8:	stp	x20, x19, [sp, #32]
  4085ec:	ldr	w8, [x0, #8]
  4085f0:	mov	x29, sp
  4085f4:	cbz	w8, 408680 <ferror@plt+0x5f80>
  4085f8:	ldrb	w9, [x0, #13]
  4085fc:	mov	x19, x0
  408600:	mov	w20, w1
  408604:	sub	w8, w8, #0x1
  408608:	str	w8, [x0, #8]
  40860c:	cbz	w9, 40865c <ferror@plt+0x5f5c>
  408610:	ldrb	w8, [x19, #12]
  408614:	cbz	w8, 40865c <ferror@plt+0x5f5c>
  408618:	ldr	x1, [x19]
  40861c:	mov	w0, #0xa                   	// #10
  408620:	bl	402170 <putc@plt>
  408624:	ldr	w8, [x19, #8]
  408628:	cbz	w8, 40865c <ferror@plt+0x5f5c>
  40862c:	adrp	x21, 40d000 <ferror@plt+0xa900>
  408630:	mov	w22, wzr
  408634:	add	x21, x21, #0xd7
  408638:	ldr	x3, [x19]
  40863c:	mov	w1, #0x4                   	// #4
  408640:	mov	w2, #0x1                   	// #1
  408644:	mov	x0, x21
  408648:	bl	4024e0 <fwrite@plt>
  40864c:	ldr	w8, [x19, #8]
  408650:	add	w22, w22, #0x1
  408654:	cmp	w22, w8
  408658:	b.cc	408638 <ferror@plt+0x5f38>  // b.lo, b.ul, b.last
  40865c:	ldr	x1, [x19]
  408660:	mov	w0, w20
  408664:	bl	402170 <putc@plt>
  408668:	mov	w8, #0x2c                  	// #44
  40866c:	strb	w8, [x19, #13]
  408670:	ldp	x20, x19, [sp, #32]
  408674:	ldp	x22, x21, [sp, #16]
  408678:	ldp	x29, x30, [sp], #48
  40867c:	ret
  408680:	adrp	x0, 40d000 <ferror@plt+0xa900>
  408684:	adrp	x1, 40d000 <ferror@plt+0xa900>
  408688:	adrp	x3, 40d000 <ferror@plt+0xa900>
  40868c:	add	x0, x0, #0xf4
  408690:	add	x1, x1, #0x80
  408694:	add	x3, x3, #0x104
  408698:	mov	w2, #0x85                  	// #133
  40869c:	bl	402640 <__assert_fail@plt>
  4086a0:	stp	x29, x30, [sp, #-32]!
  4086a4:	str	x19, [sp, #16]
  4086a8:	mov	x19, x0
  4086ac:	ldrb	w0, [x0, #13]
  4086b0:	mov	x29, sp
  4086b4:	cbz	w0, 4086c0 <ferror@plt+0x5fc0>
  4086b8:	ldr	x1, [x19]
  4086bc:	bl	402170 <putc@plt>
  4086c0:	ldr	x1, [x19]
  4086c4:	mov	w8, #0x2c                  	// #44
  4086c8:	mov	w0, #0x5b                  	// #91
  4086cc:	strb	w8, [x19, #13]
  4086d0:	bl	402170 <putc@plt>
  4086d4:	ldr	w8, [x19, #8]
  4086d8:	ldrb	w9, [x19, #12]
  4086dc:	strb	wzr, [x19, #13]
  4086e0:	add	w8, w8, #0x1
  4086e4:	str	w8, [x19, #8]
  4086e8:	cbz	w9, 408700 <ferror@plt+0x6000>
  4086ec:	ldr	x1, [x19]
  4086f0:	ldr	x19, [sp, #16]
  4086f4:	mov	w0, #0x20                  	// #32
  4086f8:	ldp	x29, x30, [sp], #32
  4086fc:	b	402170 <putc@plt>
  408700:	ldr	x19, [sp, #16]
  408704:	ldp	x29, x30, [sp], #32
  408708:	ret
  40870c:	stp	x29, x30, [sp, #-32]!
  408710:	ldrb	w8, [x0, #12]
  408714:	str	x19, [sp, #16]
  408718:	mov	x19, x0
  40871c:	mov	x29, sp
  408720:	cbz	w8, 408738 <ferror@plt+0x6038>
  408724:	ldrb	w8, [x19, #13]
  408728:	cbz	w8, 408738 <ferror@plt+0x6038>
  40872c:	ldr	x1, [x19]
  408730:	mov	w0, #0x20                  	// #32
  408734:	bl	402170 <putc@plt>
  408738:	strb	wzr, [x19, #13]
  40873c:	mov	x0, x19
  408740:	ldr	x19, [sp, #16]
  408744:	mov	w1, #0x5d                  	// #93
  408748:	ldp	x29, x30, [sp], #32
  40874c:	b	4085e0 <ferror@plt+0x5ee0>
  408750:	stp	x29, x30, [sp, #-32]!
  408754:	stp	x20, x19, [sp, #16]
  408758:	mov	x19, x0
  40875c:	ldrb	w0, [x0, #13]
  408760:	mov	x20, x1
  408764:	mov	x29, sp
  408768:	cbz	w0, 408774 <ferror@plt+0x6074>
  40876c:	ldr	x1, [x19]
  408770:	bl	402170 <putc@plt>
  408774:	mov	w8, #0x2c                  	// #44
  408778:	strb	w8, [x19, #13]
  40877c:	mov	x0, x19
  408780:	mov	x1, x20
  408784:	ldp	x20, x19, [sp, #16]
  408788:	ldp	x29, x30, [sp], #32
  40878c:	b	408334 <ferror@plt+0x5c34>
  408790:	adrp	x8, 40d000 <ferror@plt+0xa900>
  408794:	adrp	x9, 40d000 <ferror@plt+0xa900>
  408798:	add	x8, x8, #0xb8
  40879c:	add	x9, x9, #0xb3
  4087a0:	tst	w1, #0x1
  4087a4:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4087a8:	csel	x2, x9, x8, ne  // ne = any
  4087ac:	add	x1, x1, #0xc32
  4087b0:	b	4084e4 <ferror@plt+0x5de4>
  4087b4:	adrp	x1, 40d000 <ferror@plt+0xa900>
  4087b8:	add	x1, x1, #0xbe
  4087bc:	b	4084e4 <ferror@plt+0x5de4>
  4087c0:	adrp	x1, 40d000 <ferror@plt+0xa900>
  4087c4:	add	x1, x1, #0xc3
  4087c8:	b	4084e4 <ferror@plt+0x5de4>
  4087cc:	and	w2, w1, #0xff
  4087d0:	adrp	x1, 40d000 <ferror@plt+0xa900>
  4087d4:	add	x1, x1, #0xc6
  4087d8:	b	4084e4 <ferror@plt+0x5de4>
  4087dc:	and	w2, w1, #0xffff
  4087e0:	adrp	x1, 40d000 <ferror@plt+0xa900>
  4087e4:	add	x1, x1, #0xcb
  4087e8:	b	4084e4 <ferror@plt+0x5de4>
  4087ec:	mov	w2, w1
  4087f0:	adrp	x1, 40d000 <ferror@plt+0xa900>
  4087f4:	add	x1, x1, #0x12d
  4087f8:	b	4084e4 <ferror@plt+0x5de4>
  4087fc:	mov	x2, x1
  408800:	adrp	x1, 40d000 <ferror@plt+0xa900>
  408804:	add	x1, x1, #0xcf
  408808:	b	4084e4 <ferror@plt+0x5de4>
  40880c:	mov	x2, x1
  408810:	adrp	x1, 40d000 <ferror@plt+0xa900>
  408814:	add	x1, x1, #0xd3
  408818:	b	4084e4 <ferror@plt+0x5de4>
  40881c:	mov	x2, x1
  408820:	adrp	x1, 40d000 <ferror@plt+0xa900>
  408824:	add	x1, x1, #0xcf
  408828:	b	4084e4 <ferror@plt+0x5de4>
  40882c:	mov	x2, x1
  408830:	adrp	x1, 40c000 <ferror@plt+0x9900>
  408834:	add	x1, x1, #0xa24
  408838:	b	4084e4 <ferror@plt+0x5de4>
  40883c:	mov	w2, w1
  408840:	adrp	x1, 40c000 <ferror@plt+0x9900>
  408844:	add	x1, x1, #0x992
  408848:	b	4084e4 <ferror@plt+0x5de4>
  40884c:	mov	x2, x1
  408850:	adrp	x1, 40c000 <ferror@plt+0x9900>
  408854:	add	x1, x1, #0x6b6
  408858:	b	4084e4 <ferror@plt+0x5de4>
  40885c:	stp	x29, x30, [sp, #-32]!
  408860:	stp	x20, x19, [sp, #16]
  408864:	mov	x29, sp
  408868:	mov	x19, x2
  40886c:	mov	x20, x0
  408870:	bl	40826c <ferror@plt+0x5b6c>
  408874:	ldrb	w0, [x20, #13]
  408878:	cbz	w0, 408884 <ferror@plt+0x6184>
  40887c:	ldr	x1, [x20]
  408880:	bl	402170 <putc@plt>
  408884:	mov	w8, #0x2c                  	// #44
  408888:	strb	w8, [x20, #13]
  40888c:	mov	x0, x20
  408890:	mov	x1, x19
  408894:	ldp	x20, x19, [sp, #16]
  408898:	ldp	x29, x30, [sp], #32
  40889c:	b	408334 <ferror@plt+0x5c34>
  4088a0:	stp	x29, x30, [sp, #-32]!
  4088a4:	stp	x20, x19, [sp, #16]
  4088a8:	mov	x29, sp
  4088ac:	mov	w19, w2
  4088b0:	mov	x20, x0
  4088b4:	bl	40826c <ferror@plt+0x5b6c>
  4088b8:	tst	w19, #0x1
  4088bc:	mov	x0, x20
  4088c0:	ldp	x20, x19, [sp, #16]
  4088c4:	adrp	x8, 40d000 <ferror@plt+0xa900>
  4088c8:	adrp	x9, 40d000 <ferror@plt+0xa900>
  4088cc:	add	x8, x8, #0xb8
  4088d0:	add	x9, x9, #0xb3
  4088d4:	adrp	x1, 40c000 <ferror@plt+0x9900>
  4088d8:	csel	x2, x9, x8, ne  // ne = any
  4088dc:	add	x1, x1, #0xc32
  4088e0:	ldp	x29, x30, [sp], #32
  4088e4:	b	4084e4 <ferror@plt+0x5de4>
  4088e8:	str	d8, [sp, #-32]!
  4088ec:	stp	x29, x30, [sp, #8]
  4088f0:	str	x19, [sp, #24]
  4088f4:	mov	x29, sp
  4088f8:	mov	v8.16b, v0.16b
  4088fc:	mov	x19, x0
  408900:	bl	40826c <ferror@plt+0x5b6c>
  408904:	mov	x0, x19
  408908:	ldr	x19, [sp, #24]
  40890c:	ldp	x29, x30, [sp, #8]
  408910:	adrp	x1, 40d000 <ferror@plt+0xa900>
  408914:	add	x1, x1, #0xc3
  408918:	mov	v0.16b, v8.16b
  40891c:	ldr	d8, [sp], #32
  408920:	b	4084e4 <ferror@plt+0x5de4>
  408924:	stp	x29, x30, [sp, #-32]!
  408928:	stp	x20, x19, [sp, #16]
  40892c:	mov	x29, sp
  408930:	mov	w19, w2
  408934:	mov	x20, x0
  408938:	bl	40826c <ferror@plt+0x5b6c>
  40893c:	mov	x0, x20
  408940:	mov	w2, w19
  408944:	ldp	x20, x19, [sp, #16]
  408948:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40894c:	add	x1, x1, #0x12d
  408950:	ldp	x29, x30, [sp], #32
  408954:	b	4084e4 <ferror@plt+0x5de4>
  408958:	stp	x29, x30, [sp, #-32]!
  40895c:	stp	x20, x19, [sp, #16]
  408960:	mov	x29, sp
  408964:	mov	x19, x2
  408968:	mov	x20, x0
  40896c:	bl	40826c <ferror@plt+0x5b6c>
  408970:	mov	x0, x20
  408974:	mov	x2, x19
  408978:	ldp	x20, x19, [sp, #16]
  40897c:	adrp	x1, 40d000 <ferror@plt+0xa900>
  408980:	add	x1, x1, #0xcf
  408984:	ldp	x29, x30, [sp], #32
  408988:	b	4084e4 <ferror@plt+0x5de4>
  40898c:	stp	x29, x30, [sp, #-32]!
  408990:	stp	x20, x19, [sp, #16]
  408994:	mov	x29, sp
  408998:	mov	x19, x2
  40899c:	mov	x20, x0
  4089a0:	bl	40826c <ferror@plt+0x5b6c>
  4089a4:	mov	x0, x20
  4089a8:	mov	x2, x19
  4089ac:	ldp	x20, x19, [sp, #16]
  4089b0:	adrp	x1, 40d000 <ferror@plt+0xa900>
  4089b4:	add	x1, x1, #0xd3
  4089b8:	ldp	x29, x30, [sp], #32
  4089bc:	b	4084e4 <ferror@plt+0x5de4>
  4089c0:	stp	x29, x30, [sp, #-32]!
  4089c4:	stp	x20, x19, [sp, #16]
  4089c8:	mov	x29, sp
  4089cc:	mov	w19, w2
  4089d0:	mov	x20, x0
  4089d4:	bl	40826c <ferror@plt+0x5b6c>
  4089d8:	and	w2, w19, #0xff
  4089dc:	mov	x0, x20
  4089e0:	ldp	x20, x19, [sp, #16]
  4089e4:	adrp	x1, 40d000 <ferror@plt+0xa900>
  4089e8:	add	x1, x1, #0xc6
  4089ec:	ldp	x29, x30, [sp], #32
  4089f0:	b	4084e4 <ferror@plt+0x5de4>
  4089f4:	stp	x29, x30, [sp, #-32]!
  4089f8:	stp	x20, x19, [sp, #16]
  4089fc:	mov	x29, sp
  408a00:	mov	w19, w2
  408a04:	mov	x20, x0
  408a08:	bl	40826c <ferror@plt+0x5b6c>
  408a0c:	and	w2, w19, #0xffff
  408a10:	mov	x0, x20
  408a14:	ldp	x20, x19, [sp, #16]
  408a18:	adrp	x1, 40d000 <ferror@plt+0xa900>
  408a1c:	add	x1, x1, #0xcb
  408a20:	ldp	x29, x30, [sp], #32
  408a24:	b	4084e4 <ferror@plt+0x5de4>
  408a28:	stp	x29, x30, [sp, #-32]!
  408a2c:	stp	x20, x19, [sp, #16]
  408a30:	mov	x29, sp
  408a34:	mov	x19, x2
  408a38:	mov	x20, x0
  408a3c:	bl	40826c <ferror@plt+0x5b6c>
  408a40:	mov	x0, x20
  408a44:	mov	x2, x19
  408a48:	ldp	x20, x19, [sp, #16]
  408a4c:	adrp	x1, 40d000 <ferror@plt+0xa900>
  408a50:	add	x1, x1, #0xcf
  408a54:	ldp	x29, x30, [sp], #32
  408a58:	b	4084e4 <ferror@plt+0x5de4>
  408a5c:	stp	x29, x30, [sp, #-32]!
  408a60:	stp	x20, x19, [sp, #16]
  408a64:	mov	x29, sp
  408a68:	mov	x19, x2
  408a6c:	mov	x20, x0
  408a70:	bl	40826c <ferror@plt+0x5b6c>
  408a74:	mov	x0, x20
  408a78:	mov	x2, x19
  408a7c:	ldp	x20, x19, [sp, #16]
  408a80:	adrp	x1, 40c000 <ferror@plt+0x9900>
  408a84:	add	x1, x1, #0xa24
  408a88:	ldp	x29, x30, [sp], #32
  408a8c:	b	4084e4 <ferror@plt+0x5de4>
  408a90:	stp	x29, x30, [sp, #-32]!
  408a94:	stp	x20, x19, [sp, #16]
  408a98:	mov	x29, sp
  408a9c:	mov	w19, w2
  408aa0:	mov	x20, x0
  408aa4:	bl	40826c <ferror@plt+0x5b6c>
  408aa8:	mov	x0, x20
  408aac:	mov	w2, w19
  408ab0:	ldp	x20, x19, [sp, #16]
  408ab4:	adrp	x1, 40c000 <ferror@plt+0x9900>
  408ab8:	add	x1, x1, #0x992
  408abc:	ldp	x29, x30, [sp], #32
  408ac0:	b	4084e4 <ferror@plt+0x5de4>
  408ac4:	stp	x29, x30, [sp, #-32]!
  408ac8:	stp	x20, x19, [sp, #16]
  408acc:	mov	x29, sp
  408ad0:	mov	x19, x2
  408ad4:	mov	x20, x0
  408ad8:	bl	40826c <ferror@plt+0x5b6c>
  408adc:	mov	x0, x20
  408ae0:	mov	x2, x19
  408ae4:	ldp	x20, x19, [sp, #16]
  408ae8:	adrp	x1, 40c000 <ferror@plt+0x9900>
  408aec:	add	x1, x1, #0x6b6
  408af0:	ldp	x29, x30, [sp], #32
  408af4:	b	4084e4 <ferror@plt+0x5de4>
  408af8:	stp	x29, x30, [sp, #-32]!
  408afc:	str	x19, [sp, #16]
  408b00:	mov	x29, sp
  408b04:	mov	x19, x0
  408b08:	bl	40826c <ferror@plt+0x5b6c>
  408b0c:	mov	x0, x19
  408b10:	ldr	x19, [sp, #16]
  408b14:	adrp	x1, 40d000 <ferror@plt+0xa900>
  408b18:	add	x1, x1, #0xbe
  408b1c:	ldp	x29, x30, [sp], #32
  408b20:	b	4084e4 <ferror@plt+0x5de4>
  408b24:	stp	x29, x30, [sp, #-32]!
  408b28:	str	x19, [sp, #16]
  408b2c:	mov	x29, sp
  408b30:	cbz	w0, 408b78 <ferror@plt+0x6478>
  408b34:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  408b38:	ldr	x8, [x8, #4016]
  408b3c:	ldr	x0, [x8]
  408b40:	bl	4081c4 <ferror@plt+0x5ac4>
  408b44:	adrp	x19, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408b48:	str	x0, [x19, #3536]
  408b4c:	cbz	x0, 408b84 <ferror@plt+0x6484>
  408b50:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  408b54:	ldr	x8, [x8, #4056]
  408b58:	ldr	w8, [x8]
  408b5c:	cbz	w8, 408b6c <ferror@plt+0x646c>
  408b60:	mov	w1, #0x1                   	// #1
  408b64:	bl	408260 <ferror@plt+0x5b60>
  408b68:	ldr	x0, [x19, #3536]
  408b6c:	ldr	x19, [sp, #16]
  408b70:	ldp	x29, x30, [sp], #32
  408b74:	b	4086a0 <ferror@plt+0x5fa0>
  408b78:	ldr	x19, [sp, #16]
  408b7c:	ldp	x29, x30, [sp], #32
  408b80:	ret
  408b84:	adrp	x0, 40d000 <ferror@plt+0xa900>
  408b88:	add	x0, x0, #0x13d
  408b8c:	bl	4020c0 <perror@plt>
  408b90:	mov	w0, #0x1                   	// #1
  408b94:	bl	4020b0 <exit@plt>
  408b98:	stp	x29, x30, [sp, #-16]!
  408b9c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408ba0:	ldr	x0, [x8, #3536]
  408ba4:	mov	x29, sp
  408ba8:	cbz	x0, 408bc0 <ferror@plt+0x64c0>
  408bac:	bl	40870c <ferror@plt+0x600c>
  408bb0:	adrp	x0, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408bb4:	add	x0, x0, #0xdd0
  408bb8:	ldp	x29, x30, [sp], #16
  408bbc:	b	4081f8 <ferror@plt+0x5af8>
  408bc0:	ldp	x29, x30, [sp], #16
  408bc4:	ret
  408bc8:	stp	x29, x30, [sp, #-16]!
  408bcc:	mov	x29, sp
  408bd0:	cbz	w0, 408c0c <ferror@plt+0x650c>
  408bd4:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  408bd8:	ldr	x8, [x8, #4016]
  408bdc:	ldr	x0, [x8]
  408be0:	bl	4081c4 <ferror@plt+0x5ac4>
  408be4:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408be8:	str	x0, [x8, #3536]
  408bec:	cbz	x0, 408c14 <ferror@plt+0x6514>
  408bf0:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  408bf4:	ldr	x8, [x8, #4056]
  408bf8:	ldr	w8, [x8]
  408bfc:	cbz	w8, 408c0c <ferror@plt+0x650c>
  408c00:	mov	w1, #0x1                   	// #1
  408c04:	ldp	x29, x30, [sp], #16
  408c08:	b	408260 <ferror@plt+0x5b60>
  408c0c:	ldp	x29, x30, [sp], #16
  408c10:	ret
  408c14:	adrp	x0, 40d000 <ferror@plt+0xa900>
  408c18:	add	x0, x0, #0x13d
  408c1c:	bl	4020c0 <perror@plt>
  408c20:	mov	w0, #0x1                   	// #1
  408c24:	bl	4020b0 <exit@plt>
  408c28:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408c2c:	ldr	x8, [x8, #3536]
  408c30:	cbz	x8, 408c40 <ferror@plt+0x6540>
  408c34:	adrp	x0, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408c38:	add	x0, x0, #0xdd0
  408c3c:	b	4081f8 <ferror@plt+0x5af8>
  408c40:	ret
  408c44:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408c48:	ldr	x8, [x8, #3536]
  408c4c:	cmp	x8, #0x0
  408c50:	cset	w0, ne  // ne = any
  408c54:	ret
  408c58:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408c5c:	ldr	x0, [x8, #3536]
  408c60:	ret
  408c64:	stp	x29, x30, [sp, #-32]!
  408c68:	str	x19, [sp, #16]
  408c6c:	adrp	x19, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408c70:	ldr	x8, [x19, #3536]
  408c74:	mov	x29, sp
  408c78:	cbz	x8, 408ca0 <ferror@plt+0x65a0>
  408c7c:	mov	x1, x0
  408c80:	cbz	x0, 408c90 <ferror@plt+0x6590>
  408c84:	mov	x0, x8
  408c88:	bl	40826c <ferror@plt+0x5b6c>
  408c8c:	ldr	x8, [x19, #3536]
  408c90:	ldr	x19, [sp, #16]
  408c94:	mov	x0, x8
  408c98:	ldp	x29, x30, [sp], #32
  408c9c:	b	408588 <ferror@plt+0x5e88>
  408ca0:	ldr	x19, [sp, #16]
  408ca4:	ldp	x29, x30, [sp], #32
  408ca8:	ret
  408cac:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408cb0:	ldr	x0, [x8, #3536]
  408cb4:	cbz	x0, 408cbc <ferror@plt+0x65bc>
  408cb8:	b	4085d8 <ferror@plt+0x5ed8>
  408cbc:	ret
  408cc0:	stp	x29, x30, [sp, #-32]!
  408cc4:	str	x19, [sp, #16]
  408cc8:	adrp	x19, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408ccc:	ldr	x8, [x19, #3536]
  408cd0:	tst	w0, #0x6
  408cd4:	mov	x29, sp
  408cd8:	b.eq	408d00 <ferror@plt+0x6600>  // b.none
  408cdc:	cbz	x8, 408d04 <ferror@plt+0x6604>
  408ce0:	cbz	x1, 408cf0 <ferror@plt+0x65f0>
  408ce4:	mov	x0, x8
  408ce8:	bl	40826c <ferror@plt+0x5b6c>
  408cec:	ldr	x8, [x19, #3536]
  408cf0:	ldr	x19, [sp, #16]
  408cf4:	mov	x0, x8
  408cf8:	ldp	x29, x30, [sp], #32
  408cfc:	b	4086a0 <ferror@plt+0x5fa0>
  408d00:	cbnz	x8, 408d24 <ferror@plt+0x6624>
  408d04:	mov	w8, #0x5                   	// #5
  408d08:	tst	w0, w8
  408d0c:	b.eq	408d24 <ferror@plt+0x6624>  // b.none
  408d10:	ldr	x19, [sp, #16]
  408d14:	adrp	x0, 40c000 <ferror@plt+0x9900>
  408d18:	add	x0, x0, #0xc32
  408d1c:	ldp	x29, x30, [sp], #32
  408d20:	b	402630 <printf@plt>
  408d24:	ldr	x19, [sp, #16]
  408d28:	ldp	x29, x30, [sp], #32
  408d2c:	ret
  408d30:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408d34:	ldr	x8, [x8, #3536]
  408d38:	tst	w0, #0x6
  408d3c:	b.eq	408d4c <ferror@plt+0x664c>  // b.none
  408d40:	cbz	x8, 408d50 <ferror@plt+0x6650>
  408d44:	mov	x0, x8
  408d48:	b	40870c <ferror@plt+0x600c>
  408d4c:	cbnz	x8, 408d68 <ferror@plt+0x6668>
  408d50:	mov	w8, #0x5                   	// #5
  408d54:	tst	w0, w8
  408d58:	b.eq	408d68 <ferror@plt+0x6668>  // b.none
  408d5c:	adrp	x0, 40c000 <ferror@plt+0x9900>
  408d60:	add	x0, x0, #0xc32
  408d64:	b	402630 <printf@plt>
  408d68:	ret
  408d6c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408d70:	ldr	x8, [x8, #3536]
  408d74:	tst	w0, #0x6
  408d78:	b.eq	408d94 <ferror@plt+0x6694>  // b.none
  408d7c:	cbz	x8, 408d98 <ferror@plt+0x6698>
  408d80:	mov	x0, x8
  408d84:	cbz	x2, 408dc0 <ferror@plt+0x66c0>
  408d88:	mov	x1, x2
  408d8c:	mov	w2, w4
  408d90:	b	408a90 <ferror@plt+0x6390>
  408d94:	cbnz	x8, 408dbc <ferror@plt+0x66bc>
  408d98:	mov	w8, #0x5                   	// #5
  408d9c:	tst	w0, w8
  408da0:	b.eq	408dbc <ferror@plt+0x66bc>  // b.none
  408da4:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  408da8:	ldr	x8, [x8, #4016]
  408dac:	mov	x2, x3
  408db0:	mov	w3, w4
  408db4:	ldr	x0, [x8]
  408db8:	b	4096a4 <ferror@plt+0x6fa4>
  408dbc:	ret
  408dc0:	mov	w1, w4
  408dc4:	b	40883c <ferror@plt+0x613c>
  408dc8:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408dcc:	ldr	x8, [x8, #3536]
  408dd0:	tst	w0, #0x6
  408dd4:	b.eq	408df0 <ferror@plt+0x66f0>  // b.none
  408dd8:	cbz	x8, 408df4 <ferror@plt+0x66f4>
  408ddc:	mov	x0, x8
  408de0:	cbz	x2, 408e1c <ferror@plt+0x671c>
  408de4:	mov	x1, x2
  408de8:	mov	x2, x4
  408dec:	b	408ac4 <ferror@plt+0x63c4>
  408df0:	cbnz	x8, 408e18 <ferror@plt+0x6718>
  408df4:	mov	w8, #0x5                   	// #5
  408df8:	tst	w0, w8
  408dfc:	b.eq	408e18 <ferror@plt+0x6718>  // b.none
  408e00:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  408e04:	ldr	x8, [x8, #4016]
  408e08:	mov	x2, x3
  408e0c:	mov	x3, x4
  408e10:	ldr	x0, [x8]
  408e14:	b	4096a4 <ferror@plt+0x6fa4>
  408e18:	ret
  408e1c:	mov	x1, x4
  408e20:	b	40884c <ferror@plt+0x614c>
  408e24:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408e28:	ldr	x8, [x8, #3536]
  408e2c:	tst	w0, #0x6
  408e30:	b.eq	408e4c <ferror@plt+0x674c>  // b.none
  408e34:	cbz	x8, 408e50 <ferror@plt+0x6750>
  408e38:	mov	x0, x8
  408e3c:	cbz	x2, 408e7c <ferror@plt+0x677c>
  408e40:	mov	x1, x2
  408e44:	mov	w2, w4
  408e48:	b	4089c0 <ferror@plt+0x62c0>
  408e4c:	cbnz	x8, 408e78 <ferror@plt+0x6778>
  408e50:	mov	w8, #0x5                   	// #5
  408e54:	tst	w0, w8
  408e58:	b.eq	408e78 <ferror@plt+0x6778>  // b.none
  408e5c:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  408e60:	ldr	x8, [x8, #4016]
  408e64:	mov	x2, x3
  408e68:	ldr	x0, [x8]
  408e6c:	and	w8, w4, #0xff
  408e70:	mov	w3, w8
  408e74:	b	4096a4 <ferror@plt+0x6fa4>
  408e78:	ret
  408e7c:	mov	w1, w4
  408e80:	b	4087cc <ferror@plt+0x60cc>
  408e84:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408e88:	ldr	x8, [x8, #3536]
  408e8c:	tst	w0, #0x6
  408e90:	b.eq	408eac <ferror@plt+0x67ac>  // b.none
  408e94:	cbz	x8, 408eb0 <ferror@plt+0x67b0>
  408e98:	mov	x0, x8
  408e9c:	cbz	x2, 408edc <ferror@plt+0x67dc>
  408ea0:	mov	x1, x2
  408ea4:	mov	w2, w4
  408ea8:	b	4089f4 <ferror@plt+0x62f4>
  408eac:	cbnz	x8, 408ed8 <ferror@plt+0x67d8>
  408eb0:	mov	w8, #0x5                   	// #5
  408eb4:	tst	w0, w8
  408eb8:	b.eq	408ed8 <ferror@plt+0x67d8>  // b.none
  408ebc:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  408ec0:	ldr	x8, [x8, #4016]
  408ec4:	mov	x2, x3
  408ec8:	ldr	x0, [x8]
  408ecc:	and	w8, w4, #0xffff
  408ed0:	mov	w3, w8
  408ed4:	b	4096a4 <ferror@plt+0x6fa4>
  408ed8:	ret
  408edc:	mov	w1, w4
  408ee0:	b	4087dc <ferror@plt+0x60dc>
  408ee4:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408ee8:	ldr	x8, [x8, #3536]
  408eec:	tst	w0, #0x6
  408ef0:	b.eq	408f0c <ferror@plt+0x680c>  // b.none
  408ef4:	cbz	x8, 408f10 <ferror@plt+0x6810>
  408ef8:	mov	x0, x8
  408efc:	cbz	x2, 408f38 <ferror@plt+0x6838>
  408f00:	mov	x1, x2
  408f04:	mov	w2, w4
  408f08:	b	408924 <ferror@plt+0x6224>
  408f0c:	cbnz	x8, 408f34 <ferror@plt+0x6834>
  408f10:	mov	w8, #0x5                   	// #5
  408f14:	tst	w0, w8
  408f18:	b.eq	408f34 <ferror@plt+0x6834>  // b.none
  408f1c:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  408f20:	ldr	x8, [x8, #4016]
  408f24:	mov	x2, x3
  408f28:	mov	w3, w4
  408f2c:	ldr	x0, [x8]
  408f30:	b	4096a4 <ferror@plt+0x6fa4>
  408f34:	ret
  408f38:	mov	w1, w4
  408f3c:	b	4087ec <ferror@plt+0x60ec>
  408f40:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408f44:	ldr	x8, [x8, #3536]
  408f48:	tst	w0, #0x6
  408f4c:	b.eq	408f68 <ferror@plt+0x6868>  // b.none
  408f50:	cbz	x8, 408f6c <ferror@plt+0x686c>
  408f54:	mov	x0, x8
  408f58:	cbz	x2, 408f94 <ferror@plt+0x6894>
  408f5c:	mov	x1, x2
  408f60:	mov	x2, x4
  408f64:	b	408958 <ferror@plt+0x6258>
  408f68:	cbnz	x8, 408f90 <ferror@plt+0x6890>
  408f6c:	mov	w8, #0x5                   	// #5
  408f70:	tst	w0, w8
  408f74:	b.eq	408f90 <ferror@plt+0x6890>  // b.none
  408f78:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  408f7c:	ldr	x8, [x8, #4016]
  408f80:	mov	x2, x3
  408f84:	mov	x3, x4
  408f88:	ldr	x0, [x8]
  408f8c:	b	4096a4 <ferror@plt+0x6fa4>
  408f90:	ret
  408f94:	mov	x1, x4
  408f98:	b	4087fc <ferror@plt+0x60fc>
  408f9c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408fa0:	ldr	x8, [x8, #3536]
  408fa4:	tst	w0, #0x6
  408fa8:	b.eq	408fc4 <ferror@plt+0x68c4>  // b.none
  408fac:	cbz	x8, 408fc8 <ferror@plt+0x68c8>
  408fb0:	mov	x0, x8
  408fb4:	cbz	x2, 408ff0 <ferror@plt+0x68f0>
  408fb8:	mov	x1, x2
  408fbc:	mov	x2, x4
  408fc0:	b	408a28 <ferror@plt+0x6328>
  408fc4:	cbnz	x8, 408fec <ferror@plt+0x68ec>
  408fc8:	mov	w8, #0x5                   	// #5
  408fcc:	tst	w0, w8
  408fd0:	b.eq	408fec <ferror@plt+0x68ec>  // b.none
  408fd4:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  408fd8:	ldr	x8, [x8, #4016]
  408fdc:	mov	x2, x3
  408fe0:	mov	x3, x4
  408fe4:	ldr	x0, [x8]
  408fe8:	b	4096a4 <ferror@plt+0x6fa4>
  408fec:	ret
  408ff0:	mov	x1, x4
  408ff4:	b	40881c <ferror@plt+0x611c>
  408ff8:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  408ffc:	ldr	x8, [x8, #3536]
  409000:	tst	w0, #0x6
  409004:	b.eq	409020 <ferror@plt+0x6920>  // b.none
  409008:	cbz	x8, 409024 <ferror@plt+0x6924>
  40900c:	mov	x0, x8
  409010:	cbz	x2, 40904c <ferror@plt+0x694c>
  409014:	mov	x1, x2
  409018:	mov	x2, x4
  40901c:	b	408a5c <ferror@plt+0x635c>
  409020:	cbnz	x8, 409048 <ferror@plt+0x6948>
  409024:	mov	w8, #0x5                   	// #5
  409028:	tst	w0, w8
  40902c:	b.eq	409048 <ferror@plt+0x6948>  // b.none
  409030:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  409034:	ldr	x8, [x8, #4016]
  409038:	mov	x2, x3
  40903c:	mov	x3, x4
  409040:	ldr	x0, [x8]
  409044:	b	4096a4 <ferror@plt+0x6fa4>
  409048:	ret
  40904c:	mov	x1, x4
  409050:	b	40882c <ferror@plt+0x612c>
  409054:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  409058:	ldr	x8, [x8, #3536]
  40905c:	tst	w0, #0x6
  409060:	b.eq	409078 <ferror@plt+0x6978>  // b.none
  409064:	cbz	x8, 40907c <ferror@plt+0x697c>
  409068:	mov	x0, x8
  40906c:	cbz	x2, 4090a0 <ferror@plt+0x69a0>
  409070:	mov	x1, x2
  409074:	b	4088e8 <ferror@plt+0x61e8>
  409078:	cbnz	x8, 40909c <ferror@plt+0x699c>
  40907c:	mov	w8, #0x5                   	// #5
  409080:	tst	w0, w8
  409084:	b.eq	40909c <ferror@plt+0x699c>  // b.none
  409088:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40908c:	ldr	x8, [x8, #4016]
  409090:	mov	x2, x3
  409094:	ldr	x0, [x8]
  409098:	b	4096a4 <ferror@plt+0x6fa4>
  40909c:	ret
  4090a0:	b	4087c0 <ferror@plt+0x60c0>
  4090a4:	sub	sp, sp, #0x60
  4090a8:	stp	x20, x19, [sp, #80]
  4090ac:	mov	x20, x0
  4090b0:	adrp	x2, 40d000 <ferror@plt+0xa900>
  4090b4:	mov	w19, w1
  4090b8:	add	x2, x2, #0x129
  4090bc:	mov	x0, sp
  4090c0:	mov	w1, #0x40                  	// #64
  4090c4:	mov	x3, x20
  4090c8:	stp	x29, x30, [sp, #64]
  4090cc:	add	x29, sp, #0x40
  4090d0:	bl	4021b0 <snprintf@plt>
  4090d4:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4090d8:	ldr	x0, [x8, #3536]
  4090dc:	cbz	x0, 409100 <ferror@plt+0x6a00>
  4090e0:	cbz	x20, 40912c <ferror@plt+0x6a2c>
  4090e4:	mov	x1, x20
  4090e8:	mov	w2, w19
  4090ec:	bl	408924 <ferror@plt+0x6224>
  4090f0:	ldp	x20, x19, [sp, #80]
  4090f4:	ldp	x29, x30, [sp, #64]
  4090f8:	add	sp, sp, #0x60
  4090fc:	ret
  409100:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  409104:	ldr	x8, [x8, #4016]
  409108:	mov	x2, sp
  40910c:	mov	w1, #0x6                   	// #6
  409110:	mov	w3, w19
  409114:	ldr	x0, [x8]
  409118:	bl	4096a4 <ferror@plt+0x6fa4>
  40911c:	ldp	x20, x19, [sp, #80]
  409120:	ldp	x29, x30, [sp, #64]
  409124:	add	sp, sp, #0x60
  409128:	ret
  40912c:	mov	w1, w19
  409130:	bl	4087ec <ferror@plt+0x60ec>
  409134:	ldp	x20, x19, [sp, #80]
  409138:	ldp	x29, x30, [sp, #64]
  40913c:	add	sp, sp, #0x60
  409140:	ret
  409144:	sub	sp, sp, #0x60
  409148:	stp	x20, x19, [sp, #80]
  40914c:	mov	x20, x0
  409150:	adrp	x2, 40d000 <ferror@plt+0xa900>
  409154:	mov	x19, x1
  409158:	add	x2, x2, #0x130
  40915c:	mov	x0, sp
  409160:	mov	w1, #0x40                  	// #64
  409164:	mov	x3, x20
  409168:	stp	x29, x30, [sp, #64]
  40916c:	add	x29, sp, #0x40
  409170:	bl	4021b0 <snprintf@plt>
  409174:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  409178:	ldr	x0, [x8, #3536]
  40917c:	cbz	x0, 4091a0 <ferror@plt+0x6aa0>
  409180:	cbz	x20, 4091cc <ferror@plt+0x6acc>
  409184:	cbnz	x19, 4091cc <ferror@plt+0x6acc>
  409188:	mov	x1, x20
  40918c:	bl	40826c <ferror@plt+0x5b6c>
  409190:	ldp	x20, x19, [sp, #80]
  409194:	ldp	x29, x30, [sp, #64]
  409198:	add	sp, sp, #0x60
  40919c:	ret
  4091a0:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4091a4:	ldr	x8, [x8, #4016]
  4091a8:	mov	x2, sp
  4091ac:	mov	w1, #0x6                   	// #6
  4091b0:	mov	x3, x19
  4091b4:	ldr	x0, [x8]
  4091b8:	bl	4096a4 <ferror@plt+0x6fa4>
  4091bc:	ldp	x20, x19, [sp, #80]
  4091c0:	ldp	x29, x30, [sp, #64]
  4091c4:	add	sp, sp, #0x60
  4091c8:	ret
  4091cc:	cbnz	x20, 4091ec <ferror@plt+0x6aec>
  4091d0:	cbz	x19, 4091ec <ferror@plt+0x6aec>
  4091d4:	mov	x1, x19
  4091d8:	bl	408750 <ferror@plt+0x6050>
  4091dc:	ldp	x20, x19, [sp, #80]
  4091e0:	ldp	x29, x30, [sp, #64]
  4091e4:	add	sp, sp, #0x60
  4091e8:	ret
  4091ec:	mov	x1, x20
  4091f0:	mov	x2, x19
  4091f4:	bl	40885c <ferror@plt+0x615c>
  4091f8:	ldp	x20, x19, [sp, #80]
  4091fc:	ldp	x29, x30, [sp, #64]
  409200:	add	sp, sp, #0x60
  409204:	ret
  409208:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  40920c:	ldr	x8, [x8, #3536]
  409210:	tst	w0, #0x6
  409214:	b.eq	409230 <ferror@plt+0x6b30>  // b.none
  409218:	cbz	x8, 409234 <ferror@plt+0x6b34>
  40921c:	cbz	x2, 40925c <ferror@plt+0x6b5c>
  409220:	cbnz	x4, 40925c <ferror@plt+0x6b5c>
  409224:	mov	x0, x8
  409228:	mov	x1, x2
  40922c:	b	40826c <ferror@plt+0x5b6c>
  409230:	cbnz	x8, 409258 <ferror@plt+0x6b58>
  409234:	mov	w8, #0x5                   	// #5
  409238:	tst	w0, w8
  40923c:	b.eq	409258 <ferror@plt+0x6b58>  // b.none
  409240:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  409244:	ldr	x8, [x8, #4016]
  409248:	mov	x2, x3
  40924c:	mov	x3, x4
  409250:	ldr	x0, [x8]
  409254:	b	4096a4 <ferror@plt+0x6fa4>
  409258:	ret
  40925c:	cbnz	x2, 409270 <ferror@plt+0x6b70>
  409260:	cbz	x4, 409270 <ferror@plt+0x6b70>
  409264:	mov	x0, x8
  409268:	mov	x1, x4
  40926c:	b	408750 <ferror@plt+0x6050>
  409270:	mov	x0, x8
  409274:	mov	x1, x2
  409278:	mov	x2, x4
  40927c:	b	40885c <ferror@plt+0x615c>
  409280:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  409284:	ldr	x8, [x8, #3536]
  409288:	tst	w0, #0x6
  40928c:	b.eq	4092ac <ferror@plt+0x6bac>  // b.none
  409290:	cbz	x8, 4092b0 <ferror@plt+0x6bb0>
  409294:	cbz	x2, 4092f0 <ferror@plt+0x6bf0>
  409298:	and	w9, w4, #0x1
  40929c:	mov	x0, x8
  4092a0:	mov	x1, x2
  4092a4:	mov	w2, w9
  4092a8:	b	4088a0 <ferror@plt+0x61a0>
  4092ac:	cbnz	x8, 4092ec <ferror@plt+0x6bec>
  4092b0:	mov	w8, #0x5                   	// #5
  4092b4:	tst	w0, w8
  4092b8:	b.eq	4092ec <ferror@plt+0x6bec>  // b.none
  4092bc:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4092c0:	ldr	x8, [x8, #4016]
  4092c4:	adrp	x9, 40d000 <ferror@plt+0xa900>
  4092c8:	add	x9, x9, #0xb3
  4092cc:	tst	w4, #0x1
  4092d0:	ldr	x0, [x8]
  4092d4:	adrp	x8, 40d000 <ferror@plt+0xa900>
  4092d8:	add	x8, x8, #0xb8
  4092dc:	csel	x8, x9, x8, ne  // ne = any
  4092e0:	mov	x2, x3
  4092e4:	mov	x3, x8
  4092e8:	b	4096a4 <ferror@plt+0x6fa4>
  4092ec:	ret
  4092f0:	and	w1, w4, #0x1
  4092f4:	mov	x0, x8
  4092f8:	b	408790 <ferror@plt+0x6090>
  4092fc:	sub	sp, sp, #0x60
  409300:	stp	x29, x30, [sp, #64]
  409304:	stp	x20, x19, [sp, #80]
  409308:	adrp	x20, 422000 <stdout@@GLIBC_2.17+0x3c78>
  40930c:	ldr	x8, [x20, #3536]
  409310:	tst	w0, #0x6
  409314:	add	x29, sp, #0x40
  409318:	b.eq	409364 <ferror@plt+0x6c64>  // b.none
  40931c:	cbz	x8, 409364 <ferror@plt+0x6c64>
  409320:	mov	x19, x2
  409324:	adrp	x2, 40d000 <ferror@plt+0xa900>
  409328:	add	x2, x2, #0x137
  40932c:	mov	x0, sp
  409330:	mov	w1, #0x40                  	// #64
  409334:	mov	x3, x4
  409338:	bl	4021b0 <snprintf@plt>
  40933c:	ldr	x0, [x20, #3536]
  409340:	cbz	x0, 409354 <ferror@plt+0x6c54>
  409344:	cbz	x19, 409398 <ferror@plt+0x6c98>
  409348:	mov	x2, sp
  40934c:	mov	x1, x19
  409350:	bl	40885c <ferror@plt+0x615c>
  409354:	ldp	x20, x19, [sp, #80]
  409358:	ldp	x29, x30, [sp, #64]
  40935c:	add	sp, sp, #0x60
  409360:	ret
  409364:	mov	w9, #0x5                   	// #5
  409368:	tst	w0, w9
  40936c:	b.eq	409354 <ferror@plt+0x6c54>  // b.none
  409370:	cbnz	x8, 409354 <ferror@plt+0x6c54>
  409374:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  409378:	ldr	x8, [x8, #4016]
  40937c:	ldp	x20, x19, [sp, #80]
  409380:	ldp	x29, x30, [sp, #64]
  409384:	mov	x2, x3
  409388:	ldr	x0, [x8]
  40938c:	mov	x3, x4
  409390:	add	sp, sp, #0x60
  409394:	b	4096a4 <ferror@plt+0x6fa4>
  409398:	mov	x1, sp
  40939c:	bl	408750 <ferror@plt+0x6050>
  4093a0:	ldp	x20, x19, [sp, #80]
  4093a4:	ldp	x29, x30, [sp, #64]
  4093a8:	add	sp, sp, #0x60
  4093ac:	ret
  4093b0:	sub	sp, sp, #0x60
  4093b4:	stp	x29, x30, [sp, #64]
  4093b8:	stp	x20, x19, [sp, #80]
  4093bc:	adrp	x20, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4093c0:	ldr	x8, [x20, #3536]
  4093c4:	tst	w0, #0x6
  4093c8:	add	x29, sp, #0x40
  4093cc:	b.eq	409414 <ferror@plt+0x6d14>  // b.none
  4093d0:	cbz	x8, 409414 <ferror@plt+0x6d14>
  4093d4:	mov	x19, x2
  4093d8:	adrp	x2, 40d000 <ferror@plt+0xa900>
  4093dc:	add	x2, x2, #0x44
  4093e0:	mov	x0, sp
  4093e4:	mov	w1, #0x40                  	// #64
  4093e8:	mov	w3, w4
  4093ec:	bl	4021b0 <snprintf@plt>
  4093f0:	ldr	x0, [x20, #3536]
  4093f4:	cbz	x19, 409448 <ferror@plt+0x6d48>
  4093f8:	mov	x2, sp
  4093fc:	mov	x1, x19
  409400:	bl	40885c <ferror@plt+0x615c>
  409404:	ldp	x20, x19, [sp, #80]
  409408:	ldp	x29, x30, [sp, #64]
  40940c:	add	sp, sp, #0x60
  409410:	ret
  409414:	mov	w9, #0x5                   	// #5
  409418:	tst	w0, w9
  40941c:	b.eq	409404 <ferror@plt+0x6d04>  // b.none
  409420:	cbnz	x8, 409404 <ferror@plt+0x6d04>
  409424:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  409428:	ldr	x8, [x8, #4016]
  40942c:	ldp	x20, x19, [sp, #80]
  409430:	ldp	x29, x30, [sp, #64]
  409434:	mov	x2, x3
  409438:	ldr	x0, [x8]
  40943c:	mov	w3, w4
  409440:	add	sp, sp, #0x60
  409444:	b	4096a4 <ferror@plt+0x6fa4>
  409448:	mov	x1, sp
  40944c:	bl	408750 <ferror@plt+0x6050>
  409450:	ldp	x20, x19, [sp, #80]
  409454:	ldp	x29, x30, [sp, #64]
  409458:	add	sp, sp, #0x60
  40945c:	ret
  409460:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  409464:	ldr	x8, [x8, #3536]
  409468:	tst	w0, #0x6
  40946c:	b.eq	409484 <ferror@plt+0x6d84>  // b.none
  409470:	cbz	x8, 409488 <ferror@plt+0x6d88>
  409474:	mov	x0, x8
  409478:	cbz	x2, 4094b0 <ferror@plt+0x6db0>
  40947c:	mov	x1, x2
  409480:	b	408af8 <ferror@plt+0x63f8>
  409484:	cbnz	x8, 4094ac <ferror@plt+0x6dac>
  409488:	mov	w8, #0x5                   	// #5
  40948c:	tst	w0, w8
  409490:	b.eq	4094ac <ferror@plt+0x6dac>  // b.none
  409494:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  409498:	ldr	x8, [x8, #4016]
  40949c:	mov	x2, x3
  4094a0:	mov	x3, x4
  4094a4:	ldr	x0, [x8]
  4094a8:	b	4096a4 <ferror@plt+0x6fa4>
  4094ac:	ret
  4094b0:	b	4087b4 <ferror@plt+0x60b4>
  4094b4:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  4094b8:	ldr	x8, [x8, #3536]
  4094bc:	cbz	x8, 4094c4 <ferror@plt+0x6dc4>
  4094c0:	ret
  4094c4:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  4094c8:	ldr	x8, [x8, #4048]
  4094cc:	adrp	x0, 40c000 <ferror@plt+0x9900>
  4094d0:	add	x0, x0, #0xc32
  4094d4:	ldr	x1, [x8]
  4094d8:	b	402630 <printf@plt>
  4094dc:	stp	x29, x30, [sp, #-32]!
  4094e0:	str	x19, [sp, #16]
  4094e4:	mov	w19, wzr
  4094e8:	mov	x29, sp
  4094ec:	cbz	w0, 409558 <ferror@plt+0x6e58>
  4094f0:	cbnz	w1, 409558 <ferror@plt+0x6e58>
  4094f4:	cmp	w0, #0x2
  4094f8:	b.eq	409514 <ferror@plt+0x6e14>  // b.none
  4094fc:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  409500:	ldr	x8, [x8, #4016]
  409504:	ldr	x0, [x8]
  409508:	bl	4021c0 <fileno@plt>
  40950c:	bl	402570 <isatty@plt>
  409510:	cbz	w0, 409568 <ferror@plt+0x6e68>
  409514:	adrp	x0, 40d000 <ferror@plt+0xa900>
  409518:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  40951c:	mov	w19, #0x1                   	// #1
  409520:	add	x0, x0, #0x162
  409524:	strb	w19, [x8, #3544]
  409528:	bl	402660 <getenv@plt>
  40952c:	cbz	x0, 409558 <ferror@plt+0x6e58>
  409530:	mov	w1, #0x3b                  	// #59
  409534:	bl	4023a0 <strrchr@plt>
  409538:	cbz	x0, 40959c <ferror@plt+0x6e9c>
  40953c:	ldrb	w8, [x0, #1]
  409540:	sub	w9, w8, #0x30
  409544:	cmp	w9, #0x7
  409548:	b.cs	409594 <ferror@plt+0x6e94>  // b.hs, b.nlast
  40954c:	ldrb	w8, [x0, #2]
  409550:	mov	w19, #0x1                   	// #1
  409554:	cbz	w8, 40957c <ferror@plt+0x6e7c>
  409558:	mov	w0, w19
  40955c:	ldr	x19, [sp, #16]
  409560:	ldp	x29, x30, [sp], #32
  409564:	ret
  409568:	mov	w19, wzr
  40956c:	mov	w0, w19
  409570:	ldr	x19, [sp, #16]
  409574:	ldp	x29, x30, [sp], #32
  409578:	ret
  40957c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  409580:	strb	w19, [x8, #3548]
  409584:	mov	w0, w19
  409588:	ldr	x19, [sp, #16]
  40958c:	ldp	x29, x30, [sp], #32
  409590:	ret
  409594:	cmp	w8, #0x38
  409598:	b.eq	40954c <ferror@plt+0x6e4c>  // b.none
  40959c:	mov	w19, #0x1                   	// #1
  4095a0:	mov	w0, w19
  4095a4:	ldr	x19, [sp, #16]
  4095a8:	ldp	x29, x30, [sp], #32
  4095ac:	ret
  4095b0:	stp	x29, x30, [sp, #-48]!
  4095b4:	str	x21, [sp, #16]
  4095b8:	stp	x20, x19, [sp, #32]
  4095bc:	mov	x29, sp
  4095c0:	cbz	x1, 409624 <ferror@plt+0x6f24>
  4095c4:	mov	x19, x1
  4095c8:	mov	x20, x0
  4095cc:	bl	4020a0 <strlen@plt>
  4095d0:	add	x9, x0, #0x10
  4095d4:	mov	x8, sp
  4095d8:	and	x9, x9, #0xfffffffffffffff0
  4095dc:	sub	x21, x8, x9
  4095e0:	add	x2, x0, #0x1
  4095e4:	mov	sp, x21
  4095e8:	mov	x0, x21
  4095ec:	mov	x1, x20
  4095f0:	bl	402070 <memcpy@plt>
  4095f4:	mov	w1, #0x3d                  	// #61
  4095f8:	mov	x0, x21
  4095fc:	bl	4025d0 <strchrnul@plt>
  409600:	ldrb	w8, [x0]
  409604:	mov	x20, x0
  409608:	cbz	w8, 409610 <ferror@plt+0x6f10>
  40960c:	strb	wzr, [x20], #1
  409610:	adrp	x1, 40d000 <ferror@plt+0xa900>
  409614:	add	x1, x1, #0x149
  409618:	mov	x0, x21
  40961c:	bl	40593c <ferror@plt+0x323c>
  409620:	tbz	w0, #0, 40962c <ferror@plt+0x6f2c>
  409624:	mov	w0, wzr
  409628:	b	409684 <ferror@plt+0x6f84>
  40962c:	ldrb	w8, [x20]
  409630:	cbz	w8, 409678 <ferror@plt+0x6f78>
  409634:	adrp	x1, 40d000 <ferror@plt+0xa900>
  409638:	add	x1, x1, #0x150
  40963c:	mov	x0, x20
  409640:	bl	402400 <strcmp@plt>
  409644:	cbz	w0, 409678 <ferror@plt+0x6f78>
  409648:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40964c:	add	x1, x1, #0x157
  409650:	mov	x0, x20
  409654:	bl	402400 <strcmp@plt>
  409658:	cbz	w0, 409698 <ferror@plt+0x6f98>
  40965c:	adrp	x1, 40d000 <ferror@plt+0xa900>
  409660:	add	x1, x1, #0x15c
  409664:	mov	x0, x20
  409668:	bl	402400 <strcmp@plt>
  40966c:	cbnz	w0, 409624 <ferror@plt+0x6f24>
  409670:	str	wzr, [x19]
  409674:	b	409680 <ferror@plt+0x6f80>
  409678:	mov	w8, #0x2                   	// #2
  40967c:	str	w8, [x19]
  409680:	mov	w0, #0x1                   	// #1
  409684:	mov	sp, x29
  409688:	ldp	x20, x19, [sp, #32]
  40968c:	ldr	x21, [sp, #16]
  409690:	ldp	x29, x30, [sp], #48
  409694:	ret
  409698:	mov	w0, #0x1                   	// #1
  40969c:	str	w0, [x19]
  4096a0:	b	409684 <ferror@plt+0x6f84>
  4096a4:	sub	sp, sp, #0x130
  4096a8:	stp	x29, x30, [sp, #240]
  4096ac:	add	x29, sp, #0xf0
  4096b0:	mov	x8, #0xffffffffffffffd8    	// #-40
  4096b4:	mov	x9, sp
  4096b8:	sub	x10, x29, #0x68
  4096bc:	stp	x20, x19, [sp, #288]
  4096c0:	mov	x20, x2
  4096c4:	mov	x19, x0
  4096c8:	movk	x8, #0xff80, lsl #32
  4096cc:	add	x11, x29, #0x40
  4096d0:	cmp	w1, #0x6
  4096d4:	add	x9, x9, #0x80
  4096d8:	add	x10, x10, #0x28
  4096dc:	str	x28, [sp, #256]
  4096e0:	stp	x22, x21, [sp, #272]
  4096e4:	stp	x3, x4, [x29, #-104]
  4096e8:	stp	x5, x6, [x29, #-88]
  4096ec:	stur	x7, [x29, #-72]
  4096f0:	stp	q1, q2, [sp, #16]
  4096f4:	stp	q3, q4, [sp, #48]
  4096f8:	str	q0, [sp]
  4096fc:	stp	q5, q6, [sp, #80]
  409700:	str	q7, [sp, #112]
  409704:	stp	x9, x8, [x29, #-16]
  409708:	stp	x11, x10, [x29, #-32]
  40970c:	b.eq	40979c <ferror@plt+0x709c>  // b.none
  409710:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  409714:	ldrb	w8, [x8, #3544]
  409718:	cbz	w8, 40979c <ferror@plt+0x709c>
  40971c:	adrp	x8, 422000 <stdout@@GLIBC_2.17+0x3c78>
  409720:	ldrb	w8, [x8, #3548]
  409724:	adrp	x9, 40d000 <ferror@plt+0xa900>
  409728:	adrp	x10, 40d000 <ferror@plt+0xa900>
  40972c:	add	x9, x9, #0x1f0
  409730:	add	x10, x10, #0x1d4
  409734:	cmp	w8, #0x0
  409738:	csel	x8, x10, x9, ne  // ne = any
  40973c:	ldr	w8, [x8, w1, uxtw #2]
  409740:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  409744:	add	x9, x9, #0xd10
  409748:	adrp	x21, 40c000 <ferror@plt+0x9900>
  40974c:	ldr	x2, [x9, x8, lsl #3]
  409750:	add	x21, x21, #0xc32
  409754:	mov	x0, x19
  409758:	mov	x1, x21
  40975c:	bl	4026c0 <fprintf@plt>
  409760:	ldp	q0, q1, [x29, #-32]
  409764:	mov	w22, w0
  409768:	sub	x2, x29, #0x40
  40976c:	mov	x0, x19
  409770:	mov	x1, x20
  409774:	stp	q0, q1, [x29, #-64]
  409778:	bl	402620 <vfprintf@plt>
  40977c:	adrp	x2, 40d000 <ferror@plt+0xa900>
  409780:	add	w20, w0, w22
  409784:	add	x2, x2, #0x1ce
  409788:	mov	x0, x19
  40978c:	mov	x1, x21
  409790:	bl	4026c0 <fprintf@plt>
  409794:	add	w0, w20, w0
  409798:	b	4097b4 <ferror@plt+0x70b4>
  40979c:	ldp	q0, q1, [x29, #-32]
  4097a0:	sub	x2, x29, #0x40
  4097a4:	mov	x0, x19
  4097a8:	mov	x1, x20
  4097ac:	stp	q0, q1, [x29, #-64]
  4097b0:	bl	402620 <vfprintf@plt>
  4097b4:	ldp	x20, x19, [sp, #288]
  4097b8:	ldp	x22, x21, [sp, #272]
  4097bc:	ldr	x28, [sp, #256]
  4097c0:	ldp	x29, x30, [sp, #240]
  4097c4:	add	sp, sp, #0x130
  4097c8:	ret
  4097cc:	and	w8, w0, #0xff
  4097d0:	mov	w9, #0x6                   	// #6
  4097d4:	mov	w10, #0x3                   	// #3
  4097d8:	cmp	w8, #0xa
  4097dc:	csel	w9, w10, w9, eq  // eq = none
  4097e0:	cmp	w8, #0x2
  4097e4:	csel	w0, w8, w9, eq  // eq = none
  4097e8:	ret
  4097ec:	and	w8, w0, #0xff
  4097f0:	mov	w9, #0x5                   	// #5
  4097f4:	cmp	w8, #0x2
  4097f8:	cinc	w9, w9, ne  // ne = any
  4097fc:	cmp	w8, #0x6
  409800:	mov	w8, #0x4                   	// #4
  409804:	csel	w0, w8, w9, eq  // eq = none
  409808:	ret
  40980c:	stp	x29, x30, [sp, #-80]!
  409810:	stp	x26, x25, [sp, #16]
  409814:	stp	x24, x23, [sp, #32]
  409818:	stp	x22, x21, [sp, #48]
  40981c:	stp	x20, x19, [sp, #64]
  409820:	mov	x29, sp
  409824:	mov	x21, x3
  409828:	mov	x19, x2
  40982c:	mov	x22, x1
  409830:	mov	w20, w0
  409834:	bl	402650 <__errno_location@plt>
  409838:	cmp	w20, #0x1c
  40983c:	mov	x20, x0
  409840:	b.ne	4098d4 <ferror@plt+0x71d4>  // b.any
  409844:	str	wzr, [x20]
  409848:	ldr	w8, [x22]
  40984c:	adrp	x2, 40d000 <ferror@plt+0xa900>
  409850:	add	x2, x2, #0x12d
  409854:	mov	x0, x19
  409858:	rev	w26, w8
  40985c:	lsr	w3, w26, #12
  409860:	mov	x1, x21
  409864:	bl	4021b0 <snprintf@plt>
  409868:	sxtw	x8, w0
  40986c:	cmp	x8, x21
  409870:	b.cs	4098dc <ferror@plt+0x71dc>  // b.hs, b.nlast
  409874:	add	x24, x22, #0x4
  409878:	adrp	x22, 40d000 <ferror@plt+0xa900>
  40987c:	add	x22, x22, #0x12d
  409880:	mov	w25, #0x2f                  	// #47
  409884:	mov	x23, x19
  409888:	b	4098b8 <ferror@plt+0x71b8>
  40988c:	mov	x21, xzr
  409890:	ldr	w8, [x24], #4
  409894:	mov	x0, x23
  409898:	mov	x1, x21
  40989c:	mov	x2, x22
  4098a0:	rev	w26, w8
  4098a4:	lsr	w3, w26, #12
  4098a8:	bl	4021b0 <snprintf@plt>
  4098ac:	sxtw	x8, w0
  4098b0:	cmp	x21, x8
  4098b4:	b.ls	4098dc <ferror@plt+0x71dc>  // b.plast
  4098b8:	tbnz	w26, #8, 4098e8 <ferror@plt+0x71e8>
  4098bc:	subs	x9, x21, x8
  4098c0:	add	x23, x23, x8
  4098c4:	b.eq	40988c <ferror@plt+0x718c>  // b.none
  4098c8:	strb	w25, [x23], #1
  4098cc:	sub	x21, x9, #0x1
  4098d0:	b	409890 <ferror@plt+0x7190>
  4098d4:	mov	w8, #0x61                  	// #97
  4098d8:	b	4098e0 <ferror@plt+0x71e0>
  4098dc:	mov	w8, #0xfffffff9            	// #-7
  4098e0:	mov	x19, xzr
  4098e4:	str	w8, [x20]
  4098e8:	mov	x0, x19
  4098ec:	ldp	x20, x19, [sp, #64]
  4098f0:	ldp	x22, x21, [sp, #48]
  4098f4:	ldp	x24, x23, [sp, #32]
  4098f8:	ldp	x26, x25, [sp, #16]
  4098fc:	ldp	x29, x30, [sp], #80
  409900:	ret
  409904:	sub	sp, sp, #0x40
  409908:	stp	x29, x30, [sp, #16]
  40990c:	stp	x22, x21, [sp, #32]
  409910:	stp	x20, x19, [sp, #48]
  409914:	add	x29, sp, #0x10
  409918:	mov	x21, x3
  40991c:	mov	x19, x2
  409920:	mov	x20, x1
  409924:	mov	w22, w0
  409928:	bl	402650 <__errno_location@plt>
  40992c:	cmp	w22, #0x1c
  409930:	b.ne	4099bc <ferror@plt+0x72bc>  // b.any
  409934:	lsr	x21, x21, #2
  409938:	str	wzr, [x0]
  40993c:	cbz	w21, 409994 <ferror@plt+0x7294>
  409940:	add	x1, sp, #0x8
  409944:	mov	x0, x20
  409948:	mov	w2, wzr
  40994c:	bl	402090 <strtoul@plt>
  409950:	mov	x8, x0
  409954:	lsr	x9, x0, #20
  409958:	mov	w0, wzr
  40995c:	cbnz	x9, 4099c8 <ferror@plt+0x72c8>
  409960:	ldr	x9, [sp, #8]
  409964:	cmp	x9, x20
  409968:	b.eq	4099c8 <ferror@plt+0x72c8>  // b.none
  40996c:	lsl	w8, w8, #12
  409970:	rev	w8, w8
  409974:	str	w8, [x19]
  409978:	ldrb	w10, [x9]
  40997c:	cmp	w10, #0x2f
  409980:	b.ne	4099dc <ferror@plt+0x72dc>  // b.any
  409984:	add	x20, x9, #0x1
  409988:	subs	w21, w21, #0x1
  40998c:	add	x19, x19, #0x4
  409990:	b.ne	409940 <ferror@plt+0x7240>  // b.any
  409994:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  409998:	ldr	x8, [x8, #3992]
  40999c:	adrp	x0, 40d000 <ferror@plt+0xa900>
  4099a0:	add	x0, x0, #0x20c
  4099a4:	mov	w1, #0x18                  	// #24
  4099a8:	ldr	x3, [x8]
  4099ac:	mov	w2, #0x1                   	// #1
  4099b0:	bl	4024e0 <fwrite@plt>
  4099b4:	mov	w0, wzr
  4099b8:	b	4099c8 <ferror@plt+0x72c8>
  4099bc:	mov	w8, #0x61                  	// #97
  4099c0:	str	w8, [x0]
  4099c4:	mov	w0, #0xffffffff            	// #-1
  4099c8:	ldp	x20, x19, [sp, #48]
  4099cc:	ldp	x22, x21, [sp, #32]
  4099d0:	ldp	x29, x30, [sp, #16]
  4099d4:	add	sp, sp, #0x40
  4099d8:	ret
  4099dc:	cbnz	w10, 4099b4 <ferror@plt+0x72b4>
  4099e0:	orr	w8, w8, #0x10000
  4099e4:	str	w8, [x19]
  4099e8:	mov	w0, #0x1                   	// #1
  4099ec:	b	4099c8 <ferror@plt+0x72c8>
  4099f0:	mov	w0, wzr
  4099f4:	ret
  4099f8:	mov	w0, wzr
  4099fc:	ret
  409a00:	stp	x29, x30, [sp, #-32]!
  409a04:	mov	x29, sp
  409a08:	mov	w8, #0x1                   	// #1
  409a0c:	str	w8, [x29, #28]
  409a10:	str	x19, [sp, #16]
  409a14:	mov	x19, x0
  409a18:	ldr	w0, [x0]
  409a1c:	add	x3, x29, #0x1c
  409a20:	mov	w1, #0x10e                 	// #270
  409a24:	mov	w2, #0xc                   	// #12
  409a28:	mov	w4, #0x4                   	// #4
  409a2c:	bl	402240 <setsockopt@plt>
  409a30:	tbnz	w0, #31, 409a40 <ferror@plt+0x7340>
  409a34:	ldr	w8, [x19, #48]
  409a38:	orr	w8, w8, #0x4
  409a3c:	str	w8, [x19, #48]
  409a40:	ldr	x19, [sp, #16]
  409a44:	ldp	x29, x30, [sp], #32
  409a48:	ret
  409a4c:	sub	sp, sp, #0x20
  409a50:	stp	x29, x30, [sp, #16]
  409a54:	add	x29, sp, #0x10
  409a58:	stur	w1, [x29, #-4]
  409a5c:	ldr	w0, [x0]
  409a60:	sub	x3, x29, #0x4
  409a64:	mov	w1, #0x10e                 	// #270
  409a68:	mov	w2, #0x1                   	// #1
  409a6c:	mov	w4, #0x4                   	// #4
  409a70:	bl	402240 <setsockopt@plt>
  409a74:	ldp	x29, x30, [sp, #16]
  409a78:	add	sp, sp, #0x20
  409a7c:	ret
  409a80:	stp	x29, x30, [sp, #-32]!
  409a84:	str	x19, [sp, #16]
  409a88:	mov	x19, x0
  409a8c:	ldr	w0, [x0]
  409a90:	mov	x29, sp
  409a94:	tbnz	w0, #31, 409aa4 <ferror@plt+0x73a4>
  409a98:	bl	402390 <close@plt>
  409a9c:	mov	w8, #0xffffffff            	// #-1
  409aa0:	str	w8, [x19]
  409aa4:	ldr	x19, [sp, #16]
  409aa8:	ldp	x29, x30, [sp], #32
  409aac:	ret
  409ab0:	sub	sp, sp, #0x40
  409ab4:	stp	x29, x30, [sp, #16]
  409ab8:	stp	x20, x19, [sp, #48]
  409abc:	add	x29, sp, #0x10
  409ac0:	mov	w20, w1
  409ac4:	mov	w8, #0x8000                	// #32768
  409ac8:	mov	w9, #0x1                   	// #1
  409acc:	movi	v0.2d, #0x0
  409ad0:	mov	w1, #0x3                   	// #3
  409ad4:	str	x21, [sp, #32]
  409ad8:	mov	x19, x0
  409adc:	str	w8, [x29, #24]
  409ae0:	stur	w9, [x29, #-4]
  409ae4:	stp	q0, q0, [x0, #16]
  409ae8:	str	xzr, [x0, #48]
  409aec:	str	q0, [x0]
  409af0:	str	w2, [x0, #36]
  409af4:	mov	w0, #0x10                  	// #16
  409af8:	movk	w1, #0x8, lsl #16
  409afc:	bl	402500 <socket@plt>
  409b00:	str	w0, [x19]
  409b04:	tbnz	w0, #31, 409bcc <ferror@plt+0x74cc>
  409b08:	add	x3, x29, #0x18
  409b0c:	mov	w1, #0x1                   	// #1
  409b10:	mov	w2, #0x7                   	// #7
  409b14:	mov	w4, #0x4                   	// #4
  409b18:	bl	402240 <setsockopt@plt>
  409b1c:	tbnz	w0, #31, 409bd8 <ferror@plt+0x74d8>
  409b20:	adrp	x3, 41d000 <ferror@plt+0x1a900>
  409b24:	ldr	w0, [x19]
  409b28:	ldr	x3, [x3, #4024]
  409b2c:	mov	w1, #0x1                   	// #1
  409b30:	mov	w2, #0x8                   	// #8
  409b34:	mov	w4, #0x4                   	// #4
  409b38:	bl	402240 <setsockopt@plt>
  409b3c:	tbnz	w0, #31, 409be4 <ferror@plt+0x74e4>
  409b40:	ldr	w0, [x19]
  409b44:	sub	x3, x29, #0x4
  409b48:	mov	w1, #0x10e                 	// #270
  409b4c:	mov	w2, #0xb                   	// #11
  409b50:	mov	w4, #0x4                   	// #4
  409b54:	bl	402240 <setsockopt@plt>
  409b58:	mov	x21, x19
  409b5c:	str	xzr, [x21, #4]!
  409b60:	mov	w8, #0x10                  	// #16
  409b64:	strh	w8, [x21]
  409b68:	ldr	w0, [x19]
  409b6c:	mov	w2, #0xc                   	// #12
  409b70:	mov	x1, x21
  409b74:	str	w20, [x19, #12]
  409b78:	mov	w20, #0xc                   	// #12
  409b7c:	bl	402130 <bind@plt>
  409b80:	tbnz	w0, #31, 409bf0 <ferror@plt+0x74f0>
  409b84:	str	w20, [x29, #28]
  409b88:	ldr	w0, [x19]
  409b8c:	add	x2, x29, #0x1c
  409b90:	mov	x1, x21
  409b94:	bl	402690 <getsockname@plt>
  409b98:	tbnz	w0, #31, 409bfc <ferror@plt+0x74fc>
  409b9c:	ldr	w2, [x29, #28]
  409ba0:	cmp	w2, #0xc
  409ba4:	b.ne	409c0c <ferror@plt+0x750c>  // b.any
  409ba8:	ldrh	w2, [x21]
  409bac:	cmp	w2, #0x10
  409bb0:	b.ne	409c20 <ferror@plt+0x7520>  // b.any
  409bb4:	mov	x0, xzr
  409bb8:	bl	402220 <time@plt>
  409bbc:	mov	x8, x0
  409bc0:	mov	w0, wzr
  409bc4:	str	w8, [x19, #28]
  409bc8:	b	409c3c <ferror@plt+0x753c>
  409bcc:	adrp	x0, 40d000 <ferror@plt+0xa900>
  409bd0:	add	x0, x0, #0x225
  409bd4:	b	409c04 <ferror@plt+0x7504>
  409bd8:	adrp	x0, 40d000 <ferror@plt+0xa900>
  409bdc:	add	x0, x0, #0x240
  409be0:	b	409c04 <ferror@plt+0x7504>
  409be4:	adrp	x0, 40d000 <ferror@plt+0xa900>
  409be8:	add	x0, x0, #0x24a
  409bec:	b	409c04 <ferror@plt+0x7504>
  409bf0:	adrp	x0, 40d000 <ferror@plt+0xa900>
  409bf4:	add	x0, x0, #0x254
  409bf8:	b	409c04 <ferror@plt+0x7504>
  409bfc:	adrp	x0, 40d000 <ferror@plt+0xa900>
  409c00:	add	x0, x0, #0x26f
  409c04:	bl	4020c0 <perror@plt>
  409c08:	b	409c38 <ferror@plt+0x7538>
  409c0c:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  409c10:	ldr	x8, [x8, #3992]
  409c14:	adrp	x1, 40d000 <ferror@plt+0xa900>
  409c18:	add	x1, x1, #0x282
  409c1c:	b	409c30 <ferror@plt+0x7530>
  409c20:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  409c24:	ldr	x8, [x8, #3992]
  409c28:	adrp	x1, 40d000 <ferror@plt+0xa900>
  409c2c:	add	x1, x1, #0x29b
  409c30:	ldr	x0, [x8]
  409c34:	bl	4026c0 <fprintf@plt>
  409c38:	mov	w0, #0xffffffff            	// #-1
  409c3c:	ldp	x20, x19, [sp, #48]
  409c40:	ldr	x21, [sp, #32]
  409c44:	ldp	x29, x30, [sp, #16]
  409c48:	add	sp, sp, #0x40
  409c4c:	ret
  409c50:	mov	w2, wzr
  409c54:	b	409ab0 <ferror@plt+0x73b0>
  409c58:	sub	sp, sp, #0xc0
  409c5c:	mov	x8, #0x18                  	// #24
  409c60:	movk	x8, #0x6a, lsl #32
  409c64:	movi	v0.2d, #0x0
  409c68:	movk	x8, #0x301, lsl #48
  409c6c:	stp	x29, x30, [sp, #160]
  409c70:	stur	q0, [sp, #144]
  409c74:	stur	q0, [sp, #132]
  409c78:	stur	q0, [sp, #116]
  409c7c:	stur	q0, [sp, #100]
  409c80:	stur	q0, [sp, #84]
  409c84:	stur	q0, [sp, #68]
  409c88:	stur	q0, [sp, #52]
  409c8c:	stur	q0, [sp, #36]
  409c90:	stur	q0, [sp, #20]
  409c94:	str	x8, [sp, #8]
  409c98:	ldr	w8, [x0, #28]
  409c9c:	str	x19, [sp, #176]
  409ca0:	mov	x19, x0
  409ca4:	add	x29, sp, #0xa0
  409ca8:	add	w8, w8, #0x1
  409cac:	stp	w8, w8, [x0, #28]
  409cb0:	str	w8, [sp, #16]
  409cb4:	strb	w1, [sp, #24]
  409cb8:	cbz	x2, 409cdc <ferror@plt+0x75dc>
  409cbc:	add	x0, sp, #0x8
  409cc0:	mov	w1, #0x98                  	// #152
  409cc4:	blr	x2
  409cc8:	cbz	w0, 409cdc <ferror@plt+0x75dc>
  409ccc:	ldr	x19, [sp, #176]
  409cd0:	ldp	x29, x30, [sp, #160]
  409cd4:	add	sp, sp, #0xc0
  409cd8:	ret
  409cdc:	ldr	w0, [x19]
  409ce0:	add	x1, sp, #0x8
  409ce4:	mov	w2, #0x98                  	// #152
  409ce8:	mov	w3, wzr
  409cec:	bl	402490 <send@plt>
  409cf0:	ldr	x19, [sp, #176]
  409cf4:	ldp	x29, x30, [sp, #160]
  409cf8:	add	sp, sp, #0xc0
  409cfc:	ret
  409d00:	sub	sp, sp, #0xc0
  409d04:	mov	x8, #0x18                  	// #24
  409d08:	movk	x8, #0x16, lsl #32
  409d0c:	movi	v0.2d, #0x0
  409d10:	movk	x8, #0x301, lsl #48
  409d14:	stp	x29, x30, [sp, #160]
  409d18:	stur	q0, [sp, #144]
  409d1c:	stur	q0, [sp, #132]
  409d20:	stur	q0, [sp, #116]
  409d24:	stur	q0, [sp, #100]
  409d28:	stur	q0, [sp, #84]
  409d2c:	stur	q0, [sp, #68]
  409d30:	stur	q0, [sp, #52]
  409d34:	stur	q0, [sp, #36]
  409d38:	stur	q0, [sp, #20]
  409d3c:	str	x8, [sp, #8]
  409d40:	ldr	w8, [x0, #28]
  409d44:	str	x19, [sp, #176]
  409d48:	mov	x19, x0
  409d4c:	add	x29, sp, #0xa0
  409d50:	add	w8, w8, #0x1
  409d54:	stp	w8, w8, [x0, #28]
  409d58:	str	w8, [sp, #16]
  409d5c:	strb	w1, [sp, #24]
  409d60:	cbz	x2, 409d84 <ferror@plt+0x7684>
  409d64:	add	x0, sp, #0x8
  409d68:	mov	w1, #0x98                  	// #152
  409d6c:	blr	x2
  409d70:	cbz	w0, 409d84 <ferror@plt+0x7684>
  409d74:	ldr	x19, [sp, #176]
  409d78:	ldp	x29, x30, [sp, #160]
  409d7c:	add	sp, sp, #0xc0
  409d80:	ret
  409d84:	ldr	w0, [x19]
  409d88:	add	x1, sp, #0x8
  409d8c:	mov	w2, #0x98                  	// #152
  409d90:	mov	w3, wzr
  409d94:	bl	402490 <send@plt>
  409d98:	ldr	x19, [sp, #176]
  409d9c:	ldp	x29, x30, [sp, #160]
  409da0:	add	sp, sp, #0xc0
  409da4:	ret
  409da8:	sub	sp, sp, #0x30
  409dac:	mov	x8, #0x1c                  	// #28
  409db0:	movk	x8, #0x4a, lsl #32
  409db4:	movk	x8, #0x301, lsl #48
  409db8:	stp	x29, x30, [sp, #32]
  409dbc:	str	x8, [sp]
  409dc0:	ldr	w8, [x0, #28]
  409dc4:	mov	w2, #0x1c                  	// #28
  409dc8:	mov	w3, wzr
  409dcc:	add	x29, sp, #0x20
  409dd0:	add	w8, w8, #0x1
  409dd4:	stp	w8, w8, [x0, #28]
  409dd8:	stp	w8, wzr, [sp, #8]
  409ddc:	strb	w1, [sp, #16]
  409de0:	stur	xzr, [sp, #17]
  409de4:	str	wzr, [sp, #24]
  409de8:	ldr	w0, [x0]
  409dec:	mov	x1, sp
  409df0:	bl	402490 <send@plt>
  409df4:	ldp	x29, x30, [sp, #32]
  409df8:	add	sp, sp, #0x30
  409dfc:	ret
  409e00:	sub	sp, sp, #0xc0
  409e04:	mov	x8, #0x1c                  	// #28
  409e08:	movk	x8, #0x1a, lsl #32
  409e0c:	movi	v0.2d, #0x0
  409e10:	movk	x8, #0x301, lsl #48
  409e14:	stp	x29, x30, [sp, #160]
  409e18:	stur	q0, [sp, #140]
  409e1c:	stur	q0, [sp, #124]
  409e20:	stur	q0, [sp, #108]
  409e24:	stur	q0, [sp, #92]
  409e28:	stur	q0, [sp, #76]
  409e2c:	stur	q0, [sp, #60]
  409e30:	stur	q0, [sp, #44]
  409e34:	stur	q0, [sp, #28]
  409e38:	stur	q0, [sp, #12]
  409e3c:	str	x8, [sp]
  409e40:	ldr	w8, [x0, #28]
  409e44:	str	x19, [sp, #176]
  409e48:	mov	x19, x0
  409e4c:	add	x29, sp, #0xa0
  409e50:	add	w8, w8, #0x1
  409e54:	stp	w8, w8, [x0, #28]
  409e58:	str	w8, [sp, #8]
  409e5c:	strb	w1, [sp, #16]
  409e60:	cbz	x2, 409e84 <ferror@plt+0x7784>
  409e64:	mov	x0, sp
  409e68:	mov	w1, #0x9c                  	// #156
  409e6c:	blr	x2
  409e70:	cbz	w0, 409e84 <ferror@plt+0x7784>
  409e74:	ldr	x19, [sp, #176]
  409e78:	ldp	x29, x30, [sp, #160]
  409e7c:	add	sp, sp, #0xc0
  409e80:	ret
  409e84:	ldr	w0, [x19]
  409e88:	mov	x1, sp
  409e8c:	mov	w2, #0x9c                  	// #156
  409e90:	mov	w3, wzr
  409e94:	bl	402490 <send@plt>
  409e98:	ldr	x19, [sp, #176]
  409e9c:	ldp	x29, x30, [sp, #160]
  409ea0:	add	sp, sp, #0xc0
  409ea4:	ret
  409ea8:	sub	sp, sp, #0x30
  409eac:	mov	x8, #0x1c                  	// #28
  409eb0:	movk	x8, #0x22, lsl #32
  409eb4:	movk	x8, #0x301, lsl #48
  409eb8:	stp	x29, x30, [sp, #32]
  409ebc:	str	x8, [sp]
  409ec0:	ldr	w8, [x0, #28]
  409ec4:	mov	w2, #0x1c                  	// #28
  409ec8:	mov	w3, wzr
  409ecc:	add	x29, sp, #0x20
  409ed0:	add	w8, w8, #0x1
  409ed4:	stp	w8, w8, [x0, #28]
  409ed8:	stp	w8, wzr, [sp, #8]
  409edc:	strb	w1, [sp, #16]
  409ee0:	stur	xzr, [sp, #17]
  409ee4:	str	wzr, [sp, #24]
  409ee8:	ldr	w0, [x0]
  409eec:	mov	x1, sp
  409ef0:	bl	402490 <send@plt>
  409ef4:	ldp	x29, x30, [sp, #32]
  409ef8:	add	sp, sp, #0x30
  409efc:	ret
  409f00:	sub	sp, sp, #0x140
  409f04:	mov	x9, #0x1c                  	// #28
  409f08:	mov	x8, sp
  409f0c:	movi	v0.2d, #0x0
  409f10:	movk	x9, #0x1e, lsl #32
  409f14:	movk	x9, #0x301, lsl #48
  409f18:	stur	q0, [x8, #252]
  409f1c:	stur	q0, [x8, #236]
  409f20:	stur	q0, [x8, #220]
  409f24:	stur	q0, [x8, #204]
  409f28:	stur	q0, [x8, #188]
  409f2c:	stur	q0, [x8, #172]
  409f30:	stur	q0, [x8, #156]
  409f34:	stur	q0, [x8, #140]
  409f38:	add	x8, x8, #0xc
  409f3c:	stp	x29, x30, [sp, #288]
  409f40:	stp	x28, x19, [sp, #304]
  409f44:	stur	q0, [sp, #124]
  409f48:	stur	q0, [sp, #108]
  409f4c:	stur	q0, [sp, #92]
  409f50:	stur	q0, [sp, #76]
  409f54:	stur	q0, [sp, #60]
  409f58:	stur	q0, [sp, #44]
  409f5c:	stur	q0, [sp, #28]
  409f60:	stur	q0, [sp, #12]
  409f64:	str	q0, [x8, #256]
  409f68:	str	x9, [sp]
  409f6c:	ldr	w8, [x0, #28]
  409f70:	mov	x19, x0
  409f74:	add	x29, sp, #0x120
  409f78:	add	w8, w8, #0x1
  409f7c:	stp	w8, w8, [x0, #28]
  409f80:	str	w8, [sp, #8]
  409f84:	strb	w1, [sp, #16]
  409f88:	cbz	x2, 409fac <ferror@plt+0x78ac>
  409f8c:	mov	x0, sp
  409f90:	mov	w1, #0x11c                 	// #284
  409f94:	blr	x2
  409f98:	cbz	w0, 409fac <ferror@plt+0x78ac>
  409f9c:	ldp	x28, x19, [sp, #304]
  409fa0:	ldp	x29, x30, [sp, #288]
  409fa4:	add	sp, sp, #0x140
  409fa8:	ret
  409fac:	ldr	w0, [x19]
  409fb0:	mov	x1, sp
  409fb4:	mov	w2, #0x11c                 	// #284
  409fb8:	mov	w3, wzr
  409fbc:	bl	402490 <send@plt>
  409fc0:	ldp	x28, x19, [sp, #304]
  409fc4:	ldp	x29, x30, [sp, #288]
  409fc8:	add	sp, sp, #0x140
  409fcc:	ret
  409fd0:	sub	sp, sp, #0x30
  409fd4:	mov	x8, #0x14                  	// #20
  409fd8:	movk	x8, #0x42, lsl #32
  409fdc:	movk	x8, #0x301, lsl #48
  409fe0:	stp	x29, x30, [sp, #32]
  409fe4:	str	x8, [sp, #8]
  409fe8:	ldr	w8, [x0, #28]
  409fec:	mov	w2, #0x14                  	// #20
  409ff0:	mov	w3, wzr
  409ff4:	add	x29, sp, #0x20
  409ff8:	add	w8, w8, #0x1
  409ffc:	stp	w8, w8, [x0, #28]
  40a000:	stp	w8, wzr, [sp, #16]
  40a004:	strb	w1, [sp, #24]
  40a008:	strb	wzr, [sp, #25]
  40a00c:	strh	wzr, [sp, #26]
  40a010:	ldr	w0, [x0]
  40a014:	add	x1, sp, #0x8
  40a018:	bl	402490 <send@plt>
  40a01c:	ldp	x29, x30, [sp, #32]
  40a020:	add	sp, sp, #0x30
  40a024:	ret
  40a028:	sub	sp, sp, #0x30
  40a02c:	mov	x8, #0x18                  	// #24
  40a030:	movk	x8, #0x56, lsl #32
  40a034:	movk	x8, #0x301, lsl #48
  40a038:	stp	x29, x30, [sp, #32]
  40a03c:	str	x8, [sp, #8]
  40a040:	ldr	w8, [x0, #28]
  40a044:	mov	w2, #0x18                  	// #24
  40a048:	mov	w3, wzr
  40a04c:	add	x29, sp, #0x20
  40a050:	add	w8, w8, #0x1
  40a054:	stp	w8, w8, [x0, #28]
  40a058:	stp	w8, wzr, [sp, #16]
  40a05c:	strb	w1, [sp, #24]
  40a060:	str	wzr, [sp, #28]
  40a064:	ldr	w0, [x0]
  40a068:	add	x1, sp, #0x8
  40a06c:	bl	402490 <send@plt>
  40a070:	ldp	x29, x30, [sp, #32]
  40a074:	add	sp, sp, #0x30
  40a078:	ret
  40a07c:	sub	sp, sp, #0x30
  40a080:	mov	x8, #0x14                  	// #20
  40a084:	movk	x8, #0x52, lsl #32
  40a088:	movk	x8, #0x301, lsl #48
  40a08c:	stp	x29, x30, [sp, #32]
  40a090:	str	x8, [sp, #8]
  40a094:	ldr	w8, [x0, #28]
  40a098:	mov	w2, #0x14                  	// #20
  40a09c:	mov	w3, wzr
  40a0a0:	add	x29, sp, #0x20
  40a0a4:	add	w8, w8, #0x1
  40a0a8:	stp	w8, w8, [x0, #28]
  40a0ac:	stp	w8, wzr, [sp, #16]
  40a0b0:	strb	w1, [sp, #24]
  40a0b4:	ldr	w0, [x0]
  40a0b8:	add	x1, sp, #0x8
  40a0bc:	bl	402490 <send@plt>
  40a0c0:	ldp	x29, x30, [sp, #32]
  40a0c4:	add	sp, sp, #0x30
  40a0c8:	ret
  40a0cc:	stp	x29, x30, [sp, #-48]!
  40a0d0:	stp	x28, x21, [sp, #16]
  40a0d4:	stp	x20, x19, [sp, #32]
  40a0d8:	mov	x29, sp
  40a0dc:	sub	sp, sp, #0x420
  40a0e0:	add	x8, sp, #0x8
  40a0e4:	mov	x20, x2
  40a0e8:	mov	w21, w1
  40a0ec:	mov	x19, x0
  40a0f0:	add	x0, x8, #0xc
  40a0f4:	mov	w2, #0x408                 	// #1032
  40a0f8:	mov	w1, wzr
  40a0fc:	bl	4022b0 <memset@plt>
  40a100:	mov	x8, #0x14                  	// #20
  40a104:	movk	x8, #0x5a, lsl #32
  40a108:	movk	x8, #0x301, lsl #48
  40a10c:	str	x8, [sp, #8]
  40a110:	ldr	w8, [x19, #28]
  40a114:	add	w8, w8, #0x1
  40a118:	stp	w8, w8, [x19, #28]
  40a11c:	str	w8, [sp, #16]
  40a120:	strb	w21, [sp, #24]
  40a124:	cbz	x20, 40a150 <ferror@plt+0x7a50>
  40a128:	add	x0, sp, #0x8
  40a12c:	mov	w1, #0x414                 	// #1044
  40a130:	blr	x20
  40a134:	cbnz	w0, 40a154 <ferror@plt+0x7a54>
  40a138:	ldr	w0, [x19]
  40a13c:	ldr	w2, [sp, #8]
  40a140:	add	x1, sp, #0x8
  40a144:	mov	w3, wzr
  40a148:	bl	402490 <send@plt>
  40a14c:	b	40a154 <ferror@plt+0x7a54>
  40a150:	mov	w0, #0xffffffea            	// #-22
  40a154:	add	sp, sp, #0x420
  40a158:	ldp	x20, x19, [sp, #32]
  40a15c:	ldp	x28, x21, [sp, #16]
  40a160:	ldp	x29, x30, [sp], #48
  40a164:	ret
  40a168:	sub	sp, sp, #0x40
  40a16c:	stp	x29, x30, [sp, #48]
  40a170:	add	x29, sp, #0x30
  40a174:	cbz	w1, 40a1b4 <ferror@plt+0x7ab4>
  40a178:	mov	x8, #0x20                  	// #32
  40a17c:	movk	x8, #0x12, lsl #32
  40a180:	movk	x8, #0x301, lsl #48
  40a184:	str	x8, [sp, #8]
  40a188:	ldr	w8, [x0, #28]
  40a18c:	mov	w2, #0x20                  	// #32
  40a190:	add	w8, w8, #0x1
  40a194:	stp	w8, w8, [x0, #28]
  40a198:	stp	w8, wzr, [sp, #16]
  40a19c:	strb	w1, [sp, #24]
  40a1a0:	stur	xzr, [sp, #25]
  40a1a4:	str	xzr, [sp, #32]
  40a1a8:	ldr	w0, [x0]
  40a1ac:	add	x1, sp, #0x8
  40a1b0:	b	40a1fc <ferror@plt+0x7afc>
  40a1b4:	mov	x8, #0x28                  	// #40
  40a1b8:	movk	x8, #0x12, lsl #32
  40a1bc:	movk	x8, #0x301, lsl #48
  40a1c0:	str	x8, [sp, #8]
  40a1c4:	ldr	w8, [x0, #28]
  40a1c8:	mov	x9, #0x8                   	// #8
  40a1cc:	movk	x9, #0x1d, lsl #16
  40a1d0:	movk	x9, #0x1, lsl #32
  40a1d4:	add	w8, w8, #0x1
  40a1d8:	stp	w8, w8, [x0, #28]
  40a1dc:	str	w8, [sp, #16]
  40a1e0:	stur	xzr, [sp, #28]
  40a1e4:	stur	xzr, [sp, #20]
  40a1e8:	str	wzr, [sp, #36]
  40a1ec:	str	x9, [sp, #40]
  40a1f0:	ldr	w0, [x0]
  40a1f4:	add	x1, sp, #0x8
  40a1f8:	mov	w2, #0x28                  	// #40
  40a1fc:	mov	w3, wzr
  40a200:	bl	402490 <send@plt>
  40a204:	ldp	x29, x30, [sp, #48]
  40a208:	add	sp, sp, #0x40
  40a20c:	ret
  40a210:	sub	sp, sp, #0x40
  40a214:	cmp	w1, #0x7
  40a218:	stp	x29, x30, [sp, #48]
  40a21c:	add	x29, sp, #0x30
  40a220:	b.eq	40a228 <ferror@plt+0x7b28>  // b.none
  40a224:	cbnz	w1, 40a270 <ferror@plt+0x7b70>
  40a228:	mov	x8, #0x28                  	// #40
  40a22c:	movk	x8, #0x12, lsl #32
  40a230:	movk	x8, #0x301, lsl #48
  40a234:	str	x8, [sp, #8]
  40a238:	ldr	w8, [x0, #28]
  40a23c:	mov	w9, #0x8                   	// #8
  40a240:	movk	w9, #0x1d, lsl #16
  40a244:	add	w8, w8, #0x1
  40a248:	stp	w8, w8, [x0, #28]
  40a24c:	stp	w8, wzr, [sp, #16]
  40a250:	strb	w1, [sp, #24]
  40a254:	stur	xzr, [sp, #25]
  40a258:	str	xzr, [sp, #32]
  40a25c:	stp	w9, w2, [sp, #40]
  40a260:	ldr	w0, [x0]
  40a264:	add	x1, sp, #0x8
  40a268:	mov	w2, #0x28                  	// #40
  40a26c:	b	40a2a8 <ferror@plt+0x7ba8>
  40a270:	mov	x8, #0x20                  	// #32
  40a274:	movk	x8, #0x12, lsl #32
  40a278:	movk	x8, #0x301, lsl #48
  40a27c:	str	x8, [sp, #8]
  40a280:	ldr	w8, [x0, #28]
  40a284:	mov	w2, #0x20                  	// #32
  40a288:	add	w8, w8, #0x1
  40a28c:	stp	w8, w8, [x0, #28]
  40a290:	stp	w8, wzr, [sp, #16]
  40a294:	strb	w1, [sp, #24]
  40a298:	stur	xzr, [sp, #25]
  40a29c:	str	xzr, [sp, #32]
  40a2a0:	ldr	w0, [x0]
  40a2a4:	add	x1, sp, #0x8
  40a2a8:	mov	w3, wzr
  40a2ac:	bl	402490 <send@plt>
  40a2b0:	ldp	x29, x30, [sp, #48]
  40a2b4:	add	sp, sp, #0x40
  40a2b8:	ret
  40a2bc:	stp	x29, x30, [sp, #-48]!
  40a2c0:	stp	x28, x21, [sp, #16]
  40a2c4:	stp	x20, x19, [sp, #32]
  40a2c8:	mov	x29, sp
  40a2cc:	sub	sp, sp, #0x420
  40a2d0:	mov	x21, x2
  40a2d4:	mov	w20, w1
  40a2d8:	cmp	w1, #0x11
  40a2dc:	mov	x19, x0
  40a2e0:	b.eq	40a2e8 <ferror@plt+0x7be8>  // b.none
  40a2e4:	cbnz	w20, 40a344 <ferror@plt+0x7c44>
  40a2e8:	mov	x8, sp
  40a2ec:	add	x0, x8, #0xc
  40a2f0:	mov	w2, #0x414                 	// #1044
  40a2f4:	mov	w1, wzr
  40a2f8:	bl	4022b0 <memset@plt>
  40a2fc:	mov	x8, #0x20                  	// #32
  40a300:	movk	x8, #0x12, lsl #32
  40a304:	movk	x8, #0x301, lsl #48
  40a308:	str	x8, [sp]
  40a30c:	ldr	w8, [x19, #28]
  40a310:	add	w8, w8, #0x1
  40a314:	stp	w8, w8, [x19, #28]
  40a318:	str	w8, [sp, #8]
  40a31c:	strb	w20, [sp, #16]
  40a320:	cbz	x21, 40a388 <ferror@plt+0x7c88>
  40a324:	mov	x0, sp
  40a328:	mov	w1, #0x420                 	// #1056
  40a32c:	blr	x21
  40a330:	cbnz	w0, 40a38c <ferror@plt+0x7c8c>
  40a334:	ldr	w0, [x19]
  40a338:	ldr	w2, [sp]
  40a33c:	mov	x1, sp
  40a340:	b	40a37c <ferror@plt+0x7c7c>
  40a344:	mov	x8, #0x20                  	// #32
  40a348:	movk	x8, #0x12, lsl #32
  40a34c:	movk	x8, #0x301, lsl #48
  40a350:	str	x8, [sp]
  40a354:	ldr	w8, [x19, #28]
  40a358:	mov	x1, sp
  40a35c:	mov	w2, #0x20                  	// #32
  40a360:	add	w8, w8, #0x1
  40a364:	stp	w8, w8, [x19, #28]
  40a368:	stp	w8, wzr, [sp, #8]
  40a36c:	strb	w20, [sp, #16]
  40a370:	stur	xzr, [sp, #17]
  40a374:	str	xzr, [sp, #24]
  40a378:	ldr	w0, [x19]
  40a37c:	mov	w3, wzr
  40a380:	bl	402490 <send@plt>
  40a384:	b	40a38c <ferror@plt+0x7c8c>
  40a388:	mov	w0, #0xffffffea            	// #-22
  40a38c:	add	sp, sp, #0x420
  40a390:	ldp	x20, x19, [sp, #32]
  40a394:	ldp	x28, x21, [sp, #16]
  40a398:	ldp	x29, x30, [sp], #48
  40a39c:	ret
  40a3a0:	sub	sp, sp, #0xc0
  40a3a4:	mov	x9, #0x20                  	// #32
  40a3a8:	movk	x9, #0x1e, lsl #32
  40a3ac:	movi	v0.2d, #0x0
  40a3b0:	movk	x9, #0x301, lsl #48
  40a3b4:	stp	x29, x30, [sp, #160]
  40a3b8:	str	wzr, [sp, #156]
  40a3bc:	stur	q0, [sp, #140]
  40a3c0:	stur	q0, [sp, #124]
  40a3c4:	stur	q0, [sp, #108]
  40a3c8:	stur	q0, [sp, #92]
  40a3cc:	stur	q0, [sp, #76]
  40a3d0:	stur	q0, [sp, #60]
  40a3d4:	stur	q0, [sp, #44]
  40a3d8:	stur	q0, [sp, #28]
  40a3dc:	stur	q0, [sp, #12]
  40a3e0:	str	x9, [sp]
  40a3e4:	ldr	w9, [x0, #28]
  40a3e8:	str	x19, [sp, #176]
  40a3ec:	mov	x8, x1
  40a3f0:	mov	x19, x0
  40a3f4:	add	w9, w9, #0x1
  40a3f8:	stp	w9, w9, [x0, #28]
  40a3fc:	str	w9, [sp, #8]
  40a400:	mov	w9, #0x7                   	// #7
  40a404:	mov	x0, sp
  40a408:	mov	w1, #0xa0                  	// #160
  40a40c:	add	x29, sp, #0xa0
  40a410:	strb	w9, [sp, #16]
  40a414:	blr	x8
  40a418:	cbz	w0, 40a42c <ferror@plt+0x7d2c>
  40a41c:	ldr	x19, [sp, #176]
  40a420:	ldp	x29, x30, [sp, #160]
  40a424:	add	sp, sp, #0xc0
  40a428:	ret
  40a42c:	ldr	w0, [x19]
  40a430:	mov	x1, sp
  40a434:	mov	w2, #0xa0                  	// #160
  40a438:	mov	w3, wzr
  40a43c:	bl	402490 <send@plt>
  40a440:	ldr	x19, [sp, #176]
  40a444:	ldp	x29, x30, [sp, #160]
  40a448:	add	sp, sp, #0xc0
  40a44c:	ret
  40a450:	sub	sp, sp, #0x30
  40a454:	mov	x8, #0x1c                  	// #28
  40a458:	movk	x8, #0x5e, lsl #32
  40a45c:	movk	x8, #0x301, lsl #48
  40a460:	stp	x29, x30, [sp, #32]
  40a464:	stp	xzr, xzr, [sp, #8]
  40a468:	str	x8, [sp]
  40a46c:	ldr	w8, [x0, #28]
  40a470:	mov	w3, wzr
  40a474:	add	x29, sp, #0x20
  40a478:	add	w8, w8, #0x1
  40a47c:	stp	w8, w8, [x0, #28]
  40a480:	stp	w8, wzr, [sp, #8]
  40a484:	strb	w1, [sp, #16]
  40a488:	str	w2, [sp, #24]
  40a48c:	ldr	w0, [x0]
  40a490:	mov	x1, sp
  40a494:	mov	w2, #0x1c                  	// #28
  40a498:	bl	402490 <send@plt>
  40a49c:	ldp	x29, x30, [sp, #32]
  40a4a0:	add	sp, sp, #0x30
  40a4a4:	ret
  40a4a8:	stp	x29, x30, [sp, #-16]!
  40a4ac:	ldr	w0, [x0]
  40a4b0:	mov	w3, wzr
  40a4b4:	sxtw	x2, w2
  40a4b8:	mov	x29, sp
  40a4bc:	bl	402490 <send@plt>
  40a4c0:	ldp	x29, x30, [sp], #16
  40a4c4:	ret
  40a4c8:	stp	x29, x30, [sp, #-32]!
  40a4cc:	stp	x28, x19, [sp, #16]
  40a4d0:	mov	x29, sp
  40a4d4:	sub	sp, sp, #0x400
  40a4d8:	mov	x19, x0
  40a4dc:	ldr	w0, [x0]
  40a4e0:	mov	w3, wzr
  40a4e4:	sxtw	x2, w2
  40a4e8:	bl	402490 <send@plt>
  40a4ec:	mov	x8, x0
  40a4f0:	tbnz	w8, #31, 40a58c <ferror@plt+0x7e8c>
  40a4f4:	ldr	w0, [x19]
  40a4f8:	mov	x1, sp
  40a4fc:	mov	w2, #0x400                 	// #1024
  40a500:	mov	w3, #0x42                  	// #66
  40a504:	bl	4023b0 <recv@plt>
  40a508:	tbnz	w0, #31, 40a55c <ferror@plt+0x7e5c>
  40a50c:	cmp	w0, #0x10
  40a510:	b.lt	40a554 <ferror@plt+0x7e54>  // b.tstop
  40a514:	mov	x9, sp
  40a518:	ldr	w10, [x9]
  40a51c:	mov	w8, wzr
  40a520:	cmp	w10, #0x10
  40a524:	b.cc	40a58c <ferror@plt+0x7e8c>  // b.lo, b.ul, b.last
  40a528:	cmp	w10, w0
  40a52c:	b.hi	40a58c <ferror@plt+0x7e8c>  // b.pmore
  40a530:	ldrh	w8, [x9, #4]
  40a534:	cmp	w8, #0x2
  40a538:	b.eq	40a570 <ferror@plt+0x7e70>  // b.none
  40a53c:	add	w8, w10, #0x3
  40a540:	and	w8, w8, #0xfffffffc
  40a544:	sub	w0, w0, w8
  40a548:	cmp	w0, #0xf
  40a54c:	add	x9, x9, x8
  40a550:	b.gt	40a518 <ferror@plt+0x7e18>
  40a554:	mov	w8, wzr
  40a558:	b	40a58c <ferror@plt+0x7e8c>
  40a55c:	bl	402650 <__errno_location@plt>
  40a560:	ldr	w8, [x0]
  40a564:	cmp	w8, #0xb
  40a568:	csetm	w8, ne  // ne = any
  40a56c:	b	40a58c <ferror@plt+0x7e8c>
  40a570:	cmp	w10, #0x23
  40a574:	b.ls	40a5a0 <ferror@plt+0x7ea0>  // b.plast
  40a578:	ldr	w8, [x9, #16]
  40a57c:	neg	w19, w8
  40a580:	bl	402650 <__errno_location@plt>
  40a584:	str	w19, [x0]
  40a588:	mov	w8, #0xffffffff            	// #-1
  40a58c:	mov	w0, w8
  40a590:	add	sp, sp, #0x400
  40a594:	ldp	x28, x19, [sp, #16]
  40a598:	ldp	x29, x30, [sp], #32
  40a59c:	ret
  40a5a0:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40a5a4:	ldr	x8, [x8, #3992]
  40a5a8:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40a5ac:	add	x0, x0, #0x2b4
  40a5b0:	mov	w1, #0x10                  	// #16
  40a5b4:	ldr	x3, [x8]
  40a5b8:	mov	w2, #0x1                   	// #1
  40a5bc:	bl	4024e0 <fwrite@plt>
  40a5c0:	b	40a588 <ferror@plt+0x7e88>
  40a5c4:	sub	sp, sp, #0x90
  40a5c8:	stp	x29, x30, [sp, #128]
  40a5cc:	add	x29, sp, #0x80
  40a5d0:	add	w8, w3, #0x10
  40a5d4:	mov	w9, #0x301                 	// #769
  40a5d8:	sturh	w1, [x29, #-12]
  40a5dc:	adrp	x10, 40d000 <ferror@plt+0xa900>
  40a5e0:	stur	w8, [x29, #-16]
  40a5e4:	sturh	w9, [x29, #-10]
  40a5e8:	add	x10, x10, #0x5bc
  40a5ec:	ldr	w8, [x0, #28]
  40a5f0:	ldr	x13, [x10]
  40a5f4:	ldr	w10, [x10, #8]
  40a5f8:	sub	x11, x29, #0x10
  40a5fc:	mov	w12, #0x10                  	// #16
  40a600:	sxtw	x9, w3
  40a604:	add	w8, w8, #0x1
  40a608:	stp	w8, w8, [x0, #28]
  40a60c:	stur	x13, [x29, #-32]
  40a610:	sub	x13, x29, #0x20
  40a614:	stur	w10, [x29, #-24]
  40a618:	mov	w10, #0xc                   	// #12
  40a61c:	stp	x11, x12, [sp, #64]
  40a620:	add	x11, sp, #0x40
  40a624:	stp	x2, x9, [sp, #80]
  40a628:	mov	w9, #0x2                   	// #2
  40a62c:	stp	w8, wzr, [x29, #-8]
  40a630:	str	x13, [sp, #8]
  40a634:	str	w10, [sp, #16]
  40a638:	stp	x11, x9, [sp, #24]
  40a63c:	stp	xzr, xzr, [sp, #40]
  40a640:	str	wzr, [sp, #56]
  40a644:	ldr	w0, [x0]
  40a648:	add	x1, sp, #0x8
  40a64c:	mov	w2, wzr
  40a650:	bl	402300 <sendmsg@plt>
  40a654:	ldp	x29, x30, [sp, #128]
  40a658:	add	sp, sp, #0x90
  40a65c:	ret
  40a660:	sub	sp, sp, #0x70
  40a664:	adrp	x8, 40d000 <ferror@plt+0xa900>
  40a668:	add	x8, x8, #0x5bc
  40a66c:	ldr	x9, [x8]
  40a670:	ldr	w8, [x8, #8]
  40a674:	stp	x29, x30, [sp, #96]
  40a678:	add	x29, sp, #0x60
  40a67c:	stur	x9, [x29, #-16]
  40a680:	stur	w8, [x29, #-8]
  40a684:	ldr	w8, [x1]
  40a688:	sub	x10, x29, #0x10
  40a68c:	mov	w9, #0xc                   	// #12
  40a690:	str	x10, [sp, #8]
  40a694:	sub	x10, x29, #0x20
  40a698:	str	w9, [sp, #16]
  40a69c:	mov	w9, #0x1                   	// #1
  40a6a0:	stp	x10, x9, [sp, #24]
  40a6a4:	mov	w9, #0x301                 	// #769
  40a6a8:	stp	xzr, xzr, [sp, #40]
  40a6ac:	str	wzr, [sp, #56]
  40a6b0:	stp	x1, x8, [x29, #-32]
  40a6b4:	strh	w9, [x1, #6]
  40a6b8:	str	wzr, [x1, #12]
  40a6bc:	ldr	w8, [x0, #28]
  40a6c0:	mov	w2, wzr
  40a6c4:	add	w8, w8, #0x1
  40a6c8:	stp	w8, w8, [x0, #28]
  40a6cc:	str	w8, [x1, #8]
  40a6d0:	ldr	w0, [x0]
  40a6d4:	add	x1, sp, #0x8
  40a6d8:	bl	402300 <sendmsg@plt>
  40a6dc:	ldp	x29, x30, [sp, #96]
  40a6e0:	add	sp, sp, #0x70
  40a6e4:	ret
  40a6e8:	sub	sp, sp, #0xf0
  40a6ec:	stp	x29, x30, [sp, #144]
  40a6f0:	add	x29, sp, #0x90
  40a6f4:	sub	x8, x29, #0x10
  40a6f8:	mov	w9, #0xc                   	// #12
  40a6fc:	str	x8, [sp, #56]
  40a700:	sub	x8, x29, #0x20
  40a704:	str	w9, [sp, #64]
  40a708:	mov	w9, #0x1                   	// #1
  40a70c:	stp	x28, x27, [sp, #160]
  40a710:	stp	x26, x25, [sp, #176]
  40a714:	stp	x24, x23, [sp, #192]
  40a718:	stp	x22, x21, [sp, #208]
  40a71c:	stp	x20, x19, [sp, #224]
  40a720:	stp	x1, x2, [sp, #8]
  40a724:	strh	w3, [sp, #24]
  40a728:	stp	xzr, xzr, [sp, #40]
  40a72c:	str	xzr, [sp, #32]
  40a730:	stp	xzr, xzr, [sp, #88]
  40a734:	stp	x8, x9, [sp, #72]
  40a738:	str	wzr, [sp, #104]
  40a73c:	ldr	w24, [x0]
  40a740:	mov	x20, x1
  40a744:	mov	x19, x0
  40a748:	add	x1, sp, #0x38
  40a74c:	mov	w2, #0x22                  	// #34
  40a750:	mov	w0, w24
  40a754:	stp	xzr, xzr, [x29, #-32]
  40a758:	bl	40c1f4 <ferror@plt+0x9af4>
  40a75c:	mov	w23, w0
  40a760:	tbnz	w0, #31, 40a9d4 <ferror@plt+0x82d4>
  40a764:	add	x8, sp, #0x8
  40a768:	mov	w28, wzr
  40a76c:	sub	x22, x29, #0x20
  40a770:	mov	w25, #0x8000                	// #32768
  40a774:	add	x26, x8, #0x18
  40a778:	str	x26, [sp]
  40a77c:	cmp	w23, #0x8, lsl #12
  40a780:	csel	w23, w23, w25, gt
  40a784:	mov	x0, x23
  40a788:	bl	402230 <malloc@plt>
  40a78c:	cbz	x0, 40a9a4 <ferror@plt+0x82a4>
  40a790:	mov	x21, x0
  40a794:	stp	x0, x23, [x22]
  40a798:	add	x1, sp, #0x38
  40a79c:	mov	w0, w24
  40a7a0:	mov	w2, wzr
  40a7a4:	bl	40c1f4 <ferror@plt+0x9af4>
  40a7a8:	mov	w23, w0
  40a7ac:	tbnz	w0, #31, 40a9cc <ferror@plt+0x82cc>
  40a7b0:	ldr	x3, [x19, #40]
  40a7b4:	cbz	x3, 40a7cc <ferror@plt+0x80cc>
  40a7b8:	add	w8, w23, #0x3
  40a7bc:	and	w2, w8, #0xfffffffc
  40a7c0:	mov	w1, #0x1                   	// #1
  40a7c4:	mov	x0, x21
  40a7c8:	bl	4024e0 <fwrite@plt>
  40a7cc:	cbz	x20, 40a8b0 <ferror@plt+0x81b0>
  40a7d0:	cmp	w23, #0xf
  40a7d4:	b.le	40a8b8 <ferror@plt+0x81b8>
  40a7d8:	mov	w22, wzr
  40a7dc:	add	x27, sp, #0x8
  40a7e0:	b	40a7ec <ferror@plt+0x80ec>
  40a7e4:	ldr	x8, [x27, #24]!
  40a7e8:	cbz	x8, 40a904 <ferror@plt+0x8204>
  40a7ec:	mov	x25, x21
  40a7f0:	mov	w24, w23
  40a7f4:	b	40a814 <ferror@plt+0x8114>
  40a7f8:	ldr	w8, [x25]
  40a7fc:	add	w8, w8, #0x3
  40a800:	and	w8, w8, #0xfffffffc
  40a804:	sub	w24, w24, w8
  40a808:	cmp	w24, #0xf
  40a80c:	add	x25, x25, x8
  40a810:	b.le	40a7e4 <ferror@plt+0x80e4>
  40a814:	ldr	w8, [x25]
  40a818:	cmp	w8, #0x10
  40a81c:	b.cc	40a7e4 <ferror@plt+0x80e4>  // b.lo, b.ul, b.last
  40a820:	cmp	w8, w24
  40a824:	b.hi	40a7e4 <ferror@plt+0x80e4>  // b.pmore
  40a828:	ldrh	w9, [x27, #16]
  40a82c:	ldrh	w10, [x25, #6]
  40a830:	ldur	w11, [x29, #-12]
  40a834:	bic	w9, w10, w9
  40a838:	strh	w9, [x25, #6]
  40a83c:	cbnz	w11, 40a7fc <ferror@plt+0x80fc>
  40a840:	ldr	w10, [x25, #12]
  40a844:	ldr	w11, [x19, #8]
  40a848:	cmp	w10, w11
  40a84c:	b.ne	40a7fc <ferror@plt+0x80fc>  // b.any
  40a850:	ldr	w10, [x25, #8]
  40a854:	ldr	w11, [x19, #32]
  40a858:	cmp	w10, w11
  40a85c:	b.ne	40a7fc <ferror@plt+0x80fc>  // b.any
  40a860:	ldrh	w10, [x25, #4]
  40a864:	tst	w9, #0x10
  40a868:	csinc	w28, w28, wzr, eq  // eq = none
  40a86c:	cmp	w10, #0x2
  40a870:	b.eq	40a944 <ferror@plt+0x8244>  // b.none
  40a874:	cmp	w10, #0x3
  40a878:	b.eq	40a898 <ferror@plt+0x8198>  // b.none
  40a87c:	ldr	x9, [x19, #40]
  40a880:	cbnz	x9, 40a7fc <ferror@plt+0x80fc>
  40a884:	ldp	x8, x1, [x27]
  40a888:	mov	x0, x25
  40a88c:	blr	x8
  40a890:	tbz	w0, #31, 40a7f8 <ferror@plt+0x80f8>
  40a894:	b	40a990 <ferror@plt+0x8290>
  40a898:	cmp	w8, #0x14
  40a89c:	b.cc	40a9f8 <ferror@plt+0x82f8>  // b.lo, b.ul, b.last
  40a8a0:	ldr	w22, [x25, #16]
  40a8a4:	tbnz	w22, #31, 40aa40 <ferror@plt+0x8340>
  40a8a8:	mov	w22, #0x1                   	// #1
  40a8ac:	b	40a7e4 <ferror@plt+0x80e4>
  40a8b0:	mov	w23, wzr
  40a8b4:	b	40a8c4 <ferror@plt+0x81c4>
  40a8b8:	mov	x8, x26
  40a8bc:	ldr	x9, [x8], #24
  40a8c0:	cbnz	x9, 40a8bc <ferror@plt+0x81bc>
  40a8c4:	mov	x0, x21
  40a8c8:	bl	402460 <free@plt>
  40a8cc:	mov	w24, w23
  40a8d0:	ldrb	w8, [sp, #104]
  40a8d4:	tbnz	w8, #5, 40a920 <ferror@plt+0x8220>
  40a8d8:	cbnz	w24, 40aab4 <ferror@plt+0x83b4>
  40a8dc:	ldr	w24, [x19]
  40a8e0:	ldr	x22, [sp, #72]
  40a8e4:	add	x1, sp, #0x38
  40a8e8:	mov	w2, #0x22                  	// #34
  40a8ec:	mov	w0, w24
  40a8f0:	stp	xzr, xzr, [x22]
  40a8f4:	bl	40c1f4 <ferror@plt+0x9af4>
  40a8f8:	mov	w23, w0
  40a8fc:	tbz	w0, #31, 40a77c <ferror@plt+0x807c>
  40a900:	b	40a9d4 <ferror@plt+0x82d4>
  40a904:	mov	x0, x21
  40a908:	bl	402460 <free@plt>
  40a90c:	cbnz	w22, 40aa34 <ferror@plt+0x8334>
  40a910:	ldr	x26, [sp]
  40a914:	mov	w25, #0x8000                	// #32768
  40a918:	ldrb	w8, [sp, #104]
  40a91c:	tbz	w8, #5, 40a8d8 <ferror@plt+0x81d8>
  40a920:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40a924:	ldr	x8, [x8, #3992]
  40a928:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40a92c:	mov	w1, #0x12                  	// #18
  40a930:	mov	w2, #0x1                   	// #1
  40a934:	ldr	x3, [x8]
  40a938:	add	x0, x0, #0x35a
  40a93c:	bl	4024e0 <fwrite@plt>
  40a940:	b	40a8dc <ferror@plt+0x81dc>
  40a944:	cmp	w8, #0x23
  40a948:	b.ls	40aa10 <ferror@plt+0x8310>  // b.plast
  40a94c:	ldr	w8, [x25, #16]
  40a950:	neg	w20, w8
  40a954:	bl	402650 <__errno_location@plt>
  40a958:	str	w20, [x0]
  40a95c:	ldr	w8, [x19, #36]
  40a960:	cmp	w8, #0x4
  40a964:	b.ne	40a978 <ferror@plt+0x8278>  // b.any
  40a968:	cmp	w20, #0x2
  40a96c:	b.eq	40a980 <ferror@plt+0x8280>  // b.none
  40a970:	cmp	w20, #0x5f
  40a974:	b.eq	40a980 <ferror@plt+0x8280>  // b.none
  40a978:	ldrb	w8, [x19, #48]
  40a97c:	tbz	w8, #1, 40aa7c <ferror@plt+0x837c>
  40a980:	mov	x0, x21
  40a984:	bl	402460 <free@plt>
  40a988:	mov	w23, #0xffffffff            	// #-1
  40a98c:	b	40a9d4 <ferror@plt+0x82d4>
  40a990:	mov	w26, w0
  40a994:	mov	x0, x21
  40a998:	bl	402460 <free@plt>
  40a99c:	mov	w23, w26
  40a9a0:	b	40a9d4 <ferror@plt+0x82d4>
  40a9a4:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40a9a8:	ldr	x8, [x8, #3992]
  40a9ac:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40a9b0:	add	x0, x0, #0x4f1
  40a9b4:	mov	w1, #0x20                  	// #32
  40a9b8:	ldr	x3, [x8]
  40a9bc:	mov	w2, #0x1                   	// #1
  40a9c0:	bl	4024e0 <fwrite@plt>
  40a9c4:	mov	w23, #0xfffffff4            	// #-12
  40a9c8:	b	40a9d4 <ferror@plt+0x82d4>
  40a9cc:	mov	x0, x21
  40a9d0:	bl	402460 <free@plt>
  40a9d4:	mov	w0, w23
  40a9d8:	ldp	x20, x19, [sp, #224]
  40a9dc:	ldp	x22, x21, [sp, #208]
  40a9e0:	ldp	x24, x23, [sp, #192]
  40a9e4:	ldp	x26, x25, [sp, #176]
  40a9e8:	ldp	x28, x27, [sp, #160]
  40a9ec:	ldp	x29, x30, [sp, #144]
  40a9f0:	add	sp, sp, #0xf0
  40a9f4:	ret
  40a9f8:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40a9fc:	ldr	x8, [x8, #3992]
  40aa00:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40aa04:	add	x0, x0, #0x512
  40aa08:	mov	w1, #0xf                   	// #15
  40aa0c:	b	40aa24 <ferror@plt+0x8324>
  40aa10:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40aa14:	ldr	x8, [x8, #3992]
  40aa18:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40aa1c:	add	x0, x0, #0x2b4
  40aa20:	mov	w1, #0x10                  	// #16
  40aa24:	ldr	x3, [x8]
  40aa28:	mov	w2, #0x1                   	// #1
  40aa2c:	bl	4024e0 <fwrite@plt>
  40aa30:	b	40a980 <ferror@plt+0x8280>
  40aa34:	cbnz	w28, 40aa8c <ferror@plt+0x838c>
  40aa38:	mov	w23, wzr
  40aa3c:	b	40a9d4 <ferror@plt+0x82d4>
  40aa40:	neg	w19, w22
  40aa44:	bl	402650 <__errno_location@plt>
  40aa48:	cmn	w22, #0x2
  40aa4c:	str	w19, [x0]
  40aa50:	b.eq	40a980 <ferror@plt+0x8280>  // b.none
  40aa54:	cmp	w19, #0x5f
  40aa58:	b.eq	40a980 <ferror@plt+0x8280>  // b.none
  40aa5c:	cmp	w19, #0x5a
  40aa60:	b.ne	40aa7c <ferror@plt+0x837c>  // b.any
  40aa64:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40aa68:	ldr	x8, [x8, #3992]
  40aa6c:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40aa70:	add	x0, x0, #0x522
  40aa74:	mov	w1, #0x24                  	// #36
  40aa78:	b	40aa24 <ferror@plt+0x8324>
  40aa7c:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40aa80:	add	x0, x0, #0x547
  40aa84:	bl	4020c0 <perror@plt>
  40aa88:	b	40a980 <ferror@plt+0x8280>
  40aa8c:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40aa90:	ldr	x8, [x8, #3992]
  40aa94:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40aa98:	add	x0, x0, #0x4c2
  40aa9c:	mov	w1, #0x2e                  	// #46
  40aaa0:	ldr	x3, [x8]
  40aaa4:	mov	w2, #0x1                   	// #1
  40aaa8:	bl	4024e0 <fwrite@plt>
  40aaac:	mov	w23, wzr
  40aab0:	b	40a9d4 <ferror@plt+0x82d4>
  40aab4:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40aab8:	ldr	x8, [x8, #3992]
  40aabc:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40aac0:	add	x1, x1, #0x36d
  40aac4:	mov	w2, w24
  40aac8:	ldr	x0, [x8]
  40aacc:	bl	4026c0 <fprintf@plt>
  40aad0:	mov	w0, #0x1                   	// #1
  40aad4:	bl	4020b0 <exit@plt>
  40aad8:	sub	sp, sp, #0x20
  40aadc:	stp	x29, x30, [sp, #16]
  40aae0:	ldr	w8, [x1]
  40aae4:	mov	x3, x2
  40aae8:	mov	w2, #0x1                   	// #1
  40aaec:	mov	w4, #0x1                   	// #1
  40aaf0:	stp	x1, x8, [sp]
  40aaf4:	mov	x1, sp
  40aaf8:	add	x29, sp, #0x10
  40aafc:	bl	40ab14 <ferror@plt+0x8414>
  40ab00:	ldp	x29, x30, [sp, #16]
  40ab04:	add	sp, sp, #0x20
  40ab08:	ret
  40ab0c:	mov	w4, #0x1                   	// #1
  40ab10:	b	40ab14 <ferror@plt+0x8414>
  40ab14:	sub	sp, sp, #0xd0
  40ab18:	stp	x29, x30, [sp, #112]
  40ab1c:	add	x29, sp, #0x70
  40ab20:	adrp	x8, 40d000 <ferror@plt+0xa900>
  40ab24:	sub	x9, x29, #0x10
  40ab28:	add	x8, x8, #0x5bc
  40ab2c:	str	x9, [sp, #24]
  40ab30:	mov	w9, #0xc                   	// #12
  40ab34:	str	w9, [sp, #32]
  40ab38:	ldr	x9, [x8]
  40ab3c:	ldr	w8, [x8, #8]
  40ab40:	stp	x22, x21, [sp, #176]
  40ab44:	stp	x20, x19, [sp, #192]
  40ab48:	mov	w22, w4
  40ab4c:	mov	x19, x3
  40ab50:	mov	x20, x2
  40ab54:	mov	x21, x0
  40ab58:	stp	x28, x27, [sp, #128]
  40ab5c:	stp	x26, x25, [sp, #144]
  40ab60:	stp	x24, x23, [sp, #160]
  40ab64:	stp	x1, x2, [sp, #40]
  40ab68:	stp	xzr, xzr, [sp, #56]
  40ab6c:	stur	x9, [x29, #-16]
  40ab70:	stur	w8, [x29, #-8]
  40ab74:	str	wzr, [sp, #72]
  40ab78:	cbz	x2, 40ab98 <ferror@plt+0x8498>
  40ab7c:	ldr	w10, [x21, #28]
  40ab80:	cbz	x19, 40aba0 <ferror@plt+0x84a0>
  40ab84:	cmp	x20, #0x1
  40ab88:	b.hi	40abcc <ferror@plt+0x84cc>  // b.pmore
  40ab8c:	mov	x8, xzr
  40ab90:	mov	w28, w10
  40ab94:	b	40ac08 <ferror@plt+0x8508>
  40ab98:	mov	w28, wzr
  40ab9c:	b	40ac28 <ferror@plt+0x8528>
  40aba0:	mov	x8, x20
  40aba4:	mov	w28, w10
  40aba8:	ldr	x9, [x1], #16
  40abac:	add	w28, w28, #0x1
  40abb0:	subs	x8, x8, #0x1
  40abb4:	ldrh	w10, [x9, #6]
  40abb8:	str	w28, [x9, #8]
  40abbc:	orr	w10, w10, #0x4
  40abc0:	strh	w10, [x9, #6]
  40abc4:	b.ne	40aba8 <ferror@plt+0x84a8>  // b.any
  40abc8:	b	40ac24 <ferror@plt+0x8524>
  40abcc:	and	x8, x20, #0xfffffffffffffffe
  40abd0:	add	x9, x1, #0x10
  40abd4:	add	w28, w10, w8
  40abd8:	add	w10, w10, #0x2
  40abdc:	mov	x11, x8
  40abe0:	ldur	x12, [x9, #-16]
  40abe4:	ldr	x13, [x9], #32
  40abe8:	sub	w14, w10, #0x1
  40abec:	subs	x11, x11, #0x2
  40abf0:	str	w14, [x12, #8]
  40abf4:	str	w10, [x13, #8]
  40abf8:	add	w10, w10, #0x2
  40abfc:	b.ne	40abe0 <ferror@plt+0x84e0>  // b.any
  40ac00:	cmp	x8, x20
  40ac04:	b.eq	40ac24 <ferror@plt+0x8524>  // b.none
  40ac08:	add	x9, x1, x8, lsl #4
  40ac0c:	sub	x8, x20, x8
  40ac10:	ldr	x10, [x9], #16
  40ac14:	add	w28, w28, #0x1
  40ac18:	subs	x8, x8, #0x1
  40ac1c:	str	w28, [x10, #8]
  40ac20:	b.ne	40ac10 <ferror@plt+0x8510>  // b.any
  40ac24:	str	w28, [x21, #28]
  40ac28:	ldr	w0, [x21]
  40ac2c:	add	x1, sp, #0x18
  40ac30:	mov	w2, wzr
  40ac34:	bl	402300 <sendmsg@plt>
  40ac38:	tbnz	w0, #31, 40b008 <ferror@plt+0x8908>
  40ac3c:	sub	x8, x29, #0x20
  40ac40:	mov	w9, #0x1                   	// #1
  40ac44:	stp	x8, x9, [sp, #40]
  40ac48:	ldr	w27, [x21]
  40ac4c:	add	x1, sp, #0x18
  40ac50:	mov	w2, #0x22                  	// #34
  40ac54:	stp	xzr, xzr, [x29, #-32]
  40ac58:	mov	w0, w27
  40ac5c:	bl	40c1f4 <ferror@plt+0x9af4>
  40ac60:	mov	w26, w0
  40ac64:	tbnz	w0, #31, 40afbc <ferror@plt+0x88bc>
  40ac68:	mov	w8, w28
  40ac6c:	eor	w9, w22, #0x1
  40ac70:	mov	x23, xzr
  40ac74:	str	w9, [sp, #12]
  40ac78:	sub	x25, x29, #0x20
  40ac7c:	mov	w9, #0x8000                	// #32768
  40ac80:	sub	x8, x8, x20
  40ac84:	str	x8, [sp, #16]
  40ac88:	sxtw	x23, w23
  40ac8c:	cmp	w26, #0x8, lsl #12
  40ac90:	csel	w26, w26, w9, gt
  40ac94:	mov	x0, x26
  40ac98:	mov	x24, x23
  40ac9c:	bl	402230 <malloc@plt>
  40aca0:	cbz	x0, 40afe0 <ferror@plt+0x88e0>
  40aca4:	mov	x22, x0
  40aca8:	stp	x0, x26, [x25]
  40acac:	add	x1, sp, #0x18
  40acb0:	mov	w0, w27
  40acb4:	mov	w2, wzr
  40acb8:	bl	40c1f4 <ferror@plt+0x9af4>
  40acbc:	mov	w26, w0
  40acc0:	tbnz	w0, #31, 40b018 <ferror@plt+0x8918>
  40acc4:	ldr	w2, [sp, #32]
  40acc8:	cmp	w2, #0xc
  40accc:	b.ne	40b058 <ferror@plt+0x8958>  // b.any
  40acd0:	cmp	w26, #0x10
  40acd4:	add	x23, x24, #0x1
  40acd8:	b.cc	40af24 <ferror@plt+0x8824>  // b.lo, b.ul, b.last
  40acdc:	cbz	x19, 40ad9c <ferror@plt+0x869c>
  40ace0:	ldur	w8, [x29, #-12]
  40ace4:	mov	x25, x22
  40ace8:	b	40ad04 <ferror@plt+0x8604>
  40acec:	add	w9, w27, #0x3
  40acf0:	and	x9, x9, #0xfffffffc
  40acf4:	sub	w26, w26, w9
  40acf8:	cmp	w26, #0xf
  40acfc:	add	x25, x25, x9
  40ad00:	b.ls	40af24 <ferror@plt+0x8824>  // b.plast
  40ad04:	ldr	w27, [x25]
  40ad08:	cmp	w27, w26
  40ad0c:	b.gt	40af88 <ferror@plt+0x8888>
  40ad10:	sub	w9, w27, #0x10
  40ad14:	tbnz	w9, #31, 40af88 <ferror@plt+0x8888>
  40ad18:	cbnz	w8, 40acec <ferror@plt+0x85ec>
  40ad1c:	ldr	w10, [x25, #12]
  40ad20:	ldr	w11, [x21, #8]
  40ad24:	cmp	w10, w11
  40ad28:	b.ne	40acec <ferror@plt+0x85ec>  // b.any
  40ad2c:	ldr	w10, [x25, #8]
  40ad30:	cmp	w10, w28
  40ad34:	b.hi	40acec <ferror@plt+0x85ec>  // b.pmore
  40ad38:	ldr	x11, [sp, #16]
  40ad3c:	cmp	x11, x10
  40ad40:	b.hi	40acec <ferror@plt+0x85ec>  // b.pmore
  40ad44:	ldrh	w8, [x25, #4]
  40ad48:	cmp	w8, #0x2
  40ad4c:	b.ne	40b04c <ferror@plt+0x894c>  // b.any
  40ad50:	cmp	w9, #0x13
  40ad54:	b.ls	40b024 <ferror@plt+0x8924>  // b.plast
  40ad58:	ldr	w8, [x25, #16]
  40ad5c:	cmp	w8, #0x0
  40ad60:	cset	w27, ne  // ne = any
  40ad64:	cbz	w8, 40ad8c <ferror@plt+0x868c>
  40ad68:	neg	w26, w8
  40ad6c:	bl	402650 <__errno_location@plt>
  40ad70:	str	w26, [x0]
  40ad74:	ldr	w8, [x21, #36]
  40ad78:	ldr	w9, [sp, #12]
  40ad7c:	cmp	w8, #0x4
  40ad80:	cset	w8, eq  // eq = none
  40ad84:	orr	w8, w8, w9
  40ad88:	tbz	w8, #0, 40aee8 <ferror@plt+0x87e8>
  40ad8c:	cmp	x23, x20
  40ad90:	str	x22, [x19]
  40ad94:	b.cc	40ae7c <ferror@plt+0x877c>  // b.lo, b.ul, b.last
  40ad98:	b	40b040 <ferror@plt+0x8940>
  40ad9c:	mov	x25, x22
  40ada0:	b	40adbc <ferror@plt+0x86bc>
  40ada4:	add	w8, w27, #0x3
  40ada8:	and	x8, x8, #0xfffffffc
  40adac:	sub	w26, w26, w8
  40adb0:	cmp	w26, #0xf
  40adb4:	add	x25, x25, x8
  40adb8:	b.ls	40af24 <ferror@plt+0x8824>  // b.plast
  40adbc:	ldr	w27, [x25]
  40adc0:	cmp	w27, w26
  40adc4:	b.gt	40af88 <ferror@plt+0x8888>
  40adc8:	sub	w8, w27, #0x10
  40adcc:	tbnz	w8, #31, 40af88 <ferror@plt+0x8888>
  40add0:	ldur	w9, [x29, #-12]
  40add4:	cbnz	w9, 40ada4 <ferror@plt+0x86a4>
  40add8:	ldr	w9, [x25, #12]
  40addc:	ldr	w10, [x21, #8]
  40ade0:	cmp	w9, w10
  40ade4:	b.ne	40ada4 <ferror@plt+0x86a4>  // b.any
  40ade8:	ldr	w9, [x25, #8]
  40adec:	cmp	w9, w28
  40adf0:	b.hi	40ada4 <ferror@plt+0x86a4>  // b.pmore
  40adf4:	ldr	x10, [sp, #16]
  40adf8:	cmp	x10, x9
  40adfc:	b.hi	40ada4 <ferror@plt+0x86a4>  // b.pmore
  40ae00:	ldrh	w9, [x25, #4]
  40ae04:	cmp	w9, #0x2
  40ae08:	b.eq	40ae30 <ferror@plt+0x8730>  // b.none
  40ae0c:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40ae10:	ldr	x8, [x8, #3992]
  40ae14:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40ae18:	mov	w1, #0x14                  	// #20
  40ae1c:	mov	w2, #0x1                   	// #1
  40ae20:	ldr	x3, [x8]
  40ae24:	add	x0, x0, #0x58f
  40ae28:	bl	4024e0 <fwrite@plt>
  40ae2c:	b	40ada4 <ferror@plt+0x86a4>
  40ae30:	cmp	w8, #0x14
  40ae34:	b.cc	40b024 <ferror@plt+0x8924>  // b.lo, b.ul, b.last
  40ae38:	ldr	w8, [x25, #16]
  40ae3c:	cmp	w8, #0x0
  40ae40:	cset	w27, ne  // ne = any
  40ae44:	cbz	w8, 40ae6c <ferror@plt+0x876c>
  40ae48:	neg	w26, w8
  40ae4c:	bl	402650 <__errno_location@plt>
  40ae50:	str	w26, [x0]
  40ae54:	ldr	w8, [x21, #36]
  40ae58:	ldr	w9, [sp, #12]
  40ae5c:	cmp	w8, #0x4
  40ae60:	cset	w8, eq  // eq = none
  40ae64:	orr	w8, w8, w9
  40ae68:	tbz	w8, #0, 40aea8 <ferror@plt+0x87a8>
  40ae6c:	mov	x0, x22
  40ae70:	bl	402460 <free@plt>
  40ae74:	cmp	x23, x20
  40ae78:	b.cs	40b040 <ferror@plt+0x8940>  // b.hs, b.nlast
  40ae7c:	ldr	w27, [x21]
  40ae80:	ldr	x25, [sp, #40]
  40ae84:	add	x1, sp, #0x18
  40ae88:	mov	w2, #0x22                  	// #34
  40ae8c:	mov	w0, w27
  40ae90:	stp	xzr, xzr, [x25]
  40ae94:	bl	40c1f4 <ferror@plt+0x9af4>
  40ae98:	mov	w26, w0
  40ae9c:	mov	w9, #0x8000                	// #32768
  40aea0:	tbz	w0, #31, 40ac8c <ferror@plt+0x858c>
  40aea4:	b	40afbc <ferror@plt+0x88bc>
  40aea8:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40aeac:	ldr	w8, [x25, #16]
  40aeb0:	ldr	x9, [x9, #3992]
  40aeb4:	neg	w0, w8
  40aeb8:	ldr	x26, [x9]
  40aebc:	bl	402380 <strerror@plt>
  40aec0:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40aec4:	mov	x2, x0
  40aec8:	mov	x0, x26
  40aecc:	add	x1, x1, #0x5a4
  40aed0:	bl	4026c0 <fprintf@plt>
  40aed4:	mov	x0, x22
  40aed8:	bl	402460 <free@plt>
  40aedc:	cmp	x23, x20
  40aee0:	b.cc	40ae7c <ferror@plt+0x877c>  // b.lo, b.ul, b.last
  40aee4:	b	40b040 <ferror@plt+0x8940>
  40aee8:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40aeec:	ldr	w8, [x25, #16]
  40aef0:	ldr	x9, [x9, #3992]
  40aef4:	neg	w0, w8
  40aef8:	ldr	x26, [x9]
  40aefc:	bl	402380 <strerror@plt>
  40af00:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40af04:	mov	x2, x0
  40af08:	mov	x0, x26
  40af0c:	add	x1, x1, #0x5a4
  40af10:	bl	4026c0 <fprintf@plt>
  40af14:	cmp	x23, x20
  40af18:	str	x22, [x19]
  40af1c:	b.cc	40ae7c <ferror@plt+0x877c>  // b.lo, b.ul, b.last
  40af20:	b	40b040 <ferror@plt+0x8940>
  40af24:	mov	x0, x22
  40af28:	bl	402460 <free@plt>
  40af2c:	ldrb	w8, [sp, #72]
  40af30:	tbnz	w8, #5, 40af64 <ferror@plt+0x8864>
  40af34:	cbnz	w26, 40b070 <ferror@plt+0x8970>
  40af38:	ldr	w27, [x21]
  40af3c:	ldr	x25, [sp, #40]
  40af40:	add	x1, sp, #0x18
  40af44:	mov	w2, #0x22                  	// #34
  40af48:	mov	w0, w27
  40af4c:	stp	xzr, xzr, [x25]
  40af50:	bl	40c1f4 <ferror@plt+0x9af4>
  40af54:	mov	w26, w0
  40af58:	mov	w9, #0x8000                	// #32768
  40af5c:	tbz	w0, #31, 40ac88 <ferror@plt+0x8588>
  40af60:	b	40afbc <ferror@plt+0x88bc>
  40af64:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40af68:	ldr	x8, [x8, #3992]
  40af6c:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40af70:	mov	w1, #0x12                  	// #18
  40af74:	mov	w2, #0x1                   	// #1
  40af78:	ldr	x3, [x8]
  40af7c:	add	x0, x0, #0x35a
  40af80:	bl	4024e0 <fwrite@plt>
  40af84:	b	40af38 <ferror@plt+0x8838>
  40af88:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40af8c:	ldrb	w8, [sp, #72]
  40af90:	ldr	x9, [x9, #3992]
  40af94:	ldr	x3, [x9]
  40af98:	tbz	w8, #5, 40b08c <ferror@plt+0x898c>
  40af9c:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40afa0:	add	x0, x0, #0x329
  40afa4:	mov	w1, #0x12                  	// #18
  40afa8:	mov	w2, #0x1                   	// #1
  40afac:	bl	4024e0 <fwrite@plt>
  40afb0:	mov	x0, x22
  40afb4:	bl	402460 <free@plt>
  40afb8:	mov	w26, #0xffffffff            	// #-1
  40afbc:	mov	w0, w26
  40afc0:	ldp	x20, x19, [sp, #192]
  40afc4:	ldp	x22, x21, [sp, #176]
  40afc8:	ldp	x24, x23, [sp, #160]
  40afcc:	ldp	x26, x25, [sp, #144]
  40afd0:	ldp	x28, x27, [sp, #128]
  40afd4:	ldp	x29, x30, [sp, #112]
  40afd8:	add	sp, sp, #0xd0
  40afdc:	ret
  40afe0:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40afe4:	ldr	x8, [x8, #3992]
  40afe8:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40afec:	add	x0, x0, #0x4f1
  40aff0:	mov	w1, #0x20                  	// #32
  40aff4:	ldr	x3, [x8]
  40aff8:	mov	w2, #0x1                   	// #1
  40affc:	bl	4024e0 <fwrite@plt>
  40b000:	mov	w26, #0xfffffff4            	// #-12
  40b004:	b	40afbc <ferror@plt+0x88bc>
  40b008:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40b00c:	add	x0, x0, #0x559
  40b010:	bl	4020c0 <perror@plt>
  40b014:	b	40afb8 <ferror@plt+0x88b8>
  40b018:	mov	x0, x22
  40b01c:	bl	402460 <free@plt>
  40b020:	b	40afbc <ferror@plt+0x88bc>
  40b024:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40b028:	ldr	x8, [x8, #3992]
  40b02c:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40b030:	add	x0, x0, #0x2b4
  40b034:	mov	w1, #0x10                  	// #16
  40b038:	ldr	x3, [x8]
  40b03c:	b	40afa8 <ferror@plt+0x88a8>
  40b040:	cmp	w27, #0x0
  40b044:	csinv	w26, wzr, w24, eq  // eq = none
  40b048:	b	40afbc <ferror@plt+0x88bc>
  40b04c:	mov	w26, wzr
  40b050:	str	x22, [x19]
  40b054:	b	40afbc <ferror@plt+0x88bc>
  40b058:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40b05c:	ldr	x8, [x8, #3992]
  40b060:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40b064:	add	x1, x1, #0x572
  40b068:	ldr	x0, [x8]
  40b06c:	b	40b09c <ferror@plt+0x899c>
  40b070:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40b074:	ldr	x8, [x8, #3992]
  40b078:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40b07c:	add	x1, x1, #0x36d
  40b080:	mov	w2, w26
  40b084:	ldr	x0, [x8]
  40b088:	b	40b09c <ferror@plt+0x899c>
  40b08c:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40b090:	add	x1, x1, #0x33c
  40b094:	mov	x0, x3
  40b098:	mov	w2, w27
  40b09c:	bl	4026c0 <fprintf@plt>
  40b0a0:	mov	w0, #0x1                   	// #1
  40b0a4:	bl	4020b0 <exit@plt>
  40b0a8:	sub	sp, sp, #0x20
  40b0ac:	stp	x29, x30, [sp, #16]
  40b0b0:	ldr	w8, [x1]
  40b0b4:	mov	x3, x2
  40b0b8:	mov	w2, #0x1                   	// #1
  40b0bc:	mov	w4, wzr
  40b0c0:	stp	x1, x8, [sp]
  40b0c4:	mov	x1, sp
  40b0c8:	add	x29, sp, #0x10
  40b0cc:	bl	40ab14 <ferror@plt+0x8414>
  40b0d0:	ldp	x29, x30, [sp, #16]
  40b0d4:	add	sp, sp, #0x20
  40b0d8:	ret
  40b0dc:	stp	x29, x30, [sp, #-32]!
  40b0e0:	mov	x29, sp
  40b0e4:	mov	w8, #0x1                   	// #1
  40b0e8:	str	w8, [x29, #28]
  40b0ec:	str	x19, [sp, #16]
  40b0f0:	mov	x19, x0
  40b0f4:	ldr	w0, [x0]
  40b0f8:	add	x3, x29, #0x1c
  40b0fc:	mov	w1, #0x10e                 	// #270
  40b100:	mov	w2, #0x8                   	// #8
  40b104:	mov	w4, #0x4                   	// #4
  40b108:	bl	402240 <setsockopt@plt>
  40b10c:	tbnz	w0, #31, 40b12c <ferror@plt+0x8a2c>
  40b110:	ldr	w8, [x19, #48]
  40b114:	mov	w0, wzr
  40b118:	orr	w8, w8, #0x1
  40b11c:	str	w8, [x19, #48]
  40b120:	ldr	x19, [sp, #16]
  40b124:	ldp	x29, x30, [sp], #32
  40b128:	ret
  40b12c:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40b130:	add	x0, x0, #0x2c5
  40b134:	bl	4020c0 <perror@plt>
  40b138:	mov	w0, #0xffffffff            	// #-1
  40b13c:	ldr	x19, [sp, #16]
  40b140:	ldp	x29, x30, [sp], #32
  40b144:	ret
  40b148:	stp	x29, x30, [sp, #-96]!
  40b14c:	stp	x28, x27, [sp, #16]
  40b150:	stp	x26, x25, [sp, #32]
  40b154:	stp	x24, x23, [sp, #48]
  40b158:	stp	x22, x21, [sp, #64]
  40b15c:	stp	x20, x19, [sp, #80]
  40b160:	mov	x29, sp
  40b164:	sub	sp, sp, #0x6, lsl #12
  40b168:	sub	sp, sp, #0x70
  40b16c:	sub	x27, x29, #0x60
  40b170:	adrp	x8, 40d000 <ferror@plt+0xa900>
  40b174:	sub	x9, x29, #0x18
  40b178:	mov	w10, #0xc                   	// #12
  40b17c:	add	x8, x8, #0x5bc
  40b180:	stur	x9, [x29, #-96]
  40b184:	sub	x9, x29, #0x28
  40b188:	str	w10, [x27, #8]
  40b18c:	mov	w10, #0x1                   	// #1
  40b190:	stp	x9, x10, [x29, #-80]
  40b194:	ldr	x9, [x8]
  40b198:	ldr	w8, [x8, #8]
  40b19c:	stp	xzr, xzr, [x29, #-64]
  40b1a0:	str	wzr, [x27, #48]
  40b1a4:	stur	x9, [x29, #-24]
  40b1a8:	str	w8, [x27, #80]
  40b1ac:	ldrb	w8, [x0, #48]
  40b1b0:	mov	x19, x2
  40b1b4:	mov	x20, x0
  40b1b8:	mov	x21, x1
  40b1bc:	tbz	w8, #0, 40b1cc <ferror@plt+0x8acc>
  40b1c0:	add	x8, sp, #0x10
  40b1c4:	mov	w9, #0x2000                	// #8192
  40b1c8:	stp	x8, x9, [x29, #-64]
  40b1cc:	adrp	x28, 41d000 <ferror@plt+0x1a900>
  40b1d0:	ldr	x28, [x28, #3992]
  40b1d4:	add	x8, sp, #0x2, lsl #12
  40b1d8:	add	x8, x8, #0x10
  40b1dc:	mov	w22, #0x4000                	// #16384
  40b1e0:	mov	w23, #0xffffffff            	// #-1
  40b1e4:	stur	x8, [x29, #-40]
  40b1e8:	stur	x22, [x29, #-32]
  40b1ec:	ldr	w0, [x20]
  40b1f0:	sub	x1, x29, #0x60
  40b1f4:	mov	w2, wzr
  40b1f8:	bl	402080 <recvmsg@plt>
  40b1fc:	mov	x24, x0
  40b200:	tbnz	w24, #31, 40b27c <ferror@plt+0x8b7c>
  40b204:	cbz	w24, 40b3bc <ferror@plt+0x8cbc>
  40b208:	ldr	w2, [x27, #8]
  40b20c:	cmp	w2, #0xc
  40b210:	b.ne	40b3d0 <ferror@plt+0x8cd0>  // b.any
  40b214:	ldrb	w8, [x20, #48]
  40b218:	tbnz	w8, #0, 40b2c8 <ferror@plt+0x8bc8>
  40b21c:	cmp	w24, #0x10
  40b220:	b.cc	40b26c <ferror@plt+0x8b6c>  // b.lo, b.ul, b.last
  40b224:	add	x25, sp, #0x2, lsl #12
  40b228:	add	x25, x25, #0x10
  40b22c:	ldr	w26, [x25]
  40b230:	cmp	w26, w24
  40b234:	b.gt	40b374 <ferror@plt+0x8c74>
  40b238:	sub	w8, w26, #0x10
  40b23c:	tbnz	w8, #31, 40b374 <ferror@plt+0x8c74>
  40b240:	add	x0, sp, #0x8
  40b244:	mov	x1, x25
  40b248:	mov	x2, x19
  40b24c:	blr	x21
  40b250:	tbnz	w0, #31, 40b398 <ferror@plt+0x8c98>
  40b254:	add	w8, w26, #0x3
  40b258:	and	x8, x8, #0xfffffffc
  40b25c:	sub	w24, w24, w8
  40b260:	cmp	w24, #0xf
  40b264:	add	x25, x25, x8
  40b268:	b.hi	40b22c <ferror@plt+0x8b2c>  // b.pmore
  40b26c:	ldrb	w8, [x27, #48]
  40b270:	tbnz	w8, #5, 40b358 <ferror@plt+0x8c58>
  40b274:	cbz	w24, 40b1e8 <ferror@plt+0x8ae8>
  40b278:	b	40b3e0 <ferror@plt+0x8ce0>
  40b27c:	bl	402650 <__errno_location@plt>
  40b280:	mov	x24, x0
  40b284:	ldr	w0, [x0]
  40b288:	cmp	w0, #0x4
  40b28c:	b.eq	40b1e8 <ferror@plt+0x8ae8>  // b.none
  40b290:	cmp	w0, #0xb
  40b294:	b.eq	40b1e8 <ferror@plt+0x8ae8>  // b.none
  40b298:	ldr	x25, [x28]
  40b29c:	bl	402380 <strerror@plt>
  40b2a0:	ldr	w3, [x24]
  40b2a4:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40b2a8:	mov	x2, x0
  40b2ac:	mov	x0, x25
  40b2b0:	add	x1, x1, #0x2dd
  40b2b4:	bl	4026c0 <fprintf@plt>
  40b2b8:	ldr	w8, [x24]
  40b2bc:	cmp	w8, #0x69
  40b2c0:	b.eq	40b1e8 <ferror@plt+0x8ae8>  // b.none
  40b2c4:	b	40b394 <ferror@plt+0x8c94>
  40b2c8:	ldur	x10, [x29, #-64]
  40b2cc:	str	w23, [sp, #8]
  40b2d0:	cbz	x10, 40b21c <ferror@plt+0x8b1c>
  40b2d4:	ldur	x8, [x29, #-56]
  40b2d8:	cmp	x8, #0x10
  40b2dc:	b.cc	40b21c <ferror@plt+0x8b1c>  // b.lo, b.ul, b.last
  40b2e0:	add	x8, x10, x8
  40b2e4:	mov	x9, x10
  40b2e8:	ldr	w10, [x10, #8]
  40b2ec:	cmp	w10, #0x10e
  40b2f0:	b.ne	40b314 <ferror@plt+0x8c14>  // b.any
  40b2f4:	ldr	w10, [x9, #12]
  40b2f8:	cmp	w10, #0x8
  40b2fc:	b.ne	40b314 <ferror@plt+0x8c14>  // b.any
  40b300:	ldr	x10, [x9]
  40b304:	cmp	x10, #0x14
  40b308:	b.ne	40b314 <ferror@plt+0x8c14>  // b.any
  40b30c:	ldr	w10, [x9, #16]
  40b310:	str	w10, [sp, #8]
  40b314:	ldr	x10, [x9]
  40b318:	cmp	x10, #0x10
  40b31c:	b.cc	40b21c <ferror@plt+0x8b1c>  // b.lo, b.ul, b.last
  40b320:	add	x10, x10, #0x7
  40b324:	and	x10, x10, #0xfffffffffffffff8
  40b328:	add	x10, x9, x10
  40b32c:	add	x11, x10, #0x10
  40b330:	cmp	x11, x8
  40b334:	b.hi	40b21c <ferror@plt+0x8b1c>  // b.pmore
  40b338:	ldr	x11, [x10]
  40b33c:	add	x11, x11, #0x7
  40b340:	and	x11, x11, #0xfffffffffffffff8
  40b344:	add	x11, x10, x11
  40b348:	cmp	x11, x8
  40b34c:	b.hi	40b21c <ferror@plt+0x8b1c>  // b.pmore
  40b350:	cbnz	x9, 40b2e4 <ferror@plt+0x8be4>
  40b354:	b	40b21c <ferror@plt+0x8b1c>
  40b358:	ldr	x3, [x28]
  40b35c:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40b360:	mov	w1, #0x12                  	// #18
  40b364:	mov	w2, #0x1                   	// #1
  40b368:	add	x0, x0, #0x35a
  40b36c:	bl	4024e0 <fwrite@plt>
  40b370:	b	40b1e8 <ferror@plt+0x8ae8>
  40b374:	ldrb	w8, [x27, #48]
  40b378:	ldr	x3, [x28]
  40b37c:	tbz	w8, #5, 40b3f4 <ferror@plt+0x8cf4>
  40b380:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40b384:	add	x0, x0, #0x329
  40b388:	mov	w1, #0x12                  	// #18
  40b38c:	mov	w2, #0x1                   	// #1
  40b390:	bl	4024e0 <fwrite@plt>
  40b394:	mov	w0, #0xffffffff            	// #-1
  40b398:	add	sp, sp, #0x6, lsl #12
  40b39c:	add	sp, sp, #0x70
  40b3a0:	ldp	x20, x19, [sp, #80]
  40b3a4:	ldp	x22, x21, [sp, #64]
  40b3a8:	ldp	x24, x23, [sp, #48]
  40b3ac:	ldp	x26, x25, [sp, #32]
  40b3b0:	ldp	x28, x27, [sp, #16]
  40b3b4:	ldp	x29, x30, [sp], #96
  40b3b8:	ret
  40b3bc:	ldr	x3, [x28]
  40b3c0:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40b3c4:	add	x0, x0, #0x2fc
  40b3c8:	mov	w1, #0xf                   	// #15
  40b3cc:	b	40b38c <ferror@plt+0x8c8c>
  40b3d0:	ldr	x0, [x28]
  40b3d4:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40b3d8:	add	x1, x1, #0x30c
  40b3dc:	b	40b404 <ferror@plt+0x8d04>
  40b3e0:	ldr	x0, [x28]
  40b3e4:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40b3e8:	add	x1, x1, #0x36d
  40b3ec:	mov	w2, w24
  40b3f0:	b	40b404 <ferror@plt+0x8d04>
  40b3f4:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40b3f8:	add	x1, x1, #0x33c
  40b3fc:	mov	x0, x3
  40b400:	mov	w2, w26
  40b404:	bl	4026c0 <fprintf@plt>
  40b408:	mov	w0, #0x1                   	// #1
  40b40c:	bl	4020b0 <exit@plt>
  40b410:	stp	x29, x30, [sp, #-64]!
  40b414:	stp	x28, x23, [sp, #16]
  40b418:	stp	x22, x21, [sp, #32]
  40b41c:	stp	x20, x19, [sp, #48]
  40b420:	mov	x29, sp
  40b424:	sub	sp, sp, #0x4, lsl #12
  40b428:	mov	x8, sp
  40b42c:	mov	x20, x2
  40b430:	mov	x21, x1
  40b434:	mov	x19, x0
  40b438:	add	x22, x8, #0x10
  40b43c:	mov	x0, sp
  40b440:	mov	w1, #0x1                   	// #1
  40b444:	mov	w2, #0x10                  	// #16
  40b448:	mov	x3, x19
  40b44c:	bl	402440 <fread@plt>
  40b450:	cmp	x0, #0x10
  40b454:	b.ne	40b4d8 <ferror@plt+0x8dd8>  // b.any
  40b458:	ldr	w23, [sp]
  40b45c:	cmp	w23, #0x4, lsl #12
  40b460:	b.hi	40b4a8 <ferror@plt+0x8da8>  // b.pmore
  40b464:	sub	w8, w23, #0x10
  40b468:	tbnz	w8, #31, 40b4a8 <ferror@plt+0x8da8>
  40b46c:	sub	w8, w23, #0xd
  40b470:	and	w23, w8, #0xfffffffc
  40b474:	mov	w1, #0x1                   	// #1
  40b478:	mov	x0, x22
  40b47c:	mov	x2, x23
  40b480:	mov	x3, x19
  40b484:	bl	402440 <fread@plt>
  40b488:	cmp	x0, x23
  40b48c:	b.ne	40b4f0 <ferror@plt+0x8df0>  // b.any
  40b490:	mov	x1, sp
  40b494:	mov	x0, xzr
  40b498:	mov	x2, x20
  40b49c:	blr	x21
  40b4a0:	tbz	w0, #31, 40b43c <ferror@plt+0x8d3c>
  40b4a4:	b	40b50c <ferror@plt+0x8e0c>
  40b4a8:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40b4ac:	ldr	x8, [x8, #3992]
  40b4b0:	mov	x0, x19
  40b4b4:	ldr	x20, [x8]
  40b4b8:	bl	402140 <ftell@plt>
  40b4bc:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40b4c0:	mov	x3, x0
  40b4c4:	add	x1, x1, #0x3bd
  40b4c8:	mov	x0, x20
  40b4cc:	mov	w2, w23
  40b4d0:	bl	4026c0 <fprintf@plt>
  40b4d4:	b	40b508 <ferror@plt+0x8e08>
  40b4d8:	cbnz	x0, 40b4f0 <ferror@plt+0x8df0>
  40b4dc:	mov	x0, x19
  40b4e0:	bl	4023e0 <feof@plt>
  40b4e4:	cbz	w0, 40b4f0 <ferror@plt+0x8df0>
  40b4e8:	mov	w0, wzr
  40b4ec:	b	40b50c <ferror@plt+0x8e0c>
  40b4f0:	mov	x0, x19
  40b4f4:	bl	402700 <ferror@plt>
  40b4f8:	cbnz	w0, 40b524 <ferror@plt+0x8e24>
  40b4fc:	mov	x0, x19
  40b500:	bl	4023e0 <feof@plt>
  40b504:	cbnz	w0, 40b53c <ferror@plt+0x8e3c>
  40b508:	mov	w0, #0xffffffff            	// #-1
  40b50c:	add	sp, sp, #0x4, lsl #12
  40b510:	ldp	x20, x19, [sp, #48]
  40b514:	ldp	x22, x21, [sp, #32]
  40b518:	ldp	x28, x23, [sp, #16]
  40b51c:	ldp	x29, x30, [sp], #64
  40b520:	ret
  40b524:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40b528:	add	x0, x0, #0x384
  40b52c:	bl	4020c0 <perror@plt>
  40b530:	mov	x0, x19
  40b534:	bl	4023e0 <feof@plt>
  40b538:	cbz	w0, 40b508 <ferror@plt+0x8e08>
  40b53c:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40b540:	ldr	x8, [x8, #3992]
  40b544:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40b548:	add	x0, x0, #0x39a
  40b54c:	mov	w1, #0x22                  	// #34
  40b550:	ldr	x3, [x8]
  40b554:	mov	w2, #0x1                   	// #1
  40b558:	bl	4024e0 <fwrite@plt>
  40b55c:	b	40b508 <ferror@plt+0x8e08>
  40b560:	stp	x29, x30, [sp, #-16]!
  40b564:	ldr	w9, [x0]
  40b568:	mov	x29, sp
  40b56c:	add	w9, w9, #0x3
  40b570:	and	x10, x9, #0xfffffffc
  40b574:	add	w9, w10, #0x4
  40b578:	cmp	w9, w1
  40b57c:	b.hi	40b5a4 <ferror@plt+0x8ea4>  // b.pmore
  40b580:	mov	w8, wzr
  40b584:	add	x10, x0, x10
  40b588:	mov	w11, #0x4                   	// #4
  40b58c:	strh	w2, [x10, #2]
  40b590:	strh	w11, [x10]
  40b594:	str	w9, [x0]
  40b598:	mov	w0, w8
  40b59c:	ldp	x29, x30, [sp], #16
  40b5a0:	ret
  40b5a4:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40b5a8:	ldr	x9, [x9, #3992]
  40b5ac:	mov	w8, w1
  40b5b0:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40b5b4:	add	x1, x1, #0x3e0
  40b5b8:	ldr	x0, [x9]
  40b5bc:	mov	w2, w8
  40b5c0:	bl	4026c0 <fprintf@plt>
  40b5c4:	mov	w8, #0xffffffff            	// #-1
  40b5c8:	mov	w0, w8
  40b5cc:	ldp	x29, x30, [sp], #16
  40b5d0:	ret
  40b5d4:	stp	x29, x30, [sp, #-32]!
  40b5d8:	stp	x20, x19, [sp, #16]
  40b5dc:	ldr	w9, [x0]
  40b5e0:	add	w10, w4, #0x7
  40b5e4:	and	w10, w10, #0xfffffffc
  40b5e8:	mov	x29, sp
  40b5ec:	add	w9, w9, #0x3
  40b5f0:	and	x9, x9, #0xfffffffc
  40b5f4:	add	w20, w9, w10
  40b5f8:	cmp	w20, w1
  40b5fc:	b.hi	40b63c <ferror@plt+0x8f3c>  // b.pmore
  40b600:	mov	x19, x0
  40b604:	add	x8, x0, x9
  40b608:	add	w9, w4, #0x4
  40b60c:	strh	w2, [x8, #2]
  40b610:	strh	w9, [x8]
  40b614:	cbz	w4, 40b628 <ferror@plt+0x8f28>
  40b618:	sxtw	x2, w4
  40b61c:	add	x0, x8, #0x4
  40b620:	mov	x1, x3
  40b624:	bl	402070 <memcpy@plt>
  40b628:	mov	w0, wzr
  40b62c:	str	w20, [x19]
  40b630:	ldp	x20, x19, [sp, #16]
  40b634:	ldp	x29, x30, [sp], #32
  40b638:	ret
  40b63c:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40b640:	ldr	x9, [x9, #3992]
  40b644:	mov	w8, w1
  40b648:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40b64c:	add	x1, x1, #0x3e0
  40b650:	ldr	x0, [x9]
  40b654:	mov	w2, w8
  40b658:	bl	4026c0 <fprintf@plt>
  40b65c:	mov	w0, #0xffffffff            	// #-1
  40b660:	ldp	x20, x19, [sp, #16]
  40b664:	ldp	x29, x30, [sp], #32
  40b668:	ret
  40b66c:	stp	x29, x30, [sp, #-16]!
  40b670:	ldr	w9, [x0]
  40b674:	mov	x29, sp
  40b678:	add	w9, w9, #0x3
  40b67c:	and	x10, x9, #0xfffffffc
  40b680:	add	w9, w10, #0x8
  40b684:	cmp	w9, w1
  40b688:	b.hi	40b6b4 <ferror@plt+0x8fb4>  // b.pmore
  40b68c:	mov	w8, wzr
  40b690:	add	x10, x0, x10
  40b694:	mov	w11, #0x5                   	// #5
  40b698:	strh	w2, [x10, #2]
  40b69c:	strh	w11, [x10]
  40b6a0:	strb	w3, [x10, #4]
  40b6a4:	str	w9, [x0]
  40b6a8:	mov	w0, w8
  40b6ac:	ldp	x29, x30, [sp], #16
  40b6b0:	ret
  40b6b4:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40b6b8:	ldr	x9, [x9, #3992]
  40b6bc:	mov	w8, w1
  40b6c0:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40b6c4:	add	x1, x1, #0x3e0
  40b6c8:	ldr	x0, [x9]
  40b6cc:	mov	w2, w8
  40b6d0:	bl	4026c0 <fprintf@plt>
  40b6d4:	mov	w8, #0xffffffff            	// #-1
  40b6d8:	mov	w0, w8
  40b6dc:	ldp	x29, x30, [sp], #16
  40b6e0:	ret
  40b6e4:	stp	x29, x30, [sp, #-16]!
  40b6e8:	ldr	w9, [x0]
  40b6ec:	mov	x29, sp
  40b6f0:	add	w9, w9, #0x3
  40b6f4:	and	x10, x9, #0xfffffffc
  40b6f8:	add	w9, w10, #0x8
  40b6fc:	cmp	w9, w1
  40b700:	b.hi	40b72c <ferror@plt+0x902c>  // b.pmore
  40b704:	mov	w8, wzr
  40b708:	add	x10, x0, x10
  40b70c:	mov	w11, #0x6                   	// #6
  40b710:	strh	w2, [x10, #2]
  40b714:	strh	w11, [x10]
  40b718:	strh	w3, [x10, #4]
  40b71c:	str	w9, [x0]
  40b720:	mov	w0, w8
  40b724:	ldp	x29, x30, [sp], #16
  40b728:	ret
  40b72c:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40b730:	ldr	x9, [x9, #3992]
  40b734:	mov	w8, w1
  40b738:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40b73c:	add	x1, x1, #0x3e0
  40b740:	ldr	x0, [x9]
  40b744:	mov	w2, w8
  40b748:	bl	4026c0 <fprintf@plt>
  40b74c:	mov	w8, #0xffffffff            	// #-1
  40b750:	mov	w0, w8
  40b754:	ldp	x29, x30, [sp], #16
  40b758:	ret
  40b75c:	stp	x29, x30, [sp, #-16]!
  40b760:	ldr	w9, [x0]
  40b764:	mov	x29, sp
  40b768:	add	w9, w9, #0x3
  40b76c:	and	x10, x9, #0xfffffffc
  40b770:	add	w9, w10, #0x8
  40b774:	cmp	w9, w1
  40b778:	b.hi	40b7a4 <ferror@plt+0x90a4>  // b.pmore
  40b77c:	mov	w8, wzr
  40b780:	add	x10, x0, x10
  40b784:	mov	w11, #0x8                   	// #8
  40b788:	strh	w2, [x10, #2]
  40b78c:	strh	w11, [x10]
  40b790:	str	w3, [x10, #4]
  40b794:	str	w9, [x0]
  40b798:	mov	w0, w8
  40b79c:	ldp	x29, x30, [sp], #16
  40b7a0:	ret
  40b7a4:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40b7a8:	ldr	x9, [x9, #3992]
  40b7ac:	mov	w8, w1
  40b7b0:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40b7b4:	add	x1, x1, #0x3e0
  40b7b8:	ldr	x0, [x9]
  40b7bc:	mov	w2, w8
  40b7c0:	bl	4026c0 <fprintf@plt>
  40b7c4:	mov	w8, #0xffffffff            	// #-1
  40b7c8:	mov	w0, w8
  40b7cc:	ldp	x29, x30, [sp], #16
  40b7d0:	ret
  40b7d4:	stp	x29, x30, [sp, #-16]!
  40b7d8:	ldr	w9, [x0]
  40b7dc:	mov	x29, sp
  40b7e0:	add	w9, w9, #0x3
  40b7e4:	and	x10, x9, #0xfffffffc
  40b7e8:	add	w9, w10, #0xc
  40b7ec:	cmp	w9, w1
  40b7f0:	b.hi	40b81c <ferror@plt+0x911c>  // b.pmore
  40b7f4:	mov	w8, wzr
  40b7f8:	add	x10, x0, x10
  40b7fc:	mov	w11, #0xc                   	// #12
  40b800:	strh	w2, [x10, #2]
  40b804:	strh	w11, [x10]
  40b808:	stur	x3, [x10, #4]
  40b80c:	str	w9, [x0]
  40b810:	mov	w0, w8
  40b814:	ldp	x29, x30, [sp], #16
  40b818:	ret
  40b81c:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40b820:	ldr	x9, [x9, #3992]
  40b824:	mov	w8, w1
  40b828:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40b82c:	add	x1, x1, #0x3e0
  40b830:	ldr	x0, [x9]
  40b834:	mov	w2, w8
  40b838:	bl	4026c0 <fprintf@plt>
  40b83c:	mov	w8, #0xffffffff            	// #-1
  40b840:	mov	w0, w8
  40b844:	ldp	x29, x30, [sp], #16
  40b848:	ret
  40b84c:	stp	x29, x30, [sp, #-64]!
  40b850:	stp	x20, x19, [sp, #48]
  40b854:	mov	x19, x0
  40b858:	mov	x0, x3
  40b85c:	str	x23, [sp, #16]
  40b860:	stp	x22, x21, [sp, #32]
  40b864:	mov	x29, sp
  40b868:	mov	x20, x3
  40b86c:	mov	w21, w2
  40b870:	mov	w22, w1
  40b874:	bl	4020a0 <strlen@plt>
  40b878:	ldr	w8, [x19]
  40b87c:	add	w9, w0, #0x8
  40b880:	and	w9, w9, #0xfffffffc
  40b884:	add	w8, w8, #0x3
  40b888:	and	x8, x8, #0xfffffffc
  40b88c:	add	w23, w8, w9
  40b890:	cmp	w23, w22
  40b894:	b.hi	40b8dc <ferror@plt+0x91dc>  // b.pmore
  40b898:	add	w9, w0, #0x1
  40b89c:	sxtw	x2, w9
  40b8a0:	add	x8, x19, x8
  40b8a4:	add	w9, w2, #0x4
  40b8a8:	strh	w21, [x8, #2]
  40b8ac:	strh	w9, [x8]
  40b8b0:	cbz	w2, 40b8c0 <ferror@plt+0x91c0>
  40b8b4:	add	x0, x8, #0x4
  40b8b8:	mov	x1, x20
  40b8bc:	bl	402070 <memcpy@plt>
  40b8c0:	mov	w0, wzr
  40b8c4:	str	w23, [x19]
  40b8c8:	ldp	x20, x19, [sp, #48]
  40b8cc:	ldp	x22, x21, [sp, #32]
  40b8d0:	ldr	x23, [sp, #16]
  40b8d4:	ldp	x29, x30, [sp], #64
  40b8d8:	ret
  40b8dc:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40b8e0:	ldr	x8, [x8, #3992]
  40b8e4:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40b8e8:	add	x1, x1, #0x3e0
  40b8ec:	mov	w2, w22
  40b8f0:	ldr	x0, [x8]
  40b8f4:	bl	4026c0 <fprintf@plt>
  40b8f8:	mov	w0, #0xffffffff            	// #-1
  40b8fc:	b	40b8c8 <ferror@plt+0x91c8>
  40b900:	stp	x29, x30, [sp, #-48]!
  40b904:	stp	x22, x21, [sp, #16]
  40b908:	stp	x20, x19, [sp, #32]
  40b90c:	ldr	w9, [x0]
  40b910:	add	w10, w3, #0x3
  40b914:	and	w22, w10, #0xfffffffc
  40b918:	mov	x29, sp
  40b91c:	add	w9, w9, #0x3
  40b920:	and	w9, w9, #0xfffffffc
  40b924:	add	w10, w9, w22
  40b928:	cmp	w10, w1
  40b92c:	b.hi	40b994 <ferror@plt+0x9294>  // b.pmore
  40b930:	mov	w20, w3
  40b934:	sxtw	x21, w20
  40b938:	mov	x19, x0
  40b93c:	add	x0, x0, w9, uxtw
  40b940:	mov	x1, x2
  40b944:	mov	x2, x21
  40b948:	bl	402070 <memcpy@plt>
  40b94c:	ldr	w8, [x19]
  40b950:	sub	w2, w22, w20
  40b954:	mov	w1, wzr
  40b958:	add	w8, w8, #0x3
  40b95c:	and	w8, w8, #0xfffffffc
  40b960:	add	x8, x19, x8
  40b964:	add	x0, x8, x21
  40b968:	bl	4022b0 <memset@plt>
  40b96c:	ldr	w8, [x19]
  40b970:	mov	w0, wzr
  40b974:	add	w8, w8, #0x3
  40b978:	and	w8, w8, #0xfffffffc
  40b97c:	add	w8, w8, w22
  40b980:	str	w8, [x19]
  40b984:	ldp	x20, x19, [sp, #32]
  40b988:	ldp	x22, x21, [sp, #16]
  40b98c:	ldp	x29, x30, [sp], #48
  40b990:	ret
  40b994:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40b998:	ldr	x9, [x9, #3992]
  40b99c:	mov	w8, w1
  40b9a0:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40b9a4:	add	x1, x1, #0x40f
  40b9a8:	ldr	x0, [x9]
  40b9ac:	mov	w2, w8
  40b9b0:	bl	4026c0 <fprintf@plt>
  40b9b4:	mov	w0, #0xffffffff            	// #-1
  40b9b8:	ldp	x20, x19, [sp, #32]
  40b9bc:	ldp	x22, x21, [sp, #16]
  40b9c0:	ldp	x29, x30, [sp], #48
  40b9c4:	ret
  40b9c8:	stp	x29, x30, [sp, #-32]!
  40b9cc:	ldr	w9, [x0]
  40b9d0:	str	x19, [sp, #16]
  40b9d4:	mov	x29, sp
  40b9d8:	add	w9, w9, #0x3
  40b9dc:	and	w10, w9, #0xfffffffc
  40b9e0:	add	w9, w10, #0x4
  40b9e4:	cmp	w9, w1
  40b9e8:	add	x19, x0, x10
  40b9ec:	b.hi	40ba10 <ferror@plt+0x9310>  // b.pmore
  40b9f0:	mov	w8, #0x4                   	// #4
  40b9f4:	strh	w2, [x19, #2]
  40b9f8:	strh	w8, [x19]
  40b9fc:	str	w9, [x0]
  40ba00:	mov	x0, x19
  40ba04:	ldr	x19, [sp, #16]
  40ba08:	ldp	x29, x30, [sp], #32
  40ba0c:	ret
  40ba10:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40ba14:	ldr	x9, [x9, #3992]
  40ba18:	mov	w8, w1
  40ba1c:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40ba20:	add	x1, x1, #0x3e0
  40ba24:	ldr	x0, [x9]
  40ba28:	mov	w2, w8
  40ba2c:	bl	4026c0 <fprintf@plt>
  40ba30:	mov	x0, x19
  40ba34:	ldr	x19, [sp, #16]
  40ba38:	ldp	x29, x30, [sp], #32
  40ba3c:	ret
  40ba40:	ldr	w8, [x0]
  40ba44:	add	w9, w8, #0x3
  40ba48:	and	w9, w9, #0xfffc
  40ba4c:	add	w9, w0, w9
  40ba50:	sub	w9, w9, w1
  40ba54:	mov	w0, w8
  40ba58:	strh	w9, [x1]
  40ba5c:	ret
  40ba60:	stp	x29, x30, [sp, #-64]!
  40ba64:	stp	x22, x21, [sp, #32]
  40ba68:	stp	x20, x19, [sp, #48]
  40ba6c:	ldr	w8, [x0]
  40ba70:	add	w9, w4, #0x7
  40ba74:	and	w9, w9, #0xfffffffc
  40ba78:	str	x23, [sp, #16]
  40ba7c:	add	w8, w8, #0x3
  40ba80:	and	w8, w8, #0xfffffffc
  40ba84:	add	w23, w8, w9
  40ba88:	mov	w20, w2
  40ba8c:	mov	w22, w1
  40ba90:	mov	x21, x0
  40ba94:	cmp	w23, w1
  40ba98:	add	x19, x0, x8
  40ba9c:	mov	x29, sp
  40baa0:	b.hi	40bb08 <ferror@plt+0x9408>  // b.pmore
  40baa4:	add	w8, w4, #0x4
  40baa8:	strh	w20, [x19, #2]
  40baac:	strh	w8, [x19]
  40bab0:	cbz	w4, 40bac4 <ferror@plt+0x93c4>
  40bab4:	sxtw	x2, w4
  40bab8:	add	x0, x19, #0x4
  40babc:	mov	x1, x3
  40bac0:	bl	402070 <memcpy@plt>
  40bac4:	str	w23, [x21]
  40bac8:	add	w8, w23, #0x3
  40bacc:	and	w9, w8, #0xfffffffc
  40bad0:	add	w8, w9, #0x4
  40bad4:	cmp	w8, w22
  40bad8:	b.hi	40bb2c <ferror@plt+0x942c>  // b.pmore
  40badc:	add	x9, x21, x9
  40bae0:	mov	w10, #0x4                   	// #4
  40bae4:	strh	w20, [x9, #2]
  40bae8:	strh	w10, [x9]
  40baec:	str	w8, [x21]
  40baf0:	mov	x0, x19
  40baf4:	ldp	x20, x19, [sp, #48]
  40baf8:	ldp	x22, x21, [sp, #32]
  40bafc:	ldr	x23, [sp, #16]
  40bb00:	ldp	x29, x30, [sp], #64
  40bb04:	ret
  40bb08:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40bb0c:	ldr	x8, [x8, #3992]
  40bb10:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40bb14:	add	x1, x1, #0x3e0
  40bb18:	mov	w2, w22
  40bb1c:	ldr	x0, [x8]
  40bb20:	bl	4026c0 <fprintf@plt>
  40bb24:	ldr	w23, [x21]
  40bb28:	b	40bac8 <ferror@plt+0x93c8>
  40bb2c:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40bb30:	ldr	x8, [x8, #3992]
  40bb34:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40bb38:	add	x1, x1, #0x3e0
  40bb3c:	mov	w2, w22
  40bb40:	ldr	x0, [x8]
  40bb44:	bl	4026c0 <fprintf@plt>
  40bb48:	b	40baf0 <ferror@plt+0x93f0>
  40bb4c:	ldrh	w9, [x1]
  40bb50:	ldr	w8, [x0]
  40bb54:	add	w9, w9, #0x3
  40bb58:	add	w10, w8, #0x3
  40bb5c:	and	x9, x9, #0x1fffc
  40bb60:	and	w10, w10, #0xfffffffc
  40bb64:	add	x9, x1, x9
  40bb68:	add	w10, w0, w10
  40bb6c:	sub	w11, w10, w1
  40bb70:	sub	w10, w10, w9
  40bb74:	mov	w0, w8
  40bb78:	strh	w11, [x1]
  40bb7c:	strh	w10, [x9]
  40bb80:	ret
  40bb84:	stp	x29, x30, [sp, #-16]!
  40bb88:	ldrh	w9, [x0]
  40bb8c:	mov	x29, sp
  40bb90:	add	w9, w9, #0x3
  40bb94:	and	x9, x9, #0x1fffc
  40bb98:	add	w10, w9, #0x8
  40bb9c:	cmp	w10, w1
  40bba0:	b.hi	40bbd8 <ferror@plt+0x94d8>  // b.pmore
  40bba4:	add	x9, x0, x9
  40bba8:	mov	w10, #0x8                   	// #8
  40bbac:	strh	w2, [x9, #2]
  40bbb0:	strh	w10, [x9]
  40bbb4:	str	w3, [x9, #4]
  40bbb8:	ldrh	w9, [x0]
  40bbbc:	mov	w8, wzr
  40bbc0:	add	w9, w9, #0xb
  40bbc4:	and	w9, w9, #0xfffc
  40bbc8:	strh	w9, [x0]
  40bbcc:	mov	w0, w8
  40bbd0:	ldp	x29, x30, [sp], #16
  40bbd4:	ret
  40bbd8:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40bbdc:	ldr	x9, [x9, #3992]
  40bbe0:	mov	w8, w1
  40bbe4:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40bbe8:	add	x1, x1, #0x43d
  40bbec:	ldr	x0, [x9]
  40bbf0:	mov	w2, w8
  40bbf4:	bl	4026c0 <fprintf@plt>
  40bbf8:	mov	w8, #0xffffffff            	// #-1
  40bbfc:	mov	w0, w8
  40bc00:	ldp	x29, x30, [sp], #16
  40bc04:	ret
  40bc08:	stp	x29, x30, [sp, #-32]!
  40bc0c:	stp	x20, x19, [sp, #16]
  40bc10:	ldrh	w9, [x0]
  40bc14:	add	w10, w4, #0x7
  40bc18:	and	w20, w10, #0xfffffffc
  40bc1c:	mov	x29, sp
  40bc20:	add	w9, w9, #0x3
  40bc24:	and	x9, x9, #0x1fffc
  40bc28:	add	w10, w9, w20
  40bc2c:	cmp	w10, w1
  40bc30:	b.hi	40bc80 <ferror@plt+0x9580>  // b.pmore
  40bc34:	mov	x19, x0
  40bc38:	add	x8, x0, x9
  40bc3c:	add	w9, w4, #0x4
  40bc40:	strh	w2, [x8, #2]
  40bc44:	strh	w9, [x8]
  40bc48:	cbz	w4, 40bc5c <ferror@plt+0x955c>
  40bc4c:	sxtw	x2, w4
  40bc50:	add	x0, x8, #0x4
  40bc54:	mov	x1, x3
  40bc58:	bl	402070 <memcpy@plt>
  40bc5c:	ldrh	w8, [x19]
  40bc60:	mov	w0, wzr
  40bc64:	add	w8, w8, #0x3
  40bc68:	and	w8, w8, #0xfffc
  40bc6c:	add	w8, w8, w20
  40bc70:	strh	w8, [x19]
  40bc74:	ldp	x20, x19, [sp, #16]
  40bc78:	ldp	x29, x30, [sp], #32
  40bc7c:	ret
  40bc80:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40bc84:	ldr	x9, [x9, #3992]
  40bc88:	mov	w8, w1
  40bc8c:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40bc90:	add	x1, x1, #0x472
  40bc94:	ldr	x0, [x9]
  40bc98:	mov	w2, w8
  40bc9c:	bl	4026c0 <fprintf@plt>
  40bca0:	mov	w0, #0xffffffff            	// #-1
  40bca4:	ldp	x20, x19, [sp, #16]
  40bca8:	ldp	x29, x30, [sp], #32
  40bcac:	ret
  40bcb0:	stp	x29, x30, [sp, #-16]!
  40bcb4:	ldrh	w9, [x0]
  40bcb8:	mov	x29, sp
  40bcbc:	add	w9, w9, #0x3
  40bcc0:	and	x9, x9, #0x1fffc
  40bcc4:	add	w10, w9, #0x8
  40bcc8:	cmp	w10, w1
  40bccc:	b.hi	40bd04 <ferror@plt+0x9604>  // b.pmore
  40bcd0:	add	x9, x0, x9
  40bcd4:	mov	w10, #0x5                   	// #5
  40bcd8:	strh	w2, [x9, #2]
  40bcdc:	strh	w10, [x9]
  40bce0:	strb	w3, [x9, #4]
  40bce4:	ldrh	w9, [x0]
  40bce8:	mov	w8, wzr
  40bcec:	add	w9, w9, #0xb
  40bcf0:	and	w9, w9, #0xfffc
  40bcf4:	strh	w9, [x0]
  40bcf8:	mov	w0, w8
  40bcfc:	ldp	x29, x30, [sp], #16
  40bd00:	ret
  40bd04:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40bd08:	ldr	x9, [x9, #3992]
  40bd0c:	mov	w8, w1
  40bd10:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40bd14:	add	x1, x1, #0x472
  40bd18:	ldr	x0, [x9]
  40bd1c:	mov	w2, w8
  40bd20:	bl	4026c0 <fprintf@plt>
  40bd24:	mov	w8, #0xffffffff            	// #-1
  40bd28:	mov	w0, w8
  40bd2c:	ldp	x29, x30, [sp], #16
  40bd30:	ret
  40bd34:	stp	x29, x30, [sp, #-16]!
  40bd38:	ldrh	w9, [x0]
  40bd3c:	mov	x29, sp
  40bd40:	add	w9, w9, #0x3
  40bd44:	and	x9, x9, #0x1fffc
  40bd48:	add	w10, w9, #0x8
  40bd4c:	cmp	w10, w1
  40bd50:	b.hi	40bd88 <ferror@plt+0x9688>  // b.pmore
  40bd54:	add	x9, x0, x9
  40bd58:	mov	w10, #0x6                   	// #6
  40bd5c:	strh	w2, [x9, #2]
  40bd60:	strh	w10, [x9]
  40bd64:	strh	w3, [x9, #4]
  40bd68:	ldrh	w9, [x0]
  40bd6c:	mov	w8, wzr
  40bd70:	add	w9, w9, #0xb
  40bd74:	and	w9, w9, #0xfffc
  40bd78:	strh	w9, [x0]
  40bd7c:	mov	w0, w8
  40bd80:	ldp	x29, x30, [sp], #16
  40bd84:	ret
  40bd88:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40bd8c:	ldr	x9, [x9, #3992]
  40bd90:	mov	w8, w1
  40bd94:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40bd98:	add	x1, x1, #0x472
  40bd9c:	ldr	x0, [x9]
  40bda0:	mov	w2, w8
  40bda4:	bl	4026c0 <fprintf@plt>
  40bda8:	mov	w8, #0xffffffff            	// #-1
  40bdac:	mov	w0, w8
  40bdb0:	ldp	x29, x30, [sp], #16
  40bdb4:	ret
  40bdb8:	stp	x29, x30, [sp, #-16]!
  40bdbc:	ldrh	w9, [x0]
  40bdc0:	mov	x29, sp
  40bdc4:	add	w9, w9, #0x3
  40bdc8:	and	x9, x9, #0x1fffc
  40bdcc:	add	w10, w9, #0xc
  40bdd0:	cmp	w10, w1
  40bdd4:	b.hi	40be0c <ferror@plt+0x970c>  // b.pmore
  40bdd8:	add	x9, x0, x9
  40bddc:	mov	w10, #0xc                   	// #12
  40bde0:	strh	w2, [x9, #2]
  40bde4:	strh	w10, [x9]
  40bde8:	stur	x3, [x9, #4]
  40bdec:	ldrh	w9, [x0]
  40bdf0:	mov	w8, wzr
  40bdf4:	add	w9, w9, #0xf
  40bdf8:	and	w9, w9, #0xfffc
  40bdfc:	strh	w9, [x0]
  40be00:	mov	w0, w8
  40be04:	ldp	x29, x30, [sp], #16
  40be08:	ret
  40be0c:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40be10:	ldr	x9, [x9, #3992]
  40be14:	mov	w8, w1
  40be18:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40be1c:	add	x1, x1, #0x472
  40be20:	ldr	x0, [x9]
  40be24:	mov	w2, w8
  40be28:	bl	4026c0 <fprintf@plt>
  40be2c:	mov	w8, #0xffffffff            	// #-1
  40be30:	mov	w0, w8
  40be34:	ldp	x29, x30, [sp], #16
  40be38:	ret
  40be3c:	stp	x29, x30, [sp, #-32]!
  40be40:	ldrh	w9, [x0]
  40be44:	str	x19, [sp, #16]
  40be48:	mov	x29, sp
  40be4c:	add	w9, w9, #0x3
  40be50:	and	x9, x9, #0x1fffc
  40be54:	add	w10, w9, #0x4
  40be58:	cmp	w10, w1
  40be5c:	add	x19, x0, x9
  40be60:	b.hi	40be9c <ferror@plt+0x979c>  // b.pmore
  40be64:	mov	w8, #0x4                   	// #4
  40be68:	strh	w2, [x19, #2]
  40be6c:	strh	w8, [x19]
  40be70:	ldrh	w8, [x0]
  40be74:	add	w8, w8, #0x7
  40be78:	and	w8, w8, #0xfffc
  40be7c:	strh	w8, [x0]
  40be80:	ldrh	w8, [x19, #2]
  40be84:	mov	x0, x19
  40be88:	orr	w8, w8, #0x8000
  40be8c:	strh	w8, [x19, #2]
  40be90:	ldr	x19, [sp, #16]
  40be94:	ldp	x29, x30, [sp], #32
  40be98:	ret
  40be9c:	adrp	x9, 41d000 <ferror@plt+0x1a900>
  40bea0:	ldr	x9, [x9, #3992]
  40bea4:	mov	w8, w1
  40bea8:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40beac:	add	x1, x1, #0x472
  40beb0:	ldr	x0, [x9]
  40beb4:	mov	w2, w8
  40beb8:	bl	4026c0 <fprintf@plt>
  40bebc:	b	40be80 <ferror@plt+0x9780>
  40bec0:	ldrh	w8, [x0]
  40bec4:	add	w8, w8, #0x3
  40bec8:	and	w8, w8, #0xfffc
  40becc:	add	w8, w0, w8
  40bed0:	sub	w8, w8, w1
  40bed4:	strh	w8, [x1]
  40bed8:	ldrh	w0, [x0]
  40bedc:	ret
  40bee0:	stp	x29, x30, [sp, #-48]!
  40bee4:	add	w8, w1, #0x1
  40bee8:	stp	x22, x21, [sp, #16]
  40beec:	stp	x20, x19, [sp, #32]
  40bef0:	mov	x20, x2
  40bef4:	mov	w21, w1
  40bef8:	sbfiz	x2, x8, #3, #32
  40befc:	mov	w1, wzr
  40bf00:	mov	x29, sp
  40bf04:	mov	w19, w3
  40bf08:	mov	x22, x0
  40bf0c:	bl	4022b0 <memset@plt>
  40bf10:	cmp	w19, #0x4
  40bf14:	b.ge	40bf68 <ferror@plt+0x9868>  // b.tcont
  40bf18:	cbz	w19, 40bf3c <ferror@plt+0x983c>
  40bf1c:	ldrh	w3, [x20]
  40bf20:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40bf24:	ldr	x8, [x8, #3992]
  40bf28:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40bf2c:	add	x1, x1, #0x4a7
  40bf30:	mov	w2, w19
  40bf34:	ldr	x0, [x8]
  40bf38:	bl	4026c0 <fprintf@plt>
  40bf3c:	ldp	x20, x19, [sp, #32]
  40bf40:	ldp	x22, x21, [sp, #16]
  40bf44:	mov	w0, wzr
  40bf48:	ldp	x29, x30, [sp], #48
  40bf4c:	ret
  40bf50:	add	w8, w3, #0x3
  40bf54:	and	x8, x8, #0x1fffc
  40bf58:	sub	w19, w19, w8
  40bf5c:	cmp	w19, #0x3
  40bf60:	add	x20, x20, x8
  40bf64:	b.le	40bf18 <ferror@plt+0x9818>
  40bf68:	ldrh	w3, [x20]
  40bf6c:	cmp	x3, #0x4
  40bf70:	b.cc	40bf20 <ferror@plt+0x9820>  // b.lo, b.ul, b.last
  40bf74:	cmp	w19, w3
  40bf78:	b.lt	40bf20 <ferror@plt+0x9820>  // b.tstop
  40bf7c:	ldrh	w8, [x20, #2]
  40bf80:	cmp	w8, w21
  40bf84:	b.gt	40bf50 <ferror@plt+0x9850>
  40bf88:	ldr	x9, [x22, x8, lsl #3]
  40bf8c:	cbnz	x9, 40bf50 <ferror@plt+0x9850>
  40bf90:	str	x20, [x22, x8, lsl #3]
  40bf94:	b	40bf50 <ferror@plt+0x9850>
  40bf98:	stp	x29, x30, [sp, #-64]!
  40bf9c:	add	w8, w1, #0x1
  40bfa0:	stp	x22, x21, [sp, #32]
  40bfa4:	stp	x20, x19, [sp, #48]
  40bfa8:	mov	x20, x2
  40bfac:	mov	w21, w1
  40bfb0:	sbfiz	x2, x8, #3, #32
  40bfb4:	mov	w1, wzr
  40bfb8:	str	x23, [sp, #16]
  40bfbc:	mov	x29, sp
  40bfc0:	mov	w23, w4
  40bfc4:	mov	w19, w3
  40bfc8:	mov	x22, x0
  40bfcc:	bl	4022b0 <memset@plt>
  40bfd0:	cmp	w19, #0x4
  40bfd4:	b.lt	40c030 <ferror@plt+0x9930>  // b.tstop
  40bfd8:	mvn	w8, w23
  40bfdc:	b	40bff8 <ferror@plt+0x98f8>
  40bfe0:	add	w9, w3, #0x3
  40bfe4:	and	x9, x9, #0x1fffc
  40bfe8:	sub	w19, w19, w9
  40bfec:	cmp	w19, #0x3
  40bff0:	add	x20, x20, x9
  40bff4:	b.le	40c030 <ferror@plt+0x9930>
  40bff8:	ldrh	w3, [x20]
  40bffc:	cmp	x3, #0x4
  40c000:	b.cc	40c038 <ferror@plt+0x9938>  // b.lo, b.ul, b.last
  40c004:	cmp	w19, w3
  40c008:	b.lt	40c038 <ferror@plt+0x9938>  // b.tstop
  40c00c:	ldrh	w9, [x20, #2]
  40c010:	and	w9, w9, w8
  40c014:	cmp	w21, w9, uxth
  40c018:	b.lt	40bfe0 <ferror@plt+0x98e0>  // b.tstop
  40c01c:	and	x9, x9, #0xffff
  40c020:	ldr	x10, [x22, x9, lsl #3]
  40c024:	cbnz	x10, 40bfe0 <ferror@plt+0x98e0>
  40c028:	str	x20, [x22, x9, lsl #3]
  40c02c:	b	40bfe0 <ferror@plt+0x98e0>
  40c030:	cbz	w19, 40c054 <ferror@plt+0x9954>
  40c034:	ldrh	w3, [x20]
  40c038:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40c03c:	ldr	x8, [x8, #3992]
  40c040:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40c044:	add	x1, x1, #0x4a7
  40c048:	mov	w2, w19
  40c04c:	ldr	x0, [x8]
  40c050:	bl	4026c0 <fprintf@plt>
  40c054:	ldp	x20, x19, [sp, #48]
  40c058:	ldp	x22, x21, [sp, #32]
  40c05c:	ldr	x23, [sp, #16]
  40c060:	mov	w0, wzr
  40c064:	ldp	x29, x30, [sp], #64
  40c068:	ret
  40c06c:	stp	x29, x30, [sp, #-16]!
  40c070:	cmp	w2, #0x4
  40c074:	mov	x29, sp
  40c078:	b.lt	40c0b4 <ferror@plt+0x99b4>  // b.tstop
  40c07c:	ldrh	w3, [x1]
  40c080:	cmp	x3, #0x4
  40c084:	b.cc	40c0bc <ferror@plt+0x99bc>  // b.lo, b.ul, b.last
  40c088:	cmp	w2, w3
  40c08c:	b.lt	40c0bc <ferror@plt+0x99bc>  // b.tstop
  40c090:	ldrh	w8, [x1, #2]
  40c094:	cmp	w8, w0
  40c098:	b.eq	40c0d8 <ferror@plt+0x99d8>  // b.none
  40c09c:	add	w8, w3, #0x3
  40c0a0:	and	x8, x8, #0x1fffc
  40c0a4:	sub	w2, w2, w8
  40c0a8:	cmp	w2, #0x3
  40c0ac:	add	x1, x1, x8
  40c0b0:	b.gt	40c07c <ferror@plt+0x997c>
  40c0b4:	cbz	w2, 40c0d4 <ferror@plt+0x99d4>
  40c0b8:	ldrh	w3, [x1]
  40c0bc:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40c0c0:	ldr	x8, [x8, #3992]
  40c0c4:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40c0c8:	add	x1, x1, #0x4a7
  40c0cc:	ldr	x0, [x8]
  40c0d0:	bl	4026c0 <fprintf@plt>
  40c0d4:	mov	x1, xzr
  40c0d8:	mov	x0, x1
  40c0dc:	ldp	x29, x30, [sp], #16
  40c0e0:	ret
  40c0e4:	stp	x29, x30, [sp, #-64]!
  40c0e8:	stp	x22, x21, [sp, #32]
  40c0ec:	stp	x20, x19, [sp, #48]
  40c0f0:	ldrh	w8, [x2]
  40c0f4:	str	x23, [sp, #16]
  40c0f8:	mov	x29, sp
  40c0fc:	sub	x8, x8, #0x4
  40c100:	cmp	x8, w3, sxtw
  40c104:	b.cs	40c110 <ferror@plt+0x9a10>  // b.hs, b.nlast
  40c108:	mov	w0, #0xffffffff            	// #-1
  40c10c:	b	40c198 <ferror@plt+0x9a98>
  40c110:	add	w9, w3, #0x3
  40c114:	and	x9, x9, #0xfffffffc
  40c118:	add	x10, x9, #0x4
  40c11c:	mov	w20, w1
  40c120:	mov	x21, x0
  40c124:	cmp	x8, x10
  40c128:	b.cs	40c144 <ferror@plt+0x9a44>  // b.hs, b.nlast
  40c12c:	add	w8, w20, #0x1
  40c130:	sbfiz	x2, x8, #3, #32
  40c134:	mov	x0, x21
  40c138:	mov	w1, wzr
  40c13c:	bl	4022b0 <memset@plt>
  40c140:	b	40c194 <ferror@plt+0x9a94>
  40c144:	add	x8, x2, x9
  40c148:	ldrh	w23, [x8, #4]
  40c14c:	add	w9, w20, #0x1
  40c150:	sbfiz	x2, x9, #3, #32
  40c154:	mov	x0, x21
  40c158:	mov	w1, wzr
  40c15c:	add	x22, x8, #0x8
  40c160:	sub	w19, w23, #0x4
  40c164:	bl	4022b0 <memset@plt>
  40c168:	cmp	w23, #0x8
  40c16c:	b.cs	40c1c4 <ferror@plt+0x9ac4>  // b.hs, b.nlast
  40c170:	cbz	w19, 40c194 <ferror@plt+0x9a94>
  40c174:	ldrh	w3, [x22]
  40c178:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40c17c:	ldr	x8, [x8, #3992]
  40c180:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40c184:	add	x1, x1, #0x4a7
  40c188:	mov	w2, w19
  40c18c:	ldr	x0, [x8]
  40c190:	bl	4026c0 <fprintf@plt>
  40c194:	mov	w0, wzr
  40c198:	ldp	x20, x19, [sp, #48]
  40c19c:	ldp	x22, x21, [sp, #32]
  40c1a0:	ldr	x23, [sp, #16]
  40c1a4:	ldp	x29, x30, [sp], #64
  40c1a8:	ret
  40c1ac:	add	w8, w3, #0x3
  40c1b0:	and	x8, x8, #0x1fffc
  40c1b4:	sub	w19, w19, w8
  40c1b8:	cmp	w19, #0x3
  40c1bc:	add	x22, x22, x8
  40c1c0:	b.le	40c170 <ferror@plt+0x9a70>
  40c1c4:	ldrh	w3, [x22]
  40c1c8:	cmp	x3, #0x4
  40c1cc:	b.cc	40c178 <ferror@plt+0x9a78>  // b.lo, b.ul, b.last
  40c1d0:	cmp	w19, w3
  40c1d4:	b.lt	40c178 <ferror@plt+0x9a78>  // b.tstop
  40c1d8:	ldrh	w8, [x22, #2]
  40c1dc:	cmp	w8, w20
  40c1e0:	b.gt	40c1ac <ferror@plt+0x9aac>
  40c1e4:	ldr	x9, [x21, x8, lsl #3]
  40c1e8:	cbnz	x9, 40c1ac <ferror@plt+0x9aac>
  40c1ec:	str	x22, [x21, x8, lsl #3]
  40c1f0:	b	40c1ac <ferror@plt+0x9aac>
  40c1f4:	stp	x29, x30, [sp, #-48]!
  40c1f8:	stp	x22, x21, [sp, #16]
  40c1fc:	stp	x20, x19, [sp, #32]
  40c200:	mov	x29, sp
  40c204:	mov	w20, w2
  40c208:	mov	x21, x1
  40c20c:	mov	w22, w0
  40c210:	bl	402080 <recvmsg@plt>
  40c214:	tbnz	w0, #31, 40c22c <ferror@plt+0x9b2c>
  40c218:	cbz	w0, 40c2a0 <ferror@plt+0x9ba0>
  40c21c:	ldp	x20, x19, [sp, #32]
  40c220:	ldp	x22, x21, [sp, #16]
  40c224:	ldp	x29, x30, [sp], #48
  40c228:	ret
  40c22c:	bl	402650 <__errno_location@plt>
  40c230:	mov	x19, x0
  40c234:	b	40c24c <ferror@plt+0x9b4c>
  40c238:	mov	w0, w22
  40c23c:	mov	x1, x21
  40c240:	mov	w2, w20
  40c244:	bl	402080 <recvmsg@plt>
  40c248:	tbz	w0, #31, 40c218 <ferror@plt+0x9b18>
  40c24c:	ldr	w0, [x19]
  40c250:	cmp	w0, #0xb
  40c254:	b.eq	40c238 <ferror@plt+0x9b38>  // b.none
  40c258:	cmp	w0, #0x4
  40c25c:	b.eq	40c238 <ferror@plt+0x9b38>  // b.none
  40c260:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40c264:	ldr	x8, [x8, #3992]
  40c268:	ldr	x20, [x8]
  40c26c:	bl	402380 <strerror@plt>
  40c270:	ldr	w3, [x19]
  40c274:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40c278:	mov	x2, x0
  40c27c:	add	x1, x1, #0x2dd
  40c280:	mov	x0, x20
  40c284:	bl	4026c0 <fprintf@plt>
  40c288:	ldr	w8, [x19]
  40c28c:	neg	w0, w8
  40c290:	ldp	x20, x19, [sp, #32]
  40c294:	ldp	x22, x21, [sp, #16]
  40c298:	ldp	x29, x30, [sp], #48
  40c29c:	ret
  40c2a0:	adrp	x8, 41d000 <ferror@plt+0x1a900>
  40c2a4:	ldr	x8, [x8, #3992]
  40c2a8:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40c2ac:	add	x0, x0, #0x2fc
  40c2b0:	mov	w1, #0xf                   	// #15
  40c2b4:	ldr	x3, [x8]
  40c2b8:	mov	w2, #0x1                   	// #1
  40c2bc:	bl	4024e0 <fwrite@plt>
  40c2c0:	mov	w0, #0xffffffc3            	// #-61
  40c2c4:	ldp	x20, x19, [sp, #32]
  40c2c8:	ldp	x22, x21, [sp, #16]
  40c2cc:	ldp	x29, x30, [sp], #48
  40c2d0:	ret
  40c2d4:	nop
  40c2d8:	stp	x29, x30, [sp, #-64]!
  40c2dc:	mov	x29, sp
  40c2e0:	stp	x19, x20, [sp, #16]
  40c2e4:	adrp	x20, 41d000 <ferror@plt+0x1a900>
  40c2e8:	add	x20, x20, #0xd08
  40c2ec:	stp	x21, x22, [sp, #32]
  40c2f0:	adrp	x21, 41d000 <ferror@plt+0x1a900>
  40c2f4:	add	x21, x21, #0xd00
  40c2f8:	sub	x20, x20, x21
  40c2fc:	mov	w22, w0
  40c300:	stp	x23, x24, [sp, #48]
  40c304:	mov	x23, x1
  40c308:	mov	x24, x2
  40c30c:	bl	402038 <memcpy@plt-0x38>
  40c310:	cmp	xzr, x20, asr #3
  40c314:	b.eq	40c340 <ferror@plt+0x9c40>  // b.none
  40c318:	asr	x20, x20, #3
  40c31c:	mov	x19, #0x0                   	// #0
  40c320:	ldr	x3, [x21, x19, lsl #3]
  40c324:	mov	x2, x24
  40c328:	add	x19, x19, #0x1
  40c32c:	mov	x1, x23
  40c330:	mov	w0, w22
  40c334:	blr	x3
  40c338:	cmp	x20, x19
  40c33c:	b.ne	40c320 <ferror@plt+0x9c20>  // b.any
  40c340:	ldp	x19, x20, [sp, #16]
  40c344:	ldp	x21, x22, [sp, #32]
  40c348:	ldp	x23, x24, [sp, #48]
  40c34c:	ldp	x29, x30, [sp], #64
  40c350:	ret
  40c354:	nop
  40c358:	ret

Disassembly of section .fini:

000000000040c35c <.fini>:
  40c35c:	stp	x29, x30, [sp, #-16]!
  40c360:	mov	x29, sp
  40c364:	ldp	x29, x30, [sp], #16
  40c368:	ret
