21:39:03 INFO  : Registering command handlers for Vitis TCF services
21:39:03 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\fpga_proj\ps\uart_intr\vitis\temp_xsdb_launch_script.tcl
21:39:05 INFO  : XSCT server has started successfully.
21:39:05 INFO  : Successfully done setting XSCT server connection channel  
21:39:05 INFO  : plnx-install-location is set to ''
21:39:05 INFO  : Successfully done setting workspace for the tool. 
21:39:05 INFO  : Successfully done query RDI_DATADIR 
21:39:06 INFO  : Platform repository initialization has completed.
21:40:10 INFO  : Result from executing command 'getProjects': uart_intr
21:40:10 INFO  : Result from executing command 'getPlatforms': 
21:43:16 INFO  : Result from executing command 'getProjects': uart_intr
21:43:16 INFO  : Result from executing command 'getPlatforms': uart_intr|E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/uart_intr.xpfm
21:43:16 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
21:43:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:59 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
21:43:59 INFO  : 'jtag frequency' command is executed.
21:43:59 INFO  : Context for 'APU' is selected.
21:43:59 INFO  : System reset is completed.
21:44:02 INFO  : 'after 3000' command is executed.
21:44:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
21:44:05 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
21:44:05 INFO  : Context for 'APU' is selected.
21:44:05 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
21:44:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:05 INFO  : Context for 'APU' is selected.
21:44:05 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
21:44:05 INFO  : 'ps7_init' command is executed.
21:44:05 INFO  : 'ps7_post_config' command is executed.
21:44:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:05 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:44:05 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:44:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:06 INFO  : 'con' command is executed.
21:44:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:44:06 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
21:59:19 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
21:59:30 INFO  : Disconnected from the channel tcfchan#2.
21:59:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:31 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
21:59:31 INFO  : 'jtag frequency' command is executed.
21:59:31 INFO  : Context for 'APU' is selected.
21:59:31 INFO  : System reset is completed.
21:59:34 INFO  : 'after 3000' command is executed.
21:59:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
21:59:37 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
21:59:37 INFO  : Context for 'APU' is selected.
21:59:37 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
21:59:37 INFO  : 'configparams force-mem-access 1' command is executed.
21:59:37 INFO  : Context for 'APU' is selected.
21:59:37 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
21:59:37 INFO  : 'ps7_init' command is executed.
21:59:37 INFO  : 'ps7_post_config' command is executed.
21:59:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:37 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:59:37 INFO  : 'configparams force-mem-access 0' command is executed.
21:59:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:59:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:38 INFO  : 'con' command is executed.
21:59:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:59:38 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
22:01:16 INFO  : Disconnected from the channel tcfchan#3.
22:01:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:18 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
22:01:18 INFO  : 'jtag frequency' command is executed.
22:01:18 INFO  : Context for 'APU' is selected.
22:01:18 INFO  : System reset is completed.
22:01:21 INFO  : 'after 3000' command is executed.
22:01:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
22:01:23 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
22:01:23 INFO  : Context for 'APU' is selected.
22:01:23 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
22:01:23 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:23 INFO  : Context for 'APU' is selected.
22:01:23 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
22:01:24 INFO  : 'ps7_init' command is executed.
22:01:24 INFO  : 'ps7_post_config' command is executed.
22:01:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:24 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:24 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:24 INFO  : 'con' command is executed.
22:01:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:01:24 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
22:01:43 INFO  : Disconnected from the channel tcfchan#4.
22:01:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:45 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
22:01:45 INFO  : 'jtag frequency' command is executed.
22:01:45 INFO  : Context for 'APU' is selected.
22:01:45 INFO  : System reset is completed.
22:01:48 INFO  : 'after 3000' command is executed.
22:01:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
22:01:50 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
22:01:50 INFO  : Context for 'APU' is selected.
22:01:50 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
22:01:50 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:50 INFO  : Context for 'APU' is selected.
22:01:50 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
22:01:51 INFO  : 'ps7_init' command is executed.
22:01:51 INFO  : 'ps7_post_config' command is executed.
22:01:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:51 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:51 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:51 INFO  : 'con' command is executed.
22:01:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:01:51 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
22:02:40 INFO  : Disconnected from the channel tcfchan#5.
14:14:21 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\fpga_proj\ps\uart_intr\vitis\temp_xsdb_launch_script.tcl
14:14:23 INFO  : XSCT server has started successfully.
14:14:23 INFO  : Successfully done setting XSCT server connection channel  
14:14:23 INFO  : plnx-install-location is set to ''
14:14:23 INFO  : Successfully done setting workspace for the tool. 
14:14:26 INFO  : Platform repository initialization has completed.
14:14:27 INFO  : Successfully done query RDI_DATADIR 
14:14:27 INFO  : Registering command handlers for Vitis TCF services
15:16:34 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
15:16:56 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
15:17:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:12 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:17:12 INFO  : 'jtag frequency' command is executed.
15:17:12 INFO  : Context for 'APU' is selected.
15:17:12 INFO  : System reset is completed.
15:17:15 INFO  : 'after 3000' command is executed.
15:17:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
15:17:18 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
15:17:18 INFO  : Context for 'APU' is selected.
15:17:18 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
15:17:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:18 INFO  : Context for 'APU' is selected.
15:17:18 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:17:18 INFO  : 'ps7_init' command is executed.
15:17:18 INFO  : 'ps7_post_config' command is executed.
15:17:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:19 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:17:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:17:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:17:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:19 INFO  : 'con' command is executed.
15:17:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:17:19 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
15:19:48 INFO  : Disconnected from the channel tcfchan#1.
15:19:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:49 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:19:49 INFO  : 'jtag frequency' command is executed.
15:19:49 INFO  : Context for 'APU' is selected.
15:19:49 INFO  : System reset is completed.
15:19:52 INFO  : 'after 3000' command is executed.
15:19:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
15:19:54 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
15:19:54 INFO  : Context for 'APU' is selected.
15:19:57 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
15:19:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:57 INFO  : Context for 'APU' is selected.
15:19:57 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:19:57 INFO  : 'ps7_init' command is executed.
15:19:57 INFO  : 'ps7_post_config' command is executed.
15:19:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:57 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:19:57 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:57 INFO  : 'con' command is executed.
15:19:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:19:57 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
15:21:00 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
15:21:05 INFO  : Disconnected from the channel tcfchan#2.
15:21:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:07 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:21:07 INFO  : 'jtag frequency' command is executed.
15:21:07 INFO  : Context for 'APU' is selected.
15:21:07 INFO  : System reset is completed.
15:21:10 INFO  : 'after 3000' command is executed.
15:21:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
15:21:12 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
15:21:12 INFO  : Context for 'APU' is selected.
15:21:14 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
15:21:14 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:14 INFO  : Context for 'APU' is selected.
15:21:14 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:21:15 INFO  : 'ps7_init' command is executed.
15:21:15 INFO  : 'ps7_post_config' command is executed.
15:21:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:15 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:15 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:15 INFO  : 'con' command is executed.
15:21:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:21:15 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
15:23:56 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
15:24:07 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
15:24:11 INFO  : Disconnected from the channel tcfchan#3.
15:24:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:12 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:24:12 INFO  : 'jtag frequency' command is executed.
15:24:12 INFO  : Context for 'APU' is selected.
15:24:13 INFO  : System reset is completed.
15:24:16 INFO  : 'after 3000' command is executed.
15:24:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
15:24:18 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
15:24:18 INFO  : Context for 'APU' is selected.
15:24:20 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
15:24:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:20 INFO  : Context for 'APU' is selected.
15:24:20 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:24:20 INFO  : 'ps7_init' command is executed.
15:24:20 INFO  : 'ps7_post_config' command is executed.
15:24:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:21 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:21 INFO  : 'con' command is executed.
15:24:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:24:21 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
15:25:32 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
15:25:35 INFO  : Disconnected from the channel tcfchan#4.
15:25:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:37 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:25:37 INFO  : 'jtag frequency' command is executed.
15:25:37 INFO  : Context for 'APU' is selected.
15:25:37 INFO  : System reset is completed.
15:25:40 INFO  : 'after 3000' command is executed.
15:25:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
15:25:42 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
15:25:42 INFO  : Context for 'APU' is selected.
15:25:45 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
15:25:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:45 INFO  : Context for 'APU' is selected.
15:25:45 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:25:45 INFO  : 'ps7_init' command is executed.
15:25:45 INFO  : 'ps7_post_config' command is executed.
15:25:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:45 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:25:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:25:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:25:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:45 INFO  : 'con' command is executed.
15:25:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:25:45 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
15:26:21 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
15:26:28 INFO  : Disconnected from the channel tcfchan#5.
15:26:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:30 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:26:30 INFO  : 'jtag frequency' command is executed.
15:26:30 INFO  : Context for 'APU' is selected.
15:26:30 INFO  : System reset is completed.
15:26:33 INFO  : 'after 3000' command is executed.
15:26:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
15:26:35 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
15:26:35 INFO  : Context for 'APU' is selected.
15:26:37 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
15:26:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:37 INFO  : Context for 'APU' is selected.
15:26:37 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:26:38 INFO  : 'ps7_init' command is executed.
15:26:38 INFO  : 'ps7_post_config' command is executed.
15:26:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:38 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:38 INFO  : 'con' command is executed.
15:26:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:26:38 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
15:26:53 INFO  : Disconnected from the channel tcfchan#6.
15:26:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:54 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:26:54 INFO  : 'jtag frequency' command is executed.
15:26:54 INFO  : Context for 'APU' is selected.
15:26:54 INFO  : System reset is completed.
15:26:57 INFO  : 'after 3000' command is executed.
15:26:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
15:27:00 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
15:27:00 INFO  : Context for 'APU' is selected.
15:27:02 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
15:27:02 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:02 INFO  : Context for 'APU' is selected.
15:27:02 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:27:03 INFO  : 'ps7_init' command is executed.
15:27:03 INFO  : 'ps7_post_config' command is executed.
15:27:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:03 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:27:03 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:03 INFO  : 'con' command is executed.
15:27:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:27:03 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
15:30:53 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
15:30:57 INFO  : Disconnected from the channel tcfchan#7.
15:30:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:59 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:30:59 INFO  : 'jtag frequency' command is executed.
15:30:59 INFO  : Context for 'APU' is selected.
15:30:59 INFO  : System reset is completed.
15:31:02 INFO  : 'after 3000' command is executed.
15:31:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
15:31:04 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
15:31:04 INFO  : Context for 'APU' is selected.
15:31:06 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
15:31:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:07 INFO  : Context for 'APU' is selected.
15:31:07 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:31:07 INFO  : 'ps7_init' command is executed.
15:31:07 INFO  : 'ps7_post_config' command is executed.
15:31:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:07 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:07 INFO  : 'con' command is executed.
15:31:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:31:07 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
15:33:18 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
15:33:40 INFO  : Disconnected from the channel tcfchan#8.
15:33:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:41 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:33:41 INFO  : 'jtag frequency' command is executed.
15:33:41 INFO  : Context for 'APU' is selected.
15:33:42 INFO  : System reset is completed.
15:33:45 INFO  : 'after 3000' command is executed.
15:33:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
15:33:47 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
15:33:47 INFO  : Context for 'APU' is selected.
15:33:49 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
15:33:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:49 INFO  : Context for 'APU' is selected.
15:33:49 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:33:49 INFO  : 'ps7_init' command is executed.
15:33:49 INFO  : 'ps7_post_config' command is executed.
15:33:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:50 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:33:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:50 INFO  : 'con' command is executed.
15:33:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:33:50 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
15:35:02 INFO  : Disconnected from the channel tcfchan#9.
15:35:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:03 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:35:03 INFO  : 'jtag frequency' command is executed.
15:35:03 INFO  : Context for 'APU' is selected.
15:35:03 INFO  : System reset is completed.
15:35:06 INFO  : 'after 3000' command is executed.
15:35:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
15:35:09 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
15:35:09 INFO  : Context for 'APU' is selected.
15:35:11 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
15:35:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:11 INFO  : Context for 'APU' is selected.
15:35:11 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:35:11 INFO  : 'ps7_init' command is executed.
15:35:11 INFO  : 'ps7_post_config' command is executed.
15:35:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:12 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:35:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:12 INFO  : 'con' command is executed.
15:35:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:35:12 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
15:36:16 INFO  : Disconnected from the channel tcfchan#10.
15:36:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:17 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:36:17 INFO  : 'jtag frequency' command is executed.
15:36:17 INFO  : Context for 'APU' is selected.
15:36:17 INFO  : System reset is completed.
15:36:20 INFO  : 'after 3000' command is executed.
15:36:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
15:36:22 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
15:36:22 INFO  : Context for 'APU' is selected.
15:36:25 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
15:36:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:36:25 INFO  : Context for 'APU' is selected.
15:36:25 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:36:25 INFO  : 'ps7_init' command is executed.
15:36:25 INFO  : 'ps7_post_config' command is executed.
15:36:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:25 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:36:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:36:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:36:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:25 INFO  : 'con' command is executed.
15:36:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:36:25 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
15:37:36 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
15:37:40 INFO  : Disconnected from the channel tcfchan#11.
15:37:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:41 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:37:41 INFO  : 'jtag frequency' command is executed.
15:37:41 INFO  : Context for 'APU' is selected.
15:37:41 INFO  : System reset is completed.
15:37:44 INFO  : 'after 3000' command is executed.
15:37:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
15:37:47 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
15:37:47 INFO  : Context for 'APU' is selected.
15:37:49 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
15:37:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:37:49 INFO  : Context for 'APU' is selected.
15:37:49 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:37:49 INFO  : 'ps7_init' command is executed.
15:37:49 INFO  : 'ps7_post_config' command is executed.
15:37:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:49 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:37:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:37:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:37:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:50 INFO  : 'con' command is executed.
15:37:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:37:50 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
15:38:56 INFO  : Disconnected from the channel tcfchan#12.
15:38:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:57 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:38:57 INFO  : 'jtag frequency' command is executed.
15:38:57 INFO  : Context for 'APU' is selected.
15:38:57 INFO  : System reset is completed.
15:39:00 INFO  : 'after 3000' command is executed.
15:39:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
15:39:03 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
15:39:03 INFO  : Context for 'APU' is selected.
15:39:05 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
15:39:05 INFO  : 'configparams force-mem-access 1' command is executed.
15:39:05 INFO  : Context for 'APU' is selected.
15:39:05 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:39:05 INFO  : 'ps7_init' command is executed.
15:39:05 INFO  : 'ps7_post_config' command is executed.
15:39:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:06 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:39:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:39:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:39:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:06 INFO  : 'con' command is executed.
15:39:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:39:06 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
15:39:34 INFO  : Disconnected from the channel tcfchan#13.
15:39:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:36 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:39:36 INFO  : 'jtag frequency' command is executed.
15:39:36 INFO  : Context for 'APU' is selected.
15:39:36 INFO  : System reset is completed.
15:39:39 INFO  : 'after 3000' command is executed.
15:39:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
15:39:41 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
15:39:41 INFO  : Context for 'APU' is selected.
15:39:44 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
15:39:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:39:44 INFO  : Context for 'APU' is selected.
15:39:44 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:39:44 INFO  : 'ps7_init' command is executed.
15:39:44 INFO  : 'ps7_post_config' command is executed.
15:39:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:44 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:39:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:39:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:39:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:44 INFO  : 'con' command is executed.
15:39:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:39:44 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
15:40:52 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
15:41:08 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
15:41:13 INFO  : Disconnected from the channel tcfchan#14.
15:41:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:15 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:41:15 INFO  : 'jtag frequency' command is executed.
15:41:15 INFO  : Context for 'APU' is selected.
15:41:15 INFO  : System reset is completed.
15:41:18 INFO  : 'after 3000' command is executed.
15:41:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
15:41:20 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
15:41:20 INFO  : Context for 'APU' is selected.
15:41:23 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
15:41:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:41:23 INFO  : Context for 'APU' is selected.
15:41:23 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:41:23 INFO  : 'ps7_init' command is executed.
15:41:23 INFO  : 'ps7_post_config' command is executed.
15:41:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:23 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:41:23 INFO  : 'configparams force-mem-access 0' command is executed.
15:41:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:41:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:23 INFO  : 'con' command is executed.
15:41:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:41:23 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
15:53:34 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
15:53:39 INFO  : Disconnected from the channel tcfchan#15.
15:53:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:40 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
15:53:40 INFO  : 'jtag frequency' command is executed.
15:53:40 INFO  : Context for 'APU' is selected.
15:53:40 INFO  : System reset is completed.
15:53:43 INFO  : 'after 3000' command is executed.
15:53:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
15:53:45 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
15:53:45 INFO  : Context for 'APU' is selected.
15:53:48 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
15:53:48 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:48 INFO  : Context for 'APU' is selected.
15:53:48 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
15:53:48 INFO  : 'ps7_init' command is executed.
15:53:48 INFO  : 'ps7_post_config' command is executed.
15:53:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:48 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:48 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:49 INFO  : 'con' command is executed.
15:53:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:53:49 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
16:00:52 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
16:01:13 INFO  : Disconnected from the channel tcfchan#16.
16:01:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:14 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
16:01:14 INFO  : 'jtag frequency' command is executed.
16:01:14 INFO  : Context for 'APU' is selected.
16:01:15 INFO  : System reset is completed.
16:01:18 INFO  : 'after 3000' command is executed.
16:01:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
16:01:20 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
16:01:20 INFO  : Context for 'APU' is selected.
16:01:23 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
16:01:23 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:23 INFO  : Context for 'APU' is selected.
16:01:23 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
16:01:23 INFO  : 'ps7_init' command is executed.
16:01:23 INFO  : 'ps7_post_config' command is executed.
16:01:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:23 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:01:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:23 INFO  : 'con' command is executed.
16:01:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:01:23 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
16:01:58 INFO  : Disconnected from the channel tcfchan#17.
16:01:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:59 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
16:01:59 INFO  : 'jtag frequency' command is executed.
16:01:59 INFO  : Context for 'APU' is selected.
16:01:59 INFO  : System reset is completed.
16:02:02 INFO  : 'after 3000' command is executed.
16:02:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
16:02:05 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
16:02:05 INFO  : Context for 'APU' is selected.
16:02:07 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
16:02:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:07 INFO  : Context for 'APU' is selected.
16:02:07 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
16:02:08 INFO  : 'ps7_init' command is executed.
16:02:08 INFO  : 'ps7_post_config' command is executed.
16:02:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:08 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:02:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:02:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:08 INFO  : 'con' command is executed.
16:02:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:02:08 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
17:57:53 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
17:58:09 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
17:58:29 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
17:59:05 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
17:59:22 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
17:59:32 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
17:59:41 INFO  : Disconnected from the channel tcfchan#18.
17:59:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:42 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
17:59:42 INFO  : 'jtag frequency' command is executed.
17:59:42 INFO  : Context for 'APU' is selected.
17:59:42 INFO  : System reset is completed.
17:59:45 INFO  : 'after 3000' command is executed.
17:59:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
17:59:47 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
17:59:47 INFO  : Context for 'APU' is selected.
17:59:50 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
17:59:50 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:50 INFO  : Context for 'APU' is selected.
17:59:50 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
17:59:50 INFO  : 'ps7_init' command is executed.
17:59:50 INFO  : 'ps7_post_config' command is executed.
17:59:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:50 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:59:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:59:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:59:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:51 INFO  : 'con' command is executed.
17:59:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:59:51 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
18:00:42 INFO  : Disconnected from the channel tcfchan#19.
18:00:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:43 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:00:43 INFO  : 'jtag frequency' command is executed.
18:00:43 INFO  : Context for 'APU' is selected.
18:00:43 INFO  : System reset is completed.
18:00:46 INFO  : 'after 3000' command is executed.
18:00:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:00:49 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
18:00:49 INFO  : Context for 'APU' is selected.
18:00:51 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
18:00:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:00:51 INFO  : Context for 'APU' is selected.
18:00:51 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
18:00:52 INFO  : 'ps7_init' command is executed.
18:00:52 INFO  : 'ps7_post_config' command is executed.
18:00:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:52 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:00:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:00:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:00:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:52 INFO  : 'con' command is executed.
18:00:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:00:52 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
18:01:22 INFO  : Disconnected from the channel tcfchan#20.
18:01:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:23 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:01:23 INFO  : 'jtag frequency' command is executed.
18:01:23 INFO  : Context for 'APU' is selected.
18:01:23 INFO  : System reset is completed.
18:01:26 INFO  : 'after 3000' command is executed.
18:01:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:01:29 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
18:01:29 INFO  : Context for 'APU' is selected.
18:01:31 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
18:01:31 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:31 INFO  : Context for 'APU' is selected.
18:01:31 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
18:01:31 INFO  : 'ps7_init' command is executed.
18:01:31 INFO  : 'ps7_post_config' command is executed.
18:01:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:31 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:01:32 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:32 INFO  : 'con' command is executed.
18:01:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:01:32 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
18:04:17 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
18:04:21 INFO  : Disconnected from the channel tcfchan#21.
18:04:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:22 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
18:04:22 INFO  : 'jtag frequency' command is executed.
18:04:22 INFO  : Context for 'APU' is selected.
18:04:23 INFO  : System reset is completed.
18:04:26 INFO  : 'after 3000' command is executed.
18:04:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
18:04:28 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
18:04:28 INFO  : Context for 'APU' is selected.
18:04:30 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
18:04:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:04:30 INFO  : Context for 'APU' is selected.
18:04:30 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
18:04:31 INFO  : 'ps7_init' command is executed.
18:04:31 INFO  : 'ps7_post_config' command is executed.
18:04:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:31 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:04:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:04:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:04:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:31 INFO  : 'con' command is executed.
18:04:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:04:31 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
19:23:08 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
19:23:14 INFO  : Disconnected from the channel tcfchan#22.
19:23:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:15 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:23:15 INFO  : 'jtag frequency' command is executed.
19:23:15 INFO  : Context for 'APU' is selected.
19:23:15 INFO  : System reset is completed.
19:23:18 INFO  : 'after 3000' command is executed.
19:23:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:23:20 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
19:23:20 INFO  : Context for 'APU' is selected.
19:23:23 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
19:23:23 INFO  : 'configparams force-mem-access 1' command is executed.
19:23:23 INFO  : Context for 'APU' is selected.
19:23:23 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
19:23:23 INFO  : 'ps7_init' command is executed.
19:23:23 INFO  : 'ps7_post_config' command is executed.
19:23:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:23 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:23:23 INFO  : 'configparams force-mem-access 0' command is executed.
19:23:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:23:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:23 INFO  : 'con' command is executed.
19:23:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:23:23 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
19:23:59 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
19:24:28 INFO  : Disconnected from the channel tcfchan#23.
19:24:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:29 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:24:29 INFO  : 'jtag frequency' command is executed.
19:24:29 INFO  : Context for 'APU' is selected.
19:24:29 INFO  : System reset is completed.
19:24:32 INFO  : 'after 3000' command is executed.
19:24:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:24:35 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
19:24:35 INFO  : Context for 'APU' is selected.
19:24:37 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
19:24:37 INFO  : 'configparams force-mem-access 1' command is executed.
19:24:37 INFO  : Context for 'APU' is selected.
19:24:37 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
19:24:38 INFO  : 'ps7_init' command is executed.
19:24:38 INFO  : 'ps7_post_config' command is executed.
19:24:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:38 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:24:38 INFO  : 'configparams force-mem-access 0' command is executed.
19:24:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:24:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:38 INFO  : 'con' command is executed.
19:24:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:24:38 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
19:28:23 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
19:28:30 INFO  : Disconnected from the channel tcfchan#24.
19:28:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:31 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:28:31 INFO  : 'jtag frequency' command is executed.
19:28:31 INFO  : Context for 'APU' is selected.
19:28:31 INFO  : System reset is completed.
19:28:34 INFO  : 'after 3000' command is executed.
19:28:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:28:37 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
19:28:37 INFO  : Context for 'APU' is selected.
19:28:39 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
19:28:39 INFO  : 'configparams force-mem-access 1' command is executed.
19:28:39 INFO  : Context for 'APU' is selected.
19:28:39 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
19:28:40 INFO  : 'ps7_init' command is executed.
19:28:40 INFO  : 'ps7_post_config' command is executed.
19:28:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:40 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:28:40 INFO  : 'configparams force-mem-access 0' command is executed.
19:28:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:28:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:40 INFO  : 'con' command is executed.
19:28:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:28:40 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
19:29:21 INFO  : Disconnected from the channel tcfchan#25.
19:29:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:22 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:29:22 INFO  : 'jtag frequency' command is executed.
19:29:23 INFO  : Context for 'APU' is selected.
19:29:23 INFO  : System reset is completed.
19:29:26 INFO  : 'after 3000' command is executed.
19:29:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:29:28 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
19:29:28 INFO  : Context for 'APU' is selected.
19:29:30 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
19:29:30 INFO  : 'configparams force-mem-access 1' command is executed.
19:29:30 INFO  : Context for 'APU' is selected.
19:29:30 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
19:29:30 INFO  : 'ps7_init' command is executed.
19:29:30 INFO  : 'ps7_post_config' command is executed.
19:29:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:31 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:29:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:29:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:29:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:31 INFO  : 'con' command is executed.
19:29:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:29:31 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
19:30:12 INFO  : Disconnected from the channel tcfchan#26.
19:30:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:13 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:30:13 INFO  : 'jtag frequency' command is executed.
19:30:13 INFO  : Context for 'APU' is selected.
19:30:13 INFO  : System reset is completed.
19:30:16 INFO  : 'after 3000' command is executed.
19:30:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:30:19 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
19:30:19 INFO  : Context for 'APU' is selected.
19:30:21 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
19:30:21 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:21 INFO  : Context for 'APU' is selected.
19:30:21 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
19:30:22 INFO  : 'ps7_init' command is executed.
19:30:22 INFO  : 'ps7_post_config' command is executed.
19:30:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:22 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:22 INFO  : 'configparams force-mem-access 0' command is executed.
19:30:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:30:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:22 INFO  : 'con' command is executed.
19:30:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:30:22 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
19:30:51 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
19:31:13 INFO  : Disconnected from the channel tcfchan#27.
19:31:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:31:14 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:31:14 INFO  : 'jtag frequency' command is executed.
19:31:14 INFO  : Context for 'APU' is selected.
19:31:14 INFO  : System reset is completed.
19:31:17 INFO  : 'after 3000' command is executed.
19:31:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:31:19 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
19:31:20 INFO  : Context for 'APU' is selected.
19:31:22 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
19:31:22 INFO  : 'configparams force-mem-access 1' command is executed.
19:31:22 INFO  : Context for 'APU' is selected.
19:31:22 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
19:31:22 INFO  : 'ps7_init' command is executed.
19:31:22 INFO  : 'ps7_post_config' command is executed.
19:31:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:22 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:31:22 INFO  : 'configparams force-mem-access 0' command is executed.
19:31:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:31:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:22 INFO  : 'con' command is executed.
19:31:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:31:22 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
19:32:04 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
19:32:12 INFO  : Disconnected from the channel tcfchan#28.
19:32:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:13 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:32:13 INFO  : 'jtag frequency' command is executed.
19:32:13 INFO  : Context for 'APU' is selected.
19:32:13 INFO  : System reset is completed.
19:32:16 INFO  : 'after 3000' command is executed.
19:32:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:32:19 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
19:32:19 INFO  : Context for 'APU' is selected.
19:32:21 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
19:32:21 INFO  : 'configparams force-mem-access 1' command is executed.
19:32:21 INFO  : Context for 'APU' is selected.
19:32:21 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
19:32:21 INFO  : 'ps7_init' command is executed.
19:32:21 INFO  : 'ps7_post_config' command is executed.
19:32:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:21 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:32:21 INFO  : 'configparams force-mem-access 0' command is executed.
19:32:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:32:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:21 INFO  : 'con' command is executed.
19:32:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:32:21 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
19:33:12 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
19:33:17 INFO  : Disconnected from the channel tcfchan#29.
19:33:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:33:18 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:33:18 INFO  : 'jtag frequency' command is executed.
19:33:18 INFO  : Context for 'APU' is selected.
19:33:18 INFO  : System reset is completed.
19:33:21 INFO  : 'after 3000' command is executed.
19:33:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:33:24 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
19:33:24 INFO  : Context for 'APU' is selected.
19:33:26 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
19:33:26 INFO  : 'configparams force-mem-access 1' command is executed.
19:33:26 INFO  : Context for 'APU' is selected.
19:33:26 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
19:33:26 INFO  : 'ps7_init' command is executed.
19:33:26 INFO  : 'ps7_post_config' command is executed.
19:33:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:27 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:33:27 INFO  : 'configparams force-mem-access 0' command is executed.
19:33:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:33:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:27 INFO  : 'con' command is executed.
19:33:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:33:27 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
19:34:35 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
19:34:42 INFO  : Disconnected from the channel tcfchan#30.
19:34:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:43 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:34:43 INFO  : 'jtag frequency' command is executed.
19:34:43 INFO  : Context for 'APU' is selected.
19:34:43 INFO  : System reset is completed.
19:34:46 INFO  : 'after 3000' command is executed.
19:34:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:34:49 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
19:34:49 INFO  : Context for 'APU' is selected.
19:34:51 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
19:34:51 INFO  : 'configparams force-mem-access 1' command is executed.
19:34:51 INFO  : Context for 'APU' is selected.
19:34:51 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
19:34:51 INFO  : 'ps7_init' command is executed.
19:34:51 INFO  : 'ps7_post_config' command is executed.
19:34:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:51 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:34:51 INFO  : 'configparams force-mem-access 0' command is executed.
19:34:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:34:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:52 INFO  : 'con' command is executed.
19:34:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:34:52 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
19:35:06 INFO  : Disconnected from the channel tcfchan#31.
19:35:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:08 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:35:08 INFO  : 'jtag frequency' command is executed.
19:35:08 INFO  : Context for 'APU' is selected.
19:35:08 INFO  : System reset is completed.
19:35:11 INFO  : 'after 3000' command is executed.
19:35:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:35:13 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
19:35:13 INFO  : Context for 'APU' is selected.
19:35:15 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
19:35:15 INFO  : 'configparams force-mem-access 1' command is executed.
19:35:16 INFO  : Context for 'APU' is selected.
19:35:16 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
19:35:16 INFO  : 'ps7_init' command is executed.
19:35:16 INFO  : 'ps7_post_config' command is executed.
19:35:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:16 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:35:16 INFO  : 'configparams force-mem-access 0' command is executed.
19:35:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:35:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:16 INFO  : 'con' command is executed.
19:35:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:35:16 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
19:36:05 INFO  : Disconnected from the channel tcfchan#32.
19:36:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:07 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:36:07 INFO  : 'jtag frequency' command is executed.
19:36:07 INFO  : Context for 'APU' is selected.
19:36:07 INFO  : System reset is completed.
19:36:10 INFO  : 'after 3000' command is executed.
19:36:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:36:12 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/bitstream/design_1_wrapper.bit"
19:36:12 INFO  : Context for 'APU' is selected.
19:36:15 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
19:36:15 INFO  : 'configparams force-mem-access 1' command is executed.
19:36:15 INFO  : Context for 'APU' is selected.
19:36:15 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/psinit/ps7_init.tcl' is done.
19:36:15 INFO  : 'ps7_init' command is executed.
19:36:15 INFO  : 'ps7_post_config' command is executed.
19:36:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:15 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:36:15 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:36:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:15 INFO  : 'con' command is executed.
19:36:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:36:15 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test2_system_standalone.tcl'
19:36:32 INFO  : Disconnected from the channel tcfchan#33.
19:36:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:32 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:36:32 INFO  : 'jtag frequency' command is executed.
19:36:32 INFO  : Context for 'APU' is selected.
19:36:32 INFO  : System reset is completed.
19:36:35 INFO  : 'after 3000' command is executed.
19:36:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:36:38 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/bitstream/design_1_wrapper.bit"
19:36:38 INFO  : Context for 'APU' is selected.
19:36:40 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
19:36:40 INFO  : 'configparams force-mem-access 1' command is executed.
19:36:40 INFO  : Context for 'APU' is selected.
19:36:40 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/psinit/ps7_init.tcl' is done.
19:36:40 INFO  : 'ps7_init' command is executed.
19:36:40 INFO  : 'ps7_post_config' command is executed.
19:36:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:40 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:36:40 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:36:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:40 INFO  : 'con' command is executed.
19:36:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:36:40 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test2_system_standalone.tcl'
19:36:41 INFO  : Disconnected from the channel tcfchan#34.
19:36:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:42 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:36:42 INFO  : 'jtag frequency' command is executed.
19:36:42 INFO  : Context for 'APU' is selected.
19:36:42 INFO  : System reset is completed.
19:36:45 INFO  : 'after 3000' command is executed.
19:36:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:36:47 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/bitstream/design_1_wrapper.bit"
19:36:47 INFO  : Context for 'APU' is selected.
19:36:50 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
19:36:50 INFO  : 'configparams force-mem-access 1' command is executed.
19:36:50 INFO  : Context for 'APU' is selected.
19:36:50 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/psinit/ps7_init.tcl' is done.
19:36:50 INFO  : 'ps7_init' command is executed.
19:36:50 INFO  : 'ps7_post_config' command is executed.
19:36:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:50 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:36:50 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:36:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:51 INFO  : 'con' command is executed.
19:36:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:36:51 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test2_system_standalone.tcl'
19:37:09 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
19:37:15 INFO  : Disconnected from the channel tcfchan#35.
19:37:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:37:15 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:37:15 INFO  : 'jtag frequency' command is executed.
19:37:15 INFO  : Context for 'APU' is selected.
19:37:15 INFO  : System reset is completed.
19:37:18 INFO  : 'after 3000' command is executed.
19:37:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:37:21 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/bitstream/design_1_wrapper.bit"
19:37:21 INFO  : Context for 'APU' is selected.
19:37:23 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
19:37:23 INFO  : 'configparams force-mem-access 1' command is executed.
19:37:23 INFO  : Context for 'APU' is selected.
19:37:23 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/psinit/ps7_init.tcl' is done.
19:37:23 INFO  : 'ps7_init' command is executed.
19:37:23 INFO  : 'ps7_post_config' command is executed.
19:37:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:23 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:37:24 INFO  : 'configparams force-mem-access 0' command is executed.
19:37:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:37:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:24 INFO  : 'con' command is executed.
19:37:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:37:24 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test2_system_standalone.tcl'
19:37:55 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
19:38:10 INFO  : Disconnected from the channel tcfchan#36.
19:38:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:38:10 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:38:10 INFO  : 'jtag frequency' command is executed.
19:38:10 INFO  : Context for 'APU' is selected.
19:38:10 INFO  : System reset is completed.
19:38:13 INFO  : 'after 3000' command is executed.
19:38:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:38:16 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/bitstream/design_1_wrapper.bit"
19:38:16 INFO  : Context for 'APU' is selected.
19:38:18 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
19:38:18 INFO  : 'configparams force-mem-access 1' command is executed.
19:38:18 INFO  : Context for 'APU' is selected.
19:38:18 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/psinit/ps7_init.tcl' is done.
19:38:19 INFO  : 'ps7_init' command is executed.
19:38:19 INFO  : 'ps7_post_config' command is executed.
19:38:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:19 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:38:19 INFO  : 'configparams force-mem-access 0' command is executed.
19:38:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:38:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:19 INFO  : 'con' command is executed.
19:38:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:38:19 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test2_system_standalone.tcl'
19:38:34 INFO  : Disconnected from the channel tcfchan#37.
19:38:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:38:34 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:38:34 INFO  : 'jtag frequency' command is executed.
19:38:34 INFO  : Context for 'APU' is selected.
19:38:34 INFO  : System reset is completed.
19:38:37 INFO  : 'after 3000' command is executed.
19:38:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:38:39 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/bitstream/design_1_wrapper.bit"
19:38:39 INFO  : Context for 'APU' is selected.
19:38:42 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
19:38:42 INFO  : 'configparams force-mem-access 1' command is executed.
19:38:42 INFO  : Context for 'APU' is selected.
19:38:42 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/psinit/ps7_init.tcl' is done.
19:38:42 INFO  : 'ps7_init' command is executed.
19:38:42 INFO  : 'ps7_post_config' command is executed.
19:38:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:42 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:38:43 INFO  : 'configparams force-mem-access 0' command is executed.
19:38:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:38:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:43 INFO  : 'con' command is executed.
19:38:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:38:43 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test2_system_standalone.tcl'
19:39:05 INFO  : Disconnected from the channel tcfchan#38.
19:39:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:39:05 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:39:05 INFO  : 'jtag frequency' command is executed.
19:39:05 INFO  : Context for 'APU' is selected.
19:39:05 INFO  : System reset is completed.
19:39:08 INFO  : 'after 3000' command is executed.
19:39:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:39:10 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/bitstream/design_1_wrapper.bit"
19:39:10 INFO  : Context for 'APU' is selected.
19:39:13 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
19:39:13 INFO  : 'configparams force-mem-access 1' command is executed.
19:39:13 INFO  : Context for 'APU' is selected.
19:39:13 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/psinit/ps7_init.tcl' is done.
19:39:13 INFO  : 'ps7_init' command is executed.
19:39:13 INFO  : 'ps7_post_config' command is executed.
19:39:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:14 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:39:14 INFO  : 'configparams force-mem-access 0' command is executed.
19:39:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:39:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:14 INFO  : 'con' command is executed.
19:39:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:39:14 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test2_system_standalone.tcl'
19:39:47 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
19:40:05 INFO  : Disconnected from the channel tcfchan#39.
19:40:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:06 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:40:06 INFO  : 'jtag frequency' command is executed.
19:40:06 INFO  : Context for 'APU' is selected.
19:40:06 INFO  : System reset is completed.
19:40:09 INFO  : 'after 3000' command is executed.
19:40:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:40:11 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/bitstream/design_1_wrapper.bit"
19:40:11 INFO  : Context for 'APU' is selected.
19:40:13 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
19:40:13 INFO  : 'configparams force-mem-access 1' command is executed.
19:40:13 INFO  : Context for 'APU' is selected.
19:40:13 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/psinit/ps7_init.tcl' is done.
19:40:14 INFO  : 'ps7_init' command is executed.
19:40:14 INFO  : 'ps7_post_config' command is executed.
19:40:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:14 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:40:14 INFO  : 'configparams force-mem-access 0' command is executed.
19:40:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:40:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:14 INFO  : 'con' command is executed.
19:40:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:40:14 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test2_system_standalone.tcl'
19:40:22 INFO  : Disconnected from the channel tcfchan#40.
19:40:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:24 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:40:24 INFO  : 'jtag frequency' command is executed.
19:40:24 INFO  : Context for 'APU' is selected.
19:40:24 INFO  : System reset is completed.
19:40:27 INFO  : 'after 3000' command is executed.
19:40:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:40:29 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
19:40:29 INFO  : Context for 'APU' is selected.
19:40:32 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
19:40:32 INFO  : 'configparams force-mem-access 1' command is executed.
19:40:32 INFO  : Context for 'APU' is selected.
19:40:32 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
19:40:32 INFO  : 'ps7_init' command is executed.
19:40:32 INFO  : 'ps7_post_config' command is executed.
19:40:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:32 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:40:32 INFO  : 'configparams force-mem-access 0' command is executed.
19:40:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:40:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:32 INFO  : 'con' command is executed.
19:40:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:40:32 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
19:40:56 INFO  : Disconnected from the channel tcfchan#41.
19:40:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:57 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:40:57 INFO  : 'jtag frequency' command is executed.
19:40:57 INFO  : Context for 'APU' is selected.
19:40:57 INFO  : System reset is completed.
19:41:00 INFO  : 'after 3000' command is executed.
19:41:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:41:03 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
19:41:03 INFO  : Context for 'APU' is selected.
19:41:05 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
19:41:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:41:05 INFO  : Context for 'APU' is selected.
19:41:05 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
19:41:06 INFO  : 'ps7_init' command is executed.
19:41:06 INFO  : 'ps7_post_config' command is executed.
19:41:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:06 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:41:06 INFO  : 'configparams force-mem-access 0' command is executed.
19:41:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:41:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:06 INFO  : 'con' command is executed.
19:41:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:41:06 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
19:41:54 INFO  : Disconnected from the channel tcfchan#42.
19:41:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:41:55 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:41:55 INFO  : 'jtag frequency' command is executed.
19:41:55 INFO  : Context for 'APU' is selected.
19:41:55 INFO  : System reset is completed.
19:41:58 INFO  : 'after 3000' command is executed.
19:41:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:42:00 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
19:42:00 INFO  : Context for 'APU' is selected.
19:42:03 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
19:42:03 INFO  : 'configparams force-mem-access 1' command is executed.
19:42:03 INFO  : Context for 'APU' is selected.
19:42:03 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
19:42:03 INFO  : 'ps7_init' command is executed.
19:42:03 INFO  : 'ps7_post_config' command is executed.
19:42:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:04 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:42:04 INFO  : 'configparams force-mem-access 0' command is executed.
19:42:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:42:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:04 INFO  : 'con' command is executed.
19:42:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:42:04 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
19:42:16 INFO  : Disconnected from the channel tcfchan#43.
19:42:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:42:17 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:42:17 INFO  : 'jtag frequency' command is executed.
19:42:17 INFO  : Context for 'APU' is selected.
19:42:17 INFO  : System reset is completed.
19:42:20 INFO  : 'after 3000' command is executed.
19:42:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:42:22 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
19:42:22 INFO  : Context for 'APU' is selected.
19:42:25 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
19:42:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:42:25 INFO  : Context for 'APU' is selected.
19:42:25 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
19:42:25 INFO  : 'ps7_init' command is executed.
19:42:25 INFO  : 'ps7_post_config' command is executed.
19:42:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:25 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:42:25 INFO  : 'configparams force-mem-access 0' command is executed.
19:42:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:42:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:26 INFO  : 'con' command is executed.
19:42:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:42:26 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
19:43:43 INFO  : Result from executing command 'getProjects': uart_intr
19:43:43 INFO  : Result from executing command 'getPlatforms': uart_intr|E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/uart_intr.xpfm
19:43:43 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
19:44:06 INFO  : Disconnected from the channel tcfchan#44.
19:44:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:07 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:44:07 INFO  : 'jtag frequency' command is executed.
19:44:07 INFO  : Context for 'APU' is selected.
19:44:07 INFO  : System reset is completed.
19:44:10 INFO  : 'after 3000' command is executed.
19:44:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:44:13 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
19:44:13 INFO  : Context for 'APU' is selected.
19:44:15 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
19:44:15 INFO  : 'configparams force-mem-access 1' command is executed.
19:44:15 INFO  : Context for 'APU' is selected.
19:44:15 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
19:44:16 INFO  : 'ps7_init' command is executed.
19:44:16 INFO  : 'ps7_post_config' command is executed.
19:44:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:16 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:44:16 INFO  : 'configparams force-mem-access 0' command is executed.
19:44:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:44:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:16 INFO  : 'con' command is executed.
19:44:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:44:16 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
19:44:33 INFO  : Disconnected from the channel tcfchan#48.
19:44:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:34 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:44:34 INFO  : 'jtag frequency' command is executed.
19:44:34 INFO  : Context for 'APU' is selected.
19:44:34 INFO  : System reset is completed.
19:44:37 INFO  : 'after 3000' command is executed.
19:44:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:44:39 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
19:44:39 INFO  : Context for 'APU' is selected.
19:44:39 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
19:44:39 INFO  : 'configparams force-mem-access 1' command is executed.
19:44:39 INFO  : Context for 'APU' is selected.
19:44:39 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
19:44:40 INFO  : 'ps7_init' command is executed.
19:44:40 INFO  : 'ps7_post_config' command is executed.
19:44:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:40 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:44:40 INFO  : 'configparams force-mem-access 0' command is executed.
19:44:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:44:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:40 INFO  : 'con' command is executed.
19:44:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:44:40 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
19:44:53 INFO  : Disconnected from the channel tcfchan#49.
19:44:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:54 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:44:54 INFO  : 'jtag frequency' command is executed.
19:44:54 INFO  : Context for 'APU' is selected.
19:44:54 INFO  : System reset is completed.
19:44:57 INFO  : 'after 3000' command is executed.
19:44:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:44:59 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
19:44:59 INFO  : Context for 'APU' is selected.
19:44:59 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
19:44:59 INFO  : 'configparams force-mem-access 1' command is executed.
19:44:59 INFO  : Context for 'APU' is selected.
19:44:59 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
19:44:59 INFO  : 'ps7_init' command is executed.
19:44:59 INFO  : 'ps7_post_config' command is executed.
19:44:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:00 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:45:00 INFO  : 'configparams force-mem-access 0' command is executed.
19:45:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:45:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:00 INFO  : 'con' command is executed.
19:45:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:45:00 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
19:45:10 INFO  : Disconnected from the channel tcfchan#50.
19:45:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:45:11 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:45:11 INFO  : 'jtag frequency' command is executed.
19:45:11 INFO  : Context for 'APU' is selected.
19:45:11 INFO  : System reset is completed.
19:45:14 INFO  : 'after 3000' command is executed.
19:45:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:45:16 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
19:45:16 INFO  : Context for 'APU' is selected.
19:45:16 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
19:45:16 INFO  : 'configparams force-mem-access 1' command is executed.
19:45:16 INFO  : Context for 'APU' is selected.
19:45:16 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
19:45:16 INFO  : 'ps7_init' command is executed.
19:45:16 INFO  : 'ps7_post_config' command is executed.
19:45:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:17 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:45:17 INFO  : 'configparams force-mem-access 0' command is executed.
19:45:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:45:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:17 INFO  : 'con' command is executed.
19:45:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:45:17 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
19:45:30 INFO  : Disconnected from the channel tcfchan#51.
19:45:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:45:30 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:45:30 INFO  : 'jtag frequency' command is executed.
19:45:30 INFO  : Context for 'APU' is selected.
19:45:30 INFO  : System reset is completed.
19:45:33 INFO  : 'after 3000' command is executed.
19:45:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:45:36 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
19:45:36 INFO  : Context for 'APU' is selected.
19:45:36 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
19:45:36 INFO  : 'configparams force-mem-access 1' command is executed.
19:45:36 INFO  : Context for 'APU' is selected.
19:45:36 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
19:45:36 INFO  : 'ps7_init' command is executed.
19:45:36 INFO  : 'ps7_post_config' command is executed.
19:45:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:37 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:45:37 INFO  : 'configparams force-mem-access 0' command is executed.
19:45:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:45:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:37 INFO  : 'con' command is executed.
19:45:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:45:37 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
19:45:58 INFO  : Disconnected from the channel tcfchan#52.
19:45:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:45:59 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:45:59 INFO  : 'jtag frequency' command is executed.
19:45:59 INFO  : Context for 'APU' is selected.
19:45:59 INFO  : System reset is completed.
19:46:02 INFO  : 'after 3000' command is executed.
19:46:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:46:04 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
19:46:04 INFO  : Context for 'APU' is selected.
19:46:04 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
19:46:04 INFO  : 'configparams force-mem-access 1' command is executed.
19:46:04 INFO  : Context for 'APU' is selected.
19:46:04 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
19:46:05 INFO  : 'ps7_init' command is executed.
19:46:05 INFO  : 'ps7_post_config' command is executed.
19:46:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:05 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:46:05 INFO  : 'configparams force-mem-access 0' command is executed.
19:46:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:46:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:05 INFO  : 'con' command is executed.
19:46:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:46:05 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
19:46:34 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
19:46:37 INFO  : Disconnected from the channel tcfchan#53.
19:46:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:46:38 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:46:38 INFO  : 'jtag frequency' command is executed.
19:46:38 INFO  : Context for 'APU' is selected.
19:46:38 INFO  : System reset is completed.
19:46:41 INFO  : 'after 3000' command is executed.
19:46:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:46:43 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
19:46:43 INFO  : Context for 'APU' is selected.
19:46:43 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
19:46:43 INFO  : 'configparams force-mem-access 1' command is executed.
19:46:43 INFO  : Context for 'APU' is selected.
19:46:43 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
19:46:44 INFO  : 'ps7_init' command is executed.
19:46:44 INFO  : 'ps7_post_config' command is executed.
19:46:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:44 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:46:44 INFO  : 'configparams force-mem-access 0' command is executed.
19:46:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:46:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:44 INFO  : 'con' command is executed.
19:46:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:46:44 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
19:46:57 INFO  : Disconnected from the channel tcfchan#54.
19:46:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:46:57 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:46:57 INFO  : 'jtag frequency' command is executed.
19:46:57 INFO  : Context for 'APU' is selected.
19:46:57 INFO  : System reset is completed.
19:47:00 INFO  : 'after 3000' command is executed.
19:47:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:47:03 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
19:47:03 INFO  : Context for 'APU' is selected.
19:47:03 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
19:47:03 INFO  : 'configparams force-mem-access 1' command is executed.
19:47:03 INFO  : Context for 'APU' is selected.
19:47:03 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
19:47:03 INFO  : 'ps7_init' command is executed.
19:47:03 INFO  : 'ps7_post_config' command is executed.
19:47:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:03 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:47:03 INFO  : 'configparams force-mem-access 0' command is executed.
19:47:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:47:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:04 INFO  : 'con' command is executed.
19:47:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:47:04 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
19:48:19 INFO  : Disconnected from the channel tcfchan#55.
19:48:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:48:19 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:48:19 INFO  : 'jtag frequency' command is executed.
19:48:19 INFO  : Context for 'APU' is selected.
19:48:19 INFO  : System reset is completed.
19:48:22 INFO  : 'after 3000' command is executed.
19:48:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:48:25 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
19:48:25 INFO  : Context for 'APU' is selected.
19:48:25 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
19:48:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:48:25 INFO  : Context for 'APU' is selected.
19:48:25 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
19:48:25 INFO  : 'ps7_init' command is executed.
19:48:25 INFO  : 'ps7_post_config' command is executed.
19:48:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:25 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:48:25 INFO  : 'configparams force-mem-access 0' command is executed.
19:48:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:48:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:26 INFO  : 'con' command is executed.
19:48:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:48:26 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
19:49:43 ERROR : Failed to openhw "E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:50:20 INFO  : Result from executing command 'getProjects': uart_intr
19:50:20 INFO  : Result from executing command 'getPlatforms': uart_intr|E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/uart_intr.xpfm
19:50:20 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
19:50:42 INFO  : Disconnected from the channel tcfchan#56.
19:50:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:50:53 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:51:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:51:29 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:51:29 INFO  : 'jtag frequency' command is executed.
19:51:29 INFO  : Context for 'APU' is selected.
19:51:29 INFO  : System reset is completed.
19:51:32 INFO  : 'after 3000' command is executed.
19:51:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:51:34 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
19:51:34 INFO  : Context for 'APU' is selected.
19:51:34 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
19:51:34 INFO  : 'configparams force-mem-access 1' command is executed.
19:51:34 INFO  : Context for 'APU' is selected.
19:51:34 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
19:51:35 INFO  : 'ps7_init' command is executed.
19:51:35 INFO  : 'ps7_post_config' command is executed.
19:51:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:35 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:51:35 INFO  : 'configparams force-mem-access 0' command is executed.
19:51:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:51:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:35 INFO  : 'con' command is executed.
19:51:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:51:35 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
20:03:20 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\fpga_proj\ps\uart_intr\vitis\temp_xsdb_launch_script.tcl
20:05:45 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\fpga_proj\ps\uart_intr\vitis\temp_xsdb_launch_script.tcl
20:05:48 INFO  : XSCT server has started successfully.
20:05:48 INFO  : Successfully done setting XSCT server connection channel  
20:05:48 INFO  : plnx-install-location is set to ''
20:05:48 INFO  : Successfully done setting workspace for the tool. 
20:05:51 INFO  : Registering command handlers for Vitis TCF services
20:05:51 INFO  : Platform repository initialization has completed.
20:05:54 INFO  : Successfully done query RDI_DATADIR 
20:06:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:37 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:06:37 INFO  : 'jtag frequency' command is executed.
20:06:37 INFO  : Context for 'APU' is selected.
20:06:37 INFO  : System reset is completed.
20:06:40 INFO  : 'after 3000' command is executed.
20:06:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:06:43 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
20:06:43 INFO  : Context for 'APU' is selected.
20:06:43 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
20:06:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:06:43 INFO  : Context for 'APU' is selected.
20:06:43 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
20:06:43 INFO  : 'ps7_init' command is executed.
20:06:43 INFO  : 'ps7_post_config' command is executed.
20:06:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:43 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:06:43 INFO  : 'configparams force-mem-access 0' command is executed.
20:06:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:06:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:43 INFO  : 'con' command is executed.
20:06:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:06:43 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
20:10:42 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
20:11:23 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
20:11:30 INFO  : Disconnected from the channel tcfchan#1.
20:11:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:31 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:11:31 INFO  : 'jtag frequency' command is executed.
20:11:31 INFO  : Context for 'APU' is selected.
20:11:31 INFO  : System reset is completed.
20:11:34 INFO  : 'after 3000' command is executed.
20:11:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:11:37 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
20:11:37 INFO  : Context for 'APU' is selected.
20:11:39 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
20:11:39 INFO  : 'configparams force-mem-access 1' command is executed.
20:11:39 INFO  : Context for 'APU' is selected.
20:11:39 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
20:11:39 INFO  : 'ps7_init' command is executed.
20:11:39 INFO  : 'ps7_post_config' command is executed.
20:11:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:39 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:11:39 INFO  : 'configparams force-mem-access 0' command is executed.
20:11:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:11:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:39 INFO  : 'con' command is executed.
20:11:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:11:39 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
20:12:13 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
20:12:19 INFO  : Disconnected from the channel tcfchan#2.
20:12:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:20 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:12:20 INFO  : 'jtag frequency' command is executed.
20:12:20 INFO  : Context for 'APU' is selected.
20:12:20 INFO  : System reset is completed.
20:12:23 INFO  : 'after 3000' command is executed.
20:12:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:12:26 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
20:12:26 INFO  : Context for 'APU' is selected.
20:12:28 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
20:12:28 INFO  : 'configparams force-mem-access 1' command is executed.
20:12:28 INFO  : Context for 'APU' is selected.
20:12:28 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
20:12:28 INFO  : 'ps7_init' command is executed.
20:12:28 INFO  : 'ps7_post_config' command is executed.
20:12:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:28 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:12:28 INFO  : 'configparams force-mem-access 0' command is executed.
20:12:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:12:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:29 INFO  : 'con' command is executed.
20:12:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:12:29 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\debugger_test1-default.tcl'
20:14:59 INFO  : Disconnected from the channel tcfchan#3.
20:15:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:00 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:15:00 INFO  : 'jtag frequency' command is executed.
20:15:00 INFO  : Context for 'APU' is selected.
20:15:00 INFO  : System reset is completed.
20:15:03 INFO  : 'after 3000' command is executed.
20:15:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:15:06 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/bitstream/design_1_wrapper.bit"
20:15:06 INFO  : Context for 'APU' is selected.
20:15:08 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
20:15:08 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:08 INFO  : Context for 'APU' is selected.
20:15:08 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/psinit/ps7_init.tcl' is done.
20:15:08 INFO  : 'ps7_init' command is executed.
20:15:08 INFO  : 'ps7_post_config' command is executed.
20:15:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:09 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:15:09 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:15:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:09 INFO  : 'con' command is executed.
20:15:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:15:09 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test2_system_standalone.tcl'
20:19:42 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
20:19:48 INFO  : Disconnected from the channel tcfchan#4.
20:19:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:48 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:19:48 INFO  : 'jtag frequency' command is executed.
20:19:48 INFO  : Context for 'APU' is selected.
20:19:48 INFO  : System reset is completed.
20:19:51 INFO  : 'after 3000' command is executed.
20:19:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:19:54 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/bitstream/design_1_wrapper.bit"
20:19:54 INFO  : Context for 'APU' is selected.
20:19:56 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
20:19:56 INFO  : 'configparams force-mem-access 1' command is executed.
20:19:56 INFO  : Context for 'APU' is selected.
20:19:56 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/psinit/ps7_init.tcl' is done.
20:19:56 INFO  : 'ps7_init' command is executed.
20:19:56 INFO  : 'ps7_post_config' command is executed.
20:19:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:57 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:19:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:19:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:19:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:57 INFO  : 'con' command is executed.
20:19:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:19:57 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test2_system_standalone.tcl'
20:21:29 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
20:21:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa is already opened

20:21:41 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
20:21:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa is already opened

20:22:18 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
20:22:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa is already opened

20:22:35 INFO  : Disconnected from the channel tcfchan#5.
20:22:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:36 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:22:36 INFO  : 'jtag frequency' command is executed.
20:22:36 INFO  : Context for 'APU' is selected.
20:22:36 INFO  : System reset is completed.
20:22:39 INFO  : 'after 3000' command is executed.
20:22:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:22:41 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/bitstream/design_1_wrapper.bit"
20:22:41 INFO  : Context for 'APU' is selected.
20:22:44 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
20:22:44 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:44 INFO  : Context for 'APU' is selected.
20:22:44 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/psinit/ps7_init.tcl' is done.
20:22:45 INFO  : 'ps7_init' command is executed.
20:22:45 INFO  : 'ps7_post_config' command is executed.
20:22:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:45 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:45 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:45 INFO  : 'con' command is executed.
20:22:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:22:45 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test2_system_standalone.tcl'
20:24:06 INFO  : Disconnected from the channel tcfchan#9.
20:24:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:07 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:24:07 INFO  : 'jtag frequency' command is executed.
20:24:07 INFO  : Context for 'APU' is selected.
20:24:07 INFO  : System reset is completed.
20:24:10 INFO  : 'after 3000' command is executed.
20:24:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:24:12 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/bitstream/design_1_wrapper.bit"
20:24:12 INFO  : Context for 'APU' is selected.
20:24:15 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
20:24:15 INFO  : 'configparams force-mem-access 1' command is executed.
20:24:15 INFO  : Context for 'APU' is selected.
20:24:15 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/psinit/ps7_init.tcl' is done.
20:24:15 INFO  : 'ps7_init' command is executed.
20:24:15 INFO  : 'ps7_post_config' command is executed.
20:24:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:15 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:24:15 INFO  : 'configparams force-mem-access 0' command is executed.
20:24:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:24:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:16 INFO  : 'con' command is executed.
20:24:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:24:16 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test2_system_standalone.tcl'
20:25:58 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
20:26:15 INFO  : Disconnected from the channel tcfchan#10.
20:26:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:26:16 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:26:16 INFO  : 'jtag frequency' command is executed.
20:26:16 INFO  : Context for 'APU' is selected.
20:26:16 INFO  : System reset is completed.
20:26:19 INFO  : 'after 3000' command is executed.
20:26:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:26:22 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/bitstream/design_1_wrapper.bit"
20:26:22 INFO  : Context for 'APU' is selected.
20:26:24 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
20:26:24 INFO  : 'configparams force-mem-access 1' command is executed.
20:26:24 INFO  : Context for 'APU' is selected.
20:26:24 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/psinit/ps7_init.tcl' is done.
20:26:25 INFO  : 'ps7_init' command is executed.
20:26:25 INFO  : 'ps7_post_config' command is executed.
20:26:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:25 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:26:25 INFO  : 'configparams force-mem-access 0' command is executed.
20:26:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:26:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:25 INFO  : 'con' command is executed.
20:26:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:26:25 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test2_system_standalone.tcl'
20:27:22 INFO  : Disconnected from the channel tcfchan#11.
20:39:59 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\fpga_proj\ps\uart_intr\vitis\temp_xsdb_launch_script.tcl
20:40:01 INFO  : XSCT server has started successfully.
20:40:01 INFO  : Successfully done setting XSCT server connection channel  
20:40:01 INFO  : plnx-install-location is set to ''
20:40:01 INFO  : Successfully done setting workspace for the tool. 
20:40:04 INFO  : Platform repository initialization has completed.
20:40:04 INFO  : Successfully done query RDI_DATADIR 
20:40:04 INFO  : Registering command handlers for Vitis TCF services
20:41:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:40 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:41:40 INFO  : 'jtag frequency' command is executed.
20:41:40 INFO  : Context for 'APU' is selected.
20:41:40 INFO  : System reset is completed.
20:41:43 INFO  : 'after 3000' command is executed.
20:41:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:41:45 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/bitstream/design_1_wrapper.bit"
20:41:45 INFO  : Context for 'APU' is selected.
20:41:46 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
20:41:46 INFO  : 'configparams force-mem-access 1' command is executed.
20:41:46 INFO  : Context for 'APU' is selected.
20:41:46 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/psinit/ps7_init.tcl' is done.
20:41:46 INFO  : 'ps7_init' command is executed.
20:41:46 INFO  : 'ps7_post_config' command is executed.
20:41:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:46 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:41:46 INFO  : 'configparams force-mem-access 0' command is executed.
20:41:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:41:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:46 INFO  : 'con' command is executed.
20:41:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:41:46 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test2_system_standalone.tcl'
20:45:34 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
20:45:40 INFO  : Disconnected from the channel tcfchan#1.
20:45:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:40 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:45:40 INFO  : 'jtag frequency' command is executed.
20:45:40 INFO  : Context for 'APU' is selected.
20:45:40 INFO  : System reset is completed.
20:45:43 INFO  : 'after 3000' command is executed.
20:45:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:45:45 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/bitstream/design_1_wrapper.bit"
20:45:45 INFO  : Context for 'APU' is selected.
20:45:48 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
20:45:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:48 INFO  : Context for 'APU' is selected.
20:45:48 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/psinit/ps7_init.tcl' is done.
20:45:48 INFO  : 'ps7_init' command is executed.
20:45:48 INFO  : 'ps7_post_config' command is executed.
20:45:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:48 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:45:48 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:48 INFO  : 'con' command is executed.
20:45:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:45:48 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test2_system_standalone.tcl'
20:48:06 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
20:48:09 INFO  : Disconnected from the channel tcfchan#2.
20:48:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:09 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:48:09 INFO  : 'jtag frequency' command is executed.
20:48:09 INFO  : Context for 'APU' is selected.
20:48:09 INFO  : System reset is completed.
20:48:12 INFO  : 'after 3000' command is executed.
20:48:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:48:15 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/bitstream/design_1_wrapper.bit"
20:48:15 INFO  : Context for 'APU' is selected.
20:48:17 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
20:48:17 INFO  : 'configparams force-mem-access 1' command is executed.
20:48:17 INFO  : Context for 'APU' is selected.
20:48:17 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/psinit/ps7_init.tcl' is done.
20:48:17 INFO  : 'ps7_init' command is executed.
20:48:17 INFO  : 'ps7_post_config' command is executed.
20:48:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:18 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:48:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:48:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:48:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:18 INFO  : 'con' command is executed.
20:48:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:48:18 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test2_system_standalone.tcl'
20:49:15 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
20:49:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa is already opened

20:49:34 INFO  : Disconnected from the channel tcfchan#3.
20:49:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:35 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:49:35 INFO  : 'jtag frequency' command is executed.
20:49:35 INFO  : Context for 'APU' is selected.
20:49:35 INFO  : System reset is completed.
20:49:38 INFO  : 'after 3000' command is executed.
20:49:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:49:41 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
20:49:41 INFO  : Context for 'APU' is selected.
20:49:43 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
20:49:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:49:43 INFO  : Context for 'APU' is selected.
20:49:43 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
20:49:44 INFO  : 'ps7_init' command is executed.
20:49:44 INFO  : 'ps7_post_config' command is executed.
20:49:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:44 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:49:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:49:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:49:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:44 INFO  : 'con' command is executed.
20:49:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:49:44 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
20:54:29 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
20:54:31 INFO  : Disconnected from the channel tcfchan#5.
20:54:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:31 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:54:31 INFO  : 'jtag frequency' command is executed.
20:54:31 INFO  : Context for 'APU' is selected.
20:54:32 INFO  : System reset is completed.
20:54:35 INFO  : 'after 3000' command is executed.
20:54:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:54:37 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
20:54:37 INFO  : Context for 'APU' is selected.
20:54:39 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
20:54:39 INFO  : 'configparams force-mem-access 1' command is executed.
20:54:39 INFO  : Context for 'APU' is selected.
20:54:39 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
20:54:40 INFO  : 'ps7_init' command is executed.
20:54:40 INFO  : 'ps7_post_config' command is executed.
20:54:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:40 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:54:40 INFO  : 'configparams force-mem-access 0' command is executed.
20:54:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:54:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:40 INFO  : 'con' command is executed.
20:54:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:54:40 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
21:00:18 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
21:01:16 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
21:01:28 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
21:02:30 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
21:02:57 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
21:04:02 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
21:04:08 INFO  : Disconnected from the channel tcfchan#6.
21:04:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:09 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
21:04:09 INFO  : 'jtag frequency' command is executed.
21:04:09 INFO  : Context for 'APU' is selected.
21:04:09 INFO  : System reset is completed.
21:04:12 INFO  : 'after 3000' command is executed.
21:04:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
21:04:14 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
21:04:14 INFO  : Context for 'APU' is selected.
21:04:17 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
21:04:17 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:17 INFO  : Context for 'APU' is selected.
21:04:17 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
21:04:17 INFO  : 'ps7_init' command is executed.
21:04:17 INFO  : 'ps7_post_config' command is executed.
21:04:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:17 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:04:17 INFO  : 'configparams force-mem-access 0' command is executed.
21:04:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:04:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:17 INFO  : 'con' command is executed.
21:04:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:04:17 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
21:05:15 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
21:05:17 INFO  : Disconnected from the channel tcfchan#7.
21:05:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:17 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
21:05:17 INFO  : 'jtag frequency' command is executed.
21:05:17 INFO  : Context for 'APU' is selected.
21:05:17 INFO  : System reset is completed.
21:05:20 INFO  : 'after 3000' command is executed.
21:05:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
21:05:23 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
21:05:23 INFO  : Context for 'APU' is selected.
21:05:25 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
21:05:25 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:25 INFO  : Context for 'APU' is selected.
21:05:25 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
21:05:26 INFO  : 'ps7_init' command is executed.
21:05:26 INFO  : 'ps7_post_config' command is executed.
21:05:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:26 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:05:26 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:26 INFO  : 'con' command is executed.
21:05:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:05:26 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
21:06:27 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
21:06:29 INFO  : Disconnected from the channel tcfchan#8.
21:06:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:29 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
21:06:29 INFO  : 'jtag frequency' command is executed.
21:06:29 INFO  : Context for 'APU' is selected.
21:06:29 INFO  : System reset is completed.
21:06:33 INFO  : 'after 3000' command is executed.
21:06:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
21:06:35 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
21:06:35 INFO  : Context for 'APU' is selected.
21:06:38 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
21:06:38 INFO  : 'configparams force-mem-access 1' command is executed.
21:06:38 INFO  : Context for 'APU' is selected.
21:06:38 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
21:06:38 INFO  : 'ps7_init' command is executed.
21:06:38 INFO  : 'ps7_post_config' command is executed.
21:06:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:38 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:06:38 INFO  : 'configparams force-mem-access 0' command is executed.
21:06:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:06:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:39 INFO  : 'con' command is executed.
21:06:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:06:39 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
21:09:21 INFO  : Disconnected from the channel tcfchan#9.
21:09:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:09:22 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
21:09:22 INFO  : 'jtag frequency' command is executed.
21:09:22 INFO  : Context for 'APU' is selected.
21:09:22 INFO  : System reset is completed.
21:09:25 INFO  : 'after 3000' command is executed.
21:09:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
21:09:27 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
21:09:27 INFO  : Context for 'APU' is selected.
21:09:30 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
21:09:30 INFO  : 'configparams force-mem-access 1' command is executed.
21:09:30 INFO  : Context for 'APU' is selected.
21:09:30 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
21:09:30 INFO  : 'ps7_init' command is executed.
21:09:30 INFO  : 'ps7_post_config' command is executed.
21:09:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:31 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:09:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:09:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:09:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:31 INFO  : 'con' command is executed.
21:09:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:09:31 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
21:13:00 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
21:13:02 INFO  : Disconnected from the channel tcfchan#10.
21:13:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:03 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
21:13:03 INFO  : 'jtag frequency' command is executed.
21:13:03 INFO  : Context for 'APU' is selected.
21:13:03 INFO  : System reset is completed.
21:13:06 INFO  : 'after 3000' command is executed.
21:13:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
21:13:08 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
21:13:08 INFO  : Context for 'APU' is selected.
21:13:11 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
21:13:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:13:11 INFO  : Context for 'APU' is selected.
21:13:11 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
21:13:11 INFO  : 'ps7_init' command is executed.
21:13:11 INFO  : 'ps7_post_config' command is executed.
21:13:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:12 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:13:12 INFO  : 'configparams force-mem-access 0' command is executed.
21:13:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:13:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:12 INFO  : 'con' command is executed.
21:13:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:13:12 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
21:14:02 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
21:14:05 INFO  : Disconnected from the channel tcfchan#11.
21:14:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:05 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
21:14:05 INFO  : 'jtag frequency' command is executed.
21:14:05 INFO  : Context for 'APU' is selected.
21:14:05 INFO  : System reset is completed.
21:14:08 INFO  : 'after 3000' command is executed.
21:14:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
21:14:10 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
21:14:10 INFO  : Context for 'APU' is selected.
21:14:13 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
21:14:13 INFO  : 'configparams force-mem-access 1' command is executed.
21:14:13 INFO  : Context for 'APU' is selected.
21:14:13 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
21:14:13 INFO  : 'ps7_init' command is executed.
21:14:13 INFO  : 'ps7_post_config' command is executed.
21:14:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:14 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:14:14 INFO  : 'configparams force-mem-access 0' command is executed.
21:14:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:14:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:14 INFO  : 'con' command is executed.
21:14:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:14:14 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
21:14:40 INFO  : Disconnected from the channel tcfchan#12.
21:14:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:40 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
21:14:40 INFO  : 'jtag frequency' command is executed.
21:14:40 INFO  : Context for 'APU' is selected.
21:14:40 INFO  : System reset is completed.
21:14:43 INFO  : 'after 3000' command is executed.
21:14:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
21:14:46 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
21:14:46 INFO  : Context for 'APU' is selected.
21:14:48 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
21:14:48 INFO  : 'configparams force-mem-access 1' command is executed.
21:14:48 INFO  : Context for 'APU' is selected.
21:14:49 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
21:14:49 INFO  : 'ps7_init' command is executed.
21:14:49 INFO  : 'ps7_post_config' command is executed.
21:14:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:49 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:14:49 INFO  : 'configparams force-mem-access 0' command is executed.
21:14:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:14:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:49 INFO  : 'con' command is executed.
21:14:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:14:49 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
21:15:02 INFO  : Disconnected from the channel tcfchan#13.
21:15:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:15:02 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
21:15:02 INFO  : 'jtag frequency' command is executed.
21:15:02 INFO  : Context for 'APU' is selected.
21:15:02 INFO  : System reset is completed.
21:15:05 INFO  : 'after 3000' command is executed.
21:15:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
21:15:07 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
21:15:08 INFO  : Context for 'APU' is selected.
21:15:10 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa'.
21:15:10 INFO  : 'configparams force-mem-access 1' command is executed.
21:15:10 INFO  : Context for 'APU' is selected.
21:15:10 INFO  : Sourcing of 'E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
21:15:11 INFO  : 'ps7_init' command is executed.
21:15:11 INFO  : 'ps7_post_config' command is executed.
21:15:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:11 INFO  : The application 'E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:15:11 INFO  : 'configparams force-mem-access 0' command is executed.
21:15:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/uart_intr/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/uart_intr/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:15:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:11 INFO  : 'con' command is executed.
21:15:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:15:11 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\uart_intr\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
21:16:44 INFO  : Disconnected from the channel tcfchan#14.
