<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>mmculib: AT91SAM7S64.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.5 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
<h1>AT91SAM7S64.h</h1><a href="AT91SAM7S64_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">//  ----------------------------------------------------------------------------</span>
<a name="l00002"></a>00002 <span class="comment">//          ATMEL Microcontroller Software Support  -  ROUSSET  -</span>
<a name="l00003"></a>00003 <span class="comment">//  ----------------------------------------------------------------------------</span>
<a name="l00004"></a>00004 <span class="comment">//  DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR</span>
<a name="l00005"></a>00005 <span class="comment">//  IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span>
<a name="l00006"></a>00006 <span class="comment">//  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE</span>
<a name="l00007"></a>00007 <span class="comment">//  DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,</span>
<a name="l00008"></a>00008 <span class="comment">//  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00009"></a>00009 <span class="comment">//  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,</span>
<a name="l00010"></a>00010 <span class="comment">//  OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span>
<a name="l00011"></a>00011 <span class="comment">//  LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span>
<a name="l00012"></a>00012 <span class="comment">//  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span>
<a name="l00013"></a>00013 <span class="comment">//  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00014"></a>00014 <span class="comment">//  ----------------------------------------------------------------------------</span>
<a name="l00015"></a>00015 <span class="comment">// File Name           : AT91SAM7S64.h</span>
<a name="l00016"></a>00016 <span class="comment">// Object              : AT91SAM7S64 definitions</span>
<a name="l00017"></a>00017 <span class="comment">// Generated           : AT91 SW Application Group  03/08/2005 (15:46:05)</span>
<a name="l00018"></a>00018 <span class="comment">// </span>
<a name="l00019"></a>00019 <span class="comment">// CVS Reference       : /AT91SAM7S64.pl/1.18/Wed Feb  9 15:26:02 2005//</span>
<a name="l00020"></a>00020 <span class="comment">// CVS Reference       : /SYS_SAM7S.pl/1.2/Tue Feb  1 17:01:52 2005//</span>
<a name="l00021"></a>00021 <span class="comment">// CVS Reference       : /MC_SAM7S.pl/1.2/Tue Feb  1 17:01:00 2005//</span>
<a name="l00022"></a>00022 <span class="comment">// CVS Reference       : /PMC_SAM7S_USB.pl/1.4/Tue Feb  8 13:58:22 2005//</span>
<a name="l00023"></a>00023 <span class="comment">// CVS Reference       : /RSTC_SAM7S.pl/1.1/Tue Feb  1 16:16:35 2005//</span>
<a name="l00024"></a>00024 <span class="comment">// CVS Reference       : /RTTC_6081A.pl/1.2/Tue Nov  9 14:43:58 2004//</span>
<a name="l00025"></a>00025 <span class="comment">// CVS Reference       : /PITC_6079A.pl/1.2/Tue Nov  9 14:43:56 2004//</span>
<a name="l00026"></a>00026 <span class="comment">// CVS Reference       : /WDTC_6080A.pl/1.3/Tue Nov  9 14:44:00 2004//</span>
<a name="l00027"></a>00027 <span class="comment">// CVS Reference       : /VREG_6085B.pl/1.1/Tue Feb  1 16:05:48 2005//</span>
<a name="l00028"></a>00028 <span class="comment">// CVS Reference       : /UDP_6083C.pl/1.1/Mon Jan 31 13:01:46 2005//</span>
<a name="l00029"></a>00029 <span class="comment">// CVS Reference       : /AIC_6075A.pl/1.1/Fri Jun 28 10:36:48 2002//</span>
<a name="l00030"></a>00030 <span class="comment">// CVS Reference       : /PIO_6057A.pl/1.2/Thu Feb  3 10:18:28 2005//</span>
<a name="l00031"></a>00031 <span class="comment">// CVS Reference       : /DBGU_6059D.pl/1.1/Mon Jan 31 13:15:32 2005//</span>
<a name="l00032"></a>00032 <span class="comment">// CVS Reference       : /US_6089C.pl/1.1/Mon Jul 12 18:23:26 2004//</span>
<a name="l00033"></a>00033 <span class="comment">// CVS Reference       : /SPI_6088D.pl/1.2/Mon Feb 14 07:24:18 2005//</span>
<a name="l00034"></a>00034 <span class="comment">// CVS Reference       : /SSC_6078A.pl/1.1/Tue Jul 13 07:45:40 2004//</span>
<a name="l00035"></a>00035 <span class="comment">// CVS Reference       : /TC_6082A.pl/1.6/Fri Feb 18 13:53:30 2005//</span>
<a name="l00036"></a>00036 <span class="comment">// CVS Reference       : /TWI_6061A.pl/1.1/Tue Jul 13 07:38:06 2004//</span>
<a name="l00037"></a>00037 <span class="comment">// CVS Reference       : /PDC_6074C.pl/1.2/Thu Feb  3 08:48:54 2005//</span>
<a name="l00038"></a>00038 <span class="comment">// CVS Reference       : /ADC_6051C.pl/1.1/Fri Oct 17 09:12:38 2003//</span>
<a name="l00039"></a>00039 <span class="comment">// CVS Reference       : /PWM_6044D.pl/1.1/Tue Apr 27 14:53:52 2004//</span>
<a name="l00040"></a>00040 <span class="comment">//  ----------------------------------------------------------------------------</span>
<a name="l00041"></a>00041 
<a name="l00042"></a>00042 <span class="preprocessor">#ifndef AT91SAM7S64_H</span>
<a name="l00043"></a>00043 <span class="preprocessor"></span><span class="preprocessor">#define AT91SAM7S64_H</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span>
<a name="l00045"></a><a class="code" href="AT91SAM7S64_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">00045</a> <span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>;<span class="comment">// Hardware register definition</span>
<a name="l00046"></a>00046 
<a name="l00047"></a>00047 <span class="comment">// *****************************************************************************</span>
<a name="l00048"></a>00048 <span class="comment">//              SOFTWARE API DEFINITION  FOR System Peripherals</span>
<a name="l00049"></a>00049 <span class="comment">// *****************************************************************************</span>
<a name="l00050"></a>00050 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__SYS.html">_AT91S_SYS</a> {
<a name="l00051"></a>00051         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#6b2dc25fefb6a43c8839d3a0ba85a408">AIC_SMR</a>[32];   <span class="comment">// Source Mode Register</span>
<a name="l00052"></a>00052         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#1b583e863c3624110adb15846ef78427">AIC_SVR</a>[32];   <span class="comment">// Source Vector Register</span>
<a name="l00053"></a>00053         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#24e5233d7ec9c2daed8dc29aeac22ce1">AIC_IVR</a>;       <span class="comment">// IRQ Vector Register</span>
<a name="l00054"></a>00054         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#2d92f48e5b842c2c77f134b979fd2bc7">AIC_FVR</a>;       <span class="comment">// FIQ Vector Register</span>
<a name="l00055"></a>00055         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#ed4a9f739e52edf7c7815f458799b6e4">AIC_ISR</a>;       <span class="comment">// Interrupt Status Register</span>
<a name="l00056"></a>00056         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#f420a7282f407323cc7d796699c0720b">AIC_IPR</a>;       <span class="comment">// Interrupt Pending Register</span>
<a name="l00057"></a>00057         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#e0ed0c0a3132843b4059265489ee2063">AIC_IMR</a>;       <span class="comment">// Interrupt Mask Register</span>
<a name="l00058"></a>00058         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#571a3b496f349c04d930abbb45adf942">AIC_CISR</a>;      <span class="comment">// Core Interrupt Status Register</span>
<a name="l00059"></a>00059         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#1f98f1e8266ffb2aa5ac1cba0f4ce0d4">Reserved0</a>[2];  <span class="comment">// </span>
<a name="l00060"></a>00060         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#2f6e0a16409471a92afa7209566ceae5">AIC_IECR</a>;      <span class="comment">// Interrupt Enable Command Register</span>
<a name="l00061"></a>00061         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#c395b87cf997ad27e3a546e431234e60">AIC_IDCR</a>;      <span class="comment">// Interrupt Disable Command Register</span>
<a name="l00062"></a>00062         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#093022bc266aa23862995958e372d6c5">AIC_ICCR</a>;      <span class="comment">// Interrupt Clear Command Register</span>
<a name="l00063"></a>00063         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#b4d075081830d2478953890d25b4b143">AIC_ISCR</a>;      <span class="comment">// Interrupt Set Command Register</span>
<a name="l00064"></a>00064         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#d338dd123b65a1f2ae500c4f09efa37d">AIC_EOICR</a>;     <span class="comment">// End of Interrupt Command Register</span>
<a name="l00065"></a>00065         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#af7f74756a1e4c294820ce6c5a47e7d6">AIC_SPU</a>;       <span class="comment">// Spurious Vector Register</span>
<a name="l00066"></a>00066         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#36ef1a3079442f8ae3970589a54a5632">AIC_DCR</a>;       <span class="comment">// Debug Control Register (Protect)</span>
<a name="l00067"></a>00067         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#687073f97558b11b9705f520bb87da20">Reserved1</a>[1];  <span class="comment">// </span>
<a name="l00068"></a>00068         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#0bf8012e1d5c7f1dae1aacbf7b3e9c8b">AIC_FFER</a>;      <span class="comment">// Fast Forcing Enable Register</span>
<a name="l00069"></a>00069         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#d0ac871b0b4314d3bd18c2f5f6f1fbfa">AIC_FFDR</a>;      <span class="comment">// Fast Forcing Disable Register</span>
<a name="l00070"></a>00070         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#ea5574a7b09efe685246b130cd798444">AIC_FFSR</a>;      <span class="comment">// Fast Forcing Status Register</span>
<a name="l00071"></a>00071         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#0ab32b91d345d283128bce674c0582a4">Reserved2</a>[45];         <span class="comment">// </span>
<a name="l00072"></a>00072         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#ab2b8081e88852a5307197cf87c829f9">DBGU_CR</a>;       <span class="comment">// Control Register</span>
<a name="l00073"></a>00073         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#01077f44487c7d610f8ff9896875bb14">DBGU_MR</a>;       <span class="comment">// Mode Register</span>
<a name="l00074"></a>00074         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#2d2d7acefce9491f531b0dab2923b336">DBGU_IER</a>;      <span class="comment">// Interrupt Enable Register</span>
<a name="l00075"></a>00075         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#86423640825d970c7eabc2cb6820d659">DBGU_IDR</a>;      <span class="comment">// Interrupt Disable Register</span>
<a name="l00076"></a>00076         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#057557aeac77a431b57d15eb21054709">DBGU_IMR</a>;      <span class="comment">// Interrupt Mask Register</span>
<a name="l00077"></a>00077         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#56aee1459577cfd1d6e75580ada359b3">DBGU_CSR</a>;      <span class="comment">// Channel Status Register</span>
<a name="l00078"></a>00078         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#556b96c91a5a7ebbfa8e11a02be83e48">DBGU_RHR</a>;      <span class="comment">// Receiver Holding Register</span>
<a name="l00079"></a>00079         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#15b107f8d769a3c10fbae2013cc97fc5">DBGU_THR</a>;      <span class="comment">// Transmitter Holding Register</span>
<a name="l00080"></a>00080         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#e16bebd5ab83589f0c04216d5bad07f2">DBGU_BRGR</a>;     <span class="comment">// Baud Rate Generator Register</span>
<a name="l00081"></a>00081         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#4f92c37690efa2dc448901e3d194292f">Reserved3</a>[7];  <span class="comment">// </span>
<a name="l00082"></a>00082         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#a32fb31e17c392f2c1597d38cb911bc7">DBGU_CIDR</a>;     <span class="comment">// Chip ID Register</span>
<a name="l00083"></a>00083         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#91e2afed535a66d81a83af2803d030a0">DBGU_EXID</a>;     <span class="comment">// Chip ID Extension Register</span>
<a name="l00084"></a>00084         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#6d22e38c7b85e0de6fe4f10bbd9b21ef">DBGU_FNTR</a>;     <span class="comment">// Force NTRST Register</span>
<a name="l00085"></a>00085         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#140445d0277ce5fd0efdbc6d5e7b1492">Reserved4</a>[45];         <span class="comment">// </span>
<a name="l00086"></a>00086         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#1ac52db57a321dbd5cb2d62e2a44ba73">DBGU_RPR</a>;      <span class="comment">// Receive Pointer Register</span>
<a name="l00087"></a>00087         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#d99c2be9f9767eb2d06a90e28c78fc03">DBGU_RCR</a>;      <span class="comment">// Receive Counter Register</span>
<a name="l00088"></a>00088         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#332eead065a95b97bac9103a6b333d84">DBGU_TPR</a>;      <span class="comment">// Transmit Pointer Register</span>
<a name="l00089"></a>00089         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#9ffd65c8c98948d865b7a289234c65ed">DBGU_TCR</a>;      <span class="comment">// Transmit Counter Register</span>
<a name="l00090"></a>00090         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#29bd4f4a73787c58be4bc49cd430f6ab">DBGU_RNPR</a>;     <span class="comment">// Receive Next Pointer Register</span>
<a name="l00091"></a>00091         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#86fccdee374a79dc2430d883c04fc2bb">DBGU_RNCR</a>;     <span class="comment">// Receive Next Counter Register</span>
<a name="l00092"></a>00092         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#da239f1d3bbb228ed42662707d9d5ba2">DBGU_TNPR</a>;     <span class="comment">// Transmit Next Pointer Register</span>
<a name="l00093"></a>00093         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#9dad1fe5538d2a9edf595fdfd62b3cbc">DBGU_TNCR</a>;     <span class="comment">// Transmit Next Counter Register</span>
<a name="l00094"></a>00094         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#6098065afc0a5dfdd09a8dd6246ecd94">DBGU_PTCR</a>;     <span class="comment">// PDC Transfer Control Register</span>
<a name="l00095"></a>00095         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#2713716d82e126b18ab58955ad580129">DBGU_PTSR</a>;     <span class="comment">// PDC Transfer Status Register</span>
<a name="l00096"></a>00096         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#88efbf7ec5009c0cff70658344a74ca9">Reserved5</a>[54];         <span class="comment">// </span>
<a name="l00097"></a>00097         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#1f9e83abdf757767ecd653df04de7eed">PIOA_PER</a>;      <span class="comment">// PIO Enable Register</span>
<a name="l00098"></a>00098         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#74d123c1db1c8a29bfbcbbc2837d2c7a">PIOA_PDR</a>;      <span class="comment">// PIO Disable Register</span>
<a name="l00099"></a>00099         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#4df284a3785ae9423da1d3bd1f23f800">PIOA_PSR</a>;      <span class="comment">// PIO Status Register</span>
<a name="l00100"></a>00100         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#301b9aec5a9c3f09f2c1246ec09b2191">Reserved6</a>[1];  <span class="comment">// </span>
<a name="l00101"></a>00101         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#00e1feec91e82c62d69767a5edb519d0">PIOA_OER</a>;      <span class="comment">// Output Enable Register</span>
<a name="l00102"></a>00102         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#b4a8d79cacf41c8e0db599ab6e6f35e1">PIOA_ODR</a>;      <span class="comment">// Output Disable Registerr</span>
<a name="l00103"></a>00103         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#b07d5cea6b924d7e04e7db2ca27e1eda">PIOA_OSR</a>;      <span class="comment">// Output Status Register</span>
<a name="l00104"></a>00104         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#c046cdc4abd70b271e1e1d075340e505">Reserved7</a>[1];  <span class="comment">// </span>
<a name="l00105"></a>00105         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#3785e8bb4091831a8bc0d0a1197a5913">PIOA_IFER</a>;     <span class="comment">// Input Filter Enable Register</span>
<a name="l00106"></a>00106         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#02009c907e1c2949212524d57eff62f3">PIOA_IFDR</a>;     <span class="comment">// Input Filter Disable Register</span>
<a name="l00107"></a>00107         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#d3cdf57a19a55a68e2763ed472704733">PIOA_IFSR</a>;     <span class="comment">// Input Filter Status Register</span>
<a name="l00108"></a>00108         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#a6cfec9dfc09272835191dc77953dfdc">Reserved8</a>[1];  <span class="comment">// </span>
<a name="l00109"></a>00109         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#0cd4fb0b8075a0a73e5775b603f7847c">PIOA_SODR</a>;     <span class="comment">// Set Output Data Register</span>
<a name="l00110"></a>00110         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#1e2aa75c32f3dccf680af85eed50e1a1">PIOA_CODR</a>;     <span class="comment">// Clear Output Data Register</span>
<a name="l00111"></a>00111         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#33e3a1625cd80cc9d0af375189fbf53c">PIOA_ODSR</a>;     <span class="comment">// Output Data Status Register</span>
<a name="l00112"></a>00112         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#7ad9a840b1bb43bdb14f82a64f417671">PIOA_PDSR</a>;     <span class="comment">// Pin Data Status Register</span>
<a name="l00113"></a>00113         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#fb881748029e07c97c00643856807d57">PIOA_IER</a>;      <span class="comment">// Interrupt Enable Register</span>
<a name="l00114"></a>00114         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#70e5b268f31c94e9a3a004c4e07f54bd">PIOA_IDR</a>;      <span class="comment">// Interrupt Disable Register</span>
<a name="l00115"></a>00115         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#8bb9c5e371d8577d6c4492effeb47f0b">PIOA_IMR</a>;      <span class="comment">// Interrupt Mask Register</span>
<a name="l00116"></a>00116         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#93a696bb106cb155cf2a9ff4aa6d8aba">PIOA_ISR</a>;      <span class="comment">// Interrupt Status Register</span>
<a name="l00117"></a>00117         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#c8d4c72832e5b6ced0fb5f943cfbda30">PIOA_MDER</a>;     <span class="comment">// Multi-driver Enable Register</span>
<a name="l00118"></a>00118         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#fc0ccb89a85a34ea1c7662e0f9945ef1">PIOA_MDDR</a>;     <span class="comment">// Multi-driver Disable Register</span>
<a name="l00119"></a>00119         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#9300f3fcd797dcc30371db34f8d4335d">PIOA_MDSR</a>;     <span class="comment">// Multi-driver Status Register</span>
<a name="l00120"></a>00120         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#6662b5d7076af1103f25e0e49e82b6d3">Reserved9</a>[1];  <span class="comment">// </span>
<a name="l00121"></a>00121         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#43b1e4fb64ff7cd9e7d6bc61d880fb0e">PIOA_PPUDR</a>;    <span class="comment">// Pull-up Disable Register</span>
<a name="l00122"></a>00122         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#8d48501f9345c39f41e9a99cdcc62d52">PIOA_PPUER</a>;    <span class="comment">// Pull-up Enable Register</span>
<a name="l00123"></a>00123         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#24b726ec8df3aa24ccaea5462a7a1bcd">PIOA_PPUSR</a>;    <span class="comment">// Pull-up Status Register</span>
<a name="l00124"></a>00124         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#f3083cfdc3adc828d8666fcdafe60700">Reserved10</a>[1];         <span class="comment">// </span>
<a name="l00125"></a>00125         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#a5d1c90bdc726149ae7bf5e1c3a685aa">PIOA_ASR</a>;      <span class="comment">// Select A Register</span>
<a name="l00126"></a>00126         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#26830945a69e445b4e9ef75765b780c2">PIOA_BSR</a>;      <span class="comment">// Select B Register</span>
<a name="l00127"></a>00127         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#f8848d88d55ec7f6aa79e9ec8eed81c9">PIOA_ABSR</a>;     <span class="comment">// AB Select Status Register</span>
<a name="l00128"></a>00128         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#a084019e029ff55498f890dfff92e1eb">Reserved11</a>[9];         <span class="comment">// </span>
<a name="l00129"></a>00129         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#b4174a002195a128467562f37c4f31b1">PIOA_OWER</a>;     <span class="comment">// Output Write Enable Register</span>
<a name="l00130"></a>00130         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#4fe0d5bb6879d39d1f2709d7be4cf0d9">PIOA_OWDR</a>;     <span class="comment">// Output Write Disable Register</span>
<a name="l00131"></a>00131         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#b8318d22148f87941323a3bd30e62194">PIOA_OWSR</a>;     <span class="comment">// Output Write Status Register</span>
<a name="l00132"></a>00132         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#1fa39527980cd49238ac7f44189cb714">Reserved12</a>[469];       <span class="comment">// </span>
<a name="l00133"></a>00133         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#7acb2e81e07163d588e9acefbfb4c97d">PMC_SCER</a>;      <span class="comment">// System Clock Enable Register</span>
<a name="l00134"></a>00134         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#a3e50485ade22f20d8bcad8dbad6f223">PMC_SCDR</a>;      <span class="comment">// System Clock Disable Register</span>
<a name="l00135"></a>00135         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#0a74a56c5c5b247ea8bdc103cf69de93">PMC_SCSR</a>;      <span class="comment">// System Clock Status Register</span>
<a name="l00136"></a>00136         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#82027a1102a590c83a1a65579a56d34a">Reserved13</a>[1];         <span class="comment">// </span>
<a name="l00137"></a>00137         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#c6b1ed3a4b9fd5f5b794ba9b7c5686ba">PMC_PCER</a>;      <span class="comment">// Peripheral Clock Enable Register</span>
<a name="l00138"></a>00138         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#8830de30a95202cb9b5bc04896a7db2d">PMC_PCDR</a>;      <span class="comment">// Peripheral Clock Disable Register</span>
<a name="l00139"></a>00139         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#3387f8e5edd3ec827ed68f194b7c7b0e">PMC_PCSR</a>;      <span class="comment">// Peripheral Clock Status Register</span>
<a name="l00140"></a>00140         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#9cc920a79f4e926dd6dbaa50c96bb946">Reserved14</a>[1];         <span class="comment">// </span>
<a name="l00141"></a>00141         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#41c7a9cb4b2b9c5c97ef4a6d2dfc8931">PMC_MOR</a>;       <span class="comment">// Main Oscillator Register</span>
<a name="l00142"></a>00142         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#3dd24840dea36caca6ec5658a16c260e">PMC_MCFR</a>;      <span class="comment">// Main Clock  Frequency Register</span>
<a name="l00143"></a>00143         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#2ad968179201cc6a96856f7ad879bcb1">Reserved15</a>[1];         <span class="comment">// </span>
<a name="l00144"></a>00144         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#5b5b479df0bf494d04bfbcc0035ce88a">PMC_PLLR</a>;      <span class="comment">// PLL Register</span>
<a name="l00145"></a>00145         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#2c724987deb4340ddfbe9c87dc4348f3">PMC_MCKR</a>;      <span class="comment">// Master Clock Register</span>
<a name="l00146"></a>00146         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#731a732ba47ab70a76ab7a1355ca9294">Reserved16</a>[3];         <span class="comment">// </span>
<a name="l00147"></a>00147         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#d9306ad690a7c7b5944d14d06711a313">PMC_PCKR</a>[3];   <span class="comment">// Programmable Clock Register</span>
<a name="l00148"></a>00148         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#0a12a888686448c003d6d51c7f84b8fd">Reserved17</a>[5];         <span class="comment">// </span>
<a name="l00149"></a>00149         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#7ff6ae4a4c9dd78ba80141ff77b594e6">PMC_IER</a>;       <span class="comment">// Interrupt Enable Register</span>
<a name="l00150"></a>00150         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#4f3fd7ed6d469aeb787ce7acdd8647e6">PMC_IDR</a>;       <span class="comment">// Interrupt Disable Register</span>
<a name="l00151"></a>00151         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#3f9cd9240d2ef420bde177634403dcc1">PMC_SR</a>;        <span class="comment">// Status Register</span>
<a name="l00152"></a>00152         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#91060bb2f8ac6b1cd821c19677e36fa4">PMC_IMR</a>;       <span class="comment">// Interrupt Mask Register</span>
<a name="l00153"></a>00153         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#dddde4e489008eb3c14a71a465f3120a">Reserved18</a>[36];        <span class="comment">// </span>
<a name="l00154"></a>00154         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#50a268df275ae275a36ae16b1104c389">RSTC_RCR</a>;      <span class="comment">// Reset Control Register</span>
<a name="l00155"></a>00155         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#96d0df57d83741d4ee276d36446693c5">RSTC_RSR</a>;      <span class="comment">// Reset Status Register</span>
<a name="l00156"></a>00156         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#bbf3d3299e4f13a12f58e28ea488e1f2">RSTC_RMR</a>;      <span class="comment">// Reset Mode Register</span>
<a name="l00157"></a>00157         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#d7adb4d45117fb6cdab5cfdcc1250798">Reserved19</a>[5];         <span class="comment">// </span>
<a name="l00158"></a>00158         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#2205b60f5430c699fad71220f15b19c3">RTTC_RTMR</a>;     <span class="comment">// Real-time Mode Register</span>
<a name="l00159"></a>00159         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#f82f564091ed435d5a6206eae66ff0dd">RTTC_RTAR</a>;     <span class="comment">// Real-time Alarm Register</span>
<a name="l00160"></a>00160         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#71376dcbd67913fcdaa3e11b67ce98c4">RTTC_RTVR</a>;     <span class="comment">// Real-time Value Register</span>
<a name="l00161"></a>00161         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#02c5936057d42f84634f10f188fd4335">RTTC_RTSR</a>;     <span class="comment">// Real-time Status Register</span>
<a name="l00162"></a>00162         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#c6ddaac4e95dc32c1ab654bb3b8b2b2f">PITC_PIMR</a>;     <span class="comment">// Period Interval Mode Register</span>
<a name="l00163"></a>00163         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#b250b865cba86405c8c33dd28a684159">PITC_PISR</a>;     <span class="comment">// Period Interval Status Register</span>
<a name="l00164"></a>00164         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#13cecafc8a74c8fa3585626d0265876c">PITC_PIVR</a>;     <span class="comment">// Period Interval Value Register</span>
<a name="l00165"></a>00165         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#beea85e737c404d91017451058830aa3">PITC_PIIR</a>;     <span class="comment">// Period Interval Image Register</span>
<a name="l00166"></a>00166         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#05e8938bde3ecd781749a5b9539598fb">WDTC_WDCR</a>;     <span class="comment">// Watchdog Control Register</span>
<a name="l00167"></a>00167         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#81ab17c1d918b34a6d8d4698d55141a6">WDTC_WDMR</a>;     <span class="comment">// Watchdog Mode Register</span>
<a name="l00168"></a>00168         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#faa66f92cf1aa8b7c47de4f0f9db14e9">WDTC_WDSR</a>;     <span class="comment">// Watchdog Status Register</span>
<a name="l00169"></a>00169         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#ecc7f2225d7dd42360d2fe0c582ae772">Reserved20</a>[5];         <span class="comment">// </span>
<a name="l00170"></a>00170         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SYS.html#4efdcbc14c8c6c4da09911bdc8401748">VREG_MR</a>;       <span class="comment">// Voltage Regulator Mode Register</span>
<a name="l00171"></a>00171 } <a class="code" href="struct__AT91S__SYS.html">AT91S_SYS</a>, *<a class="code" href="struct__AT91S__SYS.html">AT91PS_SYS</a>;
<a name="l00172"></a>00172 
<a name="l00173"></a>00173 
<a name="l00174"></a>00174 <span class="comment">// *****************************************************************************</span>
<a name="l00175"></a>00175 <span class="comment">//              SOFTWARE API DEFINITION  FOR Advanced Interrupt Controller</span>
<a name="l00176"></a>00176 <span class="comment">// *****************************************************************************</span>
<a name="l00177"></a>00177 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__AIC.html">_AT91S_AIC</a> {
<a name="l00178"></a>00178         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__AIC.html#8f67e50f87c9ec1296d138c8823956a9">AIC_SMR</a>[32];   <span class="comment">// Source Mode Register</span>
<a name="l00179"></a>00179         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__AIC.html#ab87ea86f3a65a32f8d4c788cc8c56ae">AIC_SVR</a>[32];   <span class="comment">// Source Vector Register</span>
<a name="l00180"></a>00180         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__AIC.html#f105953c155379836fce666eef37501b">AIC_IVR</a>;       <span class="comment">// IRQ Vector Register</span>
<a name="l00181"></a>00181         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__AIC.html#ccca387631438422260c8a8652800eed">AIC_FVR</a>;       <span class="comment">// FIQ Vector Register</span>
<a name="l00182"></a>00182         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__AIC.html#3634430d76ed81bcbd9f0b04f9c0907e">AIC_ISR</a>;       <span class="comment">// Interrupt Status Register</span>
<a name="l00183"></a>00183         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__AIC.html#9ae6e5e104c8f5a405a1792e5126236a">AIC_IPR</a>;       <span class="comment">// Interrupt Pending Register</span>
<a name="l00184"></a>00184         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__AIC.html#2eecd9e74afeac555e7b90c3594bc910">AIC_IMR</a>;       <span class="comment">// Interrupt Mask Register</span>
<a name="l00185"></a>00185         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__AIC.html#c1e7c71a265c9818fe96b59796aaed7e">AIC_CISR</a>;      <span class="comment">// Core Interrupt Status Register</span>
<a name="l00186"></a>00186         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__AIC.html#aaee23426dcf3698e52ba1953ac4a752">Reserved0</a>[2];  <span class="comment">// </span>
<a name="l00187"></a>00187         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__AIC.html#c37f1ca270fc1c2ba4857b5f9c763176">AIC_IECR</a>;      <span class="comment">// Interrupt Enable Command Register</span>
<a name="l00188"></a>00188         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__AIC.html#179b0425e4194dd6a0a2a44dfabc7d67">AIC_IDCR</a>;      <span class="comment">// Interrupt Disable Command Register</span>
<a name="l00189"></a>00189         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__AIC.html#8e7dbf14bb5c166df24bb1d014f1a5d0">AIC_ICCR</a>;      <span class="comment">// Interrupt Clear Command Register</span>
<a name="l00190"></a>00190         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__AIC.html#2784932bec9494dde08e3d63e821da50">AIC_ISCR</a>;      <span class="comment">// Interrupt Set Command Register</span>
<a name="l00191"></a>00191         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__AIC.html#dbed024b2ed1aa309d77ed69db0cbcc9">AIC_EOICR</a>;     <span class="comment">// End of Interrupt Command Register</span>
<a name="l00192"></a>00192         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__AIC.html#0e99c4c50663bf1ea7142e40d8e911e2">AIC_SPU</a>;       <span class="comment">// Spurious Vector Register</span>
<a name="l00193"></a>00193         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__AIC.html#d50d494de6fc6381f1f98ca95019f2a4">AIC_DCR</a>;       <span class="comment">// Debug Control Register (Protect)</span>
<a name="l00194"></a>00194         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__AIC.html#2db6d3cdd632cfa69686b5186e47b9de">Reserved1</a>[1];  <span class="comment">// </span>
<a name="l00195"></a>00195         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__AIC.html#d0b62db4d5490f3f3868fc10e36d300c">AIC_FFER</a>;      <span class="comment">// Fast Forcing Enable Register</span>
<a name="l00196"></a>00196         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__AIC.html#f9790a9208a6ae1554938439df1872d3">AIC_FFDR</a>;      <span class="comment">// Fast Forcing Disable Register</span>
<a name="l00197"></a>00197         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__AIC.html#c3170bea6bdb66db30d2c0aea2d6e262">AIC_FFSR</a>;      <span class="comment">// Fast Forcing Status Register</span>
<a name="l00198"></a>00198 } <a class="code" href="struct__AT91S__AIC.html">AT91S_AIC</a>, *<a class="code" href="struct__AT91S__AIC.html">AT91PS_AIC</a>;
<a name="l00199"></a>00199 
<a name="l00200"></a>00200 <span class="comment">// -------- AIC_SMR : (AIC Offset: 0x0) Control Register -------- </span>
<a name="l00201"></a><a class="code" href="AT91SAM7S64_8h.html#b66ac4615b2eaa08a688de2cc5485c42">00201</a> <span class="preprocessor">#define AT91C_AIC_PRIOR       ((unsigned int) 0x7 &lt;&lt;  0) // (AIC) Priority Level</span>
<a name="l00202"></a><a class="code" href="AT91SAM7S64_8h.html#e5bbc658808876a515e3c1978738f3d0">00202</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_AIC_PRIOR_LOWEST               ((unsigned int) 0x0) // (AIC) Lowest priority level</span>
<a name="l00203"></a><a class="code" href="AT91SAM7S64_8h.html#4bc441a87b9c4574b1bb9e271eb6dd27">00203</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_AIC_PRIOR_HIGHEST              ((unsigned int) 0x7) // (AIC) Highest priority level</span>
<a name="l00204"></a><a class="code" href="AT91SAM7S64_8h.html#e85e6441c17346d01b4b4e50d9a43408">00204</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_SRCTYPE     ((unsigned int) 0x3 &lt;&lt;  5) // (AIC) Interrupt Source Type</span>
<a name="l00205"></a><a class="code" href="AT91SAM7S64_8h.html#ec6df35ab981e1107105444555ecfd1b">00205</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_AIC_SRCTYPE_INT_LEVEL_SENSITIVE  ((unsigned int) 0x0 &lt;&lt;  5) // (AIC) Internal Sources Code Label Level Sensitive</span>
<a name="l00206"></a><a class="code" href="AT91SAM7S64_8h.html#969b0de913c2247525b98cd9d64aebaf">00206</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_AIC_SRCTYPE_INT_EDGE_TRIGGERED   ((unsigned int) 0x1 &lt;&lt;  5) // (AIC) Internal Sources Code Label Edge triggered</span>
<a name="l00207"></a><a class="code" href="AT91SAM7S64_8h.html#c4b8488f6ae8166cb466f172189d021c">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_AIC_SRCTYPE_EXT_HIGH_LEVEL       ((unsigned int) 0x2 &lt;&lt;  5) // (AIC) External Sources Code Label High-level Sensitive</span>
<a name="l00208"></a><a class="code" href="AT91SAM7S64_8h.html#7c0734dd769738bf00c052011dcc3eff">00208</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_AIC_SRCTYPE_EXT_POSITIVE_EDGE    ((unsigned int) 0x3 &lt;&lt;  5) // (AIC) External Sources Code Label Positive Edge triggered</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="comment">// -------- AIC_CISR : (AIC Offset: 0x114) AIC Core Interrupt Status Register -------- </span>
<a name="l00210"></a><a class="code" href="AT91SAM7S64_8h.html#3184357c284cf8d1fbede2bfaa0df4f0">00210</a> <span class="preprocessor">#define AT91C_AIC_NFIQ        ((unsigned int) 0x1 &lt;&lt;  0) // (AIC) NFIQ Status</span>
<a name="l00211"></a><a class="code" href="AT91SAM7S64_8h.html#60e31990bc2bf5a9f3e7be3db8591dea">00211</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_NIRQ        ((unsigned int) 0x1 &lt;&lt;  1) // (AIC) NIRQ Status</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="comment">// -------- AIC_DCR : (AIC Offset: 0x138) AIC Debug Control Register (Protect) -------- </span>
<a name="l00213"></a><a class="code" href="AT91SAM7S64_8h.html#11ecc7ad7cb4c2d9f6a241c446b754dc">00213</a> <span class="preprocessor">#define AT91C_AIC_DCR_PROT    ((unsigned int) 0x1 &lt;&lt;  0) // (AIC) Protection Mode</span>
<a name="l00214"></a><a class="code" href="AT91SAM7S64_8h.html#8ddbefbb5b53cacf7041b9ec7297843d">00214</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_DCR_GMSK    ((unsigned int) 0x1 &lt;&lt;  1) // (AIC) General Mask</span>
<a name="l00215"></a>00215 <span class="preprocessor"></span>
<a name="l00216"></a>00216 <span class="comment">// *****************************************************************************</span>
<a name="l00217"></a>00217 <span class="comment">//              SOFTWARE API DEFINITION  FOR Peripheral DMA Controller</span>
<a name="l00218"></a>00218 <span class="comment">// *****************************************************************************</span>
<a name="l00219"></a>00219 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__PDC.html">_AT91S_PDC</a> {
<a name="l00220"></a>00220         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PDC.html#96c8c767475f69faf5c83cbac1690102">PDC_RPR</a>;       <span class="comment">// Receive Pointer Register</span>
<a name="l00221"></a>00221         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PDC.html#d1688f602dd1c369fc1604c51cc05c2f">PDC_RCR</a>;       <span class="comment">// Receive Counter Register</span>
<a name="l00222"></a>00222         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PDC.html#15d473588119af649205c986be0e6639">PDC_TPR</a>;       <span class="comment">// Transmit Pointer Register</span>
<a name="l00223"></a>00223         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PDC.html#9e2a379cc2a8a64b215de556a0ba8b2e">PDC_TCR</a>;       <span class="comment">// Transmit Counter Register</span>
<a name="l00224"></a>00224         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PDC.html#6454ec358a78c11a66179bb97832f2d3">PDC_RNPR</a>;      <span class="comment">// Receive Next Pointer Register</span>
<a name="l00225"></a>00225         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PDC.html#d63bbe1f7711aa4b34853bbbe75d6104">PDC_RNCR</a>;      <span class="comment">// Receive Next Counter Register</span>
<a name="l00226"></a>00226         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PDC.html#21220f0508a5ec5c7737a82afa89dc35">PDC_TNPR</a>;      <span class="comment">// Transmit Next Pointer Register</span>
<a name="l00227"></a>00227         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PDC.html#4b2288712d4b7e04c414ad20d302915d">PDC_TNCR</a>;      <span class="comment">// Transmit Next Counter Register</span>
<a name="l00228"></a>00228         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PDC.html#f54cc3edd8cf870f581ca7f598e2e9ba">PDC_PTCR</a>;      <span class="comment">// PDC Transfer Control Register</span>
<a name="l00229"></a>00229         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PDC.html#534356e87aed2a4f5c6e1c4370f4afcf">PDC_PTSR</a>;      <span class="comment">// PDC Transfer Status Register</span>
<a name="l00230"></a>00230 } <a class="code" href="struct__AT91S__PDC.html">AT91S_PDC</a>, *<a class="code" href="struct__AT91S__PDC.html">AT91PS_PDC</a>;
<a name="l00231"></a>00231 
<a name="l00232"></a>00232 <span class="comment">// -------- PDC_PTCR : (PDC Offset: 0x20) PDC Transfer Control Register -------- </span>
<a name="l00233"></a><a class="code" href="AT91SAM7S64_8h.html#3982db7f0a152f97164fcb1d5e542d3e">00233</a> <span class="preprocessor">#define AT91C_PDC_RXTEN       ((unsigned int) 0x1 &lt;&lt;  0) // (PDC) Receiver Transfer Enable</span>
<a name="l00234"></a><a class="code" href="AT91SAM7S64_8h.html#f14c4afb41616b6f1e8191197bd18fc6">00234</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PDC_RXTDIS      ((unsigned int) 0x1 &lt;&lt;  1) // (PDC) Receiver Transfer Disable</span>
<a name="l00235"></a><a class="code" href="AT91SAM7S64_8h.html#b2d3ab6a873b8cd209236fe95f051310">00235</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PDC_TXTEN       ((unsigned int) 0x1 &lt;&lt;  8) // (PDC) Transmitter Transfer Enable</span>
<a name="l00236"></a><a class="code" href="AT91SAM7S64_8h.html#b2f2dd1bf21078d144719621c4dbc153">00236</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PDC_TXTDIS      ((unsigned int) 0x1 &lt;&lt;  9) // (PDC) Transmitter Transfer Disable</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span><span class="comment">// -------- PDC_PTSR : (PDC Offset: 0x24) PDC Transfer Status Register -------- </span>
<a name="l00238"></a>00238 
<a name="l00239"></a>00239 <span class="comment">// *****************************************************************************</span>
<a name="l00240"></a>00240 <span class="comment">//              SOFTWARE API DEFINITION  FOR Debug Unit</span>
<a name="l00241"></a>00241 <span class="comment">// *****************************************************************************</span>
<a name="l00242"></a>00242 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__DBGU.html">_AT91S_DBGU</a> {
<a name="l00243"></a>00243         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__DBGU.html#c0ec2f327fe14ffd3d8713273ac9a297">DBGU_CR</a>;       <span class="comment">// Control Register</span>
<a name="l00244"></a>00244         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__DBGU.html#6a42e275e70b1489101ce27630a163d3">DBGU_MR</a>;       <span class="comment">// Mode Register</span>
<a name="l00245"></a>00245         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__DBGU.html#505e9f99d4497c2731ec97c61e75987b">DBGU_IER</a>;      <span class="comment">// Interrupt Enable Register</span>
<a name="l00246"></a>00246         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__DBGU.html#f059becb6730b21339608a53635c78f5">DBGU_IDR</a>;      <span class="comment">// Interrupt Disable Register</span>
<a name="l00247"></a>00247         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__DBGU.html#1a30016762e6cf6a1c2d7558b1092f3e">DBGU_IMR</a>;      <span class="comment">// Interrupt Mask Register</span>
<a name="l00248"></a>00248         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__DBGU.html#bb7191eb0dbf277a2c112a49d6100b6b">DBGU_CSR</a>;      <span class="comment">// Channel Status Register</span>
<a name="l00249"></a>00249         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__DBGU.html#b09ba0a9de6924c76075026b2cd29b15">DBGU_RHR</a>;      <span class="comment">// Receiver Holding Register</span>
<a name="l00250"></a>00250         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__DBGU.html#c541e251a8f6e42eddba11eea5c837b9">DBGU_THR</a>;      <span class="comment">// Transmitter Holding Register</span>
<a name="l00251"></a>00251         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__DBGU.html#dc2d66a9b251e35fc29fc3989c3de30a">DBGU_BRGR</a>;     <span class="comment">// Baud Rate Generator Register</span>
<a name="l00252"></a>00252         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__DBGU.html#255e0adaab84068d3bdf2540d73e8743">Reserved0</a>[7];  <span class="comment">// </span>
<a name="l00253"></a>00253         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__DBGU.html#7087cd32be9432e949ee4386dbbbc56f">DBGU_CIDR</a>;     <span class="comment">// Chip ID Register</span>
<a name="l00254"></a>00254         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__DBGU.html#5fad477a2a2bd415b7e78ff0f451682f">DBGU_EXID</a>;     <span class="comment">// Chip ID Extension Register</span>
<a name="l00255"></a>00255         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__DBGU.html#f47c62ec1e5884b7025e2b1a8b8125df">DBGU_FNTR</a>;     <span class="comment">// Force NTRST Register</span>
<a name="l00256"></a>00256         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__DBGU.html#764beffd3dfa2994117ce80ec178ac8a">Reserved1</a>[45];         <span class="comment">// </span>
<a name="l00257"></a>00257         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__DBGU.html#d79ffe9f844d99dcc31a940d2fb9ff25">DBGU_RPR</a>;      <span class="comment">// Receive Pointer Register</span>
<a name="l00258"></a>00258         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__DBGU.html#dba4b0507a486caa59858b4b69400df1">DBGU_RCR</a>;      <span class="comment">// Receive Counter Register</span>
<a name="l00259"></a>00259         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__DBGU.html#a3a4bff1437b454b5d2959b1ec71baf1">DBGU_TPR</a>;      <span class="comment">// Transmit Pointer Register</span>
<a name="l00260"></a>00260         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__DBGU.html#d0fcc417d3131cc8e55ab3a5745372c2">DBGU_TCR</a>;      <span class="comment">// Transmit Counter Register</span>
<a name="l00261"></a>00261         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__DBGU.html#470321e5ff042078e3f69f257aaa0b9d">DBGU_RNPR</a>;     <span class="comment">// Receive Next Pointer Register</span>
<a name="l00262"></a>00262         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__DBGU.html#16ea309864909b0a86967dd5b24fce65">DBGU_RNCR</a>;     <span class="comment">// Receive Next Counter Register</span>
<a name="l00263"></a>00263         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__DBGU.html#cf86f053da2376a57fc17ed5d8d218af">DBGU_TNPR</a>;     <span class="comment">// Transmit Next Pointer Register</span>
<a name="l00264"></a>00264         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__DBGU.html#0878db17a3bd20ab9998e3abafe13f2a">DBGU_TNCR</a>;     <span class="comment">// Transmit Next Counter Register</span>
<a name="l00265"></a>00265         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__DBGU.html#1edfe16bbff4bebd75ec891cd83ae074">DBGU_PTCR</a>;     <span class="comment">// PDC Transfer Control Register</span>
<a name="l00266"></a>00266         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__DBGU.html#05b94f8432b0a50446e30b4e3529f677">DBGU_PTSR</a>;     <span class="comment">// PDC Transfer Status Register</span>
<a name="l00267"></a>00267 } <a class="code" href="struct__AT91S__DBGU.html">AT91S_DBGU</a>, *<a class="code" href="struct__AT91S__DBGU.html">AT91PS_DBGU</a>;
<a name="l00268"></a>00268 
<a name="l00269"></a>00269 <span class="comment">// -------- DBGU_CR : (DBGU Offset: 0x0) Debug Unit Control Register -------- </span>
<a name="l00270"></a><a class="code" href="AT91SAM7S64_8h.html#8f930447864be8dfd2e2301aadbcf33a">00270</a> <span class="preprocessor">#define AT91C_US_RSTRX        ((unsigned int) 0x1 &lt;&lt;  2) // (DBGU) Reset Receiver</span>
<a name="l00271"></a><a class="code" href="AT91SAM7S64_8h.html#317d8138a2551b50d0d8416441925d66">00271</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_RSTTX        ((unsigned int) 0x1 &lt;&lt;  3) // (DBGU) Reset Transmitter</span>
<a name="l00272"></a><a class="code" href="AT91SAM7S64_8h.html#1a8d3d3c9da3ec30865c86195dc52a5b">00272</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_RXEN         ((unsigned int) 0x1 &lt;&lt;  4) // (DBGU) Receiver Enable</span>
<a name="l00273"></a><a class="code" href="AT91SAM7S64_8h.html#46c4a2d61496daf9a1146afa4d766b63">00273</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_RXDIS        ((unsigned int) 0x1 &lt;&lt;  5) // (DBGU) Receiver Disable</span>
<a name="l00274"></a><a class="code" href="AT91SAM7S64_8h.html#b8c8726dcdcc73a5b961bf3d1e7b9fe1">00274</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_TXEN         ((unsigned int) 0x1 &lt;&lt;  6) // (DBGU) Transmitter Enable</span>
<a name="l00275"></a><a class="code" href="AT91SAM7S64_8h.html#3ec68a2522316c5c2489efd6431b822b">00275</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_TXDIS        ((unsigned int) 0x1 &lt;&lt;  7) // (DBGU) Transmitter Disable</span>
<a name="l00276"></a><a class="code" href="AT91SAM7S64_8h.html#d6068f29012e7e34052e5fe9e4a22249">00276</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_RSTSTA       ((unsigned int) 0x1 &lt;&lt;  8) // (DBGU) Reset Status Bits</span>
<a name="l00277"></a>00277 <span class="preprocessor"></span><span class="comment">// -------- DBGU_MR : (DBGU Offset: 0x4) Debug Unit Mode Register -------- </span>
<a name="l00278"></a><a class="code" href="AT91SAM7S64_8h.html#1c4a7e3caf7bbcfd26975147d565ea6d">00278</a> <span class="preprocessor">#define AT91C_US_PAR          ((unsigned int) 0x7 &lt;&lt;  9) // (DBGU) Parity type</span>
<a name="l00279"></a><a class="code" href="AT91SAM7S64_8h.html#f3f0e65596c98c22768b44e1d640071e">00279</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_PAR_EVEN                 ((unsigned int) 0x0 &lt;&lt;  9) // (DBGU) Even Parity</span>
<a name="l00280"></a><a class="code" href="AT91SAM7S64_8h.html#a4208c99f58575fc74238129af7f44e5">00280</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_PAR_ODD                  ((unsigned int) 0x1 &lt;&lt;  9) // (DBGU) Odd Parity</span>
<a name="l00281"></a><a class="code" href="AT91SAM7S64_8h.html#18630918fdd31d05d09c40a75e5ef233">00281</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_PAR_SPACE                ((unsigned int) 0x2 &lt;&lt;  9) // (DBGU) Parity forced to 0 (Space)</span>
<a name="l00282"></a><a class="code" href="AT91SAM7S64_8h.html#a062988aba8a352fad7dfd83af003d89">00282</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_PAR_MARK                 ((unsigned int) 0x3 &lt;&lt;  9) // (DBGU) Parity forced to 1 (Mark)</span>
<a name="l00283"></a><a class="code" href="AT91SAM7S64_8h.html#5487ae098e64da65b30e9e46eac4e9f1">00283</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_PAR_NONE                 ((unsigned int) 0x4 &lt;&lt;  9) // (DBGU) No Parity</span>
<a name="l00284"></a><a class="code" href="AT91SAM7S64_8h.html#8cc9b4f4ced402d5a60422015497bc1a">00284</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_PAR_MULTI_DROP           ((unsigned int) 0x6 &lt;&lt;  9) // (DBGU) Multi-drop mode</span>
<a name="l00285"></a><a class="code" href="AT91SAM7S64_8h.html#53c28c925fd757be79bb9f07be5cf951">00285</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_CHMODE       ((unsigned int) 0x3 &lt;&lt; 14) // (DBGU) Channel Mode</span>
<a name="l00286"></a><a class="code" href="AT91SAM7S64_8h.html#9bb3535a326183eea44b04c542e81b26">00286</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_CHMODE_NORMAL               ((unsigned int) 0x0 &lt;&lt; 14) // (DBGU) Normal Mode: The USART channel operates as an RX/TX USART.</span>
<a name="l00287"></a><a class="code" href="AT91SAM7S64_8h.html#a3f9014539cdbee5b9b7a49e76228bcd">00287</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_CHMODE_AUTO                 ((unsigned int) 0x1 &lt;&lt; 14) // (DBGU) Automatic Echo: Receiver Data Input is connected to the TXD pin.</span>
<a name="l00288"></a><a class="code" href="AT91SAM7S64_8h.html#af57968a551f0ae6b8a5a3c610dab8cf">00288</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_CHMODE_LOCAL                ((unsigned int) 0x2 &lt;&lt; 14) // (DBGU) Local Loopback: Transmitter Output Signal is connected to Receiver Input Signal.</span>
<a name="l00289"></a><a class="code" href="AT91SAM7S64_8h.html#42454b5036bef343924a88d4896e077c">00289</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_CHMODE_REMOTE               ((unsigned int) 0x3 &lt;&lt; 14) // (DBGU) Remote Loopback: RXD pin is internally connected to TXD pin.</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span><span class="comment">// -------- DBGU_IER : (DBGU Offset: 0x8) Debug Unit Interrupt Enable Register -------- </span>
<a name="l00291"></a><a class="code" href="AT91SAM7S64_8h.html#4ad704e305a3a759d6d6c83c3bb8e9b1">00291</a> <span class="preprocessor">#define AT91C_US_RXRDY        ((unsigned int) 0x1 &lt;&lt;  0) // (DBGU) RXRDY Interrupt</span>
<a name="l00292"></a><a class="code" href="AT91SAM7S64_8h.html#d4db31f98adb8b55b5d3d775cd5a3f2a">00292</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_TXRDY        ((unsigned int) 0x1 &lt;&lt;  1) // (DBGU) TXRDY Interrupt</span>
<a name="l00293"></a><a class="code" href="AT91SAM7S64_8h.html#c4cfc945f1d236225602678af7b8ac28">00293</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_ENDRX        ((unsigned int) 0x1 &lt;&lt;  3) // (DBGU) End of Receive Transfer Interrupt</span>
<a name="l00294"></a><a class="code" href="AT91SAM7S64_8h.html#eae8155664bea7c98d86610eddc4aafc">00294</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_ENDTX        ((unsigned int) 0x1 &lt;&lt;  4) // (DBGU) End of Transmit Interrupt</span>
<a name="l00295"></a><a class="code" href="AT91SAM7S64_8h.html#ea21ef19c312358353fbb5f992160e57">00295</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_OVRE         ((unsigned int) 0x1 &lt;&lt;  5) // (DBGU) Overrun Interrupt</span>
<a name="l00296"></a><a class="code" href="AT91SAM7S64_8h.html#45d31aa2c0bb45828974f29764d4341f">00296</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_FRAME        ((unsigned int) 0x1 &lt;&lt;  6) // (DBGU) Framing Error Interrupt</span>
<a name="l00297"></a><a class="code" href="AT91SAM7S64_8h.html#9b44e3508f60906033f7755c9a2eda84">00297</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_PARE         ((unsigned int) 0x1 &lt;&lt;  7) // (DBGU) Parity Error Interrupt</span>
<a name="l00298"></a><a class="code" href="AT91SAM7S64_8h.html#962f85c7a326db03806303c2cf573c49">00298</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_TXEMPTY      ((unsigned int) 0x1 &lt;&lt;  9) // (DBGU) TXEMPTY Interrupt</span>
<a name="l00299"></a><a class="code" href="AT91SAM7S64_8h.html#2113a040ce814c3a8b410e183944ab6a">00299</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_TXBUFE       ((unsigned int) 0x1 &lt;&lt; 11) // (DBGU) TXBUFE Interrupt</span>
<a name="l00300"></a><a class="code" href="AT91SAM7S64_8h.html#9c23b11a183452c100e58adf7d444b7a">00300</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_RXBUFF       ((unsigned int) 0x1 &lt;&lt; 12) // (DBGU) RXBUFF Interrupt</span>
<a name="l00301"></a><a class="code" href="AT91SAM7S64_8h.html#eb863fc3b5ecd99a75f9037642091a31">00301</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_COMM_TX      ((unsigned int) 0x1 &lt;&lt; 30) // (DBGU) COMM_TX Interrupt</span>
<a name="l00302"></a><a class="code" href="AT91SAM7S64_8h.html#64a07ed22258d3551524e5e3758e64a5">00302</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_COMM_RX      ((unsigned int) 0x1 &lt;&lt; 31) // (DBGU) COMM_RX Interrupt</span>
<a name="l00303"></a>00303 <span class="preprocessor"></span><span class="comment">// -------- DBGU_IDR : (DBGU Offset: 0xc) Debug Unit Interrupt Disable Register -------- </span>
<a name="l00304"></a>00304 <span class="comment">// -------- DBGU_IMR : (DBGU Offset: 0x10) Debug Unit Interrupt Mask Register -------- </span>
<a name="l00305"></a>00305 <span class="comment">// -------- DBGU_CSR : (DBGU Offset: 0x14) Debug Unit Channel Status Register -------- </span>
<a name="l00306"></a>00306 <span class="comment">// -------- DBGU_FNTR : (DBGU Offset: 0x48) Debug Unit FORCE_NTRST Register -------- </span>
<a name="l00307"></a><a class="code" href="AT91SAM7S64_8h.html#0f54f0fcc648fc4e6ef14a7f1942fc6f">00307</a> <span class="preprocessor">#define AT91C_US_FORCE_NTRST  ((unsigned int) 0x1 &lt;&lt;  0) // (DBGU) Force NTRST in JTAG</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span>
<a name="l00309"></a>00309 <span class="comment">// *****************************************************************************</span>
<a name="l00310"></a>00310 <span class="comment">//              SOFTWARE API DEFINITION  FOR Parallel Input Output Controler</span>
<a name="l00311"></a>00311 <span class="comment">// *****************************************************************************</span>
<a name="l00312"></a>00312 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__PIO.html">_AT91S_PIO</a> {
<a name="l00313"></a>00313         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PIO.html#6219ff0520bc90a0c1eef988bd253d48">PIO_PER</a>;       <span class="comment">// PIO Enable Register</span>
<a name="l00314"></a>00314         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PIO.html#1562c48486ffd8abe50d80ae6c37ec8f">PIO_PDR</a>;       <span class="comment">// PIO Disable Register</span>
<a name="l00315"></a>00315         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PIO.html#05c0cb31a5592c29fc2e499463be3184">PIO_PSR</a>;       <span class="comment">// PIO Status Register</span>
<a name="l00316"></a>00316         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PIO.html#04904720c11b78e63134fadf6a71f4fc">Reserved0</a>[1];  <span class="comment">// </span>
<a name="l00317"></a>00317         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PIO.html#d98a2d712fd626ab4e7f4a03a67b92a3">PIO_OER</a>;       <span class="comment">// Output Enable Register</span>
<a name="l00318"></a>00318         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PIO.html#7994c9c78ecec3f0793d60c6e7701d5d">PIO_ODR</a>;       <span class="comment">// Output Disable Registerr</span>
<a name="l00319"></a>00319         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PIO.html#104b2e81a10a1fc02b327bf9ec570d23">PIO_OSR</a>;       <span class="comment">// Output Status Register</span>
<a name="l00320"></a>00320         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PIO.html#8d0eed279cd1fcc9d0d9d22e5f6e4d15">Reserved1</a>[1];  <span class="comment">// </span>
<a name="l00321"></a>00321         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PIO.html#7e7a1da05d277f207aed36d54ffb9544">PIO_IFER</a>;      <span class="comment">// Input Filter Enable Register</span>
<a name="l00322"></a>00322         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PIO.html#6158e1b4b35b79e063382033b525df3b">PIO_IFDR</a>;      <span class="comment">// Input Filter Disable Register</span>
<a name="l00323"></a>00323         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PIO.html#241cdd368da6045fa14092073701c610">PIO_IFSR</a>;      <span class="comment">// Input Filter Status Register</span>
<a name="l00324"></a>00324         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PIO.html#ff721192edce1be478138f33180ed9ed">Reserved2</a>[1];  <span class="comment">// </span>
<a name="l00325"></a>00325         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PIO.html#466a95b5a494e3c46e3d865a683b20fe">PIO_SODR</a>;      <span class="comment">// Set Output Data Register</span>
<a name="l00326"></a>00326         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PIO.html#01eedcf923063bcd8c2f74bf0aa4c367">PIO_CODR</a>;      <span class="comment">// Clear Output Data Register</span>
<a name="l00327"></a>00327         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PIO.html#5a38f6f03d5b58b98d47b3e0ee25f3fb">PIO_ODSR</a>;      <span class="comment">// Output Data Status Register</span>
<a name="l00328"></a>00328         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PIO.html#488891d3a2370ac9f45a4ff17284d9fc">PIO_PDSR</a>;      <span class="comment">// Pin Data Status Register</span>
<a name="l00329"></a>00329         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PIO.html#eacd9bc65de675dbc7d3984474d46301">PIO_IER</a>;       <span class="comment">// Interrupt Enable Register</span>
<a name="l00330"></a>00330         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PIO.html#6febd34d27031597d839f39419bc7b24">PIO_IDR</a>;       <span class="comment">// Interrupt Disable Register</span>
<a name="l00331"></a>00331         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PIO.html#a3a9b49a233df3fc828073e041f36049">PIO_IMR</a>;       <span class="comment">// Interrupt Mask Register</span>
<a name="l00332"></a>00332         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PIO.html#2f6a6590e2a939e442401432b516b4c6">PIO_ISR</a>;       <span class="comment">// Interrupt Status Register</span>
<a name="l00333"></a>00333         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PIO.html#e02885f3daa5b89ae8c6c35758d11964">PIO_MDER</a>;      <span class="comment">// Multi-driver Enable Register</span>
<a name="l00334"></a>00334         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PIO.html#7ab27adf16a2d8f50153ff4f2888f9a8">PIO_MDDR</a>;      <span class="comment">// Multi-driver Disable Register</span>
<a name="l00335"></a>00335         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PIO.html#7cab27126174a8db628307dd96c3ee0e">PIO_MDSR</a>;      <span class="comment">// Multi-driver Status Register</span>
<a name="l00336"></a>00336         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PIO.html#d2620a66d1ff140dabc2d6ea26c837a9">Reserved3</a>[1];  <span class="comment">// </span>
<a name="l00337"></a>00337         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PIO.html#13486a9a19a3b6bea5e1b48eddb00e66">PIO_PPUDR</a>;     <span class="comment">// Pull-up Disable Register</span>
<a name="l00338"></a>00338         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PIO.html#79beafff21463b90ed761353a33e6b32">PIO_PPUER</a>;     <span class="comment">// Pull-up Enable Register</span>
<a name="l00339"></a>00339         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PIO.html#69c2f363f47de55fe0e8c63ab24e323c">PIO_PPUSR</a>;     <span class="comment">// Pull-up Status Register</span>
<a name="l00340"></a>00340         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PIO.html#826b47fcd00f5cc0e24e4dd1d945ee62">Reserved4</a>[1];  <span class="comment">// </span>
<a name="l00341"></a>00341         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PIO.html#533565afac018362cb6d559881ff0f13">PIO_ASR</a>;       <span class="comment">// Select A Register</span>
<a name="l00342"></a>00342         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PIO.html#64dfd9798a49e4d95a3f032bd285579f">PIO_BSR</a>;       <span class="comment">// Select B Register</span>
<a name="l00343"></a>00343         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PIO.html#f640c29856ea42d101514823cb819efa">PIO_ABSR</a>;      <span class="comment">// AB Select Status Register</span>
<a name="l00344"></a>00344         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PIO.html#c88b41ba83ed5fb1c7f281c88348c604">Reserved5</a>[9];  <span class="comment">// </span>
<a name="l00345"></a>00345         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PIO.html#c5ccf9a9b596512f34e6c324b406e071">PIO_OWER</a>;      <span class="comment">// Output Write Enable Register</span>
<a name="l00346"></a>00346         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PIO.html#8cbcb365dc730062e8d25307c54305f5">PIO_OWDR</a>;      <span class="comment">// Output Write Disable Register</span>
<a name="l00347"></a>00347         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PIO.html#0354e307d02d69c83141ba4a3b099d79">PIO_OWSR</a>;      <span class="comment">// Output Write Status Register</span>
<a name="l00348"></a>00348 } <a class="code" href="struct__AT91S__PIO.html">AT91S_PIO</a>, *<a class="code" href="struct__AT91S__PIO.html">AT91PS_PIO</a>;
<a name="l00349"></a>00349 
<a name="l00350"></a>00350 
<a name="l00351"></a>00351 <span class="comment">// *****************************************************************************</span>
<a name="l00352"></a>00352 <span class="comment">//              SOFTWARE API DEFINITION  FOR Clock Generator Controler</span>
<a name="l00353"></a>00353 <span class="comment">// *****************************************************************************</span>
<a name="l00354"></a>00354 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__CKGR.html">_AT91S_CKGR</a> {
<a name="l00355"></a>00355         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__CKGR.html#b4c63bf05ff53bad7f78ed2ffee2c7c4">CKGR_MOR</a>;      <span class="comment">// Main Oscillator Register</span>
<a name="l00356"></a>00356         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__CKGR.html#bba73a5875971576af24c443dca3703c">CKGR_MCFR</a>;     <span class="comment">// Main Clock  Frequency Register</span>
<a name="l00357"></a>00357         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__CKGR.html#3c4048178d861a2361da69de58886823">Reserved0</a>[1];  <span class="comment">// </span>
<a name="l00358"></a>00358         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__CKGR.html#8ab395fa84b6a94bd6df0ab1aafc42ab">CKGR_PLLR</a>;     <span class="comment">// PLL Register</span>
<a name="l00359"></a>00359 } <a class="code" href="struct__AT91S__CKGR.html">AT91S_CKGR</a>, *<a class="code" href="struct__AT91S__CKGR.html">AT91PS_CKGR</a>;
<a name="l00360"></a>00360 
<a name="l00361"></a>00361 <span class="comment">// -------- CKGR_MOR : (CKGR Offset: 0x0) Main Oscillator Register -------- </span>
<a name="l00362"></a><a class="code" href="AT91SAM7S64_8h.html#bc58240679a941a11db833389e9cdb5f">00362</a> <span class="preprocessor">#define AT91C_CKGR_MOSCEN     ((unsigned int) 0x1 &lt;&lt;  0) // (CKGR) Main Oscillator Enable</span>
<a name="l00363"></a><a class="code" href="AT91SAM7S64_8h.html#f521ca4b677587a598023e5dc56719a1">00363</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_CKGR_OSCBYPASS  ((unsigned int) 0x1 &lt;&lt;  1) // (CKGR) Main Oscillator Bypass</span>
<a name="l00364"></a><a class="code" href="AT91SAM7S64_8h.html#bf711498b5e24df6624a87d941bff78c">00364</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_CKGR_OSCOUNT    ((unsigned int) 0xFF &lt;&lt;  8) // (CKGR) Main Oscillator Start-up Time</span>
<a name="l00365"></a>00365 <span class="preprocessor"></span><span class="comment">// -------- CKGR_MCFR : (CKGR Offset: 0x4) Main Clock Frequency Register -------- </span>
<a name="l00366"></a><a class="code" href="AT91SAM7S64_8h.html#0a4edafd10ec19ac8012b0a7816a16af">00366</a> <span class="preprocessor">#define AT91C_CKGR_MAINF      ((unsigned int) 0xFFFF &lt;&lt;  0) // (CKGR) Main Clock Frequency</span>
<a name="l00367"></a><a class="code" href="AT91SAM7S64_8h.html#73b42bd9104e5db128eeeaa9e2aacce7">00367</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_CKGR_MAINRDY    ((unsigned int) 0x1 &lt;&lt; 16) // (CKGR) Main Clock Ready</span>
<a name="l00368"></a>00368 <span class="preprocessor"></span><span class="comment">// -------- CKGR_PLLR : (CKGR Offset: 0xc) PLL B Register -------- </span>
<a name="l00369"></a><a class="code" href="AT91SAM7S64_8h.html#fd3b2c5b0412f935aeb39c0f78d8f91c">00369</a> <span class="preprocessor">#define AT91C_CKGR_DIV        ((unsigned int) 0xFF &lt;&lt;  0) // (CKGR) Divider Selected</span>
<a name="l00370"></a><a class="code" href="AT91SAM7S64_8h.html#c0ae713cfb4ad96b47cef49e71c5ff05">00370</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_CKGR_DIV_0                    ((unsigned int) 0x0) // (CKGR) Divider output is 0</span>
<a name="l00371"></a><a class="code" href="AT91SAM7S64_8h.html#8ba9b034b178a5883462c0b68560a88c">00371</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_CKGR_DIV_BYPASS               ((unsigned int) 0x1) // (CKGR) Divider is bypassed</span>
<a name="l00372"></a><a class="code" href="AT91SAM7S64_8h.html#68d6a08acab31c911b17fed60dc292dd">00372</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_CKGR_PLLCOUNT   ((unsigned int) 0x3F &lt;&lt;  8) // (CKGR) PLL Counter</span>
<a name="l00373"></a><a class="code" href="AT91SAM7S64_8h.html#8bc5e7864ae6d6caef840eabb5c52e78">00373</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_CKGR_OUT        ((unsigned int) 0x3 &lt;&lt; 14) // (CKGR) PLL Output Frequency Range</span>
<a name="l00374"></a><a class="code" href="AT91SAM7S64_8h.html#b50e86021e3b3e0aa815f578311f2c06">00374</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_CKGR_OUT_0                    ((unsigned int) 0x0 &lt;&lt; 14) // (CKGR) Please refer to the PLL datasheet</span>
<a name="l00375"></a><a class="code" href="AT91SAM7S64_8h.html#f3a0dfa809b22314f0fb54c16713e863">00375</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_CKGR_OUT_1                    ((unsigned int) 0x1 &lt;&lt; 14) // (CKGR) Please refer to the PLL datasheet</span>
<a name="l00376"></a><a class="code" href="AT91SAM7S64_8h.html#410e38db81ba806bf2ff5e3de5f0d5d2">00376</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_CKGR_OUT_2                    ((unsigned int) 0x2 &lt;&lt; 14) // (CKGR) Please refer to the PLL datasheet</span>
<a name="l00377"></a><a class="code" href="AT91SAM7S64_8h.html#e3e674d92ca57aa4825df959b3ce8163">00377</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_CKGR_OUT_3                    ((unsigned int) 0x3 &lt;&lt; 14) // (CKGR) Please refer to the PLL datasheet</span>
<a name="l00378"></a><a class="code" href="AT91SAM7S64_8h.html#44b46e50ecc26bbccde8938378a86a9f">00378</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_CKGR_MUL        ((unsigned int) 0x7FF &lt;&lt; 16) // (CKGR) PLL Multiplier</span>
<a name="l00379"></a><a class="code" href="AT91SAM7S64_8h.html#e3b998ed6bb1e0da958109b31389aed0">00379</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_CKGR_USBDIV     ((unsigned int) 0x3 &lt;&lt; 28) // (CKGR) Divider for USB Clocks</span>
<a name="l00380"></a><a class="code" href="AT91SAM7S64_8h.html#9ce88e4a133a495c8ac8c6c8083ac582">00380</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_CKGR_USBDIV_0                    ((unsigned int) 0x0 &lt;&lt; 28) // (CKGR) Divider output is PLL clock output</span>
<a name="l00381"></a><a class="code" href="AT91SAM7S64_8h.html#46951fbe3aba6bb30149956400061658">00381</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_CKGR_USBDIV_1                    ((unsigned int) 0x1 &lt;&lt; 28) // (CKGR) Divider output is PLL clock output divided by 2</span>
<a name="l00382"></a><a class="code" href="AT91SAM7S64_8h.html#eee2e43a6c21910e5460bacacff9fc08">00382</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_CKGR_USBDIV_2                    ((unsigned int) 0x2 &lt;&lt; 28) // (CKGR) Divider output is PLL clock output divided by 4</span>
<a name="l00383"></a>00383 <span class="preprocessor"></span>
<a name="l00384"></a>00384 <span class="comment">// *****************************************************************************</span>
<a name="l00385"></a>00385 <span class="comment">//              SOFTWARE API DEFINITION  FOR Power Management Controler</span>
<a name="l00386"></a>00386 <span class="comment">// *****************************************************************************</span>
<a name="l00387"></a>00387 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__PMC.html">_AT91S_PMC</a> {
<a name="l00388"></a>00388         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PMC.html#8b9d2ec1773c1ab2ba294d722fc44c00">PMC_SCER</a>;      <span class="comment">// System Clock Enable Register</span>
<a name="l00389"></a>00389         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PMC.html#528dd78ce6aa4cc56026e2dc7380282d">PMC_SCDR</a>;      <span class="comment">// System Clock Disable Register</span>
<a name="l00390"></a>00390         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PMC.html#b55c9303c8ea02641dc24182c544139e">PMC_SCSR</a>;      <span class="comment">// System Clock Status Register</span>
<a name="l00391"></a>00391         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PMC.html#ae3bfa4a88c29f53b43ad4d6fde4b6ee">Reserved0</a>[1];  <span class="comment">// </span>
<a name="l00392"></a>00392         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PMC.html#bfc7e835740e173465ff67a5957cd371">PMC_PCER</a>;      <span class="comment">// Peripheral Clock Enable Register</span>
<a name="l00393"></a>00393         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PMC.html#2c995bed4a6b1c2fbae4abbc51e63dae">PMC_PCDR</a>;      <span class="comment">// Peripheral Clock Disable Register</span>
<a name="l00394"></a>00394         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PMC.html#3ba02e62e84225fae0f948a38753c027">PMC_PCSR</a>;      <span class="comment">// Peripheral Clock Status Register</span>
<a name="l00395"></a>00395         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PMC.html#c82dc0a86cbd07091bbd7a385dde5c16">Reserved1</a>[1];  <span class="comment">// </span>
<a name="l00396"></a>00396         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PMC.html#60d9f7a2b18f12ca66bfc5591d871720">PMC_MOR</a>;       <span class="comment">// Main Oscillator Register</span>
<a name="l00397"></a>00397         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PMC.html#581053b5c3a5d9b4527f82ee1437dfc8">PMC_MCFR</a>;      <span class="comment">// Main Clock  Frequency Register</span>
<a name="l00398"></a>00398         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PMC.html#41029227f612f1bf9f802d606fee55af">Reserved2</a>[1];  <span class="comment">// </span>
<a name="l00399"></a>00399         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PMC.html#5e9f5310c24be113b680a6bd890d5813">PMC_PLLR</a>;      <span class="comment">// PLL Register</span>
<a name="l00400"></a>00400         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PMC.html#7172b8a93b54c122f4e7ca6c6aa6520c">PMC_MCKR</a>;      <span class="comment">// Master Clock Register</span>
<a name="l00401"></a>00401         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PMC.html#02606d2b8a0950a0c616d5572d2e5a18">Reserved3</a>[3];  <span class="comment">// </span>
<a name="l00402"></a>00402         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PMC.html#ac8a948cb33750b1a43e09bc6fbd7903">PMC_PCKR</a>[3];   <span class="comment">// Programmable Clock Register</span>
<a name="l00403"></a>00403         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PMC.html#bb9536acde7a8b8e1718206dda8c7032">Reserved4</a>[5];  <span class="comment">// </span>
<a name="l00404"></a>00404         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PMC.html#5be217ac50dbfcfb9c812e1755db216b">PMC_IER</a>;       <span class="comment">// Interrupt Enable Register</span>
<a name="l00405"></a>00405         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PMC.html#e6dfa86a226b1526fe2ff35ebf29aae4">PMC_IDR</a>;       <span class="comment">// Interrupt Disable Register</span>
<a name="l00406"></a>00406         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PMC.html#3818bbc0ea23c8beef3797db1be2d36e">PMC_SR</a>;        <span class="comment">// Status Register</span>
<a name="l00407"></a>00407         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PMC.html#fb4ef7a28b15f03474fdf8e69a8968c0">PMC_IMR</a>;       <span class="comment">// Interrupt Mask Register</span>
<a name="l00408"></a>00408 } <a class="code" href="struct__AT91S__PMC.html">AT91S_PMC</a>, *<a class="code" href="struct__AT91S__PMC.html">AT91PS_PMC</a>;
<a name="l00409"></a>00409 
<a name="l00410"></a>00410 <span class="comment">// -------- PMC_SCER : (PMC Offset: 0x0) System Clock Enable Register -------- </span>
<a name="l00411"></a><a class="code" href="AT91SAM7S64_8h.html#c0b54b8eec4f185d31b506fa4ebb4659">00411</a> <span class="preprocessor">#define AT91C_PMC_PCK         ((unsigned int) 0x1 &lt;&lt;  0) // (PMC) Processor Clock</span>
<a name="l00412"></a><a class="code" href="AT91SAM7S64_8h.html#1503d9b3a20ac41fcd02106c6a05812e">00412</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_UDP         ((unsigned int) 0x1 &lt;&lt;  7) // (PMC) USB Device Port Clock</span>
<a name="l00413"></a><a class="code" href="AT91SAM7S64_8h.html#4134e46a5c50b17e112c5641d0d46dff">00413</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_PCK0        ((unsigned int) 0x1 &lt;&lt;  8) // (PMC) Programmable Clock Output</span>
<a name="l00414"></a><a class="code" href="AT91SAM7S64_8h.html#a4e39ed61c203c605be7ed47c73213fe">00414</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_PCK1        ((unsigned int) 0x1 &lt;&lt;  9) // (PMC) Programmable Clock Output</span>
<a name="l00415"></a><a class="code" href="AT91SAM7S64_8h.html#95ea2ca477d7add1e5e4d9ee9821dc45">00415</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_PCK2        ((unsigned int) 0x1 &lt;&lt; 10) // (PMC) Programmable Clock Output</span>
<a name="l00416"></a>00416 <span class="preprocessor"></span><span class="comment">// -------- PMC_SCDR : (PMC Offset: 0x4) System Clock Disable Register -------- </span>
<a name="l00417"></a>00417 <span class="comment">// -------- PMC_SCSR : (PMC Offset: 0x8) System Clock Status Register -------- </span>
<a name="l00418"></a>00418 <span class="comment">// -------- CKGR_MOR : (PMC Offset: 0x20) Main Oscillator Register -------- </span>
<a name="l00419"></a>00419 <span class="comment">// -------- CKGR_MCFR : (PMC Offset: 0x24) Main Clock Frequency Register -------- </span>
<a name="l00420"></a>00420 <span class="comment">// -------- CKGR_PLLR : (PMC Offset: 0x2c) PLL B Register -------- </span>
<a name="l00421"></a>00421 <span class="comment">// -------- PMC_MCKR : (PMC Offset: 0x30) Master Clock Register -------- </span>
<a name="l00422"></a><a class="code" href="AT91SAM7S64_8h.html#aa04778b864187f4ef69c232d5624c08">00422</a> <span class="preprocessor">#define AT91C_PMC_CSS         ((unsigned int) 0x3 &lt;&lt;  0) // (PMC) Programmable Clock Selection</span>
<a name="l00423"></a><a class="code" href="AT91SAM7S64_8h.html#b296199ccb1353e23d03f34b8278e2e0">00423</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_PMC_CSS_SLOW_CLK             ((unsigned int) 0x0) // (PMC) Slow Clock is selected</span>
<a name="l00424"></a><a class="code" href="AT91SAM7S64_8h.html#813d97b4a832b927fb1c9ea734e0c49d">00424</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_PMC_CSS_MAIN_CLK             ((unsigned int) 0x1) // (PMC) Main Clock is selected</span>
<a name="l00425"></a><a class="code" href="AT91SAM7S64_8h.html#240341dbb684bff674083a308408fb96">00425</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_PMC_CSS_PLL_CLK              ((unsigned int) 0x3) // (PMC) Clock from PLL is selected</span>
<a name="l00426"></a><a class="code" href="AT91SAM7S64_8h.html#5008f2f510effd06886208cf385e03d5">00426</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_PRES        ((unsigned int) 0x7 &lt;&lt;  2) // (PMC) Programmable Clock Prescaler</span>
<a name="l00427"></a><a class="code" href="AT91SAM7S64_8h.html#f93c30b1c33911e107f7d80ec3bd447b">00427</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_PMC_PRES_CLK                  ((unsigned int) 0x0 &lt;&lt;  2) // (PMC) Selected clock</span>
<a name="l00428"></a><a class="code" href="AT91SAM7S64_8h.html#771237f361ba9230f118bbf90f008a5a">00428</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_PMC_PRES_CLK_2                ((unsigned int) 0x1 &lt;&lt;  2) // (PMC) Selected clock divided by 2</span>
<a name="l00429"></a><a class="code" href="AT91SAM7S64_8h.html#6e6a4ecd6663b6c0ee70c090d7e98894">00429</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_PMC_PRES_CLK_4                ((unsigned int) 0x2 &lt;&lt;  2) // (PMC) Selected clock divided by 4</span>
<a name="l00430"></a><a class="code" href="AT91SAM7S64_8h.html#c18fc13dafdb8d4594dbba875bed09a6">00430</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_PMC_PRES_CLK_8                ((unsigned int) 0x3 &lt;&lt;  2) // (PMC) Selected clock divided by 8</span>
<a name="l00431"></a><a class="code" href="AT91SAM7S64_8h.html#600afc9944b0a01f4a750da8962c5316">00431</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_PMC_PRES_CLK_16               ((unsigned int) 0x4 &lt;&lt;  2) // (PMC) Selected clock divided by 16</span>
<a name="l00432"></a><a class="code" href="AT91SAM7S64_8h.html#3c6b34ef4131c2d5b242e3356a4fb4ee">00432</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_PMC_PRES_CLK_32               ((unsigned int) 0x5 &lt;&lt;  2) // (PMC) Selected clock divided by 32</span>
<a name="l00433"></a><a class="code" href="AT91SAM7S64_8h.html#16055efe37c00e395bf9b8e9d6d4c827">00433</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_PMC_PRES_CLK_64               ((unsigned int) 0x6 &lt;&lt;  2) // (PMC) Selected clock divided by 64</span>
<a name="l00434"></a>00434 <span class="preprocessor"></span><span class="comment">// -------- PMC_PCKR : (PMC Offset: 0x40) Programmable Clock Register -------- </span>
<a name="l00435"></a>00435 <span class="comment">// -------- PMC_IER : (PMC Offset: 0x60) PMC Interrupt Enable Register -------- </span>
<a name="l00436"></a><a class="code" href="AT91SAM7S64_8h.html#b701153e8fa354983de157cfadedd7a2">00436</a> <span class="preprocessor">#define AT91C_PMC_MOSCS       ((unsigned int) 0x1 &lt;&lt;  0) // (PMC) MOSC Status/Enable/Disable/Mask</span>
<a name="l00437"></a><a class="code" href="AT91SAM7S64_8h.html#794cb8ea85aa95014e6b4a6a527b1988">00437</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_LOCK        ((unsigned int) 0x1 &lt;&lt;  2) // (PMC) PLL Status/Enable/Disable/Mask</span>
<a name="l00438"></a><a class="code" href="AT91SAM7S64_8h.html#0a5bcb27abbe8c2fc3c2b9a4bad3bf69">00438</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_MCKRDY      ((unsigned int) 0x1 &lt;&lt;  3) // (PMC) MCK_RDY Status/Enable/Disable/Mask</span>
<a name="l00439"></a><a class="code" href="AT91SAM7S64_8h.html#0dfbbfdfce6a84247e6c785f2d76c8a8">00439</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_PCK0RDY     ((unsigned int) 0x1 &lt;&lt;  8) // (PMC) PCK0_RDY Status/Enable/Disable/Mask</span>
<a name="l00440"></a><a class="code" href="AT91SAM7S64_8h.html#9eaab47529d85c7eea6e644e216ea944">00440</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_PCK1RDY     ((unsigned int) 0x1 &lt;&lt;  9) // (PMC) PCK1_RDY Status/Enable/Disable/Mask</span>
<a name="l00441"></a><a class="code" href="AT91SAM7S64_8h.html#a57ac639cfd8784dfbdd7e6bf446f60f">00441</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_PCK2RDY     ((unsigned int) 0x1 &lt;&lt; 10) // (PMC) PCK2_RDY Status/Enable/Disable/Mask</span>
<a name="l00442"></a>00442 <span class="preprocessor"></span><span class="comment">// -------- PMC_IDR : (PMC Offset: 0x64) PMC Interrupt Disable Register -------- </span>
<a name="l00443"></a>00443 <span class="comment">// -------- PMC_SR : (PMC Offset: 0x68) PMC Status Register -------- </span>
<a name="l00444"></a>00444 <span class="comment">// -------- PMC_IMR : (PMC Offset: 0x6c) PMC Interrupt Mask Register -------- </span>
<a name="l00445"></a>00445 
<a name="l00446"></a>00446 <span class="comment">// *****************************************************************************</span>
<a name="l00447"></a>00447 <span class="comment">//              SOFTWARE API DEFINITION  FOR Reset Controller Interface</span>
<a name="l00448"></a>00448 <span class="comment">// *****************************************************************************</span>
<a name="l00449"></a>00449 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__RSTC.html">_AT91S_RSTC</a> {
<a name="l00450"></a>00450         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__RSTC.html#43683180657ab3ca1fe46b233b8cbf52">RSTC_RCR</a>;      <span class="comment">// Reset Control Register</span>
<a name="l00451"></a>00451         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__RSTC.html#f5f89e2cc25c4435f046ef4b53d3f298">RSTC_RSR</a>;      <span class="comment">// Reset Status Register</span>
<a name="l00452"></a>00452         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__RSTC.html#94062b99900bea54ab1e8d7bb1295416">RSTC_RMR</a>;      <span class="comment">// Reset Mode Register</span>
<a name="l00453"></a>00453 } <a class="code" href="struct__AT91S__RSTC.html">AT91S_RSTC</a>, *<a class="code" href="struct__AT91S__RSTC.html">AT91PS_RSTC</a>;
<a name="l00454"></a>00454 
<a name="l00455"></a>00455 <span class="comment">// -------- RSTC_RCR : (RSTC Offset: 0x0) Reset Control Register -------- </span>
<a name="l00456"></a><a class="code" href="AT91SAM7S64_8h.html#c6f23b32adaeb850f3db01283604d905">00456</a> <span class="preprocessor">#define AT91C_RSTC_PROCRST    ((unsigned int) 0x1 &lt;&lt;  0) // (RSTC) Processor Reset</span>
<a name="l00457"></a><a class="code" href="AT91SAM7S64_8h.html#955d030f26231412c120bb3132ce56e2">00457</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_RSTC_PERRST     ((unsigned int) 0x1 &lt;&lt;  2) // (RSTC) Peripheral Reset</span>
<a name="l00458"></a><a class="code" href="AT91SAM7S64_8h.html#57e2c621b94abfd7ad35c31c33dcac6d">00458</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_RSTC_EXTRST     ((unsigned int) 0x1 &lt;&lt;  3) // (RSTC) External Reset</span>
<a name="l00459"></a><a class="code" href="AT91SAM7S64_8h.html#a18a97761386e5a18f74400eeda6f113">00459</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_RSTC_KEY        ((unsigned int) 0xFF &lt;&lt; 24) // (RSTC) Password</span>
<a name="l00460"></a>00460 <span class="preprocessor"></span><span class="comment">// -------- RSTC_RSR : (RSTC Offset: 0x4) Reset Status Register -------- </span>
<a name="l00461"></a><a class="code" href="AT91SAM7S64_8h.html#8647938ff8ece9ed87e31620c83f0301">00461</a> <span class="preprocessor">#define AT91C_RSTC_URSTS      ((unsigned int) 0x1 &lt;&lt;  0) // (RSTC) User Reset Status</span>
<a name="l00462"></a><a class="code" href="AT91SAM7S64_8h.html#d836bd7b8548dfc47593ebd8a3ff4011">00462</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_RSTC_BODSTS     ((unsigned int) 0x1 &lt;&lt;  1) // (RSTC) Brownout Detection Status</span>
<a name="l00463"></a><a class="code" href="AT91SAM7S64_8h.html#cf50947499d8142fca62ea626b77fce0">00463</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_RSTC_RSTTYP     ((unsigned int) 0x7 &lt;&lt;  8) // (RSTC) Reset Type</span>
<a name="l00464"></a><a class="code" href="AT91SAM7S64_8h.html#c8c4290ddd698e23911614b353f97ec2">00464</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_RSTC_RSTTYP_POWERUP              ((unsigned int) 0x0 &lt;&lt;  8) // (RSTC) Power-up Reset. VDDCORE rising.</span>
<a name="l00465"></a><a class="code" href="AT91SAM7S64_8h.html#ee9aa42b293f2cfdd33534e5450a391b">00465</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_RSTC_RSTTYP_WAKEUP               ((unsigned int) 0x1 &lt;&lt;  8) // (RSTC) WakeUp Reset. VDDCORE rising.</span>
<a name="l00466"></a><a class="code" href="AT91SAM7S64_8h.html#61b7102af0f1a772a46654cb83eabbd3">00466</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_RSTC_RSTTYP_WATCHDOG             ((unsigned int) 0x2 &lt;&lt;  8) // (RSTC) Watchdog Reset. Watchdog overflow occured.</span>
<a name="l00467"></a><a class="code" href="AT91SAM7S64_8h.html#34c1d1d25e07ff7a86ad2e0f3d4d1538">00467</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_RSTC_RSTTYP_SOFTWARE             ((unsigned int) 0x3 &lt;&lt;  8) // (RSTC) Software Reset. Processor reset required by the software.</span>
<a name="l00468"></a><a class="code" href="AT91SAM7S64_8h.html#d12ffeb4a28ade956274fec7cdab34f7">00468</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_RSTC_RSTTYP_USER                 ((unsigned int) 0x4 &lt;&lt;  8) // (RSTC) User Reset. NRST pin detected low.</span>
<a name="l00469"></a><a class="code" href="AT91SAM7S64_8h.html#656db27a982840c08cafa4df24849ef0">00469</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_RSTC_RSTTYP_BROWNOUT             ((unsigned int) 0x5 &lt;&lt;  8) // (RSTC) Brownout Reset occured.</span>
<a name="l00470"></a><a class="code" href="AT91SAM7S64_8h.html#d59ae3b16ce8892f89f0a445c15b74b6">00470</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_RSTC_NRSTL      ((unsigned int) 0x1 &lt;&lt; 16) // (RSTC) NRST pin level</span>
<a name="l00471"></a><a class="code" href="AT91SAM7S64_8h.html#b8aec8f15a7c4fd75723da11513a9119">00471</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_RSTC_SRCMP      ((unsigned int) 0x1 &lt;&lt; 17) // (RSTC) Software Reset Command in Progress.</span>
<a name="l00472"></a>00472 <span class="preprocessor"></span><span class="comment">// -------- RSTC_RMR : (RSTC Offset: 0x8) Reset Mode Register -------- </span>
<a name="l00473"></a><a class="code" href="AT91SAM7S64_8h.html#a267aca405f117ff10304d5900292aaa">00473</a> <span class="preprocessor">#define AT91C_RSTC_URSTEN     ((unsigned int) 0x1 &lt;&lt;  0) // (RSTC) User Reset Enable</span>
<a name="l00474"></a><a class="code" href="AT91SAM7S64_8h.html#c4c3efb23695a0ecc4ec7cd7bd36950b">00474</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_RSTC_URSTIEN    ((unsigned int) 0x1 &lt;&lt;  4) // (RSTC) User Reset Interrupt Enable</span>
<a name="l00475"></a><a class="code" href="AT91SAM7S64_8h.html#88087fec0c0bd6fb62dc4ca27005648a">00475</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_RSTC_ERSTL      ((unsigned int) 0xF &lt;&lt;  8) // (RSTC) User Reset Enable</span>
<a name="l00476"></a><a class="code" href="AT91SAM7S64_8h.html#05c7925d4222e93229ff3cb2633aa20d">00476</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_RSTC_BODIEN     ((unsigned int) 0x1 &lt;&lt; 16) // (RSTC) Brownout Detection Interrupt Enable</span>
<a name="l00477"></a>00477 <span class="preprocessor"></span>
<a name="l00478"></a>00478 <span class="comment">// *****************************************************************************</span>
<a name="l00479"></a>00479 <span class="comment">//              SOFTWARE API DEFINITION  FOR Real Time Timer Controller Interface</span>
<a name="l00480"></a>00480 <span class="comment">// *****************************************************************************</span>
<a name="l00481"></a>00481 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__RTTC.html">_AT91S_RTTC</a> {
<a name="l00482"></a>00482         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__RTTC.html#f7214be994c52cf0ae55e15e2ab9c9e2">RTTC_RTMR</a>;     <span class="comment">// Real-time Mode Register</span>
<a name="l00483"></a>00483         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__RTTC.html#e75f833e12a6db82f882777c08a20870">RTTC_RTAR</a>;     <span class="comment">// Real-time Alarm Register</span>
<a name="l00484"></a>00484         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__RTTC.html#6939d12b84e3913d9d8bfeee281ea08f">RTTC_RTVR</a>;     <span class="comment">// Real-time Value Register</span>
<a name="l00485"></a>00485         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__RTTC.html#482110506eb725a2c144619e0bb0547d">RTTC_RTSR</a>;     <span class="comment">// Real-time Status Register</span>
<a name="l00486"></a>00486 } <a class="code" href="struct__AT91S__RTTC.html">AT91S_RTTC</a>, *<a class="code" href="struct__AT91S__RTTC.html">AT91PS_RTTC</a>;
<a name="l00487"></a>00487 
<a name="l00488"></a>00488 <span class="comment">// -------- RTTC_RTMR : (RTTC Offset: 0x0) Real-time Mode Register -------- </span>
<a name="l00489"></a><a class="code" href="AT91SAM7S64_8h.html#dffc1c654af2fc3ab5ffc0521787f216">00489</a> <span class="preprocessor">#define AT91C_RTTC_RTPRES     ((unsigned int) 0xFFFF &lt;&lt;  0) // (RTTC) Real-time Timer Prescaler Value</span>
<a name="l00490"></a><a class="code" href="AT91SAM7S64_8h.html#3a25ccc49d33d296f1369fbe0de131ab">00490</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_RTTC_ALMIEN     ((unsigned int) 0x1 &lt;&lt; 16) // (RTTC) Alarm Interrupt Enable</span>
<a name="l00491"></a><a class="code" href="AT91SAM7S64_8h.html#8b1fa743c6388662c279b13e931fbf1b">00491</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_RTTC_RTTINCIEN  ((unsigned int) 0x1 &lt;&lt; 17) // (RTTC) Real Time Timer Increment Interrupt Enable</span>
<a name="l00492"></a><a class="code" href="AT91SAM7S64_8h.html#b2a693e4069960bc7a8bef5e76040002">00492</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_RTTC_RTTRST     ((unsigned int) 0x1 &lt;&lt; 18) // (RTTC) Real Time Timer Restart</span>
<a name="l00493"></a>00493 <span class="preprocessor"></span><span class="comment">// -------- RTTC_RTAR : (RTTC Offset: 0x4) Real-time Alarm Register -------- </span>
<a name="l00494"></a><a class="code" href="AT91SAM7S64_8h.html#cebecb0a20c4f0b4ae212213cad51fc4">00494</a> <span class="preprocessor">#define AT91C_RTTC_ALMV       ((unsigned int) 0x0 &lt;&lt;  0) // (RTTC) Alarm Value</span>
<a name="l00495"></a>00495 <span class="preprocessor"></span><span class="comment">// -------- RTTC_RTVR : (RTTC Offset: 0x8) Current Real-time Value Register -------- </span>
<a name="l00496"></a><a class="code" href="AT91SAM7S64_8h.html#9d31b14a0e5428ef9db156cefed59d7a">00496</a> <span class="preprocessor">#define AT91C_RTTC_CRTV       ((unsigned int) 0x0 &lt;&lt;  0) // (RTTC) Current Real-time Value</span>
<a name="l00497"></a>00497 <span class="preprocessor"></span><span class="comment">// -------- RTTC_RTSR : (RTTC Offset: 0xc) Real-time Status Register -------- </span>
<a name="l00498"></a><a class="code" href="AT91SAM7S64_8h.html#22bf9ab29ce142fff96b15fc77d2091e">00498</a> <span class="preprocessor">#define AT91C_RTTC_ALMS       ((unsigned int) 0x1 &lt;&lt;  0) // (RTTC) Real-time Alarm Status</span>
<a name="l00499"></a><a class="code" href="AT91SAM7S64_8h.html#0cae5928afb38404973b0489ed5d0b51">00499</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_RTTC_RTTINC     ((unsigned int) 0x1 &lt;&lt;  1) // (RTTC) Real-time Timer Increment</span>
<a name="l00500"></a>00500 <span class="preprocessor"></span>
<a name="l00501"></a>00501 <span class="comment">// *****************************************************************************</span>
<a name="l00502"></a>00502 <span class="comment">//              SOFTWARE API DEFINITION  FOR Periodic Interval Timer Controller Interface</span>
<a name="l00503"></a>00503 <span class="comment">// *****************************************************************************</span>
<a name="l00504"></a>00504 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__PITC.html">_AT91S_PITC</a> {
<a name="l00505"></a>00505         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PITC.html#c8ca0d9ea40b6b1ae1da6b768f57f20e">PITC_PIMR</a>;     <span class="comment">// Period Interval Mode Register</span>
<a name="l00506"></a>00506         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PITC.html#9818f43a89fa0c9107c9d1f7f7a1dda5">PITC_PISR</a>;     <span class="comment">// Period Interval Status Register</span>
<a name="l00507"></a>00507         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PITC.html#d411b434088b85244317aed969575a84">PITC_PIVR</a>;     <span class="comment">// Period Interval Value Register</span>
<a name="l00508"></a>00508         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PITC.html#c663de20d192b5d2c7032bf2e1b663cb">PITC_PIIR</a>;     <span class="comment">// Period Interval Image Register</span>
<a name="l00509"></a>00509 } <a class="code" href="struct__AT91S__PITC.html">AT91S_PITC</a>, *<a class="code" href="struct__AT91S__PITC.html">AT91PS_PITC</a>;
<a name="l00510"></a>00510 
<a name="l00511"></a>00511 <span class="comment">// -------- PITC_PIMR : (PITC Offset: 0x0) Periodic Interval Mode Register -------- </span>
<a name="l00512"></a><a class="code" href="AT91SAM7S64_8h.html#530cdd281b4fb0828fa30fa8bc6d9502">00512</a> <span class="preprocessor">#define AT91C_PITC_PIV        ((unsigned int) 0xFFFFF &lt;&lt;  0) // (PITC) Periodic Interval Value</span>
<a name="l00513"></a><a class="code" href="AT91SAM7S64_8h.html#74f259e80bef7866567e4118c992146a">00513</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PITC_PITEN      ((unsigned int) 0x1 &lt;&lt; 24) // (PITC) Periodic Interval Timer Enabled</span>
<a name="l00514"></a><a class="code" href="AT91SAM7S64_8h.html#c2d23cd44f3075eeaf71d4b80de494f8">00514</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PITC_PITIEN     ((unsigned int) 0x1 &lt;&lt; 25) // (PITC) Periodic Interval Timer Interrupt Enable</span>
<a name="l00515"></a>00515 <span class="preprocessor"></span><span class="comment">// -------- PITC_PISR : (PITC Offset: 0x4) Periodic Interval Status Register -------- </span>
<a name="l00516"></a><a class="code" href="AT91SAM7S64_8h.html#d9aa2174cedda4fea90f814f346caeb5">00516</a> <span class="preprocessor">#define AT91C_PITC_PITS       ((unsigned int) 0x1 &lt;&lt;  0) // (PITC) Periodic Interval Timer Status</span>
<a name="l00517"></a>00517 <span class="preprocessor"></span><span class="comment">// -------- PITC_PIVR : (PITC Offset: 0x8) Periodic Interval Value Register -------- </span>
<a name="l00518"></a><a class="code" href="AT91SAM7S64_8h.html#be19805a51d45572affc66cfde229eea">00518</a> <span class="preprocessor">#define AT91C_PITC_CPIV       ((unsigned int) 0xFFFFF &lt;&lt;  0) // (PITC) Current Periodic Interval Value</span>
<a name="l00519"></a><a class="code" href="AT91SAM7S64_8h.html#ae5dbbf1a38069fd56dc429ea51ee675">00519</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PITC_PICNT      ((unsigned int) 0xFFF &lt;&lt; 20) // (PITC) Periodic Interval Counter</span>
<a name="l00520"></a>00520 <span class="preprocessor"></span><span class="comment">// -------- PITC_PIIR : (PITC Offset: 0xc) Periodic Interval Image Register -------- </span>
<a name="l00521"></a>00521 
<a name="l00522"></a>00522 <span class="comment">// *****************************************************************************</span>
<a name="l00523"></a>00523 <span class="comment">//              SOFTWARE API DEFINITION  FOR Watchdog Timer Controller Interface</span>
<a name="l00524"></a>00524 <span class="comment">// *****************************************************************************</span>
<a name="l00525"></a>00525 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__WDTC.html">_AT91S_WDTC</a> {
<a name="l00526"></a>00526         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__WDTC.html#83fe4eae922b8dd5b96b3e2609d0027b">WDTC_WDCR</a>;     <span class="comment">// Watchdog Control Register</span>
<a name="l00527"></a>00527         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__WDTC.html#fb49315d8e3b7aa048339a1f9d78145e">WDTC_WDMR</a>;     <span class="comment">// Watchdog Mode Register</span>
<a name="l00528"></a>00528         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__WDTC.html#2ecb6e3d2e39dbb08f6e797d337522c4">WDTC_WDSR</a>;     <span class="comment">// Watchdog Status Register</span>
<a name="l00529"></a>00529 } <a class="code" href="struct__AT91S__WDTC.html">AT91S_WDTC</a>, *<a class="code" href="struct__AT91S__WDTC.html">AT91PS_WDTC</a>;
<a name="l00530"></a>00530 
<a name="l00531"></a>00531 <span class="comment">// -------- WDTC_WDCR : (WDTC Offset: 0x0) Periodic Interval Image Register -------- </span>
<a name="l00532"></a><a class="code" href="AT91SAM7S64_8h.html#e2ad52fd4b99b30d372c5a23b209d144">00532</a> <span class="preprocessor">#define AT91C_WDTC_WDRSTT     ((unsigned int) 0x1 &lt;&lt;  0) // (WDTC) Watchdog Restart</span>
<a name="l00533"></a><a class="code" href="AT91SAM7S64_8h.html#2f80286cf30378eb04e5a94832efd4fd">00533</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_WDTC_KEY        ((unsigned int) 0xFF &lt;&lt; 24) // (WDTC) Watchdog KEY Password</span>
<a name="l00534"></a>00534 <span class="preprocessor"></span><span class="comment">// -------- WDTC_WDMR : (WDTC Offset: 0x4) Watchdog Mode Register -------- </span>
<a name="l00535"></a><a class="code" href="AT91SAM7S64_8h.html#d0a6fee5bfa9a6e6ff69675aa78aaa94">00535</a> <span class="preprocessor">#define AT91C_WDTC_WDV        ((unsigned int) 0xFFF &lt;&lt;  0) // (WDTC) Watchdog Timer Restart</span>
<a name="l00536"></a><a class="code" href="AT91SAM7S64_8h.html#8bc0f0e0ba94fc295288ea67e033351d">00536</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_WDTC_WDFIEN     ((unsigned int) 0x1 &lt;&lt; 12) // (WDTC) Watchdog Fault Interrupt Enable</span>
<a name="l00537"></a><a class="code" href="AT91SAM7S64_8h.html#ab69aebae30f8b00613ce38d21842af6">00537</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_WDTC_WDRSTEN    ((unsigned int) 0x1 &lt;&lt; 13) // (WDTC) Watchdog Reset Enable</span>
<a name="l00538"></a><a class="code" href="AT91SAM7S64_8h.html#01bd2716917bb781553cacc20dadd736">00538</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_WDTC_WDRPROC    ((unsigned int) 0x1 &lt;&lt; 14) // (WDTC) Watchdog Timer Restart</span>
<a name="l00539"></a><a class="code" href="AT91SAM7S64_8h.html#14f2f2814929d111a4e7e8e1225d8a68">00539</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_WDTC_WDDIS      ((unsigned int) 0x1 &lt;&lt; 15) // (WDTC) Watchdog Disable</span>
<a name="l00540"></a><a class="code" href="AT91SAM7S64_8h.html#90b3b54b990353f42ea64454eeadc565">00540</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_WDTC_WDD        ((unsigned int) 0xFFF &lt;&lt; 16) // (WDTC) Watchdog Delta Value</span>
<a name="l00541"></a><a class="code" href="AT91SAM7S64_8h.html#1a49ae25dd4fc009d4992c8b41f35d5a">00541</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_WDTC_WDDBGHLT   ((unsigned int) 0x1 &lt;&lt; 28) // (WDTC) Watchdog Debug Halt</span>
<a name="l00542"></a><a class="code" href="AT91SAM7S64_8h.html#b9740dbe480fa2c505dea37ee6ad2161">00542</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_WDTC_WDIDLEHLT  ((unsigned int) 0x1 &lt;&lt; 29) // (WDTC) Watchdog Idle Halt</span>
<a name="l00543"></a>00543 <span class="preprocessor"></span><span class="comment">// -------- WDTC_WDSR : (WDTC Offset: 0x8) Watchdog Status Register -------- </span>
<a name="l00544"></a><a class="code" href="AT91SAM7S64_8h.html#a2d6bd01172c27288eb7d5dcdd18893c">00544</a> <span class="preprocessor">#define AT91C_WDTC_WDUNF      ((unsigned int) 0x1 &lt;&lt;  0) // (WDTC) Watchdog Underflow</span>
<a name="l00545"></a><a class="code" href="AT91SAM7S64_8h.html#07900f53d22ce8dc1576708761ca2f3b">00545</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_WDTC_WDERR      ((unsigned int) 0x1 &lt;&lt;  1) // (WDTC) Watchdog Error</span>
<a name="l00546"></a>00546 <span class="preprocessor"></span>
<a name="l00547"></a>00547 <span class="comment">// *****************************************************************************</span>
<a name="l00548"></a>00548 <span class="comment">//              SOFTWARE API DEFINITION  FOR Voltage Regulator Mode Controller Interface</span>
<a name="l00549"></a>00549 <span class="comment">// *****************************************************************************</span>
<a name="l00550"></a>00550 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__VREG.html">_AT91S_VREG</a> {
<a name="l00551"></a>00551         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__VREG.html#4038fa85997d02d123dc853675692c58">VREG_MR</a>;       <span class="comment">// Voltage Regulator Mode Register</span>
<a name="l00552"></a>00552 } <a class="code" href="struct__AT91S__VREG.html">AT91S_VREG</a>, *<a class="code" href="struct__AT91S__VREG.html">AT91PS_VREG</a>;
<a name="l00553"></a>00553 
<a name="l00554"></a>00554 <span class="comment">// -------- VREG_MR : (VREG Offset: 0x0) Voltage Regulator Mode Register -------- </span>
<a name="l00555"></a><a class="code" href="AT91SAM7S64_8h.html#f7e17711279e7d6ba81e03b87b6dffce">00555</a> <span class="preprocessor">#define AT91C_VREG_PSTDBY     ((unsigned int) 0x1 &lt;&lt;  0) // (VREG) Voltage Regulator Power Standby Mode</span>
<a name="l00556"></a>00556 <span class="preprocessor"></span>
<a name="l00557"></a>00557 <span class="comment">// *****************************************************************************</span>
<a name="l00558"></a>00558 <span class="comment">//              SOFTWARE API DEFINITION  FOR Memory Controller Interface</span>
<a name="l00559"></a>00559 <span class="comment">// *****************************************************************************</span>
<a name="l00560"></a>00560 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__MC.html">_AT91S_MC</a> {
<a name="l00561"></a>00561         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__MC.html#57612900eca5edeaf8ac6abf329b377b">MC_RCR</a>;        <span class="comment">// MC Remap Control Register</span>
<a name="l00562"></a>00562         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__MC.html#b47579897e838e5bbfb891e81da1652c">MC_ASR</a>;        <span class="comment">// MC Abort Status Register</span>
<a name="l00563"></a>00563         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__MC.html#f933b6454cfd253ef5432fdd3101d70f">MC_AASR</a>;       <span class="comment">// MC Abort Address Status Register</span>
<a name="l00564"></a>00564         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__MC.html#582ab62c12a101ecabef840aea6af54b">Reserved0</a>[21];         <span class="comment">// </span>
<a name="l00565"></a>00565         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__MC.html#9552be45c7dbc7f54aa406c6b77ee7e5">MC_FMR</a>;        <span class="comment">// MC Flash Mode Register</span>
<a name="l00566"></a>00566         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__MC.html#e7a860b146a2962b83c31ed2750da583">MC_FCR</a>;        <span class="comment">// MC Flash Command Register</span>
<a name="l00567"></a>00567         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__MC.html#b2884bb7b1cbca9125cde189992a6ea7">MC_FSR</a>;        <span class="comment">// MC Flash Status Register</span>
<a name="l00568"></a>00568 } <a class="code" href="struct__AT91S__MC.html">AT91S_MC</a>, *<a class="code" href="struct__AT91S__MC.html">AT91PS_MC</a>;
<a name="l00569"></a>00569 
<a name="l00570"></a>00570 <span class="comment">// -------- MC_RCR : (MC Offset: 0x0) MC Remap Control Register -------- </span>
<a name="l00571"></a><a class="code" href="AT91SAM7S64_8h.html#b6b8204ee6ccdefb2d36105a2073d01f">00571</a> <span class="preprocessor">#define AT91C_MC_RCB          ((unsigned int) 0x1 &lt;&lt;  0) // (MC) Remap Command Bit</span>
<a name="l00572"></a>00572 <span class="preprocessor"></span><span class="comment">// -------- MC_ASR : (MC Offset: 0x4) MC Abort Status Register -------- </span>
<a name="l00573"></a><a class="code" href="AT91SAM7S64_8h.html#83add5d1d2f89823dea4c9e7de0044f3">00573</a> <span class="preprocessor">#define AT91C_MC_UNDADD       ((unsigned int) 0x1 &lt;&lt;  0) // (MC) Undefined Addess Abort Status</span>
<a name="l00574"></a><a class="code" href="AT91SAM7S64_8h.html#1b3fbdb62ca970ae579a3672e8cf9c1d">00574</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_MISADD       ((unsigned int) 0x1 &lt;&lt;  1) // (MC) Misaligned Addess Abort Status</span>
<a name="l00575"></a><a class="code" href="AT91SAM7S64_8h.html#8bfb506f1d00374bd55155c4f64bd5ac">00575</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_ABTSZ        ((unsigned int) 0x3 &lt;&lt;  8) // (MC) Abort Size Status</span>
<a name="l00576"></a><a class="code" href="AT91SAM7S64_8h.html#44e3602d58de4b878889737e353b61be">00576</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_MC_ABTSZ_BYTE                 ((unsigned int) 0x0 &lt;&lt;  8) // (MC) Byte</span>
<a name="l00577"></a><a class="code" href="AT91SAM7S64_8h.html#0a13bdc3d578896c79a5bb02840317f9">00577</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_MC_ABTSZ_HWORD                ((unsigned int) 0x1 &lt;&lt;  8) // (MC) Half-word</span>
<a name="l00578"></a><a class="code" href="AT91SAM7S64_8h.html#380b81e6fac8a2d5f449e5e1e84c38c2">00578</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_MC_ABTSZ_WORD                 ((unsigned int) 0x2 &lt;&lt;  8) // (MC) Word</span>
<a name="l00579"></a><a class="code" href="AT91SAM7S64_8h.html#722eba792397e6b4914393b1568bed7b">00579</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_ABTTYP       ((unsigned int) 0x3 &lt;&lt; 10) // (MC) Abort Type Status</span>
<a name="l00580"></a><a class="code" href="AT91SAM7S64_8h.html#fbdc9661f6c7a1cc816b4c192b00258f">00580</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_MC_ABTTYP_DATAR                ((unsigned int) 0x0 &lt;&lt; 10) // (MC) Data Read</span>
<a name="l00581"></a><a class="code" href="AT91SAM7S64_8h.html#25c9e10a822050804bfb5447bba9ea98">00581</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_MC_ABTTYP_DATAW                ((unsigned int) 0x1 &lt;&lt; 10) // (MC) Data Write</span>
<a name="l00582"></a><a class="code" href="AT91SAM7S64_8h.html#16ce99f0f201bd373ed95b26988c5ffc">00582</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_MC_ABTTYP_FETCH                ((unsigned int) 0x2 &lt;&lt; 10) // (MC) Code Fetch</span>
<a name="l00583"></a><a class="code" href="AT91SAM7S64_8h.html#d9f0ffb340fe4ccca8438bd941f800a0">00583</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_MST0         ((unsigned int) 0x1 &lt;&lt; 16) // (MC) Master 0 Abort Source</span>
<a name="l00584"></a><a class="code" href="AT91SAM7S64_8h.html#6ac63d9679da659f2cfed44d469c7ea7">00584</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_MST1         ((unsigned int) 0x1 &lt;&lt; 17) // (MC) Master 1 Abort Source</span>
<a name="l00585"></a><a class="code" href="AT91SAM7S64_8h.html#410c1fc6c826559a0cc5a00cb6ac4b4a">00585</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_SVMST0       ((unsigned int) 0x1 &lt;&lt; 24) // (MC) Saved Master 0 Abort Source</span>
<a name="l00586"></a><a class="code" href="AT91SAM7S64_8h.html#db9e13156e6ec0b2118e258087f267be">00586</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_SVMST1       ((unsigned int) 0x1 &lt;&lt; 25) // (MC) Saved Master 1 Abort Source</span>
<a name="l00587"></a>00587 <span class="preprocessor"></span><span class="comment">// -------- MC_FMR : (MC Offset: 0x60) MC Flash Mode Register -------- </span>
<a name="l00588"></a><a class="code" href="AT91SAM7S64_8h.html#28791a45fc8d97eaf19f89d59af16bdd">00588</a> <span class="preprocessor">#define AT91C_MC_FRDY         ((unsigned int) 0x1 &lt;&lt;  0) // (MC) Flash Ready</span>
<a name="l00589"></a><a class="code" href="AT91SAM7S64_8h.html#5c23992ce74663c5c677c9ffa4f9ca8a">00589</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_LOCKE        ((unsigned int) 0x1 &lt;&lt;  2) // (MC) Lock Error</span>
<a name="l00590"></a><a class="code" href="AT91SAM7S64_8h.html#51003d4a42a14b09c31e40b112a3444e">00590</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_PROGE        ((unsigned int) 0x1 &lt;&lt;  3) // (MC) Programming Error</span>
<a name="l00591"></a><a class="code" href="AT91SAM7S64_8h.html#cfb9c2131577637928888eba5e37feb9">00591</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_NEBP         ((unsigned int) 0x1 &lt;&lt;  7) // (MC) No Erase Before Programming</span>
<a name="l00592"></a><a class="code" href="AT91SAM7S64_8h.html#bde1149723253a6b754a0e046a0743f2">00592</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_FWS          ((unsigned int) 0x3 &lt;&lt;  8) // (MC) Flash Wait State</span>
<a name="l00593"></a><a class="code" href="AT91SAM7S64_8h.html#24a24f5e0887516b01745b784bb79acc">00593</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_MC_FWS_0FWS                 ((unsigned int) 0x0 &lt;&lt;  8) // (MC) 1 cycle for Read, 2 for Write operations</span>
<a name="l00594"></a><a class="code" href="AT91SAM7S64_8h.html#2c9b74e35c152de5a755a13a05e51349">00594</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_MC_FWS_1FWS                 ((unsigned int) 0x1 &lt;&lt;  8) // (MC) 2 cycles for Read, 3 for Write operations</span>
<a name="l00595"></a><a class="code" href="AT91SAM7S64_8h.html#686bdaa960fa1c91cb3451b639aac253">00595</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_MC_FWS_2FWS                 ((unsigned int) 0x2 &lt;&lt;  8) // (MC) 3 cycles for Read, 4 for Write operations</span>
<a name="l00596"></a><a class="code" href="AT91SAM7S64_8h.html#62e144d03d7512ddc936e3075294bfc0">00596</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_MC_FWS_3FWS                 ((unsigned int) 0x3 &lt;&lt;  8) // (MC) 4 cycles for Read, 4 for Write operations</span>
<a name="l00597"></a><a class="code" href="AT91SAM7S64_8h.html#4cd92d2de8be30cf8e64c12516d96d00">00597</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_FMCN         ((unsigned int) 0xFF &lt;&lt; 16) // (MC) Flash Microsecond Cycle Number</span>
<a name="l00598"></a>00598 <span class="preprocessor"></span><span class="comment">// -------- MC_FCR : (MC Offset: 0x64) MC Flash Command Register -------- </span>
<a name="l00599"></a><a class="code" href="AT91SAM7S64_8h.html#fa08db9089e589641ed9288d46c9614a">00599</a> <span class="preprocessor">#define AT91C_MC_FCMD         ((unsigned int) 0xF &lt;&lt;  0) // (MC) Flash Command</span>
<a name="l00600"></a><a class="code" href="AT91SAM7S64_8h.html#fa4afd5ef56ff009bde9e6e44ab5aae7">00600</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_MC_FCMD_START_PROG           ((unsigned int) 0x1) // (MC) Starts the programming of th epage specified by PAGEN.</span>
<a name="l00601"></a><a class="code" href="AT91SAM7S64_8h.html#ab77d58f4a72dbf03af6402d0b62147e">00601</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_MC_FCMD_LOCK                 ((unsigned int) 0x2) // (MC) Starts a lock sequence of the sector defined by the bits 4 to 7 of the field PAGEN.</span>
<a name="l00602"></a><a class="code" href="AT91SAM7S64_8h.html#60f398760749191c1d45abb7aa62862f">00602</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_MC_FCMD_PROG_AND_LOCK        ((unsigned int) 0x3) // (MC) The lock sequence automatically happens after the programming sequence is completed.</span>
<a name="l00603"></a><a class="code" href="AT91SAM7S64_8h.html#ab3859711589ff3e72f9f9f9404b32c6">00603</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_MC_FCMD_UNLOCK               ((unsigned int) 0x4) // (MC) Starts an unlock sequence of the sector defined by the bits 4 to 7 of the field PAGEN.</span>
<a name="l00604"></a><a class="code" href="AT91SAM7S64_8h.html#3ef6511577c1f4d0027df47cb46b87ea">00604</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_MC_FCMD_ERASE_ALL            ((unsigned int) 0x8) // (MC) Starts the erase of the entire flash.If at least a page is locked, the command is cancelled.</span>
<a name="l00605"></a><a class="code" href="AT91SAM7S64_8h.html#ddf2b98be37e34298229d5bd71708381">00605</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_MC_FCMD_SET_GP_NVM           ((unsigned int) 0xB) // (MC) Set General Purpose NVM bits.</span>
<a name="l00606"></a><a class="code" href="AT91SAM7S64_8h.html#597031dde990b28e55feb8784e9c2869">00606</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_MC_FCMD_CLR_GP_NVM           ((unsigned int) 0xD) // (MC) Clear General Purpose NVM bits.</span>
<a name="l00607"></a><a class="code" href="AT91SAM7S64_8h.html#0aa353f7ff15e472ebaa3495db64d9d1">00607</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_MC_FCMD_SET_SECURITY         ((unsigned int) 0xF) // (MC) Set Security Bit.</span>
<a name="l00608"></a><a class="code" href="AT91SAM7S64_8h.html#e5daf68a2f229a51d570dc384b20e984">00608</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_PAGEN        ((unsigned int) 0x3FF &lt;&lt;  8) // (MC) Page Number</span>
<a name="l00609"></a><a class="code" href="AT91SAM7S64_8h.html#1cbd8e060f370881e5513905b9a4400d">00609</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_KEY          ((unsigned int) 0xFF &lt;&lt; 24) // (MC) Writing Protect Key</span>
<a name="l00610"></a>00610 <span class="preprocessor"></span><span class="comment">// -------- MC_FSR : (MC Offset: 0x68) MC Flash Command Register -------- </span>
<a name="l00611"></a><a class="code" href="AT91SAM7S64_8h.html#6889b77fb99e4a2b1a07cb9b6a5ad857">00611</a> <span class="preprocessor">#define AT91C_MC_SECURITY     ((unsigned int) 0x1 &lt;&lt;  4) // (MC) Security Bit Status</span>
<a name="l00612"></a><a class="code" href="AT91SAM7S64_8h.html#77973b31e0de8f783117d9e81624bd1d">00612</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_GPNVM0       ((unsigned int) 0x1 &lt;&lt;  8) // (MC) Sector 0 Lock Status</span>
<a name="l00613"></a><a class="code" href="AT91SAM7S64_8h.html#3d219d794fc09544a80daa38bb4ec6fb">00613</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_GPNVM1       ((unsigned int) 0x1 &lt;&lt;  9) // (MC) Sector 1 Lock Status</span>
<a name="l00614"></a><a class="code" href="AT91SAM7S64_8h.html#364c37442845f55309a2bd2a570fa65b">00614</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_GPNVM2       ((unsigned int) 0x1 &lt;&lt; 10) // (MC) Sector 2 Lock Status</span>
<a name="l00615"></a><a class="code" href="AT91SAM7S64_8h.html#3dbf487d59f269f85f06e9517e892820">00615</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_GPNVM3       ((unsigned int) 0x1 &lt;&lt; 11) // (MC) Sector 3 Lock Status</span>
<a name="l00616"></a><a class="code" href="AT91SAM7S64_8h.html#fcc44ce3e43904353c35801da8f07b4c">00616</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_GPNVM4       ((unsigned int) 0x1 &lt;&lt; 12) // (MC) Sector 4 Lock Status</span>
<a name="l00617"></a><a class="code" href="AT91SAM7S64_8h.html#870f46762932a34cec683ea772e16939">00617</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_GPNVM5       ((unsigned int) 0x1 &lt;&lt; 13) // (MC) Sector 5 Lock Status</span>
<a name="l00618"></a><a class="code" href="AT91SAM7S64_8h.html#7d51945411fc4f34fb0b0a5070554b7e">00618</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_GPNVM6       ((unsigned int) 0x1 &lt;&lt; 14) // (MC) Sector 6 Lock Status</span>
<a name="l00619"></a><a class="code" href="AT91SAM7S64_8h.html#f15097f4e117f1ef3673f1ad9120dcf2">00619</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_GPNVM7       ((unsigned int) 0x1 &lt;&lt; 15) // (MC) Sector 7 Lock Status</span>
<a name="l00620"></a><a class="code" href="AT91SAM7S64_8h.html#8837a767ba9bebb4e1867394e6ef4d94">00620</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_LOCKS0       ((unsigned int) 0x1 &lt;&lt; 16) // (MC) Sector 0 Lock Status</span>
<a name="l00621"></a><a class="code" href="AT91SAM7S64_8h.html#6be750933740d336b55dd8d8e467a003">00621</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_LOCKS1       ((unsigned int) 0x1 &lt;&lt; 17) // (MC) Sector 1 Lock Status</span>
<a name="l00622"></a><a class="code" href="AT91SAM7S64_8h.html#4d73d4c348b2cf0545d991b3f858b6a0">00622</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_LOCKS2       ((unsigned int) 0x1 &lt;&lt; 18) // (MC) Sector 2 Lock Status</span>
<a name="l00623"></a><a class="code" href="AT91SAM7S64_8h.html#1616435849d9c56515fe93afa5921e99">00623</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_LOCKS3       ((unsigned int) 0x1 &lt;&lt; 19) // (MC) Sector 3 Lock Status</span>
<a name="l00624"></a><a class="code" href="AT91SAM7S64_8h.html#90d0ce32f6fd4a0741c1895901e5f6fd">00624</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_LOCKS4       ((unsigned int) 0x1 &lt;&lt; 20) // (MC) Sector 4 Lock Status</span>
<a name="l00625"></a><a class="code" href="AT91SAM7S64_8h.html#30747aaee928ce37676044fc054ef2d2">00625</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_LOCKS5       ((unsigned int) 0x1 &lt;&lt; 21) // (MC) Sector 5 Lock Status</span>
<a name="l00626"></a><a class="code" href="AT91SAM7S64_8h.html#f08178928b1c222b5c8f77118545a981">00626</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_LOCKS6       ((unsigned int) 0x1 &lt;&lt; 22) // (MC) Sector 6 Lock Status</span>
<a name="l00627"></a><a class="code" href="AT91SAM7S64_8h.html#e99cc78f64afd20d980185980bafc47d">00627</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_LOCKS7       ((unsigned int) 0x1 &lt;&lt; 23) // (MC) Sector 7 Lock Status</span>
<a name="l00628"></a><a class="code" href="AT91SAM7S64_8h.html#01bba183b0d0e85f2e5111464fed5d9a">00628</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_LOCKS8       ((unsigned int) 0x1 &lt;&lt; 24) // (MC) Sector 8 Lock Status</span>
<a name="l00629"></a><a class="code" href="AT91SAM7S64_8h.html#138a49a023ee1e8d4d5769d09813bb62">00629</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_LOCKS9       ((unsigned int) 0x1 &lt;&lt; 25) // (MC) Sector 9 Lock Status</span>
<a name="l00630"></a><a class="code" href="AT91SAM7S64_8h.html#2e0f2c8ac71257fa1559f93658ea037d">00630</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_LOCKS10      ((unsigned int) 0x1 &lt;&lt; 26) // (MC) Sector 10 Lock Status</span>
<a name="l00631"></a><a class="code" href="AT91SAM7S64_8h.html#8e6480d4c2ceb227a2478985322b115c">00631</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_LOCKS11      ((unsigned int) 0x1 &lt;&lt; 27) // (MC) Sector 11 Lock Status</span>
<a name="l00632"></a><a class="code" href="AT91SAM7S64_8h.html#51aa6cf64868087e2d522c49e3e4e26a">00632</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_LOCKS12      ((unsigned int) 0x1 &lt;&lt; 28) // (MC) Sector 12 Lock Status</span>
<a name="l00633"></a><a class="code" href="AT91SAM7S64_8h.html#031625681fe68f737d2c94af5a7764d5">00633</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_LOCKS13      ((unsigned int) 0x1 &lt;&lt; 29) // (MC) Sector 13 Lock Status</span>
<a name="l00634"></a><a class="code" href="AT91SAM7S64_8h.html#436c78823744781881884f699db34304">00634</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_LOCKS14      ((unsigned int) 0x1 &lt;&lt; 30) // (MC) Sector 14 Lock Status</span>
<a name="l00635"></a><a class="code" href="AT91SAM7S64_8h.html#b49990c4303faa7aa6c0165a602b3931">00635</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_LOCKS15      ((unsigned int) 0x1 &lt;&lt; 31) // (MC) Sector 15 Lock Status</span>
<a name="l00636"></a>00636 <span class="preprocessor"></span>
<a name="l00637"></a>00637 <span class="comment">// *****************************************************************************</span>
<a name="l00638"></a>00638 <span class="comment">//              SOFTWARE API DEFINITION  FOR Serial Parallel Interface</span>
<a name="l00639"></a>00639 <span class="comment">// *****************************************************************************</span>
<a name="l00640"></a>00640 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__SPI.html">_AT91S_SPI</a> {
<a name="l00641"></a>00641         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SPI.html#5d6553c05d0a9468b53a3521e9dc2d03">SPI_CR</a>;        <span class="comment">// Control Register</span>
<a name="l00642"></a>00642         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SPI.html#53c8dfe2e423e8032df8655ea1c55ae3">SPI_MR</a>;        <span class="comment">// Mode Register</span>
<a name="l00643"></a>00643         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SPI.html#2e4e0521afa48de31a6c6ab7b395a1b4">SPI_RDR</a>;       <span class="comment">// Receive Data Register</span>
<a name="l00644"></a>00644         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SPI.html#11135c353bb5ac7311dbd52934205d6c">SPI_TDR</a>;       <span class="comment">// Transmit Data Register</span>
<a name="l00645"></a>00645         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SPI.html#88f90286651b43730ca1e186224dd921">SPI_SR</a>;        <span class="comment">// Status Register</span>
<a name="l00646"></a>00646         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SPI.html#789ac88d795620768b33e76cea5d7c15">SPI_IER</a>;       <span class="comment">// Interrupt Enable Register</span>
<a name="l00647"></a>00647         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SPI.html#8b1413ef206fd57fcd3dbedaeebbb0a5">SPI_IDR</a>;       <span class="comment">// Interrupt Disable Register</span>
<a name="l00648"></a>00648         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SPI.html#a276a1765641b516aafb1cd399aaca7f">SPI_IMR</a>;       <span class="comment">// Interrupt Mask Register</span>
<a name="l00649"></a>00649         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SPI.html#1bb30be3714bf821c53f14301f302027">Reserved0</a>[4];  <span class="comment">// </span>
<a name="l00650"></a>00650         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SPI.html#bbf4500576969ea8013cca841d0b1979">SPI_CSR</a>[4];    <span class="comment">// Chip Select Register</span>
<a name="l00651"></a>00651         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SPI.html#324199fd9f95b29e321b856b9ac9c277">Reserved1</a>[48];         <span class="comment">// </span>
<a name="l00652"></a>00652         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SPI.html#4a254f51f4a9ba0d9950b98e21477a96">SPI_RPR</a>;       <span class="comment">// Receive Pointer Register</span>
<a name="l00653"></a>00653         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SPI.html#6227f4ced23603141013b0a810c097fc">SPI_RCR</a>;       <span class="comment">// Receive Counter Register</span>
<a name="l00654"></a>00654         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SPI.html#742551597beffa41c6c784fded134ca6">SPI_TPR</a>;       <span class="comment">// Transmit Pointer Register</span>
<a name="l00655"></a>00655         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SPI.html#a8d667698c1d6f505056fe740af05e81">SPI_TCR</a>;       <span class="comment">// Transmit Counter Register</span>
<a name="l00656"></a>00656         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SPI.html#feca3684d605f359cd9e9ea9b1e546a5">SPI_RNPR</a>;      <span class="comment">// Receive Next Pointer Register</span>
<a name="l00657"></a>00657         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SPI.html#64a6454a4fb96b9495b0d8ecbc9b944b">SPI_RNCR</a>;      <span class="comment">// Receive Next Counter Register</span>
<a name="l00658"></a>00658         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SPI.html#c31966a9399c2d126b9b0caa2708eeb5">SPI_TNPR</a>;      <span class="comment">// Transmit Next Pointer Register</span>
<a name="l00659"></a>00659         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SPI.html#24be51d019e6c3acfaddc5c6d9b168fb">SPI_TNCR</a>;      <span class="comment">// Transmit Next Counter Register</span>
<a name="l00660"></a>00660         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SPI.html#3a8924d153f0984fde5c27c4203bab08">SPI_PTCR</a>;      <span class="comment">// PDC Transfer Control Register</span>
<a name="l00661"></a>00661         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SPI.html#185ef5c1beda2534149dbfd1861597e0">SPI_PTSR</a>;      <span class="comment">// PDC Transfer Status Register</span>
<a name="l00662"></a>00662 } <a class="code" href="struct__AT91S__SPI.html">AT91S_SPI</a>, *<a class="code" href="struct__AT91S__SPI.html">AT91PS_SPI</a>;
<a name="l00663"></a>00663 
<a name="l00664"></a>00664 <span class="comment">// -------- SPI_CR : (SPI Offset: 0x0) SPI Control Register -------- </span>
<a name="l00665"></a><a class="code" href="AT91SAM7S64_8h.html#f8b6cf825aa844af2db7ad732771d676">00665</a> <span class="preprocessor">#define AT91C_SPI_SPIEN       ((unsigned int) 0x1 &lt;&lt;  0) // (SPI) SPI Enable</span>
<a name="l00666"></a><a class="code" href="AT91SAM7S64_8h.html#cc6bb7762dad073f7f4b19abf04a389a">00666</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_SPIDIS      ((unsigned int) 0x1 &lt;&lt;  1) // (SPI) SPI Disable</span>
<a name="l00667"></a><a class="code" href="AT91SAM7S64_8h.html#62264b14022d2ed854bd8a9961f121fc">00667</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_SWRST       ((unsigned int) 0x1 &lt;&lt;  7) // (SPI) SPI Software reset</span>
<a name="l00668"></a><a class="code" href="AT91SAM7S64_8h.html#bc117c104afa7592c1d0d8aa8bf9ab67">00668</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_LASTXFER    ((unsigned int) 0x1 &lt;&lt; 24) // (SPI) SPI Last Transfer</span>
<a name="l00669"></a>00669 <span class="preprocessor"></span><span class="comment">// -------- SPI_MR : (SPI Offset: 0x4) SPI Mode Register -------- </span>
<a name="l00670"></a><a class="code" href="AT91SAM7S64_8h.html#479f6b3128f737b47531279618b667f7">00670</a> <span class="preprocessor">#define AT91C_SPI_MSTR        ((unsigned int) 0x1 &lt;&lt;  0) // (SPI) Master/Slave Mode</span>
<a name="l00671"></a><a class="code" href="AT91SAM7S64_8h.html#b4e1cc60b7b4be8d4359e7b44de4ebf5">00671</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_PS          ((unsigned int) 0x1 &lt;&lt;  1) // (SPI) Peripheral Select</span>
<a name="l00672"></a><a class="code" href="AT91SAM7S64_8h.html#c64fe273c5fe9d9c70e77c2061b310ef">00672</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SPI_PS_FIXED                ((unsigned int) 0x0 &lt;&lt;  1) // (SPI) Fixed Peripheral Select</span>
<a name="l00673"></a><a class="code" href="AT91SAM7S64_8h.html#e633f0edacf72f6ed9a09979289183fc">00673</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SPI_PS_VARIABLE             ((unsigned int) 0x1 &lt;&lt;  1) // (SPI) Variable Peripheral Select</span>
<a name="l00674"></a><a class="code" href="AT91SAM7S64_8h.html#421746a552f05b77817e1ebcc8ded96c">00674</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_PCSDEC      ((unsigned int) 0x1 &lt;&lt;  2) // (SPI) Chip Select Decode</span>
<a name="l00675"></a><a class="code" href="AT91SAM7S64_8h.html#4d2163d1d5663fe26f5ad8a11546cc70">00675</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_FDIV        ((unsigned int) 0x1 &lt;&lt;  3) // (SPI) Clock Selection</span>
<a name="l00676"></a><a class="code" href="AT91SAM7S64_8h.html#42cacded2971792f4ba8c9909b658351">00676</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_MODFDIS     ((unsigned int) 0x1 &lt;&lt;  4) // (SPI) Mode Fault Detection</span>
<a name="l00677"></a><a class="code" href="AT91SAM7S64_8h.html#a6ae52cc314108f3c0967bf06f8cbb12">00677</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_LLB         ((unsigned int) 0x1 &lt;&lt;  7) // (SPI) Clock Selection</span>
<a name="l00678"></a><a class="code" href="AT91SAM7S64_8h.html#c7f7e2b57e7496b554cb96ec8f3160ef">00678</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_PCS         ((unsigned int) 0xF &lt;&lt; 16) // (SPI) Peripheral Chip Select</span>
<a name="l00679"></a><a class="code" href="AT91SAM7S64_8h.html#2377012e46cf5b1981b40333c43004fa">00679</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_DLYBCS      ((unsigned int) 0xFF &lt;&lt; 24) // (SPI) Delay Between Chip Selects</span>
<a name="l00680"></a>00680 <span class="preprocessor"></span><span class="comment">// -------- SPI_RDR : (SPI Offset: 0x8) Receive Data Register -------- </span>
<a name="l00681"></a><a class="code" href="AT91SAM7S64_8h.html#a02a30ad0984b3ef5e385afabea5a21e">00681</a> <span class="preprocessor">#define AT91C_SPI_RD          ((unsigned int) 0xFFFF &lt;&lt;  0) // (SPI) Receive Data</span>
<a name="l00682"></a><a class="code" href="AT91SAM7S64_8h.html#b2be5161c5a993475193d9b570e90077">00682</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_RPCS        ((unsigned int) 0xF &lt;&lt; 16) // (SPI) Peripheral Chip Select Status</span>
<a name="l00683"></a>00683 <span class="preprocessor"></span><span class="comment">// -------- SPI_TDR : (SPI Offset: 0xc) Transmit Data Register -------- </span>
<a name="l00684"></a><a class="code" href="AT91SAM7S64_8h.html#83a595a0fed81189c4c6da9108a5c1d9">00684</a> <span class="preprocessor">#define AT91C_SPI_TD          ((unsigned int) 0xFFFF &lt;&lt;  0) // (SPI) Transmit Data</span>
<a name="l00685"></a><a class="code" href="AT91SAM7S64_8h.html#8f92018227b7c2e18c163e0c650d566e">00685</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_TPCS        ((unsigned int) 0xF &lt;&lt; 16) // (SPI) Peripheral Chip Select Status</span>
<a name="l00686"></a>00686 <span class="preprocessor"></span><span class="comment">// -------- SPI_SR : (SPI Offset: 0x10) Status Register -------- </span>
<a name="l00687"></a><a class="code" href="AT91SAM7S64_8h.html#22e75b78402111d55c7eb78cf540c096">00687</a> <span class="preprocessor">#define AT91C_SPI_RDRF        ((unsigned int) 0x1 &lt;&lt;  0) // (SPI) Receive Data Register Full</span>
<a name="l00688"></a><a class="code" href="AT91SAM7S64_8h.html#56ad596122900367194c9701a4100cc6">00688</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_TDRE        ((unsigned int) 0x1 &lt;&lt;  1) // (SPI) Transmit Data Register Empty</span>
<a name="l00689"></a><a class="code" href="AT91SAM7S64_8h.html#c0e07aa9c32da2093dca301108785c77">00689</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_MODF        ((unsigned int) 0x1 &lt;&lt;  2) // (SPI) Mode Fault Error</span>
<a name="l00690"></a><a class="code" href="AT91SAM7S64_8h.html#0a3aaa73a28d5393e49113df273cc1aa">00690</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_OVRES       ((unsigned int) 0x1 &lt;&lt;  3) // (SPI) Overrun Error Status</span>
<a name="l00691"></a><a class="code" href="AT91SAM7S64_8h.html#b58d70225915de985a5253431b6cfbfd">00691</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_ENDRX       ((unsigned int) 0x1 &lt;&lt;  4) // (SPI) End of Receiver Transfer</span>
<a name="l00692"></a><a class="code" href="AT91SAM7S64_8h.html#89af683d676b67f1ad69fb6412954e4b">00692</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_ENDTX       ((unsigned int) 0x1 &lt;&lt;  5) // (SPI) End of Receiver Transfer</span>
<a name="l00693"></a><a class="code" href="AT91SAM7S64_8h.html#142e654f86c8bfdf000b7023643f8e88">00693</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_RXBUFF      ((unsigned int) 0x1 &lt;&lt;  6) // (SPI) RXBUFF Interrupt</span>
<a name="l00694"></a><a class="code" href="AT91SAM7S64_8h.html#8550c94e16bc7c37b93dd89bbcfcc608">00694</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_TXBUFE      ((unsigned int) 0x1 &lt;&lt;  7) // (SPI) TXBUFE Interrupt</span>
<a name="l00695"></a><a class="code" href="AT91SAM7S64_8h.html#ce9aa7a013275f15f98be885f53d38ea">00695</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_NSSR        ((unsigned int) 0x1 &lt;&lt;  8) // (SPI) NSSR Interrupt</span>
<a name="l00696"></a><a class="code" href="AT91SAM7S64_8h.html#d71ab9171309a50418dce0384ae107e3">00696</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_TXEMPTY     ((unsigned int) 0x1 &lt;&lt;  9) // (SPI) TXEMPTY Interrupt</span>
<a name="l00697"></a><a class="code" href="AT91SAM7S64_8h.html#eb37401a277a158bc56530c48cfc939a">00697</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_SPIENS      ((unsigned int) 0x1 &lt;&lt; 16) // (SPI) Enable Status</span>
<a name="l00698"></a>00698 <span class="preprocessor"></span><span class="comment">// -------- SPI_IER : (SPI Offset: 0x14) Interrupt Enable Register -------- </span>
<a name="l00699"></a>00699 <span class="comment">// -------- SPI_IDR : (SPI Offset: 0x18) Interrupt Disable Register -------- </span>
<a name="l00700"></a>00700 <span class="comment">// -------- SPI_IMR : (SPI Offset: 0x1c) Interrupt Mask Register -------- </span>
<a name="l00701"></a>00701 <span class="comment">// -------- SPI_CSR : (SPI Offset: 0x30) Chip Select Register -------- </span>
<a name="l00702"></a><a class="code" href="AT91SAM7S64_8h.html#786c67ebde1fb4e6cfa1222735fb4037">00702</a> <span class="preprocessor">#define AT91C_SPI_CPOL        ((unsigned int) 0x1 &lt;&lt;  0) // (SPI) Clock Polarity</span>
<a name="l00703"></a><a class="code" href="AT91SAM7S64_8h.html#328473b3283187759952d9d202244b7c">00703</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_NCPHA       ((unsigned int) 0x1 &lt;&lt;  1) // (SPI) Clock Phase</span>
<a name="l00704"></a><a class="code" href="AT91SAM7S64_8h.html#9bfb568f1ed298474b3bf4d69ac2edcd">00704</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_CSAAT       ((unsigned int) 0x1 &lt;&lt;  3) // (SPI) Chip Select Active After Transfer</span>
<a name="l00705"></a><a class="code" href="AT91SAM7S64_8h.html#3a905093a22aecf9818ecefe9a67f51a">00705</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_BITS        ((unsigned int) 0xF &lt;&lt;  4) // (SPI) Bits Per Transfer</span>
<a name="l00706"></a><a class="code" href="AT91SAM7S64_8h.html#65cc4fbef8c78d2e57bb097e0dd96ddb">00706</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SPI_BITS_8                    ((unsigned int) 0x0 &lt;&lt;  4) // (SPI) 8 Bits Per transfer</span>
<a name="l00707"></a><a class="code" href="AT91SAM7S64_8h.html#c28697cac7288825cf48fcd73eedddf0">00707</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SPI_BITS_9                    ((unsigned int) 0x1 &lt;&lt;  4) // (SPI) 9 Bits Per transfer</span>
<a name="l00708"></a><a class="code" href="AT91SAM7S64_8h.html#402baea61bde4ca4b266f37c09793e6a">00708</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SPI_BITS_10                   ((unsigned int) 0x2 &lt;&lt;  4) // (SPI) 10 Bits Per transfer</span>
<a name="l00709"></a><a class="code" href="AT91SAM7S64_8h.html#e80f2a00ab34077c868b21a587f0c68e">00709</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SPI_BITS_11                   ((unsigned int) 0x3 &lt;&lt;  4) // (SPI) 11 Bits Per transfer</span>
<a name="l00710"></a><a class="code" href="AT91SAM7S64_8h.html#846425a366188702bcf98d17ade90c4b">00710</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SPI_BITS_12                   ((unsigned int) 0x4 &lt;&lt;  4) // (SPI) 12 Bits Per transfer</span>
<a name="l00711"></a><a class="code" href="AT91SAM7S64_8h.html#1b82d14749d1d1f796054638d0d98480">00711</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SPI_BITS_13                   ((unsigned int) 0x5 &lt;&lt;  4) // (SPI) 13 Bits Per transfer</span>
<a name="l00712"></a><a class="code" href="AT91SAM7S64_8h.html#281cda5d012229e61615478d10b1d9bf">00712</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SPI_BITS_14                   ((unsigned int) 0x6 &lt;&lt;  4) // (SPI) 14 Bits Per transfer</span>
<a name="l00713"></a><a class="code" href="AT91SAM7S64_8h.html#31a060e85ea4ae41f4adc76d57c8fa71">00713</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SPI_BITS_15                   ((unsigned int) 0x7 &lt;&lt;  4) // (SPI) 15 Bits Per transfer</span>
<a name="l00714"></a><a class="code" href="AT91SAM7S64_8h.html#e82c536038593b7a5952476e94067017">00714</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SPI_BITS_16                   ((unsigned int) 0x8 &lt;&lt;  4) // (SPI) 16 Bits Per transfer</span>
<a name="l00715"></a><a class="code" href="AT91SAM7S64_8h.html#55d464c3b90c13b2d133360ddcd06f51">00715</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_SCBR        ((unsigned int) 0xFF &lt;&lt;  8) // (SPI) Serial Clock Baud Rate</span>
<a name="l00716"></a><a class="code" href="AT91SAM7S64_8h.html#f82cf4250c4ed29267b5c39dbad2f3b5">00716</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_DLYBS       ((unsigned int) 0xFF &lt;&lt; 16) // (SPI) Serial Clock Baud Rate</span>
<a name="l00717"></a><a class="code" href="AT91SAM7S64_8h.html#62eb4fc41727d04cfa69f31536e060e8">00717</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_DLYBCT      ((unsigned int) 0xFF &lt;&lt; 24) // (SPI) Delay Between Consecutive Transfers</span>
<a name="l00718"></a>00718 <span class="preprocessor"></span>
<a name="l00719"></a>00719 <span class="comment">// *****************************************************************************</span>
<a name="l00720"></a>00720 <span class="comment">//              SOFTWARE API DEFINITION  FOR Analog to Digital Convertor</span>
<a name="l00721"></a>00721 <span class="comment">// *****************************************************************************</span>
<a name="l00722"></a>00722 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__ADC.html">_AT91S_ADC</a> {
<a name="l00723"></a>00723         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__ADC.html#95a238b8829c398afbd6a1c51331a091">ADC_CR</a>;        <span class="comment">// ADC Control Register</span>
<a name="l00724"></a>00724         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__ADC.html#8803317070c9bb96c65a5cc06e3580c8">ADC_MR</a>;        <span class="comment">// ADC Mode Register</span>
<a name="l00725"></a>00725         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__ADC.html#03592001549aa6f76212d9fe5492f025">Reserved0</a>[2];  <span class="comment">// </span>
<a name="l00726"></a>00726         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__ADC.html#cb154ebb26915055b93b17753a749ef5">ADC_CHER</a>;      <span class="comment">// ADC Channel Enable Register</span>
<a name="l00727"></a>00727         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__ADC.html#e5d473e8c1718c585434a25dd7205467">ADC_CHDR</a>;      <span class="comment">// ADC Channel Disable Register</span>
<a name="l00728"></a>00728         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__ADC.html#b518314d82502388d3b769b90cc82c4c">ADC_CHSR</a>;      <span class="comment">// ADC Channel Status Register</span>
<a name="l00729"></a>00729         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__ADC.html#077be6e0bd684a4641e5957f9d830c6c">ADC_SR</a>;        <span class="comment">// ADC Status Register</span>
<a name="l00730"></a>00730         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__ADC.html#4ec4d1ca9ff924989681cdec750b4faa">ADC_LCDR</a>;      <span class="comment">// ADC Last Converted Data Register</span>
<a name="l00731"></a>00731         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__ADC.html#a4c5df84e8740458cb75b9e3a9a1b940">ADC_IER</a>;       <span class="comment">// ADC Interrupt Enable Register</span>
<a name="l00732"></a>00732         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__ADC.html#ded288e78b8df1bdaede6ee57ade500f">ADC_IDR</a>;       <span class="comment">// ADC Interrupt Disable Register</span>
<a name="l00733"></a>00733         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__ADC.html#078502d40816a815a5ab187fde36e01c">ADC_IMR</a>;       <span class="comment">// ADC Interrupt Mask Register</span>
<a name="l00734"></a>00734         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__ADC.html#56c3fc5401c20caa33b8867bb76a76fb">ADC_CDR0</a>;      <span class="comment">// ADC Channel Data Register 0</span>
<a name="l00735"></a>00735         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__ADC.html#68bf1240bbc08d5c8e5b354ac9f3ce92">ADC_CDR1</a>;      <span class="comment">// ADC Channel Data Register 1</span>
<a name="l00736"></a>00736         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__ADC.html#8e7a307ada80aa6887291e6258f3839e">ADC_CDR2</a>;      <span class="comment">// ADC Channel Data Register 2</span>
<a name="l00737"></a>00737         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__ADC.html#9d16864b10a8c71969210422267ad3c2">ADC_CDR3</a>;      <span class="comment">// ADC Channel Data Register 3</span>
<a name="l00738"></a>00738         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__ADC.html#cfb652ac5cbe0f70318c8385c356bd07">ADC_CDR4</a>;      <span class="comment">// ADC Channel Data Register 4</span>
<a name="l00739"></a>00739         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__ADC.html#8b70f2c612795d4cf0abbe9763a42e37">ADC_CDR5</a>;      <span class="comment">// ADC Channel Data Register 5</span>
<a name="l00740"></a>00740         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__ADC.html#81cf6b337251116be599db48b81a1a4c">ADC_CDR6</a>;      <span class="comment">// ADC Channel Data Register 6</span>
<a name="l00741"></a>00741         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__ADC.html#0ae8440dd5fa9dc164a08c6f6a87dfe1">ADC_CDR7</a>;      <span class="comment">// ADC Channel Data Register 7</span>
<a name="l00742"></a>00742         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__ADC.html#e30ceefa451decc6c570188f0645f2e2">Reserved1</a>[44];         <span class="comment">// </span>
<a name="l00743"></a>00743         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__ADC.html#98ed6f2924809ca6f340468ef36dda5d">ADC_RPR</a>;       <span class="comment">// Receive Pointer Register</span>
<a name="l00744"></a>00744         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__ADC.html#c90607b693a9ce03af30fdbc2972a88c">ADC_RCR</a>;       <span class="comment">// Receive Counter Register</span>
<a name="l00745"></a>00745         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__ADC.html#7e81136413c472bc2088bf420a93b78a">ADC_TPR</a>;       <span class="comment">// Transmit Pointer Register</span>
<a name="l00746"></a>00746         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__ADC.html#4f8589fa410270966d794445e8f9cadc">ADC_TCR</a>;       <span class="comment">// Transmit Counter Register</span>
<a name="l00747"></a>00747         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__ADC.html#c9d67009c3cbb850141d171621d3b600">ADC_RNPR</a>;      <span class="comment">// Receive Next Pointer Register</span>
<a name="l00748"></a>00748         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__ADC.html#884f8f1e85e9a4b2999bcb83eb7fbace">ADC_RNCR</a>;      <span class="comment">// Receive Next Counter Register</span>
<a name="l00749"></a>00749         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__ADC.html#cf23d1b957d39bbaf573a1b8872ab3c4">ADC_TNPR</a>;      <span class="comment">// Transmit Next Pointer Register</span>
<a name="l00750"></a>00750         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__ADC.html#6e526083c78d36b5a992e12994a7e1d7">ADC_TNCR</a>;      <span class="comment">// Transmit Next Counter Register</span>
<a name="l00751"></a>00751         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__ADC.html#c1d716874308d0bf09bbcfc8874236f2">ADC_PTCR</a>;      <span class="comment">// PDC Transfer Control Register</span>
<a name="l00752"></a>00752         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__ADC.html#6918d3f219e1b6b583706c8f3a4924dd">ADC_PTSR</a>;      <span class="comment">// PDC Transfer Status Register</span>
<a name="l00753"></a>00753 } <a class="code" href="struct__AT91S__ADC.html">AT91S_ADC</a>, *<a class="code" href="struct__AT91S__ADC.html">AT91PS_ADC</a>;
<a name="l00754"></a>00754 
<a name="l00755"></a>00755 <span class="comment">// -------- ADC_CR : (ADC Offset: 0x0) ADC Control Register -------- </span>
<a name="l00756"></a><a class="code" href="AT91SAM7S64_8h.html#972700edcba18d5ec76efb303adbad79">00756</a> <span class="preprocessor">#define AT91C_ADC_SWRST       ((unsigned int) 0x1 &lt;&lt;  0) // (ADC) Software Reset</span>
<a name="l00757"></a><a class="code" href="AT91SAM7S64_8h.html#d799c86acf8342e36503ba1c25b073c7">00757</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_START       ((unsigned int) 0x1 &lt;&lt;  1) // (ADC) Start Conversion</span>
<a name="l00758"></a>00758 <span class="preprocessor"></span><span class="comment">// -------- ADC_MR : (ADC Offset: 0x4) ADC Mode Register -------- </span>
<a name="l00759"></a><a class="code" href="AT91SAM7S64_8h.html#fbadae557258fc5fdebd433c7c82e317">00759</a> <span class="preprocessor">#define AT91C_ADC_TRGEN       ((unsigned int) 0x1 &lt;&lt;  0) // (ADC) Trigger Enable</span>
<a name="l00760"></a><a class="code" href="AT91SAM7S64_8h.html#d0fa67049a0c2e2c6d94fada1229174d">00760</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_ADC_TRGEN_DIS                  ((unsigned int) 0x0) // (ADC) Hradware triggers are disabled. Starting a conversion is only possible by software</span>
<a name="l00761"></a><a class="code" href="AT91SAM7S64_8h.html#68f7589a7d954c70630e02c0f3cd8aa8">00761</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_ADC_TRGEN_EN                   ((unsigned int) 0x1) // (ADC) Hardware trigger selected by TRGSEL field is enabled.</span>
<a name="l00762"></a><a class="code" href="AT91SAM7S64_8h.html#4972cf053a99608bcb9f985e45094b2d">00762</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_TRGSEL      ((unsigned int) 0x7 &lt;&lt;  1) // (ADC) Trigger Selection</span>
<a name="l00763"></a><a class="code" href="AT91SAM7S64_8h.html#ac4efeaf92a198ed16e966f3de3540eb">00763</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_ADC_TRGSEL_TIOA0                ((unsigned int) 0x0 &lt;&lt;  1) // (ADC) Selected TRGSEL = TIAO0</span>
<a name="l00764"></a><a class="code" href="AT91SAM7S64_8h.html#e8f35e26ac80db8962debf00d4870a84">00764</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_ADC_TRGSEL_TIOA1                ((unsigned int) 0x1 &lt;&lt;  1) // (ADC) Selected TRGSEL = TIAO1</span>
<a name="l00765"></a><a class="code" href="AT91SAM7S64_8h.html#793108c98d4b5928a3a8dcaa4ba9e551">00765</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_ADC_TRGSEL_TIOA2                ((unsigned int) 0x2 &lt;&lt;  1) // (ADC) Selected TRGSEL = TIAO2</span>
<a name="l00766"></a><a class="code" href="AT91SAM7S64_8h.html#9fdf32a82aa6510e7e618bcf708f62bd">00766</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_ADC_TRGSEL_TIOA3                ((unsigned int) 0x3 &lt;&lt;  1) // (ADC) Selected TRGSEL = TIAO3</span>
<a name="l00767"></a><a class="code" href="AT91SAM7S64_8h.html#c78de193960c2adf54b775005c366b29">00767</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_ADC_TRGSEL_TIOA4                ((unsigned int) 0x4 &lt;&lt;  1) // (ADC) Selected TRGSEL = TIAO4</span>
<a name="l00768"></a><a class="code" href="AT91SAM7S64_8h.html#c93c487076e168b665e0ad89487e49ed">00768</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_ADC_TRGSEL_TIOA5                ((unsigned int) 0x5 &lt;&lt;  1) // (ADC) Selected TRGSEL = TIAO5</span>
<a name="l00769"></a><a class="code" href="AT91SAM7S64_8h.html#d1db4a714e44fdc0a4be538acdba7d02">00769</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_ADC_TRGSEL_EXT                  ((unsigned int) 0x6 &lt;&lt;  1) // (ADC) Selected TRGSEL = External Trigger</span>
<a name="l00770"></a><a class="code" href="AT91SAM7S64_8h.html#88d155341c5779a0f08c51132d3375f7">00770</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_LOWRES      ((unsigned int) 0x1 &lt;&lt;  4) // (ADC) Resolution.</span>
<a name="l00771"></a><a class="code" href="AT91SAM7S64_8h.html#ec8651275d453528e1272c588802ec58">00771</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_ADC_LOWRES_10_BIT               ((unsigned int) 0x0 &lt;&lt;  4) // (ADC) 10-bit resolution</span>
<a name="l00772"></a><a class="code" href="AT91SAM7S64_8h.html#2ef27533cf62837dbdb99ee4a8f566f0">00772</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_ADC_LOWRES_8_BIT                ((unsigned int) 0x1 &lt;&lt;  4) // (ADC) 8-bit resolution</span>
<a name="l00773"></a><a class="code" href="AT91SAM7S64_8h.html#da99816b2e9355e47ef51f9b5215c335">00773</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_SLEEP       ((unsigned int) 0x1 &lt;&lt;  5) // (ADC) Sleep Mode</span>
<a name="l00774"></a><a class="code" href="AT91SAM7S64_8h.html#2247eb3f048503b4180c764282469c7e">00774</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_ADC_SLEEP_NORMAL_MODE          ((unsigned int) 0x0 &lt;&lt;  5) // (ADC) Normal Mode</span>
<a name="l00775"></a><a class="code" href="AT91SAM7S64_8h.html#c5c39d9e0e9f404fcad3f6057a907da7">00775</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_ADC_SLEEP_MODE                 ((unsigned int) 0x1 &lt;&lt;  5) // (ADC) Sleep Mode</span>
<a name="l00776"></a><a class="code" href="AT91SAM7S64_8h.html#666903aab4d6d173d6a2be5cbee5a91a">00776</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_PRESCAL     ((unsigned int) 0x3F &lt;&lt;  8) // (ADC) Prescaler rate selection</span>
<a name="l00777"></a><a class="code" href="AT91SAM7S64_8h.html#d7ac5ddb52d3901392845a7785966639">00777</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_STARTUP     ((unsigned int) 0x1F &lt;&lt; 16) // (ADC) Startup Time</span>
<a name="l00778"></a><a class="code" href="AT91SAM7S64_8h.html#9aa84fa92b822b39846338d8cccf74f7">00778</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_SHTIM       ((unsigned int) 0xF &lt;&lt; 24) // (ADC) Sample &amp; Hold Time</span>
<a name="l00779"></a>00779 <span class="preprocessor"></span><span class="comment">// --------     ADC_CHER : (ADC Offset: 0x10) ADC Channel Enable Register -------- </span>
<a name="l00780"></a><a class="code" href="AT91SAM7S64_8h.html#a5f89d2bc957aae195bc3fd6afb85f3c">00780</a> <span class="preprocessor">#define AT91C_ADC_CH0         ((unsigned int) 0x1 &lt;&lt;  0) // (ADC) Channel 0</span>
<a name="l00781"></a><a class="code" href="AT91SAM7S64_8h.html#8cd6e3c8054b870d298bb5699c7316ff">00781</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_CH1         ((unsigned int) 0x1 &lt;&lt;  1) // (ADC) Channel 1</span>
<a name="l00782"></a><a class="code" href="AT91SAM7S64_8h.html#ad0995795a79ac1c1f1b74815f8e2293">00782</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_CH2         ((unsigned int) 0x1 &lt;&lt;  2) // (ADC) Channel 2</span>
<a name="l00783"></a><a class="code" href="AT91SAM7S64_8h.html#b6e8f5691d393361fbacaafd8c89582e">00783</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_CH3         ((unsigned int) 0x1 &lt;&lt;  3) // (ADC) Channel 3</span>
<a name="l00784"></a><a class="code" href="AT91SAM7S64_8h.html#97e16ace28251722c584b4280b622957">00784</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_CH4         ((unsigned int) 0x1 &lt;&lt;  4) // (ADC) Channel 4</span>
<a name="l00785"></a><a class="code" href="AT91SAM7S64_8h.html#50f38360d62a234b31d0366fbdc34c76">00785</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_CH5         ((unsigned int) 0x1 &lt;&lt;  5) // (ADC) Channel 5</span>
<a name="l00786"></a><a class="code" href="AT91SAM7S64_8h.html#1ce42d0cb7097148f687114a2ea0d397">00786</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_CH6         ((unsigned int) 0x1 &lt;&lt;  6) // (ADC) Channel 6</span>
<a name="l00787"></a><a class="code" href="AT91SAM7S64_8h.html#6670a36ae39ba5d8c75aebccc4e1f1a1">00787</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_CH7         ((unsigned int) 0x1 &lt;&lt;  7) // (ADC) Channel 7</span>
<a name="l00788"></a>00788 <span class="preprocessor"></span><span class="comment">// --------     ADC_CHDR : (ADC Offset: 0x14) ADC Channel Disable Register -------- </span>
<a name="l00789"></a>00789 <span class="comment">// --------     ADC_CHSR : (ADC Offset: 0x18) ADC Channel Status Register -------- </span>
<a name="l00790"></a>00790 <span class="comment">// -------- ADC_SR : (ADC Offset: 0x1c) ADC Status Register -------- </span>
<a name="l00791"></a><a class="code" href="AT91SAM7S64_8h.html#a316fae8475ce0c9a6682f044562f3d7">00791</a> <span class="preprocessor">#define AT91C_ADC_EOC0        ((unsigned int) 0x1 &lt;&lt;  0) // (ADC) End of Conversion</span>
<a name="l00792"></a><a class="code" href="AT91SAM7S64_8h.html#6f91b3e18fd38b35269e5484f39eaf8a">00792</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_EOC1        ((unsigned int) 0x1 &lt;&lt;  1) // (ADC) End of Conversion</span>
<a name="l00793"></a><a class="code" href="AT91SAM7S64_8h.html#b4b40c319eaa030e00013e12a3bfa75a">00793</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_EOC2        ((unsigned int) 0x1 &lt;&lt;  2) // (ADC) End of Conversion</span>
<a name="l00794"></a><a class="code" href="AT91SAM7S64_8h.html#c567e555318a720b4d557849d2f6d700">00794</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_EOC3        ((unsigned int) 0x1 &lt;&lt;  3) // (ADC) End of Conversion</span>
<a name="l00795"></a><a class="code" href="AT91SAM7S64_8h.html#e472c5bf54ae7f27af0d10cbf25c370e">00795</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_EOC4        ((unsigned int) 0x1 &lt;&lt;  4) // (ADC) End of Conversion</span>
<a name="l00796"></a><a class="code" href="AT91SAM7S64_8h.html#2c318ddda1859a0e2dd2cceddc3e5f59">00796</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_EOC5        ((unsigned int) 0x1 &lt;&lt;  5) // (ADC) End of Conversion</span>
<a name="l00797"></a><a class="code" href="AT91SAM7S64_8h.html#36015c395ec0657baa15f9207018c936">00797</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_EOC6        ((unsigned int) 0x1 &lt;&lt;  6) // (ADC) End of Conversion</span>
<a name="l00798"></a><a class="code" href="AT91SAM7S64_8h.html#93825ffcb517ba9bfd8ccad3d4c5bf16">00798</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_EOC7        ((unsigned int) 0x1 &lt;&lt;  7) // (ADC) End of Conversion</span>
<a name="l00799"></a><a class="code" href="AT91SAM7S64_8h.html#349c689ac20864d4080a649ad30a22be">00799</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_OVRE0       ((unsigned int) 0x1 &lt;&lt;  8) // (ADC) Overrun Error</span>
<a name="l00800"></a><a class="code" href="AT91SAM7S64_8h.html#2e45ab30402efac24e53687833b5b78d">00800</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_OVRE1       ((unsigned int) 0x1 &lt;&lt;  9) // (ADC) Overrun Error</span>
<a name="l00801"></a><a class="code" href="AT91SAM7S64_8h.html#37198e39621f67c6606d1d23864989ff">00801</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_OVRE2       ((unsigned int) 0x1 &lt;&lt; 10) // (ADC) Overrun Error</span>
<a name="l00802"></a><a class="code" href="AT91SAM7S64_8h.html#88a63d788292588a66defcc65baae042">00802</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_OVRE3       ((unsigned int) 0x1 &lt;&lt; 11) // (ADC) Overrun Error</span>
<a name="l00803"></a><a class="code" href="AT91SAM7S64_8h.html#12cba051215d62f2a0938ba87186f124">00803</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_OVRE4       ((unsigned int) 0x1 &lt;&lt; 12) // (ADC) Overrun Error</span>
<a name="l00804"></a><a class="code" href="AT91SAM7S64_8h.html#857886e4f5ef6de9eebab40a7f72ea86">00804</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_OVRE5       ((unsigned int) 0x1 &lt;&lt; 13) // (ADC) Overrun Error</span>
<a name="l00805"></a><a class="code" href="AT91SAM7S64_8h.html#fe011a0b0ae4ff2821778c4f97274164">00805</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_OVRE6       ((unsigned int) 0x1 &lt;&lt; 14) // (ADC) Overrun Error</span>
<a name="l00806"></a><a class="code" href="AT91SAM7S64_8h.html#0a8c7c755a2cbda84ee8afae99aaa1eb">00806</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_OVRE7       ((unsigned int) 0x1 &lt;&lt; 15) // (ADC) Overrun Error</span>
<a name="l00807"></a><a class="code" href="AT91SAM7S64_8h.html#7df72b64904d8a4b55898f8f57759127">00807</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_DRDY        ((unsigned int) 0x1 &lt;&lt; 16) // (ADC) Data Ready</span>
<a name="l00808"></a><a class="code" href="AT91SAM7S64_8h.html#164f51f4ee4f9c89d6d1a8f791f59427">00808</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_GOVRE       ((unsigned int) 0x1 &lt;&lt; 17) // (ADC) General Overrun</span>
<a name="l00809"></a><a class="code" href="AT91SAM7S64_8h.html#572c3ce5be84a4270a62de38b7ea1ce0">00809</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_ENDRX       ((unsigned int) 0x1 &lt;&lt; 18) // (ADC) End of Receiver Transfer</span>
<a name="l00810"></a><a class="code" href="AT91SAM7S64_8h.html#7793a830769075a3a15746803fb5027e">00810</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_RXBUFF      ((unsigned int) 0x1 &lt;&lt; 19) // (ADC) RXBUFF Interrupt</span>
<a name="l00811"></a>00811 <span class="preprocessor"></span><span class="comment">// -------- ADC_LCDR : (ADC Offset: 0x20) ADC Last Converted Data Register -------- </span>
<a name="l00812"></a><a class="code" href="AT91SAM7S64_8h.html#1e83e24d50f62c20b423dd07075ae595">00812</a> <span class="preprocessor">#define AT91C_ADC_LDATA       ((unsigned int) 0x3FF &lt;&lt;  0) // (ADC) Last Data Converted</span>
<a name="l00813"></a>00813 <span class="preprocessor"></span><span class="comment">// -------- ADC_IER : (ADC Offset: 0x24) ADC Interrupt Enable Register -------- </span>
<a name="l00814"></a>00814 <span class="comment">// -------- ADC_IDR : (ADC Offset: 0x28) ADC Interrupt Disable Register -------- </span>
<a name="l00815"></a>00815 <span class="comment">// -------- ADC_IMR : (ADC Offset: 0x2c) ADC Interrupt Mask Register -------- </span>
<a name="l00816"></a>00816 <span class="comment">// -------- ADC_CDR0 : (ADC Offset: 0x30) ADC Channel Data Register 0 -------- </span>
<a name="l00817"></a><a class="code" href="AT91SAM7S64_8h.html#0b5076a2aef46ea672a417316f410a96">00817</a> <span class="preprocessor">#define AT91C_ADC_DATA        ((unsigned int) 0x3FF &lt;&lt;  0) // (ADC) Converted Data</span>
<a name="l00818"></a>00818 <span class="preprocessor"></span><span class="comment">// -------- ADC_CDR1 : (ADC Offset: 0x34) ADC Channel Data Register 1 -------- </span>
<a name="l00819"></a>00819 <span class="comment">// -------- ADC_CDR2 : (ADC Offset: 0x38) ADC Channel Data Register 2 -------- </span>
<a name="l00820"></a>00820 <span class="comment">// -------- ADC_CDR3 : (ADC Offset: 0x3c) ADC Channel Data Register 3 -------- </span>
<a name="l00821"></a>00821 <span class="comment">// -------- ADC_CDR4 : (ADC Offset: 0x40) ADC Channel Data Register 4 -------- </span>
<a name="l00822"></a>00822 <span class="comment">// -------- ADC_CDR5 : (ADC Offset: 0x44) ADC Channel Data Register 5 -------- </span>
<a name="l00823"></a>00823 <span class="comment">// -------- ADC_CDR6 : (ADC Offset: 0x48) ADC Channel Data Register 6 -------- </span>
<a name="l00824"></a>00824 <span class="comment">// -------- ADC_CDR7 : (ADC Offset: 0x4c) ADC Channel Data Register 7 -------- </span>
<a name="l00825"></a>00825 
<a name="l00826"></a>00826 <span class="comment">// *****************************************************************************</span>
<a name="l00827"></a>00827 <span class="comment">//              SOFTWARE API DEFINITION  FOR Synchronous Serial Controller Interface</span>
<a name="l00828"></a>00828 <span class="comment">// *****************************************************************************</span>
<a name="l00829"></a>00829 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__SSC.html">_AT91S_SSC</a> {
<a name="l00830"></a>00830         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SSC.html#bfb70171b2d8f15f25b4b9887caea0a0">SSC_CR</a>;        <span class="comment">// Control Register</span>
<a name="l00831"></a>00831         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SSC.html#084f2cf43aa620b87b685b910eee8929">SSC_CMR</a>;       <span class="comment">// Clock Mode Register</span>
<a name="l00832"></a>00832         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SSC.html#693b96e74d50346a96aae2d31cbf1169">Reserved0</a>[2];  <span class="comment">// </span>
<a name="l00833"></a>00833         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SSC.html#0262163f3902b4e068d4137a90c1b878">SSC_RCMR</a>;      <span class="comment">// Receive Clock ModeRegister</span>
<a name="l00834"></a>00834         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SSC.html#3bc511afac6093bd26666794525358f5">SSC_RFMR</a>;      <span class="comment">// Receive Frame Mode Register</span>
<a name="l00835"></a>00835         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SSC.html#8608ee56b7f18cd5bb79a8d9602160e9">SSC_TCMR</a>;      <span class="comment">// Transmit Clock Mode Register</span>
<a name="l00836"></a>00836         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SSC.html#4852182cb23d8db3fbf8fa7d383e18b9">SSC_TFMR</a>;      <span class="comment">// Transmit Frame Mode Register</span>
<a name="l00837"></a>00837         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SSC.html#be176fa97e45c5f35c56e54e0da6940e">SSC_RHR</a>;       <span class="comment">// Receive Holding Register</span>
<a name="l00838"></a>00838         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SSC.html#bd2c7373808eb04fd2a42031cd2ba7b0">SSC_THR</a>;       <span class="comment">// Transmit Holding Register</span>
<a name="l00839"></a>00839         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SSC.html#092b8606a90cce33314e4d65d468e72c">Reserved1</a>[2];  <span class="comment">// </span>
<a name="l00840"></a>00840         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SSC.html#42d7a08c174cf147cc72f02967b9f36a">SSC_RSHR</a>;      <span class="comment">// Receive Sync Holding Register</span>
<a name="l00841"></a>00841         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SSC.html#844c3de9ee8f891c0ce899f946951983">SSC_TSHR</a>;      <span class="comment">// Transmit Sync Holding Register</span>
<a name="l00842"></a>00842         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SSC.html#24c5fdc79496c38c524aaf04e7f1f9a7">Reserved2</a>[2];  <span class="comment">// </span>
<a name="l00843"></a>00843         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SSC.html#dab843be18d0a626a6c55569320d599e">SSC_SR</a>;        <span class="comment">// Status Register</span>
<a name="l00844"></a>00844         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SSC.html#bee63348ab1a4e1eb883c5b3e0ff3faf">SSC_IER</a>;       <span class="comment">// Interrupt Enable Register</span>
<a name="l00845"></a>00845         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SSC.html#ce0b95ad9d5233e4b47fca37a8fe8129">SSC_IDR</a>;       <span class="comment">// Interrupt Disable Register</span>
<a name="l00846"></a>00846         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SSC.html#92c067973135b5e0cf87b9a0298aa646">SSC_IMR</a>;       <span class="comment">// Interrupt Mask Register</span>
<a name="l00847"></a>00847         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SSC.html#c6dd166602bbbde9b80d06065604af3a">Reserved3</a>[44];         <span class="comment">// </span>
<a name="l00848"></a>00848         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SSC.html#bcd06245f70e735d7f12b6961da0b2c9">SSC_RPR</a>;       <span class="comment">// Receive Pointer Register</span>
<a name="l00849"></a>00849         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SSC.html#b5623db2ac6e5edf1c82e331748598eb">SSC_RCR</a>;       <span class="comment">// Receive Counter Register</span>
<a name="l00850"></a>00850         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SSC.html#66224add5cbd13520d0b5d0a38fc5c04">SSC_TPR</a>;       <span class="comment">// Transmit Pointer Register</span>
<a name="l00851"></a>00851         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SSC.html#603c194be20d1f98b58c360e1862fac5">SSC_TCR</a>;       <span class="comment">// Transmit Counter Register</span>
<a name="l00852"></a>00852         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SSC.html#629aa8862a55688737cfafeba65ec9d6">SSC_RNPR</a>;      <span class="comment">// Receive Next Pointer Register</span>
<a name="l00853"></a>00853         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SSC.html#fcd769f5306ec28650c7e78c9283c31b">SSC_RNCR</a>;      <span class="comment">// Receive Next Counter Register</span>
<a name="l00854"></a>00854         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SSC.html#2db894b14cb959349cf55c85588c65d0">SSC_TNPR</a>;      <span class="comment">// Transmit Next Pointer Register</span>
<a name="l00855"></a>00855         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SSC.html#8e15b21510e220cee70bf2138c1e7698">SSC_TNCR</a>;      <span class="comment">// Transmit Next Counter Register</span>
<a name="l00856"></a>00856         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SSC.html#db1cb5a5c2111563773cb2d223338d3d">SSC_PTCR</a>;      <span class="comment">// PDC Transfer Control Register</span>
<a name="l00857"></a>00857         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__SSC.html#ca86ac6667736a8d56eccb63699eea6b">SSC_PTSR</a>;      <span class="comment">// PDC Transfer Status Register</span>
<a name="l00858"></a>00858 } <a class="code" href="struct__AT91S__SSC.html">AT91S_SSC</a>, *<a class="code" href="struct__AT91S__SSC.html">AT91PS_SSC</a>;
<a name="l00859"></a>00859 
<a name="l00860"></a>00860 <span class="comment">// -------- SSC_CR : (SSC Offset: 0x0) SSC Control Register -------- </span>
<a name="l00861"></a><a class="code" href="AT91SAM7S64_8h.html#a7df2761c0ae4a46514d91b2586d0c0b">00861</a> <span class="preprocessor">#define AT91C_SSC_RXEN        ((unsigned int) 0x1 &lt;&lt;  0) // (SSC) Receive Enable</span>
<a name="l00862"></a><a class="code" href="AT91SAM7S64_8h.html#a071e5024c302d4051cb47cacaa48b70">00862</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_RXDIS       ((unsigned int) 0x1 &lt;&lt;  1) // (SSC) Receive Disable</span>
<a name="l00863"></a><a class="code" href="AT91SAM7S64_8h.html#57ac83bbf3f2b07e8852e4af21a98590">00863</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_TXEN        ((unsigned int) 0x1 &lt;&lt;  8) // (SSC) Transmit Enable</span>
<a name="l00864"></a><a class="code" href="AT91SAM7S64_8h.html#98635a33b6c91953eb908c3bdb772ed3">00864</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_TXDIS       ((unsigned int) 0x1 &lt;&lt;  9) // (SSC) Transmit Disable</span>
<a name="l00865"></a><a class="code" href="AT91SAM7S64_8h.html#9633270e3ed0b135ee575e473af59923">00865</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_SWRST       ((unsigned int) 0x1 &lt;&lt; 15) // (SSC) Software Reset</span>
<a name="l00866"></a>00866 <span class="preprocessor"></span><span class="comment">// -------- SSC_RCMR : (SSC Offset: 0x10) SSC Receive Clock Mode Register -------- </span>
<a name="l00867"></a><a class="code" href="AT91SAM7S64_8h.html#9e6b3d5f9d5231a49474899822f082b5">00867</a> <span class="preprocessor">#define AT91C_SSC_CKS         ((unsigned int) 0x3 &lt;&lt;  0) // (SSC) Receive/Transmit Clock Selection</span>
<a name="l00868"></a><a class="code" href="AT91SAM7S64_8h.html#f3b0d5267e547d14533fe6ab39735b71">00868</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_CKS_DIV                  ((unsigned int) 0x0) // (SSC) Divided Clock</span>
<a name="l00869"></a><a class="code" href="AT91SAM7S64_8h.html#91f865117049de686415648540bfbd17">00869</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_CKS_TK                   ((unsigned int) 0x1) // (SSC) TK Clock signal</span>
<a name="l00870"></a><a class="code" href="AT91SAM7S64_8h.html#7abfd3e00e922c8d2c484aac620b5879">00870</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_CKS_RK                   ((unsigned int) 0x2) // (SSC) RK pin</span>
<a name="l00871"></a><a class="code" href="AT91SAM7S64_8h.html#24072139b3dd18a7a36aa249794aa226">00871</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_CKO         ((unsigned int) 0x7 &lt;&lt;  2) // (SSC) Receive/Transmit Clock Output Mode Selection</span>
<a name="l00872"></a><a class="code" href="AT91SAM7S64_8h.html#0dbdf3ae9c352c6d4531acf0aa3aa0d7">00872</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_CKO_NONE                 ((unsigned int) 0x0 &lt;&lt;  2) // (SSC) Receive/Transmit Clock Output Mode: None RK pin: Input-only</span>
<a name="l00873"></a><a class="code" href="AT91SAM7S64_8h.html#7aa0a9a799502b274da42f61ba8f8ff8">00873</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_CKO_CONTINOUS            ((unsigned int) 0x1 &lt;&lt;  2) // (SSC) Continuous Receive/Transmit Clock RK pin: Output</span>
<a name="l00874"></a><a class="code" href="AT91SAM7S64_8h.html#8ed1083dc80124599c9e85fe3fa600c2">00874</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_CKO_DATA_TX              ((unsigned int) 0x2 &lt;&lt;  2) // (SSC) Receive/Transmit Clock only during data transfers RK pin: Output</span>
<a name="l00875"></a><a class="code" href="AT91SAM7S64_8h.html#2ccc913719c9e584d1c8a67f988696fb">00875</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_CKI         ((unsigned int) 0x1 &lt;&lt;  5) // (SSC) Receive/Transmit Clock Inversion</span>
<a name="l00876"></a><a class="code" href="AT91SAM7S64_8h.html#4b085ac152c89d19d2119d4dbc4748d1">00876</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_START       ((unsigned int) 0xF &lt;&lt;  8) // (SSC) Receive/Transmit Start Selection</span>
<a name="l00877"></a><a class="code" href="AT91SAM7S64_8h.html#6d01e790e729a53955ce1fe9c5d77a6b">00877</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_START_CONTINOUS            ((unsigned int) 0x0 &lt;&lt;  8) // (SSC) Continuous, as soon as the receiver is enabled, and immediately after the end of transfer of the previous data.</span>
<a name="l00878"></a><a class="code" href="AT91SAM7S64_8h.html#90707e309129adcae1a4ef93e66b4667">00878</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_START_TX                   ((unsigned int) 0x1 &lt;&lt;  8) // (SSC) Transmit/Receive start</span>
<a name="l00879"></a><a class="code" href="AT91SAM7S64_8h.html#047db59e34c88b4624217e34e45f3786">00879</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_START_LOW_RF               ((unsigned int) 0x2 &lt;&lt;  8) // (SSC) Detection of a low level on RF input</span>
<a name="l00880"></a><a class="code" href="AT91SAM7S64_8h.html#f6987f76f45123f2eb48b4a22287407a">00880</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_START_HIGH_RF              ((unsigned int) 0x3 &lt;&lt;  8) // (SSC) Detection of a high level on RF input</span>
<a name="l00881"></a><a class="code" href="AT91SAM7S64_8h.html#fd4e58b365fb2e0c3a584f83c4a51706">00881</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_START_FALL_RF              ((unsigned int) 0x4 &lt;&lt;  8) // (SSC) Detection of a falling edge on RF input</span>
<a name="l00882"></a><a class="code" href="AT91SAM7S64_8h.html#eca4c3425f3a4b2da6dc816387833236">00882</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_START_RISE_RF              ((unsigned int) 0x5 &lt;&lt;  8) // (SSC) Detection of a rising edge on RF input</span>
<a name="l00883"></a><a class="code" href="AT91SAM7S64_8h.html#e7fd48e4a61e1b64933f02f2cb3dabff">00883</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_START_LEVEL_RF             ((unsigned int) 0x6 &lt;&lt;  8) // (SSC) Detection of any level change on RF input</span>
<a name="l00884"></a><a class="code" href="AT91SAM7S64_8h.html#556c5e6e3baaf31bb0a3d02a64caf930">00884</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_START_EDGE_RF              ((unsigned int) 0x7 &lt;&lt;  8) // (SSC) Detection of any edge on RF input</span>
<a name="l00885"></a><a class="code" href="AT91SAM7S64_8h.html#7fbcc0ca211fd65164db6e7f2b8e1db4">00885</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_START_0                    ((unsigned int) 0x8 &lt;&lt;  8) // (SSC) Compare 0</span>
<a name="l00886"></a><a class="code" href="AT91SAM7S64_8h.html#8a4c629d363ed4f14b05873023f65242">00886</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_STTDLY      ((unsigned int) 0xFF &lt;&lt; 16) // (SSC) Receive/Transmit Start Delay</span>
<a name="l00887"></a><a class="code" href="AT91SAM7S64_8h.html#5591a1d593f1a8cb1a37a02ed1f118dd">00887</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_PERIOD      ((unsigned int) 0xFF &lt;&lt; 24) // (SSC) Receive/Transmit Period Divider Selection</span>
<a name="l00888"></a>00888 <span class="preprocessor"></span><span class="comment">// -------- SSC_RFMR : (SSC Offset: 0x14) SSC Receive Frame Mode Register -------- </span>
<a name="l00889"></a><a class="code" href="AT91SAM7S64_8h.html#ebfe3d53df7cd7457d21b8e7f577031e">00889</a> <span class="preprocessor">#define AT91C_SSC_DATLEN      ((unsigned int) 0x1F &lt;&lt;  0) // (SSC) Data Length</span>
<a name="l00890"></a><a class="code" href="AT91SAM7S64_8h.html#041f3a41034bc6b75137170b81747d0c">00890</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_LOOP        ((unsigned int) 0x1 &lt;&lt;  5) // (SSC) Loop Mode</span>
<a name="l00891"></a><a class="code" href="AT91SAM7S64_8h.html#934f2e5cc17964df08cf48c89913bfbe">00891</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_MSBF        ((unsigned int) 0x1 &lt;&lt;  7) // (SSC) Most Significant Bit First</span>
<a name="l00892"></a><a class="code" href="AT91SAM7S64_8h.html#cc9a2e81348cda02f7ebd988a44a2453">00892</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_DATNB       ((unsigned int) 0xF &lt;&lt;  8) // (SSC) Data Number per Frame</span>
<a name="l00893"></a><a class="code" href="AT91SAM7S64_8h.html#6583880582b7d73e3f014e218b83e844">00893</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_FSLEN       ((unsigned int) 0xF &lt;&lt; 16) // (SSC) Receive/Transmit Frame Sync length</span>
<a name="l00894"></a><a class="code" href="AT91SAM7S64_8h.html#ebae2d8d8c6dfda036da6c983c553a24">00894</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_FSOS        ((unsigned int) 0x7 &lt;&lt; 20) // (SSC) Receive/Transmit Frame Sync Output Selection</span>
<a name="l00895"></a><a class="code" href="AT91SAM7S64_8h.html#5ed0c5f75224acc7fc446a37bab08047">00895</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_FSOS_NONE                 ((unsigned int) 0x0 &lt;&lt; 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: None RK pin Input-only</span>
<a name="l00896"></a><a class="code" href="AT91SAM7S64_8h.html#27e019b859556184fb783c6efd30b8b1">00896</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_FSOS_NEGATIVE             ((unsigned int) 0x1 &lt;&lt; 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Negative Pulse</span>
<a name="l00897"></a><a class="code" href="AT91SAM7S64_8h.html#57270f9a9cc51b04afb30086fa4a3bb7">00897</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_FSOS_POSITIVE             ((unsigned int) 0x2 &lt;&lt; 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Positive Pulse</span>
<a name="l00898"></a><a class="code" href="AT91SAM7S64_8h.html#e16b1194e6d76a21e5842a168ce60c67">00898</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_FSOS_LOW                  ((unsigned int) 0x3 &lt;&lt; 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Driver Low during data transfer</span>
<a name="l00899"></a><a class="code" href="AT91SAM7S64_8h.html#010d88ba3e69717538818da4e93da453">00899</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_FSOS_HIGH                 ((unsigned int) 0x4 &lt;&lt; 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Driver High during data transfer</span>
<a name="l00900"></a><a class="code" href="AT91SAM7S64_8h.html#22f83ee68e0dd03aa8175a4a2c6ee48c">00900</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_FSOS_TOGGLE               ((unsigned int) 0x5 &lt;&lt; 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Toggling at each start of data transfer</span>
<a name="l00901"></a><a class="code" href="AT91SAM7S64_8h.html#bb16b227b07b73970fc7643a8e2c2677">00901</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_FSEDGE      ((unsigned int) 0x1 &lt;&lt; 24) // (SSC) Frame Sync Edge Detection</span>
<a name="l00902"></a>00902 <span class="preprocessor"></span><span class="comment">// -------- SSC_TCMR : (SSC Offset: 0x18) SSC Transmit Clock Mode Register -------- </span>
<a name="l00903"></a>00903 <span class="comment">// -------- SSC_TFMR : (SSC Offset: 0x1c) SSC Transmit Frame Mode Register -------- </span>
<a name="l00904"></a><a class="code" href="AT91SAM7S64_8h.html#bffd823a26b0bdc8736d168b7b29b2ae">00904</a> <span class="preprocessor">#define AT91C_SSC_DATDEF      ((unsigned int) 0x1 &lt;&lt;  5) // (SSC) Data Default Value</span>
<a name="l00905"></a><a class="code" href="AT91SAM7S64_8h.html#928cb94b3d4345577eb71a0384f1e2b1">00905</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_FSDEN       ((unsigned int) 0x1 &lt;&lt; 23) // (SSC) Frame Sync Data Enable</span>
<a name="l00906"></a>00906 <span class="preprocessor"></span><span class="comment">// -------- SSC_SR : (SSC Offset: 0x40) SSC Status Register -------- </span>
<a name="l00907"></a><a class="code" href="AT91SAM7S64_8h.html#fa0220dcd9f6cb602a72e0c594589c6b">00907</a> <span class="preprocessor">#define AT91C_SSC_TXRDY       ((unsigned int) 0x1 &lt;&lt;  0) // (SSC) Transmit Ready</span>
<a name="l00908"></a><a class="code" href="AT91SAM7S64_8h.html#3e83e20c81520ec24b1f2d58a623410b">00908</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_TXEMPTY     ((unsigned int) 0x1 &lt;&lt;  1) // (SSC) Transmit Empty</span>
<a name="l00909"></a><a class="code" href="AT91SAM7S64_8h.html#94576c033a97680baef94a239ff51457">00909</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_ENDTX       ((unsigned int) 0x1 &lt;&lt;  2) // (SSC) End Of Transmission</span>
<a name="l00910"></a><a class="code" href="AT91SAM7S64_8h.html#79bb1798c375e73a0ee053722fa6b9b6">00910</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_TXBUFE      ((unsigned int) 0x1 &lt;&lt;  3) // (SSC) Transmit Buffer Empty</span>
<a name="l00911"></a><a class="code" href="AT91SAM7S64_8h.html#0943564de8f25d715a60277a1138ef85">00911</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_RXRDY       ((unsigned int) 0x1 &lt;&lt;  4) // (SSC) Receive Ready</span>
<a name="l00912"></a><a class="code" href="AT91SAM7S64_8h.html#97cb0b39454b8384237dbd20a3d280d7">00912</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_OVRUN       ((unsigned int) 0x1 &lt;&lt;  5) // (SSC) Receive Overrun</span>
<a name="l00913"></a><a class="code" href="AT91SAM7S64_8h.html#9f6a5f61fd3b42b7dada79d281d1cca8">00913</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_ENDRX       ((unsigned int) 0x1 &lt;&lt;  6) // (SSC) End of Reception</span>
<a name="l00914"></a><a class="code" href="AT91SAM7S64_8h.html#89870caf2f23d997e01a5b7f61b09261">00914</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_RXBUFF      ((unsigned int) 0x1 &lt;&lt;  7) // (SSC) Receive Buffer Full</span>
<a name="l00915"></a><a class="code" href="AT91SAM7S64_8h.html#00b33f71ce89a3d1482901b72a4b020f">00915</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_TXSYN       ((unsigned int) 0x1 &lt;&lt; 10) // (SSC) Transmit Sync</span>
<a name="l00916"></a><a class="code" href="AT91SAM7S64_8h.html#df5fa0d604e3edb42ac7dff9fd8d172a">00916</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_RXSYN       ((unsigned int) 0x1 &lt;&lt; 11) // (SSC) Receive Sync</span>
<a name="l00917"></a><a class="code" href="AT91SAM7S64_8h.html#b5ed21f902c53a28156aef969036856c">00917</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_TXENA       ((unsigned int) 0x1 &lt;&lt; 16) // (SSC) Transmit Enable</span>
<a name="l00918"></a><a class="code" href="AT91SAM7S64_8h.html#8c6cc1f5eda5e84ed1b5030f90de8c55">00918</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_RXENA       ((unsigned int) 0x1 &lt;&lt; 17) // (SSC) Receive Enable</span>
<a name="l00919"></a>00919 <span class="preprocessor"></span><span class="comment">// -------- SSC_IER : (SSC Offset: 0x44) SSC Interrupt Enable Register -------- </span>
<a name="l00920"></a>00920 <span class="comment">// -------- SSC_IDR : (SSC Offset: 0x48) SSC Interrupt Disable Register -------- </span>
<a name="l00921"></a>00921 <span class="comment">// -------- SSC_IMR : (SSC Offset: 0x4c) SSC Interrupt Mask Register -------- </span>
<a name="l00922"></a>00922 
<a name="l00923"></a>00923 <span class="comment">// *****************************************************************************</span>
<a name="l00924"></a>00924 <span class="comment">//              SOFTWARE API DEFINITION  FOR Usart</span>
<a name="l00925"></a>00925 <span class="comment">// *****************************************************************************</span>
<a name="l00926"></a>00926 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__USART.html">_AT91S_USART</a> {
<a name="l00927"></a>00927         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__USART.html#02c84ac26acfbb9621cde9e11e70b3e1">US_CR</a>;         <span class="comment">// Control Register</span>
<a name="l00928"></a>00928         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__USART.html#091b71f9f606a54b115910aed19d5416">US_MR</a>;         <span class="comment">// Mode Register</span>
<a name="l00929"></a>00929         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__USART.html#32f11fc267293f03d51a7f7e9435f9f7">US_IER</a>;        <span class="comment">// Interrupt Enable Register</span>
<a name="l00930"></a>00930         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__USART.html#cdccf0e5fc2b85fa777ac58a968139b7">US_IDR</a>;        <span class="comment">// Interrupt Disable Register</span>
<a name="l00931"></a>00931         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__USART.html#d9c73a10ef0097e1f414c55091b77b10">US_IMR</a>;        <span class="comment">// Interrupt Mask Register</span>
<a name="l00932"></a>00932         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__USART.html#d6d83c447c95577160767aeea0f1a404">US_CSR</a>;        <span class="comment">// Channel Status Register</span>
<a name="l00933"></a>00933         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__USART.html#08ea9921359c45c640b6911fda1dddfb">US_RHR</a>;        <span class="comment">// Receiver Holding Register</span>
<a name="l00934"></a>00934         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__USART.html#8db8959953584eac2c327f2e35bacc73">US_THR</a>;        <span class="comment">// Transmitter Holding Register</span>
<a name="l00935"></a>00935         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__USART.html#dc6949ccb9b40260d28130e73a6dabcc">US_BRGR</a>;       <span class="comment">// Baud Rate Generator Register</span>
<a name="l00936"></a>00936         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__USART.html#f0fcbe1b1fb83dedd5311cdcb45138cc">US_RTOR</a>;       <span class="comment">// Receiver Time-out Register</span>
<a name="l00937"></a>00937         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__USART.html#9d0df3b329e992ee3dbd3ace22421087">US_TTGR</a>;       <span class="comment">// Transmitter Time-guard Register</span>
<a name="l00938"></a>00938         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__USART.html#b6e09edeb5fc1310ca1222e857c76176">Reserved0</a>[5];  <span class="comment">// </span>
<a name="l00939"></a>00939         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__USART.html#def923bfc125bf851683efb2f8ac6ba7">US_FIDI</a>;       <span class="comment">// FI_DI_Ratio Register</span>
<a name="l00940"></a>00940         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__USART.html#95a4a7f55207ab606cced3b0eb15a48a">US_NER</a>;        <span class="comment">// Nb Errors Register</span>
<a name="l00941"></a>00941         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__USART.html#7e05a3f231462070b17618e77925b7ea">Reserved1</a>[1];  <span class="comment">// </span>
<a name="l00942"></a>00942         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__USART.html#db169c39500af9792d94e66c63d185ca">US_IF</a>;         <span class="comment">// IRDA_FILTER Register</span>
<a name="l00943"></a>00943         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__USART.html#0e7ae6d46277c7e5475cdf4b01760a7d">Reserved2</a>[44];         <span class="comment">// </span>
<a name="l00944"></a>00944         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__USART.html#dc2655f55dd059852f17b597e49bbdaa">US_RPR</a>;        <span class="comment">// Receive Pointer Register</span>
<a name="l00945"></a>00945         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__USART.html#d7d236e9821cefe1ae1f4a8e1487fd58">US_RCR</a>;        <span class="comment">// Receive Counter Register</span>
<a name="l00946"></a>00946         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__USART.html#e6acf8c7e0d504bdaad16b8e35e0ead1">US_TPR</a>;        <span class="comment">// Transmit Pointer Register</span>
<a name="l00947"></a>00947         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__USART.html#dc377bfc6dcfc1869ffde8e6e5f6da9d">US_TCR</a>;        <span class="comment">// Transmit Counter Register</span>
<a name="l00948"></a>00948         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__USART.html#faf616d3586cc1555536b1ffa8194736">US_RNPR</a>;       <span class="comment">// Receive Next Pointer Register</span>
<a name="l00949"></a>00949         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__USART.html#42d728c427681538acf8c24de982d4bd">US_RNCR</a>;       <span class="comment">// Receive Next Counter Register</span>
<a name="l00950"></a>00950         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__USART.html#8f2f0740757a4297aaa4b9f617677526">US_TNPR</a>;       <span class="comment">// Transmit Next Pointer Register</span>
<a name="l00951"></a>00951         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__USART.html#c561ac4ef04fa503459b5b7a4b393fa9">US_TNCR</a>;       <span class="comment">// Transmit Next Counter Register</span>
<a name="l00952"></a>00952         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__USART.html#34f5675243d34c85da1c4e870f0654aa">US_PTCR</a>;       <span class="comment">// PDC Transfer Control Register</span>
<a name="l00953"></a>00953         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__USART.html#55b19ad696b4ded0785eb1409da2b4c2">US_PTSR</a>;       <span class="comment">// PDC Transfer Status Register</span>
<a name="l00954"></a>00954 } <a class="code" href="struct__AT91S__USART.html">AT91S_USART</a>, *<a class="code" href="struct__AT91S__USART.html">AT91PS_USART</a>;
<a name="l00955"></a>00955 
<a name="l00956"></a>00956 <span class="comment">// -------- US_CR : (USART Offset: 0x0) Debug Unit Control Register -------- </span>
<a name="l00957"></a><a class="code" href="AT91SAM7S64_8h.html#667a687bad11763e128d9d03f7872462">00957</a> <span class="preprocessor">#define AT91C_US_STTBRK       ((unsigned int) 0x1 &lt;&lt;  9) // (USART) Start Break</span>
<a name="l00958"></a><a class="code" href="AT91SAM7S64_8h.html#34fbaef25acd1b86017f2969bc0af0c4">00958</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_STPBRK       ((unsigned int) 0x1 &lt;&lt; 10) // (USART) Stop Break</span>
<a name="l00959"></a><a class="code" href="AT91SAM7S64_8h.html#9bdbe4c51ea6128f03e65e4fe693b68c">00959</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_STTTO        ((unsigned int) 0x1 &lt;&lt; 11) // (USART) Start Time-out</span>
<a name="l00960"></a><a class="code" href="AT91SAM7S64_8h.html#ee64c1f2590ee543e81b7a5f11bbda12">00960</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_SENDA        ((unsigned int) 0x1 &lt;&lt; 12) // (USART) Send Address</span>
<a name="l00961"></a><a class="code" href="AT91SAM7S64_8h.html#9696b5b211bed0957e0ce3fbb407e13b">00961</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_RSTIT        ((unsigned int) 0x1 &lt;&lt; 13) // (USART) Reset Iterations</span>
<a name="l00962"></a><a class="code" href="AT91SAM7S64_8h.html#7a9ec9ae8d3b8647cb0387535fe99878">00962</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_RSTNACK      ((unsigned int) 0x1 &lt;&lt; 14) // (USART) Reset Non Acknowledge</span>
<a name="l00963"></a><a class="code" href="AT91SAM7S64_8h.html#83f36ddece1b0f57d3c165b281c2a457">00963</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_RETTO        ((unsigned int) 0x1 &lt;&lt; 15) // (USART) Rearm Time-out</span>
<a name="l00964"></a><a class="code" href="AT91SAM7S64_8h.html#a8ff739ad732697c1e4b776f38d343ef">00964</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_DTREN        ((unsigned int) 0x1 &lt;&lt; 16) // (USART) Data Terminal ready Enable</span>
<a name="l00965"></a><a class="code" href="AT91SAM7S64_8h.html#7e4bbffdbca1888ee3c9b9f5ab2bea6e">00965</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_DTRDIS       ((unsigned int) 0x1 &lt;&lt; 17) // (USART) Data Terminal ready Disable</span>
<a name="l00966"></a><a class="code" href="AT91SAM7S64_8h.html#fa2f776efe032418af98b643ffb3f8e3">00966</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_RTSEN        ((unsigned int) 0x1 &lt;&lt; 18) // (USART) Request to Send enable</span>
<a name="l00967"></a><a class="code" href="AT91SAM7S64_8h.html#211282d443fd0b66b9aeb52269bf8a19">00967</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_RTSDIS       ((unsigned int) 0x1 &lt;&lt; 19) // (USART) Request to Send Disable</span>
<a name="l00968"></a>00968 <span class="preprocessor"></span><span class="comment">// -------- US_MR : (USART Offset: 0x4) Debug Unit Mode Register -------- </span>
<a name="l00969"></a><a class="code" href="AT91SAM7S64_8h.html#54b74c8e47f7ab03edb6f2fa771bb8c9">00969</a> <span class="preprocessor">#define AT91C_US_USMODE       ((unsigned int) 0xF &lt;&lt;  0) // (USART) Usart mode</span>
<a name="l00970"></a><a class="code" href="AT91SAM7S64_8h.html#edc8f1da3d47745d56ae7a94c9900e53">00970</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_USMODE_NORMAL               ((unsigned int) 0x0) // (USART) Normal</span>
<a name="l00971"></a><a class="code" href="AT91SAM7S64_8h.html#08841e157236369a9878ee21539c937a">00971</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_USMODE_RS485                ((unsigned int) 0x1) // (USART) RS485</span>
<a name="l00972"></a><a class="code" href="AT91SAM7S64_8h.html#ff13736853d74e95c9bdf99b4d1d50c2">00972</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_USMODE_HWHSH                ((unsigned int) 0x2) // (USART) Hardware Handshaking</span>
<a name="l00973"></a><a class="code" href="AT91SAM7S64_8h.html#4785752b1bad8fdd33e9e2e211deb4ad">00973</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_USMODE_MODEM                ((unsigned int) 0x3) // (USART) Modem</span>
<a name="l00974"></a><a class="code" href="AT91SAM7S64_8h.html#485a64212cf24e677c95d32e0bf77bf4">00974</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_USMODE_ISO7816_0            ((unsigned int) 0x4) // (USART) ISO7816 protocol: T = 0</span>
<a name="l00975"></a><a class="code" href="AT91SAM7S64_8h.html#426462a8b108ad93aeee66c233ef7cfe">00975</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_USMODE_ISO7816_1            ((unsigned int) 0x6) // (USART) ISO7816 protocol: T = 1</span>
<a name="l00976"></a><a class="code" href="AT91SAM7S64_8h.html#c312d738280e765e9889e11981230bec">00976</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_USMODE_IRDA                 ((unsigned int) 0x8) // (USART) IrDA</span>
<a name="l00977"></a><a class="code" href="AT91SAM7S64_8h.html#1ef61ea6cfc34a336b371add0d0e7bce">00977</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_USMODE_SWHSH                ((unsigned int) 0xC) // (USART) Software Handshaking</span>
<a name="l00978"></a><a class="code" href="AT91SAM7S64_8h.html#b954e9525e22961efd5283060bf8c26e">00978</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_CLKS         ((unsigned int) 0x3 &lt;&lt;  4) // (USART) Clock Selection (Baud Rate generator Input Clock</span>
<a name="l00979"></a><a class="code" href="AT91SAM7S64_8h.html#96988c1c28f85099e88679fdc389b02f">00979</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_CLKS_CLOCK                ((unsigned int) 0x0 &lt;&lt;  4) // (USART) Clock</span>
<a name="l00980"></a><a class="code" href="AT91SAM7S64_8h.html#f59a5002bd0b6b0b544fea38b48d6df6">00980</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_CLKS_FDIV1                ((unsigned int) 0x1 &lt;&lt;  4) // (USART) fdiv1</span>
<a name="l00981"></a><a class="code" href="AT91SAM7S64_8h.html#4d4ac43a530645d31920ab7a0e97656d">00981</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_CLKS_SLOW                 ((unsigned int) 0x2 &lt;&lt;  4) // (USART) slow_clock (ARM)</span>
<a name="l00982"></a><a class="code" href="AT91SAM7S64_8h.html#739f61b8aac76af08dc42b3af9505abd">00982</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_CLKS_EXT                  ((unsigned int) 0x3 &lt;&lt;  4) // (USART) External (SCK)</span>
<a name="l00983"></a><a class="code" href="AT91SAM7S64_8h.html#622f82c943fbb8dbe30d8c482ac27b8a">00983</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_CHRL         ((unsigned int) 0x3 &lt;&lt;  6) // (USART) Clock Selection (Baud Rate generator Input Clock</span>
<a name="l00984"></a><a class="code" href="AT91SAM7S64_8h.html#330e29f7f16295c2b25853dad22c87f7">00984</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_CHRL_5_BITS               ((unsigned int) 0x0 &lt;&lt;  6) // (USART) Character Length: 5 bits</span>
<a name="l00985"></a><a class="code" href="AT91SAM7S64_8h.html#8a05bbd1b8cd25765a81934f73e07e55">00985</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_CHRL_6_BITS               ((unsigned int) 0x1 &lt;&lt;  6) // (USART) Character Length: 6 bits</span>
<a name="l00986"></a><a class="code" href="AT91SAM7S64_8h.html#5f7c2375932edf30a8c807edbd43c8a1">00986</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_CHRL_7_BITS               ((unsigned int) 0x2 &lt;&lt;  6) // (USART) Character Length: 7 bits</span>
<a name="l00987"></a><a class="code" href="AT91SAM7S64_8h.html#24e961af79b1cf5bdd081e542fb0a68c">00987</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_CHRL_8_BITS               ((unsigned int) 0x3 &lt;&lt;  6) // (USART) Character Length: 8 bits</span>
<a name="l00988"></a><a class="code" href="AT91SAM7S64_8h.html#6742d5c71293dcf214b58d02f5204ed5">00988</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_SYNC         ((unsigned int) 0x1 &lt;&lt;  8) // (USART) Synchronous Mode Select</span>
<a name="l00989"></a><a class="code" href="AT91SAM7S64_8h.html#4e801e6efe31b19ce0259d2bc7d9bb75">00989</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_NBSTOP       ((unsigned int) 0x3 &lt;&lt; 12) // (USART) Number of Stop bits</span>
<a name="l00990"></a><a class="code" href="AT91SAM7S64_8h.html#e6197043098a1d7254e57377a20a6d1d">00990</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_NBSTOP_1_BIT                ((unsigned int) 0x0 &lt;&lt; 12) // (USART) 1 stop bit</span>
<a name="l00991"></a><a class="code" href="AT91SAM7S64_8h.html#ab8436d580c1da51295b1a12ab1475b4">00991</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_NBSTOP_15_BIT               ((unsigned int) 0x1 &lt;&lt; 12) // (USART) Asynchronous (SYNC=0) 2 stop bits Synchronous (SYNC=1) 2 stop bits</span>
<a name="l00992"></a><a class="code" href="AT91SAM7S64_8h.html#f7368a739bd3b1d9eb2376ec66b549da">00992</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_NBSTOP_2_BIT                ((unsigned int) 0x2 &lt;&lt; 12) // (USART) 2 stop bits</span>
<a name="l00993"></a><a class="code" href="AT91SAM7S64_8h.html#931e762d6ef61bb5a32327f5c9cec346">00993</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_MSBF         ((unsigned int) 0x1 &lt;&lt; 16) // (USART) Bit Order</span>
<a name="l00994"></a><a class="code" href="AT91SAM7S64_8h.html#f875fd0e9ab43cb42bc2c7a3223f38af">00994</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_MODE9        ((unsigned int) 0x1 &lt;&lt; 17) // (USART) 9-bit Character length</span>
<a name="l00995"></a><a class="code" href="AT91SAM7S64_8h.html#8b3a1cb2f1fb38f2ea4fee9fb0c3b72b">00995</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_CKLO         ((unsigned int) 0x1 &lt;&lt; 18) // (USART) Clock Output Select</span>
<a name="l00996"></a><a class="code" href="AT91SAM7S64_8h.html#257c98ad8375c37549893754d71d847d">00996</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_OVER         ((unsigned int) 0x1 &lt;&lt; 19) // (USART) Over Sampling Mode</span>
<a name="l00997"></a><a class="code" href="AT91SAM7S64_8h.html#d19157e5761a347dc97cf7f7fb99db41">00997</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_INACK        ((unsigned int) 0x1 &lt;&lt; 20) // (USART) Inhibit Non Acknowledge</span>
<a name="l00998"></a><a class="code" href="AT91SAM7S64_8h.html#6ac6073d3ebf2a9a96cae6a2153b9578">00998</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_DSNACK       ((unsigned int) 0x1 &lt;&lt; 21) // (USART) Disable Successive NACK</span>
<a name="l00999"></a><a class="code" href="AT91SAM7S64_8h.html#3f33466540b1af26616115483dadc50a">00999</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_MAX_ITER     ((unsigned int) 0x1 &lt;&lt; 24) // (USART) Number of Repetitions</span>
<a name="l01000"></a><a class="code" href="AT91SAM7S64_8h.html#6dc21a41ebf3aa87e150902b2ec26f80">01000</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_FILTER       ((unsigned int) 0x1 &lt;&lt; 28) // (USART) Receive Line Filter</span>
<a name="l01001"></a>01001 <span class="preprocessor"></span><span class="comment">// -------- US_IER : (USART Offset: 0x8) Debug Unit Interrupt Enable Register -------- </span>
<a name="l01002"></a><a class="code" href="AT91SAM7S64_8h.html#2ec4bfa2ed1550ba194557620bb0e2f9">01002</a> <span class="preprocessor">#define AT91C_US_RXBRK        ((unsigned int) 0x1 &lt;&lt;  2) // (USART) Break Received/End of Break</span>
<a name="l01003"></a><a class="code" href="AT91SAM7S64_8h.html#5f33b22453ba10500116bee8cd01bb11">01003</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_TIMEOUT      ((unsigned int) 0x1 &lt;&lt;  8) // (USART) Receiver Time-out</span>
<a name="l01004"></a><a class="code" href="AT91SAM7S64_8h.html#55202f99005121a026698260e1fcc7a2">01004</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_ITERATION    ((unsigned int) 0x1 &lt;&lt; 10) // (USART) Max number of Repetitions Reached</span>
<a name="l01005"></a><a class="code" href="AT91SAM7S64_8h.html#5b583db472780465fd7c12d56869e836">01005</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_NACK         ((unsigned int) 0x1 &lt;&lt; 13) // (USART) Non Acknowledge</span>
<a name="l01006"></a><a class="code" href="AT91SAM7S64_8h.html#8b12a4e70bafb2468ce3407cdc13ea02">01006</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_RIIC         ((unsigned int) 0x1 &lt;&lt; 16) // (USART) Ring INdicator Input Change Flag</span>
<a name="l01007"></a><a class="code" href="AT91SAM7S64_8h.html#500e29def8da7d0b281cf72e32d8e26b">01007</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_DSRIC        ((unsigned int) 0x1 &lt;&lt; 17) // (USART) Data Set Ready Input Change Flag</span>
<a name="l01008"></a><a class="code" href="AT91SAM7S64_8h.html#f59df6b9a33fefc9b38335560957ed38">01008</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_DCDIC        ((unsigned int) 0x1 &lt;&lt; 18) // (USART) Data Carrier Flag</span>
<a name="l01009"></a><a class="code" href="AT91SAM7S64_8h.html#1db34685cd82e7afb8a05927f7ad35aa">01009</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_CTSIC        ((unsigned int) 0x1 &lt;&lt; 19) // (USART) Clear To Send Input Change Flag</span>
<a name="l01010"></a>01010 <span class="preprocessor"></span><span class="comment">// -------- US_IDR : (USART Offset: 0xc) Debug Unit Interrupt Disable Register -------- </span>
<a name="l01011"></a>01011 <span class="comment">// -------- US_IMR : (USART Offset: 0x10) Debug Unit Interrupt Mask Register -------- </span>
<a name="l01012"></a>01012 <span class="comment">// -------- US_CSR : (USART Offset: 0x14) Debug Unit Channel Status Register -------- </span>
<a name="l01013"></a><a class="code" href="AT91SAM7S64_8h.html#78aad73d3d671a4b4835ab8de978e454">01013</a> <span class="preprocessor">#define AT91C_US_RI           ((unsigned int) 0x1 &lt;&lt; 20) // (USART) Image of RI Input</span>
<a name="l01014"></a><a class="code" href="AT91SAM7S64_8h.html#a175adb7c1f19272e1f480ce6010928f">01014</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_DSR          ((unsigned int) 0x1 &lt;&lt; 21) // (USART) Image of DSR Input</span>
<a name="l01015"></a><a class="code" href="AT91SAM7S64_8h.html#6c2a1ad3ab3043766411bb50e7e6a50b">01015</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_DCD          ((unsigned int) 0x1 &lt;&lt; 22) // (USART) Image of DCD Input</span>
<a name="l01016"></a><a class="code" href="AT91SAM7S64_8h.html#868e34a72467f269d9f054922b08b669">01016</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_CTS          ((unsigned int) 0x1 &lt;&lt; 23) // (USART) Image of CTS Input</span>
<a name="l01017"></a>01017 <span class="preprocessor"></span>
<a name="l01018"></a>01018 <span class="comment">// *****************************************************************************</span>
<a name="l01019"></a>01019 <span class="comment">//              SOFTWARE API DEFINITION  FOR Two-wire Interface</span>
<a name="l01020"></a>01020 <span class="comment">// *****************************************************************************</span>
<a name="l01021"></a>01021 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__TWI.html">_AT91S_TWI</a> {
<a name="l01022"></a>01022         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__TWI.html#68ae373546de5c57bbe5b31f8a99bb83">TWI_CR</a>;        <span class="comment">// Control Register</span>
<a name="l01023"></a>01023         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__TWI.html#6db63eb6f9c1504221a2d53fcfc14fa2">TWI_MMR</a>;       <span class="comment">// Master Mode Register</span>
<a name="l01024"></a>01024         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__TWI.html#4d9b9a25483c9b95c55027ddc4717773">Reserved0</a>[1];  <span class="comment">// </span>
<a name="l01025"></a>01025         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__TWI.html#3f3a383a5af5c0482890f65bb5cc53ce">TWI_IADR</a>;      <span class="comment">// Internal Address Register</span>
<a name="l01026"></a>01026         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__TWI.html#7823e072ae96b5ab5e6c924c0be71365">TWI_CWGR</a>;      <span class="comment">// Clock Waveform Generator Register</span>
<a name="l01027"></a>01027         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__TWI.html#9595ca6a765b0a41c421ae38eff5a802">Reserved1</a>[3];  <span class="comment">// </span>
<a name="l01028"></a>01028         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__TWI.html#ea550a0b52e5da6d7a3ad259dbf90e01">TWI_SR</a>;        <span class="comment">// Status Register</span>
<a name="l01029"></a>01029         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__TWI.html#dc26e9e1b308d02d99ee0fd5fdb152ac">TWI_IER</a>;       <span class="comment">// Interrupt Enable Register</span>
<a name="l01030"></a>01030         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__TWI.html#f1e2f7a6c985a44db454a38df40ee4ff">TWI_IDR</a>;       <span class="comment">// Interrupt Disable Register</span>
<a name="l01031"></a>01031         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__TWI.html#e39a01eba4ba3b48c33db3e14b0a6981">TWI_IMR</a>;       <span class="comment">// Interrupt Mask Register</span>
<a name="l01032"></a>01032         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__TWI.html#7e189cd0e1220582b9e1b3ae34a1e887">TWI_RHR</a>;       <span class="comment">// Receive Holding Register</span>
<a name="l01033"></a>01033         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__TWI.html#ac667223a3075b6c0656477f524d8552">TWI_THR</a>;       <span class="comment">// Transmit Holding Register</span>
<a name="l01034"></a>01034 } <a class="code" href="struct__AT91S__TWI.html">AT91S_TWI</a>, *<a class="code" href="struct__AT91S__TWI.html">AT91PS_TWI</a>;
<a name="l01035"></a>01035 
<a name="l01036"></a>01036 <span class="comment">// -------- TWI_CR : (TWI Offset: 0x0) TWI Control Register -------- </span>
<a name="l01037"></a><a class="code" href="AT91SAM7S64_8h.html#65d3781517ef6df35e4858dc60370c6d">01037</a> <span class="preprocessor">#define AT91C_TWI_START       ((unsigned int) 0x1 &lt;&lt;  0) // (TWI) Send a START Condition</span>
<a name="l01038"></a><a class="code" href="AT91SAM7S64_8h.html#5e464d6e72b1bb1c919dc94f5a4e9a19">01038</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_STOP        ((unsigned int) 0x1 &lt;&lt;  1) // (TWI) Send a STOP Condition</span>
<a name="l01039"></a><a class="code" href="AT91SAM7S64_8h.html#57e54d515cf6271cb8c3370cb6f2decb">01039</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_MSEN        ((unsigned int) 0x1 &lt;&lt;  2) // (TWI) TWI Master Transfer Enabled</span>
<a name="l01040"></a><a class="code" href="AT91SAM7S64_8h.html#9164ccbd0f08ec84953f634aff3b4c54">01040</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_MSDIS       ((unsigned int) 0x1 &lt;&lt;  3) // (TWI) TWI Master Transfer Disabled</span>
<a name="l01041"></a><a class="code" href="AT91SAM7S64_8h.html#062994c3d4283286adf67c183dbee328">01041</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_SWRST       ((unsigned int) 0x1 &lt;&lt;  7) // (TWI) Software Reset</span>
<a name="l01042"></a>01042 <span class="preprocessor"></span><span class="comment">// -------- TWI_MMR : (TWI Offset: 0x4) TWI Master Mode Register -------- </span>
<a name="l01043"></a><a class="code" href="AT91SAM7S64_8h.html#1f25cd146fba43daf62840aea54c34aa">01043</a> <span class="preprocessor">#define AT91C_TWI_IADRSZ      ((unsigned int) 0x3 &lt;&lt;  8) // (TWI) Internal Device Address Size</span>
<a name="l01044"></a><a class="code" href="AT91SAM7S64_8h.html#4c065357c9430fa52f135d653b243ee3">01044</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TWI_IADRSZ_NO                   ((unsigned int) 0x0 &lt;&lt;  8) // (TWI) No internal device address</span>
<a name="l01045"></a><a class="code" href="AT91SAM7S64_8h.html#5268dfd7f7bdcee41e811b5c90ce4c3f">01045</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TWI_IADRSZ_1_BYTE               ((unsigned int) 0x1 &lt;&lt;  8) // (TWI) One-byte internal device address</span>
<a name="l01046"></a><a class="code" href="AT91SAM7S64_8h.html#690289c1337ae72208f79d00d11f51f2">01046</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TWI_IADRSZ_2_BYTE               ((unsigned int) 0x2 &lt;&lt;  8) // (TWI) Two-byte internal device address</span>
<a name="l01047"></a><a class="code" href="AT91SAM7S64_8h.html#26d31e1aaffcdb5383f9ad995e757ce8">01047</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TWI_IADRSZ_3_BYTE               ((unsigned int) 0x3 &lt;&lt;  8) // (TWI) Three-byte internal device address</span>
<a name="l01048"></a><a class="code" href="AT91SAM7S64_8h.html#db131e2f68f4b950a176ac7e436d2378">01048</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_MREAD       ((unsigned int) 0x1 &lt;&lt; 12) // (TWI) Master Read Direction</span>
<a name="l01049"></a><a class="code" href="AT91SAM7S64_8h.html#f3d4421d7e164c2e7be47890f9701d2f">01049</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_DADR        ((unsigned int) 0x7F &lt;&lt; 16) // (TWI) Device Address</span>
<a name="l01050"></a>01050 <span class="preprocessor"></span><span class="comment">// -------- TWI_CWGR : (TWI Offset: 0x10) TWI Clock Waveform Generator Register -------- </span>
<a name="l01051"></a><a class="code" href="AT91SAM7S64_8h.html#8ca43517fea8374f62e0e9e356dcf851">01051</a> <span class="preprocessor">#define AT91C_TWI_CLDIV       ((unsigned int) 0xFF &lt;&lt;  0) // (TWI) Clock Low Divider</span>
<a name="l01052"></a><a class="code" href="AT91SAM7S64_8h.html#1bd7d67abfe3f76283cc892ec6de333d">01052</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_CHDIV       ((unsigned int) 0xFF &lt;&lt;  8) // (TWI) Clock High Divider</span>
<a name="l01053"></a><a class="code" href="AT91SAM7S64_8h.html#7825a75dd307f7fe4d31996276f8fa0d">01053</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_CKDIV       ((unsigned int) 0x7 &lt;&lt; 16) // (TWI) Clock Divider</span>
<a name="l01054"></a>01054 <span class="preprocessor"></span><span class="comment">// -------- TWI_SR : (TWI Offset: 0x20) TWI Status Register -------- </span>
<a name="l01055"></a><a class="code" href="AT91SAM7S64_8h.html#ae36af808d245102ba025846f22ab6d5">01055</a> <span class="preprocessor">#define AT91C_TWI_TXCOMP      ((unsigned int) 0x1 &lt;&lt;  0) // (TWI) Transmission Completed</span>
<a name="l01056"></a><a class="code" href="AT91SAM7S64_8h.html#5dc8759ecbd21842df75d82d1694c1a7">01056</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_RXRDY       ((unsigned int) 0x1 &lt;&lt;  1) // (TWI) Receive holding register ReaDY</span>
<a name="l01057"></a><a class="code" href="AT91SAM7S64_8h.html#09539cd95a16cd31c083baa11a9131e2">01057</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_TXRDY       ((unsigned int) 0x1 &lt;&lt;  2) // (TWI) Transmit holding register ReaDY</span>
<a name="l01058"></a><a class="code" href="AT91SAM7S64_8h.html#209a95835a9ac055170b6d99d4d9d2b5">01058</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_OVRE        ((unsigned int) 0x1 &lt;&lt;  6) // (TWI) Overrun Error</span>
<a name="l01059"></a><a class="code" href="AT91SAM7S64_8h.html#9d6fc48c612316cd17f298dea509a72c">01059</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_UNRE        ((unsigned int) 0x1 &lt;&lt;  7) // (TWI) Underrun Error</span>
<a name="l01060"></a><a class="code" href="AT91SAM7S64_8h.html#83fcbf48dfd5911539f04053f5945583">01060</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_NACK        ((unsigned int) 0x1 &lt;&lt;  8) // (TWI) Not Acknowledged</span>
<a name="l01061"></a>01061 <span class="preprocessor"></span><span class="comment">// -------- TWI_IER : (TWI Offset: 0x24) TWI Interrupt Enable Register -------- </span>
<a name="l01062"></a>01062 <span class="comment">// -------- TWI_IDR : (TWI Offset: 0x28) TWI Interrupt Disable Register -------- </span>
<a name="l01063"></a>01063 <span class="comment">// -------- TWI_IMR : (TWI Offset: 0x2c) TWI Interrupt Mask Register -------- </span>
<a name="l01064"></a>01064 
<a name="l01065"></a>01065 <span class="comment">// *****************************************************************************</span>
<a name="l01066"></a>01066 <span class="comment">//              SOFTWARE API DEFINITION  FOR Timer Counter Channel Interface</span>
<a name="l01067"></a>01067 <span class="comment">// *****************************************************************************</span>
<a name="l01068"></a>01068 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__TC.html">_AT91S_TC</a> {
<a name="l01069"></a>01069         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__TC.html#a6bd25995b743fce28cad60014bcc19d">TC_CCR</a>;        <span class="comment">// Channel Control Register</span>
<a name="l01070"></a>01070         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__TC.html#8f785d881b6e0a859187ca8cfb3f1b9c">TC_CMR</a>;        <span class="comment">// Channel Mode Register (Capture Mode / Waveform Mode)</span>
<a name="l01071"></a>01071         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__TC.html#f1ae45e2103e19f10fde08c2476de94e">Reserved0</a>[2];  <span class="comment">// </span>
<a name="l01072"></a>01072         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__TC.html#c5fda5dfb1c8d684760677f9531e4707">TC_CV</a>;         <span class="comment">// Counter Value</span>
<a name="l01073"></a>01073         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__TC.html#1a5a8c31c01b731a58c17dbd315c693a">TC_RA</a>;         <span class="comment">// Register A</span>
<a name="l01074"></a>01074         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__TC.html#0ae10f9a6d3695b17618f62d254c2f20">TC_RB</a>;         <span class="comment">// Register B</span>
<a name="l01075"></a>01075         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__TC.html#df8a3862cc1c6e10f09b682e36dcac2a">TC_RC</a>;         <span class="comment">// Register C</span>
<a name="l01076"></a>01076         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__TC.html#530883d094b52082a5d1fdd12e143eb2">TC_SR</a>;         <span class="comment">// Status Register</span>
<a name="l01077"></a>01077         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__TC.html#208e358e5e40be90d09f42cf90683b19">TC_IER</a>;        <span class="comment">// Interrupt Enable Register</span>
<a name="l01078"></a>01078         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__TC.html#72c562420749d9b31f6b6eb9e76af529">TC_IDR</a>;        <span class="comment">// Interrupt Disable Register</span>
<a name="l01079"></a>01079         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__TC.html#275722ebb6d9b4d171f09cc1399fdd19">TC_IMR</a>;        <span class="comment">// Interrupt Mask Register</span>
<a name="l01080"></a>01080 } <a class="code" href="struct__AT91S__TC.html">AT91S_TC</a>, *<a class="code" href="struct__AT91S__TC.html">AT91PS_TC</a>;
<a name="l01081"></a>01081 
<a name="l01082"></a>01082 <span class="comment">// -------- TC_CCR : (TC Offset: 0x0) TC Channel Control Register -------- </span>
<a name="l01083"></a><a class="code" href="AT91SAM7S64_8h.html#f1a6dfe8007f114c92f9a3cd3c5cf340">01083</a> <span class="preprocessor">#define AT91C_TC_CLKEN        ((unsigned int) 0x1 &lt;&lt;  0) // (TC) Counter Clock Enable Command</span>
<a name="l01084"></a><a class="code" href="AT91SAM7S64_8h.html#beeab439eaca14b7c407eacef297ac5e">01084</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_CLKDIS       ((unsigned int) 0x1 &lt;&lt;  1) // (TC) Counter Clock Disable Command</span>
<a name="l01085"></a><a class="code" href="AT91SAM7S64_8h.html#d3ebce8686d4e5263febf879c0e0d638">01085</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_SWTRG        ((unsigned int) 0x1 &lt;&lt;  2) // (TC) Software Trigger Command</span>
<a name="l01086"></a>01086 <span class="preprocessor"></span><span class="comment">// -------- TC_CMR : (TC Offset: 0x4) TC Channel Mode Register: Capture Mode / Waveform Mode -------- </span>
<a name="l01087"></a><a class="code" href="AT91SAM7S64_8h.html#6483dbb6cc585943611cf305469e07f9">01087</a> <span class="preprocessor">#define AT91C_TC_CLKS         ((unsigned int) 0x7 &lt;&lt;  0) // (TC) Clock Selection</span>
<a name="l01088"></a><a class="code" href="AT91SAM7S64_8h.html#ffc3992c4020b0d514d3840a334062d0">01088</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_CLKS_TIMER_DIV1_CLOCK     ((unsigned int) 0x0) // (TC) Clock selected: TIMER_DIV1_CLOCK</span>
<a name="l01089"></a><a class="code" href="AT91SAM7S64_8h.html#00cafb235b9e46d8227a0bdf82177100">01089</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_CLKS_TIMER_DIV2_CLOCK     ((unsigned int) 0x1) // (TC) Clock selected: TIMER_DIV2_CLOCK</span>
<a name="l01090"></a><a class="code" href="AT91SAM7S64_8h.html#e67ad47df485c375b6e4b4ac96373cdf">01090</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_CLKS_TIMER_DIV3_CLOCK     ((unsigned int) 0x2) // (TC) Clock selected: TIMER_DIV3_CLOCK</span>
<a name="l01091"></a><a class="code" href="AT91SAM7S64_8h.html#2c40b6bd0239ce1aeecba8eef3ba763b">01091</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_CLKS_TIMER_DIV4_CLOCK     ((unsigned int) 0x3) // (TC) Clock selected: TIMER_DIV4_CLOCK</span>
<a name="l01092"></a><a class="code" href="AT91SAM7S64_8h.html#e913df889d5b850a30412b8dcbbedfeb">01092</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_CLKS_TIMER_DIV5_CLOCK     ((unsigned int) 0x4) // (TC) Clock selected: TIMER_DIV5_CLOCK</span>
<a name="l01093"></a><a class="code" href="AT91SAM7S64_8h.html#efe111e881861fbd88303435f6d01f3a">01093</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_CLKS_XC0                  ((unsigned int) 0x5) // (TC) Clock selected: XC0</span>
<a name="l01094"></a><a class="code" href="AT91SAM7S64_8h.html#70ce543268d24ca798bb1ab7b170064f">01094</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_CLKS_XC1                  ((unsigned int) 0x6) // (TC) Clock selected: XC1</span>
<a name="l01095"></a><a class="code" href="AT91SAM7S64_8h.html#3b0eb0fa02aec444b85c9726cb315de5">01095</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_CLKS_XC2                  ((unsigned int) 0x7) // (TC) Clock selected: XC2</span>
<a name="l01096"></a><a class="code" href="AT91SAM7S64_8h.html#0089b84d52894b0a2c2f26fc33a6c139">01096</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_CLKI         ((unsigned int) 0x1 &lt;&lt;  3) // (TC) Clock Invert</span>
<a name="l01097"></a><a class="code" href="AT91SAM7S64_8h.html#6808cd396d1645ea2893c8abb9a368cb">01097</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_BURST        ((unsigned int) 0x3 &lt;&lt;  4) // (TC) Burst Signal Selection</span>
<a name="l01098"></a><a class="code" href="AT91SAM7S64_8h.html#b82fe1f68c1ae6520b7fb1f76bf6ab8b">01098</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BURST_NONE                 ((unsigned int) 0x0 &lt;&lt;  4) // (TC) The clock is not gated by an external signal</span>
<a name="l01099"></a><a class="code" href="AT91SAM7S64_8h.html#f914fc7a0c776ca5ae40385fb8042f6f">01099</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BURST_XC0                  ((unsigned int) 0x1 &lt;&lt;  4) // (TC) XC0 is ANDed with the selected clock</span>
<a name="l01100"></a><a class="code" href="AT91SAM7S64_8h.html#3841762ae0e6b373423472d8bb9db465">01100</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BURST_XC1                  ((unsigned int) 0x2 &lt;&lt;  4) // (TC) XC1 is ANDed with the selected clock</span>
<a name="l01101"></a><a class="code" href="AT91SAM7S64_8h.html#85951d6105537748b91ceb7ce5d48da3">01101</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BURST_XC2                  ((unsigned int) 0x3 &lt;&lt;  4) // (TC) XC2 is ANDed with the selected clock</span>
<a name="l01102"></a><a class="code" href="AT91SAM7S64_8h.html#958ba9ee9e460fdfbfdf661587323e41">01102</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_CPCSTOP      ((unsigned int) 0x1 &lt;&lt;  6) // (TC) Counter Clock Stopped with RC Compare</span>
<a name="l01103"></a><a class="code" href="AT91SAM7S64_8h.html#88951f5e910ef65911f3e97298b66f31">01103</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_LDBSTOP      ((unsigned int) 0x1 &lt;&lt;  6) // (TC) Counter Clock Stopped with RB Loading</span>
<a name="l01104"></a><a class="code" href="AT91SAM7S64_8h.html#2bf8ba07ce3032eedaf229a707575e37">01104</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_CPCDIS       ((unsigned int) 0x1 &lt;&lt;  7) // (TC) Counter Clock Disable with RC Compare</span>
<a name="l01105"></a><a class="code" href="AT91SAM7S64_8h.html#18e926912e73855038269a644ed60ffa">01105</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_LDBDIS       ((unsigned int) 0x1 &lt;&lt;  7) // (TC) Counter Clock Disabled with RB Loading</span>
<a name="l01106"></a><a class="code" href="AT91SAM7S64_8h.html#68ebad65fed07cd1e1317c5b601a89b9">01106</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_ETRGEDG      ((unsigned int) 0x3 &lt;&lt;  8) // (TC) External Trigger Edge Selection</span>
<a name="l01107"></a><a class="code" href="AT91SAM7S64_8h.html#c62c6f0bdc17f7e3af5d1fd9538eb3d0">01107</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_ETRGEDG_NONE                 ((unsigned int) 0x0 &lt;&lt;  8) // (TC) Edge: None</span>
<a name="l01108"></a><a class="code" href="AT91SAM7S64_8h.html#2cb60e148de13a65de2686684d540c8b">01108</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_ETRGEDG_RISING               ((unsigned int) 0x1 &lt;&lt;  8) // (TC) Edge: rising edge</span>
<a name="l01109"></a><a class="code" href="AT91SAM7S64_8h.html#ebc67c7d7de20b43d18d959199854699">01109</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_ETRGEDG_FALLING              ((unsigned int) 0x2 &lt;&lt;  8) // (TC) Edge: falling edge</span>
<a name="l01110"></a><a class="code" href="AT91SAM7S64_8h.html#a7b486fb760a554cbd7b8ad6638aa180">01110</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_ETRGEDG_BOTH                 ((unsigned int) 0x3 &lt;&lt;  8) // (TC) Edge: each edge</span>
<a name="l01111"></a><a class="code" href="AT91SAM7S64_8h.html#fabdab6176d1c2cdef3d9e53cf35ce07">01111</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_EEVTEDG      ((unsigned int) 0x3 &lt;&lt;  8) // (TC) External Event Edge Selection</span>
<a name="l01112"></a><a class="code" href="AT91SAM7S64_8h.html#d590f34fa2b8f0e1d0032ed02ffbd24b">01112</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_EEVTEDG_NONE                 ((unsigned int) 0x0 &lt;&lt;  8) // (TC) Edge: None</span>
<a name="l01113"></a><a class="code" href="AT91SAM7S64_8h.html#2e7ab9a2f5e6a5160d3a21154be8a802">01113</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_EEVTEDG_RISING               ((unsigned int) 0x1 &lt;&lt;  8) // (TC) Edge: rising edge</span>
<a name="l01114"></a><a class="code" href="AT91SAM7S64_8h.html#f97fed24c44737498c063fe693fa1dd9">01114</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_EEVTEDG_FALLING              ((unsigned int) 0x2 &lt;&lt;  8) // (TC) Edge: falling edge</span>
<a name="l01115"></a><a class="code" href="AT91SAM7S64_8h.html#12d4c419ced277d5c99d2714809fea0a">01115</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_EEVTEDG_BOTH                 ((unsigned int) 0x3 &lt;&lt;  8) // (TC) Edge: each edge</span>
<a name="l01116"></a><a class="code" href="AT91SAM7S64_8h.html#a250a015ab6c84619aee58f529a492cb">01116</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_EEVT         ((unsigned int) 0x3 &lt;&lt; 10) // (TC) External Event  Selection</span>
<a name="l01117"></a><a class="code" href="AT91SAM7S64_8h.html#a4580098f8fa189cbb2b68ebdd6b4729">01117</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_EEVT_TIOB                 ((unsigned int) 0x0 &lt;&lt; 10) // (TC) Signal selected as external event: TIOB TIOB direction: input</span>
<a name="l01118"></a><a class="code" href="AT91SAM7S64_8h.html#40fc56d6cb9bdef301f1fb3fed545f57">01118</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_EEVT_XC0                  ((unsigned int) 0x1 &lt;&lt; 10) // (TC) Signal selected as external event: XC0 TIOB direction: output</span>
<a name="l01119"></a><a class="code" href="AT91SAM7S64_8h.html#9ea4c880874aa135d3e4dcaf17b7de16">01119</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_EEVT_XC1                  ((unsigned int) 0x2 &lt;&lt; 10) // (TC) Signal selected as external event: XC1 TIOB direction: output</span>
<a name="l01120"></a><a class="code" href="AT91SAM7S64_8h.html#68afa1c5510bd40ff4d9a00b5dd3f5ac">01120</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_EEVT_XC2                  ((unsigned int) 0x3 &lt;&lt; 10) // (TC) Signal selected as external event: XC2 TIOB direction: output</span>
<a name="l01121"></a><a class="code" href="AT91SAM7S64_8h.html#109e3bad371a947b453ea9b8019d4b89">01121</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_ABETRG       ((unsigned int) 0x1 &lt;&lt; 10) // (TC) TIOA or TIOB External Trigger Selection</span>
<a name="l01122"></a><a class="code" href="AT91SAM7S64_8h.html#eff65a55d0db8bc5948bee36246a8904">01122</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_ENETRG       ((unsigned int) 0x1 &lt;&lt; 12) // (TC) External Event Trigger enable</span>
<a name="l01123"></a><a class="code" href="AT91SAM7S64_8h.html#3f3128540dbb6c12b7952d44935352b5">01123</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_WAVESEL      ((unsigned int) 0x3 &lt;&lt; 13) // (TC) Waveform  Selection</span>
<a name="l01124"></a><a class="code" href="AT91SAM7S64_8h.html#2f4d598eb12d993086ca756a7f9ca56e">01124</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_WAVESEL_UP                   ((unsigned int) 0x0 &lt;&lt; 13) // (TC) UP mode without atomatic trigger on RC Compare</span>
<a name="l01125"></a><a class="code" href="AT91SAM7S64_8h.html#31bf0b1e930821ec5d6ca77e85f02e9d">01125</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_WAVESEL_UPDOWN               ((unsigned int) 0x1 &lt;&lt; 13) // (TC) UPDOWN mode without automatic trigger on RC Compare</span>
<a name="l01126"></a><a class="code" href="AT91SAM7S64_8h.html#af016a588c98b762058406d6d58048f1">01126</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_WAVESEL_UP_AUTO              ((unsigned int) 0x2 &lt;&lt; 13) // (TC) UP mode with automatic trigger on RC Compare</span>
<a name="l01127"></a><a class="code" href="AT91SAM7S64_8h.html#e4d957303bbc72d1eed8bf39f942006a">01127</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_WAVESEL_UPDOWN_AUTO          ((unsigned int) 0x3 &lt;&lt; 13) // (TC) UPDOWN mode with automatic trigger on RC Compare</span>
<a name="l01128"></a><a class="code" href="AT91SAM7S64_8h.html#4995d161e9dc47d7d9e8e98e3a892961">01128</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_CPCTRG       ((unsigned int) 0x1 &lt;&lt; 14) // (TC) RC Compare Trigger Enable</span>
<a name="l01129"></a><a class="code" href="AT91SAM7S64_8h.html#f3e2eca76c15de93c68e811bf025b6ff">01129</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_WAVE         ((unsigned int) 0x1 &lt;&lt; 15) // (TC) </span>
<a name="l01130"></a><a class="code" href="AT91SAM7S64_8h.html#c7d8f5ab48c28bf05547b7efa308093d">01130</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_ACPA         ((unsigned int) 0x3 &lt;&lt; 16) // (TC) RA Compare Effect on TIOA</span>
<a name="l01131"></a><a class="code" href="AT91SAM7S64_8h.html#32405bd05c5a85e211a67c91ba8db852">01131</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_ACPA_NONE                 ((unsigned int) 0x0 &lt;&lt; 16) // (TC) Effect: none</span>
<a name="l01132"></a><a class="code" href="AT91SAM7S64_8h.html#e2a44957573af617d94a9e439b598599">01132</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_ACPA_SET                  ((unsigned int) 0x1 &lt;&lt; 16) // (TC) Effect: set</span>
<a name="l01133"></a><a class="code" href="AT91SAM7S64_8h.html#b09baf7ae19fa26f334ac67b66850ed6">01133</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_ACPA_CLEAR                ((unsigned int) 0x2 &lt;&lt; 16) // (TC) Effect: clear</span>
<a name="l01134"></a><a class="code" href="AT91SAM7S64_8h.html#b7e9adab8492f93acfc31583e7d62a82">01134</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_ACPA_TOGGLE               ((unsigned int) 0x3 &lt;&lt; 16) // (TC) Effect: toggle</span>
<a name="l01135"></a><a class="code" href="AT91SAM7S64_8h.html#f287438e13f6b9c7d3e63e9fc2a389b8">01135</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_LDRA         ((unsigned int) 0x3 &lt;&lt; 16) // (TC) RA Loading Selection</span>
<a name="l01136"></a><a class="code" href="AT91SAM7S64_8h.html#596fb9ecade42a3db6beae556f90ea96">01136</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_LDRA_NONE                 ((unsigned int) 0x0 &lt;&lt; 16) // (TC) Edge: None</span>
<a name="l01137"></a><a class="code" href="AT91SAM7S64_8h.html#ae8bb1383fd86487a5ba3af321d95da2">01137</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_LDRA_RISING               ((unsigned int) 0x1 &lt;&lt; 16) // (TC) Edge: rising edge of TIOA</span>
<a name="l01138"></a><a class="code" href="AT91SAM7S64_8h.html#e504975b21d0c1b0b174ccb423398d5d">01138</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_LDRA_FALLING              ((unsigned int) 0x2 &lt;&lt; 16) // (TC) Edge: falling edge of TIOA</span>
<a name="l01139"></a><a class="code" href="AT91SAM7S64_8h.html#e3bcab1b3df23b1c3d4e311a5adc6adf">01139</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_LDRA_BOTH                 ((unsigned int) 0x3 &lt;&lt; 16) // (TC) Edge: each edge of TIOA</span>
<a name="l01140"></a><a class="code" href="AT91SAM7S64_8h.html#58c554f329dc6ec253b8650d045ecfb2">01140</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_ACPC         ((unsigned int) 0x3 &lt;&lt; 18) // (TC) RC Compare Effect on TIOA</span>
<a name="l01141"></a><a class="code" href="AT91SAM7S64_8h.html#33da7c9f44471adb1467799470632c3d">01141</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_ACPC_NONE                 ((unsigned int) 0x0 &lt;&lt; 18) // (TC) Effect: none</span>
<a name="l01142"></a><a class="code" href="AT91SAM7S64_8h.html#30b75955de1a85aaf2aabda5138f05be">01142</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_ACPC_SET                  ((unsigned int) 0x1 &lt;&lt; 18) // (TC) Effect: set</span>
<a name="l01143"></a><a class="code" href="AT91SAM7S64_8h.html#08782f417baf5ca5868383add7597754">01143</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_ACPC_CLEAR                ((unsigned int) 0x2 &lt;&lt; 18) // (TC) Effect: clear</span>
<a name="l01144"></a><a class="code" href="AT91SAM7S64_8h.html#fa8b99d8cbf2a48af4b0604bd1b98da4">01144</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_ACPC_TOGGLE               ((unsigned int) 0x3 &lt;&lt; 18) // (TC) Effect: toggle</span>
<a name="l01145"></a><a class="code" href="AT91SAM7S64_8h.html#de0fdc20bb509e044542f700b69494db">01145</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_LDRB         ((unsigned int) 0x3 &lt;&lt; 18) // (TC) RB Loading Selection</span>
<a name="l01146"></a><a class="code" href="AT91SAM7S64_8h.html#62180255114397ab05fc6ade783c1267">01146</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_LDRB_NONE                 ((unsigned int) 0x0 &lt;&lt; 18) // (TC) Edge: None</span>
<a name="l01147"></a><a class="code" href="AT91SAM7S64_8h.html#c03dec55b3dce937a45a61b2f2759be3">01147</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_LDRB_RISING               ((unsigned int) 0x1 &lt;&lt; 18) // (TC) Edge: rising edge of TIOA</span>
<a name="l01148"></a><a class="code" href="AT91SAM7S64_8h.html#8c417c02eecc238b30f71653ac2857ab">01148</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_LDRB_FALLING              ((unsigned int) 0x2 &lt;&lt; 18) // (TC) Edge: falling edge of TIOA</span>
<a name="l01149"></a><a class="code" href="AT91SAM7S64_8h.html#79b715c44ae1f3af977d97f7712580ca">01149</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_LDRB_BOTH                 ((unsigned int) 0x3 &lt;&lt; 18) // (TC) Edge: each edge of TIOA</span>
<a name="l01150"></a><a class="code" href="AT91SAM7S64_8h.html#88d040c0af65609a06c9a37cfd8ce20c">01150</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_AEEVT        ((unsigned int) 0x3 &lt;&lt; 20) // (TC) External Event Effect on TIOA</span>
<a name="l01151"></a><a class="code" href="AT91SAM7S64_8h.html#71ad254bf8c0a85104590762ae7774fc">01151</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_AEEVT_NONE                 ((unsigned int) 0x0 &lt;&lt; 20) // (TC) Effect: none</span>
<a name="l01152"></a><a class="code" href="AT91SAM7S64_8h.html#9a0fa7a18086b7ecac4af0001b946a06">01152</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_AEEVT_SET                  ((unsigned int) 0x1 &lt;&lt; 20) // (TC) Effect: set</span>
<a name="l01153"></a><a class="code" href="AT91SAM7S64_8h.html#f326a9074408bd03701119693b5e5b68">01153</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_AEEVT_CLEAR                ((unsigned int) 0x2 &lt;&lt; 20) // (TC) Effect: clear</span>
<a name="l01154"></a><a class="code" href="AT91SAM7S64_8h.html#06cd80f4cc7ab26ba6ddc480cfebcfd9">01154</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_AEEVT_TOGGLE               ((unsigned int) 0x3 &lt;&lt; 20) // (TC) Effect: toggle</span>
<a name="l01155"></a><a class="code" href="AT91SAM7S64_8h.html#7b745aa903b20634e602c496fcad07bc">01155</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_ASWTRG       ((unsigned int) 0x3 &lt;&lt; 22) // (TC) Software Trigger Effect on TIOA</span>
<a name="l01156"></a><a class="code" href="AT91SAM7S64_8h.html#3d4574db4ddce97f63e67b4a0cc948d3">01156</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_ASWTRG_NONE                 ((unsigned int) 0x0 &lt;&lt; 22) // (TC) Effect: none</span>
<a name="l01157"></a><a class="code" href="AT91SAM7S64_8h.html#9aeb9be4fc92cf7ade10ded35713633e">01157</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_ASWTRG_SET                  ((unsigned int) 0x1 &lt;&lt; 22) // (TC) Effect: set</span>
<a name="l01158"></a><a class="code" href="AT91SAM7S64_8h.html#9ccd13ad5e5574ab174f1d810fe9108a">01158</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_ASWTRG_CLEAR                ((unsigned int) 0x2 &lt;&lt; 22) // (TC) Effect: clear</span>
<a name="l01159"></a><a class="code" href="AT91SAM7S64_8h.html#dc3d78a23ffd039e749bc135f8d7d70a">01159</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_ASWTRG_TOGGLE               ((unsigned int) 0x3 &lt;&lt; 22) // (TC) Effect: toggle</span>
<a name="l01160"></a><a class="code" href="AT91SAM7S64_8h.html#5c755adb2f13698bd70e538fd9b28e52">01160</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_BCPB         ((unsigned int) 0x3 &lt;&lt; 24) // (TC) RB Compare Effect on TIOB</span>
<a name="l01161"></a><a class="code" href="AT91SAM7S64_8h.html#c0c9ee09167f9188281015230db928d7">01161</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BCPB_NONE                 ((unsigned int) 0x0 &lt;&lt; 24) // (TC) Effect: none</span>
<a name="l01162"></a><a class="code" href="AT91SAM7S64_8h.html#4bf198d58f9b804c9d596a7d324fa255">01162</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BCPB_SET                  ((unsigned int) 0x1 &lt;&lt; 24) // (TC) Effect: set</span>
<a name="l01163"></a><a class="code" href="AT91SAM7S64_8h.html#db0ce065d061ea136ae69bc2de789de9">01163</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BCPB_CLEAR                ((unsigned int) 0x2 &lt;&lt; 24) // (TC) Effect: clear</span>
<a name="l01164"></a><a class="code" href="AT91SAM7S64_8h.html#96df3690abd95de683721739eb9afe9a">01164</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BCPB_TOGGLE               ((unsigned int) 0x3 &lt;&lt; 24) // (TC) Effect: toggle</span>
<a name="l01165"></a><a class="code" href="AT91SAM7S64_8h.html#33a0f6c7c40aebf48fb9aeee409520c9">01165</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_BCPC         ((unsigned int) 0x3 &lt;&lt; 26) // (TC) RC Compare Effect on TIOB</span>
<a name="l01166"></a><a class="code" href="AT91SAM7S64_8h.html#c65d5a735b123e292ad5452ce2c91892">01166</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BCPC_NONE                 ((unsigned int) 0x0 &lt;&lt; 26) // (TC) Effect: none</span>
<a name="l01167"></a><a class="code" href="AT91SAM7S64_8h.html#f2db25a89fc99361e1c334a5647abe37">01167</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BCPC_SET                  ((unsigned int) 0x1 &lt;&lt; 26) // (TC) Effect: set</span>
<a name="l01168"></a><a class="code" href="AT91SAM7S64_8h.html#b4d5cbfc2c49dcad06262d863bc70d0c">01168</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BCPC_CLEAR                ((unsigned int) 0x2 &lt;&lt; 26) // (TC) Effect: clear</span>
<a name="l01169"></a><a class="code" href="AT91SAM7S64_8h.html#0275fb8cf32b14b8f2cddc361748a20a">01169</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BCPC_TOGGLE               ((unsigned int) 0x3 &lt;&lt; 26) // (TC) Effect: toggle</span>
<a name="l01170"></a><a class="code" href="AT91SAM7S64_8h.html#d3457da8470b88dcbfdfcc4c181a3dfb">01170</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_BEEVT        ((unsigned int) 0x3 &lt;&lt; 28) // (TC) External Event Effect on TIOB</span>
<a name="l01171"></a><a class="code" href="AT91SAM7S64_8h.html#68ee4a23932dd0ef1b3a1eed804e4861">01171</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BEEVT_NONE                 ((unsigned int) 0x0 &lt;&lt; 28) // (TC) Effect: none</span>
<a name="l01172"></a><a class="code" href="AT91SAM7S64_8h.html#762fa401e52f3601c9466a01d54e701e">01172</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BEEVT_SET                  ((unsigned int) 0x1 &lt;&lt; 28) // (TC) Effect: set</span>
<a name="l01173"></a><a class="code" href="AT91SAM7S64_8h.html#09d1c605501f937ffda26aeb184e3008">01173</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BEEVT_CLEAR                ((unsigned int) 0x2 &lt;&lt; 28) // (TC) Effect: clear</span>
<a name="l01174"></a><a class="code" href="AT91SAM7S64_8h.html#82acd57eafa731f22bdff2018eefaec5">01174</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BEEVT_TOGGLE               ((unsigned int) 0x3 &lt;&lt; 28) // (TC) Effect: toggle</span>
<a name="l01175"></a><a class="code" href="AT91SAM7S64_8h.html#04b0f1fc04bd6d6d11a5e194b2214188">01175</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_BSWTRG       ((unsigned int) 0x3 &lt;&lt; 30) // (TC) Software Trigger Effect on TIOB</span>
<a name="l01176"></a><a class="code" href="AT91SAM7S64_8h.html#71490d4b2d6b8d5cdc246d71d696a360">01176</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BSWTRG_NONE                 ((unsigned int) 0x0 &lt;&lt; 30) // (TC) Effect: none</span>
<a name="l01177"></a><a class="code" href="AT91SAM7S64_8h.html#7d77e5117003e11e0c312ed33f142d5e">01177</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BSWTRG_SET                  ((unsigned int) 0x1 &lt;&lt; 30) // (TC) Effect: set</span>
<a name="l01178"></a><a class="code" href="AT91SAM7S64_8h.html#90da673f257cf292b7437a123d88058f">01178</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BSWTRG_CLEAR                ((unsigned int) 0x2 &lt;&lt; 30) // (TC) Effect: clear</span>
<a name="l01179"></a><a class="code" href="AT91SAM7S64_8h.html#8fc9812c09bfb66ee19f8b5ecde86fe3">01179</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BSWTRG_TOGGLE               ((unsigned int) 0x3 &lt;&lt; 30) // (TC) Effect: toggle</span>
<a name="l01180"></a>01180 <span class="preprocessor"></span><span class="comment">// -------- TC_SR : (TC Offset: 0x20) TC Channel Status Register -------- </span>
<a name="l01181"></a><a class="code" href="AT91SAM7S64_8h.html#430dd419d79af2f49e86d63c5978169c">01181</a> <span class="preprocessor">#define AT91C_TC_COVFS        ((unsigned int) 0x1 &lt;&lt;  0) // (TC) Counter Overflow</span>
<a name="l01182"></a><a class="code" href="AT91SAM7S64_8h.html#519a22eec8b5c618c2c51130106a8f81">01182</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_LOVRS        ((unsigned int) 0x1 &lt;&lt;  1) // (TC) Load Overrun</span>
<a name="l01183"></a><a class="code" href="AT91SAM7S64_8h.html#c984dfb06785b4644e897331facbf791">01183</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_CPAS         ((unsigned int) 0x1 &lt;&lt;  2) // (TC) RA Compare</span>
<a name="l01184"></a><a class="code" href="AT91SAM7S64_8h.html#9aab3e7ad396ec65293da7ed525b147c">01184</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_CPBS         ((unsigned int) 0x1 &lt;&lt;  3) // (TC) RB Compare</span>
<a name="l01185"></a><a class="code" href="AT91SAM7S64_8h.html#58852a9496be093ae1bc2a0fa8895024">01185</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_CPCS         ((unsigned int) 0x1 &lt;&lt;  4) // (TC) RC Compare</span>
<a name="l01186"></a><a class="code" href="AT91SAM7S64_8h.html#e95f62baf644c3bc39f3ae2d27634ddc">01186</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_LDRAS        ((unsigned int) 0x1 &lt;&lt;  5) // (TC) RA Loading</span>
<a name="l01187"></a><a class="code" href="AT91SAM7S64_8h.html#b6f7c97949a8c6c0f1cd7f8e45d84361">01187</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_LDRBS        ((unsigned int) 0x1 &lt;&lt;  6) // (TC) RB Loading</span>
<a name="l01188"></a><a class="code" href="AT91SAM7S64_8h.html#f0d5bb0907975e95e87656bebcc275c7">01188</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_ETRGS        ((unsigned int) 0x1 &lt;&lt;  7) // (TC) External Trigger</span>
<a name="l01189"></a><a class="code" href="AT91SAM7S64_8h.html#352b40a891527c40f6072977230df969">01189</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_CLKSTA       ((unsigned int) 0x1 &lt;&lt; 16) // (TC) Clock Enabling</span>
<a name="l01190"></a><a class="code" href="AT91SAM7S64_8h.html#fcd600600083ddc63c832ee4e0236b44">01190</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_MTIOA        ((unsigned int) 0x1 &lt;&lt; 17) // (TC) TIOA Mirror</span>
<a name="l01191"></a><a class="code" href="AT91SAM7S64_8h.html#77e62550ab18d593d893a15f04c48b11">01191</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_MTIOB        ((unsigned int) 0x1 &lt;&lt; 18) // (TC) TIOA Mirror</span>
<a name="l01192"></a>01192 <span class="preprocessor"></span><span class="comment">// -------- TC_IER : (TC Offset: 0x24) TC Channel Interrupt Enable Register -------- </span>
<a name="l01193"></a>01193 <span class="comment">// -------- TC_IDR : (TC Offset: 0x28) TC Channel Interrupt Disable Register -------- </span>
<a name="l01194"></a>01194 <span class="comment">// -------- TC_IMR : (TC Offset: 0x2c) TC Channel Interrupt Mask Register -------- </span>
<a name="l01195"></a>01195 
<a name="l01196"></a>01196 <span class="comment">// *****************************************************************************</span>
<a name="l01197"></a>01197 <span class="comment">//              SOFTWARE API DEFINITION  FOR Timer Counter Interface</span>
<a name="l01198"></a>01198 <span class="comment">// *****************************************************************************</span>
<a name="l01199"></a>01199 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__TCB.html">_AT91S_TCB</a> {
<a name="l01200"></a>01200         <a class="code" href="struct__AT91S__TC.html">AT91S_TC</a>         <a class="code" href="struct__AT91S__TCB.html#40f09d0bd80e0c6cda2435c363e9adf4">TCB_TC0</a>;       <span class="comment">// TC Channel 0</span>
<a name="l01201"></a>01201         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__TCB.html#fdc45358f1b9877848d86c2a961b8fcd">Reserved0</a>[4];  <span class="comment">// </span>
<a name="l01202"></a>01202         <a class="code" href="struct__AT91S__TC.html">AT91S_TC</a>         <a class="code" href="struct__AT91S__TCB.html#81f675759b06d83bf2be86add42a53b2">TCB_TC1</a>;       <span class="comment">// TC Channel 1</span>
<a name="l01203"></a>01203         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__TCB.html#3cc49e27722e8de9d6d5fadb6445c391">Reserved1</a>[4];  <span class="comment">// </span>
<a name="l01204"></a>01204         <a class="code" href="struct__AT91S__TC.html">AT91S_TC</a>         <a class="code" href="struct__AT91S__TCB.html#f0a41cf819ea1e66f830d075116177db">TCB_TC2</a>;       <span class="comment">// TC Channel 2</span>
<a name="l01205"></a>01205         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__TCB.html#a7bc844b1136c77f0e771bb2d9069ab9">Reserved2</a>[4];  <span class="comment">// </span>
<a name="l01206"></a>01206         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__TCB.html#835cbeb765a56023288cb97dc1fe0b9b">TCB_BCR</a>;       <span class="comment">// TC Block Control Register</span>
<a name="l01207"></a>01207         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__TCB.html#c235985e8fa3bbf38093a7153c621d66">TCB_BMR</a>;       <span class="comment">// TC Block Mode Register</span>
<a name="l01208"></a>01208 } <a class="code" href="struct__AT91S__TCB.html">AT91S_TCB</a>, *<a class="code" href="struct__AT91S__TCB.html">AT91PS_TCB</a>;
<a name="l01209"></a>01209 
<a name="l01210"></a>01210 <span class="comment">// -------- TCB_BCR : (TCB Offset: 0xc0) TC Block Control Register -------- </span>
<a name="l01211"></a><a class="code" href="AT91SAM7S64_8h.html#107c19a568a5dec4983418a84564ef4b">01211</a> <span class="preprocessor">#define AT91C_TCB_SYNC        ((unsigned int) 0x1 &lt;&lt;  0) // (TCB) Synchro Command</span>
<a name="l01212"></a>01212 <span class="preprocessor"></span><span class="comment">// -------- TCB_BMR : (TCB Offset: 0xc4) TC Block Mode Register -------- </span>
<a name="l01213"></a><a class="code" href="AT91SAM7S64_8h.html#e15ae07551e91230ddf723731d003945">01213</a> <span class="preprocessor">#define AT91C_TCB_TC0XC0S     ((unsigned int) 0x3 &lt;&lt;  0) // (TCB) External Clock Signal 0 Selection</span>
<a name="l01214"></a><a class="code" href="AT91SAM7S64_8h.html#e698f28e6c2299165b7b69ad7f2f077b">01214</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TCB_TC0XC0S_TCLK0                ((unsigned int) 0x0) // (TCB) TCLK0 connected to XC0</span>
<a name="l01215"></a><a class="code" href="AT91SAM7S64_8h.html#2a3d3630ca284f2cef9836838e499597">01215</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TCB_TC0XC0S_NONE                 ((unsigned int) 0x1) // (TCB) None signal connected to XC0</span>
<a name="l01216"></a><a class="code" href="AT91SAM7S64_8h.html#ac6a33f8a77717cff071fa978eb40a02">01216</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TCB_TC0XC0S_TIOA1                ((unsigned int) 0x2) // (TCB) TIOA1 connected to XC0</span>
<a name="l01217"></a><a class="code" href="AT91SAM7S64_8h.html#208d9f3f7e5d7a86e12bc766b5340d71">01217</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TCB_TC0XC0S_TIOA2                ((unsigned int) 0x3) // (TCB) TIOA2 connected to XC0</span>
<a name="l01218"></a><a class="code" href="AT91SAM7S64_8h.html#b841b88704c17e5e42b597dc4127c2f9">01218</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TCB_TC1XC1S     ((unsigned int) 0x3 &lt;&lt;  2) // (TCB) External Clock Signal 1 Selection</span>
<a name="l01219"></a><a class="code" href="AT91SAM7S64_8h.html#27b0840e23ff09778d0208757359fc8d">01219</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TCB_TC1XC1S_TCLK1                ((unsigned int) 0x0 &lt;&lt;  2) // (TCB) TCLK1 connected to XC1</span>
<a name="l01220"></a><a class="code" href="AT91SAM7S64_8h.html#72487486b4357d1f250cab673364653d">01220</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TCB_TC1XC1S_NONE                 ((unsigned int) 0x1 &lt;&lt;  2) // (TCB) None signal connected to XC1</span>
<a name="l01221"></a><a class="code" href="AT91SAM7S64_8h.html#0b119a2dcd261e236d36e69945f03d51">01221</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TCB_TC1XC1S_TIOA0                ((unsigned int) 0x2 &lt;&lt;  2) // (TCB) TIOA0 connected to XC1</span>
<a name="l01222"></a><a class="code" href="AT91SAM7S64_8h.html#ef4e0cc9cfc6a26f0b78e82f01604d41">01222</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TCB_TC1XC1S_TIOA2                ((unsigned int) 0x3 &lt;&lt;  2) // (TCB) TIOA2 connected to XC1</span>
<a name="l01223"></a><a class="code" href="AT91SAM7S64_8h.html#fef7e2ad858ff351031a50dc5761b7cb">01223</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TCB_TC2XC2S     ((unsigned int) 0x3 &lt;&lt;  4) // (TCB) External Clock Signal 2 Selection</span>
<a name="l01224"></a><a class="code" href="AT91SAM7S64_8h.html#22a2ef64cb698fa796657a4a2568dc2b">01224</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TCB_TC2XC2S_TCLK2                ((unsigned int) 0x0 &lt;&lt;  4) // (TCB) TCLK2 connected to XC2</span>
<a name="l01225"></a><a class="code" href="AT91SAM7S64_8h.html#48647ce84e818212bf1c7bab2c271129">01225</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TCB_TC2XC2S_NONE                 ((unsigned int) 0x1 &lt;&lt;  4) // (TCB) None signal connected to XC2</span>
<a name="l01226"></a><a class="code" href="AT91SAM7S64_8h.html#bdf5cf6482dc8886b3f26910ef5ad08b">01226</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TCB_TC2XC2S_TIOA0                ((unsigned int) 0x2 &lt;&lt;  4) // (TCB) TIOA0 connected to XC2</span>
<a name="l01227"></a><a class="code" href="AT91SAM7S64_8h.html#88dae7e2bf482828090c736330eb0187">01227</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TCB_TC2XC2S_TIOA1                ((unsigned int) 0x3 &lt;&lt;  4) // (TCB) TIOA2 connected to XC2</span>
<a name="l01228"></a>01228 <span class="preprocessor"></span>
<a name="l01229"></a>01229 <span class="comment">// *****************************************************************************</span>
<a name="l01230"></a>01230 <span class="comment">//              SOFTWARE API DEFINITION  FOR PWMC Channel Interface</span>
<a name="l01231"></a>01231 <span class="comment">// *****************************************************************************</span>
<a name="l01232"></a>01232 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__PWMC__CH.html">_AT91S_PWMC_CH</a> {
<a name="l01233"></a>01233         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PWMC__CH.html#dbb97a3f0b481aadf70b44eb09dab317">PWMC_CMR</a>;      <span class="comment">// Channel Mode Register</span>
<a name="l01234"></a>01234         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PWMC__CH.html#26e04d9e84c8a4e470e63ba4166ef707">PWMC_CDTYR</a>;    <span class="comment">// Channel Duty Cycle Register</span>
<a name="l01235"></a>01235         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PWMC__CH.html#9bd363b91bbf1fad7c2205b403f4bda0">PWMC_CPRDR</a>;    <span class="comment">// Channel Period Register</span>
<a name="l01236"></a>01236         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PWMC__CH.html#e1a9fb05c89fe1a67b8a519ac04cff88">PWMC_CCNTR</a>;    <span class="comment">// Channel Counter Register</span>
<a name="l01237"></a>01237         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PWMC__CH.html#bb4f81af917724b30274a8c08918ea32">PWMC_CUPDR</a>;    <span class="comment">// Channel Update Register</span>
<a name="l01238"></a>01238         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PWMC__CH.html#da98ecbec7cd83bce1e5ec85c25a463d">PWMC_Reserved</a>[3];      <span class="comment">// Reserved</span>
<a name="l01239"></a>01239 } <a class="code" href="struct__AT91S__PWMC__CH.html">AT91S_PWMC_CH</a>, *<a class="code" href="struct__AT91S__PWMC__CH.html">AT91PS_PWMC_CH</a>;
<a name="l01240"></a>01240 
<a name="l01241"></a>01241 <span class="comment">// -------- PWMC_CMR : (PWMC_CH Offset: 0x0) PWMC Channel Mode Register -------- </span>
<a name="l01242"></a><a class="code" href="AT91SAM7S64_8h.html#92111764b223a0bf7305ec4693a80584">01242</a> <span class="preprocessor">#define AT91C_PWMC_CPRE       ((unsigned int) 0xF &lt;&lt;  0) // (PWMC_CH) Channel Pre-scaler : PWMC_CLKx</span>
<a name="l01243"></a><a class="code" href="AT91SAM7S64_8h.html#5016eb27e1ccdbcc0957873d46ec017a">01243</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_PWMC_CPRE_MCK                  ((unsigned int) 0x0) // (PWMC_CH) </span>
<a name="l01244"></a><a class="code" href="AT91SAM7S64_8h.html#5ef05931cd8d7c9c6239b82138e4ff22">01244</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_PWMC_CPRE_MCKA                 ((unsigned int) 0xB) // (PWMC_CH) </span>
<a name="l01245"></a><a class="code" href="AT91SAM7S64_8h.html#5d72dd7e4351fcc2cea8ad191ef93e70">01245</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_PWMC_CPRE_MCKB                 ((unsigned int) 0xC) // (PWMC_CH) </span>
<a name="l01246"></a><a class="code" href="AT91SAM7S64_8h.html#5343cdc8e24a06313c79c396e5e05007">01246</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CALG       ((unsigned int) 0x1 &lt;&lt;  8) // (PWMC_CH) Channel Alignment</span>
<a name="l01247"></a><a class="code" href="AT91SAM7S64_8h.html#980337fe08cff463cf4b907afbf94b5b">01247</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CPOL       ((unsigned int) 0x1 &lt;&lt;  9) // (PWMC_CH) Channel Polarity</span>
<a name="l01248"></a><a class="code" href="AT91SAM7S64_8h.html#52d089832ea954b3970fe3fa613871a4">01248</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CPD        ((unsigned int) 0x1 &lt;&lt; 10) // (PWMC_CH) Channel Update Period</span>
<a name="l01249"></a>01249 <span class="preprocessor"></span><span class="comment">// -------- PWMC_CDTYR : (PWMC_CH Offset: 0x4) PWMC Channel Duty Cycle Register -------- </span>
<a name="l01250"></a><a class="code" href="AT91SAM7S64_8h.html#c334ec5d6b396e653abffe96a8d42904">01250</a> <span class="preprocessor">#define AT91C_PWMC_CDTY       ((unsigned int) 0x0 &lt;&lt;  0) // (PWMC_CH) Channel Duty Cycle</span>
<a name="l01251"></a>01251 <span class="preprocessor"></span><span class="comment">// -------- PWMC_CPRDR : (PWMC_CH Offset: 0x8) PWMC Channel Period Register -------- </span>
<a name="l01252"></a><a class="code" href="AT91SAM7S64_8h.html#87acdedf8ce9be836d024cfa1b213af0">01252</a> <span class="preprocessor">#define AT91C_PWMC_CPRD       ((unsigned int) 0x0 &lt;&lt;  0) // (PWMC_CH) Channel Period</span>
<a name="l01253"></a>01253 <span class="preprocessor"></span><span class="comment">// -------- PWMC_CCNTR : (PWMC_CH Offset: 0xc) PWMC Channel Counter Register -------- </span>
<a name="l01254"></a><a class="code" href="AT91SAM7S64_8h.html#fb29e1cc4a83bb7c7fe7f7481b47920b">01254</a> <span class="preprocessor">#define AT91C_PWMC_CCNT       ((unsigned int) 0x0 &lt;&lt;  0) // (PWMC_CH) Channel Counter</span>
<a name="l01255"></a>01255 <span class="preprocessor"></span><span class="comment">// -------- PWMC_CUPDR : (PWMC_CH Offset: 0x10) PWMC Channel Update Register -------- </span>
<a name="l01256"></a><a class="code" href="AT91SAM7S64_8h.html#ee1a0a02872a39bf134892ec37efafac">01256</a> <span class="preprocessor">#define AT91C_PWMC_CUPD       ((unsigned int) 0x0 &lt;&lt;  0) // (PWMC_CH) Channel Update</span>
<a name="l01257"></a>01257 <span class="preprocessor"></span>
<a name="l01258"></a>01258 <span class="comment">// *****************************************************************************</span>
<a name="l01259"></a>01259 <span class="comment">//              SOFTWARE API DEFINITION  FOR Pulse Width Modulation Controller Interface</span>
<a name="l01260"></a>01260 <span class="comment">// *****************************************************************************</span>
<a name="l01261"></a>01261 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__PWMC.html">_AT91S_PWMC</a> {
<a name="l01262"></a>01262         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PWMC.html#9c0660954130a87462b9034dcea9ab75">PWMC_MR</a>;       <span class="comment">// PWMC Mode Register</span>
<a name="l01263"></a>01263         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PWMC.html#0c9c6edf94968a23bfecf78872abe945">PWMC_ENA</a>;      <span class="comment">// PWMC Enable Register</span>
<a name="l01264"></a>01264         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PWMC.html#88af22dd78f3a197f35ad398a80d7394">PWMC_DIS</a>;      <span class="comment">// PWMC Disable Register</span>
<a name="l01265"></a>01265         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PWMC.html#517d41f2c73efb8ee4a9484992eaccfd">PWMC_SR</a>;       <span class="comment">// PWMC Status Register</span>
<a name="l01266"></a>01266         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PWMC.html#5262f70781ba8846d3c0cdf88af91379">PWMC_IER</a>;      <span class="comment">// PWMC Interrupt Enable Register</span>
<a name="l01267"></a>01267         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PWMC.html#91998f2d7e11c486a62f413776f6ea47">PWMC_IDR</a>;      <span class="comment">// PWMC Interrupt Disable Register</span>
<a name="l01268"></a>01268         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PWMC.html#b648ff32d47dac368972f709a2c47758">PWMC_IMR</a>;      <span class="comment">// PWMC Interrupt Mask Register</span>
<a name="l01269"></a>01269         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PWMC.html#01fea47ca1fdeb2bf544efd5dc78f6cf">PWMC_ISR</a>;      <span class="comment">// PWMC Interrupt Status Register</span>
<a name="l01270"></a>01270         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PWMC.html#1baa67c9707aeee68147f9d39fa6fb4e">Reserved0</a>[55];         <span class="comment">// </span>
<a name="l01271"></a>01271         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PWMC.html#b2a01510bff53f8ebd4b6d20149f1063">PWMC_VR</a>;       <span class="comment">// PWMC Version Register</span>
<a name="l01272"></a>01272         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__PWMC.html#c122daa3cb4b2bf33d016fc54dab8fff">Reserved1</a>[64];         <span class="comment">// </span>
<a name="l01273"></a>01273         <a class="code" href="struct__AT91S__PWMC__CH.html">AT91S_PWMC_CH</a>    <a class="code" href="struct__AT91S__PWMC.html#f9dea3e4136eb95ce33c311d9e60777a">PWMC_CH</a>[32];   <span class="comment">// PWMC Channel 0</span>
<a name="l01274"></a>01274 } <a class="code" href="struct__AT91S__PWMC.html">AT91S_PWMC</a>, *<a class="code" href="struct__AT91S__PWMC.html">AT91PS_PWMC</a>;
<a name="l01275"></a>01275 
<a name="l01276"></a>01276 <span class="comment">// -------- PWMC_MR : (PWMC Offset: 0x0) PWMC Mode Register -------- </span>
<a name="l01277"></a><a class="code" href="AT91SAM7S64_8h.html#3108f527efb1a0026e7a5bd7dbaf4613">01277</a> <span class="preprocessor">#define AT91C_PWMC_DIVA       ((unsigned int) 0xFF &lt;&lt;  0) // (PWMC) CLKA divide factor.</span>
<a name="l01278"></a><a class="code" href="AT91SAM7S64_8h.html#9cbbd9f834ebf9858a6097cf5af5e63a">01278</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_PREA       ((unsigned int) 0xF &lt;&lt;  8) // (PWMC) Divider Input Clock Prescaler A</span>
<a name="l01279"></a><a class="code" href="AT91SAM7S64_8h.html#477e34e6f4e44028a66672fae268c633">01279</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_PWMC_PREA_MCK                  ((unsigned int) 0x0 &lt;&lt;  8) // (PWMC) </span>
<a name="l01280"></a><a class="code" href="AT91SAM7S64_8h.html#d34024a5488dc9ccbf410b85489eac28">01280</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_DIVB       ((unsigned int) 0xFF &lt;&lt; 16) // (PWMC) CLKB divide factor.</span>
<a name="l01281"></a><a class="code" href="AT91SAM7S64_8h.html#307a50fad99227683ab61e7be70d50cf">01281</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_PREB       ((unsigned int) 0xF &lt;&lt; 24) // (PWMC) Divider Input Clock Prescaler B</span>
<a name="l01282"></a><a class="code" href="AT91SAM7S64_8h.html#7900e3d28d1888130f9f70c954e6424a">01282</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_PWMC_PREB_MCK                  ((unsigned int) 0x0 &lt;&lt; 24) // (PWMC) </span>
<a name="l01283"></a>01283 <span class="preprocessor"></span><span class="comment">// -------- PWMC_ENA : (PWMC Offset: 0x4) PWMC Enable Register -------- </span>
<a name="l01284"></a><a class="code" href="AT91SAM7S64_8h.html#4ca7975eb170ea029255aa13efe63908">01284</a> <span class="preprocessor">#define AT91C_PWMC_CHID0      ((unsigned int) 0x1 &lt;&lt;  0) // (PWMC) Channel ID 0</span>
<a name="l01285"></a><a class="code" href="AT91SAM7S64_8h.html#a41d6106e3fe0a8366622de6bdbec2a8">01285</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CHID1      ((unsigned int) 0x1 &lt;&lt;  1) // (PWMC) Channel ID 1</span>
<a name="l01286"></a><a class="code" href="AT91SAM7S64_8h.html#07679c8f5c52bb41c9317a2213f48dd4">01286</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CHID2      ((unsigned int) 0x1 &lt;&lt;  2) // (PWMC) Channel ID 2</span>
<a name="l01287"></a><a class="code" href="AT91SAM7S64_8h.html#d9b989525e43ef5fcdb9eca00a9c4f75">01287</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CHID3      ((unsigned int) 0x1 &lt;&lt;  3) // (PWMC) Channel ID 3</span>
<a name="l01288"></a><a class="code" href="AT91SAM7S64_8h.html#52d31c45649266ad53a48b54c1b3bbfe">01288</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CHID4      ((unsigned int) 0x1 &lt;&lt;  4) // (PWMC) Channel ID 4</span>
<a name="l01289"></a><a class="code" href="AT91SAM7S64_8h.html#c3c9633f9bedfa3e6c0787b934e60a39">01289</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CHID5      ((unsigned int) 0x1 &lt;&lt;  5) // (PWMC) Channel ID 5</span>
<a name="l01290"></a><a class="code" href="AT91SAM7S64_8h.html#2716272b7b6346e7aff09ad01ebd4fd2">01290</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CHID6      ((unsigned int) 0x1 &lt;&lt;  6) // (PWMC) Channel ID 6</span>
<a name="l01291"></a><a class="code" href="AT91SAM7S64_8h.html#05e2f941f75dde8f79c2da8249313f50">01291</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CHID7      ((unsigned int) 0x1 &lt;&lt;  7) // (PWMC) Channel ID 7</span>
<a name="l01292"></a>01292 <span class="preprocessor"></span><span class="comment">// -------- PWMC_DIS : (PWMC Offset: 0x8) PWMC Disable Register -------- </span>
<a name="l01293"></a>01293 <span class="comment">// -------- PWMC_SR : (PWMC Offset: 0xc) PWMC Status Register -------- </span>
<a name="l01294"></a>01294 <span class="comment">// -------- PWMC_IER : (PWMC Offset: 0x10) PWMC Interrupt Enable Register -------- </span>
<a name="l01295"></a>01295 <span class="comment">// -------- PWMC_IDR : (PWMC Offset: 0x14) PWMC Interrupt Disable Register -------- </span>
<a name="l01296"></a>01296 <span class="comment">// -------- PWMC_IMR : (PWMC Offset: 0x18) PWMC Interrupt Mask Register -------- </span>
<a name="l01297"></a>01297 <span class="comment">// -------- PWMC_ISR : (PWMC Offset: 0x1c) PWMC Interrupt Status Register -------- </span>
<a name="l01298"></a>01298 
<a name="l01299"></a>01299 <span class="comment">// *****************************************************************************</span>
<a name="l01300"></a>01300 <span class="comment">//              SOFTWARE API DEFINITION  FOR USB Device Interface</span>
<a name="l01301"></a>01301 <span class="comment">// *****************************************************************************</span>
<a name="l01302"></a>01302 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__UDP.html">_AT91S_UDP</a> {
<a name="l01303"></a>01303         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__UDP.html#dc10dbeb36dd030a78d80a0f2f4e1f5c">UDP_NUM</a>;       <span class="comment">// Frame Number Register</span>
<a name="l01304"></a>01304         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__UDP.html#56f35ef281d58bbdde56a5a38750fc2e">UDP_GLBSTATE</a>;  <span class="comment">// Global State Register</span>
<a name="l01305"></a>01305         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__UDP.html#b2436c0f24250cfc5f3d5b4cc63b62b9">UDP_FADDR</a>;     <span class="comment">// Function Address Register</span>
<a name="l01306"></a>01306         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__UDP.html#21ec9d439f9a93d433e51086767e9027">Reserved0</a>[1];  <span class="comment">// </span>
<a name="l01307"></a>01307         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__UDP.html#fd91ae40c2301d69f3518adcbddcbd1e">UDP_IER</a>;       <span class="comment">// Interrupt Enable Register</span>
<a name="l01308"></a>01308         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__UDP.html#5487e1dc226d511f8fe09f440ad663b7">UDP_IDR</a>;       <span class="comment">// Interrupt Disable Register</span>
<a name="l01309"></a>01309         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__UDP.html#deaa26682a0a229b8560074ce9030351">UDP_IMR</a>;       <span class="comment">// Interrupt Mask Register</span>
<a name="l01310"></a>01310         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__UDP.html#83b861d5cf938b16d0f9a2b06ad428d9">UDP_ISR</a>;       <span class="comment">// Interrupt Status Register</span>
<a name="l01311"></a>01311         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__UDP.html#a3b6e0d2334899b4d3c77665b38650ff">UDP_ICR</a>;       <span class="comment">// Interrupt Clear Register</span>
<a name="l01312"></a>01312         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__UDP.html#269c69151e7a68327cfc230b3f694508">Reserved1</a>[1];  <span class="comment">// </span>
<a name="l01313"></a>01313         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__UDP.html#b171e6dc8a3bade2c3ba5359d74b7fea">UDP_RSTEP</a>;     <span class="comment">// Reset Endpoint Register</span>
<a name="l01314"></a>01314         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__UDP.html#0c441ba136413330a5de9dd5160d4d42">Reserved2</a>[1];  <span class="comment">// </span>
<a name="l01315"></a>01315         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__UDP.html#b580e8f3463413dae9a97276d2967a15">UDP_CSR</a>[8];    <span class="comment">// Endpoint Control and Status Register</span>
<a name="l01316"></a>01316         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__UDP.html#54d00cd461a9f587e9cb972da54e48fb">UDP_FDR</a>[8];    <span class="comment">// Endpoint FIFO Data Register</span>
<a name="l01317"></a>01317         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__UDP.html#5510369d42dacd07d35b4bf302e701fc">Reserved3</a>[1];  <span class="comment">// </span>
<a name="l01318"></a>01318         <a class="code" href="AT91SAM7S256_8h.html#712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>         <a class="code" href="struct__AT91S__UDP.html#f4a766ffccdbe79e17f95783df644e03">UDP_TXVC</a>;      <span class="comment">// Transceiver Control Register</span>
<a name="l01319"></a>01319 } <a class="code" href="struct__AT91S__UDP.html">AT91S_UDP</a>, *<a class="code" href="struct__AT91S__UDP.html">AT91PS_UDP</a>;
<a name="l01320"></a>01320 
<a name="l01321"></a>01321 <span class="comment">// -------- UDP_FRM_NUM : (UDP Offset: 0x0) USB Frame Number Register -------- </span>
<a name="l01322"></a><a class="code" href="AT91SAM7S64_8h.html#e918f0a0813be8b451014b8f529f4012">01322</a> <span class="preprocessor">#define AT91C_UDP_FRM_NUM     ((unsigned int) 0x7FF &lt;&lt;  0) // (UDP) Frame Number as Defined in the Packet Field Formats</span>
<a name="l01323"></a><a class="code" href="AT91SAM7S64_8h.html#45d1c10c52bf20f2dd6997252eb2ae18">01323</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_FRM_ERR     ((unsigned int) 0x1 &lt;&lt; 16) // (UDP) Frame Error</span>
<a name="l01324"></a><a class="code" href="AT91SAM7S64_8h.html#a2e68a9a62ba43d7a96792240ad058b3">01324</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_FRM_OK      ((unsigned int) 0x1 &lt;&lt; 17) // (UDP) Frame OK</span>
<a name="l01325"></a>01325 <span class="preprocessor"></span><span class="comment">// -------- UDP_GLB_STATE : (UDP Offset: 0x4) USB Global State Register -------- </span>
<a name="l01326"></a><a class="code" href="AT91SAM7S64_8h.html#3df939ec689fad23144ed35e84143477">01326</a> <span class="preprocessor">#define AT91C_UDP_FADDEN      ((unsigned int) 0x1 &lt;&lt;  0) // (UDP) Function Address Enable</span>
<a name="l01327"></a><a class="code" href="AT91SAM7S64_8h.html#3af25a93d8e82f42f92e4f79a5bbaa83">01327</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_CONFG       ((unsigned int) 0x1 &lt;&lt;  1) // (UDP) Configured</span>
<a name="l01328"></a><a class="code" href="AT91SAM7S64_8h.html#335e7d4d52f475e5faaf5a9fb156cf0e">01328</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_ESR         ((unsigned int) 0x1 &lt;&lt;  2) // (UDP) Enable Send Resume</span>
<a name="l01329"></a><a class="code" href="AT91SAM7S64_8h.html#a1cebacb3bdd5541bc1de71ccdf92bd9">01329</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_RSMINPR     ((unsigned int) 0x1 &lt;&lt;  3) // (UDP) A Resume Has Been Sent to the Host</span>
<a name="l01330"></a><a class="code" href="AT91SAM7S64_8h.html#cb510a4b8b4bb3b293dc239627531361">01330</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_RMWUPE      ((unsigned int) 0x1 &lt;&lt;  4) // (UDP) Remote Wake Up Enable</span>
<a name="l01331"></a>01331 <span class="preprocessor"></span><span class="comment">// -------- UDP_FADDR : (UDP Offset: 0x8) USB Function Address Register -------- </span>
<a name="l01332"></a><a class="code" href="AT91SAM7S64_8h.html#a399fdeb0df35c8553ef06c6da18eff7">01332</a> <span class="preprocessor">#define AT91C_UDP_FADD        ((unsigned int) 0xFF &lt;&lt;  0) // (UDP) Function Address Value</span>
<a name="l01333"></a><a class="code" href="AT91SAM7S64_8h.html#6c6ce7f722bcfaaaa6c9053d448a91bf">01333</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_FEN         ((unsigned int) 0x1 &lt;&lt;  8) // (UDP) Function Enable</span>
<a name="l01334"></a>01334 <span class="preprocessor"></span><span class="comment">// -------- UDP_IER : (UDP Offset: 0x10) USB Interrupt Enable Register -------- </span>
<a name="l01335"></a><a class="code" href="AT91SAM7S64_8h.html#a231db13123efe85390749a5f41655b3">01335</a> <span class="preprocessor">#define AT91C_UDP_EPINT0      ((unsigned int) 0x1 &lt;&lt;  0) // (UDP) Endpoint 0 Interrupt</span>
<a name="l01336"></a><a class="code" href="AT91SAM7S64_8h.html#1a17ba7dff62066021586d2c9da30148">01336</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_EPINT1      ((unsigned int) 0x1 &lt;&lt;  1) // (UDP) Endpoint 0 Interrupt</span>
<a name="l01337"></a><a class="code" href="AT91SAM7S64_8h.html#e5d8fc722f9c7fcd51508e4b348dea0d">01337</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_EPINT2      ((unsigned int) 0x1 &lt;&lt;  2) // (UDP) Endpoint 2 Interrupt</span>
<a name="l01338"></a><a class="code" href="AT91SAM7S64_8h.html#242f01d1ddfe223db69f230c267b37c0">01338</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_EPINT3      ((unsigned int) 0x1 &lt;&lt;  3) // (UDP) Endpoint 3 Interrupt</span>
<a name="l01339"></a><a class="code" href="AT91SAM7S64_8h.html#8b92a2c29b38aa41e194f04fd1bd9583">01339</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_EPINT4      ((unsigned int) 0x1 &lt;&lt;  4) // (UDP) Endpoint 4 Interrupt</span>
<a name="l01340"></a><a class="code" href="AT91SAM7S64_8h.html#e82098ed40ebf71c7ad652794ef79d3f">01340</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_EPINT5      ((unsigned int) 0x1 &lt;&lt;  5) // (UDP) Endpoint 5 Interrupt</span>
<a name="l01341"></a><a class="code" href="AT91SAM7S64_8h.html#c388492383cbd75ef402e9c918eabf84">01341</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_EPINT6      ((unsigned int) 0x1 &lt;&lt;  6) // (UDP) Endpoint 6 Interrupt</span>
<a name="l01342"></a><a class="code" href="AT91SAM7S64_8h.html#3d79400498a03ea70f61231f29843140">01342</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_EPINT7      ((unsigned int) 0x1 &lt;&lt;  7) // (UDP) Endpoint 7 Interrupt</span>
<a name="l01343"></a><a class="code" href="AT91SAM7S64_8h.html#ee76f53e58d0725d21b57e16a1872b91">01343</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_RXSUSP      ((unsigned int) 0x1 &lt;&lt;  8) // (UDP) USB Suspend Interrupt</span>
<a name="l01344"></a><a class="code" href="AT91SAM7S64_8h.html#359943e009f7a44ba0bbe03db8eeedd5">01344</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_RXRSM       ((unsigned int) 0x1 &lt;&lt;  9) // (UDP) USB Resume Interrupt</span>
<a name="l01345"></a><a class="code" href="AT91SAM7S64_8h.html#16457337bc108f926e0da7eb99643baf">01345</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_EXTRSM      ((unsigned int) 0x1 &lt;&lt; 10) // (UDP) USB External Resume Interrupt</span>
<a name="l01346"></a><a class="code" href="AT91SAM7S64_8h.html#7bc497e4d0bcf0ad713648f9c13a890c">01346</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_SOFINT      ((unsigned int) 0x1 &lt;&lt; 11) // (UDP) USB Start Of frame Interrupt</span>
<a name="l01347"></a><a class="code" href="AT91SAM7S64_8h.html#a8ef719c8714aedb7d302809d1cabff6">01347</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_WAKEUP      ((unsigned int) 0x1 &lt;&lt; 13) // (UDP) USB Resume Interrupt</span>
<a name="l01348"></a>01348 <span class="preprocessor"></span><span class="comment">// -------- UDP_IDR : (UDP Offset: 0x14) USB Interrupt Disable Register -------- </span>
<a name="l01349"></a>01349 <span class="comment">// -------- UDP_IMR : (UDP Offset: 0x18) USB Interrupt Mask Register -------- </span>
<a name="l01350"></a>01350 <span class="comment">// -------- UDP_ISR : (UDP Offset: 0x1c) USB Interrupt Status Register -------- </span>
<a name="l01351"></a><a class="code" href="AT91SAM7S64_8h.html#963f4e535475fdca21e2b4462041ba16">01351</a> <span class="preprocessor">#define AT91C_UDP_ENDBUSRES   ((unsigned int) 0x1 &lt;&lt; 12) // (UDP) USB End Of Bus Reset Interrupt</span>
<a name="l01352"></a>01352 <span class="preprocessor"></span><span class="comment">// -------- UDP_ICR : (UDP Offset: 0x20) USB Interrupt Clear Register -------- </span>
<a name="l01353"></a>01353 <span class="comment">// -------- UDP_RST_EP : (UDP Offset: 0x28) USB Reset Endpoint Register -------- </span>
<a name="l01354"></a><a class="code" href="AT91SAM7S64_8h.html#8eece1c2437e70c0d23995d182747169">01354</a> <span class="preprocessor">#define AT91C_UDP_EP0         ((unsigned int) 0x1 &lt;&lt;  0) // (UDP) Reset Endpoint 0</span>
<a name="l01355"></a><a class="code" href="AT91SAM7S64_8h.html#3192588280fa39ba88e7807162df2668">01355</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_EP1         ((unsigned int) 0x1 &lt;&lt;  1) // (UDP) Reset Endpoint 1</span>
<a name="l01356"></a><a class="code" href="AT91SAM7S64_8h.html#fc01cc967634aaf6b34c009593ab6663">01356</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_EP2         ((unsigned int) 0x1 &lt;&lt;  2) // (UDP) Reset Endpoint 2</span>
<a name="l01357"></a><a class="code" href="AT91SAM7S64_8h.html#55ff9f19b78ade374607ba1e30681b04">01357</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_EP3         ((unsigned int) 0x1 &lt;&lt;  3) // (UDP) Reset Endpoint 3</span>
<a name="l01358"></a><a class="code" href="AT91SAM7S64_8h.html#06db7f870578c69ea91a04032855ebfa">01358</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_EP4         ((unsigned int) 0x1 &lt;&lt;  4) // (UDP) Reset Endpoint 4</span>
<a name="l01359"></a><a class="code" href="AT91SAM7S64_8h.html#a5fabc45c94b0b55e2ff75b512aada4d">01359</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_EP5         ((unsigned int) 0x1 &lt;&lt;  5) // (UDP) Reset Endpoint 5</span>
<a name="l01360"></a><a class="code" href="AT91SAM7S64_8h.html#3e2ce2d9909d197b4248aa66d5474607">01360</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_EP6         ((unsigned int) 0x1 &lt;&lt;  6) // (UDP) Reset Endpoint 6</span>
<a name="l01361"></a><a class="code" href="AT91SAM7S64_8h.html#8a301ae88de134332de036bdb7276bef">01361</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_EP7         ((unsigned int) 0x1 &lt;&lt;  7) // (UDP) Reset Endpoint 7</span>
<a name="l01362"></a>01362 <span class="preprocessor"></span><span class="comment">// -------- UDP_CSR : (UDP Offset: 0x30) USB Endpoint Control and Status Register -------- </span>
<a name="l01363"></a><a class="code" href="AT91SAM7S64_8h.html#a0248fd3450dbed0a4920efbd37a5c25">01363</a> <span class="preprocessor">#define AT91C_UDP_TXCOMP      ((unsigned int) 0x1 &lt;&lt;  0) // (UDP) Generates an IN packet with data previously written in the DPR</span>
<a name="l01364"></a><a class="code" href="AT91SAM7S64_8h.html#e313b496b0f57c6f1709a2fb4b57daaa">01364</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_RX_DATA_BK0 ((unsigned int) 0x1 &lt;&lt;  1) // (UDP) Receive Data Bank 0</span>
<a name="l01365"></a><a class="code" href="AT91SAM7S64_8h.html#2a28903a455889bb4db81566185e2470">01365</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_RXSETUP     ((unsigned int) 0x1 &lt;&lt;  2) // (UDP) Sends STALL to the Host (Control endpoints)</span>
<a name="l01366"></a><a class="code" href="AT91SAM7S64_8h.html#59bb4c10c9e4abb9fbe812b22069f50f">01366</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_ISOERROR    ((unsigned int) 0x1 &lt;&lt;  3) // (UDP) Isochronous error (Isochronous endpoints)</span>
<a name="l01367"></a><a class="code" href="AT91SAM7S64_8h.html#fb1da15a9600778181dba435272150da">01367</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_TXPKTRDY    ((unsigned int) 0x1 &lt;&lt;  4) // (UDP) Transmit Packet Ready</span>
<a name="l01368"></a><a class="code" href="AT91SAM7S64_8h.html#99191244fa595e96bec692b200b9c708">01368</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_FORCESTALL  ((unsigned int) 0x1 &lt;&lt;  5) // (UDP) Force Stall (used by Control, Bulk and Isochronous endpoints).</span>
<a name="l01369"></a><a class="code" href="AT91SAM7S64_8h.html#cb6db66df37f8269f54808965876452d">01369</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_RX_DATA_BK1 ((unsigned int) 0x1 &lt;&lt;  6) // (UDP) Receive Data Bank 1 (only used by endpoints with ping-pong attributes).</span>
<a name="l01370"></a><a class="code" href="AT91SAM7S64_8h.html#d5bb9f6b22cd7b71c41e0c5f21359147">01370</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_DIR         ((unsigned int) 0x1 &lt;&lt;  7) // (UDP) Transfer Direction</span>
<a name="l01371"></a><a class="code" href="AT91SAM7S64_8h.html#dab36cc6d97194fd0c3a34dfe9f1076b">01371</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_EPTYPE      ((unsigned int) 0x7 &lt;&lt;  8) // (UDP) Endpoint type</span>
<a name="l01372"></a><a class="code" href="AT91SAM7S64_8h.html#1d3aaad9ea154ac7ea6357eadd5c8a32">01372</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_UDP_EPTYPE_CTRL                 ((unsigned int) 0x0 &lt;&lt;  8) // (UDP) Control</span>
<a name="l01373"></a><a class="code" href="AT91SAM7S64_8h.html#e1aec7e27eed3a2d7be3a15342b6299f">01373</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_UDP_EPTYPE_ISO_OUT              ((unsigned int) 0x1 &lt;&lt;  8) // (UDP) Isochronous OUT</span>
<a name="l01374"></a><a class="code" href="AT91SAM7S64_8h.html#c94b088b5f232c505558cabead5719fd">01374</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_UDP_EPTYPE_BULK_OUT             ((unsigned int) 0x2 &lt;&lt;  8) // (UDP) Bulk OUT</span>
<a name="l01375"></a><a class="code" href="AT91SAM7S64_8h.html#b1a1c8a2611827dd00b51592c13fc92e">01375</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_UDP_EPTYPE_INT_OUT              ((unsigned int) 0x3 &lt;&lt;  8) // (UDP) Interrupt OUT</span>
<a name="l01376"></a><a class="code" href="AT91SAM7S64_8h.html#b0038b2f8b27df3ad0d9715120e5eb24">01376</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_UDP_EPTYPE_ISO_IN               ((unsigned int) 0x5 &lt;&lt;  8) // (UDP) Isochronous IN</span>
<a name="l01377"></a><a class="code" href="AT91SAM7S64_8h.html#6662ace61cac91faf0ae2d564623105d">01377</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_UDP_EPTYPE_BULK_IN              ((unsigned int) 0x6 &lt;&lt;  8) // (UDP) Bulk IN</span>
<a name="l01378"></a><a class="code" href="AT91SAM7S64_8h.html#b04fd08051845f87617a29a73b99fbfe">01378</a> <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_UDP_EPTYPE_INT_IN               ((unsigned int) 0x7 &lt;&lt;  8) // (UDP) Interrupt IN</span>
<a name="l01379"></a><a class="code" href="AT91SAM7S64_8h.html#a7f9626f06dff378615092a5c0d601a3">01379</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_DTGLE       ((unsigned int) 0x1 &lt;&lt; 11) // (UDP) Data Toggle</span>
<a name="l01380"></a><a class="code" href="AT91SAM7S64_8h.html#a6a2e4bfbfd0b615450b6d812f21a0a3">01380</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_EPEDS       ((unsigned int) 0x1 &lt;&lt; 15) // (UDP) Endpoint Enable Disable</span>
<a name="l01381"></a><a class="code" href="AT91SAM7S64_8h.html#6528ea478dd6f86c09ec5fb953238acd">01381</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_RXBYTECNT   ((unsigned int) 0x7FF &lt;&lt; 16) // (UDP) Number Of Bytes Available in the FIFO</span>
<a name="l01382"></a>01382 <span class="preprocessor"></span><span class="comment">// -------- UDP_TXVC : (UDP Offset: 0x74) Transceiver Control Register -------- </span>
<a name="l01383"></a><a class="code" href="AT91SAM7S64_8h.html#8080f15a628788b94f22577425f1c178">01383</a> <span class="preprocessor">#define AT91C_UDP_TXVDIS      ((unsigned int) 0x1 &lt;&lt;  8) // (UDP) </span>
<a name="l01384"></a><a class="code" href="AT91SAM7S64_8h.html#95d441c7575612c9941c35d6191dc61a">01384</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_PUON        ((unsigned int) 0x1 &lt;&lt;  9) // (UDP) Pull-up ON</span>
<a name="l01385"></a>01385 <span class="preprocessor"></span>
<a name="l01386"></a>01386 <span class="comment">// *****************************************************************************</span>
<a name="l01387"></a>01387 <span class="comment">//               REGISTER ADDRESS DEFINITION FOR AT91SAM7S64</span>
<a name="l01388"></a>01388 <span class="comment">// *****************************************************************************</span>
<a name="l01389"></a>01389 <span class="comment">// ========== Register definition for SYS peripheral ========== </span>
<a name="l01390"></a>01390 <span class="comment">// ========== Register definition for AIC peripheral ========== </span>
<a name="l01391"></a><a class="code" href="AT91SAM7S64_8h.html#59d48beaedc4723dde35e1da1290c72b">01391</a> <span class="preprocessor">#define AT91C_AIC_IVR   ((AT91_REG *)   0xFFFFF100) // (AIC) IRQ Vector Register</span>
<a name="l01392"></a><a class="code" href="AT91SAM7S64_8h.html#4480f18cb6202e4fca4cfef8f5276705">01392</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_SMR   ((AT91_REG *)   0xFFFFF000) // (AIC) Source Mode Register</span>
<a name="l01393"></a><a class="code" href="AT91SAM7S64_8h.html#260f4fef8883877802b9f495afadedef">01393</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_FVR   ((AT91_REG *)   0xFFFFF104) // (AIC) FIQ Vector Register</span>
<a name="l01394"></a><a class="code" href="AT91SAM7S64_8h.html#658342079ef86ca02b400bca590157c5">01394</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_DCR   ((AT91_REG *)   0xFFFFF138) // (AIC) Debug Control Register (Protect)</span>
<a name="l01395"></a><a class="code" href="AT91SAM7S64_8h.html#4b9cd98d7ecaede481636cb8ed07aa3f">01395</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_EOICR ((AT91_REG *)   0xFFFFF130) // (AIC) End of Interrupt Command Register</span>
<a name="l01396"></a><a class="code" href="AT91SAM7S64_8h.html#3706014afd66ae5afcfc65bafbb7a856">01396</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_SVR   ((AT91_REG *)   0xFFFFF080) // (AIC) Source Vector Register</span>
<a name="l01397"></a><a class="code" href="AT91SAM7S64_8h.html#a3d9b233ceed49a9659357ad505e03e7">01397</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_FFSR  ((AT91_REG *)   0xFFFFF148) // (AIC) Fast Forcing Status Register</span>
<a name="l01398"></a><a class="code" href="AT91SAM7S64_8h.html#2ebc1521442e6301cbc1aebe8b6a60fe">01398</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_ICCR  ((AT91_REG *)   0xFFFFF128) // (AIC) Interrupt Clear Command Register</span>
<a name="l01399"></a><a class="code" href="AT91SAM7S64_8h.html#502b849eb0925da51ea1724bfb9ff675">01399</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_ISR   ((AT91_REG *)   0xFFFFF108) // (AIC) Interrupt Status Register</span>
<a name="l01400"></a><a class="code" href="AT91SAM7S64_8h.html#ec49d326140f483ce6a51125c04b4c45">01400</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_IMR   ((AT91_REG *)   0xFFFFF110) // (AIC) Interrupt Mask Register</span>
<a name="l01401"></a><a class="code" href="AT91SAM7S64_8h.html#bf803377d831045384c1b12293880e75">01401</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_IPR   ((AT91_REG *)   0xFFFFF10C) // (AIC) Interrupt Pending Register</span>
<a name="l01402"></a><a class="code" href="AT91SAM7S64_8h.html#cac44f7aa3c5256f6d1f2fce7174b45f">01402</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_FFER  ((AT91_REG *)   0xFFFFF140) // (AIC) Fast Forcing Enable Register</span>
<a name="l01403"></a><a class="code" href="AT91SAM7S64_8h.html#b55840ce00a4bfa54acfd8b74809c71d">01403</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_IECR  ((AT91_REG *)   0xFFFFF120) // (AIC) Interrupt Enable Command Register</span>
<a name="l01404"></a><a class="code" href="AT91SAM7S64_8h.html#02c05836353c43c959f4588438a09a2e">01404</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_ISCR  ((AT91_REG *)   0xFFFFF12C) // (AIC) Interrupt Set Command Register</span>
<a name="l01405"></a><a class="code" href="AT91SAM7S64_8h.html#79e930ea8ad33613147ad0f0917a90e8">01405</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_FFDR  ((AT91_REG *)   0xFFFFF144) // (AIC) Fast Forcing Disable Register</span>
<a name="l01406"></a><a class="code" href="AT91SAM7S64_8h.html#6d5196b096a59a7e16ecb1fb9d87c484">01406</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_CISR  ((AT91_REG *)   0xFFFFF114) // (AIC) Core Interrupt Status Register</span>
<a name="l01407"></a><a class="code" href="AT91SAM7S64_8h.html#1d8f11768ada3d34e3d231ad3256cb2d">01407</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_IDCR  ((AT91_REG *)   0xFFFFF124) // (AIC) Interrupt Disable Command Register</span>
<a name="l01408"></a><a class="code" href="AT91SAM7S64_8h.html#f3ef43da35c21f7decfeee386eefce49">01408</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_SPU   ((AT91_REG *)   0xFFFFF134) // (AIC) Spurious Vector Register</span>
<a name="l01409"></a>01409 <span class="preprocessor"></span><span class="comment">// ========== Register definition for PDC_DBGU peripheral ========== </span>
<a name="l01410"></a><a class="code" href="AT91SAM7S64_8h.html#41bc9657a3781147caba9eb659c440bd">01410</a> <span class="preprocessor">#define AT91C_DBGU_TCR  ((AT91_REG *)   0xFFFFF30C) // (PDC_DBGU) Transmit Counter Register</span>
<a name="l01411"></a><a class="code" href="AT91SAM7S64_8h.html#b7f706467663bc392173b45df73a764f">01411</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_RNPR ((AT91_REG *)   0xFFFFF310) // (PDC_DBGU) Receive Next Pointer Register</span>
<a name="l01412"></a><a class="code" href="AT91SAM7S64_8h.html#2402eba2b61ad0fcc19d11e1711c9d16">01412</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_TNPR ((AT91_REG *)   0xFFFFF318) // (PDC_DBGU) Transmit Next Pointer Register</span>
<a name="l01413"></a><a class="code" href="AT91SAM7S64_8h.html#1c9e7316fc10820f2bfd2b0516ee960b">01413</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_TPR  ((AT91_REG *)   0xFFFFF308) // (PDC_DBGU) Transmit Pointer Register</span>
<a name="l01414"></a><a class="code" href="AT91SAM7S64_8h.html#337ce11c82d64e6e573ff40e4d9a0830">01414</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_RPR  ((AT91_REG *)   0xFFFFF300) // (PDC_DBGU) Receive Pointer Register</span>
<a name="l01415"></a><a class="code" href="AT91SAM7S64_8h.html#a7a36d4facf6efb40dc61a7b6fb9cd54">01415</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_RCR  ((AT91_REG *)   0xFFFFF304) // (PDC_DBGU) Receive Counter Register</span>
<a name="l01416"></a><a class="code" href="AT91SAM7S64_8h.html#100458251305b7e09f5291651fa42775">01416</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_RNCR ((AT91_REG *)   0xFFFFF314) // (PDC_DBGU) Receive Next Counter Register</span>
<a name="l01417"></a><a class="code" href="AT91SAM7S64_8h.html#261fe49a6c0d5a977e0ba8d21bce840b">01417</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_PTCR ((AT91_REG *)   0xFFFFF320) // (PDC_DBGU) PDC Transfer Control Register</span>
<a name="l01418"></a><a class="code" href="AT91SAM7S64_8h.html#bc9bd6435abbf87311d1aba24c24ed5b">01418</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_PTSR ((AT91_REG *)   0xFFFFF324) // (PDC_DBGU) PDC Transfer Status Register</span>
<a name="l01419"></a><a class="code" href="AT91SAM7S64_8h.html#23e6b5020286359a8057ab6ed844bdd9">01419</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_TNCR ((AT91_REG *)   0xFFFFF31C) // (PDC_DBGU) Transmit Next Counter Register</span>
<a name="l01420"></a>01420 <span class="preprocessor"></span><span class="comment">// ========== Register definition for DBGU peripheral ========== </span>
<a name="l01421"></a><a class="code" href="AT91SAM7S64_8h.html#c33341e731c4d35239eda0edfb1c29e2">01421</a> <span class="preprocessor">#define AT91C_DBGU_EXID ((AT91_REG *)   0xFFFFF244) // (DBGU) Chip ID Extension Register</span>
<a name="l01422"></a><a class="code" href="AT91SAM7S64_8h.html#a3b5cb939e2298f254432f550fb463e0">01422</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_BRGR ((AT91_REG *)   0xFFFFF220) // (DBGU) Baud Rate Generator Register</span>
<a name="l01423"></a><a class="code" href="AT91SAM7S64_8h.html#cf568b5e33118d36d873ee727823d67a">01423</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_IDR  ((AT91_REG *)   0xFFFFF20C) // (DBGU) Interrupt Disable Register</span>
<a name="l01424"></a><a class="code" href="AT91SAM7S64_8h.html#f6aadb08af97abf5e5bc84370188a9fc">01424</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_CSR  ((AT91_REG *)   0xFFFFF214) // (DBGU) Channel Status Register</span>
<a name="l01425"></a><a class="code" href="AT91SAM7S64_8h.html#1561878e6e08c6f7ed153c25be310270">01425</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_CIDR ((AT91_REG *)   0xFFFFF240) // (DBGU) Chip ID Register</span>
<a name="l01426"></a><a class="code" href="AT91SAM7S64_8h.html#7c33929d0f5af7047f9995e7a1e8578c">01426</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_MR   ((AT91_REG *)   0xFFFFF204) // (DBGU) Mode Register</span>
<a name="l01427"></a><a class="code" href="AT91SAM7S64_8h.html#ac25413834b77b44602de7a3b4fbb4eb">01427</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_IMR  ((AT91_REG *)   0xFFFFF210) // (DBGU) Interrupt Mask Register</span>
<a name="l01428"></a><a class="code" href="AT91SAM7S64_8h.html#7fcdca5d607d446eb412ee0fbcb4390f">01428</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_CR   ((AT91_REG *)   0xFFFFF200) // (DBGU) Control Register</span>
<a name="l01429"></a><a class="code" href="AT91SAM7S64_8h.html#5ab0033ea4e9cff2313119750a92e0f9">01429</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_FNTR ((AT91_REG *)   0xFFFFF248) // (DBGU) Force NTRST Register</span>
<a name="l01430"></a><a class="code" href="AT91SAM7S64_8h.html#e48c03ce04459be6c814abdfab687665">01430</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_THR  ((AT91_REG *)   0xFFFFF21C) // (DBGU) Transmitter Holding Register</span>
<a name="l01431"></a><a class="code" href="AT91SAM7S64_8h.html#f348a2b1a503eb350207ac37a7223e05">01431</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_RHR  ((AT91_REG *)   0xFFFFF218) // (DBGU) Receiver Holding Register</span>
<a name="l01432"></a><a class="code" href="AT91SAM7S64_8h.html#b5eaf17d54f6373dee1cd4bf5c00c438">01432</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_IER  ((AT91_REG *)   0xFFFFF208) // (DBGU) Interrupt Enable Register</span>
<a name="l01433"></a>01433 <span class="preprocessor"></span><span class="comment">// ========== Register definition for PIOA peripheral ========== </span>
<a name="l01434"></a><a class="code" href="AT91SAM7S64_8h.html#7c2600aa7cf94e838b518579ae17682e">01434</a> <span class="preprocessor">#define AT91C_PIOA_ODR  ((AT91_REG *)   0xFFFFF414) // (PIOA) Output Disable Registerr</span>
<a name="l01435"></a><a class="code" href="AT91SAM7S64_8h.html#4ce61ea50f9aa86746d2438faa95c3fd">01435</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_SODR ((AT91_REG *)   0xFFFFF430) // (PIOA) Set Output Data Register</span>
<a name="l01436"></a><a class="code" href="AT91SAM7S64_8h.html#e0cff3319fa040b979a6888f31085928">01436</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_ISR  ((AT91_REG *)   0xFFFFF44C) // (PIOA) Interrupt Status Register</span>
<a name="l01437"></a><a class="code" href="AT91SAM7S64_8h.html#abe3c44e2ac75c9b425c87f406679824">01437</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_ABSR ((AT91_REG *)   0xFFFFF478) // (PIOA) AB Select Status Register</span>
<a name="l01438"></a><a class="code" href="AT91SAM7S64_8h.html#2282046182b9d9e56f33e32b84b90c19">01438</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_IER  ((AT91_REG *)   0xFFFFF440) // (PIOA) Interrupt Enable Register</span>
<a name="l01439"></a><a class="code" href="AT91SAM7S64_8h.html#3baeebe6fac88770c77d797b6048922b">01439</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_PPUDR ((AT91_REG *)  0xFFFFF460) // (PIOA) Pull-up Disable Register</span>
<a name="l01440"></a><a class="code" href="AT91SAM7S64_8h.html#01f22180c95dde93f1143fccbb251031">01440</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_IMR  ((AT91_REG *)   0xFFFFF448) // (PIOA) Interrupt Mask Register</span>
<a name="l01441"></a><a class="code" href="AT91SAM7S64_8h.html#93bd0ead4ceb2e8a1f257b31e8c7e14f">01441</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_PER  ((AT91_REG *)   0xFFFFF400) // (PIOA) PIO Enable Register</span>
<a name="l01442"></a><a class="code" href="AT91SAM7S64_8h.html#0b807513a47a5397bd4c2e8de2eef98a">01442</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_IFDR ((AT91_REG *)   0xFFFFF424) // (PIOA) Input Filter Disable Register</span>
<a name="l01443"></a><a class="code" href="AT91SAM7S64_8h.html#472cb7830b1001df23442820aec3b91b">01443</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_OWDR ((AT91_REG *)   0xFFFFF4A4) // (PIOA) Output Write Disable Register</span>
<a name="l01444"></a><a class="code" href="AT91SAM7S64_8h.html#ab89dee17d06a00b53da17c7d9c5dd85">01444</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_MDSR ((AT91_REG *)   0xFFFFF458) // (PIOA) Multi-driver Status Register</span>
<a name="l01445"></a><a class="code" href="AT91SAM7S64_8h.html#8d1fc6d0940a0d04372c172882516c32">01445</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_IDR  ((AT91_REG *)   0xFFFFF444) // (PIOA) Interrupt Disable Register</span>
<a name="l01446"></a><a class="code" href="AT91SAM7S64_8h.html#c75869d5dc9e09776095bb722dde7c5e">01446</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_ODSR ((AT91_REG *)   0xFFFFF438) // (PIOA) Output Data Status Register</span>
<a name="l01447"></a><a class="code" href="AT91SAM7S64_8h.html#57d571c97f9956583716b36e0f85f33a">01447</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_PPUSR ((AT91_REG *)  0xFFFFF468) // (PIOA) Pull-up Status Register</span>
<a name="l01448"></a><a class="code" href="AT91SAM7S64_8h.html#266284ebbfe87e1cbae28c7ffe3e490b">01448</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_OWSR ((AT91_REG *)   0xFFFFF4A8) // (PIOA) Output Write Status Register</span>
<a name="l01449"></a><a class="code" href="AT91SAM7S64_8h.html#8aa900d1f44e460a30758eeaa9a593cc">01449</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_BSR  ((AT91_REG *)   0xFFFFF474) // (PIOA) Select B Register</span>
<a name="l01450"></a><a class="code" href="AT91SAM7S64_8h.html#44d571365bcb5ff5e51eed14be4779bd">01450</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_OWER ((AT91_REG *)   0xFFFFF4A0) // (PIOA) Output Write Enable Register</span>
<a name="l01451"></a><a class="code" href="AT91SAM7S64_8h.html#9145c129d70318b62f4a5c53aeaeac0d">01451</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_IFER ((AT91_REG *)   0xFFFFF420) // (PIOA) Input Filter Enable Register</span>
<a name="l01452"></a><a class="code" href="AT91SAM7S64_8h.html#4592777ecfffcc2626d1db86e00ed1b6">01452</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_PDSR ((AT91_REG *)   0xFFFFF43C) // (PIOA) Pin Data Status Register</span>
<a name="l01453"></a><a class="code" href="AT91SAM7S64_8h.html#2d040b79be17e0a76ee72ef47b3a091f">01453</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_PPUER ((AT91_REG *)  0xFFFFF464) // (PIOA) Pull-up Enable Register</span>
<a name="l01454"></a><a class="code" href="AT91SAM7S64_8h.html#0911cba099368e416f4f0d4ff9a1d8e4">01454</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_OSR  ((AT91_REG *)   0xFFFFF418) // (PIOA) Output Status Register</span>
<a name="l01455"></a><a class="code" href="AT91SAM7S64_8h.html#8d6d24987acd9d2412e5cf72706a783f">01455</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_ASR  ((AT91_REG *)   0xFFFFF470) // (PIOA) Select A Register</span>
<a name="l01456"></a><a class="code" href="AT91SAM7S64_8h.html#bc153eace206577541602e757731202f">01456</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_MDDR ((AT91_REG *)   0xFFFFF454) // (PIOA) Multi-driver Disable Register</span>
<a name="l01457"></a><a class="code" href="AT91SAM7S64_8h.html#5930803de65239492ced9171471a103a">01457</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_CODR ((AT91_REG *)   0xFFFFF434) // (PIOA) Clear Output Data Register</span>
<a name="l01458"></a><a class="code" href="AT91SAM7S64_8h.html#d07fc5c8fd1916171d0ca229b741fc63">01458</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_MDER ((AT91_REG *)   0xFFFFF450) // (PIOA) Multi-driver Enable Register</span>
<a name="l01459"></a><a class="code" href="AT91SAM7S64_8h.html#883f9de2546cd5e0fc9d61f8abba8f86">01459</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_PDR  ((AT91_REG *)   0xFFFFF404) // (PIOA) PIO Disable Register</span>
<a name="l01460"></a><a class="code" href="AT91SAM7S64_8h.html#f786ac9d28aadd31d7da6f38e0da6b6d">01460</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_IFSR ((AT91_REG *)   0xFFFFF428) // (PIOA) Input Filter Status Register</span>
<a name="l01461"></a><a class="code" href="AT91SAM7S64_8h.html#a99369c2b219dda0c48740d90f21d939">01461</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_OER  ((AT91_REG *)   0xFFFFF410) // (PIOA) Output Enable Register</span>
<a name="l01462"></a><a class="code" href="AT91SAM7S64_8h.html#494cb791cd75cfd5f0de7e87499e4a0a">01462</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_PSR  ((AT91_REG *)   0xFFFFF408) // (PIOA) PIO Status Register</span>
<a name="l01463"></a>01463 <span class="preprocessor"></span><span class="comment">// ========== Register definition for CKGR peripheral ========== </span>
<a name="l01464"></a><a class="code" href="AT91SAM7S64_8h.html#3d0808992286c8581278c9655a007821">01464</a> <span class="preprocessor">#define AT91C_CKGR_MOR  ((AT91_REG *)   0xFFFFFC20) // (CKGR) Main Oscillator Register</span>
<a name="l01465"></a><a class="code" href="AT91SAM7S64_8h.html#e67b4d21adfa7322ca97f86a7372b9cd">01465</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_CKGR_PLLR ((AT91_REG *)   0xFFFFFC2C) // (CKGR) PLL Register</span>
<a name="l01466"></a><a class="code" href="AT91SAM7S64_8h.html#c8f4ff2752cc7fb3b24d4b2a036f8fab">01466</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_CKGR_MCFR ((AT91_REG *)   0xFFFFFC24) // (CKGR) Main Clock  Frequency Register</span>
<a name="l01467"></a>01467 <span class="preprocessor"></span><span class="comment">// ========== Register definition for PMC peripheral ========== </span>
<a name="l01468"></a><a class="code" href="AT91SAM7S64_8h.html#bb1458f0e791aef764fdfd762f147874">01468</a> <span class="preprocessor">#define AT91C_PMC_IDR   ((AT91_REG *)   0xFFFFFC64) // (PMC) Interrupt Disable Register</span>
<a name="l01469"></a><a class="code" href="AT91SAM7S64_8h.html#51eb37fbaf5750d3e97aa86cebc88c1e">01469</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_MOR   ((AT91_REG *)   0xFFFFFC20) // (PMC) Main Oscillator Register</span>
<a name="l01470"></a><a class="code" href="AT91SAM7S64_8h.html#e50e3b1a9b5c04f26f656d5e1e631d15">01470</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_PLLR  ((AT91_REG *)   0xFFFFFC2C) // (PMC) PLL Register</span>
<a name="l01471"></a><a class="code" href="AT91SAM7S64_8h.html#4a25b7100b143d46b7eab974f8f383af">01471</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_PCER  ((AT91_REG *)   0xFFFFFC10) // (PMC) Peripheral Clock Enable Register</span>
<a name="l01472"></a><a class="code" href="AT91SAM7S64_8h.html#1d09bf3616f0ec2c9fa6b85eff2a97d6">01472</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_PCKR  ((AT91_REG *)   0xFFFFFC40) // (PMC) Programmable Clock Register</span>
<a name="l01473"></a><a class="code" href="AT91SAM7S64_8h.html#bb85fb0075508332e1fde3b0141a1f77">01473</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_MCKR  ((AT91_REG *)   0xFFFFFC30) // (PMC) Master Clock Register</span>
<a name="l01474"></a><a class="code" href="AT91SAM7S64_8h.html#87bc88b19d5789ec85a38c66d4ebd0f3">01474</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_SCDR  ((AT91_REG *)   0xFFFFFC04) // (PMC) System Clock Disable Register</span>
<a name="l01475"></a><a class="code" href="AT91SAM7S64_8h.html#4221f74fe26f80f7001a68f3b3428587">01475</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_PCDR  ((AT91_REG *)   0xFFFFFC14) // (PMC) Peripheral Clock Disable Register</span>
<a name="l01476"></a><a class="code" href="AT91SAM7S64_8h.html#37faefdfe5ec7ef841972e1fc1877d5e">01476</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_SCSR  ((AT91_REG *)   0xFFFFFC08) // (PMC) System Clock Status Register</span>
<a name="l01477"></a><a class="code" href="AT91SAM7S64_8h.html#45941ff78c1aa2bce656679d88dcc6f1">01477</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_PCSR  ((AT91_REG *)   0xFFFFFC18) // (PMC) Peripheral Clock Status Register</span>
<a name="l01478"></a><a class="code" href="AT91SAM7S64_8h.html#24111130e9e504b91bb2d642578e5a89">01478</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_MCFR  ((AT91_REG *)   0xFFFFFC24) // (PMC) Main Clock  Frequency Register</span>
<a name="l01479"></a><a class="code" href="AT91SAM7S64_8h.html#1088f086d92d3ac3ad028428e29b2144">01479</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_SCER  ((AT91_REG *)   0xFFFFFC00) // (PMC) System Clock Enable Register</span>
<a name="l01480"></a><a class="code" href="AT91SAM7S64_8h.html#8a5b425ea5993ada144b8945aaeb01b9">01480</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_IMR   ((AT91_REG *)   0xFFFFFC6C) // (PMC) Interrupt Mask Register</span>
<a name="l01481"></a><a class="code" href="AT91SAM7S64_8h.html#e13d5394223291f9364fb14552d4771c">01481</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_IER   ((AT91_REG *)   0xFFFFFC60) // (PMC) Interrupt Enable Register</span>
<a name="l01482"></a><a class="code" href="AT91SAM7S64_8h.html#6b5b2d1ea05554869d89a3a2fc6bcd4e">01482</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_SR    ((AT91_REG *)   0xFFFFFC68) // (PMC) Status Register</span>
<a name="l01483"></a>01483 <span class="preprocessor"></span><span class="comment">// ========== Register definition for RSTC peripheral ========== </span>
<a name="l01484"></a><a class="code" href="AT91SAM7S64_8h.html#a8414408466eaac0fcf732684368f7b0">01484</a> <span class="preprocessor">#define AT91C_RSTC_RCR  ((AT91_REG *)   0xFFFFFD00) // (RSTC) Reset Control Register</span>
<a name="l01485"></a><a class="code" href="AT91SAM7S64_8h.html#d82c9e23066554637f65bc863f35a0e6">01485</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_RSTC_RMR  ((AT91_REG *)   0xFFFFFD08) // (RSTC) Reset Mode Register</span>
<a name="l01486"></a><a class="code" href="AT91SAM7S64_8h.html#3e6d4b6d0e39356bf52e12e2fb982e8f">01486</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_RSTC_RSR  ((AT91_REG *)   0xFFFFFD04) // (RSTC) Reset Status Register</span>
<a name="l01487"></a>01487 <span class="preprocessor"></span><span class="comment">// ========== Register definition for RTTC peripheral ========== </span>
<a name="l01488"></a><a class="code" href="AT91SAM7S64_8h.html#abc2e8ffc38e2582b71bf4647f592b34">01488</a> <span class="preprocessor">#define AT91C_RTTC_RTSR ((AT91_REG *)   0xFFFFFD2C) // (RTTC) Real-time Status Register</span>
<a name="l01489"></a><a class="code" href="AT91SAM7S64_8h.html#5c5f38be61b98909c5794acc970d3559">01489</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_RTTC_RTMR ((AT91_REG *)   0xFFFFFD20) // (RTTC) Real-time Mode Register</span>
<a name="l01490"></a><a class="code" href="AT91SAM7S64_8h.html#09cf6a8ffec373af5be6af2bbe4a2b46">01490</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_RTTC_RTVR ((AT91_REG *)   0xFFFFFD28) // (RTTC) Real-time Value Register</span>
<a name="l01491"></a><a class="code" href="AT91SAM7S64_8h.html#18e3408b2bf0d11fdfc3311c376c7f66">01491</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_RTTC_RTAR ((AT91_REG *)   0xFFFFFD24) // (RTTC) Real-time Alarm Register</span>
<a name="l01492"></a>01492 <span class="preprocessor"></span><span class="comment">// ========== Register definition for PITC peripheral ========== </span>
<a name="l01493"></a><a class="code" href="AT91SAM7S64_8h.html#5d9918c6442157386a416a8002a3353a">01493</a> <span class="preprocessor">#define AT91C_PITC_PIVR ((AT91_REG *)   0xFFFFFD38) // (PITC) Period Interval Value Register</span>
<a name="l01494"></a><a class="code" href="AT91SAM7S64_8h.html#50f548a213ce527e05272128827d1a96">01494</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PITC_PISR ((AT91_REG *)   0xFFFFFD34) // (PITC) Period Interval Status Register</span>
<a name="l01495"></a><a class="code" href="AT91SAM7S64_8h.html#38c7f20272da9adc377b5061f1614ccb">01495</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PITC_PIIR ((AT91_REG *)   0xFFFFFD3C) // (PITC) Period Interval Image Register</span>
<a name="l01496"></a><a class="code" href="AT91SAM7S64_8h.html#de8e662cf6facc2d3f6afe46362b823f">01496</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PITC_PIMR ((AT91_REG *)   0xFFFFFD30) // (PITC) Period Interval Mode Register</span>
<a name="l01497"></a>01497 <span class="preprocessor"></span><span class="comment">// ========== Register definition for WDTC peripheral ========== </span>
<a name="l01498"></a><a class="code" href="AT91SAM7S64_8h.html#fc2e9f8d797399fc2a9a92330c1feea1">01498</a> <span class="preprocessor">#define AT91C_WDTC_WDCR ((AT91_REG *)   0xFFFFFD40) // (WDTC) Watchdog Control Register</span>
<a name="l01499"></a><a class="code" href="AT91SAM7S64_8h.html#f678a558e212a430e97466a931248b0b">01499</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_WDTC_WDSR ((AT91_REG *)   0xFFFFFD48) // (WDTC) Watchdog Status Register</span>
<a name="l01500"></a><a class="code" href="AT91SAM7S64_8h.html#0ca679be254c23a41dc8c04f78d4a6f4">01500</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_WDTC_WDMR ((AT91_REG *)   0xFFFFFD44) // (WDTC) Watchdog Mode Register</span>
<a name="l01501"></a>01501 <span class="preprocessor"></span><span class="comment">// ========== Register definition for VREG peripheral ========== </span>
<a name="l01502"></a><a class="code" href="AT91SAM7S64_8h.html#4f52028aab7283bbb6db66b4b2c0c6d1">01502</a> <span class="preprocessor">#define AT91C_VREG_MR   ((AT91_REG *)   0xFFFFFD60) // (VREG) Voltage Regulator Mode Register</span>
<a name="l01503"></a>01503 <span class="preprocessor"></span><span class="comment">// ========== Register definition for MC peripheral ========== </span>
<a name="l01504"></a><a class="code" href="AT91SAM7S64_8h.html#9480f757dc1ab0a0e8c285f24a916e9d">01504</a> <span class="preprocessor">#define AT91C_MC_ASR    ((AT91_REG *)   0xFFFFFF04) // (MC) MC Abort Status Register</span>
<a name="l01505"></a><a class="code" href="AT91SAM7S64_8h.html#084308496085ed2e8c3446577bf6a64c">01505</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_RCR    ((AT91_REG *)   0xFFFFFF00) // (MC) MC Remap Control Register</span>
<a name="l01506"></a><a class="code" href="AT91SAM7S64_8h.html#f36778483b430da5720ab5bc879c8a8b">01506</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_FCR    ((AT91_REG *)   0xFFFFFF64) // (MC) MC Flash Command Register</span>
<a name="l01507"></a><a class="code" href="AT91SAM7S64_8h.html#f25be4608f5dec5cbf21293f1557a2f2">01507</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_AASR   ((AT91_REG *)   0xFFFFFF08) // (MC) MC Abort Address Status Register</span>
<a name="l01508"></a><a class="code" href="AT91SAM7S64_8h.html#4dc79ee02e20eba4cbaa71e2fd7e4434">01508</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_FSR    ((AT91_REG *)   0xFFFFFF68) // (MC) MC Flash Status Register</span>
<a name="l01509"></a><a class="code" href="AT91SAM7S64_8h.html#1ce0bfd4f4c60d6f0f2ba7033823ba11">01509</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_FMR    ((AT91_REG *)   0xFFFFFF60) // (MC) MC Flash Mode Register</span>
<a name="l01510"></a>01510 <span class="preprocessor"></span><span class="comment">// ========== Register definition for PDC_SPI peripheral ========== </span>
<a name="l01511"></a><a class="code" href="AT91SAM7S64_8h.html#51a9b0ae49a977e9543b8319ec09cf85">01511</a> <span class="preprocessor">#define AT91C_SPI_PTCR  ((AT91_REG *)   0xFFFE0120) // (PDC_SPI) PDC Transfer Control Register</span>
<a name="l01512"></a><a class="code" href="AT91SAM7S64_8h.html#cf292870b37606b21f0410027603120f">01512</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_TPR   ((AT91_REG *)   0xFFFE0108) // (PDC_SPI) Transmit Pointer Register</span>
<a name="l01513"></a><a class="code" href="AT91SAM7S64_8h.html#95b3dd8dec5d6a166c9a06ad010660d4">01513</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_TCR   ((AT91_REG *)   0xFFFE010C) // (PDC_SPI) Transmit Counter Register</span>
<a name="l01514"></a><a class="code" href="AT91SAM7S64_8h.html#26e580e91f218f9e7a144f05e3a6befd">01514</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_RCR   ((AT91_REG *)   0xFFFE0104) // (PDC_SPI) Receive Counter Register</span>
<a name="l01515"></a><a class="code" href="AT91SAM7S64_8h.html#a03c97608c017c8d90fc536c5d17ca2b">01515</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_PTSR  ((AT91_REG *)   0xFFFE0124) // (PDC_SPI) PDC Transfer Status Register</span>
<a name="l01516"></a><a class="code" href="AT91SAM7S64_8h.html#2c876733d8c5efa5e00119fad50d266f">01516</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_RNPR  ((AT91_REG *)   0xFFFE0110) // (PDC_SPI) Receive Next Pointer Register</span>
<a name="l01517"></a><a class="code" href="AT91SAM7S64_8h.html#612f5f03a46b120ab039c06dcc2fa599">01517</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_RPR   ((AT91_REG *)   0xFFFE0100) // (PDC_SPI) Receive Pointer Register</span>
<a name="l01518"></a><a class="code" href="AT91SAM7S64_8h.html#9ebc16a03b73147e6bb452a0deb79d8e">01518</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_TNCR  ((AT91_REG *)   0xFFFE011C) // (PDC_SPI) Transmit Next Counter Register</span>
<a name="l01519"></a><a class="code" href="AT91SAM7S64_8h.html#c5e8ec1639d069346a6a61327beeff1c">01519</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_RNCR  ((AT91_REG *)   0xFFFE0114) // (PDC_SPI) Receive Next Counter Register</span>
<a name="l01520"></a><a class="code" href="AT91SAM7S64_8h.html#471c5bc32cee42de03a63d0a163f0b93">01520</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_TNPR  ((AT91_REG *)   0xFFFE0118) // (PDC_SPI) Transmit Next Pointer Register</span>
<a name="l01521"></a>01521 <span class="preprocessor"></span><span class="comment">// ========== Register definition for SPI peripheral ========== </span>
<a name="l01522"></a><a class="code" href="AT91SAM7S64_8h.html#de75503c3c5f26d877c81549bc7600cb">01522</a> <span class="preprocessor">#define AT91C_SPI_IER   ((AT91_REG *)   0xFFFE0014) // (SPI) Interrupt Enable Register</span>
<a name="l01523"></a><a class="code" href="AT91SAM7S64_8h.html#f2ad1abae74c687b5fbe3ef795f8cdc7">01523</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_SR    ((AT91_REG *)   0xFFFE0010) // (SPI) Status Register</span>
<a name="l01524"></a><a class="code" href="AT91SAM7S64_8h.html#a24383974bc0250165c3f429eb666934">01524</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_IDR   ((AT91_REG *)   0xFFFE0018) // (SPI) Interrupt Disable Register</span>
<a name="l01525"></a><a class="code" href="AT91SAM7S64_8h.html#68d87bb2d69eeeeb6462f99c7865b5b0">01525</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_CR    ((AT91_REG *)   0xFFFE0000) // (SPI) Control Register</span>
<a name="l01526"></a><a class="code" href="AT91SAM7S64_8h.html#d0cd85e74653d6f02d0c1bf896c0be3c">01526</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_MR    ((AT91_REG *)   0xFFFE0004) // (SPI) Mode Register</span>
<a name="l01527"></a><a class="code" href="AT91SAM7S64_8h.html#c4d386ce1b94819f36916e742dd28850">01527</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_IMR   ((AT91_REG *)   0xFFFE001C) // (SPI) Interrupt Mask Register</span>
<a name="l01528"></a><a class="code" href="AT91SAM7S64_8h.html#06b36cf61f6591e873f1dbde3e063f7c">01528</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_TDR   ((AT91_REG *)   0xFFFE000C) // (SPI) Transmit Data Register</span>
<a name="l01529"></a><a class="code" href="AT91SAM7S64_8h.html#299538dee33c3b08a70d94e82eee55b1">01529</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_RDR   ((AT91_REG *)   0xFFFE0008) // (SPI) Receive Data Register</span>
<a name="l01530"></a><a class="code" href="AT91SAM7S64_8h.html#afdb14ccfd382f3c87b10ce317ec41c0">01530</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_CSR   ((AT91_REG *)   0xFFFE0030) // (SPI) Chip Select Register</span>
<a name="l01531"></a>01531 <span class="preprocessor"></span><span class="comment">// ========== Register definition for PDC_ADC peripheral ========== </span>
<a name="l01532"></a><a class="code" href="AT91SAM7S64_8h.html#edd5fc8b746667f76d010547bebe7f75">01532</a> <span class="preprocessor">#define AT91C_ADC_PTSR  ((AT91_REG *)   0xFFFD8124) // (PDC_ADC) PDC Transfer Status Register</span>
<a name="l01533"></a><a class="code" href="AT91SAM7S64_8h.html#cb2e0811e7c94f6d9a8bfecf7b5c4fca">01533</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_PTCR  ((AT91_REG *)   0xFFFD8120) // (PDC_ADC) PDC Transfer Control Register</span>
<a name="l01534"></a><a class="code" href="AT91SAM7S64_8h.html#687d5ee4e4d301a76d483c7843dfbfd2">01534</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_TNPR  ((AT91_REG *)   0xFFFD8118) // (PDC_ADC) Transmit Next Pointer Register</span>
<a name="l01535"></a><a class="code" href="AT91SAM7S64_8h.html#c828a2db9a21ba3e5f2ff2e43353632b">01535</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_TNCR  ((AT91_REG *)   0xFFFD811C) // (PDC_ADC) Transmit Next Counter Register</span>
<a name="l01536"></a><a class="code" href="AT91SAM7S64_8h.html#af9a708c4e1f3fdd7161aa456b8cdf89">01536</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_RNPR  ((AT91_REG *)   0xFFFD8110) // (PDC_ADC) Receive Next Pointer Register</span>
<a name="l01537"></a><a class="code" href="AT91SAM7S64_8h.html#ad0066e0944197a569edfdf048b3e8fd">01537</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_RNCR  ((AT91_REG *)   0xFFFD8114) // (PDC_ADC) Receive Next Counter Register</span>
<a name="l01538"></a><a class="code" href="AT91SAM7S64_8h.html#29ebb54cad9b08d7dfe19c6b99334e3b">01538</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_RPR   ((AT91_REG *)   0xFFFD8100) // (PDC_ADC) Receive Pointer Register</span>
<a name="l01539"></a><a class="code" href="AT91SAM7S64_8h.html#9c04ee8fc091c56447bc576629f7422b">01539</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_TCR   ((AT91_REG *)   0xFFFD810C) // (PDC_ADC) Transmit Counter Register</span>
<a name="l01540"></a><a class="code" href="AT91SAM7S64_8h.html#3bccb57bed16072b4616f112c3694c88">01540</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_TPR   ((AT91_REG *)   0xFFFD8108) // (PDC_ADC) Transmit Pointer Register</span>
<a name="l01541"></a><a class="code" href="AT91SAM7S64_8h.html#001ab907b43f9ced9cba11a18977bd38">01541</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_RCR   ((AT91_REG *)   0xFFFD8104) // (PDC_ADC) Receive Counter Register</span>
<a name="l01542"></a>01542 <span class="preprocessor"></span><span class="comment">// ========== Register definition for ADC peripheral ========== </span>
<a name="l01543"></a><a class="code" href="AT91SAM7S64_8h.html#22438fa7bedaa163f38fd9856d2ab7bf">01543</a> <span class="preprocessor">#define AT91C_ADC_CDR2  ((AT91_REG *)   0xFFFD8038) // (ADC) ADC Channel Data Register 2</span>
<a name="l01544"></a><a class="code" href="AT91SAM7S64_8h.html#b9623ccab1e65740bbb37261556afee2">01544</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_CDR3  ((AT91_REG *)   0xFFFD803C) // (ADC) ADC Channel Data Register 3</span>
<a name="l01545"></a><a class="code" href="AT91SAM7S64_8h.html#6cb14877b6cc91908cbde4dece6e3aa7">01545</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_CDR0  ((AT91_REG *)   0xFFFD8030) // (ADC) ADC Channel Data Register 0</span>
<a name="l01546"></a><a class="code" href="AT91SAM7S64_8h.html#592e6596725a224723b3cbc3ac0cfdf9">01546</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_CDR5  ((AT91_REG *)   0xFFFD8044) // (ADC) ADC Channel Data Register 5</span>
<a name="l01547"></a><a class="code" href="AT91SAM7S64_8h.html#183514b7877b61f4d197a266f5fb3901">01547</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_CHDR  ((AT91_REG *)   0xFFFD8014) // (ADC) ADC Channel Disable Register</span>
<a name="l01548"></a><a class="code" href="AT91SAM7S64_8h.html#00db6d32482d1a19ed2e52aabf3fac8b">01548</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_SR    ((AT91_REG *)   0xFFFD801C) // (ADC) ADC Status Register</span>
<a name="l01549"></a><a class="code" href="AT91SAM7S64_8h.html#559fa100fd18c7176033e1fdf7680d03">01549</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_CDR4  ((AT91_REG *)   0xFFFD8040) // (ADC) ADC Channel Data Register 4</span>
<a name="l01550"></a><a class="code" href="AT91SAM7S64_8h.html#d99e2dc67e83b6fa488479d1733eb48c">01550</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_CDR1  ((AT91_REG *)   0xFFFD8034) // (ADC) ADC Channel Data Register 1</span>
<a name="l01551"></a><a class="code" href="AT91SAM7S64_8h.html#5a9ed21be1e440d5b6a55b2ec769881b">01551</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_LCDR  ((AT91_REG *)   0xFFFD8020) // (ADC) ADC Last Converted Data Register</span>
<a name="l01552"></a><a class="code" href="AT91SAM7S64_8h.html#d61c454c2163fd559a550e57438cc6d4">01552</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_IDR   ((AT91_REG *)   0xFFFD8028) // (ADC) ADC Interrupt Disable Register</span>
<a name="l01553"></a><a class="code" href="AT91SAM7S64_8h.html#042dee2d556b39e4514ea78479fbf281">01553</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_CR    ((AT91_REG *)   0xFFFD8000) // (ADC) ADC Control Register</span>
<a name="l01554"></a><a class="code" href="AT91SAM7S64_8h.html#e6c61a5731118fb1d2e45ff8aa288d3c">01554</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_CDR7  ((AT91_REG *)   0xFFFD804C) // (ADC) ADC Channel Data Register 7</span>
<a name="l01555"></a><a class="code" href="AT91SAM7S64_8h.html#cfb5724dd3b3c5cd2a6536f07b31fbcf">01555</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_CDR6  ((AT91_REG *)   0xFFFD8048) // (ADC) ADC Channel Data Register 6</span>
<a name="l01556"></a><a class="code" href="AT91SAM7S64_8h.html#9313c0e3e66a87c7d7f060ad63f5a788">01556</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_IER   ((AT91_REG *)   0xFFFD8024) // (ADC) ADC Interrupt Enable Register</span>
<a name="l01557"></a><a class="code" href="AT91SAM7S64_8h.html#073c7c22c54be83184c4d3a8e885ee5a">01557</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_CHER  ((AT91_REG *)   0xFFFD8010) // (ADC) ADC Channel Enable Register</span>
<a name="l01558"></a><a class="code" href="AT91SAM7S64_8h.html#e0e58fc5c5066507fc970f44d871bf9b">01558</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_CHSR  ((AT91_REG *)   0xFFFD8018) // (ADC) ADC Channel Status Register</span>
<a name="l01559"></a><a class="code" href="AT91SAM7S64_8h.html#e21657c56292665c73e3de92ff227f99">01559</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_MR    ((AT91_REG *)   0xFFFD8004) // (ADC) ADC Mode Register</span>
<a name="l01560"></a><a class="code" href="AT91SAM7S64_8h.html#e1a9f653c6d5cbf3dedf0744f7a7d0ac">01560</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_IMR   ((AT91_REG *)   0xFFFD802C) // (ADC) ADC Interrupt Mask Register</span>
<a name="l01561"></a>01561 <span class="preprocessor"></span><span class="comment">// ========== Register definition for PDC_SSC peripheral ========== </span>
<a name="l01562"></a><a class="code" href="AT91SAM7S64_8h.html#53a7501045baecf8bd01c013dbe4c104">01562</a> <span class="preprocessor">#define AT91C_SSC_TNCR  ((AT91_REG *)   0xFFFD411C) // (PDC_SSC) Transmit Next Counter Register</span>
<a name="l01563"></a><a class="code" href="AT91SAM7S64_8h.html#10a6157b682e8d9170a7bd9b6b4288d3">01563</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_RPR   ((AT91_REG *)   0xFFFD4100) // (PDC_SSC) Receive Pointer Register</span>
<a name="l01564"></a><a class="code" href="AT91SAM7S64_8h.html#44508da72adc9ed12b256afe132dbc17">01564</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_RNCR  ((AT91_REG *)   0xFFFD4114) // (PDC_SSC) Receive Next Counter Register</span>
<a name="l01565"></a><a class="code" href="AT91SAM7S64_8h.html#191a1106602f2d19c81e78c28cc8d588">01565</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_TPR   ((AT91_REG *)   0xFFFD4108) // (PDC_SSC) Transmit Pointer Register</span>
<a name="l01566"></a><a class="code" href="AT91SAM7S64_8h.html#a5f6f7b779df4fc5f6289e6209187608">01566</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_PTCR  ((AT91_REG *)   0xFFFD4120) // (PDC_SSC) PDC Transfer Control Register</span>
<a name="l01567"></a><a class="code" href="AT91SAM7S64_8h.html#287e7b0b1d4ffecd1d8c407481606f98">01567</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_TCR   ((AT91_REG *)   0xFFFD410C) // (PDC_SSC) Transmit Counter Register</span>
<a name="l01568"></a><a class="code" href="AT91SAM7S64_8h.html#71cf421c0ff89108292103d07f9eebde">01568</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_RCR   ((AT91_REG *)   0xFFFD4104) // (PDC_SSC) Receive Counter Register</span>
<a name="l01569"></a><a class="code" href="AT91SAM7S64_8h.html#853daa41885819130b99a0e2214615ab">01569</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_RNPR  ((AT91_REG *)   0xFFFD4110) // (PDC_SSC) Receive Next Pointer Register</span>
<a name="l01570"></a><a class="code" href="AT91SAM7S64_8h.html#acda54a58a6d6706619c1d6088877fe1">01570</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_TNPR  ((AT91_REG *)   0xFFFD4118) // (PDC_SSC) Transmit Next Pointer Register</span>
<a name="l01571"></a><a class="code" href="AT91SAM7S64_8h.html#3ba2486c2064b7dd2b3506e37b19972d">01571</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_PTSR  ((AT91_REG *)   0xFFFD4124) // (PDC_SSC) PDC Transfer Status Register</span>
<a name="l01572"></a>01572 <span class="preprocessor"></span><span class="comment">// ========== Register definition for SSC peripheral ========== </span>
<a name="l01573"></a><a class="code" href="AT91SAM7S64_8h.html#89baf0bfdb0f0cda250d7caf61eee506">01573</a> <span class="preprocessor">#define AT91C_SSC_RHR   ((AT91_REG *)   0xFFFD4020) // (SSC) Receive Holding Register</span>
<a name="l01574"></a><a class="code" href="AT91SAM7S64_8h.html#a5c99a0a45b091b298df7b19aead869b">01574</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_RSHR  ((AT91_REG *)   0xFFFD4030) // (SSC) Receive Sync Holding Register</span>
<a name="l01575"></a><a class="code" href="AT91SAM7S64_8h.html#604bc5ab5abb66756a3907e2fb829386">01575</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_TFMR  ((AT91_REG *)   0xFFFD401C) // (SSC) Transmit Frame Mode Register</span>
<a name="l01576"></a><a class="code" href="AT91SAM7S64_8h.html#3e22415070eb929134f1e8136d65e2b3">01576</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_IDR   ((AT91_REG *)   0xFFFD4048) // (SSC) Interrupt Disable Register</span>
<a name="l01577"></a><a class="code" href="AT91SAM7S64_8h.html#4124d482012bea78bc1653ade8742848">01577</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_THR   ((AT91_REG *)   0xFFFD4024) // (SSC) Transmit Holding Register</span>
<a name="l01578"></a><a class="code" href="AT91SAM7S64_8h.html#d4f7d43082ad7dee0c1af567fdd19dbf">01578</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_RCMR  ((AT91_REG *)   0xFFFD4010) // (SSC) Receive Clock ModeRegister</span>
<a name="l01579"></a><a class="code" href="AT91SAM7S64_8h.html#0c71849c66d910b2327e91ec53be2d5f">01579</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_IER   ((AT91_REG *)   0xFFFD4044) // (SSC) Interrupt Enable Register</span>
<a name="l01580"></a><a class="code" href="AT91SAM7S64_8h.html#de6190d9f20f8c615c1eeee3a69333a8">01580</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_TSHR  ((AT91_REG *)   0xFFFD4034) // (SSC) Transmit Sync Holding Register</span>
<a name="l01581"></a><a class="code" href="AT91SAM7S64_8h.html#4cccd19cfbd79fa795a21c2d3c4aefaa">01581</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_SR    ((AT91_REG *)   0xFFFD4040) // (SSC) Status Register</span>
<a name="l01582"></a><a class="code" href="AT91SAM7S64_8h.html#e95efd136a149d3364e1c0407514f4fc">01582</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_CMR   ((AT91_REG *)   0xFFFD4004) // (SSC) Clock Mode Register</span>
<a name="l01583"></a><a class="code" href="AT91SAM7S64_8h.html#36a9a8eb55f9f87b90d335d2281a2417">01583</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_TCMR  ((AT91_REG *)   0xFFFD4018) // (SSC) Transmit Clock Mode Register</span>
<a name="l01584"></a><a class="code" href="AT91SAM7S64_8h.html#263bd24754999d5ecd4a2394ebe9454a">01584</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_CR    ((AT91_REG *)   0xFFFD4000) // (SSC) Control Register</span>
<a name="l01585"></a><a class="code" href="AT91SAM7S64_8h.html#6cef16080bfc99d378574efe37d4b842">01585</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_IMR   ((AT91_REG *)   0xFFFD404C) // (SSC) Interrupt Mask Register</span>
<a name="l01586"></a><a class="code" href="AT91SAM7S64_8h.html#db294d06149c386bd8c826ca841f729b">01586</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_RFMR  ((AT91_REG *)   0xFFFD4014) // (SSC) Receive Frame Mode Register</span>
<a name="l01587"></a>01587 <span class="preprocessor"></span><span class="comment">// ========== Register definition for PDC_US1 peripheral ========== </span>
<a name="l01588"></a><a class="code" href="AT91SAM7S64_8h.html#f48f2dff20474c8c9a223beab727ca7a">01588</a> <span class="preprocessor">#define AT91C_US1_RNCR  ((AT91_REG *)   0xFFFC4114) // (PDC_US1) Receive Next Counter Register</span>
<a name="l01589"></a><a class="code" href="AT91SAM7S64_8h.html#0321db964bde1db2f00018ab0767b893">01589</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_PTCR  ((AT91_REG *)   0xFFFC4120) // (PDC_US1) PDC Transfer Control Register</span>
<a name="l01590"></a><a class="code" href="AT91SAM7S64_8h.html#5ac408528d521e4e4b8c813855ad908b">01590</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_TCR   ((AT91_REG *)   0xFFFC410C) // (PDC_US1) Transmit Counter Register</span>
<a name="l01591"></a><a class="code" href="AT91SAM7S64_8h.html#c8bcc58a8a75d09ee4bc0e8914be6af1">01591</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_PTSR  ((AT91_REG *)   0xFFFC4124) // (PDC_US1) PDC Transfer Status Register</span>
<a name="l01592"></a><a class="code" href="AT91SAM7S64_8h.html#015371076e034d328e679f3fa6b8bb94">01592</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_TNPR  ((AT91_REG *)   0xFFFC4118) // (PDC_US1) Transmit Next Pointer Register</span>
<a name="l01593"></a><a class="code" href="AT91SAM7S64_8h.html#e7bc9a61b4311410067210fe5be6cf4e">01593</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_RCR   ((AT91_REG *)   0xFFFC4104) // (PDC_US1) Receive Counter Register</span>
<a name="l01594"></a><a class="code" href="AT91SAM7S64_8h.html#7ae00f6533a59997f3410cff4baa34f3">01594</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_RNPR  ((AT91_REG *)   0xFFFC4110) // (PDC_US1) Receive Next Pointer Register</span>
<a name="l01595"></a><a class="code" href="AT91SAM7S64_8h.html#a310bed7d45bfe16684c8bf25f3efee7">01595</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_RPR   ((AT91_REG *)   0xFFFC4100) // (PDC_US1) Receive Pointer Register</span>
<a name="l01596"></a><a class="code" href="AT91SAM7S64_8h.html#1917b9252da7a7ba72f3ba9c4a31621d">01596</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_TNCR  ((AT91_REG *)   0xFFFC411C) // (PDC_US1) Transmit Next Counter Register</span>
<a name="l01597"></a><a class="code" href="AT91SAM7S64_8h.html#a39b07d921ad67044b6bd587a5bb5e4d">01597</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_TPR   ((AT91_REG *)   0xFFFC4108) // (PDC_US1) Transmit Pointer Register</span>
<a name="l01598"></a>01598 <span class="preprocessor"></span><span class="comment">// ========== Register definition for US1 peripheral ========== </span>
<a name="l01599"></a><a class="code" href="AT91SAM7S64_8h.html#e1d05b2c8d6badfca979db9a8802be8e">01599</a> <span class="preprocessor">#define AT91C_US1_IF    ((AT91_REG *)   0xFFFC404C) // (US1) IRDA_FILTER Register</span>
<a name="l01600"></a><a class="code" href="AT91SAM7S64_8h.html#19c4762d433ac3a9ad23ed80fd8984f3">01600</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_NER   ((AT91_REG *)   0xFFFC4044) // (US1) Nb Errors Register</span>
<a name="l01601"></a><a class="code" href="AT91SAM7S64_8h.html#3580e23d8e44cce7286834378b9bebf9">01601</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_RTOR  ((AT91_REG *)   0xFFFC4024) // (US1) Receiver Time-out Register</span>
<a name="l01602"></a><a class="code" href="AT91SAM7S64_8h.html#1f2daa04e941f4f6dab81453467dfa9f">01602</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_CSR   ((AT91_REG *)   0xFFFC4014) // (US1) Channel Status Register</span>
<a name="l01603"></a><a class="code" href="AT91SAM7S64_8h.html#d6013f9d9db0531caae86476c7c535f2">01603</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_IDR   ((AT91_REG *)   0xFFFC400C) // (US1) Interrupt Disable Register</span>
<a name="l01604"></a><a class="code" href="AT91SAM7S64_8h.html#217b096eb2058c2233fdd0863005a100">01604</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_IER   ((AT91_REG *)   0xFFFC4008) // (US1) Interrupt Enable Register</span>
<a name="l01605"></a><a class="code" href="AT91SAM7S64_8h.html#8c656e638af7231ef0e8a7eb91606e51">01605</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_THR   ((AT91_REG *)   0xFFFC401C) // (US1) Transmitter Holding Register</span>
<a name="l01606"></a><a class="code" href="AT91SAM7S64_8h.html#c2a9703d1ccbfbf02efcbb24c780a78b">01606</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_TTGR  ((AT91_REG *)   0xFFFC4028) // (US1) Transmitter Time-guard Register</span>
<a name="l01607"></a><a class="code" href="AT91SAM7S64_8h.html#a6cfe7f0e690577826727939c28f61c7">01607</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_RHR   ((AT91_REG *)   0xFFFC4018) // (US1) Receiver Holding Register</span>
<a name="l01608"></a><a class="code" href="AT91SAM7S64_8h.html#e1b540599d25fd3e08e7796a4abad209">01608</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_BRGR  ((AT91_REG *)   0xFFFC4020) // (US1) Baud Rate Generator Register</span>
<a name="l01609"></a><a class="code" href="AT91SAM7S64_8h.html#015e3681835f62cb310135951a0b3b34">01609</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_IMR   ((AT91_REG *)   0xFFFC4010) // (US1) Interrupt Mask Register</span>
<a name="l01610"></a><a class="code" href="AT91SAM7S64_8h.html#474dacf039451dbc1dd95647bf180710">01610</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_FIDI  ((AT91_REG *)   0xFFFC4040) // (US1) FI_DI_Ratio Register</span>
<a name="l01611"></a><a class="code" href="AT91SAM7S64_8h.html#0ba13116cdbdc38c28a7947cb6e07208">01611</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_CR    ((AT91_REG *)   0xFFFC4000) // (US1) Control Register</span>
<a name="l01612"></a><a class="code" href="AT91SAM7S64_8h.html#c540adfcc59587e54b9e92d889019bb3">01612</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_MR    ((AT91_REG *)   0xFFFC4004) // (US1) Mode Register</span>
<a name="l01613"></a>01613 <span class="preprocessor"></span><span class="comment">// ========== Register definition for PDC_US0 peripheral ========== </span>
<a name="l01614"></a><a class="code" href="AT91SAM7S64_8h.html#1dff1393bfe24b37d2ffbbc026c18d5e">01614</a> <span class="preprocessor">#define AT91C_US0_TNPR  ((AT91_REG *)   0xFFFC0118) // (PDC_US0) Transmit Next Pointer Register</span>
<a name="l01615"></a><a class="code" href="AT91SAM7S64_8h.html#d4379d54617a5f94d3f21a07320bbd3a">01615</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_RNPR  ((AT91_REG *)   0xFFFC0110) // (PDC_US0) Receive Next Pointer Register</span>
<a name="l01616"></a><a class="code" href="AT91SAM7S64_8h.html#7c094c55fdb12ebd74ff16ee05837ee8">01616</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_TCR   ((AT91_REG *)   0xFFFC010C) // (PDC_US0) Transmit Counter Register</span>
<a name="l01617"></a><a class="code" href="AT91SAM7S64_8h.html#df3341465bd017c325b8202870f51a87">01617</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_PTCR  ((AT91_REG *)   0xFFFC0120) // (PDC_US0) PDC Transfer Control Register</span>
<a name="l01618"></a><a class="code" href="AT91SAM7S64_8h.html#cd8b3f85323b001581da09ac44b51ba0">01618</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_PTSR  ((AT91_REG *)   0xFFFC0124) // (PDC_US0) PDC Transfer Status Register</span>
<a name="l01619"></a><a class="code" href="AT91SAM7S64_8h.html#3dfa7d709c1cdd2118badd3d86dbef05">01619</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_TNCR  ((AT91_REG *)   0xFFFC011C) // (PDC_US0) Transmit Next Counter Register</span>
<a name="l01620"></a><a class="code" href="AT91SAM7S64_8h.html#53cfafd838c21b78b9da1d82f664729a">01620</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_TPR   ((AT91_REG *)   0xFFFC0108) // (PDC_US0) Transmit Pointer Register</span>
<a name="l01621"></a><a class="code" href="AT91SAM7S64_8h.html#fb42edcfe4420c1741c67a6fcc1c7940">01621</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_RCR   ((AT91_REG *)   0xFFFC0104) // (PDC_US0) Receive Counter Register</span>
<a name="l01622"></a><a class="code" href="AT91SAM7S64_8h.html#8d76d048d064cb8b1bda38d6b9225e8b">01622</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_RPR   ((AT91_REG *)   0xFFFC0100) // (PDC_US0) Receive Pointer Register</span>
<a name="l01623"></a><a class="code" href="AT91SAM7S64_8h.html#299bd61c801130a2bd54a9759ceed79a">01623</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_RNCR  ((AT91_REG *)   0xFFFC0114) // (PDC_US0) Receive Next Counter Register</span>
<a name="l01624"></a>01624 <span class="preprocessor"></span><span class="comment">// ========== Register definition for US0 peripheral ========== </span>
<a name="l01625"></a><a class="code" href="AT91SAM7S64_8h.html#26bb61f30f66cf9e74945c0fe6c8081d">01625</a> <span class="preprocessor">#define AT91C_US0_BRGR  ((AT91_REG *)   0xFFFC0020) // (US0) Baud Rate Generator Register</span>
<a name="l01626"></a><a class="code" href="AT91SAM7S64_8h.html#0a64d545337665b0f1391160faaaced6">01626</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_NER   ((AT91_REG *)   0xFFFC0044) // (US0) Nb Errors Register</span>
<a name="l01627"></a><a class="code" href="AT91SAM7S64_8h.html#eec6376a574c77da0d274a1fcbfa3326">01627</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_CR    ((AT91_REG *)   0xFFFC0000) // (US0) Control Register</span>
<a name="l01628"></a><a class="code" href="AT91SAM7S64_8h.html#b60291422f5f68fd0a3fb2cb0ada51ee">01628</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_IMR   ((AT91_REG *)   0xFFFC0010) // (US0) Interrupt Mask Register</span>
<a name="l01629"></a><a class="code" href="AT91SAM7S64_8h.html#76e6e7e7a078af79d274422696176a91">01629</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_FIDI  ((AT91_REG *)   0xFFFC0040) // (US0) FI_DI_Ratio Register</span>
<a name="l01630"></a><a class="code" href="AT91SAM7S64_8h.html#db0859b2f4e268443144c8a12372740b">01630</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_TTGR  ((AT91_REG *)   0xFFFC0028) // (US0) Transmitter Time-guard Register</span>
<a name="l01631"></a><a class="code" href="AT91SAM7S64_8h.html#6adc45bea5fc4a45ea9ba09cf6072683">01631</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_MR    ((AT91_REG *)   0xFFFC0004) // (US0) Mode Register</span>
<a name="l01632"></a><a class="code" href="AT91SAM7S64_8h.html#8f5751a6d87eb133bad4228b999269ea">01632</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_RTOR  ((AT91_REG *)   0xFFFC0024) // (US0) Receiver Time-out Register</span>
<a name="l01633"></a><a class="code" href="AT91SAM7S64_8h.html#df9eee205e881a7a9820a7448f65be88">01633</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_CSR   ((AT91_REG *)   0xFFFC0014) // (US0) Channel Status Register</span>
<a name="l01634"></a><a class="code" href="AT91SAM7S64_8h.html#56934e1cafe3743d3953503124783e23">01634</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_RHR   ((AT91_REG *)   0xFFFC0018) // (US0) Receiver Holding Register</span>
<a name="l01635"></a><a class="code" href="AT91SAM7S64_8h.html#8fd2674d21225f8229f75558597722f4">01635</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_IDR   ((AT91_REG *)   0xFFFC000C) // (US0) Interrupt Disable Register</span>
<a name="l01636"></a><a class="code" href="AT91SAM7S64_8h.html#0e435f536bb1948c1e97ca5e3b6133e0">01636</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_THR   ((AT91_REG *)   0xFFFC001C) // (US0) Transmitter Holding Register</span>
<a name="l01637"></a><a class="code" href="AT91SAM7S64_8h.html#afeaab3c273a4901d0c1ce6e27290623">01637</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_IF    ((AT91_REG *)   0xFFFC004C) // (US0) IRDA_FILTER Register</span>
<a name="l01638"></a><a class="code" href="AT91SAM7S64_8h.html#d9e151567643bac9188d546ec8c83ad9">01638</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_IER   ((AT91_REG *)   0xFFFC0008) // (US0) Interrupt Enable Register</span>
<a name="l01639"></a>01639 <span class="preprocessor"></span><span class="comment">// ========== Register definition for TWI peripheral ========== </span>
<a name="l01640"></a><a class="code" href="AT91SAM7S64_8h.html#dfb146945a6be80740b8b6ffaf553de5">01640</a> <span class="preprocessor">#define AT91C_TWI_IER   ((AT91_REG *)   0xFFFB8024) // (TWI) Interrupt Enable Register</span>
<a name="l01641"></a><a class="code" href="AT91SAM7S64_8h.html#b70866fe6980485abdc71436c4c666e3">01641</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_CR    ((AT91_REG *)   0xFFFB8000) // (TWI) Control Register</span>
<a name="l01642"></a><a class="code" href="AT91SAM7S64_8h.html#35551b8aa5276e34c0c2db4fb32bbc38">01642</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_SR    ((AT91_REG *)   0xFFFB8020) // (TWI) Status Register</span>
<a name="l01643"></a><a class="code" href="AT91SAM7S64_8h.html#8064786a95cc468d45e9f7037d6ad7c0">01643</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_IMR   ((AT91_REG *)   0xFFFB802C) // (TWI) Interrupt Mask Register</span>
<a name="l01644"></a><a class="code" href="AT91SAM7S64_8h.html#552888d871fec466c05478ee2042b2ec">01644</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_THR   ((AT91_REG *)   0xFFFB8034) // (TWI) Transmit Holding Register</span>
<a name="l01645"></a><a class="code" href="AT91SAM7S64_8h.html#a6bbe1d04237ac95769ee7165ceb2e88">01645</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_IDR   ((AT91_REG *)   0xFFFB8028) // (TWI) Interrupt Disable Register</span>
<a name="l01646"></a><a class="code" href="AT91SAM7S64_8h.html#3602dbdfaf7fe8915c8da17025bcce49">01646</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_IADR  ((AT91_REG *)   0xFFFB800C) // (TWI) Internal Address Register</span>
<a name="l01647"></a><a class="code" href="AT91SAM7S64_8h.html#b5fb1fb425f6ef83633501ea421a7973">01647</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_MMR   ((AT91_REG *)   0xFFFB8004) // (TWI) Master Mode Register</span>
<a name="l01648"></a><a class="code" href="AT91SAM7S64_8h.html#f7b5a89edfd261b24b258e2730938593">01648</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_CWGR  ((AT91_REG *)   0xFFFB8010) // (TWI) Clock Waveform Generator Register</span>
<a name="l01649"></a><a class="code" href="AT91SAM7S64_8h.html#ad7ee683b465e9e8ff024444b87ffb09">01649</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_RHR   ((AT91_REG *)   0xFFFB8030) // (TWI) Receive Holding Register</span>
<a name="l01650"></a>01650 <span class="preprocessor"></span><span class="comment">// ========== Register definition for TC0 peripheral ========== </span>
<a name="l01651"></a><a class="code" href="AT91SAM7S64_8h.html#14381be1f6ceeb1de311e10d9aac62d9">01651</a> <span class="preprocessor">#define AT91C_TC0_SR    ((AT91_REG *)   0xFFFA0020) // (TC0) Status Register</span>
<a name="l01652"></a><a class="code" href="AT91SAM7S64_8h.html#70e91b7a4b022e8985559be791facecd">01652</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC0_RC    ((AT91_REG *)   0xFFFA001C) // (TC0) Register C</span>
<a name="l01653"></a><a class="code" href="AT91SAM7S64_8h.html#46587d3344f065d9db3ffea75e4e3ed0">01653</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC0_RB    ((AT91_REG *)   0xFFFA0018) // (TC0) Register B</span>
<a name="l01654"></a><a class="code" href="AT91SAM7S64_8h.html#d139a6937250604e663db694ea526109">01654</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC0_CCR   ((AT91_REG *)   0xFFFA0000) // (TC0) Channel Control Register</span>
<a name="l01655"></a><a class="code" href="AT91SAM7S64_8h.html#ac8cde05837a35a8246cb4b58400894c">01655</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC0_CMR   ((AT91_REG *)   0xFFFA0004) // (TC0) Channel Mode Register (Capture Mode / Waveform Mode)</span>
<a name="l01656"></a><a class="code" href="AT91SAM7S64_8h.html#26e7f978fd38a87fcdf971dc8f870341">01656</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC0_IER   ((AT91_REG *)   0xFFFA0024) // (TC0) Interrupt Enable Register</span>
<a name="l01657"></a><a class="code" href="AT91SAM7S64_8h.html#c36fce651dac995e60837f8afffc67f5">01657</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC0_RA    ((AT91_REG *)   0xFFFA0014) // (TC0) Register A</span>
<a name="l01658"></a><a class="code" href="AT91SAM7S64_8h.html#e6ec17816f26986770aee105c7091c68">01658</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC0_IDR   ((AT91_REG *)   0xFFFA0028) // (TC0) Interrupt Disable Register</span>
<a name="l01659"></a><a class="code" href="AT91SAM7S64_8h.html#902d83edf7113f99d72f1d8b67409a8a">01659</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC0_CV    ((AT91_REG *)   0xFFFA0010) // (TC0) Counter Value</span>
<a name="l01660"></a><a class="code" href="AT91SAM7S64_8h.html#910eb1ba8e12734da7c04c19707eb6b8">01660</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC0_IMR   ((AT91_REG *)   0xFFFA002C) // (TC0) Interrupt Mask Register</span>
<a name="l01661"></a>01661 <span class="preprocessor"></span><span class="comment">// ========== Register definition for TC1 peripheral ========== </span>
<a name="l01662"></a><a class="code" href="AT91SAM7S64_8h.html#d85f4c1ae474ae74a9f193f7c7cc81cf">01662</a> <span class="preprocessor">#define AT91C_TC1_RB    ((AT91_REG *)   0xFFFA0058) // (TC1) Register B</span>
<a name="l01663"></a><a class="code" href="AT91SAM7S64_8h.html#6d1271089d8f94c1e91a638f60f1a30e">01663</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC1_CCR   ((AT91_REG *)   0xFFFA0040) // (TC1) Channel Control Register</span>
<a name="l01664"></a><a class="code" href="AT91SAM7S64_8h.html#edd80518a02dce6e3b515a146e765102">01664</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC1_IER   ((AT91_REG *)   0xFFFA0064) // (TC1) Interrupt Enable Register</span>
<a name="l01665"></a><a class="code" href="AT91SAM7S64_8h.html#096b8a1863b0a0b4f15d9c186bfab6fa">01665</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC1_IDR   ((AT91_REG *)   0xFFFA0068) // (TC1) Interrupt Disable Register</span>
<a name="l01666"></a><a class="code" href="AT91SAM7S64_8h.html#dd3309812aa0e1201930857f83a25b78">01666</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC1_SR    ((AT91_REG *)   0xFFFA0060) // (TC1) Status Register</span>
<a name="l01667"></a><a class="code" href="AT91SAM7S64_8h.html#e6ff81ccb2c03eca5c0077f1f98d5287">01667</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC1_CMR   ((AT91_REG *)   0xFFFA0044) // (TC1) Channel Mode Register (Capture Mode / Waveform Mode)</span>
<a name="l01668"></a><a class="code" href="AT91SAM7S64_8h.html#2abd9a801b7f3ccc6acb5c143f95e58e">01668</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC1_RA    ((AT91_REG *)   0xFFFA0054) // (TC1) Register A</span>
<a name="l01669"></a><a class="code" href="AT91SAM7S64_8h.html#e1ba87507afc334c83a8faf4220108bb">01669</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC1_RC    ((AT91_REG *)   0xFFFA005C) // (TC1) Register C</span>
<a name="l01670"></a><a class="code" href="AT91SAM7S64_8h.html#bd3beef9d8010832ed7fac32f9172186">01670</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC1_IMR   ((AT91_REG *)   0xFFFA006C) // (TC1) Interrupt Mask Register</span>
<a name="l01671"></a><a class="code" href="AT91SAM7S64_8h.html#a7bc7d53130111ce71e3f194fafeabab">01671</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC1_CV    ((AT91_REG *)   0xFFFA0050) // (TC1) Counter Value</span>
<a name="l01672"></a>01672 <span class="preprocessor"></span><span class="comment">// ========== Register definition for TC2 peripheral ========== </span>
<a name="l01673"></a><a class="code" href="AT91SAM7S64_8h.html#a1eb803ee12cb377ff6415dd99ed7af3">01673</a> <span class="preprocessor">#define AT91C_TC2_CMR   ((AT91_REG *)   0xFFFA0084) // (TC2) Channel Mode Register (Capture Mode / Waveform Mode)</span>
<a name="l01674"></a><a class="code" href="AT91SAM7S64_8h.html#ec022d7f98ede6ad9e7f39c7545b4c2c">01674</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC2_CCR   ((AT91_REG *)   0xFFFA0080) // (TC2) Channel Control Register</span>
<a name="l01675"></a><a class="code" href="AT91SAM7S64_8h.html#89655cc2b3db98c2e3205e9697cca20e">01675</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC2_CV    ((AT91_REG *)   0xFFFA0090) // (TC2) Counter Value</span>
<a name="l01676"></a><a class="code" href="AT91SAM7S64_8h.html#b71cc78f9acf543d633fa4932ac6d0af">01676</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC2_RA    ((AT91_REG *)   0xFFFA0094) // (TC2) Register A</span>
<a name="l01677"></a><a class="code" href="AT91SAM7S64_8h.html#0f940f585055b37bc1b28f7f884b845b">01677</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC2_RB    ((AT91_REG *)   0xFFFA0098) // (TC2) Register B</span>
<a name="l01678"></a><a class="code" href="AT91SAM7S64_8h.html#c45691dc6c22a34bcf24d1f2a672091e">01678</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC2_IDR   ((AT91_REG *)   0xFFFA00A8) // (TC2) Interrupt Disable Register</span>
<a name="l01679"></a><a class="code" href="AT91SAM7S64_8h.html#d7a7e692a485bd1984655fb775b5993f">01679</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC2_IMR   ((AT91_REG *)   0xFFFA00AC) // (TC2) Interrupt Mask Register</span>
<a name="l01680"></a><a class="code" href="AT91SAM7S64_8h.html#6e87e75bd04d57480f47bdd325ceb62a">01680</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC2_RC    ((AT91_REG *)   0xFFFA009C) // (TC2) Register C</span>
<a name="l01681"></a><a class="code" href="AT91SAM7S64_8h.html#cde2cdbf96a6d3d9efe273e5484b1c8f">01681</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC2_IER   ((AT91_REG *)   0xFFFA00A4) // (TC2) Interrupt Enable Register</span>
<a name="l01682"></a><a class="code" href="AT91SAM7S64_8h.html#6775d11c990ac2929003e4bed7dfd2eb">01682</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC2_SR    ((AT91_REG *)   0xFFFA00A0) // (TC2) Status Register</span>
<a name="l01683"></a>01683 <span class="preprocessor"></span><span class="comment">// ========== Register definition for TCB peripheral ========== </span>
<a name="l01684"></a><a class="code" href="AT91SAM7S64_8h.html#071d3dd587c3a4ed95c253a48cb1c9a6">01684</a> <span class="preprocessor">#define AT91C_TCB_BMR   ((AT91_REG *)   0xFFFA00C4) // (TCB) TC Block Mode Register</span>
<a name="l01685"></a><a class="code" href="AT91SAM7S64_8h.html#19ebea53a82e1963c02fb19f1fc43918">01685</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TCB_BCR   ((AT91_REG *)   0xFFFA00C0) // (TCB) TC Block Control Register</span>
<a name="l01686"></a>01686 <span class="preprocessor"></span><span class="comment">// ========== Register definition for PWMC_CH3 peripheral ========== </span>
<a name="l01687"></a><a class="code" href="AT91SAM7S64_8h.html#915acc240487778b99f3e303e95b0935">01687</a> <span class="preprocessor">#define AT91C_PWMC_CH3_CUPDR ((AT91_REG *)      0xFFFCC270) // (PWMC_CH3) Channel Update Register</span>
<a name="l01688"></a><a class="code" href="AT91SAM7S64_8h.html#15112cd084e065033413c5f6785ee541">01688</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH3_Reserved ((AT91_REG *)   0xFFFCC274) // (PWMC_CH3) Reserved</span>
<a name="l01689"></a><a class="code" href="AT91SAM7S64_8h.html#7778deca77864dd09acddb9162e167a8">01689</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH3_CPRDR ((AT91_REG *)      0xFFFCC268) // (PWMC_CH3) Channel Period Register</span>
<a name="l01690"></a><a class="code" href="AT91SAM7S64_8h.html#8dfa995191cce3441d3b7f3297456191">01690</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH3_CDTYR ((AT91_REG *)      0xFFFCC264) // (PWMC_CH3) Channel Duty Cycle Register</span>
<a name="l01691"></a><a class="code" href="AT91SAM7S64_8h.html#124fc7b03f5d2a89bef9af3b0c5fa3d8">01691</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH3_CCNTR ((AT91_REG *)      0xFFFCC26C) // (PWMC_CH3) Channel Counter Register</span>
<a name="l01692"></a><a class="code" href="AT91SAM7S64_8h.html#431c9fa2f5860f1961f9e606ac9e74a7">01692</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH3_CMR ((AT91_REG *)        0xFFFCC260) // (PWMC_CH3) Channel Mode Register</span>
<a name="l01693"></a>01693 <span class="preprocessor"></span><span class="comment">// ========== Register definition for PWMC_CH2 peripheral ========== </span>
<a name="l01694"></a><a class="code" href="AT91SAM7S64_8h.html#d06043e1478867fefe7b1e845abce62b">01694</a> <span class="preprocessor">#define AT91C_PWMC_CH2_Reserved ((AT91_REG *)   0xFFFCC254) // (PWMC_CH2) Reserved</span>
<a name="l01695"></a><a class="code" href="AT91SAM7S64_8h.html#32347890c4851b3406ce936398e39432">01695</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH2_CMR ((AT91_REG *)        0xFFFCC240) // (PWMC_CH2) Channel Mode Register</span>
<a name="l01696"></a><a class="code" href="AT91SAM7S64_8h.html#209cc49c7a258c24ee6a9a0d479aa8ac">01696</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH2_CCNTR ((AT91_REG *)      0xFFFCC24C) // (PWMC_CH2) Channel Counter Register</span>
<a name="l01697"></a><a class="code" href="AT91SAM7S64_8h.html#7fadf4844d900392e5ed49050542c6b8">01697</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH2_CPRDR ((AT91_REG *)      0xFFFCC248) // (PWMC_CH2) Channel Period Register</span>
<a name="l01698"></a><a class="code" href="AT91SAM7S64_8h.html#babcd11fb7412ba08cbb402f2e52de25">01698</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH2_CUPDR ((AT91_REG *)      0xFFFCC250) // (PWMC_CH2) Channel Update Register</span>
<a name="l01699"></a><a class="code" href="AT91SAM7S64_8h.html#92c3c03a51e3e7f79f6ee18fc8bcf76f">01699</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH2_CDTYR ((AT91_REG *)      0xFFFCC244) // (PWMC_CH2) Channel Duty Cycle Register</span>
<a name="l01700"></a>01700 <span class="preprocessor"></span><span class="comment">// ========== Register definition for PWMC_CH1 peripheral ========== </span>
<a name="l01701"></a><a class="code" href="AT91SAM7S64_8h.html#db0fb5fe2ce827523d1c1007fb85e443">01701</a> <span class="preprocessor">#define AT91C_PWMC_CH1_Reserved ((AT91_REG *)   0xFFFCC234) // (PWMC_CH1) Reserved</span>
<a name="l01702"></a><a class="code" href="AT91SAM7S64_8h.html#7a826ed8802943535fa7c4b326f146a0">01702</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH1_CUPDR ((AT91_REG *)      0xFFFCC230) // (PWMC_CH1) Channel Update Register</span>
<a name="l01703"></a><a class="code" href="AT91SAM7S64_8h.html#ff63953e62e0fc883f37c6228c3c60f8">01703</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH1_CPRDR ((AT91_REG *)      0xFFFCC228) // (PWMC_CH1) Channel Period Register</span>
<a name="l01704"></a><a class="code" href="AT91SAM7S64_8h.html#785a86474dd34cda12cac953d4f728a8">01704</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH1_CCNTR ((AT91_REG *)      0xFFFCC22C) // (PWMC_CH1) Channel Counter Register</span>
<a name="l01705"></a><a class="code" href="AT91SAM7S64_8h.html#856d2141138eb7946859750ef7d8ab6c">01705</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH1_CDTYR ((AT91_REG *)      0xFFFCC224) // (PWMC_CH1) Channel Duty Cycle Register</span>
<a name="l01706"></a><a class="code" href="AT91SAM7S64_8h.html#9bb93db0c57925fa32d2a2e214a5e1b6">01706</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH1_CMR ((AT91_REG *)        0xFFFCC220) // (PWMC_CH1) Channel Mode Register</span>
<a name="l01707"></a>01707 <span class="preprocessor"></span><span class="comment">// ========== Register definition for PWMC_CH0 peripheral ========== </span>
<a name="l01708"></a><a class="code" href="AT91SAM7S64_8h.html#14caa17444f312f3cd3e264381822a27">01708</a> <span class="preprocessor">#define AT91C_PWMC_CH0_Reserved ((AT91_REG *)   0xFFFCC214) // (PWMC_CH0) Reserved</span>
<a name="l01709"></a><a class="code" href="AT91SAM7S64_8h.html#affd46275f079b2bc5568bbe87c676ff">01709</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH0_CPRDR ((AT91_REG *)      0xFFFCC208) // (PWMC_CH0) Channel Period Register</span>
<a name="l01710"></a><a class="code" href="AT91SAM7S64_8h.html#ce3bf9bfb3d4eb9c97a43161be908867">01710</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH0_CDTYR ((AT91_REG *)      0xFFFCC204) // (PWMC_CH0) Channel Duty Cycle Register</span>
<a name="l01711"></a><a class="code" href="AT91SAM7S64_8h.html#553675e94a17042b594cc5b6421ed123">01711</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH0_CMR ((AT91_REG *)        0xFFFCC200) // (PWMC_CH0) Channel Mode Register</span>
<a name="l01712"></a><a class="code" href="AT91SAM7S64_8h.html#9a372aa7bc8694c8316aa79402caaa46">01712</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH0_CUPDR ((AT91_REG *)      0xFFFCC210) // (PWMC_CH0) Channel Update Register</span>
<a name="l01713"></a><a class="code" href="AT91SAM7S64_8h.html#12a3982752e349fccc0ce61caa58c2ee">01713</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH0_CCNTR ((AT91_REG *)      0xFFFCC20C) // (PWMC_CH0) Channel Counter Register</span>
<a name="l01714"></a>01714 <span class="preprocessor"></span><span class="comment">// ========== Register definition for PWMC peripheral ========== </span>
<a name="l01715"></a><a class="code" href="AT91SAM7S64_8h.html#bae5ad1dbcedf38d254c63f0cbf33dfc">01715</a> <span class="preprocessor">#define AT91C_PWMC_IDR  ((AT91_REG *)   0xFFFCC014) // (PWMC) PWMC Interrupt Disable Register</span>
<a name="l01716"></a><a class="code" href="AT91SAM7S64_8h.html#46b3482eea9839c7c0cb5b46981c25ee">01716</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_DIS  ((AT91_REG *)   0xFFFCC008) // (PWMC) PWMC Disable Register</span>
<a name="l01717"></a><a class="code" href="AT91SAM7S64_8h.html#5748102c4fa746762dabc4b81b1d2028">01717</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_IER  ((AT91_REG *)   0xFFFCC010) // (PWMC) PWMC Interrupt Enable Register</span>
<a name="l01718"></a><a class="code" href="AT91SAM7S64_8h.html#4deef43514fe6c052050cb67979421c7">01718</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_VR   ((AT91_REG *)   0xFFFCC0FC) // (PWMC) PWMC Version Register</span>
<a name="l01719"></a><a class="code" href="AT91SAM7S64_8h.html#501d561efa98cdc2d1e92d45995baabf">01719</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_ISR  ((AT91_REG *)   0xFFFCC01C) // (PWMC) PWMC Interrupt Status Register</span>
<a name="l01720"></a><a class="code" href="AT91SAM7S64_8h.html#fc443b3aad4ece9b474689b297d1fe6d">01720</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_SR   ((AT91_REG *)   0xFFFCC00C) // (PWMC) PWMC Status Register</span>
<a name="l01721"></a><a class="code" href="AT91SAM7S64_8h.html#f52294ff74025db434e4cd82eb504863">01721</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_IMR  ((AT91_REG *)   0xFFFCC018) // (PWMC) PWMC Interrupt Mask Register</span>
<a name="l01722"></a><a class="code" href="AT91SAM7S64_8h.html#1677fa23df0aebce419d3ed6f916cd55">01722</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_MR   ((AT91_REG *)   0xFFFCC000) // (PWMC) PWMC Mode Register</span>
<a name="l01723"></a><a class="code" href="AT91SAM7S64_8h.html#349c6cdf8efd599be9aad642d5947897">01723</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_ENA  ((AT91_REG *)   0xFFFCC004) // (PWMC) PWMC Enable Register</span>
<a name="l01724"></a>01724 <span class="preprocessor"></span><span class="comment">// ========== Register definition for UDP peripheral ========== </span>
<a name="l01725"></a><a class="code" href="AT91SAM7S64_8h.html#bb0413f682922a58ea1e83fe006b0439">01725</a> <span class="preprocessor">#define AT91C_UDP_IMR   ((AT91_REG *)   0xFFFB0018) // (UDP) Interrupt Mask Register</span>
<a name="l01726"></a><a class="code" href="AT91SAM7S64_8h.html#1bb6a6bdaff5f26292c04974054a4a55">01726</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_FADDR ((AT91_REG *)   0xFFFB0008) // (UDP) Function Address Register</span>
<a name="l01727"></a><a class="code" href="AT91SAM7S64_8h.html#825cf8db29e1346a4655ba9e4042073c">01727</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_NUM   ((AT91_REG *)   0xFFFB0000) // (UDP) Frame Number Register</span>
<a name="l01728"></a><a class="code" href="AT91SAM7S64_8h.html#6a7f64596e71787c3efefff101b5e4e9">01728</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_FDR   ((AT91_REG *)   0xFFFB0050) // (UDP) Endpoint FIFO Data Register</span>
<a name="l01729"></a><a class="code" href="AT91SAM7S64_8h.html#823df82602fcb595b04c9a5235f7bd68">01729</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_ISR   ((AT91_REG *)   0xFFFB001C) // (UDP) Interrupt Status Register</span>
<a name="l01730"></a><a class="code" href="AT91SAM7S64_8h.html#f73c7ae5c085b4fa6b20700ccb0bf189">01730</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_CSR   ((AT91_REG *)   0xFFFB0030) // (UDP) Endpoint Control and Status Register</span>
<a name="l01731"></a><a class="code" href="AT91SAM7S64_8h.html#baaf8614402eded1295065e638ef4905">01731</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_IDR   ((AT91_REG *)   0xFFFB0014) // (UDP) Interrupt Disable Register</span>
<a name="l01732"></a><a class="code" href="AT91SAM7S64_8h.html#0cd67205ffcc66f514740b7cacc95c4f">01732</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_ICR   ((AT91_REG *)   0xFFFB0020) // (UDP) Interrupt Clear Register</span>
<a name="l01733"></a><a class="code" href="AT91SAM7S64_8h.html#19e8a3d4c6e02916b80873505969f35e">01733</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_RSTEP ((AT91_REG *)   0xFFFB0028) // (UDP) Reset Endpoint Register</span>
<a name="l01734"></a><a class="code" href="AT91SAM7S64_8h.html#45e8217bcf08f51bb492afbca3799fda">01734</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_TXVC  ((AT91_REG *)   0xFFFB0074) // (UDP) Transceiver Control Register</span>
<a name="l01735"></a><a class="code" href="AT91SAM7S64_8h.html#2d8e3c6d1d17dc2b6dfc2ab2339d06b1">01735</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_GLBSTATE ((AT91_REG *)        0xFFFB0004) // (UDP) Global State Register</span>
<a name="l01736"></a><a class="code" href="AT91SAM7S64_8h.html#2bf22f0aaf9a940db36d4b5ef7c2c53f">01736</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_IER   ((AT91_REG *)   0xFFFB0010) // (UDP) Interrupt Enable Register</span>
<a name="l01737"></a>01737 <span class="preprocessor"></span>
<a name="l01738"></a>01738 <span class="comment">// *****************************************************************************</span>
<a name="l01739"></a>01739 <span class="comment">//               PIO DEFINITIONS FOR AT91SAM7S64</span>
<a name="l01740"></a>01740 <span class="comment">// *****************************************************************************</span>
<a name="l01741"></a><a class="code" href="AT91SAM7S64_8h.html#eea54d22764c1f8519e7e7418e99fee1">01741</a> <span class="preprocessor">#define AT91C_PIO_PA0        ((unsigned int) 1 &lt;&lt;  0) // Pin Controlled by PA0</span>
<a name="l01742"></a><a class="code" href="AT91SAM7S64_8h.html#6b6398a74b18f0032e25c34ff539d4b6">01742</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA0_PWM0     ((unsigned int) AT91C_PIO_PA0) //  PWM Channel 0</span>
<a name="l01743"></a><a class="code" href="AT91SAM7S64_8h.html#b0a4dad85246171a1b4062468e7a8b52">01743</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA0_TIOA0    ((unsigned int) AT91C_PIO_PA0) //  Timer Counter 0 Multipurpose Timer I/O Pin A</span>
<a name="l01744"></a><a class="code" href="AT91SAM7S64_8h.html#522269fc45e31f4d04bcc5b1c2a5d425">01744</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA1        ((unsigned int) 1 &lt;&lt;  1) // Pin Controlled by PA1</span>
<a name="l01745"></a><a class="code" href="AT91SAM7S64_8h.html#5cc0d20c61cdcee374ae6f709595a204">01745</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA1_PWM1     ((unsigned int) AT91C_PIO_PA1) //  PWM Channel 1</span>
<a name="l01746"></a><a class="code" href="AT91SAM7S64_8h.html#f39f130ed88dc02fcdac09704045416f">01746</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA1_TIOB0    ((unsigned int) AT91C_PIO_PA1) //  Timer Counter 0 Multipurpose Timer I/O Pin B</span>
<a name="l01747"></a><a class="code" href="AT91SAM7S64_8h.html#e235237779e93d17ad5c39b8c9031c18">01747</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA10       ((unsigned int) 1 &lt;&lt; 10) // Pin Controlled by PA10</span>
<a name="l01748"></a><a class="code" href="AT91SAM7S64_8h.html#2c9be7c79768613769823fce68af63dc">01748</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA10_DTXD     ((unsigned int) AT91C_PIO_PA10) //  DBGU Debug Transmit Data</span>
<a name="l01749"></a><a class="code" href="AT91SAM7S64_8h.html#55f4e55f27970f231fba4834d5a34f87">01749</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA10_NPCS2    ((unsigned int) AT91C_PIO_PA10) //  SPI Peripheral Chip Select 2</span>
<a name="l01750"></a><a class="code" href="AT91SAM7S64_8h.html#39be3ba7ad9039551771e69e311a231a">01750</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA11       ((unsigned int) 1 &lt;&lt; 11) // Pin Controlled by PA11</span>
<a name="l01751"></a><a class="code" href="AT91SAM7S64_8h.html#768042b418ea292c068f425875c2b2e5">01751</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA11_NPCS0    ((unsigned int) AT91C_PIO_PA11) //  SPI Peripheral Chip Select 0</span>
<a name="l01752"></a><a class="code" href="AT91SAM7S64_8h.html#2a99afc9e3e08ca9af15d72e8c8e3754">01752</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA11_PWM0     ((unsigned int) AT91C_PIO_PA11) //  PWM Channel 0</span>
<a name="l01753"></a><a class="code" href="AT91SAM7S64_8h.html#080ecb6380a731bc7de865a96dacf6ff">01753</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA12       ((unsigned int) 1 &lt;&lt; 12) // Pin Controlled by PA12</span>
<a name="l01754"></a><a class="code" href="AT91SAM7S64_8h.html#03a7a1cc3791f96940d0e3c2f0d217f4">01754</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA12_MISO     ((unsigned int) AT91C_PIO_PA12) //  SPI Master In Slave</span>
<a name="l01755"></a><a class="code" href="AT91SAM7S64_8h.html#ef8684d047e18078cdd7e4651258f63a">01755</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA12_PWM1     ((unsigned int) AT91C_PIO_PA12) //  PWM Channel 1</span>
<a name="l01756"></a><a class="code" href="AT91SAM7S64_8h.html#862f67ef82068efbfb0c9eee3ce1a09a">01756</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA13       ((unsigned int) 1 &lt;&lt; 13) // Pin Controlled by PA13</span>
<a name="l01757"></a><a class="code" href="AT91SAM7S64_8h.html#abd92d78dcdf26d243d701709fdd2e2e">01757</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA13_MOSI     ((unsigned int) AT91C_PIO_PA13) //  SPI Master Out Slave</span>
<a name="l01758"></a><a class="code" href="AT91SAM7S64_8h.html#e035436e6f76830472243ea737d49b7f">01758</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA13_PWM2     ((unsigned int) AT91C_PIO_PA13) //  PWM Channel 2</span>
<a name="l01759"></a><a class="code" href="AT91SAM7S64_8h.html#b106d256f2373c4b8954adcadad53eca">01759</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA14       ((unsigned int) 1 &lt;&lt; 14) // Pin Controlled by PA14</span>
<a name="l01760"></a><a class="code" href="AT91SAM7S64_8h.html#3bdba106f646133dcd8088804c4d6fca">01760</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA14_SPCK     ((unsigned int) AT91C_PIO_PA14) //  SPI Serial Clock</span>
<a name="l01761"></a><a class="code" href="AT91SAM7S64_8h.html#a99b73b49ce9bc12628ae5ea080fd4d3">01761</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA14_PWM3     ((unsigned int) AT91C_PIO_PA14) //  PWM Channel 3</span>
<a name="l01762"></a><a class="code" href="AT91SAM7S64_8h.html#80e8b61485c6d998cf7254a355562d69">01762</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA15       ((unsigned int) 1 &lt;&lt; 15) // Pin Controlled by PA15</span>
<a name="l01763"></a><a class="code" href="AT91SAM7S64_8h.html#a1fa2f7fbe62475edfed37d9b5250542">01763</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA15_TF       ((unsigned int) AT91C_PIO_PA15) //  SSC Transmit Frame Sync</span>
<a name="l01764"></a><a class="code" href="AT91SAM7S64_8h.html#686eba0a26ed388dece335c809c884e7">01764</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA15_TIOA1    ((unsigned int) AT91C_PIO_PA15) //  Timer Counter 1 Multipurpose Timer I/O Pin A</span>
<a name="l01765"></a><a class="code" href="AT91SAM7S64_8h.html#133ac8b6b912d98c131fc86829208e37">01765</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA16       ((unsigned int) 1 &lt;&lt; 16) // Pin Controlled by PA16</span>
<a name="l01766"></a><a class="code" href="AT91SAM7S64_8h.html#6b4dadb00edf493bd8840185926255be">01766</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA16_TK       ((unsigned int) AT91C_PIO_PA16) //  SSC Transmit Clock</span>
<a name="l01767"></a><a class="code" href="AT91SAM7S64_8h.html#0b72e628c90b4e911f91a1ea831b925e">01767</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA16_TIOB1    ((unsigned int) AT91C_PIO_PA16) //  Timer Counter 1 Multipurpose Timer I/O Pin B</span>
<a name="l01768"></a><a class="code" href="AT91SAM7S64_8h.html#a2427a5211cf4003560a5f56ff04ea00">01768</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA17       ((unsigned int) 1 &lt;&lt; 17) // Pin Controlled by PA17</span>
<a name="l01769"></a><a class="code" href="AT91SAM7S64_8h.html#da2ad931e0e2bfb9f4fbba417fee79ef">01769</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA17_TD       ((unsigned int) AT91C_PIO_PA17) //  SSC Transmit data</span>
<a name="l01770"></a><a class="code" href="AT91SAM7S64_8h.html#a14e2eb5112958d60aae1595239cf0c6">01770</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA17_PCK1     ((unsigned int) AT91C_PIO_PA17) //  PMC Programmable Clock Output 1</span>
<a name="l01771"></a><a class="code" href="AT91SAM7S64_8h.html#638521370866f7680dd90859c1ba08fe">01771</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA18       ((unsigned int) 1 &lt;&lt; 18) // Pin Controlled by PA18</span>
<a name="l01772"></a><a class="code" href="AT91SAM7S64_8h.html#61fa8094fd8fab9e07d957d6f8cff4b2">01772</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA18_RD       ((unsigned int) AT91C_PIO_PA18) //  SSC Receive Data</span>
<a name="l01773"></a><a class="code" href="AT91SAM7S64_8h.html#cfb4a94de9dfc987d3ea83b68d9d47d9">01773</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA18_PCK2     ((unsigned int) AT91C_PIO_PA18) //  PMC Programmable Clock Output 2</span>
<a name="l01774"></a><a class="code" href="AT91SAM7S64_8h.html#ca5c14239b907072066cf81421a5b885">01774</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA19       ((unsigned int) 1 &lt;&lt; 19) // Pin Controlled by PA19</span>
<a name="l01775"></a><a class="code" href="AT91SAM7S64_8h.html#a83b760d1ae21a08d3c35f0a78dbf38c">01775</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA19_RK       ((unsigned int) AT91C_PIO_PA19) //  SSC Receive Clock</span>
<a name="l01776"></a><a class="code" href="AT91SAM7S64_8h.html#dc3b402090b815d672e9a7dc6075f9b8">01776</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA19_FIQ      ((unsigned int) AT91C_PIO_PA19) //  AIC Fast Interrupt Input</span>
<a name="l01777"></a><a class="code" href="AT91SAM7S64_8h.html#04c1f6628e573d3e5be119da42e8920f">01777</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA2        ((unsigned int) 1 &lt;&lt;  2) // Pin Controlled by PA2</span>
<a name="l01778"></a><a class="code" href="AT91SAM7S64_8h.html#4d4ce14cd3aa7144c00986fb99033940">01778</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA2_PWM2     ((unsigned int) AT91C_PIO_PA2) //  PWM Channel 2</span>
<a name="l01779"></a><a class="code" href="AT91SAM7S64_8h.html#ca9f42f91351c6fa201e4b646d18551c">01779</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA2_SCK0     ((unsigned int) AT91C_PIO_PA2) //  USART 0 Serial Clock</span>
<a name="l01780"></a><a class="code" href="AT91SAM7S64_8h.html#8a4416e6288f30100352d997d3e0958c">01780</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA20       ((unsigned int) 1 &lt;&lt; 20) // Pin Controlled by PA20</span>
<a name="l01781"></a><a class="code" href="AT91SAM7S64_8h.html#d07b830324d63e03a687412b00b855fd">01781</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA20_RF       ((unsigned int) AT91C_PIO_PA20) //  SSC Receive Frame Sync</span>
<a name="l01782"></a><a class="code" href="AT91SAM7S64_8h.html#73ae512bf60e3ae1d42de642130179b3">01782</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA20_IRQ0     ((unsigned int) AT91C_PIO_PA20) //  External Interrupt 0</span>
<a name="l01783"></a><a class="code" href="AT91SAM7S64_8h.html#1f938aecf684443fe5cc29cfde5c9766">01783</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA21       ((unsigned int) 1 &lt;&lt; 21) // Pin Controlled by PA21</span>
<a name="l01784"></a><a class="code" href="AT91SAM7S64_8h.html#f73365a9ad9a16957c4bd82654b93b95">01784</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA21_RXD1     ((unsigned int) AT91C_PIO_PA21) //  USART 1 Receive Data</span>
<a name="l01785"></a><a class="code" href="AT91SAM7S64_8h.html#8a8c9c3b139bf37dca761195b3420ec2">01785</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA21_PCK1     ((unsigned int) AT91C_PIO_PA21) //  PMC Programmable Clock Output 1</span>
<a name="l01786"></a><a class="code" href="AT91SAM7S64_8h.html#9a605b68cdbe4ae1729fc9b4be7dad4f">01786</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA22       ((unsigned int) 1 &lt;&lt; 22) // Pin Controlled by PA22</span>
<a name="l01787"></a><a class="code" href="AT91SAM7S64_8h.html#c8b9cbcba3917af3a48ed69c619096ea">01787</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA22_TXD1     ((unsigned int) AT91C_PIO_PA22) //  USART 1 Transmit Data</span>
<a name="l01788"></a><a class="code" href="AT91SAM7S64_8h.html#9052824898ba5a35df89c3a5591ceb88">01788</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA22_NPCS3    ((unsigned int) AT91C_PIO_PA22) //  SPI Peripheral Chip Select 3</span>
<a name="l01789"></a><a class="code" href="AT91SAM7S64_8h.html#5b2f60a820cda3a1550d66f78f57f549">01789</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA23       ((unsigned int) 1 &lt;&lt; 23) // Pin Controlled by PA23</span>
<a name="l01790"></a><a class="code" href="AT91SAM7S64_8h.html#8ab2faebd77063c6092df12ac5ec74b4">01790</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA23_SCK1     ((unsigned int) AT91C_PIO_PA23) //  USART 1 Serial Clock</span>
<a name="l01791"></a><a class="code" href="AT91SAM7S64_8h.html#f7c829d7cc0ff7219fd8970b8703dc71">01791</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA23_PWM0     ((unsigned int) AT91C_PIO_PA23) //  PWM Channel 0</span>
<a name="l01792"></a><a class="code" href="AT91SAM7S64_8h.html#db532ae4b7a34d41f7a436a3125eccec">01792</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA24       ((unsigned int) 1 &lt;&lt; 24) // Pin Controlled by PA24</span>
<a name="l01793"></a><a class="code" href="AT91SAM7S64_8h.html#25b451d7a35633fce9f961d38c054533">01793</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA24_RTS1     ((unsigned int) AT91C_PIO_PA24) //  USART 1 Ready To Send</span>
<a name="l01794"></a><a class="code" href="AT91SAM7S64_8h.html#42e5e50913f74f82e32ca6bc6513c54f">01794</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA24_PWM1     ((unsigned int) AT91C_PIO_PA24) //  PWM Channel 1</span>
<a name="l01795"></a><a class="code" href="AT91SAM7S64_8h.html#305975cc37d59ebe61dc6b7f9cbd3063">01795</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA25       ((unsigned int) 1 &lt;&lt; 25) // Pin Controlled by PA25</span>
<a name="l01796"></a><a class="code" href="AT91SAM7S64_8h.html#02df6d1479833aa8b2a7a4a7ce443209">01796</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA25_CTS1     ((unsigned int) AT91C_PIO_PA25) //  USART 1 Clear To Send</span>
<a name="l01797"></a><a class="code" href="AT91SAM7S64_8h.html#c52467fa1c75fd5f7198aefb638347ce">01797</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA25_PWM2     ((unsigned int) AT91C_PIO_PA25) //  PWM Channel 2</span>
<a name="l01798"></a><a class="code" href="AT91SAM7S64_8h.html#3debdc9672c6df1bfd6224835c2331ce">01798</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA26       ((unsigned int) 1 &lt;&lt; 26) // Pin Controlled by PA26</span>
<a name="l01799"></a><a class="code" href="AT91SAM7S64_8h.html#415a88b135d0ac0aff0eba34a4271dcc">01799</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA26_DCD1     ((unsigned int) AT91C_PIO_PA26) //  USART 1 Data Carrier Detect</span>
<a name="l01800"></a><a class="code" href="AT91SAM7S64_8h.html#3e8ce759b4232d932e3ad840751f4ffe">01800</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA26_TIOA2    ((unsigned int) AT91C_PIO_PA26) //  Timer Counter 2 Multipurpose Timer I/O Pin A</span>
<a name="l01801"></a><a class="code" href="AT91SAM7S64_8h.html#76530ab67e450e55c18f790f43f16a7c">01801</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA27       ((unsigned int) 1 &lt;&lt; 27) // Pin Controlled by PA27</span>
<a name="l01802"></a><a class="code" href="AT91SAM7S64_8h.html#80c91948aa22a0dafff9fa49ed8cdc6b">01802</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA27_DTR1     ((unsigned int) AT91C_PIO_PA27) //  USART 1 Data Terminal ready</span>
<a name="l01803"></a><a class="code" href="AT91SAM7S64_8h.html#c3cca5487270cea7c38d1b9bc7435a58">01803</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA27_TIOB2    ((unsigned int) AT91C_PIO_PA27) //  Timer Counter 2 Multipurpose Timer I/O Pin B</span>
<a name="l01804"></a><a class="code" href="AT91SAM7S64_8h.html#fc03a891232129aa4e694419b6227ef7">01804</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA28       ((unsigned int) 1 &lt;&lt; 28) // Pin Controlled by PA28</span>
<a name="l01805"></a><a class="code" href="AT91SAM7S64_8h.html#8d1cab4e7dbfad454a8b18dcd06aa618">01805</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA28_DSR1     ((unsigned int) AT91C_PIO_PA28) //  USART 1 Data Set ready</span>
<a name="l01806"></a><a class="code" href="AT91SAM7S64_8h.html#32e046d61283df2f957a1cbd834bcdcc">01806</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA28_TCLK1    ((unsigned int) AT91C_PIO_PA28) //  Timer Counter 1 external clock input</span>
<a name="l01807"></a><a class="code" href="AT91SAM7S64_8h.html#23c662ae5654da8fdc81785799632ee1">01807</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA29       ((unsigned int) 1 &lt;&lt; 29) // Pin Controlled by PA29</span>
<a name="l01808"></a><a class="code" href="AT91SAM7S64_8h.html#b462ab2e37bc79d97943737b21086260">01808</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA29_RI1      ((unsigned int) AT91C_PIO_PA29) //  USART 1 Ring Indicator</span>
<a name="l01809"></a><a class="code" href="AT91SAM7S64_8h.html#2bb855769a7af702acf2438dce347c4f">01809</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA29_TCLK2    ((unsigned int) AT91C_PIO_PA29) //  Timer Counter 2 external clock input</span>
<a name="l01810"></a><a class="code" href="AT91SAM7S64_8h.html#a093f6b38813c359c8f91c6b7ba656a9">01810</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA3        ((unsigned int) 1 &lt;&lt;  3) // Pin Controlled by PA3</span>
<a name="l01811"></a><a class="code" href="AT91SAM7S64_8h.html#e7f99fbe935ee072effde79e0f1e76f1">01811</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA3_TWD      ((unsigned int) AT91C_PIO_PA3) //  TWI Two-wire Serial Data</span>
<a name="l01812"></a><a class="code" href="AT91SAM7S64_8h.html#dbf7d14f0495c1e26416e4041113d0c1">01812</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA3_NPCS3    ((unsigned int) AT91C_PIO_PA3) //  SPI Peripheral Chip Select 3</span>
<a name="l01813"></a><a class="code" href="AT91SAM7S64_8h.html#4a4adbd2483d8f529366a2e7472172c8">01813</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA30       ((unsigned int) 1 &lt;&lt; 30) // Pin Controlled by PA30</span>
<a name="l01814"></a><a class="code" href="AT91SAM7S64_8h.html#470edeacc9a1e47b00c37fdbd8ed7f74">01814</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA30_IRQ1     ((unsigned int) AT91C_PIO_PA30) //  External Interrupt 1</span>
<a name="l01815"></a><a class="code" href="AT91SAM7S64_8h.html#0b3b420a94ddb1ed072e00d47fc528ee">01815</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA30_NPCS2    ((unsigned int) AT91C_PIO_PA30) //  SPI Peripheral Chip Select 2</span>
<a name="l01816"></a><a class="code" href="AT91SAM7S64_8h.html#80a4319a357994fac01be5e4cec84b76">01816</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA31       ((unsigned int) 1 &lt;&lt; 31) // Pin Controlled by PA31</span>
<a name="l01817"></a><a class="code" href="AT91SAM7S64_8h.html#348aadfc3bd8c1d78611cf2b7493af39">01817</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA31_NPCS1    ((unsigned int) AT91C_PIO_PA31) //  SPI Peripheral Chip Select 1</span>
<a name="l01818"></a><a class="code" href="AT91SAM7S64_8h.html#5397d434dbe2441cd7d8cebdefccdd58">01818</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA31_PCK2     ((unsigned int) AT91C_PIO_PA31) //  PMC Programmable Clock Output 2</span>
<a name="l01819"></a><a class="code" href="AT91SAM7S64_8h.html#5ca57e2345a5a38d158ea8e56b83b23f">01819</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA4        ((unsigned int) 1 &lt;&lt;  4) // Pin Controlled by PA4</span>
<a name="l01820"></a><a class="code" href="AT91SAM7S64_8h.html#1c58a9f1aed88984cf87fd0464970f4b">01820</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA4_TWCK     ((unsigned int) AT91C_PIO_PA4) //  TWI Two-wire Serial Clock</span>
<a name="l01821"></a><a class="code" href="AT91SAM7S64_8h.html#591f92f7e41ab9d37c738ca7662da127">01821</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA4_TCLK0    ((unsigned int) AT91C_PIO_PA4) //  Timer Counter 0 external clock input</span>
<a name="l01822"></a><a class="code" href="AT91SAM7S64_8h.html#5096171be0ea590a81beb2aadb9dba29">01822</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA5        ((unsigned int) 1 &lt;&lt;  5) // Pin Controlled by PA5</span>
<a name="l01823"></a><a class="code" href="AT91SAM7S64_8h.html#21b7a23d113a4b6dc68e7237909558e8">01823</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA5_RXD0     ((unsigned int) AT91C_PIO_PA5) //  USART 0 Receive Data</span>
<a name="l01824"></a><a class="code" href="AT91SAM7S64_8h.html#001ccca2ccaa286d35b3f6d00a050741">01824</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA5_NPCS3    ((unsigned int) AT91C_PIO_PA5) //  SPI Peripheral Chip Select 3</span>
<a name="l01825"></a><a class="code" href="AT91SAM7S64_8h.html#dde445b47732bff0955f9b79a65c2abb">01825</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA6        ((unsigned int) 1 &lt;&lt;  6) // Pin Controlled by PA6</span>
<a name="l01826"></a><a class="code" href="AT91SAM7S64_8h.html#4df33c07b989621d5ad9ce269535be1f">01826</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA6_TXD0     ((unsigned int) AT91C_PIO_PA6) //  USART 0 Transmit Data</span>
<a name="l01827"></a><a class="code" href="AT91SAM7S64_8h.html#65c854dcfffa1c71133df6414221a32d">01827</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA6_PCK0     ((unsigned int) AT91C_PIO_PA6) //  PMC Programmable Clock Output 0</span>
<a name="l01828"></a><a class="code" href="AT91SAM7S64_8h.html#92630fd5d17ea2d00d53d02ea400907d">01828</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA7        ((unsigned int) 1 &lt;&lt;  7) // Pin Controlled by PA7</span>
<a name="l01829"></a><a class="code" href="AT91SAM7S64_8h.html#86d56d865770bbf1551224e911832d7a">01829</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA7_RTS0     ((unsigned int) AT91C_PIO_PA7) //  USART 0 Ready To Send</span>
<a name="l01830"></a><a class="code" href="AT91SAM7S64_8h.html#4c39854cb2b4d8ad2c29a492108731ae">01830</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA7_PWM3     ((unsigned int) AT91C_PIO_PA7) //  PWM Channel 3</span>
<a name="l01831"></a><a class="code" href="AT91SAM7S64_8h.html#e943dc78ec9df64f417a87c83348b235">01831</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA8        ((unsigned int) 1 &lt;&lt;  8) // Pin Controlled by PA8</span>
<a name="l01832"></a><a class="code" href="AT91SAM7S64_8h.html#11ec0760528b453413d71c29f16c8ef1">01832</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA8_CTS0     ((unsigned int) AT91C_PIO_PA8) //  USART 0 Clear To Send</span>
<a name="l01833"></a><a class="code" href="AT91SAM7S64_8h.html#7abeb5b67fbce6c132e4138a03a92b17">01833</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA8_ADTRG    ((unsigned int) AT91C_PIO_PA8) //  ADC External Trigger</span>
<a name="l01834"></a><a class="code" href="AT91SAM7S64_8h.html#4b0a25fca6be57889ba1ebb18c79433a">01834</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA9        ((unsigned int) 1 &lt;&lt;  9) // Pin Controlled by PA9</span>
<a name="l01835"></a><a class="code" href="AT91SAM7S64_8h.html#1f97abd17e3a037a7ad294f443a97cb1">01835</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA9_DRXD     ((unsigned int) AT91C_PIO_PA9) //  DBGU Debug Receive Data</span>
<a name="l01836"></a><a class="code" href="AT91SAM7S64_8h.html#0dab362225e9cbb82678993be7340020">01836</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA9_NPCS1    ((unsigned int) AT91C_PIO_PA9) //  SPI Peripheral Chip Select 1</span>
<a name="l01837"></a>01837 <span class="preprocessor"></span>
<a name="l01838"></a>01838 <span class="comment">// *****************************************************************************</span>
<a name="l01839"></a>01839 <span class="comment">//               PERIPHERAL ID DEFINITIONS FOR AT91SAM7S64</span>
<a name="l01840"></a>01840 <span class="comment">// *****************************************************************************</span>
<a name="l01841"></a><a class="code" href="AT91SAM7S64_8h.html#ba6ab10a585bb8180565dceba4f597f8">01841</a> <span class="preprocessor">#define AT91C_ID_FIQ    ((unsigned int)  0) // Advanced Interrupt Controller (FIQ)</span>
<a name="l01842"></a><a class="code" href="AT91SAM7S64_8h.html#a5883b521ba307e7e6d6fa8730768a9e">01842</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_SYS    ((unsigned int)  1) // System Peripheral</span>
<a name="l01843"></a><a class="code" href="AT91SAM7S64_8h.html#9367949b8183635487afdcc8ed41609e">01843</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_PIOA   ((unsigned int)  2) // Parallel IO Controller</span>
<a name="l01844"></a><a class="code" href="AT91SAM7S64_8h.html#9f3d43f2cc5b94d99b0ff9a6854f368a">01844</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_3_Reserved ((unsigned int)  3) // Reserved</span>
<a name="l01845"></a><a class="code" href="AT91SAM7S64_8h.html#33d377204b9547cb1c1cf23b83b32ec8">01845</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_ADC    ((unsigned int)  4) // Analog-to-Digital Converter</span>
<a name="l01846"></a><a class="code" href="AT91SAM7S64_8h.html#f58625121d8ada787679ae120ce9da8e">01846</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_SPI    ((unsigned int)  5) // Serial Peripheral Interface</span>
<a name="l01847"></a><a class="code" href="AT91SAM7S64_8h.html#17f82b8148cea0ecaefb7d65c1421f97">01847</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_US0    ((unsigned int)  6) // USART 0</span>
<a name="l01848"></a><a class="code" href="AT91SAM7S64_8h.html#c4890f3c72510710505f5e9bc167946a">01848</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_US1    ((unsigned int)  7) // USART 1</span>
<a name="l01849"></a><a class="code" href="AT91SAM7S64_8h.html#60d9e827556a4afd9d4c2b032702fbce">01849</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_SSC    ((unsigned int)  8) // Serial Synchronous Controller</span>
<a name="l01850"></a><a class="code" href="AT91SAM7S64_8h.html#8244d5da18b5534d5253a0d0ed5141a2">01850</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_TWI    ((unsigned int)  9) // Two-Wire Interface</span>
<a name="l01851"></a><a class="code" href="AT91SAM7S64_8h.html#853cd7a504bc4cb3ce240b16f7ef226c">01851</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_PWMC   ((unsigned int) 10) // PWM Controller</span>
<a name="l01852"></a><a class="code" href="AT91SAM7S64_8h.html#bc583accceb7605cd8a6d24e93961e87">01852</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_UDP    ((unsigned int) 11) // USB Device Port</span>
<a name="l01853"></a><a class="code" href="AT91SAM7S64_8h.html#5a4eb8a4700b1b3f87a589498d394a01">01853</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_TC0    ((unsigned int) 12) // Timer Counter 0</span>
<a name="l01854"></a><a class="code" href="AT91SAM7S64_8h.html#055623f976c96e2683a217da3cfb87c6">01854</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_TC1    ((unsigned int) 13) // Timer Counter 1</span>
<a name="l01855"></a><a class="code" href="AT91SAM7S64_8h.html#0393b452e5ae992bb30004d072335e1b">01855</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_TC2    ((unsigned int) 14) // Timer Counter 2</span>
<a name="l01856"></a><a class="code" href="AT91SAM7S64_8h.html#cbd240421827ccf52acddcb9298aa4bc">01856</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_15_Reserved ((unsigned int) 15) // Reserved</span>
<a name="l01857"></a><a class="code" href="AT91SAM7S64_8h.html#c2ef7d4a3f605088ba108ad79f814f63">01857</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_16_Reserved ((unsigned int) 16) // Reserved</span>
<a name="l01858"></a><a class="code" href="AT91SAM7S64_8h.html#b926fbc67c540e149cf158b608c81c2b">01858</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_17_Reserved ((unsigned int) 17) // Reserved</span>
<a name="l01859"></a><a class="code" href="AT91SAM7S64_8h.html#9f5a2132181ea52d7262045e4439ece5">01859</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_18_Reserved ((unsigned int) 18) // Reserved</span>
<a name="l01860"></a><a class="code" href="AT91SAM7S64_8h.html#54c2d2f465363726c5083feb01c0b7d5">01860</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_19_Reserved ((unsigned int) 19) // Reserved</span>
<a name="l01861"></a><a class="code" href="AT91SAM7S64_8h.html#6fb88276d3afd829d8040cffda45930d">01861</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_20_Reserved ((unsigned int) 20) // Reserved</span>
<a name="l01862"></a><a class="code" href="AT91SAM7S64_8h.html#f5d97e75c30d3d0a5283b0cea298818d">01862</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_21_Reserved ((unsigned int) 21) // Reserved</span>
<a name="l01863"></a><a class="code" href="AT91SAM7S64_8h.html#267061f5f28a0c3163622d6055dc22a8">01863</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_22_Reserved ((unsigned int) 22) // Reserved</span>
<a name="l01864"></a><a class="code" href="AT91SAM7S64_8h.html#ca42ce85d90a04e674e5c1d95e5c926d">01864</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_23_Reserved ((unsigned int) 23) // Reserved</span>
<a name="l01865"></a><a class="code" href="AT91SAM7S64_8h.html#1a3f3a497fcebbbb0ca7e760d4182a25">01865</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_24_Reserved ((unsigned int) 24) // Reserved</span>
<a name="l01866"></a><a class="code" href="AT91SAM7S64_8h.html#750de9c822c42fbedb95f5aaf4e12491">01866</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_25_Reserved ((unsigned int) 25) // Reserved</span>
<a name="l01867"></a><a class="code" href="AT91SAM7S64_8h.html#cfcdb29887f9345c78b69d7b42262299">01867</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_26_Reserved ((unsigned int) 26) // Reserved</span>
<a name="l01868"></a><a class="code" href="AT91SAM7S64_8h.html#6c877dedb1be3feff7ab2c8e20fa7066">01868</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_27_Reserved ((unsigned int) 27) // Reserved</span>
<a name="l01869"></a><a class="code" href="AT91SAM7S64_8h.html#23270efd613eed668e86aff2eeca1b05">01869</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_28_Reserved ((unsigned int) 28) // Reserved</span>
<a name="l01870"></a><a class="code" href="AT91SAM7S64_8h.html#29a591331bb374e65d7964ceb03dcf1b">01870</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_29_Reserved ((unsigned int) 29) // Reserved</span>
<a name="l01871"></a><a class="code" href="AT91SAM7S64_8h.html#4a65d0aa928d22f16f3fc40b481c4b87">01871</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_IRQ0   ((unsigned int) 30) // Advanced Interrupt Controller (IRQ0)</span>
<a name="l01872"></a><a class="code" href="AT91SAM7S64_8h.html#9cabc2ca62358f58d11e0887f9c18fd9">01872</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_IRQ1   ((unsigned int) 31) // Advanced Interrupt Controller (IRQ1)</span>
<a name="l01873"></a>01873 <span class="preprocessor"></span>
<a name="l01874"></a>01874 <span class="comment">// *****************************************************************************</span>
<a name="l01875"></a>01875 <span class="comment">//               BASE ADDRESS DEFINITIONS FOR AT91SAM7S64</span>
<a name="l01876"></a>01876 <span class="comment">// *****************************************************************************</span>
<a name="l01877"></a><a class="code" href="AT91SAM7S64_8h.html#55de519422f9459af2c877d53c11e28f">01877</a> <span class="preprocessor">#define AT91C_BASE_SYS       ((AT91PS_SYS)      0xFFFFF000) // (SYS) Base Address</span>
<a name="l01878"></a><a class="code" href="AT91SAM7S64_8h.html#e353aca328b3d22ff19e9086c99e77d7">01878</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_AIC       ((AT91PS_AIC)      0xFFFFF000) // (AIC) Base Address</span>
<a name="l01879"></a><a class="code" href="AT91SAM7S64_8h.html#d583a3c0f21caa3eb742bf21a5230e76">01879</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_PDC_DBGU  ((AT91PS_PDC)      0xFFFFF300) // (PDC_DBGU) Base Address</span>
<a name="l01880"></a><a class="code" href="AT91SAM7S64_8h.html#32fc454872b1c641d8fed6f014f7ba1e">01880</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_DBGU      ((AT91PS_DBGU)     0xFFFFF200) // (DBGU) Base Address</span>
<a name="l01881"></a><a class="code" href="AT91SAM7S64_8h.html#fd59d3e413ad4a05804ead0fd6c48622">01881</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_PIOA      ((AT91PS_PIO)      0xFFFFF400) // (PIOA) Base Address</span>
<a name="l01882"></a><a class="code" href="AT91SAM7S64_8h.html#10dce3ba9279316fe6d2320af5880040">01882</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_CKGR      ((AT91PS_CKGR)     0xFFFFFC20) // (CKGR) Base Address</span>
<a name="l01883"></a><a class="code" href="AT91SAM7S64_8h.html#88f638978d677a52e3bad3966caa40ab">01883</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_PMC       ((AT91PS_PMC)      0xFFFFFC00) // (PMC) Base Address</span>
<a name="l01884"></a><a class="code" href="AT91SAM7S64_8h.html#1417c31e180c8f542044e6fccb465610">01884</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_RSTC      ((AT91PS_RSTC)     0xFFFFFD00) // (RSTC) Base Address</span>
<a name="l01885"></a><a class="code" href="AT91SAM7S64_8h.html#d91cc891870f10043e5935b8f587f2af">01885</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_RTTC      ((AT91PS_RTTC)     0xFFFFFD20) // (RTTC) Base Address</span>
<a name="l01886"></a><a class="code" href="AT91SAM7S64_8h.html#c0679d8ee5a5c92e6d808bd31e216277">01886</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_PITC      ((AT91PS_PITC)     0xFFFFFD30) // (PITC) Base Address</span>
<a name="l01887"></a><a class="code" href="AT91SAM7S64_8h.html#af6dc0a816031c6ed3ecdc62590c5da4">01887</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_WDTC      ((AT91PS_WDTC)     0xFFFFFD40) // (WDTC) Base Address</span>
<a name="l01888"></a><a class="code" href="AT91SAM7S64_8h.html#b018a4601f6b25a33cac56fd628e6b9b">01888</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_VREG      ((AT91PS_VREG)     0xFFFFFD60) // (VREG) Base Address</span>
<a name="l01889"></a><a class="code" href="AT91SAM7S64_8h.html#235bf6db2f49947de6fd62d0439d4af9">01889</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_MC        ((AT91PS_MC)       0xFFFFFF00) // (MC) Base Address</span>
<a name="l01890"></a><a class="code" href="AT91SAM7S64_8h.html#719a2834b04fd7dadd93971f17844025">01890</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_PDC_SPI   ((AT91PS_PDC)      0xFFFE0100) // (PDC_SPI) Base Address</span>
<a name="l01891"></a><a class="code" href="AT91SAM7S64_8h.html#71756ec471e894d8f8877b5d33a8ea5b">01891</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_SPI       ((AT91PS_SPI)      0xFFFE0000) // (SPI) Base Address</span>
<a name="l01892"></a><a class="code" href="AT91SAM7S64_8h.html#d99b4bec9100b0faee5c2ec4c5816010">01892</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_PDC_ADC   ((AT91PS_PDC)      0xFFFD8100) // (PDC_ADC) Base Address</span>
<a name="l01893"></a><a class="code" href="AT91SAM7S64_8h.html#9adbfb8048d73603846d6fb348a64ace">01893</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_ADC       ((AT91PS_ADC)      0xFFFD8000) // (ADC) Base Address</span>
<a name="l01894"></a><a class="code" href="AT91SAM7S64_8h.html#6b352bd9e050f30440d75b3b7c92696a">01894</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_PDC_SSC   ((AT91PS_PDC)      0xFFFD4100) // (PDC_SSC) Base Address</span>
<a name="l01895"></a><a class="code" href="AT91SAM7S64_8h.html#7cfef3966881ac79efe0a889a18f0e0a">01895</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_SSC       ((AT91PS_SSC)      0xFFFD4000) // (SSC) Base Address</span>
<a name="l01896"></a><a class="code" href="AT91SAM7S64_8h.html#689aaee7d35e38c15f0d096850549494">01896</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_PDC_US1   ((AT91PS_PDC)      0xFFFC4100) // (PDC_US1) Base Address</span>
<a name="l01897"></a><a class="code" href="AT91SAM7S64_8h.html#ce9a2e5287fcacab6f3050f66b382eae">01897</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_US1       ((AT91PS_USART)    0xFFFC4000) // (US1) Base Address</span>
<a name="l01898"></a><a class="code" href="AT91SAM7S64_8h.html#e1d89d92d26566a0593501750dd45690">01898</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_PDC_US0   ((AT91PS_PDC)      0xFFFC0100) // (PDC_US0) Base Address</span>
<a name="l01899"></a><a class="code" href="AT91SAM7S64_8h.html#9059088da859f9cedaa5cee3cc0ff6cf">01899</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_US0       ((AT91PS_USART)    0xFFFC0000) // (US0) Base Address</span>
<a name="l01900"></a><a class="code" href="AT91SAM7S64_8h.html#cec2e14822c165bf9c2fb5e91e1652ca">01900</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_TWI       ((AT91PS_TWI)      0xFFFB8000) // (TWI) Base Address</span>
<a name="l01901"></a><a class="code" href="AT91SAM7S64_8h.html#c5f6642a35bcb83fbe8cf358511ba895">01901</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_TC0       ((AT91PS_TC)       0xFFFA0000) // (TC0) Base Address</span>
<a name="l01902"></a><a class="code" href="AT91SAM7S64_8h.html#5ecf7114cc5c9f9d559792f92dd584ca">01902</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_TC1       ((AT91PS_TC)       0xFFFA0040) // (TC1) Base Address</span>
<a name="l01903"></a><a class="code" href="AT91SAM7S64_8h.html#0bd9ed3557b04fd390eb27f66c6e8ead">01903</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_TC2       ((AT91PS_TC)       0xFFFA0080) // (TC2) Base Address</span>
<a name="l01904"></a><a class="code" href="AT91SAM7S64_8h.html#af7850d86742be51cc4bf623488a92af">01904</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_TCB       ((AT91PS_TCB)      0xFFFA0000) // (TCB) Base Address</span>
<a name="l01905"></a><a class="code" href="AT91SAM7S64_8h.html#ac63200f2a1e7bb0992ab1acd3bcf75e">01905</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_PWMC_CH3  ((AT91PS_PWMC_CH)  0xFFFCC260) // (PWMC_CH3) Base Address</span>
<a name="l01906"></a><a class="code" href="AT91SAM7S64_8h.html#95a11e0109fe908e382c77b4dbd4b886">01906</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_PWMC_CH2  ((AT91PS_PWMC_CH)  0xFFFCC240) // (PWMC_CH2) Base Address</span>
<a name="l01907"></a><a class="code" href="AT91SAM7S64_8h.html#532256b939d55cf8d64421ae895d9f61">01907</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_PWMC_CH1  ((AT91PS_PWMC_CH)  0xFFFCC220) // (PWMC_CH1) Base Address</span>
<a name="l01908"></a><a class="code" href="AT91SAM7S64_8h.html#d327bf8d078e66885418142dcf7ecb69">01908</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_PWMC_CH0  ((AT91PS_PWMC_CH)  0xFFFCC200) // (PWMC_CH0) Base Address</span>
<a name="l01909"></a><a class="code" href="AT91SAM7S64_8h.html#a11003c2d8bcee4dd58e45522edde4a9">01909</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_PWMC      ((AT91PS_PWMC)     0xFFFCC000) // (PWMC) Base Address</span>
<a name="l01910"></a><a class="code" href="AT91SAM7S64_8h.html#c9f3ffaccf5b51517ab51c004fc9643c">01910</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_UDP       ((AT91PS_UDP)      0xFFFB0000) // (UDP) Base Address</span>
<a name="l01911"></a>01911 <span class="preprocessor"></span>
<a name="l01912"></a>01912 <span class="comment">// *****************************************************************************</span>
<a name="l01913"></a>01913 <span class="comment">//               MEMORY MAPPING DEFINITIONS FOR AT91SAM7S64</span>
<a name="l01914"></a>01914 <span class="comment">// *****************************************************************************</span>
<a name="l01915"></a><a class="code" href="AT91SAM7S64_8h.html#03e412c1f537b06c9cf737703442dde4">01915</a> <span class="preprocessor">#define AT91C_ISRAM      ((char *)      0x00200000) // Internal SRAM base address</span>
<a name="l01916"></a><a class="code" href="AT91SAM7S64_8h.html#2ff3e67e4ded320c0ce9316d4f55c1ad">01916</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ISRAM_SIZE         ((unsigned int) 0x00004000) // Internal SRAM size in byte (16 Kbyte)</span>
<a name="l01917"></a><a class="code" href="AT91SAM7S64_8h.html#7715d6de3269c66590f7c1d8dba0003d">01917</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_IFLASH     ((char *)      0x00100000) // Internal ROM base address</span>
<a name="l01918"></a><a class="code" href="AT91SAM7S64_8h.html#96ee4d4fa7d006adb1d0c2082765e5f7">01918</a> <span class="preprocessor"></span><span class="preprocessor">#define AT91C_IFLASH_SIZE        ((unsigned int) 0x00010000) // Internal ROM size in byte (64 Kbyte)</span>
<a name="l01919"></a>01919 <span class="preprocessor"></span>
<a name="l01920"></a>01920 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"><address style="text-align: right;"><small>Generated on Tue Mar 25 14:38:22 2008 for mmculib by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.5 </small></address>
</body>
</html>
