{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729248544423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729248544423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 19:49:04 2024 " "Processing started: Fri Oct 18 19:49:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729248544423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729248544423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGAKeypadBinaryShiftRegisterLED -c FPGAKeypadBinaryShiftRegisterLED " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGAKeypadBinaryShiftRegisterLED -c FPGAKeypadBinaryShiftRegisterLED" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729248544423 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729248544687 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729248544687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgakeypadbinaryshiftregisterled.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpgakeypadbinaryshiftregisterled.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FPGAKeypadBinaryShiftRegisterLED " "Found entity 1: FPGAKeypadBinaryShiftRegisterLED" {  } { { "FPGAKeypadBinaryShiftRegisterLED.bdf" "" { Schematic "C:/Users/rnjsa/Desktop/PusanNU2024/semester 2/LogicCircuitDesignAndExperimentation/FPGAKeypadBinaryShiftRegisterLED/FPGAKeypadBinaryShiftRegisterLED.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729248551346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729248551346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trigger.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Trigger " "Found entity 1: Trigger" {  } { { "Trigger.bdf" "" { Schematic "C:/Users/rnjsa/Desktop/PusanNU2024/semester 2/LogicCircuitDesignAndExperimentation/FPGAKeypadBinaryShiftRegisterLED/Trigger.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729248551346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729248551346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitstrigger.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fourbitstrigger.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FourBitsTrigger " "Found entity 1: FourBitsTrigger" {  } { { "FourBitsTrigger.bdf" "" { Schematic "C:/Users/rnjsa/Desktop/PusanNU2024/semester 2/LogicCircuitDesignAndExperimentation/FPGAKeypadBinaryShiftRegisterLED/FourBitsTrigger.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729248551346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729248551346 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGAKeypadBinaryShiftRegisterLED " "Elaborating entity \"FPGAKeypadBinaryShiftRegisterLED\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729248551369 ""}
{ "Warning" "WSGN_SEARCH_FILE" "doublefourbitsregister.bdf 1 1 " "Using design file doublefourbitsregister.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DoubleFourBitsRegister " "Found entity 1: DoubleFourBitsRegister" {  } { { "doublefourbitsregister.bdf" "" { Schematic "C:/Users/rnjsa/Desktop/PusanNU2024/semester 2/LogicCircuitDesignAndExperimentation/FPGAKeypadBinaryShiftRegisterLED/doublefourbitsregister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729248551388 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729248551388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DoubleFourBitsRegister DoubleFourBitsRegister:inst1 " "Elaborating entity \"DoubleFourBitsRegister\" for hierarchy \"DoubleFourBitsRegister:inst1\"" {  } { { "FPGAKeypadBinaryShiftRegisterLED.bdf" "inst1" { Schematic "C:/Users/rnjsa/Desktop/PusanNU2024/semester 2/LogicCircuitDesignAndExperimentation/FPGAKeypadBinaryShiftRegisterLED/FPGAKeypadBinaryShiftRegisterLED.bdf" { { 96 856 1008 224 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729248551389 ""}
{ "Warning" "WSGN_SEARCH_FILE" "four_bit_register.bdf 1 1 " "Using design file four_bit_register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_register " "Found entity 1: four_bit_register" {  } { { "four_bit_register.bdf" "" { Schematic "C:/Users/rnjsa/Desktop/PusanNU2024/semester 2/LogicCircuitDesignAndExperimentation/FPGAKeypadBinaryShiftRegisterLED/four_bit_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729248551397 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729248551397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_register DoubleFourBitsRegister:inst1\|four_bit_register:inst " "Elaborating entity \"four_bit_register\" for hierarchy \"DoubleFourBitsRegister:inst1\|four_bit_register:inst\"" {  } { { "doublefourbitsregister.bdf" "inst" { Schematic "C:/Users/rnjsa/Desktop/PusanNU2024/semester 2/LogicCircuitDesignAndExperimentation/FPGAKeypadBinaryShiftRegisterLED/doublefourbitsregister.bdf" { { 64 376 536 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729248551397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX DoubleFourBitsRegister:inst1\|four_bit_register:inst\|BUSMUX:inst4 " "Elaborating entity \"BUSMUX\" for hierarchy \"DoubleFourBitsRegister:inst1\|four_bit_register:inst\|BUSMUX:inst4\"" {  } { { "four_bit_register.bdf" "inst4" { Schematic "C:/Users/rnjsa/Desktop/PusanNU2024/semester 2/LogicCircuitDesignAndExperimentation/FPGAKeypadBinaryShiftRegisterLED/four_bit_register.bdf" { { 96 328 440 184 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729248551410 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DoubleFourBitsRegister:inst1\|four_bit_register:inst\|BUSMUX:inst4 " "Elaborated megafunction instantiation \"DoubleFourBitsRegister:inst1\|four_bit_register:inst\|BUSMUX:inst4\"" {  } { { "four_bit_register.bdf" "" { Schematic "C:/Users/rnjsa/Desktop/PusanNU2024/semester 2/LogicCircuitDesignAndExperimentation/FPGAKeypadBinaryShiftRegisterLED/four_bit_register.bdf" { { 96 328 440 184 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729248551410 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DoubleFourBitsRegister:inst1\|four_bit_register:inst\|BUSMUX:inst4 " "Instantiated megafunction \"DoubleFourBitsRegister:inst1\|four_bit_register:inst\|BUSMUX:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729248551410 ""}  } { { "four_bit_register.bdf" "" { Schematic "C:/Users/rnjsa/Desktop/PusanNU2024/semester 2/LogicCircuitDesignAndExperimentation/FPGAKeypadBinaryShiftRegisterLED/four_bit_register.bdf" { { 96 328 440 184 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729248551410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux DoubleFourBitsRegister:inst1\|four_bit_register:inst\|BUSMUX:inst4\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"DoubleFourBitsRegister:inst1\|four_bit_register:inst\|BUSMUX:inst4\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729248551421 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DoubleFourBitsRegister:inst1\|four_bit_register:inst\|BUSMUX:inst4\|lpm_mux:\$00000 DoubleFourBitsRegister:inst1\|four_bit_register:inst\|BUSMUX:inst4 " "Elaborated megafunction instantiation \"DoubleFourBitsRegister:inst1\|four_bit_register:inst\|BUSMUX:inst4\|lpm_mux:\$00000\", which is child of megafunction instantiation \"DoubleFourBitsRegister:inst1\|four_bit_register:inst\|BUSMUX:inst4\"" {  } { { "busmux.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "four_bit_register.bdf" "" { Schematic "C:/Users/rnjsa/Desktop/PusanNU2024/semester 2/LogicCircuitDesignAndExperimentation/FPGAKeypadBinaryShiftRegisterLED/four_bit_register.bdf" { { 96 328 440 184 "inst4" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729248551422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pjc " "Found entity 1: mux_pjc" {  } { { "db/mux_pjc.tdf" "" { Text "C:/Users/rnjsa/Desktop/PusanNU2024/semester 2/LogicCircuitDesignAndExperimentation/FPGAKeypadBinaryShiftRegisterLED/db/mux_pjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729248551450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729248551450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pjc DoubleFourBitsRegister:inst1\|four_bit_register:inst\|BUSMUX:inst4\|lpm_mux:\$00000\|mux_pjc:auto_generated " "Elaborating entity \"mux_pjc\" for hierarchy \"DoubleFourBitsRegister:inst1\|four_bit_register:inst\|BUSMUX:inst4\|lpm_mux:\$00000\|mux_pjc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729248551451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Trigger Trigger:inst2 " "Elaborating entity \"Trigger\" for hierarchy \"Trigger:inst2\"" {  } { { "FPGAKeypadBinaryShiftRegisterLED.bdf" "inst2" { Schematic "C:/Users/rnjsa/Desktop/PusanNU2024/semester 2/LogicCircuitDesignAndExperimentation/FPGAKeypadBinaryShiftRegisterLED/FPGAKeypadBinaryShiftRegisterLED.bdf" { { 128 640 736 224 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729248551465 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decimal_to_binary.bdf 1 1 " "Using design file decimal_to_binary.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decimal_to_binary " "Found entity 1: Decimal_to_binary" {  } { { "decimal_to_binary.bdf" "" { Schematic "C:/Users/rnjsa/Desktop/PusanNU2024/semester 2/LogicCircuitDesignAndExperimentation/FPGAKeypadBinaryShiftRegisterLED/decimal_to_binary.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729248551471 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729248551471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decimal_to_binary Decimal_to_binary:inst " "Elaborating entity \"Decimal_to_binary\" for hierarchy \"Decimal_to_binary:inst\"" {  } { { "FPGAKeypadBinaryShiftRegisterLED.bdf" "inst" { Schematic "C:/Users/rnjsa/Desktop/PusanNU2024/semester 2/LogicCircuitDesignAndExperimentation/FPGAKeypadBinaryShiftRegisterLED/FPGAKeypadBinaryShiftRegisterLED.bdf" { { 96 384 568 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729248551472 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729248551824 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729248552034 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729248552034 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Keypad\[11\] " "No output dependent on input pin \"Keypad\[11\]\"" {  } { { "FPGAKeypadBinaryShiftRegisterLED.bdf" "" { Schematic "C:/Users/rnjsa/Desktop/PusanNU2024/semester 2/LogicCircuitDesignAndExperimentation/FPGAKeypadBinaryShiftRegisterLED/FPGAKeypadBinaryShiftRegisterLED.bdf" { { 120 200 376 136 "Keypad" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729248552068 "|FPGAKeypadBinaryShiftRegisterLED|Keypad[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Keypad\[10\] " "No output dependent on input pin \"Keypad\[10\]\"" {  } { { "FPGAKeypadBinaryShiftRegisterLED.bdf" "" { Schematic "C:/Users/rnjsa/Desktop/PusanNU2024/semester 2/LogicCircuitDesignAndExperimentation/FPGAKeypadBinaryShiftRegisterLED/FPGAKeypadBinaryShiftRegisterLED.bdf" { { 120 200 376 136 "Keypad" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729248552068 "|FPGAKeypadBinaryShiftRegisterLED|Keypad[10]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1729248552068 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729248552069 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729248552069 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729248552069 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729248552069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729248552086 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 18 19:49:12 2024 " "Processing ended: Fri Oct 18 19:49:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729248552086 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729248552086 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729248552086 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729248552086 ""}
