

================================================================
== Vitis HLS Report for 'decision_function_107'
================================================================
* Date:           Thu Jan 23 13:40:59 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.64>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_52_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_52_val" [firmware/BDT.h:86]   --->   Operation 3 'read' 'x_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_51_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_51_val" [firmware/BDT.h:86]   --->   Operation 4 'read' 'x_51_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_50_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_50_val" [firmware/BDT.h:86]   --->   Operation 5 'read' 'x_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_47_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_47_val" [firmware/BDT.h:86]   --->   Operation 6 'read' 'x_47_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_43_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_43_val" [firmware/BDT.h:86]   --->   Operation 7 'read' 'x_43_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_37_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_37_val" [firmware/BDT.h:86]   --->   Operation 8 'read' 'x_37_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_34_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_34_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_34_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_33_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_33_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_32_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_32_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_32_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_28_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_28_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_25_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_25_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_23_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_23_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_18_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_18_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_17_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_17_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_13_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_13_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_9_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_9_val" [firmware/BDT.h:86]   --->   Operation 18 'read' 'x_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_4_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_4_val" [firmware/BDT.h:86]   --->   Operation 19 'read' 'x_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_3_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_3_val" [firmware/BDT.h:86]   --->   Operation 20 'read' 'x_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_2_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_2_val" [firmware/BDT.h:86]   --->   Operation 21 'read' 'x_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 22 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.79ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_17_val_read, i18 89" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%icmp_ln86_1815 = icmp_slt  i18 %x_32_val_read, i18 786" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_1815' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%icmp_ln86_1816 = icmp_slt  i18 %x_51_val_read, i18 1" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_1816' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%icmp_ln86_1817 = icmp_slt  i18 %x_9_val_read, i18 342" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_1817' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%icmp_ln86_1818 = icmp_slt  i18 %x_32_val_read, i18 787" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_1818' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%icmp_ln86_1819 = icmp_slt  i18 %x_43_val_read, i18 157" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_1819' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln86_1820 = icmp_slt  i18 %x_34_val_read, i18 342" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1820' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%icmp_ln86_1821 = icmp_slt  i18 %x_52_val_read, i18 43521" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1821' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%icmp_ln86_1822 = icmp_slt  i18 %x_9_val_read, i18 380" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1822' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%icmp_ln86_1823 = icmp_slt  i18 %x_1_val_read, i18 18914" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1823' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%icmp_ln86_1824 = icmp_slt  i18 %x_34_val_read, i18 477" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1824' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.79ns)   --->   "%icmp_ln86_1825 = icmp_slt  i18 %x_9_val_read, i18 2113" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1825' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%icmp_ln86_1826 = icmp_slt  i18 %x_28_val_read, i18 150" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1826' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln86_1827 = icmp_slt  i18 %x_33_val_read, i18 409" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1827' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%icmp_ln86_1828 = icmp_slt  i18 %x_37_val_read, i18 1" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1828' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.79ns)   --->   "%icmp_ln86_1829 = icmp_slt  i18 %x_23_val_read, i18 29" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1829' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%icmp_ln86_1830 = icmp_slt  i18 %x_18_val_read, i18 14542" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1830' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%icmp_ln86_1831 = icmp_slt  i18 %x_3_val_read, i18 28032" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1831' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%icmp_ln86_1832 = icmp_slt  i18 %x_13_val_read, i18 451" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1832' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%icmp_ln86_1833 = icmp_slt  i18 %x_50_val_read, i18 90592" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1833' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.79ns)   --->   "%icmp_ln86_1834 = icmp_slt  i18 %x_1_val_read, i18 245469" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1834' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.79ns)   --->   "%icmp_ln86_1835 = icmp_slt  i18 %x_4_val_read, i18 77609" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1835' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.79ns)   --->   "%icmp_ln86_1836 = icmp_slt  i18 %x_17_val_read, i18 112" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1836' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.79ns)   --->   "%icmp_ln86_1837 = icmp_slt  i18 %x_25_val_read, i18 352" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_1837' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.79ns)   --->   "%icmp_ln86_1838 = icmp_slt  i18 %x_47_val_read, i18 29307" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_1838' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.79ns)   --->   "%icmp_ln86_1839 = icmp_slt  i18 %x_2_val_read, i18 1209" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_1839' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.12ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 49 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.12ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1815, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 50 'and' 'and_ln102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_868 = xor i1 %icmp_ln86_1815, i1 1" [firmware/BDT.h:104]   --->   Operation 51 'xor' 'xor_ln104_868' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_868" [firmware/BDT.h:104]   --->   Operation 52 'and' 'and_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.12ns)   --->   "%and_ln102_2039 = and i1 %icmp_ln86_1816, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 53 'and' 'and_ln102_2039' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.12ns)   --->   "%xor_ln104_869 = xor i1 %icmp_ln86_1816, i1 1" [firmware/BDT.h:104]   --->   Operation 54 'xor' 'xor_ln104_869' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.12ns)   --->   "%and_ln104_343 = and i1 %xor_ln104_869, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 55 'and' 'and_ln104_343' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.12ns)   --->   "%and_ln102_2040 = and i1 %icmp_ln86_1817, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 56 'and' 'and_ln102_2040' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_344)   --->   "%xor_ln104_870 = xor i1 %icmp_ln86_1817, i1 1" [firmware/BDT.h:104]   --->   Operation 57 'xor' 'xor_ln104_870' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_344 = and i1 %and_ln102, i1 %xor_ln104_870" [firmware/BDT.h:104]   --->   Operation 58 'and' 'and_ln104_344' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.12ns)   --->   "%and_ln102_2041 = and i1 %icmp_ln86_1818, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 59 'and' 'and_ln102_2041' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_345)   --->   "%xor_ln104_871 = xor i1 %icmp_ln86_1818, i1 1" [firmware/BDT.h:104]   --->   Operation 60 'xor' 'xor_ln104_871' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_345 = and i1 %and_ln104, i1 %xor_ln104_871" [firmware/BDT.h:104]   --->   Operation 61 'and' 'and_ln104_345' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.12ns)   --->   "%and_ln102_2042 = and i1 %icmp_ln86_1819, i1 %and_ln102_2039" [firmware/BDT.h:102]   --->   Operation 62 'and' 'and_ln102_2042' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_872 = xor i1 %icmp_ln86_1819, i1 1" [firmware/BDT.h:104]   --->   Operation 63 'xor' 'xor_ln104_872' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln104_346 = and i1 %and_ln102_2039, i1 %xor_ln104_872" [firmware/BDT.h:104]   --->   Operation 64 'and' 'and_ln104_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.12ns)   --->   "%and_ln102_2043 = and i1 %icmp_ln86_1820, i1 %and_ln104_343" [firmware/BDT.h:102]   --->   Operation 65 'and' 'and_ln102_2043' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_347)   --->   "%xor_ln104_873 = xor i1 %icmp_ln86_1820, i1 1" [firmware/BDT.h:104]   --->   Operation 66 'xor' 'xor_ln104_873' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_347 = and i1 %and_ln104_343, i1 %xor_ln104_873" [firmware/BDT.h:104]   --->   Operation 67 'and' 'and_ln104_347' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.12ns)   --->   "%and_ln102_2044 = and i1 %icmp_ln86_1821, i1 %and_ln102_2040" [firmware/BDT.h:102]   --->   Operation 68 'and' 'and_ln102_2044' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1768)   --->   "%xor_ln104_874 = xor i1 %icmp_ln86_1821, i1 1" [firmware/BDT.h:104]   --->   Operation 69 'xor' 'xor_ln104_874' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.12ns)   --->   "%and_ln102_2045 = and i1 %icmp_ln86_1822, i1 %and_ln104_344" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102_2045' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1772)   --->   "%xor_ln104_875 = xor i1 %icmp_ln86_1822, i1 1" [firmware/BDT.h:104]   --->   Operation 71 'xor' 'xor_ln104_875' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.12ns)   --->   "%and_ln102_2046 = and i1 %icmp_ln86_1823, i1 %and_ln102_2041" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_2046' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1776)   --->   "%xor_ln104_876 = xor i1 %icmp_ln86_1823, i1 1" [firmware/BDT.h:104]   --->   Operation 73 'xor' 'xor_ln104_876' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.12ns)   --->   "%and_ln102_2048 = and i1 %icmp_ln86_1825, i1 %and_ln102_2042" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_2048' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_878 = xor i1 %icmp_ln86_1825, i1 1" [firmware/BDT.h:104]   --->   Operation 75 'xor' 'xor_ln104_878' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln104_348 = and i1 %and_ln102_2042, i1 %xor_ln104_878" [firmware/BDT.h:104]   --->   Operation 76 'and' 'and_ln104_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_1652)   --->   "%and_ln102_2049 = and i1 %icmp_ln86_1826, i1 %and_ln102_2043" [firmware/BDT.h:102]   --->   Operation 77 'and' 'and_ln102_2049' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_349)   --->   "%xor_ln104_879 = xor i1 %icmp_ln86_1826, i1 1" [firmware/BDT.h:104]   --->   Operation 78 'xor' 'xor_ln104_879' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_349 = and i1 %and_ln102_2043, i1 %xor_ln104_879" [firmware/BDT.h:104]   --->   Operation 79 'and' 'and_ln104_349' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1766)   --->   "%and_ln102_2051 = and i1 %icmp_ln86_1828, i1 %and_ln102_2044" [firmware/BDT.h:102]   --->   Operation 80 'and' 'and_ln102_2051' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1768)   --->   "%and_ln102_2052 = and i1 %icmp_ln86_1829, i1 %xor_ln104_874" [firmware/BDT.h:102]   --->   Operation 81 'and' 'and_ln102_2052' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1768)   --->   "%and_ln102_2053 = and i1 %and_ln102_2052, i1 %and_ln102_2040" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_2053' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1770)   --->   "%and_ln102_2054 = and i1 %icmp_ln86_1830, i1 %and_ln102_2045" [firmware/BDT.h:102]   --->   Operation 83 'and' 'and_ln102_2054' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1772)   --->   "%and_ln102_2055 = and i1 %icmp_ln86_1831, i1 %xor_ln104_875" [firmware/BDT.h:102]   --->   Operation 84 'and' 'and_ln102_2055' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1772)   --->   "%and_ln102_2056 = and i1 %and_ln102_2055, i1 %and_ln104_344" [firmware/BDT.h:102]   --->   Operation 85 'and' 'and_ln102_2056' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1774)   --->   "%and_ln102_2057 = and i1 %icmp_ln86_1832, i1 %and_ln102_2046" [firmware/BDT.h:102]   --->   Operation 86 'and' 'and_ln102_2057' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1776)   --->   "%and_ln102_2058 = and i1 %icmp_ln86_1833, i1 %xor_ln104_876" [firmware/BDT.h:102]   --->   Operation 87 'and' 'and_ln102_2058' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1776)   --->   "%and_ln102_2059 = and i1 %and_ln102_2058, i1 %and_ln102_2041" [firmware/BDT.h:102]   --->   Operation 88 'and' 'and_ln102_2059' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln104_346, i1 %and_ln104_348" [firmware/BDT.h:117]   --->   Operation 89 'or' 'or_ln117' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1764)   --->   "%or_ln117_1650 = or i1 %icmp_ln86, i1 %xor_ln104_869" [firmware/BDT.h:117]   --->   Operation 90 'or' 'or_ln117_1650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1764)   --->   "%or_ln117_1651 = or i1 %icmp_ln86_1819, i1 %or_ln117_1650" [firmware/BDT.h:117]   --->   Operation 91 'or' 'or_ln117_1651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1764)   --->   "%zext_ln117 = zext i1 %or_ln117_1651" [firmware/BDT.h:117]   --->   Operation 92 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln117_1652 = or i1 %or_ln117, i1 %and_ln102_2049" [firmware/BDT.h:117]   --->   Operation 93 'or' 'or_ln117_1652' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1764)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1766)   --->   "%or_ln117_1653 = or i1 %or_ln117_1652, i1 %and_ln102_2051" [firmware/BDT.h:117]   --->   Operation 95 'or' 'or_ln117_1653' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1764 = select i1 %or_ln117_1652, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 96 'select' 'select_ln117_1764' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1766)   --->   "%zext_ln117_198 = zext i2 %select_ln117_1764" [firmware/BDT.h:117]   --->   Operation 97 'zext' 'zext_ln117_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.12ns)   --->   "%or_ln117_1654 = or i1 %or_ln117_1652, i1 %and_ln102_2044" [firmware/BDT.h:117]   --->   Operation 98 'or' 'or_ln117_1654' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1766)   --->   "%select_ln117_1765 = select i1 %or_ln117_1653, i3 %zext_ln117_198, i3 4" [firmware/BDT.h:117]   --->   Operation 99 'select' 'select_ln117_1765' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1768)   --->   "%or_ln117_1655 = or i1 %or_ln117_1654, i1 %and_ln102_2053" [firmware/BDT.h:117]   --->   Operation 100 'or' 'or_ln117_1655' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1766 = select i1 %or_ln117_1654, i3 %select_ln117_1765, i3 5" [firmware/BDT.h:117]   --->   Operation 101 'select' 'select_ln117_1766' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.12ns)   --->   "%or_ln117_1656 = or i1 %or_ln117_1652, i1 %and_ln102_2040" [firmware/BDT.h:117]   --->   Operation 102 'or' 'or_ln117_1656' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1768)   --->   "%select_ln117_1767 = select i1 %or_ln117_1655, i3 %select_ln117_1766, i3 6" [firmware/BDT.h:117]   --->   Operation 103 'select' 'select_ln117_1767' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1770)   --->   "%or_ln117_1657 = or i1 %or_ln117_1656, i1 %and_ln102_2054" [firmware/BDT.h:117]   --->   Operation 104 'or' 'or_ln117_1657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1768 = select i1 %or_ln117_1656, i3 %select_ln117_1767, i3 7" [firmware/BDT.h:117]   --->   Operation 105 'select' 'select_ln117_1768' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1770)   --->   "%zext_ln117_199 = zext i3 %select_ln117_1768" [firmware/BDT.h:117]   --->   Operation 106 'zext' 'zext_ln117_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.12ns)   --->   "%or_ln117_1658 = or i1 %or_ln117_1656, i1 %and_ln102_2045" [firmware/BDT.h:117]   --->   Operation 107 'or' 'or_ln117_1658' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1770)   --->   "%select_ln117_1769 = select i1 %or_ln117_1657, i4 %zext_ln117_199, i4 8" [firmware/BDT.h:117]   --->   Operation 108 'select' 'select_ln117_1769' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1772)   --->   "%or_ln117_1659 = or i1 %or_ln117_1658, i1 %and_ln102_2056" [firmware/BDT.h:117]   --->   Operation 109 'or' 'or_ln117_1659' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1770 = select i1 %or_ln117_1658, i4 %select_ln117_1769, i4 9" [firmware/BDT.h:117]   --->   Operation 110 'select' 'select_ln117_1770' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.12ns)   --->   "%or_ln117_1660 = or i1 %or_ln117_1652, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 111 'or' 'or_ln117_1660' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1772)   --->   "%select_ln117_1771 = select i1 %or_ln117_1659, i4 %select_ln117_1770, i4 10" [firmware/BDT.h:117]   --->   Operation 112 'select' 'select_ln117_1771' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1774)   --->   "%or_ln117_1661 = or i1 %or_ln117_1660, i1 %and_ln102_2057" [firmware/BDT.h:117]   --->   Operation 113 'or' 'or_ln117_1661' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1772 = select i1 %or_ln117_1660, i4 %select_ln117_1771, i4 11" [firmware/BDT.h:117]   --->   Operation 114 'select' 'select_ln117_1772' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.12ns)   --->   "%or_ln117_1662 = or i1 %or_ln117_1660, i1 %and_ln102_2046" [firmware/BDT.h:117]   --->   Operation 115 'or' 'or_ln117_1662' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1774)   --->   "%select_ln117_1773 = select i1 %or_ln117_1661, i4 %select_ln117_1772, i4 12" [firmware/BDT.h:117]   --->   Operation 116 'select' 'select_ln117_1773' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1776)   --->   "%or_ln117_1663 = or i1 %or_ln117_1662, i1 %and_ln102_2059" [firmware/BDT.h:117]   --->   Operation 117 'or' 'or_ln117_1663' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1774 = select i1 %or_ln117_1662, i4 %select_ln117_1773, i4 13" [firmware/BDT.h:117]   --->   Operation 118 'select' 'select_ln117_1774' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.12ns)   --->   "%or_ln117_1664 = or i1 %or_ln117_1660, i1 %and_ln102_2041" [firmware/BDT.h:117]   --->   Operation 119 'or' 'or_ln117_1664' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1776)   --->   "%select_ln117_1775 = select i1 %or_ln117_1663, i4 %select_ln117_1774, i4 14" [firmware/BDT.h:117]   --->   Operation 120 'select' 'select_ln117_1775' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1776 = select i1 %or_ln117_1664, i4 %select_ln117_1775, i4 15" [firmware/BDT.h:117]   --->   Operation 121 'select' 'select_ln117_1776' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.12ns)   --->   "%or_ln117_1668 = or i1 %or_ln117_1652, i1 %icmp_ln86" [firmware/BDT.h:117]   --->   Operation 122 'or' 'or_ln117_1668' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.71>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 123 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.12ns)   --->   "%and_ln102_2047 = and i1 %icmp_ln86_1824, i1 %and_ln104_345" [firmware/BDT.h:102]   --->   Operation 124 'and' 'and_ln102_2047' <Predicate = (or_ln117_1668)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1780)   --->   "%xor_ln104_877 = xor i1 %icmp_ln86_1824, i1 1" [firmware/BDT.h:104]   --->   Operation 125 'xor' 'xor_ln104_877' <Predicate = (or_ln117_1668)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.12ns)   --->   "%and_ln102_2050 = and i1 %icmp_ln86_1827, i1 %and_ln104_347" [firmware/BDT.h:102]   --->   Operation 126 'and' 'and_ln102_2050' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln104_880 = xor i1 %icmp_ln86_1827, i1 1" [firmware/BDT.h:104]   --->   Operation 127 'xor' 'xor_ln104_880' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1778)   --->   "%and_ln102_2060 = and i1 %icmp_ln86_1834, i1 %and_ln102_2047" [firmware/BDT.h:102]   --->   Operation 128 'and' 'and_ln102_2060' <Predicate = (or_ln117_1668)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1780)   --->   "%and_ln102_2061 = and i1 %icmp_ln86_1835, i1 %xor_ln104_877" [firmware/BDT.h:102]   --->   Operation 129 'and' 'and_ln102_2061' <Predicate = (or_ln117_1668)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1780)   --->   "%and_ln102_2062 = and i1 %and_ln102_2061, i1 %and_ln104_345" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_2062' <Predicate = (or_ln117_1668)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1782)   --->   "%and_ln102_2063 = and i1 %icmp_ln86_1836, i1 %and_ln102_2048" [firmware/BDT.h:102]   --->   Operation 131 'and' 'and_ln102_2063' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1784)   --->   "%and_ln102_2064 = and i1 %icmp_ln86_1837, i1 %and_ln104_349" [firmware/BDT.h:102]   --->   Operation 132 'and' 'and_ln102_2064' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1786)   --->   "%and_ln102_2065 = and i1 %icmp_ln86_1838, i1 %and_ln102_2050" [firmware/BDT.h:102]   --->   Operation 133 'and' 'and_ln102_2065' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_2066 = and i1 %icmp_ln86_1839, i1 %xor_ln104_880" [firmware/BDT.h:102]   --->   Operation 134 'and' 'and_ln102_2066' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_2067 = and i1 %and_ln102_2066, i1 %and_ln104_347" [firmware/BDT.h:102]   --->   Operation 135 'and' 'and_ln102_2067' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1778)   --->   "%or_ln117_1665 = or i1 %or_ln117_1664, i1 %and_ln102_2060" [firmware/BDT.h:117]   --->   Operation 136 'or' 'or_ln117_1665' <Predicate = (or_ln117_1668)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1778)   --->   "%zext_ln117_200 = zext i4 %select_ln117_1776" [firmware/BDT.h:117]   --->   Operation 137 'zext' 'zext_ln117_200' <Predicate = (or_ln117_1668)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.12ns)   --->   "%or_ln117_1666 = or i1 %or_ln117_1664, i1 %and_ln102_2047" [firmware/BDT.h:117]   --->   Operation 138 'or' 'or_ln117_1666' <Predicate = (or_ln117_1668)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1778)   --->   "%select_ln117_1777 = select i1 %or_ln117_1665, i5 %zext_ln117_200, i5 16" [firmware/BDT.h:117]   --->   Operation 139 'select' 'select_ln117_1777' <Predicate = (or_ln117_1668)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1780)   --->   "%or_ln117_1667 = or i1 %or_ln117_1666, i1 %and_ln102_2062" [firmware/BDT.h:117]   --->   Operation 140 'or' 'or_ln117_1667' <Predicate = (or_ln117_1668)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1778 = select i1 %or_ln117_1666, i5 %select_ln117_1777, i5 17" [firmware/BDT.h:117]   --->   Operation 141 'select' 'select_ln117_1778' <Predicate = (or_ln117_1668)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1780)   --->   "%select_ln117_1779 = select i1 %or_ln117_1667, i5 %select_ln117_1778, i5 18" [firmware/BDT.h:117]   --->   Operation 142 'select' 'select_ln117_1779' <Predicate = (or_ln117_1668)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1782)   --->   "%or_ln117_1669 = or i1 %or_ln117_1668, i1 %and_ln102_2063" [firmware/BDT.h:117]   --->   Operation 143 'or' 'or_ln117_1669' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1780 = select i1 %or_ln117_1668, i5 %select_ln117_1779, i5 19" [firmware/BDT.h:117]   --->   Operation 144 'select' 'select_ln117_1780' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.12ns)   --->   "%or_ln117_1670 = or i1 %or_ln117_1668, i1 %and_ln102_2048" [firmware/BDT.h:117]   --->   Operation 145 'or' 'or_ln117_1670' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1782)   --->   "%select_ln117_1781 = select i1 %or_ln117_1669, i5 %select_ln117_1780, i5 20" [firmware/BDT.h:117]   --->   Operation 146 'select' 'select_ln117_1781' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1784)   --->   "%or_ln117_1671 = or i1 %or_ln117_1670, i1 %and_ln102_2064" [firmware/BDT.h:117]   --->   Operation 147 'or' 'or_ln117_1671' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1782 = select i1 %or_ln117_1670, i5 %select_ln117_1781, i5 21" [firmware/BDT.h:117]   --->   Operation 148 'select' 'select_ln117_1782' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.12ns)   --->   "%or_ln117_1672 = or i1 %or_ln117_1670, i1 %and_ln104_349" [firmware/BDT.h:117]   --->   Operation 149 'or' 'or_ln117_1672' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1784)   --->   "%select_ln117_1783 = select i1 %or_ln117_1671, i5 %select_ln117_1782, i5 22" [firmware/BDT.h:117]   --->   Operation 150 'select' 'select_ln117_1783' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1786)   --->   "%or_ln117_1673 = or i1 %or_ln117_1672, i1 %and_ln102_2065" [firmware/BDT.h:117]   --->   Operation 151 'or' 'or_ln117_1673' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1784 = select i1 %or_ln117_1672, i5 %select_ln117_1783, i5 23" [firmware/BDT.h:117]   --->   Operation 152 'select' 'select_ln117_1784' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.12ns)   --->   "%or_ln117_1674 = or i1 %or_ln117_1672, i1 %and_ln102_2050" [firmware/BDT.h:117]   --->   Operation 153 'or' 'or_ln117_1674' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1786)   --->   "%select_ln117_1785 = select i1 %or_ln117_1673, i5 %select_ln117_1784, i5 24" [firmware/BDT.h:117]   --->   Operation 154 'select' 'select_ln117_1785' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln117_1675 = or i1 %or_ln117_1674, i1 %and_ln102_2067" [firmware/BDT.h:117]   --->   Operation 155 'or' 'or_ln117_1675' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1786 = select i1 %or_ln117_1674, i5 %select_ln117_1785, i5 25" [firmware/BDT.h:117]   --->   Operation 156 'select' 'select_ln117_1786' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_1676 = or i1 %or_ln117_1672, i1 %and_ln104_347" [firmware/BDT.h:117]   --->   Operation 157 'or' 'or_ln117_1676' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln117_1787 = select i1 %or_ln117_1675, i5 %select_ln117_1786, i5 26" [firmware/BDT.h:117]   --->   Operation 158 'select' 'select_ln117_1787' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.27i12.i12.i5, i5 0, i12 228, i5 1, i12 172, i5 2, i12 3731, i5 3, i12 3663, i5 4, i12 43, i5 5, i12 4072, i5 6, i12 1303, i5 7, i12 3913, i5 8, i12 272, i5 9, i12 349, i5 10, i12 4080, i5 11, i12 250, i5 12, i12 1506, i5 13, i12 3693, i5 14, i12 339, i5 15, i12 4078, i5 16, i12 58, i5 17, i12 4013, i5 18, i12 101, i5 19, i12 3555, i5 20, i12 28, i5 21, i12 1527, i5 22, i12 80, i5 23, i12 3697, i5 24, i12 774, i5 25, i12 3575, i5 26, i12 225, i12 0, i5 %select_ln117_1787" [firmware/BDT.h:118]   --->   Operation 159 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.78> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.29ns) (out node of the LUT)   --->   "%agg_result_0 = select i1 %or_ln117_1676, i12 %tmp, i12 0" [firmware/BDT.h:117]   --->   Operation 160 'select' 'agg_result_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result_0" [firmware/BDT.h:122]   --->   Operation 161 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.645ns
The critical path consists of the following:
	wire read operation ('x_17_val_read', firmware/BDT.h:86) on port 'x_17_val' (firmware/BDT.h:86) [35]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [42]  (0.797 ns)
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [68]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_2039', firmware/BDT.h:102) [72]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_2042', firmware/BDT.h:102) [81]  (0.122 ns)
	'and' operation 1 bit ('and_ln104_348', firmware/BDT.h:104) [97]  (0.000 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [120]  (0.122 ns)
	'or' operation 1 bit ('or_ln117_1652', firmware/BDT.h:117) [124]  (0.122 ns)
	'select' operation 2 bit ('select_ln117_1764', firmware/BDT.h:117) [127]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_1765', firmware/BDT.h:117) [130]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1766', firmware/BDT.h:117) [132]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_1767', firmware/BDT.h:117) [134]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1768', firmware/BDT.h:117) [136]  (0.278 ns)
	'select' operation 4 bit ('select_ln117_1769', firmware/BDT.h:117) [139]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1770', firmware/BDT.h:117) [141]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1771', firmware/BDT.h:117) [143]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1772', firmware/BDT.h:117) [145]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1773', firmware/BDT.h:117) [147]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1774', firmware/BDT.h:117) [149]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1775', firmware/BDT.h:117) [151]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1776', firmware/BDT.h:117) [153]  (0.351 ns)

 <State 2>: 2.717ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_2047', firmware/BDT.h:102) [93]  (0.122 ns)
	'or' operation 1 bit ('or_ln117_1666', firmware/BDT.h:117) [155]  (0.122 ns)
	'select' operation 5 bit ('select_ln117_1778', firmware/BDT.h:117) [158]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1779', firmware/BDT.h:117) [160]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1780', firmware/BDT.h:117) [162]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1781', firmware/BDT.h:117) [164]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1782', firmware/BDT.h:117) [166]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1783', firmware/BDT.h:117) [168]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1784', firmware/BDT.h:117) [170]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1785', firmware/BDT.h:117) [172]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1786', firmware/BDT.h:117) [174]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1787', firmware/BDT.h:117) [176]  (0.000 ns)
	'sparsemux' operation 12 bit ('tmp', firmware/BDT.h:118) [177]  (0.784 ns)
	'select' operation 12 bit ('agg_result_0', firmware/BDT.h:117) [178]  (0.299 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
