/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  reg [5:0] _04_;
  wire [9:0] _05_;
  reg [20:0] _06_;
  reg [11:0] _07_;
  reg [3:0] _08_;
  wire [19:0] _09_;
  wire [4:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [11:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [15:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_38z;
  reg [10:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [4:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  reg [8:0] celloutsig_0_49z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire celloutsig_0_55z;
  wire celloutsig_0_57z;
  reg [3:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire [8:0] celloutsig_0_64z;
  wire [3:0] celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire [12:0] celloutsig_0_67z;
  wire [8:0] celloutsig_0_69z;
  reg [2:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [3:0] celloutsig_0_72z;
  wire celloutsig_0_75z;
  wire celloutsig_0_76z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire [5:0] celloutsig_0_83z;
  wire celloutsig_0_8z;
  wire celloutsig_0_90z;
  wire celloutsig_0_91z;
  wire [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [8:0] celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_53z = ~(celloutsig_0_20z & celloutsig_0_25z);
  assign celloutsig_0_22z = ~(_00_ & celloutsig_0_3z);
  assign celloutsig_0_40z = !(celloutsig_0_4z[2] ? celloutsig_0_9z[3] : celloutsig_0_25z);
  assign celloutsig_0_8z = !(in_data[87] ? in_data[35] : celloutsig_0_4z[0]);
  assign celloutsig_1_0z = !(in_data[170] ? in_data[183] : in_data[101]);
  assign celloutsig_1_16z = !(celloutsig_1_6z[2] ? celloutsig_1_3z[1] : celloutsig_1_3z[0]);
  assign celloutsig_0_50z = ~(celloutsig_0_15z | celloutsig_0_22z);
  assign celloutsig_0_51z = ~(celloutsig_0_7z | _01_);
  assign celloutsig_0_7z = ~(_02_ | celloutsig_0_6z[1]);
  assign celloutsig_1_2z = ~(celloutsig_1_1z[0] | in_data[107]);
  assign celloutsig_0_15z = ~(celloutsig_0_6z[0] | celloutsig_0_4z[3]);
  assign celloutsig_0_24z = ~(celloutsig_0_14z | celloutsig_0_3z);
  assign celloutsig_0_57z = ~celloutsig_0_34z;
  assign celloutsig_0_55z = ~((celloutsig_0_2z | celloutsig_0_3z) & celloutsig_0_38z);
  assign celloutsig_0_31z = ~((celloutsig_0_24z | celloutsig_0_23z) & celloutsig_0_18z);
  assign celloutsig_0_45z = ~((celloutsig_0_11z[3] | celloutsig_0_26z) & (celloutsig_0_18z | celloutsig_0_17z));
  assign celloutsig_0_80z = ~((celloutsig_0_46z | celloutsig_0_14z) & (celloutsig_0_67z[8] | celloutsig_0_41z[3]));
  assign celloutsig_1_14z = ~((celloutsig_1_2z | celloutsig_1_12z[1]) & (celloutsig_1_10z[8] | celloutsig_1_3z[1]));
  assign celloutsig_0_21z = ~((celloutsig_0_15z | celloutsig_0_17z) & (celloutsig_0_6z[2] | celloutsig_0_3z));
  assign celloutsig_0_30z = ~((celloutsig_0_22z | celloutsig_0_23z) & (celloutsig_0_14z | celloutsig_0_20z));
  assign celloutsig_0_16z = celloutsig_0_3z ^ celloutsig_0_4z[0];
  assign celloutsig_0_23z = celloutsig_0_16z ^ celloutsig_0_11z[1];
  assign celloutsig_0_2z = _03_ ^ in_data[81];
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 6'h00;
    else _04_ <= { celloutsig_0_9z[8:4], celloutsig_0_14z };
  reg [9:0] _34_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _34_ <= 10'h000;
    else _34_ <= { celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_32z, celloutsig_0_28z, celloutsig_0_25z, celloutsig_0_8z, celloutsig_0_31z, celloutsig_0_15z, celloutsig_0_22z };
  assign { _05_[9:5], _01_, _05_[3:0] } = _34_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _06_ <= 21'h000000;
    else _06_ <= { celloutsig_0_27z[9:0], celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_45z };
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _07_ <= 12'h000;
    else _07_ <= { in_data[37:27], celloutsig_0_43z };
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _08_ <= 4'h0;
    else _08_ <= { celloutsig_1_1z, celloutsig_1_0z };
  reg [7:0] _38_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _38_ <= 8'h00;
    else _38_ <= { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_18z, celloutsig_1_15z };
  assign out_data[103:96] = _38_;
  reg [19:0] _39_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _39_ <= 20'h00000;
    else _39_ <= { in_data[54:40], celloutsig_0_0z };
  assign { _00_, _09_[18], _02_, _09_[16:14], _03_, _09_[12:0] } = _39_;
  assign celloutsig_0_4z = { _09_[12:8], celloutsig_0_3z } & in_data[57:52];
  assign celloutsig_0_65z = celloutsig_0_39z[8:5] & celloutsig_0_64z[4:1];
  assign celloutsig_0_0z = in_data[4:0] / { 1'h1, in_data[43:40] };
  assign celloutsig_0_33z = { celloutsig_0_27z[10:3], celloutsig_0_11z, celloutsig_0_30z, celloutsig_0_12z, celloutsig_0_25z, celloutsig_0_24z } / { 1'h1, in_data[48:34] };
  assign celloutsig_0_64z = { _07_[7:0], celloutsig_0_28z } / { 1'h1, celloutsig_0_21z, celloutsig_0_46z, celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_59z };
  assign celloutsig_1_3z = { in_data[113], celloutsig_1_1z } / { 1'h1, celloutsig_1_1z[2:1], in_data[96] };
  assign celloutsig_0_61z = celloutsig_0_27z[11:7] / { 1'h1, celloutsig_0_25z, celloutsig_0_34z, celloutsig_0_17z, celloutsig_0_31z };
  assign celloutsig_0_11z = in_data[90:87] / { 1'h1, celloutsig_0_6z };
  assign celloutsig_0_43z = { celloutsig_0_27z[11:9], celloutsig_0_25z } <= { in_data[93:92], celloutsig_0_18z, celloutsig_0_25z };
  assign celloutsig_0_5z = celloutsig_0_0z[4:1] <= { _09_[10:8], celloutsig_0_3z };
  assign celloutsig_0_76z = { celloutsig_0_33z[10:9], celloutsig_0_38z, celloutsig_0_14z } <= { celloutsig_0_33z[3:2], celloutsig_0_66z, celloutsig_0_40z };
  assign celloutsig_0_12z = { celloutsig_0_6z[1:0], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_6z } <= _09_[12:1];
  assign celloutsig_0_14z = { celloutsig_0_10z[2:1], celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_3z } <= celloutsig_0_9z[6:2];
  assign celloutsig_0_19z = { celloutsig_0_9z[6:1], celloutsig_0_3z } <= { celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_13z };
  assign celloutsig_0_34z = { celloutsig_0_9z[7:5], celloutsig_0_31z, celloutsig_0_15z } && { celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_0_42z = { in_data[24], celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_23z, celloutsig_0_5z, celloutsig_0_22z, celloutsig_0_4z, celloutsig_0_11z } && { in_data[78:62], celloutsig_0_16z, celloutsig_0_19z };
  assign celloutsig_0_41z = in_data[91:87] % { 1'h1, celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_67z = { celloutsig_0_49z[8:3], celloutsig_0_26z, celloutsig_0_5z, celloutsig_0_0z } % { 1'h1, celloutsig_0_18z, celloutsig_0_25z, _04_, celloutsig_0_28z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_26z };
  assign celloutsig_1_1z = { in_data[175], celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[106:105] };
  assign celloutsig_0_9z = { _09_[18], _02_, _09_[16:14], _03_, _09_[12:11], celloutsig_0_5z } % { 1'h1, in_data[92:85] };
  assign celloutsig_0_10z = { celloutsig_0_9z[8], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_5z } % { 1'h1, celloutsig_0_9z[5:3], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_90z = { celloutsig_0_69z[8:1], celloutsig_0_55z, celloutsig_0_61z, celloutsig_0_23z } != { _06_[13:1], celloutsig_0_75z, celloutsig_0_55z };
  assign celloutsig_0_32z = { celloutsig_0_4z[2:0], celloutsig_0_30z, celloutsig_0_8z, celloutsig_0_24z, celloutsig_0_22z } !== { celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_30z };
  assign celloutsig_0_3z = celloutsig_0_0z !== in_data[67:63];
  assign celloutsig_0_91z = { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_32z } !== celloutsig_0_83z[4:0];
  assign celloutsig_0_18z = { celloutsig_0_11z[2:1], celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_7z } !== { celloutsig_0_9z[4:1], celloutsig_0_8z };
  assign celloutsig_0_26z = { in_data[15:6], celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_9z } !== { in_data[23:3], celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_13z };
  assign celloutsig_0_29z = celloutsig_0_10z[9:1] !== { celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_26z };
  assign celloutsig_0_38z = & in_data[32:26];
  assign celloutsig_0_13z = & { celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, in_data[67:63] };
  assign celloutsig_0_28z = & { celloutsig_0_27z[4], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_44z = | celloutsig_0_39z[10:8];
  assign celloutsig_0_46z = | { _05_[3], celloutsig_0_16z, celloutsig_0_29z, celloutsig_0_38z };
  assign celloutsig_1_15z = | { _08_[3:1], celloutsig_1_5z };
  assign celloutsig_1_4z = celloutsig_1_3z[0] & celloutsig_1_0z;
  assign celloutsig_0_20z = celloutsig_0_9z[1] & celloutsig_0_11z[3];
  assign celloutsig_0_47z = | { celloutsig_0_34z, celloutsig_0_29z, celloutsig_0_28z, celloutsig_0_14z, celloutsig_0_6z[1:0], celloutsig_0_5z };
  assign celloutsig_0_25z = | { celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_2z, in_data[10:4] };
  assign celloutsig_1_5z = ~^ in_data[114:108];
  assign celloutsig_1_9z = ~^ in_data[189:180];
  assign celloutsig_1_18z = ~^ { in_data[116:111], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_16z };
  assign celloutsig_0_17z = ^ { celloutsig_0_10z[3:1], celloutsig_0_15z };
  assign celloutsig_0_69z = { celloutsig_0_42z, celloutsig_0_50z, celloutsig_0_18z, celloutsig_0_25z, celloutsig_0_53z, celloutsig_0_65z } << _06_[14:6];
  assign celloutsig_0_72z = celloutsig_0_10z[3:0] << { celloutsig_0_31z, celloutsig_0_43z, celloutsig_0_66z, celloutsig_0_51z };
  assign celloutsig_1_10z = { celloutsig_1_6z[2:1], _08_, _08_, celloutsig_1_9z } << { in_data[115:112], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_12z = celloutsig_1_10z[5:0] << in_data[131:126];
  assign celloutsig_0_27z = { celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_25z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_21z } << { celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_20z, celloutsig_0_24z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_16z };
  assign celloutsig_0_83z = { celloutsig_0_28z, celloutsig_0_76z, celloutsig_0_72z } ^ { in_data[48:46], celloutsig_0_70z, celloutsig_0_80z, celloutsig_0_75z };
  assign celloutsig_0_66z = ~((celloutsig_0_59z[0] & celloutsig_0_2z) | celloutsig_0_25z);
  always_latch
    if (!clkin_data[64]) celloutsig_0_39z = 11'h000;
    else if (clkin_data[160]) celloutsig_0_39z = { celloutsig_0_33z[7:1], celloutsig_0_11z };
  always_latch
    if (clkin_data[64]) celloutsig_0_49z = 9'h000;
    else if (!clkin_data[128]) celloutsig_0_49z = { in_data[72:65], celloutsig_0_24z };
  always_latch
    if (clkin_data[64]) celloutsig_0_59z = 4'h0;
    else if (clkin_data[160]) celloutsig_0_59z = { celloutsig_0_41z[3:2], celloutsig_0_23z, celloutsig_0_57z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_6z = 3'h0;
    else if (!clkin_data[160]) celloutsig_0_6z = _09_[16:14];
  always_latch
    if (!clkin_data[96]) celloutsig_1_6z = 9'h000;
    else if (!clkin_data[192]) celloutsig_1_6z = { in_data[166:164], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_62z = ~((celloutsig_0_17z & celloutsig_0_31z) | (celloutsig_0_11z[3] & celloutsig_0_47z));
  assign celloutsig_0_70z = ~((celloutsig_0_3z & celloutsig_0_5z) | (celloutsig_0_64z[2] & celloutsig_0_15z));
  assign celloutsig_0_75z = ~((celloutsig_0_44z & celloutsig_0_66z) | (celloutsig_0_50z & celloutsig_0_62z));
  assign _05_[4] = _01_;
  assign { _09_[19], _09_[17], _09_[13] } = { _00_, _02_, _03_ };
  assign { out_data[128], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_90z, celloutsig_0_91z };
endmodule
