
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001041                       # Number of seconds simulated
sim_ticks                                  1041491694                       # Number of ticks simulated
final_tick                               398769842949                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 193822                       # Simulator instruction rate (inst/s)
host_op_rate                                   245562                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  33477                       # Simulator tick rate (ticks/s)
host_mem_usage                               67371504                       # Number of bytes of host memory used
host_seconds                                 31110.79                       # Real time elapsed on the host
sim_insts                                  6029962172                       # Number of instructions simulated
sim_ops                                    7639620432                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data         7296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        60416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        37376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        10368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        13056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        37376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        13056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data         7296                       # Number of bytes read from this memory
system.physmem.bytes_read::total               205696                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           19456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        93184                       # Number of bytes written to this memory
system.physmem.bytes_written::total             93184                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data           57                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          472                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          292                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data           81                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          102                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          292                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          102                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data           57                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1607                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             728                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  728                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      3318317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      7005337                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1597708                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     58009104                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1720609                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     35886988                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      3318317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      9954952                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1843510                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     12535866                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1720609                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     35886988                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1843510                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     12535866                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      3318317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      7005337                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               197501335                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      3318317                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1597708                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1720609                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      3318317                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1843510                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1720609                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1843510                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      3318317                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           18680898                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          89471669                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               89471669                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          89471669                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      3318317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      7005337                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1597708                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     58009104                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1720609                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     35886988                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      3318317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      9954952                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1843510                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     12535866                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1720609                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     35886988                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1843510                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     12535866                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      3318317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      7005337                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              286973004                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          224665                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       187032                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21949                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        84744                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           79942                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           23722                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          986                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1946025                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1231685                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             224665                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       103664                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               255889                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          61855                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         85405                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles          319                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines           122257                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        20907                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2327378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.650905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.027317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2071489     89.01%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           15520      0.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           19584      0.84%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           31293      1.34%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           12686      0.55%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           16908      0.73%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           19491      0.84%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            9152      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          131255      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2327378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089953                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.493151                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1935085                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        98049                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           254640                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          113                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         39485                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34047                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1504599                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1271                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         39485                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1937467                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles           5314                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        87029                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           252349                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         5729                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1494754                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents           669                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         4039                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2088590                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6946431                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6946431                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1718824                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          369738                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          354                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            20898                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       141355                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        72281                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          756                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15950                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1457839                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          356                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1388661                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1824                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       194906                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       411402                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2327378                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.596663                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.319859                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1740216     74.77%     74.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       266656     11.46%     86.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       110153      4.73%     90.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        61406      2.64%     93.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        82911      3.56%     97.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        25944      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        25608      1.10%     99.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        13403      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1081      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2327378                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           9743     78.94%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1346     10.91%     89.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1253     10.15%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1169903     84.25%     84.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        18835      1.36%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       127840      9.21%     94.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        71913      5.18%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1388661                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.556002                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              12342                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008888                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5118866                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1653121                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1350585                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1401003                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads          954                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        29647                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1374                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         39485                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles           4040                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles          478                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1458197                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1047                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       141355                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        72281                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          184                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           396                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12198                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        12796                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        24994                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1363327                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       125272                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        25334                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              197145                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          192387                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             71873                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.545859                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1350618                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1350585                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           809020                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2172924                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.540757                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372319                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000005                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1232105                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       226085                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        21924                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2287893                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.538533                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.357513                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1765812     77.18%     77.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       265069     11.59%     88.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        95916      4.19%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        47563      2.08%     95.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        43817      1.92%     96.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        18491      0.81%     97.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        18163      0.79%     98.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         8682      0.38%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        24380      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2287893                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000005                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1232105                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                182615                       # Number of memory references committed
system.switch_cpus0.commit.loads               111708                       # Number of loads committed
system.switch_cpus0.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            178645                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1109201                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        25420                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        24380                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3721690                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2955882                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30967                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 170205                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000005                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1232105                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000005                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.497571                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.497571                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.400389                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.400389                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6131254                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1889325                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1389976                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          174663                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       142598                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        18559                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        70486                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           66028                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           17319                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          811                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1686380                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1032031                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             174663                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        83347                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               211782                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          58432                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        117321                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           105532                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        18584                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2054688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.610769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.970229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         1842906     89.69%     89.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           11235      0.55%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           17747      0.86%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           26786      1.30%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           11043      0.54%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           13018      0.63%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           13725      0.67%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            9584      0.47%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          108644      5.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2054688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.069933                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.413212                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1664678                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       139662                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           210211                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1234                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         38902                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        28182                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          305                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1251241                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1098                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         38902                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1669010                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          57972                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        68724                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           207213                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        12864                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1248019                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          620                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2364                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         6573                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          958                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      1708784                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      5815832                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      5815832                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1402314                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          306464                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          271                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          144                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            38093                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       126855                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        69420                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         3376                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        13368                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1243304                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          272                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1157682                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         2037                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       193492                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       453879                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2054688                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.563434                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.250220                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1561414     75.99%     75.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       199984      9.73%     85.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       110747      5.39%     91.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        72721      3.54%     94.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        66109      3.22%     97.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        20546      1.00%     98.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        14614      0.71%     99.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         5233      0.25%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         3320      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2054688                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            330     11.92%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1143     41.28%     53.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1296     46.80%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       953318     82.35%     82.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        21341      1.84%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          127      0.01%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       114943      9.93%     94.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        67953      5.87%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1157682                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.463521                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2769                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002392                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4374858                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1437133                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1136073                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1160451                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         5415                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        27599                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         4450                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          892                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         38902                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          45729                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1565                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1243576                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          508                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       126855                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        69420                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          144                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           889                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           60                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         9900                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        11611                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        21511                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1140596                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       108717                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        17086                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              176532                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          154639                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             67815                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.456680                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1136199                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1136073                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           673482                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1707573                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.454869                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.394409                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       840127                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1024483                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       220031                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          256                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        18874                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2015786                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.508230                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.355832                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1600552     79.40%     79.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       197706      9.81%     89.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        81940      4.06%     93.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        42218      2.09%     95.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        31331      1.55%     96.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        17954      0.89%     97.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        11101      0.55%     98.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         9329      0.46%     98.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        23655      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2015786                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       840127                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1024483                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                164226                       # Number of memory references committed
system.switch_cpus1.commit.loads                99256                       # Number of loads committed
system.switch_cpus1.commit.membars                128                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            142217                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           926281                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        19983                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        23655                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3236645                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2527938                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30196                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 442895                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             840127                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1024483                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       840127                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.972864                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.972864                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.336376                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.336376                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5176534                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1554061                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1184646                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           256                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          184992                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       166705                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        11469                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        69526                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           63989                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           10027                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          536                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1948060                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1163386                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             184992                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        74016                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               229173                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          36483                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        130813                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           113529                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        11337                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2332802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.585821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.908770                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2103629     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1            8037      0.34%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           16537      0.71%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3            6778      0.29%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           37522      1.61%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           33783      1.45%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            6173      0.26%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           13625      0.58%     95.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          106718      4.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2332802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.074068                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.465805                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1934696                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       144594                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           228179                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          778                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         24549                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        16219                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          207                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1363468                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1259                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         24549                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1937491                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         122814                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        14231                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           226292                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         7419                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1361485                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          2937                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         2833                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           44                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands      1603967                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6408539                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6408539                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1384257                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          219698                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          160                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           84                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            20346                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       319733                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       160461                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         1483                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         7737                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1356475                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          160                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1292160                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued          946                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       126794                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       310534                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2332802                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.553909                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.349641                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1872437     80.27%     80.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       138424      5.93%     86.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       113430      4.86%     91.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        48891      2.10%     93.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        62046      2.66%     95.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        59392      2.55%     98.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        33809      1.45%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         2779      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1594      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2332802                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3240     11.13%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         25118     86.25%     97.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite          763      2.62%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       811668     62.81%     62.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        11190      0.87%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc           76      0.01%     63.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       309412     23.95%     87.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       159814     12.37%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1292160                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.517364                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              29121                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022537                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4947189                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1483480                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1279078                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1321281                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         2268                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        15980                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1667                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          113                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         24549                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         118488                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1965                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1356635                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           21                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       319733                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       160461                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts           84                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1312                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect         5880                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         7278                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        13158                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1281649                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       308264                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        10511                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              468043                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          167315                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            159779                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.513156                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1279198                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1279078                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           691808                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1365271                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.512126                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.506718                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1029808                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1209859                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       146906                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          152                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        11481                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2308253                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.524145                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.344048                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1868711     80.96%     80.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       160768      6.96%     87.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        75087      3.25%     91.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        74665      3.23%     94.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        20075      0.87%     95.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        86342      3.74%     99.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         6635      0.29%     99.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         4658      0.20%     99.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        11312      0.49%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2308253                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1029808                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1209859                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                462540                       # Number of memory references committed
system.switch_cpus2.commit.loads               303746                       # Number of loads committed
system.switch_cpus2.commit.membars                 76                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            159553                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1075869                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        11632                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        11312                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3653706                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2738099                       # The number of ROB writes
system.switch_cpus2.timesIdled                  43911                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 164781                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1029808                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1209859                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1029808                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.425290                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.425290                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.412322                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.412322                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6333760                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1487811                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1617426                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           152                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          203063                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       166155                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        21734                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        81436                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           77280                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           20424                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          969                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1947251                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1136006                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             203063                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        97704                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               235349                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          60200                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         55321                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines           120827                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        21583                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2276143                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.612984                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.959682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2040794     89.66%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           10839      0.48%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           16766      0.74%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           22636      0.99%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           24285      1.07%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           20543      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           10889      0.48%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           17356      0.76%     95.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          112035      4.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2276143                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081304                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.454842                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1927302                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        75743                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           234733                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          371                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         37990                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        33227                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1391847                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1270                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         37990                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1933029                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          16229                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        46830                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           229382                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        12679                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1390519                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          1777                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         5507                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1941637                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6463137                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6463137                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1649653                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          291955                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          335                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          173                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            39564                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       130973                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        69414                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          824                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        33012                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1387737                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          336                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1307651                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          274                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       172226                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       417130                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2276143                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.574503                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.258801                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1710790     75.16%     75.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       242053     10.63%     85.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       120388      5.29%     91.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        81973      3.60%     94.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        65556      2.88%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        27253      1.20%     98.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        17732      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         9162      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1236      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2276143                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            306     12.93%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           882     37.26%     50.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1179     49.81%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1100789     84.18%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        19342      1.48%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          162      0.01%     85.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       118226      9.04%     94.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        69132      5.29%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1307651                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.523567                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2367                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001810                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4894082                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1560312                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1285610                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1310018                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         2657                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        23781                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1242                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         37990                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          13538                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1141                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1388080                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           13                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       130973                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        69414                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          172                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           947                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        11661                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        12979                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        24640                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1287623                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       111116                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        20024                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              180229                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          182501                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             69113                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.515548                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1285678                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1285610                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           739112                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1991986                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.514742                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371043                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       961475                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1183036                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       205032                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          329                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        21783                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2238153                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.528577                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.355587                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1741775     77.82%     77.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       251398     11.23%     89.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        89803      4.01%     93.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        42963      1.92%     94.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        43420      1.94%     96.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        21379      0.96%     97.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        14220      0.64%     98.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         8312      0.37%     98.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        24883      1.11%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2238153                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       961475                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1183036                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                175361                       # Number of memory references committed
system.switch_cpus3.commit.loads               107189                       # Number of loads committed
system.switch_cpus3.commit.membars                164                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            170557                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1065920                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        24353                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        24883                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3601325                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2814152                       # The number of ROB writes
system.switch_cpus3.timesIdled                  31439                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 221440                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             961475                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1183036                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       961475                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.597658                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.597658                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.384962                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.384962                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5792205                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1793447                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1289522                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           328                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          197544                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       161877                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        21169                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        81511                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           75573                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           20025                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          938                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1895038                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1129622                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             197544                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        95598                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               247215                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          60745                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         90339                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           118416                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        21036                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2271764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.608795                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.959248                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2024549     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           25985      1.14%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           30650      1.35%     91.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           16964      0.75%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           19218      0.85%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           10844      0.48%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            7567      0.33%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           19529      0.86%     94.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          116458      5.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2271764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.079094                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.452286                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1879423                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       106508                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           245164                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1835                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         38830                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        31996                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          342                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1378702                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1864                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         38830                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1882642                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          13900                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        84022                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           243745                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         8621                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1377127                       # Number of instructions processed by rename
system.switch_cpus4.rename.IQFullEvents          1937                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         4196                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      1915436                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6410524                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6410524                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1605902                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          309496                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          354                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          198                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            25041                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       132129                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        70664                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         1693                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        15485                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1373363                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          356                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1289702                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1816                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       188934                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       438751                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           40                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2271764                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.567709                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.261024                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1729610     76.14%     76.14% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       217877      9.59%     85.73% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       116667      5.14%     90.86% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        80849      3.56%     94.42% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        71248      3.14%     97.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        36581      1.61%     99.17% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6         8749      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         5911      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         4272      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2271764                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            337     11.40%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1329     44.94%     56.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1291     43.66%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1080236     83.76%     83.76% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        20135      1.56%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          156      0.01%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       119030      9.23%     94.56% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        70145      5.44%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1289702                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.516380                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               2957                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002293                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4855941                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1562688                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1266584                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1292659                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         3308                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        25808                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1893                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads           79                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked           68                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         38830                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles           9671                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles          991                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1373722                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          262                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       132129                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        70664                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          198                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           680                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        11662                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        12248                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        23910                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1269399                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       111496                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        20303                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              181618                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          176552                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             70122                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.508251                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1266655                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1266584                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           754213                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1977092                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.507124                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381476                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       942802                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1156741                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       216985                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        21143                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2232934                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.518036                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.336241                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1760533     78.84%     78.84% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       219213      9.82%     88.66% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        91793      4.11%     92.77% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        54833      2.46%     95.23% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        38144      1.71%     96.94% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        24719      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        13065      0.59%     98.63% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        10190      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        20444      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2232934                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       942802                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1156741                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                175092                       # Number of memory references committed
system.switch_cpus4.commit.loads               106321                       # Number of loads committed
system.switch_cpus4.commit.membars                158                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            165489                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1042948                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        23553                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        20444                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3586216                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2786294                       # The number of ROB writes
system.switch_cpus4.timesIdled                  31028                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 225819                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             942802                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1156741                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       942802                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.649107                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.649107                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.377486                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.377486                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5724962                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1760452                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1284633                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           316                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          184968                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       166682                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        11469                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        69517                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           63979                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           10027                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          536                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1947798                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1163226                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             184968                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        74006                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               229142                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          36482                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        131639                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           113511                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        11337                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2333334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.585611                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.908466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2104192     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1            8036      0.34%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           16537      0.71%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3            6775      0.29%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           37516      1.61%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           33775      1.45%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            6173      0.26%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           13625      0.58%     95.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          106705      4.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2333334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.074059                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.465741                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1934638                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       145215                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           228151                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          776                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         24548                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        16218                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          207                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1363289                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1259                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         24548                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1937423                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         123928                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        13779                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           226269                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         7381                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1361301                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          2926                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         2807                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents           41                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      1603792                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6407677                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6407677                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1384096                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          219684                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          160                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts           84                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            20263                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       319666                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       160428                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         1483                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         7737                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1356293                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          160                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1291963                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued          951                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       126552                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       310622                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2333334                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.553698                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.349496                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1873033     80.27%     80.27% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       138467      5.93%     86.21% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       113383      4.86%     91.07% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        48851      2.09%     93.16% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        61980      2.66%     95.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        59427      2.55%     98.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        33823      1.45%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         2776      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1594      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2333334                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3240     11.12%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         25138     86.27%     97.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          762      2.61%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       811585     62.82%     62.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        11190      0.87%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           76      0.01%     63.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       309336     23.94%     87.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       159776     12.37%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1291963                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.517285                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              29140                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022555                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4947351                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1483056                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1278883                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1321103                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         2268                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        15983                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1669                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          113                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         24548                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         119650                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1946                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1356453                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           21                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       319666                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       160428                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts           84                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1299                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           10                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect         5880                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         7277                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        13157                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1281457                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       308190                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        10506                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              467931                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          167290                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            159741                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.513079                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1279004                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1278883                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           691724                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1365078                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.512048                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.506729                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1029654                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1209684                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       146899                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          152                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        11481                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2308786                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.523948                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.343883                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1869332     80.97%     80.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       160719      6.96%     87.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        75090      3.25%     91.18% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        74652      3.23%     94.41% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        20027      0.87%     95.28% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        86361      3.74%     99.02% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         6633      0.29%     99.31% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         4658      0.20%     99.51% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        11314      0.49%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2308786                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1029654                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1209684                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                462435                       # Number of memory references committed
system.switch_cpus5.commit.loads               303676                       # Number of loads committed
system.switch_cpus5.commit.membars                 76                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            159532                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1075715                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        11632                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        11314                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3654055                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2737734                       # The number of ROB writes
system.switch_cpus5.timesIdled                  43906                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 164249                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1029654                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1209684                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1029654                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.425653                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.425653                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.412260                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.412260                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6332728                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1487629                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1617152                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           152                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          197518                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       161847                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        21170                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        81526                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           75587                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           20026                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          938                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1895092                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1129594                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             197518                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        95613                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               247217                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          60691                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         90163                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           118385                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        21009                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2271617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.608834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.959318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2024400     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           25988      1.14%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           30651      1.35%     91.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           16964      0.75%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           19228      0.85%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           10844      0.48%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            7541      0.33%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           19530      0.86%     94.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          116471      5.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2271617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.079084                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.452275                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1879543                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       106265                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           245167                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1835                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         38803                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        32000                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          342                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1378706                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1864                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         38803                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1882762                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          14813                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        82893                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           243776                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         8566                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1377128                       # Number of instructions processed by rename
system.switch_cpus6.rename.IQFullEvents          1938                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4168                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      1915701                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6410881                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6410881                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1606594                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          309104                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          355                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          198                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            24883                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       132082                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        70685                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1693                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        15485                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1373548                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          356                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1289999                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1816                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       188710                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       438135                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           40                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2271617                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.567877                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.261187                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1729318     76.13%     76.13% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       217982      9.60%     85.72% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       116671      5.14%     90.86% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        80840      3.56%     94.42% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        71276      3.14%     97.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        36591      1.61%     99.17% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6         8751      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         5914      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         4274      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2271617                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            338     11.40%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1329     44.84%     56.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1297     43.76%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1080531     83.76%     83.76% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        20135      1.56%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          156      0.01%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       119011      9.23%     94.56% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        70166      5.44%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1289999                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.516499                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               2964                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002298                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4856395                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1562649                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1266909                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1292963                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         3310                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        25752                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1893                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads           79                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked           40                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         38803                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          10642                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles          991                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1373907                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          150                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       132082                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        70685                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          198                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           680                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        11663                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        12248                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        23911                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1269696                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       111477                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        20303                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              181620                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          176581                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             70143                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.508370                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1266980                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1266909                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           754478                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1977745                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.507254                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381484                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       943182                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1157149                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       216761                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        21144                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2232814                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.518247                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.336457                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1760220     78.83%     78.83% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       219343      9.82%     88.66% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        91798      4.11%     92.77% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        54842      2.46%     95.23% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        38178      1.71%     96.94% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        24722      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        13065      0.59%     98.63% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        10196      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        20450      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2232814                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       943182                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1157149                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                175122                       # Number of memory references committed
system.switch_cpus6.commit.loads               106330                       # Number of loads committed
system.switch_cpus6.commit.membars                158                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            165517                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1043331                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        23555                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        20450                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3586274                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2786628                       # The number of ROB writes
system.switch_cpus6.timesIdled                  31001                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 225966                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             943182                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1157149                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       943182                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.648039                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.648039                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.377638                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.377638                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5726481                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1761062                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1284635                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           316                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          225284                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       187480                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        21853                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        85046                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           80069                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           23757                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          977                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1946675                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1234950                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             225284                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       103826                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               256637                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          61729                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         84681                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.MiscStallCycles          383                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus7.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.switch_cpus7.fetch.CacheLines           122256                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        20776                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2328086                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.652556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.029624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2071449     88.98%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           15601      0.67%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           19620      0.84%     90.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           31396      1.35%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           12705      0.55%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           16982      0.73%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           19536      0.84%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7            9144      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          131653      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2328086                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.090201                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.494458                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1935865                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        97286                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           255354                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          121                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         39454                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        34218                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          218                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1508665                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1275                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         39454                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1938285                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles           5290                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        86230                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           253032                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         5790                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1498589                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents           680                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         4080                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2093318                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6963736                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6963736                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1722352                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          370966                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          354                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            21167                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       141783                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        72566                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          781                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        16078                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1461161                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          356                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1391782                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1806                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       195020                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       412647                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2328086                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.597822                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.321304                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1740019     74.74%     74.74% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       266742     11.46%     86.20% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       110422      4.74%     90.94% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        61507      2.64%     93.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        83172      3.57%     97.16% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        26071      1.12%     98.28% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        25540      1.10%     99.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        13512      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1101      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2328086                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           9729     78.87%     78.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1351     10.95%     89.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1255     10.17%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1172470     84.24%     84.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        18856      1.35%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       128102      9.20%     94.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        72184      5.19%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1391782                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.557252                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              12335                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008863                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5125791                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1656557                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1353700                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1404117                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads          964                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        29863                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1529                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         39454                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles           3997                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles          509                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1461519                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1068                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       141783                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        72566                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          184                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           432                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        12056                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        12781                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        24837                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1366491                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       125542                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        25291                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              197684                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          192926                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             72142                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.547125                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1353737                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1353700                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           810785                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2177602                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.542004                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372329                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1002023                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1234583                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       226940                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        21827                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2288632                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.539441                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.358645                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1765604     77.15%     77.15% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       265493     11.60%     88.75% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        96048      4.20%     92.94% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        47802      2.09%     95.03% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        43835      1.92%     96.95% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        18469      0.81%     97.75% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        18206      0.80%     98.55% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         8733      0.38%     98.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        24442      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2288632                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1002023                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1234583                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                182957                       # Number of memory references committed
system.switch_cpus7.commit.loads               111920                       # Number of loads committed
system.switch_cpus7.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            179012                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1111414                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        25468                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        24442                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3725700                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2962505                       # The number of ROB writes
system.switch_cpus7.timesIdled                  30878                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 169497                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1002023                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1234583                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1002023                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.492541                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.492541                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.401197                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.401197                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6145252                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1893342                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1393675                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           344                       # number of misc regfile writes
system.l20.replacements                            84                       # number of replacements
system.l20.tagsinuse                      4094.870677                       # Cycle average of tags in use
system.l20.total_refs                          180653                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4179                       # Sample count of references to valid blocks.
system.l20.avg_refs                         43.228763                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          135.870677                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    17.216045                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    29.569550                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3912.214404                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.033172                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004203                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.007219                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.955130                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999724                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data          285                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    287                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks              89                       # number of Writeback hits
system.l20.Writeback_hits::total                   89                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data          288                       # number of demand (read+write) hits
system.l20.demand_hits::total                     290                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data          288                       # number of overall hits
system.l20.overall_hits::total                    290                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           27                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data           57                       # number of ReadReq misses
system.l20.ReadReq_misses::total                   84                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           27                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data           57                       # number of demand (read+write) misses
system.l20.demand_misses::total                    84                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           27                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data           57                       # number of overall misses
system.l20.overall_misses::total                   84                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     47087182                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     31071383                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       78158565                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     47087182                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     31071383                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        78158565                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     47087182                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     31071383                       # number of overall miss cycles
system.l20.overall_miss_latency::total       78158565                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           29                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          342                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                371                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks           89                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total               89                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           29                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          345                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 374                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           29                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          345                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                374                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.166667                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.226415                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.165217                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.224599                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.165217                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.224599                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1743969.703704                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 545111.982456                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 930459.107143                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1743969.703704                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 545111.982456                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 930459.107143                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1743969.703704                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 545111.982456                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 930459.107143                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  44                       # number of writebacks
system.l20.writebacks::total                       44                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           27                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data           57                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total              84                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           27                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data           57                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total               84                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           27                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data           57                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total              84                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     45147858                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     26977824                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     72125682                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     45147858                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     26977824                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     72125682                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     45147858                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     26977824                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     72125682                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.166667                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.226415                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.165217                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.224599                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.165217                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.224599                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1672142.888889                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 473295.157895                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 858639.071429                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 1672142.888889                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 473295.157895                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 858639.071429                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 1672142.888889                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 473295.157895                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 858639.071429                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           488                       # number of replacements
system.l21.tagsinuse                      4091.838425                       # Cycle average of tags in use
system.l21.total_refs                          317597                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4582                       # Sample count of references to valid blocks.
system.l21.avg_refs                         69.314055                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          287.527455                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.469821                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   200.350410                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3591.490740                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.070197                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003044                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.048914                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.876829                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.998984                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          465                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    465                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             472                       # number of Writeback hits
system.l21.Writeback_hits::total                  472                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          465                       # number of demand (read+write) hits
system.l21.demand_hits::total                     465                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          465                       # number of overall hits
system.l21.overall_hits::total                    465                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          428                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  441                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           44                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 44                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          472                       # number of demand (read+write) misses
system.l21.demand_misses::total                   485                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          472                       # number of overall misses
system.l21.overall_misses::total                  485                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5747585                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    228585648                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      234333233                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data     22181652                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total     22181652                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5747585                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    250767300                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       256514885                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5747585                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    250767300                       # number of overall miss cycles
system.l21.overall_miss_latency::total      256514885                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          893                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                906                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          472                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              472                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           44                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               44                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          937                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 950                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          937                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                950                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.479283                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.486755                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.503735                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.510526                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.503735                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.510526                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 442121.923077                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 534078.616822                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 531367.875283                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 504128.454545                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 504128.454545                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 442121.923077                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 531286.652542                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 528896.670103                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 442121.923077                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 531286.652542                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 528896.670103                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 285                       # number of writebacks
system.l21.writebacks::total                      285                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          428                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             441                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           44                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            44                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          472                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              485                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          472                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             485                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4808754                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    197689841                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    202498595                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data     19002255                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total     19002255                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4808754                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    216692096                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    221500850                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4808754                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    216692096                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    221500850                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.479283                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.486755                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.503735                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.510526                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.503735                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.510526                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 369904.153846                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 461892.151869                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 459180.487528                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 431869.431818                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 431869.431818                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 369904.153846                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 459093.423729                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 456702.783505                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 369904.153846                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 459093.423729                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 456702.783505                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           306                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          223857                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4402                       # Sample count of references to valid blocks.
system.l22.avg_refs                         50.853476                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks                  11                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.416108                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   151.972919                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3919.610972                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002686                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003275                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.037103                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.956936                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data          461                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    461                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             186                       # number of Writeback hits
system.l22.Writeback_hits::total                  186                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data          461                       # number of demand (read+write) hits
system.l22.demand_hits::total                     461                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data          461                       # number of overall hits
system.l22.overall_hits::total                    461                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          292                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  306                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          292                       # number of demand (read+write) misses
system.l22.demand_misses::total                   306                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          292                       # number of overall misses
system.l22.overall_misses::total                  306                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      6800092                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    146030628                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      152830720                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      6800092                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    146030628                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       152830720                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      6800092                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    146030628                       # number of overall miss cycles
system.l22.overall_miss_latency::total      152830720                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          753                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                767                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          186                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              186                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          753                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 767                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          753                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                767                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.387782                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.398957                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.387782                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.398957                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.387782                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.398957                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 485720.857143                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 500104.890411                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 499446.797386                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 485720.857143                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 500104.890411                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 499446.797386                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 485720.857143                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 500104.890411                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 499446.797386                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  64                       # number of writebacks
system.l22.writebacks::total                       64                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          292                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             306                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          292                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              306                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          292                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             306                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      5794892                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    125065028                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    130859920                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      5794892                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    125065028                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    130859920                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      5794892                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    125065028                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    130859920                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.387782                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.398957                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.387782                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.398957                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.387782                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.398957                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 413920.857143                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 428304.890411                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 427646.797386                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 413920.857143                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 428304.890411                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 427646.797386                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 413920.857143                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 428304.890411                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 427646.797386                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           108                       # number of replacements
system.l23.tagsinuse                      4094.574766                       # Cycle average of tags in use
system.l23.total_refs                          192884                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4204                       # Sample count of references to valid blocks.
system.l23.avg_refs                         45.881066                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           90.588097                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    26.429837                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    44.391767                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3933.165065                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.022116                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.006453                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.010838                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.960245                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999652                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data          320                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    321                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks              96                       # number of Writeback hits
system.l23.Writeback_hits::total                   96                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data          323                       # number of demand (read+write) hits
system.l23.demand_hits::total                     324                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data          323                       # number of overall hits
system.l23.overall_hits::total                    324                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           27                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data           81                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  108                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           27                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data           81                       # number of demand (read+write) misses
system.l23.demand_misses::total                   108                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           27                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data           81                       # number of overall misses
system.l23.overall_misses::total                  108                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     33593087                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     37280912                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       70873999                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     33593087                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     37280912                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        70873999                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     33593087                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     37280912                       # number of overall miss cycles
system.l23.overall_miss_latency::total       70873999                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           28                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          401                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                429                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks           96                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total               96                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           28                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          404                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 432                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           28                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          404                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                432                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.201995                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.251748                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.200495                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.250000                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.200495                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.250000                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1244188.407407                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 460258.172840                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 656240.731481                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1244188.407407                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 460258.172840                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 656240.731481                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1244188.407407                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 460258.172840                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 656240.731481                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  63                       # number of writebacks
system.l23.writebacks::total                       63                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           27                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data           81                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             108                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           27                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data           81                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              108                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           27                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data           81                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             108                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     31653089                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     31460340                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     63113429                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     31653089                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     31460340                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     63113429                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     31653089                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     31460340                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     63113429                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.201995                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.251748                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.200495                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.250000                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.200495                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.250000                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1172336.629630                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 388399.259259                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 584383.601852                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 1172336.629630                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 388399.259259                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 584383.601852                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 1172336.629630                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 388399.259259                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 584383.601852                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           117                       # number of replacements
system.l24.tagsinuse                      4095.018843                       # Cycle average of tags in use
system.l24.total_refs                          259832                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4213                       # Sample count of references to valid blocks.
system.l24.avg_refs                         61.673867                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          257.907310                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    14.609330                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data    54.826661                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3767.675542                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.062966                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.003567                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.013385                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.919843                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999760                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.data          373                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    373                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             201                       # number of Writeback hits
system.l24.Writeback_hits::total                  201                       # number of Writeback hits
system.l24.demand_hits::switch_cpus4.data          373                       # number of demand (read+write) hits
system.l24.demand_hits::total                     373                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.data          373                       # number of overall hits
system.l24.overall_hits::total                    373                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           15                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          102                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  117                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           15                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          102                       # number of demand (read+write) misses
system.l24.demand_misses::total                   117                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           15                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          102                       # number of overall misses
system.l24.overall_misses::total                  117                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst      6512647                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data     51660399                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total       58173046                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst      6512647                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data     51660399                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total        58173046                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst      6512647                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data     51660399                       # number of overall miss cycles
system.l24.overall_miss_latency::total       58173046                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           15                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          475                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                490                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          201                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              201                       # number of Writeback accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           15                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          475                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 490                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           15                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          475                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                490                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.214737                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.238776                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.214737                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.238776                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.214737                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.238776                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 434176.466667                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 506474.500000                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 497205.521368                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 434176.466667                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 506474.500000                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 497205.521368                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 434176.466667                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 506474.500000                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 497205.521368                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  82                       # number of writebacks
system.l24.writebacks::total                       82                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           15                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          102                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             117                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           15                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          102                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              117                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           15                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          102                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             117                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst      5435647                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data     44333774                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total     49769421                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst      5435647                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data     44333774                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total     49769421                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst      5435647                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data     44333774                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total     49769421                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.214737                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.238776                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.214737                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.238776                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.214737                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.238776                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 362376.466667                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 434644.843137                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 425379.666667                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 362376.466667                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 434644.843137                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 425379.666667                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 362376.466667                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 434644.843137                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 425379.666667                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           306                       # number of replacements
system.l25.tagsinuse                             4096                       # Cycle average of tags in use
system.l25.total_refs                          223857                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4402                       # Sample count of references to valid blocks.
system.l25.avg_refs                         50.853476                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks                  11                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    13.414455                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   151.877470                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3919.708075                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.002686                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.003275                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.037079                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.956960                       # Average percentage of cache occupancy
system.l25.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.data          461                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    461                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             186                       # number of Writeback hits
system.l25.Writeback_hits::total                  186                       # number of Writeback hits
system.l25.demand_hits::switch_cpus5.data          461                       # number of demand (read+write) hits
system.l25.demand_hits::total                     461                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.data          461                       # number of overall hits
system.l25.overall_hits::total                    461                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           14                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          292                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  306                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           14                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          292                       # number of demand (read+write) misses
system.l25.demand_misses::total                   306                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           14                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          292                       # number of overall misses
system.l25.overall_misses::total                  306                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst      7030498                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    146687963                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      153718461                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst      7030498                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    146687963                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       153718461                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst      7030498                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    146687963                       # number of overall miss cycles
system.l25.overall_miss_latency::total      153718461                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           14                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          753                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                767                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          186                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              186                       # number of Writeback accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           14                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          753                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 767                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           14                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          753                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                767                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.387782                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.398957                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.387782                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.398957                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.387782                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.398957                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 502178.428571                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 502356.037671                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 502347.911765                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 502178.428571                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 502356.037671                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 502347.911765                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 502178.428571                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 502356.037671                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 502347.911765                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  64                       # number of writebacks
system.l25.writebacks::total                       64                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          292                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             306                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          292                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              306                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          292                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             306                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst      6024702                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    125720098                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    131744800                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst      6024702                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    125720098                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    131744800                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst      6024702                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    125720098                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    131744800                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.387782                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.398957                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.387782                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.398957                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.387782                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.398957                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 430335.857143                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 430548.280822                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 430538.562092                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 430335.857143                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 430548.280822                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 430538.562092                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 430335.857143                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 430548.280822                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 430538.562092                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           117                       # number of replacements
system.l26.tagsinuse                      4095.016977                       # Cycle average of tags in use
system.l26.total_refs                          259832                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4213                       # Sample count of references to valid blocks.
system.l26.avg_refs                         61.673867                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          257.907410                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    14.600660                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data    54.804412                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3767.704495                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.062966                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.003565                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.013380                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.919850                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999760                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.data          373                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    373                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             201                       # number of Writeback hits
system.l26.Writeback_hits::total                  201                       # number of Writeback hits
system.l26.demand_hits::switch_cpus6.data          373                       # number of demand (read+write) hits
system.l26.demand_hits::total                     373                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.data          373                       # number of overall hits
system.l26.overall_hits::total                    373                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           15                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          102                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  117                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           15                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          102                       # number of demand (read+write) misses
system.l26.demand_misses::total                   117                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           15                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          102                       # number of overall misses
system.l26.overall_misses::total                  117                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst      7158940                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data     51445238                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total       58604178                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst      7158940                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data     51445238                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total        58604178                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst      7158940                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data     51445238                       # number of overall miss cycles
system.l26.overall_miss_latency::total       58604178                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           15                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          475                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                490                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          201                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              201                       # number of Writeback accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           15                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          475                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 490                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           15                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          475                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                490                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.214737                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.238776                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.214737                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.238776                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.214737                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.238776                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 477262.666667                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 504365.078431                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 500890.410256                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 477262.666667                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 504365.078431                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 500890.410256                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 477262.666667                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 504365.078431                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 500890.410256                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                  82                       # number of writebacks
system.l26.writebacks::total                       82                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           15                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          102                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             117                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           15                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          102                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              117                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           15                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          102                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             117                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst      6081940                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data     44118590                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total     50200530                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst      6081940                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data     44118590                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total     50200530                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst      6081940                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data     44118590                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total     50200530                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.214737                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.238776                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.214737                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.238776                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.214737                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.238776                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 405462.666667                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 432535.196078                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 429064.358974                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 405462.666667                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 432535.196078                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 429064.358974                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 405462.666667                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 432535.196078                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 429064.358974                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                            84                       # number of replacements
system.l27.tagsinuse                      4094.873783                       # Cycle average of tags in use
system.l27.total_refs                          180653                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4179                       # Sample count of references to valid blocks.
system.l27.avg_refs                         43.228763                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          135.873783                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    17.223369                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data    29.581014                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3912.195618                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.033172                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.004205                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.007222                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.955126                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999725                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data          285                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    287                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks              89                       # number of Writeback hits
system.l27.Writeback_hits::total                   89                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data          288                       # number of demand (read+write) hits
system.l27.demand_hits::total                     290                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data          288                       # number of overall hits
system.l27.overall_hits::total                    290                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           27                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data           57                       # number of ReadReq misses
system.l27.ReadReq_misses::total                   84                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           27                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data           57                       # number of demand (read+write) misses
system.l27.demand_misses::total                    84                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           27                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data           57                       # number of overall misses
system.l27.overall_misses::total                   84                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     44840603                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data     29882020                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total       74722623                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     44840603                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data     29882020                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total        74722623                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     44840603                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data     29882020                       # number of overall miss cycles
system.l27.overall_miss_latency::total       74722623                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           29                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          342                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                371                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks           89                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total               89                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           29                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          345                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 374                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           29                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          345                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                374                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.931034                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.166667                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.226415                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.931034                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.165217                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.224599                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.931034                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.165217                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.224599                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1660763.074074                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 524245.964912                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 889555.035714                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1660763.074074                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 524245.964912                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 889555.035714                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1660763.074074                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 524245.964912                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 889555.035714                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                  44                       # number of writebacks
system.l27.writebacks::total                       44                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           27                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data           57                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total              84                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           27                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data           57                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total               84                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           27                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data           57                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total              84                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     42901327                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data     25786606                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total     68687933                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     42901327                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data     25786606                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total     68687933                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     42901327                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data     25786606                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total     68687933                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.166667                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.226415                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.931034                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.165217                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.224599                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.931034                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.165217                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.224599                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1588938.037037                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 452396.596491                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 817713.488095                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1588938.037037                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 452396.596491                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 817713.488095                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1588938.037037                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 452396.596491                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 817713.488095                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               473.034893                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750130181                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1549855.745868                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    18.034893                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.028902                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.758069                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       122214                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         122214                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       122214                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          122214                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       122214                       # number of overall hits
system.cpu0.icache.overall_hits::total         122214                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.cpu0.icache.overall_misses::total           42                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     75164431                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     75164431                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     75164431                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     75164431                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     75164431                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     75164431                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       122256                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       122256                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       122256                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       122256                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       122256                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       122256                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000344                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000344                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000344                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000344                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000344                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000344                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1789629.309524                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1789629.309524                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1789629.309524                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1789629.309524                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1789629.309524                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1789629.309524                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       516349                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs 258174.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           29                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           29                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     47441192                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     47441192                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     47441192                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     47441192                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     47441192                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     47441192                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000237                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000237                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000237                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000237                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1635903.172414                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1635903.172414                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 1635903.172414                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1635903.172414                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 1635903.172414                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1635903.172414                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   345                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               108893299                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   601                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              181186.853577                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   117.510517                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   138.489483                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.459025                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.540975                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        96276                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          96276                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        70544                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         70544                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          177                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          172                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       166820                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          166820                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       166820                       # number of overall hits
system.cpu0.dcache.overall_hits::total         166820                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          848                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          848                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           12                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          860                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           860                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          860                       # number of overall misses
system.cpu0.dcache.overall_misses::total          860                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    117104816                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    117104816                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       993479                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       993479                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    118098295                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    118098295                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    118098295                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    118098295                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        97124                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        97124                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        70556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        70556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       167680                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       167680                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       167680                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       167680                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008731                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008731                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000170                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000170                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005129                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005129                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005129                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005129                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 138095.301887                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 138095.301887                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 82789.916667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82789.916667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 137323.598837                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 137323.598837                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 137323.598837                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 137323.598837                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu0.dcache.writebacks::total               89                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          506                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          506                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          515                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          515                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          515                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          515                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          342                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          342                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          345                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          345                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          345                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     50098440                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     50098440                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       208449                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       208449                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     50306889                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     50306889                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     50306889                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     50306889                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003521                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003521                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002057                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002057                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002057                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002057                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146486.666667                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 146486.666667                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        69483                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        69483                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 145817.069565                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 145817.069565                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 145817.069565                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 145817.069565                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               501.468919                       # Cycle average of tags in use
system.cpu1.icache.total_refs               750397965                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1494816.663347                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.468919                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          489                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.019982                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.783654                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.803636                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       105515                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         105515                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       105515                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          105515                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       105515                       # number of overall hits
system.cpu1.icache.overall_hits::total         105515                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6999532                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6999532                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6999532                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6999532                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6999532                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6999532                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       105532                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       105532                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       105532                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       105532                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       105532                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       105532                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000161                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000161                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000161                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000161                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000161                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000161                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 411737.176471                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 411737.176471                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 411737.176471                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 411737.176471                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 411737.176471                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 411737.176471                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5856127                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5856127                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5856127                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5856127                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5856127                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5856127                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000123                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000123                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000123                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000123                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 450471.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 450471.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 450471.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 450471.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 450471.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 450471.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   937                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               125055934                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  1193                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              104824.756077                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   180.698274                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    75.301726                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.705853                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.294147                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        79930                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          79930                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        64269                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         64269                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          131                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          131                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          128                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          128                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       144199                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          144199                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       144199                       # number of overall hits
system.cpu1.dcache.overall_hits::total         144199                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2195                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2195                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          357                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          357                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2552                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2552                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2552                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2552                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    719121528                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    719121528                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    180117318                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    180117318                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    899238846                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    899238846                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    899238846                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    899238846                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        82125                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        82125                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        64626                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        64626                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       146751                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       146751                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       146751                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       146751                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.026728                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.026728                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.005524                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005524                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.017390                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017390                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.017390                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.017390                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 327618.008200                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 327618.008200                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 504530.302521                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 504530.302521                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 352366.318966                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 352366.318966                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 352366.318966                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 352366.318966                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          472                       # number of writebacks
system.cpu1.dcache.writebacks::total              472                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1302                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1302                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          313                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          313                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1615                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1615                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1615                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1615                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          893                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          893                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           44                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           44                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          937                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          937                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          937                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          937                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    263393777                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    263393777                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     22546852                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     22546852                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    285940629                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    285940629                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    285940629                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    285940629                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.010874                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010874                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000681                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000681                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.006385                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.006385                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.006385                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.006385                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 294953.837626                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 294953.837626                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 512428.454545                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 512428.454545                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 305166.092850                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 305166.092850                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 305166.092850                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 305166.092850                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               556.415143                       # Cycle average of tags in use
system.cpu2.icache.total_refs               765689527                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1374667.014363                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.415143                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          543                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.021499                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.870192                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.891691                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       113510                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         113510                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       113510                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          113510                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       113510                       # number of overall hits
system.cpu2.icache.overall_hits::total         113510                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8621991                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8621991                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8621991                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8621991                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8621991                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8621991                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       113529                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       113529                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       113529                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       113529                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       113529                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       113529                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000167                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000167                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000167                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000167                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000167                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000167                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst       453789                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total       453789                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst       453789                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total       453789                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst       453789                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total       453789                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6916833                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6916833                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6916833                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6916833                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6916833                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6916833                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000123                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000123                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000123                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000123                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 494059.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 494059.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 494059.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 494059.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 494059.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 494059.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   753                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               287969615                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  1009                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              285401.005946                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   102.080174                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   153.919826                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.398751                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.601249                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       291148                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         291148                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       158641                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        158641                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           78                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           78                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data           76                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           76                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       449789                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          449789                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       449789                       # number of overall hits
system.cpu2.dcache.overall_hits::total         449789                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         2720                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2720                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2720                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2720                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2720                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2720                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    704409068                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    704409068                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    704409068                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    704409068                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    704409068                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    704409068                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       293868                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       293868                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       158641                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       158641                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       452509                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       452509                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       452509                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       452509                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009256                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009256                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006011                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006011                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006011                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006011                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 258973.922059                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 258973.922059                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 258973.922059                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 258973.922059                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 258973.922059                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 258973.922059                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          186                       # number of writebacks
system.cpu2.dcache.writebacks::total              186                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1967                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1967                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1967                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1967                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1967                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1967                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          753                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          753                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          753                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          753                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          753                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          753                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    180045409                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    180045409                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    180045409                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    180045409                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    180045409                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    180045409                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002562                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002562                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001664                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001664                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001664                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001664                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 239104.128818                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 239104.128818                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 239104.128818                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 239104.128818                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 239104.128818                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 239104.128818                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               502.413461                       # Cycle average of tags in use
system.cpu3.icache.total_refs               746682326                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1484457.904573                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    27.413461                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.043932                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.805150                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       120788                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         120788                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       120788                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          120788                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       120788                       # number of overall hits
system.cpu3.icache.overall_hits::total         120788                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           39                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           39                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           39                       # number of overall misses
system.cpu3.icache.overall_misses::total           39                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     40721429                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     40721429                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     40721429                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     40721429                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     40721429                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     40721429                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       120827                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       120827                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       120827                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       120827                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       120827                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       120827                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000323                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000323                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000323                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000323                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000323                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000323                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1044139.205128                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1044139.205128                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1044139.205128                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1044139.205128                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1044139.205128                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1044139.205128                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           28                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           28                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           28                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     33881287                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     33881287                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     33881287                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     33881287                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     33881287                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     33881287                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000232                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000232                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000232                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000232                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1210045.964286                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1210045.964286                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1210045.964286                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1210045.964286                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1210045.964286                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1210045.964286                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   404                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               112793678                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   660                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              170899.512121                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   158.397442                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    97.602558                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.618740                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.381260                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        81408                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          81408                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        67839                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         67839                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          165                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          164                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       149247                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          149247                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       149247                       # number of overall hits
system.cpu3.dcache.overall_hits::total         149247                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1305                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1305                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           14                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1319                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1319                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1319                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1319                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    228161772                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    228161772                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1155042                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1155042                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    229316814                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    229316814                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    229316814                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    229316814                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        82713                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        82713                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        67853                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        67853                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       150566                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       150566                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       150566                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       150566                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015777                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015777                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000206                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000206                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008760                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008760                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008760                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008760                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 174836.606897                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 174836.606897                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data        82503                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total        82503                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 173856.568613                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 173856.568613                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 173856.568613                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 173856.568613                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           96                       # number of writebacks
system.cpu3.dcache.writebacks::total               96                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          904                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          904                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           11                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data          915                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          915                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data          915                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          915                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          401                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          401                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          404                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          404                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          404                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          404                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     58773019                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     58773019                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     58965319                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     58965319                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     58965319                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     58965319                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004848                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004848                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002683                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002683                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002683                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002683                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 146566.132170                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 146566.132170                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 145953.759901                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 145953.759901                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 145953.759901                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 145953.759901                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               496.608296                       # Cycle average of tags in use
system.cpu4.icache.total_refs               747245674                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1503512.422535                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    14.608296                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.023411                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.795847                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       118397                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         118397                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       118397                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          118397                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       118397                       # number of overall hits
system.cpu4.icache.overall_hits::total         118397                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           19                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           19                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           19                       # number of overall misses
system.cpu4.icache.overall_misses::total           19                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7998648                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7998648                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7998648                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7998648                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7998648                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7998648                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       118416                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       118416                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       118416                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       118416                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       118416                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       118416                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000160                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000160                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000160                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000160                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000160                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000160                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 420981.473684                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 420981.473684                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 420981.473684                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 420981.473684                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 420981.473684                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 420981.473684                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            4                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            4                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            4                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           15                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           15                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           15                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6637460                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6637460                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6637460                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6637460                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6637460                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6637460                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 442497.333333                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 442497.333333                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 442497.333333                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 442497.333333                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 442497.333333                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 442497.333333                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   475                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               117746935                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   731                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              161076.518468                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   158.641021                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    97.358979                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.619691                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.380309                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        81568                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          81568                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        68325                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         68325                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          175                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          175                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          158                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          158                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       149893                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          149893                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       149893                       # number of overall hits
system.cpu4.dcache.overall_hits::total         149893                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1644                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1644                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          116                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          116                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1760                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1760                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1760                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1760                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    344788859                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    344788859                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     51800657                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     51800657                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    396589516                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    396589516                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    396589516                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    396589516                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        83212                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        83212                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        68441                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        68441                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       151653                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       151653                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       151653                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       151653                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.019757                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.019757                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.001695                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.001695                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011605                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011605                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011605                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011605                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 209725.583333                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 209725.583333                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 446557.387931                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 446557.387931                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 225334.952273                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 225334.952273                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 225334.952273                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 225334.952273                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets       805868                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets 268622.666667                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          201                       # number of writebacks
system.cpu4.dcache.writebacks::total              201                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1169                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1169                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          116                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1285                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1285                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1285                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1285                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          475                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          475                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          475                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          475                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          475                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          475                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     76875081                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     76875081                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     76875081                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     76875081                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     76875081                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     76875081                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.005708                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.005708                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003132                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003132                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003132                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003132                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 161842.275789                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 161842.275789                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 161842.275789                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 161842.275789                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 161842.275789                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 161842.275789                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               556.413490                       # Cycle average of tags in use
system.cpu5.icache.total_refs               765689509                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1374666.982047                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    13.413490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          543                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.021496                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.870192                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.891688                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       113492                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         113492                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       113492                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          113492                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       113492                       # number of overall hits
system.cpu5.icache.overall_hits::total         113492                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           19                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           19                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           19                       # number of overall misses
system.cpu5.icache.overall_misses::total           19                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8836044                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8836044                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8836044                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8836044                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8836044                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8836044                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       113511                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       113511                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       113511                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       113511                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       113511                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       113511                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000167                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000167                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000167                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000167                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000167                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000167                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 465054.947368                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 465054.947368                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 465054.947368                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 465054.947368                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 465054.947368                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 465054.947368                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            5                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            5                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      7147224                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      7147224                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      7147224                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      7147224                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      7147224                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      7147224                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000123                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000123                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000123                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000123                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst       510516                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total       510516                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst       510516                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total       510516                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst       510516                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total       510516                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   753                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               287969501                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1009                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              285400.892963                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   102.068092                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   153.931908                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.398703                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.601297                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       291069                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         291069                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       158606                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        158606                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           78                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           78                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           76                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           76                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       449675                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          449675                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       449675                       # number of overall hits
system.cpu5.dcache.overall_hits::total         449675                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2725                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2725                       # number of ReadReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2725                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2725                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2725                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2725                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    708679337                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    708679337                       # number of ReadReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    708679337                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    708679337                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    708679337                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    708679337                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       293794                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       293794                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       158606                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       158606                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       452400                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       452400                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       452400                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       452400                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009275                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009275                       # miss rate for ReadReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.006023                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.006023                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.006023                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.006023                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 260065.811743                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 260065.811743                       # average ReadReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 260065.811743                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 260065.811743                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 260065.811743                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 260065.811743                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          186                       # number of writebacks
system.cpu5.dcache.writebacks::total              186                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1972                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1972                       # number of ReadReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1972                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1972                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1972                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1972                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          753                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          753                       # number of ReadReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          753                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          753                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          753                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          753                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    180687549                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    180687549                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    180687549                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    180687549                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    180687549                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    180687549                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002563                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002563                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001664                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001664                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001664                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001664                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 239956.904382                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 239956.904382                       # average ReadReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 239956.904382                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 239956.904382                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 239956.904382                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 239956.904382                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               496.599626                       # Cycle average of tags in use
system.cpu6.icache.total_refs               747245643                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1503512.360161                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    14.599626                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.023397                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.795833                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       118366                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         118366                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       118366                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          118366                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       118366                       # number of overall hits
system.cpu6.icache.overall_hits::total         118366                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           19                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           19                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           19                       # number of overall misses
system.cpu6.icache.overall_misses::total           19                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      9603629                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      9603629                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      9603629                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      9603629                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      9603629                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      9603629                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       118385                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       118385                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       118385                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       118385                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       118385                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       118385                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000160                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000160                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000160                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000160                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000160                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000160                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 505454.157895                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 505454.157895                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 505454.157895                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 505454.157895                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 505454.157895                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 505454.157895                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            4                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            4                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            4                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           15                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           15                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           15                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      7283675                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      7283675                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      7283675                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      7283675                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      7283675                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      7283675                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 485578.333333                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 485578.333333                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 485578.333333                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 485578.333333                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 485578.333333                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 485578.333333                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   475                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               117746962                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   731                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              161076.555404                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   158.535545                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    97.464455                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.619279                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.380721                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        81575                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          81575                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        68345                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         68345                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          175                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          175                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          158                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          158                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       149920                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          149920                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       149920                       # number of overall hits
system.cpu6.dcache.overall_hits::total         149920                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1644                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1644                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          116                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          116                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1760                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1760                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1760                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1760                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    344671496                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    344671496                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     46160457                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     46160457                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    390831953                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    390831953                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    390831953                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    390831953                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        83219                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        83219                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        68461                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        68461                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       151680                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       151680                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       151680                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       151680                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.019755                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.019755                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.001694                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.001694                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011603                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011603                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011603                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011603                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 209654.194647                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 209654.194647                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 397934.974138                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 397934.974138                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 222063.609659                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 222063.609659                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 222063.609659                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 222063.609659                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets       478201                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets 159400.333333                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          201                       # number of writebacks
system.cpu6.dcache.writebacks::total              201                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1169                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1169                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          116                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1285                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1285                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1285                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1285                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          475                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          475                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          475                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          475                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          475                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          475                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     76664178                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     76664178                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     76664178                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     76664178                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     76664178                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     76664178                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.005708                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.005708                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003132                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003132                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003132                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003132                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 161398.269474                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 161398.269474                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 161398.269474                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 161398.269474                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 161398.269474                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 161398.269474                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               473.042931                       # Cycle average of tags in use
system.cpu7.icache.total_refs               750130180                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1549855.743802                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    18.042931                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.028915                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.758082                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       122213                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         122213                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       122213                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          122213                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       122213                       # number of overall hits
system.cpu7.icache.overall_hits::total         122213                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           42                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           42                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           42                       # number of overall misses
system.cpu7.icache.overall_misses::total           42                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     71656738                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     71656738                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     71656738                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     71656738                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     71656738                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     71656738                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       122255                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       122255                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       122255                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       122255                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       122255                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       122255                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000344                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000344                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000344                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000344                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000344                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000344                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1706112.809524                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1706112.809524                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1706112.809524                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1706112.809524                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1706112.809524                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1706112.809524                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs       527589                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs 263794.500000                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           13                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           13                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           29                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           29                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           29                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     45193909                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     45193909                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     45193909                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     45193909                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     45193909                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     45193909                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000237                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000237                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000237                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000237                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1558410.655172                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1558410.655172                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1558410.655172                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1558410.655172                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1558410.655172                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1558410.655172                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   345                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               108893626                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   601                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              181187.397671                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   117.523714                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   138.476286                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.459077                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.540923                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        96473                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          96473                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        70674                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         70674                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          177                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          172                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       167147                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          167147                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       167147                       # number of overall hits
system.cpu7.dcache.overall_hits::total         167147                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data          851                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          851                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           12                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data          863                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           863                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data          863                       # number of overall misses
system.cpu7.dcache.overall_misses::total          863                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    116766939                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    116766939                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data       992444                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total       992444                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    117759383                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    117759383                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    117759383                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    117759383                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        97324                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        97324                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        70686                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        70686                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       168010                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       168010                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       168010                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       168010                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.008744                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.008744                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000170                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000170                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005137                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005137                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005137                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005137                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 137211.444183                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 137211.444183                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 82703.666667                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 82703.666667                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 136453.514484                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 136453.514484                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 136453.514484                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 136453.514484                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu7.dcache.writebacks::total               89                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data          509                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          509                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data            9                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data          518                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          518                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data          518                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          518                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          342                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          342                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          345                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          345                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          345                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     48908420                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     48908420                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       208328                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       208328                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     49116748                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     49116748                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     49116748                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     49116748                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003514                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003514                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002053                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002053                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002053                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002053                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 143007.076023                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 143007.076023                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 69442.666667                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 69442.666667                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 142367.385507                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 142367.385507                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 142367.385507                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 142367.385507                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
