FIFO Verilog Module

Overview

This project implements a configurable FIFO (First-In-First-Out) memory module in SystemVerilog, along with a testbench for verification.

Features

Configurable Parameters: 
FIFO_DEPTH: Data width.
DATA_ADRR: FIFO memory depth.

Control Signals:
clk, srst, din, wr_en, rd_en, dout, full, empty, data_counter.
