INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Vivado Projects/PARAMETRIZED_MUX/PARAMETRIZED_MUX.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_CASE
INFO: [VRFC 10-311] analyzing module MUX_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Vivado Projects/PARAMETRIZED_MUX/PARAMETRIZED_MUX.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
