// Generated by CIRCT 42e53322a
module prim_secded_72_64_dec(	// /tmp/tmp.VJRxYKKL3v/12788_OpenABC_leaf_level_verilog_tsmc65lp_ibex_prim_secded_72_64_dec.cleaned.mlir:2:3
  input  [71:0] in,	// /tmp/tmp.VJRxYKKL3v/12788_OpenABC_leaf_level_verilog_tsmc65lp_ibex_prim_secded_72_64_dec.cleaned.mlir:2:39
  output [63:0] d_o,	// /tmp/tmp.VJRxYKKL3v/12788_OpenABC_leaf_level_verilog_tsmc65lp_ibex_prim_secded_72_64_dec.cleaned.mlir:2:54
  output [7:0]  syndrome_o,	// /tmp/tmp.VJRxYKKL3v/12788_OpenABC_leaf_level_verilog_tsmc65lp_ibex_prim_secded_72_64_dec.cleaned.mlir:2:69
  output [1:0]  err_o	// /tmp/tmp.VJRxYKKL3v/12788_OpenABC_leaf_level_verilog_tsmc65lp_ibex_prim_secded_72_64_dec.cleaned.mlir:2:90
);

  wire [7:0] _GEN;	// /tmp/tmp.VJRxYKKL3v/12788_OpenABC_leaf_level_verilog_tsmc65lp_ibex_prim_secded_72_64_dec.cleaned.mlir:282:12
  assign _GEN =
    {in[71] ^ in[5] ^ in[10] ^ in[14] ^ in[17] ^ in[19] ^ in[20] ^ in[25] ^ in[29]
       ^ in[32] ^ in[34] ^ in[35] ^ in[39] ^ in[42] ^ in[44] ^ in[45] ^ in[48] ^ in[50]
       ^ in[51] ^ in[53] ^ in[54] ^ in[55] ^ in[57] ^ in[58] ^ in[60] ^ in[62] ^ in[63],
     in[70] ^ in[4] ^ in[9] ^ in[13] ^ in[16] ^ in[18] ^ in[20] ^ in[24] ^ in[28] ^ in[31]
       ^ in[33] ^ in[35] ^ in[38] ^ in[41] ^ in[43] ^ in[45] ^ in[47] ^ in[49] ^ in[51]
       ^ in[52] ^ in[54] ^ in[55] ^ in[56] ^ in[59] ^ in[60] ^ in[61] ^ in[62],
     in[69] ^ in[3] ^ in[8] ^ in[12] ^ in[15] ^ in[18] ^ in[19] ^ in[23] ^ in[27] ^ in[30]
       ^ in[33] ^ in[34] ^ in[37] ^ in[40] ^ in[43] ^ in[44] ^ in[46] ^ in[49] ^ in[50]
       ^ in[52] ^ in[53] ^ in[55] ^ in[56] ^ in[57] ^ in[59] ^ in[60] ^ in[61],
     in[68] ^ in[2] ^ in[7] ^ in[11] ^ in[15] ^ in[16] ^ in[17] ^ in[22] ^ in[26] ^ in[30]
       ^ in[31] ^ in[32] ^ in[36] ^ in[40] ^ in[41] ^ in[42] ^ in[46] ^ in[47] ^ in[48]
       ^ in[52] ^ in[53] ^ in[54] ^ in[56] ^ in[58] ^ in[59] ^ in[61] ^ in[62],
     in[67] ^ in[1] ^ in[6] ^ in[11] ^ in[12] ^ in[13] ^ in[14] ^ in[21] ^ in[26] ^ in[27]
       ^ in[28] ^ in[29] ^ in[36] ^ in[37] ^ in[38] ^ in[39] ^ in[46] ^ in[47] ^ in[48]
       ^ in[49] ^ in[50] ^ in[51] ^ in[56] ^ in[57] ^ in[58] ^ in[61] ^ in[63],
     in[66] ^ in[0] ^ in[6] ^ in[7] ^ in[8] ^ in[9] ^ in[10] ^ in[21] ^ in[22] ^ in[23]
       ^ in[24] ^ in[25] ^ in[36] ^ in[37] ^ in[38] ^ in[39] ^ in[40] ^ in[41] ^ in[42]
       ^ in[43] ^ in[44] ^ in[45] ^ in[56] ^ in[57] ^ in[59] ^ in[60] ^ in[63],
     in[65] ^ in[0] ^ in[1] ^ in[2] ^ in[3] ^ in[4] ^ in[5] ^ in[21] ^ in[22] ^ in[23]
       ^ in[24] ^ in[25] ^ in[26] ^ in[27] ^ in[28] ^ in[29] ^ in[30] ^ in[31] ^ in[32]
       ^ in[33] ^ in[34] ^ in[35] ^ in[58] ^ in[59] ^ in[60] ^ in[62] ^ in[63],
     in[64] ^ in[0] ^ in[1] ^ in[2] ^ in[3] ^ in[4] ^ in[5] ^ in[6] ^ in[7] ^ in[8]
       ^ in[9] ^ in[10] ^ in[11] ^ in[12] ^ in[13] ^ in[14] ^ in[15] ^ in[16] ^ in[17]
       ^ in[18] ^ in[19] ^ in[20] ^ in[57] ^ in[58] ^ in[61] ^ in[62] ^ in[63]};	// /tmp/tmp.VJRxYKKL3v/12788_OpenABC_leaf_level_verilog_tsmc65lp_ibex_prim_secded_72_64_dec.cleaned.mlir:69:10, :70:10, :71:10, :72:10, :73:10, :74:10, :75:10, :76:10, :77:10, :78:10, :79:11, :80:11, :81:11, :82:11, :83:11, :84:11, :85:11, :86:11, :87:11, :88:11, :89:11, :90:11, :91:11, :92:11, :93:11, :94:11, :95:11, :96:11, :97:11, :98:11, :99:11, :100:11, :101:11, :102:11, :103:11, :104:11, :105:11, :106:11, :107:11, :108:11, :109:11, :110:11, :111:11, :112:11, :113:11, :114:11, :115:11, :116:11, :117:11, :118:11, :119:11, :120:11, :121:11, :122:11, :123:11, :124:11, :125:11, :126:11, :127:11, :128:11, :129:11, :130:11, :131:11, :132:11, :133:11, :134:11, :135:11, :136:11, :137:11, :138:11, :139:11, :140:11, :141:11, :142:11, :143:11, :144:11, :145:11, :146:11, :147:11, :148:11, :282:12
  assign d_o =
    {_GEN == 8'h8F ^ in[63],
     _GEN == 8'hD3 ^ in[62],
     _GEN == 8'h79 ^ in[61],
     _GEN == 8'hE6 ^ in[60],
     _GEN == 8'h76 ^ in[59],
     _GEN == 8'h9B ^ in[58],
     _GEN == 8'hAD ^ in[57],
     _GEN == 8'h7C ^ in[56],
     _GEN == 8'hE0 ^ in[55],
     _GEN == 8'hD0 ^ in[54],
     _GEN == 8'hB0 ^ in[53],
     _GEN == 8'h70 ^ in[52],
     _GEN == 8'hC8 ^ in[51],
     _GEN == 8'hA8 ^ in[50],
     _GEN == 8'h68 ^ in[49],
     _GEN == 8'h98 ^ in[48],
     _GEN == 8'h58 ^ in[47],
     _GEN == 8'h38 ^ in[46],
     _GEN == 8'hC4 ^ in[45],
     _GEN == 8'hA4 ^ in[44],
     _GEN == 8'h64 ^ in[43],
     _GEN == 8'h94 ^ in[42],
     _GEN == 8'h54 ^ in[41],
     _GEN == 8'h34 ^ in[40],
     _GEN == 8'h8C ^ in[39],
     _GEN == 8'h4C ^ in[38],
     _GEN == 8'h2C ^ in[37],
     _GEN == 8'h1C ^ in[36],
     _GEN == 8'hC2 ^ in[35],
     _GEN == 8'hA2 ^ in[34],
     _GEN == 8'h62 ^ in[33],
     _GEN == 8'h92 ^ in[32],
     _GEN == 8'h52 ^ in[31],
     _GEN == 8'h32 ^ in[30],
     _GEN == 8'h8A ^ in[29],
     _GEN == 8'h4A ^ in[28],
     _GEN == 8'h2A ^ in[27],
     _GEN == 8'h1A ^ in[26],
     _GEN == 8'h86 ^ in[25],
     _GEN == 8'h46 ^ in[24],
     _GEN == 8'h26 ^ in[23],
     _GEN == 8'h16 ^ in[22],
     _GEN == 8'hE ^ in[21],
     _GEN == 8'hC1 ^ in[20],
     _GEN == 8'hA1 ^ in[19],
     _GEN == 8'h61 ^ in[18],
     _GEN == 8'h91 ^ in[17],
     _GEN == 8'h51 ^ in[16],
     _GEN == 8'h31 ^ in[15],
     _GEN == 8'h89 ^ in[14],
     _GEN == 8'h49 ^ in[13],
     _GEN == 8'h29 ^ in[12],
     _GEN == 8'h19 ^ in[11],
     _GEN == 8'h85 ^ in[10],
     _GEN == 8'h45 ^ in[9],
     _GEN == 8'h25 ^ in[8],
     _GEN == 8'h15 ^ in[7],
     _GEN == 8'hD ^ in[6],
     _GEN == 8'h83 ^ in[5],
     _GEN == 8'h43 ^ in[4],
     _GEN == 8'h23 ^ in[3],
     _GEN == 8'h13 ^ in[2],
     _GEN == 8'hB ^ in[1],
     _GEN == 8'h7 ^ in[0]};	// /tmp/tmp.VJRxYKKL3v/12788_OpenABC_leaf_level_verilog_tsmc65lp_ibex_prim_secded_72_64_dec.cleaned.mlir:5:17, :6:16, :7:16, :8:16, :9:16, :10:17, :11:16, :12:16, :13:16, :14:16, :15:16, :16:16, :17:16, :18:16, :19:16, :20:17, :21:15, :22:15, :23:16, :24:16, :25:16, :26:17, :27:15, :28:15, :29:17, :30:15, :31:15, :32:15, :33:16, :34:16, :35:15, :36:17, :37:15, :38:15, :39:17, :40:15, :41:15, :42:15, :43:17, :44:15, :45:15, :46:15, :47:15, :48:16, :49:16, :50:15, :51:17, :52:15, :53:15, :54:17, :55:15, :56:15, :57:15, :58:17, :59:15, :60:15, :61:15, :62:15, :63:17, :64:15, :65:15, :66:15, :67:15, :68:14, :70:10, :71:10, :72:10, :73:10, :74:10, :75:10, :76:10, :77:10, :78:10, :79:11, :80:11, :81:11, :82:11, :83:11, :84:11, :85:11, :86:11, :87:11, :88:11, :89:11, :90:11, :91:11, :92:11, :93:11, :94:11, :95:11, :98:11, :99:11, :100:11, :101:11, :102:11, :103:11, :104:11, :105:11, :106:11, :107:11, :108:11, :109:11, :110:11, :111:11, :112:11, :113:11, :114:11, :117:11, :118:11, :119:11, :120:11, :121:11, :122:11, :123:11, :124:11, :125:11, :126:11, :127:11, :130:11, :131:11, :132:11, :133:11, :134:11, :135:11, :138:11, :139:11, :140:11, :143:11, :149:11, :150:11, :151:11, :152:11, :153:11, :154:11, :155:11, :156:11, :157:11, :158:11, :159:11, :160:11, :161:11, :162:11, :163:11, :164:11, :165:11, :166:11, :167:11, :168:11, :169:12, :170:12, :171:12, :172:12, :173:12, :174:12, :175:12, :176:12, :177:12, :178:12, :179:12, :180:12, :181:12, :182:12, :183:12, :184:12, :185:12, :186:12, :187:12, :188:12, :189:12, :190:12, :191:12, :192:12, :193:12, :194:12, :195:12, :196:12, :197:12, :198:12, :199:12, :200:12, :201:12, :202:12, :203:12, :204:12, :205:12, :206:12, :207:12, :208:12, :209:12, :210:12, :211:12, :212:12, :213:12, :214:12, :215:12, :216:12, :217:12, :218:12, :219:12, :220:12, :221:12, :222:12, :223:12, :224:12, :225:12, :226:12, :227:12, :228:12, :229:12, :230:12, :231:12, :232:12, :233:12, :234:12, :235:12, :236:12, :237:12, :238:12, :239:12, :240:12, :241:12, :242:12, :243:12, :244:12, :245:12, :246:12, :247:12, :248:12, :249:12, :250:12, :251:12, :252:12, :253:12, :254:12, :255:12, :256:12, :257:12, :258:12, :259:12, :260:12, :261:12, :262:12, :263:12, :264:12, :265:12, :266:12, :267:12, :268:12, :269:12, :270:12, :271:12, :272:12, :273:12, :274:12, :275:12, :276:12, :281:12, :282:12, :285:5
  assign syndrome_o = _GEN;	// /tmp/tmp.VJRxYKKL3v/12788_OpenABC_leaf_level_verilog_tsmc65lp_ibex_prim_secded_72_64_dec.cleaned.mlir:282:12, :285:5
  assign err_o = {~(^_GEN) & (|_GEN), ^_GEN};	// /tmp/tmp.VJRxYKKL3v/12788_OpenABC_leaf_level_verilog_tsmc65lp_ibex_prim_secded_72_64_dec.cleaned.mlir:277:12, :278:12, :279:12, :280:12, :282:12, :284:12, :285:5
endmodule

