{
  "author" : "Premysl Houdek",
  "pdf" : "TMS570LS31x/21x 16/32-Bit RISC Flash Microcontroller Technical Reference Manual",
  "name" : "tms570",
  "peripherals" :
  [
    {
      "name" : "RTI",
      "full name" : "Real-Time Interrupt",
      "offset" : ["0xFFFFFC00"],
      "registers" :
      [
{
          "name" : "GCTRL",
          "info" : "RTI Global Control Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "0",
          "fields" : [
             {
               "bit_number" : "19-16",
               "bit_Field_Name" : "NTUSEL",
               "info" : "Select NTU signal. These bits determine which NTU input signal is used as external timebase",
               "values" : [
                 {"value" : "0h", "desc" : "NTU0"},
                 {"value" : "5h", "desc" : "NTU1"},
                 {"value" : "Ah", "desc" : "NTU2"},
                 {"value" : "Fh", "desc" : "NTU3"},
                 {"value" : "All other values", "desc" : "Tied to 0"}
                ]
             },
             {
               "bit_number" : "15",
               "bit_Field_Name" : "COS",
               "info" : "Continue on suspend. This bit determines if both counters are stopped when the device goes into",
               "values" : [
                 {"value" : "0", "desc" : "Counters are stopped while in halting debug mode."},
                 {"value" : "1", "desc" : "Counters are running while in halting debug mode."}
                ]
             },
             {
               "bit_number" : "1",
               "bit_Field_Name" : "CNT1EN",
               "info" : "Counter 1 enable. This bit starts and stops counter block 1 (RTIUC1 and RTIFRC1).",
               "values" : [
                 {"value" : "0", "desc" : "Counter block 1 is stopped."},
                 {"value" : "1", "desc" : "Counter block 1 is running."}
                ]
             },
             {
               "bit_number" : "0",
               "bit_Field_Name" : "CNT0EN",
               "info" : "Counter 0 enable. This bit starts and stops counter block 0 (RTIUC0 and RTIFRC0).",
               "values" : [
                 {"value" : "0", "desc" : "Counter block 0 is stopped."},
                 {"value" : "1", "desc" : "Counter block 0 is running."}
                ]
             }
          ]
        },{
          "name" : "TBCTRL",
          "info" : "RTI Timebase Control Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "04",
          "fields" : [
             {
               "bit_number" : "1",
               "bit_Field_Name" : "INC",
               "info" : "Increment free running counter 0. This bit determines whether the free running counter 0 (RTIFRC0) is",
               "values" : [
                 {"value" : "0", "desc" : "RTIFRC0 will not be incremented on a failing external clock."},
                 {"value" : "1", "desc" : "RTIFRC0 will be incremented on a failing external clock."}
                ]
             },
             {
               "bit_number" : "0",
               "bit_Field_Name" : "TBEXT",
               "info" : "Timebase external. This bit selects whether the free running counter 0 (RTIFRC0) is clocked by the",
               "values" : [
                 {"value" : "0", "desc" : "RTIUC0 clocks RTIFRC0."},
                 {"value" : "1", "desc" : "NTU clocks RTIFRC0."}
                ]
             }
          ]
        },
{
          "name" : "CAPCTRL",
          "info" : "RTI Capture Control Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "08",
          "fields" : [
             {
               "bit_number" : "1",
               "bit_Field_Name" : "CAPCNTR1",
               "info" : "Capture counter 1. This bit determines which external interrupt source triggers a capture event of",
               "values" : [
                 {"value" : "0", "desc" : "Capture of RTIUC1/ RTIFRC1 is triggered by capture event source 0."},
                 {"value" : "1", "desc" : "Capture of RTIUC1/ RTIFRC1 is triggered by capture event source 1."}
                ]
             },
             {
               "bit_number" : "0",
               "bit_Field_Name" : "CAPCNTR0",
               "info" : "Capture counter 0. This bit determines which external interrupt source triggers a capture event of",
               "values" : [
                 {"value" : "0", "desc" : "Capture of RTIUC0/ RTIFRC0 is triggered by capture event source 0."},
                 {"value" : "1", "desc" : "Capture of RTIUC0/ RTIFRC0 is triggered by capture event source 1."}
                ]
             }
          ]
        },
{
          "name" : "COMPCTRL",
          "info" : "RTI Compare Control Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "0C",
          "fields" : [
             {
               "bit_number" : "12",
               "bit_Field_Name" : "COMPSEL3",
               "info" : "Compare select 3. This bit determines the counter with which the compare value held in compare",
               "values" : [
                 {"value" : "0", "desc" : "Value will be compared with RTIFRC0."},
                 {"value" : "1", "desc" : "Value will be compared with RTIFRC1."}
                ]
             },
             {
               "bit_number" : "8",
               "bit_Field_Name" : "COMPSEL2",
               "info" : "Compare select 2. This bit determines the counter with which the compare value held in compare",
               "values" : [
                 {"value" : "0", "desc" : "Value will be compared with RTIFRC0."},
                 {"value" : "1", "desc" : "Value will be compared with RTIFRC1."}
                ]
             },
             {
               "bit_number" : "4",
               "bit_Field_Name" : "COMPSEL1",
               "info" : "Compare select 1. This bit determines the counter with which the compare value held in compare",
               "values" : [
                 {"value" : "0", "desc" : "Value will be compared with RTIFRC0."},
                 {"value" : "1", "desc" : "Value will be compared with RTIFRC1."}
                ]
             },
             {
               "bit_number" : "0",
               "bit_Field_Name" : "COMPSEL0",
               "info" : "Compare select 0. This bit determines the counter with which the compare value held in compare",
               "values" : [
                 {"value" : "0", "desc" : "Value will be compared with RTIFRC0."},
                 {"value" : "1", "desc" : "Value will be compared with RTIFRC1."}
                ]
             }
          ]
        },
{
          "name" : "TBLCOMP",
          "info" : "RTI Timebase Low Compare Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "70",
          "fields" : [
             {
               "bit_number" : "31-0",
               "bit_Field_Name" : "TBLCOMP",
               "info" : "Timebase low compare value. This value determines when the edge detection circuit starts"
             }
          ]
        },
{
          "name" : "TBHCOMP",
          "info" : "RTI Timebase High Compare Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "74",
          "fields" : [
             {
               "bit_number" : "31-0",
               "bit_Field_Name" : "TBHCOMP",
               "info" : "Timebase high compare value. This value determines when the edge detection circuit will stop"
             }
          ]
        },
{
          "name" : "SETINTENA",
          "info" : "RTI Set Interrupt Enable Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "80",
          "fields" : [
             {
               "bit_number" : "18",
               "bit_Field_Name" : "SETOVL1INT",
               "info" : "Set free running counter 1 overflow interrupt."
             },
             {
               "bit_number" : "17",
               "bit_Field_Name" : "SETOVL0INT",
               "info" : "Set free running counter 0 overflow interrupt."
             },
             {
               "bit_number" : "16",
               "bit_Field_Name" : "SETTBINT",
               "info" : "Set timebase interrupt."
             },
             {
               "bit_number" : "11",
               "bit_Field_Name" : "SETDMA3",
               "info" : "Set compare DMA request 3."
             },
             {
               "bit_number" : "10",
               "bit_Field_Name" : "SETDMA2",
               "info" : "Set compare DMA request 2."
             },
             {
               "bit_number" : "9",
               "bit_Field_Name" : "SETDMA1",
               "info" : "Set compare DMA request 1."
             },
             {
               "bit_number" : "8",
               "bit_Field_Name" : "SETDMA0",
               "info" : "Set compare DMA request 0."
             },
             {
               "bit_number" : "3",
               "bit_Field_Name" : "SETINT3",
               "info" : "Set compare interrupt 3."
             },
             {
               "bit_number" : "2",
               "bit_Field_Name" : "SETINT2",
               "info" : "Set compare interrupt 2."
             },
             {
               "bit_number" : "1",
               "bit_Field_Name" : "SETINT1",
               "info" : "Set compare interrupt 1."
             },
             {
               "bit_number" : "0",
               "bit_Field_Name" : "SETINT0",
               "info" : "Set compare interrupt 0."
             }
          ]
        },
{
          "name" : "CLEARINTENA",
          "info" : "RTI Clear Interrupt Enable Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "84",
          "fields" : [
             {
               "bit_number" : "18",
               "bit_Field_Name" : "CLEAROVL1INT",
               "info" : "Clear free running counter 1 overflow interrupt."
             },
             {
               "bit_number" : "17",
               "bit_Field_Name" : "CLEAROVL0INT",
               "info" : "Clear free running counter 0 overflow interrupt."
             },
             {
               "bit_number" : "16",
               "bit_Field_Name" : "CLEARTBINT",
               "info" : "Clear timebase interrupt."
             },
             {
               "bit_number" : "11",
               "bit_Field_Name" : "CLEARDMA3",
               "info" : "Clear compare DMA request 3."
             },
             {
               "bit_number" : "10",
               "bit_Field_Name" : "CLEARDMA2",
               "info" : "Clear compare DMA request 2."
             },
             {
               "bit_number" : "9",
               "bit_Field_Name" : "CLEARDMA1",
               "info" : "Clear compare DMA request 1."
             },
             {
               "bit_number" : "8",
               "bit_Field_Name" : "CLEARDMA0",
               "info" : "Clear compare DMA request 0."
             },
             {
               "bit_number" : "3",
               "bit_Field_Name" : "CLEARINT3",
               "info" : "Clear compare interrupt 3."
             },
             {
               "bit_number" : "2",
               "bit_Field_Name" : "CLEARINT2",
               "info" : "Clear compare interrupt 2."
             },
             {
               "bit_number" : "1",
               "bit_Field_Name" : "CLEARINT1",
               "info" : "Clear compare interrupt 1."
             },
             {
               "bit_number" : "0",
               "bit_Field_Name" : "CLEARINT0",
               "info" : "Clear compare interrupt 0."
             }
          ]
        },
{
          "name" : "INTFLAG",
          "info" : "RTI Interrupt Flag Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "88",
          "fields" : [
             {
               "bit_number" : "18",
               "bit_Field_Name" : "OVL1INT",
               "info" : "Free running counter 1 overflow interrupt flag. This bit determines if an interrupt is pending."
             },
             {
               "bit_number" : "17",
               "bit_Field_Name" : "OVL0INT",
               "info" : "Free running counter 0 overflow interrupt flag. This bit determines if an interrupt is pending."
             },
             {
               "bit_number" : "16",
               "bit_Field_Name" : "TBINT",
               "info" : "Timebase interrupt flag. This flag is set when the TBEXT bit is cleared by detection of a missing"
             },
             {
               "bit_number" : "3",
               "bit_Field_Name" : "INT3",
               "info" : "Interrupt flag 3. These bits determine if an interrupt due to a Compare 3 match is pending."
             },
             {
               "bit_number" : "2",
               "bit_Field_Name" : "INT2",
               "info" : "Interrupt flag 2. These bits determine if an interrupt due to a Compare 2 match is pending."
             },
             {
               "bit_number" : "1",
               "bit_Field_Name" : "INT1",
               "info" : "Interrupt flag 1. These bits determine if an interrupt due to a Compare 1 match is pending."
             },
             {
               "bit_number" : "0",
               "bit_Field_Name" : "INT0",
               "info" : "Interrupt flag 0. These bits determine if an interrupt due to a Compare 0 match is pending."
             }
          ]
        },
{
          "name" : "DWDCTRL",
          "info" : "Digital Watchdog Control Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "90",
          "fields" : [
             {
               "bit_number" : "31-0",
               "bit_Field_Name" : "DWDCTRL",
               "info" : "DWDCTRL Digital Watchdog Control."
             }
          ]
        },
{
          "name" : "DWDPRLD",
          "info" : "Digital Watchdog Preload Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "94",
          "fields" : [
             {
               "bit_number" : "15-0",
               "bit_Field_Name" : "DWDPRLD",
               "info" : "Digital Watchdog Preload Value."
             }
          ]
        },
{
          "name" : "WDSTATUS",
          "info" : "Watchdog Status Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "98",
          "fields" : [
             {
               "bit_number" : "5",
               "bit_Field_Name" : "DWWD ST",
               "info" : "Windowed Watchdog Status"
             },
             {
               "bit_number" : "4",
               "bit_Field_Name" : "END TIME VIOL",
               "info" : "Windowed Watchdog End Time Violation Status."
             },
             {
               "bit_number" : "3",
               "bit_Field_Name" : "START TIME VIOL",
               "info" : "Windowed Watchdog Start Time Violation Status."
             },
             {
               "bit_number" : "2",
               "bit_Field_Name" : "KEY ST",
               "info" : "Watchdog key status. This bit indicates a reset or NMI generated by a wrong key or key"
             },
             {
               "bit_number" : "1",
               "bit_Field_Name" : "DWD ST",
               "info" : "DWD status."
             }
          ]
        },
{
          "name" : "WDKEY",
          "info" : "RTI Watchdog Key Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "9C",
          "fields" : [
             {
               "bit_number" : "15-0",
               "bit_Field_Name" : "WDKEY",
               "info" : "Watchdog key. These bits provide the key sequence location."
             }
          ]
        },
{
          "name" : "DWDCNTR",
          "info" : "RTI Digital Watchdog Down Counter Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "A0",
          "fields" : [
             {
               "bit_number" : "24-0",
               "bit_Field_Name" : "DWDCNTR",
               "info" : "DWD down counter."
             }
          ]
        },
{
          "name" : "WWDRXNCTRL",
          "info" : "Digital Windowed Watchdog Reaction Control Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "A4",
          "fields" : [
             {
               "bit_number" : "3-0",
               "bit_Field_Name" : "WWDRXN",
               "info" : "The DWWD reaction"
             }
          ]
        },
{
          "name" : "WWDSIZECTRL",
          "info" : "Digital Windowed Watchdog Window Size Control Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "A8",
          "fields" : [
             {
               "bit_number" : "31-0",
               "bit_Field_Name" : "WWDSIZE",
               "info" : "The DWWD window size"
             }
          ]
        },
{
          "name" : "INTCLRENABLE",
          "info" : "RTI Compare Interrupt Clear Enable Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "AC",
          "fields" : [
             {
               "bit_number" : "27-24",
               "bit_Field_Name" : "INTCLRENABLE3",
               "info" : "Enables the auto-clear functionality on the compare 3 interrupt."
             },
             {
               "bit_number" : "19-16",
               "bit_Field_Name" : "INTCLRENABLE2",
               "info" : "Enables the auto-clear functionality on the compare 2 interrupt."
             },
             {
               "bit_number" : "11-8",
               "bit_Field_Name" : "INTCLRENABLE1",
               "info" : "Enables the auto-clear functionality on the compare 1 interrupt."
             },
             {
               "bit_number" : "3-0",
               "bit_Field_Name" : "INTCLRENABLE0",
               "info" : "Enables the auto-clear functionality on the compare 0 interrupt."
             }
          ]
        },
{
          "name" : "COMP0CLR",
          "info" : "RTI Compare 0 Clear Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "B0",
          "fields" : [
             {
               "bit_number" : "31-0",
               "bit_Field_Name" : "CMP0CLR",
               "info" : "Compare 0 clear. This registers holds a compare value, which is compared with the counter"
             }
          ]
        },
{
          "name" : "COMP1CLR",
          "info" : "RTI Compare 1 Clear Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "B4",
          "fields" : [
             {
               "bit_number" : "31-0",
               "bit_Field_Name" : "CMP0CLR",
               "info" : "Compare 1 clear. This registers holds a compare value, which is compared with the counter"
             }
          ]
        },
{
          "name" : "COMP2CLR",
          "info" : "RTI Compare 2 Clear Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "B8",
          "fields" : [
             {
               "bit_number" : "31-0",
               "bit_Field_Name" : "CMP2CLR",
               "info" : "Compare 2 clear. This registers holds a compare value, which is compared with the counter"
             }
          ]
        },
{
          "name" : "COMP3CLR",
          "info" : "RTI Compare 3 Clear Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "BC",
          "fields" : [
             {
               "bit_number" : "31-0",
               "bit_Field_Name" : "CMP3CLR",
               "info" : "Compare 3 clear. This registers holds a compare value, which is compared with the counter"
             }
          ]
        },
        {
          "name" : "CNT",
          "info" : "Counters",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "10",
          "array" : "2",
          "type" : "tms570_rti_counter_t"         
        },
        {
          "name" : "CMP",
          "info" : "Compares",
          "lenght" : "8",
          "adress" : "0",
          "offset" : "50",
          "array" : "4",
          "type" : "rti_compare",
          "type" : "tms570_rti_counter_t"          
        }
      ]    
    },
{
      "name" : "rti_counter",
      "full name" : "rti_counter struct",
      "offset" : ["NONE"],
      "registers" :
      [{
          "name" : "FRCx",
          "info" : "RTI Free Running Counter x Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "0",
          "fields" : [
             {
               "bit_number" : "31-0",
               "bit_Field_Name" : "FRC0",
               "info" : "FRC0"
             }
          ]
        },
{
          "name" : "UCx",
          "info" : "RTI Up Counter x Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "4",
          "fields" : [
             {
               "bit_number" : "31-0",
               "bit_Field_Name" : "UC0",
               "info" : "Up counter 0. This register holds the current value of the up counter 0 and prescales the RTI"
             }
          ]
        },
{
          "name" : "CPUCx",
          "info" : "RTI Compare Up Counter x Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "8",
          "fields" : [
             {
               "bit_number" : "31-0",
               "bit_Field_Name" : "CPUC0",
               "info" : "Compare up counter 0. This register holds the value that is compared with the up counter 0."
             }
          ]
        },
{
          "name" : "CAFRCx",
          "info" : "RTI Capture Free Running Counter x Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "10",
          "fields" : [
             {
               "bit_number" : "31-0",
               "bit_Field_Name" : "CAFRC0",
               "info" : "Capture free running counter 0. This register captures the current value of the free running"
             }
          ]
        },
{
          "name" : "CAUCx",
          "info" : "RTI Capture Up Counter x Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "14",
          "fields" : [
             {
               "bit_number" : "31-0",
               "bit_Field_Name" : "CAUC0",
               "info" : "Capture up counter 0. This register captures the current value of the up counter 0 (RTIUC0)"
             }
          ]
        },
        {
          "name" : "rsvd",
          "info" : "Reserved",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "18",
          "array" : "2",
          "fields" : [
             {
               "bit_number" : "31-0",
               "bit_Field_Name" : "CAUC0",
               "info" : "Capture up counter 0. This register captures the current value of the up counter 0 (RTIUC0)"
             }
          ]
        }		
		]
	},
    {
      "name" : "rti_compare",
      "full name" : "Compare selection struct",
      "offset" : ["NONE"],
      "registers" :
      [
      {
          "name" : "COMPx",
          "info" : "RTI Compare x Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "0",
          "fields" : [
             {
               "bit_number" : "31-0",
               "bit_Field_Name" : "COMPx",
               "info" : "Compare x. This register holds a value that is compared with the counter selected in the"
             }
          ]
        },
{
          "name" : "UDCPx",
          "info" : "RTI Update Compare x Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "4",
          "fields" : [
             {
               "bit_number" : "31-0",
               "bit_Field_Name" : "UDCPx",
               "info" : "Update compare x. This register holds a value that is added to the value in the RTICOMP3"
             }
          ]
        }
        
      ]
	}
  ] 
}
