<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CIRCT: circt::ExportVerilog::SharedEmitterState Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CIRCT
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacecirct.html">circt</a></li><li class="navelem"><a class="el" href="namespacecirct_1_1ExportVerilog.html">ExportVerilog</a></li><li class="navelem"><a class="el" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html">SharedEmitterState</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">circt::ExportVerilog::SharedEmitterState Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This class tracks the top-level state for the emitters, which is built and then shared across all per-file emissions that happen in parallel.  
 <a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="ExportVerilogInternals_8h_source.html">ExportVerilogInternals.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for circt::ExportVerilog::SharedEmitterState:</div>
<div class="dyncontent">
<div class="center"><img src="structcirct_1_1ExportVerilog_1_1SharedEmitterState__coll__graph.png" border="0" usemap="#acirct_1_1ExportVerilog_1_1SharedEmitterState_coll__map" alt="Collaboration graph"/></div>
<map name="acirct_1_1ExportVerilog_1_1SharedEmitterState_coll__map" id="acirct_1_1ExportVerilog_1_1SharedEmitterState_coll__map">
<area shape="rect" title="This class tracks the top&#45;level state for the emitters, which is built and then shared across all per..." alt="" coords="1233,341,1391,382"/>
<area shape="rect" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html" title="This class keeps track of global names at the module/interface level." alt="" coords="848,63,993,105"/>
<area shape="rect" title=" " alt="" coords="331,5,553,32"/>
<area shape="rect" title=" " alt="" coords="10,39,101,65"/>
<area shape="rect" title=" " alt="" coords="353,56,531,112"/>
<area shape="rect" title=" " alt="" coords="599,129,777,170"/>
<area shape="rect" title=" " alt="" coords="5,309,105,336"/>
<area shape="rect" title=" " alt="" coords="331,763,553,805"/>
<area shape="rect" title=" " alt="" coords="877,197,965,224"/>
<area shape="rect" title=" " alt="" coords="830,249,1011,290"/>
<area shape="rect" href="classcirct_1_1hw_1_1HWSymbolCache.html" title="This stores lookup tables to make manipulating and working with the IR more efficient." alt="" coords="823,315,1019,341"/>
<area shape="rect" href="classcirct_1_1SymbolCacheBase.html" title="Base symbol cache class to allow for cache lookup through a pointer to some abstract cache." alt="" coords="353,187,531,213"/>
<area shape="rect" title=" " alt="" coords="417,473,467,500"/>
<area shape="rect" href="structcirct_1_1LoweringOptions.html" title="Options which control the emission from CIRCT to Verilog." alt="" coords="837,463,1004,489"/>
<area shape="rect" href="structcirct_1_1ExportVerilog_1_1FileInfo.html" title="Information to control the emission of a list of operations into a file." alt="" coords="848,565,993,606"/>
<area shape="rect" title=" " alt="" coords="341,237,543,293"/>
<area shape="rect" title=" " alt="" coords="835,365,1007,421"/>
<area shape="rect" title=" " alt="" coords="401,661,483,688"/>
<area shape="rect" title=" " alt="" coords="375,712,509,739"/>
<area shape="rect" title=" " alt="" coords="858,513,983,540"/>
<area shape="rect" title=" " alt="" coords="832,730,1009,771"/>
<area shape="rect" title=" " alt="" coords="393,829,491,856"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a3083b7cf60032a40bf6b46c446ab6e6f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a3083b7cf60032a40bf6b46c446ab6e6f">EmissionList</a> = std::vector&lt; <a class="el" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html">StringOrOpToEmit</a> &gt;</td></tr>
<tr class="separator:a3083b7cf60032a40bf6b46c446ab6e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a2bf7caf7fa06fe83554f7a343c8775c2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a2bf7caf7fa06fe83554f7a343c8775c2">SharedEmitterState</a> (ModuleOp <a class="el" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a6382ad5c6df0be4011da8c199366ea8c">designOp</a>, const <a class="el" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;<a class="el" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a843dcde0e700937dbbab80b525e5aaa6">options</a>, <a class="el" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html">GlobalNameTable</a> <a class="el" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#ae273755f4445d6fc566ee89a195d6b2d">globalNames</a>)</td></tr>
<tr class="separator:a2bf7caf7fa06fe83554f7a343c8775c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdde665a89b0b36e648b0e94c3ba5a87"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#acdde665a89b0b36e648b0e94c3ba5a87">gatherFiles</a> (bool separateModules)</td></tr>
<tr class="memdesc:acdde665a89b0b36e648b0e94c3ba5a87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Organize the operations in the root MLIR module into output files to be generated.  <a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#acdde665a89b0b36e648b0e94c3ba5a87">More...</a><br /></td></tr>
<tr class="separator:acdde665a89b0b36e648b0e94c3ba5a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f2996d719c0cd883110b48474dc7161"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a4f2996d719c0cd883110b48474dc7161">collectOpsForFile</a> (const <a class="el" href="structcirct_1_1ExportVerilog_1_1FileInfo.html">FileInfo</a> &amp;fileInfo, <a class="el" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a3083b7cf60032a40bf6b46c446ab6e6f">EmissionList</a> &amp;thingsToEmit, bool emitHeader=false)</td></tr>
<tr class="memdesc:a4f2996d719c0cd883110b48474dc7161"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a <a class="el" href="structcirct_1_1ExportVerilog_1_1FileInfo.html" title="Information to control the emission of a list of operations into a file.">FileInfo</a>, collect all the replicated and designated operations that go into it and append them to "thingsToEmit".  <a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a4f2996d719c0cd883110b48474dc7161">More...</a><br /></td></tr>
<tr class="separator:a4f2996d719c0cd883110b48474dc7161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a795f676ae17d31003dbe1f13dc9d7e14"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a795f676ae17d31003dbe1f13dc9d7e14">emitOps</a> (<a class="el" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a3083b7cf60032a40bf6b46c446ab6e6f">EmissionList</a> &amp;thingsToEmit, raw_ostream &amp;os, bool parallelize)</td></tr>
<tr class="memdesc:a795f676ae17d31003dbe1f13dc9d7e14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Actually emit the collected list of operations and strings to the specified file.  <a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a795f676ae17d31003dbe1f13dc9d7e14">More...</a><br /></td></tr>
<tr class="separator:a795f676ae17d31003dbe1f13dc9d7e14"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a6382ad5c6df0be4011da8c199366ea8c"><td class="memItemLeft" align="right" valign="top">ModuleOp&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a6382ad5c6df0be4011da8c199366ea8c">designOp</a></td></tr>
<tr class="memdesc:a6382ad5c6df0be4011da8c199366ea8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MLIR module to emit.  <a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a6382ad5c6df0be4011da8c199366ea8c">More...</a><br /></td></tr>
<tr class="separator:a6382ad5c6df0be4011da8c199366ea8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71575a7810e167f1afe639d757a0e434"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structcirct_1_1ExportVerilog_1_1FileInfo.html">FileInfo</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a71575a7810e167f1afe639d757a0e434">rootFile</a></td></tr>
<tr class="memdesc:a71575a7810e167f1afe639d757a0e434"><td class="mdescLeft">&#160;</td><td class="mdescRight">The main file that collects all operations that are neither replicated per-file ops nor specifically assigned to a file.  <a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a71575a7810e167f1afe639d757a0e434">More...</a><br /></td></tr>
<tr class="separator:a71575a7810e167f1afe639d757a0e434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1172b2f74fafe2664b769b7b9d561f21"><td class="memItemLeft" align="right" valign="top">llvm::MapVector&lt; StringAttr, <a class="el" href="structcirct_1_1ExportVerilog_1_1FileInfo.html">FileInfo</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a1172b2f74fafe2664b769b7b9d561f21">files</a></td></tr>
<tr class="memdesc:a1172b2f74fafe2664b769b7b9d561f21"><td class="mdescLeft">&#160;</td><td class="mdescRight">The additional files to emit, with the output file name as the key into the map.  <a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a1172b2f74fafe2664b769b7b9d561f21">More...</a><br /></td></tr>
<tr class="separator:a1172b2f74fafe2664b769b7b9d561f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bc182e3da3dcffd8b0f51d225d2616d"><td class="memItemLeft" align="right" valign="top">llvm::StringMap&lt; SmallVector&lt; StringAttr &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a7bc182e3da3dcffd8b0f51d225d2616d">fileLists</a></td></tr>
<tr class="memdesc:a7bc182e3da3dcffd8b0f51d225d2616d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The various file lists and their contents to emit.  <a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a7bc182e3da3dcffd8b0f51d225d2616d">More...</a><br /></td></tr>
<tr class="separator:a7bc182e3da3dcffd8b0f51d225d2616d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade327f0759dc500d70c33bb9a3f54ff7"><td class="memItemLeft" align="right" valign="top">SmallVector&lt; Operation *, 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#ade327f0759dc500d70c33bb9a3f54ff7">replicatedOps</a></td></tr>
<tr class="memdesc:ade327f0759dc500d70c33bb9a3f54ff7"><td class="mdescLeft">&#160;</td><td class="mdescRight">A list of operations replicated in each output file (e.g., <code>sv.verbatim</code> or <code>sv.ifdef</code> without dedicated output file).  <a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#ade327f0759dc500d70c33bb9a3f54ff7">More...</a><br /></td></tr>
<tr class="separator:ade327f0759dc500d70c33bb9a3f54ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9555a0d11a84944e7a5709c6996a98d9"><td class="memItemLeft" align="right" valign="top">std::atomic&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a9555a0d11a84944e7a5709c6996a98d9">encounteredError</a> = {}</td></tr>
<tr class="memdesc:a9555a0d11a84944e7a5709c6996a98d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether any error has been encountered during emission.  <a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a9555a0d11a84944e7a5709c6996a98d9">More...</a><br /></td></tr>
<tr class="separator:a9555a0d11a84944e7a5709c6996a98d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4512445e9db50cc59d5c8e561db15f87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classcirct_1_1hw_1_1HWSymbolCache.html">hw::HWSymbolCache</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a4512445e9db50cc59d5c8e561db15f87">symbolCache</a></td></tr>
<tr class="memdesc:a4512445e9db50cc59d5c8e561db15f87"><td class="mdescLeft">&#160;</td><td class="mdescRight">A cache of symbol -&gt; defining ops built once and used by each of the verilog module emitters.  <a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a4512445e9db50cc59d5c8e561db15f87">More...</a><br /></td></tr>
<tr class="separator:a4512445e9db50cc59d5c8e561db15f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a843dcde0e700937dbbab80b525e5aaa6"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a843dcde0e700937dbbab80b525e5aaa6">options</a></td></tr>
<tr class="separator:a843dcde0e700937dbbab80b525e5aaa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8398ef5091982b238e3c76d1b2b9f1dd"><td class="memItemLeft" align="right" valign="top">SmallPtrSet&lt; Operation *, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a8398ef5091982b238e3c76d1b2b9f1dd">modulesContainingBinds</a></td></tr>
<tr class="memdesc:a8398ef5091982b238e3c76d1b2b9f1dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is a set is populated at "gather" time, containing the hw.module operations that have a sv.bind in them.  <a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a8398ef5091982b238e3c76d1b2b9f1dd">More...</a><br /></td></tr>
<tr class="separator:a8398ef5091982b238e3c76d1b2b9f1dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae273755f4445d6fc566ee89a195d6b2d"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html">GlobalNameTable</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#ae273755f4445d6fc566ee89a195d6b2d">globalNames</a></td></tr>
<tr class="memdesc:ae273755f4445d6fc566ee89a195d6b2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Information about renamed global symbols, parameters, etc.  <a href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#ae273755f4445d6fc566ee89a195d6b2d">More...</a><br /></td></tr>
<tr class="separator:ae273755f4445d6fc566ee89a195d6b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This class tracks the top-level state for the emitters, which is built and then shared across all per-file emissions that happen in parallel. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogInternals_8h_source.html#l00223">223</a> of file <a class="el" href="ExportVerilogInternals_8h_source.html">ExportVerilogInternals.h</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="a3083b7cf60032a40bf6b46c446ab6e6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3083b7cf60032a40bf6b46c446ab6e6f">&#9670;&nbsp;</a></span>EmissionList</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a3083b7cf60032a40bf6b46c446ab6e6f">circt::ExportVerilog::SharedEmitterState::EmissionList</a> =  std::vector&lt;<a class="el" href="classcirct_1_1ExportVerilog_1_1StringOrOpToEmit.html">StringOrOpToEmit</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ExportVerilogInternals_8h_source.html#l00265">265</a> of file <a class="el" href="ExportVerilogInternals_8h_source.html">ExportVerilogInternals.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a2bf7caf7fa06fe83554f7a343c8775c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bf7caf7fa06fe83554f7a343c8775c2">&#9670;&nbsp;</a></span>SharedEmitterState()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">circt::ExportVerilog::SharedEmitterState::SharedEmitterState </td>
          <td>(</td>
          <td class="paramtype">ModuleOp&#160;</td>
          <td class="paramname"><em>designOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;&#160;</td>
          <td class="paramname"><em>options</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html">GlobalNameTable</a>&#160;</td>
          <td class="paramname"><em>globalNames</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ExportVerilogInternals_8h_source.html#l00259">259</a> of file <a class="el" href="ExportVerilogInternals_8h_source.html">ExportVerilogInternals.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a4f2996d719c0cd883110b48474dc7161"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f2996d719c0cd883110b48474dc7161">&#9670;&nbsp;</a></span>collectOpsForFile()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SharedEmitterState::collectOpsForFile </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structcirct_1_1ExportVerilog_1_1FileInfo.html">FileInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>fileInfo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a3083b7cf60032a40bf6b46c446ab6e6f">EmissionList</a> &amp;&#160;</td>
          <td class="paramname"><em>thingsToEmit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>emitHeader</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Given a <a class="el" href="structcirct_1_1ExportVerilog_1_1FileInfo.html" title="Information to control the emission of a list of operations into a file.">FileInfo</a>, collect all the replicated and designated operations that go into it and append them to "thingsToEmit". </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l05747">5747</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00065">circtHeaderInclude</a>, <a class="el" href="ExportVerilogInternals_8h_source.html#l00159">circt::ExportVerilog::FileInfo::emitReplicatedOps</a>, <a class="el" href="namespacecirct.html#ade9504326c33dc9cce5e8e5b2f8ed061">circt::getCirctVersionComment()</a>, <a class="el" href="ExportVerilogInternals_8h_source.html#l00165">circt::ExportVerilog::FileInfo::isHeader</a>, <a class="el" href="ExportVerilogInternals_8h_source.html#l00169">circt::ExportVerilog::FileInfo::isVerilog</a>, <a class="el" href="LoweringOptions_8h_source.html#l00160">circt::LoweringOptions::omitVersionComment</a>, <a class="el" href="ExportVerilogInternals_8h_source.html#l00156">circt::ExportVerilog::FileInfo::ops</a>, <a class="el" href="ExportVerilogInternals_8h_source.html#l00250">options</a>, and <a class="el" href="ExportVerilogInternals_8h_source.html#l00240">replicatedOps</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l05993">createSplitOutputFile()</a>, and <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l05881">exportVerilogImpl()</a>.</p>

</div>
</div>
<a id="a795f676ae17d31003dbe1f13dc9d7e14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a795f676ae17d31003dbe1f13dc9d7e14">&#9670;&nbsp;</a></span>emitOps()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SharedEmitterState::emitOps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html#a3083b7cf60032a40bf6b46c446ab6e6f">EmissionList</a> &amp;&#160;</td>
          <td class="paramname"><em>thingsToEmit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">raw_ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>parallelize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Actually emit the collected list of operations and strings to the specified file. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l05814">5814</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="ExportVerilogInternals_8h_source.html#l00225">designOp</a>, <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l05788">emitOperation()</a>, <a class="el" href="ExportVerilogInternals_8h_source.html#l00243">encounteredError</a>, <a class="el" href="ExportVerilogInternals_8h_source.html#l00188">circt::ExportVerilog::StringOrOpToEmit::getOperation()</a>, <a class="el" href="ExportVerilogInternals_8h_source.html#l00257">globalNames</a>, <a class="el" href="ExportVerilogInternals_8h_source.html#l00254">modulesContainingBinds</a>, <a class="el" href="ExportVerilogInternals_8h_source.html#l00250">options</a>, <a class="el" href="ExportVerilogInternals_8h_source.html#l00200">circt::ExportVerilog::StringOrOpToEmit::setString()</a>, and <a class="el" href="ExportVerilogInternals_8h_source.html#l00247">symbolCache</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l05993">createSplitOutputFile()</a>, and <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l05881">exportVerilogImpl()</a>.</p>

</div>
</div>
<a id="acdde665a89b0b36e648b0e94c3ba5a87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdde665a89b0b36e648b0e94c3ba5a87">&#9670;&nbsp;</a></span>gatherFiles()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SharedEmitterState::gatherFiles </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>separateModules</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Organize the operations in the root MLIR module into output files to be generated. </p>
<p>If <code>separateModules</code> is true, a handful of top-level declarations will be split into separate output files even in the absence of an explicit output file attribute. </p>
<p>Collect all the inner names from the specified module and add them to the IRCache. Declarations (named things) only exist at the top level of the module. Also keep track of any modules that contain bind operations. These are non-hierarchical references which we need to be careful about during emission.</p>
<p>Collect any port marked as being referenced via symbol.</p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l05568">5568</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="HWSymCache_8h_source.html#l00043">circt::hw::HWSymbolCache::addDefinition()</a>, <a class="el" href="Path_8cpp_source.html#l00023">circt::appendPossiblyAbsolutePath()</a>, <a class="el" href="Utility_8h_source.html#l00028">lec::dbgs()</a>, <a class="el" href="ExportVerilogInternals_8h_source.html#l00225">designOp</a>, <a class="el" href="ExportVerilogInternals_8h_source.html#l00243">encounteredError</a>, <a class="el" href="ExportVerilogInternals_8h_source.html#l00236">fileLists</a>, <a class="el" href="ExportVerilogInternals_8h_source.html#l00233">files</a>, <a class="el" href="HWSymCache_8h_source.html#l00075">circt::hw::HWSymbolCache::freeze()</a>, <a class="el" href="CalyxOps_8cpp_source.html#l00042">circt::calyx::direction::get()</a>, <a class="el" href="HWAttributes_8h_source.html#l00024">circt::hw::InnerName::getInnerNameAttrName()</a>, <a class="el" href="HWOps_8h_source.html#l00096">circt::hw::getVerilogModuleName()</a>, <a class="el" href="ExportVerilogInternals_8h_source.html#l00254">modulesContainingBinds</a>, <a class="el" href="ExportVerilogInternals_8h_source.html#l00156">circt::ExportVerilog::FileInfo::ops</a>, <a class="el" href="ExportVerilogInternals_8h_source.html#l00240">replicatedOps</a>, <a class="el" href="ExportVerilogInternals_8h_source.html#l00229">rootFile</a>, and <a class="el" href="ExportVerilogInternals_8h_source.html#l00247">symbolCache</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l06012">exportSplitVerilogImpl()</a>, and <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l05881">exportVerilogImpl()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a6382ad5c6df0be4011da8c199366ea8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6382ad5c6df0be4011da8c199366ea8c">&#9670;&nbsp;</a></span>designOp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ModuleOp circt::ExportVerilog::SharedEmitterState::designOp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The MLIR module to emit. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogInternals_8h_source.html#l00225">225</a> of file <a class="el" href="ExportVerilogInternals_8h_source.html">ExportVerilogInternals.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l05967">createOutputFile()</a>, <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l05814">emitOps()</a>, and <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l05568">gatherFiles()</a>.</p>

</div>
</div>
<a id="a9555a0d11a84944e7a5709c6996a98d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9555a0d11a84944e7a5709c6996a98d9">&#9670;&nbsp;</a></span>encounteredError</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::atomic&lt;bool&gt; circt::ExportVerilog::SharedEmitterState::encounteredError = {}</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Whether any error has been encountered during emission. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogInternals_8h_source.html#l00243">243</a> of file <a class="el" href="ExportVerilogInternals_8h_source.html">ExportVerilogInternals.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l05967">createOutputFile()</a>, <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l05814">emitOps()</a>, <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l06012">exportSplitVerilogImpl()</a>, <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l05881">exportVerilogImpl()</a>, and <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l05568">gatherFiles()</a>.</p>

</div>
</div>
<a id="a7bc182e3da3dcffd8b0f51d225d2616d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bc182e3da3dcffd8b0f51d225d2616d">&#9670;&nbsp;</a></span>fileLists</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">llvm::StringMap&lt;SmallVector&lt;StringAttr&gt; &gt; circt::ExportVerilog::SharedEmitterState::fileLists</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The various file lists and their contents to emit. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogInternals_8h_source.html#l00236">236</a> of file <a class="el" href="ExportVerilogInternals_8h_source.html">ExportVerilogInternals.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l06012">exportSplitVerilogImpl()</a>, <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l05881">exportVerilogImpl()</a>, and <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l05568">gatherFiles()</a>.</p>

</div>
</div>
<a id="a1172b2f74fafe2664b769b7b9d561f21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1172b2f74fafe2664b769b7b9d561f21">&#9670;&nbsp;</a></span>files</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">llvm::MapVector&lt;StringAttr, <a class="el" href="structcirct_1_1ExportVerilog_1_1FileInfo.html">FileInfo</a>&gt; circt::ExportVerilog::SharedEmitterState::files</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The additional files to emit, with the output file name as the key into the map. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogInternals_8h_source.html#l00233">233</a> of file <a class="el" href="ExportVerilogInternals_8h_source.html">ExportVerilogInternals.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l06012">exportSplitVerilogImpl()</a>, <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l05881">exportVerilogImpl()</a>, and <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l05568">gatherFiles()</a>.</p>

</div>
</div>
<a id="ae273755f4445d6fc566ee89a195d6b2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae273755f4445d6fc566ee89a195d6b2d">&#9670;&nbsp;</a></span>globalNames</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structcirct_1_1ExportVerilog_1_1GlobalNameTable.html">GlobalNameTable</a> circt::ExportVerilog::SharedEmitterState::globalNames</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Information about renamed global symbols, parameters, etc. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogInternals_8h_source.html#l00257">257</a> of file <a class="el" href="ExportVerilogInternals_8h_source.html">ExportVerilogInternals.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l05814">emitOps()</a>.</p>

</div>
</div>
<a id="a8398ef5091982b238e3c76d1b2b9f1dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8398ef5091982b238e3c76d1b2b9f1dd">&#9670;&nbsp;</a></span>modulesContainingBinds</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SmallPtrSet&lt;Operation *, 8&gt; circt::ExportVerilog::SharedEmitterState::modulesContainingBinds</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This is a set is populated at "gather" time, containing the hw.module operations that have a sv.bind in them. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogInternals_8h_source.html#l00254">254</a> of file <a class="el" href="ExportVerilogInternals_8h_source.html">ExportVerilogInternals.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l05814">emitOps()</a>, and <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l05568">gatherFiles()</a>.</p>

</div>
</div>
<a id="a843dcde0e700937dbbab80b525e5aaa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a843dcde0e700937dbbab80b525e5aaa6">&#9670;&nbsp;</a></span>options</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a>&amp; circt::ExportVerilog::SharedEmitterState::options</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ExportVerilogInternals_8h_source.html#l00250">250</a> of file <a class="el" href="ExportVerilogInternals_8h_source.html">ExportVerilogInternals.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l05747">collectOpsForFile()</a>, <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l05993">createSplitOutputFile()</a>, <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l05814">emitOps()</a>, <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l06012">exportSplitVerilogImpl()</a>, and <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l05881">exportVerilogImpl()</a>.</p>

</div>
</div>
<a id="ade327f0759dc500d70c33bb9a3f54ff7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade327f0759dc500d70c33bb9a3f54ff7">&#9670;&nbsp;</a></span>replicatedOps</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SmallVector&lt;Operation *, 0&gt; circt::ExportVerilog::SharedEmitterState::replicatedOps</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A list of operations replicated in each output file (e.g., <code>sv.verbatim</code> or <code>sv.ifdef</code> without dedicated output file). </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogInternals_8h_source.html#l00240">240</a> of file <a class="el" href="ExportVerilogInternals_8h_source.html">ExportVerilogInternals.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l05747">collectOpsForFile()</a>, and <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l05568">gatherFiles()</a>.</p>

</div>
</div>
<a id="a71575a7810e167f1afe639d757a0e434"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71575a7810e167f1afe639d757a0e434">&#9670;&nbsp;</a></span>rootFile</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structcirct_1_1ExportVerilog_1_1FileInfo.html">FileInfo</a> circt::ExportVerilog::SharedEmitterState::rootFile</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The main file that collects all operations that are neither replicated per-file ops nor specifically assigned to a file. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogInternals_8h_source.html#l00229">229</a> of file <a class="el" href="ExportVerilogInternals_8h_source.html">ExportVerilogInternals.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l05881">exportVerilogImpl()</a>, and <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l05568">gatherFiles()</a>.</p>

</div>
</div>
<a id="a4512445e9db50cc59d5c8e561db15f87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4512445e9db50cc59d5c8e561db15f87">&#9670;&nbsp;</a></span>symbolCache</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classcirct_1_1hw_1_1HWSymbolCache.html">hw::HWSymbolCache</a> circt::ExportVerilog::SharedEmitterState::symbolCache</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A cache of symbol -&gt; defining ops built once and used by each of the verilog module emitters. </p>
<p>This is built at "gatherFiles" time. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogInternals_8h_source.html#l00247">247</a> of file <a class="el" href="ExportVerilogInternals_8h_source.html">ExportVerilogInternals.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l05814">emitOps()</a>, and <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l05568">gatherFiles()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>/home/runner/work/circt-www/circt-www/circt_src/lib/Conversion/ExportVerilog/<a class="el" href="ExportVerilogInternals_8h_source.html">ExportVerilogInternals.h</a></li>
<li>/home/runner/work/circt-www/circt-www/circt_src/lib/Conversion/ExportVerilog/<a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue May 30 2023 00:29:43 for CIRCT by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
