#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun May 30 15:58:40 2021
# Process ID: 14920
# Current directory: C:/Users/rober/Desktop/Crono_xadc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7620 C:\Users\rober\Desktop\Crono_xadc\Crono_xadc.xpr
# Log file: C:/Users/rober/Desktop/Crono_xadc/vivado.log
# Journal file: C:/Users/rober/Desktop/Crono_xadc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/rober/Desktop/Crono_xadc/Crono_xadc.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 1032.551 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_project C:/Users/rober/Desktop/crono/crono.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun May 30 16:10:15 2021] Launched synth_1...
Run output will be captured here: C:/Users/rober/Desktop/crono/crono.runs/synth_1/runme.log
[Sun May 30 16:10:15 2021] Launched impl_1...
Run output will be captured here: C:/Users/rober/Desktop/crono/crono.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-02:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1068.910 ; gain = 1.789
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6E714A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2375.359 ; gain = 1306.449
set_property PROGRAM.FILE {C:/Users/rober/Desktop/crono/crono.runs/impl_1/top_crono.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/rober/Desktop/crono/crono.runs/impl_1/top_crono.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun May 30 16:15:46 2021] Launched synth_1...
Run output will be captured here: C:/Users/rober/Desktop/crono/crono.runs/synth_1/runme.log
[Sun May 30 16:15:46 2021] Launched impl_1...
Run output will be captured here: C:/Users/rober/Desktop/crono/crono.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 6
[Sun May 30 16:21:57 2021] Launched synth_1...
Run output will be captured here: C:/Users/rober/Desktop/crono/crono.runs/synth_1/runme.log
[Sun May 30 16:21:57 2021] Launched impl_1...
Run output will be captured here: C:/Users/rober/Desktop/crono/crono.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun May 30 16:24:04 2021] Launched impl_1...
Run output will be captured here: C:/Users/rober/Desktop/crono/crono.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-02:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3308.672 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6E714A
set_property PROGRAM.FILE {C:/Users/rober/Desktop/crono/crono.runs/impl_1/top_crono.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/rober/Desktop/crono/crono.runs/impl_1/top_crono.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_project {D:/Universidad/Master Ingeniería/2. Segundo curso/Primer cuatrimestre/FPGA/Primer bloque/ug480/ug480.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Universidad/Master Ingeniería/2. Segundo curso/Primer cuatrimestre/FPGA/Primer bloque/ug480'
INFO: [Project 1-313] Project file moved from 'C:/Users/rober/ug480' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
current_project crono
close_hw_manager
current_project ug480
reset_run synth_1
launch_runs impl_1 -jobs 6
[Sun May 30 16:34:04 2021] Launched synth_1...
Run output will be captured here: D:/Universidad/Master Ingeniería/2. Segundo curso/Primer cuatrimestre/FPGA/Primer bloque/ug480/ug480.runs/synth_1/runme.log
[Sun May 30 16:34:04 2021] Launched impl_1...
Run output will be captured here: D:/Universidad/Master Ingeniería/2. Segundo curso/Primer cuatrimestre/FPGA/Primer bloque/ug480/ug480.runs/impl_1/runme.log
current_project Crono_xadc
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sun May 30 16:35:02 2021] Launched synth_1...
Run output will be captured here: C:/Users/rober/Desktop/Crono_xadc/Crono_xadc.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project ug480
current_project Crono_xadc
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 6
[Sun May 30 18:11:14 2021] Launched synth_1...
Run output will be captured here: C:/Users/rober/Desktop/Crono_xadc/Crono_xadc.runs/synth_1/runme.log
[Sun May 30 18:11:14 2021] Launched impl_1...
Run output will be captured here: C:/Users/rober/Desktop/Crono_xadc/Crono_xadc.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 6
[Sun May 30 18:12:50 2021] Launched synth_1...
Run output will be captured here: C:/Users/rober/Desktop/Crono_xadc/Crono_xadc.runs/synth_1/runme.log
[Sun May 30 18:12:50 2021] Launched impl_1...
Run output will be captured here: C:/Users/rober/Desktop/Crono_xadc/Crono_xadc.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 6
[Sun May 30 18:16:06 2021] Launched synth_1...
Run output will be captured here: C:/Users/rober/Desktop/Crono_xadc/Crono_xadc.runs/synth_1/runme.log
[Sun May 30 18:16:06 2021] Launched impl_1...
Run output will be captured here: C:/Users/rober/Desktop/Crono_xadc/Crono_xadc.runs/impl_1/runme.log
current_project crono
current_project Crono_xadc
reset_run synth_1
launch_runs impl_1 -jobs 6
[Sun May 30 18:23:18 2021] Launched synth_1...
Run output will be captured here: C:/Users/rober/Desktop/Crono_xadc/Crono_xadc.runs/synth_1/runme.log
[Sun May 30 18:23:18 2021] Launched impl_1...
Run output will be captured here: C:/Users/rober/Desktop/Crono_xadc/Crono_xadc.runs/impl_1/runme.log
current_project crono
close_project
current_project Crono_xadc
reset_run synth_1
launch_runs impl_1 -jobs 6
[Sun May 30 18:26:03 2021] Launched synth_1...
Run output will be captured here: C:/Users/rober/Desktop/Crono_xadc/Crono_xadc.runs/synth_1/runme.log
[Sun May 30 18:26:03 2021] Launched impl_1...
Run output will be captured here: C:/Users/rober/Desktop/Crono_xadc/Crono_xadc.runs/impl_1/runme.log
current_project ug480
current_project Crono_xadc
current_project ug480
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 30 18:36:35 2021...
