{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1714160938413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1714160938413 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 14:48:58 2024 " "Processing started: Fri Apr 26 14:48:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1714160938413 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1714160938413 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LIB_LCD_INTESC_REVC -c LIB_LCD_INTESC_REVC " "Command: quartus_map --read_settings_files=on --write_settings_files=off LIB_LCD_INTESC_REVC -c LIB_LCD_INTESC_REVC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1714160938413 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1714160938618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/parcial2-grupal/carpetaprincipallcd/procesador_lcd_revc/procesador_lcd_revc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/documents/vhdl/parcial2-grupal/carpetaprincipallcd/procesador_lcd_revc/procesador_lcd_revc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROCESADOR_LCD_REVC-Behavioral " "Found design unit 1: PROCESADOR_LCD_REVC-Behavioral" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714160938887 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROCESADOR_LCD_REVC " "Found entity 1: PROCESADOR_LCD_REVC" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714160938887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714160938887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/parcial2-grupal/carpetaprincipallcd/caracteres_especiales_revc/caracteres_especiales_revc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/documents/vhdl/parcial2-grupal/carpetaprincipallcd/caracteres_especiales_revc/caracteres_especiales_revc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CARACTERES_ESPECIALES_REVC-Behavioral " "Found design unit 1: CARACTERES_ESPECIALES_REVC-Behavioral" {  } { { "../CARACTERES_ESPECIALES_REVC/CARACTERES_ESPECIALES_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/CARACTERES_ESPECIALES_REVC/CARACTERES_ESPECIALES_REVC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714160938887 ""} { "Info" "ISGN_ENTITY_NAME" "1 CARACTERES_ESPECIALES_REVC " "Found entity 1: CARACTERES_ESPECIALES_REVC" {  } { { "../CARACTERES_ESPECIALES_REVC/CARACTERES_ESPECIALES_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/CARACTERES_ESPECIALES_REVC/CARACTERES_ESPECIALES_REVC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714160938887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714160938887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/parcial2-grupal/carpetaprincipallcd/comandos_lcd_revc/comandos_lcd_revc.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/dell/documents/vhdl/parcial2-grupal/carpetaprincipallcd/comandos_lcd_revc/comandos_lcd_revc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMANDOS_LCD_REVC " "Found design unit 1: COMANDOS_LCD_REVC" {  } { { "../COMANDOS_LCD_REVC/COMANDOS_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/COMANDOS_LCD_REVC/COMANDOS_LCD_REVC.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714160938887 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 COMANDOS_LCD_REVC-body " "Found design unit 2: COMANDOS_LCD_REVC-body" {  } { { "../COMANDOS_LCD_REVC/COMANDOS_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/COMANDOS_LCD_REVC/COMANDOS_LCD_REVC.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714160938887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714160938887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib_lcd_intesc_revc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lib_lcd_intesc_revc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LIB_LCD_INTESC_REVC-Behavioral " "Found design unit 1: LIB_LCD_INTESC_REVC-Behavioral" {  } { { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714160938902 ""} { "Info" "ISGN_ENTITY_NAME" "1 LIB_LCD_INTESC_REVC " "Found entity 1: LIB_LCD_INTESC_REVC" {  } { { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714160938902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714160938902 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LIB_LCD_INTESC_REVC " "Elaborating entity \"LIB_LCD_INTESC_REVC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1714160938918 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "INST\[7..60\] LIB_LCD_INTESC_REVC.vhd(39) " "Using initial value X (don't care) for net \"INST\[7..60\]\" at LIB_LCD_INTESC_REVC.vhd(39)" {  } { { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 39 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714160938918 "|LIB_LCD_INTESC_REVC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROCESADOR_LCD_REVC PROCESADOR_LCD_REVC:U1 " "Elaborating entity \"PROCESADOR_LCD_REVC\" for hierarchy \"PROCESADOR_LCD_REVC:U1\"" {  } { { "LIB_LCD_INTESC_REVC.vhd" "U1" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714160938918 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VEC_S_CHAR PROCESADOR_LCD_REVC.vhd(48) " "Verilog HDL or VHDL warning at PROCESADOR_LCD_REVC.vhd(48): object \"VEC_S_CHAR\" assigned a value but never read" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1714160938934 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VECTOR_MEM PROCESADOR_LCD_REVC.vhd(789) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(789): signal \"VECTOR_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 789 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714160938950 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VECTOR_MEM PROCESADOR_LCD_REVC.vhd(791) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(791): signal \"VECTOR_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 791 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714160938950 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VECTOR_MEM PROCESADOR_LCD_REVC.vhd(793) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(793): signal \"VECTOR_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 793 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714160938950 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_CHAR PROCESADOR_LCD_REVC.vhd(808) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(808): signal \"VEC_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 808 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714160938950 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_CHAR PROCESADOR_LCD_REVC.vhd(809) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(809): signal \"VEC_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 809 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714160938950 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_POS PROCESADOR_LCD_REVC.vhd(811) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(811): signal \"VEC_POS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 811 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714160938950 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_POS PROCESADOR_LCD_REVC.vhd(812) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(812): signal \"VEC_POS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 812 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714160938950 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_SHIFT PROCESADOR_LCD_REVC.vhd(814) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(814): signal \"VEC_SHIFT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 814 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714160938950 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_SHIFT PROCESADOR_LCD_REVC.vhd(815) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(815): signal \"VEC_SHIFT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 815 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714160938950 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_ASCII PROCESADOR_LCD_REVC.vhd(817) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(817): signal \"VEC_ASCII\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 817 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714160938950 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_ASCII PROCESADOR_LCD_REVC.vhd(818) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(818): signal \"VEC_ASCII\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 818 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714160938950 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_RAM PROCESADOR_LCD_REVC.vhd(826) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(826): signal \"VEC_RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 826 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714160938950 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_RAM PROCESADOR_LCD_REVC.vhd(827) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(827): signal \"VEC_RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 827 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714160938950 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(830) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(830): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 830 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714160938950 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(831) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(831): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 831 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714160938950 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(834) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(834): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 834 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714160938950 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(835) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(835): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 835 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714160938950 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(838) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(838): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 838 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714160938950 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(839) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(839): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 839 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714160938950 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(842) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(842): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 842 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714160938950 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(843) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(843): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 843 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714160938950 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(846) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(846): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 846 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714160938950 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(847) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(847): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 847 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714160938950 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(850) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(850): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 850 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714160938950 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(851) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(851): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 851 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714160938950 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(854) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(854): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 854 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714160938950 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(855) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(855): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 855 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714160938950 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(858) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(858): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 858 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714160938950 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(859) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(859): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 859 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714160938950 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_L_RAM PROCESADOR_LCD_REVC.vhd(862) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(862): signal \"VEC_L_RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 862 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714160938950 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_L_RAM PROCESADOR_LCD_REVC.vhd(863) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(863): signal \"VEC_L_RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 863 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714160938950 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA_A PROCESADOR_LCD_REVC.vhd(866) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(866): signal \"DATA_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 866 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1714160938950 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA_A PROCESADOR_LCD_REVC.vhd(786) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(786): inferring latch(es) for signal or variable \"DATA_A\", which holds its previous value in one or more paths through the process" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1714160938950 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[0\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[0\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714160938965 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[1\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[1\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714160938965 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[2\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[2\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714160938965 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[3\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[3\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714160938969 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[4\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[4\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714160938969 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[5\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[5\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714160938969 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[6\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[6\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714160938969 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[7\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[7\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1714160938969 "|LIB_LCD_INTESC_REVC|PROCESADOR_LCD_REVC:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CARACTERES_ESPECIALES_REVC CARACTERES_ESPECIALES_REVC:U2 " "Elaborating entity \"CARACTERES_ESPECIALES_REVC\" for hierarchy \"CARACTERES_ESPECIALES_REVC:U2\"" {  } { { "LIB_LCD_INTESC_REVC.vhd" "U2" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714160939046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PROCESADOR_LCD_REVC:U1\|DATA_A\[0\] " "Latch PROCESADOR_LCD_REVC:U1\|DATA_A\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY " "Ports D and ENA on the latch are fed by the same signal PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1714160939994 ""}  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1714160939994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PROCESADOR_LCD_REVC:U1\|DATA_A\[1\] " "Latch PROCESADOR_LCD_REVC:U1\|DATA_A\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY " "Ports D and ENA on the latch are fed by the same signal PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1714160939994 ""}  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1714160939994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PROCESADOR_LCD_REVC:U1\|DATA_A\[2\] " "Latch PROCESADOR_LCD_REVC:U1\|DATA_A\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN " "Ports D and ENA on the latch are fed by the same signal PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1714160939994 ""}  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1714160939994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PROCESADOR_LCD_REVC:U1\|DATA_A\[3\] " "Latch PROCESADOR_LCD_REVC:U1\|DATA_A\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN " "Ports D and ENA on the latch are fed by the same signal PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1714160939994 ""}  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1714160939994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PROCESADOR_LCD_REVC:U1\|DATA_A\[4\] " "Latch PROCESADOR_LCD_REVC:U1\|DATA_A\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN " "Ports D and ENA on the latch are fed by the same signal PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1714160939994 ""}  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1714160939994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PROCESADOR_LCD_REVC:U1\|DATA_A\[5\] " "Latch PROCESADOR_LCD_REVC:U1\|DATA_A\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN " "Ports D and ENA on the latch are fed by the same signal PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1714160939994 ""}  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1714160939994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PROCESADOR_LCD_REVC:U1\|DATA_A\[6\] " "Latch PROCESADOR_LCD_REVC:U1\|DATA_A\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN " "Ports D and ENA on the latch are fed by the same signal PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1714160939994 ""}  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1714160939994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PROCESADOR_LCD_REVC:U1\|DATA_A\[7\] " "Latch PROCESADOR_LCD_REVC:U1\|DATA_A\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN " "Ports D and ENA on the latch are fed by the same signal PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1714160939994 ""}  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1714160939994 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1714160940184 "|LIB_LCD_INTESC_REVC|RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLCD\[4\] GND " "Pin \"BLCD\[4\]\" is stuck at GND" {  } { { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1714160940184 "|LIB_LCD_INTESC_REVC|BLCD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLCD\[5\] GND " "Pin \"BLCD\[5\]\" is stuck at GND" {  } { { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1714160940184 "|LIB_LCD_INTESC_REVC|BLCD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLCD\[6\] GND " "Pin \"BLCD\[6\]\" is stuck at GND" {  } { { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1714160940184 "|LIB_LCD_INTESC_REVC|BLCD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLCD\[7\] GND " "Pin \"BLCD\[7\]\" is stuck at GND" {  } { { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1714160940184 "|LIB_LCD_INTESC_REVC|BLCD[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1714160940184 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1714160940280 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1714160940564 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1714160940689 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714160940689 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "355 " "Implemented 355 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1714160940754 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1714160940754 ""} { "Info" "ICUT_CUT_TM_LCELLS" "333 " "Implemented 333 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1714160940754 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1714160940754 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1714160940781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 14:49:00 2024 " "Processing ended: Fri Apr 26 14:49:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1714160940781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1714160940781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1714160940781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1714160940781 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1714160941974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1714160941974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 14:49:01 2024 " "Processing started: Fri Apr 26 14:49:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1714160941974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1714160941974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LIB_LCD_INTESC_REVC -c LIB_LCD_INTESC_REVC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LIB_LCD_INTESC_REVC -c LIB_LCD_INTESC_REVC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1714160941974 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1714160942021 ""}
{ "Info" "0" "" "Project  = LIB_LCD_INTESC_REVC" {  } {  } 0 0 "Project  = LIB_LCD_INTESC_REVC" 0 0 "Fitter" 0 0 1714160942021 ""}
{ "Info" "0" "" "Revision = LIB_LCD_INTESC_REVC" {  } {  } 0 0 "Revision = LIB_LCD_INTESC_REVC" 0 0 "Fitter" 0 0 1714160942021 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1714160942092 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LIB_LCD_INTESC_REVC EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"LIB_LCD_INTESC_REVC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1714160942100 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714160942137 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714160942137 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714160942137 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1714160942195 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1714160942195 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1714160942417 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1714160942417 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1714160942417 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1714160942417 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 672 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1714160942439 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 674 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1714160942439 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 676 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1714160942439 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 678 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1714160942439 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 680 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1714160942439 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1714160942439 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1714160942441 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "No exact pin location assignment(s) for 22 pins of 22 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS " "Pin RS not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { RS } } } { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 15 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714160943222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RW " "Pin RW not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { RW } } } { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 16 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RW } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714160943222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENA " "Pin ENA not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { ENA } } } { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 17 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714160943222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_LCD\[0\] " "Pin DATA_LCD\[0\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { DATA_LCD[0] } } } { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 20 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_LCD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714160943222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_LCD\[1\] " "Pin DATA_LCD\[1\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { DATA_LCD[1] } } } { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 20 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_LCD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714160943222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_LCD\[2\] " "Pin DATA_LCD\[2\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { DATA_LCD[2] } } } { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 20 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_LCD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714160943222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_LCD\[3\] " "Pin DATA_LCD\[3\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { DATA_LCD[3] } } } { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 20 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_LCD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714160943222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_LCD\[4\] " "Pin DATA_LCD\[4\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { DATA_LCD[4] } } } { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 20 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_LCD[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714160943222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_LCD\[5\] " "Pin DATA_LCD\[5\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { DATA_LCD[5] } } } { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 20 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_LCD[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714160943222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_LCD\[6\] " "Pin DATA_LCD\[6\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { DATA_LCD[6] } } } { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 20 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_LCD[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714160943222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_LCD\[7\] " "Pin DATA_LCD\[7\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { DATA_LCD[7] } } } { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 20 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_LCD[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714160943222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BLCD\[0\] " "Pin BLCD\[0\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { BLCD[0] } } } { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 21 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BLCD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714160943222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BLCD\[1\] " "Pin BLCD\[1\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { BLCD[1] } } } { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 21 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BLCD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714160943222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BLCD\[2\] " "Pin BLCD\[2\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { BLCD[2] } } } { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 21 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BLCD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714160943222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BLCD\[3\] " "Pin BLCD\[3\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { BLCD[3] } } } { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 21 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BLCD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714160943222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BLCD\[4\] " "Pin BLCD\[4\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { BLCD[4] } } } { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 21 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BLCD[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714160943222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BLCD\[5\] " "Pin BLCD\[5\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { BLCD[5] } } } { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 21 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BLCD[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714160943222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BLCD\[6\] " "Pin BLCD\[6\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { BLCD[6] } } } { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 21 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BLCD[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714160943222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BLCD\[7\] " "Pin BLCD\[7\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { BLCD[7] } } } { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 21 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BLCD[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714160943222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { CLK } } } { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 11 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714160943222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CORD " "Pin CORD not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { CORD } } } { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 18 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CORD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714160943222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CORI " "Pin CORI not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { CORI } } } { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 19 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CORI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714160943222 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1714160943222 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1714160943497 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LIB_LCD_INTESC_REVC.sdc " "Synopsys Design Constraints File file not found: 'LIB_LCD_INTESC_REVC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1714160943497 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1714160943497 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1714160943497 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1714160943497 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1714160943497 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node CLK~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1714160943529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PROCESADOR_LCD_REVC:U1\|ESTADO.CHECAR " "Destination node PROCESADOR_LCD_REVC:U1\|ESTADO.CHECAR" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROCESADOR_LCD_REVC:U1|ESTADO.CHECAR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 217 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1714160943529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PROCESADOR_LCD_REVC:U1\|ESTADO.CURSOR_LCD " "Destination node PROCESADOR_LCD_REVC:U1\|ESTADO.CURSOR_LCD" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROCESADOR_LCD_REVC:U1|ESTADO.CURSOR_LCD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 215 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1714160943529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PROCESADOR_LCD_REVC:U1\|ESTADO.CURSOR_HOME " "Destination node PROCESADOR_LCD_REVC:U1\|ESTADO.CURSOR_HOME" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROCESADOR_LCD_REVC:U1|ESTADO.CURSOR_HOME } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 214 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1714160943529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PROCESADOR_LCD_REVC:U1\|ESTADO.CURSOR_HOME2 " "Destination node PROCESADOR_LCD_REVC:U1\|ESTADO.CURSOR_HOME2" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROCESADOR_LCD_REVC:U1|ESTADO.CURSOR_HOME2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 213 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1714160943529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY " "Destination node PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROCESADOR_LCD_REVC:U1|ESTADO.CLEAR_DISPLAY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 212 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1714160943529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_INI " "Destination node PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_INI" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROCESADOR_LCD_REVC:U1|ESTADO.BUCLE_INI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 209 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1714160943529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PROCESADOR_LCD_REVC:U1\|ESTADO.LIMPIAR_PANTALLA " "Destination node PROCESADOR_LCD_REVC:U1\|ESTADO.LIMPIAR_PANTALLA" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROCESADOR_LCD_REVC:U1|ESTADO.LIMPIAR_PANTALLA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 194 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1714160943529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PROCESADOR_LCD_REVC:U1\|ESTADO.NADA " "Destination node PROCESADOR_LCD_REVC:U1\|ESTADO.NADA" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROCESADOR_LCD_REVC:U1|ESTADO.NADA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 193 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1714160943529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PROCESADOR_LCD_REVC:U1\|ESTADO.FIN " "Destination node PROCESADOR_LCD_REVC:U1\|ESTADO.FIN" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROCESADOR_LCD_REVC:U1|ESTADO.FIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 192 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1714160943529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PROCESADOR_LCD_REVC:U1\|ESTADO.CORRIMIENTO_DERECHA " "Destination node PROCESADOR_LCD_REVC:U1\|ESTADO.CORRIMIENTO_DERECHA" {  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROCESADOR_LCD_REVC:U1|ESTADO.CORRIMIENTO_DERECHA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 207 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1714160943529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1714160943529 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1714160943529 ""}  } { { "LIB_LCD_INTESC_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/LIB_LCD_INTESC_REVC.vhd" 11 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 665 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714160943529 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PROCESADOR_LCD_REVC:U1\|DATA_A\[6\]~3  " "Automatically promoted node PROCESADOR_LCD_REVC:U1\|DATA_A\[6\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1714160943529 ""}  } { { "../PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/PROCESADOR_LCD_REVC/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROCESADOR_LCD_REVC:U1|DATA_A[6]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 0 { 0 ""} 0 383 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714160943529 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1714160943719 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1714160943719 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1714160943719 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714160943719 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714160943719 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1714160943719 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1714160943719 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1714160943719 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1714160943719 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1714160943719 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1714160943719 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "21 unused 2.5V 2 19 0 " "Number of I/O pins in group: 21 (unused VREF, 2.5V VCCIO, 2 input, 19 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1714160943719 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1714160943719 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1714160943719 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 28 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1714160943719 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1714160943719 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1714160943719 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1714160943719 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1714160943719 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1714160943719 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1714160943719 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1714160943719 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1714160943719 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1714160943719 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714160943751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1714160944289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714160944483 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1714160944502 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1714160945255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714160945255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1714160945508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1714160946060 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1714160946060 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714160946977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1714160946977 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1714160946977 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1714160946993 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714160947024 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714160947274 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714160947293 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714160947436 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714160947730 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/output_files/LIB_LCD_INTESC_REVC.fit.smsg " "Generated suppressed messages file C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/output_files/LIB_LCD_INTESC_REVC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1714160948243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5353 " "Peak virtual memory: 5353 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1714160948480 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 14:49:08 2024 " "Processing ended: Fri Apr 26 14:49:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1714160948480 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1714160948480 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1714160948480 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1714160948480 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1714160949815 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1714160949815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 14:49:09 2024 " "Processing started: Fri Apr 26 14:49:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1714160949815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1714160949815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LIB_LCD_INTESC_REVC -c LIB_LCD_INTESC_REVC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LIB_LCD_INTESC_REVC -c LIB_LCD_INTESC_REVC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1714160949815 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1714160950456 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1714160950486 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4608 " "Peak virtual memory: 4608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1714160950748 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 14:49:10 2024 " "Processing ended: Fri Apr 26 14:49:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1714160950748 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1714160950748 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1714160950748 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1714160950748 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1714160951371 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1714160952132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1714160952132 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 14:49:11 2024 " "Processing started: Fri Apr 26 14:49:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1714160952132 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1714160952132 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LIB_LCD_INTESC_REVC -c LIB_LCD_INTESC_REVC " "Command: quartus_sta LIB_LCD_INTESC_REVC -c LIB_LCD_INTESC_REVC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1714160952132 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1714160952196 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1714160952353 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1714160952353 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1714160952385 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1714160952385 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1714160952479 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LIB_LCD_INTESC_REVC.sdc " "Synopsys Design Constraints File file not found: 'LIB_LCD_INTESC_REVC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1714160952511 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1714160952511 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1714160952511 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN " "create_clock -period 1.000 -name PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1714160952511 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1714160952511 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1714160952605 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1714160952605 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1714160952605 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1714160952605 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1714160952637 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1714160952637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.770 " "Worst-case setup slack is -3.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714160952637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714160952637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.770            -274.279 CLK  " "   -3.770            -274.279 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714160952637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.005              -6.755 PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN  " "   -1.005              -6.755 PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714160952637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1714160952637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.210 " "Worst-case hold slack is -1.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714160952653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714160952653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.210              -8.317 PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN  " "   -1.210              -8.317 PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714160952653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.048              -1.663 CLK  " "   -1.048              -1.663 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714160952653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1714160952653 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1714160952653 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1714160952653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714160952653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714160952653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -110.000 CLK  " "   -3.000            -110.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714160952653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN  " "    0.353               0.000 PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714160952653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1714160952653 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1714160952748 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1714160952764 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1714160953062 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1714160953093 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1714160953098 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1714160953098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.296 " "Worst-case setup slack is -3.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714160953103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714160953103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.296            -235.151 CLK  " "   -3.296            -235.151 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714160953103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.927              -6.095 PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN  " "   -0.927              -6.095 PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714160953103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1714160953103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.020 " "Worst-case hold slack is -1.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714160953110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714160953110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.020              -6.951 PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN  " "   -1.020              -6.951 PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714160953110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.990              -1.721 CLK  " "   -0.990              -1.721 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714160953110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1714160953110 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1714160953110 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1714160953110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714160953110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714160953110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -110.000 CLK  " "   -3.000            -110.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714160953110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN  " "    0.373               0.000 PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714160953110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1714160953110 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1714160953173 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1714160953252 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1714160953252 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1714160953252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.699 " "Worst-case setup slack is -1.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714160953252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714160953252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.699            -110.678 CLK  " "   -1.699            -110.678 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714160953252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.061              -0.165 PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN  " "   -0.061              -0.165 PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714160953252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1714160953252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.830 " "Worst-case hold slack is -0.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714160953269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714160953269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.830              -5.765 PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN  " "   -0.830              -5.765 PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714160953269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.664              -2.141 CLK  " "   -0.664              -2.141 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714160953269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1714160953269 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1714160953278 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1714160953284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714160953286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714160953286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -116.062 CLK  " "   -3.000            -116.062 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714160953286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN  " "    0.413               0.000 PROCESADOR_LCD_REVC:U1\|ESTADO.BUCLE_FIN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714160953286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1714160953286 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1714160953521 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1714160953521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1714160953589 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 14:49:13 2024 " "Processing ended: Fri Apr 26 14:49:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1714160953589 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1714160953589 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1714160953589 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1714160953589 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1714160954776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1714160954776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 14:49:14 2024 " "Processing started: Fri Apr 26 14:49:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1714160954776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1714160954776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LIB_LCD_INTESC_REVC -c LIB_LCD_INTESC_REVC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LIB_LCD_INTESC_REVC -c LIB_LCD_INTESC_REVC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1714160954776 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LIB_LCD_INTESC_REVC_6_1200mv_85c_slow.vho C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/simulation/modelsim/ simulation " "Generated file LIB_LCD_INTESC_REVC_6_1200mv_85c_slow.vho in folder \"C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1714160955100 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LIB_LCD_INTESC_REVC_6_1200mv_0c_slow.vho C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/simulation/modelsim/ simulation " "Generated file LIB_LCD_INTESC_REVC_6_1200mv_0c_slow.vho in folder \"C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1714160955149 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LIB_LCD_INTESC_REVC_min_1200mv_0c_fast.vho C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/simulation/modelsim/ simulation " "Generated file LIB_LCD_INTESC_REVC_min_1200mv_0c_fast.vho in folder \"C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1714160955195 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LIB_LCD_INTESC_REVC.vho C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/simulation/modelsim/ simulation " "Generated file LIB_LCD_INTESC_REVC.vho in folder \"C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1714160955242 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LIB_LCD_INTESC_REVC_6_1200mv_85c_vhd_slow.sdo C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/simulation/modelsim/ simulation " "Generated file LIB_LCD_INTESC_REVC_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1714160955290 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LIB_LCD_INTESC_REVC_6_1200mv_0c_vhd_slow.sdo C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/simulation/modelsim/ simulation " "Generated file LIB_LCD_INTESC_REVC_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1714160955343 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LIB_LCD_INTESC_REVC_min_1200mv_0c_vhd_fast.sdo C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/simulation/modelsim/ simulation " "Generated file LIB_LCD_INTESC_REVC_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1714160955385 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LIB_LCD_INTESC_REVC_vhd.sdo C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/simulation/modelsim/ simulation " "Generated file LIB_LCD_INTESC_REVC_vhd.sdo in folder \"C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/CarpetaPrincipalLCD/LIB_LCD_INTESC_REVC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1714160955418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4566 " "Peak virtual memory: 4566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1714160955505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 14:49:15 2024 " "Processing ended: Fri Apr 26 14:49:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1714160955505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1714160955505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1714160955505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1714160955505 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 67 s " "Quartus II Full Compilation was successful. 0 errors, 67 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1714160956104 ""}
