{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1505629248774 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1505629248775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 17 18:20:48 2017 " "Processing started: Sun Sep 17 18:20:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1505629248775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1505629248775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map UART_Receiver -c UART_Receiver --generate_functional_sim_netlist " "Command: quartus_map UART_Receiver -c UART_Receiver --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1505629248775 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1505629249147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Receiver-behaviour " "Found design unit 1: UART_Receiver-behaviour" {  } { { "UART_Receiver.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/UART_Receiver.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505629249654 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Receiver " "Found entity 1: UART_Receiver" {  } { { "UART_Receiver.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/UART_Receiver.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505629249654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505629249654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505629249659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505629249659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file s_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S_counter-s_count_en_behaviour " "Found design unit 1: S_counter-s_count_en_behaviour" {  } { { "S_counter.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/S_counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505629249664 ""} { "Info" "ISGN_ENTITY_NAME" "1 S_counter " "Found entity 1: S_counter" {  } { { "S_counter.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/S_counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505629249664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505629249664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file n_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_counter-n_count_en_behaviour " "Found design unit 1: n_counter-n_count_en_behaviour" {  } { { "N_counter.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/N_counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505629249668 ""} { "Info" "ISGN_ENTITY_NAME" "1 N_counter " "Found entity 1: N_counter" {  } { { "N_counter.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/N_counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505629249668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505629249668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftReg-shiftreg_behaviour " "Found design unit 1: ShiftReg-shiftreg_behaviour" {  } { { "ShiftReg.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/ShiftReg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505629249675 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftReg " "Found entity 1: ShiftReg" {  } { { "ShiftReg.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/ShiftReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505629249675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505629249675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevensegDecoder-description " "Found design unit 1: sevensegDecoder-description" {  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505629249680 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevensegDecoder " "Found entity 1: sevensegDecoder" {  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505629249680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505629249680 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1505629249712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Receiver UART_Receiver:inst2 " "Elaborating entity \"UART_Receiver\" for hierarchy \"UART_Receiver:inst2\"" {  } { { "Block1.bdf" "inst2" { Schematic "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/Block1.bdf" { { 80 328 536 224 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629249717 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NS UART_Receiver.vhd(31) " "VHDL Process Statement warning at UART_Receiver.vhd(31): inferring latch(es) for signal or variable \"NS\", which holds its previous value in one or more paths through the process" {  } { { "UART_Receiver.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/UART_Receiver.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1505629249719 "|Block1|UART_Receiver:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.stop UART_Receiver.vhd(31) " "Inferred latch for \"NS.stop\" at UART_Receiver.vhd(31)" {  } { { "UART_Receiver.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/UART_Receiver.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505629249719 "|Block1|UART_Receiver:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.data UART_Receiver.vhd(31) " "Inferred latch for \"NS.data\" at UART_Receiver.vhd(31)" {  } { { "UART_Receiver.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/UART_Receiver.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505629249720 "|Block1|UART_Receiver:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.start UART_Receiver.vhd(31) " "Inferred latch for \"NS.start\" at UART_Receiver.vhd(31)" {  } { { "UART_Receiver.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/UART_Receiver.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505629249720 "|Block1|UART_Receiver:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.idle UART_Receiver.vhd(31) " "Inferred latch for \"NS.idle\" at UART_Receiver.vhd(31)" {  } { { "UART_Receiver.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/UART_Receiver.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505629249720 "|Block1|UART_Receiver:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S_counter S_counter:inst " "Elaborating entity \"S_counter\" for hierarchy \"S_counter:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/Block1.bdf" { { 72 672 856 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629249728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_counter N_counter:inst3 " "Elaborating entity \"N_counter\" for hierarchy \"N_counter:inst3\"" {  } { { "Block1.bdf" "inst3" { Schematic "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/Block1.bdf" { { 200 664 848 312 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629249732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegDecoder sevensegDecoder:inst5 " "Elaborating entity \"sevensegDecoder\" for hierarchy \"sevensegDecoder:inst5\"" {  } { { "Block1.bdf" "inst5" { Schematic "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/Block1.bdf" { { 184 928 1152 296 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629249736 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "voltage sevensegDecoder.vhd(25) " "Verilog HDL or VHDL warning at sevensegDecoder.vhd(25): object \"voltage\" assigned a value but never read" {  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1505629249737 "|Block1|sevensegDecoder:inst5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current sevensegDecoder.vhd(26) " "Verilog HDL or VHDL warning at sevensegDecoder.vhd(26): object \"current\" assigned a value but never read" {  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1505629249737 "|Block1|sevensegDecoder:inst5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "groupid sevensegDecoder.vhd(28) " "Verilog HDL or VHDL warning at sevensegDecoder.vhd(28): object \"groupid\" assigned a value but never read" {  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1505629249737 "|Block1|sevensegDecoder:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "power sevensegDecoder.vhd(41) " "VHDL Process Statement warning at sevensegDecoder.vhd(41): inferring latch(es) for signal or variable \"power\", which holds its previous value in one or more paths through the process" {  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1505629249737 "|Block1|sevensegDecoder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "power\[0\] sevensegDecoder.vhd(41) " "Inferred latch for \"power\[0\]\" at sevensegDecoder.vhd(41)" {  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505629249740 "|Block1|sevensegDecoder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "power\[1\] sevensegDecoder.vhd(41) " "Inferred latch for \"power\[1\]\" at sevensegDecoder.vhd(41)" {  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505629249740 "|Block1|sevensegDecoder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "power\[2\] sevensegDecoder.vhd(41) " "Inferred latch for \"power\[2\]\" at sevensegDecoder.vhd(41)" {  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505629249740 "|Block1|sevensegDecoder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "power\[3\] sevensegDecoder.vhd(41) " "Inferred latch for \"power\[3\]\" at sevensegDecoder.vhd(41)" {  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505629249741 "|Block1|sevensegDecoder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "power\[4\] sevensegDecoder.vhd(41) " "Inferred latch for \"power\[4\]\" at sevensegDecoder.vhd(41)" {  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505629249741 "|Block1|sevensegDecoder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "power\[5\] sevensegDecoder.vhd(41) " "Inferred latch for \"power\[5\]\" at sevensegDecoder.vhd(41)" {  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505629249741 "|Block1|sevensegDecoder:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftReg ShiftReg:inst1 " "Elaborating entity \"ShiftReg\" for hierarchy \"ShiftReg:inst1\"" {  } { { "Block1.bdf" "inst1" { Schematic "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/Block1.bdf" { { 320 664 832 432 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629249749 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "18 " "Inferred 18 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "sevensegDecoder:inst5\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"sevensegDecoder:inst5\|Mux0\"" {  } { { "sevensegDecoder.vhd" "Mux0" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 132 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505629249807 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "sevensegDecoder:inst5\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"sevensegDecoder:inst5\|Mux1\"" {  } { { "sevensegDecoder.vhd" "Mux1" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 132 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505629249807 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "sevensegDecoder:inst5\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"sevensegDecoder:inst5\|Mux2\"" {  } { { "sevensegDecoder.vhd" "Mux2" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 132 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505629249807 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "sevensegDecoder:inst5\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"sevensegDecoder:inst5\|Mux3\"" {  } { { "sevensegDecoder.vhd" "Mux3" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 132 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505629249807 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "sevensegDecoder:inst5\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"sevensegDecoder:inst5\|Mux4\"" {  } { { "sevensegDecoder.vhd" "Mux4" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 146 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505629249807 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "sevensegDecoder:inst5\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"sevensegDecoder:inst5\|Mux5\"" {  } { { "sevensegDecoder.vhd" "Mux5" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 146 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505629249807 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "sevensegDecoder:inst5\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"sevensegDecoder:inst5\|Mux6\"" {  } { { "sevensegDecoder.vhd" "Mux6" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 146 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505629249807 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "sevensegDecoder:inst5\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"sevensegDecoder:inst5\|Mux7\"" {  } { { "sevensegDecoder.vhd" "Mux7" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 146 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505629249807 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "sevensegDecoder:inst5\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"sevensegDecoder:inst5\|Mux8\"" {  } { { "sevensegDecoder.vhd" "Mux8" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 146 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505629249807 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "sevensegDecoder:inst5\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"sevensegDecoder:inst5\|Mux9\"" {  } { { "sevensegDecoder.vhd" "Mux9" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 146 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505629249807 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "sevensegDecoder:inst5\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"sevensegDecoder:inst5\|Mux10\"" {  } { { "sevensegDecoder.vhd" "Mux10" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 146 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505629249807 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "sevensegDecoder:inst5\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"sevensegDecoder:inst5\|Mux11\"" {  } { { "sevensegDecoder.vhd" "Mux11" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 43 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505629249807 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "sevensegDecoder:inst5\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"sevensegDecoder:inst5\|Mux12\"" {  } { { "sevensegDecoder.vhd" "Mux12" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 43 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505629249807 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "sevensegDecoder:inst5\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"sevensegDecoder:inst5\|Mux13\"" {  } { { "sevensegDecoder.vhd" "Mux13" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 43 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505629249807 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "sevensegDecoder:inst5\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"sevensegDecoder:inst5\|Mux14\"" {  } { { "sevensegDecoder.vhd" "Mux14" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 43 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505629249807 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "sevensegDecoder:inst5\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"sevensegDecoder:inst5\|Mux15\"" {  } { { "sevensegDecoder.vhd" "Mux15" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 43 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505629249807 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "sevensegDecoder:inst5\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"sevensegDecoder:inst5\|Mux16\"" {  } { { "sevensegDecoder.vhd" "Mux16" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 43 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505629249807 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "sevensegDecoder:inst5\|Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"sevensegDecoder:inst5\|Mux17\"" {  } { { "sevensegDecoder.vhd" "Mux17" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 43 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505629249807 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1505629249807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sevensegDecoder:inst5\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"sevensegDecoder:inst5\|lpm_mux:Mux0\"" {  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 132 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505629249860 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sevensegDecoder:inst5\|lpm_mux:Mux0 " "Instantiated megafunction \"sevensegDecoder:inst5\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629249860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629249860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629249860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629249860 ""}  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 132 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1505629249860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7qc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7qc " "Found entity 1: mux_7qc" {  } { { "db/mux_7qc.tdf" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/db/mux_7qc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505629249928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505629249928 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sevensegDecoder:inst5\|lpm_mux:Mux1 " "Elaborated megafunction instantiation \"sevensegDecoder:inst5\|lpm_mux:Mux1\"" {  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 132 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505629249937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sevensegDecoder:inst5\|lpm_mux:Mux1 " "Instantiated megafunction \"sevensegDecoder:inst5\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629249937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629249937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629249937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629249937 ""}  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 132 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1505629249937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sevensegDecoder:inst5\|lpm_mux:Mux2 " "Elaborated megafunction instantiation \"sevensegDecoder:inst5\|lpm_mux:Mux2\"" {  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 132 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505629249946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sevensegDecoder:inst5\|lpm_mux:Mux2 " "Instantiated megafunction \"sevensegDecoder:inst5\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629249946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629249946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629249946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629249946 ""}  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 132 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1505629249946 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sevensegDecoder:inst5\|lpm_mux:Mux3 " "Elaborated megafunction instantiation \"sevensegDecoder:inst5\|lpm_mux:Mux3\"" {  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 132 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505629249954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sevensegDecoder:inst5\|lpm_mux:Mux3 " "Instantiated megafunction \"sevensegDecoder:inst5\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629249954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629249954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629249954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629249954 ""}  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 132 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1505629249954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sevensegDecoder:inst5\|lpm_mux:Mux4 " "Elaborated megafunction instantiation \"sevensegDecoder:inst5\|lpm_mux:Mux4\"" {  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 146 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505629249963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sevensegDecoder:inst5\|lpm_mux:Mux4 " "Instantiated megafunction \"sevensegDecoder:inst5\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629249963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629249963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629249963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629249963 ""}  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 146 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1505629249963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_src.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_src.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_src " "Found entity 1: mux_src" {  } { { "db/mux_src.tdf" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/db/mux_src.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505629250033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505629250033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sevensegDecoder:inst5\|lpm_mux:Mux5 " "Elaborated megafunction instantiation \"sevensegDecoder:inst5\|lpm_mux:Mux5\"" {  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 146 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505629250046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sevensegDecoder:inst5\|lpm_mux:Mux5 " "Instantiated megafunction \"sevensegDecoder:inst5\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629250046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629250046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629250046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629250046 ""}  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 146 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1505629250046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sevensegDecoder:inst5\|lpm_mux:Mux6 " "Elaborated megafunction instantiation \"sevensegDecoder:inst5\|lpm_mux:Mux6\"" {  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 146 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505629250055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sevensegDecoder:inst5\|lpm_mux:Mux6 " "Instantiated megafunction \"sevensegDecoder:inst5\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629250055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629250055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629250055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629250055 ""}  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 146 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1505629250055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sevensegDecoder:inst5\|lpm_mux:Mux7 " "Elaborated megafunction instantiation \"sevensegDecoder:inst5\|lpm_mux:Mux7\"" {  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 146 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505629250066 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sevensegDecoder:inst5\|lpm_mux:Mux7 " "Instantiated megafunction \"sevensegDecoder:inst5\|lpm_mux:Mux7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629250066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629250066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629250066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629250066 ""}  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 146 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1505629250066 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sevensegDecoder:inst5\|lpm_mux:Mux8 " "Elaborated megafunction instantiation \"sevensegDecoder:inst5\|lpm_mux:Mux8\"" {  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 146 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505629250076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sevensegDecoder:inst5\|lpm_mux:Mux8 " "Instantiated megafunction \"sevensegDecoder:inst5\|lpm_mux:Mux8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629250076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629250076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629250076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629250076 ""}  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 146 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1505629250076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sevensegDecoder:inst5\|lpm_mux:Mux9 " "Elaborated megafunction instantiation \"sevensegDecoder:inst5\|lpm_mux:Mux9\"" {  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 146 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505629250084 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sevensegDecoder:inst5\|lpm_mux:Mux9 " "Instantiated megafunction \"sevensegDecoder:inst5\|lpm_mux:Mux9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629250084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629250084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629250084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629250084 ""}  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 146 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1505629250084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sevensegDecoder:inst5\|lpm_mux:Mux10 " "Elaborated megafunction instantiation \"sevensegDecoder:inst5\|lpm_mux:Mux10\"" {  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 146 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505629250095 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sevensegDecoder:inst5\|lpm_mux:Mux10 " "Instantiated megafunction \"sevensegDecoder:inst5\|lpm_mux:Mux10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629250095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629250095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629250095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629250095 ""}  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 146 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1505629250095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sevensegDecoder:inst5\|lpm_mux:Mux11 " "Elaborated megafunction instantiation \"sevensegDecoder:inst5\|lpm_mux:Mux11\"" {  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505629250104 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sevensegDecoder:inst5\|lpm_mux:Mux11 " "Instantiated megafunction \"sevensegDecoder:inst5\|lpm_mux:Mux11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629250104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629250104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629250104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505629250104 ""}  } { { "sevensegDecoder.vhd" "" { Text "C:/Users/Dhairya Trivedi/Desktop/Dhiru Uni Stuff/Year 2/ELECTENG 209/Labs/UART_VHDL/sevensegDecoder.vhd" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1505629250104 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "518 " "Peak virtual memory: 518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1505629250313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 17 18:20:50 2017 " "Processing ended: Sun Sep 17 18:20:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1505629250313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1505629250313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1505629250313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1505629250313 ""}
