vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:28:17 on Jun 06,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity CORDIC_top
# -- Compiling entity test_top_file
# -- Compiling architecture test1 of test_top_file
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(26): near "string": (vcom-1576) expecting ':'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(30): (vcom-1136) Unknown identifier "val_std".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(31): (vcom-1136) Unknown identifier "val_std".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(33): RETURN statement in procedure must not return a value.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(34): RETURN statement in procedure must not return a value.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(35): near "function": (vcom-1576) expecting ';'.
# End time: 16:28:18 on Jun 06,2017, Elapsed time: 0:00:01
# Errors: 6, Warnings: 0
# /opt/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:29:13 on Jun 06,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity CORDIC_top
# -- Compiling entity test_top_file
# -- Compiling architecture test1 of test_top_file
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(27): near "return": (vcom-1576) expecting ';' or ')'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(30): (vcom-1136) Unknown identifier "val_std".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(31): (vcom-1136) Unknown identifier "val_std".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(33): RETURN statement in procedure must not return a value.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(34): RETURN statement in procedure must not return a value.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(35): near "function": (vcom-1576) expecting ';'.
# End time: 16:29:13 on Jun 06,2017, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# /opt/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:30:42 on Jun 06,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity CORDIC_top
# -- Compiling entity test_top_file
# -- Compiling architecture test1 of test_top_file
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(27): (vcom-1115) Subtype indication found where type mark is required.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(28): near "val_std": syntax error
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(30): (vcom-1136) Unknown identifier "val_std".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(31): (vcom-1136) Unknown identifier "val_std".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(33): (vcom-1136) Unknown identifier "val_std".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(34): (vcom-1136) Unknown identifier "val_std".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(38): near "return": (vcom-1576) expecting ';' or ')'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(42): (vcom-1396) Object "str_hex" cannot appear within the same interface list in which it is declared.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(43): Enumeration literal '0' is not of type (error).
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(43): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(43): (vcom-1136) Unknown identifier "val".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(44): Enumeration literal '1' is not of type std.STANDARD.BOOLEAN.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(44): Illegal sequential statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(44): near "=>": (vcom-1576) expecting ';'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(60): RETURN statement in procedure must not return a value.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(61): near "function": (vcom-1576) expecting CASE.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(81): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(81): (vcom-1136) Unknown identifier "sig_clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(81): (vcom-1136) Unknown identifier "sig_clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(82): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(82): (vcom-1136) Unknown identifier "sig_resetn".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(84): Illegal sequential statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(86): (vcom-1136) Unknown identifier "i".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(86): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(87): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(87): (vcom-1136) Unknown identifier "sig_x_in".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(88): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(88): (vcom-1136) Unknown identifier "sig_y_in".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(90): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(90): (vcom-1136) Unknown identifier "i".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(90): (vcom-1136) Unknown identifier "i".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(93): Illegal sequential statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(99): Illegal sequential statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(109): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(109): (vcom-1136) Unknown identifier "x_in".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(111): Illegal sequential statement.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(111): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(114): Illegal sequential statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(124): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(124): (vcom-1136) Unknown identifier "y_in".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(126): Illegal sequential statement.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(126): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(130): Illegal sequential statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(134): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(134): Attribute "event" requires a static signal prefix.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(134): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(134): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(134): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(134): Wait statement has no sensitivity list or time out clause.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(135): (vcom-1136) Unknown identifier "Z".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(137): near "if": (vcom-1576) expecting PROCESS.
# End time: 16:30:43 on Jun 06,2017, Elapsed time: 0:00:01
# Errors: 48, Warnings: 3
# /opt/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:31:46 on Jun 06,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity CORDIC_top
# -- Compiling entity test_top_file
# -- Compiling architecture test1 of test_top_file
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(27): (vcom-1115) Subtype indication found where type mark is required.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(30): (vcom-1136) Unknown identifier "string_hex_to_std_logic_vector".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(31): (vcom-1136) Unknown identifier "string_hex_to_std_logic_vector".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(38): near "return": (vcom-1576) expecting ';' or ')'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(42): (vcom-1396) Object "str_hex" cannot appear within the same interface list in which it is declared.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(43): Enumeration literal '0' is not of type (error).
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(43): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(43): (vcom-1136) Unknown identifier "val".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(44): Enumeration literal '1' is not of type std.STANDARD.BOOLEAN.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(44): Illegal sequential statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(44): near "=>": (vcom-1576) expecting ';'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(60): RETURN statement in procedure must not return a value.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(61): near "function": (vcom-1576) expecting CASE.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(81): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(81): (vcom-1136) Unknown identifier "sig_clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(81): (vcom-1136) Unknown identifier "sig_clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(82): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(82): (vcom-1136) Unknown identifier "sig_resetn".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(84): Illegal sequential statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(86): (vcom-1136) Unknown identifier "i".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(86): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(87): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(87): (vcom-1136) Unknown identifier "sig_x_in".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(88): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(88): (vcom-1136) Unknown identifier "sig_y_in".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(90): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(90): (vcom-1136) Unknown identifier "i".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(90): (vcom-1136) Unknown identifier "i".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(93): Illegal sequential statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(99): Illegal sequential statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(109): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(109): (vcom-1136) Unknown identifier "x_in".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(111): Illegal sequential statement.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(111): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(114): Illegal sequential statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(124): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(124): (vcom-1136) Unknown identifier "y_in".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(126): Illegal sequential statement.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(126): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(130): Illegal sequential statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(134): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(134): Attribute "event" requires a static signal prefix.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(134): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(134): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(134): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(134): Wait statement has no sensitivity list or time out clause.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(135): (vcom-1136) Unknown identifier "Z".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(137): near "if": (vcom-1576) expecting PROCESS.
# End time: 16:31:46 on Jun 06,2017, Elapsed time: 0:00:00
# Errors: 45, Warnings: 3
# /opt/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:33:26 on Jun 06,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity CORDIC_top
# -- Compiling entity test_top_file
# -- Compiling architecture test1 of test_top_file
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(27): (vcom-1115) Subtype indication found where type mark is required.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(30): (vcom-1136) Unknown identifier "string_hex_to_std_logic_vector".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(31): (vcom-1136) Unknown identifier "string_hex_to_std_logic_vector".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(38): near "return": (vcom-1576) expecting ';' or ')'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(42): (vcom-1396) Object "str_hex" cannot appear within the same interface list in which it is declared.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(43): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(43): (vcom-1136) Unknown identifier "val".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(44): String literal found where non-array type std.STANDARD.BOOLEAN was expected.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(44): Illegal sequential statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(44): near "=>": (vcom-1576) expecting ';'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(60): RETURN statement in procedure must not return a value.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(61): near "function": (vcom-1576) expecting CASE.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(81): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(81): (vcom-1136) Unknown identifier "sig_clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(81): (vcom-1136) Unknown identifier "sig_clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(82): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(82): (vcom-1136) Unknown identifier "sig_resetn".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(84): Illegal sequential statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(86): (vcom-1136) Unknown identifier "i".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(86): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(87): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(87): (vcom-1136) Unknown identifier "sig_x_in".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(88): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(88): (vcom-1136) Unknown identifier "sig_y_in".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(90): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(90): (vcom-1136) Unknown identifier "i".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(90): (vcom-1136) Unknown identifier "i".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(93): Illegal sequential statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(99): Illegal sequential statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(109): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(109): (vcom-1136) Unknown identifier "x_in".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(111): Illegal sequential statement.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(111): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(114): Illegal sequential statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(124): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(124): (vcom-1136) Unknown identifier "y_in".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(126): Illegal sequential statement.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(126): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(130): Illegal sequential statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(134): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(134): Attribute "event" requires a static signal prefix.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(134): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(134): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(134): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(134): Wait statement has no sensitivity list or time out clause.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(135): (vcom-1136) Unknown identifier "Z".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(137): near "if": (vcom-1576) expecting PROCESS.
# End time: 16:33:27 on Jun 06,2017, Elapsed time: 0:00:01
# Errors: 44, Warnings: 3
# /opt/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:34:18 on Jun 06,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity CORDIC_top
# -- Compiling entity test_top_file
# -- Compiling architecture test1 of test_top_file
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(27): (vcom-1115) Subtype indication found where type mark is required.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(30): (vcom-1136) Unknown identifier "string_hex_to_std_logic_vector".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(31): (vcom-1136) Unknown identifier "string_hex_to_std_logic_vector".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(38): near "return": (vcom-1576) expecting ';' or ')'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(42): (vcom-1396) Object "str_hex" cannot appear within the same interface list in which it is declared.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(44): String literal found where non-array type std.STANDARD.BOOLEAN was expected.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(44): near "=>": (vcom-1576) expecting ';'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(60): RETURN statement in procedure must not return a value.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(61): near "function": (vcom-1576) expecting CASE.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(81): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(81): (vcom-1136) Unknown identifier "sig_clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(81): (vcom-1136) Unknown identifier "sig_clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(82): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(82): (vcom-1136) Unknown identifier "sig_resetn".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(84): Illegal sequential statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(86): (vcom-1136) Unknown identifier "i".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(86): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(87): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(87): (vcom-1136) Unknown identifier "sig_x_in".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(88): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(88): (vcom-1136) Unknown identifier "sig_y_in".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(90): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(90): (vcom-1136) Unknown identifier "i".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(90): (vcom-1136) Unknown identifier "i".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(93): Illegal sequential statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(99): Illegal sequential statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(109): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(109): (vcom-1136) Unknown identifier "x_in".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(111): Illegal sequential statement.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(111): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(114): Illegal sequential statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(124): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(124): (vcom-1136) Unknown identifier "y_in".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(126): Illegal sequential statement.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(126): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(130): Illegal sequential statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(134): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(134): Attribute "event" requires a static signal prefix.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(134): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(134): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(134): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(134): Wait statement has no sensitivity list or time out clause.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(135): (vcom-1136) Unknown identifier "Z".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(137): near "if": (vcom-1576) expecting PROCESS.
# End time: 16:34:18 on Jun 06,2017, Elapsed time: 0:00:00
# Errors: 41, Warnings: 3
# /opt/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:35:12 on Jun 06,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity CORDIC_top
# -- Compiling entity test_top_file
# -- Compiling architecture test1 of test_top_file
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(26): (vcom-1115) Subtype indication found where type mark is required.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(29): (vcom-1136) Unknown identifier "string_hex_to_std_logic_vector".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(30): (vcom-1136) Unknown identifier "string_hex_to_std_logic_vector".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(36): (vcom-1115) Subtype indication found where type mark is required.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(40): (vcom-1014) Array type case expression must be of a locally static subtype.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(42): String literal found where non-array type std.STANDARD.BOOLEAN was expected.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(42): near "=>": (vcom-1576) expecting ';'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(59): near "function": (vcom-1576) expecting CASE.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(79): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(79): (vcom-1136) Unknown identifier "sig_clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(79): (vcom-1136) Unknown identifier "sig_clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(80): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(80): (vcom-1136) Unknown identifier "sig_resetn".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(82): Illegal sequential statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(83): Wait statements are not allowed in functions.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(84): (vcom-1136) Unknown identifier "i".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(84): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(85): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(85): (vcom-1136) Unknown identifier "sig_x_in".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(86): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(86): (vcom-1136) Unknown identifier "sig_y_in".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(87): Wait statements are not allowed in functions.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(88): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(88): (vcom-1136) Unknown identifier "i".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(88): (vcom-1136) Unknown identifier "i".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(90): Wait statements are not allowed in functions.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(91): Illegal sequential statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(97): Illegal sequential statement.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(104): (vcom-1283) Cannot reference file "ENTREES" inside pure function "string_hex_to_std_logic_vector".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(107): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(107): (vcom-1136) Unknown identifier "x_in".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(109): Illegal sequential statement.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(109): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(112): Illegal sequential statement.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(119): (vcom-1283) Cannot reference file "ENTREES" inside pure function "string_hex_to_std_logic_vector".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(122): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(122): (vcom-1136) Unknown identifier "y_in".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(124): Illegal sequential statement.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(124): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(128): Illegal sequential statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): Attribute "event" requires a static signal prefix.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): Wait statements are not allowed in functions.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): Wait statement has no sensitivity list or time out clause.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(133): (vcom-1136) Unknown identifier "Z".
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(134): (vcom-1283) Cannot reference file "SORTIES" inside pure function "string_hex_to_std_logic_vector".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(135): near "if": (vcom-1576) expecting PROCESS.
# End time: 16:35:12 on Jun 06,2017, Elapsed time: 0:00:00
# Errors: 44, Warnings: 6
# /opt/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:36:40 on Jun 06,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity CORDIC_top
# -- Compiling entity test_top_file
# -- Compiling architecture test1 of test_top_file
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(26): (vcom-1115) Subtype indication found where type mark is required.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(29): (vcom-1136) Unknown identifier "string_hex_to_std_logic_vector".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(30): (vcom-1136) Unknown identifier "string_hex_to_std_logic_vector".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(35): (vcom-1115) Subtype indication found where type mark is required.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(39): (vcom-1014) Array type case expression must be of a locally static subtype.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(41): String literal found where non-array type std.STANDARD.BOOLEAN was expected.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(41): near "=>": (vcom-1576) expecting ';'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(58): near "string_hex_to_std_lo": (vcom-1576) expecting CASE.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(78): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(78): (vcom-1136) Unknown identifier "sig_clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(78): (vcom-1136) Unknown identifier "sig_clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(79): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(79): (vcom-1136) Unknown identifier "sig_resetn".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(81): Illegal sequential statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(82): Wait statements are not allowed in functions.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(83): (vcom-1136) Unknown identifier "i".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(83): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(84): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(84): (vcom-1136) Unknown identifier "sig_x_in".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(85): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(85): (vcom-1136) Unknown identifier "sig_y_in".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(86): Wait statements are not allowed in functions.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(87): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(87): (vcom-1136) Unknown identifier "i".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(87): (vcom-1136) Unknown identifier "i".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(89): Wait statements are not allowed in functions.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(90): Illegal sequential statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(96): Illegal sequential statement.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(103): (vcom-1283) Cannot reference file "ENTREES" inside pure function "string_hex_to_std_logic_vector".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(106): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(106): (vcom-1136) Unknown identifier "x_in".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(108): Illegal sequential statement.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(108): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(111): Illegal sequential statement.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(118): (vcom-1283) Cannot reference file "ENTREES" inside pure function "string_hex_to_std_logic_vector".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(121): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(121): (vcom-1136) Unknown identifier "y_in".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(123): Illegal sequential statement.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(123): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(127): Illegal sequential statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(131): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(131): Attribute "event" requires a static signal prefix.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(131): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(131): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(131): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(131): Wait statements are not allowed in functions.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(131): Wait statement has no sensitivity list or time out clause.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): (vcom-1136) Unknown identifier "Z".
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(133): (vcom-1283) Cannot reference file "SORTIES" inside pure function "string_hex_to_std_logic_vector".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(134): near "if": (vcom-1576) expecting PROCESS.
# End time: 16:36:40 on Jun 06,2017, Elapsed time: 0:00:00
# Errors: 44, Warnings: 6
# /opt/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:38:27 on Jun 06,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity CORDIC_top
# -- Compiling entity test_top_file
# -- Compiling architecture test1 of test_top_file
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(26): (vcom-1115) Subtype indication found where type mark is required.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(30): (vcom-1014) Array type case expression must be of a locally static subtype.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(32): String literal found where non-array type std.STANDARD.BOOLEAN was expected.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(32): near "=>": (vcom-1576) expecting ';'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(49): near "string_hex_to_std_lo": (vcom-1576) expecting CASE.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(55): (vcom-1136) Unknown identifier "val_std".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(57): (vcom-1136) Unknown identifier "val_std".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(58): Labels do not match: 'string_hex_to_std_logic_vector' and 'string_to_slv'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(107): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(107): (vcom-1136) Unknown identifier "x_in".
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(109): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(122): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(122): (vcom-1136) Unknown identifier "y_in".
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(124): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): Attribute "event" requires a static signal prefix.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): Wait statement has no sensitivity list or time out clause.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(133): (vcom-1136) Unknown identifier "Z".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(135): near "if": (vcom-1576) expecting PROCESS.
# End time: 16:38:27 on Jun 06,2017, Elapsed time: 0:00:00
# Errors: 19, Warnings: 3
# /opt/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:39:20 on Jun 06,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity CORDIC_top
# -- Compiling entity test_top_file
# -- Compiling architecture test1 of test_top_file
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(26): (vcom-1115) Subtype indication found where type mark is required.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(30): (vcom-1014) Array type case expression must be of a locally static subtype.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(51): (vcom-1115) Subtype indication found where type mark is required.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(54): (vcom-1600) No feasible entries for subprogram "string_hex_to_std_logic_vector".
#    Visible subprograms are:
#       (explicit) test1.string_hex_to_std_logic_vector[std.STANDARD.STRING return STD_LOGIC_VECTOR] at /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(26)
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(55): (vcom-1600) No feasible entries for subprogram "string_hex_to_std_logic_vector".
#    Visible subprograms are:
#       (explicit) test1.string_hex_to_std_logic_vector[std.STANDARD.STRING return STD_LOGIC_VECTOR] at /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(26)
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(107): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(107): (vcom-1136) Unknown identifier "x_in".
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(109): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(122): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(122): (vcom-1136) Unknown identifier "y_in".
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(124): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): Attribute "event" requires a static signal prefix.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): Wait statement has no sensitivity list or time out clause.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(133): (vcom-1136) Unknown identifier "Z".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(135): near "if": (vcom-1576) expecting PROCESS.
# End time: 16:39:20 on Jun 06,2017, Elapsed time: 0:00:00
# Errors: 16, Warnings: 3
# /opt/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:40:55 on Jun 06,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity CORDIC_top
# -- Compiling entity test_top_file
# -- Compiling architecture test1 of test_top_file
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(26): (vcom-1115) Subtype indication found where type mark is required.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(30): (vcom-1014) Array type case expression must be of a locally static subtype.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(51): (vcom-1115) Subtype indication found where type mark is required.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(54): (vcom-1600) No feasible entries for subprogram "string_hex_to_std_logic_vector".
#    Visible subprograms are:
#       (explicit) test1.string_hex_to_std_logic_vector[std.STANDARD.STRING return STD_LOGIC_VECTOR] at /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(26)
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(55): (vcom-1600) No feasible entries for subprogram "string_hex_to_std_logic_vector".
#    Visible subprograms are:
#       (explicit) test1.string_hex_to_std_logic_vector[std.STANDARD.STRING return STD_LOGIC_VECTOR] at /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(26)
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(107): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(107): (vcom-1136) Unknown identifier "x_in".
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(109): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(122): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(122): (vcom-1136) Unknown identifier "y_in".
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(124): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): Attribute "event" requires a static signal prefix.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): Wait statement has no sensitivity list or time out clause.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(133): (vcom-1136) Unknown identifier "Z".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(136): Labels do not match: 'ECRITURE_out' and 'ECRITURE'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(30): (vcom-1339) Case statement choices cover only 16 out of 256 cases.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(137): VHDL Compiler exiting
# End time: 16:40:56 on Jun 06,2017, Elapsed time: 0:00:01
# Errors: 18, Warnings: 3
# /opt/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:41:13 on Jun 06,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity CORDIC_top
# -- Compiling entity test_top_file
# -- Compiling architecture test1 of test_top_file
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(26): (vcom-1115) Subtype indication found where type mark is required.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(30): (vcom-1014) Array type case expression must be of a locally static subtype.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(51): (vcom-1115) Subtype indication found where type mark is required.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(54): (vcom-1600) No feasible entries for subprogram "string_hex_to_std_logic_vector".
#    Visible subprograms are:
#       (explicit) test1.string_hex_to_std_logic_vector[std.STANDARD.STRING return STD_LOGIC_VECTOR] at /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(26)
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(55): (vcom-1600) No feasible entries for subprogram "string_hex_to_std_logic_vector".
#    Visible subprograms are:
#       (explicit) test1.string_hex_to_std_logic_vector[std.STANDARD.STRING return STD_LOGIC_VECTOR] at /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(26)
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(107): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(107): (vcom-1136) Unknown identifier "x_in".
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(109): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(122): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(122): (vcom-1136) Unknown identifier "y_in".
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(124): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): Attribute "event" requires a static signal prefix.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): Wait statement has no sensitivity list or time out clause.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(133): (vcom-1136) Unknown identifier "Z".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(30): (vcom-1339) Case statement choices cover only 16 out of 256 cases.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(137): VHDL Compiler exiting
# End time: 16:41:13 on Jun 06,2017, Elapsed time: 0:00:00
# Errors: 17, Warnings: 3
# /opt/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:42:12 on Jun 06,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity CORDIC_top
# -- Compiling entity test_top_file
# -- Compiling architecture test1 of test_top_file
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(30): (vcom-1014) Array type case expression must be of a locally static subtype.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(54): (vcom-1600) No feasible entries for subprogram "string_hex_to_std_logic_vector".
#    Visible subprograms are:
#       (explicit) test1.string_hex_to_std_logic_vector[std.STANDARD.STRING return STD_LOGIC_VECTOR] at /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(26)
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(55): (vcom-1600) No feasible entries for subprogram "string_hex_to_std_logic_vector".
#    Visible subprograms are:
#       (explicit) test1.string_hex_to_std_logic_vector[std.STANDARD.STRING return STD_LOGIC_VECTOR] at /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(26)
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(107): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(107): (vcom-1136) Unknown identifier "x_in".
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(109): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(122): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(122): (vcom-1136) Unknown identifier "y_in".
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(124): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): Attribute "event" requires a static signal prefix.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): Wait statement has no sensitivity list or time out clause.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(133): (vcom-1136) Unknown identifier "Z".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(30): (vcom-1339) Case statement choices cover only 16 out of 256 cases.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(137): VHDL Compiler exiting
# End time: 16:42:12 on Jun 06,2017, Elapsed time: 0:00:00
# Errors: 15, Warnings: 3
# /opt/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:43:22 on Jun 06,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity CORDIC_top
# -- Compiling entity test_top_file
# -- Compiling architecture test1 of test_top_file
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(31): String literal found where non-array type std.STANDARD.CHARACTER was expected.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(32): String literal found where non-array type std.STANDARD.CHARACTER was expected.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(33): String literal found where non-array type std.STANDARD.CHARACTER was expected.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(34): String literal found where non-array type std.STANDARD.CHARACTER was expected.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(35): String literal found where non-array type std.STANDARD.CHARACTER was expected.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(36): String literal found where non-array type std.STANDARD.CHARACTER was expected.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(37): String literal found where non-array type std.STANDARD.CHARACTER was expected.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(38): String literal found where non-array type std.STANDARD.CHARACTER was expected.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(39): String literal found where non-array type std.STANDARD.CHARACTER was expected.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(40): String literal found where non-array type std.STANDARD.CHARACTER was expected.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(41): String literal found where non-array type std.STANDARD.CHARACTER was expected.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(42): String literal found where non-array type std.STANDARD.CHARACTER was expected.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(43): String literal found where non-array type std.STANDARD.CHARACTER was expected.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(44): String literal found where non-array type std.STANDARD.CHARACTER was expected.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(45): String literal found where non-array type std.STANDARD.CHARACTER was expected.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(46): String literal found where non-array type std.STANDARD.CHARACTER was expected.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(107): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(107): (vcom-1136) Unknown identifier "x_in".
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(109): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(122): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(122): (vcom-1136) Unknown identifier "y_in".
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(124): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): Attribute "event" requires a static signal prefix.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): Wait statement has no sensitivity list or time out clause.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(133): (vcom-1136) Unknown identifier "Z".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(30): (vcom-1339) Case statement choices cover only 16 out of 256 cases.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(137): VHDL Compiler exiting
# End time: 16:43:22 on Jun 06,2017, Elapsed time: 0:00:00
# Errors: 28, Warnings: 3
# /opt/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:43:43 on Jun 06,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity CORDIC_top
# -- Compiling entity test_top_file
# -- Compiling architecture test1 of test_top_file
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(32): String literal found where non-array type std.STANDARD.CHARACTER was expected.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(33): String literal found where non-array type std.STANDARD.CHARACTER was expected.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(34): String literal found where non-array type std.STANDARD.CHARACTER was expected.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(35): String literal found where non-array type std.STANDARD.CHARACTER was expected.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(36): String literal found where non-array type std.STANDARD.CHARACTER was expected.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(37): String literal found where non-array type std.STANDARD.CHARACTER was expected.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(38): String literal found where non-array type std.STANDARD.CHARACTER was expected.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(39): String literal found where non-array type std.STANDARD.CHARACTER was expected.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(40): String literal found where non-array type std.STANDARD.CHARACTER was expected.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(41): String literal found where non-array type std.STANDARD.CHARACTER was expected.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(42): String literal found where non-array type std.STANDARD.CHARACTER was expected.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(43): String literal found where non-array type std.STANDARD.CHARACTER was expected.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(44): String literal found where non-array type std.STANDARD.CHARACTER was expected.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(45): String literal found where non-array type std.STANDARD.CHARACTER was expected.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(46): String literal found where non-array type std.STANDARD.CHARACTER was expected.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(107): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(107): (vcom-1136) Unknown identifier "x_in".
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(109): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(122): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(122): (vcom-1136) Unknown identifier "y_in".
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(124): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): Attribute "event" requires a static signal prefix.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): Wait statement has no sensitivity list or time out clause.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(133): (vcom-1136) Unknown identifier "Z".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(30): (vcom-1339) Case statement choices cover only 16 out of 256 cases.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(137): VHDL Compiler exiting
# End time: 16:43:43 on Jun 06,2017, Elapsed time: 0:00:00
# Errors: 27, Warnings: 3
# /opt/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:45:06 on Jun 06,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity CORDIC_top
# -- Compiling entity test_top_file
# -- Compiling architecture test1 of test_top_file
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(107): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(107): (vcom-1136) Unknown identifier "x_in".
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(109): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(122): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(122): (vcom-1136) Unknown identifier "y_in".
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(124): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): Attribute "event" requires a static signal prefix.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(132): Wait statement has no sensitivity list or time out clause.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(133): (vcom-1136) Unknown identifier "Z".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(30): (vcom-1339) Case statement choices cover only 16 out of 256 cases.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(137): VHDL Compiler exiting
# End time: 16:45:06 on Jun 06,2017, Elapsed time: 0:00:00
# Errors: 12, Warnings: 3
# /opt/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:47:16 on Jun 06,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity CORDIC_top
# -- Compiling entity test_top_file
# -- Compiling architecture test1 of test_top_file
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(89): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(89): Attribute "event" requires a static signal prefix.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(89): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(89): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(89): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(89): Wait statement has no sensitivity list or time out clause.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(105): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(105): Attribute "event" requires a static signal prefix.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(105): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(105): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(105): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(105): Wait statement has no sensitivity list or time out clause.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(106): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(106): (vcom-1136) Unknown identifier "y_in".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(116): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(116): Attribute "event" requires a static signal prefix.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(116): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(116): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(116): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(116): Wait statement has no sensitivity list or time out clause.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(117): (vcom-1136) Unknown identifier "Z".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(30): (vcom-1339) Case statement choices cover only 16 out of 256 cases.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(121): VHDL Compiler exiting
# End time: 16:47:16 on Jun 06,2017, Elapsed time: 0:00:00
# Errors: 20, Warnings: 3
# /opt/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:49:09 on Jun 06,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity CORDIC_top
# -- Compiling entity test_top_file
# -- Compiling architecture test1 of test_top_file
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(89): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(89): Attribute "event" requires a static signal prefix.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(89): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(89): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(89): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(89): Wait statement has no sensitivity list or time out clause.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(105): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(105): Attribute "event" requires a static signal prefix.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(105): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(105): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(105): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(105): Wait statement has no sensitivity list or time out clause.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(106): Illegal target for signal assignment.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(106): (vcom-1136) Unknown identifier "y_in".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(116): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(116): Attribute "event" requires a static signal prefix.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(116): (vcom-1136) Unknown identifier "clk".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(116): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(116): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(116): Wait statement has no sensitivity list or time out clause.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(117): (vcom-1136) Unknown identifier "Z".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(30): (vcom-1339) Case statement choices cover only 16 out of 256 cases.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(121): VHDL Compiler exiting
# End time: 16:49:09 on Jun 06,2017, Elapsed time: 0:00:00
# Errors: 20, Warnings: 3
# /opt/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:50:02 on Jun 06,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity CORDIC_top
# -- Compiling entity test_top_file
# -- Compiling architecture test1 of test_top_file
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(117): (vcom-1136) Unknown identifier "Z".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(30): (vcom-1339) Case statement choices cover only 16 out of 256 cases.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(121): VHDL Compiler exiting
# End time: 16:50:02 on Jun 06,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# /opt/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:50:24 on Jun 06,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity CORDIC_top
# -- Compiling entity test_top_file
# -- Compiling architecture test1 of test_top_file
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(117): (vcom-1600) No feasible entries for subprogram "write".
#    Visible subprograms are:
#       (implicit) TEXTIO.write[std.TEXTIO.TEXT, std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/textio.vhd(15)
#       (explicit) TEXTIO.WRITE[std.TEXTIO.LINE, BIT, std.TEXTIO.SIDE, NATURAL] at $MODEL_TECH/../vhdl_src/std/textio.vhd(123)
#       (explicit) TEXTIO.WRITE[std.TEXTIO.LINE, BIT_VECTOR, std.TEXTIO.SIDE, NATURAL] at $MODEL_TECH/../vhdl_src/std/textio.vhd(126)
#       (explicit) TEXTIO.WRITE[std.TEXTIO.LINE, BOOLEAN, std.TEXTIO.SIDE, NATURAL] at $MODEL_TECH/../vhdl_src/std/textio.vhd(129)
#       (explicit) TEXTIO.WRITE[std.TEXTIO.LINE, std.STANDARD.CHARACTER, std.TEXTIO.SIDE, NATURAL] at $MODEL_TECH/../vhdl_src/std/textio.vhd(132)
#       (explicit) TEXTIO.WRITE[std.TEXTIO.LINE, INTEGER, std.TEXTIO.SIDE, NATURAL] at $MODEL_TECH/../vhdl_src/std/textio.vhd(135)
#       (explicit) TEXTIO.WRITE[std.TEXTIO.LINE, std.STANDARD.REAL, std.TEXTIO.SIDE, NATURAL, NATURAL] at $MODEL_TECH/../vhdl_src/std/textio.vhd(138)
#       (explicit) TEXTIO.WRITE[std.TEXTIO.LINE, std.STANDARD.STRING, std.TEXTIO.SIDE, NATURAL] at $MODEL_TECH/../vhdl_src/std/textio.vhd(145)
#       (explicit) TEXTIO.WRITE[std.TEXTIO.LINE, std.STANDARD.TIME, std.TEXTIO.SIDE, NATURAL, std.STANDARD.TIME] at $MODEL_TECH/../vhdl_src/std/textio.vhd(148)
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(30): (vcom-1339) Case statement choices cover only 16 out of 256 cases.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(121): VHDL Compiler exiting
# End time: 16:50:24 on Jun 06,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# /opt/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:54:43 on Jun 06,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity CORDIC_top
# -- Compiling entity test_top_file
# -- Compiling architecture test1 of test_top_file
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(117): (vcom-1136) Unknown identifier "Z".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(30): (vcom-1339) Case statement choices cover only 16 out of 256 cases.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(121): VHDL Compiler exiting
# End time: 16:54:43 on Jun 06,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# /opt/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:56:21 on Jun 06,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity CORDIC_top
# -- Compiling entity test_top_file
# -- Compiling architecture test1 of test_top_file
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(118): (vcom-1136) Unknown identifier "Z".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(122): VHDL Compiler exiting
# End time: 16:56:21 on Jun 06,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /opt/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:57:47 on Jun 06,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity CORDIC_top
# -- Compiling entity test_top_file
# -- Compiling architecture test1 of test_top_file
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(118): (vcom-1600) No feasible entries for subprogram "write".
#    Visible subprograms are:
#       (implicit) TEXTIO.write[std.TEXTIO.TEXT, std.STANDARD.STRING] at $MODEL_TECH/../vhdl_src/std/textio.vhd(15)
#       (explicit) TEXTIO.WRITE[std.TEXTIO.LINE, BIT, std.TEXTIO.SIDE, NATURAL] at $MODEL_TECH/../vhdl_src/std/textio.vhd(123)
#       (explicit) TEXTIO.WRITE[std.TEXTIO.LINE, BIT_VECTOR, std.TEXTIO.SIDE, NATURAL] at $MODEL_TECH/../vhdl_src/std/textio.vhd(126)
#       (explicit) TEXTIO.WRITE[std.TEXTIO.LINE, BOOLEAN, std.TEXTIO.SIDE, NATURAL] at $MODEL_TECH/../vhdl_src/std/textio.vhd(129)
#       (explicit) TEXTIO.WRITE[std.TEXTIO.LINE, std.STANDARD.CHARACTER, std.TEXTIO.SIDE, NATURAL] at $MODEL_TECH/../vhdl_src/std/textio.vhd(132)
#       (explicit) TEXTIO.WRITE[std.TEXTIO.LINE, INTEGER, std.TEXTIO.SIDE, NATURAL] at $MODEL_TECH/../vhdl_src/std/textio.vhd(135)
#       (explicit) TEXTIO.WRITE[std.TEXTIO.LINE, std.STANDARD.REAL, std.TEXTIO.SIDE, NATURAL, NATURAL] at $MODEL_TECH/../vhdl_src/std/textio.vhd(138)
#       (explicit) TEXTIO.WRITE[std.TEXTIO.LINE, std.STANDARD.STRING, std.TEXTIO.SIDE, NATURAL] at $MODEL_TECH/../vhdl_src/std/textio.vhd(145)
#       (explicit) TEXTIO.WRITE[std.TEXTIO.LINE, std.STANDARD.TIME, std.TEXTIO.SIDE, NATURAL, std.STANDARD.TIME] at $MODEL_TECH/../vhdl_src/std/textio.vhd(148)
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(122): VHDL Compiler exiting
# End time: 16:57:47 on Jun 06,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /opt/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:01:58 on Jun 06,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading entity CORDIC_top
# -- Compiling entity test_top_file
# -- Compiling architecture test1 of test_top_file
# End time: 17:01:58 on Jun 06,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim lib_BENCH.test_top_file
# vsim lib_BENCH.test_top_file 
# Start time: 17:02:05 on Jun 06,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading ieee.std_logic_textio(body)
# Loading lib_BENCH.test_top_file(test1)
# Loading lib_vhd.cordic_top(a)
# Loading lib_vhd.cell(a)
# ** Warning: (vsim-7) Failed to open VHDL file "x_simu.dat" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /test_top_file
# ** Warning: (vsim-7) Failed to open VHDL file "y_simu.dat" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /test_top_file
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:05:23 on Jun 06,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading entity CORDIC_top
# -- Compiling entity test_top_file
# -- Compiling architecture test1 of test_top_file
# End time: 17:05:23 on Jun 06,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim lib_BENCH.test_top_file(test1)
# End time: 17:05:25 on Jun 06,2017, Elapsed time: 0:03:20
# Errors: 0, Warnings: 2
# vsim lib_BENCH.test_top_file(test1) 
# Start time: 17:05:25 on Jun 06,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading ieee.std_logic_textio(body)
# Loading lib_BENCH.test_top_file(test1)
# Loading lib_vhd.cordic_top(a)
# Loading lib_vhd.cell(a)
# ** Warning: (vsim-7) Failed to open VHDL file "./x_simu.dat" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /test_top_file
# ** Warning: (vsim-7) Failed to open VHDL file "./y_simu.dat" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /test_top_file
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:06:03 on Jun 06,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading entity CORDIC_top
# -- Compiling entity test_top_file
# -- Compiling architecture test1 of test_top_file
# End time: 17:06:03 on Jun 06,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim lib_BENCH.test_top_file(test1)
# End time: 17:06:12 on Jun 06,2017, Elapsed time: 0:00:47
# Errors: 0, Warnings: 2
# vsim lib_BENCH.test_top_file(test1) 
# Start time: 17:06:12 on Jun 06,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading ieee.std_logic_textio(body)
# Loading lib_BENCH.test_top_file(test1)
# Loading lib_vhd.cordic_top(a)
# Loading lib_vhd.cell(a)
vsim lib_BENCH.test_top_file
# End time: 17:06:21 on Jun 06,2017, Elapsed time: 0:00:09
# Errors: 0, Warnings: 0
# vsim lib_BENCH.test_top_file 
# Start time: 17:06:21 on Jun 06,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading ieee.std_logic_textio(body)
# Loading lib_BENCH.test_top_file(test1)
# Loading lib_vhd.cordic_top(a)
# Loading lib_vhd.cell(a)
vsim lib_BENCH.test_top_file(test1)
# End time: 17:06:25 on Jun 06,2017, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# vsim lib_BENCH.test_top_file(test1) 
# Start time: 17:06:25 on Jun 06,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading ieee.std_logic_textio(body)
# Loading lib_BENCH.test_top_file(test1)
# Loading lib_vhd.cordic_top(a)
# Loading lib_vhd.cell(a)
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:06:27 on Jun 06,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading entity CORDIC_top
# -- Compiling entity test_top_file
# -- Compiling architecture test1 of test_top_file
# End time: 17:06:27 on Jun 06,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim lib_BENCH.test_top_file(test1)
# End time: 17:06:33 on Jun 06,2017, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# vsim lib_BENCH.test_top_file(test1) 
# Start time: 17:06:33 on Jun 06,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading ieee.std_logic_textio(body)
# Loading lib_BENCH.test_top_file(test1)
# Loading lib_vhd.cordic_top(a)
# Loading lib_vhd.cell(a)
add wave -position insertpoint sim:/test_top_file/C1/*
run -all
# ** Fatal: (vsim-3551) TEXTIO : Read past end of file "./bench/y_simu.dat".
#    Time: 31070 ns  Iteration: 0  Process: /test_top_file/LECTURE_Y File: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Fatal error in Process LECTURE_Y at /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd line 104
# 
# HDL call sequence:
# Stopped at /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 104 Process LECTURE_Y
# 
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:11:55 on Jun 06,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading entity CORDIC_top
# -- Compiling entity test_top_file
# -- Compiling architecture test1 of test_top_file
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(119): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
#         ieee.std_logic_arith.SIGNED (type declaration)
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(123): VHDL Compiler exiting
# End time: 17:11:55 on Jun 06,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /opt/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:12:17 on Jun 06,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading entity CORDIC_top
# -- Compiling entity test_top_file
# -- Compiling architecture test1 of test_top_file
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(119): (vcom-1600) No feasible entries for subprogram "TO_INTEGER".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_INTEGER[UNRESOLVED_UNSIGNED return NATURAL] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1446)
#       (explicit) NUMERIC_STD.TO_INTEGER[UNRESOLVED_SIGNED return INTEGER] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1454)
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(123): VHDL Compiler exiting
# End time: 17:12:17 on Jun 06,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /opt/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:12:35 on Jun 06,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading entity CORDIC_top
# -- Compiling entity test_top_file
# -- Compiling architecture test1 of test_top_file
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(119): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
#         ieee.std_logic_arith.SIGNED (type declaration)
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(123): VHDL Compiler exiting
# End time: 17:12:35 on Jun 06,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /opt/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:15:06 on Jun 06,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading entity CORDIC_top
# -- Compiling entity test_top_file
# -- Compiling architecture test1 of test_top_file
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(118): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
#         ieee.std_logic_arith.SIGNED (type declaration)
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(122): VHDL Compiler exiting
# End time: 17:15:06 on Jun 06,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /opt/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:16:35 on Jun 06,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading entity CORDIC_top
# -- Compiling entity test_top_file
# -- Compiling architecture test1 of test_top_file
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(118): (vcom-1078) Identifier "signed" is not directly visible.
#    Potentially visible declarations are:
#         ieee.NUMERIC_STD.SIGNED (subtype declaration)
#         ieee.std_logic_arith.SIGNED (type declaration)
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(123): VHDL Compiler exiting
# End time: 17:16:35 on Jun 06,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /opt/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:17:26 on Jun 06,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading entity CORDIC_top
# -- Compiling entity test_top_file
# -- Compiling architecture test1 of test_top_file
# End time: 17:17:26 on Jun 06,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim lib_BENCH.test_top_file(test1)
# End time: 17:17:34 on Jun 06,2017, Elapsed time: 0:11:01
# Errors: 17, Warnings: 0
# vsim lib_BENCH.test_top_file(test1) 
# Start time: 17:17:34 on Jun 06,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.math_real(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading lib_BENCH.test_top_file(test1)
# Loading lib_vhd.cordic_top(a)
# Loading lib_vhd.cell(a)
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 0  Instance: /test_top_file
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 10 ns  Iteration: 0  Instance: /test_top_file
# ** Fatal: (vsim-3551) TEXTIO : Read past end of file "./bench/y_simu.dat".
#    Time: 31070 ns  Iteration: 0  Process: /test_top_file/LECTURE_Y File: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Fatal error in Process LECTURE_Y at /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd line 103
# 
# HDL call sequence:
# Stopped at /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 103 Process LECTURE_Y
# 
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:24:29 on Jun 06,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading entity CORDIC_top
# -- Compiling entity test_top_file
# -- Compiling architecture test1 of test_top_file
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(90): near "reset_n": (vcom-1576) expecting ';'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(107): near "reset_n": (vcom-1576) expecting ';'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(119): near "reset_n": (vcom-1576) expecting ';'.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(126): VHDL Compiler exiting
# End time: 17:24:29 on Jun 06,2017, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# /opt/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:24:59 on Jun 06,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading entity CORDIC_top
# -- Compiling entity test_top_file
# -- Compiling architecture test1 of test_top_file
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(90): (vcom-1136) Unknown identifier "reset_n".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(90): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(90): Wait statement has no sensitivity list or time out clause.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(107): (vcom-1136) Unknown identifier "reset_n".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(107): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(107): Wait statement has no sensitivity list or time out clause.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(119): (vcom-1136) Unknown identifier "reset_n".
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(119): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Warning: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(119): Wait statement has no sensitivity list or time out clause.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd(126): VHDL Compiler exiting
# End time: 17:24:59 on Jun 06,2017, Elapsed time: 0:00:00
# Errors: 7, Warnings: 3
# /opt/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:35:55 on Jun 06,2017
# vcom -reportprogress 300 -work lib_BENCH /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading entity CORDIC_top
# -- Compiling entity test_top_file
# -- Compiling architecture test1 of test_top_file
# End time: 17:35:55 on Jun 06,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run -all
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 103 Process LECTURE_Y
# 
run -all
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /home/floriant/Documents/Prj_conception/Design/bench/bench_top_stimu.vhd 103 Process LECTURE_Y
# 
restart
# Loading lib_BENCH.test_top_file(test1)
run -all
vsim lib_BENCH.test_top_file(test1)
# End time: 17:36:32 on Jun 06,2017, Elapsed time: 0:18:58
# Errors: 17, Warnings: 5
# vsim lib_BENCH.test_top_file(test1) 
# Start time: 17:36:32 on Jun 06,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.math_real(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading lib_BENCH.test_top_file(test1)
# Loading lib_vhd.cordic_top(a)
# Loading lib_vhd.cell(a)
add wave -position insertpoint sim:/test_top_file/C1/*
run -all
# End time: 17:37:48 on Jun 06,2017, Elapsed time: 0:01:16
# Errors: 0, Warnings: 0
