-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
-- Date        : Sat Nov 18 18:21:56 2023
-- Host        : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/ubuntu/Lab_UART_V2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_caravel_0_0/design_1_caravel_0_0_sim_netlist.vhdl
-- Design      : design_1_caravel_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_InstructionCache is
  port (
    IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    reset0 : out STD_LOGIC;
    writeBack_arbitration_isValid_reg : out STD_LOGIC;
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[30]\ : out STD_LOGIC;
    execute_to_memory_BRANCH_DO_reg : out STD_LOGIC;
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[29]\ : out STD_LOGIC;
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[27]\ : out STD_LOGIC;
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[26]\ : out STD_LOGIC;
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[25]\ : out STD_LOGIC;
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[24]\ : out STD_LOGIC;
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[23]\ : out STD_LOGIC;
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[22]\ : out STD_LOGIC;
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[21]\ : out STD_LOGIC;
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[20]\ : out STD_LOGIC;
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[19]\ : out STD_LOGIC;
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[18]\ : out STD_LOGIC;
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[16]\ : out STD_LOGIC;
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[15]\ : out STD_LOGIC;
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[14]\ : out STD_LOGIC;
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[13]\ : out STD_LOGIC;
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[12]\ : out STD_LOGIC;
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[11]\ : out STD_LOGIC;
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[10]\ : out STD_LOGIC;
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[7]\ : out STD_LOGIC;
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[6]\ : out STD_LOGIC;
    \io_cpu_fetch_data_regNextWhen_reg[6]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \decode_to_execute_INSTRUCTION_reg[21]\ : out STD_LOGIC;
    \FSM_onehot_grant_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \lineLoader_address_reg[28]_0\ : out STD_LOGIC;
    \dbg_uart_address_reg[3]\ : out STD_LOGIC;
    \dbg_uart_address_reg[3]_0\ : out STD_LOGIC;
    state_reg : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[2]\ : out STD_LOGIC;
    \_zz_iBusWishbone_ADR_reg[2]\ : out STD_LOGIC;
    \dbg_uart_address_reg[13]\ : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[3]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \la_ien_storage[127]_i_4_0\ : out STD_LOGIC;
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \mgmtsoc_scratch_storage_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \dBus_cmd_rData_address_reg[12]\ : out STD_LOGIC;
    \uartwishbonebridge_state_reg[2]\ : out STD_LOGIC;
    \litespi_state_reg[0]\ : out STD_LOGIC;
    \dbg_uart_address_reg[19]\ : out STD_LOGIC;
    \dbg_uart_address_reg[18]\ : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[2]_0\ : out STD_LOGIC;
    \lineLoader_address_reg[23]_0\ : out STD_LOGIC;
    \FSM_onehot_grant_reg[0]\ : out STD_LOGIC;
    o_wb_ack_reg : out STD_LOGIC;
    \FSM_onehot_grant_reg[0]_0\ : out STD_LOGIC;
    \FSM_onehot_grant_reg[0]_1\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    mgmtsoc_litespimmap_burst_cs_reg : out STD_LOGIC;
    mgmtsoc_vexriscv_transfer_complete_reg : out STD_LOGIC;
    \dbg_uart_address_reg[29]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    mgmtsoc_vexriscv_transfer_complete_reg_0 : out STD_LOGIC;
    \user_irq_ena_storage_reg[2]\ : out STD_LOGIC;
    \user_irq_ena_storage_reg[1]\ : out STD_LOGIC;
    \user_irq_ena_storage_reg[0]\ : out STD_LOGIC;
    \dbg_uart_address_reg[13]_0\ : out STD_LOGIC;
    \dbg_uart_address_reg[11]\ : out STD_LOGIC;
    \dbg_uart_address_reg[13]_1\ : out STD_LOGIC;
    \dbg_uart_address_reg[13]_2\ : out STD_LOGIC;
    \dbg_uart_address_reg[13]_3\ : out STD_LOGIC;
    \dbg_uart_address_reg[13]_4\ : out STD_LOGIC;
    \dbg_uart_address_reg[13]_5\ : out STD_LOGIC;
    dff2_bus_ack0 : out STD_LOGIC;
    \uartwishbonebridge_state_reg[2]_0\ : out STD_LOGIC;
    dff_bus_ack0 : out STD_LOGIC;
    \uartwishbonebridge_state_reg[2]_1\ : out STD_LOGIC;
    \dbg_uart_address_reg[19]_0\ : out STD_LOGIC;
    \FSM_sequential_litespiphy_state_reg[0]\ : out STD_LOGIC;
    clear_req_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_start_local0 : out STD_LOGIC;
    frame_err_reg : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dbg_uart_address_reg[6]\ : out STD_LOGIC;
    \dbg_uart_address_reg[7]\ : out STD_LOGIC;
    \FSM_onehot_grant_reg[1]\ : out STD_LOGIC;
    \rx_buffer_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_grant_reg[1]_0\ : out STD_LOGIC;
    \dbg_uart_address_reg[4]\ : out STD_LOGIC;
    \dbg_uart_address_reg[5]\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_wbbd_state_reg[1]\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[3]\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[3]_0\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[3]_1\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[3]_2\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[3]_3\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[5]\ : out STD_LOGIC;
    \FSM_onehot_grant_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_grant_reg[2]_1\ : out STD_LOGIC;
    \FSM_onehot_grant_reg[2]_2\ : out STD_LOGIC;
    \FSM_sequential_litespiphy_state_reg[0]_0\ : out STD_LOGIC;
    mgmtsoc_vexriscv_transfer_in_progress_reg : out STD_LOGIC;
    mgmtsoc_vexriscv_transfer_complete_reg_1 : out STD_LOGIC;
    state_reg_0 : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[3]_0\ : out STD_LOGIC;
    \uart_pending_r_reg[0]\ : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[2]_1\ : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[12]_0\ : out STD_LOGIC;
    \uart_pending_r_reg[1]\ : out STD_LOGIC;
    \uart_enable_storage_reg[0]\ : out STD_LOGIC;
    \uart_enable_storage_reg[1]\ : out STD_LOGIC;
    \user_irq_ena_storage_reg[0]_0\ : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[12]_1\ : out STD_LOGIC;
    \user_irq_ena_storage_reg[1]_0\ : out STD_LOGIC;
    \user_irq_ena_storage_reg[2]_0\ : out STD_LOGIC;
    \mgmtsoc_reset_storage_reg[0]\ : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[11]\ : out STD_LOGIC;
    \mgmtsoc_reset_storage_reg[1]\ : out STD_LOGIC;
    int_rst_reg : out STD_LOGIC;
    dff2_we_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dff_we_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \litespi_state_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dbg_uart_address_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dbg_uart_address_reg[11]_0\ : out STD_LOGIC;
    \la_ien_storage[127]_i_4_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dBus_cmd_rData_address_reg[2]_2\ : out STD_LOGIC;
    \interface0_bank_bus_dat_r[31]_i_1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mgmtsoc_load_storage[31]_i_2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dBus_cmd_rData_address_reg[2]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    csrbank18_ev_pending_re : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[12]_2\ : out STD_LOGIC;
    csrbank17_ev_pending_re : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[11]_0\ : out STD_LOGIC;
    csrbank16_ev_pending_re : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[12]_3\ : out STD_LOGIC;
    csrbank15_ev_pending_re : out STD_LOGIC;
    csrbank14_ev_pending_re : out STD_LOGIC;
    csrbank13_ev_pending_re : out STD_LOGIC;
    csrbank11_ev_pending_re : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[2]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dBus_cmd_rData_address_reg[2]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_grant_reg[1]_1\ : out STD_LOGIC;
    mgmtsoc_master_rx_fifo_source_valid_reg : out STD_LOGIC;
    mgmtsoc_master_rx_fifo_source_valid_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_rst_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dbg_uart_address_reg[12]\ : out STD_LOGIC;
    csrbank9_mosi0_re : out STD_LOGIC;
    \interface3_bank_bus_dat_r[31]_i_1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    csrbank0_reset0_re : out STD_LOGIC;
    uart_tx_fifo_readable_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \uart_tx_fifo_level0_reg[3]\ : out STD_LOGIC;
    \uart_tx_fifo_level0_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \interface9_bank_bus_dat_r[16]_i_1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \interface3_bank_bus_dat_r[31]_i_1_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dBus_cmd_rData_address_reg[12]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dbg_uart_address_reg[13]_6\ : out STD_LOGIC;
    \spi_master_cs_storage_reg[16]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \mgmtsoc_value_status_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \memdat_3_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gpioin5_gpioin5_pending_reg : out STD_LOGIC;
    gpioin4_enable_storage_reg : out STD_LOGIC;
    gpioin3_gpioin3_pending_reg : out STD_LOGIC;
    gpioin2_enable_storage_reg : out STD_LOGIC;
    gpioin1_enable_storage_reg : out STD_LOGIC;
    gpioin0_enable_storage_reg : out STD_LOGIC;
    multiregimpl2_regs1_reg : out STD_LOGIC;
    \dbg_uart_address_reg[11]_1\ : out STD_LOGIC;
    uart_enabled_storage_reg : out STD_LOGIC;
    spi_enabled_storage_reg : out STD_LOGIC;
    mprj_wb_iena_storage_reg : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[12]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    debug_oeb_storage_reg : out STD_LOGIC;
    \FSM_onehot_grant_reg[1]_2\ : out STD_LOGIC;
    debug_mode_storage_reg : out STD_LOGIC;
    \interface6_bank_bus_dat_r[31]_i_3_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \mgmtsoc_load_storage[31]_i_2_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dff2_en : out STD_LOGIC;
    dff_en : out STD_LOGIC;
    int_rst_reg_1 : out STD_LOGIC;
    count_reg_10_sp_1 : out STD_LOGIC;
    o_wb_ack_reg_0 : out STD_LOGIC;
    litespi_grant_reg : out STD_LOGIC;
    \litespi_state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \litespi_state_reg[3]_1\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \FSM_sequential_switch_Fetcher_l362_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_switch_Fetcher_l362_reg[2]_0\ : out STD_LOGIC;
    \FSM_sequential_switch_Fetcher_l362_reg[2]_1\ : out STD_LOGIC;
    CsrPlugin_pipelineLiberator_pcValids_0_reg : out STD_LOGIC;
    when_CsrPlugin_l909_1 : out STD_LOGIC;
    \execute_to_memory_BRANCH_CALC_reg[28]\ : out STD_LOGIC;
    IBusCachedPlugin_fetchPc_booted_reg : out STD_LOGIC;
    \mgmtsoc_vexriscv_i_cmd_payload_data_reg[17]\ : out STD_LOGIC;
    \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]\ : out STD_LOGIC;
    CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr : out STD_LOGIC;
    execute_arbitration_isValid_reg : out STD_LOGIC;
    decode_to_execute_REGFILE_WRITE_VALID_reg : out STD_LOGIC;
    IBusCachedPlugin_fetchPc_inc_reg : out STD_LOGIC;
    IBusCachedPlugin_injector_nextPcCalc_valids_0_reg : out STD_LOGIC;
    decodeStage_hit_valid_reg_0 : out STD_LOGIC;
    decodeStage_hit_valid_reg_1 : out STD_LOGIC;
    decodeStage_hit_valid_reg_2 : out STD_LOGIC;
    decodeStage_hit_valid_reg_3 : out STD_LOGIC;
    \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \mgmtsoc_reset_storage_reg[0]_0\ : out STD_LOGIC;
    CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_reg : out STD_LOGIC;
    decode_RegFilePlugin_regFileReadAddress1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    decode_RegFilePlugin_regFileReadAddress2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \decode_to_execute_ENV_CTRL_reg[1]\ : out STD_LOGIC;
    \FSM_onehot_grant_reg[2]_3\ : out STD_LOGIC;
    DebugPlugin_isPipBusy0 : out STD_LOGIC;
    writeBack_arbitration_isValid_reg_0 : out STD_LOGIC;
    when_CsrPlugin_l1019 : out STD_LOGIC;
    DebugPlugin_haltIt_reg : out STD_LOGIC;
    \execute_LightShifterPlugin_amplitudeReg_reg[4]\ : out STD_LOGIC;
    \decode_to_execute_SHIFT_CTRL_reg[0]\ : out STD_LOGIC;
    decode_to_execute_DO_EBREAK_reg : out STD_LOGIC;
    \decode_to_execute_INSTRUCTION_reg[12]\ : out STD_LOGIC;
    \io_cpu_fetch_data_regNextWhen_reg[6]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    decode_DO_EBREAK : out STD_LOGIC;
    decode_IS_CSR : out STD_LOGIC;
    \io_cpu_fetch_data_regNextWhen_reg[6]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \io_cpu_fetch_data_regNextWhen_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    HazardSimplePlugin_writeBackWrites_valid : out STD_LOGIC;
    \_zz__zz_decode_ENV_CTRL_2_98\ : out STD_LOGIC;
    \io_cpu_fetch_data_regNextWhen_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    decode_SRC_USE_SUB_LESS : out STD_LOGIC;
    decode_SRC2_FORCE_ZERO : out STD_LOGIC;
    RegFilePlugin_regFile_reg_1 : out STD_LOGIC;
    decode_to_execute_SRC_USE_SUB_LESS_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    RegFilePlugin_regFile_reg_1_0 : out STD_LOGIC;
    execute_arbitration_isValid_reg_0 : out STD_LOGIC;
    RegFilePlugin_regFile_reg_2 : out STD_LOGIC;
    \decode_to_execute_INSTRUCTION_reg[11]\ : out STD_LOGIC;
    \decode_to_execute_INSTRUCTION_reg[23]\ : out STD_LOGIC;
    RegFilePlugin_regFile_reg_2_0 : out STD_LOGIC;
    \_zz_iBusWishbone_ADR\ : out STD_LOGIC;
    \io_cpu_fetch_data_regNextWhen_reg[14]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \io_cpu_fetch_data_regNextWhen_reg[21]_0\ : out STD_LOGIC;
    \io_cpu_fetch_data_regNextWhen_reg[29]_0\ : out STD_LOGIC;
    \io_cpu_fetch_data_regNextWhen_reg[29]_1\ : out STD_LOGIC;
    decode_CSR_WRITE_OPCODE : out STD_LOGIC;
    \io_cpu_fetch_data_regNextWhen_reg[30]_0\ : out STD_LOGIC;
    \io_cpu_fetch_data_regNextWhen_reg[30]_1\ : out STD_LOGIC;
    \io_cpu_fetch_data_regNextWhen_reg[21]_1\ : out STD_LOGIC;
    \io_cpu_fetch_data_regNextWhen_reg[22]_0\ : out STD_LOGIC;
    \io_cpu_fetch_data_regNextWhen_reg[26]_0\ : out STD_LOGIC;
    \io_cpu_fetch_data_regNextWhen_reg[21]_2\ : out STD_LOGIC;
    decode_SRC_LESS_UNSIGNED : out STD_LOGIC;
    \_zz_decode_ALU_BITWISE_CTRL_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \decode_to_execute_INSTRUCTION_reg[17]\ : out STD_LOGIC;
    \decode_to_execute_INSTRUCTION_reg[18]\ : out STD_LOGIC;
    \IBusCachedPlugin_fetchPc_pcReg_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    decode_to_execute_SRC_USE_SUB_LESS_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    CsrPlugin_pipelineLiberator_pcValids_1_reg : out STD_LOGIC;
    CsrPlugin_pipelineLiberator_pcValids_2_reg : out STD_LOGIC;
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg\ : out STD_LOGIC;
    \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg_0\ : out STD_LOGIC;
    \_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg\ : out STD_LOGIC;
    \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]\ : out STD_LOGIC;
    \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[3]\ : out STD_LOGIC;
    \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]\ : out STD_LOGIC;
    clock : in STD_LOGIC;
    memory_to_writeBack_MEMORY_READ_DATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \_zz_iBus_rsp_valid\ : in STD_LOGIC;
    IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0 : in STD_LOGIC;
    \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]_0\ : in STD_LOGIC;
    execute_to_memory_BRANCH_DO : in STD_LOGIC;
    \IBusCachedPlugin_fetchPc_pcReg_reg[30]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 29 downto 0 );
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IBusCachedPlugin_fetchPc_pcReg_reg[29]\ : in STD_LOGIC;
    \IBusCachedPlugin_fetchPc_pcReg_reg[27]\ : in STD_LOGIC;
    \IBusCachedPlugin_fetchPc_pcReg_reg[28]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IBusCachedPlugin_fetchPc_pcReg_reg[26]\ : in STD_LOGIC;
    \IBusCachedPlugin_fetchPc_pcReg_reg[25]\ : in STD_LOGIC;
    \IBusCachedPlugin_fetchPc_pcReg_reg[24]\ : in STD_LOGIC;
    \IBusCachedPlugin_fetchPc_pcReg_reg[24]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IBusCachedPlugin_fetchPc_pcReg_reg[23]\ : in STD_LOGIC;
    \IBusCachedPlugin_fetchPc_pcReg_reg[22]\ : in STD_LOGIC;
    \IBusCachedPlugin_fetchPc_pcReg_reg[21]\ : in STD_LOGIC;
    \IBusCachedPlugin_fetchPc_pcReg_reg[20]\ : in STD_LOGIC;
    \IBusCachedPlugin_fetchPc_pcReg_reg[20]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IBusCachedPlugin_fetchPc_pcReg_reg[19]\ : in STD_LOGIC;
    \IBusCachedPlugin_fetchPc_pcReg_reg[18]\ : in STD_LOGIC;
    \IBusCachedPlugin_fetchPc_pcReg_reg[16]\ : in STD_LOGIC;
    \IBusCachedPlugin_fetchPc_pcReg_reg[16]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IBusCachedPlugin_fetchPc_pcReg_reg[15]\ : in STD_LOGIC;
    \IBusCachedPlugin_fetchPc_pcReg_reg[14]\ : in STD_LOGIC;
    \IBusCachedPlugin_fetchPc_pcReg_reg[13]\ : in STD_LOGIC;
    \IBusCachedPlugin_fetchPc_pcReg_reg[12]\ : in STD_LOGIC;
    \IBusCachedPlugin_fetchPc_pcReg_reg[12]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IBusCachedPlugin_fetchPc_pcReg_reg[11]\ : in STD_LOGIC;
    \IBusCachedPlugin_fetchPc_pcReg_reg[10]\ : in STD_LOGIC;
    \IBusCachedPlugin_fetchPc_pcReg_reg[7]\ : in STD_LOGIC;
    \IBusCachedPlugin_fetchPc_pcReg_reg[6]\ : in STD_LOGIC;
    \_zz_RegFilePlugin_regFile_port0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dBus_cmd_rData_address_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    decode_to_execute_SRC_USE_SUB_LESS : in STD_LOGIC;
    mgmtsoc_vexriscv_i_cmd_payload_wr_reg : in STD_LOGIC;
    \spimaster_storage_reg[0]\ : in STD_LOGIC;
    \interface3_bank_bus_dat_r_reg[31]\ : in STD_LOGIC;
    \interface3_bank_bus_dat_r_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \interface3_bank_bus_dat_r_reg[2]\ : in STD_LOGIC;
    \interface3_bank_bus_dat_r_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \interface3_bank_bus_dat_r_reg[3]\ : in STD_LOGIC;
    \interface3_bank_bus_dat_r_reg[4]\ : in STD_LOGIC;
    \interface3_bank_bus_dat_r_reg[5]\ : in STD_LOGIC;
    \interface3_bank_bus_dat_r_reg[6]\ : in STD_LOGIC;
    \interface3_bank_bus_dat_r_reg[7]_0\ : in STD_LOGIC;
    \interface0_bank_bus_dat_r_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mgmtsoc_bus_errors_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grant_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slave_sel_r_reg[6]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \_zz_iBusWishbone_ADR_reg[0]\ : in STD_LOGIC;
    \slave_sel_r_reg[6]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    lineLoader_valid_reg_0 : in STD_LOGIC;
    lineLoader_valid_reg_1 : in STD_LOGIC;
    \spi_master_mosi_storage_reg[0]\ : in STD_LOGIC;
    o_rx_finish_reg : in STD_LOGIC;
    \litespi_state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \wbbd_addr[2]_i_5\ : in STD_LOGIC;
    \_zz_iBusWishbone_ADR_reg[2]_0\ : in STD_LOGIC;
    \_zz_iBusWishbone_ADR_reg[1]\ : in STD_LOGIC;
    \_zz_iBusWishbone_ADR_reg[2]_1\ : in STD_LOGIC;
    p_0_in33_in : in STD_LOGIC;
    \litespi_state_reg[0]_1\ : in STD_LOGIC;
    mgmtsoc_vexriscv_i_cmd_payload_wr_reg_0 : in STD_LOGIC;
    mgmtsoc_vexriscv_transfer_complete_reg_2 : in STD_LOGIC;
    \mgmtsoc_vexriscv_i_cmd_payload_address_reg[7]\ : in STD_LOGIC;
    mgmtsoc_vexriscv_transfer_in_progress : in STD_LOGIC;
    \interface19_bank_bus_dat_r_reg[2]\ : in STD_LOGIC;
    \interface19_bank_bus_dat_r_reg[1]\ : in STD_LOGIC;
    \interface19_bank_bus_dat_r_reg[0]\ : in STD_LOGIC;
    dff2_bus_ack : in STD_LOGIC;
    dff_bus_ack : in STD_LOGIC;
    litespiphy_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_litespiphy_state_reg[0]_1\ : in STD_LOGIC;
    mgmtsoc_litespisdrphycore_posedge_reg2 : in STD_LOGIC;
    tx_start_clear : in STD_LOGIC;
    frame_err : in STD_LOGIC;
    o_rx_finish_reg_0 : in STD_LOGIC;
    stat_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_busy : in STD_LOGIC;
    \o_wb_dat_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \wbbd_addr[3]_i_3_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \wbbd_addr_reg[0]\ : in STD_LOGIC;
    \wbbd_addr_reg[4]\ : in STD_LOGIC;
    \wbbd_addr_reg[4]_0\ : in STD_LOGIC;
    \wbbd_addr_reg[3]\ : in STD_LOGIC;
    \wbbd_addr[3]_i_3_1\ : in STD_LOGIC;
    \wbbd_addr_reg[4]_1\ : in STD_LOGIC;
    \wbbd_addr[4]_i_3_0\ : in STD_LOGIC;
    \wbbd_addr_reg[2]\ : in STD_LOGIC;
    \wbbd_addr_reg[2]_0\ : in STD_LOGIC;
    \wbbd_addr_reg[0]_0\ : in STD_LOGIC;
    \wbbd_addr[1]_i_3_0\ : in STD_LOGIC;
    \FSM_onehot_grant_reg[1]_3\ : in STD_LOGIC;
    dBus_cmd_ready : in STD_LOGIC;
    \litespi_state_reg[0]_2\ : in STD_LOGIC;
    mgmtsoc_vexriscv_i_cmd_payload_wr_reg_1 : in STD_LOGIC;
    \uart_enable_storage_reg[0]_0\ : in STD_LOGIC;
    \uart_pending_r_reg[0]_0\ : in STD_LOGIC;
    \user_irq_ena_storage_reg[1]_1\ : in STD_LOGIC;
    \uart_pending_r_reg[1]_0\ : in STD_LOGIC;
    \uart_enable_storage_reg[0]_1\ : in STD_LOGIC;
    \uart_enable_storage_reg[1]_0\ : in STD_LOGIC;
    \user_irq_ena_storage_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mgmtsoc_vexriscv_i_cmd_payload_wr_reg_2 : in STD_LOGIC;
    RAM_reg : in STD_LOGIC;
    RAM_reg_0 : in STD_LOGIC;
    RAM_reg_1 : in STD_LOGIC;
    RAM_reg_2 : in STD_LOGIC;
    RAM_reg_3 : in STD_LOGIC;
    \litespi_state_reg[0]_3\ : in STD_LOGIC;
    \litespi_state_reg[0]_4\ : in STD_LOGIC;
    \litespi_state_reg[2]\ : in STD_LOGIC;
    mgmtsoc_master_status_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_litespiphy_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_litespiphy_state_reg[0]_3\ : in STD_LOGIC;
    uart_tx_fifo_rdport_re : in STD_LOGIC;
    \uart_tx_fifo_level0_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \uart_tx_fifo_produce_reg[0]\ : in STD_LOGIC;
    \interface3_bank_bus_dat_r_reg[0]\ : in STD_LOGIC;
    \interface9_bank_bus_dat_r_reg[16]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \interface9_bank_bus_dat_r_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \interface10_bank_bus_dat_r_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \interface10_bank_bus_dat_r_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \interface10_bank_bus_dat_r_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \interface11_bank_bus_dat_r_reg[0]\ : in STD_LOGIC;
    memdat_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \interface3_bank_bus_dat_r_reg[23]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gpioin5_gpioin5_pending : in STD_LOGIC;
    gpioin5_enable_storage : in STD_LOGIC;
    gpioin4_enable_storage : in STD_LOGIC;
    gpioin4_gpioin4_pending : in STD_LOGIC;
    gpioin3_gpioin3_pending : in STD_LOGIC;
    gpioin3_enable_storage : in STD_LOGIC;
    gpioin2_gpioin2_edge_storage : in STD_LOGIC;
    gpioin2_gpioin2_mode_storage : in STD_LOGIC;
    gpioin2_enable_storage : in STD_LOGIC;
    gpioin2_gpioin2_pending : in STD_LOGIC;
    gpioin1_gpioin1_edge_storage : in STD_LOGIC;
    gpioin1_gpioin1_mode_storage : in STD_LOGIC;
    gpioin1_enable_storage : in STD_LOGIC;
    gpioin1_gpioin1_pending : in STD_LOGIC;
    gpioin0_enable_storage : in STD_LOGIC;
    gpioin0_gpioin0_pending : in STD_LOGIC;
    multiregimpl2_regs1 : in STD_LOGIC;
    \interface5_bank_bus_dat_r_reg[0]\ : in STD_LOGIC;
    \interface9_bank_bus_dat_r_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    uart_enabled_storage : in STD_LOGIC;
    \interface8_bank_bus_dat_r_reg[0]\ : in STD_LOGIC;
    \interface7_bank_bus_dat_r_reg[0]\ : in STD_LOGIC;
    debug_oeb : in STD_LOGIC;
    \interface1_bank_bus_dat_r_reg[0]\ : in STD_LOGIC;
    gpio_ien_storage : in STD_LOGIC;
    gpio_oe_storage : in STD_LOGIC;
    \interface5_bank_bus_dat_r[0]_i_2_0\ : in STD_LOGIC;
    \interface5_bank_bus_dat_r[0]_i_2_1\ : in STD_LOGIC;
    \interface13_bank_bus_dat_r[0]_i_2_0\ : in STD_LOGIC;
    gpioin0_gpioin0_in_pads_n_d : in STD_LOGIC;
    multiregimpl131_regs1 : in STD_LOGIC;
    \interface13_bank_bus_dat_r[0]_i_2_1\ : in STD_LOGIC;
    \interface16_bank_bus_dat_r[0]_i_2_0\ : in STD_LOGIC;
    gpioin3_gpioin3_in_pads_n_d : in STD_LOGIC;
    multiregimpl134_regs1 : in STD_LOGIC;
    \interface16_bank_bus_dat_r[0]_i_2_1\ : in STD_LOGIC;
    \interface17_bank_bus_dat_r[0]_i_2_0\ : in STD_LOGIC;
    gpioin4_gpioin4_in_pads_n_d : in STD_LOGIC;
    multiregimpl135_regs1 : in STD_LOGIC;
    \interface17_bank_bus_dat_r[0]_i_2_1\ : in STD_LOGIC;
    \interface18_bank_bus_dat_r[0]_i_2_0\ : in STD_LOGIC;
    gpioin5_gpioin5_in_pads_n_d : in STD_LOGIC;
    multiregimpl136_regs1 : in STD_LOGIC;
    \interface18_bank_bus_dat_r[0]_i_2_1\ : in STD_LOGIC;
    \interface6_bank_bus_dat_r[31]_i_3_1\ : in STD_LOGIC_VECTOR ( 127 downto 0 );
    \interface6_bank_bus_dat_r[31]_i_3_2\ : in STD_LOGIC_VECTOR ( 127 downto 0 );
    \interface6_bank_bus_dat_r[31]_i_3_3\ : in STD_LOGIC_VECTOR ( 127 downto 0 );
    \interface9_bank_bus_dat_r[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \interface9_bank_bus_dat_r[7]_i_2_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    spi_master_loopback_storage : in STD_LOGIC;
    \interface9_bank_bus_dat_r_reg[0]\ : in STD_LOGIC;
    mgmtsoc_zero_pending : in STD_LOGIC;
    mgmtsoc_enable_storage : in STD_LOGIC;
    \interface10_bank_bus_dat_r_reg[0]\ : in STD_LOGIC;
    \interface10_bank_bus_dat_r_reg[0]_0\ : in STD_LOGIC;
    mgmtsoc_update_value_storage : in STD_LOGIC;
    \interface11_bank_bus_dat_r_reg[0]_0\ : in STD_LOGIC;
    \interface11_bank_bus_dat_r_reg[0]_1\ : in STD_LOGIC;
    uart_pending_status_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RAM_reg_4 : in STD_LOGIC;
    RAM_reg_5 : in STD_LOGIC;
    mprj_ack_i_core : in STD_LOGIC;
    hk_ack_i : in STD_LOGIC;
    dBus_cmd_rValid_inv_i_2 : in STD_LOGIC;
    \mgmtsoc_litespimmap_burst_adr_reg[29]\ : in STD_LOGIC;
    mgmtsoc_litespimmap_burst_adr_litespi_next_value10 : in STD_LOGIC_VECTOR ( 26 downto 0 );
    count_reg : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \litespi_state_reg[2]_i_2_0\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \mgmtsoc_litespisdrphycore_sr_out_reg[5]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[5]_0\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[28]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[5]_1\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[29]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[5]_2\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[30]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[31]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[31]_0\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[31]_1\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out[19]_i_2_0\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[22]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[23]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[20]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[21]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[26]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[27]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[24]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[25]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out[23]_i_2_0\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out[23]_i_2_1\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out[23]_i_2_2\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_14_0\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_10_0\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \mgmtsoc_litespisdrphycore_sr_out_reg[18]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[19]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out[9]_i_3_0\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out[25]_i_4_0\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out[25]_i_4_1\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[5]_6\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[17]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out[24]_i_2_0\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out[29]_i_2_0\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[16]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[12]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[13]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[10]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[11]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[11]_0\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[14]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[15]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out[25]_i_4_2\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[9]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[8]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[6]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[7]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[7]_0\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[5]_7\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[5]_8\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out[12]_i_3_0\ : in STD_LOGIC;
    mgmtsoc_reset_re : in STD_LOGIC;
    mgmtsoc_vexriscv_debug_reset : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    switch_Fetcher_l362 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_switch_Fetcher_l362_reg[0]\ : in STD_LOGIC;
    CsrPlugin_pipelineLiberator_pcValids_0_reg_0 : in STD_LOGIC;
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \IBusCachedPlugin_fetchPc_pcReg_reg[28]_0\ : in STD_LOGIC;
    \IBusCachedPlugin_fetchPc_pcReg_reg[28]_1\ : in STD_LOGIC;
    DebugPlugin_stepIt43_out : in STD_LOGIC;
    \io_cpu_fetch_data_regNextWhen_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    execute_arbitration_flushIt : in STD_LOGIC;
    DebugPlugin_haltIt_reg_0 : in STD_LOGIC;
    CsrPlugin_exceptionPortCtrl_exceptionContext_code : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0\ : in STD_LOGIC;
    execute_to_memory_MEMORY_STORE : in STD_LOGIC;
    execute_arbitration_isValid_reg_1 : in STD_LOGIC;
    execute_arbitration_isValid_reg_2 : in STD_LOGIC;
    decode_to_execute_REGFILE_WRITE_VALID_reg_0 : in STD_LOGIC;
    \_zz_IBusCachedPlugin_fetchPc_pc\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    IBusCachedPlugin_injector_nextPcCalc_valids_0 : in STD_LOGIC;
    IBusCachedPlugin_injector_nextPcCalc_valids_1 : in STD_LOGIC;
    IBusCachedPlugin_fetchPc_booted : in STD_LOGIC;
    CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_reg : in STD_LOGIC;
    \IBusCachedPlugin_fetchPc_pcReg_reg[31]\ : in STD_LOGIC;
    \IBusCachedPlugin_fetchPc_pcReg_reg[28]_2\ : in STD_LOGIC;
    \IBusCachedPlugin_fetchPc_pcReg_reg[17]\ : in STD_LOGIC;
    \IBusCachedPlugin_fetchPc_pcReg_reg[9]\ : in STD_LOGIC;
    \IBusCachedPlugin_fetchPc_pcReg_reg[8]_0\ : in STD_LOGIC;
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\ : in STD_LOGIC;
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0\ : in STD_LOGIC;
    decode_to_execute_MEMORY_STORE : in STD_LOGIC;
    dBus_cmd_payload_size : in STD_LOGIC_VECTOR ( 0 to 0 );
    \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[1]\ : in STD_LOGIC;
    \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0]\ : in STD_LOGIC;
    CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute : in STD_LOGIC;
    CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_reg_0 : in STD_LOGIC;
    CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode : in STD_LOGIC;
    \_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg_0\ : in STD_LOGIC;
    \_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg_1\ : in STD_LOGIC;
    \IBusCachedPlugin_fetchPc_pcReg_reg[6]_0\ : in STD_LOGIC;
    CsrPlugin_pipelineLiberator_pcValids_2_reg_0 : in STD_LOGIC;
    CsrPlugin_pipelineLiberator_pcValids_2_reg_1 : in STD_LOGIC;
    \lineLoader_flushCounter_reg[1]_0\ : in STD_LOGIC;
    writeBack_arbitration_isValid : in STD_LOGIC;
    banks_0_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    banks_0_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IBusCachedPlugin_fetchPc_pcReg_reg[28]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CsrPlugin_hadException : in STD_LOGIC;
    when_Pipeline_l124_2 : in STD_LOGIC;
    CsrPlugin_pipelineLiberator_pcValids_2_reg_2 : in STD_LOGIC;
    CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory : in STD_LOGIC;
    decode_to_execute_DO_EBREAK : in STD_LOGIC;
    execute_to_memory_MEMORY_ENABLE : in STD_LOGIC;
    CsrPlugin_mstatus_MPIE_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \FSM_sequential_switch_Fetcher_l362[2]_i_2_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DebugPlugin_debugUsed : in STD_LOGIC;
    decode_to_execute_DO_EBREAK_reg_0 : in STD_LOGIC;
    banks_0_reg_i_26_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    banks_0_reg_i_28_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    HazardSimplePlugin_writeBackBuffer_valid : in STD_LOGIC;
    execute_to_memory_REGFILE_WRITE_VALID : in STD_LOGIC;
    memory_to_writeBack_REGFILE_WRITE_VALID : in STD_LOGIC;
    decode_to_execute_IS_CSR : in STD_LOGIC;
    decode_to_execute_MEMORY_ENABLE : in STD_LOGIC;
    decode_to_execute_SRC2_FORCE_ZERO : in STD_LOGIC;
    RegFilePlugin_regFile_reg_2_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \_zz_RegFilePlugin_regFile_port1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \execute_LightShifterPlugin_amplitudeReg_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RegFilePlugin_regFile_reg_2_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \execute_LightShifterPlugin_isActive__0\ : in STD_LOGIC;
    \execute_LightShifterPlugin_amplitudeReg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IBusCachedPlugin_fetchPc_pcReg_reg[8]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    fetchStage_hit_hits_00_carry_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    fetchStage_hit_hits_00_carry_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fetchStage_hit_hits_00_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fetchStage_hit_hits_00_carry__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fetchStage_hit_hits_00_carry__0_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \fetchStage_hit_hits_00_carry__1_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    banks_0_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CsrPlugin_pipelineLiberator_pcValids_1_reg_0 : in STD_LOGIC;
    execute_to_memory_ALIGNEMENT_FAULT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_InstructionCache : entity is "InstructionCache";
end design_1_caravel_0_0_InstructionCache;

architecture STRUCTURE of design_1_caravel_0_0_InstructionCache is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^csrplugin_exceptionportctrl_exceptioncontext_badaddr\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_10_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_11_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_12_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_13_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_14_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_15_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_16_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_17_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_18_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_19_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_20_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_21_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_22_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_23_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_24_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_25_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_26_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_27_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_28_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_29_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_30_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_31_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_32_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_33_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_34_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_35_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_36_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_37_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_38_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_39_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_3_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_40_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_41_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_5_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_7_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_8_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_9_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]_i_2_n_0\ : STD_LOGIC;
  signal CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_10_n_0 : STD_LOGIC;
  signal CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_11_n_0 : STD_LOGIC;
  signal CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_12_n_0 : STD_LOGIC;
  signal CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_4_n_0 : STD_LOGIC;
  signal CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_5_n_0 : STD_LOGIC;
  signal CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_6_n_0 : STD_LOGIC;
  signal CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_7_n_0 : STD_LOGIC;
  signal CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_8_n_0 : STD_LOGIC;
  signal CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_9_n_0 : STD_LOGIC;
  signal CsrPlugin_pipelineLiberator_active : STD_LOGIC;
  signal CsrPlugin_pipelineLiberator_pcValids_2 : STD_LOGIC;
  signal DebugPlugin_haltIt42_out : STD_LOGIC;
  signal \^debugplugin_haltit_reg\ : STD_LOGIC;
  signal DebugPlugin_isPipBusy_i_2_n_0 : STD_LOGIC;
  signal \^fsm_onehot_grant_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_grant_reg[1]_2\ : STD_LOGIC;
  signal \^fsm_onehot_grant_reg[2]_3\ : STD_LOGIC;
  signal \FSM_onehot_wbbd_state[9]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wbbd_state[9]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wbbd_state[9]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wbbd_state[9]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wbbd_state[9]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wbbd_state[9]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wbbd_state[9]_i_16_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wbbd_state[9]_i_17_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wbbd_state[9]_i_18_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wbbd_state[9]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wbbd_state[9]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_litespiphy_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_litespiphy_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0\ : STD_LOGIC;
  signal \^hazardsimpleplugin_writebackwrites_valid\ : STD_LOGIC;
  signal \^ibuscachedplugin_fetchpc_booted_reg\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg[28]_i_3_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg[5]_i_2_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg[5]_i_3_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg[5]_i_4_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg[5]_i_5_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg[5]_i_7_n_0\ : STD_LOGIC;
  signal \^ibuscachedplugin_ibusrsp_stages_1_output_m2spipe_ready\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal RAM_reg_i_47_n_0 : STD_LOGIC;
  signal RAM_reg_i_52_n_0 : STD_LOGIC;
  signal \^regfileplugin_regfile_reg_1\ : STD_LOGIC;
  signal \^regfileplugin_regfile_reg_1_0\ : STD_LOGIC;
  signal \^regfileplugin_regfile_reg_2\ : STD_LOGIC;
  signal \^regfileplugin_regfile_reg_2_0\ : STD_LOGIC;
  signal \_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_2_n_0\ : STD_LOGIC;
  signal \_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_3_n_0\ : STD_LOGIC;
  signal \_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_4_n_0\ : STD_LOGIC;
  signal \_zz__zz_decode_ENV_CTRL_2_58\ : STD_LOGIC;
  signal \_zz_execute_SrcPlugin_addSub\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \_zz_iBusWishbone_ADR[2]_i_3_n_0\ : STD_LOGIC;
  signal \^_zz_ibuswishbone_adr_reg[2]\ : STD_LOGIC;
  signal \_zz_when_InstructionCache_l342\ : STD_LOGIC;
  signal banks_0_reg_i_10_n_1 : STD_LOGIC;
  signal banks_0_reg_i_10_n_2 : STD_LOGIC;
  signal banks_0_reg_i_10_n_3 : STD_LOGIC;
  signal banks_0_reg_i_10_n_4 : STD_LOGIC;
  signal banks_0_reg_i_10_n_5 : STD_LOGIC;
  signal banks_0_reg_i_10_n_6 : STD_LOGIC;
  signal banks_0_reg_i_10_n_7 : STD_LOGIC;
  signal banks_0_reg_i_11_n_0 : STD_LOGIC;
  signal banks_0_reg_i_12_n_0 : STD_LOGIC;
  signal banks_0_reg_i_12_n_1 : STD_LOGIC;
  signal banks_0_reg_i_12_n_2 : STD_LOGIC;
  signal banks_0_reg_i_12_n_3 : STD_LOGIC;
  signal banks_0_reg_i_12_n_4 : STD_LOGIC;
  signal banks_0_reg_i_12_n_5 : STD_LOGIC;
  signal banks_0_reg_i_12_n_6 : STD_LOGIC;
  signal banks_0_reg_i_13_n_0 : STD_LOGIC;
  signal banks_0_reg_i_14_n_0 : STD_LOGIC;
  signal banks_0_reg_i_15_n_0 : STD_LOGIC;
  signal banks_0_reg_i_16_n_0 : STD_LOGIC;
  signal banks_0_reg_i_17_n_0 : STD_LOGIC;
  signal banks_0_reg_i_19_n_0 : STD_LOGIC;
  signal banks_0_reg_i_20_n_0 : STD_LOGIC;
  signal banks_0_reg_i_21_n_0 : STD_LOGIC;
  signal banks_0_reg_i_22_n_0 : STD_LOGIC;
  signal banks_0_reg_i_23_n_0 : STD_LOGIC;
  signal banks_0_reg_i_24_n_0 : STD_LOGIC;
  signal banks_0_reg_i_25_n_0 : STD_LOGIC;
  signal banks_0_reg_i_26_n_0 : STD_LOGIC;
  signal banks_0_reg_i_27_n_0 : STD_LOGIC;
  signal banks_0_reg_i_28_n_0 : STD_LOGIC;
  signal banks_0_reg_i_29_n_0 : STD_LOGIC;
  signal banks_0_reg_i_30_n_0 : STD_LOGIC;
  signal banks_0_reg_i_31_n_0 : STD_LOGIC;
  signal banks_0_reg_i_32_n_0 : STD_LOGIC;
  signal banks_0_reg_i_33_n_0 : STD_LOGIC;
  signal banks_0_reg_i_34_n_0 : STD_LOGIC;
  signal banks_0_reg_i_35_n_0 : STD_LOGIC;
  signal banks_0_reg_i_36_n_0 : STD_LOGIC;
  signal banks_0_reg_i_37_n_0 : STD_LOGIC;
  signal banks_0_reg_i_38_n_0 : STD_LOGIC;
  signal banks_0_reg_i_39_n_0 : STD_LOGIC;
  signal banks_0_reg_i_40_n_0 : STD_LOGIC;
  signal banks_0_reg_i_41_n_0 : STD_LOGIC;
  signal banks_0_reg_i_42_n_0 : STD_LOGIC;
  signal banks_0_reg_i_43_n_0 : STD_LOGIC;
  signal banks_0_reg_i_44_n_0 : STD_LOGIC;
  signal banks_0_reg_i_6_n_0 : STD_LOGIC;
  signal banks_0_reg_i_7_n_0 : STD_LOGIC;
  signal banks_0_reg_i_8_n_0 : STD_LOGIC;
  signal banks_0_reg_n_0 : STD_LOGIC;
  signal banks_0_reg_n_1 : STD_LOGIC;
  signal banks_0_reg_n_10 : STD_LOGIC;
  signal banks_0_reg_n_11 : STD_LOGIC;
  signal banks_0_reg_n_12 : STD_LOGIC;
  signal banks_0_reg_n_13 : STD_LOGIC;
  signal banks_0_reg_n_14 : STD_LOGIC;
  signal banks_0_reg_n_15 : STD_LOGIC;
  signal banks_0_reg_n_16 : STD_LOGIC;
  signal banks_0_reg_n_17 : STD_LOGIC;
  signal banks_0_reg_n_18 : STD_LOGIC;
  signal banks_0_reg_n_19 : STD_LOGIC;
  signal banks_0_reg_n_2 : STD_LOGIC;
  signal banks_0_reg_n_20 : STD_LOGIC;
  signal banks_0_reg_n_21 : STD_LOGIC;
  signal banks_0_reg_n_22 : STD_LOGIC;
  signal banks_0_reg_n_23 : STD_LOGIC;
  signal banks_0_reg_n_24 : STD_LOGIC;
  signal banks_0_reg_n_25 : STD_LOGIC;
  signal banks_0_reg_n_26 : STD_LOGIC;
  signal banks_0_reg_n_27 : STD_LOGIC;
  signal banks_0_reg_n_28 : STD_LOGIC;
  signal banks_0_reg_n_29 : STD_LOGIC;
  signal banks_0_reg_n_3 : STD_LOGIC;
  signal banks_0_reg_n_30 : STD_LOGIC;
  signal banks_0_reg_n_31 : STD_LOGIC;
  signal banks_0_reg_n_4 : STD_LOGIC;
  signal banks_0_reg_n_5 : STD_LOGIC;
  signal banks_0_reg_n_6 : STD_LOGIC;
  signal banks_0_reg_n_7 : STD_LOGIC;
  signal banks_0_reg_n_8 : STD_LOGIC;
  signal banks_0_reg_n_9 : STD_LOGIC;
  signal count_reg_10_sn_1 : STD_LOGIC;
  signal \^dbus_cmd_rdata_address_reg[11]\ : STD_LOGIC;
  signal \^dbus_cmd_rdata_address_reg[11]_0\ : STD_LOGIC;
  signal \^dbus_cmd_rdata_address_reg[12]\ : STD_LOGIC;
  signal \^dbus_cmd_rdata_address_reg[12]_0\ : STD_LOGIC;
  signal \^dbus_cmd_rdata_address_reg[12]_1\ : STD_LOGIC;
  signal \^dbus_cmd_rdata_address_reg[12]_2\ : STD_LOGIC;
  signal \^dbus_cmd_rdata_address_reg[12]_3\ : STD_LOGIC;
  signal \^dbus_cmd_rdata_address_reg[2]_1\ : STD_LOGIC;
  signal \^dbus_cmd_rdata_address_reg[2]_2\ : STD_LOGIC;
  signal \^dbus_cmd_rdata_address_reg[3]_0\ : STD_LOGIC;
  signal \^dbg_uart_address_reg[11]\ : STD_LOGIC;
  signal \^dbg_uart_address_reg[11]_0\ : STD_LOGIC;
  signal \^dbg_uart_address_reg[11]_1\ : STD_LOGIC;
  signal \^dbg_uart_address_reg[12]\ : STD_LOGIC;
  signal \^dbg_uart_address_reg[13]\ : STD_LOGIC;
  signal \^dbg_uart_address_reg[13]_0\ : STD_LOGIC;
  signal \^dbg_uart_address_reg[13]_1\ : STD_LOGIC;
  signal \^dbg_uart_address_reg[13]_2\ : STD_LOGIC;
  signal \^dbg_uart_address_reg[13]_3\ : STD_LOGIC;
  signal \^dbg_uart_address_reg[13]_4\ : STD_LOGIC;
  signal \^dbg_uart_address_reg[13]_5\ : STD_LOGIC;
  signal \^dbg_uart_address_reg[13]_6\ : STD_LOGIC;
  signal \^dbg_uart_address_reg[18]\ : STD_LOGIC;
  signal \^dbg_uart_address_reg[19]_0\ : STD_LOGIC;
  signal \^dbg_uart_address_reg[29]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^dbg_uart_address_reg[3]\ : STD_LOGIC;
  signal \^dbg_uart_address_reg[3]_0\ : STD_LOGIC;
  signal \^dbg_uart_address_reg[4]\ : STD_LOGIC;
  signal \^dbg_uart_address_reg[5]\ : STD_LOGIC;
  signal \^dbg_uart_address_reg[6]\ : STD_LOGIC;
  signal \^dbg_uart_address_reg[7]\ : STD_LOGIC;
  signal debug_oeb_storage_i_3_n_0 : STD_LOGIC;
  signal decodeStage_hit_error : STD_LOGIC;
  signal decodeStage_hit_valid : STD_LOGIC;
  signal decode_to_execute_DO_EBREAK_i_10_n_0 : STD_LOGIC;
  signal decode_to_execute_DO_EBREAK_i_11_n_0 : STD_LOGIC;
  signal decode_to_execute_DO_EBREAK_i_12_n_0 : STD_LOGIC;
  signal decode_to_execute_DO_EBREAK_i_6_n_0 : STD_LOGIC;
  signal decode_to_execute_DO_EBREAK_i_8_n_0 : STD_LOGIC;
  signal decode_to_execute_DO_EBREAK_i_9_n_0 : STD_LOGIC;
  signal \^decode_to_execute_do_ebreak_reg\ : STD_LOGIC;
  signal \^decode_to_execute_env_ctrl_reg[1]\ : STD_LOGIC;
  signal \^decode_to_execute_instruction_reg[11]\ : STD_LOGIC;
  signal \^decode_to_execute_instruction_reg[12]\ : STD_LOGIC;
  signal \^decode_to_execute_instruction_reg[17]\ : STD_LOGIC;
  signal \^decode_to_execute_instruction_reg[18]\ : STD_LOGIC;
  signal \^decode_to_execute_instruction_reg[21]\ : STD_LOGIC;
  signal \^decode_to_execute_instruction_reg[23]\ : STD_LOGIC;
  signal decode_to_execute_REGFILE_WRITE_VALID_i_3_n_0 : STD_LOGIC;
  signal decode_to_execute_REGFILE_WRITE_VALID_i_4_n_0 : STD_LOGIC;
  signal \^decode_to_execute_shift_ctrl_reg[0]\ : STD_LOGIC;
  signal decode_to_execute_SRC2_FORCE_ZERO_i_2_n_0 : STD_LOGIC;
  signal decode_to_execute_SRC2_FORCE_ZERO_i_3_n_0 : STD_LOGIC;
  signal decode_to_execute_SRC_USE_SUB_LESS_i_2_n_0 : STD_LOGIC;
  signal decode_to_execute_SRC_USE_SUB_LESS_i_3_n_0 : STD_LOGIC;
  signal \^decode_to_execute_src_use_sub_less_reg\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal execute_CsrPlugin_csr_3008_i_2_n_0 : STD_LOGIC;
  signal execute_CsrPlugin_csr_3008_i_3_n_0 : STD_LOGIC;
  signal execute_CsrPlugin_csr_4032_i_2_n_0 : STD_LOGIC;
  signal execute_CsrPlugin_csr_768_i_2_n_0 : STD_LOGIC;
  signal execute_CsrPlugin_csr_772_i_2_n_0 : STD_LOGIC;
  signal execute_CsrPlugin_csr_772_i_3_n_0 : STD_LOGIC;
  signal execute_CsrPlugin_csr_833_i_2_n_0 : STD_LOGIC;
  signal execute_CsrPlugin_csr_836_i_2_n_0 : STD_LOGIC;
  signal \^execute_lightshifterplugin_amplitudereg_reg[4]\ : STD_LOGIC;
  signal execute_arbitration_isValid_i_3_n_0 : STD_LOGIC;
  signal \^execute_arbitration_isvalid_reg_0\ : STD_LOGIC;
  signal \^execute_to_memory_branch_do_reg\ : STD_LOGIC;
  signal \execute_to_memory_ENV_CTRL[1]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_ENV_CTRL[1]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_5_n_0\ : STD_LOGIC;
  signal \execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_6_n_0\ : STD_LOGIC;
  signal \execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_7_n_0\ : STD_LOGIC;
  signal \execute_to_memory_MEMORY_ADDRESS_LOW_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \execute_to_memory_MEMORY_ADDRESS_LOW_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \execute_to_memory_MEMORY_ADDRESS_LOW_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal fetchStage_hit_error : STD_LOGIC;
  signal fetchStage_hit_hits_0 : STD_LOGIC;
  signal fetchStage_hit_hits_00 : STD_LOGIC;
  signal \fetchStage_hit_hits_00_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \fetchStage_hit_hits_00_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \fetchStage_hit_hits_00_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \fetchStage_hit_hits_00_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \fetchStage_hit_hits_00_carry__0_n_0\ : STD_LOGIC;
  signal \fetchStage_hit_hits_00_carry__0_n_1\ : STD_LOGIC;
  signal \fetchStage_hit_hits_00_carry__0_n_2\ : STD_LOGIC;
  signal \fetchStage_hit_hits_00_carry__0_n_3\ : STD_LOGIC;
  signal \fetchStage_hit_hits_00_carry__1_i_1_n_0\ : STD_LOGIC;
  signal fetchStage_hit_hits_00_carry_i_1_n_0 : STD_LOGIC;
  signal fetchStage_hit_hits_00_carry_i_2_n_0 : STD_LOGIC;
  signal fetchStage_hit_hits_00_carry_i_3_n_0 : STD_LOGIC;
  signal fetchStage_hit_hits_00_carry_i_4_n_0 : STD_LOGIC;
  signal fetchStage_hit_hits_00_carry_n_0 : STD_LOGIC;
  signal fetchStage_hit_hits_00_carry_n_1 : STD_LOGIC;
  signal fetchStage_hit_hits_00_carry_n_2 : STD_LOGIC;
  signal fetchStage_hit_hits_00_carry_n_3 : STD_LOGIC;
  signal fetchStage_read_waysValues_0_tag_address : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \housekeeping/wb_ack_o2\ : STD_LOGIC;
  signal \interface0_bank_bus_dat_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \interface0_bank_bus_dat_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \interface0_bank_bus_dat_r[31]_i_3_n_0\ : STD_LOGIC;
  signal \interface0_bank_bus_dat_r[31]_i_4_n_0\ : STD_LOGIC;
  signal \interface10_bank_bus_dat_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \interface10_bank_bus_dat_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \interface10_bank_bus_dat_r[10]_i_2_n_0\ : STD_LOGIC;
  signal \interface10_bank_bus_dat_r[11]_i_2_n_0\ : STD_LOGIC;
  signal \interface10_bank_bus_dat_r[12]_i_2_n_0\ : STD_LOGIC;
  signal \interface10_bank_bus_dat_r[13]_i_2_n_0\ : STD_LOGIC;
  signal \interface10_bank_bus_dat_r[14]_i_2_n_0\ : STD_LOGIC;
  signal \interface10_bank_bus_dat_r[15]_i_2_n_0\ : STD_LOGIC;
  signal \interface10_bank_bus_dat_r[16]_i_2_n_0\ : STD_LOGIC;
  signal \interface10_bank_bus_dat_r[17]_i_2_n_0\ : STD_LOGIC;
  signal \interface10_bank_bus_dat_r[18]_i_2_n_0\ : STD_LOGIC;
  signal \interface10_bank_bus_dat_r[19]_i_2_n_0\ : STD_LOGIC;
  signal \interface10_bank_bus_dat_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \interface10_bank_bus_dat_r[20]_i_2_n_0\ : STD_LOGIC;
  signal \interface10_bank_bus_dat_r[21]_i_2_n_0\ : STD_LOGIC;
  signal \interface10_bank_bus_dat_r[22]_i_2_n_0\ : STD_LOGIC;
  signal \interface10_bank_bus_dat_r[23]_i_2_n_0\ : STD_LOGIC;
  signal \interface10_bank_bus_dat_r[24]_i_2_n_0\ : STD_LOGIC;
  signal \interface10_bank_bus_dat_r[25]_i_2_n_0\ : STD_LOGIC;
  signal \interface10_bank_bus_dat_r[26]_i_2_n_0\ : STD_LOGIC;
  signal \interface10_bank_bus_dat_r[27]_i_2_n_0\ : STD_LOGIC;
  signal \interface10_bank_bus_dat_r[28]_i_2_n_0\ : STD_LOGIC;
  signal \interface10_bank_bus_dat_r[28]_i_3_n_0\ : STD_LOGIC;
  signal \interface10_bank_bus_dat_r[29]_i_2_n_0\ : STD_LOGIC;
  signal \interface10_bank_bus_dat_r[29]_i_3_n_0\ : STD_LOGIC;
  signal \interface10_bank_bus_dat_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \interface10_bank_bus_dat_r[30]_i_2_n_0\ : STD_LOGIC;
  signal \interface10_bank_bus_dat_r[30]_i_3_n_0\ : STD_LOGIC;
  signal \interface10_bank_bus_dat_r[31]_i_3_n_0\ : STD_LOGIC;
  signal \interface10_bank_bus_dat_r[31]_i_4_n_0\ : STD_LOGIC;
  signal \interface10_bank_bus_dat_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \interface10_bank_bus_dat_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \interface10_bank_bus_dat_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \interface10_bank_bus_dat_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \interface10_bank_bus_dat_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \interface10_bank_bus_dat_r[8]_i_2_n_0\ : STD_LOGIC;
  signal \interface10_bank_bus_dat_r[9]_i_2_n_0\ : STD_LOGIC;
  signal \interface11_bank_bus_dat_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \interface11_bank_bus_dat_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \interface11_bank_bus_dat_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \interface11_bank_bus_dat_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \interface13_bank_bus_dat_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \interface13_bank_bus_dat_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \interface14_bank_bus_dat_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \interface14_bank_bus_dat_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \interface15_bank_bus_dat_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \interface15_bank_bus_dat_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \interface16_bank_bus_dat_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \interface16_bank_bus_dat_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \interface17_bank_bus_dat_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \interface17_bank_bus_dat_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \interface18_bank_bus_dat_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \interface18_bank_bus_dat_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \interface3_bank_bus_dat_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \interface3_bank_bus_dat_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \interface3_bank_bus_dat_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \interface3_bank_bus_dat_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \interface3_bank_bus_dat_r[23]_i_2_n_0\ : STD_LOGIC;
  signal \interface3_bank_bus_dat_r[31]_i_7_n_0\ : STD_LOGIC;
  signal \interface3_bank_bus_dat_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \interface5_bank_bus_dat_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \interface5_bank_bus_dat_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[10]_i_2_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[10]_i_3_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[10]_i_4_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[10]_i_5_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[11]_i_2_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[11]_i_3_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[11]_i_4_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[11]_i_5_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[12]_i_2_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[12]_i_3_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[12]_i_4_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[12]_i_5_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[13]_i_2_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[13]_i_3_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[13]_i_4_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[13]_i_5_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[14]_i_2_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[14]_i_3_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[14]_i_4_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[15]_i_2_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[15]_i_3_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[15]_i_4_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[15]_i_5_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[16]_i_2_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[16]_i_3_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[16]_i_4_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[17]_i_2_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[17]_i_3_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[17]_i_4_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[17]_i_5_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[18]_i_2_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[18]_i_3_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[18]_i_4_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[18]_i_5_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[19]_i_2_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[19]_i_3_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[19]_i_4_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[20]_i_2_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[20]_i_3_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[20]_i_4_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[20]_i_5_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[21]_i_2_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[21]_i_3_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[21]_i_4_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[21]_i_5_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[22]_i_2_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[22]_i_3_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[22]_i_4_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[23]_i_2_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[23]_i_3_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[23]_i_4_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[24]_i_2_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[24]_i_3_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[24]_i_4_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[25]_i_2_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[25]_i_3_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[25]_i_4_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[26]_i_2_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[26]_i_3_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[26]_i_4_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[26]_i_5_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[27]_i_2_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[27]_i_3_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[27]_i_4_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[28]_i_2_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[28]_i_3_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[28]_i_4_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[28]_i_5_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[29]_i_2_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[29]_i_3_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[29]_i_4_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[29]_i_5_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[2]_i_5_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[30]_i_2_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[30]_i_3_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[30]_i_4_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[30]_i_5_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[30]_i_6_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[30]_i_7_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[30]_i_8_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[31]_i_3_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[31]_i_4_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[31]_i_5_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[31]_i_6_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[4]_i_5_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[5]_i_5_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[6]_i_3_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[6]_i_4_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[7]_i_4_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[8]_i_2_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[8]_i_3_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[8]_i_4_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[9]_i_2_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[9]_i_3_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[9]_i_4_n_0\ : STD_LOGIC;
  signal \interface6_bank_bus_dat_r[9]_i_5_n_0\ : STD_LOGIC;
  signal \interface9_bank_bus_dat_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \interface9_bank_bus_dat_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \interface9_bank_bus_dat_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \interface9_bank_bus_dat_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \interface9_bank_bus_dat_r[10]_i_2_n_0\ : STD_LOGIC;
  signal \interface9_bank_bus_dat_r[11]_i_2_n_0\ : STD_LOGIC;
  signal \interface9_bank_bus_dat_r[12]_i_2_n_0\ : STD_LOGIC;
  signal \interface9_bank_bus_dat_r[13]_i_2_n_0\ : STD_LOGIC;
  signal \interface9_bank_bus_dat_r[14]_i_2_n_0\ : STD_LOGIC;
  signal \interface9_bank_bus_dat_r[15]_i_2_n_0\ : STD_LOGIC;
  signal \interface9_bank_bus_dat_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \interface9_bank_bus_dat_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \interface9_bank_bus_dat_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \interface9_bank_bus_dat_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \interface9_bank_bus_dat_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \interface9_bank_bus_dat_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \interface9_bank_bus_dat_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \interface9_bank_bus_dat_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \interface9_bank_bus_dat_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \interface9_bank_bus_dat_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \interface9_bank_bus_dat_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \interface9_bank_bus_dat_r[6]_i_3_n_0\ : STD_LOGIC;
  signal \interface9_bank_bus_dat_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \interface9_bank_bus_dat_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \interface9_bank_bus_dat_r[8]_i_2_n_0\ : STD_LOGIC;
  signal \interface9_bank_bus_dat_r[9]_i_2_n_0\ : STD_LOGIC;
  signal \io_cpu_fetch_data_regNextWhen[31]_i_1_n_0\ : STD_LOGIC;
  signal \la_ien_storage[127]_i_3_n_0\ : STD_LOGIC;
  signal \^la_ien_storage[127]_i_4_0\ : STD_LOGIC;
  signal \la_ien_storage[127]_i_4_n_0\ : STD_LOGIC;
  signal \la_ien_storage[127]_i_5_n_0\ : STD_LOGIC;
  signal \la_ien_storage[31]_i_2_n_0\ : STD_LOGIC;
  signal \la_ien_storage[31]_i_3_n_0\ : STD_LOGIC;
  signal \la_ien_storage[31]_i_4_n_0\ : STD_LOGIC;
  signal \la_ien_storage[63]_i_3_n_0\ : STD_LOGIC;
  signal \la_oe_storage[127]_i_2_n_0\ : STD_LOGIC;
  signal \la_out_storage[127]_i_2_n_0\ : STD_LOGIC;
  signal \la_out_storage[127]_i_3_n_0\ : STD_LOGIC;
  signal \la_out_storage[127]_i_4_n_0\ : STD_LOGIC;
  signal \la_out_storage[63]_i_2_n_0\ : STD_LOGIC;
  signal \la_out_storage[95]_i_2_n_0\ : STD_LOGIC;
  signal lineLoader_address : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of lineLoader_address : signal is "true";
  attribute syn_keep : string;
  attribute syn_keep of lineLoader_address : signal is "true";
  signal \^lineloader_address_reg[23]_0\ : STD_LOGIC;
  signal \^lineloader_address_reg[28]_0\ : STD_LOGIC;
  signal lineLoader_cmdSent : STD_LOGIC;
  signal lineLoader_cmdSent_i_1_n_0 : STD_LOGIC;
  signal lineLoader_cmdSent_i_2_n_0 : STD_LOGIC;
  signal \lineLoader_flushCounter[0]_i_1_n_0\ : STD_LOGIC;
  signal \lineLoader_flushCounter[1]_i_1_n_0\ : STD_LOGIC;
  signal \lineLoader_flushCounter_reg_n_0_[0]\ : STD_LOGIC;
  signal lineLoader_flushPending_i_1_n_0 : STD_LOGIC;
  signal lineLoader_flushPending_i_2_n_0 : STD_LOGIC;
  signal lineLoader_flushPending_reg_n_0 : STD_LOGIC;
  signal lineLoader_valid : STD_LOGIC;
  signal lineLoader_valid_i_1_n_0 : STD_LOGIC;
  signal lineLoader_wordIndex : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of lineLoader_wordIndex : signal is "true";
  attribute syn_keep of lineLoader_wordIndex : signal is "true";
  signal lineLoader_write_tag_0_payload_address : STD_LOGIC;
  signal lineLoader_write_tag_0_payload_data_valid : STD_LOGIC;
  signal \^litespi_grant_reg\ : STD_LOGIC;
  signal \litespi_state[2]_i_10_n_0\ : STD_LOGIC;
  signal \litespi_state[2]_i_11_n_0\ : STD_LOGIC;
  signal \litespi_state[2]_i_12_n_0\ : STD_LOGIC;
  signal \litespi_state[2]_i_13_n_0\ : STD_LOGIC;
  signal \litespi_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \litespi_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \litespi_state[2]_i_7_n_0\ : STD_LOGIC;
  signal \litespi_state[2]_i_8_n_0\ : STD_LOGIC;
  signal \litespi_state[2]_i_9_n_0\ : STD_LOGIC;
  signal \litespi_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \^litespi_state_reg[0]\ : STD_LOGIC;
  signal \litespi_state_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \litespi_state_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \litespi_state_reg[2]_i_3_n_1\ : STD_LOGIC;
  signal \litespi_state_reg[2]_i_3_n_2\ : STD_LOGIC;
  signal \litespi_state_reg[2]_i_3_n_3\ : STD_LOGIC;
  signal \litespi_state_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \litespi_state_reg[2]_i_6_n_1\ : STD_LOGIC;
  signal \litespi_state_reg[2]_i_6_n_2\ : STD_LOGIC;
  signal \litespi_state_reg[2]_i_6_n_3\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[1]_i_10_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[1]_i_11_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[1]_i_7_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[1]_i_8_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[1]_i_9_n_0\ : STD_LOGIC;
  signal \^mgmtsoc_litespimmap_burst_cs_reg\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[10]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[10]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[11]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[12]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[12]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[12]_i_6_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[13]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[13]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[14]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[14]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[15]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[15]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[16]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[16]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[17]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[17]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[18]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[18]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[19]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[19]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[20]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[20]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[21]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[21]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[21]_i_6_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[22]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[22]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[22]_i_6_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[23]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[23]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[24]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[24]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[25]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[25]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[25]_i_6_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[26]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[26]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[26]_i_6_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[27]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[27]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[28]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[28]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[29]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[29]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[30]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[30]_i_6_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_10_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_11_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_12_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_13_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_14_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_15_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_18_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_19_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_20_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_21_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_22_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_23_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_24_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_25_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_26_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_27_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_28_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_29_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_30_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_31_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_32_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_33_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_34_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_35_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_36_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_37_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_38_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_40_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_41_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_42_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_43_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_44_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_45_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_8_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_9_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[6]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[7]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[8]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[8]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[9]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[9]_i_5_n_0\ : STD_LOGIC;
  signal \^mgmtsoc_master_rx_fifo_source_valid_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mgmtsoc_vexriscv_transfer_complete_reg_0\ : STD_LOGIC;
  signal mprj_adr_o_core : STD_LOGIC_VECTOR ( 31 downto 10 );
  signal o_rx_finish_i_2_n_0 : STD_LOGIC;
  signal o_rx_finish_i_3_n_0 : STD_LOGIC;
  signal o_rx_finish_i_4_n_0 : STD_LOGIC;
  signal o_wb_ack_i_2_n_0 : STD_LOGIC;
  signal o_wb_ack_i_3_n_0 : STD_LOGIC;
  signal o_wb_ack_i_4_n_0 : STD_LOGIC;
  signal o_wb_ack_i_5_n_0 : STD_LOGIC;
  signal o_wb_ack_i_6_n_0 : STD_LOGIC;
  signal o_wb_ack_i_7_n_0 : STD_LOGIC;
  signal o_wb_ack_i_8_n_0 : STD_LOGIC;
  signal \^o_wb_ack_reg\ : STD_LOGIC;
  signal \^o_wb_ack_reg_0\ : STD_LOGIC;
  signal \o_wb_dat[7]_i_4_n_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^reset0\ : STD_LOGIC;
  signal \slave_sel_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \slave_sel_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \slave_sel_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \slave_sel_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \slave_sel_r[2]_i_6_n_0\ : STD_LOGIC;
  signal \slave_sel_r[2]_i_7_n_0\ : STD_LOGIC;
  signal \slave_sel_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \slave_sel_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \slave_sel_r[5]_i_7_n_0\ : STD_LOGIC;
  signal \slave_sel_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \slave_sel_r[6]_i_7_n_0\ : STD_LOGIC;
  signal \stat_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \stat_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \stat_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \stat_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \stat_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \stat_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal state_i_3_n_0 : STD_LOGIC;
  signal state_i_4_n_0 : STD_LOGIC;
  signal state_i_5_n_0 : STD_LOGIC;
  signal \^state_reg\ : STD_LOGIC;
  signal \tx_buffer[7]_i_3_n_0\ : STD_LOGIC;
  signal \tx_buffer[7]_i_4_n_0\ : STD_LOGIC;
  signal tx_start_local_i_2_n_0 : STD_LOGIC;
  signal \^uart_tx_fifo_level0_reg[3]\ : STD_LOGIC;
  signal \^uartwishbonebridge_state_reg[2]\ : STD_LOGIC;
  signal \user_irq_ena_storage[2]_i_2_n_0\ : STD_LOGIC;
  signal ways_0_tags_reg_i_2_n_0 : STD_LOGIC;
  signal ways_0_tags_reg_n_15 : STD_LOGIC;
  signal \wbbd_addr[0]_i_2_n_0\ : STD_LOGIC;
  signal \wbbd_addr[0]_i_4_n_0\ : STD_LOGIC;
  signal \wbbd_addr[1]_i_6_n_0\ : STD_LOGIC;
  signal \wbbd_addr[1]_i_7_n_0\ : STD_LOGIC;
  signal \wbbd_addr[4]_i_6_n_0\ : STD_LOGIC;
  signal \wbbd_addr[6]_i_10_n_0\ : STD_LOGIC;
  signal \wbbd_addr[6]_i_9_n_0\ : STD_LOGIC;
  signal \^when_csrplugin_l1019\ : STD_LOGIC;
  signal \^when_csrplugin_l909_1\ : STD_LOGIC;
  signal when_IBusCachedPlugin_l250 : STD_LOGIC;
  signal \^writeback_arbitration_isvalid_reg\ : STD_LOGIC;
  signal \^writeback_arbitration_isvalid_reg_0\ : STD_LOGIC;
  signal NLW_banks_0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_banks_0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_banks_0_reg_i_12_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fetchStage_hit_hits_00_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_fetchStage_hit_hits_00_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_fetchStage_hit_hits_00_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_fetchStage_hit_hits_00_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_litespi_state_reg[2]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_litespi_state_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_litespi_state_reg[2]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_litespi_state_reg[2]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ways_0_tags_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal NLW_ways_0_tags_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ways_0_tags_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_10\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_13\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_14\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_15\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_19\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_28\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_29\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_30\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_32\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_34\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_35\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_36\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_37\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_40\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_41\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_9\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_12 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_4 : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_7 : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_9 : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_2 : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \CsrPlugin_mcause_exceptionCode[3]_i_3\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of CsrPlugin_pipelineLiberator_pcValids_0_i_2 : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of CsrPlugin_pipelineLiberator_pcValids_0_i_3 : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of DebugPlugin_isPipBusy_i_2 : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \FSM_onehot_wbbd_state[9]_i_11\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \FSM_onehot_wbbd_state[9]_i_13\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \FSM_onehot_wbbd_state[9]_i_14\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \FSM_onehot_wbbd_state[9]_i_15\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \FSM_onehot_wbbd_state[9]_i_16\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \FSM_onehot_wbbd_state[9]_i_18\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \FSM_onehot_wbbd_state[9]_i_2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \FSM_onehot_wbbd_state[9]_i_9\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \FSM_sequential_switch_Fetcher_l362[0]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \FSM_sequential_switch_Fetcher_l362[2]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of HazardSimplePlugin_writeBackBuffer_valid_i_1 : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \IBusCachedPlugin_fetchPc_pcReg[5]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of RAM_reg_i_52 : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_4\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \_zz_iBusWishbone_ADR[0]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \_zz_iBusWishbone_ADR[1]_i_1\ : label is "soft_lutpair138";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of banks_0_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of banks_0_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of banks_0_reg : label is "{SYNTH-4 {cell *THIS*} {string 4}} {SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of banks_0_reg : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of banks_0_reg : label is "inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of banks_0_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of banks_0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of banks_0_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of banks_0_reg : label is 496;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of banks_0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of banks_0_reg : label is 31;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of banks_0_reg_i_10 : label is 35;
  attribute ADDER_THRESHOLD of banks_0_reg_i_12 : label is 35;
  attribute SOFT_HLUTNM of banks_0_reg_i_16 : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of banks_0_reg_i_32 : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of banks_0_reg_i_35 : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of banks_0_reg_i_41 : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \count[0]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of debug_mode_storage_i_2 : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \decode_to_execute_ALU_BITWISE_CTRL[0]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \decode_to_execute_ALU_CTRL[0]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \decode_to_execute_ALU_CTRL[1]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \decode_to_execute_BRANCH_CTRL[0]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \decode_to_execute_BRANCH_CTRL[1]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of decode_to_execute_DO_EBREAK_i_11 : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of decode_to_execute_DO_EBREAK_i_8 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of decode_to_execute_DO_EBREAK_i_9 : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of decode_to_execute_IS_CSR_i_1 : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of decode_to_execute_MEMORY_ENABLE_i_1 : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of decode_to_execute_REGFILE_WRITE_VALID_i_2 : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \decode_to_execute_SRC1_CTRL[0]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \decode_to_execute_SRC1_CTRL[1]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \decode_to_execute_SRC2_CTRL[0]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \decode_to_execute_SRC2_CTRL[1]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of decode_to_execute_SRC2_FORCE_ZERO_i_1 : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of decode_to_execute_SRC2_FORCE_ZERO_i_3 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of decode_to_execute_SRC_LESS_UNSIGNED_i_1 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of decode_to_execute_SRC_USE_SUB_LESS_i_2 : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of decode_to_execute_SRC_USE_SUB_LESS_i_3 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of dff2_bus_ack_i_1 : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of dff_bus_ack_i_1 : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of execute_CsrPlugin_csr_4032_i_2 : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of execute_CsrPlugin_csr_772_i_1 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of execute_CsrPlugin_csr_772_i_2 : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of execute_CsrPlugin_csr_833_i_2 : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of execute_CsrPlugin_csr_834_i_1 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of execute_CsrPlugin_csr_836_i_2 : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of execute_arbitration_isValid_i_3 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \execute_to_memory_ENV_CTRL[1]_i_3\ : label is "soft_lutpair147";
  attribute ADDER_THRESHOLD of \execute_to_memory_MEMORY_ADDRESS_LOW_reg[1]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of gpio_mode1_storage_i_2 : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \interface0_bank_bus_dat_r[31]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \interface10_bank_bus_dat_r[10]_i_2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \interface10_bank_bus_dat_r[11]_i_2\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \interface10_bank_bus_dat_r[12]_i_2\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \interface10_bank_bus_dat_r[13]_i_2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \interface10_bank_bus_dat_r[14]_i_2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \interface10_bank_bus_dat_r[15]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \interface10_bank_bus_dat_r[16]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \interface10_bank_bus_dat_r[17]_i_2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \interface10_bank_bus_dat_r[18]_i_2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \interface10_bank_bus_dat_r[19]_i_2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \interface10_bank_bus_dat_r[1]_i_2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \interface10_bank_bus_dat_r[20]_i_2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \interface10_bank_bus_dat_r[21]_i_2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \interface10_bank_bus_dat_r[22]_i_2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \interface10_bank_bus_dat_r[23]_i_2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \interface10_bank_bus_dat_r[24]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \interface10_bank_bus_dat_r[25]_i_2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \interface10_bank_bus_dat_r[26]_i_2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \interface10_bank_bus_dat_r[27]_i_2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \interface10_bank_bus_dat_r[28]_i_2\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \interface10_bank_bus_dat_r[28]_i_3\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \interface10_bank_bus_dat_r[29]_i_2\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \interface10_bank_bus_dat_r[29]_i_3\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \interface10_bank_bus_dat_r[2]_i_2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \interface10_bank_bus_dat_r[30]_i_2\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \interface10_bank_bus_dat_r[30]_i_3\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \interface10_bank_bus_dat_r[31]_i_3\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \interface10_bank_bus_dat_r[31]_i_4\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \interface10_bank_bus_dat_r[3]_i_2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \interface10_bank_bus_dat_r[4]_i_2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \interface10_bank_bus_dat_r[5]_i_2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \interface10_bank_bus_dat_r[6]_i_2\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \interface10_bank_bus_dat_r[7]_i_2\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \interface10_bank_bus_dat_r[8]_i_2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \interface10_bank_bus_dat_r[9]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \interface11_bank_bus_dat_r[1]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \interface11_bank_bus_dat_r[2]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \interface11_bank_bus_dat_r[3]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \interface11_bank_bus_dat_r[4]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \interface11_bank_bus_dat_r[5]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \interface11_bank_bus_dat_r[6]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \interface11_bank_bus_dat_r[7]_i_2\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \interface12_bank_bus_dat_r[0]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \interface13_bank_bus_dat_r[0]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \interface15_bank_bus_dat_r[0]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \interface16_bank_bus_dat_r[0]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \interface17_bank_bus_dat_r[0]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \interface18_bank_bus_dat_r[0]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \interface3_bank_bus_dat_r[24]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \interface3_bank_bus_dat_r[25]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \interface3_bank_bus_dat_r[26]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \interface3_bank_bus_dat_r[27]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \interface3_bank_bus_dat_r[28]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \interface3_bank_bus_dat_r[29]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \interface3_bank_bus_dat_r[30]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \interface3_bank_bus_dat_r[31]_i_2\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \interface6_bank_bus_dat_r[10]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \interface6_bank_bus_dat_r[11]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \interface6_bank_bus_dat_r[12]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \interface6_bank_bus_dat_r[13]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \interface6_bank_bus_dat_r[15]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \interface6_bank_bus_dat_r[17]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \interface6_bank_bus_dat_r[18]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \interface6_bank_bus_dat_r[20]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \interface6_bank_bus_dat_r[21]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \interface6_bank_bus_dat_r[26]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \interface6_bank_bus_dat_r[28]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \interface6_bank_bus_dat_r[29]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \interface6_bank_bus_dat_r[2]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \interface6_bank_bus_dat_r[30]_i_2\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \interface6_bank_bus_dat_r[30]_i_4\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \interface6_bank_bus_dat_r[30]_i_6\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \interface6_bank_bus_dat_r[31]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \interface6_bank_bus_dat_r[31]_i_2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \interface6_bank_bus_dat_r[3]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \interface6_bank_bus_dat_r[4]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \interface6_bank_bus_dat_r[5]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \interface6_bank_bus_dat_r[9]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \interface8_bank_bus_dat_r[0]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \interface9_bank_bus_dat_r[10]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \interface9_bank_bus_dat_r[11]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \interface9_bank_bus_dat_r[12]_i_2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \interface9_bank_bus_dat_r[13]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \interface9_bank_bus_dat_r[14]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \interface9_bank_bus_dat_r[15]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \interface9_bank_bus_dat_r[16]_i_2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \interface9_bank_bus_dat_r[1]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \interface9_bank_bus_dat_r[2]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \interface9_bank_bus_dat_r[3]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \interface9_bank_bus_dat_r[4]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \interface9_bank_bus_dat_r[5]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \interface9_bank_bus_dat_r[6]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \interface9_bank_bus_dat_r[7]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \interface9_bank_bus_dat_r[8]_i_2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \interface9_bank_bus_dat_r[9]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \la_ien_storage[127]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \la_ien_storage[31]_i_4\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \la_ien_storage[63]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \la_ien_storage[63]_i_3\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \la_ien_storage[95]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \la_ien_storage[95]_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \la_out_storage[127]_i_2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \la_out_storage[127]_i_4\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \la_out_storage[95]_i_2\ : label is "soft_lutpair206";
  attribute KEEP : string;
  attribute KEEP of \lineLoader_address_reg[0]\ : label is "yes";
  attribute syn_keep of \lineLoader_address_reg[0]\ : label is "true";
  attribute KEEP of \lineLoader_address_reg[10]\ : label is "yes";
  attribute syn_keep of \lineLoader_address_reg[10]\ : label is "true";
  attribute KEEP of \lineLoader_address_reg[11]\ : label is "yes";
  attribute syn_keep of \lineLoader_address_reg[11]\ : label is "true";
  attribute KEEP of \lineLoader_address_reg[12]\ : label is "yes";
  attribute syn_keep of \lineLoader_address_reg[12]\ : label is "true";
  attribute KEEP of \lineLoader_address_reg[13]\ : label is "yes";
  attribute syn_keep of \lineLoader_address_reg[13]\ : label is "true";
  attribute KEEP of \lineLoader_address_reg[14]\ : label is "yes";
  attribute syn_keep of \lineLoader_address_reg[14]\ : label is "true";
  attribute KEEP of \lineLoader_address_reg[15]\ : label is "yes";
  attribute syn_keep of \lineLoader_address_reg[15]\ : label is "true";
  attribute KEEP of \lineLoader_address_reg[16]\ : label is "yes";
  attribute syn_keep of \lineLoader_address_reg[16]\ : label is "true";
  attribute KEEP of \lineLoader_address_reg[17]\ : label is "yes";
  attribute syn_keep of \lineLoader_address_reg[17]\ : label is "true";
  attribute KEEP of \lineLoader_address_reg[18]\ : label is "yes";
  attribute syn_keep of \lineLoader_address_reg[18]\ : label is "true";
  attribute KEEP of \lineLoader_address_reg[19]\ : label is "yes";
  attribute syn_keep of \lineLoader_address_reg[19]\ : label is "true";
  attribute KEEP of \lineLoader_address_reg[1]\ : label is "yes";
  attribute syn_keep of \lineLoader_address_reg[1]\ : label is "true";
  attribute KEEP of \lineLoader_address_reg[20]\ : label is "yes";
  attribute syn_keep of \lineLoader_address_reg[20]\ : label is "true";
  attribute KEEP of \lineLoader_address_reg[21]\ : label is "yes";
  attribute syn_keep of \lineLoader_address_reg[21]\ : label is "true";
  attribute KEEP of \lineLoader_address_reg[22]\ : label is "yes";
  attribute syn_keep of \lineLoader_address_reg[22]\ : label is "true";
  attribute KEEP of \lineLoader_address_reg[23]\ : label is "yes";
  attribute syn_keep of \lineLoader_address_reg[23]\ : label is "true";
  attribute KEEP of \lineLoader_address_reg[24]\ : label is "yes";
  attribute syn_keep of \lineLoader_address_reg[24]\ : label is "true";
  attribute KEEP of \lineLoader_address_reg[25]\ : label is "yes";
  attribute syn_keep of \lineLoader_address_reg[25]\ : label is "true";
  attribute KEEP of \lineLoader_address_reg[26]\ : label is "yes";
  attribute syn_keep of \lineLoader_address_reg[26]\ : label is "true";
  attribute KEEP of \lineLoader_address_reg[27]\ : label is "yes";
  attribute syn_keep of \lineLoader_address_reg[27]\ : label is "true";
  attribute KEEP of \lineLoader_address_reg[28]\ : label is "yes";
  attribute syn_keep of \lineLoader_address_reg[28]\ : label is "true";
  attribute KEEP of \lineLoader_address_reg[29]\ : label is "yes";
  attribute syn_keep of \lineLoader_address_reg[29]\ : label is "true";
  attribute KEEP of \lineLoader_address_reg[2]\ : label is "yes";
  attribute syn_keep of \lineLoader_address_reg[2]\ : label is "true";
  attribute KEEP of \lineLoader_address_reg[30]\ : label is "yes";
  attribute syn_keep of \lineLoader_address_reg[30]\ : label is "true";
  attribute KEEP of \lineLoader_address_reg[31]\ : label is "yes";
  attribute syn_keep of \lineLoader_address_reg[31]\ : label is "true";
  attribute KEEP of \lineLoader_address_reg[3]\ : label is "yes";
  attribute syn_keep of \lineLoader_address_reg[3]\ : label is "true";
  attribute KEEP of \lineLoader_address_reg[4]\ : label is "yes";
  attribute syn_keep of \lineLoader_address_reg[4]\ : label is "true";
  attribute KEEP of \lineLoader_address_reg[5]\ : label is "yes";
  attribute syn_keep of \lineLoader_address_reg[5]\ : label is "true";
  attribute KEEP of \lineLoader_address_reg[6]\ : label is "yes";
  attribute syn_keep of \lineLoader_address_reg[6]\ : label is "true";
  attribute KEEP of \lineLoader_address_reg[7]\ : label is "yes";
  attribute syn_keep of \lineLoader_address_reg[7]\ : label is "true";
  attribute KEEP of \lineLoader_address_reg[8]\ : label is "yes";
  attribute syn_keep of \lineLoader_address_reg[8]\ : label is "true";
  attribute KEEP of \lineLoader_address_reg[9]\ : label is "yes";
  attribute syn_keep of \lineLoader_address_reg[9]\ : label is "true";
  attribute SOFT_HLUTNM of \lineLoader_flushCounter[0]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \lineLoader_flushCounter[1]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of lineLoader_flushPending_i_2 : label is "soft_lutpair210";
  attribute KEEP of \lineLoader_wordIndex_reg[0]\ : label is "yes";
  attribute syn_keep of \lineLoader_wordIndex_reg[0]\ : label is "true";
  attribute KEEP of \lineLoader_wordIndex_reg[1]\ : label is "yes";
  attribute syn_keep of \lineLoader_wordIndex_reg[1]\ : label is "true";
  attribute KEEP of \lineLoader_wordIndex_reg[2]\ : label is "yes";
  attribute syn_keep of \lineLoader_wordIndex_reg[2]\ : label is "true";
  attribute SOFT_HLUTNM of \litespi_state[3]_i_3\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \mgmtsoc_litespimmap_burst_adr[29]_i_3\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \mgmtsoc_litespimmap_storage[7]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \mgmtsoc_litespimmap_storage[7]_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_sr_out[10]_i_3\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_sr_out[10]_i_5\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_sr_out[14]_i_4\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_sr_out[15]_i_4\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_sr_out[16]_i_5\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_sr_out[17]_i_4\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_sr_out[18]_i_4\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_sr_out[21]_i_5\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_sr_out[22]_i_5\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_sr_out[23]_i_4\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_sr_out[24]_i_4\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_sr_out[8]_i_3\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_storage[7]_i_2\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \mgmtsoc_load_storage[31]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \mgmtsoc_master_phyconfig_storage[23]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \mgmtsoc_master_rx_fifo_source_payload_data[31]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of mgmtsoc_master_tx_fifo_source_valid_i_2 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \mgmtsoc_reload_storage[31]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of mgmtsoc_reset_re_i_1 : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \mgmtsoc_reset_storage[0]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \mgmtsoc_reset_storage[1]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \mgmtsoc_scratch_storage[31]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of mgmtsoc_update_value_re_i_1 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \mgmtsoc_vexriscv_i_cmd_payload_address[7]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of mgmtsoc_vexriscv_transfer_complete_i_1 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of mgmtsoc_vexriscv_transfer_in_progress_i_1 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of mgmtsoc_vexriscv_transfer_wait_for_ack_i_2 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of o_rx_finish_i_1 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of o_wb_ack_i_8 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \o_wb_dat[6]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \o_wb_dat[7]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \o_wb_dat[7]_i_2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \o_wb_dat[7]_i_4\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \slave_sel_r[2]_i_7\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \slave_sel_r[5]_i_2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \slave_sel_r[6]_i_7\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \spi_master_mosi_storage[7]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \spi_master_mosi_storage[7]_i_2\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \stat_reg[5]_i_3\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \stat_reg[5]_i_8\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \tx_buffer[7]_i_4\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of tx_start_local_i_1 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \uart_enable_storage[1]_i_2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \uart_pending_r[1]_i_2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \uart_tx_fifo_level0[1]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \uart_tx_fifo_level0[2]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \uart_tx_fifo_level0[3]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \uart_tx_fifo_level0[4]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \user_irq_ena_storage[2]_i_2\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \user_irq_ena_storage[2]_i_3\ : label is "soft_lutpair235";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ways_0_tags_reg : label is "p0_d28";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ways_0_tags_reg : label is "p0_d28";
  attribute METHODOLOGY_DRC_VIOS of ways_0_tags_reg : label is "{SYNTH-4 {cell *THIS*} {string 1}} {SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ways_0_tags_reg : label is 56;
  attribute RTL_RAM_NAME of ways_0_tags_reg : label is "inst/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg";
  attribute RTL_RAM_TYPE of ways_0_tags_reg : label is "RAM_SDP";
  attribute ram_addr_begin of ways_0_tags_reg : label is 0;
  attribute ram_addr_end of ways_0_tags_reg : label is 511;
  attribute ram_offset of ways_0_tags_reg : label is 510;
  attribute ram_slice_begin of ways_0_tags_reg : label is 0;
  attribute ram_slice_end of ways_0_tags_reg : label is 27;
  attribute SOFT_HLUTNM of \wbbd_addr[1]_i_6\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \wbbd_addr[6]_i_9\ : label is "soft_lutpair141";
begin
  ADDRARDADDR(3 downto 0) <= \^addrardaddr\(3 downto 0);
  CO(0) <= \^co\(0);
  CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr <= \^csrplugin_exceptionportctrl_exceptioncontext_badaddr\;
  DebugPlugin_haltIt_reg <= \^debugplugin_haltit_reg\;
  \FSM_onehot_grant_reg[1]_0\ <= \^fsm_onehot_grant_reg[1]_0\;
  \FSM_onehot_grant_reg[1]_2\ <= \^fsm_onehot_grant_reg[1]_2\;
  \FSM_onehot_grant_reg[2]_3\ <= \^fsm_onehot_grant_reg[2]_3\;
  HazardSimplePlugin_writeBackWrites_valid <= \^hazardsimpleplugin_writebackwrites_valid\;
  IBusCachedPlugin_fetchPc_booted_reg <= \^ibuscachedplugin_fetchpc_booted_reg\;
  IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready <= \^ibuscachedplugin_ibusrsp_stages_1_output_m2spipe_ready\;
  Q(31 downto 0) <= \^q\(31 downto 0);
  RegFilePlugin_regFile_reg_1 <= \^regfileplugin_regfile_reg_1\;
  RegFilePlugin_regFile_reg_1_0 <= \^regfileplugin_regfile_reg_1_0\;
  RegFilePlugin_regFile_reg_2 <= \^regfileplugin_regfile_reg_2\;
  RegFilePlugin_regFile_reg_2_0 <= \^regfileplugin_regfile_reg_2_0\;
  \_zz_iBusWishbone_ADR_reg[2]\ <= \^_zz_ibuswishbone_adr_reg[2]\;
  count_reg_10_sp_1 <= count_reg_10_sn_1;
  \dBus_cmd_rData_address_reg[11]\ <= \^dbus_cmd_rdata_address_reg[11]\;
  \dBus_cmd_rData_address_reg[11]_0\ <= \^dbus_cmd_rdata_address_reg[11]_0\;
  \dBus_cmd_rData_address_reg[12]\ <= \^dbus_cmd_rdata_address_reg[12]\;
  \dBus_cmd_rData_address_reg[12]_0\ <= \^dbus_cmd_rdata_address_reg[12]_0\;
  \dBus_cmd_rData_address_reg[12]_1\ <= \^dbus_cmd_rdata_address_reg[12]_1\;
  \dBus_cmd_rData_address_reg[12]_2\ <= \^dbus_cmd_rdata_address_reg[12]_2\;
  \dBus_cmd_rData_address_reg[12]_3\ <= \^dbus_cmd_rdata_address_reg[12]_3\;
  \dBus_cmd_rData_address_reg[2]_1\ <= \^dbus_cmd_rdata_address_reg[2]_1\;
  \dBus_cmd_rData_address_reg[2]_2\ <= \^dbus_cmd_rdata_address_reg[2]_2\;
  \dBus_cmd_rData_address_reg[3]_0\ <= \^dbus_cmd_rdata_address_reg[3]_0\;
  \dbg_uart_address_reg[11]\ <= \^dbg_uart_address_reg[11]\;
  \dbg_uart_address_reg[11]_0\ <= \^dbg_uart_address_reg[11]_0\;
  \dbg_uart_address_reg[11]_1\ <= \^dbg_uart_address_reg[11]_1\;
  \dbg_uart_address_reg[12]\ <= \^dbg_uart_address_reg[12]\;
  \dbg_uart_address_reg[13]\ <= \^dbg_uart_address_reg[13]\;
  \dbg_uart_address_reg[13]_0\ <= \^dbg_uart_address_reg[13]_0\;
  \dbg_uart_address_reg[13]_1\ <= \^dbg_uart_address_reg[13]_1\;
  \dbg_uart_address_reg[13]_2\ <= \^dbg_uart_address_reg[13]_2\;
  \dbg_uart_address_reg[13]_3\ <= \^dbg_uart_address_reg[13]_3\;
  \dbg_uart_address_reg[13]_4\ <= \^dbg_uart_address_reg[13]_4\;
  \dbg_uart_address_reg[13]_5\ <= \^dbg_uart_address_reg[13]_5\;
  \dbg_uart_address_reg[13]_6\ <= \^dbg_uart_address_reg[13]_6\;
  \dbg_uart_address_reg[18]\ <= \^dbg_uart_address_reg[18]\;
  \dbg_uart_address_reg[19]_0\ <= \^dbg_uart_address_reg[19]_0\;
  \dbg_uart_address_reg[29]\(6 downto 0) <= \^dbg_uart_address_reg[29]\(6 downto 0);
  \dbg_uart_address_reg[3]\ <= \^dbg_uart_address_reg[3]\;
  \dbg_uart_address_reg[3]_0\ <= \^dbg_uart_address_reg[3]_0\;
  \dbg_uart_address_reg[4]\ <= \^dbg_uart_address_reg[4]\;
  \dbg_uart_address_reg[5]\ <= \^dbg_uart_address_reg[5]\;
  \dbg_uart_address_reg[6]\ <= \^dbg_uart_address_reg[6]\;
  \dbg_uart_address_reg[7]\ <= \^dbg_uart_address_reg[7]\;
  decode_to_execute_DO_EBREAK_reg <= \^decode_to_execute_do_ebreak_reg\;
  \decode_to_execute_ENV_CTRL_reg[1]\ <= \^decode_to_execute_env_ctrl_reg[1]\;
  \decode_to_execute_INSTRUCTION_reg[11]\ <= \^decode_to_execute_instruction_reg[11]\;
  \decode_to_execute_INSTRUCTION_reg[12]\ <= \^decode_to_execute_instruction_reg[12]\;
  \decode_to_execute_INSTRUCTION_reg[17]\ <= \^decode_to_execute_instruction_reg[17]\;
  \decode_to_execute_INSTRUCTION_reg[18]\ <= \^decode_to_execute_instruction_reg[18]\;
  \decode_to_execute_INSTRUCTION_reg[21]\ <= \^decode_to_execute_instruction_reg[21]\;
  \decode_to_execute_INSTRUCTION_reg[23]\ <= \^decode_to_execute_instruction_reg[23]\;
  \decode_to_execute_SHIFT_CTRL_reg[0]\ <= \^decode_to_execute_shift_ctrl_reg[0]\;
  decode_to_execute_SRC_USE_SUB_LESS_reg(2 downto 0) <= \^decode_to_execute_src_use_sub_less_reg\(2 downto 0);
  \execute_LightShifterPlugin_amplitudeReg_reg[4]\ <= \^execute_lightshifterplugin_amplitudereg_reg[4]\;
  execute_arbitration_isValid_reg_0 <= \^execute_arbitration_isvalid_reg_0\;
  execute_to_memory_BRANCH_DO_reg <= \^execute_to_memory_branch_do_reg\;
  \la_ien_storage[127]_i_4_0\ <= \^la_ien_storage[127]_i_4_0\;
  \lineLoader_address_reg[23]_0\ <= \^lineloader_address_reg[23]_0\;
  \lineLoader_address_reg[28]_0\ <= \^lineloader_address_reg[28]_0\;
  litespi_grant_reg <= \^litespi_grant_reg\;
  \litespi_state_reg[0]\ <= \^litespi_state_reg[0]\;
  mgmtsoc_litespimmap_burst_cs_reg <= \^mgmtsoc_litespimmap_burst_cs_reg\;
  mgmtsoc_master_rx_fifo_source_valid_reg_0(0) <= \^mgmtsoc_master_rx_fifo_source_valid_reg_0\(0);
  mgmtsoc_vexriscv_transfer_complete_reg_0 <= \^mgmtsoc_vexriscv_transfer_complete_reg_0\;
  o_wb_ack_reg <= \^o_wb_ack_reg\;
  o_wb_ack_reg_0 <= \^o_wb_ack_reg_0\;
  reset0 <= \^reset0\;
  state_reg <= \^state_reg\;
  \uart_tx_fifo_level0_reg[3]\ <= \^uart_tx_fifo_level0_reg[3]\;
  \uartwishbonebridge_state_reg[2]\ <= \^uartwishbonebridge_state_reg[2]\;
  when_CsrPlugin_l1019 <= \^when_csrplugin_l1019\;
  when_CsrPlugin_l909_1 <= \^when_csrplugin_l909_1\;
  writeBack_arbitration_isValid_reg <= \^writeback_arbitration_isvalid_reg\;
  writeBack_arbitration_isValid_reg_0 <= \^writeback_arbitration_isvalid_reg_0\;
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0400040"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0\,
      I1 => \^q\(0),
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\,
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(0),
      I5 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0]\,
      O => \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(0)
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]_i_2_n_0\,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\,
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1\(8),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0\(8),
      O => \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(10)
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(9),
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0\,
      I2 => D(8),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0\,
      I4 => \^q\(10),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]_i_2_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]_i_2_n_0\,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\,
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1\(9),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0\(9),
      O => \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(11)
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(10),
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0\,
      I2 => D(9),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0\,
      I4 => \^q\(11),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]_i_2_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]_i_2_n_0\,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\,
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1\(10),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0\(10),
      O => \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(12)
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dBus_cmd_payload_size(0),
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0\,
      I2 => D(10),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0\,
      I4 => \^q\(12),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]_i_2_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]_i_2_n_0\,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\,
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1\(11),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0\(11),
      O => \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(13)
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(11),
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0\,
      I2 => D(11),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0\,
      I4 => \^q\(13),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]_i_2_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]_i_2_n_0\,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\,
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1\(12),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0\(12),
      O => \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(14)
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(12),
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0\,
      I2 => D(12),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0\,
      I4 => \^q\(14),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]_i_2_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]_i_2_n_0\,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\,
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1\(13),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0\(13),
      O => \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(15)
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(13),
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0\,
      I2 => D(13),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0\,
      I4 => \^q\(15),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]_i_2_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]_i_2_n_0\,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\,
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1\(14),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0\(14),
      O => \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(16)
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(14),
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0\,
      I2 => D(14),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0\,
      I4 => \^q\(16),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]_i_2_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]_i_2_n_0\,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\,
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1\(15),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0\(15),
      O => \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(17)
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(15),
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0\,
      I2 => D(15),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0\,
      I4 => \^q\(17),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]_i_2_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]_i_2_n_0\,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\,
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1\(16),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0\(16),
      O => \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(18)
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(16),
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0\,
      I2 => D(16),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0\,
      I4 => \^q\(18),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]_i_2_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]_i_2_n_0\,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\,
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1\(17),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0\(17),
      O => \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(19)
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(17),
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0\,
      I2 => D(17),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0\,
      I4 => \^q\(19),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]_i_2_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4F0F4F00400040"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0\,
      I1 => \^q\(1),
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\,
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(1),
      I5 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[1]\,
      O => \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(1)
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]_i_2_n_0\,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\,
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1\(18),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0\(18),
      O => \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(20)
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(18),
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0\,
      I2 => D(18),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0\,
      I4 => \^q\(20),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]_i_2_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]_i_2_n_0\,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\,
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1\(19),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0\(19),
      O => \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(21)
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(19),
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0\,
      I2 => D(19),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0\,
      I4 => \^q\(21),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]_i_2_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]_i_2_n_0\,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\,
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1\(20),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0\(20),
      O => \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(22)
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(20),
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0\,
      I2 => D(20),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0\,
      I4 => \^q\(22),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]_i_2_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]_i_2_n_0\,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\,
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1\(21),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0\(21),
      O => \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(23)
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(21),
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0\,
      I2 => D(21),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0\,
      I4 => \^q\(23),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]_i_2_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]_i_2_n_0\,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\,
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1\(22),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0\(22),
      O => \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(24)
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(22),
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0\,
      I2 => D(22),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0\,
      I4 => \^q\(24),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]_i_2_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]_i_2_n_0\,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\,
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1\(23),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0\(23),
      O => \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(25)
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(23),
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0\,
      I2 => D(23),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0\,
      I4 => \^q\(25),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]_i_2_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]_i_2_n_0\,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\,
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1\(24),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0\(24),
      O => \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(26)
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(24),
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0\,
      I2 => D(24),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0\,
      I4 => \^q\(26),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]_i_2_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]_i_2_n_0\,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\,
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1\(25),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0\(25),
      O => \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(27)
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(25),
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0\,
      I2 => D(25),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0\,
      I4 => \^q\(27),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]_i_2_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]_i_2_n_0\,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\,
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1\(26),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0\(26),
      O => \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(28)
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(26),
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0\,
      I2 => D(26),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0\,
      I4 => \^q\(28),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]_i_2_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]_i_2_n_0\,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\,
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1\(27),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0\(27),
      O => \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(29)
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(27),
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0\,
      I2 => D(27),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0\,
      I4 => \^q\(29),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]_i_2_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]_i_2_n_0\,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\,
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1\(0),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0\(0),
      O => \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(2)
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(2),
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0\,
      I2 => D(0),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0\,
      I4 => \^q\(2),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]_i_2_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]_i_2_n_0\,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\,
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1\(28),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0\(28),
      O => \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(30)
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(28),
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0\,
      I2 => D(28),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0\,
      I4 => \^q\(30),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]_i_2_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBBBFBBB"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_3_n_0\,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\,
      I2 => execute_arbitration_isValid_reg_2,
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[3]_0\(1),
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[3]_0\(0),
      I5 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0\,
      O => \^csrplugin_exceptionportctrl_exceptioncontext_badaddr\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_10_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1FFF1111"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_16_n_0\,
      I1 => \^q\(4),
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_17_n_0\,
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_18_n_0\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_19_n_0\,
      I5 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_20_n_0\,
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_11_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAEAEAEFFAE"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_21_n_0\,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_22_n_0\,
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_23_n_0\,
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_24_n_0\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_25_n_0\,
      I5 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_10_n_0\,
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_12_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^q\(26),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(6),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_13_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^q\(31),
      I2 => \^q\(27),
      I3 => \^q\(28),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_14_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_26_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(6),
      I3 => \^q\(14),
      I4 => \^q\(15),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_15_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE0EEEEEEEE"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_27_n_0\,
      I1 => \^q\(6),
      I2 => \^q\(12),
      I3 => \^q\(13),
      I4 => \^q\(14),
      I5 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_28_n_0\,
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_16_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777FFFF7777CFFF"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_29_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_30_n_0\,
      I4 => \^q\(13),
      I5 => \^q\(14),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_17_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF5FFF5C"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(12),
      I2 => \^q\(2),
      I3 => \^q\(6),
      I4 => \^q\(5),
      I5 => \^q\(3),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_18_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_19_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_5_n_0\,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\,
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1\(29),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0\(29),
      O => \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(31)
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F4F4FFF4F"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_31_n_0\,
      I1 => \^q\(6),
      I2 => DebugPlugin_isPipBusy_i_2_n_0,
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_28_n_0\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_32_n_0\,
      I5 => \^q\(4),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_20_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_7_n_0,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_19_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(5),
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_15_n_0\,
      I5 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_33_n_0\,
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_21_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010F01010101"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_34_n_0\,
      I1 => \^q\(30),
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_35_n_0\,
      I3 => \^q\(13),
      I4 => \^q\(6),
      I5 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_36_n_0\,
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_22_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(12),
      I2 => \^q\(26),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_19_n_0\,
      I4 => \^q\(28),
      I5 => \^q\(27),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_23_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => execute_CsrPlugin_csr_4032_i_2_n_0,
      I1 => \^q\(30),
      I2 => \^q\(29),
      I3 => \^q\(31),
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_37_n_0\,
      I5 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_26_n_0\,
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_24_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_38_n_0\,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_39_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(21),
      I4 => \^q\(9),
      I5 => \^q\(12),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_25_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^q\(18),
      I2 => \^q\(17),
      I3 => \^q\(16),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_26_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF33BBBBBB30"
    )
        port map (
      I0 => \^q\(12),
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_40_n_0\,
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_41_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(13),
      I5 => \^q\(14),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_27_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(5),
      I3 => \^q\(6),
      I4 => \^q\(3),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_28_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(6),
      I2 => \^q\(5),
      I3 => \^q\(3),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_29_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF8A"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_7_n_0\,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_8_n_0\,
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_9_n_0\,
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_10_n_0\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_11_n_0\,
      I5 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_12_n_0\,
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_3_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_30_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFFFFFFFFFBFFF"
    )
        port map (
      I0 => banks_0_reg_i_35_n_0,
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_19_n_0\,
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_31_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(14),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_32_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => execute_CsrPlugin_csr_3008_i_3_n_0,
      I1 => \^q\(30),
      I2 => \^q\(26),
      I3 => \^q\(24),
      I4 => \^q\(25),
      I5 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_14_n_0\,
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_33_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(6),
      I3 => \^q\(13),
      I4 => \^q\(5),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_34_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^q\(29),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_35_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(14),
      I3 => \^q\(2),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_36_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(13),
      I3 => \^q\(14),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_37_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^q\(28),
      I2 => \^q\(11),
      I3 => \^q\(10),
      I4 => \^q\(8),
      I5 => \^q\(7),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_38_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^q\(26),
      I2 => \^q\(22),
      I3 => \^q\(15),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_39_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => IBusCachedPlugin_injector_nextPcCalc_valids_1,
      I1 => decodeStage_hit_valid,
      I2 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I3 => decodeStage_hit_error,
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_40_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_41_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(29),
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0\,
      I2 => D(29),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0\,
      I4 => \^q\(31),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_5_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBE00"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(12),
      I2 => \^q\(14),
      I3 => \^q\(30),
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_13_n_0\,
      I5 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_14_n_0\,
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_7_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_7_n_0,
      I1 => \^q\(28),
      I2 => \^q\(22),
      I3 => \^q\(21),
      I4 => \^q\(20),
      I5 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_15_n_0\,
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_8_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(26),
      I1 => execute_CsrPlugin_csr_772_i_3_n_0,
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_9_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]_i_2_n_0\,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\,
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1\(1),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0\(1),
      O => \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(3)
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(3),
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0\,
      I2 => D(1),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0\,
      I4 => \^q\(3),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]_i_2_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]_i_2_n_0\,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\,
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1\(2),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0\(2),
      O => \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(4)
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(4),
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0\,
      I2 => D(2),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0\,
      I4 => \^q\(4),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]_i_2_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]_i_2_n_0\,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\,
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1\(3),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0\(3),
      O => \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(5)
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => decode_to_execute_MEMORY_STORE,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0\,
      I2 => D(3),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0\,
      I4 => \^q\(5),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]_i_2_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]_i_2_n_0\,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\,
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1\(4),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0\(4),
      O => \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(6)
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(5),
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0\,
      I2 => D(4),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0\,
      I4 => \^q\(6),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]_i_2_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]_i_2_n_0\,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\,
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1\(5),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0\(5),
      O => \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(7)
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(6),
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0\,
      I2 => D(5),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0\,
      I4 => \^q\(7),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]_i_2_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]_i_2_n_0\,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\,
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1\(6),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0\(6),
      O => \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(8)
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(7),
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0\,
      I2 => D(6),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0\,
      I4 => \^q\(8),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]_i_2_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]_i_2_n_0\,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\,
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1\(7),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0\(7),
      O => \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(9)
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(8),
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0\,
      I2 => D(7),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0\,
      I4 => \^q\(9),
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]_i_2_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE20000"
    )
        port map (
      I0 => CsrPlugin_exceptionPortCtrl_exceptionContext_code(0),
      I1 => \^csrplugin_exceptionportctrl_exceptioncontext_badaddr\,
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0\,
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\,
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE2E2E2"
    )
        port map (
      I0 => CsrPlugin_exceptionPortCtrl_exceptionContext_code(1),
      I1 => \^csrplugin_exceptionportctrl_exceptioncontext_badaddr\,
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]_i_2_n_0\,
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0\,
      I4 => execute_to_memory_MEMORY_STORE,
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0\,
      I2 => IBusCachedPlugin_injector_nextPcCalc_valids_1,
      I3 => decodeStage_hit_valid,
      I4 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I5 => decodeStage_hit_error,
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]_i_2_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4444444"
    )
        port map (
      I0 => \^csrplugin_exceptionportctrl_exceptioncontext_badaddr\,
      I1 => CsrPlugin_exceptionPortCtrl_exceptionContext_code(2),
      I2 => execute_to_memory_MEMORY_ENABLE,
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]_0\,
      I4 => execute_to_memory_ALIGNEMENT_FAULT,
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222E22200000000"
    )
        port map (
      I0 => CsrPlugin_exceptionPortCtrl_exceptionContext_code(3),
      I1 => \^csrplugin_exceptionportctrl_exceptioncontext_badaddr\,
      I2 => execute_arbitration_isValid_reg_2,
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[3]_0\(1),
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[3]_0\(0),
      I5 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\,
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[3]\
    );
CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0\,
      I1 => \^reset0\,
      I2 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_reg,
      I3 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_4_n_0,
      O => \mgmtsoc_reset_storage_reg[0]_0\
    );
CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"030203020302030F"
    )
        port map (
      I0 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute,
      I1 => \^when_csrplugin_l909_1\,
      I2 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_reg_0,
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0\,
      I4 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_4_n_0,
      I5 => \FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0\,
      O => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_reg
    );
CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^q\(29),
      I2 => \^q\(30),
      I3 => \^q\(5),
      I4 => \^q\(13),
      I5 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_12_n_0,
      O => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_10_n_0
    );
CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_32_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^q\(6),
      I4 => \^q\(13),
      I5 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_35_n_0\,
      O => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_11_n_0
    );
CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(3),
      I2 => \^q\(2),
      O => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_12_n_0
    );
CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode,
      I1 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_5_n_0,
      O => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_4_n_0
    );
CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABAAAAAAAA"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4_n_0\,
      I1 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_6_n_0,
      I2 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_7_n_0,
      I3 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_8_n_0,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_11_n_0\,
      I5 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_9_n_0,
      O => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_5_n_0
    );
CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF10FF10FF1010"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_10_n_0\,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_25_n_0\,
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_24_n_0\,
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_23_n_0\,
      I4 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_10_n_0,
      I5 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_11_n_0,
      O => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_6_n_0
    );
CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(12),
      I2 => \^q\(13),
      I3 => decode_to_execute_REGFILE_WRITE_VALID_i_3_n_0,
      O => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_7_n_0
    );
CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_14_n_0\,
      I1 => execute_CsrPlugin_csr_768_i_2_n_0,
      I2 => \^q\(30),
      I3 => execute_CsrPlugin_csr_3008_i_3_n_0,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_15_n_0\,
      I5 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_10_n_0\,
      O => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_8_n_0
    );
CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEAAAA"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_10_n_0\,
      I1 => execute_CsrPlugin_csr_772_i_3_n_0,
      I2 => \^q\(26),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_8_n_0\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_7_n_0\,
      O => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_9_n_0
    );
CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => writeBack_arbitration_isValid,
      I1 => \IBusCachedPlugin_fetchPc_pcReg_reg[28]_3\(0),
      I2 => \IBusCachedPlugin_fetchPc_pcReg_reg[28]_3\(1),
      I3 => \^when_csrplugin_l1019\,
      O => \^writeback_arbitration_isvalid_reg\
    );
\CsrPlugin_mcause_exceptionCode[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAEAA"
    )
        port map (
      I0 => CsrPlugin_hadException,
      I1 => when_Pipeline_l124_2,
      I2 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute,
      I3 => CsrPlugin_pipelineLiberator_pcValids_2_reg_2,
      I4 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory,
      I5 => \^debugplugin_haltit_reg\,
      O => \^when_csrplugin_l1019\
    );
\CsrPlugin_mcause_exceptionCode[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => DebugPlugin_haltIt_reg_0,
      I1 => CsrPlugin_pipelineLiberator_pcValids_2_reg_1,
      I2 => CsrPlugin_pipelineLiberator_pcValids_2_reg_0,
      O => \^debugplugin_haltit_reg\
    );
CsrPlugin_mstatus_MPIE_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => writeBack_arbitration_isValid,
      I1 => \IBusCachedPlugin_fetchPc_pcReg_reg[28]_3\(0),
      I2 => \IBusCachedPlugin_fetchPc_pcReg_reg[28]_3\(1),
      I3 => CsrPlugin_mstatus_MPIE_reg(5),
      I4 => CsrPlugin_mstatus_MPIE_reg(6),
      O => \^writeback_arbitration_isvalid_reg_0\
    );
\CsrPlugin_mtvec_base[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AF0C"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(15),
      I1 => \_zz_RegFilePlugin_regFile_port0\(2),
      I2 => \dBus_cmd_rData_address_reg[0]\(0),
      I3 => \dBus_cmd_rData_address_reg[0]\(1),
      O => \^decode_to_execute_instruction_reg[17]\
    );
\CsrPlugin_mtvec_base[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(16),
      I1 => \dBus_cmd_rData_address_reg[0]\(0),
      I2 => \_zz_RegFilePlugin_regFile_port0\(3),
      I3 => \dBus_cmd_rData_address_reg[0]\(1),
      O => \^decode_to_execute_instruction_reg[18]\
    );
CsrPlugin_pipelineLiberator_pcValids_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => CsrPlugin_pipelineLiberator_pcValids_0_reg_0,
      I1 => \^when_csrplugin_l909_1\,
      I2 => CsrPlugin_pipelineLiberator_active,
      I3 => CsrPlugin_pipelineLiberator_pcValids_2,
      O => CsrPlugin_pipelineLiberator_pcValids_0_reg
    );
CsrPlugin_pipelineLiberator_pcValids_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => DebugPlugin_isPipBusy_i_2_n_0,
      I1 => CsrPlugin_pipelineLiberator_pcValids_2_reg_0,
      I2 => CsrPlugin_pipelineLiberator_pcValids_2_reg_1,
      I3 => DebugPlugin_haltIt_reg_0,
      O => CsrPlugin_pipelineLiberator_active
    );
CsrPlugin_pipelineLiberator_pcValids_0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_5_n_0,
      I1 => CsrPlugin_pipelineLiberator_active,
      I2 => \^reset0\,
      I3 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_reg,
      O => CsrPlugin_pipelineLiberator_pcValids_2
    );
CsrPlugin_pipelineLiberator_pcValids_1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => CsrPlugin_pipelineLiberator_pcValids_1_reg_0,
      I1 => \^fsm_onehot_grant_reg[2]_3\,
      I2 => CsrPlugin_pipelineLiberator_active,
      I3 => CsrPlugin_pipelineLiberator_pcValids_0_reg_0,
      I4 => CsrPlugin_pipelineLiberator_pcValids_2,
      O => CsrPlugin_pipelineLiberator_pcValids_1_reg
    );
CsrPlugin_pipelineLiberator_pcValids_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => CsrPlugin_pipelineLiberator_pcValids_2_reg_2,
      I1 => CsrPlugin_pipelineLiberator_active,
      I2 => CsrPlugin_pipelineLiberator_pcValids_1_reg_0,
      I3 => CsrPlugin_pipelineLiberator_pcValids_2,
      O => CsrPlugin_pipelineLiberator_pcValids_2_reg
    );
DebugPlugin_haltIt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF5FFFFFFF08"
    )
        port map (
      I0 => DebugPlugin_stepIt43_out,
      I1 => \io_cpu_fetch_data_regNextWhen_reg[31]_0\(17),
      I2 => \io_cpu_fetch_data_regNextWhen_reg[31]_0\(25),
      I3 => execute_arbitration_flushIt,
      I4 => DebugPlugin_haltIt42_out,
      I5 => DebugPlugin_haltIt_reg_0,
      O => \mgmtsoc_vexriscv_i_cmd_payload_data_reg[17]\
    );
DebugPlugin_haltIt_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => DebugPlugin_isPipBusy_i_2_n_0,
      I1 => \lineLoader_flushCounter_reg[1]_0\,
      I2 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I3 => CsrPlugin_pipelineLiberator_pcValids_2_reg_0,
      O => DebugPlugin_haltIt42_out
    );
DebugPlugin_isPipBusy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => DebugPlugin_isPipBusy_i_2_n_0,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]_0\,
      I2 => writeBack_arbitration_isValid,
      I3 => execute_arbitration_isValid_reg_2,
      I4 => \lineLoader_flushCounter_reg[1]_0\,
      I5 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      O => DebugPlugin_isPipBusy0
    );
DebugPlugin_isPipBusy_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444F444"
    )
        port map (
      I0 => switch_Fetcher_l362(2),
      I1 => switch_Fetcher_l362(1),
      I2 => decodeStage_hit_valid,
      I3 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I4 => decodeStage_hit_error,
      O => DebugPlugin_isPipBusy_i_2_n_0
    );
\FSM_onehot_grant[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCE4FE00A8CCFC"
    )
        port map (
      I0 => grant_reg(0),
      I1 => \_zz_iBusWishbone_ADR_reg[2]_0\,
      I2 => grant_reg(1),
      I3 => \FSM_onehot_grant_reg[1]_3\,
      I4 => \_zz_iBusWishbone_ADR[2]_i_3_n_0\,
      I5 => dBus_cmd_ready,
      O => \FSM_onehot_grant_reg[2]_0\
    );
\FSM_onehot_grant[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF0FAC8B800F000"
    )
        port map (
      I0 => grant_reg(0),
      I1 => \_zz_iBusWishbone_ADR_reg[2]_0\,
      I2 => grant_reg(1),
      I3 => \FSM_onehot_grant_reg[1]_3\,
      I4 => \_zz_iBusWishbone_ADR[2]_i_3_n_0\,
      I5 => dBus_cmd_ready,
      O => \FSM_onehot_grant_reg[2]_2\
    );
\FSM_onehot_grant[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0AA0000EEFEAACA"
    )
        port map (
      I0 => grant_reg(0),
      I1 => \_zz_iBusWishbone_ADR_reg[2]_0\,
      I2 => grant_reg(1),
      I3 => \FSM_onehot_grant_reg[1]_3\,
      I4 => \_zz_iBusWishbone_ADR[2]_i_3_n_0\,
      I5 => dBus_cmd_ready,
      O => \FSM_onehot_grant_reg[2]_1\
    );
\FSM_onehot_wbbd_state[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \FSM_onehot_wbbd_state[9]_i_13_n_0\,
      I1 => state_i_4_n_0,
      I2 => mprj_adr_o_core(29),
      I3 => mprj_adr_o_core(11),
      I4 => \FSM_onehot_wbbd_state[9]_i_17_n_0\,
      I5 => \FSM_onehot_wbbd_state[9]_i_15_n_0\,
      O => \FSM_onehot_wbbd_state[9]_i_10_n_0\
    );
\FSM_onehot_wbbd_state[9]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mprj_adr_o_core(11),
      I1 => mprj_adr_o_core(28),
      I2 => \slave_sel_r[5]_i_7_n_0\,
      I3 => \FSM_onehot_wbbd_state[9]_i_16_n_0\,
      O => \FSM_onehot_wbbd_state[9]_i_11_n_0\
    );
\FSM_onehot_wbbd_state[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_wbbd_state[9]_i_13_n_0\,
      I1 => \^lineloader_address_reg[23]_0\,
      I2 => mprj_adr_o_core(10),
      I3 => \^dbg_uart_address_reg[19]_0\,
      I4 => \FSM_onehot_wbbd_state[9]_i_18_n_0\,
      I5 => \FSM_onehot_wbbd_state[9]_i_15_n_0\,
      O => \FSM_onehot_wbbd_state[9]_i_12_n_0\
    );
\FSM_onehot_wbbd_state[9]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mprj_adr_o_core(18),
      I1 => mprj_adr_o_core(19),
      I2 => mprj_adr_o_core(16),
      I3 => mprj_adr_o_core(17),
      O => \FSM_onehot_wbbd_state[9]_i_13_n_0\
    );
\FSM_onehot_wbbd_state[9]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^dbg_uart_address_reg[19]_0\,
      I1 => mprj_adr_o_core(29),
      I2 => mprj_adr_o_core(26),
      I3 => mprj_adr_o_core(25),
      O => \FSM_onehot_wbbd_state[9]_i_14_n_0\
    );
\FSM_onehot_wbbd_state[9]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mprj_adr_o_core(14),
      I1 => mprj_adr_o_core(15),
      I2 => mprj_adr_o_core(12),
      I3 => \^dbg_uart_address_reg[11]\,
      O => \FSM_onehot_wbbd_state[9]_i_15_n_0\
    );
\FSM_onehot_wbbd_state[9]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^dbg_uart_address_reg[6]\,
      I1 => mprj_adr_o_core(27),
      I2 => mprj_adr_o_core(24),
      I3 => \^dbg_uart_address_reg[7]\,
      O => \FSM_onehot_wbbd_state[9]_i_16_n_0\
    );
\FSM_onehot_wbbd_state[9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555557F7FFFF57F7"
    )
        port map (
      I0 => mprj_adr_o_core(25),
      I1 => lineLoader_address(26),
      I2 => grant_reg(0),
      I3 => \slave_sel_r_reg[6]_0\(26),
      I4 => grant_reg(1),
      I5 => \slave_sel_r_reg[6]\(24),
      O => \FSM_onehot_wbbd_state[9]_i_17_n_0\
    );
\FSM_onehot_wbbd_state[9]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^dbg_uart_address_reg[18]\,
      I1 => mprj_adr_o_core(29),
      I2 => mprj_adr_o_core(26),
      I3 => mprj_adr_o_core(25),
      O => \FSM_onehot_wbbd_state[9]_i_18_n_0\
    );
\FSM_onehot_wbbd_state[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \wbbd_addr[3]_i_3_0\(0),
      I1 => \^dbg_uart_address_reg[29]\(5),
      I2 => RAM_reg_i_47_n_0,
      I3 => \housekeeping/wb_ack_o2\,
      O => \FSM_onehot_wbbd_state_reg[0]\
    );
\FSM_onehot_wbbd_state[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"035703FF"
    )
        port map (
      I0 => \FSM_onehot_wbbd_state[9]_i_8_n_0\,
      I1 => \FSM_onehot_wbbd_state[9]_i_9_n_0\,
      I2 => \FSM_onehot_wbbd_state[9]_i_10_n_0\,
      I3 => \FSM_onehot_wbbd_state[9]_i_11_n_0\,
      I4 => \FSM_onehot_wbbd_state[9]_i_12_n_0\,
      O => \housekeeping/wb_ack_o2\
    );
\FSM_onehot_wbbd_state[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_wbbd_state[9]_i_13_n_0\,
      I1 => \^lineloader_address_reg[23]_0\,
      I2 => \^dbg_uart_address_reg[18]\,
      I3 => mprj_adr_o_core(10),
      I4 => \FSM_onehot_wbbd_state[9]_i_14_n_0\,
      I5 => \FSM_onehot_wbbd_state[9]_i_15_n_0\,
      O => \FSM_onehot_wbbd_state[9]_i_8_n_0\
    );
\FSM_onehot_wbbd_state[9]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mprj_adr_o_core(10),
      I1 => mprj_adr_o_core(28),
      I2 => \slave_sel_r[5]_i_7_n_0\,
      I3 => \FSM_onehot_wbbd_state[9]_i_16_n_0\,
      O => \FSM_onehot_wbbd_state[9]_i_9_n_0\
    );
\FSM_sequential_litespiphy_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5455AAAA"
    )
        port map (
      I0 => litespiphy_state(0),
      I1 => \FSM_sequential_litespiphy_state_reg[0]_1\,
      I2 => mgmtsoc_litespisdrphycore_posedge_reg2,
      I3 => litespiphy_state(1),
      I4 => \FSM_sequential_litespiphy_state[1]_i_3_n_0\,
      O => \FSM_sequential_litespiphy_state_reg[0]\
    );
\FSM_sequential_litespiphy_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFE0"
    )
        port map (
      I0 => \litespi_state_reg[0]_2\,
      I1 => litespiphy_state(0),
      I2 => \FSM_sequential_litespiphy_state[1]_i_3_n_0\,
      I3 => litespiphy_state(1),
      O => \FSM_sequential_litespiphy_state_reg[0]_0\
    );
\FSM_sequential_litespiphy_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF11111511"
    )
        port map (
      I0 => \FSM_sequential_litespiphy_state_reg[0]_2\,
      I1 => mgmtsoc_master_status_status(0),
      I2 => \^dbg_uart_address_reg[12]\,
      I3 => \la_ien_storage[127]_i_3_n_0\,
      I4 => \FSM_sequential_litespiphy_state[1]_i_5_n_0\,
      I5 => \FSM_sequential_litespiphy_state_reg[0]_3\,
      O => \FSM_sequential_litespiphy_state[1]_i_3_n_0\
    );
\FSM_sequential_litespiphy_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFFFFFFF"
    )
        port map (
      I0 => \^dbg_uart_address_reg[3]_0\,
      I1 => o_rx_finish_reg,
      I2 => \la_ien_storage[127]_i_5_n_0\,
      I3 => \interface3_bank_bus_dat_r_reg[31]\,
      I4 => \spimaster_storage_reg[0]\,
      I5 => \^state_reg\,
      O => \FSM_sequential_litespiphy_state[1]_i_5_n_0\
    );
\FSM_sequential_switch_Fetcher_l362[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E3C0E3C3"
    )
        port map (
      I0 => \FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0\,
      I1 => switch_Fetcher_l362(2),
      I2 => switch_Fetcher_l362(0),
      I3 => switch_Fetcher_l362(1),
      I4 => \FSM_sequential_switch_Fetcher_l362_reg[0]\,
      O => \FSM_sequential_switch_Fetcher_l362_reg[2]\
    );
\FSM_sequential_switch_Fetcher_l362[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF30"
    )
        port map (
      I0 => \FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0\,
      I1 => switch_Fetcher_l362(2),
      I2 => switch_Fetcher_l362(0),
      I3 => switch_Fetcher_l362(1),
      O => \FSM_sequential_switch_Fetcher_l362_reg[2]_1\
    );
\FSM_sequential_switch_Fetcher_l362[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCC0"
    )
        port map (
      I0 => \FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0\,
      I1 => switch_Fetcher_l362(2),
      I2 => switch_Fetcher_l362(0),
      I3 => switch_Fetcher_l362(1),
      O => \FSM_sequential_switch_Fetcher_l362_reg[2]_0\
    );
\FSM_sequential_switch_Fetcher_l362[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \^decode_to_execute_env_ctrl_reg[1]\,
      I1 => banks_0_reg_i_19_n_0,
      I2 => CsrPlugin_pipelineLiberator_active,
      I3 => \^fsm_onehot_grant_reg[2]_3\,
      I4 => banks_0_reg_i_6_n_0,
      I5 => \^when_csrplugin_l909_1\,
      O => \FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0\
    );
HazardSimplePlugin_writeBackBuffer_valid_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => memory_to_writeBack_REGFILE_WRITE_VALID,
      I1 => writeBack_arbitration_isValid,
      O => \^hazardsimpleplugin_writebackwrites_valid\
    );
IBusCachedPlugin_fetchPc_inc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002F202020"
    )
        port map (
      I0 => \_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_3_n_0\,
      I1 => \_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_2_n_0\,
      I2 => \^ibuscachedplugin_ibusrsp_stages_1_output_m2spipe_ready\,
      I3 => \IBusCachedPlugin_fetchPc_pcReg[5]_i_4_n_0\,
      I4 => \_zz_IBusCachedPlugin_fetchPc_pc\(0),
      I5 => \^reset0\,
      O => IBusCachedPlugin_fetchPc_inc_reg
    );
\IBusCachedPlugin_fetchPc_pcReg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFEFAAEA"
    )
        port map (
      I0 => \IBusCachedPlugin_fetchPc_pcReg_reg[10]\,
      I1 => D(8),
      I2 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I3 => decodeStage_hit_valid,
      I4 => \IBusCachedPlugin_fetchPc_pcReg_reg[12]_0\(1),
      I5 => \^execute_to_memory_branch_do_reg\,
      O => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[10]\
    );
\IBusCachedPlugin_fetchPc_pcReg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFEFAAEA"
    )
        port map (
      I0 => \IBusCachedPlugin_fetchPc_pcReg_reg[11]\,
      I1 => D(9),
      I2 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I3 => decodeStage_hit_valid,
      I4 => \IBusCachedPlugin_fetchPc_pcReg_reg[12]_0\(2),
      I5 => \^execute_to_memory_branch_do_reg\,
      O => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[11]\
    );
\IBusCachedPlugin_fetchPc_pcReg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFEFAAEA"
    )
        port map (
      I0 => \IBusCachedPlugin_fetchPc_pcReg_reg[12]\,
      I1 => D(10),
      I2 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I3 => decodeStage_hit_valid,
      I4 => \IBusCachedPlugin_fetchPc_pcReg_reg[12]_0\(3),
      I5 => \^execute_to_memory_branch_do_reg\,
      O => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[12]\
    );
\IBusCachedPlugin_fetchPc_pcReg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFEFAAEA"
    )
        port map (
      I0 => \IBusCachedPlugin_fetchPc_pcReg_reg[13]\,
      I1 => D(11),
      I2 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I3 => decodeStage_hit_valid,
      I4 => \IBusCachedPlugin_fetchPc_pcReg_reg[16]_0\(0),
      I5 => \^execute_to_memory_branch_do_reg\,
      O => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[13]\
    );
\IBusCachedPlugin_fetchPc_pcReg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFEFAAEA"
    )
        port map (
      I0 => \IBusCachedPlugin_fetchPc_pcReg_reg[14]\,
      I1 => D(12),
      I2 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I3 => decodeStage_hit_valid,
      I4 => \IBusCachedPlugin_fetchPc_pcReg_reg[16]_0\(1),
      I5 => \^execute_to_memory_branch_do_reg\,
      O => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[14]\
    );
\IBusCachedPlugin_fetchPc_pcReg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFEFAAEA"
    )
        port map (
      I0 => \IBusCachedPlugin_fetchPc_pcReg_reg[15]\,
      I1 => D(13),
      I2 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I3 => decodeStage_hit_valid,
      I4 => \IBusCachedPlugin_fetchPc_pcReg_reg[16]_0\(2),
      I5 => \^execute_to_memory_branch_do_reg\,
      O => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[15]\
    );
\IBusCachedPlugin_fetchPc_pcReg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFEFAAEA"
    )
        port map (
      I0 => \IBusCachedPlugin_fetchPc_pcReg_reg[16]\,
      I1 => D(14),
      I2 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I3 => decodeStage_hit_valid,
      I4 => \IBusCachedPlugin_fetchPc_pcReg_reg[16]_0\(3),
      I5 => \^execute_to_memory_branch_do_reg\,
      O => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[16]\
    );
\IBusCachedPlugin_fetchPc_pcReg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BA8AFFFFBA8A"
    )
        port map (
      I0 => \IBusCachedPlugin_fetchPc_pcReg_reg[20]_0\(0),
      I1 => decodeStage_hit_valid,
      I2 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I3 => D(15),
      I4 => \^execute_to_memory_branch_do_reg\,
      I5 => \IBusCachedPlugin_fetchPc_pcReg_reg[17]\,
      O => decodeStage_hit_valid_reg_1
    );
\IBusCachedPlugin_fetchPc_pcReg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFEFAAEA"
    )
        port map (
      I0 => \IBusCachedPlugin_fetchPc_pcReg_reg[18]\,
      I1 => D(16),
      I2 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I3 => decodeStage_hit_valid,
      I4 => \IBusCachedPlugin_fetchPc_pcReg_reg[20]_0\(1),
      I5 => \^execute_to_memory_branch_do_reg\,
      O => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[18]\
    );
\IBusCachedPlugin_fetchPc_pcReg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFEFAAEA"
    )
        port map (
      I0 => \IBusCachedPlugin_fetchPc_pcReg_reg[19]\,
      I1 => D(17),
      I2 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I3 => decodeStage_hit_valid,
      I4 => \IBusCachedPlugin_fetchPc_pcReg_reg[20]_0\(2),
      I5 => \^execute_to_memory_branch_do_reg\,
      O => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[19]\
    );
\IBusCachedPlugin_fetchPc_pcReg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFEFAAEA"
    )
        port map (
      I0 => \IBusCachedPlugin_fetchPc_pcReg_reg[20]\,
      I1 => D(18),
      I2 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I3 => decodeStage_hit_valid,
      I4 => \IBusCachedPlugin_fetchPc_pcReg_reg[20]_0\(3),
      I5 => \^execute_to_memory_branch_do_reg\,
      O => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[20]\
    );
\IBusCachedPlugin_fetchPc_pcReg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFEFAAEA"
    )
        port map (
      I0 => \IBusCachedPlugin_fetchPc_pcReg_reg[21]\,
      I1 => D(19),
      I2 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I3 => decodeStage_hit_valid,
      I4 => \IBusCachedPlugin_fetchPc_pcReg_reg[24]_0\(0),
      I5 => \^execute_to_memory_branch_do_reg\,
      O => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[21]\
    );
\IBusCachedPlugin_fetchPc_pcReg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFEFAAEA"
    )
        port map (
      I0 => \IBusCachedPlugin_fetchPc_pcReg_reg[22]\,
      I1 => D(20),
      I2 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I3 => decodeStage_hit_valid,
      I4 => \IBusCachedPlugin_fetchPc_pcReg_reg[24]_0\(1),
      I5 => \^execute_to_memory_branch_do_reg\,
      O => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[22]\
    );
\IBusCachedPlugin_fetchPc_pcReg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFEFAAEA"
    )
        port map (
      I0 => \IBusCachedPlugin_fetchPc_pcReg_reg[23]\,
      I1 => D(21),
      I2 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I3 => decodeStage_hit_valid,
      I4 => \IBusCachedPlugin_fetchPc_pcReg_reg[24]_0\(2),
      I5 => \^execute_to_memory_branch_do_reg\,
      O => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[23]\
    );
\IBusCachedPlugin_fetchPc_pcReg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFEFAAEA"
    )
        port map (
      I0 => \IBusCachedPlugin_fetchPc_pcReg_reg[24]\,
      I1 => D(22),
      I2 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I3 => decodeStage_hit_valid,
      I4 => \IBusCachedPlugin_fetchPc_pcReg_reg[24]_0\(3),
      I5 => \^execute_to_memory_branch_do_reg\,
      O => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[24]\
    );
\IBusCachedPlugin_fetchPc_pcReg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFEFAAEA"
    )
        port map (
      I0 => \IBusCachedPlugin_fetchPc_pcReg_reg[25]\,
      I1 => D(23),
      I2 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I3 => decodeStage_hit_valid,
      I4 => \IBusCachedPlugin_fetchPc_pcReg_reg[28]\(0),
      I5 => \^execute_to_memory_branch_do_reg\,
      O => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[25]\
    );
\IBusCachedPlugin_fetchPc_pcReg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFEFAAEA"
    )
        port map (
      I0 => \IBusCachedPlugin_fetchPc_pcReg_reg[26]\,
      I1 => D(24),
      I2 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I3 => decodeStage_hit_valid,
      I4 => \IBusCachedPlugin_fetchPc_pcReg_reg[28]\(1),
      I5 => \^execute_to_memory_branch_do_reg\,
      O => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[26]\
    );
\IBusCachedPlugin_fetchPc_pcReg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFEFAAEA"
    )
        port map (
      I0 => \IBusCachedPlugin_fetchPc_pcReg_reg[27]\,
      I1 => D(25),
      I2 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I3 => decodeStage_hit_valid,
      I4 => \IBusCachedPlugin_fetchPc_pcReg_reg[28]\(2),
      I5 => \^execute_to_memory_branch_do_reg\,
      O => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[27]\
    );
\IBusCachedPlugin_fetchPc_pcReg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FFFFFF400000"
    )
        port map (
      I0 => \^writeback_arbitration_isvalid_reg\,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0\(26),
      I2 => \IBusCachedPlugin_fetchPc_pcReg_reg[28]_0\,
      I3 => \IBusCachedPlugin_fetchPc_pcReg[28]_i_3_n_0\,
      I4 => \^ibuscachedplugin_fetchpc_booted_reg\,
      I5 => \IBusCachedPlugin_fetchPc_pcReg_reg[28]_1\,
      O => \execute_to_memory_BRANCH_CALC_reg[28]\
    );
\IBusCachedPlugin_fetchPc_pcReg[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55450040"
    )
        port map (
      I0 => \^execute_to_memory_branch_do_reg\,
      I1 => D(26),
      I2 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I3 => decodeStage_hit_valid,
      I4 => \IBusCachedPlugin_fetchPc_pcReg_reg[28]\(3),
      I5 => \IBusCachedPlugin_fetchPc_pcReg_reg[28]_2\,
      O => \IBusCachedPlugin_fetchPc_pcReg[28]_i_3_n_0\
    );
\IBusCachedPlugin_fetchPc_pcReg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFEFAAEA"
    )
        port map (
      I0 => \IBusCachedPlugin_fetchPc_pcReg_reg[29]\,
      I1 => D(27),
      I2 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I3 => decodeStage_hit_valid,
      I4 => O(0),
      I5 => \^execute_to_memory_branch_do_reg\,
      O => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[29]\
    );
\IBusCachedPlugin_fetchPc_pcReg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFEFAAEA"
    )
        port map (
      I0 => \IBusCachedPlugin_fetchPc_pcReg_reg[30]\,
      I1 => D(28),
      I2 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I3 => decodeStage_hit_valid,
      I4 => O(1),
      I5 => \^execute_to_memory_branch_do_reg\,
      O => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[30]\
    );
\IBusCachedPlugin_fetchPc_pcReg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BA8AFFFFBA8A"
    )
        port map (
      I0 => O(2),
      I1 => decodeStage_hit_valid,
      I2 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I3 => D(29),
      I4 => \^execute_to_memory_branch_do_reg\,
      I5 => \IBusCachedPlugin_fetchPc_pcReg_reg[31]\,
      O => decodeStage_hit_valid_reg_0
    );
\IBusCachedPlugin_fetchPc_pcReg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAFFFFAAAAAAAA"
    )
        port map (
      I0 => \^reset0\,
      I1 => \IBusCachedPlugin_fetchPc_pcReg[5]_i_2_n_0\,
      I2 => \^when_csrplugin_l909_1\,
      I3 => \IBusCachedPlugin_fetchPc_pcReg[5]_i_3_n_0\,
      I4 => \IBusCachedPlugin_fetchPc_pcReg[5]_i_4_n_0\,
      I5 => IBusCachedPlugin_fetchPc_booted,
      O => \^ibuscachedplugin_fetchpc_booted_reg\
    );
\IBusCachedPlugin_fetchPc_pcReg[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3B"
    )
        port map (
      I0 => decodeStage_hit_valid,
      I1 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I2 => decodeStage_hit_error,
      O => \IBusCachedPlugin_fetchPc_pcReg[5]_i_2_n_0\
    );
\IBusCachedPlugin_fetchPc_pcReg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFD0"
    )
        port map (
      I0 => banks_0_reg_i_17_n_0,
      I1 => \IBusCachedPlugin_fetchPc_pcReg[5]_i_5_n_0\,
      I2 => DebugPlugin_isPipBusy_i_2_n_0,
      I3 => \^fsm_onehot_grant_reg[2]_3\,
      I4 => CsrPlugin_pipelineLiberator_active,
      I5 => \IBusCachedPlugin_fetchPc_pcReg_reg[6]_0\,
      O => \IBusCachedPlugin_fetchPc_pcReg[5]_i_3_n_0\
    );
\IBusCachedPlugin_fetchPc_pcReg[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0B0B"
    )
        port map (
      I0 => decodeStage_hit_valid,
      I1 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I2 => \^writeback_arbitration_isvalid_reg\,
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]_0\,
      I4 => execute_to_memory_BRANCH_DO,
      O => \IBusCachedPlugin_fetchPc_pcReg[5]_i_4_n_0\
    );
\IBusCachedPlugin_fetchPc_pcReg[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000EEE00000000"
    )
        port map (
      I0 => \IBusCachedPlugin_fetchPc_pcReg[5]_i_7_n_0\,
      I1 => banks_0_reg_i_21_n_0,
      I2 => \^q\(6),
      I3 => \^q\(4),
      I4 => \^q\(2),
      I5 => \^q\(5),
      O => \IBusCachedPlugin_fetchPc_pcReg[5]_i_5_n_0\
    );
\IBusCachedPlugin_fetchPc_pcReg[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41FF4141"
    )
        port map (
      I0 => banks_0_reg_i_24_n_0,
      I1 => \^q\(23),
      I2 => banks_0_reg_i_26_0(3),
      I3 => banks_0_reg_i_23_n_0,
      I4 => banks_0_reg_i_22_n_0,
      O => \IBusCachedPlugin_fetchPc_pcReg[5]_i_7_n_0\
    );
\IBusCachedPlugin_fetchPc_pcReg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFEFAAEA"
    )
        port map (
      I0 => \IBusCachedPlugin_fetchPc_pcReg_reg[6]\,
      I1 => D(4),
      I2 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I3 => decodeStage_hit_valid,
      I4 => banks_0_reg_i_10_n_6,
      I5 => \^execute_to_memory_branch_do_reg\,
      O => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[6]\
    );
\IBusCachedPlugin_fetchPc_pcReg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFEFAAEA"
    )
        port map (
      I0 => \IBusCachedPlugin_fetchPc_pcReg_reg[7]\,
      I1 => D(5),
      I2 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I3 => decodeStage_hit_valid,
      I4 => banks_0_reg_i_10_n_5,
      I5 => \^execute_to_memory_branch_do_reg\,
      O => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[7]\
    );
\IBusCachedPlugin_fetchPc_pcReg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BA8AFFFFBA8A"
    )
        port map (
      I0 => banks_0_reg_i_10_n_4,
      I1 => decodeStage_hit_valid,
      I2 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I3 => D(6),
      I4 => \^execute_to_memory_branch_do_reg\,
      I5 => \IBusCachedPlugin_fetchPc_pcReg_reg[8]_0\,
      O => decodeStage_hit_valid_reg_3
    );
\IBusCachedPlugin_fetchPc_pcReg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BA8AFFFFBA8A"
    )
        port map (
      I0 => \IBusCachedPlugin_fetchPc_pcReg_reg[12]_0\(0),
      I1 => decodeStage_hit_valid,
      I2 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I3 => D(7),
      I4 => \^execute_to_memory_branch_do_reg\,
      I5 => \IBusCachedPlugin_fetchPc_pcReg_reg[9]\,
      O => decodeStage_hit_valid_reg_2
    );
IBusCachedPlugin_injector_nextPcCalc_valids_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBABAAAA"
    )
        port map (
      I0 => \^ibuscachedplugin_ibusrsp_stages_1_output_m2spipe_ready\,
      I1 => \^execute_to_memory_branch_do_reg\,
      I2 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I3 => decodeStage_hit_valid,
      I4 => IBusCachedPlugin_injector_nextPcCalc_valids_0,
      O => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg\
    );
IBusCachedPlugin_injector_nextPcCalc_valids_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010111000"
    )
        port map (
      I0 => \^execute_to_memory_branch_do_reg\,
      I1 => when_IBusCachedPlugin_l250,
      I2 => IBusCachedPlugin_injector_nextPcCalc_valids_0,
      I3 => \^ibuscachedplugin_ibusrsp_stages_1_output_m2spipe_ready\,
      I4 => IBusCachedPlugin_injector_nextPcCalc_valids_1,
      I5 => \^reset0\,
      O => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg
    );
RAM_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dbg_uart_address_reg[29]\(2),
      I1 => RAM_reg_i_47_n_0,
      O => dff2_en
    );
RAM_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020202000202"
    )
        port map (
      I0 => \^dbg_uart_address_reg[29]\(2),
      I1 => RAM_reg_i_47_n_0,
      I2 => mgmtsoc_vexriscv_i_cmd_payload_wr_reg,
      I3 => RAM_reg_3,
      I4 => grant_reg(0),
      I5 => grant_reg(1),
      O => dff2_we_reg(3)
    );
RAM_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020202000202"
    )
        port map (
      I0 => \^dbg_uart_address_reg[29]\(2),
      I1 => RAM_reg_i_47_n_0,
      I2 => mgmtsoc_vexriscv_i_cmd_payload_wr_reg,
      I3 => RAM_reg_2,
      I4 => grant_reg(0),
      I5 => grant_reg(1),
      O => dff2_we_reg(2)
    );
RAM_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^dbg_uart_address_reg[29]\(2),
      I1 => RAM_reg_i_47_n_0,
      I2 => mgmtsoc_vexriscv_i_cmd_payload_wr_reg,
      I3 => RAM_reg_1,
      O => dff2_we_reg(1)
    );
RAM_reg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222202020222"
    )
        port map (
      I0 => \^dbg_uart_address_reg[29]\(2),
      I1 => RAM_reg_i_52_n_0,
      I2 => RAM_reg,
      I3 => \slave_sel_r_reg[6]_0\(1),
      I4 => \slave_sel_r_reg[6]_0\(0),
      I5 => RAM_reg_0,
      O => dff2_we_reg(0)
    );
\RAM_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dbg_uart_address_reg[29]\(1),
      I1 => RAM_reg_i_47_n_0,
      O => dff_en
    );
RAM_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^dbg_uart_address_reg[29]\(2),
      I1 => RAM_reg_i_47_n_0,
      O => \uartwishbonebridge_state_reg[2]_0\
    );
\RAM_reg_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^dbg_uart_address_reg[29]\(1),
      I1 => RAM_reg_i_47_n_0,
      O => \uartwishbonebridge_state_reg[2]_1\
    );
RAM_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slave_sel_r_reg[6]\(7),
      I1 => grant_reg(1),
      I2 => \slave_sel_r_reg[6]_0\(9),
      I3 => grant_reg(0),
      I4 => lineLoader_address(9),
      O => \^dbg_uart_address_reg[7]\
    );
RAM_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slave_sel_r_reg[6]\(6),
      I1 => grant_reg(1),
      I2 => \slave_sel_r_reg[6]_0\(8),
      I3 => grant_reg(0),
      I4 => lineLoader_address(8),
      O => \^dbg_uart_address_reg[6]\
    );
RAM_reg_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020202000202"
    )
        port map (
      I0 => \^dbg_uart_address_reg[29]\(1),
      I1 => RAM_reg_i_47_n_0,
      I2 => mgmtsoc_vexriscv_i_cmd_payload_wr_reg,
      I3 => RAM_reg_3,
      I4 => grant_reg(0),
      I5 => grant_reg(1),
      O => dff_we_reg(3)
    );
RAM_reg_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020202000202"
    )
        port map (
      I0 => \^dbg_uart_address_reg[29]\(1),
      I1 => RAM_reg_i_47_n_0,
      I2 => mgmtsoc_vexriscv_i_cmd_payload_wr_reg,
      I3 => RAM_reg_2,
      I4 => grant_reg(0),
      I5 => grant_reg(1),
      O => dff_we_reg(2)
    );
RAM_reg_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^dbg_uart_address_reg[29]\(1),
      I1 => RAM_reg_i_47_n_0,
      I2 => mgmtsoc_vexriscv_i_cmd_payload_wr_reg,
      I3 => RAM_reg_1,
      O => dff_we_reg(1)
    );
RAM_reg_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222202020222"
    )
        port map (
      I0 => \^dbg_uart_address_reg[29]\(1),
      I1 => RAM_reg_i_52_n_0,
      I2 => RAM_reg,
      I3 => \slave_sel_r_reg[6]_0\(1),
      I4 => \slave_sel_r_reg[6]_0\(0),
      I5 => RAM_reg_0,
      O => dff_we_reg(0)
    );
RAM_reg_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDF0FFF000"
    )
        port map (
      I0 => RAM_reg_4,
      I1 => RAM_reg_5,
      I2 => dBus_cmd_ready,
      I3 => grant_reg(0),
      I4 => \_zz_iBusWishbone_ADR[2]_i_3_n_0\,
      I5 => grant_reg(1),
      O => RAM_reg_i_47_n_0
    );
RAM_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slave_sel_r_reg[6]\(5),
      I1 => grant_reg(1),
      I2 => \slave_sel_r_reg[6]_0\(7),
      I3 => grant_reg(0),
      I4 => lineLoader_address(7),
      O => \^dbg_uart_address_reg[5]\
    );
RAM_reg_i_52: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => RAM_reg_i_47_n_0,
      I1 => mgmtsoc_vexriscv_i_cmd_payload_wr_reg,
      O => RAM_reg_i_52_n_0
    );
RAM_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slave_sel_r_reg[6]\(4),
      I1 => grant_reg(1),
      I2 => \slave_sel_r_reg[6]_0\(6),
      I3 => grant_reg(0),
      I4 => lineLoader_address(6),
      O => \^dbg_uart_address_reg[4]\
    );
RAM_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slave_sel_r_reg[6]\(3),
      I1 => grant_reg(1),
      I2 => \slave_sel_r_reg[6]_0\(5),
      I3 => grant_reg(0),
      I4 => lineLoader_address(5),
      O => \^dbg_uart_address_reg[3]_0\
    );
RegFilePlugin_regFile_reg_1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(19),
      I1 => \FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0\,
      I2 => banks_0_reg_n_28,
      O => decode_RegFilePlugin_regFileReadAddress1(4)
    );
RegFilePlugin_regFile_reg_1_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(18),
      I1 => \FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0\,
      I2 => banks_0_reg_n_29,
      O => decode_RegFilePlugin_regFileReadAddress1(3)
    );
RegFilePlugin_regFile_reg_1_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(17),
      I1 => \FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0\,
      I2 => banks_0_reg_n_30,
      O => decode_RegFilePlugin_regFileReadAddress1(2)
    );
RegFilePlugin_regFile_reg_1_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(16),
      I1 => \FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0\,
      I2 => banks_0_reg_n_31,
      O => decode_RegFilePlugin_regFileReadAddress1(1)
    );
RegFilePlugin_regFile_reg_1_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(15),
      I1 => \FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0\,
      I2 => banks_0_reg_n_0,
      O => decode_RegFilePlugin_regFileReadAddress1(0)
    );
RegFilePlugin_regFile_reg_2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(24),
      I1 => \FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0\,
      I2 => banks_0_reg_n_23,
      O => decode_RegFilePlugin_regFileReadAddress2(4)
    );
RegFilePlugin_regFile_reg_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(23),
      I1 => \FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0\,
      I2 => banks_0_reg_n_24,
      O => decode_RegFilePlugin_regFileReadAddress2(3)
    );
RegFilePlugin_regFile_reg_2_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(22),
      I1 => \FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0\,
      I2 => banks_0_reg_n_25,
      O => decode_RegFilePlugin_regFileReadAddress2(2)
    );
RegFilePlugin_regFile_reg_2_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(21),
      I1 => \FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0\,
      I2 => banks_0_reg_n_26,
      O => decode_RegFilePlugin_regFileReadAddress2(1)
    );
RegFilePlugin_regFile_reg_2_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(20),
      I1 => \FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0\,
      I2 => banks_0_reg_n_27,
      O => decode_RegFilePlugin_regFileReadAddress2(0)
    );
\_zz_CsrPlugin_csrMapping_readDataInit[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C022"
    )
        port map (
      I0 => \_zz_RegFilePlugin_regFile_port0\(0),
      I1 => \dBus_cmd_rData_address_reg[0]\(1),
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(13),
      I3 => \dBus_cmd_rData_address_reg[0]\(0),
      O => \^regfileplugin_regfile_reg_1_0\
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000303000AA"
    )
        port map (
      I0 => \lineLoader_flushCounter_reg[1]_0\,
      I1 => \_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_2_n_0\,
      I2 => \_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_3_n_0\,
      I3 => \_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_4_n_0\,
      I4 => \^ibuscachedplugin_ibusrsp_stages_1_output_m2spipe_ready\,
      I5 => \^reset0\,
      O => \_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg\
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBFFFF"
    )
        port map (
      I0 => lineLoader_flushPending_i_2_n_0,
      I1 => lineLoader_write_tag_0_payload_data_valid,
      I2 => lineLoader_valid,
      I3 => lineLoader_flushPending_reg_n_0,
      I4 => \_zz_when_InstructionCache_l342\,
      O => \_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_2_n_0\
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F100"
    )
        port map (
      I0 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode,
      I1 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_5_n_0,
      I2 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_reg,
      I3 => \_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg_0\,
      I4 => \^writeback_arbitration_isvalid_reg\,
      I5 => \_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg_1\,
      O => \_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_3_n_0\
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => decodeStage_hit_valid,
      I1 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I2 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_5_n_0,
      I3 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_reg,
      O => \_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_4_n_0\
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000C0A"
    )
        port map (
      I0 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I1 => \lineLoader_flushCounter_reg[1]_0\,
      I2 => \_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_4_n_0\,
      I3 => \^ibuscachedplugin_ibusrsp_stages_1_output_m2spipe_ready\,
      I4 => \^reset0\,
      O => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg_0\
    );
\_zz_iBusWishbone_ADR[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB04"
    )
        port map (
      I0 => \^o_wb_ack_reg\,
      I1 => \_zz_iBusWishbone_ADR_reg[2]_0\,
      I2 => \_zz_iBusWishbone_ADR[2]_i_3_n_0\,
      I3 => \_zz_iBusWishbone_ADR_reg[0]\,
      O => \FSM_onehot_grant_reg[0]\
    );
\_zz_iBusWishbone_ADR[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0400"
    )
        port map (
      I0 => \^o_wb_ack_reg\,
      I1 => \_zz_iBusWishbone_ADR_reg[2]_0\,
      I2 => \_zz_iBusWishbone_ADR[2]_i_3_n_0\,
      I3 => \_zz_iBusWishbone_ADR_reg[0]\,
      I4 => \_zz_iBusWishbone_ADR_reg[1]\,
      O => \FSM_onehot_grant_reg[0]_0\
    );
\_zz_iBusWishbone_ADR[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF04000000"
    )
        port map (
      I0 => \^o_wb_ack_reg\,
      I1 => \_zz_iBusWishbone_ADR_reg[2]_0\,
      I2 => \_zz_iBusWishbone_ADR[2]_i_3_n_0\,
      I3 => \_zz_iBusWishbone_ADR_reg[1]\,
      I4 => \_zz_iBusWishbone_ADR_reg[0]\,
      I5 => \_zz_iBusWishbone_ADR_reg[2]_1\,
      O => \FSM_onehot_grant_reg[0]_1\
    );
\_zz_iBusWishbone_ADR[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => count_reg_10_sn_1,
      I1 => \^o_wb_ack_reg_0\,
      I2 => \^litespi_grant_reg\,
      O => \^o_wb_ack_reg\
    );
\_zz_iBusWishbone_ADR[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000D"
    )
        port map (
      I0 => lineLoader_valid,
      I1 => lineLoader_cmdSent,
      I2 => \_zz_iBusWishbone_ADR_reg[0]\,
      I3 => \_zz_iBusWishbone_ADR_reg[1]\,
      I4 => \_zz_iBusWishbone_ADR_reg[2]_1\,
      O => \_zz_iBusWishbone_ADR[2]_i_3_n_0\
    );
\_zz_iBusWishbone_ADR[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => mprj_ack_i_core,
      I1 => \spi_master_mosi_storage_reg[0]\,
      I2 => dff2_bus_ack,
      I3 => hk_ack_i,
      I4 => dff_bus_ack,
      I5 => dBus_cmd_rValid_inv_i_2,
      O => \^o_wb_ack_reg_0\
    );
\_zz_iBus_rsp_valid_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^o_wb_ack_reg\,
      I1 => \_zz_iBusWishbone_ADR_reg[2]_0\,
      I2 => \_zz_iBusWishbone_ADR[2]_i_3_n_0\,
      O => \_zz_iBusWishbone_ADR\
    );
\_zz_when_InstructionCache_l342_reg\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => lineLoader_write_tag_0_payload_data_valid,
      Q => \_zz_when_InstructionCache_l342\,
      R => '0'
    );
banks_0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"11111",
      ADDRARDADDR(8 downto 5) => \^addrardaddr\(3 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 9) => B"11111",
      ADDRBWRADDR(8) => lineLoader_address(5),
      ADDRBWRADDR(7 downto 5) => lineLoader_wordIndex(2 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => clock,
      CLKBWRCLK => clock,
      DIADI(15 downto 0) => memory_to_writeBack_MEMORY_READ_DATA(15 downto 0),
      DIBDI(15 downto 0) => memory_to_writeBack_MEMORY_READ_DATA(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15) => banks_0_reg_n_0,
      DOADO(14) => banks_0_reg_n_1,
      DOADO(13) => banks_0_reg_n_2,
      DOADO(12) => banks_0_reg_n_3,
      DOADO(11) => banks_0_reg_n_4,
      DOADO(10) => banks_0_reg_n_5,
      DOADO(9) => banks_0_reg_n_6,
      DOADO(8) => banks_0_reg_n_7,
      DOADO(7) => banks_0_reg_n_8,
      DOADO(6) => banks_0_reg_n_9,
      DOADO(5) => banks_0_reg_n_10,
      DOADO(4) => banks_0_reg_n_11,
      DOADO(3) => banks_0_reg_n_12,
      DOADO(2) => banks_0_reg_n_13,
      DOADO(1) => banks_0_reg_n_14,
      DOADO(0) => banks_0_reg_n_15,
      DOBDO(15) => banks_0_reg_n_16,
      DOBDO(14) => banks_0_reg_n_17,
      DOBDO(13) => banks_0_reg_n_18,
      DOBDO(12) => banks_0_reg_n_19,
      DOBDO(11) => banks_0_reg_n_20,
      DOBDO(10) => banks_0_reg_n_21,
      DOBDO(9) => banks_0_reg_n_22,
      DOBDO(8) => banks_0_reg_n_23,
      DOBDO(7) => banks_0_reg_n_24,
      DOBDO(6) => banks_0_reg_n_25,
      DOBDO(5) => banks_0_reg_n_26,
      DOBDO(4) => banks_0_reg_n_27,
      DOBDO(3) => banks_0_reg_n_28,
      DOBDO(2) => banks_0_reg_n_29,
      DOBDO(1) => banks_0_reg_n_30,
      DOBDO(0) => banks_0_reg_n_31,
      DOPADOP(1 downto 0) => NLW_banks_0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_banks_0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^ibuscachedplugin_ibusrsp_stages_1_output_m2spipe_ready\,
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => \_zz_iBus_rsp_valid\,
      WEBWE(2) => \_zz_iBus_rsp_valid\,
      WEBWE(1) => \_zz_iBus_rsp_valid\,
      WEBWE(0) => \_zz_iBus_rsp_valid\
    );
banks_0_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007300"
    )
        port map (
      I0 => decodeStage_hit_error,
      I1 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I2 => decodeStage_hit_valid,
      I3 => \^when_csrplugin_l909_1\,
      I4 => banks_0_reg_i_6_n_0,
      I5 => banks_0_reg_i_7_n_0,
      O => \^ibuscachedplugin_ibusrsp_stages_1_output_m2spipe_ready\
    );
banks_0_reg_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => banks_0_reg_i_12_n_0,
      CO(3) => \IBusCachedPlugin_fetchPc_pcReg_reg[8]\(0),
      CO(2) => banks_0_reg_i_10_n_1,
      CO(1) => banks_0_reg_i_10_n_2,
      CO(0) => banks_0_reg_i_10_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => banks_0_reg_i_10_n_4,
      O(2) => banks_0_reg_i_10_n_5,
      O(1) => banks_0_reg_i_10_n_6,
      O(0) => banks_0_reg_i_10_n_7,
      S(3 downto 0) => \IBusCachedPlugin_fetchPc_pcReg_reg[8]_1\(3 downto 0)
    );
banks_0_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => banks_0_reg_0(2),
      I1 => \^writeback_arbitration_isvalid_reg_0\,
      I2 => banks_0_reg_1(2),
      I3 => \^writeback_arbitration_isvalid_reg\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0\(2),
      O => banks_0_reg_i_11_n_0
    );
banks_0_reg_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => banks_0_reg_i_12_n_0,
      CO(2) => banks_0_reg_i_12_n_1,
      CO(1) => banks_0_reg_i_12_n_2,
      CO(0) => banks_0_reg_i_12_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => DI(0),
      DI(0) => '0',
      O(3) => banks_0_reg_i_12_n_4,
      O(2) => banks_0_reg_i_12_n_5,
      O(1) => banks_0_reg_i_12_n_6,
      O(0) => NLW_banks_0_reg_i_12_O_UNCONNECTED(0),
      S(3 downto 2) => banks_0_reg_2(1 downto 0),
      S(1) => banks_0_reg_i_20_n_0,
      S(0) => '0'
    );
banks_0_reg_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => banks_0_reg_0(1),
      I1 => \^writeback_arbitration_isvalid_reg_0\,
      I2 => banks_0_reg_1(1),
      I3 => \^writeback_arbitration_isvalid_reg\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0\(1),
      O => banks_0_reg_i_13_n_0
    );
banks_0_reg_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => banks_0_reg_0(0),
      I1 => \^writeback_arbitration_isvalid_reg_0\,
      I2 => banks_0_reg_1(0),
      I3 => \^writeback_arbitration_isvalid_reg\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0\(0),
      O => banks_0_reg_i_14_n_0
    );
banks_0_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAEFFAEAEFF"
    )
        port map (
      I0 => banks_0_reg_i_21_n_0,
      I1 => banks_0_reg_i_22_n_0,
      I2 => banks_0_reg_i_23_n_0,
      I3 => banks_0_reg_i_26_0(3),
      I4 => \^q\(23),
      I5 => banks_0_reg_i_24_n_0,
      O => banks_0_reg_i_15_n_0
    );
banks_0_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      O => banks_0_reg_i_16_n_0
    );
banks_0_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABABBBBBA"
    )
        port map (
      I0 => banks_0_reg_i_25_n_0,
      I1 => banks_0_reg_i_26_n_0,
      I2 => banks_0_reg_i_27_n_0,
      I3 => CsrPlugin_mstatus_MPIE_reg(2),
      I4 => \^q\(17),
      I5 => banks_0_reg_i_28_n_0,
      O => banks_0_reg_i_17_n_0
    );
banks_0_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404040FF40404040"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[3]_0\(1),
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[3]_0\(0),
      I2 => execute_arbitration_isValid_reg_2,
      I3 => switch_Fetcher_l362(2),
      I4 => switch_Fetcher_l362(0),
      I5 => switch_Fetcher_l362(1),
      O => \^decode_to_execute_env_ctrl_reg[1]\
    );
banks_0_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404040FF404040"
    )
        port map (
      I0 => \FSM_sequential_switch_Fetcher_l362[2]_i_2_0\(1),
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]_0\,
      I2 => \FSM_sequential_switch_Fetcher_l362[2]_i_2_0\(0),
      I3 => writeBack_arbitration_isValid,
      I4 => \IBusCachedPlugin_fetchPc_pcReg_reg[28]_3\(0),
      I5 => \IBusCachedPlugin_fetchPc_pcReg_reg[28]_3\(1),
      O => banks_0_reg_i_19_n_0
    );
banks_0_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => banks_0_reg_i_8_n_0,
      I1 => \^execute_to_memory_branch_do_reg\,
      I2 => D(3),
      I3 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I4 => decodeStage_hit_valid,
      I5 => banks_0_reg_i_10_n_7,
      O => \^addrardaddr\(3)
    );
banks_0_reg_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DI(0),
      I1 => \_zz_IBusCachedPlugin_fetchPc_pc\(0),
      O => banks_0_reg_i_20_n_0
    );
banks_0_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004FFFF40044004"
    )
        port map (
      I0 => banks_0_reg_i_29_n_0,
      I1 => \^hazardsimpleplugin_writebackwrites_valid\,
      I2 => CsrPlugin_mstatus_MPIE_reg(1),
      I3 => \^q\(21),
      I4 => banks_0_reg_i_30_n_0,
      I5 => banks_0_reg_i_31_n_0,
      O => banks_0_reg_i_21_n_0
    );
banks_0_reg_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => \^q\(23),
      I1 => banks_0_reg_i_28_0(3),
      I2 => banks_0_reg_i_28_0(0),
      I3 => \^q\(20),
      I4 => \^q\(21),
      I5 => banks_0_reg_i_28_0(1),
      O => banks_0_reg_i_22_n_0
    );
banks_0_reg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => banks_0_reg_i_32_n_0,
      I1 => \^q\(23),
      I2 => banks_0_reg_i_28_0(3),
      I3 => banks_0_reg_i_28_0(2),
      I4 => \^q\(22),
      I5 => banks_0_reg_i_33_n_0,
      O => banks_0_reg_i_23_n_0
    );
banks_0_reg_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \^q\(20),
      I1 => banks_0_reg_i_26_0(0),
      I2 => \^q\(22),
      I3 => banks_0_reg_i_26_0(2),
      I4 => banks_0_reg_i_34_n_0,
      O => banks_0_reg_i_24_n_0
    );
banks_0_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE0FFE0FFE00000"
    )
        port map (
      I0 => \^q\(14),
      I1 => banks_0_reg_i_35_n_0,
      I2 => \^q\(6),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(3),
      O => banks_0_reg_i_25_n_0
    );
banks_0_reg_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF41410041"
    )
        port map (
      I0 => banks_0_reg_i_36_n_0,
      I1 => \^q\(17),
      I2 => banks_0_reg_i_26_0(2),
      I3 => banks_0_reg_i_26_0(1),
      I4 => \^q\(16),
      I5 => banks_0_reg_i_37_n_0,
      O => banks_0_reg_i_26_n_0
    );
banks_0_reg_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \^q\(16),
      I1 => CsrPlugin_mstatus_MPIE_reg(1),
      I2 => CsrPlugin_mstatus_MPIE_reg(3),
      I3 => \^q\(18),
      I4 => banks_0_reg_i_38_n_0,
      O => banks_0_reg_i_27_n_0
    );
banks_0_reg_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B00B"
    )
        port map (
      I0 => \^q\(19),
      I1 => banks_0_reg_i_28_0(4),
      I2 => banks_0_reg_i_28_0(0),
      I3 => \^q\(15),
      I4 => banks_0_reg_i_39_n_0,
      I5 => banks_0_reg_i_40_n_0,
      O => banks_0_reg_i_28_n_0
    );
banks_0_reg_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \^q\(20),
      I1 => CsrPlugin_mstatus_MPIE_reg(0),
      I2 => \^q\(22),
      I3 => CsrPlugin_mstatus_MPIE_reg(2),
      I4 => banks_0_reg_i_41_n_0,
      O => banks_0_reg_i_29_n_0
    );
banks_0_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => banks_0_reg_i_11_n_0,
      I1 => \^execute_to_memory_branch_do_reg\,
      I2 => D(2),
      I3 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I4 => decodeStage_hit_valid,
      I5 => banks_0_reg_i_12_n_4,
      O => \^addrardaddr\(2)
    );
banks_0_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFFFFFFFFFF6FFF"
    )
        port map (
      I0 => \^q\(24),
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(10),
      I2 => execute_arbitration_isValid_reg_2,
      I3 => decode_to_execute_REGFILE_WRITE_VALID_reg_0,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(7),
      I5 => \^q\(21),
      O => banks_0_reg_i_30_n_0
    );
banks_0_reg_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(9),
      I1 => \^q\(23),
      I2 => \^q\(22),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(8),
      I4 => \^q\(20),
      I5 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(6),
      O => banks_0_reg_i_31_n_0
    );
banks_0_reg_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(21),
      I1 => banks_0_reg_i_28_0(1),
      I2 => banks_0_reg_i_28_0(0),
      I3 => \^q\(20),
      O => banks_0_reg_i_32_n_0
    );
banks_0_reg_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F6FFF6F"
    )
        port map (
      I0 => banks_0_reg_i_28_0(4),
      I1 => \^q\(24),
      I2 => HazardSimplePlugin_writeBackBuffer_valid,
      I3 => banks_0_reg_i_28_0(2),
      I4 => \^q\(22),
      O => banks_0_reg_i_33_n_0
    );
banks_0_reg_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFFFFFFFFFF6FFF"
    )
        port map (
      I0 => \^q\(24),
      I1 => banks_0_reg_i_26_0(4),
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]_0\,
      I3 => execute_to_memory_REGFILE_WRITE_VALID,
      I4 => banks_0_reg_i_26_0(1),
      I5 => \^q\(21),
      O => banks_0_reg_i_34_n_0
    );
banks_0_reg_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(13),
      O => banks_0_reg_i_35_n_0
    );
banks_0_reg_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => banks_0_reg_i_42_n_0,
      I1 => \^q\(19),
      I2 => banks_0_reg_i_26_0(4),
      I3 => \^q\(18),
      I4 => banks_0_reg_i_26_0(3),
      O => banks_0_reg_i_36_n_0
    );
banks_0_reg_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009099"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(8),
      I1 => \^q\(17),
      I2 => \^q\(18),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(9),
      I4 => banks_0_reg_i_43_n_0,
      I5 => banks_0_reg_i_44_n_0,
      O => banks_0_reg_i_37_n_0
    );
banks_0_reg_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFFFFFFFFFF6FFF"
    )
        port map (
      I0 => CsrPlugin_mstatus_MPIE_reg(0),
      I1 => \^q\(15),
      I2 => memory_to_writeBack_REGFILE_WRITE_VALID,
      I3 => writeBack_arbitration_isValid,
      I4 => CsrPlugin_mstatus_MPIE_reg(4),
      I5 => \^q\(19),
      O => banks_0_reg_i_38_n_0
    );
banks_0_reg_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D7DFF7D"
    )
        port map (
      I0 => HazardSimplePlugin_writeBackBuffer_valid,
      I1 => banks_0_reg_i_28_0(2),
      I2 => \^q\(17),
      I3 => banks_0_reg_i_28_0(1),
      I4 => \^q\(16),
      O => banks_0_reg_i_39_n_0
    );
banks_0_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => banks_0_reg_i_13_n_0,
      I1 => \^execute_to_memory_branch_do_reg\,
      I2 => D(1),
      I3 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I4 => decodeStage_hit_valid,
      I5 => banks_0_reg_i_12_n_5,
      O => \^addrardaddr\(1)
    );
banks_0_reg_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => banks_0_reg_i_28_0(3),
      I1 => \^q\(18),
      I2 => \^q\(19),
      I3 => banks_0_reg_i_28_0(4),
      I4 => \^q\(16),
      I5 => banks_0_reg_i_28_0(1),
      O => banks_0_reg_i_40_n_0
    );
banks_0_reg_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => CsrPlugin_mstatus_MPIE_reg(3),
      I1 => \^q\(23),
      I2 => CsrPlugin_mstatus_MPIE_reg(4),
      I3 => \^q\(24),
      O => banks_0_reg_i_41_n_0
    );
banks_0_reg_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FFFFFFFFFFF2FFF"
    )
        port map (
      I0 => \^q\(16),
      I1 => banks_0_reg_i_26_0(1),
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]_0\,
      I3 => execute_to_memory_REGFILE_WRITE_VALID,
      I4 => \^q\(15),
      I5 => banks_0_reg_i_26_0(0),
      O => banks_0_reg_i_42_n_0
    );
banks_0_reg_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(6),
      I1 => \^q\(15),
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(10),
      I3 => \^q\(19),
      O => banks_0_reg_i_43_n_0
    );
banks_0_reg_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF2FFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(18),
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(9),
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(7),
      I3 => \^q\(16),
      I4 => execute_arbitration_isValid_reg_2,
      I5 => decode_to_execute_REGFILE_WRITE_VALID_reg_0,
      O => banks_0_reg_i_44_n_0
    );
banks_0_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => banks_0_reg_i_14_n_0,
      I1 => \^execute_to_memory_branch_do_reg\,
      I2 => D(0),
      I3 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I4 => decodeStage_hit_valid,
      I5 => banks_0_reg_i_12_n_6,
      O => \^addrardaddr\(0)
    );
banks_0_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000AAAAAAAA"
    )
        port map (
      I0 => DebugPlugin_isPipBusy_i_2_n_0,
      I1 => banks_0_reg_i_15_n_0,
      I2 => banks_0_reg_i_16_n_0,
      I3 => \^q\(2),
      I4 => \^q\(5),
      I5 => banks_0_reg_i_17_n_0,
      O => banks_0_reg_i_6_n_0
    );
banks_0_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^decode_to_execute_env_ctrl_reg[1]\,
      I1 => banks_0_reg_i_19_n_0,
      I2 => CsrPlugin_pipelineLiberator_active,
      I3 => \^fsm_onehot_grant_reg[2]_3\,
      O => banks_0_reg_i_7_n_0
    );
banks_0_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => banks_0_reg_0(3),
      I1 => \^writeback_arbitration_isvalid_reg_0\,
      I2 => banks_0_reg_1(3),
      I3 => \^writeback_arbitration_isvalid_reg\,
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0\(3),
      O => banks_0_reg_i_8_n_0
    );
banks_0_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => execute_to_memory_BRANCH_DO,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]_0\,
      I2 => \^writeback_arbitration_isvalid_reg\,
      O => \^execute_to_memory_branch_do_reg\
    );
\count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => RAM_reg_i_47_n_0,
      I1 => mgmtsoc_vexriscv_i_cmd_payload_wr_reg_0,
      I2 => \^o_wb_ack_reg\,
      O => int_rst_reg_1
    );
debug_mode_storage_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => mprj_adr_o_core(12),
      I1 => \^state_reg\,
      I2 => mprj_adr_o_core(11),
      O => \^dbus_cmd_rdata_address_reg[12]\
    );
debug_oeb_storage_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDD888D8"
    )
        port map (
      I0 => grant_reg(1),
      I1 => \slave_sel_r_reg[6]\(9),
      I2 => lineLoader_address(11),
      I3 => grant_reg(0),
      I4 => \slave_sel_r_reg[6]_0\(11),
      I5 => debug_oeb_storage_i_3_n_0,
      O => \^fsm_onehot_grant_reg[1]_2\
    );
debug_oeb_storage_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEBFBFBFAEBF"
    )
        port map (
      I0 => \^state_reg\,
      I1 => grant_reg(1),
      I2 => \slave_sel_r_reg[6]\(10),
      I3 => lineLoader_address(12),
      I4 => grant_reg(0),
      I5 => \slave_sel_r_reg[6]_0\(12),
      O => debug_oeb_storage_i_3_n_0
    );
decodeStage_hit_error_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^ibuscachedplugin_ibusrsp_stages_1_output_m2spipe_ready\,
      D => fetchStage_hit_error,
      Q => decodeStage_hit_error,
      R => '0'
    );
decodeStage_hit_valid_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => fetchStage_hit_hits_00,
      I1 => ways_0_tags_reg_n_15,
      O => fetchStage_hit_hits_0
    );
decodeStage_hit_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^ibuscachedplugin_ibusrsp_stages_1_output_m2spipe_ready\,
      D => fetchStage_hit_hits_0,
      Q => decodeStage_hit_valid,
      R => '0'
    );
\decode_to_execute_ALU_BITWISE_CTRL[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(12),
      O => \_zz_decode_ALU_BITWISE_CTRL_2\(0)
    );
\decode_to_execute_ALU_CTRL[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(2),
      I2 => \^q\(13),
      I3 => \^q\(4),
      O => \io_cpu_fetch_data_regNextWhen_reg[4]_0\(0)
    );
\decode_to_execute_ALU_CTRL[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A00"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(13),
      I2 => \^q\(12),
      I3 => \^q\(14),
      I4 => \^q\(2),
      O => \io_cpu_fetch_data_regNextWhen_reg[4]_0\(1)
    );
\decode_to_execute_BRANCH_CTRL[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(6),
      O => \io_cpu_fetch_data_regNextWhen_reg[6]_0\(0)
    );
\decode_to_execute_BRANCH_CTRL[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(4),
      O => \io_cpu_fetch_data_regNextWhen_reg[6]_0\(1)
    );
decode_to_execute_CSR_WRITE_OPCODE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^q\(17),
      I2 => \^q\(18),
      I3 => \^q\(19),
      I4 => \^q\(13),
      I5 => \^q\(15),
      O => decode_CSR_WRITE_OPCODE
    );
decode_to_execute_DO_EBREAK_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E000E000E0000"
    )
        port map (
      I0 => \^execute_lightshifterplugin_amplitudereg_reg[4]\,
      I1 => \^decode_to_execute_shift_ctrl_reg[0]\,
      I2 => \^decode_to_execute_do_ebreak_reg\,
      I3 => decode_to_execute_DO_EBREAK_i_6_n_0,
      I4 => dBus_cmd_ready,
      I5 => \^decode_to_execute_instruction_reg[12]\,
      O => \^when_csrplugin_l909_1\
    );
decode_to_execute_DO_EBREAK_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => RegFilePlugin_regFile_reg_2_2(1),
      I1 => \^regfileplugin_regfile_reg_2\,
      I2 => \execute_LightShifterPlugin_isActive__0\,
      O => decode_to_execute_DO_EBREAK_i_10_n_0
    );
decode_to_execute_DO_EBREAK_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RegFilePlugin_regFile_reg_2_2(0),
      I1 => \execute_LightShifterPlugin_isActive__0\,
      I2 => \^decode_to_execute_instruction_reg[21]\,
      O => decode_to_execute_DO_EBREAK_i_11_n_0
    );
decode_to_execute_DO_EBREAK_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7C7F00007C7FFFFF"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(14),
      I1 => \dBus_cmd_rData_address_reg[0]\(0),
      I2 => \dBus_cmd_rData_address_reg[0]\(1),
      I3 => \_zz_RegFilePlugin_regFile_port0\(1),
      I4 => decode_to_execute_SRC2_FORCE_ZERO,
      I5 => \^decode_to_execute_src_use_sub_less_reg\(0),
      O => decode_to_execute_DO_EBREAK_i_12_n_0
    );
decode_to_execute_DO_EBREAK_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => decode_to_execute_DO_EBREAK_i_8_n_0,
      I1 => DebugPlugin_debugUsed,
      I2 => \^q\(28),
      I3 => DebugPlugin_haltIt_reg_0,
      I4 => decode_to_execute_DO_EBREAK_reg_0,
      I5 => \^q\(20),
      O => decode_DO_EBREAK
    );
decode_to_execute_DO_EBREAK_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004700"
    )
        port map (
      I0 => RegFilePlugin_regFile_reg_2_2(3),
      I1 => \execute_LightShifterPlugin_isActive__0\,
      I2 => \^decode_to_execute_instruction_reg[11]\,
      I3 => decode_to_execute_DO_EBREAK_i_9_n_0,
      I4 => decode_to_execute_DO_EBREAK_i_10_n_0,
      I5 => decode_to_execute_DO_EBREAK_i_11_n_0,
      O => \^execute_lightshifterplugin_amplitudereg_reg[4]\
    );
decode_to_execute_DO_EBREAK_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => RegFilePlugin_regFile_reg_2_1(0),
      I1 => RegFilePlugin_regFile_reg_2_1(1),
      I2 => \^execute_arbitration_isvalid_reg_0\,
      O => \^decode_to_execute_shift_ctrl_reg[0]\
    );
decode_to_execute_DO_EBREAK_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^fsm_onehot_grant_reg[2]_3\,
      I1 => decode_to_execute_DO_EBREAK,
      I2 => execute_arbitration_isValid_reg_2,
      O => \^decode_to_execute_do_ebreak_reg\
    );
decode_to_execute_DO_EBREAK_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => execute_arbitration_isValid_reg_2,
      I1 => decode_to_execute_IS_CSR,
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]_0\,
      I3 => writeBack_arbitration_isValid,
      O => decode_to_execute_DO_EBREAK_i_6_n_0
    );
decode_to_execute_DO_EBREAK_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6064FFFFFFFFFFFF"
    )
        port map (
      I0 => dBus_cmd_payload_size(0),
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(11),
      I2 => \^regfileplugin_regfile_reg_1\,
      I3 => decode_to_execute_DO_EBREAK_i_12_n_0,
      I4 => decode_to_execute_MEMORY_ENABLE,
      I5 => execute_arbitration_isValid_reg_2,
      O => \^decode_to_execute_instruction_reg[12]\
    );
decode_to_execute_DO_EBREAK_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(12),
      I2 => \^q\(4),
      I3 => \^q\(6),
      O => decode_to_execute_DO_EBREAK_i_8_n_0
    );
decode_to_execute_DO_EBREAK_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => RegFilePlugin_regFile_reg_2_2(2),
      I1 => \execute_LightShifterPlugin_isActive__0\,
      I2 => \^decode_to_execute_instruction_reg[23]\,
      O => decode_to_execute_DO_EBREAK_i_9_n_0
    );
\decode_to_execute_ENV_CTRL[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \^q\(12),
      I3 => \^q\(13),
      I4 => \^q\(28),
      I5 => \^q\(22),
      O => \io_cpu_fetch_data_regNextWhen_reg[6]_1\(0)
    );
\decode_to_execute_ENV_CTRL[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \^q\(12),
      I3 => \^q\(13),
      I4 => \^q\(20),
      I5 => \^q\(28),
      O => \io_cpu_fetch_data_regNextWhen_reg[6]_1\(1)
    );
decode_to_execute_IS_CSR_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(6),
      I2 => \^q\(13),
      I3 => \^q\(12),
      O => decode_IS_CSR
    );
decode_to_execute_MEMORY_ENABLE_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(6),
      O => \_zz__zz_decode_ENV_CTRL_2_98\
    );
decode_to_execute_REGFILE_WRITE_VALID_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0AA"
    )
        port map (
      I0 => decode_to_execute_REGFILE_WRITE_VALID_reg_0,
      I1 => \_zz__zz_decode_ENV_CTRL_2_58\,
      I2 => decode_to_execute_REGFILE_WRITE_VALID_i_3_n_0,
      I3 => \^when_csrplugin_l909_1\,
      O => decode_to_execute_REGFILE_WRITE_VALID_reg
    );
decode_to_execute_REGFILE_WRITE_VALID_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8FF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => decode_to_execute_REGFILE_WRITE_VALID_i_4_n_0,
      O => \_zz__zz_decode_ENV_CTRL_2_58\
    );
decode_to_execute_REGFILE_WRITE_VALID_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      I2 => \^q\(11),
      I3 => \^q\(10),
      I4 => \^q\(9),
      O => decode_to_execute_REGFILE_WRITE_VALID_i_3_n_0
    );
decode_to_execute_REGFILE_WRITE_VALID_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F2F0F2F0F2F0000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(13),
      I2 => \^q\(4),
      I3 => \^q\(12),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => decode_to_execute_REGFILE_WRITE_VALID_i_4_n_0
    );
\decode_to_execute_SHIFT_CTRL[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => decode_to_execute_SRC2_FORCE_ZERO_i_3_n_0,
      I1 => \^q\(30),
      I2 => \^q\(14),
      O => \io_cpu_fetch_data_regNextWhen_reg[14]_0\(0)
    );
\decode_to_execute_SHIFT_CTRL[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(6),
      I2 => \^q\(13),
      I3 => \^q\(2),
      I4 => \^q\(12),
      I5 => \^q\(4),
      O => \io_cpu_fetch_data_regNextWhen_reg[14]_0\(1)
    );
\decode_to_execute_SRC1_CTRL[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(14),
      I2 => \^q\(2),
      I3 => \^q\(6),
      O => \io_cpu_fetch_data_regNextWhen_reg[6]_2\(0)
    );
\decode_to_execute_SRC1_CTRL[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(14),
      I2 => \^q\(4),
      I3 => \^q\(2),
      O => \io_cpu_fetch_data_regNextWhen_reg[6]_2\(1)
    );
\decode_to_execute_SRC2_CTRL[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(5),
      O => \io_cpu_fetch_data_regNextWhen_reg[2]_0\(0)
    );
\decode_to_execute_SRC2_CTRL[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \^q\(6),
      O => \io_cpu_fetch_data_regNextWhen_reg[2]_0\(1)
    );
decode_to_execute_SRC2_FORCE_ZERO_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A88888"
    )
        port map (
      I0 => decode_to_execute_SRC2_FORCE_ZERO_i_2_n_0,
      I1 => decode_to_execute_SRC2_FORCE_ZERO_i_3_n_0,
      I2 => \^q\(2),
      I3 => \^q\(6),
      I4 => \^q\(5),
      O => decode_SRC2_FORCE_ZERO
    );
decode_to_execute_SRC2_FORCE_ZERO_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FFFBFF00"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(30),
      I2 => decode_to_execute_SRC_USE_SUB_LESS_i_3_n_0,
      I3 => \^q\(2),
      I4 => decode_to_execute_SRC_USE_SUB_LESS_i_2_n_0,
      I5 => \^q\(6),
      O => decode_to_execute_SRC2_FORCE_ZERO_i_2_n_0
    );
decode_to_execute_SRC2_FORCE_ZERO_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(12),
      I2 => \^q\(2),
      I3 => \^q\(13),
      I4 => \^q\(6),
      O => decode_to_execute_SRC2_FORCE_ZERO_i_3_n_0
    );
decode_to_execute_SRC_LESS_UNSIGNED_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(12),
      I2 => \^q\(4),
      I3 => \^q\(13),
      O => decode_SRC_LESS_UNSIGNED
    );
decode_to_execute_SRC_USE_SUB_LESS_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B0B0B0B0B0F0B0B"
    )
        port map (
      I0 => \^q\(6),
      I1 => decode_to_execute_SRC_USE_SUB_LESS_i_2_n_0,
      I2 => \^q\(2),
      I3 => decode_to_execute_SRC_USE_SUB_LESS_i_3_n_0,
      I4 => \^q\(30),
      I5 => \^q\(14),
      O => decode_SRC_USE_SUB_LESS
    );
decode_to_execute_SRC_USE_SUB_LESS_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(13),
      O => decode_to_execute_SRC_USE_SUB_LESS_i_2_n_0
    );
decode_to_execute_SRC_USE_SUB_LESS_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => decode_to_execute_SRC_USE_SUB_LESS_i_3_n_0
    );
dff2_bus_ack_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^dbg_uart_address_reg[29]\(2),
      I1 => RAM_reg_i_47_n_0,
      I2 => dff2_bus_ack,
      O => dff2_bus_ack0
    );
dff_bus_ack_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^dbg_uart_address_reg[29]\(1),
      I1 => RAM_reg_i_47_n_0,
      I2 => dff_bus_ack,
      O => dff_bus_ack0
    );
execute_CsrPlugin_csr_3008_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => execute_CsrPlugin_csr_3008_i_2_n_0,
      I1 => \^q\(30),
      I2 => \^q\(24),
      I3 => \^q\(25),
      I4 => execute_CsrPlugin_csr_3008_i_3_n_0,
      O => \io_cpu_fetch_data_regNextWhen_reg[30]_0\
    );
execute_CsrPlugin_csr_3008_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^q\(28),
      I2 => \^q\(27),
      I3 => \^q\(31),
      I4 => \^q\(20),
      I5 => \^q\(29),
      O => execute_CsrPlugin_csr_3008_i_2_n_0
    );
execute_CsrPlugin_csr_3008_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^q\(21),
      I2 => \^q\(22),
      O => execute_CsrPlugin_csr_3008_i_3_n_0
    );
execute_CsrPlugin_csr_4032_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => execute_CsrPlugin_csr_3008_i_2_n_0,
      I1 => \^q\(21),
      I2 => \^q\(22),
      I3 => \^q\(30),
      I4 => execute_CsrPlugin_csr_4032_i_2_n_0,
      O => \io_cpu_fetch_data_regNextWhen_reg[21]_1\
    );
execute_CsrPlugin_csr_4032_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^q\(24),
      I2 => \^q\(25),
      O => execute_CsrPlugin_csr_4032_i_2_n_0
    );
execute_CsrPlugin_csr_768_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => execute_CsrPlugin_csr_768_i_2_n_0,
      I1 => \^q\(30),
      I2 => \^q\(31),
      I3 => \^q\(27),
      I4 => execute_CsrPlugin_csr_772_i_2_n_0,
      I5 => execute_CsrPlugin_csr_3008_i_3_n_0,
      O => \io_cpu_fetch_data_regNextWhen_reg[30]_1\
    );
execute_CsrPlugin_csr_768_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^q\(24),
      I2 => \^q\(25),
      O => execute_CsrPlugin_csr_768_i_2_n_0
    );
execute_CsrPlugin_csr_772_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => execute_CsrPlugin_csr_772_i_2_n_0,
      I1 => \^q\(21),
      I2 => \^q\(22),
      I3 => \^q\(26),
      I4 => execute_CsrPlugin_csr_772_i_3_n_0,
      O => \io_cpu_fetch_data_regNextWhen_reg[21]_2\
    );
execute_CsrPlugin_csr_772_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^q\(29),
      I2 => \^q\(20),
      O => execute_CsrPlugin_csr_772_i_2_n_0
    );
execute_CsrPlugin_csr_772_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^q\(24),
      I2 => \^q\(23),
      I3 => \^q\(27),
      I4 => \^q\(31),
      I5 => \^q\(30),
      O => execute_CsrPlugin_csr_772_i_3_n_0
    );
execute_CsrPlugin_csr_773_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^q\(22),
      I2 => \^q\(26),
      I3 => execute_CsrPlugin_csr_772_i_3_n_0,
      I4 => execute_CsrPlugin_csr_833_i_2_n_0,
      I5 => \^q\(29),
      O => \io_cpu_fetch_data_regNextWhen_reg[21]_0\
    );
execute_CsrPlugin_csr_833_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^q\(21),
      I2 => \^q\(26),
      I3 => \^q\(22),
      I4 => execute_CsrPlugin_csr_833_i_2_n_0,
      I5 => execute_CsrPlugin_csr_772_i_3_n_0,
      O => \io_cpu_fetch_data_regNextWhen_reg[29]_1\
    );
execute_CsrPlugin_csr_833_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^q\(20),
      O => execute_CsrPlugin_csr_833_i_2_n_0
    );
execute_CsrPlugin_csr_834_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => execute_CsrPlugin_csr_772_i_2_n_0,
      I1 => \^q\(26),
      I2 => \^q\(22),
      I3 => \^q\(21),
      I4 => execute_CsrPlugin_csr_772_i_3_n_0,
      O => \io_cpu_fetch_data_regNextWhen_reg[26]_0\
    );
execute_CsrPlugin_csr_835_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => execute_CsrPlugin_csr_833_i_2_n_0,
      I1 => \^q\(29),
      I2 => \^q\(26),
      I3 => \^q\(22),
      I4 => \^q\(21),
      I5 => execute_CsrPlugin_csr_772_i_3_n_0,
      O => \io_cpu_fetch_data_regNextWhen_reg[29]_0\
    );
execute_CsrPlugin_csr_836_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => execute_CsrPlugin_csr_836_i_2_n_0,
      I1 => \^q\(22),
      I2 => \^q\(21),
      I3 => \^q\(28),
      I4 => \^q\(26),
      I5 => execute_CsrPlugin_csr_772_i_3_n_0,
      O => \io_cpu_fetch_data_regNextWhen_reg[22]_0\
    );
execute_CsrPlugin_csr_836_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^q\(29),
      O => execute_CsrPlugin_csr_836_i_2_n_0
    );
\execute_LightShifterPlugin_amplitudeReg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \_zz_RegFilePlugin_regFile_port1\(0),
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(6),
      I2 => \execute_LightShifterPlugin_amplitudeReg_reg[0]\(1),
      I3 => \execute_LightShifterPlugin_amplitudeReg_reg[0]\(0),
      I4 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(18),
      O => \^regfileplugin_regfile_reg_2_0\
    );
\execute_LightShifterPlugin_amplitudeReg[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0AACC"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(19),
      I1 => \_zz_RegFilePlugin_regFile_port1\(1),
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(7),
      I3 => \execute_LightShifterPlugin_amplitudeReg_reg[0]\(0),
      I4 => \execute_LightShifterPlugin_amplitudeReg_reg[0]\(1),
      O => \^decode_to_execute_instruction_reg[21]\
    );
\execute_LightShifterPlugin_amplitudeReg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330F55FF330F55"
    )
        port map (
      I0 => \_zz_RegFilePlugin_regFile_port1\(2),
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(20),
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(8),
      I3 => \execute_LightShifterPlugin_amplitudeReg_reg[0]\(1),
      I4 => \execute_LightShifterPlugin_amplitudeReg_reg[0]\(0),
      I5 => \execute_LightShifterPlugin_amplitudeReg_reg[4]_0\(0),
      O => \^regfileplugin_regfile_reg_2\
    );
\execute_LightShifterPlugin_amplitudeReg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(10),
      I1 => \execute_LightShifterPlugin_amplitudeReg_reg[4]_0\(2),
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(22),
      I3 => \execute_LightShifterPlugin_amplitudeReg_reg[0]\(0),
      I4 => \execute_LightShifterPlugin_amplitudeReg_reg[0]\(1),
      I5 => \_zz_RegFilePlugin_regFile_port1\(4),
      O => \^decode_to_execute_instruction_reg[11]\
    );
\execute_LightShifterPlugin_amplitudeReg[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAF0CC00AAF0CC"
    )
        port map (
      I0 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(21),
      I1 => \_zz_RegFilePlugin_regFile_port1\(3),
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(9),
      I3 => \execute_LightShifterPlugin_amplitudeReg_reg[0]\(1),
      I4 => \execute_LightShifterPlugin_amplitudeReg_reg[0]\(0),
      I5 => \execute_LightShifterPlugin_amplitudeReg_reg[4]_0\(1),
      O => \^decode_to_execute_instruction_reg[23]\
    );
execute_arbitration_isValid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAC000C"
    )
        port map (
      I0 => execute_arbitration_isValid_reg_1,
      I1 => DebugPlugin_isPipBusy_i_2_n_0,
      I2 => \FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0\,
      I3 => execute_arbitration_isValid_i_3_n_0,
      I4 => execute_arbitration_isValid_reg_2,
      I5 => \^reset0\,
      O => execute_arbitration_isValid_reg
    );
execute_arbitration_isValid_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_reg,
      I1 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_5_n_0,
      O => execute_arbitration_isValid_i_3_n_0
    );
\execute_to_memory_ENV_CTRL[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFF1F"
    )
        port map (
      I0 => count_reg_10_sn_1,
      I1 => \execute_to_memory_ENV_CTRL[1]_i_3_n_0\,
      I2 => grant_reg(0),
      I3 => dBus_cmd_ready,
      I4 => RAM_reg,
      I5 => \execute_to_memory_ENV_CTRL[1]_i_4_n_0\,
      O => \^fsm_onehot_grant_reg[2]_3\
    );
\execute_to_memory_ENV_CTRL[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0080"
    )
        port map (
      I0 => \^litespi_state_reg[0]\,
      I1 => litespiphy_state(0),
      I2 => litespiphy_state(1),
      I3 => \litespi_state_reg[0]_1\,
      I4 => \^o_wb_ack_reg_0\,
      O => \execute_to_memory_ENV_CTRL[1]_i_3_n_0\
    );
\execute_to_memory_ENV_CTRL[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => execute_to_memory_MEMORY_STORE,
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]_0\,
      I2 => execute_to_memory_MEMORY_ENABLE,
      O => \execute_to_memory_ENV_CTRL[1]_i_4_n_0\
    );
\execute_to_memory_MEMORY_ADDRESS_LOW[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C022FFFFC0220000"
    )
        port map (
      I0 => \_zz_RegFilePlugin_regFile_port0\(0),
      I1 => \dBus_cmd_rData_address_reg[0]\(1),
      I2 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(13),
      I3 => \dBus_cmd_rData_address_reg[0]\(0),
      I4 => decode_to_execute_SRC2_FORCE_ZERO,
      I5 => \_zz_execute_SrcPlugin_addSub\(0),
      O => \^regfileplugin_regfile_reg_1\
    );
\execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C202"
    )
        port map (
      I0 => \_zz_RegFilePlugin_regFile_port0\(1),
      I1 => \dBus_cmd_rData_address_reg[0]\(1),
      I2 => \dBus_cmd_rData_address_reg[0]\(0),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(14),
      O => \execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_3_n_0\
    );
\execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A4045BFB5BFBA404"
    )
        port map (
      I0 => \dBus_cmd_rData_address_reg[0]\(1),
      I1 => \_zz_RegFilePlugin_regFile_port0\(3),
      I2 => \dBus_cmd_rData_address_reg[0]\(0),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(16),
      I4 => \^decode_to_execute_instruction_reg[23]\,
      I5 => decode_to_execute_SRC_USE_SUB_LESS,
      O => \execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_4_n_0\
    );
\execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45CDBA32BA3245CD"
    )
        port map (
      I0 => \dBus_cmd_rData_address_reg[0]\(1),
      I1 => \dBus_cmd_rData_address_reg[0]\(0),
      I2 => \_zz_RegFilePlugin_regFile_port0\(2),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(15),
      I4 => \^regfileplugin_regfile_reg_2\,
      I5 => decode_to_execute_SRC_USE_SUB_LESS,
      O => \execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_5_n_0\
    );
\execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C2023DFD3DFDC202"
    )
        port map (
      I0 => \_zz_RegFilePlugin_regFile_port0\(1),
      I1 => \dBus_cmd_rData_address_reg[0]\(1),
      I2 => \dBus_cmd_rData_address_reg[0]\(0),
      I3 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(14),
      I4 => \^decode_to_execute_instruction_reg[21]\,
      I5 => decode_to_execute_SRC_USE_SUB_LESS,
      O => \execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_6_n_0\
    );
\execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"85807A7F7A7F8580"
    )
        port map (
      I0 => \dBus_cmd_rData_address_reg[0]\(0),
      I1 => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(13),
      I2 => \dBus_cmd_rData_address_reg[0]\(1),
      I3 => \_zz_RegFilePlugin_regFile_port0\(0),
      I4 => \^regfileplugin_regfile_reg_2_0\,
      I5 => decode_to_execute_SRC_USE_SUB_LESS,
      O => \execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_7_n_0\
    );
\execute_to_memory_MEMORY_ADDRESS_LOW_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => decode_to_execute_SRC_USE_SUB_LESS_reg_0(0),
      CO(2) => \execute_to_memory_MEMORY_ADDRESS_LOW_reg[1]_i_2_n_1\,
      CO(1) => \execute_to_memory_MEMORY_ADDRESS_LOW_reg[1]_i_2_n_2\,
      CO(0) => \execute_to_memory_MEMORY_ADDRESS_LOW_reg[1]_i_2_n_3\,
      CYINIT => decode_to_execute_SRC_USE_SUB_LESS,
      DI(3) => \^decode_to_execute_instruction_reg[18]\,
      DI(2) => \^decode_to_execute_instruction_reg[17]\,
      DI(1) => \execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_3_n_0\,
      DI(0) => \^regfileplugin_regfile_reg_1_0\,
      O(3 downto 1) => \^decode_to_execute_src_use_sub_less_reg\(2 downto 0),
      O(0) => \_zz_execute_SrcPlugin_addSub\(0),
      S(3) => \execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_4_n_0\,
      S(2) => \execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_5_n_0\,
      S(1) => \execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_6_n_0\,
      S(0) => \execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_7_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555555D"
    )
        port map (
      I0 => execute_arbitration_isValid_reg_2,
      I1 => \^regfileplugin_regfile_reg_2\,
      I2 => \^decode_to_execute_instruction_reg[11]\,
      I3 => \^decode_to_execute_instruction_reg[23]\,
      I4 => \^decode_to_execute_instruction_reg[21]\,
      I5 => \^regfileplugin_regfile_reg_2_0\,
      O => \^execute_arbitration_isvalid_reg_0\
    );
fetchStage_hit_hits_00_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => fetchStage_hit_hits_00_carry_n_0,
      CO(2) => fetchStage_hit_hits_00_carry_n_1,
      CO(1) => fetchStage_hit_hits_00_carry_n_2,
      CO(0) => fetchStage_hit_hits_00_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_fetchStage_hit_hits_00_carry_O_UNCONNECTED(3 downto 0),
      S(3) => fetchStage_hit_hits_00_carry_i_1_n_0,
      S(2) => fetchStage_hit_hits_00_carry_i_2_n_0,
      S(1) => fetchStage_hit_hits_00_carry_i_3_n_0,
      S(0) => fetchStage_hit_hits_00_carry_i_4_n_0
    );
\fetchStage_hit_hits_00_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => fetchStage_hit_hits_00_carry_n_0,
      CO(3) => \fetchStage_hit_hits_00_carry__0_n_0\,
      CO(2) => \fetchStage_hit_hits_00_carry__0_n_1\,
      CO(1) => \fetchStage_hit_hits_00_carry__0_n_2\,
      CO(0) => \fetchStage_hit_hits_00_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_fetchStage_hit_hits_00_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \fetchStage_hit_hits_00_carry__0_i_1_n_0\,
      S(2) => \fetchStage_hit_hits_00_carry__0_i_2_n_0\,
      S(1) => \fetchStage_hit_hits_00_carry__0_i_3_n_0\,
      S(0) => \fetchStage_hit_hits_00_carry__0_i_4_n_0\
    );
\fetchStage_hit_hits_00_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => fetchStage_read_waysValues_0_tag_address(21),
      I1 => \fetchStage_hit_hits_00_carry__0_2\(2),
      I2 => fetchStage_read_waysValues_0_tag_address(22),
      I3 => \IBusCachedPlugin_fetchPc_pcReg_reg[28]_1\,
      I4 => \fetchStage_hit_hits_00_carry__1_0\(0),
      I5 => fetchStage_read_waysValues_0_tag_address(23),
      O => \fetchStage_hit_hits_00_carry__0_i_1_n_0\
    );
\fetchStage_hit_hits_00_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => fetchStage_read_waysValues_0_tag_address(18),
      I1 => \fetchStage_hit_hits_00_carry__0_1\(3),
      I2 => fetchStage_read_waysValues_0_tag_address(19),
      I3 => \fetchStage_hit_hits_00_carry__0_2\(0),
      I4 => \fetchStage_hit_hits_00_carry__0_2\(1),
      I5 => fetchStage_read_waysValues_0_tag_address(20),
      O => \fetchStage_hit_hits_00_carry__0_i_2_n_0\
    );
\fetchStage_hit_hits_00_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => fetchStage_read_waysValues_0_tag_address(15),
      I1 => \fetchStage_hit_hits_00_carry__0_1\(0),
      I2 => fetchStage_read_waysValues_0_tag_address(16),
      I3 => \fetchStage_hit_hits_00_carry__0_1\(1),
      I4 => \fetchStage_hit_hits_00_carry__0_1\(2),
      I5 => fetchStage_read_waysValues_0_tag_address(17),
      O => \fetchStage_hit_hits_00_carry__0_i_3_n_0\
    );
\fetchStage_hit_hits_00_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => fetchStage_read_waysValues_0_tag_address(14),
      I1 => \fetchStage_hit_hits_00_carry__0_0\(3),
      I2 => fetchStage_read_waysValues_0_tag_address(12),
      I3 => \fetchStage_hit_hits_00_carry__0_0\(1),
      I4 => \fetchStage_hit_hits_00_carry__0_0\(2),
      I5 => fetchStage_read_waysValues_0_tag_address(13),
      O => \fetchStage_hit_hits_00_carry__0_i_4_n_0\
    );
\fetchStage_hit_hits_00_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fetchStage_hit_hits_00_carry__0_n_0\,
      CO(3 downto 1) => \NLW_fetchStage_hit_hits_00_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => fetchStage_hit_hits_00,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_fetchStage_hit_hits_00_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \fetchStage_hit_hits_00_carry__1_i_1_n_0\
    );
\fetchStage_hit_hits_00_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \fetchStage_hit_hits_00_carry__1_0\(2),
      I1 => fetchStage_read_waysValues_0_tag_address(25),
      I2 => \fetchStage_hit_hits_00_carry__1_0\(1),
      I3 => fetchStage_read_waysValues_0_tag_address(24),
      O => \fetchStage_hit_hits_00_carry__1_i_1_n_0\
    );
fetchStage_hit_hits_00_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => fetchStage_read_waysValues_0_tag_address(9),
      I1 => fetchStage_hit_hits_00_carry_1(2),
      I2 => fetchStage_read_waysValues_0_tag_address(10),
      I3 => fetchStage_hit_hits_00_carry_1(3),
      I4 => \fetchStage_hit_hits_00_carry__0_0\(0),
      I5 => fetchStage_read_waysValues_0_tag_address(11),
      O => fetchStage_hit_hits_00_carry_i_1_n_0
    );
fetchStage_hit_hits_00_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => fetchStage_read_waysValues_0_tag_address(6),
      I1 => fetchStage_hit_hits_00_carry_0(3),
      I2 => fetchStage_read_waysValues_0_tag_address(7),
      I3 => fetchStage_hit_hits_00_carry_1(0),
      I4 => fetchStage_hit_hits_00_carry_1(1),
      I5 => fetchStage_read_waysValues_0_tag_address(8),
      O => fetchStage_hit_hits_00_carry_i_2_n_0
    );
fetchStage_hit_hits_00_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => fetchStage_read_waysValues_0_tag_address(3),
      I1 => fetchStage_hit_hits_00_carry_0(0),
      I2 => fetchStage_read_waysValues_0_tag_address(4),
      I3 => fetchStage_hit_hits_00_carry_0(1),
      I4 => fetchStage_hit_hits_00_carry_0(2),
      I5 => fetchStage_read_waysValues_0_tag_address(5),
      O => fetchStage_hit_hits_00_carry_i_3_n_0
    );
fetchStage_hit_hits_00_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => fetchStage_read_waysValues_0_tag_address(0),
      I1 => \IBusCachedPlugin_fetchPc_pcReg_reg[8]_1\(1),
      I2 => fetchStage_read_waysValues_0_tag_address(1),
      I3 => \IBusCachedPlugin_fetchPc_pcReg_reg[8]_1\(2),
      I4 => \IBusCachedPlugin_fetchPc_pcReg_reg[8]_1\(3),
      I5 => fetchStage_read_waysValues_0_tag_address(2),
      O => fetchStage_hit_hits_00_carry_i_4_n_0
    );
gpio_mode1_storage_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \^dbg_uart_address_reg[13]_6\,
      I1 => \^dbg_uart_address_reg[11]\,
      I2 => mprj_adr_o_core(12),
      I3 => \^state_reg\,
      I4 => mprj_adr_o_core(11),
      O => \^dbg_uart_address_reg[11]_1\
    );
gpioin0_pending_re_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \spimaster_storage_reg[0]\,
      I1 => \la_oe_storage[127]_i_2_n_0\,
      I2 => \la_ien_storage[127]_i_3_n_0\,
      I3 => \interface3_bank_bus_dat_r_reg[31]\,
      I4 => \^_zz_ibuswishbone_adr_reg[2]\,
      I5 => \^dbg_uart_address_reg[13]_3\,
      O => csrbank13_ev_pending_re
    );
gpioin0_pending_re_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => mprj_adr_o_core(15),
      I1 => mprj_adr_o_core(14),
      I2 => \^state_reg\,
      I3 => \^dbg_uart_address_reg[11]\,
      I4 => mprj_adr_o_core(12),
      I5 => mprj_adr_o_core(11),
      O => \^dbg_uart_address_reg[13]_3\
    );
gpioin1_pending_re_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \spimaster_storage_reg[0]\,
      I1 => \la_oe_storage[127]_i_2_n_0\,
      I2 => \la_ien_storage[127]_i_3_n_0\,
      I3 => \interface3_bank_bus_dat_r_reg[31]\,
      I4 => \^_zz_ibuswishbone_adr_reg[2]\,
      I5 => \^dbg_uart_address_reg[13]_4\,
      O => csrbank14_ev_pending_re
    );
gpioin1_pending_re_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => mprj_adr_o_core(15),
      I1 => mprj_adr_o_core(14),
      I2 => \^state_reg\,
      I3 => \^dbg_uart_address_reg[11]\,
      I4 => mprj_adr_o_core(11),
      I5 => mprj_adr_o_core(12),
      O => \^dbg_uart_address_reg[13]_4\
    );
gpioin2_pending_re_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \spimaster_storage_reg[0]\,
      I1 => \la_oe_storage[127]_i_2_n_0\,
      I2 => \la_ien_storage[127]_i_3_n_0\,
      I3 => \interface3_bank_bus_dat_r_reg[31]\,
      I4 => \^_zz_ibuswishbone_adr_reg[2]\,
      I5 => \^dbg_uart_address_reg[13]_5\,
      O => csrbank15_ev_pending_re
    );
gpioin2_pending_re_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => mprj_adr_o_core(15),
      I1 => mprj_adr_o_core(14),
      I2 => \^state_reg\,
      I3 => \^dbg_uart_address_reg[11]\,
      I4 => mprj_adr_o_core(12),
      I5 => mprj_adr_o_core(11),
      O => \^dbg_uart_address_reg[13]_5\
    );
gpioin3_pending_re_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \spimaster_storage_reg[0]\,
      I1 => \la_oe_storage[127]_i_2_n_0\,
      I2 => \la_ien_storage[127]_i_3_n_0\,
      I3 => \interface3_bank_bus_dat_r_reg[31]\,
      I4 => \^_zz_ibuswishbone_adr_reg[2]\,
      I5 => \^dbus_cmd_rdata_address_reg[12]_3\,
      O => csrbank16_ev_pending_re
    );
gpioin3_pending_re_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => mprj_adr_o_core(12),
      I1 => mprj_adr_o_core(11),
      I2 => mprj_adr_o_core(15),
      I3 => \^state_reg\,
      I4 => mprj_adr_o_core(14),
      I5 => \^dbg_uart_address_reg[11]\,
      O => \^dbus_cmd_rdata_address_reg[12]_3\
    );
gpioin4_pending_re_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \spimaster_storage_reg[0]\,
      I1 => \la_oe_storage[127]_i_2_n_0\,
      I2 => \la_ien_storage[127]_i_3_n_0\,
      I3 => \interface3_bank_bus_dat_r_reg[31]\,
      I4 => \^_zz_ibuswishbone_adr_reg[2]\,
      I5 => \^dbus_cmd_rdata_address_reg[11]_0\,
      O => csrbank17_ev_pending_re
    );
gpioin4_pending_re_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => mprj_adr_o_core(11),
      I1 => mprj_adr_o_core(12),
      I2 => mprj_adr_o_core(15),
      I3 => \^state_reg\,
      I4 => mprj_adr_o_core(14),
      I5 => \^dbg_uart_address_reg[11]\,
      O => \^dbus_cmd_rdata_address_reg[11]_0\
    );
gpioin5_pending_re_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \spimaster_storage_reg[0]\,
      I1 => \la_oe_storage[127]_i_2_n_0\,
      I2 => \la_ien_storage[127]_i_3_n_0\,
      I3 => \interface3_bank_bus_dat_r_reg[31]\,
      I4 => \^_zz_ibuswishbone_adr_reg[2]\,
      I5 => \^dbus_cmd_rdata_address_reg[12]_2\,
      O => csrbank18_ev_pending_re
    );
gpioin5_pending_re_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => mprj_adr_o_core(12),
      I1 => mprj_adr_o_core(11),
      I2 => mprj_adr_o_core(15),
      I3 => \^state_reg\,
      I4 => mprj_adr_o_core(14),
      I5 => \^dbg_uart_address_reg[11]\,
      O => \^dbus_cmd_rdata_address_reg[12]_2\
    );
\interface0_bank_bus_dat_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504500405040004"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \interface0_bank_bus_dat_r_reg[31]\(0),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I4 => lineLoader_valid_reg_1,
      I5 => mgmtsoc_bus_errors_reg(0),
      O => \mgmtsoc_scratch_storage_reg[31]\(0)
    );
\interface0_bank_bus_dat_r[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40554040"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \interface0_bank_bus_dat_r_reg[31]\(10),
      I2 => \interface0_bank_bus_dat_r[31]_i_3_n_0\,
      I3 => \interface0_bank_bus_dat_r[31]_i_4_n_0\,
      I4 => mgmtsoc_bus_errors_reg(10),
      O => \mgmtsoc_scratch_storage_reg[31]\(10)
    );
\interface0_bank_bus_dat_r[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40554040"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \interface0_bank_bus_dat_r_reg[31]\(11),
      I2 => \interface0_bank_bus_dat_r[31]_i_3_n_0\,
      I3 => \interface0_bank_bus_dat_r[31]_i_4_n_0\,
      I4 => mgmtsoc_bus_errors_reg(11),
      O => \mgmtsoc_scratch_storage_reg[31]\(11)
    );
\interface0_bank_bus_dat_r[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40554040"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \interface0_bank_bus_dat_r_reg[31]\(12),
      I2 => \interface0_bank_bus_dat_r[31]_i_3_n_0\,
      I3 => \interface0_bank_bus_dat_r[31]_i_4_n_0\,
      I4 => mgmtsoc_bus_errors_reg(12),
      O => \mgmtsoc_scratch_storage_reg[31]\(12)
    );
\interface0_bank_bus_dat_r[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40554040"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \interface0_bank_bus_dat_r_reg[31]\(13),
      I2 => \interface0_bank_bus_dat_r[31]_i_3_n_0\,
      I3 => \interface0_bank_bus_dat_r[31]_i_4_n_0\,
      I4 => mgmtsoc_bus_errors_reg(13),
      O => \mgmtsoc_scratch_storage_reg[31]\(13)
    );
\interface0_bank_bus_dat_r[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40554040"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \interface0_bank_bus_dat_r_reg[31]\(14),
      I2 => \interface0_bank_bus_dat_r[31]_i_3_n_0\,
      I3 => \interface0_bank_bus_dat_r[31]_i_4_n_0\,
      I4 => mgmtsoc_bus_errors_reg(14),
      O => \mgmtsoc_scratch_storage_reg[31]\(14)
    );
\interface0_bank_bus_dat_r[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40554040"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \interface0_bank_bus_dat_r_reg[31]\(15),
      I2 => \interface0_bank_bus_dat_r[31]_i_3_n_0\,
      I3 => \interface0_bank_bus_dat_r[31]_i_4_n_0\,
      I4 => mgmtsoc_bus_errors_reg(15),
      O => \mgmtsoc_scratch_storage_reg[31]\(15)
    );
\interface0_bank_bus_dat_r[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40554040"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \interface0_bank_bus_dat_r_reg[31]\(16),
      I2 => \interface0_bank_bus_dat_r[31]_i_3_n_0\,
      I3 => \interface0_bank_bus_dat_r[31]_i_4_n_0\,
      I4 => mgmtsoc_bus_errors_reg(16),
      O => \mgmtsoc_scratch_storage_reg[31]\(16)
    );
\interface0_bank_bus_dat_r[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40554040"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \interface0_bank_bus_dat_r_reg[31]\(17),
      I2 => \interface0_bank_bus_dat_r[31]_i_3_n_0\,
      I3 => \interface0_bank_bus_dat_r[31]_i_4_n_0\,
      I4 => mgmtsoc_bus_errors_reg(17),
      O => \mgmtsoc_scratch_storage_reg[31]\(17)
    );
\interface0_bank_bus_dat_r[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40554040"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \interface0_bank_bus_dat_r_reg[31]\(18),
      I2 => \interface0_bank_bus_dat_r[31]_i_3_n_0\,
      I3 => \interface0_bank_bus_dat_r[31]_i_4_n_0\,
      I4 => mgmtsoc_bus_errors_reg(18),
      O => \mgmtsoc_scratch_storage_reg[31]\(18)
    );
\interface0_bank_bus_dat_r[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40554040"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \interface0_bank_bus_dat_r_reg[31]\(19),
      I2 => \interface0_bank_bus_dat_r[31]_i_3_n_0\,
      I3 => \interface0_bank_bus_dat_r[31]_i_4_n_0\,
      I4 => mgmtsoc_bus_errors_reg(19),
      O => \mgmtsoc_scratch_storage_reg[31]\(19)
    );
\interface0_bank_bus_dat_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504500405040004"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \interface0_bank_bus_dat_r_reg[31]\(1),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I4 => lineLoader_valid_reg_0,
      I5 => mgmtsoc_bus_errors_reg(1),
      O => \mgmtsoc_scratch_storage_reg[31]\(1)
    );
\interface0_bank_bus_dat_r[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \spi_master_mosi_storage_reg[0]\,
      I1 => \interface3_bank_bus_dat_r_reg[31]\,
      I2 => \^uartwishbonebridge_state_reg[2]\,
      O => \interface0_bank_bus_dat_r[1]_i_2_n_0\
    );
\interface0_bank_bus_dat_r[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \spi_master_mosi_storage_reg[0]\,
      I1 => \spimaster_storage_reg[0]\,
      I2 => \^uartwishbonebridge_state_reg[2]\,
      O => \interface0_bank_bus_dat_r[1]_i_3_n_0\
    );
\interface0_bank_bus_dat_r[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40554040"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \interface0_bank_bus_dat_r_reg[31]\(20),
      I2 => \interface0_bank_bus_dat_r[31]_i_3_n_0\,
      I3 => \interface0_bank_bus_dat_r[31]_i_4_n_0\,
      I4 => mgmtsoc_bus_errors_reg(20),
      O => \mgmtsoc_scratch_storage_reg[31]\(20)
    );
\interface0_bank_bus_dat_r[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40554040"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \interface0_bank_bus_dat_r_reg[31]\(21),
      I2 => \interface0_bank_bus_dat_r[31]_i_3_n_0\,
      I3 => \interface0_bank_bus_dat_r[31]_i_4_n_0\,
      I4 => mgmtsoc_bus_errors_reg(21),
      O => \mgmtsoc_scratch_storage_reg[31]\(21)
    );
\interface0_bank_bus_dat_r[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40554040"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \interface0_bank_bus_dat_r_reg[31]\(22),
      I2 => \interface0_bank_bus_dat_r[31]_i_3_n_0\,
      I3 => \interface0_bank_bus_dat_r[31]_i_4_n_0\,
      I4 => mgmtsoc_bus_errors_reg(22),
      O => \mgmtsoc_scratch_storage_reg[31]\(22)
    );
\interface0_bank_bus_dat_r[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40554040"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \interface0_bank_bus_dat_r_reg[31]\(23),
      I2 => \interface0_bank_bus_dat_r[31]_i_3_n_0\,
      I3 => \interface0_bank_bus_dat_r[31]_i_4_n_0\,
      I4 => mgmtsoc_bus_errors_reg(23),
      O => \mgmtsoc_scratch_storage_reg[31]\(23)
    );
\interface0_bank_bus_dat_r[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40554040"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \interface0_bank_bus_dat_r_reg[31]\(24),
      I2 => \interface0_bank_bus_dat_r[31]_i_3_n_0\,
      I3 => \interface0_bank_bus_dat_r[31]_i_4_n_0\,
      I4 => mgmtsoc_bus_errors_reg(24),
      O => \mgmtsoc_scratch_storage_reg[31]\(24)
    );
\interface0_bank_bus_dat_r[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40554040"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \interface0_bank_bus_dat_r_reg[31]\(25),
      I2 => \interface0_bank_bus_dat_r[31]_i_3_n_0\,
      I3 => \interface0_bank_bus_dat_r[31]_i_4_n_0\,
      I4 => mgmtsoc_bus_errors_reg(25),
      O => \mgmtsoc_scratch_storage_reg[31]\(25)
    );
\interface0_bank_bus_dat_r[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40554040"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \interface0_bank_bus_dat_r_reg[31]\(26),
      I2 => \interface0_bank_bus_dat_r[31]_i_3_n_0\,
      I3 => \interface0_bank_bus_dat_r[31]_i_4_n_0\,
      I4 => mgmtsoc_bus_errors_reg(26),
      O => \mgmtsoc_scratch_storage_reg[31]\(26)
    );
\interface0_bank_bus_dat_r[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40554040"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \interface0_bank_bus_dat_r_reg[31]\(27),
      I2 => \interface0_bank_bus_dat_r[31]_i_3_n_0\,
      I3 => \interface0_bank_bus_dat_r[31]_i_4_n_0\,
      I4 => mgmtsoc_bus_errors_reg(27),
      O => \mgmtsoc_scratch_storage_reg[31]\(27)
    );
\interface0_bank_bus_dat_r[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40554040"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \interface0_bank_bus_dat_r_reg[31]\(28),
      I2 => \interface0_bank_bus_dat_r[31]_i_3_n_0\,
      I3 => \interface0_bank_bus_dat_r[31]_i_4_n_0\,
      I4 => mgmtsoc_bus_errors_reg(28),
      O => \mgmtsoc_scratch_storage_reg[31]\(28)
    );
\interface0_bank_bus_dat_r[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40554040"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \interface0_bank_bus_dat_r_reg[31]\(29),
      I2 => \interface0_bank_bus_dat_r[31]_i_3_n_0\,
      I3 => \interface0_bank_bus_dat_r[31]_i_4_n_0\,
      I4 => mgmtsoc_bus_errors_reg(29),
      O => \mgmtsoc_scratch_storage_reg[31]\(29)
    );
\interface0_bank_bus_dat_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40554040"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \interface0_bank_bus_dat_r_reg[31]\(2),
      I2 => \interface0_bank_bus_dat_r[31]_i_3_n_0\,
      I3 => \interface0_bank_bus_dat_r[31]_i_4_n_0\,
      I4 => mgmtsoc_bus_errors_reg(2),
      O => \mgmtsoc_scratch_storage_reg[31]\(2)
    );
\interface0_bank_bus_dat_r[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40554040"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \interface0_bank_bus_dat_r_reg[31]\(30),
      I2 => \interface0_bank_bus_dat_r[31]_i_3_n_0\,
      I3 => \interface0_bank_bus_dat_r[31]_i_4_n_0\,
      I4 => mgmtsoc_bus_errors_reg(30),
      O => \mgmtsoc_scratch_storage_reg[31]\(30)
    );
\interface0_bank_bus_dat_r[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFFAAFE"
    )
        port map (
      I0 => \^dbg_uart_address_reg[13]_6\,
      I1 => mprj_adr_o_core(11),
      I2 => mprj_adr_o_core(12),
      I3 => \^state_reg\,
      I4 => \^dbg_uart_address_reg[11]\,
      O => \^dbus_cmd_rdata_address_reg[11]\
    );
\interface0_bank_bus_dat_r[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40554040"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \interface0_bank_bus_dat_r_reg[31]\(31),
      I2 => \interface0_bank_bus_dat_r[31]_i_3_n_0\,
      I3 => \interface0_bank_bus_dat_r[31]_i_4_n_0\,
      I4 => mgmtsoc_bus_errors_reg(31),
      O => \mgmtsoc_scratch_storage_reg[31]\(31)
    );
\interface0_bank_bus_dat_r[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808082A2A2A082A"
    )
        port map (
      I0 => \la_ien_storage[31]_i_2_n_0\,
      I1 => grant_reg(1),
      I2 => \slave_sel_r_reg[6]\(1),
      I3 => \_zz_iBusWishbone_ADR_reg[1]\,
      I4 => grant_reg(0),
      I5 => \slave_sel_r_reg[6]_0\(3),
      O => \interface0_bank_bus_dat_r[31]_i_3_n_0\
    );
\interface0_bank_bus_dat_r[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD888D8FFFFFFFF"
    )
        port map (
      I0 => grant_reg(1),
      I1 => \slave_sel_r_reg[6]\(0),
      I2 => \_zz_iBusWishbone_ADR_reg[0]\,
      I3 => grant_reg(0),
      I4 => \slave_sel_r_reg[6]_0\(2),
      I5 => \interface3_bank_bus_dat_r[7]_i_3_n_0\,
      O => \interface0_bank_bus_dat_r[31]_i_4_n_0\
    );
\interface0_bank_bus_dat_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40554040"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \interface0_bank_bus_dat_r_reg[31]\(3),
      I2 => \interface0_bank_bus_dat_r[31]_i_3_n_0\,
      I3 => \interface0_bank_bus_dat_r[31]_i_4_n_0\,
      I4 => mgmtsoc_bus_errors_reg(3),
      O => \mgmtsoc_scratch_storage_reg[31]\(3)
    );
\interface0_bank_bus_dat_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40554040"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \interface0_bank_bus_dat_r_reg[31]\(4),
      I2 => \interface0_bank_bus_dat_r[31]_i_3_n_0\,
      I3 => \interface0_bank_bus_dat_r[31]_i_4_n_0\,
      I4 => mgmtsoc_bus_errors_reg(4),
      O => \mgmtsoc_scratch_storage_reg[31]\(4)
    );
\interface0_bank_bus_dat_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40554040"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \interface0_bank_bus_dat_r_reg[31]\(5),
      I2 => \interface0_bank_bus_dat_r[31]_i_3_n_0\,
      I3 => \interface0_bank_bus_dat_r[31]_i_4_n_0\,
      I4 => mgmtsoc_bus_errors_reg(5),
      O => \mgmtsoc_scratch_storage_reg[31]\(5)
    );
\interface0_bank_bus_dat_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40554040"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \interface0_bank_bus_dat_r_reg[31]\(6),
      I2 => \interface0_bank_bus_dat_r[31]_i_3_n_0\,
      I3 => \interface0_bank_bus_dat_r[31]_i_4_n_0\,
      I4 => mgmtsoc_bus_errors_reg(6),
      O => \mgmtsoc_scratch_storage_reg[31]\(6)
    );
\interface0_bank_bus_dat_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40554040"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \interface0_bank_bus_dat_r_reg[31]\(7),
      I2 => \interface0_bank_bus_dat_r[31]_i_3_n_0\,
      I3 => \interface0_bank_bus_dat_r[31]_i_4_n_0\,
      I4 => mgmtsoc_bus_errors_reg(7),
      O => \mgmtsoc_scratch_storage_reg[31]\(7)
    );
\interface0_bank_bus_dat_r[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40554040"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \interface0_bank_bus_dat_r_reg[31]\(8),
      I2 => \interface0_bank_bus_dat_r[31]_i_3_n_0\,
      I3 => \interface0_bank_bus_dat_r[31]_i_4_n_0\,
      I4 => mgmtsoc_bus_errors_reg(8),
      O => \mgmtsoc_scratch_storage_reg[31]\(8)
    );
\interface0_bank_bus_dat_r[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40554040"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \interface0_bank_bus_dat_r_reg[31]\(9),
      I2 => \interface0_bank_bus_dat_r[31]_i_3_n_0\,
      I3 => \interface0_bank_bus_dat_r[31]_i_4_n_0\,
      I4 => mgmtsoc_bus_errors_reg(9),
      O => \mgmtsoc_scratch_storage_reg[31]\(9)
    );
\interface10_bank_bus_dat_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \interface9_bank_bus_dat_r[0]_i_2_n_0\,
      I1 => \interface10_bank_bus_dat_r[0]_i_2_n_0\,
      I2 => \interface6_bank_bus_dat_r[30]_i_4_n_0\,
      I3 => \interface10_bank_bus_dat_r[0]_i_3_n_0\,
      O => \mgmtsoc_value_status_reg[31]\(0)
    );
\interface10_bank_bus_dat_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r_reg[0]_0\,
      I1 => mgmtsoc_update_value_storage,
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface10_bank_bus_dat_r_reg[31]_0\(0),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface10_bank_bus_dat_r_reg[31]_1\(0),
      O => \interface10_bank_bus_dat_r[0]_i_2_n_0\
    );
\interface10_bank_bus_dat_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => mgmtsoc_zero_pending,
      I1 => mgmtsoc_enable_storage,
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface10_bank_bus_dat_r_reg[31]\(0),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface10_bank_bus_dat_r_reg[0]\,
      O => \interface10_bank_bus_dat_r[0]_i_3_n_0\
    );
\interface10_bank_bus_dat_r[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8080AA80"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface10_bank_bus_dat_r_reg[31]\(10),
      I2 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      I3 => \interface10_bank_bus_dat_r_reg[31]_0\(10),
      I4 => \interface3_bank_bus_dat_r[1]_i_4_n_0\,
      I5 => \interface10_bank_bus_dat_r[10]_i_2_n_0\,
      O => \mgmtsoc_value_status_reg[31]\(10)
    );
\interface10_bank_bus_dat_r[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r_reg[31]_1\(10),
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface10_bank_bus_dat_r[10]_i_2_n_0\
    );
\interface10_bank_bus_dat_r[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8080AA80"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface10_bank_bus_dat_r_reg[31]\(11),
      I2 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      I3 => \interface10_bank_bus_dat_r_reg[31]_0\(11),
      I4 => \interface3_bank_bus_dat_r[1]_i_4_n_0\,
      I5 => \interface10_bank_bus_dat_r[11]_i_2_n_0\,
      O => \mgmtsoc_value_status_reg[31]\(11)
    );
\interface10_bank_bus_dat_r[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r_reg[31]_1\(11),
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface10_bank_bus_dat_r[11]_i_2_n_0\
    );
\interface10_bank_bus_dat_r[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8080AA80"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface10_bank_bus_dat_r_reg[31]\(12),
      I2 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      I3 => \interface10_bank_bus_dat_r_reg[31]_0\(12),
      I4 => \interface3_bank_bus_dat_r[1]_i_4_n_0\,
      I5 => \interface10_bank_bus_dat_r[12]_i_2_n_0\,
      O => \mgmtsoc_value_status_reg[31]\(12)
    );
\interface10_bank_bus_dat_r[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r_reg[31]_1\(12),
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface10_bank_bus_dat_r[12]_i_2_n_0\
    );
\interface10_bank_bus_dat_r[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8080AA80"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface10_bank_bus_dat_r_reg[31]\(13),
      I2 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      I3 => \interface10_bank_bus_dat_r_reg[31]_0\(13),
      I4 => \interface3_bank_bus_dat_r[1]_i_4_n_0\,
      I5 => \interface10_bank_bus_dat_r[13]_i_2_n_0\,
      O => \mgmtsoc_value_status_reg[31]\(13)
    );
\interface10_bank_bus_dat_r[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r_reg[31]_1\(13),
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface10_bank_bus_dat_r[13]_i_2_n_0\
    );
\interface10_bank_bus_dat_r[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8080AA80"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface10_bank_bus_dat_r_reg[31]\(14),
      I2 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      I3 => \interface10_bank_bus_dat_r_reg[31]_0\(14),
      I4 => \interface3_bank_bus_dat_r[1]_i_4_n_0\,
      I5 => \interface10_bank_bus_dat_r[14]_i_2_n_0\,
      O => \mgmtsoc_value_status_reg[31]\(14)
    );
\interface10_bank_bus_dat_r[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r_reg[31]_1\(14),
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface10_bank_bus_dat_r[14]_i_2_n_0\
    );
\interface10_bank_bus_dat_r[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8080AA80"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface10_bank_bus_dat_r_reg[31]\(15),
      I2 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      I3 => \interface10_bank_bus_dat_r_reg[31]_0\(15),
      I4 => \interface3_bank_bus_dat_r[1]_i_4_n_0\,
      I5 => \interface10_bank_bus_dat_r[15]_i_2_n_0\,
      O => \mgmtsoc_value_status_reg[31]\(15)
    );
\interface10_bank_bus_dat_r[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r_reg[31]_1\(15),
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface10_bank_bus_dat_r[15]_i_2_n_0\
    );
\interface10_bank_bus_dat_r[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8080AA80"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface10_bank_bus_dat_r_reg[31]\(16),
      I2 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      I3 => \interface10_bank_bus_dat_r_reg[31]_0\(16),
      I4 => \interface3_bank_bus_dat_r[1]_i_4_n_0\,
      I5 => \interface10_bank_bus_dat_r[16]_i_2_n_0\,
      O => \mgmtsoc_value_status_reg[31]\(16)
    );
\interface10_bank_bus_dat_r[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r_reg[31]_1\(16),
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface10_bank_bus_dat_r[16]_i_2_n_0\
    );
\interface10_bank_bus_dat_r[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8080AA80"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface10_bank_bus_dat_r_reg[31]\(17),
      I2 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      I3 => \interface10_bank_bus_dat_r_reg[31]_0\(17),
      I4 => \interface3_bank_bus_dat_r[1]_i_4_n_0\,
      I5 => \interface10_bank_bus_dat_r[17]_i_2_n_0\,
      O => \mgmtsoc_value_status_reg[31]\(17)
    );
\interface10_bank_bus_dat_r[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r_reg[31]_1\(17),
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface10_bank_bus_dat_r[17]_i_2_n_0\
    );
\interface10_bank_bus_dat_r[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8080AA80"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface10_bank_bus_dat_r_reg[31]\(18),
      I2 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      I3 => \interface10_bank_bus_dat_r_reg[31]_0\(18),
      I4 => \interface3_bank_bus_dat_r[1]_i_4_n_0\,
      I5 => \interface10_bank_bus_dat_r[18]_i_2_n_0\,
      O => \mgmtsoc_value_status_reg[31]\(18)
    );
\interface10_bank_bus_dat_r[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r_reg[31]_1\(18),
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface10_bank_bus_dat_r[18]_i_2_n_0\
    );
\interface10_bank_bus_dat_r[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8080AA80"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface10_bank_bus_dat_r_reg[31]\(19),
      I2 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      I3 => \interface10_bank_bus_dat_r_reg[31]_0\(19),
      I4 => \interface3_bank_bus_dat_r[1]_i_4_n_0\,
      I5 => \interface10_bank_bus_dat_r[19]_i_2_n_0\,
      O => \mgmtsoc_value_status_reg[31]\(19)
    );
\interface10_bank_bus_dat_r[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r_reg[31]_1\(19),
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface10_bank_bus_dat_r[19]_i_2_n_0\
    );
\interface10_bank_bus_dat_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8080AA80"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface10_bank_bus_dat_r_reg[31]\(1),
      I2 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      I3 => \interface10_bank_bus_dat_r_reg[31]_0\(1),
      I4 => \interface3_bank_bus_dat_r[1]_i_4_n_0\,
      I5 => \interface10_bank_bus_dat_r[1]_i_2_n_0\,
      O => \mgmtsoc_value_status_reg[31]\(1)
    );
\interface10_bank_bus_dat_r[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r_reg[31]_1\(1),
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface10_bank_bus_dat_r[1]_i_2_n_0\
    );
\interface10_bank_bus_dat_r[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8080AA80"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface10_bank_bus_dat_r_reg[31]\(20),
      I2 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      I3 => \interface10_bank_bus_dat_r_reg[31]_0\(20),
      I4 => \interface3_bank_bus_dat_r[1]_i_4_n_0\,
      I5 => \interface10_bank_bus_dat_r[20]_i_2_n_0\,
      O => \mgmtsoc_value_status_reg[31]\(20)
    );
\interface10_bank_bus_dat_r[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r_reg[31]_1\(20),
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface10_bank_bus_dat_r[20]_i_2_n_0\
    );
\interface10_bank_bus_dat_r[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8080AA80"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface10_bank_bus_dat_r_reg[31]\(21),
      I2 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      I3 => \interface10_bank_bus_dat_r_reg[31]_0\(21),
      I4 => \interface3_bank_bus_dat_r[1]_i_4_n_0\,
      I5 => \interface10_bank_bus_dat_r[21]_i_2_n_0\,
      O => \mgmtsoc_value_status_reg[31]\(21)
    );
\interface10_bank_bus_dat_r[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r_reg[31]_1\(21),
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface10_bank_bus_dat_r[21]_i_2_n_0\
    );
\interface10_bank_bus_dat_r[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8080AA80"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface10_bank_bus_dat_r_reg[31]\(22),
      I2 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      I3 => \interface10_bank_bus_dat_r_reg[31]_0\(22),
      I4 => \interface3_bank_bus_dat_r[1]_i_4_n_0\,
      I5 => \interface10_bank_bus_dat_r[22]_i_2_n_0\,
      O => \mgmtsoc_value_status_reg[31]\(22)
    );
\interface10_bank_bus_dat_r[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r_reg[31]_1\(22),
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface10_bank_bus_dat_r[22]_i_2_n_0\
    );
\interface10_bank_bus_dat_r[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8080AA80"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface10_bank_bus_dat_r_reg[31]\(23),
      I2 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      I3 => \interface10_bank_bus_dat_r_reg[31]_0\(23),
      I4 => \interface3_bank_bus_dat_r[1]_i_4_n_0\,
      I5 => \interface10_bank_bus_dat_r[23]_i_2_n_0\,
      O => \mgmtsoc_value_status_reg[31]\(23)
    );
\interface10_bank_bus_dat_r[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r_reg[31]_1\(23),
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface10_bank_bus_dat_r[23]_i_2_n_0\
    );
\interface10_bank_bus_dat_r[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface10_bank_bus_dat_r[24]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r[1]_i_4_n_0\,
      I3 => \interface10_bank_bus_dat_r_reg[31]_0\(24),
      O => \mgmtsoc_value_status_reg[31]\(24)
    );
\interface10_bank_bus_dat_r[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03080008"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r_reg[31]\(24),
      I1 => \^_zz_ibuswishbone_adr_reg[2]\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \la_ien_storage[31]_i_2_n_0\,
      I4 => \interface10_bank_bus_dat_r_reg[31]_1\(24),
      O => \interface10_bank_bus_dat_r[24]_i_2_n_0\
    );
\interface10_bank_bus_dat_r[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8080AA80"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface10_bank_bus_dat_r_reg[31]\(25),
      I2 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      I3 => \interface10_bank_bus_dat_r_reg[31]_0\(25),
      I4 => \interface3_bank_bus_dat_r[1]_i_4_n_0\,
      I5 => \interface10_bank_bus_dat_r[25]_i_2_n_0\,
      O => \mgmtsoc_value_status_reg[31]\(25)
    );
\interface10_bank_bus_dat_r[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r_reg[31]_1\(25),
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface10_bank_bus_dat_r[25]_i_2_n_0\
    );
\interface10_bank_bus_dat_r[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8080AA80"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface10_bank_bus_dat_r_reg[31]\(26),
      I2 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      I3 => \interface10_bank_bus_dat_r_reg[31]_0\(26),
      I4 => \interface3_bank_bus_dat_r[1]_i_4_n_0\,
      I5 => \interface10_bank_bus_dat_r[26]_i_2_n_0\,
      O => \mgmtsoc_value_status_reg[31]\(26)
    );
\interface10_bank_bus_dat_r[26]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r_reg[31]_1\(26),
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface10_bank_bus_dat_r[26]_i_2_n_0\
    );
\interface10_bank_bus_dat_r[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8080AA80"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface10_bank_bus_dat_r_reg[31]\(27),
      I2 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      I3 => \interface10_bank_bus_dat_r_reg[31]_0\(27),
      I4 => \interface3_bank_bus_dat_r[1]_i_4_n_0\,
      I5 => \interface10_bank_bus_dat_r[27]_i_2_n_0\,
      O => \mgmtsoc_value_status_reg[31]\(27)
    );
\interface10_bank_bus_dat_r[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r_reg[31]_1\(27),
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface10_bank_bus_dat_r[27]_i_2_n_0\
    );
\interface10_bank_bus_dat_r[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAFFFFEAAA"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r[28]_i_2_n_0\,
      I1 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      I2 => \la_oe_storage[127]_i_2_n_0\,
      I3 => \interface10_bank_bus_dat_r_reg[31]\(28),
      I4 => \interface10_bank_bus_dat_r[28]_i_3_n_0\,
      I5 => \la_ien_storage[31]_i_3_n_0\,
      O => \mgmtsoc_value_status_reg[31]\(28)
    );
\interface10_bank_bus_dat_r[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r_reg[31]_0\(28),
      I1 => \la_ien_storage[127]_i_4_n_0\,
      O => \interface10_bank_bus_dat_r[28]_i_2_n_0\
    );
\interface10_bank_bus_dat_r[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r_reg[31]_1\(28),
      I1 => \interface3_bank_bus_dat_r_reg[31]\,
      I2 => \la_ien_storage[31]_i_2_n_0\,
      O => \interface10_bank_bus_dat_r[28]_i_3_n_0\
    );
\interface10_bank_bus_dat_r[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAFFFFEAAA"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r[29]_i_2_n_0\,
      I1 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      I2 => \la_oe_storage[127]_i_2_n_0\,
      I3 => \interface10_bank_bus_dat_r_reg[31]\(29),
      I4 => \interface10_bank_bus_dat_r[29]_i_3_n_0\,
      I5 => \la_ien_storage[31]_i_3_n_0\,
      O => \mgmtsoc_value_status_reg[31]\(29)
    );
\interface10_bank_bus_dat_r[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r_reg[31]_0\(29),
      I1 => \la_ien_storage[127]_i_4_n_0\,
      O => \interface10_bank_bus_dat_r[29]_i_2_n_0\
    );
\interface10_bank_bus_dat_r[29]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r_reg[31]_1\(29),
      I1 => \interface3_bank_bus_dat_r_reg[31]\,
      I2 => \la_ien_storage[31]_i_2_n_0\,
      O => \interface10_bank_bus_dat_r[29]_i_3_n_0\
    );
\interface10_bank_bus_dat_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8080AA80"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface10_bank_bus_dat_r_reg[31]\(2),
      I2 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      I3 => \interface10_bank_bus_dat_r_reg[31]_0\(2),
      I4 => \interface3_bank_bus_dat_r[1]_i_4_n_0\,
      I5 => \interface10_bank_bus_dat_r[2]_i_2_n_0\,
      O => \mgmtsoc_value_status_reg[31]\(2)
    );
\interface10_bank_bus_dat_r[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r_reg[31]_1\(2),
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface10_bank_bus_dat_r[2]_i_2_n_0\
    );
\interface10_bank_bus_dat_r[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAFFFFEAAA"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r[30]_i_2_n_0\,
      I1 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      I2 => \la_oe_storage[127]_i_2_n_0\,
      I3 => \interface10_bank_bus_dat_r_reg[31]\(30),
      I4 => \interface10_bank_bus_dat_r[30]_i_3_n_0\,
      I5 => \la_ien_storage[31]_i_3_n_0\,
      O => \mgmtsoc_value_status_reg[31]\(30)
    );
\interface10_bank_bus_dat_r[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r_reg[31]_0\(30),
      I1 => \la_ien_storage[127]_i_4_n_0\,
      O => \interface10_bank_bus_dat_r[30]_i_2_n_0\
    );
\interface10_bank_bus_dat_r[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r_reg[31]_1\(30),
      I1 => \interface3_bank_bus_dat_r_reg[31]\,
      I2 => \la_ien_storage[31]_i_2_n_0\,
      O => \interface10_bank_bus_dat_r[30]_i_3_n_0\
    );
\interface10_bank_bus_dat_r[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_uart_address_reg[13]\,
      O => \mgmtsoc_load_storage[31]_i_2_1\(0)
    );
\interface10_bank_bus_dat_r[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAFFFFEAAA"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r[31]_i_3_n_0\,
      I1 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      I2 => \la_oe_storage[127]_i_2_n_0\,
      I3 => \interface10_bank_bus_dat_r_reg[31]\(31),
      I4 => \interface10_bank_bus_dat_r[31]_i_4_n_0\,
      I5 => \la_ien_storage[31]_i_3_n_0\,
      O => \mgmtsoc_value_status_reg[31]\(31)
    );
\interface10_bank_bus_dat_r[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r_reg[31]_0\(31),
      I1 => \la_ien_storage[127]_i_4_n_0\,
      O => \interface10_bank_bus_dat_r[31]_i_3_n_0\
    );
\interface10_bank_bus_dat_r[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r_reg[31]_1\(31),
      I1 => \interface3_bank_bus_dat_r_reg[31]\,
      I2 => \la_ien_storage[31]_i_2_n_0\,
      O => \interface10_bank_bus_dat_r[31]_i_4_n_0\
    );
\interface10_bank_bus_dat_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8080AA80"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface10_bank_bus_dat_r_reg[31]\(3),
      I2 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      I3 => \interface10_bank_bus_dat_r_reg[31]_0\(3),
      I4 => \interface3_bank_bus_dat_r[1]_i_4_n_0\,
      I5 => \interface10_bank_bus_dat_r[3]_i_2_n_0\,
      O => \mgmtsoc_value_status_reg[31]\(3)
    );
\interface10_bank_bus_dat_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r_reg[31]_1\(3),
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface10_bank_bus_dat_r[3]_i_2_n_0\
    );
\interface10_bank_bus_dat_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8080AA80"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface10_bank_bus_dat_r_reg[31]\(4),
      I2 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      I3 => \interface10_bank_bus_dat_r_reg[31]_0\(4),
      I4 => \interface3_bank_bus_dat_r[1]_i_4_n_0\,
      I5 => \interface10_bank_bus_dat_r[4]_i_2_n_0\,
      O => \mgmtsoc_value_status_reg[31]\(4)
    );
\interface10_bank_bus_dat_r[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r_reg[31]_1\(4),
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface10_bank_bus_dat_r[4]_i_2_n_0\
    );
\interface10_bank_bus_dat_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8080AA80"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface10_bank_bus_dat_r_reg[31]\(5),
      I2 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      I3 => \interface10_bank_bus_dat_r_reg[31]_0\(5),
      I4 => \interface3_bank_bus_dat_r[1]_i_4_n_0\,
      I5 => \interface10_bank_bus_dat_r[5]_i_2_n_0\,
      O => \mgmtsoc_value_status_reg[31]\(5)
    );
\interface10_bank_bus_dat_r[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r_reg[31]_1\(5),
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface10_bank_bus_dat_r[5]_i_2_n_0\
    );
\interface10_bank_bus_dat_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8080AA80"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface10_bank_bus_dat_r_reg[31]\(6),
      I2 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      I3 => \interface10_bank_bus_dat_r_reg[31]_0\(6),
      I4 => \interface3_bank_bus_dat_r[1]_i_4_n_0\,
      I5 => \interface10_bank_bus_dat_r[6]_i_2_n_0\,
      O => \mgmtsoc_value_status_reg[31]\(6)
    );
\interface10_bank_bus_dat_r[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r_reg[31]_1\(6),
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface10_bank_bus_dat_r[6]_i_2_n_0\
    );
\interface10_bank_bus_dat_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8080AA80"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface10_bank_bus_dat_r_reg[31]\(7),
      I2 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      I3 => \interface10_bank_bus_dat_r_reg[31]_0\(7),
      I4 => \interface3_bank_bus_dat_r[1]_i_4_n_0\,
      I5 => \interface10_bank_bus_dat_r[7]_i_2_n_0\,
      O => \mgmtsoc_value_status_reg[31]\(7)
    );
\interface10_bank_bus_dat_r[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r_reg[31]_1\(7),
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface10_bank_bus_dat_r[7]_i_2_n_0\
    );
\interface10_bank_bus_dat_r[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8080AA80"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface10_bank_bus_dat_r_reg[31]\(8),
      I2 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      I3 => \interface10_bank_bus_dat_r_reg[31]_0\(8),
      I4 => \interface3_bank_bus_dat_r[1]_i_4_n_0\,
      I5 => \interface10_bank_bus_dat_r[8]_i_2_n_0\,
      O => \mgmtsoc_value_status_reg[31]\(8)
    );
\interface10_bank_bus_dat_r[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r_reg[31]_1\(8),
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface10_bank_bus_dat_r[8]_i_2_n_0\
    );
\interface10_bank_bus_dat_r[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface10_bank_bus_dat_r[9]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r[1]_i_4_n_0\,
      I3 => \interface10_bank_bus_dat_r_reg[31]_0\(9),
      O => \mgmtsoc_value_status_reg[31]\(9)
    );
\interface10_bank_bus_dat_r[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03080008"
    )
        port map (
      I0 => \interface10_bank_bus_dat_r_reg[31]\(9),
      I1 => \^_zz_ibuswishbone_adr_reg[2]\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \la_ien_storage[31]_i_2_n_0\,
      I4 => \interface10_bank_bus_dat_r_reg[31]_1\(9),
      O => \interface10_bank_bus_dat_r[9]_i_2_n_0\
    );
\interface11_bank_bus_dat_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \interface9_bank_bus_dat_r[0]_i_2_n_0\,
      I1 => \interface11_bank_bus_dat_r[0]_i_2_n_0\,
      I2 => \interface6_bank_bus_dat_r[30]_i_4_n_0\,
      I3 => \interface11_bank_bus_dat_r[0]_i_3_n_0\,
      O => \memdat_3_reg[7]\(0)
    );
\interface11_bank_bus_dat_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0B0BF8F8F808F"
    )
        port map (
      I0 => \interface11_bank_bus_dat_r_reg[0]\,
      I1 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => memdat_3(0),
      I4 => \la_ien_storage[31]_i_2_n_0\,
      I5 => \uart_tx_fifo_produce_reg[0]\,
      O => \interface11_bank_bus_dat_r[0]_i_2_n_0\
    );
\interface11_bank_bus_dat_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AF3030A0AF3F3F"
    )
        port map (
      I0 => \interface11_bank_bus_dat_r_reg[0]_0\,
      I1 => \interface11_bank_bus_dat_r_reg[0]_1\,
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => uart_pending_status_reg(0),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \uart_enable_storage_reg[0]_1\,
      O => \interface11_bank_bus_dat_r[0]_i_3_n_0\
    );
\interface11_bank_bus_dat_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface11_bank_bus_dat_r[1]_i_2_n_0\,
      O => \memdat_3_reg[7]\(1)
    );
\interface11_bank_bus_dat_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF44FF77CF77CF77"
    )
        port map (
      I0 => \interface11_bank_bus_dat_r[1]_i_3_n_0\,
      I1 => \interface6_bank_bus_dat_r[30]_i_4_n_0\,
      I2 => \interface11_bank_bus_dat_r_reg[0]\,
      I3 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I4 => memdat_3(1),
      I5 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      O => \interface11_bank_bus_dat_r[1]_i_2_n_0\
    );
\interface11_bank_bus_dat_r[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => uart_pending_status_reg(1),
      I1 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I2 => \uart_enable_storage_reg[1]_0\,
      O => \interface11_bank_bus_dat_r[1]_i_3_n_0\
    );
\interface11_bank_bus_dat_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => memdat_3(2),
      I1 => \la_ien_storage[127]_i_4_n_0\,
      O => \memdat_3_reg[7]\(2)
    );
\interface11_bank_bus_dat_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => memdat_3(3),
      I1 => \la_ien_storage[127]_i_4_n_0\,
      O => \memdat_3_reg[7]\(3)
    );
\interface11_bank_bus_dat_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => memdat_3(4),
      I1 => \la_ien_storage[127]_i_4_n_0\,
      O => \memdat_3_reg[7]\(4)
    );
\interface11_bank_bus_dat_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => memdat_3(5),
      I1 => \la_ien_storage[127]_i_4_n_0\,
      O => \memdat_3_reg[7]\(5)
    );
\interface11_bank_bus_dat_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => memdat_3(6),
      I1 => \la_ien_storage[127]_i_4_n_0\,
      O => \memdat_3_reg[7]\(6)
    );
\interface11_bank_bus_dat_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF7FFFF"
    )
        port map (
      I0 => mprj_adr_o_core(12),
      I1 => mprj_adr_o_core(11),
      I2 => \^dbg_uart_address_reg[11]\,
      I3 => \^state_reg\,
      I4 => mprj_adr_o_core(14),
      I5 => mprj_adr_o_core(15),
      O => \^dbus_cmd_rdata_address_reg[12]_0\
    );
\interface11_bank_bus_dat_r[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => memdat_3(7),
      I1 => \la_ien_storage[127]_i_4_n_0\,
      O => \memdat_3_reg[7]\(7)
    );
\interface12_bank_bus_dat_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \la_ien_storage[127]_i_4_n_0\,
      I1 => uart_enabled_storage,
      I2 => \^dbg_uart_address_reg[13]_2\,
      O => uart_enabled_storage_reg
    );
\interface13_bank_bus_dat_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \interface13_bank_bus_dat_r[0]_i_2_n_0\,
      I1 => \la_oe_storage[127]_i_2_n_0\,
      I2 => \^dbg_uart_address_reg[13]_3\,
      O => gpioin0_enable_storage_reg
    );
\interface13_bank_bus_dat_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D111D1D1D111111"
    )
        port map (
      I0 => \interface13_bank_bus_dat_r[0]_i_3_n_0\,
      I1 => \^_zz_ibuswishbone_adr_reg[2]\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => gpioin0_enable_storage,
      I4 => \la_ien_storage[31]_i_2_n_0\,
      I5 => gpioin0_gpioin0_pending,
      O => \interface13_bank_bus_dat_r[0]_i_2_n_0\
    );
\interface13_bank_bus_dat_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505FC030505FAF5F"
    )
        port map (
      I0 => \interface13_bank_bus_dat_r[0]_i_2_0\,
      I1 => gpioin0_gpioin0_in_pads_n_d,
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => multiregimpl131_regs1,
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface13_bank_bus_dat_r[0]_i_2_1\,
      O => \interface13_bank_bus_dat_r[0]_i_3_n_0\
    );
\interface14_bank_bus_dat_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \interface14_bank_bus_dat_r[0]_i_2_n_0\,
      I1 => \interface14_bank_bus_dat_r[0]_i_3_n_0\,
      I2 => \la_oe_storage[127]_i_2_n_0\,
      I3 => \^dbg_uart_address_reg[13]_4\,
      O => gpioin1_enable_storage_reg
    );
\interface14_bank_bus_dat_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => gpioin1_enable_storage,
      I1 => gpioin1_gpioin1_pending,
      I2 => \la_ien_storage[31]_i_2_n_0\,
      I3 => \interface3_bank_bus_dat_r_reg[31]\,
      I4 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface14_bank_bus_dat_r[0]_i_2_n_0\
    );
\interface14_bank_bus_dat_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000888F888"
    )
        port map (
      I0 => gpioin1_gpioin1_edge_storage,
      I1 => \interface3_bank_bus_dat_r[7]_i_3_n_0\,
      I2 => \la_ien_storage[31]_i_2_n_0\,
      I3 => gpioin1_gpioin1_mode_storage,
      I4 => \interface3_bank_bus_dat_r_reg[31]\,
      I5 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface14_bank_bus_dat_r[0]_i_3_n_0\
    );
\interface15_bank_bus_dat_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \interface15_bank_bus_dat_r[0]_i_2_n_0\,
      I1 => \interface15_bank_bus_dat_r[0]_i_3_n_0\,
      I2 => \la_oe_storage[127]_i_2_n_0\,
      I3 => \^dbg_uart_address_reg[13]_5\,
      O => gpioin2_enable_storage_reg
    );
\interface15_bank_bus_dat_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => gpioin2_enable_storage,
      I1 => gpioin2_gpioin2_pending,
      I2 => \la_ien_storage[31]_i_2_n_0\,
      I3 => \interface3_bank_bus_dat_r_reg[31]\,
      I4 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface15_bank_bus_dat_r[0]_i_2_n_0\
    );
\interface15_bank_bus_dat_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000888F888"
    )
        port map (
      I0 => gpioin2_gpioin2_edge_storage,
      I1 => \interface3_bank_bus_dat_r[7]_i_3_n_0\,
      I2 => \la_ien_storage[31]_i_2_n_0\,
      I3 => gpioin2_gpioin2_mode_storage,
      I4 => \interface3_bank_bus_dat_r_reg[31]\,
      I5 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface15_bank_bus_dat_r[0]_i_3_n_0\
    );
\interface16_bank_bus_dat_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \interface16_bank_bus_dat_r[0]_i_2_n_0\,
      I1 => \la_oe_storage[127]_i_2_n_0\,
      I2 => \^dbus_cmd_rdata_address_reg[12]_3\,
      O => gpioin3_gpioin3_pending_reg
    );
\interface16_bank_bus_dat_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1D11111D1111"
    )
        port map (
      I0 => \interface16_bank_bus_dat_r[0]_i_3_n_0\,
      I1 => \^_zz_ibuswishbone_adr_reg[2]\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \la_ien_storage[31]_i_2_n_0\,
      I4 => gpioin3_gpioin3_pending,
      I5 => gpioin3_enable_storage,
      O => \interface16_bank_bus_dat_r[0]_i_2_n_0\
    );
\interface16_bank_bus_dat_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505FC030505FAF5F"
    )
        port map (
      I0 => \interface16_bank_bus_dat_r[0]_i_2_0\,
      I1 => gpioin3_gpioin3_in_pads_n_d,
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => multiregimpl134_regs1,
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface16_bank_bus_dat_r[0]_i_2_1\,
      O => \interface16_bank_bus_dat_r[0]_i_3_n_0\
    );
\interface17_bank_bus_dat_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \interface17_bank_bus_dat_r[0]_i_2_n_0\,
      I1 => \la_oe_storage[127]_i_2_n_0\,
      I2 => \^dbus_cmd_rdata_address_reg[11]_0\,
      O => gpioin4_enable_storage_reg
    );
\interface17_bank_bus_dat_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D111D1D1D111111"
    )
        port map (
      I0 => \interface17_bank_bus_dat_r[0]_i_3_n_0\,
      I1 => \^_zz_ibuswishbone_adr_reg[2]\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => gpioin4_enable_storage,
      I4 => \la_ien_storage[31]_i_2_n_0\,
      I5 => gpioin4_gpioin4_pending,
      O => \interface17_bank_bus_dat_r[0]_i_2_n_0\
    );
\interface17_bank_bus_dat_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505FC030505FAF5F"
    )
        port map (
      I0 => \interface17_bank_bus_dat_r[0]_i_2_0\,
      I1 => gpioin4_gpioin4_in_pads_n_d,
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => multiregimpl135_regs1,
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface17_bank_bus_dat_r[0]_i_2_1\,
      O => \interface17_bank_bus_dat_r[0]_i_3_n_0\
    );
\interface18_bank_bus_dat_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \interface18_bank_bus_dat_r[0]_i_2_n_0\,
      I1 => \la_oe_storage[127]_i_2_n_0\,
      I2 => \^dbus_cmd_rdata_address_reg[12]_2\,
      O => gpioin5_gpioin5_pending_reg
    );
\interface18_bank_bus_dat_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1D11111D1111"
    )
        port map (
      I0 => \interface18_bank_bus_dat_r[0]_i_3_n_0\,
      I1 => \^_zz_ibuswishbone_adr_reg[2]\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \la_ien_storage[31]_i_2_n_0\,
      I4 => gpioin5_gpioin5_pending,
      I5 => gpioin5_enable_storage,
      O => \interface18_bank_bus_dat_r[0]_i_2_n_0\
    );
\interface18_bank_bus_dat_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505FC030505FAF5F"
    )
        port map (
      I0 => \interface18_bank_bus_dat_r[0]_i_2_0\,
      I1 => gpioin5_gpioin5_in_pads_n_d,
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => multiregimpl136_regs1,
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface18_bank_bus_dat_r[0]_i_2_1\,
      O => \interface18_bank_bus_dat_r[0]_i_3_n_0\
    );
\interface19_bank_bus_dat_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \la_ien_storage[127]_i_4_n_0\,
      I1 => \user_irq_ena_storage[2]_i_2_n_0\,
      I2 => mprj_adr_o_core(12),
      I3 => \^state_reg\,
      I4 => mprj_adr_o_core(11),
      I5 => \interface19_bank_bus_dat_r_reg[0]\,
      O => \user_irq_ena_storage_reg[0]\
    );
\interface19_bank_bus_dat_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \la_ien_storage[127]_i_4_n_0\,
      I1 => \user_irq_ena_storage[2]_i_2_n_0\,
      I2 => mprj_adr_o_core(12),
      I3 => \^state_reg\,
      I4 => mprj_adr_o_core(11),
      I5 => \interface19_bank_bus_dat_r_reg[1]\,
      O => \user_irq_ena_storage_reg[1]\
    );
\interface19_bank_bus_dat_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \la_ien_storage[127]_i_4_n_0\,
      I1 => \user_irq_ena_storage[2]_i_2_n_0\,
      I2 => mprj_adr_o_core(12),
      I3 => \^state_reg\,
      I4 => mprj_adr_o_core(11),
      I5 => \interface19_bank_bus_dat_r_reg[2]\,
      O => \user_irq_ena_storage_reg[2]\
    );
\interface1_bank_bus_dat_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \^dbg_uart_address_reg[11]\,
      I1 => \^dbus_cmd_rdata_address_reg[12]\,
      I2 => \^dbg_uart_address_reg[13]_6\,
      I3 => \interface1_bank_bus_dat_r_reg[0]\,
      I4 => \la_ien_storage[127]_i_4_n_0\,
      O => debug_mode_storage_reg
    );
\interface2_bank_bus_dat_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \^dbg_uart_address_reg[11]\,
      I1 => \^fsm_onehot_grant_reg[1]_2\,
      I2 => \^dbg_uart_address_reg[13]_6\,
      I3 => debug_oeb,
      I4 => \la_ien_storage[127]_i_4_n_0\,
      O => debug_oeb_storage_reg
    );
\interface3_bank_bus_dat_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F111111"
    )
        port map (
      I0 => \interface3_bank_bus_dat_r[0]_i_2_n_0\,
      I1 => \la_ien_storage[31]_i_3_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[0]\,
      I3 => \la_oe_storage[127]_i_2_n_0\,
      I4 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      O => \mgmtsoc_master_rx_fifo_source_payload_data_reg[31]\(0)
    );
\interface3_bank_bus_dat_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface3_bank_bus_dat_r_reg[23]\(0),
      I1 => \interface3_bank_bus_dat_r_reg[31]_0\(0),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface3_bank_bus_dat_r_reg[7]\(0),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => p_0_in33_in,
      O => \interface3_bank_bus_dat_r[0]_i_2_n_0\
    );
\interface3_bank_bus_dat_r[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000088C0"
    )
        port map (
      I0 => \interface3_bank_bus_dat_r_reg[31]_0\(10),
      I1 => \la_oe_storage[127]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[23]\(4),
      I3 => \la_ien_storage[31]_i_2_n_0\,
      I4 => \interface3_bank_bus_dat_r[23]_i_2_n_0\,
      O => \mgmtsoc_master_rx_fifo_source_payload_data_reg[31]\(10)
    );
\interface3_bank_bus_dat_r[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000088C0"
    )
        port map (
      I0 => \interface3_bank_bus_dat_r_reg[31]_0\(11),
      I1 => \la_oe_storage[127]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[23]\(5),
      I3 => \la_ien_storage[31]_i_2_n_0\,
      I4 => \interface3_bank_bus_dat_r[23]_i_2_n_0\,
      O => \mgmtsoc_master_rx_fifo_source_payload_data_reg[31]\(11)
    );
\interface3_bank_bus_dat_r[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000088C0"
    )
        port map (
      I0 => \interface3_bank_bus_dat_r_reg[31]_0\(12),
      I1 => \la_oe_storage[127]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[23]\(6),
      I3 => \la_ien_storage[31]_i_2_n_0\,
      I4 => \interface3_bank_bus_dat_r[23]_i_2_n_0\,
      O => \mgmtsoc_master_rx_fifo_source_payload_data_reg[31]\(12)
    );
\interface3_bank_bus_dat_r[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000088C0"
    )
        port map (
      I0 => \interface3_bank_bus_dat_r_reg[31]_0\(13),
      I1 => \la_oe_storage[127]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[23]\(7),
      I3 => \la_ien_storage[31]_i_2_n_0\,
      I4 => \interface3_bank_bus_dat_r[23]_i_2_n_0\,
      O => \mgmtsoc_master_rx_fifo_source_payload_data_reg[31]\(13)
    );
\interface3_bank_bus_dat_r[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000088C0"
    )
        port map (
      I0 => \interface3_bank_bus_dat_r_reg[31]_0\(14),
      I1 => \la_oe_storage[127]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[23]\(8),
      I3 => \la_ien_storage[31]_i_2_n_0\,
      I4 => \interface3_bank_bus_dat_r[23]_i_2_n_0\,
      O => \mgmtsoc_master_rx_fifo_source_payload_data_reg[31]\(14)
    );
\interface3_bank_bus_dat_r[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000088C0"
    )
        port map (
      I0 => \interface3_bank_bus_dat_r_reg[31]_0\(15),
      I1 => \la_oe_storage[127]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[23]\(9),
      I3 => \la_ien_storage[31]_i_2_n_0\,
      I4 => \interface3_bank_bus_dat_r[23]_i_2_n_0\,
      O => \mgmtsoc_master_rx_fifo_source_payload_data_reg[31]\(15)
    );
\interface3_bank_bus_dat_r[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000088C0"
    )
        port map (
      I0 => \interface3_bank_bus_dat_r_reg[31]_0\(16),
      I1 => \la_oe_storage[127]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[23]\(10),
      I3 => \la_ien_storage[31]_i_2_n_0\,
      I4 => \interface3_bank_bus_dat_r[23]_i_2_n_0\,
      O => \mgmtsoc_master_rx_fifo_source_payload_data_reg[31]\(16)
    );
\interface3_bank_bus_dat_r[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000088C0"
    )
        port map (
      I0 => \interface3_bank_bus_dat_r_reg[31]_0\(17),
      I1 => \la_oe_storage[127]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[23]\(11),
      I3 => \la_ien_storage[31]_i_2_n_0\,
      I4 => \interface3_bank_bus_dat_r[23]_i_2_n_0\,
      O => \mgmtsoc_master_rx_fifo_source_payload_data_reg[31]\(17)
    );
\interface3_bank_bus_dat_r[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000088C0"
    )
        port map (
      I0 => \interface3_bank_bus_dat_r_reg[31]_0\(18),
      I1 => \la_oe_storage[127]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[23]\(12),
      I3 => \la_ien_storage[31]_i_2_n_0\,
      I4 => \interface3_bank_bus_dat_r[23]_i_2_n_0\,
      O => \mgmtsoc_master_rx_fifo_source_payload_data_reg[31]\(18)
    );
\interface3_bank_bus_dat_r[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000088C0"
    )
        port map (
      I0 => \interface3_bank_bus_dat_r_reg[31]_0\(19),
      I1 => \la_oe_storage[127]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[23]\(13),
      I3 => \la_ien_storage[31]_i_2_n_0\,
      I4 => \interface3_bank_bus_dat_r[23]_i_2_n_0\,
      O => \mgmtsoc_master_rx_fifo_source_payload_data_reg[31]\(19)
    );
\interface3_bank_bus_dat_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888AAAAA888A888"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface3_bank_bus_dat_r[1]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      I3 => mgmtsoc_master_status_status(0),
      I4 => \interface3_bank_bus_dat_r[1]_i_4_n_0\,
      I5 => \interface3_bank_bus_dat_r_reg[7]\(1),
      O => \mgmtsoc_master_rx_fifo_source_payload_data_reg[31]\(1)
    );
\interface3_bank_bus_dat_r[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => \interface3_bank_bus_dat_r_reg[31]_0\(1),
      I1 => \interface3_bank_bus_dat_r_reg[23]\(1),
      I2 => \la_ien_storage[31]_i_2_n_0\,
      I3 => o_rx_finish_reg,
      I4 => \interface3_bank_bus_dat_r[7]_i_3_n_0\,
      O => \interface3_bank_bus_dat_r[1]_i_2_n_0\
    );
\interface3_bank_bus_dat_r[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \la_ien_storage[31]_i_2_n_0\,
      I1 => \^_zz_ibuswishbone_adr_reg[2]\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      O => \interface3_bank_bus_dat_r[1]_i_3_n_0\
    );
\interface3_bank_bus_dat_r[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \interface3_bank_bus_dat_r[7]_i_3_n_0\,
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface3_bank_bus_dat_r[1]_i_4_n_0\
    );
\interface3_bank_bus_dat_r[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000088C0"
    )
        port map (
      I0 => \interface3_bank_bus_dat_r_reg[31]_0\(20),
      I1 => \la_oe_storage[127]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[23]\(14),
      I3 => \la_ien_storage[31]_i_2_n_0\,
      I4 => \interface3_bank_bus_dat_r[23]_i_2_n_0\,
      O => \mgmtsoc_master_rx_fifo_source_payload_data_reg[31]\(20)
    );
\interface3_bank_bus_dat_r[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000088C0"
    )
        port map (
      I0 => \interface3_bank_bus_dat_r_reg[31]_0\(21),
      I1 => \la_oe_storage[127]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[23]\(15),
      I3 => \la_ien_storage[31]_i_2_n_0\,
      I4 => \interface3_bank_bus_dat_r[23]_i_2_n_0\,
      O => \mgmtsoc_master_rx_fifo_source_payload_data_reg[31]\(21)
    );
\interface3_bank_bus_dat_r[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000088C0"
    )
        port map (
      I0 => \interface3_bank_bus_dat_r_reg[31]_0\(22),
      I1 => \la_oe_storage[127]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[23]\(16),
      I3 => \la_ien_storage[31]_i_2_n_0\,
      I4 => \interface3_bank_bus_dat_r[23]_i_2_n_0\,
      O => \mgmtsoc_master_rx_fifo_source_payload_data_reg[31]\(22)
    );
\interface3_bank_bus_dat_r[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000088C0"
    )
        port map (
      I0 => \interface3_bank_bus_dat_r_reg[31]_0\(23),
      I1 => \la_oe_storage[127]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[23]\(17),
      I3 => \la_ien_storage[31]_i_2_n_0\,
      I4 => \interface3_bank_bus_dat_r[23]_i_2_n_0\,
      O => \mgmtsoc_master_rx_fifo_source_payload_data_reg[31]\(23)
    );
\interface3_bank_bus_dat_r[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E2FFFFFFFF"
    )
        port map (
      I0 => \_zz_iBusWishbone_ADR_reg[2]_1\,
      I1 => grant_reg(0),
      I2 => \slave_sel_r_reg[6]_0\(4),
      I3 => grant_reg(1),
      I4 => \slave_sel_r_reg[6]\(2),
      I5 => \interface3_bank_bus_dat_r[7]_i_3_n_0\,
      O => \interface3_bank_bus_dat_r[23]_i_2_n_0\
    );
\interface3_bank_bus_dat_r[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \interface3_bank_bus_dat_r_reg[31]_0\(24),
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \la_ien_storage[31]_i_3_n_0\,
      O => \mgmtsoc_master_rx_fifo_source_payload_data_reg[31]\(24)
    );
\interface3_bank_bus_dat_r[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \interface3_bank_bus_dat_r_reg[31]_0\(25),
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \la_ien_storage[31]_i_3_n_0\,
      O => \mgmtsoc_master_rx_fifo_source_payload_data_reg[31]\(25)
    );
\interface3_bank_bus_dat_r[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \interface3_bank_bus_dat_r_reg[31]_0\(26),
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \la_ien_storage[31]_i_3_n_0\,
      O => \mgmtsoc_master_rx_fifo_source_payload_data_reg[31]\(26)
    );
\interface3_bank_bus_dat_r[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \interface3_bank_bus_dat_r_reg[31]_0\(27),
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \la_ien_storage[31]_i_3_n_0\,
      O => \mgmtsoc_master_rx_fifo_source_payload_data_reg[31]\(27)
    );
\interface3_bank_bus_dat_r[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \interface3_bank_bus_dat_r_reg[31]_0\(28),
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \la_ien_storage[31]_i_3_n_0\,
      O => \mgmtsoc_master_rx_fifo_source_payload_data_reg[31]\(28)
    );
\interface3_bank_bus_dat_r[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \interface3_bank_bus_dat_r_reg[31]_0\(29),
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \la_ien_storage[31]_i_3_n_0\,
      O => \mgmtsoc_master_rx_fifo_source_payload_data_reg[31]\(29)
    );
\interface3_bank_bus_dat_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5100111151000000"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]_0\(2),
      I3 => \interface3_bank_bus_dat_r_reg[2]\,
      I4 => \interface3_bank_bus_dat_r[7]_i_3_n_0\,
      I5 => \interface3_bank_bus_dat_r_reg[7]\(2),
      O => \mgmtsoc_master_rx_fifo_source_payload_data_reg[31]\(2)
    );
\interface3_bank_bus_dat_r[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \interface3_bank_bus_dat_r_reg[31]_0\(30),
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \la_ien_storage[31]_i_3_n_0\,
      O => \mgmtsoc_master_rx_fifo_source_payload_data_reg[31]\(30)
    );
\interface3_bank_bus_dat_r[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
        port map (
      I0 => mprj_adr_o_core(14),
      I1 => mprj_adr_o_core(15),
      I2 => mprj_adr_o_core(12),
      I3 => \^state_reg\,
      I4 => mprj_adr_o_core(11),
      I5 => \^dbg_uart_address_reg[11]\,
      O => \^dbg_uart_address_reg[12]\
    );
\interface3_bank_bus_dat_r[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \interface3_bank_bus_dat_r_reg[31]_0\(31),
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \la_ien_storage[31]_i_3_n_0\,
      O => \mgmtsoc_master_rx_fifo_source_payload_data_reg[31]\(31)
    );
\interface3_bank_bus_dat_r[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slave_sel_r_reg[6]\(12),
      I1 => grant_reg(1),
      I2 => \slave_sel_r_reg[6]_0\(14),
      I3 => grant_reg(0),
      I4 => lineLoader_address(14),
      O => mprj_adr_o_core(14)
    );
\interface3_bank_bus_dat_r[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \slave_sel_r_reg[6]_0\(12),
      I1 => grant_reg(0),
      I2 => lineLoader_address(12),
      I3 => \slave_sel_r_reg[6]\(10),
      I4 => grant_reg(1),
      O => mprj_adr_o_core(12)
    );
\interface3_bank_bus_dat_r[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \spi_master_mosi_storage_reg[0]\,
      I1 => \slave_sel_r[6]_i_2_n_0\,
      I2 => \slave_sel_r[0]_i_3_n_0\,
      I3 => \interface3_bank_bus_dat_r[31]_i_7_n_0\,
      I4 => \slave_sel_r[6]_i_7_n_0\,
      I5 => RAM_reg_i_47_n_0,
      O => \^state_reg\
    );
\interface3_bank_bus_dat_r[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slave_sel_r_reg[6]\(11),
      I1 => grant_reg(1),
      I2 => \slave_sel_r_reg[6]_0\(13),
      I3 => grant_reg(0),
      I4 => lineLoader_address(13),
      O => \^dbg_uart_address_reg[11]\
    );
\interface3_bank_bus_dat_r[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => lineLoader_address(21),
      I1 => grant_reg(0),
      I2 => \slave_sel_r_reg[6]_0\(21),
      I3 => grant_reg(1),
      I4 => \slave_sel_r_reg[6]\(19),
      I5 => \^dbg_uart_address_reg[18]\,
      O => \interface3_bank_bus_dat_r[31]_i_7_n_0\
    );
\interface3_bank_bus_dat_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5100111151000000"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]_0\(3),
      I3 => \interface3_bank_bus_dat_r_reg[3]\,
      I4 => \interface3_bank_bus_dat_r[7]_i_3_n_0\,
      I5 => \interface3_bank_bus_dat_r_reg[7]\(3),
      O => \mgmtsoc_master_rx_fifo_source_payload_data_reg[31]\(3)
    );
\interface3_bank_bus_dat_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5100111151000000"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]_0\(4),
      I3 => \interface3_bank_bus_dat_r_reg[4]\,
      I4 => \interface3_bank_bus_dat_r[7]_i_3_n_0\,
      I5 => \interface3_bank_bus_dat_r_reg[7]\(4),
      O => \mgmtsoc_master_rx_fifo_source_payload_data_reg[31]\(4)
    );
\interface3_bank_bus_dat_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5100111151000000"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]_0\(5),
      I3 => \interface3_bank_bus_dat_r_reg[5]\,
      I4 => \interface3_bank_bus_dat_r[7]_i_3_n_0\,
      I5 => \interface3_bank_bus_dat_r_reg[7]\(5),
      O => \mgmtsoc_master_rx_fifo_source_payload_data_reg[31]\(5)
    );
\interface3_bank_bus_dat_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5100111151000000"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]_0\(6),
      I3 => \interface3_bank_bus_dat_r_reg[6]\,
      I4 => \interface3_bank_bus_dat_r[7]_i_3_n_0\,
      I5 => \interface3_bank_bus_dat_r_reg[7]\(6),
      O => \mgmtsoc_master_rx_fifo_source_payload_data_reg[31]\(6)
    );
\interface3_bank_bus_dat_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5100111151000000"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]_0\(7),
      I3 => \interface3_bank_bus_dat_r_reg[7]_0\,
      I4 => \interface3_bank_bus_dat_r[7]_i_3_n_0\,
      I5 => \interface3_bank_bus_dat_r_reg[7]\(7),
      O => \mgmtsoc_master_rx_fifo_source_payload_data_reg[31]\(7)
    );
\interface3_bank_bus_dat_r[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDD888D8"
    )
        port map (
      I0 => grant_reg(1),
      I1 => \slave_sel_r_reg[6]\(1),
      I2 => \_zz_iBusWishbone_ADR_reg[1]\,
      I3 => grant_reg(0),
      I4 => \slave_sel_r_reg[6]_0\(3),
      I5 => \^state_reg\,
      O => \interface3_bank_bus_dat_r[7]_i_3_n_0\
    );
\interface3_bank_bus_dat_r[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000088C0"
    )
        port map (
      I0 => \interface3_bank_bus_dat_r_reg[31]_0\(8),
      I1 => \la_oe_storage[127]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[23]\(2),
      I3 => \la_ien_storage[31]_i_2_n_0\,
      I4 => \interface3_bank_bus_dat_r[23]_i_2_n_0\,
      O => \mgmtsoc_master_rx_fifo_source_payload_data_reg[31]\(8)
    );
\interface3_bank_bus_dat_r[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000088C0"
    )
        port map (
      I0 => \interface3_bank_bus_dat_r_reg[31]_0\(9),
      I1 => \la_oe_storage[127]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[23]\(3),
      I3 => \la_ien_storage[31]_i_2_n_0\,
      I4 => \interface3_bank_bus_dat_r[23]_i_2_n_0\,
      O => \mgmtsoc_master_rx_fifo_source_payload_data_reg[31]\(9)
    );
\interface4_bank_bus_dat_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \la_ien_storage[127]_i_4_n_0\,
      I1 => mprj_adr_o_core(12),
      I2 => mprj_adr_o_core(11),
      I3 => \^state_reg\,
      I4 => \^dbg_uart_address_reg[11]\,
      I5 => \^dbg_uart_address_reg[13]_6\,
      O => \dBus_cmd_rData_address_reg[12]_5\(0)
    );
\interface5_bank_bus_dat_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \interface5_bank_bus_dat_r[0]_i_2_n_0\,
      I1 => \la_oe_storage[127]_i_2_n_0\,
      I2 => \^dbg_uart_address_reg[11]_1\,
      O => multiregimpl2_regs1_reg
    );
\interface5_bank_bus_dat_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1D11111D1111"
    )
        port map (
      I0 => \interface5_bank_bus_dat_r[0]_i_3_n_0\,
      I1 => \^_zz_ibuswishbone_adr_reg[2]\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \la_ien_storage[31]_i_2_n_0\,
      I4 => multiregimpl2_regs1,
      I5 => \interface5_bank_bus_dat_r_reg[0]\,
      O => \interface5_bank_bus_dat_r[0]_i_2_n_0\
    );
\interface5_bank_bus_dat_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => gpio_ien_storage,
      I1 => gpio_oe_storage,
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface5_bank_bus_dat_r[0]_i_2_0\,
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface5_bank_bus_dat_r[0]_i_2_1\,
      O => \interface5_bank_bus_dat_r[0]_i_3_n_0\
    );
\interface6_bank_bus_dat_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2A0A002A2"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[30]_i_2_n_0\,
      I1 => \interface6_bank_bus_dat_r[0]_i_2_n_0\,
      I2 => \interface6_bank_bus_dat_r[30]_i_4_n_0\,
      I3 => \interface6_bank_bus_dat_r[0]_i_3_n_0\,
      I4 => \interface6_bank_bus_dat_r[30]_i_6_n_0\,
      I5 => \interface6_bank_bus_dat_r[0]_i_4_n_0\,
      O => \interface6_bank_bus_dat_r[31]_i_3_0\(0)
    );
\interface6_bank_bus_dat_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_3\(32),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_3\(0),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_3\(96),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_3\(64),
      O => \interface6_bank_bus_dat_r[0]_i_2_n_0\
    );
\interface6_bank_bus_dat_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_2\(32),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_2\(0),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_2\(96),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_2\(64),
      O => \interface6_bank_bus_dat_r[0]_i_3_n_0\
    );
\interface6_bank_bus_dat_r[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_1\(32),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_1\(0),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_1\(96),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_1\(64),
      O => \interface6_bank_bus_dat_r[0]_i_4_n_0\
    );
\interface6_bank_bus_dat_r[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \la_out_storage[63]_i_2_n_0\,
      I1 => \interface6_bank_bus_dat_r[10]_i_2_n_0\,
      O => \interface6_bank_bus_dat_r[31]_i_3_0\(10)
    );
\interface6_bank_bus_dat_r[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD00D0D0DDDDDDDD"
    )
        port map (
      I0 => \la_ien_storage[63]_i_3_n_0\,
      I1 => \interface6_bank_bus_dat_r[10]_i_3_n_0\,
      I2 => \interface6_bank_bus_dat_r[10]_i_4_n_0\,
      I3 => \interface6_bank_bus_dat_r[10]_i_5_n_0\,
      I4 => \^dbg_uart_address_reg[3]_0\,
      I5 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface6_bank_bus_dat_r[10]_i_2_n_0\
    );
\interface6_bank_bus_dat_r[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_3\(42),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_3\(10),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_3\(106),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_3\(74),
      O => \interface6_bank_bus_dat_r[10]_i_3_n_0\
    );
\interface6_bank_bus_dat_r[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_2\(42),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_2\(10),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_2\(106),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_2\(74),
      O => \interface6_bank_bus_dat_r[10]_i_4_n_0\
    );
\interface6_bank_bus_dat_r[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_1\(42),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_1\(10),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_1\(106),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_1\(74),
      O => \interface6_bank_bus_dat_r[10]_i_5_n_0\
    );
\interface6_bank_bus_dat_r[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \la_out_storage[63]_i_2_n_0\,
      I1 => \interface6_bank_bus_dat_r[11]_i_2_n_0\,
      O => \interface6_bank_bus_dat_r[31]_i_3_0\(11)
    );
\interface6_bank_bus_dat_r[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD00D0D0DDDDDDDD"
    )
        port map (
      I0 => \la_ien_storage[63]_i_3_n_0\,
      I1 => \interface6_bank_bus_dat_r[11]_i_3_n_0\,
      I2 => \interface6_bank_bus_dat_r[11]_i_4_n_0\,
      I3 => \interface6_bank_bus_dat_r[11]_i_5_n_0\,
      I4 => \^dbg_uart_address_reg[3]_0\,
      I5 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface6_bank_bus_dat_r[11]_i_2_n_0\
    );
\interface6_bank_bus_dat_r[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_3\(43),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_3\(11),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_3\(107),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_3\(75),
      O => \interface6_bank_bus_dat_r[11]_i_3_n_0\
    );
\interface6_bank_bus_dat_r[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_2\(43),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_2\(11),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_2\(107),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_2\(75),
      O => \interface6_bank_bus_dat_r[11]_i_4_n_0\
    );
\interface6_bank_bus_dat_r[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_1\(43),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_1\(11),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_1\(107),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_1\(75),
      O => \interface6_bank_bus_dat_r[11]_i_5_n_0\
    );
\interface6_bank_bus_dat_r[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \la_out_storage[63]_i_2_n_0\,
      I1 => \interface6_bank_bus_dat_r[12]_i_2_n_0\,
      O => \interface6_bank_bus_dat_r[31]_i_3_0\(12)
    );
\interface6_bank_bus_dat_r[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD00D0D0DDDDDDDD"
    )
        port map (
      I0 => \la_ien_storage[63]_i_3_n_0\,
      I1 => \interface6_bank_bus_dat_r[12]_i_3_n_0\,
      I2 => \interface6_bank_bus_dat_r[12]_i_4_n_0\,
      I3 => \interface6_bank_bus_dat_r[12]_i_5_n_0\,
      I4 => \^dbg_uart_address_reg[3]_0\,
      I5 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface6_bank_bus_dat_r[12]_i_2_n_0\
    );
\interface6_bank_bus_dat_r[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_3\(44),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_3\(12),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_3\(108),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_3\(76),
      O => \interface6_bank_bus_dat_r[12]_i_3_n_0\
    );
\interface6_bank_bus_dat_r[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_2\(44),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_2\(12),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_2\(108),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_2\(76),
      O => \interface6_bank_bus_dat_r[12]_i_4_n_0\
    );
\interface6_bank_bus_dat_r[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_1\(44),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_1\(12),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_1\(108),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_1\(76),
      O => \interface6_bank_bus_dat_r[12]_i_5_n_0\
    );
\interface6_bank_bus_dat_r[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \la_out_storage[63]_i_2_n_0\,
      I1 => \interface6_bank_bus_dat_r[13]_i_2_n_0\,
      O => \interface6_bank_bus_dat_r[31]_i_3_0\(13)
    );
\interface6_bank_bus_dat_r[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD00D0D0DDDDDDDD"
    )
        port map (
      I0 => \la_ien_storage[63]_i_3_n_0\,
      I1 => \interface6_bank_bus_dat_r[13]_i_3_n_0\,
      I2 => \interface6_bank_bus_dat_r[13]_i_4_n_0\,
      I3 => \interface6_bank_bus_dat_r[13]_i_5_n_0\,
      I4 => \^dbg_uart_address_reg[3]_0\,
      I5 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface6_bank_bus_dat_r[13]_i_2_n_0\
    );
\interface6_bank_bus_dat_r[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_3\(45),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_3\(13),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_3\(109),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_3\(77),
      O => \interface6_bank_bus_dat_r[13]_i_3_n_0\
    );
\interface6_bank_bus_dat_r[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_2\(45),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_2\(13),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_2\(109),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_2\(77),
      O => \interface6_bank_bus_dat_r[13]_i_4_n_0\
    );
\interface6_bank_bus_dat_r[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_1\(45),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_1\(13),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_1\(109),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_1\(77),
      O => \interface6_bank_bus_dat_r[13]_i_5_n_0\
    );
\interface6_bank_bus_dat_r[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2A0A002A2"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[30]_i_2_n_0\,
      I1 => \interface6_bank_bus_dat_r[14]_i_2_n_0\,
      I2 => \interface6_bank_bus_dat_r[30]_i_4_n_0\,
      I3 => \interface6_bank_bus_dat_r[14]_i_3_n_0\,
      I4 => \interface6_bank_bus_dat_r[30]_i_6_n_0\,
      I5 => \interface6_bank_bus_dat_r[14]_i_4_n_0\,
      O => \interface6_bank_bus_dat_r[31]_i_3_0\(14)
    );
\interface6_bank_bus_dat_r[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_3\(46),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_3\(14),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_3\(110),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_3\(78),
      O => \interface6_bank_bus_dat_r[14]_i_2_n_0\
    );
\interface6_bank_bus_dat_r[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_2\(46),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_2\(14),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_2\(110),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_2\(78),
      O => \interface6_bank_bus_dat_r[14]_i_3_n_0\
    );
\interface6_bank_bus_dat_r[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_1\(46),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_1\(14),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_1\(110),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_1\(78),
      O => \interface6_bank_bus_dat_r[14]_i_4_n_0\
    );
\interface6_bank_bus_dat_r[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \la_out_storage[63]_i_2_n_0\,
      I1 => \interface6_bank_bus_dat_r[15]_i_2_n_0\,
      O => \interface6_bank_bus_dat_r[31]_i_3_0\(15)
    );
\interface6_bank_bus_dat_r[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD00D0D0DDDDDDDD"
    )
        port map (
      I0 => \la_ien_storage[63]_i_3_n_0\,
      I1 => \interface6_bank_bus_dat_r[15]_i_3_n_0\,
      I2 => \interface6_bank_bus_dat_r[15]_i_4_n_0\,
      I3 => \interface6_bank_bus_dat_r[15]_i_5_n_0\,
      I4 => \^dbg_uart_address_reg[3]_0\,
      I5 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface6_bank_bus_dat_r[15]_i_2_n_0\
    );
\interface6_bank_bus_dat_r[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_3\(47),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_3\(15),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_3\(111),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_3\(79),
      O => \interface6_bank_bus_dat_r[15]_i_3_n_0\
    );
\interface6_bank_bus_dat_r[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_2\(47),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_2\(15),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_2\(111),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_2\(79),
      O => \interface6_bank_bus_dat_r[15]_i_4_n_0\
    );
\interface6_bank_bus_dat_r[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_1\(47),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_1\(15),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_1\(111),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_1\(79),
      O => \interface6_bank_bus_dat_r[15]_i_5_n_0\
    );
\interface6_bank_bus_dat_r[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2A0A002A2"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[30]_i_2_n_0\,
      I1 => \interface6_bank_bus_dat_r[16]_i_2_n_0\,
      I2 => \interface6_bank_bus_dat_r[30]_i_4_n_0\,
      I3 => \interface6_bank_bus_dat_r[16]_i_3_n_0\,
      I4 => \interface6_bank_bus_dat_r[30]_i_6_n_0\,
      I5 => \interface6_bank_bus_dat_r[16]_i_4_n_0\,
      O => \interface6_bank_bus_dat_r[31]_i_3_0\(16)
    );
\interface6_bank_bus_dat_r[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_3\(48),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_3\(16),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_3\(112),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_3\(80),
      O => \interface6_bank_bus_dat_r[16]_i_2_n_0\
    );
\interface6_bank_bus_dat_r[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_2\(48),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_2\(16),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_2\(112),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_2\(80),
      O => \interface6_bank_bus_dat_r[16]_i_3_n_0\
    );
\interface6_bank_bus_dat_r[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_1\(48),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_1\(16),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_1\(112),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_1\(80),
      O => \interface6_bank_bus_dat_r[16]_i_4_n_0\
    );
\interface6_bank_bus_dat_r[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \la_out_storage[63]_i_2_n_0\,
      I1 => \interface6_bank_bus_dat_r[17]_i_2_n_0\,
      O => \interface6_bank_bus_dat_r[31]_i_3_0\(17)
    );
\interface6_bank_bus_dat_r[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD00D0D0DDDDDDDD"
    )
        port map (
      I0 => \la_ien_storage[63]_i_3_n_0\,
      I1 => \interface6_bank_bus_dat_r[17]_i_3_n_0\,
      I2 => \interface6_bank_bus_dat_r[17]_i_4_n_0\,
      I3 => \interface6_bank_bus_dat_r[17]_i_5_n_0\,
      I4 => \^dbg_uart_address_reg[3]_0\,
      I5 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface6_bank_bus_dat_r[17]_i_2_n_0\
    );
\interface6_bank_bus_dat_r[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_3\(49),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_3\(17),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_3\(113),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_3\(81),
      O => \interface6_bank_bus_dat_r[17]_i_3_n_0\
    );
\interface6_bank_bus_dat_r[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_2\(49),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_2\(17),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_2\(113),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_2\(81),
      O => \interface6_bank_bus_dat_r[17]_i_4_n_0\
    );
\interface6_bank_bus_dat_r[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_1\(49),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_1\(17),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_1\(113),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_1\(81),
      O => \interface6_bank_bus_dat_r[17]_i_5_n_0\
    );
\interface6_bank_bus_dat_r[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \la_out_storage[63]_i_2_n_0\,
      I1 => \interface6_bank_bus_dat_r[18]_i_2_n_0\,
      O => \interface6_bank_bus_dat_r[31]_i_3_0\(18)
    );
\interface6_bank_bus_dat_r[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD00D0D0DDDDDDDD"
    )
        port map (
      I0 => \la_ien_storage[63]_i_3_n_0\,
      I1 => \interface6_bank_bus_dat_r[18]_i_3_n_0\,
      I2 => \interface6_bank_bus_dat_r[18]_i_4_n_0\,
      I3 => \interface6_bank_bus_dat_r[18]_i_5_n_0\,
      I4 => \^dbg_uart_address_reg[3]_0\,
      I5 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface6_bank_bus_dat_r[18]_i_2_n_0\
    );
\interface6_bank_bus_dat_r[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_3\(50),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_3\(18),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_3\(114),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_3\(82),
      O => \interface6_bank_bus_dat_r[18]_i_3_n_0\
    );
\interface6_bank_bus_dat_r[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_2\(50),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_2\(18),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_2\(114),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_2\(82),
      O => \interface6_bank_bus_dat_r[18]_i_4_n_0\
    );
\interface6_bank_bus_dat_r[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_1\(50),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_1\(18),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_1\(114),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_1\(82),
      O => \interface6_bank_bus_dat_r[18]_i_5_n_0\
    );
\interface6_bank_bus_dat_r[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2A0A002A2"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[30]_i_2_n_0\,
      I1 => \interface6_bank_bus_dat_r[19]_i_2_n_0\,
      I2 => \interface6_bank_bus_dat_r[30]_i_4_n_0\,
      I3 => \interface6_bank_bus_dat_r[19]_i_3_n_0\,
      I4 => \interface6_bank_bus_dat_r[30]_i_6_n_0\,
      I5 => \interface6_bank_bus_dat_r[19]_i_4_n_0\,
      O => \interface6_bank_bus_dat_r[31]_i_3_0\(19)
    );
\interface6_bank_bus_dat_r[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_3\(51),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_3\(19),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_3\(115),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_3\(83),
      O => \interface6_bank_bus_dat_r[19]_i_2_n_0\
    );
\interface6_bank_bus_dat_r[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_2\(51),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_2\(19),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_2\(115),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_2\(83),
      O => \interface6_bank_bus_dat_r[19]_i_3_n_0\
    );
\interface6_bank_bus_dat_r[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_1\(51),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_1\(19),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_1\(115),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_1\(83),
      O => \interface6_bank_bus_dat_r[19]_i_4_n_0\
    );
\interface6_bank_bus_dat_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2A0A002A2"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[30]_i_2_n_0\,
      I1 => \interface6_bank_bus_dat_r[1]_i_2_n_0\,
      I2 => \interface6_bank_bus_dat_r[30]_i_4_n_0\,
      I3 => \interface6_bank_bus_dat_r[1]_i_3_n_0\,
      I4 => \interface6_bank_bus_dat_r[30]_i_6_n_0\,
      I5 => \interface6_bank_bus_dat_r[1]_i_4_n_0\,
      O => \interface6_bank_bus_dat_r[31]_i_3_0\(1)
    );
\interface6_bank_bus_dat_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_3\(33),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_3\(1),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_3\(97),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_3\(65),
      O => \interface6_bank_bus_dat_r[1]_i_2_n_0\
    );
\interface6_bank_bus_dat_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_2\(33),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_2\(1),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_2\(97),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_2\(65),
      O => \interface6_bank_bus_dat_r[1]_i_3_n_0\
    );
\interface6_bank_bus_dat_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_1\(33),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_1\(1),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_1\(97),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_1\(65),
      O => \interface6_bank_bus_dat_r[1]_i_4_n_0\
    );
\interface6_bank_bus_dat_r[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \la_out_storage[63]_i_2_n_0\,
      I1 => \interface6_bank_bus_dat_r[20]_i_2_n_0\,
      O => \interface6_bank_bus_dat_r[31]_i_3_0\(20)
    );
\interface6_bank_bus_dat_r[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD00D0D0DDDDDDDD"
    )
        port map (
      I0 => \la_ien_storage[63]_i_3_n_0\,
      I1 => \interface6_bank_bus_dat_r[20]_i_3_n_0\,
      I2 => \interface6_bank_bus_dat_r[20]_i_4_n_0\,
      I3 => \interface6_bank_bus_dat_r[20]_i_5_n_0\,
      I4 => \^dbg_uart_address_reg[3]_0\,
      I5 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface6_bank_bus_dat_r[20]_i_2_n_0\
    );
\interface6_bank_bus_dat_r[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_3\(52),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_3\(20),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_3\(116),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_3\(84),
      O => \interface6_bank_bus_dat_r[20]_i_3_n_0\
    );
\interface6_bank_bus_dat_r[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_2\(52),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_2\(20),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_2\(116),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_2\(84),
      O => \interface6_bank_bus_dat_r[20]_i_4_n_0\
    );
\interface6_bank_bus_dat_r[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_1\(52),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_1\(20),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_1\(116),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_1\(84),
      O => \interface6_bank_bus_dat_r[20]_i_5_n_0\
    );
\interface6_bank_bus_dat_r[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \la_out_storage[63]_i_2_n_0\,
      I1 => \interface6_bank_bus_dat_r[21]_i_2_n_0\,
      O => \interface6_bank_bus_dat_r[31]_i_3_0\(21)
    );
\interface6_bank_bus_dat_r[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD00D0D0DDDDDDDD"
    )
        port map (
      I0 => \la_ien_storage[63]_i_3_n_0\,
      I1 => \interface6_bank_bus_dat_r[21]_i_3_n_0\,
      I2 => \interface6_bank_bus_dat_r[21]_i_4_n_0\,
      I3 => \interface6_bank_bus_dat_r[21]_i_5_n_0\,
      I4 => \^dbg_uart_address_reg[3]_0\,
      I5 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface6_bank_bus_dat_r[21]_i_2_n_0\
    );
\interface6_bank_bus_dat_r[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_3\(53),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_3\(21),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_3\(117),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_3\(85),
      O => \interface6_bank_bus_dat_r[21]_i_3_n_0\
    );
\interface6_bank_bus_dat_r[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_2\(53),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_2\(21),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_2\(117),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_2\(85),
      O => \interface6_bank_bus_dat_r[21]_i_4_n_0\
    );
\interface6_bank_bus_dat_r[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_1\(53),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_1\(21),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_1\(117),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_1\(85),
      O => \interface6_bank_bus_dat_r[21]_i_5_n_0\
    );
\interface6_bank_bus_dat_r[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2A0A002A2"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[30]_i_2_n_0\,
      I1 => \interface6_bank_bus_dat_r[22]_i_2_n_0\,
      I2 => \interface6_bank_bus_dat_r[30]_i_4_n_0\,
      I3 => \interface6_bank_bus_dat_r[22]_i_3_n_0\,
      I4 => \interface6_bank_bus_dat_r[30]_i_6_n_0\,
      I5 => \interface6_bank_bus_dat_r[22]_i_4_n_0\,
      O => \interface6_bank_bus_dat_r[31]_i_3_0\(22)
    );
\interface6_bank_bus_dat_r[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_3\(54),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_3\(22),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_3\(118),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_3\(86),
      O => \interface6_bank_bus_dat_r[22]_i_2_n_0\
    );
\interface6_bank_bus_dat_r[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_2\(54),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_2\(22),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_2\(118),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_2\(86),
      O => \interface6_bank_bus_dat_r[22]_i_3_n_0\
    );
\interface6_bank_bus_dat_r[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_1\(54),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_1\(22),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_1\(118),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_1\(86),
      O => \interface6_bank_bus_dat_r[22]_i_4_n_0\
    );
\interface6_bank_bus_dat_r[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2A0A002A2"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[30]_i_2_n_0\,
      I1 => \interface6_bank_bus_dat_r[23]_i_2_n_0\,
      I2 => \interface6_bank_bus_dat_r[30]_i_4_n_0\,
      I3 => \interface6_bank_bus_dat_r[23]_i_3_n_0\,
      I4 => \interface6_bank_bus_dat_r[30]_i_6_n_0\,
      I5 => \interface6_bank_bus_dat_r[23]_i_4_n_0\,
      O => \interface6_bank_bus_dat_r[31]_i_3_0\(23)
    );
\interface6_bank_bus_dat_r[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_3\(55),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_3\(23),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_3\(119),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_3\(87),
      O => \interface6_bank_bus_dat_r[23]_i_2_n_0\
    );
\interface6_bank_bus_dat_r[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_2\(55),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_2\(23),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_2\(119),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_2\(87),
      O => \interface6_bank_bus_dat_r[23]_i_3_n_0\
    );
\interface6_bank_bus_dat_r[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_1\(55),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_1\(23),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_1\(119),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_1\(87),
      O => \interface6_bank_bus_dat_r[23]_i_4_n_0\
    );
\interface6_bank_bus_dat_r[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2A0A002A2"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[30]_i_2_n_0\,
      I1 => \interface6_bank_bus_dat_r[24]_i_2_n_0\,
      I2 => \interface6_bank_bus_dat_r[30]_i_4_n_0\,
      I3 => \interface6_bank_bus_dat_r[24]_i_3_n_0\,
      I4 => \interface6_bank_bus_dat_r[30]_i_6_n_0\,
      I5 => \interface6_bank_bus_dat_r[24]_i_4_n_0\,
      O => \interface6_bank_bus_dat_r[31]_i_3_0\(24)
    );
\interface6_bank_bus_dat_r[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_3\(56),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_3\(24),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_3\(120),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_3\(88),
      O => \interface6_bank_bus_dat_r[24]_i_2_n_0\
    );
\interface6_bank_bus_dat_r[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_2\(56),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_2\(24),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_2\(120),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_2\(88),
      O => \interface6_bank_bus_dat_r[24]_i_3_n_0\
    );
\interface6_bank_bus_dat_r[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_1\(56),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_1\(24),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_1\(120),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_1\(88),
      O => \interface6_bank_bus_dat_r[24]_i_4_n_0\
    );
\interface6_bank_bus_dat_r[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2A0A002A2"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[30]_i_2_n_0\,
      I1 => \interface6_bank_bus_dat_r[25]_i_2_n_0\,
      I2 => \interface6_bank_bus_dat_r[30]_i_4_n_0\,
      I3 => \interface6_bank_bus_dat_r[25]_i_3_n_0\,
      I4 => \interface6_bank_bus_dat_r[30]_i_6_n_0\,
      I5 => \interface6_bank_bus_dat_r[25]_i_4_n_0\,
      O => \interface6_bank_bus_dat_r[31]_i_3_0\(25)
    );
\interface6_bank_bus_dat_r[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_3\(57),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_3\(25),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_3\(121),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_3\(89),
      O => \interface6_bank_bus_dat_r[25]_i_2_n_0\
    );
\interface6_bank_bus_dat_r[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_2\(57),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_2\(25),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_2\(121),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_2\(89),
      O => \interface6_bank_bus_dat_r[25]_i_3_n_0\
    );
\interface6_bank_bus_dat_r[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_1\(57),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_1\(25),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_1\(121),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_1\(89),
      O => \interface6_bank_bus_dat_r[25]_i_4_n_0\
    );
\interface6_bank_bus_dat_r[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \la_out_storage[63]_i_2_n_0\,
      I1 => \interface6_bank_bus_dat_r[26]_i_2_n_0\,
      O => \interface6_bank_bus_dat_r[31]_i_3_0\(26)
    );
\interface6_bank_bus_dat_r[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD00D0D0DDDDDDDD"
    )
        port map (
      I0 => \la_ien_storage[63]_i_3_n_0\,
      I1 => \interface6_bank_bus_dat_r[26]_i_3_n_0\,
      I2 => \interface6_bank_bus_dat_r[26]_i_4_n_0\,
      I3 => \interface6_bank_bus_dat_r[26]_i_5_n_0\,
      I4 => \^dbg_uart_address_reg[3]_0\,
      I5 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface6_bank_bus_dat_r[26]_i_2_n_0\
    );
\interface6_bank_bus_dat_r[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_3\(58),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_3\(26),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_3\(122),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_3\(90),
      O => \interface6_bank_bus_dat_r[26]_i_3_n_0\
    );
\interface6_bank_bus_dat_r[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_2\(58),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_2\(26),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_2\(122),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_2\(90),
      O => \interface6_bank_bus_dat_r[26]_i_4_n_0\
    );
\interface6_bank_bus_dat_r[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_1\(58),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_1\(26),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_1\(122),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_1\(90),
      O => \interface6_bank_bus_dat_r[26]_i_5_n_0\
    );
\interface6_bank_bus_dat_r[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2A0A002A2"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[30]_i_2_n_0\,
      I1 => \interface6_bank_bus_dat_r[27]_i_2_n_0\,
      I2 => \interface6_bank_bus_dat_r[30]_i_4_n_0\,
      I3 => \interface6_bank_bus_dat_r[27]_i_3_n_0\,
      I4 => \interface6_bank_bus_dat_r[30]_i_6_n_0\,
      I5 => \interface6_bank_bus_dat_r[27]_i_4_n_0\,
      O => \interface6_bank_bus_dat_r[31]_i_3_0\(27)
    );
\interface6_bank_bus_dat_r[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_3\(59),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_3\(27),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_3\(123),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_3\(91),
      O => \interface6_bank_bus_dat_r[27]_i_2_n_0\
    );
\interface6_bank_bus_dat_r[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_2\(59),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_2\(27),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_2\(123),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_2\(91),
      O => \interface6_bank_bus_dat_r[27]_i_3_n_0\
    );
\interface6_bank_bus_dat_r[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_1\(59),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_1\(27),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_1\(123),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_1\(91),
      O => \interface6_bank_bus_dat_r[27]_i_4_n_0\
    );
\interface6_bank_bus_dat_r[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \la_out_storage[63]_i_2_n_0\,
      I1 => \interface6_bank_bus_dat_r[28]_i_2_n_0\,
      O => \interface6_bank_bus_dat_r[31]_i_3_0\(28)
    );
\interface6_bank_bus_dat_r[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD00D0D0DDDDDDDD"
    )
        port map (
      I0 => \la_ien_storage[63]_i_3_n_0\,
      I1 => \interface6_bank_bus_dat_r[28]_i_3_n_0\,
      I2 => \interface6_bank_bus_dat_r[28]_i_4_n_0\,
      I3 => \interface6_bank_bus_dat_r[28]_i_5_n_0\,
      I4 => \^dbg_uart_address_reg[3]_0\,
      I5 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface6_bank_bus_dat_r[28]_i_2_n_0\
    );
\interface6_bank_bus_dat_r[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_3\(60),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_3\(28),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_3\(124),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_3\(92),
      O => \interface6_bank_bus_dat_r[28]_i_3_n_0\
    );
\interface6_bank_bus_dat_r[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_2\(60),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_2\(28),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_2\(124),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_2\(92),
      O => \interface6_bank_bus_dat_r[28]_i_4_n_0\
    );
\interface6_bank_bus_dat_r[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_1\(60),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_1\(28),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_1\(124),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_1\(92),
      O => \interface6_bank_bus_dat_r[28]_i_5_n_0\
    );
\interface6_bank_bus_dat_r[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \la_out_storage[63]_i_2_n_0\,
      I1 => \interface6_bank_bus_dat_r[29]_i_2_n_0\,
      O => \interface6_bank_bus_dat_r[31]_i_3_0\(29)
    );
\interface6_bank_bus_dat_r[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD00D0D0DDDDDDDD"
    )
        port map (
      I0 => \la_ien_storage[63]_i_3_n_0\,
      I1 => \interface6_bank_bus_dat_r[29]_i_3_n_0\,
      I2 => \interface6_bank_bus_dat_r[29]_i_4_n_0\,
      I3 => \interface6_bank_bus_dat_r[29]_i_5_n_0\,
      I4 => \^dbg_uart_address_reg[3]_0\,
      I5 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface6_bank_bus_dat_r[29]_i_2_n_0\
    );
\interface6_bank_bus_dat_r[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_3\(61),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_3\(29),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_3\(125),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_3\(93),
      O => \interface6_bank_bus_dat_r[29]_i_3_n_0\
    );
\interface6_bank_bus_dat_r[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_2\(61),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_2\(29),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_2\(125),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_2\(93),
      O => \interface6_bank_bus_dat_r[29]_i_4_n_0\
    );
\interface6_bank_bus_dat_r[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_1\(61),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_1\(29),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_1\(125),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_1\(93),
      O => \interface6_bank_bus_dat_r[29]_i_5_n_0\
    );
\interface6_bank_bus_dat_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \la_out_storage[63]_i_2_n_0\,
      I1 => \interface6_bank_bus_dat_r[2]_i_2_n_0\,
      O => \interface6_bank_bus_dat_r[31]_i_3_0\(2)
    );
\interface6_bank_bus_dat_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD00D0D0DDDDDDDD"
    )
        port map (
      I0 => \la_ien_storage[63]_i_3_n_0\,
      I1 => \interface6_bank_bus_dat_r[2]_i_3_n_0\,
      I2 => \interface6_bank_bus_dat_r[2]_i_4_n_0\,
      I3 => \interface6_bank_bus_dat_r[2]_i_5_n_0\,
      I4 => \^dbg_uart_address_reg[3]_0\,
      I5 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface6_bank_bus_dat_r[2]_i_2_n_0\
    );
\interface6_bank_bus_dat_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_3\(34),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_3\(2),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_3\(98),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_3\(66),
      O => \interface6_bank_bus_dat_r[2]_i_3_n_0\
    );
\interface6_bank_bus_dat_r[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_2\(34),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_2\(2),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_2\(98),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_2\(66),
      O => \interface6_bank_bus_dat_r[2]_i_4_n_0\
    );
\interface6_bank_bus_dat_r[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_1\(34),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_1\(2),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_1\(98),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_1\(66),
      O => \interface6_bank_bus_dat_r[2]_i_5_n_0\
    );
\interface6_bank_bus_dat_r[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2A0A002A2"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[30]_i_2_n_0\,
      I1 => \interface6_bank_bus_dat_r[30]_i_3_n_0\,
      I2 => \interface6_bank_bus_dat_r[30]_i_4_n_0\,
      I3 => \interface6_bank_bus_dat_r[30]_i_5_n_0\,
      I4 => \interface6_bank_bus_dat_r[30]_i_6_n_0\,
      I5 => \interface6_bank_bus_dat_r[30]_i_7_n_0\,
      O => \interface6_bank_bus_dat_r[31]_i_3_0\(30)
    );
\interface6_bank_bus_dat_r[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FB"
    )
        port map (
      I0 => \^uartwishbonebridge_state_reg[2]\,
      I1 => mprj_adr_o_core(10),
      I2 => \spi_master_mosi_storage_reg[0]\,
      I3 => \interface6_bank_bus_dat_r[30]_i_8_n_0\,
      O => \interface6_bank_bus_dat_r[30]_i_2_n_0\
    );
\interface6_bank_bus_dat_r[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_3\(62),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_3\(30),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_3\(126),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_3\(94),
      O => \interface6_bank_bus_dat_r[30]_i_3_n_0\
    );
\interface6_bank_bus_dat_r[30]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \spi_master_mosi_storage_reg[0]\,
      I1 => o_rx_finish_reg,
      I2 => \^uartwishbonebridge_state_reg[2]\,
      O => \interface6_bank_bus_dat_r[30]_i_4_n_0\
    );
\interface6_bank_bus_dat_r[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_2\(62),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_2\(30),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_2\(126),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_2\(94),
      O => \interface6_bank_bus_dat_r[30]_i_5_n_0\
    );
\interface6_bank_bus_dat_r[30]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \spi_master_mosi_storage_reg[0]\,
      I1 => \^dbg_uart_address_reg[3]_0\,
      I2 => \^uartwishbonebridge_state_reg[2]\,
      O => \interface6_bank_bus_dat_r[30]_i_6_n_0\
    );
\interface6_bank_bus_dat_r[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_1\(62),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_1\(30),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_1\(126),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_1\(94),
      O => \interface6_bank_bus_dat_r[30]_i_7_n_0\
    );
\interface6_bank_bus_dat_r[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F0F00000F0E"
    )
        port map (
      I0 => \^dbg_uart_address_reg[4]\,
      I1 => \^dbg_uart_address_reg[5]\,
      I2 => \spi_master_mosi_storage_reg[0]\,
      I3 => \^dbg_uart_address_reg[7]\,
      I4 => \^uartwishbonebridge_state_reg[2]\,
      I5 => \^dbg_uart_address_reg[6]\,
      O => \interface6_bank_bus_dat_r[30]_i_8_n_0\
    );
\interface6_bank_bus_dat_r[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \^dbg_uart_address_reg[13]_6\,
      I1 => \^dbg_uart_address_reg[11]\,
      I2 => mprj_adr_o_core(11),
      I3 => mprj_adr_o_core(12),
      I4 => \^state_reg\,
      O => \^dbg_uart_address_reg[11]_0\
    );
\interface6_bank_bus_dat_r[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \la_out_storage[63]_i_2_n_0\,
      I1 => \interface6_bank_bus_dat_r[31]_i_3_n_0\,
      O => \interface6_bank_bus_dat_r[31]_i_3_0\(31)
    );
\interface6_bank_bus_dat_r[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF004545CFCFCFCF"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_4_n_0\,
      I1 => \interface6_bank_bus_dat_r[31]_i_5_n_0\,
      I2 => \la_ien_storage[63]_i_3_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_6_n_0\,
      I4 => \^dbg_uart_address_reg[3]_0\,
      I5 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface6_bank_bus_dat_r[31]_i_3_n_0\
    );
\interface6_bank_bus_dat_r[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_2\(63),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_2\(31),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_2\(127),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_2\(95),
      O => \interface6_bank_bus_dat_r[31]_i_4_n_0\
    );
\interface6_bank_bus_dat_r[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_3\(63),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_3\(31),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_3\(127),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_3\(95),
      O => \interface6_bank_bus_dat_r[31]_i_5_n_0\
    );
\interface6_bank_bus_dat_r[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_1\(63),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_1\(31),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_1\(127),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_1\(95),
      O => \interface6_bank_bus_dat_r[31]_i_6_n_0\
    );
\interface6_bank_bus_dat_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \la_out_storage[63]_i_2_n_0\,
      I1 => \interface6_bank_bus_dat_r[3]_i_2_n_0\,
      O => \interface6_bank_bus_dat_r[31]_i_3_0\(3)
    );
\interface6_bank_bus_dat_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD00D0D0DDDDDDDD"
    )
        port map (
      I0 => \la_ien_storage[63]_i_3_n_0\,
      I1 => \interface6_bank_bus_dat_r[3]_i_3_n_0\,
      I2 => \interface6_bank_bus_dat_r[3]_i_4_n_0\,
      I3 => \interface6_bank_bus_dat_r[3]_i_5_n_0\,
      I4 => \^dbg_uart_address_reg[3]_0\,
      I5 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface6_bank_bus_dat_r[3]_i_2_n_0\
    );
\interface6_bank_bus_dat_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_3\(35),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_3\(3),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_3\(99),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_3\(67),
      O => \interface6_bank_bus_dat_r[3]_i_3_n_0\
    );
\interface6_bank_bus_dat_r[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_2\(35),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_2\(3),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_2\(99),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_2\(67),
      O => \interface6_bank_bus_dat_r[3]_i_4_n_0\
    );
\interface6_bank_bus_dat_r[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_1\(35),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_1\(3),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_1\(99),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_1\(67),
      O => \interface6_bank_bus_dat_r[3]_i_5_n_0\
    );
\interface6_bank_bus_dat_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \la_out_storage[63]_i_2_n_0\,
      I1 => \interface6_bank_bus_dat_r[4]_i_2_n_0\,
      O => \interface6_bank_bus_dat_r[31]_i_3_0\(4)
    );
\interface6_bank_bus_dat_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD00D0D0DDDDDDDD"
    )
        port map (
      I0 => \la_ien_storage[63]_i_3_n_0\,
      I1 => \interface6_bank_bus_dat_r[4]_i_3_n_0\,
      I2 => \interface6_bank_bus_dat_r[4]_i_4_n_0\,
      I3 => \interface6_bank_bus_dat_r[4]_i_5_n_0\,
      I4 => \^dbg_uart_address_reg[3]_0\,
      I5 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface6_bank_bus_dat_r[4]_i_2_n_0\
    );
\interface6_bank_bus_dat_r[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_3\(36),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_3\(4),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_3\(100),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_3\(68),
      O => \interface6_bank_bus_dat_r[4]_i_3_n_0\
    );
\interface6_bank_bus_dat_r[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_2\(36),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_2\(4),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_2\(100),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_2\(68),
      O => \interface6_bank_bus_dat_r[4]_i_4_n_0\
    );
\interface6_bank_bus_dat_r[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_1\(36),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_1\(4),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_1\(100),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_1\(68),
      O => \interface6_bank_bus_dat_r[4]_i_5_n_0\
    );
\interface6_bank_bus_dat_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \la_out_storage[63]_i_2_n_0\,
      I1 => \interface6_bank_bus_dat_r[5]_i_2_n_0\,
      O => \interface6_bank_bus_dat_r[31]_i_3_0\(5)
    );
\interface6_bank_bus_dat_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD00D0D0DDDDDDDD"
    )
        port map (
      I0 => \la_ien_storage[63]_i_3_n_0\,
      I1 => \interface6_bank_bus_dat_r[5]_i_3_n_0\,
      I2 => \interface6_bank_bus_dat_r[5]_i_4_n_0\,
      I3 => \interface6_bank_bus_dat_r[5]_i_5_n_0\,
      I4 => \^dbg_uart_address_reg[3]_0\,
      I5 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface6_bank_bus_dat_r[5]_i_2_n_0\
    );
\interface6_bank_bus_dat_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_3\(37),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_3\(5),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_3\(101),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_3\(69),
      O => \interface6_bank_bus_dat_r[5]_i_3_n_0\
    );
\interface6_bank_bus_dat_r[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_2\(37),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_2\(5),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_2\(101),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_2\(69),
      O => \interface6_bank_bus_dat_r[5]_i_4_n_0\
    );
\interface6_bank_bus_dat_r[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_1\(37),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_1\(5),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_1\(101),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_1\(69),
      O => \interface6_bank_bus_dat_r[5]_i_5_n_0\
    );
\interface6_bank_bus_dat_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2A0A002A2"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[30]_i_2_n_0\,
      I1 => \interface6_bank_bus_dat_r[6]_i_2_n_0\,
      I2 => \interface6_bank_bus_dat_r[30]_i_4_n_0\,
      I3 => \interface6_bank_bus_dat_r[6]_i_3_n_0\,
      I4 => \interface6_bank_bus_dat_r[30]_i_6_n_0\,
      I5 => \interface6_bank_bus_dat_r[6]_i_4_n_0\,
      O => \interface6_bank_bus_dat_r[31]_i_3_0\(6)
    );
\interface6_bank_bus_dat_r[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_3\(38),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_3\(6),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_3\(102),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_3\(70),
      O => \interface6_bank_bus_dat_r[6]_i_2_n_0\
    );
\interface6_bank_bus_dat_r[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_2\(38),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_2\(6),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_2\(102),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_2\(70),
      O => \interface6_bank_bus_dat_r[6]_i_3_n_0\
    );
\interface6_bank_bus_dat_r[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_1\(38),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_1\(6),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_1\(102),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_1\(70),
      O => \interface6_bank_bus_dat_r[6]_i_4_n_0\
    );
\interface6_bank_bus_dat_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2A0A002A2"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[30]_i_2_n_0\,
      I1 => \interface6_bank_bus_dat_r[7]_i_2_n_0\,
      I2 => \interface6_bank_bus_dat_r[30]_i_4_n_0\,
      I3 => \interface6_bank_bus_dat_r[7]_i_3_n_0\,
      I4 => \interface6_bank_bus_dat_r[30]_i_6_n_0\,
      I5 => \interface6_bank_bus_dat_r[7]_i_4_n_0\,
      O => \interface6_bank_bus_dat_r[31]_i_3_0\(7)
    );
\interface6_bank_bus_dat_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_3\(39),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_3\(7),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_3\(103),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_3\(71),
      O => \interface6_bank_bus_dat_r[7]_i_2_n_0\
    );
\interface6_bank_bus_dat_r[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_2\(39),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_2\(7),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_2\(103),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_2\(71),
      O => \interface6_bank_bus_dat_r[7]_i_3_n_0\
    );
\interface6_bank_bus_dat_r[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_1\(39),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_1\(7),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_1\(103),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_1\(71),
      O => \interface6_bank_bus_dat_r[7]_i_4_n_0\
    );
\interface6_bank_bus_dat_r[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2A0A002A2"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[30]_i_2_n_0\,
      I1 => \interface6_bank_bus_dat_r[8]_i_2_n_0\,
      I2 => \interface6_bank_bus_dat_r[30]_i_4_n_0\,
      I3 => \interface6_bank_bus_dat_r[8]_i_3_n_0\,
      I4 => \interface6_bank_bus_dat_r[30]_i_6_n_0\,
      I5 => \interface6_bank_bus_dat_r[8]_i_4_n_0\,
      O => \interface6_bank_bus_dat_r[31]_i_3_0\(8)
    );
\interface6_bank_bus_dat_r[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_3\(40),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_3\(8),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_3\(104),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_3\(72),
      O => \interface6_bank_bus_dat_r[8]_i_2_n_0\
    );
\interface6_bank_bus_dat_r[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_2\(40),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_2\(8),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_2\(104),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_2\(72),
      O => \interface6_bank_bus_dat_r[8]_i_3_n_0\
    );
\interface6_bank_bus_dat_r[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_1\(40),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_1\(8),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_1\(104),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_1\(72),
      O => \interface6_bank_bus_dat_r[8]_i_4_n_0\
    );
\interface6_bank_bus_dat_r[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \la_out_storage[63]_i_2_n_0\,
      I1 => \interface6_bank_bus_dat_r[9]_i_2_n_0\,
      O => \interface6_bank_bus_dat_r[31]_i_3_0\(9)
    );
\interface6_bank_bus_dat_r[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD00D0D0DDDDDDDD"
    )
        port map (
      I0 => \la_ien_storage[63]_i_3_n_0\,
      I1 => \interface6_bank_bus_dat_r[9]_i_3_n_0\,
      I2 => \interface6_bank_bus_dat_r[9]_i_4_n_0\,
      I3 => \interface6_bank_bus_dat_r[9]_i_5_n_0\,
      I4 => \^dbg_uart_address_reg[3]_0\,
      I5 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \interface6_bank_bus_dat_r[9]_i_2_n_0\
    );
\interface6_bank_bus_dat_r[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_3\(41),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_3\(9),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_3\(105),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_3\(73),
      O => \interface6_bank_bus_dat_r[9]_i_3_n_0\
    );
\interface6_bank_bus_dat_r[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_2\(41),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_2\(9),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_2\(105),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_2\(73),
      O => \interface6_bank_bus_dat_r[9]_i_4_n_0\
    );
\interface6_bank_bus_dat_r[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \interface6_bank_bus_dat_r[31]_i_3_1\(41),
      I1 => \interface6_bank_bus_dat_r[31]_i_3_1\(9),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface6_bank_bus_dat_r[31]_i_3_1\(105),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I5 => \interface6_bank_bus_dat_r[31]_i_3_1\(73),
      O => \interface6_bank_bus_dat_r[9]_i_5_n_0\
    );
\interface7_bank_bus_dat_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \^dbg_uart_address_reg[13]_6\,
      I1 => \^dbg_uart_address_reg[11]\,
      I2 => \^dbus_cmd_rdata_address_reg[12]_1\,
      I3 => \interface7_bank_bus_dat_r_reg[0]\,
      I4 => \la_ien_storage[127]_i_4_n_0\,
      O => mprj_wb_iena_storage_reg
    );
\interface8_bank_bus_dat_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \la_ien_storage[127]_i_4_n_0\,
      I1 => \interface8_bank_bus_dat_r_reg[0]\,
      I2 => \^dbg_uart_address_reg[13]_0\,
      O => spi_enabled_storage_reg
    );
\interface9_bank_bus_dat_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \interface9_bank_bus_dat_r[0]_i_2_n_0\,
      I1 => \interface9_bank_bus_dat_r[0]_i_3_n_0\,
      I2 => \interface6_bank_bus_dat_r[30]_i_4_n_0\,
      I3 => \interface9_bank_bus_dat_r[0]_i_4_n_0\,
      O => \spi_master_cs_storage_reg[16]\(0)
    );
\interface9_bank_bus_dat_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FAFB"
    )
        port map (
      I0 => \spi_master_mosi_storage_reg[0]\,
      I1 => \^dbg_uart_address_reg[7]\,
      I2 => \^uartwishbonebridge_state_reg[2]\,
      I3 => mprj_adr_o_core(10),
      I4 => \interface9_bank_bus_dat_r[0]_i_5_n_0\,
      O => \interface9_bank_bus_dat_r[0]_i_2_n_0\
    );
\interface9_bank_bus_dat_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F505F3F3F3030"
    )
        port map (
      I0 => \interface9_bank_bus_dat_r[7]_i_2_0\(0),
      I1 => \interface9_bank_bus_dat_r[7]_i_2_1\(0),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface9_bank_bus_dat_r_reg[15]\(0),
      I4 => \interface9_bank_bus_dat_r_reg[0]\,
      I5 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      O => \interface9_bank_bus_dat_r[0]_i_3_n_0\
    );
\interface9_bank_bus_dat_r[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF5533"
    )
        port map (
      I0 => \interface9_bank_bus_dat_r_reg[16]\(0),
      I1 => spi_master_loopback_storage,
      I2 => \interface9_bank_bus_dat_r_reg[15]_0\(0),
      I3 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I4 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      O => \interface9_bank_bus_dat_r[0]_i_4_n_0\
    );
\interface9_bank_bus_dat_r[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F0F00000F0E"
    )
        port map (
      I0 => \^dbg_uart_address_reg[6]\,
      I1 => \^dbg_uart_address_reg[5]\,
      I2 => \spi_master_mosi_storage_reg[0]\,
      I3 => \^dbg_uart_address_reg[4]\,
      I4 => \^uartwishbonebridge_state_reg[2]\,
      I5 => \^dbg_uart_address_reg[3]_0\,
      O => \interface9_bank_bus_dat_r[0]_i_5_n_0\
    );
\interface9_bank_bus_dat_r[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface9_bank_bus_dat_r[10]_i_2_n_0\,
      I2 => \interface9_bank_bus_dat_r_reg[16]\(10),
      I3 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      O => \spi_master_cs_storage_reg[16]\(10)
    );
\interface9_bank_bus_dat_r[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00004400000044"
    )
        port map (
      I0 => \la_ien_storage[31]_i_2_n_0\,
      I1 => \interface9_bank_bus_dat_r_reg[15]\(10),
      I2 => \spimaster_storage_reg[0]\,
      I3 => \interface3_bank_bus_dat_r[7]_i_3_n_0\,
      I4 => \^_zz_ibuswishbone_adr_reg[2]\,
      I5 => \interface9_bank_bus_dat_r_reg[15]_0\(10),
      O => \interface9_bank_bus_dat_r[10]_i_2_n_0\
    );
\interface9_bank_bus_dat_r[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface9_bank_bus_dat_r[11]_i_2_n_0\,
      I2 => \interface9_bank_bus_dat_r_reg[16]\(11),
      I3 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      O => \spi_master_cs_storage_reg[16]\(11)
    );
\interface9_bank_bus_dat_r[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00004400000044"
    )
        port map (
      I0 => \la_ien_storage[31]_i_2_n_0\,
      I1 => \interface9_bank_bus_dat_r_reg[15]\(11),
      I2 => \spimaster_storage_reg[0]\,
      I3 => \interface3_bank_bus_dat_r[7]_i_3_n_0\,
      I4 => \^_zz_ibuswishbone_adr_reg[2]\,
      I5 => \interface9_bank_bus_dat_r_reg[15]_0\(11),
      O => \interface9_bank_bus_dat_r[11]_i_2_n_0\
    );
\interface9_bank_bus_dat_r[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888AAAAA888A888"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface9_bank_bus_dat_r[12]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      I3 => \interface9_bank_bus_dat_r_reg[16]\(12),
      I4 => \interface3_bank_bus_dat_r[1]_i_4_n_0\,
      I5 => \interface9_bank_bus_dat_r_reg[15]\(12),
      O => \spi_master_cs_storage_reg[16]\(12)
    );
\interface9_bank_bus_dat_r[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \interface9_bank_bus_dat_r_reg[15]_0\(12),
      I1 => \^_zz_ibuswishbone_adr_reg[2]\,
      I2 => \interface3_bank_bus_dat_r[7]_i_3_n_0\,
      I3 => \spimaster_storage_reg[0]\,
      O => \interface9_bank_bus_dat_r[12]_i_2_n_0\
    );
\interface9_bank_bus_dat_r[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface9_bank_bus_dat_r[13]_i_2_n_0\,
      I2 => \interface9_bank_bus_dat_r_reg[16]\(13),
      I3 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      O => \spi_master_cs_storage_reg[16]\(13)
    );
\interface9_bank_bus_dat_r[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00004400000044"
    )
        port map (
      I0 => \la_ien_storage[31]_i_2_n_0\,
      I1 => \interface9_bank_bus_dat_r_reg[15]\(13),
      I2 => \spimaster_storage_reg[0]\,
      I3 => \interface3_bank_bus_dat_r[7]_i_3_n_0\,
      I4 => \^_zz_ibuswishbone_adr_reg[2]\,
      I5 => \interface9_bank_bus_dat_r_reg[15]_0\(13),
      O => \interface9_bank_bus_dat_r[13]_i_2_n_0\
    );
\interface9_bank_bus_dat_r[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface9_bank_bus_dat_r[14]_i_2_n_0\,
      I2 => \interface9_bank_bus_dat_r_reg[16]\(14),
      I3 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      O => \spi_master_cs_storage_reg[16]\(14)
    );
\interface9_bank_bus_dat_r[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00004400000044"
    )
        port map (
      I0 => \la_ien_storage[31]_i_2_n_0\,
      I1 => \interface9_bank_bus_dat_r_reg[15]\(14),
      I2 => \spimaster_storage_reg[0]\,
      I3 => \interface3_bank_bus_dat_r[7]_i_3_n_0\,
      I4 => \^_zz_ibuswishbone_adr_reg[2]\,
      I5 => \interface9_bank_bus_dat_r_reg[15]_0\(14),
      O => \interface9_bank_bus_dat_r[14]_i_2_n_0\
    );
\interface9_bank_bus_dat_r[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface9_bank_bus_dat_r[15]_i_2_n_0\,
      I2 => \interface9_bank_bus_dat_r_reg[16]\(15),
      I3 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      O => \spi_master_cs_storage_reg[16]\(15)
    );
\interface9_bank_bus_dat_r[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00004400000044"
    )
        port map (
      I0 => \la_ien_storage[31]_i_2_n_0\,
      I1 => \interface9_bank_bus_dat_r_reg[15]\(15),
      I2 => \spimaster_storage_reg[0]\,
      I3 => \interface3_bank_bus_dat_r[7]_i_3_n_0\,
      I4 => \^_zz_ibuswishbone_adr_reg[2]\,
      I5 => \interface9_bank_bus_dat_r_reg[15]_0\(15),
      O => \interface9_bank_bus_dat_r[15]_i_2_n_0\
    );
\interface9_bank_bus_dat_r[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
        port map (
      I0 => mprj_adr_o_core(15),
      I1 => mprj_adr_o_core(14),
      I2 => \^state_reg\,
      I3 => mprj_adr_o_core(12),
      I4 => mprj_adr_o_core(11),
      I5 => \^dbg_uart_address_reg[11]\,
      O => \^dbg_uart_address_reg[13]_1\
    );
\interface9_bank_bus_dat_r[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      I1 => \la_oe_storage[127]_i_2_n_0\,
      I2 => \interface9_bank_bus_dat_r_reg[16]\(16),
      O => \spi_master_cs_storage_reg[16]\(16)
    );
\interface9_bank_bus_dat_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface9_bank_bus_dat_r[1]_i_2_n_0\,
      O => \spi_master_cs_storage_reg[16]\(1)
    );
\interface9_bank_bus_dat_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => \interface9_bank_bus_dat_r_reg[15]_0\(1),
      I1 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I2 => \interface9_bank_bus_dat_r_reg[16]\(1),
      I3 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I4 => \interface6_bank_bus_dat_r[30]_i_4_n_0\,
      I5 => \interface9_bank_bus_dat_r[1]_i_3_n_0\,
      O => \interface9_bank_bus_dat_r[1]_i_2_n_0\
    );
\interface9_bank_bus_dat_r[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"505F3F3F"
    )
        port map (
      I0 => \interface9_bank_bus_dat_r[7]_i_2_0\(1),
      I1 => \interface9_bank_bus_dat_r[7]_i_2_1\(1),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface9_bank_bus_dat_r_reg[15]\(1),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      O => \interface9_bank_bus_dat_r[1]_i_3_n_0\
    );
\interface9_bank_bus_dat_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface9_bank_bus_dat_r[2]_i_2_n_0\,
      O => \spi_master_cs_storage_reg[16]\(2)
    );
\interface9_bank_bus_dat_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => \interface9_bank_bus_dat_r_reg[15]_0\(2),
      I1 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I2 => \interface9_bank_bus_dat_r_reg[16]\(2),
      I3 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I4 => \interface6_bank_bus_dat_r[30]_i_4_n_0\,
      I5 => \interface9_bank_bus_dat_r[2]_i_3_n_0\,
      O => \interface9_bank_bus_dat_r[2]_i_2_n_0\
    );
\interface9_bank_bus_dat_r[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"505F3F3F"
    )
        port map (
      I0 => \interface9_bank_bus_dat_r[7]_i_2_0\(2),
      I1 => \interface9_bank_bus_dat_r[7]_i_2_1\(2),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface9_bank_bus_dat_r_reg[15]\(2),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      O => \interface9_bank_bus_dat_r[2]_i_3_n_0\
    );
\interface9_bank_bus_dat_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface9_bank_bus_dat_r[3]_i_2_n_0\,
      O => \spi_master_cs_storage_reg[16]\(3)
    );
\interface9_bank_bus_dat_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => \interface9_bank_bus_dat_r_reg[15]_0\(3),
      I1 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I2 => \interface9_bank_bus_dat_r_reg[16]\(3),
      I3 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I4 => \interface6_bank_bus_dat_r[30]_i_4_n_0\,
      I5 => \interface9_bank_bus_dat_r[3]_i_3_n_0\,
      O => \interface9_bank_bus_dat_r[3]_i_2_n_0\
    );
\interface9_bank_bus_dat_r[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"505F3F3F"
    )
        port map (
      I0 => \interface9_bank_bus_dat_r[7]_i_2_0\(3),
      I1 => \interface9_bank_bus_dat_r[7]_i_2_1\(3),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface9_bank_bus_dat_r_reg[15]\(3),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      O => \interface9_bank_bus_dat_r[3]_i_3_n_0\
    );
\interface9_bank_bus_dat_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface9_bank_bus_dat_r[4]_i_2_n_0\,
      O => \spi_master_cs_storage_reg[16]\(4)
    );
\interface9_bank_bus_dat_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => \interface9_bank_bus_dat_r_reg[15]_0\(4),
      I1 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I2 => \interface9_bank_bus_dat_r_reg[16]\(4),
      I3 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I4 => \interface6_bank_bus_dat_r[30]_i_4_n_0\,
      I5 => \interface9_bank_bus_dat_r[4]_i_3_n_0\,
      O => \interface9_bank_bus_dat_r[4]_i_2_n_0\
    );
\interface9_bank_bus_dat_r[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"505F3F3F"
    )
        port map (
      I0 => \interface9_bank_bus_dat_r[7]_i_2_0\(4),
      I1 => \interface9_bank_bus_dat_r[7]_i_2_1\(4),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface9_bank_bus_dat_r_reg[15]\(4),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      O => \interface9_bank_bus_dat_r[4]_i_3_n_0\
    );
\interface9_bank_bus_dat_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface9_bank_bus_dat_r[5]_i_2_n_0\,
      O => \spi_master_cs_storage_reg[16]\(5)
    );
\interface9_bank_bus_dat_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => \interface9_bank_bus_dat_r_reg[15]_0\(5),
      I1 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I2 => \interface9_bank_bus_dat_r_reg[16]\(5),
      I3 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I4 => \interface6_bank_bus_dat_r[30]_i_4_n_0\,
      I5 => \interface9_bank_bus_dat_r[5]_i_3_n_0\,
      O => \interface9_bank_bus_dat_r[5]_i_2_n_0\
    );
\interface9_bank_bus_dat_r[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"505F3F3F"
    )
        port map (
      I0 => \interface9_bank_bus_dat_r[7]_i_2_0\(5),
      I1 => \interface9_bank_bus_dat_r[7]_i_2_1\(5),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface9_bank_bus_dat_r_reg[15]\(5),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      O => \interface9_bank_bus_dat_r[5]_i_3_n_0\
    );
\interface9_bank_bus_dat_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface9_bank_bus_dat_r[6]_i_2_n_0\,
      O => \spi_master_cs_storage_reg[16]\(6)
    );
\interface9_bank_bus_dat_r[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => \interface9_bank_bus_dat_r_reg[15]_0\(6),
      I1 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I2 => \interface9_bank_bus_dat_r_reg[16]\(6),
      I3 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I4 => \interface6_bank_bus_dat_r[30]_i_4_n_0\,
      I5 => \interface9_bank_bus_dat_r[6]_i_3_n_0\,
      O => \interface9_bank_bus_dat_r[6]_i_2_n_0\
    );
\interface9_bank_bus_dat_r[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"505F3F3F"
    )
        port map (
      I0 => \interface9_bank_bus_dat_r[7]_i_2_0\(6),
      I1 => \interface9_bank_bus_dat_r[7]_i_2_1\(6),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface9_bank_bus_dat_r_reg[15]\(6),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      O => \interface9_bank_bus_dat_r[6]_i_3_n_0\
    );
\interface9_bank_bus_dat_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface9_bank_bus_dat_r[7]_i_2_n_0\,
      O => \spi_master_cs_storage_reg[16]\(7)
    );
\interface9_bank_bus_dat_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFFFF47FF0000"
    )
        port map (
      I0 => \interface9_bank_bus_dat_r_reg[15]_0\(7),
      I1 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I2 => \interface9_bank_bus_dat_r_reg[16]\(7),
      I3 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      I4 => \interface6_bank_bus_dat_r[30]_i_4_n_0\,
      I5 => \interface9_bank_bus_dat_r[7]_i_3_n_0\,
      O => \interface9_bank_bus_dat_r[7]_i_2_n_0\
    );
\interface9_bank_bus_dat_r[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"505F3F3F"
    )
        port map (
      I0 => \interface9_bank_bus_dat_r[7]_i_2_0\(7),
      I1 => \interface9_bank_bus_dat_r[7]_i_2_1\(7),
      I2 => \interface0_bank_bus_dat_r[1]_i_2_n_0\,
      I3 => \interface9_bank_bus_dat_r_reg[15]\(7),
      I4 => \interface0_bank_bus_dat_r[1]_i_3_n_0\,
      O => \interface9_bank_bus_dat_r[7]_i_3_n_0\
    );
\interface9_bank_bus_dat_r[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888AAAAA888A888"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface9_bank_bus_dat_r[8]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      I3 => \interface9_bank_bus_dat_r_reg[16]\(8),
      I4 => \interface3_bank_bus_dat_r[1]_i_4_n_0\,
      I5 => \interface9_bank_bus_dat_r_reg[15]\(8),
      O => \spi_master_cs_storage_reg[16]\(8)
    );
\interface9_bank_bus_dat_r[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \interface9_bank_bus_dat_r_reg[15]_0\(8),
      I1 => \^_zz_ibuswishbone_adr_reg[2]\,
      I2 => \interface3_bank_bus_dat_r[7]_i_3_n_0\,
      I3 => \spimaster_storage_reg[0]\,
      O => \interface9_bank_bus_dat_r[8]_i_2_n_0\
    );
\interface9_bank_bus_dat_r[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \interface9_bank_bus_dat_r[9]_i_2_n_0\,
      I2 => \interface9_bank_bus_dat_r_reg[16]\(9),
      I3 => \interface3_bank_bus_dat_r[1]_i_3_n_0\,
      O => \spi_master_cs_storage_reg[16]\(9)
    );
\interface9_bank_bus_dat_r[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00004400000044"
    )
        port map (
      I0 => \la_ien_storage[31]_i_2_n_0\,
      I1 => \interface9_bank_bus_dat_r_reg[15]\(9),
      I2 => \spimaster_storage_reg[0]\,
      I3 => \interface3_bank_bus_dat_r[7]_i_3_n_0\,
      I4 => \^_zz_ibuswishbone_adr_reg[2]\,
      I5 => \interface9_bank_bus_dat_r_reg[15]_0\(9),
      O => \interface9_bank_bus_dat_r[9]_i_2_n_0\
    );
\io_cpu_fetch_data_regNextWhen[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => banks_0_reg_n_15,
      I1 => switch_Fetcher_l362(2),
      I2 => switch_Fetcher_l362(1),
      I3 => switch_Fetcher_l362(0),
      I4 => \io_cpu_fetch_data_regNextWhen_reg[31]_0\(0),
      O => p_1_in(0)
    );
\io_cpu_fetch_data_regNextWhen[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => banks_0_reg_n_5,
      I1 => switch_Fetcher_l362(2),
      I2 => switch_Fetcher_l362(1),
      I3 => switch_Fetcher_l362(0),
      I4 => \io_cpu_fetch_data_regNextWhen_reg[31]_0\(10),
      O => p_1_in(10)
    );
\io_cpu_fetch_data_regNextWhen[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => banks_0_reg_n_4,
      I1 => switch_Fetcher_l362(2),
      I2 => switch_Fetcher_l362(1),
      I3 => switch_Fetcher_l362(0),
      I4 => \io_cpu_fetch_data_regNextWhen_reg[31]_0\(11),
      O => p_1_in(11)
    );
\io_cpu_fetch_data_regNextWhen[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => banks_0_reg_n_3,
      I1 => switch_Fetcher_l362(2),
      I2 => switch_Fetcher_l362(1),
      I3 => switch_Fetcher_l362(0),
      I4 => \io_cpu_fetch_data_regNextWhen_reg[31]_0\(12),
      O => p_1_in(12)
    );
\io_cpu_fetch_data_regNextWhen[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => banks_0_reg_n_2,
      I1 => switch_Fetcher_l362(2),
      I2 => switch_Fetcher_l362(1),
      I3 => switch_Fetcher_l362(0),
      I4 => \io_cpu_fetch_data_regNextWhen_reg[31]_0\(13),
      O => p_1_in(13)
    );
\io_cpu_fetch_data_regNextWhen[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => banks_0_reg_n_1,
      I1 => switch_Fetcher_l362(2),
      I2 => switch_Fetcher_l362(1),
      I3 => switch_Fetcher_l362(0),
      I4 => \io_cpu_fetch_data_regNextWhen_reg[31]_0\(14),
      O => p_1_in(14)
    );
\io_cpu_fetch_data_regNextWhen[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => banks_0_reg_n_0,
      I1 => switch_Fetcher_l362(2),
      I2 => switch_Fetcher_l362(1),
      I3 => switch_Fetcher_l362(0),
      I4 => \io_cpu_fetch_data_regNextWhen_reg[31]_0\(15),
      O => p_1_in(15)
    );
\io_cpu_fetch_data_regNextWhen[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => banks_0_reg_n_31,
      I1 => switch_Fetcher_l362(2),
      I2 => switch_Fetcher_l362(1),
      I3 => switch_Fetcher_l362(0),
      I4 => \io_cpu_fetch_data_regNextWhen_reg[31]_0\(16),
      O => p_1_in(16)
    );
\io_cpu_fetch_data_regNextWhen[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => banks_0_reg_n_30,
      I1 => switch_Fetcher_l362(2),
      I2 => switch_Fetcher_l362(1),
      I3 => switch_Fetcher_l362(0),
      I4 => \io_cpu_fetch_data_regNextWhen_reg[31]_0\(17),
      O => p_1_in(17)
    );
\io_cpu_fetch_data_regNextWhen[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => banks_0_reg_n_29,
      I1 => switch_Fetcher_l362(2),
      I2 => switch_Fetcher_l362(1),
      I3 => switch_Fetcher_l362(0),
      I4 => \io_cpu_fetch_data_regNextWhen_reg[31]_0\(18),
      O => p_1_in(18)
    );
\io_cpu_fetch_data_regNextWhen[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => banks_0_reg_n_28,
      I1 => switch_Fetcher_l362(2),
      I2 => switch_Fetcher_l362(1),
      I3 => switch_Fetcher_l362(0),
      I4 => \io_cpu_fetch_data_regNextWhen_reg[31]_0\(19),
      O => p_1_in(19)
    );
\io_cpu_fetch_data_regNextWhen[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => banks_0_reg_n_14,
      I1 => switch_Fetcher_l362(2),
      I2 => switch_Fetcher_l362(1),
      I3 => switch_Fetcher_l362(0),
      I4 => \io_cpu_fetch_data_regNextWhen_reg[31]_0\(1),
      O => p_1_in(1)
    );
\io_cpu_fetch_data_regNextWhen[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => banks_0_reg_n_27,
      I1 => switch_Fetcher_l362(2),
      I2 => switch_Fetcher_l362(1),
      I3 => switch_Fetcher_l362(0),
      I4 => \io_cpu_fetch_data_regNextWhen_reg[31]_0\(20),
      O => p_1_in(20)
    );
\io_cpu_fetch_data_regNextWhen[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => banks_0_reg_n_26,
      I1 => switch_Fetcher_l362(2),
      I2 => switch_Fetcher_l362(1),
      I3 => switch_Fetcher_l362(0),
      I4 => \io_cpu_fetch_data_regNextWhen_reg[31]_0\(21),
      O => p_1_in(21)
    );
\io_cpu_fetch_data_regNextWhen[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => banks_0_reg_n_25,
      I1 => switch_Fetcher_l362(2),
      I2 => switch_Fetcher_l362(1),
      I3 => switch_Fetcher_l362(0),
      I4 => \io_cpu_fetch_data_regNextWhen_reg[31]_0\(22),
      O => p_1_in(22)
    );
\io_cpu_fetch_data_regNextWhen[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => banks_0_reg_n_24,
      I1 => switch_Fetcher_l362(2),
      I2 => switch_Fetcher_l362(1),
      I3 => switch_Fetcher_l362(0),
      I4 => \io_cpu_fetch_data_regNextWhen_reg[31]_0\(23),
      O => p_1_in(23)
    );
\io_cpu_fetch_data_regNextWhen[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => banks_0_reg_n_23,
      I1 => switch_Fetcher_l362(2),
      I2 => switch_Fetcher_l362(1),
      I3 => switch_Fetcher_l362(0),
      I4 => \io_cpu_fetch_data_regNextWhen_reg[31]_0\(24),
      O => p_1_in(24)
    );
\io_cpu_fetch_data_regNextWhen[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => banks_0_reg_n_22,
      I1 => switch_Fetcher_l362(2),
      I2 => switch_Fetcher_l362(1),
      I3 => switch_Fetcher_l362(0),
      I4 => \io_cpu_fetch_data_regNextWhen_reg[31]_0\(25),
      O => p_1_in(25)
    );
\io_cpu_fetch_data_regNextWhen[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => banks_0_reg_n_21,
      I1 => switch_Fetcher_l362(2),
      I2 => switch_Fetcher_l362(1),
      I3 => switch_Fetcher_l362(0),
      I4 => \io_cpu_fetch_data_regNextWhen_reg[31]_0\(26),
      O => p_1_in(26)
    );
\io_cpu_fetch_data_regNextWhen[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => banks_0_reg_n_20,
      I1 => switch_Fetcher_l362(2),
      I2 => switch_Fetcher_l362(1),
      I3 => switch_Fetcher_l362(0),
      I4 => \io_cpu_fetch_data_regNextWhen_reg[31]_0\(27),
      O => p_1_in(27)
    );
\io_cpu_fetch_data_regNextWhen[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => banks_0_reg_n_19,
      I1 => switch_Fetcher_l362(2),
      I2 => switch_Fetcher_l362(1),
      I3 => switch_Fetcher_l362(0),
      I4 => \io_cpu_fetch_data_regNextWhen_reg[31]_0\(28),
      O => p_1_in(28)
    );
\io_cpu_fetch_data_regNextWhen[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => banks_0_reg_n_18,
      I1 => switch_Fetcher_l362(2),
      I2 => switch_Fetcher_l362(1),
      I3 => switch_Fetcher_l362(0),
      I4 => \io_cpu_fetch_data_regNextWhen_reg[31]_0\(29),
      O => p_1_in(29)
    );
\io_cpu_fetch_data_regNextWhen[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => banks_0_reg_n_13,
      I1 => switch_Fetcher_l362(2),
      I2 => switch_Fetcher_l362(1),
      I3 => switch_Fetcher_l362(0),
      I4 => \io_cpu_fetch_data_regNextWhen_reg[31]_0\(2),
      O => p_1_in(2)
    );
\io_cpu_fetch_data_regNextWhen[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => banks_0_reg_n_17,
      I1 => switch_Fetcher_l362(2),
      I2 => switch_Fetcher_l362(1),
      I3 => switch_Fetcher_l362(0),
      I4 => \io_cpu_fetch_data_regNextWhen_reg[31]_0\(30),
      O => p_1_in(30)
    );
\io_cpu_fetch_data_regNextWhen[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFE"
    )
        port map (
      I0 => \^ibuscachedplugin_ibusrsp_stages_1_output_m2spipe_ready\,
      I1 => switch_Fetcher_l362(0),
      I2 => switch_Fetcher_l362(1),
      I3 => switch_Fetcher_l362(2),
      O => \io_cpu_fetch_data_regNextWhen[31]_i_1_n_0\
    );
\io_cpu_fetch_data_regNextWhen[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => banks_0_reg_n_16,
      I1 => switch_Fetcher_l362(2),
      I2 => switch_Fetcher_l362(1),
      I3 => switch_Fetcher_l362(0),
      I4 => \io_cpu_fetch_data_regNextWhen_reg[31]_0\(31),
      O => p_1_in(31)
    );
\io_cpu_fetch_data_regNextWhen[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => banks_0_reg_n_12,
      I1 => switch_Fetcher_l362(2),
      I2 => switch_Fetcher_l362(1),
      I3 => switch_Fetcher_l362(0),
      I4 => \io_cpu_fetch_data_regNextWhen_reg[31]_0\(3),
      O => p_1_in(3)
    );
\io_cpu_fetch_data_regNextWhen[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => banks_0_reg_n_11,
      I1 => switch_Fetcher_l362(2),
      I2 => switch_Fetcher_l362(1),
      I3 => switch_Fetcher_l362(0),
      I4 => \io_cpu_fetch_data_regNextWhen_reg[31]_0\(4),
      O => p_1_in(4)
    );
\io_cpu_fetch_data_regNextWhen[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => banks_0_reg_n_10,
      I1 => switch_Fetcher_l362(2),
      I2 => switch_Fetcher_l362(1),
      I3 => switch_Fetcher_l362(0),
      I4 => \io_cpu_fetch_data_regNextWhen_reg[31]_0\(5),
      O => p_1_in(5)
    );
\io_cpu_fetch_data_regNextWhen[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => banks_0_reg_n_9,
      I1 => switch_Fetcher_l362(2),
      I2 => switch_Fetcher_l362(1),
      I3 => switch_Fetcher_l362(0),
      I4 => \io_cpu_fetch_data_regNextWhen_reg[31]_0\(6),
      O => p_1_in(6)
    );
\io_cpu_fetch_data_regNextWhen[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => banks_0_reg_n_8,
      I1 => switch_Fetcher_l362(2),
      I2 => switch_Fetcher_l362(1),
      I3 => switch_Fetcher_l362(0),
      I4 => \io_cpu_fetch_data_regNextWhen_reg[31]_0\(7),
      O => p_1_in(7)
    );
\io_cpu_fetch_data_regNextWhen[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => banks_0_reg_n_7,
      I1 => switch_Fetcher_l362(2),
      I2 => switch_Fetcher_l362(1),
      I3 => switch_Fetcher_l362(0),
      I4 => \io_cpu_fetch_data_regNextWhen_reg[31]_0\(8),
      O => p_1_in(8)
    );
\io_cpu_fetch_data_regNextWhen[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => banks_0_reg_n_6,
      I1 => switch_Fetcher_l362(2),
      I2 => switch_Fetcher_l362(1),
      I3 => switch_Fetcher_l362(0),
      I4 => \io_cpu_fetch_data_regNextWhen_reg[31]_0\(9),
      O => p_1_in(9)
    );
\io_cpu_fetch_data_regNextWhen_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \io_cpu_fetch_data_regNextWhen[31]_i_1_n_0\,
      D => p_1_in(0),
      Q => \^q\(0),
      R => '0'
    );
\io_cpu_fetch_data_regNextWhen_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \io_cpu_fetch_data_regNextWhen[31]_i_1_n_0\,
      D => p_1_in(10),
      Q => \^q\(10),
      R => '0'
    );
\io_cpu_fetch_data_regNextWhen_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \io_cpu_fetch_data_regNextWhen[31]_i_1_n_0\,
      D => p_1_in(11),
      Q => \^q\(11),
      R => '0'
    );
\io_cpu_fetch_data_regNextWhen_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \io_cpu_fetch_data_regNextWhen[31]_i_1_n_0\,
      D => p_1_in(12),
      Q => \^q\(12),
      R => '0'
    );
\io_cpu_fetch_data_regNextWhen_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \io_cpu_fetch_data_regNextWhen[31]_i_1_n_0\,
      D => p_1_in(13),
      Q => \^q\(13),
      R => '0'
    );
\io_cpu_fetch_data_regNextWhen_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \io_cpu_fetch_data_regNextWhen[31]_i_1_n_0\,
      D => p_1_in(14),
      Q => \^q\(14),
      R => '0'
    );
\io_cpu_fetch_data_regNextWhen_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \io_cpu_fetch_data_regNextWhen[31]_i_1_n_0\,
      D => p_1_in(15),
      Q => \^q\(15),
      R => '0'
    );
\io_cpu_fetch_data_regNextWhen_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \io_cpu_fetch_data_regNextWhen[31]_i_1_n_0\,
      D => p_1_in(16),
      Q => \^q\(16),
      R => '0'
    );
\io_cpu_fetch_data_regNextWhen_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \io_cpu_fetch_data_regNextWhen[31]_i_1_n_0\,
      D => p_1_in(17),
      Q => \^q\(17),
      R => '0'
    );
\io_cpu_fetch_data_regNextWhen_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \io_cpu_fetch_data_regNextWhen[31]_i_1_n_0\,
      D => p_1_in(18),
      Q => \^q\(18),
      R => '0'
    );
\io_cpu_fetch_data_regNextWhen_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \io_cpu_fetch_data_regNextWhen[31]_i_1_n_0\,
      D => p_1_in(19),
      Q => \^q\(19),
      R => '0'
    );
\io_cpu_fetch_data_regNextWhen_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \io_cpu_fetch_data_regNextWhen[31]_i_1_n_0\,
      D => p_1_in(1),
      Q => \^q\(1),
      R => '0'
    );
\io_cpu_fetch_data_regNextWhen_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \io_cpu_fetch_data_regNextWhen[31]_i_1_n_0\,
      D => p_1_in(20),
      Q => \^q\(20),
      R => '0'
    );
\io_cpu_fetch_data_regNextWhen_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \io_cpu_fetch_data_regNextWhen[31]_i_1_n_0\,
      D => p_1_in(21),
      Q => \^q\(21),
      R => '0'
    );
\io_cpu_fetch_data_regNextWhen_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \io_cpu_fetch_data_regNextWhen[31]_i_1_n_0\,
      D => p_1_in(22),
      Q => \^q\(22),
      R => '0'
    );
\io_cpu_fetch_data_regNextWhen_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \io_cpu_fetch_data_regNextWhen[31]_i_1_n_0\,
      D => p_1_in(23),
      Q => \^q\(23),
      R => '0'
    );
\io_cpu_fetch_data_regNextWhen_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \io_cpu_fetch_data_regNextWhen[31]_i_1_n_0\,
      D => p_1_in(24),
      Q => \^q\(24),
      R => '0'
    );
\io_cpu_fetch_data_regNextWhen_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \io_cpu_fetch_data_regNextWhen[31]_i_1_n_0\,
      D => p_1_in(25),
      Q => \^q\(25),
      R => '0'
    );
\io_cpu_fetch_data_regNextWhen_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \io_cpu_fetch_data_regNextWhen[31]_i_1_n_0\,
      D => p_1_in(26),
      Q => \^q\(26),
      R => '0'
    );
\io_cpu_fetch_data_regNextWhen_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \io_cpu_fetch_data_regNextWhen[31]_i_1_n_0\,
      D => p_1_in(27),
      Q => \^q\(27),
      R => '0'
    );
\io_cpu_fetch_data_regNextWhen_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \io_cpu_fetch_data_regNextWhen[31]_i_1_n_0\,
      D => p_1_in(28),
      Q => \^q\(28),
      R => '0'
    );
\io_cpu_fetch_data_regNextWhen_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \io_cpu_fetch_data_regNextWhen[31]_i_1_n_0\,
      D => p_1_in(29),
      Q => \^q\(29),
      R => '0'
    );
\io_cpu_fetch_data_regNextWhen_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \io_cpu_fetch_data_regNextWhen[31]_i_1_n_0\,
      D => p_1_in(2),
      Q => \^q\(2),
      R => '0'
    );
\io_cpu_fetch_data_regNextWhen_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \io_cpu_fetch_data_regNextWhen[31]_i_1_n_0\,
      D => p_1_in(30),
      Q => \^q\(30),
      R => '0'
    );
\io_cpu_fetch_data_regNextWhen_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \io_cpu_fetch_data_regNextWhen[31]_i_1_n_0\,
      D => p_1_in(31),
      Q => \^q\(31),
      R => '0'
    );
\io_cpu_fetch_data_regNextWhen_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \io_cpu_fetch_data_regNextWhen[31]_i_1_n_0\,
      D => p_1_in(3),
      Q => \^q\(3),
      R => '0'
    );
\io_cpu_fetch_data_regNextWhen_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \io_cpu_fetch_data_regNextWhen[31]_i_1_n_0\,
      D => p_1_in(4),
      Q => \^q\(4),
      R => '0'
    );
\io_cpu_fetch_data_regNextWhen_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \io_cpu_fetch_data_regNextWhen[31]_i_1_n_0\,
      D => p_1_in(5),
      Q => \^q\(5),
      R => '0'
    );
\io_cpu_fetch_data_regNextWhen_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \io_cpu_fetch_data_regNextWhen[31]_i_1_n_0\,
      D => p_1_in(6),
      Q => \^q\(6),
      R => '0'
    );
\io_cpu_fetch_data_regNextWhen_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \io_cpu_fetch_data_regNextWhen[31]_i_1_n_0\,
      D => p_1_in(7),
      Q => \^q\(7),
      R => '0'
    );
\io_cpu_fetch_data_regNextWhen_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \io_cpu_fetch_data_regNextWhen[31]_i_1_n_0\,
      D => p_1_in(8),
      Q => \^q\(8),
      R => '0'
    );
\io_cpu_fetch_data_regNextWhen_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \io_cpu_fetch_data_regNextWhen[31]_i_1_n_0\,
      D => p_1_in(9),
      Q => \^q\(9),
      R => '0'
    );
\la_ien_storage[127]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^dbg_uart_address_reg[11]_0\,
      I1 => \la_ien_storage[127]_i_3_n_0\,
      I2 => \la_ien_storage[127]_i_4_n_0\,
      O => \la_ien_storage[127]_i_4_1\(3)
    );
\la_ien_storage[127]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^state_reg\,
      I1 => mgmtsoc_vexriscv_i_cmd_payload_wr_reg,
      O => \la_ien_storage[127]_i_3_n_0\
    );
\la_ien_storage[127]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FE00FF00FF"
    )
        port map (
      I0 => \interface3_bank_bus_dat_r_reg[31]\,
      I1 => \spimaster_storage_reg[0]\,
      I2 => \^dbg_uart_address_reg[3]_0\,
      I3 => \^state_reg\,
      I4 => o_rx_finish_reg,
      I5 => \la_ien_storage[127]_i_5_n_0\,
      O => \la_ien_storage[127]_i_4_n_0\
    );
\la_ien_storage[127]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => mprj_adr_o_core(10),
      I1 => \^dbg_uart_address_reg[5]\,
      I2 => \^dbg_uart_address_reg[7]\,
      I3 => \^dbg_uart_address_reg[6]\,
      I4 => \^dbg_uart_address_reg[4]\,
      O => \la_ien_storage[127]_i_5_n_0\
    );
\la_ien_storage[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^dbg_uart_address_reg[11]_0\,
      I1 => \la_ien_storage[127]_i_3_n_0\,
      I2 => \la_ien_storage[31]_i_2_n_0\,
      I3 => \interface3_bank_bus_dat_r_reg[31]\,
      I4 => \la_ien_storage[31]_i_3_n_0\,
      O => \la_ien_storage[127]_i_4_1\(0)
    );
\la_ien_storage[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDD888D8"
    )
        port map (
      I0 => grant_reg(1),
      I1 => \slave_sel_r_reg[6]\(0),
      I2 => \_zz_iBusWishbone_ADR_reg[0]\,
      I3 => grant_reg(0),
      I4 => \slave_sel_r_reg[6]_0\(2),
      I5 => \^state_reg\,
      O => \la_ien_storage[31]_i_2_n_0\
    );
\la_ien_storage[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FD"
    )
        port map (
      I0 => \la_ien_storage[31]_i_4_n_0\,
      I1 => \^dbg_uart_address_reg[4]\,
      I2 => o_rx_finish_reg,
      I3 => \^state_reg\,
      I4 => \^dbg_uart_address_reg[3]_0\,
      O => \la_ien_storage[31]_i_3_n_0\
    );
\la_ien_storage[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^dbg_uart_address_reg[6]\,
      I1 => \^dbg_uart_address_reg[7]\,
      I2 => \^dbg_uart_address_reg[5]\,
      I3 => mprj_adr_o_core(10),
      O => \la_ien_storage[31]_i_4_n_0\
    );
\la_ien_storage[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dbus_cmd_rdata_address_reg[3]_0\,
      I1 => \^dbg_uart_address_reg[11]_0\,
      O => \la_ien_storage[127]_i_4_1\(1)
    );
\la_ien_storage[63]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \interface3_bank_bus_dat_r_reg[31]\,
      I1 => \la_out_storage[63]_i_2_n_0\,
      I2 => \la_ien_storage[31]_i_2_n_0\,
      I3 => \la_ien_storage[63]_i_3_n_0\,
      I4 => \la_ien_storage[127]_i_3_n_0\,
      O => \^dbus_cmd_rdata_address_reg[3]_0\
    );
\la_ien_storage[63]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^dbg_uart_address_reg[3]_0\,
      I1 => \^state_reg\,
      I2 => o_rx_finish_reg,
      O => \la_ien_storage[63]_i_3_n_0\
    );
\la_ien_storage[95]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dbus_cmd_rdata_address_reg[2]_2\,
      I1 => \^dbg_uart_address_reg[11]_0\,
      O => \la_ien_storage[127]_i_4_1\(2)
    );
\la_ien_storage[95]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \la_ien_storage[127]_i_3_n_0\,
      I1 => \spimaster_storage_reg[0]\,
      I2 => \interface3_bank_bus_dat_r[7]_i_3_n_0\,
      I3 => \la_ien_storage[31]_i_3_n_0\,
      O => \^dbus_cmd_rdata_address_reg[2]_2\
    );
\la_oe_storage[127]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \spimaster_storage_reg[0]\,
      I1 => \la_oe_storage[127]_i_2_n_0\,
      I2 => \la_ien_storage[127]_i_3_n_0\,
      I3 => \interface3_bank_bus_dat_r_reg[31]\,
      I4 => \^_zz_ibuswishbone_adr_reg[2]\,
      I5 => \^dbg_uart_address_reg[11]_0\,
      O => \dBus_cmd_rData_address_reg[2]_3\(3)
    );
\la_oe_storage[127]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \la_out_storage[63]_i_2_n_0\,
      I1 => \^dbg_uart_address_reg[3]_0\,
      I2 => \^state_reg\,
      O => \la_oe_storage[127]_i_2_n_0\
    );
\la_oe_storage[127]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \_zz_iBusWishbone_ADR_reg[2]_1\,
      I1 => grant_reg(0),
      I2 => \slave_sel_r_reg[6]_0\(4),
      I3 => grant_reg(1),
      I4 => \slave_sel_r_reg[6]\(2),
      I5 => \^state_reg\,
      O => \^_zz_ibuswishbone_adr_reg[2]\
    );
\la_oe_storage[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \interface3_bank_bus_dat_r_reg[31]\,
      I1 => \^_zz_ibuswishbone_adr_reg[2]\,
      I2 => \la_oe_storage[127]_i_2_n_0\,
      I3 => \la_ien_storage[127]_i_3_n_0\,
      I4 => \spimaster_storage_reg[0]\,
      I5 => \^dbg_uart_address_reg[11]_0\,
      O => \dBus_cmd_rData_address_reg[2]_3\(0)
    );
\la_oe_storage[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \spimaster_storage_reg[0]\,
      I1 => \la_oe_storage[127]_i_2_n_0\,
      I2 => \la_ien_storage[127]_i_3_n_0\,
      I3 => \interface3_bank_bus_dat_r_reg[31]\,
      I4 => \^_zz_ibuswishbone_adr_reg[2]\,
      I5 => \^dbg_uart_address_reg[11]_0\,
      O => \dBus_cmd_rData_address_reg[2]_3\(1)
    );
\la_oe_storage[95]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \la_oe_storage[127]_i_2_n_0\,
      I1 => \la_ien_storage[127]_i_3_n_0\,
      I2 => \spimaster_storage_reg[0]\,
      I3 => \interface3_bank_bus_dat_r_reg[31]\,
      I4 => \^_zz_ibuswishbone_adr_reg[2]\,
      I5 => \^dbg_uart_address_reg[11]_0\,
      O => \dBus_cmd_rData_address_reg[2]_3\(2)
    );
\la_out_storage[127]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^dbg_uart_address_reg[11]_0\,
      I1 => \la_ien_storage[127]_i_3_n_0\,
      I2 => \la_out_storage[127]_i_2_n_0\,
      I3 => \^dbg_uart_address_reg[4]\,
      I4 => \la_out_storage[127]_i_3_n_0\,
      I5 => \la_out_storage[127]_i_4_n_0\,
      O => \dbg_uart_address_reg[4]_0\(3)
    );
\la_out_storage[127]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
        port map (
      I0 => \^state_reg\,
      I1 => mprj_adr_o_core(10),
      I2 => \^dbg_uart_address_reg[5]\,
      I3 => \^dbg_uart_address_reg[7]\,
      I4 => \^dbg_uart_address_reg[6]\,
      O => \la_out_storage[127]_i_2_n_0\
    );
\la_out_storage[127]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => lineLoader_address(5),
      I1 => grant_reg(0),
      I2 => \slave_sel_r_reg[6]_0\(5),
      I3 => grant_reg(1),
      I4 => \slave_sel_r_reg[6]\(3),
      I5 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \la_out_storage[127]_i_3_n_0\
    );
\la_out_storage[127]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \spimaster_storage_reg[0]\,
      I1 => \^state_reg\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      O => \la_out_storage[127]_i_4_n_0\
    );
\la_out_storage[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \la_out_storage[127]_i_2_n_0\,
      I1 => \la_ien_storage[127]_i_3_n_0\,
      I2 => \^dbg_uart_address_reg[11]_0\,
      I3 => \la_out_storage[95]_i_2_n_0\,
      I4 => \interface3_bank_bus_dat_r_reg[31]\,
      I5 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \dbg_uart_address_reg[4]_0\(0)
    );
\la_out_storage[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \^dbg_uart_address_reg[11]_0\,
      I1 => \la_ien_storage[127]_i_3_n_0\,
      I2 => \la_out_storage[127]_i_3_n_0\,
      I3 => \la_ien_storage[31]_i_2_n_0\,
      I4 => \la_out_storage[63]_i_2_n_0\,
      I5 => \interface3_bank_bus_dat_r_reg[31]\,
      O => \dbg_uart_address_reg[4]_0\(1)
    );
\la_out_storage[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => \^state_reg\,
      I1 => \^dbg_uart_address_reg[4]\,
      I2 => \^dbg_uart_address_reg[6]\,
      I3 => \^dbg_uart_address_reg[7]\,
      I4 => \^dbg_uart_address_reg[5]\,
      I5 => mprj_adr_o_core(10),
      O => \la_out_storage[63]_i_2_n_0\
    );
\la_out_storage[95]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \la_out_storage[127]_i_2_n_0\,
      I1 => \la_ien_storage[127]_i_3_n_0\,
      I2 => \^dbg_uart_address_reg[11]_0\,
      I3 => \la_out_storage[95]_i_2_n_0\,
      I4 => \interface3_bank_bus_dat_r_reg[31]\,
      I5 => \^_zz_ibuswishbone_adr_reg[2]\,
      O => \dbg_uart_address_reg[4]_0\(2)
    );
\la_out_storage[95]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^dbg_uart_address_reg[3]_0\,
      I1 => \^state_reg\,
      I2 => \spimaster_storage_reg[0]\,
      I3 => \^dbg_uart_address_reg[4]\,
      O => \la_out_storage[95]_i_2_n_0\
    );
\lineLoader_address[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0,
      I1 => decodeStage_hit_valid,
      O => when_IBusCachedPlugin_l250
    );
\lineLoader_address_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_IBusCachedPlugin_l250,
      D => '0',
      Q => lineLoader_address(0),
      R => '0'
    );
\lineLoader_address_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_IBusCachedPlugin_l250,
      D => D(8),
      Q => lineLoader_address(10),
      R => '0'
    );
\lineLoader_address_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_IBusCachedPlugin_l250,
      D => D(9),
      Q => lineLoader_address(11),
      R => '0'
    );
\lineLoader_address_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_IBusCachedPlugin_l250,
      D => D(10),
      Q => lineLoader_address(12),
      R => '0'
    );
\lineLoader_address_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_IBusCachedPlugin_l250,
      D => D(11),
      Q => lineLoader_address(13),
      R => '0'
    );
\lineLoader_address_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_IBusCachedPlugin_l250,
      D => D(12),
      Q => lineLoader_address(14),
      R => '0'
    );
\lineLoader_address_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_IBusCachedPlugin_l250,
      D => D(13),
      Q => lineLoader_address(15),
      R => '0'
    );
\lineLoader_address_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_IBusCachedPlugin_l250,
      D => D(14),
      Q => lineLoader_address(16),
      R => '0'
    );
\lineLoader_address_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_IBusCachedPlugin_l250,
      D => D(15),
      Q => lineLoader_address(17),
      R => '0'
    );
\lineLoader_address_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_IBusCachedPlugin_l250,
      D => D(16),
      Q => lineLoader_address(18),
      R => '0'
    );
\lineLoader_address_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_IBusCachedPlugin_l250,
      D => D(17),
      Q => lineLoader_address(19),
      R => '0'
    );
\lineLoader_address_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_IBusCachedPlugin_l250,
      D => '0',
      Q => lineLoader_address(1),
      R => '0'
    );
\lineLoader_address_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_IBusCachedPlugin_l250,
      D => D(18),
      Q => lineLoader_address(20),
      R => '0'
    );
\lineLoader_address_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_IBusCachedPlugin_l250,
      D => D(19),
      Q => lineLoader_address(21),
      R => '0'
    );
\lineLoader_address_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_IBusCachedPlugin_l250,
      D => D(20),
      Q => lineLoader_address(22),
      R => '0'
    );
\lineLoader_address_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_IBusCachedPlugin_l250,
      D => D(21),
      Q => lineLoader_address(23),
      R => '0'
    );
\lineLoader_address_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_IBusCachedPlugin_l250,
      D => D(22),
      Q => lineLoader_address(24),
      R => '0'
    );
\lineLoader_address_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_IBusCachedPlugin_l250,
      D => D(23),
      Q => lineLoader_address(25),
      R => '0'
    );
\lineLoader_address_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_IBusCachedPlugin_l250,
      D => D(24),
      Q => lineLoader_address(26),
      R => '0'
    );
\lineLoader_address_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_IBusCachedPlugin_l250,
      D => D(25),
      Q => lineLoader_address(27),
      R => '0'
    );
\lineLoader_address_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_IBusCachedPlugin_l250,
      D => D(26),
      Q => lineLoader_address(28),
      R => '0'
    );
\lineLoader_address_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_IBusCachedPlugin_l250,
      D => D(27),
      Q => lineLoader_address(29),
      R => '0'
    );
\lineLoader_address_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_IBusCachedPlugin_l250,
      D => D(0),
      Q => lineLoader_address(2),
      R => '0'
    );
\lineLoader_address_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_IBusCachedPlugin_l250,
      D => D(28),
      Q => lineLoader_address(30),
      R => '0'
    );
\lineLoader_address_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_IBusCachedPlugin_l250,
      D => D(29),
      Q => lineLoader_address(31),
      R => '0'
    );
\lineLoader_address_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_IBusCachedPlugin_l250,
      D => D(1),
      Q => lineLoader_address(3),
      R => '0'
    );
\lineLoader_address_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_IBusCachedPlugin_l250,
      D => D(2),
      Q => lineLoader_address(4),
      R => '0'
    );
\lineLoader_address_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_IBusCachedPlugin_l250,
      D => D(3),
      Q => lineLoader_address(5),
      R => '0'
    );
\lineLoader_address_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_IBusCachedPlugin_l250,
      D => D(4),
      Q => lineLoader_address(6),
      R => '0'
    );
\lineLoader_address_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_IBusCachedPlugin_l250,
      D => D(5),
      Q => lineLoader_address(7),
      R => '0'
    );
\lineLoader_address_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_IBusCachedPlugin_l250,
      D => D(6),
      Q => lineLoader_address(8),
      R => '0'
    );
\lineLoader_address_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_IBusCachedPlugin_l250,
      D => D(7),
      Q => lineLoader_address(9),
      R => '0'
    );
lineLoader_cmdSent_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055550040"
    )
        port map (
      I0 => \^reset0\,
      I1 => lineLoader_valid,
      I2 => \_zz_iBusWishbone_ADR_reg[2]_0\,
      I3 => \^o_wb_ack_reg\,
      I4 => lineLoader_cmdSent,
      I5 => lineLoader_cmdSent_i_2_n_0,
      O => lineLoader_cmdSent_i_1_n_0
    );
lineLoader_cmdSent_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \_zz_iBus_rsp_valid\,
      I1 => lineLoader_wordIndex(0),
      I2 => lineLoader_wordIndex(1),
      I3 => lineLoader_wordIndex(2),
      O => lineLoader_cmdSent_i_2_n_0
    );
lineLoader_cmdSent_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => lineLoader_cmdSent_i_1_n_0,
      Q => lineLoader_cmdSent,
      R => '0'
    );
\lineLoader_flushCounter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99999099"
    )
        port map (
      I0 => \lineLoader_flushCounter_reg_n_0_[0]\,
      I1 => lineLoader_write_tag_0_payload_data_valid,
      I2 => \lineLoader_flushCounter_reg[1]_0\,
      I3 => lineLoader_flushPending_reg_n_0,
      I4 => lineLoader_valid,
      O => \lineLoader_flushCounter[0]_i_1_n_0\
    );
\lineLoader_flushCounter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEE0EE"
    )
        port map (
      I0 => lineLoader_write_tag_0_payload_data_valid,
      I1 => \lineLoader_flushCounter_reg_n_0_[0]\,
      I2 => \lineLoader_flushCounter_reg[1]_0\,
      I3 => lineLoader_flushPending_reg_n_0,
      I4 => lineLoader_valid,
      O => \lineLoader_flushCounter[1]_i_1_n_0\
    );
\lineLoader_flushCounter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \lineLoader_flushCounter[0]_i_1_n_0\,
      Q => \lineLoader_flushCounter_reg_n_0_[0]\,
      R => '0'
    );
\lineLoader_flushCounter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \lineLoader_flushCounter[1]_i_1_n_0\,
      Q => lineLoader_write_tag_0_payload_data_valid,
      R => '0'
    );
lineLoader_flushPending_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FACA"
    )
        port map (
      I0 => lineLoader_flushPending_i_2_n_0,
      I1 => \lineLoader_flushCounter_reg[1]_0\,
      I2 => lineLoader_flushPending_reg_n_0,
      I3 => lineLoader_valid,
      O => lineLoader_flushPending_i_1_n_0
    );
lineLoader_flushPending_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => DebugPlugin_isPipBusy_i_2_n_0,
      I1 => \^q\(3),
      I2 => \^q\(12),
      I3 => \^q\(6),
      O => lineLoader_flushPending_i_2_n_0
    );
lineLoader_flushPending_reg: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => '1',
      D => lineLoader_flushPending_i_1_n_0,
      Q => lineLoader_flushPending_reg_n_0,
      S => \^reset0\
    );
lineLoader_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFF0000"
    )
        port map (
      I0 => lineLoader_wordIndex(2),
      I1 => lineLoader_wordIndex(1),
      I2 => lineLoader_wordIndex(0),
      I3 => \_zz_iBus_rsp_valid\,
      I4 => when_IBusCachedPlugin_l250,
      I5 => lineLoader_valid,
      O => lineLoader_valid_i_1_n_0
    );
lineLoader_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => lineLoader_valid_i_1_n_0,
      Q => lineLoader_valid,
      R => \^reset0\
    );
\lineLoader_wordIndex[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lineLoader_wordIndex(0),
      O => \p_0_in__0\(0)
    );
\lineLoader_wordIndex[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => lineLoader_wordIndex(0),
      I1 => lineLoader_wordIndex(1),
      O => \p_0_in__0\(1)
    );
\lineLoader_wordIndex[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => lineLoader_valid_reg_1,
      I1 => mgmtsoc_reset_re,
      I2 => lineLoader_valid_reg_0,
      I3 => mgmtsoc_vexriscv_debug_reset,
      I4 => mgmtsoc_vexriscv_i_cmd_payload_wr_reg_0,
      O => \^reset0\
    );
\lineLoader_wordIndex[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => lineLoader_wordIndex(2),
      I1 => lineLoader_wordIndex(1),
      I2 => lineLoader_wordIndex(0),
      O => \p_0_in__0\(2)
    );
\lineLoader_wordIndex_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \_zz_iBus_rsp_valid\,
      D => \p_0_in__0\(0),
      Q => lineLoader_wordIndex(0),
      R => \^reset0\
    );
\lineLoader_wordIndex_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \_zz_iBus_rsp_valid\,
      D => \p_0_in__0\(1),
      Q => lineLoader_wordIndex(1),
      R => \^reset0\
    );
\lineLoader_wordIndex_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \_zz_iBus_rsp_valid\,
      D => \p_0_in__0\(2),
      Q => lineLoader_wordIndex(2),
      R => \^reset0\
    );
\litespi_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80D5D580D580D540"
    )
        port map (
      I0 => \litespi_state_reg[0]_0\(3),
      I1 => \litespi_state_reg[2]\,
      I2 => \^co\(0),
      I3 => \litespi_state_reg[0]_0\(2),
      I4 => \litespi_state_reg[0]_0\(0),
      I5 => \litespi_state_reg[0]_0\(1),
      O => \litespi_state_reg[3]_0\(0)
    );
\litespi_state[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \litespi_state_reg[2]_i_2_0\(11),
      I1 => mprj_adr_o_core(16),
      I2 => \litespi_state_reg[2]_i_2_0\(9),
      I3 => mprj_adr_o_core(14),
      I4 => mprj_adr_o_core(15),
      I5 => \litespi_state_reg[2]_i_2_0\(10),
      O => \litespi_state[2]_i_10_n_0\
    );
\litespi_state[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => mprj_adr_o_core(12),
      I1 => \litespi_state_reg[2]_i_2_0\(7),
      I2 => \litespi_state_reg[2]_i_2_0\(8),
      I3 => \^dbg_uart_address_reg[11]\,
      I4 => \litespi_state_reg[2]_i_2_0\(6),
      I5 => mprj_adr_o_core(11),
      O => \litespi_state[2]_i_11_n_0\
    );
\litespi_state[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \litespi_state_reg[2]_i_2_0\(5),
      I1 => mprj_adr_o_core(10),
      I2 => \litespi_state_reg[2]_i_2_0\(3),
      I3 => \^dbg_uart_address_reg[6]\,
      I4 => \^dbg_uart_address_reg[7]\,
      I5 => \litespi_state_reg[2]_i_2_0\(4),
      O => \litespi_state[2]_i_12_n_0\
    );
\litespi_state[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \litespi_state_reg[2]_i_2_0\(2),
      I1 => \^dbg_uart_address_reg[5]\,
      I2 => \litespi_state_reg[2]_i_2_0\(0),
      I3 => \^dbg_uart_address_reg[3]_0\,
      I4 => \^dbg_uart_address_reg[4]\,
      I5 => \litespi_state_reg[2]_i_2_0\(1),
      O => \litespi_state[2]_i_13_n_0\
    );
\litespi_state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \litespi_state_reg[2]_i_2_0\(26),
      I1 => mprj_adr_o_core(31),
      I2 => \litespi_state_reg[2]_i_2_0\(24),
      I3 => mprj_adr_o_core(29),
      I4 => mprj_adr_o_core(30),
      I5 => \litespi_state_reg[2]_i_2_0\(25),
      O => \litespi_state[2]_i_4_n_0\
    );
\litespi_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \litespi_state_reg[2]_i_2_0\(23),
      I1 => mprj_adr_o_core(28),
      I2 => \litespi_state_reg[2]_i_2_0\(21),
      I3 => mprj_adr_o_core(26),
      I4 => mprj_adr_o_core(27),
      I5 => \litespi_state_reg[2]_i_2_0\(22),
      O => \litespi_state[2]_i_5_n_0\
    );
\litespi_state[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \litespi_state_reg[2]_i_2_0\(20),
      I1 => mprj_adr_o_core(25),
      I2 => \litespi_state_reg[2]_i_2_0\(18),
      I3 => mprj_adr_o_core(23),
      I4 => mprj_adr_o_core(24),
      I5 => \litespi_state_reg[2]_i_2_0\(19),
      O => \litespi_state[2]_i_7_n_0\
    );
\litespi_state[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \litespi_state_reg[2]_i_2_0\(17),
      I1 => mprj_adr_o_core(22),
      I2 => \litespi_state_reg[2]_i_2_0\(15),
      I3 => \^dbg_uart_address_reg[18]\,
      I4 => \^dbg_uart_address_reg[19]_0\,
      I5 => \litespi_state_reg[2]_i_2_0\(16),
      O => \litespi_state[2]_i_8_n_0\
    );
\litespi_state[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \litespi_state_reg[2]_i_2_0\(14),
      I1 => mprj_adr_o_core(19),
      I2 => \litespi_state_reg[2]_i_2_0\(12),
      I3 => mprj_adr_o_core(17),
      I4 => mprj_adr_o_core(18),
      I5 => \litespi_state_reg[2]_i_2_0\(13),
      O => \litespi_state[2]_i_9_n_0\
    );
\litespi_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAEAA"
    )
        port map (
      I0 => \litespi_state[3]_i_3_n_0\,
      I1 => \litespi_state_reg[0]_2\,
      I2 => \litespi_state_reg[0]_0\(3),
      I3 => \litespi_state_reg[0]_0\(0),
      I4 => \litespi_state_reg[0]_1\,
      I5 => \litespi_state_reg[0]_3\,
      O => \litespi_state_reg[3]\(0)
    );
\litespi_state[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^dbg_uart_address_reg[29]\(3),
      I1 => mgmtsoc_vexriscv_i_cmd_payload_wr_reg,
      I2 => RAM_reg_i_47_n_0,
      I3 => \litespi_state_reg[0]_4\,
      O => \litespi_state[3]_i_3_n_0\
    );
\litespi_state_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \litespi_state_reg[2]_i_3_n_0\,
      CO(3 downto 2) => \NLW_litespi_state_reg[2]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^co\(0),
      CO(0) => \litespi_state_reg[2]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_litespi_state_reg[2]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \litespi_state[2]_i_4_n_0\,
      S(0) => \litespi_state[2]_i_5_n_0\
    );
\litespi_state_reg[2]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \litespi_state_reg[2]_i_6_n_0\,
      CO(3) => \litespi_state_reg[2]_i_3_n_0\,
      CO(2) => \litespi_state_reg[2]_i_3_n_1\,
      CO(1) => \litespi_state_reg[2]_i_3_n_2\,
      CO(0) => \litespi_state_reg[2]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_litespi_state_reg[2]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \litespi_state[2]_i_7_n_0\,
      S(2) => \litespi_state[2]_i_8_n_0\,
      S(1) => \litespi_state[2]_i_9_n_0\,
      S(0) => \litespi_state[2]_i_10_n_0\
    );
\litespi_state_reg[2]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \litespi_state_reg[2]_i_6_n_0\,
      CO(2) => \litespi_state_reg[2]_i_6_n_1\,
      CO(1) => \litespi_state_reg[2]_i_6_n_2\,
      CO(0) => \litespi_state_reg[2]_i_6_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_litespi_state_reg[2]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \litespi_state[2]_i_11_n_0\,
      S(2) => \litespi_state[2]_i_12_n_0\,
      S(1) => \litespi_state[2]_i_13_n_0\,
      S(0) => S(0)
    );
\memory_to_writeBack_MEMORY_READ_DATA[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => count_reg(19),
      I1 => count_reg(6),
      I2 => count_reg(15),
      I3 => count_reg(2),
      O => \memory_to_writeBack_MEMORY_READ_DATA[1]_i_10_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => count_reg(8),
      I1 => count_reg(7),
      I2 => count_reg(1),
      I3 => count_reg(0),
      O => \memory_to_writeBack_MEMORY_READ_DATA[1]_i_11_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \litespi_state_reg[0]_0\(0),
      I1 => \litespi_state_reg[0]_0\(2),
      I2 => \litespi_state_reg[0]_0\(1),
      I3 => \litespi_state_reg[0]_0\(3),
      O => \^litespi_state_reg[0]\
    );
\memory_to_writeBack_MEMORY_READ_DATA[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[1]_i_7_n_0\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[1]_i_8_n_0\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[1]_i_9_n_0\,
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[1]_i_10_n_0\,
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[1]_i_11_n_0\,
      O => count_reg_10_sn_1
    );
\memory_to_writeBack_MEMORY_READ_DATA[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => count_reg(10),
      I1 => count_reg(5),
      I2 => count_reg(16),
      I3 => count_reg(14),
      O => \memory_to_writeBack_MEMORY_READ_DATA[1]_i_7_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => count_reg(12),
      I1 => count_reg(9),
      I2 => count_reg(17),
      I3 => count_reg(4),
      O => \memory_to_writeBack_MEMORY_READ_DATA[1]_i_8_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => count_reg(13),
      I1 => count_reg(11),
      I2 => count_reg(18),
      I3 => count_reg(3),
      O => \memory_to_writeBack_MEMORY_READ_DATA[1]_i_9_n_0\
    );
\mgmtsoc_litespimmap_burst_adr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \mgmtsoc_litespimmap_burst_adr_reg[29]\,
      I1 => mprj_adr_o_core(12),
      I2 => \^litespi_grant_reg\,
      I3 => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(7),
      O => \litespi_state_reg[3]_1\(7)
    );
\mgmtsoc_litespimmap_burst_adr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \mgmtsoc_litespimmap_burst_adr_reg[29]\,
      I1 => \^dbg_uart_address_reg[11]\,
      I2 => \^litespi_grant_reg\,
      I3 => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(8),
      O => \litespi_state_reg[3]_1\(8)
    );
\mgmtsoc_litespimmap_burst_adr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \mgmtsoc_litespimmap_burst_adr_reg[29]\,
      I1 => mprj_adr_o_core(14),
      I2 => \^litespi_grant_reg\,
      I3 => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(9),
      O => \litespi_state_reg[3]_1\(9)
    );
\mgmtsoc_litespimmap_burst_adr[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \mgmtsoc_litespimmap_burst_adr_reg[29]\,
      I1 => mprj_adr_o_core(15),
      I2 => \^litespi_grant_reg\,
      I3 => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(10),
      O => \litespi_state_reg[3]_1\(10)
    );
\mgmtsoc_litespimmap_burst_adr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \mgmtsoc_litespimmap_burst_adr_reg[29]\,
      I1 => mprj_adr_o_core(16),
      I2 => \^litespi_grant_reg\,
      I3 => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(11),
      O => \litespi_state_reg[3]_1\(11)
    );
\mgmtsoc_litespimmap_burst_adr[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slave_sel_r_reg[6]\(14),
      I1 => grant_reg(1),
      I2 => \slave_sel_r_reg[6]_0\(16),
      I3 => grant_reg(0),
      I4 => lineLoader_address(16),
      O => mprj_adr_o_core(16)
    );
\mgmtsoc_litespimmap_burst_adr[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \mgmtsoc_litespimmap_burst_adr_reg[29]\,
      I1 => mprj_adr_o_core(17),
      I2 => \^litespi_grant_reg\,
      I3 => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(12),
      O => \litespi_state_reg[3]_1\(12)
    );
\mgmtsoc_litespimmap_burst_adr[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slave_sel_r_reg[6]\(15),
      I1 => grant_reg(1),
      I2 => \slave_sel_r_reg[6]_0\(17),
      I3 => grant_reg(0),
      I4 => lineLoader_address(17),
      O => mprj_adr_o_core(17)
    );
\mgmtsoc_litespimmap_burst_adr[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \mgmtsoc_litespimmap_burst_adr_reg[29]\,
      I1 => mprj_adr_o_core(18),
      I2 => \^litespi_grant_reg\,
      I3 => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(13),
      O => \litespi_state_reg[3]_1\(13)
    );
\mgmtsoc_litespimmap_burst_adr[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slave_sel_r_reg[6]\(16),
      I1 => grant_reg(1),
      I2 => \slave_sel_r_reg[6]_0\(18),
      I3 => grant_reg(0),
      I4 => lineLoader_address(18),
      O => mprj_adr_o_core(18)
    );
\mgmtsoc_litespimmap_burst_adr[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \mgmtsoc_litespimmap_burst_adr_reg[29]\,
      I1 => mprj_adr_o_core(19),
      I2 => \^litespi_grant_reg\,
      I3 => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(14),
      O => \litespi_state_reg[3]_1\(14)
    );
\mgmtsoc_litespimmap_burst_adr[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slave_sel_r_reg[6]\(17),
      I1 => grant_reg(1),
      I2 => \slave_sel_r_reg[6]_0\(19),
      I3 => grant_reg(0),
      I4 => lineLoader_address(19),
      O => mprj_adr_o_core(19)
    );
\mgmtsoc_litespimmap_burst_adr[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \mgmtsoc_litespimmap_burst_adr_reg[29]\,
      I1 => \^dbg_uart_address_reg[18]\,
      I2 => \^litespi_grant_reg\,
      I3 => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(15),
      O => \litespi_state_reg[3]_1\(15)
    );
\mgmtsoc_litespimmap_burst_adr[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \mgmtsoc_litespimmap_burst_adr_reg[29]\,
      I1 => \^dbg_uart_address_reg[19]_0\,
      I2 => \^litespi_grant_reg\,
      I3 => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(16),
      O => \litespi_state_reg[3]_1\(16)
    );
\mgmtsoc_litespimmap_burst_adr[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \mgmtsoc_litespimmap_burst_adr_reg[29]\,
      I1 => mprj_adr_o_core(22),
      I2 => \^litespi_grant_reg\,
      I3 => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(17),
      O => \litespi_state_reg[3]_1\(17)
    );
\mgmtsoc_litespimmap_burst_adr[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slave_sel_r_reg[6]\(20),
      I1 => grant_reg(1),
      I2 => \slave_sel_r_reg[6]_0\(22),
      I3 => grant_reg(0),
      I4 => lineLoader_address(22),
      O => mprj_adr_o_core(22)
    );
\mgmtsoc_litespimmap_burst_adr[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \mgmtsoc_litespimmap_burst_adr_reg[29]\,
      I1 => mprj_adr_o_core(23),
      I2 => \^litespi_grant_reg\,
      I3 => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(18),
      O => \litespi_state_reg[3]_1\(18)
    );
\mgmtsoc_litespimmap_burst_adr[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slave_sel_r_reg[6]\(21),
      I1 => grant_reg(1),
      I2 => \slave_sel_r_reg[6]_0\(23),
      I3 => grant_reg(0),
      I4 => lineLoader_address(23),
      O => mprj_adr_o_core(23)
    );
\mgmtsoc_litespimmap_burst_adr[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \mgmtsoc_litespimmap_burst_adr_reg[29]\,
      I1 => mprj_adr_o_core(24),
      I2 => \^litespi_grant_reg\,
      I3 => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(19),
      O => \litespi_state_reg[3]_1\(19)
    );
\mgmtsoc_litespimmap_burst_adr[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \mgmtsoc_litespimmap_burst_adr_reg[29]\,
      I1 => mprj_adr_o_core(25),
      I2 => \^litespi_grant_reg\,
      I3 => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(20),
      O => \litespi_state_reg[3]_1\(20)
    );
\mgmtsoc_litespimmap_burst_adr[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \mgmtsoc_litespimmap_burst_adr_reg[29]\,
      I1 => mprj_adr_o_core(26),
      I2 => \^litespi_grant_reg\,
      I3 => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(21),
      O => \litespi_state_reg[3]_1\(21)
    );
\mgmtsoc_litespimmap_burst_adr[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \mgmtsoc_litespimmap_burst_adr_reg[29]\,
      I1 => mprj_adr_o_core(27),
      I2 => \^litespi_grant_reg\,
      I3 => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(22),
      O => \litespi_state_reg[3]_1\(22)
    );
\mgmtsoc_litespimmap_burst_adr[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \mgmtsoc_litespimmap_burst_adr_reg[29]\,
      I1 => mprj_adr_o_core(28),
      I2 => \^litespi_grant_reg\,
      I3 => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(23),
      O => \litespi_state_reg[3]_1\(23)
    );
\mgmtsoc_litespimmap_burst_adr[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \mgmtsoc_litespimmap_burst_adr_reg[29]\,
      I1 => mprj_adr_o_core(29),
      I2 => \^litespi_grant_reg\,
      I3 => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(24),
      O => \litespi_state_reg[3]_1\(24)
    );
\mgmtsoc_litespimmap_burst_adr[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \mgmtsoc_litespimmap_burst_adr_reg[29]\,
      I1 => mprj_adr_o_core(30),
      I2 => \^litespi_grant_reg\,
      I3 => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(25),
      O => \litespi_state_reg[3]_1\(25)
    );
\mgmtsoc_litespimmap_burst_adr[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \mgmtsoc_litespimmap_burst_adr_reg[29]\,
      I1 => mprj_adr_o_core(31),
      I2 => \^litespi_grant_reg\,
      I3 => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(26),
      O => \litespi_state_reg[3]_1\(26)
    );
\mgmtsoc_litespimmap_burst_adr[29]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \litespi_state_reg[0]_1\,
      I1 => litespiphy_state(1),
      I2 => litespiphy_state(0),
      I3 => \^litespi_state_reg[0]\,
      O => \^litespi_grant_reg\
    );
\mgmtsoc_litespimmap_burst_adr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \mgmtsoc_litespimmap_burst_adr_reg[29]\,
      I1 => \^dbg_uart_address_reg[3]_0\,
      I2 => \^litespi_grant_reg\,
      I3 => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(0),
      O => \litespi_state_reg[3]_1\(0)
    );
\mgmtsoc_litespimmap_burst_adr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \mgmtsoc_litespimmap_burst_adr_reg[29]\,
      I1 => \^dbg_uart_address_reg[4]\,
      I2 => \^litespi_grant_reg\,
      I3 => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(1),
      O => \litespi_state_reg[3]_1\(1)
    );
\mgmtsoc_litespimmap_burst_adr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \mgmtsoc_litespimmap_burst_adr_reg[29]\,
      I1 => \^dbg_uart_address_reg[5]\,
      I2 => \^litespi_grant_reg\,
      I3 => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(2),
      O => \litespi_state_reg[3]_1\(2)
    );
\mgmtsoc_litespimmap_burst_adr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \mgmtsoc_litespimmap_burst_adr_reg[29]\,
      I1 => \^dbg_uart_address_reg[6]\,
      I2 => \^litespi_grant_reg\,
      I3 => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(3),
      O => \litespi_state_reg[3]_1\(3)
    );
\mgmtsoc_litespimmap_burst_adr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \mgmtsoc_litespimmap_burst_adr_reg[29]\,
      I1 => \^dbg_uart_address_reg[7]\,
      I2 => \^litespi_grant_reg\,
      I3 => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(4),
      O => \litespi_state_reg[3]_1\(4)
    );
\mgmtsoc_litespimmap_burst_adr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \mgmtsoc_litespimmap_burst_adr_reg[29]\,
      I1 => mprj_adr_o_core(10),
      I2 => \^litespi_grant_reg\,
      I3 => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(5),
      O => \litespi_state_reg[3]_1\(5)
    );
\mgmtsoc_litespimmap_burst_adr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \mgmtsoc_litespimmap_burst_adr_reg[29]\,
      I1 => mprj_adr_o_core(11),
      I2 => \^litespi_grant_reg\,
      I3 => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(6),
      O => \litespi_state_reg[3]_1\(6)
    );
\mgmtsoc_litespimmap_storage[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^la_ien_storage[127]_i_4_0\,
      I1 => \^dbg_uart_address_reg[12]\,
      O => \interface3_bank_bus_dat_r[31]_i_1_1\(0)
    );
\mgmtsoc_litespimmap_storage[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \la_ien_storage[127]_i_3_n_0\,
      I1 => \la_ien_storage[127]_i_4_n_0\,
      O => \^la_ien_storage[127]_i_4_0\
    );
\mgmtsoc_litespisdrphycore_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF74"
    )
        port map (
      I0 => p_0_in33_in,
      I1 => \litespi_state_reg[0]_1\,
      I2 => \^mgmtsoc_litespimmap_burst_cs_reg\,
      I3 => mgmtsoc_vexriscv_i_cmd_payload_wr_reg_0,
      O => SR(0)
    );
\mgmtsoc_litespisdrphycore_count[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000FFFF0000"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^dbg_uart_address_reg[29]\(3),
      I2 => mgmtsoc_vexriscv_i_cmd_payload_wr_reg,
      I3 => RAM_reg_i_47_n_0,
      I4 => \litespi_state_reg[0]_4\,
      I5 => \litespi_state_reg[2]\,
      O => \^mgmtsoc_litespimmap_burst_cs_reg\
    );
\mgmtsoc_litespisdrphycore_sr_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[11]_i_2_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_1\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[10]\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[10]_i_3_n_0\,
      O => \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(5)
    );
\mgmtsoc_litespisdrphycore_sr_out[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[10]_i_5_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_2\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out[12]_i_5_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[10]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBF8"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_25_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_6\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\,
      O => \mgmtsoc_litespisdrphycore_sr_out[10]_i_5_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[11]_i_2_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[11]\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_1\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[12]_i_3_n_0\,
      O => \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(6)
    );
\mgmtsoc_litespisdrphycore_sr_out[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[15]_i_4_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[11]_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_2\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[17]_i_4_n_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[13]_i_4_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[11]_i_2_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[13]_i_2_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_1\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[12]\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[12]_i_3_n_0\,
      O => \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(7)
    );
\mgmtsoc_litespisdrphycore_sr_out[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[12]_i_5_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_2\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out[18]_i_4_n_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[12]_i_6_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[12]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5FCF5FC0"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[24]_i_2_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_23_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_18_n_0\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\,
      O => \mgmtsoc_litespisdrphycore_sr_out[12]_i_5_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAABFBFBFAABFAA"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\,
      I1 => \mgmtsoc_master_rx_fifo_source_payload_data_reg[0]\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_10_0\(2),
      I3 => \mgmtsoc_litespisdrphycore_sr_out[25]_i_4_2\,
      I4 => \^dbg_uart_address_reg[5]\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[12]_i_3_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[12]_i_6_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[13]_i_2_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[13]\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_1\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[14]_i_2_n_0\,
      O => \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(8)
    );
\mgmtsoc_litespisdrphycore_sr_out[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[17]_i_4_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[13]_i_4_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_2\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[19]_i_4_n_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[15]_i_4_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[13]_i_2_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAABFBFBF"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_14_0\,
      I2 => \^dbg_uart_address_reg[4]\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_10_0\(1),
      I4 => \litespi_state_reg[0]_1\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\,
      O => \mgmtsoc_litespisdrphycore_sr_out[13]_i_4_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[14]_i_2_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[14]\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_1\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[15]_i_2_n_0\,
      O => \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(9)
    );
\mgmtsoc_litespisdrphycore_sr_out[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[18]_i_4_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[14]_i_4_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_2\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[20]_i_4_n_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[16]_i_5_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[14]_i_2_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_25_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\,
      O => \mgmtsoc_litespisdrphycore_sr_out[14]_i_4_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[15]_i_2_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[15]\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_1\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[16]_i_3_n_0\,
      O => \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(10)
    );
\mgmtsoc_litespisdrphycore_sr_out[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[19]_i_4_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[15]_i_4_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_2\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[21]_i_6_n_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[17]_i_4_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[15]_i_2_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[29]_i_2_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_44_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[15]_i_4_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[17]_i_2_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_1\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[16]\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[16]_i_3_n_0\,
      O => \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(11)
    );
\mgmtsoc_litespisdrphycore_sr_out[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[20]_i_4_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[16]_i_5_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_2\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[22]_i_6_n_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[18]_i_4_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[16]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F4"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[24]_i_2_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_23_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[16]_i_5_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[17]_i_2_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[17]\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_1\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[18]_i_2_n_0\,
      O => \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(12)
    );
\mgmtsoc_litespisdrphycore_sr_out[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[21]_i_6_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[17]_i_4_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_2\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[23]_i_4_n_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[19]_i_4_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[17]_i_2_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[9]_i_3_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_36_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[17]_i_4_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[18]_i_2_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[18]\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_1\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[19]_i_2_n_0\,
      O => \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(13)
    );
\mgmtsoc_litespisdrphycore_sr_out[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[22]_i_6_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[18]_i_4_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_2\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[24]_i_4_n_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[20]_i_4_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[18]_i_2_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[18]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_6\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_30_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[18]_i_4_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[19]_i_2_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[19]\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_1\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[20]_i_2_n_0\,
      O => \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(14)
    );
\mgmtsoc_litespisdrphycore_sr_out[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[23]_i_4_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[19]_i_4_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_2\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[21]_i_5_n_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[21]_i_6_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[19]_i_2_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[19]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[19]_i_2_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_41_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[19]_i_4_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[20]_i_2_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[20]\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_1\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[21]_i_3_n_0\,
      O => \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(15)
    );
\mgmtsoc_litespisdrphycore_sr_out[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[24]_i_4_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[20]_i_4_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_2\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[22]_i_5_n_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[22]_i_6_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[20]_i_2_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_18_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_20_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[20]_i_4_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[22]_i_3_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_1\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[21]\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[21]_i_3_n_0\,
      O => \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(16)
    );
\mgmtsoc_litespisdrphycore_sr_out[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[21]_i_5_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[21]_i_6_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_2\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[27]_i_4_n_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[23]_i_4_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[21]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[21]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_36_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out[9]_i_3_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_38_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[21]_i_5_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[21]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_35_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_33_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[21]_i_6_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[23]_i_2_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_1\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[22]\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[22]_i_3_n_0\,
      O => \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(17)
    );
\mgmtsoc_litespisdrphycore_sr_out[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[22]_i_5_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[22]_i_6_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_2\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[28]_i_4_n_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[24]_i_4_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[22]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[22]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_30_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_6\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_29_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[22]_i_5_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[22]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_25_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_27_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[22]_i_6_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[23]_i_2_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[23]\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_1\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[24]_i_2_n_0\,
      O => \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(18)
    );
\mgmtsoc_litespisdrphycore_sr_out[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[27]_i_4_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out[23]_i_4_n_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_2\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out[25]_i_4_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[23]_i_2_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_44_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out[29]_i_2_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_43_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[23]_i_4_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[24]_i_2_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[24]\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_1\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[25]_i_2_n_0\,
      O => \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(19)
    );
\mgmtsoc_litespisdrphycore_sr_out[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[28]_i_4_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out[24]_i_4_n_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_2\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out[26]_i_4_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[24]_i_2_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFBBCF88"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_23_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out[24]_i_2_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_22_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[24]_i_4_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[25]_i_2_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[25]\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_1\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[26]_i_2_n_0\,
      O => \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(20)
    );
\mgmtsoc_litespisdrphycore_sr_out[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[25]_i_4_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_2\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_15_n_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out[27]_i_4_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[25]_i_2_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[29]_i_4_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_36_n_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[25]_i_6_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[25]_i_4_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBEBBBB88828888"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[9]_i_3_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[23]_i_2_2\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out[25]_i_4_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[25]_i_4_1\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out[23]_i_2_0\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_38_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[25]_i_6_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[26]_i_2_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[26]\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_1\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[27]_i_2_n_0\,
      O => \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(21)
    );
\mgmtsoc_litespisdrphycore_sr_out[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[26]_i_4_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_2\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_9_n_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out[28]_i_4_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[26]_i_2_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[30]_i_6_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_30_n_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[26]_i_6_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[26]_i_4_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBEBBBB88828888"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_6\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[23]_i_2_2\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out[25]_i_4_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[25]_i_4_1\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out[23]_i_2_0\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_29_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[26]_i_6_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[27]_i_2_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[27]\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_1\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[28]_i_2_n_0\,
      O => \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(22)
    );
\mgmtsoc_litespisdrphycore_sr_out[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_15_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[27]_i_4_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_2\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_13_n_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[29]_i_4_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[27]_i_2_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFBEB2F3C38E82"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_41_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[23]_i_2_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out[23]_i_2_1\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[19]_i_2_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out[23]_i_2_2\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_40_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[27]_i_4_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[28]_i_2_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[28]\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_1\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[29]_i_2_n_0\,
      O => \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(23)
    );
\mgmtsoc_litespisdrphycore_sr_out[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_9_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[28]_i_4_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_2\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_11_n_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[30]_i_6_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[28]_i_2_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFBEB2F3C38E82"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_20_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[23]_i_2_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out[23]_i_2_1\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_18_n_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out[23]_i_2_2\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_19_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[28]_i_4_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[29]_i_2_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[29]\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out[30]_i_2_n_0\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_1\,
      O => \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(24)
    );
\mgmtsoc_litespisdrphycore_sr_out[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_13_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[29]_i_4_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_2\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_14_n_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_15_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[29]_i_2_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3CFC3BE8EB282"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_33_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[23]_i_2_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out[23]_i_2_1\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_34_n_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_35_n_0\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[23]_i_2_2\,
      O => \mgmtsoc_litespisdrphycore_sr_out[29]_i_4_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[30]_i_2_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[30]\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_4_n_0\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_1\,
      O => \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(25)
    );
\mgmtsoc_litespisdrphycore_sr_out[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_11_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[30]_i_6_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_2\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_8_n_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_9_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[30]_i_2_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFBEB2F3C38E82"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_27_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[23]_i_2_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out[23]_i_2_1\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_25_n_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out[23]_i_2_2\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_26_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[30]_i_6_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_25_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_26_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_27_n_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_28_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_10_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_6\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_29_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_30_n_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_31_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_11_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF0F0F3333AAAA"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_32_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_33_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_34_n_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_35_n_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_12_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000AACCAACC"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_36_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_37_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out[9]_i_3_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_38_n_0\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_13_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[19]_i_2_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_40_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_41_n_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_42_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_14_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[29]_i_2_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_43_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_44_n_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_45_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_15_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF0DFF0DFF0D"
    )
        port map (
      I0 => \litespi_state_reg[0]_0\(2),
      I1 => \litespi_state_reg[0]_0\(1),
      I2 => \^dbg_uart_address_reg[3]_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[25]_i_4_2\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_10_0\(0),
      I5 => \mgmtsoc_master_rx_fifo_source_payload_data_reg[0]\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_18_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_14_0\,
      I1 => \^dbg_uart_address_reg[19]_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_10_0\(16),
      I3 => \litespi_state_reg[0]_1\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_19_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C050C050FFFFC050"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_3_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_4_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[31]\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[31]_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_0\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg[31]_1\,
      O => \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(26)
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_14_0\,
      I1 => \^dbg_uart_address_reg[11]\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_10_0\(8),
      I3 => \litespi_state_reg[0]_1\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_20_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_14_0\,
      I1 => mprj_adr_o_core(29),
      I2 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_10_0\(24),
      I3 => \litespi_state_reg[0]_1\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_21_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_14_0\,
      I1 => mprj_adr_o_core(17),
      I2 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_10_0\(12),
      I3 => \litespi_state_reg[0]_1\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_22_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF0DFF0DFF0D"
    )
        port map (
      I0 => \litespi_state_reg[0]_0\(2),
      I1 => \litespi_state_reg[0]_0\(1),
      I2 => \^dbg_uart_address_reg[7]\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[25]_i_4_2\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_10_0\(4),
      I5 => \mgmtsoc_master_rx_fifo_source_payload_data_reg[0]\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_23_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_14_0\,
      I1 => mprj_adr_o_core(25),
      I2 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_10_0\(20),
      I3 => \litespi_state_reg[0]_1\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_24_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF0DFF0DFF0D"
    )
        port map (
      I0 => \litespi_state_reg[0]_0\(2),
      I1 => \litespi_state_reg[0]_0\(1),
      I2 => \^dbg_uart_address_reg[5]\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[25]_i_4_2\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_10_0\(2),
      I5 => \mgmtsoc_master_rx_fifo_source_payload_data_reg[0]\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_25_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_14_0\,
      I1 => mprj_adr_o_core(23),
      I2 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_10_0\(18),
      I3 => \litespi_state_reg[0]_1\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_26_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF0DFF0DFF0D"
    )
        port map (
      I0 => \litespi_state_reg[0]_0\(2),
      I1 => \litespi_state_reg[0]_0\(1),
      I2 => mprj_adr_o_core(15),
      I3 => \mgmtsoc_litespisdrphycore_sr_out[25]_i_4_2\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_10_0\(10),
      I5 => \mgmtsoc_master_rx_fifo_source_payload_data_reg[0]\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_27_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_14_0\,
      I1 => mprj_adr_o_core(31),
      I2 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_10_0\(26),
      I3 => \litespi_state_reg[0]_1\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_28_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_14_0\,
      I1 => mprj_adr_o_core(19),
      I2 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_10_0\(14),
      I3 => \litespi_state_reg[0]_1\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_29_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_8_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_9_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_2\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_10_n_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_11_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF0DFF0DFF0D"
    )
        port map (
      I0 => \litespi_state_reg[0]_0\(2),
      I1 => \litespi_state_reg[0]_0\(1),
      I2 => mprj_adr_o_core(11),
      I3 => \mgmtsoc_litespisdrphycore_sr_out[25]_i_4_2\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_10_0\(6),
      I5 => \mgmtsoc_master_rx_fifo_source_payload_data_reg[0]\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_30_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_14_0\,
      I1 => mprj_adr_o_core(27),
      I2 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_10_0\(22),
      I3 => \litespi_state_reg[0]_1\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_31_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_14_0\,
      I1 => mprj_adr_o_core(30),
      I2 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_10_0\(25),
      I3 => \litespi_state_reg[0]_1\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_32_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF0DFF0DFF0D"
    )
        port map (
      I0 => \litespi_state_reg[0]_0\(2),
      I1 => \litespi_state_reg[0]_0\(1),
      I2 => mprj_adr_o_core(14),
      I3 => \mgmtsoc_litespisdrphycore_sr_out[25]_i_4_2\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_10_0\(9),
      I5 => \mgmtsoc_master_rx_fifo_source_payload_data_reg[0]\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_33_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_14_0\,
      I1 => mprj_adr_o_core(22),
      I2 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_10_0\(17),
      I3 => \litespi_state_reg[0]_1\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_34_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_14_0\,
      I1 => \^dbg_uart_address_reg[4]\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_10_0\(1),
      I3 => \litespi_state_reg[0]_1\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_35_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF0DFF0DFF0D"
    )
        port map (
      I0 => \litespi_state_reg[0]_0\(2),
      I1 => \litespi_state_reg[0]_0\(1),
      I2 => mprj_adr_o_core(10),
      I3 => \mgmtsoc_litespisdrphycore_sr_out[25]_i_4_2\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_10_0\(5),
      I5 => \mgmtsoc_master_rx_fifo_source_payload_data_reg[0]\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_36_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_14_0\,
      I1 => mprj_adr_o_core(26),
      I2 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_10_0\(21),
      I3 => \litespi_state_reg[0]_1\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_37_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_14_0\,
      I1 => mprj_adr_o_core(18),
      I2 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_10_0\(13),
      I3 => \litespi_state_reg[0]_1\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_38_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFFAA33AA33"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_12_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_13_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_14_n_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_15_n_0\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_2\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_4_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_14_0\,
      I1 => \^dbg_uart_address_reg[18]\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_10_0\(15),
      I3 => \litespi_state_reg[0]_1\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_40_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF0DFF0DFF0D"
    )
        port map (
      I0 => \litespi_state_reg[0]_0\(2),
      I1 => \litespi_state_reg[0]_0\(1),
      I2 => mprj_adr_o_core(12),
      I3 => \mgmtsoc_litespisdrphycore_sr_out[25]_i_4_2\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_10_0\(7),
      I5 => \mgmtsoc_master_rx_fifo_source_payload_data_reg[0]\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_41_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_14_0\,
      I1 => mprj_adr_o_core(28),
      I2 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_10_0\(23),
      I3 => \litespi_state_reg[0]_1\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_42_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_14_0\,
      I1 => mprj_adr_o_core(16),
      I2 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_10_0\(11),
      I3 => \litespi_state_reg[0]_1\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_43_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_14_0\,
      I1 => \^dbg_uart_address_reg[6]\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_10_0\(3),
      I3 => \litespi_state_reg[0]_1\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_44_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_14_0\,
      I1 => mprj_adr_o_core(24),
      I2 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_10_0\(19),
      I3 => \litespi_state_reg[0]_1\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_45_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_18_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_19_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_20_n_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_21_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_8_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[24]_i_2_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_22_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_23_n_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_24_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_9_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[6]_i_3_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_1\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_7\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_8\,
      O => \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(0)
    );
\mgmtsoc_litespisdrphycore_sr_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[7]_i_2_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_1\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[6]\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[6]_i_3_n_0\,
      O => \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(1)
    );
\mgmtsoc_litespisdrphycore_sr_out[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFEFF0000"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_6\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_2\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[8]_i_5_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[6]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[7]_i_2_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[7]\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_1\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[8]_i_3_n_0\,
      O => \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(2)
    );
\mgmtsoc_litespisdrphycore_sr_out[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg[7]_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_2\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out[9]_i_5_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[7]_i_2_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[9]_i_3_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_1\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[8]\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[8]_i_3_n_0\,
      O => \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(3)
    );
\mgmtsoc_litespisdrphycore_sr_out[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[8]_i_5_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_2\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out[10]_i_5_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[8]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF8FB"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_18_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[24]_i_2_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\,
      O => \mgmtsoc_litespisdrphycore_sr_out[8]_i_5_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[10]_i_3_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_1\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[9]\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[9]_i_3_n_0\,
      O => \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(4)
    );
\mgmtsoc_litespisdrphycore_sr_out[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[9]_i_5_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_2\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out[15]_i_4_n_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[11]_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[9]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBF8"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_35_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[9]_i_3_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\,
      O => \mgmtsoc_litespisdrphycore_sr_out[9]_i_5_n_0\
    );
\mgmtsoc_litespisdrphycore_storage[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \^la_ien_storage[127]_i_4_0\,
      I1 => mprj_adr_o_core(12),
      I2 => mprj_adr_o_core(11),
      I3 => \^state_reg\,
      I4 => \^dbg_uart_address_reg[11]\,
      I5 => \^dbg_uart_address_reg[13]_6\,
      O => \dBus_cmd_rData_address_reg[12]_4\(0)
    );
\mgmtsoc_litespisdrphycore_storage[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => mprj_adr_o_core(15),
      I1 => mprj_adr_o_core(14),
      I2 => \^state_reg\,
      O => \^dbg_uart_address_reg[13]_6\
    );
\mgmtsoc_load_storage[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^la_ien_storage[127]_i_4_0\,
      I1 => \^dbg_uart_address_reg[13]\,
      O => E(0)
    );
\mgmtsoc_load_storage[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => mprj_adr_o_core(15),
      I1 => mprj_adr_o_core(14),
      I2 => \^state_reg\,
      I3 => mprj_adr_o_core(11),
      I4 => mprj_adr_o_core(12),
      I5 => \^dbg_uart_address_reg[11]\,
      O => \^dbg_uart_address_reg[13]\
    );
\mgmtsoc_master_phyconfig_storage[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dbus_cmd_rdata_address_reg[3]_0\,
      I1 => \^dbg_uart_address_reg[12]\,
      O => \interface3_bank_bus_dat_r[31]_i_1_0\(0)
    );
\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => mgmtsoc_vexriscv_i_cmd_payload_wr_reg_0,
      I1 => \mgmtsoc_master_rx_fifo_source_payload_data_reg[0]\,
      I2 => \^mgmtsoc_master_rx_fifo_source_valid_reg_0\(0),
      O => int_rst_reg_0(0)
    );
\mgmtsoc_master_rx_fifo_source_payload_data[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5575555555555555"
    )
        port map (
      I0 => mgmtsoc_master_status_status(0),
      I1 => \^dbg_uart_address_reg[12]\,
      I2 => \la_ien_storage[127]_i_3_n_0\,
      I3 => \la_ien_storage[31]_i_3_n_0\,
      I4 => \interface3_bank_bus_dat_r_reg[31]\,
      I5 => \la_ien_storage[31]_i_2_n_0\,
      O => \^mgmtsoc_master_rx_fifo_source_valid_reg_0\(0)
    );
mgmtsoc_master_rx_fifo_source_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C0AA00AA"
    )
        port map (
      I0 => mgmtsoc_master_status_status(0),
      I1 => litespiphy_state(0),
      I2 => litespiphy_state(1),
      I3 => \^mgmtsoc_master_rx_fifo_source_valid_reg_0\(0),
      I4 => \litespi_state_reg[0]_1\,
      I5 => mgmtsoc_vexriscv_i_cmd_payload_wr_reg_0,
      O => mgmtsoc_master_rx_fifo_source_valid_reg
    );
mgmtsoc_master_tx_fifo_source_valid_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \la_ien_storage[127]_i_3_n_0\,
      I1 => \la_ien_storage[31]_i_2_n_0\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \la_ien_storage[31]_i_3_n_0\,
      O => \FSM_onehot_grant_reg[1]_1\
    );
mgmtsoc_pending_re_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \spimaster_storage_reg[0]\,
      I1 => \la_oe_storage[127]_i_2_n_0\,
      I2 => \la_ien_storage[127]_i_3_n_0\,
      I3 => \interface3_bank_bus_dat_r_reg[31]\,
      I4 => \^_zz_ibuswishbone_adr_reg[2]\,
      I5 => \^dbg_uart_address_reg[13]\,
      O => \dBus_cmd_rData_address_reg[2]\
    );
\mgmtsoc_reload_storage[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dbus_cmd_rdata_address_reg[2]_2\,
      I1 => \^dbg_uart_address_reg[13]\,
      O => \mgmtsoc_load_storage[31]_i_2_0\(0)
    );
mgmtsoc_reset_re_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^la_ien_storage[127]_i_4_0\,
      I1 => \^dbus_cmd_rdata_address_reg[11]\,
      O => csrbank0_reset0_re
    );
\mgmtsoc_reset_storage[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \uart_enable_storage_reg[0]_0\,
      I1 => \^la_ien_storage[127]_i_4_0\,
      I2 => \^dbus_cmd_rdata_address_reg[11]\,
      I3 => lineLoader_valid_reg_1,
      O => \mgmtsoc_reset_storage_reg[0]\
    );
\mgmtsoc_reset_storage[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \user_irq_ena_storage_reg[1]_1\,
      I1 => \^la_ien_storage[127]_i_4_0\,
      I2 => \^dbus_cmd_rdata_address_reg[11]\,
      I3 => lineLoader_valid_reg_0,
      O => \mgmtsoc_reset_storage_reg[1]\
    );
\mgmtsoc_scratch_storage[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dbus_cmd_rdata_address_reg[2]_2\,
      I1 => \^dbus_cmd_rdata_address_reg[11]\,
      O => \interface0_bank_bus_dat_r[31]_i_1_0\(0)
    );
mgmtsoc_update_value_re_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \la_ien_storage[31]_i_3_n_0\,
      I1 => \interface3_bank_bus_dat_r_reg[31]\,
      I2 => \la_ien_storage[31]_i_2_n_0\,
      I3 => \la_ien_storage[127]_i_3_n_0\,
      I4 => \^dbg_uart_address_reg[13]\,
      O => \dBus_cmd_rData_address_reg[3]\
    );
\mgmtsoc_vexriscv_i_cmd_payload_address[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^dbg_uart_address_reg[29]\(0),
      I1 => RAM_reg_i_47_n_0,
      I2 => mgmtsoc_vexriscv_transfer_complete_reg_2,
      I3 => \mgmtsoc_vexriscv_i_cmd_payload_address_reg[7]\,
      I4 => mgmtsoc_vexriscv_transfer_in_progress,
      O => \^mgmtsoc_vexriscv_transfer_complete_reg_0\
    );
mgmtsoc_vexriscv_i_cmd_payload_wr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001510"
    )
        port map (
      I0 => mgmtsoc_vexriscv_i_cmd_payload_wr_reg_0,
      I1 => mgmtsoc_vexriscv_i_cmd_payload_wr_reg,
      I2 => \^mgmtsoc_vexriscv_transfer_complete_reg_0\,
      I3 => mgmtsoc_vexriscv_i_cmd_payload_wr_reg_2,
      I4 => mgmtsoc_vexriscv_i_cmd_payload_wr_reg_1,
      O => int_rst_reg
    );
mgmtsoc_vexriscv_transfer_complete_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000EA"
    )
        port map (
      I0 => mgmtsoc_vexriscv_i_cmd_payload_wr_reg_1,
      I1 => mgmtsoc_vexriscv_transfer_complete_reg_2,
      I2 => mgmtsoc_vexriscv_transfer_in_progress,
      I3 => \^mgmtsoc_vexriscv_transfer_complete_reg_0\,
      I4 => mgmtsoc_vexriscv_i_cmd_payload_wr_reg_0,
      O => mgmtsoc_vexriscv_transfer_complete_reg_1
    );
mgmtsoc_vexriscv_transfer_in_progress_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => mgmtsoc_vexriscv_i_cmd_payload_wr_reg_1,
      I1 => \^mgmtsoc_vexriscv_transfer_complete_reg_0\,
      I2 => mgmtsoc_vexriscv_transfer_in_progress,
      O => mgmtsoc_vexriscv_transfer_in_progress_reg
    );
mgmtsoc_vexriscv_transfer_wait_for_ack_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FDF0"
    )
        port map (
      I0 => \^dbg_uart_address_reg[29]\(0),
      I1 => RAM_reg_i_47_n_0,
      I2 => mgmtsoc_vexriscv_transfer_complete_reg_2,
      I3 => \mgmtsoc_vexriscv_i_cmd_payload_address_reg[7]\,
      I4 => mgmtsoc_vexriscv_transfer_in_progress,
      O => mgmtsoc_vexriscv_transfer_complete_reg
    );
o_rx_finish_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => \^lineloader_address_reg[28]_0\,
      I1 => o_rx_finish_i_2_n_0,
      I2 => o_rx_finish_i_3_n_0,
      I3 => frame_err,
      O => frame_err_reg
    );
o_rx_finish_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => o_rx_finish_reg_0,
      I1 => stat_reg(0),
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => mgmtsoc_vexriscv_i_cmd_payload_wr_reg,
      I4 => \spimaster_storage_reg[0]\,
      I5 => \tx_buffer[7]_i_4_n_0\,
      O => o_rx_finish_i_2_n_0
    );
o_rx_finish_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => o_rx_finish_reg,
      I1 => \^dbg_uart_address_reg[3]_0\,
      I2 => \^dbg_uart_address_reg[4]\,
      I3 => \^dbg_uart_address_reg[5]\,
      I4 => o_wb_ack_i_2_n_0,
      I5 => o_rx_finish_i_4_n_0,
      O => o_rx_finish_i_3_n_0
    );
o_rx_finish_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => mprj_adr_o_core(14),
      I1 => \stat_reg[5]_i_8_n_0\,
      I2 => \^dbg_uart_address_reg[6]\,
      I3 => mprj_adr_o_core(11),
      I4 => \^dbg_uart_address_reg[7]\,
      I5 => mprj_adr_o_core(10),
      O => o_rx_finish_i_4_n_0
    );
o_wb_ack_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => o_wb_ack_i_2_n_0,
      I1 => o_wb_ack_i_3_n_0,
      I2 => o_wb_ack_i_4_n_0,
      I3 => o_wb_ack_i_5_n_0,
      I4 => o_wb_ack_i_6_n_0,
      I5 => o_wb_ack_i_7_n_0,
      O => \^lineloader_address_reg[28]_0\
    );
o_wb_ack_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001DFF1DFFFFFFFF"
    )
        port map (
      I0 => lineLoader_address(28),
      I1 => grant_reg(0),
      I2 => \slave_sel_r_reg[6]_0\(28),
      I3 => grant_reg(1),
      I4 => \slave_sel_r_reg[6]\(26),
      I5 => mprj_adr_o_core(29),
      O => o_wb_ack_i_2_n_0
    );
o_wb_ack_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mprj_adr_o_core(27),
      I1 => mprj_adr_o_core(26),
      I2 => mprj_adr_o_core(30),
      I3 => mprj_adr_o_core(31),
      O => o_wb_ack_i_3_n_0
    );
o_wb_ack_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => mprj_adr_o_core(25),
      I1 => mprj_adr_o_core(24),
      I2 => mprj_adr_o_core(23),
      I3 => mprj_adr_o_core(15),
      I4 => \^dbg_uart_address_reg[11]\,
      I5 => mprj_adr_o_core(12),
      O => o_wb_ack_i_4_n_0
    );
o_wb_ack_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^dbg_uart_address_reg[6]\,
      I1 => mprj_adr_o_core(10),
      I2 => \^dbg_uart_address_reg[7]\,
      I3 => RAM_reg_i_47_n_0,
      I4 => \^dbg_uart_address_reg[29]\(4),
      I5 => o_wb_ack_i_8_n_0,
      O => o_wb_ack_i_5_n_0
    );
o_wb_ack_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000230000002323"
    )
        port map (
      I0 => \^dbg_uart_address_reg[19]_0\,
      I1 => mprj_adr_o_core(22),
      I2 => \^dbg_uart_address_reg[18]\,
      I3 => mprj_adr_o_core(18),
      I4 => mprj_adr_o_core(19),
      I5 => mprj_adr_o_core(17),
      O => o_wb_ack_i_6_n_0
    );
o_wb_ack_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000230000002323"
    )
        port map (
      I0 => mprj_adr_o_core(15),
      I1 => mprj_adr_o_core(16),
      I2 => mprj_adr_o_core(14),
      I3 => mprj_adr_o_core(12),
      I4 => \^dbg_uart_address_reg[11]\,
      I5 => mprj_adr_o_core(11),
      O => o_wb_ack_i_7_n_0
    );
o_wb_ack_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => mprj_adr_o_core(19),
      I1 => mprj_adr_o_core(18),
      I2 => mprj_adr_o_core(22),
      I3 => \^dbg_uart_address_reg[19]_0\,
      I4 => mprj_adr_o_core(16),
      O => o_wb_ack_i_8_n_0
    );
\o_wb_dat[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2808080A280"
    )
        port map (
      I0 => \o_wb_dat[7]_i_4_n_0\,
      I1 => grant_reg(1),
      I2 => \slave_sel_r_reg[6]\(1),
      I3 => \_zz_iBusWishbone_ADR_reg[1]\,
      I4 => grant_reg(0),
      I5 => \slave_sel_r_reg[6]_0\(3),
      O => \FSM_onehot_grant_reg[1]\
    );
\o_wb_dat[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_grant_reg[1]_0\,
      I1 => \o_wb_dat_reg[7]\(0),
      O => \rx_buffer_reg[7]\(0)
    );
\o_wb_dat[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mgmtsoc_vexriscv_i_cmd_payload_wr_reg,
      I1 => \^lineloader_address_reg[28]_0\,
      O => \FSM_onehot_grant_reg[2]\(0)
    );
\o_wb_dat[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_grant_reg[1]_0\,
      I1 => \o_wb_dat_reg[7]\(1),
      O => \rx_buffer_reg[7]\(1)
    );
\o_wb_dat[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808082A2A2A082A"
    )
        port map (
      I0 => \o_wb_dat[7]_i_4_n_0\,
      I1 => grant_reg(1),
      I2 => \slave_sel_r_reg[6]\(1),
      I3 => \_zz_iBusWishbone_ADR_reg[1]\,
      I4 => grant_reg(0),
      I5 => \slave_sel_r_reg[6]_0\(3),
      O => \^fsm_onehot_grant_reg[1]_0\
    );
\o_wb_dat[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => o_rx_finish_i_3_n_0,
      I1 => o_wb_ack_i_8_n_0,
      I2 => \stat_reg[5]_i_4_n_0\,
      I3 => \spimaster_storage_reg[0]\,
      O => \o_wb_dat[7]_i_4_n_0\
    );
\slave_sel_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \slave_sel_r[0]_i_2_n_0\,
      I1 => \^dbg_uart_address_reg[18]\,
      I2 => mprj_adr_o_core(15),
      I3 => mprj_adr_o_core(11),
      I4 => mprj_adr_o_core(10),
      I5 => \slave_sel_r[6]_i_2_n_0\,
      O => \^dbg_uart_address_reg[29]\(0)
    );
\slave_sel_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \slave_sel_r[0]_i_3_n_0\,
      I1 => mprj_adr_o_core(19),
      I2 => \^dbg_uart_address_reg[19]_0\,
      I3 => \^dbg_uart_address_reg[7]\,
      I4 => \^dbg_uart_address_reg[6]\,
      I5 => \slave_sel_r[0]_i_4_n_0\,
      O => \slave_sel_r[0]_i_2_n_0\
    );
\slave_sel_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001DFF1DFFFFFFFF"
    )
        port map (
      I0 => lineLoader_address(30),
      I1 => grant_reg(0),
      I2 => \slave_sel_r_reg[6]_0\(30),
      I3 => grant_reg(1),
      I4 => \slave_sel_r_reg[6]\(28),
      I5 => mprj_adr_o_core(31),
      O => \slave_sel_r[0]_i_3_n_0\
    );
\slave_sel_r[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => mprj_adr_o_core(14),
      I1 => \^dbg_uart_address_reg[11]\,
      I2 => mprj_adr_o_core(12),
      I3 => mprj_adr_o_core(16),
      I4 => mprj_adr_o_core(17),
      I5 => mprj_adr_o_core(18),
      O => \slave_sel_r[0]_i_4_n_0\
    );
\slave_sel_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \slave_sel_r[2]_i_2_n_0\,
      I1 => mprj_adr_o_core(10),
      I2 => mprj_adr_o_core(11),
      I3 => mprj_adr_o_core(15),
      I4 => \^dbg_uart_address_reg[18]\,
      O => \^dbg_uart_address_reg[29]\(1)
    );
\slave_sel_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \slave_sel_r[2]_i_2_n_0\,
      I1 => \^dbg_uart_address_reg[7]\,
      I2 => mprj_adr_o_core(10),
      I3 => mprj_adr_o_core(11),
      I4 => mprj_adr_o_core(15),
      I5 => \^dbg_uart_address_reg[18]\,
      O => \^dbg_uart_address_reg[29]\(2)
    );
\slave_sel_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^lineloader_address_reg[23]_0\,
      I1 => \^dbg_uart_address_reg[19]_0\,
      I2 => mprj_adr_o_core(28),
      I3 => \slave_sel_r[6]_i_7_n_0\,
      I4 => \slave_sel_r[2]_i_6_n_0\,
      I5 => \slave_sel_r[2]_i_7_n_0\,
      O => \slave_sel_r[2]_i_2_n_0\
    );
\slave_sel_r[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slave_sel_r_reg[6]\(8),
      I1 => grant_reg(1),
      I2 => \slave_sel_r_reg[6]_0\(10),
      I3 => grant_reg(0),
      I4 => lineLoader_address(10),
      O => mprj_adr_o_core(10)
    );
\slave_sel_r[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \slave_sel_r_reg[6]_0\(11),
      I1 => grant_reg(0),
      I2 => lineLoader_address(11),
      I3 => \slave_sel_r_reg[6]\(9),
      I4 => grant_reg(1),
      O => mprj_adr_o_core(11)
    );
\slave_sel_r[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slave_sel_r_reg[6]\(13),
      I1 => grant_reg(1),
      I2 => \slave_sel_r_reg[6]_0\(15),
      I3 => grant_reg(0),
      I4 => lineLoader_address(15),
      O => mprj_adr_o_core(15)
    );
\slave_sel_r[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => mprj_adr_o_core(25),
      I1 => mprj_adr_o_core(26),
      I2 => mprj_adr_o_core(24),
      I3 => mprj_adr_o_core(27),
      I4 => mprj_adr_o_core(29),
      I5 => \slave_sel_r[5]_i_7_n_0\,
      O => \slave_sel_r[2]_i_6_n_0\
    );
\slave_sel_r[2]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => mprj_adr_o_core(12),
      I1 => \^dbg_uart_address_reg[11]\,
      I2 => mprj_adr_o_core(14),
      O => \slave_sel_r[2]_i_7_n_0\
    );
\slave_sel_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => mprj_adr_o_core(27),
      I1 => mprj_adr_o_core(29),
      I2 => \slave_sel_r[5]_i_7_n_0\,
      I3 => mprj_adr_o_core(28),
      I4 => mprj_adr_o_core(24),
      I5 => \slave_sel_r[3]_i_4_n_0\,
      O => \^dbg_uart_address_reg[29]\(3)
    );
\slave_sel_r[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slave_sel_r_reg[6]\(25),
      I1 => grant_reg(1),
      I2 => \slave_sel_r_reg[6]_0\(27),
      I3 => grant_reg(0),
      I4 => lineLoader_address(27),
      O => mprj_adr_o_core(27)
    );
\slave_sel_r[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slave_sel_r_reg[6]\(22),
      I1 => grant_reg(1),
      I2 => \slave_sel_r_reg[6]_0\(24),
      I3 => grant_reg(0),
      I4 => lineLoader_address(24),
      O => mprj_adr_o_core(24)
    );
\slave_sel_r[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAEAAAAFEAE"
    )
        port map (
      I0 => mprj_adr_o_core(25),
      I1 => lineLoader_address(26),
      I2 => grant_reg(0),
      I3 => \slave_sel_r_reg[6]_0\(26),
      I4 => grant_reg(1),
      I5 => \slave_sel_r_reg[6]\(24),
      O => \slave_sel_r[3]_i_4_n_0\
    );
\slave_sel_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => mprj_adr_o_core(28),
      I1 => mprj_adr_o_core(29),
      I2 => \slave_sel_r[5]_i_7_n_0\,
      O => \^dbg_uart_address_reg[29]\(4)
    );
\slave_sel_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \slave_sel_r[5]_i_2_n_0\,
      I1 => mprj_adr_o_core(25),
      I2 => mprj_adr_o_core(28),
      I3 => mprj_adr_o_core(29),
      I4 => mprj_adr_o_core(26),
      I5 => \slave_sel_r[5]_i_7_n_0\,
      O => \^dbg_uart_address_reg[29]\(5)
    );
\slave_sel_r[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^lineloader_address_reg[23]_0\,
      I1 => mprj_adr_o_core(27),
      I2 => mprj_adr_o_core(24),
      O => \slave_sel_r[5]_i_2_n_0\
    );
\slave_sel_r[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slave_sel_r_reg[6]\(23),
      I1 => grant_reg(1),
      I2 => \slave_sel_r_reg[6]_0\(25),
      I3 => grant_reg(0),
      I4 => lineLoader_address(25),
      O => mprj_adr_o_core(25)
    );
\slave_sel_r[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slave_sel_r_reg[6]\(26),
      I1 => grant_reg(1),
      I2 => \slave_sel_r_reg[6]_0\(28),
      I3 => grant_reg(0),
      I4 => lineLoader_address(28),
      O => mprj_adr_o_core(28)
    );
\slave_sel_r[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slave_sel_r_reg[6]\(27),
      I1 => grant_reg(1),
      I2 => \slave_sel_r_reg[6]_0\(29),
      I3 => grant_reg(0),
      I4 => lineLoader_address(29),
      O => mprj_adr_o_core(29)
    );
\slave_sel_r[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slave_sel_r_reg[6]\(24),
      I1 => grant_reg(1),
      I2 => \slave_sel_r_reg[6]_0\(26),
      I3 => grant_reg(0),
      I4 => lineLoader_address(26),
      O => mprj_adr_o_core(26)
    );
\slave_sel_r[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => lineLoader_address(30),
      I1 => grant_reg(0),
      I2 => \slave_sel_r_reg[6]_0\(30),
      I3 => grant_reg(1),
      I4 => \slave_sel_r_reg[6]\(28),
      I5 => mprj_adr_o_core(31),
      O => \slave_sel_r[5]_i_7_n_0\
    );
\slave_sel_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \slave_sel_r[6]_i_2_n_0\,
      I1 => mprj_adr_o_core(31),
      I2 => mprj_adr_o_core(30),
      I3 => \^dbg_uart_address_reg[18]\,
      I4 => \^dbg_uart_address_reg[19]_0\,
      I5 => \slave_sel_r[6]_i_7_n_0\,
      O => \^dbg_uart_address_reg[29]\(6)
    );
\slave_sel_r[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => mprj_adr_o_core(29),
      I1 => mprj_adr_o_core(28),
      I2 => \slave_sel_r[3]_i_4_n_0\,
      I3 => mprj_adr_o_core(24),
      I4 => mprj_adr_o_core(27),
      I5 => \^lineloader_address_reg[23]_0\,
      O => \slave_sel_r[6]_i_2_n_0\
    );
\slave_sel_r[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slave_sel_r_reg[6]\(29),
      I1 => grant_reg(1),
      I2 => \slave_sel_r_reg[6]_0\(31),
      I3 => grant_reg(0),
      I4 => lineLoader_address(31),
      O => mprj_adr_o_core(31)
    );
\slave_sel_r[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slave_sel_r_reg[6]\(28),
      I1 => grant_reg(1),
      I2 => \slave_sel_r_reg[6]_0\(30),
      I3 => grant_reg(0),
      I4 => lineLoader_address(30),
      O => mprj_adr_o_core(30)
    );
\slave_sel_r[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slave_sel_r_reg[6]\(18),
      I1 => grant_reg(1),
      I2 => \slave_sel_r_reg[6]_0\(20),
      I3 => grant_reg(0),
      I4 => lineLoader_address(20),
      O => \^dbg_uart_address_reg[18]\
    );
\slave_sel_r[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slave_sel_r_reg[6]\(19),
      I1 => grant_reg(1),
      I2 => \slave_sel_r_reg[6]_0\(21),
      I3 => grant_reg(0),
      I4 => lineLoader_address(21),
      O => \^dbg_uart_address_reg[19]_0\
    );
\slave_sel_r[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mprj_adr_o_core(17),
      I1 => mprj_adr_o_core(16),
      I2 => mprj_adr_o_core(18),
      I3 => mprj_adr_o_core(19),
      O => \slave_sel_r[6]_i_7_n_0\
    );
spi_enabled_storage_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => mprj_adr_o_core(15),
      I1 => mprj_adr_o_core(14),
      I2 => \^state_reg\,
      I3 => mprj_adr_o_core(11),
      I4 => mprj_adr_o_core(12),
      I5 => \^dbg_uart_address_reg[11]\,
      O => \^dbg_uart_address_reg[13]_0\
    );
\spi_master_control_storage[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^la_ien_storage[127]_i_4_0\,
      I1 => \^dbg_uart_address_reg[13]_1\,
      O => \interface9_bank_bus_dat_r[16]_i_1_0\(0)
    );
\spi_master_cs_storage[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \spimaster_storage_reg[0]\,
      I1 => \la_oe_storage[127]_i_2_n_0\,
      I2 => \la_ien_storage[127]_i_3_n_0\,
      I3 => \interface3_bank_bus_dat_r_reg[31]\,
      I4 => \^_zz_ibuswishbone_adr_reg[2]\,
      I5 => \^dbg_uart_address_reg[13]_1\,
      O => \dBus_cmd_rData_address_reg[2]_4\(0)
    );
\spi_master_mosi_storage[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \spi_master_mosi_storage_reg[0]\,
      I1 => \^dbg_uart_address_reg[13]_1\,
      I2 => \^dbus_cmd_rdata_address_reg[3]_0\,
      O => state_reg_0
    );
\spi_master_mosi_storage[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dbus_cmd_rdata_address_reg[3]_0\,
      I1 => \^dbg_uart_address_reg[13]_1\,
      O => csrbank9_mosi0_re
    );
\spimaster_storage[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \spimaster_storage_reg[0]\,
      I1 => \la_oe_storage[127]_i_2_n_0\,
      I2 => \la_ien_storage[127]_i_3_n_0\,
      I3 => \interface3_bank_bus_dat_r_reg[31]\,
      I4 => \^_zz_ibuswishbone_adr_reg[2]\,
      I5 => \^dbg_uart_address_reg[13]_1\,
      O => \dBus_cmd_rData_address_reg[2]_5\(0)
    );
\stat_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \spimaster_storage_reg[0]\,
      I1 => \stat_reg[5]_i_3_n_0\,
      I2 => \stat_reg[5]_i_4_n_0\,
      I3 => \stat_reg[5]_i_5_n_0\,
      I4 => \stat_reg[5]_i_6_n_0\,
      I5 => \^lineloader_address_reg[28]_0\,
      O => p_0_in(0)
    );
\stat_reg[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^dbg_uart_address_reg[19]_0\,
      I1 => mprj_adr_o_core(22),
      I2 => mprj_adr_o_core(18),
      I3 => mprj_adr_o_core(19),
      O => \stat_reg[5]_i_3_n_0\
    );
\stat_reg[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => o_wb_ack_i_3_n_0,
      I1 => \^dbg_uart_address_reg[18]\,
      I2 => mprj_adr_o_core(17),
      I3 => mprj_adr_o_core(23),
      I4 => mprj_adr_o_core(25),
      I5 => mprj_adr_o_core(24),
      O => \stat_reg[5]_i_4_n_0\
    );
\stat_reg[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \stat_reg[5]_i_7_n_0\,
      I1 => o_rx_finish_reg,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \^dbg_uart_address_reg[4]\,
      I4 => \^dbg_uart_address_reg[3]_0\,
      I5 => \stat_reg[5]_i_8_n_0\,
      O => \stat_reg[5]_i_5_n_0\
    );
\stat_reg[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => mprj_adr_o_core(10),
      I1 => \^dbg_uart_address_reg[7]\,
      I2 => mgmtsoc_vexriscv_i_cmd_payload_wr_reg,
      I3 => mprj_adr_o_core(16),
      I4 => mprj_adr_o_core(29),
      I5 => mprj_adr_o_core(28),
      O => \stat_reg[5]_i_6_n_0\
    );
\stat_reg[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => mprj_adr_o_core(14),
      I1 => mprj_adr_o_core(11),
      I2 => \^dbg_uart_address_reg[6]\,
      I3 => \^dbg_uart_address_reg[5]\,
      O => \stat_reg[5]_i_7_n_0\
    );
\stat_reg[5]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => mprj_adr_o_core(12),
      I1 => \^dbg_uart_address_reg[11]\,
      I2 => mprj_adr_o_core(15),
      O => \stat_reg[5]_i_8_n_0\
    );
state_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => RAM_reg_i_47_n_0,
      I1 => state_i_3_n_0,
      I2 => state_i_4_n_0,
      I3 => \slave_sel_r[6]_i_7_n_0\,
      I4 => \slave_sel_r[0]_i_3_n_0\,
      I5 => state_i_5_n_0,
      O => \^uartwishbonebridge_state_reg[2]\
    );
state_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mprj_adr_o_core(27),
      I1 => mprj_adr_o_core(24),
      I2 => mprj_adr_o_core(26),
      I3 => mprj_adr_o_core(25),
      O => state_i_3_n_0
    );
state_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mprj_adr_o_core(22),
      I1 => mprj_adr_o_core(23),
      I2 => \^dbg_uart_address_reg[18]\,
      I3 => \^dbg_uart_address_reg[19]_0\,
      O => state_i_4_n_0
    );
state_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001DFF1DFFFFFFFF"
    )
        port map (
      I0 => lineLoader_address(29),
      I1 => grant_reg(0),
      I2 => \slave_sel_r_reg[6]_0\(29),
      I3 => grant_reg(1),
      I4 => \slave_sel_r_reg[6]\(27),
      I5 => mprj_adr_o_core(28),
      O => state_i_5_n_0
    );
storage_reg_0_15_0_5_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \la_ien_storage[127]_i_4_n_0\,
      I1 => \la_ien_storage[127]_i_3_n_0\,
      I2 => \uart_tx_fifo_produce_reg[0]\,
      I3 => \^dbus_cmd_rdata_address_reg[12]_0\,
      O => \^uart_tx_fifo_level0_reg[3]\
    );
\tx_buffer[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^lineloader_address_reg[28]_0\,
      I1 => \tx_buffer[7]_i_3_n_0\,
      I2 => tx_start_clear,
      O => clear_req_reg(0)
    );
\tx_buffer[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \tx_buffer[7]_i_4_n_0\,
      I1 => \interface3_bank_bus_dat_r_reg[31]\,
      I2 => \spimaster_storage_reg[0]\,
      I3 => mgmtsoc_vexriscv_i_cmd_payload_wr_reg,
      I4 => tx_busy,
      I5 => o_rx_finish_i_3_n_0,
      O => \tx_buffer[7]_i_3_n_0\
    );
\tx_buffer[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \stat_reg[5]_i_4_n_0\,
      I1 => o_wb_ack_i_8_n_0,
      O => \tx_buffer[7]_i_4_n_0\
    );
tx_start_local_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => o_rx_finish_i_3_n_0,
      I1 => tx_start_local_i_2_n_0,
      I2 => \^lineloader_address_reg[28]_0\,
      O => tx_start_local0
    );
tx_start_local_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => tx_busy,
      I1 => mgmtsoc_vexriscv_i_cmd_payload_wr_reg,
      I2 => tx_start_clear,
      I3 => \interface3_bank_bus_dat_r_reg[31]\,
      I4 => \spimaster_storage_reg[0]\,
      I5 => \tx_buffer[7]_i_4_n_0\,
      O => tx_start_local_i_2_n_0
    );
\uart_enable_storage[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \uart_enable_storage_reg[0]_0\,
      I1 => \^dbg_uart_address_reg[3]\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \^_zz_ibuswishbone_adr_reg[2]\,
      I4 => \^dbus_cmd_rdata_address_reg[12]_0\,
      I5 => \uart_enable_storage_reg[0]_1\,
      O => \uart_enable_storage_reg[0]\
    );
\uart_enable_storage[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \user_irq_ena_storage_reg[1]_1\,
      I1 => \^dbg_uart_address_reg[3]\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \^_zz_ibuswishbone_adr_reg[2]\,
      I4 => \^dbus_cmd_rdata_address_reg[12]_0\,
      I5 => \uart_enable_storage_reg[1]_0\,
      O => \uart_enable_storage_reg[1]\
    );
\uart_enable_storage[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DFFFF"
    )
        port map (
      I0 => \la_out_storage[63]_i_2_n_0\,
      I1 => \^dbg_uart_address_reg[3]_0\,
      I2 => \^state_reg\,
      I3 => \la_ien_storage[127]_i_3_n_0\,
      I4 => \spimaster_storage_reg[0]\,
      O => \^dbg_uart_address_reg[3]\
    );
uart_enabled_storage_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => mprj_adr_o_core(15),
      I1 => mprj_adr_o_core(14),
      I2 => \^state_reg\,
      I3 => \^dbg_uart_address_reg[11]\,
      I4 => mprj_adr_o_core(11),
      I5 => mprj_adr_o_core(12),
      O => \^dbg_uart_address_reg[13]_2\
    );
\uart_pending_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \uart_enable_storage_reg[0]_0\,
      I1 => \^dbus_cmd_rdata_address_reg[2]_1\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \^_zz_ibuswishbone_adr_reg[2]\,
      I4 => \^dbus_cmd_rdata_address_reg[12]_0\,
      I5 => \uart_pending_r_reg[0]_0\,
      O => \uart_pending_r_reg[0]\
    );
\uart_pending_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \user_irq_ena_storage_reg[1]_1\,
      I1 => \^dbus_cmd_rdata_address_reg[2]_1\,
      I2 => \interface3_bank_bus_dat_r_reg[31]\,
      I3 => \^_zz_ibuswishbone_adr_reg[2]\,
      I4 => \^dbus_cmd_rdata_address_reg[12]_0\,
      I5 => \uart_pending_r_reg[1]_0\,
      O => \uart_pending_r_reg[1]\
    );
\uart_pending_r[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBBFB"
    )
        port map (
      I0 => \spimaster_storage_reg[0]\,
      I1 => \la_out_storage[63]_i_2_n_0\,
      I2 => \^dbg_uart_address_reg[3]_0\,
      I3 => \^state_reg\,
      I4 => \la_ien_storage[127]_i_3_n_0\,
      O => \^dbus_cmd_rdata_address_reg[2]_1\
    );
uart_pending_re_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \spimaster_storage_reg[0]\,
      I1 => \la_oe_storage[127]_i_2_n_0\,
      I2 => \la_ien_storage[127]_i_3_n_0\,
      I3 => \interface3_bank_bus_dat_r_reg[31]\,
      I4 => \^_zz_ibuswishbone_adr_reg[2]\,
      I5 => \^dbus_cmd_rdata_address_reg[12]_0\,
      O => csrbank11_ev_pending_re
    );
\uart_tx_fifo_level0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^uart_tx_fifo_level0_reg[3]\,
      I1 => \uart_tx_fifo_level0_reg[4]_0\(0),
      I2 => \uart_tx_fifo_level0_reg[4]_0\(1),
      O => \uart_tx_fifo_level0_reg[4]\(0)
    );
\uart_tx_fifo_level0[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => \uart_tx_fifo_level0_reg[4]_0\(2),
      I1 => \^uart_tx_fifo_level0_reg[3]\,
      I2 => \uart_tx_fifo_level0_reg[4]_0\(0),
      I3 => \uart_tx_fifo_level0_reg[4]_0\(1),
      O => \uart_tx_fifo_level0_reg[4]\(1)
    );
\uart_tx_fifo_level0[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \^uart_tx_fifo_level0_reg[3]\,
      I1 => \uart_tx_fifo_level0_reg[4]_0\(0),
      I2 => \uart_tx_fifo_level0_reg[4]_0\(1),
      I3 => \uart_tx_fifo_level0_reg[4]_0\(3),
      I4 => \uart_tx_fifo_level0_reg[4]_0\(2),
      O => \uart_tx_fifo_level0_reg[4]\(2)
    );
\uart_tx_fifo_level0[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^uart_tx_fifo_level0_reg[3]\,
      I1 => uart_tx_fifo_rdport_re,
      O => uart_tx_fifo_readable_reg(0)
    );
\uart_tx_fifo_level0[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \uart_tx_fifo_level0_reg[4]_0\(4),
      I1 => \uart_tx_fifo_level0_reg[4]_0\(3),
      I2 => \^uart_tx_fifo_level0_reg[3]\,
      I3 => \uart_tx_fifo_level0_reg[4]_0\(0),
      I4 => \uart_tx_fifo_level0_reg[4]_0\(1),
      I5 => \uart_tx_fifo_level0_reg[4]_0\(2),
      O => \uart_tx_fifo_level0_reg[4]\(3)
    );
\user_irq_ena_storage[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => \uart_enable_storage_reg[0]_0\,
      I1 => \^la_ien_storage[127]_i_4_0\,
      I2 => \user_irq_ena_storage[2]_i_2_n_0\,
      I3 => \^dbus_cmd_rdata_address_reg[12]_1\,
      I4 => \interface19_bank_bus_dat_r_reg[0]\,
      O => \user_irq_ena_storage_reg[0]_0\
    );
\user_irq_ena_storage[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => \user_irq_ena_storage_reg[1]_1\,
      I1 => \^la_ien_storage[127]_i_4_0\,
      I2 => \user_irq_ena_storage[2]_i_2_n_0\,
      I3 => \^dbus_cmd_rdata_address_reg[12]_1\,
      I4 => \interface19_bank_bus_dat_r_reg[1]\,
      O => \user_irq_ena_storage_reg[1]_0\
    );
\user_irq_ena_storage[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => \user_irq_ena_storage_reg[2]_1\(0),
      I1 => \^la_ien_storage[127]_i_4_0\,
      I2 => \user_irq_ena_storage[2]_i_2_n_0\,
      I3 => \^dbus_cmd_rdata_address_reg[12]_1\,
      I4 => \interface19_bank_bus_dat_r_reg[2]\,
      O => \user_irq_ena_storage_reg[2]_0\
    );
\user_irq_ena_storage[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^dbg_uart_address_reg[11]\,
      I1 => mprj_adr_o_core(14),
      I2 => \^state_reg\,
      I3 => mprj_adr_o_core(15),
      O => \user_irq_ena_storage[2]_i_2_n_0\
    );
\user_irq_ena_storage[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => mprj_adr_o_core(12),
      I1 => \^state_reg\,
      I2 => mprj_adr_o_core(11),
      O => \^dbus_cmd_rdata_address_reg[12]_1\
    );
ways_0_tags_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 6) => B"11111111",
      ADDRARDADDR(5) => \^addrardaddr\(3),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 6) => B"11111111",
      ADDRBWRADDR(5) => lineLoader_write_tag_0_payload_address,
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => clock,
      CLKBWRCLK => clock,
      DIADI(15 downto 2) => lineLoader_address(19 downto 6),
      DIADI(1) => '0',
      DIADI(0) => lineLoader_write_tag_0_payload_data_valid,
      DIBDI(15 downto 12) => B"1111",
      DIBDI(11 downto 0) => lineLoader_address(31 downto 20),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 2) => fetchStage_read_waysValues_0_tag_address(13 downto 0),
      DOADO(1) => fetchStage_hit_error,
      DOADO(0) => ways_0_tags_reg_n_15,
      DOBDO(15 downto 12) => NLW_ways_0_tags_reg_DOBDO_UNCONNECTED(15 downto 12),
      DOBDO(11 downto 0) => fetchStage_read_waysValues_0_tag_address(25 downto 14),
      DOPADOP(1 downto 0) => NLW_ways_0_tags_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ways_0_tags_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^ibuscachedplugin_ibusrsp_stages_1_output_m2spipe_ready\,
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => ways_0_tags_reg_i_2_n_0,
      WEBWE(2) => ways_0_tags_reg_i_2_n_0,
      WEBWE(1) => ways_0_tags_reg_i_2_n_0,
      WEBWE(0) => ways_0_tags_reg_i_2_n_0
    );
ways_0_tags_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lineLoader_address(5),
      I1 => lineLoader_write_tag_0_payload_data_valid,
      I2 => \lineLoader_flushCounter_reg_n_0_[0]\,
      O => lineLoader_write_tag_0_payload_address
    );
ways_0_tags_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
        port map (
      I0 => lineLoader_wordIndex(2),
      I1 => lineLoader_wordIndex(1),
      I2 => lineLoader_wordIndex(0),
      I3 => \_zz_iBus_rsp_valid\,
      I4 => lineLoader_write_tag_0_payload_data_valid,
      O => ways_0_tags_reg_i_2_n_0
    );
\wbbd_addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEEFFFFEEEE"
    )
        port map (
      I0 => \wbbd_addr[0]_i_2_n_0\,
      I1 => \wbbd_addr[3]_i_3_0\(0),
      I2 => \^lineloader_address_reg[23]_0\,
      I3 => \out\(0),
      I4 => \wbbd_addr[0]_i_4_n_0\,
      I5 => \wbbd_addr[3]_i_3_0\(3),
      O => \FSM_onehot_wbbd_state_reg[0]_0\(0)
    );
\wbbd_addr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAAAA"
    )
        port map (
      I0 => \wbbd_addr[3]_i_3_0\(2),
      I1 => \^dbg_uart_address_reg[4]\,
      I2 => \wbbd_addr_reg[0]\,
      I3 => \^dbg_uart_address_reg[5]\,
      I4 => \^lineloader_address_reg[23]_0\,
      I5 => \wbbd_addr[3]_i_3_0\(1),
      O => \wbbd_addr[0]_i_2_n_0\
    );
\wbbd_addr[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \wbbd_addr[3]_i_3_0\(4),
      I1 => \^lineloader_address_reg[23]_0\,
      I2 => \wbbd_addr_reg[0]_0\,
      O => \wbbd_addr[0]_i_4_n_0\
    );
\wbbd_addr[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFCFEFC"
    )
        port map (
      I0 => \wbbd_addr[3]_i_3_0\(3),
      I1 => \wbbd_addr[1]_i_6_n_0\,
      I2 => \wbbd_addr[1]_i_7_n_0\,
      I3 => \out\(1),
      I4 => \^lineloader_address_reg[23]_0\,
      O => \FSM_onehot_wbbd_state_reg[3]_2\
    );
\wbbd_addr[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000020"
    )
        port map (
      I0 => \wbbd_addr[3]_i_3_0\(5),
      I1 => \^lineloader_address_reg[23]_0\,
      I2 => \wbbd_addr[3]_i_3_1\,
      I3 => \^dbg_uart_address_reg[3]_0\,
      I4 => \^dbg_uart_address_reg[18]\,
      O => \wbbd_addr[1]_i_6_n_0\
    );
\wbbd_addr[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000020020000"
    )
        port map (
      I0 => \wbbd_addr[3]_i_3_0\(4),
      I1 => \^lineloader_address_reg[23]_0\,
      I2 => o_rx_finish_reg,
      I3 => \^dbg_uart_address_reg[18]\,
      I4 => \wbbd_addr[1]_i_3_0\,
      I5 => \^dbg_uart_address_reg[3]_0\,
      O => \wbbd_addr[1]_i_7_n_0\
    );
\wbbd_addr[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020100000"
    )
        port map (
      I0 => \spimaster_storage_reg[0]\,
      I1 => o_rx_finish_reg,
      I2 => \^dbg_uart_address_reg[18]\,
      I3 => \^dbg_uart_address_reg[3]_0\,
      I4 => \wbbd_addr[2]_i_5\,
      I5 => \^lineloader_address_reg[23]_0\,
      O => \dBus_cmd_rData_address_reg[2]_0\
    );
\wbbd_addr[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222220000000"
    )
        port map (
      I0 => \wbbd_addr[3]_i_3_0\(4),
      I1 => \^lineloader_address_reg[23]_0\,
      I2 => \wbbd_addr_reg[2]\,
      I3 => o_rx_finish_reg,
      I4 => \^dbg_uart_address_reg[18]\,
      I5 => \wbbd_addr_reg[2]_0\,
      O => \FSM_onehot_wbbd_state_reg[5]\
    );
\wbbd_addr[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFECCEECCFCCCCC"
    )
        port map (
      I0 => \wbbd_addr[3]_i_3_0\(3),
      I1 => \wbbd_addr[6]_i_9_n_0\,
      I2 => \wbbd_addr_reg[3]\,
      I3 => \^lineloader_address_reg[23]_0\,
      I4 => \wbbd_addr[3]_i_3_0\(4),
      I5 => \out\(2),
      O => \FSM_onehot_wbbd_state_reg[3]\
    );
\wbbd_addr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200220202002000"
    )
        port map (
      I0 => \wbbd_addr[3]_i_3_0\(1),
      I1 => \^lineloader_address_reg[23]_0\,
      I2 => \^dbg_uart_address_reg[4]\,
      I3 => \wbbd_addr_reg[4]\,
      I4 => \^dbg_uart_address_reg[5]\,
      I5 => \wbbd_addr_reg[4]_0\,
      O => \FSM_onehot_wbbd_state_reg[1]\
    );
\wbbd_addr[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFECCEECCFCCCCC"
    )
        port map (
      I0 => \wbbd_addr[3]_i_3_0\(3),
      I1 => \wbbd_addr[4]_i_6_n_0\,
      I2 => \wbbd_addr_reg[4]_1\,
      I3 => \^lineloader_address_reg[23]_0\,
      I4 => \wbbd_addr[3]_i_3_0\(4),
      I5 => \out\(3),
      O => \FSM_onehot_wbbd_state_reg[3]_3\
    );
\wbbd_addr[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000020000000"
    )
        port map (
      I0 => \wbbd_addr[3]_i_3_0\(5),
      I1 => \^lineloader_address_reg[23]_0\,
      I2 => \wbbd_addr[4]_i_3_0\,
      I3 => o_rx_finish_reg,
      I4 => \^dbg_uart_address_reg[18]\,
      I5 => \^dbg_uart_address_reg[3]_0\,
      O => \wbbd_addr[4]_i_6_n_0\
    );
\wbbd_addr[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFCFEFC"
    )
        port map (
      I0 => \wbbd_addr[3]_i_3_0\(3),
      I1 => \wbbd_addr[6]_i_9_n_0\,
      I2 => \wbbd_addr[6]_i_10_n_0\,
      I3 => \out\(4),
      I4 => \^lineloader_address_reg[23]_0\,
      O => \FSM_onehot_wbbd_state_reg[3]_1\
    );
\wbbd_addr[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015101010151515"
    )
        port map (
      I0 => \^dbg_uart_address_reg[18]\,
      I1 => \slave_sel_r_reg[6]\(19),
      I2 => grant_reg(1),
      I3 => \slave_sel_r_reg[6]_0\(21),
      I4 => grant_reg(0),
      I5 => lineLoader_address(21),
      O => \dbg_uart_address_reg[19]\
    );
\wbbd_addr[6]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \wbbd_addr[3]_i_3_0\(4),
      I1 => \^lineloader_address_reg[23]_0\,
      I2 => \^dbg_uart_address_reg[18]\,
      I3 => o_rx_finish_reg,
      I4 => \wbbd_addr_reg[2]\,
      O => \wbbd_addr[6]_i_10_n_0\
    );
\wbbd_addr[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => lineLoader_address(23),
      I1 => grant_reg(0),
      I2 => \slave_sel_r_reg[6]_0\(23),
      I3 => grant_reg(1),
      I4 => \slave_sel_r_reg[6]\(21),
      I5 => mprj_adr_o_core(22),
      O => \^lineloader_address_reg[23]_0\
    );
\wbbd_addr[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFCFEFC"
    )
        port map (
      I0 => \wbbd_addr[3]_i_3_0\(3),
      I1 => \wbbd_addr[6]_i_9_n_0\,
      I2 => \wbbd_addr[6]_i_10_n_0\,
      I3 => \out\(5),
      I4 => \^lineloader_address_reg[23]_0\,
      O => \FSM_onehot_wbbd_state_reg[3]_0\
    );
\wbbd_addr[6]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \wbbd_addr[3]_i_3_0\(5),
      I1 => \^lineloader_address_reg[23]_0\,
      I2 => \^dbg_uart_address_reg[18]\,
      I3 => \^dbg_uart_address_reg[3]_0\,
      I4 => \wbbd_addr[3]_i_3_1\,
      O => \wbbd_addr[6]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_RAM128 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    dBusWishbone_DAT_MISO : out STD_LOGIC_VECTOR ( 11 downto 0 );
    RAM_reg_0 : out STD_LOGIC;
    RAM_reg_1 : out STD_LOGIC;
    RAM_reg_2 : out STD_LOGIC;
    RAM_reg_3 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \dbg_uart_data_reg[1]\ : in STD_LOGIC;
    \dbg_uart_data_reg[30]\ : in STD_LOGIC;
    \dbg_uart_data_reg[30]_0\ : in STD_LOGIC;
    \dbg_uart_data_reg[1]_0\ : in STD_LOGIC;
    \dbg_uart_data_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \memory_to_writeBack_MEMORY_READ_DATA_reg[1]\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA_reg[1]_0\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA_reg[4]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \memory_to_writeBack_MEMORY_READ_DATA_reg[3]\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \memory_to_writeBack_MEMORY_READ_DATA_reg[4]_0\ : in STD_LOGIC;
    Do0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \memory_to_writeBack_MEMORY_READ_DATA[14]_i_3_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \memory_to_writeBack_MEMORY_READ_DATA_reg[1]_1\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA_reg[2]\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[5]_i_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_1\ : in STD_LOGIC;
    hk_dat_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \memory_to_writeBack_MEMORY_READ_DATA_reg[4]_1\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[8]_i_2_0\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[12]_i_2_0\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[13]_i_2_0\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[14]_i_2_0\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[20]_i_2_0\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[20]_i_2_1\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[24]_i_2_0\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[24]_i_2_1\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[29]_i_2_0\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[29]_i_2_1\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[30]_i_2_0\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[30]_i_2_1\ : in STD_LOGIC;
    clock : in STD_LOGIC;
    dff2_en : in STD_LOGIC;
    RAM_reg_4 : in STD_LOGIC;
    mprj_adr_o_core : in STD_LOGIC_VECTOR ( 0 to 0 );
    RAM_reg_5 : in STD_LOGIC;
    RAM_reg_6 : in STD_LOGIC;
    RAM_reg_7 : in STD_LOGIC;
    RAM_reg_8 : in STD_LOGIC;
    RAM_reg_9 : in STD_LOGIC;
    RAM_reg_10 : in STD_LOGIC;
    Di0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    dff2_we_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dBusWishbone_DAT_MOSI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grant_reg : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_RAM128 : entity is "RAM128";
end design_1_caravel_0_0_RAM128;

architecture STRUCTURE of design_1_caravel_0_0_RAM128 is
  signal RAM_reg_n_1 : STD_LOGIC;
  signal RAM_reg_n_10 : STD_LOGIC;
  signal RAM_reg_n_11 : STD_LOGIC;
  signal RAM_reg_n_12 : STD_LOGIC;
  signal RAM_reg_n_13 : STD_LOGIC;
  signal RAM_reg_n_14 : STD_LOGIC;
  signal RAM_reg_n_17 : STD_LOGIC;
  signal RAM_reg_n_18 : STD_LOGIC;
  signal RAM_reg_n_2 : STD_LOGIC;
  signal RAM_reg_n_23 : STD_LOGIC;
  signal RAM_reg_n_27 : STD_LOGIC;
  signal RAM_reg_n_3 : STD_LOGIC;
  signal RAM_reg_n_7 : STD_LOGIC;
  signal RAM_reg_n_8 : STD_LOGIC;
  signal RAM_reg_n_9 : STD_LOGIC;
  signal \^dbuswishbone_dat_miso\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \memory_to_writeBack_MEMORY_READ_DATA[12]_i_2_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[12]_i_3_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[12]_i_5_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[13]_i_2_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[13]_i_3_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[13]_i_5_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[14]_i_2_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[14]_i_3_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[14]_i_5_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[1]_i_3_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[1]_i_5_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[20]_i_2_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[20]_i_3_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[24]_i_2_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[24]_i_3_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[29]_i_2_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[29]_i_3_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[2]_i_2_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[2]_i_4_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[30]_i_2_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[30]_i_3_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[3]_i_2_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[3]_i_4_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[4]_i_2_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[4]_i_3_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[8]_i_2_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[8]_i_3_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[8]_i_5_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal NLW_RAM_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg : label is "inst/soc/core/RAM128/RAM_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of RAM_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg : label is 127;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg : label is 384;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg : label is 31;
begin
  dBusWishbone_DAT_MISO(11 downto 0) <= \^dbuswishbone_dat_miso\(11 downto 0);
RAM_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11) => mprj_adr_o_core(0),
      ADDRARDADDR(10) => RAM_reg_5,
      ADDRARDADDR(9) => RAM_reg_6,
      ADDRARDADDR(8) => RAM_reg_7,
      ADDRARDADDR(7) => RAM_reg_8,
      ADDRARDADDR(6) => RAM_reg_9,
      ADDRARDADDR(5) => RAM_reg_10,
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11) => mprj_adr_o_core(0),
      ADDRBWRADDR(10) => RAM_reg_5,
      ADDRBWRADDR(9) => RAM_reg_6,
      ADDRBWRADDR(8) => RAM_reg_7,
      ADDRBWRADDR(7) => RAM_reg_8,
      ADDRBWRADDR(6) => RAM_reg_9,
      ADDRBWRADDR(5) => RAM_reg_10,
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => clock,
      CLKBWRCLK => clock,
      DIADI(15 downto 0) => Di0(15 downto 0),
      DIBDI(15 downto 8) => p_1_in(31 downto 24),
      DIBDI(7 downto 0) => Di0(23 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15) => RAM_reg_3(4),
      DOADO(14) => RAM_reg_n_1,
      DOADO(13) => RAM_reg_n_2,
      DOADO(12) => RAM_reg_n_3,
      DOADO(11 downto 9) => RAM_reg_3(3 downto 1),
      DOADO(8) => RAM_reg_n_7,
      DOADO(7) => RAM_reg_n_8,
      DOADO(6) => RAM_reg_n_9,
      DOADO(5) => RAM_reg_n_10,
      DOADO(4) => RAM_reg_n_11,
      DOADO(3) => RAM_reg_n_12,
      DOADO(2) => RAM_reg_n_13,
      DOADO(1) => RAM_reg_n_14,
      DOADO(0) => RAM_reg_3(0),
      DOBDO(15) => RAM_reg_3(16),
      DOBDO(14) => RAM_reg_n_17,
      DOBDO(13) => RAM_reg_n_18,
      DOBDO(12 downto 9) => RAM_reg_3(15 downto 12),
      DOBDO(8) => RAM_reg_n_23,
      DOBDO(7 downto 5) => RAM_reg_3(11 downto 9),
      DOBDO(4) => RAM_reg_n_27,
      DOBDO(3 downto 0) => RAM_reg_3(8 downto 5),
      DOPADOP(1 downto 0) => NLW_RAM_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_RAM_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => dff2_en,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => RAM_reg_4,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => dff2_we_reg(3 downto 0)
    );
RAM_reg_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => dff2_we_reg(3),
      I1 => dBusWishbone_DAT_MOSI(0),
      I2 => grant_reg(0),
      I3 => grant_reg(1),
      I4 => Q(8),
      O => p_1_in(24)
    );
RAM_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => dff2_we_reg(3),
      I1 => dBusWishbone_DAT_MOSI(7),
      I2 => grant_reg(0),
      I3 => grant_reg(1),
      I4 => Q(15),
      O => p_1_in(31)
    );
RAM_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => dff2_we_reg(3),
      I1 => dBusWishbone_DAT_MOSI(6),
      I2 => grant_reg(0),
      I3 => grant_reg(1),
      I4 => Q(14),
      O => p_1_in(30)
    );
RAM_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => dff2_we_reg(3),
      I1 => dBusWishbone_DAT_MOSI(5),
      I2 => grant_reg(0),
      I3 => grant_reg(1),
      I4 => Q(13),
      O => p_1_in(29)
    );
RAM_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => dff2_we_reg(3),
      I1 => dBusWishbone_DAT_MOSI(4),
      I2 => grant_reg(0),
      I3 => grant_reg(1),
      I4 => Q(12),
      O => p_1_in(28)
    );
RAM_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => dff2_we_reg(3),
      I1 => dBusWishbone_DAT_MOSI(3),
      I2 => grant_reg(0),
      I3 => grant_reg(1),
      I4 => Q(11),
      O => p_1_in(27)
    );
RAM_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => dff2_we_reg(3),
      I1 => dBusWishbone_DAT_MOSI(2),
      I2 => grant_reg(0),
      I3 => grant_reg(1),
      I4 => Q(10),
      O => p_1_in(26)
    );
RAM_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => dff2_we_reg(3),
      I1 => dBusWishbone_DAT_MOSI(1),
      I2 => grant_reg(0),
      I3 => grant_reg(1),
      I4 => Q(9),
      O => p_1_in(25)
    );
\dbg_uart_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20002000"
    )
        port map (
      I0 => \dbg_uart_data_reg[1]\,
      I1 => \dbg_uart_data_reg[30]\,
      I2 => \dbg_uart_data_reg[30]_0\,
      I3 => Q(1),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[12]_i_2_n_0\,
      I5 => \dbg_uart_data_reg[1]_0\,
      O => D(5)
    );
\dbg_uart_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20002000"
    )
        port map (
      I0 => \dbg_uart_data_reg[1]\,
      I1 => \dbg_uart_data_reg[30]\,
      I2 => \dbg_uart_data_reg[30]_0\,
      I3 => Q(2),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[13]_i_2_n_0\,
      I5 => \dbg_uart_data_reg[1]_0\,
      O => D(6)
    );
\dbg_uart_data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20002000"
    )
        port map (
      I0 => \dbg_uart_data_reg[1]\,
      I1 => \dbg_uart_data_reg[30]\,
      I2 => \dbg_uart_data_reg[30]_0\,
      I3 => Q(3),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[14]_i_2_n_0\,
      I5 => \dbg_uart_data_reg[1]_0\,
      O => D(7)
    );
\dbg_uart_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF202020FF000000"
    )
        port map (
      I0 => \dbg_uart_data_reg[1]\,
      I1 => \dbg_uart_data_reg[30]\,
      I2 => \dbg_uart_data_reg[30]_0\,
      I3 => \dbg_uart_data_reg[1]_0\,
      I4 => \^dbuswishbone_dat_miso\(0),
      I5 => \dbg_uart_data_reg[4]\(0),
      O => D(0)
    );
\dbg_uart_data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20002000"
    )
        port map (
      I0 => \dbg_uart_data_reg[1]\,
      I1 => \dbg_uart_data_reg[30]\,
      I2 => \dbg_uart_data_reg[30]_0\,
      I3 => Q(4),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[20]_i_2_n_0\,
      I5 => \dbg_uart_data_reg[1]_0\,
      O => D(8)
    );
\dbg_uart_data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20002000"
    )
        port map (
      I0 => \dbg_uart_data_reg[1]\,
      I1 => \dbg_uart_data_reg[30]\,
      I2 => \dbg_uart_data_reg[30]_0\,
      I3 => Q(5),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[24]_i_2_n_0\,
      I5 => \dbg_uart_data_reg[1]_0\,
      O => D(9)
    );
\dbg_uart_data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20002000"
    )
        port map (
      I0 => \dbg_uart_data_reg[1]\,
      I1 => \dbg_uart_data_reg[30]\,
      I2 => \dbg_uart_data_reg[30]_0\,
      I3 => Q(6),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[29]_i_2_n_0\,
      I5 => \dbg_uart_data_reg[1]_0\,
      O => D(10)
    );
\dbg_uart_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF202020FF000000"
    )
        port map (
      I0 => \dbg_uart_data_reg[1]\,
      I1 => \dbg_uart_data_reg[30]\,
      I2 => \dbg_uart_data_reg[30]_0\,
      I3 => \dbg_uart_data_reg[1]_0\,
      I4 => \^dbuswishbone_dat_miso\(1),
      I5 => \dbg_uart_data_reg[4]\(1),
      O => D(1)
    );
\dbg_uart_data[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20002000"
    )
        port map (
      I0 => \dbg_uart_data_reg[1]\,
      I1 => \dbg_uart_data_reg[30]\,
      I2 => \dbg_uart_data_reg[30]_0\,
      I3 => Q(7),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[30]_i_2_n_0\,
      I5 => \dbg_uart_data_reg[1]_0\,
      O => D(11)
    );
\dbg_uart_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF202020FF000000"
    )
        port map (
      I0 => \dbg_uart_data_reg[1]\,
      I1 => \dbg_uart_data_reg[30]\,
      I2 => \dbg_uart_data_reg[30]_0\,
      I3 => \dbg_uart_data_reg[1]_0\,
      I4 => \^dbuswishbone_dat_miso\(2),
      I5 => \dbg_uart_data_reg[4]\(2),
      O => D(2)
    );
\dbg_uart_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF202020FF000000"
    )
        port map (
      I0 => \dbg_uart_data_reg[1]\,
      I1 => \dbg_uart_data_reg[30]\,
      I2 => \dbg_uart_data_reg[30]_0\,
      I3 => \dbg_uart_data_reg[1]_0\,
      I4 => \^dbuswishbone_dat_miso\(3),
      I5 => \dbg_uart_data_reg[4]\(3),
      O => D(3)
    );
\dbg_uart_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20002000"
    )
        port map (
      I0 => \dbg_uart_data_reg[1]\,
      I1 => \dbg_uart_data_reg[30]\,
      I2 => \dbg_uart_data_reg[30]_0\,
      I3 => Q(0),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[8]_i_2_n_0\,
      I5 => \dbg_uart_data_reg[1]_0\,
      O => D(4)
    );
\memory_to_writeBack_MEMORY_READ_DATA[12]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[12]_i_2_n_0\,
      O => \^dbuswishbone_dat_miso\(5)
    );
\memory_to_writeBack_MEMORY_READ_DATA[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111011111111111"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[1]\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[12]_i_3_n_0\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[1]_0\,
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[4]\(5),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]\,
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(3),
      O => \memory_to_writeBack_MEMORY_READ_DATA[12]_i_2_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[12]_i_2_0\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[12]_i_5_n_0\,
      I2 => Do0(5),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(1),
      I4 => hk_dat_i(7),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(5),
      O => \memory_to_writeBack_MEMORY_READ_DATA[12]_i_3_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => RAM_reg_n_3,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(2),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[14]_i_3_0\(8),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(0),
      O => \memory_to_writeBack_MEMORY_READ_DATA[12]_i_5_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[13]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[13]_i_2_n_0\,
      O => \^dbuswishbone_dat_miso\(6)
    );
\memory_to_writeBack_MEMORY_READ_DATA[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111011111111111"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[1]\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[13]_i_3_n_0\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[1]_0\,
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[4]\(6),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]\,
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(3),
      O => \memory_to_writeBack_MEMORY_READ_DATA[13]_i_2_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[13]_i_2_0\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[13]_i_5_n_0\,
      I2 => Do0(6),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(1),
      I4 => hk_dat_i(8),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(5),
      O => \memory_to_writeBack_MEMORY_READ_DATA[13]_i_3_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => RAM_reg_n_2,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(2),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[14]_i_3_0\(9),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(0),
      O => \memory_to_writeBack_MEMORY_READ_DATA[13]_i_5_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[14]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[14]_i_2_n_0\,
      O => \^dbuswishbone_dat_miso\(7)
    );
\memory_to_writeBack_MEMORY_READ_DATA[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111011111111111"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[1]\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[14]_i_3_n_0\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[1]_0\,
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[4]\(7),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[4]_0\,
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(3),
      O => \memory_to_writeBack_MEMORY_READ_DATA[14]_i_2_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[14]_i_2_0\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[14]_i_5_n_0\,
      I2 => Do0(7),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(1),
      I4 => hk_dat_i(9),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(5),
      O => \memory_to_writeBack_MEMORY_READ_DATA[14]_i_3_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => RAM_reg_n_1,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(2),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[14]_i_3_0\(10),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(0),
      O => \memory_to_writeBack_MEMORY_READ_DATA[14]_i_5_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF2000"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(3),
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[4]_0\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[1]_0\,
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[4]\(8),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[1]_i_3_n_0\,
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[1]\,
      O => \^dbuswishbone_dat_miso\(0)
    );
\memory_to_writeBack_MEMORY_READ_DATA[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[1]_i_5_n_0\,
      I1 => Do0(0),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(1),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[14]_i_3_0\(0),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(0),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[1]_1\,
      O => \memory_to_writeBack_MEMORY_READ_DATA[1]_i_3_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => RAM_reg_n_14,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(2),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(4),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[5]_i_2\(0),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(5),
      I5 => hk_dat_i(0),
      O => \memory_to_writeBack_MEMORY_READ_DATA[1]_i_5_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[20]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[20]_i_2_n_0\,
      O => \^dbuswishbone_dat_miso\(8)
    );
\memory_to_writeBack_MEMORY_READ_DATA[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111011111111111"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[1]\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[20]_i_3_n_0\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[1]_0\,
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[4]\(3),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]\,
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(3),
      O => \memory_to_writeBack_MEMORY_READ_DATA[20]_i_2_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[20]_i_2_0\,
      I1 => RAM_reg_n_27,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(2),
      I3 => Do0(8),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(1),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[20]_i_2_1\,
      O => \memory_to_writeBack_MEMORY_READ_DATA[20]_i_3_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[24]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[24]_i_2_n_0\,
      O => \^dbuswishbone_dat_miso\(9)
    );
\memory_to_writeBack_MEMORY_READ_DATA[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111011111111111"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[1]\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[24]_i_3_n_0\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[1]_0\,
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[4]\(0),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]\,
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(3),
      O => \memory_to_writeBack_MEMORY_READ_DATA[24]_i_2_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[24]_i_2_0\,
      I1 => RAM_reg_n_23,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(2),
      I3 => Do0(9),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(1),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[24]_i_2_1\,
      O => \memory_to_writeBack_MEMORY_READ_DATA[24]_i_3_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[29]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[29]_i_2_n_0\,
      O => \^dbuswishbone_dat_miso\(10)
    );
\memory_to_writeBack_MEMORY_READ_DATA[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111011111111111"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[1]\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[29]_i_3_n_0\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[1]_0\,
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[4]\(1),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[4]_0\,
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(3),
      O => \memory_to_writeBack_MEMORY_READ_DATA[29]_i_2_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[29]_i_2_0\,
      I1 => RAM_reg_n_18,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(2),
      I3 => Do0(10),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(1),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[29]_i_2_1\,
      O => \memory_to_writeBack_MEMORY_READ_DATA[29]_i_3_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFEEEEEEEEEEE"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[1]\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[2]_i_2_n_0\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[4]\(9),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[1]_0\,
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[4]_0\,
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(3),
      O => \^dbuswishbone_dat_miso\(1)
    );
\memory_to_writeBack_MEMORY_READ_DATA[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[2]\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[2]_i_4_n_0\,
      I2 => Do0(1),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(1),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[5]_i_2\(1),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(4),
      O => \memory_to_writeBack_MEMORY_READ_DATA[2]_i_2_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[14]_i_3_0\(1),
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(0),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(2),
      I3 => RAM_reg_n_13,
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(5),
      I5 => hk_dat_i(1),
      O => \memory_to_writeBack_MEMORY_READ_DATA[2]_i_4_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[30]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[30]_i_2_n_0\,
      O => \^dbuswishbone_dat_miso\(11)
    );
\memory_to_writeBack_MEMORY_READ_DATA[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111011111111111"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[1]\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[30]_i_3_n_0\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[1]_0\,
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[4]\(2),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]\,
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(3),
      O => \memory_to_writeBack_MEMORY_READ_DATA[30]_i_2_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[30]_i_2_0\,
      I1 => RAM_reg_n_17,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(2),
      I3 => Do0(11),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(1),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[30]_i_2_1\,
      O => \memory_to_writeBack_MEMORY_READ_DATA[30]_i_3_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF2000"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(3),
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[1]_0\,
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[4]\(10),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[3]_i_2_n_0\,
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[1]\,
      O => \^dbuswishbone_dat_miso\(2)
    );
\memory_to_writeBack_MEMORY_READ_DATA[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_1\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[3]_i_4_n_0\,
      I2 => hk_dat_i(2),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(5),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[14]_i_3_0\(2),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(0),
      O => \memory_to_writeBack_MEMORY_READ_DATA[3]_i_2_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[5]_i_2\(2),
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(4),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(2),
      I3 => RAM_reg_n_12,
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(1),
      I5 => Do0(2),
      O => \memory_to_writeBack_MEMORY_READ_DATA[3]_i_4_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF2000"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(3),
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[4]_0\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[1]_0\,
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[4]\(11),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[4]_i_2_n_0\,
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[1]\,
      O => \^dbuswishbone_dat_miso\(3)
    );
\memory_to_writeBack_MEMORY_READ_DATA[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[4]_i_3_n_0\,
      I1 => Do0(3),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(1),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[14]_i_3_0\(3),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(0),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[4]_1\,
      O => \memory_to_writeBack_MEMORY_READ_DATA[4]_i_2_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => RAM_reg_n_11,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(2),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(4),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[5]_i_2\(3),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(5),
      I5 => hk_dat_i(3),
      O => \memory_to_writeBack_MEMORY_READ_DATA[4]_i_3_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => RAM_reg_n_10,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(2),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(0),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[14]_i_3_0\(4),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(4),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[5]_i_2\(4),
      O => RAM_reg_2
    );
\memory_to_writeBack_MEMORY_READ_DATA[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => RAM_reg_n_9,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(2),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(0),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[14]_i_3_0\(5),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(5),
      I5 => hk_dat_i(4),
      O => RAM_reg_1
    );
\memory_to_writeBack_MEMORY_READ_DATA[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => RAM_reg_n_8,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(2),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(0),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[14]_i_3_0\(6),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(5),
      I5 => hk_dat_i(5),
      O => RAM_reg_0
    );
\memory_to_writeBack_MEMORY_READ_DATA[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[8]_i_2_n_0\,
      O => \^dbuswishbone_dat_miso\(4)
    );
\memory_to_writeBack_MEMORY_READ_DATA[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111011111111111"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[1]\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[8]_i_3_n_0\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[1]_0\,
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[4]\(4),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[4]_0\,
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(3),
      O => \memory_to_writeBack_MEMORY_READ_DATA[8]_i_2_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[8]_i_2_0\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[8]_i_5_n_0\,
      I2 => Do0(4),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(1),
      I4 => hk_dat_i(6),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(5),
      O => \memory_to_writeBack_MEMORY_READ_DATA[8]_i_3_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => RAM_reg_n_7,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(2),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[14]_i_3_0\(7),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(0),
      O => \memory_to_writeBack_MEMORY_READ_DATA[8]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_RAM256 is
  port (
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    dBusWishbone_DAT_MISO : out STD_LOGIC_VECTOR ( 19 downto 0 );
    Do0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \dbg_uart_data_reg[0]\ : in STD_LOGIC;
    \dbg_uart_data_reg[31]\ : in STD_LOGIC;
    \dbg_uart_data_reg[31]_0\ : in STD_LOGIC;
    \dbg_uart_data_reg[0]_0\ : in STD_LOGIC;
    \dbg_uart_data_reg[0]_1\ : in STD_LOGIC;
    \dbg_uart_data_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \memory_to_writeBack_MEMORY_READ_DATA_reg[7]\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \memory_to_writeBack_MEMORY_READ_DATA_reg[5]\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \dbg_uart_data_reg[10]\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_2\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_3\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA_reg[6]\ : in STD_LOGIC;
    \dbg_uart_data_reg[0]_2\ : in STD_LOGIC;
    \dbg_uart_data_reg[0]_3\ : in STD_LOGIC;
    \dbg_uart_data_reg[0]_4\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2\ : in STD_LOGIC;
    hk_dat_i : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_1\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_2\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[9]_i_2_0\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[10]_i_2_0\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[11]_i_2_0\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[15]_i_2_0\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[16]_i_2_0\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[17]_i_2_0\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[17]_i_2_1\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[18]_i_2_0\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[18]_i_2_1\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[19]_i_2_0\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[19]_i_2_1\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[21]_i_2_0\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[21]_i_2_1\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[22]_i_2_0\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[22]_i_2_1\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[23]_i_2_0\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[23]_i_2_1\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[25]_i_2_0\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[25]_i_2_1\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[26]_i_2_0\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[26]_i_2_1\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[27]_i_2_0\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[27]_i_2_1\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[28]_i_2_0\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[28]_i_2_1\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[16]_i_3_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_5\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[0]_i_2_0\ : in STD_LOGIC;
    clock : in STD_LOGIC;
    dff_en : in STD_LOGIC;
    RAM_reg_0 : in STD_LOGIC;
    mprj_adr_o_core : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RAM_reg_1 : in STD_LOGIC;
    RAM_reg_2 : in STD_LOGIC;
    RAM_reg_3 : in STD_LOGIC;
    RAM_reg_4 : in STD_LOGIC;
    RAM_reg_5 : in STD_LOGIC;
    RAM_reg_6 : in STD_LOGIC;
    Di0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    dff_we_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dBusWishbone_DAT_MOSI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grant_reg : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_RAM256 : entity is "RAM256";
end design_1_caravel_0_0_RAM256;

architecture STRUCTURE of design_1_caravel_0_0_RAM256 is
  signal RAM_reg_n_0 : STD_LOGIC;
  signal RAM_reg_n_10 : STD_LOGIC;
  signal RAM_reg_n_15 : STD_LOGIC;
  signal RAM_reg_n_16 : STD_LOGIC;
  signal RAM_reg_n_19 : STD_LOGIC;
  signal RAM_reg_n_20 : STD_LOGIC;
  signal RAM_reg_n_21 : STD_LOGIC;
  signal RAM_reg_n_22 : STD_LOGIC;
  signal RAM_reg_n_24 : STD_LOGIC;
  signal RAM_reg_n_25 : STD_LOGIC;
  signal RAM_reg_n_26 : STD_LOGIC;
  signal RAM_reg_n_28 : STD_LOGIC;
  signal RAM_reg_n_29 : STD_LOGIC;
  signal RAM_reg_n_30 : STD_LOGIC;
  signal RAM_reg_n_31 : STD_LOGIC;
  signal RAM_reg_n_4 : STD_LOGIC;
  signal RAM_reg_n_5 : STD_LOGIC;
  signal RAM_reg_n_6 : STD_LOGIC;
  signal RAM_reg_n_8 : STD_LOGIC;
  signal RAM_reg_n_9 : STD_LOGIC;
  signal \^dbuswishbone_dat_miso\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \memory_to_writeBack_MEMORY_READ_DATA[0]_i_2_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[0]_i_6_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[10]_i_2_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[10]_i_3_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[10]_i_5_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[11]_i_2_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[11]_i_3_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[11]_i_5_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[15]_i_2_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[15]_i_3_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[15]_i_5_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[16]_i_2_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[16]_i_3_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[16]_i_5_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[17]_i_2_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[17]_i_3_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[18]_i_2_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[18]_i_3_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[19]_i_2_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[19]_i_3_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[21]_i_2_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[21]_i_3_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[22]_i_2_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[22]_i_3_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[23]_i_2_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[23]_i_3_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[25]_i_2_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[25]_i_3_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[26]_i_2_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[26]_i_3_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[27]_i_2_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[27]_i_3_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[28]_i_2_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[28]_i_3_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[5]_i_2_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[6]_i_3_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[7]_i_2_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[9]_i_2_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[9]_i_3_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[9]_i_5_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal NLW_RAM_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg : label is 8192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg : label is "inst/soc/core/RAM256/RAM_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of RAM_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg : label is 255;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg : label is 31;
begin
  dBusWishbone_DAT_MISO(19 downto 0) <= \^dbuswishbone_dat_miso\(19 downto 0);
RAM_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 11) => mprj_adr_o_core(1 downto 0),
      ADDRARDADDR(10) => RAM_reg_1,
      ADDRARDADDR(9) => RAM_reg_2,
      ADDRARDADDR(8) => RAM_reg_3,
      ADDRARDADDR(7) => RAM_reg_4,
      ADDRARDADDR(6) => RAM_reg_5,
      ADDRARDADDR(5) => RAM_reg_6,
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 11) => mprj_adr_o_core(1 downto 0),
      ADDRBWRADDR(10) => RAM_reg_1,
      ADDRBWRADDR(9) => RAM_reg_2,
      ADDRBWRADDR(8) => RAM_reg_3,
      ADDRBWRADDR(7) => RAM_reg_4,
      ADDRBWRADDR(6) => RAM_reg_5,
      ADDRBWRADDR(5) => RAM_reg_6,
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => clock,
      CLKBWRCLK => clock,
      DIADI(15 downto 0) => Di0(15 downto 0),
      DIBDI(15 downto 8) => p_1_in(31 downto 24),
      DIBDI(7 downto 0) => Di0(23 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15) => RAM_reg_n_0,
      DOADO(14 downto 12) => Do0(7 downto 5),
      DOADO(11) => RAM_reg_n_4,
      DOADO(10) => RAM_reg_n_5,
      DOADO(9) => RAM_reg_n_6,
      DOADO(8) => Do0(4),
      DOADO(7) => RAM_reg_n_8,
      DOADO(6) => RAM_reg_n_9,
      DOADO(5) => RAM_reg_n_10,
      DOADO(4 downto 1) => Do0(3 downto 0),
      DOADO(0) => RAM_reg_n_15,
      DOBDO(15) => RAM_reg_n_16,
      DOBDO(14 downto 13) => Do0(11 downto 10),
      DOBDO(12) => RAM_reg_n_19,
      DOBDO(11) => RAM_reg_n_20,
      DOBDO(10) => RAM_reg_n_21,
      DOBDO(9) => RAM_reg_n_22,
      DOBDO(8) => Do0(9),
      DOBDO(7) => RAM_reg_n_24,
      DOBDO(6) => RAM_reg_n_25,
      DOBDO(5) => RAM_reg_n_26,
      DOBDO(4) => Do0(8),
      DOBDO(3) => RAM_reg_n_28,
      DOBDO(2) => RAM_reg_n_29,
      DOBDO(1) => RAM_reg_n_30,
      DOBDO(0) => RAM_reg_n_31,
      DOPADOP(1 downto 0) => NLW_RAM_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_RAM_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => dff_en,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => RAM_reg_0,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => dff_we_reg(3 downto 0)
    );
RAM_reg_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => dff_we_reg(3),
      I1 => dBusWishbone_DAT_MOSI(7),
      I2 => grant_reg(0),
      I3 => grant_reg(1),
      I4 => Q(23),
      O => p_1_in(31)
    );
RAM_reg_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => dff_we_reg(3),
      I1 => dBusWishbone_DAT_MOSI(6),
      I2 => grant_reg(0),
      I3 => grant_reg(1),
      I4 => Q(22),
      O => p_1_in(30)
    );
RAM_reg_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => dff_we_reg(3),
      I1 => dBusWishbone_DAT_MOSI(5),
      I2 => grant_reg(0),
      I3 => grant_reg(1),
      I4 => Q(21),
      O => p_1_in(29)
    );
RAM_reg_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => dff_we_reg(3),
      I1 => dBusWishbone_DAT_MOSI(4),
      I2 => grant_reg(0),
      I3 => grant_reg(1),
      I4 => Q(20),
      O => p_1_in(28)
    );
RAM_reg_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => dff_we_reg(3),
      I1 => dBusWishbone_DAT_MOSI(3),
      I2 => grant_reg(0),
      I3 => grant_reg(1),
      I4 => Q(19),
      O => p_1_in(27)
    );
RAM_reg_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => dff_we_reg(3),
      I1 => dBusWishbone_DAT_MOSI(2),
      I2 => grant_reg(0),
      I3 => grant_reg(1),
      I4 => Q(18),
      O => p_1_in(26)
    );
RAM_reg_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => dff_we_reg(3),
      I1 => dBusWishbone_DAT_MOSI(1),
      I2 => grant_reg(0),
      I3 => grant_reg(1),
      I4 => Q(17),
      O => p_1_in(25)
    );
RAM_reg_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => dff_we_reg(3),
      I1 => dBusWishbone_DAT_MOSI(0),
      I2 => grant_reg(0),
      I3 => grant_reg(1),
      I4 => Q(16),
      O => p_1_in(24)
    );
\dbg_uart_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020FF200000FF00"
    )
        port map (
      I0 => \dbg_uart_data_reg[0]\,
      I1 => \dbg_uart_data_reg[31]\,
      I2 => \dbg_uart_data_reg[31]_0\,
      I3 => \dbg_uart_data_reg[0]_0\,
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[0]_i_2_n_0\,
      I5 => \dbg_uart_data_reg[0]_1\,
      O => D(0)
    );
\dbg_uart_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20002000"
    )
        port map (
      I0 => \dbg_uart_data_reg[0]\,
      I1 => \dbg_uart_data_reg[31]\,
      I2 => \dbg_uart_data_reg[31]_0\,
      I3 => Q(1),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[10]_i_2_n_0\,
      I5 => \dbg_uart_data_reg[0]_0\,
      O => D(5)
    );
\dbg_uart_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20002000"
    )
        port map (
      I0 => \dbg_uart_data_reg[0]\,
      I1 => \dbg_uart_data_reg[31]\,
      I2 => \dbg_uart_data_reg[31]_0\,
      I3 => Q(2),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[11]_i_2_n_0\,
      I5 => \dbg_uart_data_reg[0]_0\,
      O => D(6)
    );
\dbg_uart_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20002000"
    )
        port map (
      I0 => \dbg_uart_data_reg[0]\,
      I1 => \dbg_uart_data_reg[31]\,
      I2 => \dbg_uart_data_reg[31]_0\,
      I3 => Q(3),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[15]_i_2_n_0\,
      I5 => \dbg_uart_data_reg[0]_0\,
      O => D(7)
    );
\dbg_uart_data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20002000"
    )
        port map (
      I0 => \dbg_uart_data_reg[0]\,
      I1 => \dbg_uart_data_reg[31]\,
      I2 => \dbg_uart_data_reg[31]_0\,
      I3 => Q(4),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[16]_i_2_n_0\,
      I5 => \dbg_uart_data_reg[0]_0\,
      O => D(8)
    );
\dbg_uart_data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20002000"
    )
        port map (
      I0 => \dbg_uart_data_reg[0]\,
      I1 => \dbg_uart_data_reg[31]\,
      I2 => \dbg_uart_data_reg[31]_0\,
      I3 => Q(5),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[17]_i_2_n_0\,
      I5 => \dbg_uart_data_reg[0]_0\,
      O => D(9)
    );
\dbg_uart_data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20002000"
    )
        port map (
      I0 => \dbg_uart_data_reg[0]\,
      I1 => \dbg_uart_data_reg[31]\,
      I2 => \dbg_uart_data_reg[31]_0\,
      I3 => Q(6),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[18]_i_2_n_0\,
      I5 => \dbg_uart_data_reg[0]_0\,
      O => D(10)
    );
\dbg_uart_data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20002000"
    )
        port map (
      I0 => \dbg_uart_data_reg[0]\,
      I1 => \dbg_uart_data_reg[31]\,
      I2 => \dbg_uart_data_reg[31]_0\,
      I3 => Q(7),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[19]_i_2_n_0\,
      I5 => \dbg_uart_data_reg[0]_0\,
      O => D(11)
    );
\dbg_uart_data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20002000"
    )
        port map (
      I0 => \dbg_uart_data_reg[0]\,
      I1 => \dbg_uart_data_reg[31]\,
      I2 => \dbg_uart_data_reg[31]_0\,
      I3 => Q(8),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[21]_i_2_n_0\,
      I5 => \dbg_uart_data_reg[0]_0\,
      O => D(12)
    );
\dbg_uart_data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20002000"
    )
        port map (
      I0 => \dbg_uart_data_reg[0]\,
      I1 => \dbg_uart_data_reg[31]\,
      I2 => \dbg_uart_data_reg[31]_0\,
      I3 => Q(9),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[22]_i_2_n_0\,
      I5 => \dbg_uart_data_reg[0]_0\,
      O => D(13)
    );
\dbg_uart_data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20002000"
    )
        port map (
      I0 => \dbg_uart_data_reg[0]\,
      I1 => \dbg_uart_data_reg[31]\,
      I2 => \dbg_uart_data_reg[31]_0\,
      I3 => Q(10),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[23]_i_2_n_0\,
      I5 => \dbg_uart_data_reg[0]_0\,
      O => D(14)
    );
\dbg_uart_data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20002000"
    )
        port map (
      I0 => \dbg_uart_data_reg[0]\,
      I1 => \dbg_uart_data_reg[31]\,
      I2 => \dbg_uart_data_reg[31]_0\,
      I3 => Q(11),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[25]_i_2_n_0\,
      I5 => \dbg_uart_data_reg[0]_0\,
      O => D(15)
    );
\dbg_uart_data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20002000"
    )
        port map (
      I0 => \dbg_uart_data_reg[0]\,
      I1 => \dbg_uart_data_reg[31]\,
      I2 => \dbg_uart_data_reg[31]_0\,
      I3 => Q(12),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[26]_i_2_n_0\,
      I5 => \dbg_uart_data_reg[0]_0\,
      O => D(16)
    );
\dbg_uart_data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20002000"
    )
        port map (
      I0 => \dbg_uart_data_reg[0]\,
      I1 => \dbg_uart_data_reg[31]\,
      I2 => \dbg_uart_data_reg[31]_0\,
      I3 => Q(13),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[27]_i_2_n_0\,
      I5 => \dbg_uart_data_reg[0]_0\,
      O => D(17)
    );
\dbg_uart_data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20002000"
    )
        port map (
      I0 => \dbg_uart_data_reg[0]\,
      I1 => \dbg_uart_data_reg[31]\,
      I2 => \dbg_uart_data_reg[31]_0\,
      I3 => Q(14),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[28]_i_2_n_0\,
      I5 => \dbg_uart_data_reg[0]_0\,
      O => D(18)
    );
\dbg_uart_data[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20002000"
    )
        port map (
      I0 => \dbg_uart_data_reg[0]\,
      I1 => \dbg_uart_data_reg[31]\,
      I2 => \dbg_uart_data_reg[31]_0\,
      I3 => Q(15),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_n_0\,
      I5 => \dbg_uart_data_reg[0]_0\,
      O => D(19)
    );
\dbg_uart_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF202020FF000000"
    )
        port map (
      I0 => \dbg_uart_data_reg[0]\,
      I1 => \dbg_uart_data_reg[31]\,
      I2 => \dbg_uart_data_reg[31]_0\,
      I3 => \dbg_uart_data_reg[0]_0\,
      I4 => \^dbuswishbone_dat_miso\(1),
      I5 => \dbg_uart_data_reg[7]\(0),
      O => D(1)
    );
\dbg_uart_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF202020FF000000"
    )
        port map (
      I0 => \dbg_uart_data_reg[0]\,
      I1 => \dbg_uart_data_reg[31]\,
      I2 => \dbg_uart_data_reg[31]_0\,
      I3 => \dbg_uart_data_reg[0]_0\,
      I4 => \^dbuswishbone_dat_miso\(2),
      I5 => \dbg_uart_data_reg[7]\(1),
      O => D(2)
    );
\dbg_uart_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF202020FF000000"
    )
        port map (
      I0 => \dbg_uart_data_reg[0]\,
      I1 => \dbg_uart_data_reg[31]\,
      I2 => \dbg_uart_data_reg[31]_0\,
      I3 => \dbg_uart_data_reg[0]_0\,
      I4 => \^dbuswishbone_dat_miso\(3),
      I5 => \dbg_uart_data_reg[7]\(2),
      O => D(3)
    );
\dbg_uart_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20002000"
    )
        port map (
      I0 => \dbg_uart_data_reg[0]\,
      I1 => \dbg_uart_data_reg[31]\,
      I2 => \dbg_uart_data_reg[31]_0\,
      I3 => Q(0),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[9]_i_2_n_0\,
      I5 => \dbg_uart_data_reg[0]_0\,
      O => D(4)
    );
\memory_to_writeBack_MEMORY_READ_DATA[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[0]_i_2_n_0\,
      O => \^dbuswishbone_dat_miso\(0)
    );
\memory_to_writeBack_MEMORY_READ_DATA[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B0BB"
    )
        port map (
      I0 => \dbg_uart_data_reg[0]_2\,
      I1 => \dbg_uart_data_reg[0]_3\,
      I2 => \dbg_uart_data_reg[0]_4\,
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(16),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[0]_i_6_n_0\,
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]\,
      O => \memory_to_writeBack_MEMORY_READ_DATA[0]_i_2_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => RAM_reg_n_15,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(1),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1\(0),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(2),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[0]_i_2_0\,
      O => \memory_to_writeBack_MEMORY_READ_DATA[0]_i_6_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[10]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[10]_i_2_n_0\,
      O => \^dbuswishbone_dat_miso\(5)
    );
\memory_to_writeBack_MEMORY_READ_DATA[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111011111111111"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[10]_i_3_n_0\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0\,
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(13),
      I4 => \dbg_uart_data_reg[10]\,
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(3),
      O => \memory_to_writeBack_MEMORY_READ_DATA[10]_i_2_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[10]_i_2_0\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[10]_i_5_n_0\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1\(2),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(2),
      I4 => hk_dat_i(2),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(5),
      O => \memory_to_writeBack_MEMORY_READ_DATA[10]_i_3_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => RAM_reg_n_5,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(1),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[16]_i_3_0\(1),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(0),
      O => \memory_to_writeBack_MEMORY_READ_DATA[10]_i_5_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[11]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[11]_i_2_n_0\,
      O => \^dbuswishbone_dat_miso\(6)
    );
\memory_to_writeBack_MEMORY_READ_DATA[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111011111111111"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[11]_i_3_n_0\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0\,
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(14),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]\,
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(3),
      O => \memory_to_writeBack_MEMORY_READ_DATA[11]_i_2_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[11]_i_2_0\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[11]_i_5_n_0\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1\(3),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(2),
      I4 => hk_dat_i(3),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(5),
      O => \memory_to_writeBack_MEMORY_READ_DATA[11]_i_3_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => RAM_reg_n_4,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(1),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[16]_i_3_0\(2),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(0),
      O => \memory_to_writeBack_MEMORY_READ_DATA[11]_i_5_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[15]_i_2_n_0\,
      O => \^dbuswishbone_dat_miso\(7)
    );
\memory_to_writeBack_MEMORY_READ_DATA[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111011111111111"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[15]_i_3_n_0\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0\,
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(15),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]\,
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(3),
      O => \memory_to_writeBack_MEMORY_READ_DATA[15]_i_2_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[15]_i_2_0\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[15]_i_5_n_0\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1\(4),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(2),
      I4 => hk_dat_i(4),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(5),
      O => \memory_to_writeBack_MEMORY_READ_DATA[15]_i_3_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => RAM_reg_n_0,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(1),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[16]_i_3_0\(3),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(0),
      O => \memory_to_writeBack_MEMORY_READ_DATA[15]_i_5_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[16]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[16]_i_2_n_0\,
      O => \^dbuswishbone_dat_miso\(8)
    );
\memory_to_writeBack_MEMORY_READ_DATA[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111011111111111"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[16]_i_3_n_0\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0\,
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(5),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]\,
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(3),
      O => \memory_to_writeBack_MEMORY_READ_DATA[16]_i_2_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[16]_i_2_0\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[16]_i_5_n_0\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1\(5),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(2),
      I4 => hk_dat_i(5),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(5),
      O => \memory_to_writeBack_MEMORY_READ_DATA[16]_i_3_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => RAM_reg_n_31,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(1),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[16]_i_3_0\(4),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(0),
      O => \memory_to_writeBack_MEMORY_READ_DATA[16]_i_5_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[17]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[17]_i_2_n_0\,
      O => \^dbuswishbone_dat_miso\(9)
    );
\memory_to_writeBack_MEMORY_READ_DATA[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111011111111111"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[17]_i_3_n_0\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0\,
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(6),
      I4 => \dbg_uart_data_reg[10]\,
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(3),
      O => \memory_to_writeBack_MEMORY_READ_DATA[17]_i_2_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[17]_i_2_0\,
      I1 => RAM_reg_n_30,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(1),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1\(6),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(2),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[17]_i_2_1\,
      O => \memory_to_writeBack_MEMORY_READ_DATA[17]_i_3_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[18]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[18]_i_2_n_0\,
      O => \^dbuswishbone_dat_miso\(10)
    );
\memory_to_writeBack_MEMORY_READ_DATA[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111011111111111"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[18]_i_3_n_0\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0\,
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(7),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]\,
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(3),
      O => \memory_to_writeBack_MEMORY_READ_DATA[18]_i_2_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[18]_i_2_0\,
      I1 => RAM_reg_n_29,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(1),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1\(7),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(2),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[18]_i_2_1\,
      O => \memory_to_writeBack_MEMORY_READ_DATA[18]_i_3_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[19]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[19]_i_2_n_0\,
      O => \^dbuswishbone_dat_miso\(11)
    );
\memory_to_writeBack_MEMORY_READ_DATA[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111011111111111"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[19]_i_3_n_0\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0\,
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(8),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]\,
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(3),
      O => \memory_to_writeBack_MEMORY_READ_DATA[19]_i_2_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[19]_i_2_0\,
      I1 => RAM_reg_n_28,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(1),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1\(8),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(2),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[19]_i_2_1\,
      O => \memory_to_writeBack_MEMORY_READ_DATA[19]_i_3_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[21]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[21]_i_2_n_0\,
      O => \^dbuswishbone_dat_miso\(12)
    );
\memory_to_writeBack_MEMORY_READ_DATA[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111011111111111"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[21]_i_3_n_0\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0\,
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(9),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]\,
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(3),
      O => \memory_to_writeBack_MEMORY_READ_DATA[21]_i_2_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[21]_i_2_0\,
      I1 => RAM_reg_n_26,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(1),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1\(9),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(2),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[21]_i_2_1\,
      O => \memory_to_writeBack_MEMORY_READ_DATA[21]_i_3_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[22]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[22]_i_2_n_0\,
      O => \^dbuswishbone_dat_miso\(13)
    );
\memory_to_writeBack_MEMORY_READ_DATA[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111011111111111"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[22]_i_3_n_0\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0\,
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(10),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]\,
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(3),
      O => \memory_to_writeBack_MEMORY_READ_DATA[22]_i_2_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[22]_i_2_0\,
      I1 => RAM_reg_n_25,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(1),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1\(10),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(2),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[22]_i_2_1\,
      O => \memory_to_writeBack_MEMORY_READ_DATA[22]_i_3_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[23]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[23]_i_2_n_0\,
      O => \^dbuswishbone_dat_miso\(14)
    );
\memory_to_writeBack_MEMORY_READ_DATA[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111011111111111"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[23]_i_3_n_0\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0\,
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(11),
      I4 => \dbg_uart_data_reg[10]\,
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(3),
      O => \memory_to_writeBack_MEMORY_READ_DATA[23]_i_2_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[23]_i_2_0\,
      I1 => RAM_reg_n_24,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(1),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1\(11),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(2),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[23]_i_2_1\,
      O => \memory_to_writeBack_MEMORY_READ_DATA[23]_i_3_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[25]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[25]_i_2_n_0\,
      O => \^dbuswishbone_dat_miso\(15)
    );
\memory_to_writeBack_MEMORY_READ_DATA[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111011111111111"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[25]_i_3_n_0\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0\,
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(0),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]\,
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(3),
      O => \memory_to_writeBack_MEMORY_READ_DATA[25]_i_2_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[25]_i_2_0\,
      I1 => RAM_reg_n_22,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(1),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1\(12),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(2),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[25]_i_2_1\,
      O => \memory_to_writeBack_MEMORY_READ_DATA[25]_i_3_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[26]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[26]_i_2_n_0\,
      O => \^dbuswishbone_dat_miso\(16)
    );
\memory_to_writeBack_MEMORY_READ_DATA[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111011111111111"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[26]_i_3_n_0\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0\,
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(1),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]\,
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(3),
      O => \memory_to_writeBack_MEMORY_READ_DATA[26]_i_2_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[26]_i_2_0\,
      I1 => RAM_reg_n_21,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(1),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1\(13),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(2),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[26]_i_2_1\,
      O => \memory_to_writeBack_MEMORY_READ_DATA[26]_i_3_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[27]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[27]_i_2_n_0\,
      O => \^dbuswishbone_dat_miso\(17)
    );
\memory_to_writeBack_MEMORY_READ_DATA[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111011111111111"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[27]_i_3_n_0\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0\,
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(2),
      I4 => \dbg_uart_data_reg[10]\,
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(3),
      O => \memory_to_writeBack_MEMORY_READ_DATA[27]_i_2_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[27]_i_2_0\,
      I1 => RAM_reg_n_20,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(1),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1\(14),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(2),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[27]_i_2_1\,
      O => \memory_to_writeBack_MEMORY_READ_DATA[27]_i_3_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[28]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[28]_i_2_n_0\,
      O => \^dbuswishbone_dat_miso\(18)
    );
\memory_to_writeBack_MEMORY_READ_DATA[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111011111111111"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[28]_i_3_n_0\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0\,
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(3),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]\,
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(3),
      O => \memory_to_writeBack_MEMORY_READ_DATA[28]_i_2_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[28]_i_2_0\,
      I1 => RAM_reg_n_19,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(1),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1\(15),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(2),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[28]_i_2_1\,
      O => \memory_to_writeBack_MEMORY_READ_DATA[28]_i_3_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_n_0\,
      O => \^dbuswishbone_dat_miso\(19)
    );
\memory_to_writeBack_MEMORY_READ_DATA[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111011111111111"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_n_0\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0\,
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(4),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]\,
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(3),
      O => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0\,
      I1 => RAM_reg_n_16,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(1),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1\(16),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(2),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2\,
      O => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFEEEEEEEEEEE"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[5]_i_2_n_0\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(17),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0\,
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]\,
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(3),
      O => \^dbuswishbone_dat_miso\(1)
    );
\memory_to_writeBack_MEMORY_READ_DATA[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => hk_dat_i(0),
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(5),
      I2 => RAM_reg_n_10,
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(1),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_1\,
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_2\,
      O => \memory_to_writeBack_MEMORY_READ_DATA[5]_i_2_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBAAA"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_2\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(18),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0\,
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[6]_i_3_n_0\,
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]\,
      O => \^dbuswishbone_dat_miso\(2)
    );
\memory_to_writeBack_MEMORY_READ_DATA[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(4),
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_4\(0),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(1),
      I3 => RAM_reg_n_9,
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\,
      O => \memory_to_writeBack_MEMORY_READ_DATA[6]_i_3_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBAAA"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_2\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(19),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0\,
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[7]_i_2_n_0\,
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_3\,
      O => \^dbuswishbone_dat_miso\(3)
    );
\memory_to_writeBack_MEMORY_READ_DATA[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(4),
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_4\(1),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(1),
      I3 => RAM_reg_n_8,
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_5\,
      O => \memory_to_writeBack_MEMORY_READ_DATA[7]_i_2_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[9]_i_2_n_0\,
      O => \^dbuswishbone_dat_miso\(4)
    );
\memory_to_writeBack_MEMORY_READ_DATA[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111011111111111"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[9]_i_3_n_0\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0\,
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(12),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]\,
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(3),
      O => \memory_to_writeBack_MEMORY_READ_DATA[9]_i_2_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[9]_i_2_0\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[9]_i_5_n_0\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1\(1),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(2),
      I4 => hk_dat_i(1),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(5),
      O => \memory_to_writeBack_MEMORY_READ_DATA[9]_i_3_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => RAM_reg_n_6,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(1),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[16]_i_3_0\(0),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(0),
      O => \memory_to_writeBack_MEMORY_READ_DATA[9]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_ctrl is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_ack_i_core : out STD_LOGIC;
    rx_finish : out STD_LOGIC;
    \stat_reg_reg[0]_0\ : out STD_LOGIC;
    \stat_reg_reg[1]_0\ : out STD_LOGIC;
    \tx_index_reg[2]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \o_wb_dat_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clock : in STD_LOGIC;
    wb_rst_i : in STD_LOGIC;
    wb_valid : in STD_LOGIC;
    o_rx_finish_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_start_local0 : in STD_LOGIC;
    \stat_reg_reg[0]_1\ : in STD_LOGIC;
    rx_busy : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \o_wb_dat_reg[0]_0\ : in STD_LOGIC;
    \o_wb_dat_reg[0]_1\ : in STD_LOGIC;
    o_tx_start_reg_0 : in STD_LOGIC;
    tx_reg : in STD_LOGIC;
    tx_reg_i_2_0 : in STD_LOGIC;
    tx_reg_i_2_1 : in STD_LOGIC;
    \tx_buffer_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \stat_reg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \stat_reg_reg[0]_2\ : in STD_LOGIC;
    \rx_buffer_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_buffer_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \o_wb_dat_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \o_wb_dat_reg[7]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_ctrl : entity is "ctrl";
end design_1_caravel_0_0_ctrl;

architecture STRUCTURE of design_1_caravel_0_0_ctrl is
  signal o_tx : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal o_tx_start0 : STD_LOGIC;
  signal \o_wb_dat[0]_i_1_n_0\ : STD_LOGIC;
  signal \o_wb_dat[1]_i_1_n_0\ : STD_LOGIC;
  signal \o_wb_dat[2]_i_1_n_0\ : STD_LOGIC;
  signal \o_wb_dat[3]_i_1_n_0\ : STD_LOGIC;
  signal \o_wb_dat[4]_i_1_n_0\ : STD_LOGIC;
  signal \o_wb_dat[5]_i_1_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rx_buffer : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \stat_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \stat_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \stat_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \stat_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \^stat_reg_reg[0]_0\ : STD_LOGIC;
  signal \^stat_reg_reg[1]_0\ : STD_LOGIC;
  signal \stat_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \stat_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \stat_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \stat_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \tx_buffer_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_buffer_reg_n_0_[1]\ : STD_LOGIC;
  signal \tx_buffer_reg_n_0_[2]\ : STD_LOGIC;
  signal \tx_buffer_reg_n_0_[3]\ : STD_LOGIC;
  signal \tx_buffer_reg_n_0_[4]\ : STD_LOGIC;
  signal \tx_buffer_reg_n_0_[5]\ : STD_LOGIC;
  signal \tx_buffer_reg_n_0_[6]\ : STD_LOGIC;
  signal \tx_buffer_reg_n_0_[7]\ : STD_LOGIC;
  signal tx_i_3_n_0 : STD_LOGIC;
  signal tx_i_4_n_0 : STD_LOGIC;
  signal tx_start_local : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \o_tx[1]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \o_tx[2]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \o_tx[3]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \o_tx[4]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \o_tx[5]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \o_tx[6]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \o_tx[7]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of o_tx_start_i_1 : label is "soft_lutpair90";
begin
  \stat_reg_reg[0]_0\ <= \^stat_reg_reg[0]_0\;
  \stat_reg_reg[1]_0\ <= \^stat_reg_reg[1]_0\;
o_rx_finish_reg: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => o_rx_finish_reg_0,
      Q => rx_finish
    );
\o_tx[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tx_buffer_reg_n_0_[0]\,
      I1 => o_tx_start_reg_0,
      O => p_1_in(0)
    );
\o_tx[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tx_buffer_reg_n_0_[1]\,
      I1 => o_tx_start_reg_0,
      O => p_1_in(1)
    );
\o_tx[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tx_buffer_reg_n_0_[2]\,
      I1 => o_tx_start_reg_0,
      O => p_1_in(2)
    );
\o_tx[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tx_buffer_reg_n_0_[3]\,
      I1 => o_tx_start_reg_0,
      O => p_1_in(3)
    );
\o_tx[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tx_buffer_reg_n_0_[4]\,
      I1 => o_tx_start_reg_0,
      O => p_1_in(4)
    );
\o_tx[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tx_buffer_reg_n_0_[5]\,
      I1 => o_tx_start_reg_0,
      O => p_1_in(5)
    );
\o_tx[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tx_buffer_reg_n_0_[6]\,
      I1 => o_tx_start_reg_0,
      O => p_1_in(6)
    );
\o_tx[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tx_buffer_reg_n_0_[7]\,
      I1 => o_tx_start_reg_0,
      O => p_1_in(7)
    );
\o_tx_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => p_1_in(0),
      Q => o_tx(0)
    );
\o_tx_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => p_1_in(1),
      Q => o_tx(1)
    );
\o_tx_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => p_1_in(2),
      Q => o_tx(2)
    );
\o_tx_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => p_1_in(3),
      Q => o_tx(3)
    );
\o_tx_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => p_1_in(4),
      Q => o_tx(4)
    );
\o_tx_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => p_1_in(5),
      Q => o_tx(5)
    );
\o_tx_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => p_1_in(6),
      Q => o_tx(6)
    );
\o_tx_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => p_1_in(7),
      Q => o_tx(7)
    );
o_tx_start_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_start_local,
      I1 => o_tx_start_reg_0,
      O => o_tx_start0
    );
o_tx_start_reg: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => o_tx_start0,
      Q => D(0)
    );
o_wb_ack_reg: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => wb_valid,
      Q => mprj_ack_i_core
    );
\o_wb_dat[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^stat_reg_reg[0]_0\,
      I1 => \o_wb_dat_reg[0]_0\,
      I2 => rx_buffer(0),
      I3 => \o_wb_dat_reg[0]_1\,
      O => \o_wb_dat[0]_i_1_n_0\
    );
\o_wb_dat[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^stat_reg_reg[1]_0\,
      I1 => \o_wb_dat_reg[0]_0\,
      I2 => rx_buffer(1),
      I3 => \o_wb_dat_reg[0]_1\,
      O => \o_wb_dat[1]_i_1_n_0\
    );
\o_wb_dat[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \stat_reg_reg_n_0_[2]\,
      I1 => \o_wb_dat_reg[0]_0\,
      I2 => rx_buffer(2),
      I3 => \o_wb_dat_reg[0]_1\,
      O => \o_wb_dat[2]_i_1_n_0\
    );
\o_wb_dat[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \stat_reg_reg_n_0_[3]\,
      I1 => \o_wb_dat_reg[0]_0\,
      I2 => rx_buffer(3),
      I3 => \o_wb_dat_reg[0]_1\,
      O => \o_wb_dat[3]_i_1_n_0\
    );
\o_wb_dat[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \stat_reg_reg_n_0_[4]\,
      I1 => \o_wb_dat_reg[0]_0\,
      I2 => rx_buffer(4),
      I3 => \o_wb_dat_reg[0]_1\,
      O => \o_wb_dat[4]_i_1_n_0\
    );
\o_wb_dat[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \stat_reg_reg_n_0_[5]\,
      I1 => \o_wb_dat_reg[0]_0\,
      I2 => rx_buffer(5),
      I3 => \o_wb_dat_reg[0]_1\,
      O => \o_wb_dat[5]_i_1_n_0\
    );
\o_wb_dat_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \o_wb_dat_reg[0]_2\(0),
      CLR => wb_rst_i,
      D => \o_wb_dat[0]_i_1_n_0\,
      Q => \o_wb_dat_reg[7]_0\(0)
    );
\o_wb_dat_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \o_wb_dat_reg[0]_2\(0),
      CLR => wb_rst_i,
      D => \o_wb_dat[1]_i_1_n_0\,
      Q => \o_wb_dat_reg[7]_0\(1)
    );
\o_wb_dat_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \o_wb_dat_reg[0]_2\(0),
      CLR => wb_rst_i,
      D => \o_wb_dat[2]_i_1_n_0\,
      Q => \o_wb_dat_reg[7]_0\(2)
    );
\o_wb_dat_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \o_wb_dat_reg[0]_2\(0),
      CLR => wb_rst_i,
      D => \o_wb_dat[3]_i_1_n_0\,
      Q => \o_wb_dat_reg[7]_0\(3)
    );
\o_wb_dat_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \o_wb_dat_reg[0]_2\(0),
      CLR => wb_rst_i,
      D => \o_wb_dat[4]_i_1_n_0\,
      Q => \o_wb_dat_reg[7]_0\(4)
    );
\o_wb_dat_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \o_wb_dat_reg[0]_2\(0),
      CLR => wb_rst_i,
      D => \o_wb_dat[5]_i_1_n_0\,
      Q => \o_wb_dat_reg[7]_0\(5)
    );
\o_wb_dat_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \o_wb_dat_reg[0]_2\(0),
      CLR => wb_rst_i,
      D => \o_wb_dat_reg[7]_1\(0),
      Q => \o_wb_dat_reg[7]_0\(6)
    );
\o_wb_dat_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \o_wb_dat_reg[0]_2\(0),
      CLR => wb_rst_i,
      D => \o_wb_dat_reg[7]_1\(1),
      Q => \o_wb_dat_reg[7]_0\(7)
    );
\rx_buffer_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \rx_buffer_reg[7]_0\(0),
      CLR => wb_rst_i,
      D => \rx_buffer_reg[7]_1\(0),
      Q => rx_buffer(0)
    );
\rx_buffer_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \rx_buffer_reg[7]_0\(0),
      CLR => wb_rst_i,
      D => \rx_buffer_reg[7]_1\(1),
      Q => rx_buffer(1)
    );
\rx_buffer_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \rx_buffer_reg[7]_0\(0),
      CLR => wb_rst_i,
      D => \rx_buffer_reg[7]_1\(2),
      Q => rx_buffer(2)
    );
\rx_buffer_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \rx_buffer_reg[7]_0\(0),
      CLR => wb_rst_i,
      D => \rx_buffer_reg[7]_1\(3),
      Q => rx_buffer(3)
    );
\rx_buffer_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \rx_buffer_reg[7]_0\(0),
      CLR => wb_rst_i,
      D => \rx_buffer_reg[7]_1\(4),
      Q => rx_buffer(4)
    );
\rx_buffer_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \rx_buffer_reg[7]_0\(0),
      CLR => wb_rst_i,
      D => \rx_buffer_reg[7]_1\(5),
      Q => rx_buffer(5)
    );
\rx_buffer_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \rx_buffer_reg[7]_0\(0),
      CLR => wb_rst_i,
      D => \rx_buffer_reg[7]_1\(6),
      Q => Q(0)
    );
\rx_buffer_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \rx_buffer_reg[7]_0\(0),
      CLR => wb_rst_i,
      D => \rx_buffer_reg[7]_1\(7),
      Q => Q(1)
    );
\stat_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CECECE00CECECEEE"
    )
        port map (
      I0 => o_rx_finish_reg_0,
      I1 => \^stat_reg_reg[0]_0\,
      I2 => rx_busy,
      I3 => \stat_reg_reg[0]_1\,
      I4 => \^stat_reg_reg[1]_0\,
      I5 => \stat_reg_reg[0]_2\,
      O => \stat_reg[0]_i_1_n_0\
    );
\stat_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F57500FFF5750000"
    )
        port map (
      I0 => o_rx_finish_reg_0,
      I1 => \^stat_reg_reg[0]_0\,
      I2 => rx_busy,
      I3 => \stat_reg_reg[0]_1\,
      I4 => \^stat_reg_reg[1]_0\,
      I5 => \stat_reg_reg[0]_2\,
      O => \stat_reg[1]_i_1_n_0\
    );
\stat_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF04000400"
    )
        port map (
      I0 => \stat_reg_reg[0]_1\,
      I1 => rx_busy,
      I2 => \^stat_reg_reg[0]_0\,
      I3 => \^stat_reg_reg[1]_0\,
      I4 => p_0_in(0),
      I5 => \stat_reg_reg_n_0_[4]\,
      O => \stat_reg[4]_i_1_n_0\
    );
\stat_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \stat_reg_reg[0]_1\,
      I1 => rx_busy,
      I2 => p_0_in(0),
      I3 => \stat_reg_reg_n_0_[5]\,
      O => \stat_reg[5]_i_1_n_0\
    );
\stat_reg_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clock,
      CE => '1',
      D => \stat_reg[0]_i_1_n_0\,
      PRE => wb_rst_i,
      Q => \^stat_reg_reg[0]_0\
    );
\stat_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => \stat_reg[1]_i_1_n_0\,
      Q => \^stat_reg_reg[1]_0\
    );
\stat_reg_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => clock,
      CE => '1',
      D => \stat_reg_reg[3]_0\(0),
      PRE => wb_rst_i,
      Q => \stat_reg_reg_n_0_[2]\
    );
\stat_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => \stat_reg_reg[3]_0\(1),
      Q => \stat_reg_reg_n_0_[3]\
    );
\stat_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => \stat_reg[4]_i_1_n_0\,
      Q => \stat_reg_reg_n_0_[4]\
    );
\stat_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => \stat_reg[5]_i_1_n_0\,
      Q => \stat_reg_reg_n_0_[5]\
    );
\tx_buffer_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => E(0),
      CLR => wb_rst_i,
      D => \tx_buffer_reg[7]_0\(0),
      Q => \tx_buffer_reg_n_0_[0]\
    );
\tx_buffer_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => E(0),
      CLR => wb_rst_i,
      D => \tx_buffer_reg[7]_0\(1),
      Q => \tx_buffer_reg_n_0_[1]\
    );
\tx_buffer_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => E(0),
      CLR => wb_rst_i,
      D => \tx_buffer_reg[7]_0\(2),
      Q => \tx_buffer_reg_n_0_[2]\
    );
\tx_buffer_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => E(0),
      CLR => wb_rst_i,
      D => \tx_buffer_reg[7]_0\(3),
      Q => \tx_buffer_reg_n_0_[3]\
    );
\tx_buffer_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => E(0),
      CLR => wb_rst_i,
      D => \tx_buffer_reg[7]_0\(4),
      Q => \tx_buffer_reg_n_0_[4]\
    );
\tx_buffer_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => E(0),
      CLR => wb_rst_i,
      D => \tx_buffer_reg[7]_0\(5),
      Q => \tx_buffer_reg_n_0_[5]\
    );
\tx_buffer_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => E(0),
      CLR => wb_rst_i,
      D => \tx_buffer_reg[7]_0\(6),
      Q => \tx_buffer_reg_n_0_[6]\
    );
\tx_buffer_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => E(0),
      CLR => wb_rst_i,
      D => \tx_buffer_reg[7]_0\(7),
      Q => \tx_buffer_reg_n_0_[7]\
    );
tx_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_tx(3),
      I1 => o_tx(2),
      I2 => tx_reg_i_2_0,
      I3 => o_tx(1),
      I4 => tx_reg_i_2_1,
      I5 => o_tx(0),
      O => tx_i_3_n_0
    );
tx_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_tx(7),
      I1 => o_tx(6),
      I2 => tx_reg_i_2_0,
      I3 => o_tx(5),
      I4 => tx_reg_i_2_1,
      I5 => o_tx(4),
      O => tx_i_4_n_0
    );
tx_reg_i_2: unisim.vcomponents.MUXF7
     port map (
      I0 => tx_i_3_n_0,
      I1 => tx_i_4_n_0,
      O => \tx_index_reg[2]\,
      S => tx_reg
    );
tx_start_local_reg: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => E(0),
      CLR => wb_rst_i,
      D => tx_start_local0,
      Q => tx_start_local
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_gpio_control_block is
  port (
    \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ : out STD_LOGIC;
    serial_data_out : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_clock : in STD_LOGIC;
    \shift_register_reg[10]_0\ : in STD_LOGIC;
    gpio_outenb_reg_P_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_strobe : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mprj_en[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    debug_mode : in STD_LOGIC;
    debug_oeb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_gpio_control_block : entity is "gpio_control_block";
end design_1_caravel_0_0_gpio_control_block;

architecture STRUCTURE of design_1_caravel_0_0_gpio_control_block is
  signal \gpio_dm_reg[0]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[0]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[0]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_P_n_0\ : STD_LOGIC;
  signal gpio_outenb_reg_P_n_0 : STD_LOGIC;
  signal mgmt_ena_reg_P_n_0 : STD_LOGIC;
  signal \mprj_o[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \mprj_o[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[0]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[0]_LDC\ : label is "VCC:GE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_bidir_1[0]/shift_register_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_bidir_1[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 ";
begin
\gpio_dm_reg[0]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \gpio_dm_reg[0]_C_n_0\
    );
\gpio_dm_reg[0]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[0]_LDC_n_0\
    );
\gpio_dm_reg[0]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[10]\,
      Q => \gpio_dm_reg[0]_P_n_0\,
      R => '0'
    );
\gpio_dm_reg[1]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[11]\,
      PRE => gpio_outenb_reg_P_0,
      Q => \gpio_dm_reg[1]_P_n_0\
    );
\gpio_dm_reg[2]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => p_0_in,
      PRE => gpio_outenb_reg_P_0,
      Q => \gpio_dm_reg[2]_P_n_0\
    );
gpio_outenb_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[1]\,
      PRE => gpio_outenb_reg_P_0,
      Q => gpio_outenb_reg_P_n_0
    );
mgmt_ena_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[0]\,
      PRE => gpio_outenb_reg_P_0,
      Q => mgmt_ena_reg_P_n_0
    );
\mprj_en[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008088"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => gpio_outenb_reg_P_n_0,
      I2 => debug_oeb,
      I3 => debug_mode,
      I4 => \mprj_en[0]\(0),
      O => mprj_en(0)
    );
\mprj_o[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8A008A00800080"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => Q(0),
      I2 => \mprj_en[0]\(0),
      I3 => debug_mode,
      I4 => debug_oeb,
      I5 => \mprj_o[0]_INST_0_i_1_n_0\,
      O => mprj_o(0)
    );
\mprj_o[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700470047FF4700"
    )
        port map (
      I0 => \gpio_dm_reg[0]_P_n_0\,
      I1 => \gpio_dm_reg[0]_LDC_n_0\,
      I2 => \gpio_dm_reg[0]_C_n_0\,
      I3 => \mprj_o[0]_INST_0_i_2_n_0\,
      I4 => Q(0),
      I5 => debug_mode,
      O => \mprj_o[0]_INST_0_i_1_n_0\
    );
\mprj_o[0]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gpio_dm_reg[1]_P_n_0\,
      I1 => \gpio_dm_reg[2]_P_n_0\,
      O => \mprj_o[0]_INST_0_i_2_n_0\
    );
serial_data_out_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => serial_data_out
    );
\shift_register_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => D(0),
      Q => \shift_register_reg_n_0_[0]\
    );
\shift_register_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg[10]_0\,
      Q => \shift_register_reg_n_0_[10]\
    );
\shift_register_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \shift_register_reg_n_0_[11]\
    );
\shift_register_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => p_0_in
    );
\shift_register_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[0]\,
      Q => \shift_register_reg_n_0_[1]\
    );
\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => mprj_io_loader_clock,
      D => \shift_register_reg_n_0_[1]\,
      Q => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\
    );
\shift_register_reg[9]_inst_gpio_control_in_1_c_6\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      D => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\,
      Q => \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_gpio_control_block_0 is
  port (
    \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ : out STD_LOGIC;
    serial_data_in : out STD_LOGIC;
    mgmt_ena_reg_P_0 : out STD_LOGIC;
    gpio_outenb_reg_P_0 : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_clock : in STD_LOGIC;
    \shift_register_reg[10]_0\ : in STD_LOGIC;
    gpio_outenb_reg_P_1 : in STD_LOGIC;
    mprj_io_loader_strobe : in STD_LOGIC;
    mgmt_io_out_hk : in STD_LOGIC_VECTOR ( 0 to 0 );
    mgmt_io_oeb_hk : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_gpio_control_block_0 : entity is "gpio_control_block";
end design_1_caravel_0_0_gpio_control_block_0;

architecture STRUCTURE of design_1_caravel_0_0_gpio_control_block_0 is
  signal \gpio_dm_reg[0]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[0]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[0]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_P_n_0\ : STD_LOGIC;
  signal \^mgmt_ena_reg_p_0\ : STD_LOGIC;
  signal \mprj_o[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[0]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[0]_LDC\ : label is "VCC:GE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_bidir_1[1]/shift_register_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_bidir_1[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 ";
begin
  mgmt_ena_reg_P_0 <= \^mgmt_ena_reg_p_0\;
\gpio_dm_reg[0]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_1,
      D => \shift_register_reg_n_0_[10]\,
      Q => \gpio_dm_reg[0]_C_n_0\
    );
\gpio_dm_reg[0]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_1,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[0]_LDC_n_0\
    );
\gpio_dm_reg[0]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[10]\,
      Q => \gpio_dm_reg[0]_P_n_0\,
      R => '0'
    );
\gpio_dm_reg[1]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[11]\,
      PRE => gpio_outenb_reg_P_1,
      Q => \gpio_dm_reg[1]_P_n_0\
    );
\gpio_dm_reg[2]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => p_0_in,
      PRE => gpio_outenb_reg_P_1,
      Q => \gpio_dm_reg[2]_P_n_0\
    );
gpio_outenb_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[1]\,
      PRE => gpio_outenb_reg_P_1,
      Q => gpio_outenb_reg_P_0
    );
mgmt_ena_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[0]\,
      PRE => gpio_outenb_reg_P_1,
      Q => \^mgmt_ena_reg_p_0\
    );
\mprj_o[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A888088888"
    )
        port map (
      I0 => \^mgmt_ena_reg_p_0\,
      I1 => mgmt_io_out_hk(0),
      I2 => mgmt_io_oeb_hk(0),
      I3 => \gpio_dm_reg[2]_P_n_0\,
      I4 => \gpio_dm_reg[1]_P_n_0\,
      I5 => \mprj_o[1]_INST_0_i_3_n_0\,
      O => mprj_o(0)
    );
\mprj_o[1]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \gpio_dm_reg[2]_P_n_0\,
      I1 => \gpio_dm_reg[1]_P_n_0\,
      I2 => \gpio_dm_reg[0]_C_n_0\,
      I3 => \gpio_dm_reg[0]_LDC_n_0\,
      I4 => \gpio_dm_reg[0]_P_n_0\,
      O => \mprj_o[1]_INST_0_i_3_n_0\
    );
serial_data_out_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_1,
      D => p_0_in,
      Q => serial_data_in
    );
\shift_register_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_1,
      D => D(0),
      Q => \shift_register_reg_n_0_[0]\
    );
\shift_register_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_1,
      D => \shift_register_reg[10]_0\,
      Q => \shift_register_reg_n_0_[10]\
    );
\shift_register_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_1,
      D => \shift_register_reg_n_0_[10]\,
      Q => \shift_register_reg_n_0_[11]\
    );
\shift_register_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_1,
      D => \shift_register_reg_n_0_[11]\,
      Q => p_0_in
    );
\shift_register_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_1,
      D => \shift_register_reg_n_0_[0]\,
      Q => \shift_register_reg_n_0_[1]\
    );
\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => mprj_io_loader_clock,
      D => \shift_register_reg_n_0_[1]\,
      Q => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\
    );
\shift_register_reg[9]_inst_gpio_control_in_1_c_6\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      D => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\,
      Q => \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_gpio_control_block_1 is
  port (
    \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ : out STD_LOGIC;
    serial_data_out_reg_0 : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_clock : in STD_LOGIC;
    \shift_register_reg[10]_0\ : in STD_LOGIC;
    gpio_outenb_reg_P_0 : in STD_LOGIC;
    serial_data_out : in STD_LOGIC;
    mprj_io_loader_strobe : in STD_LOGIC;
    mgmt_io_out_hk : in STD_LOGIC_VECTOR ( 0 to 0 );
    mgmt_io_oeb_hk : in STD_LOGIC_VECTOR ( 0 to 0 );
    spi_cs_n : in STD_LOGIC;
    spi_enabled : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_gpio_control_block_1 : entity is "gpio_control_block";
end design_1_caravel_0_0_gpio_control_block_1;

architecture STRUCTURE of design_1_caravel_0_0_gpio_control_block_1 is
  signal \gpio_dm_reg[0]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_P_n_0\ : STD_LOGIC;
  signal gpio_outenb_reg_P_n_0 : STD_LOGIC;
  signal mgmt_ena_reg_P_n_0 : STD_LOGIC;
  signal \mprj_o[35]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[2]_LDC\ : label is "VCC:GE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_bidir_2[0]/shift_register_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_bidir_2[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 ";
begin
\gpio_dm_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[10]\,
      PRE => gpio_outenb_reg_P_0,
      Q => \gpio_dm_reg[0]_P_n_0\
    );
\gpio_dm_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_C_n_0\
    );
\gpio_dm_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[1]_LDC_n_0\
    );
\gpio_dm_reg[1]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_P_n_0\,
      R => '0'
    );
\gpio_dm_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => \gpio_dm_reg[2]_C_n_0\
    );
\gpio_dm_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[2]_LDC_n_0\
    );
\gpio_dm_reg[2]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => p_0_in,
      Q => \gpio_dm_reg[2]_P_n_0\,
      R => '0'
    );
gpio_outenb_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[1]\,
      PRE => gpio_outenb_reg_P_0,
      Q => gpio_outenb_reg_P_n_0
    );
mgmt_ena_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[0]\,
      PRE => gpio_outenb_reg_P_0,
      Q => mgmt_ena_reg_P_n_0
    );
\mprj_en[35]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000888"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => gpio_outenb_reg_P_n_0,
      I2 => spi_cs_n,
      I3 => spi_enabled,
      I4 => Q(0),
      O => mprj_en(0)
    );
\mprj_o[35]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888A888"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => mgmt_io_out_hk(0),
      I2 => mgmt_io_oeb_hk(0),
      I3 => \mprj_o[35]_INST_0_i_3_n_0\,
      I4 => \gpio_dm_reg[0]_P_n_0\,
      O => mprj_o(0)
    );
\mprj_o[35]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \gpio_dm_reg[1]_C_n_0\,
      I1 => \gpio_dm_reg[1]_LDC_n_0\,
      I2 => \gpio_dm_reg[1]_P_n_0\,
      I3 => \gpio_dm_reg[2]_C_n_0\,
      I4 => \gpio_dm_reg[2]_LDC_n_0\,
      I5 => \gpio_dm_reg[2]_P_n_0\,
      O => \mprj_o[35]_INST_0_i_3_n_0\
    );
serial_data_out_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => serial_data_out_reg_0
    );
\shift_register_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => serial_data_out,
      Q => \shift_register_reg_n_0_[0]\
    );
\shift_register_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg[10]_0\,
      Q => \shift_register_reg_n_0_[10]\
    );
\shift_register_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \shift_register_reg_n_0_[11]\
    );
\shift_register_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => p_0_in
    );
\shift_register_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[0]\,
      Q => \shift_register_reg_n_0_[1]\
    );
\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => mprj_io_loader_clock,
      D => \shift_register_reg_n_0_[1]\,
      Q => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\
    );
\shift_register_reg[9]_inst_gpio_control_in_1_c_6\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      D => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\,
      Q => \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_gpio_control_block_10 is
  port (
    \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ : out STD_LOGIC;
    serial_data_out : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_clock : in STD_LOGIC;
    \shift_register_reg[10]_0\ : in STD_LOGIC;
    gpio_outenb_reg_P_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_strobe : in STD_LOGIC;
    trap_output_dest : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_gpio_control_block_10 : entity is "gpio_control_block";
end design_1_caravel_0_0_gpio_control_block_10;

architecture STRUCTURE of design_1_caravel_0_0_gpio_control_block_10 is
  signal \gpio_dm_reg[0]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_P_n_0\ : STD_LOGIC;
  signal gpio_outenb_reg_P_n_0 : STD_LOGIC;
  signal mgmt_ena_reg_P_n_0 : STD_LOGIC;
  signal \mprj_o[13]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[2]_LDC\ : label is "VCC:GE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_1[5]/shift_register_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_1[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 ";
begin
\gpio_dm_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[10]\,
      PRE => gpio_outenb_reg_P_0,
      Q => \gpio_dm_reg[0]_P_n_0\
    );
\gpio_dm_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_C_n_0\
    );
\gpio_dm_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[1]_LDC_n_0\
    );
\gpio_dm_reg[1]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_P_n_0\,
      R => '0'
    );
\gpio_dm_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => \gpio_dm_reg[2]_C_n_0\
    );
\gpio_dm_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[2]_LDC_n_0\
    );
\gpio_dm_reg[2]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => p_0_in,
      Q => \gpio_dm_reg[2]_P_n_0\,
      R => '0'
    );
gpio_outenb_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[1]\,
      PRE => gpio_outenb_reg_P_0,
      Q => gpio_outenb_reg_P_n_0
    );
mgmt_ena_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[0]\,
      PRE => gpio_outenb_reg_P_0,
      Q => mgmt_ena_reg_P_n_0
    );
\mprj_en[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => gpio_outenb_reg_P_n_0,
      O => mprj_en(0)
    );
\mprj_o[13]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020AA20"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => trap_output_dest,
      I2 => Q(0),
      I3 => \mprj_o[13]_INST_0_i_1_n_0\,
      I4 => \gpio_dm_reg[0]_P_n_0\,
      O => mprj_o(0)
    );
\mprj_o[13]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \gpio_dm_reg[1]_C_n_0\,
      I1 => \gpio_dm_reg[1]_LDC_n_0\,
      I2 => \gpio_dm_reg[1]_P_n_0\,
      I3 => \gpio_dm_reg[2]_C_n_0\,
      I4 => \gpio_dm_reg[2]_LDC_n_0\,
      I5 => \gpio_dm_reg[2]_P_n_0\,
      O => \mprj_o[13]_INST_0_i_1_n_0\
    );
serial_data_out_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => serial_data_out
    );
\shift_register_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => D(0),
      Q => \shift_register_reg_n_0_[0]\
    );
\shift_register_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg[10]_0\,
      Q => \shift_register_reg_n_0_[10]\
    );
\shift_register_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \shift_register_reg_n_0_[11]\
    );
\shift_register_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => p_0_in
    );
\shift_register_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[0]\,
      Q => \shift_register_reg_n_0_[1]\
    );
\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => mprj_io_loader_clock,
      D => \shift_register_reg_n_0_[1]\,
      Q => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\
    );
\shift_register_reg[9]_inst_gpio_control_in_1_c_6\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      D => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\,
      Q => \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_gpio_control_block_11 is
  port (
    \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ : out STD_LOGIC;
    serial_data_out : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_clock : in STD_LOGIC;
    \shift_register_reg[10]_0\ : in STD_LOGIC;
    gpio_outenb_reg_P_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_strobe : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_45_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clock : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_gpio_control_block_11 : entity is "gpio_control_block";
end design_1_caravel_0_0_gpio_control_block_11;

architecture STRUCTURE of design_1_caravel_0_0_gpio_control_block_11 is
  signal \gpio_dm_reg[0]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_P_n_0\ : STD_LOGIC;
  signal gpio_outenb_reg_P_n_0 : STD_LOGIC;
  signal mgmt_ena_reg_P_n_0 : STD_LOGIC;
  signal \mprj_o[14]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[2]_LDC\ : label is "VCC:GE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_1[6]/shift_register_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_1[6]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 ";
begin
\gpio_dm_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[10]\,
      PRE => gpio_outenb_reg_P_0,
      Q => \gpio_dm_reg[0]_P_n_0\
    );
\gpio_dm_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_C_n_0\
    );
\gpio_dm_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[1]_LDC_n_0\
    );
\gpio_dm_reg[1]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_P_n_0\,
      R => '0'
    );
\gpio_dm_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => \gpio_dm_reg[2]_C_n_0\
    );
\gpio_dm_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[2]_LDC_n_0\
    );
\gpio_dm_reg[2]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => p_0_in,
      Q => \gpio_dm_reg[2]_P_n_0\,
      R => '0'
    );
gpio_outenb_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[1]\,
      PRE => gpio_outenb_reg_P_0,
      Q => gpio_outenb_reg_P_n_0
    );
mgmt_ena_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[0]\,
      PRE => gpio_outenb_reg_P_0,
      Q => mgmt_ena_reg_P_n_0
    );
\mprj_en[14]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => gpio_outenb_reg_P_n_0,
      O => mprj_en(0)
    );
\mprj_o[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A808AAAAA808"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => Q(0),
      I2 => p_45_in(0),
      I3 => clock,
      I4 => \mprj_o[14]_INST_0_i_1_n_0\,
      I5 => \gpio_dm_reg[0]_P_n_0\,
      O => mprj_o(0)
    );
\mprj_o[14]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \gpio_dm_reg[1]_C_n_0\,
      I1 => \gpio_dm_reg[1]_LDC_n_0\,
      I2 => \gpio_dm_reg[1]_P_n_0\,
      I3 => \gpio_dm_reg[2]_C_n_0\,
      I4 => \gpio_dm_reg[2]_LDC_n_0\,
      I5 => \gpio_dm_reg[2]_P_n_0\,
      O => \mprj_o[14]_INST_0_i_1_n_0\
    );
serial_data_out_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => serial_data_out
    );
\shift_register_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => D(0),
      Q => \shift_register_reg_n_0_[0]\
    );
\shift_register_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg[10]_0\,
      Q => \shift_register_reg_n_0_[10]\
    );
\shift_register_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \shift_register_reg_n_0_[11]\
    );
\shift_register_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => p_0_in
    );
\shift_register_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[0]\,
      Q => \shift_register_reg_n_0_[1]\
    );
\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => mprj_io_loader_clock,
      D => \shift_register_reg_n_0_[1]\,
      Q => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\
    );
\shift_register_reg[9]_inst_gpio_control_in_1_c_6\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      D => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\,
      Q => \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_gpio_control_block_12 is
  port (
    \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ : out STD_LOGIC;
    serial_data_out : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_clock : in STD_LOGIC;
    \shift_register_reg[10]_0\ : in STD_LOGIC;
    gpio_outenb_reg_P_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_strobe : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_45_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clock : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_gpio_control_block_12 : entity is "gpio_control_block";
end design_1_caravel_0_0_gpio_control_block_12;

architecture STRUCTURE of design_1_caravel_0_0_gpio_control_block_12 is
  signal \gpio_dm_reg[0]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_P_n_0\ : STD_LOGIC;
  signal gpio_outenb_reg_P_n_0 : STD_LOGIC;
  signal mgmt_ena_reg_P_n_0 : STD_LOGIC;
  signal \mprj_o[15]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[2]_LDC\ : label is "VCC:GE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_1[7]/shift_register_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_1[7]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 ";
begin
\gpio_dm_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[10]\,
      PRE => gpio_outenb_reg_P_0,
      Q => \gpio_dm_reg[0]_P_n_0\
    );
\gpio_dm_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_C_n_0\
    );
\gpio_dm_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[1]_LDC_n_0\
    );
\gpio_dm_reg[1]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_P_n_0\,
      R => '0'
    );
\gpio_dm_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => \gpio_dm_reg[2]_C_n_0\
    );
\gpio_dm_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[2]_LDC_n_0\
    );
\gpio_dm_reg[2]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => p_0_in,
      Q => \gpio_dm_reg[2]_P_n_0\,
      R => '0'
    );
gpio_outenb_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[1]\,
      PRE => gpio_outenb_reg_P_0,
      Q => gpio_outenb_reg_P_n_0
    );
mgmt_ena_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[0]\,
      PRE => gpio_outenb_reg_P_0,
      Q => mgmt_ena_reg_P_n_0
    );
\mprj_en[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => gpio_outenb_reg_P_n_0,
      O => mprj_en(0)
    );
\mprj_o[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A808AAAAA808"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => Q(0),
      I2 => p_45_in(0),
      I3 => clock,
      I4 => \mprj_o[15]_INST_0_i_1_n_0\,
      I5 => \gpio_dm_reg[0]_P_n_0\,
      O => mprj_o(0)
    );
\mprj_o[15]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \gpio_dm_reg[1]_C_n_0\,
      I1 => \gpio_dm_reg[1]_LDC_n_0\,
      I2 => \gpio_dm_reg[1]_P_n_0\,
      I3 => \gpio_dm_reg[2]_C_n_0\,
      I4 => \gpio_dm_reg[2]_LDC_n_0\,
      I5 => \gpio_dm_reg[2]_P_n_0\,
      O => \mprj_o[15]_INST_0_i_1_n_0\
    );
serial_data_out_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => serial_data_out
    );
\shift_register_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => D(0),
      Q => \shift_register_reg_n_0_[0]\
    );
\shift_register_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg[10]_0\,
      Q => \shift_register_reg_n_0_[10]\
    );
\shift_register_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \shift_register_reg_n_0_[11]\
    );
\shift_register_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => p_0_in
    );
\shift_register_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[0]\,
      Q => \shift_register_reg_n_0_[1]\
    );
\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => mprj_io_loader_clock,
      D => \shift_register_reg_n_0_[1]\,
      Q => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\
    );
\shift_register_reg[9]_inst_gpio_control_in_1_c_6\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      D => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\,
      Q => \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_gpio_control_block_13 is
  port (
    \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ : out STD_LOGIC;
    serial_data_out : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_clock : in STD_LOGIC;
    \shift_register_reg[10]_0\ : in STD_LOGIC;
    gpio_outenb_reg_P_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_strobe : in STD_LOGIC;
    mgmt_gpio_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_gpio_control_block_13 : entity is "gpio_control_block";
end design_1_caravel_0_0_gpio_control_block_13;

architecture STRUCTURE of design_1_caravel_0_0_gpio_control_block_13 is
  signal \gpio_dm_reg[0]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_P_n_0\ : STD_LOGIC;
  signal gpio_outenb_reg_P_n_0 : STD_LOGIC;
  signal mgmt_ena_reg_P_n_0 : STD_LOGIC;
  signal \mprj_o[16]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[2]_LDC\ : label is "VCC:GE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mprj_en[16]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \mprj_o[16]_INST_0\ : label is "soft_lutpair3";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_1[8]/shift_register_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_1[8]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 ";
begin
\gpio_dm_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[10]\,
      PRE => gpio_outenb_reg_P_0,
      Q => \gpio_dm_reg[0]_P_n_0\
    );
\gpio_dm_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_C_n_0\
    );
\gpio_dm_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[1]_LDC_n_0\
    );
\gpio_dm_reg[1]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_P_n_0\,
      R => '0'
    );
\gpio_dm_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => \gpio_dm_reg[2]_C_n_0\
    );
\gpio_dm_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[2]_LDC_n_0\
    );
\gpio_dm_reg[2]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => p_0_in,
      Q => \gpio_dm_reg[2]_P_n_0\,
      R => '0'
    );
gpio_outenb_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[1]\,
      PRE => gpio_outenb_reg_P_0,
      Q => gpio_outenb_reg_P_n_0
    );
mgmt_ena_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[0]\,
      PRE => gpio_outenb_reg_P_0,
      Q => mgmt_ena_reg_P_n_0
    );
\mprj_en[16]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => gpio_outenb_reg_P_n_0,
      O => mprj_en(0)
    );
\mprj_o[16]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08A8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => mgmt_gpio_out(0),
      I2 => \mprj_o[16]_INST_0_i_1_n_0\,
      I3 => \gpio_dm_reg[0]_P_n_0\,
      O => mprj_o(0)
    );
\mprj_o[16]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \gpio_dm_reg[1]_C_n_0\,
      I1 => \gpio_dm_reg[1]_LDC_n_0\,
      I2 => \gpio_dm_reg[1]_P_n_0\,
      I3 => \gpio_dm_reg[2]_C_n_0\,
      I4 => \gpio_dm_reg[2]_LDC_n_0\,
      I5 => \gpio_dm_reg[2]_P_n_0\,
      O => \mprj_o[16]_INST_0_i_1_n_0\
    );
serial_data_out_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => serial_data_out
    );
\shift_register_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => D(0),
      Q => \shift_register_reg_n_0_[0]\
    );
\shift_register_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg[10]_0\,
      Q => \shift_register_reg_n_0_[10]\
    );
\shift_register_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \shift_register_reg_n_0_[11]\
    );
\shift_register_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => p_0_in
    );
\shift_register_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[0]\,
      Q => \shift_register_reg_n_0_[1]\
    );
\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => mprj_io_loader_clock,
      D => \shift_register_reg_n_0_[1]\,
      Q => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\
    );
\shift_register_reg[9]_inst_gpio_control_in_1_c_6\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      D => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\,
      Q => \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_gpio_control_block_14 is
  port (
    \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ : out STD_LOGIC;
    serial_data_out : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_clock : in STD_LOGIC;
    \shift_register_reg[10]_0\ : in STD_LOGIC;
    gpio_outenb_reg_P_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_strobe : in STD_LOGIC;
    mgmt_gpio_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_gpio_control_block_14 : entity is "gpio_control_block";
end design_1_caravel_0_0_gpio_control_block_14;

architecture STRUCTURE of design_1_caravel_0_0_gpio_control_block_14 is
  signal \gpio_dm_reg[0]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_P_n_0\ : STD_LOGIC;
  signal gpio_outenb_reg_P_n_0 : STD_LOGIC;
  signal mgmt_ena_reg_P_n_0 : STD_LOGIC;
  signal \mprj_o[17]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[2]_LDC\ : label is "VCC:GE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mprj_en[17]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \mprj_o[17]_INST_0\ : label is "soft_lutpair4";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_1[9]/shift_register_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_1[9]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 ";
begin
\gpio_dm_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[10]\,
      PRE => gpio_outenb_reg_P_0,
      Q => \gpio_dm_reg[0]_P_n_0\
    );
\gpio_dm_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_C_n_0\
    );
\gpio_dm_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[1]_LDC_n_0\
    );
\gpio_dm_reg[1]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_P_n_0\,
      R => '0'
    );
\gpio_dm_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => \gpio_dm_reg[2]_C_n_0\
    );
\gpio_dm_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[2]_LDC_n_0\
    );
\gpio_dm_reg[2]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => p_0_in,
      Q => \gpio_dm_reg[2]_P_n_0\,
      R => '0'
    );
gpio_outenb_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[1]\,
      PRE => gpio_outenb_reg_P_0,
      Q => gpio_outenb_reg_P_n_0
    );
mgmt_ena_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[0]\,
      PRE => gpio_outenb_reg_P_0,
      Q => mgmt_ena_reg_P_n_0
    );
\mprj_en[17]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => gpio_outenb_reg_P_n_0,
      O => mprj_en(0)
    );
\mprj_o[17]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08A8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => mgmt_gpio_out(0),
      I2 => \mprj_o[17]_INST_0_i_1_n_0\,
      I3 => \gpio_dm_reg[0]_P_n_0\,
      O => mprj_o(0)
    );
\mprj_o[17]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \gpio_dm_reg[1]_C_n_0\,
      I1 => \gpio_dm_reg[1]_LDC_n_0\,
      I2 => \gpio_dm_reg[1]_P_n_0\,
      I3 => \gpio_dm_reg[2]_C_n_0\,
      I4 => \gpio_dm_reg[2]_LDC_n_0\,
      I5 => \gpio_dm_reg[2]_P_n_0\,
      O => \mprj_o[17]_INST_0_i_1_n_0\
    );
serial_data_out_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => serial_data_out
    );
\shift_register_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => D(0),
      Q => \shift_register_reg_n_0_[0]\
    );
\shift_register_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg[10]_0\,
      Q => \shift_register_reg_n_0_[10]\
    );
\shift_register_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \shift_register_reg_n_0_[11]\
    );
\shift_register_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => p_0_in
    );
\shift_register_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[0]\,
      Q => \shift_register_reg_n_0_[1]\
    );
\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => mprj_io_loader_clock,
      D => \shift_register_reg_n_0_[1]\,
      Q => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\
    );
\shift_register_reg[9]_inst_gpio_control_in_1_c_6\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      D => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\,
      Q => \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_gpio_control_block_15 is
  port (
    \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ : out STD_LOGIC;
    serial_data_out : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_clock : in STD_LOGIC;
    \shift_register_reg[10]_0\ : in STD_LOGIC;
    gpio_outenb_reg_P_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_strobe : in STD_LOGIC;
    mgmt_gpio_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_gpio_control_block_15 : entity is "gpio_control_block";
end design_1_caravel_0_0_gpio_control_block_15;

architecture STRUCTURE of design_1_caravel_0_0_gpio_control_block_15 is
  signal \gpio_dm_reg[0]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_P_n_0\ : STD_LOGIC;
  signal gpio_outenb_reg_P_n_0 : STD_LOGIC;
  signal mgmt_ena_reg_P_n_0 : STD_LOGIC;
  signal \mprj_o[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[2]_LDC\ : label is "VCC:GE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mprj_en[2]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \mprj_o[2]_INST_0\ : label is "soft_lutpair5";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_1a[0]/shift_register_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_1a[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 ";
begin
\gpio_dm_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[10]\,
      PRE => gpio_outenb_reg_P_0,
      Q => \gpio_dm_reg[0]_P_n_0\
    );
\gpio_dm_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_C_n_0\
    );
\gpio_dm_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[1]_LDC_n_0\
    );
\gpio_dm_reg[1]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_P_n_0\,
      R => '0'
    );
\gpio_dm_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => \gpio_dm_reg[2]_C_n_0\
    );
\gpio_dm_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[2]_LDC_n_0\
    );
\gpio_dm_reg[2]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => p_0_in,
      Q => \gpio_dm_reg[2]_P_n_0\,
      R => '0'
    );
gpio_outenb_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[1]\,
      PRE => gpio_outenb_reg_P_0,
      Q => gpio_outenb_reg_P_n_0
    );
mgmt_ena_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[0]\,
      PRE => gpio_outenb_reg_P_0,
      Q => mgmt_ena_reg_P_n_0
    );
\mprj_en[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => gpio_outenb_reg_P_n_0,
      O => mprj_en(0)
    );
\mprj_o[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08A8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => mgmt_gpio_out(0),
      I2 => \mprj_o[2]_INST_0_i_1_n_0\,
      I3 => \gpio_dm_reg[0]_P_n_0\,
      O => mprj_o(0)
    );
\mprj_o[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \gpio_dm_reg[1]_C_n_0\,
      I1 => \gpio_dm_reg[1]_LDC_n_0\,
      I2 => \gpio_dm_reg[1]_P_n_0\,
      I3 => \gpio_dm_reg[2]_C_n_0\,
      I4 => \gpio_dm_reg[2]_LDC_n_0\,
      I5 => \gpio_dm_reg[2]_P_n_0\,
      O => \mprj_o[2]_INST_0_i_1_n_0\
    );
serial_data_out_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => serial_data_out
    );
\shift_register_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => D(0),
      Q => \shift_register_reg_n_0_[0]\
    );
\shift_register_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg[10]_0\,
      Q => \shift_register_reg_n_0_[10]\
    );
\shift_register_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \shift_register_reg_n_0_[11]\
    );
\shift_register_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => p_0_in
    );
\shift_register_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[0]\,
      Q => \shift_register_reg_n_0_[1]\
    );
\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => mprj_io_loader_clock,
      D => \shift_register_reg_n_0_[1]\,
      Q => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\
    );
\shift_register_reg[9]_inst_gpio_control_in_1_c_6\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      D => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\,
      Q => \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_gpio_control_block_16 is
  port (
    \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ : out STD_LOGIC;
    serial_data_out : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_clock : in STD_LOGIC;
    \shift_register_reg[10]_0\ : in STD_LOGIC;
    gpio_outenb_reg_C_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_strobe : in STD_LOGIC;
    mgmt_gpio_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_gpio_control_block_16 : entity is "gpio_control_block";
end design_1_caravel_0_0_gpio_control_block_16;

architecture STRUCTURE of design_1_caravel_0_0_gpio_control_block_16 is
  signal \gpio_dm_reg[0]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[0]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[0]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_P_n_0\ : STD_LOGIC;
  signal gpio_outenb_reg_C_n_0 : STD_LOGIC;
  signal gpio_outenb_reg_LDC_n_0 : STD_LOGIC;
  signal gpio_outenb_reg_P_n_0 : STD_LOGIC;
  signal mgmt_ena_reg_P_n_0 : STD_LOGIC;
  signal \mprj_o[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[0]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[0]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[2]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of gpio_outenb_reg_LDC : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of gpio_outenb_reg_LDC : label is "VCC:GE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_1a[1]/shift_register_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_1a[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 ";
begin
\gpio_dm_reg[0]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_C_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \gpio_dm_reg[0]_C_n_0\
    );
\gpio_dm_reg[0]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_C_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[0]_LDC_n_0\
    );
\gpio_dm_reg[0]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[10]\,
      Q => \gpio_dm_reg[0]_P_n_0\,
      R => '0'
    );
\gpio_dm_reg[1]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[11]\,
      PRE => gpio_outenb_reg_C_0,
      Q => \gpio_dm_reg[1]_P_n_0\
    );
\gpio_dm_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_C_0,
      D => p_0_in,
      Q => \gpio_dm_reg[2]_C_n_0\
    );
\gpio_dm_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_C_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[2]_LDC_n_0\
    );
\gpio_dm_reg[2]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => p_0_in,
      Q => \gpio_dm_reg[2]_P_n_0\,
      R => '0'
    );
gpio_outenb_reg_C: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_C_0,
      D => \shift_register_reg_n_0_[1]\,
      Q => gpio_outenb_reg_C_n_0
    );
gpio_outenb_reg_LDC: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_C_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => gpio_outenb_reg_LDC_n_0
    );
gpio_outenb_reg_P: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[1]\,
      Q => gpio_outenb_reg_P_n_0,
      R => '0'
    );
mgmt_ena_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[0]\,
      PRE => gpio_outenb_reg_C_0,
      Q => mgmt_ena_reg_P_n_0
    );
\mprj_en[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => gpio_outenb_reg_C_n_0,
      I2 => gpio_outenb_reg_LDC_n_0,
      I3 => gpio_outenb_reg_P_n_0,
      O => mprj_en(0)
    );
\mprj_o[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808A8A8A808A8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => mgmt_gpio_out(0),
      I2 => \mprj_o[3]_INST_0_i_1_n_0\,
      I3 => \gpio_dm_reg[0]_C_n_0\,
      I4 => \gpio_dm_reg[0]_LDC_n_0\,
      I5 => \gpio_dm_reg[0]_P_n_0\,
      O => mprj_o(0)
    );
\mprj_o[3]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \gpio_dm_reg[1]_P_n_0\,
      I1 => \gpio_dm_reg[2]_C_n_0\,
      I2 => \gpio_dm_reg[2]_LDC_n_0\,
      I3 => \gpio_dm_reg[2]_P_n_0\,
      O => \mprj_o[3]_INST_0_i_1_n_0\
    );
serial_data_out_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_C_0,
      D => p_0_in,
      Q => serial_data_out
    );
\shift_register_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_C_0,
      D => D(0),
      Q => \shift_register_reg_n_0_[0]\
    );
\shift_register_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_C_0,
      D => \shift_register_reg[10]_0\,
      Q => \shift_register_reg_n_0_[10]\
    );
\shift_register_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_C_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \shift_register_reg_n_0_[11]\
    );
\shift_register_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_C_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => p_0_in
    );
\shift_register_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_C_0,
      D => \shift_register_reg_n_0_[0]\,
      Q => \shift_register_reg_n_0_[1]\
    );
\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => mprj_io_loader_clock,
      D => \shift_register_reg_n_0_[1]\,
      Q => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\
    );
\shift_register_reg[9]_inst_gpio_control_in_1_c_6\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      D => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\,
      Q => \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_gpio_control_block_17 is
  port (
    \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ : out STD_LOGIC;
    serial_data_out : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_clock : in STD_LOGIC;
    \shift_register_reg[10]_0\ : in STD_LOGIC;
    gpio_outenb_reg_P_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_strobe : in STD_LOGIC;
    mgmt_gpio_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_gpio_control_block_17 : entity is "gpio_control_block";
end design_1_caravel_0_0_gpio_control_block_17;

architecture STRUCTURE of design_1_caravel_0_0_gpio_control_block_17 is
  signal \gpio_dm_reg[0]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_P_n_0\ : STD_LOGIC;
  signal gpio_outenb_reg_P_n_0 : STD_LOGIC;
  signal mgmt_ena_reg_P_n_0 : STD_LOGIC;
  signal \mprj_o[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[2]_LDC\ : label is "VCC:GE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mprj_en[4]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \mprj_o[4]_INST_0\ : label is "soft_lutpair6";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_1a[2]/shift_register_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_1a[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 ";
begin
\gpio_dm_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[10]\,
      PRE => gpio_outenb_reg_P_0,
      Q => \gpio_dm_reg[0]_P_n_0\
    );
\gpio_dm_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_C_n_0\
    );
\gpio_dm_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[1]_LDC_n_0\
    );
\gpio_dm_reg[1]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_P_n_0\,
      R => '0'
    );
\gpio_dm_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => \gpio_dm_reg[2]_C_n_0\
    );
\gpio_dm_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[2]_LDC_n_0\
    );
\gpio_dm_reg[2]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => p_0_in,
      Q => \gpio_dm_reg[2]_P_n_0\,
      R => '0'
    );
gpio_outenb_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[1]\,
      PRE => gpio_outenb_reg_P_0,
      Q => gpio_outenb_reg_P_n_0
    );
mgmt_ena_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[0]\,
      PRE => gpio_outenb_reg_P_0,
      Q => mgmt_ena_reg_P_n_0
    );
\mprj_en[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => gpio_outenb_reg_P_n_0,
      O => mprj_en(0)
    );
\mprj_o[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08A8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => mgmt_gpio_out(0),
      I2 => \mprj_o[4]_INST_0_i_1_n_0\,
      I3 => \gpio_dm_reg[0]_P_n_0\,
      O => mprj_o(0)
    );
\mprj_o[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \gpio_dm_reg[1]_C_n_0\,
      I1 => \gpio_dm_reg[1]_LDC_n_0\,
      I2 => \gpio_dm_reg[1]_P_n_0\,
      I3 => \gpio_dm_reg[2]_C_n_0\,
      I4 => \gpio_dm_reg[2]_LDC_n_0\,
      I5 => \gpio_dm_reg[2]_P_n_0\,
      O => \mprj_o[4]_INST_0_i_1_n_0\
    );
serial_data_out_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => serial_data_out
    );
\shift_register_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => D(0),
      Q => \shift_register_reg_n_0_[0]\
    );
\shift_register_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg[10]_0\,
      Q => \shift_register_reg_n_0_[10]\
    );
\shift_register_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \shift_register_reg_n_0_[11]\
    );
\shift_register_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => p_0_in
    );
\shift_register_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[0]\,
      Q => \shift_register_reg_n_0_[1]\
    );
\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => mprj_io_loader_clock,
      D => \shift_register_reg_n_0_[1]\,
      Q => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\
    );
\shift_register_reg[9]_inst_gpio_control_in_1_c_6\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      D => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\,
      Q => \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_gpio_control_block_18 is
  port (
    \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ : out STD_LOGIC;
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    serial_data_out : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_clock : in STD_LOGIC;
    \shift_register_reg[10]_0\ : in STD_LOGIC;
    gpio_outenb_reg_P_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_strobe : in STD_LOGIC;
    mgmt_gpio_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_gpio_control_block_18 : entity is "gpio_control_block";
end design_1_caravel_0_0_gpio_control_block_18;

architecture STRUCTURE of design_1_caravel_0_0_gpio_control_block_18 is
  signal \gpio_dm_reg[0]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_P_n_0\ : STD_LOGIC;
  signal gpio_outenb_reg_P_n_0 : STD_LOGIC;
  signal mgmt_ena_reg_P_n_0 : STD_LOGIC;
  signal \mprj_o[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[2]_LDC\ : label is "VCC:GE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mprj_en[5]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \mprj_o[5]_INST_0\ : label is "soft_lutpair7";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_1a[3]/shift_register_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_1a[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 ";
begin
\gpio_dm_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[10]\,
      PRE => gpio_outenb_reg_P_0,
      Q => \gpio_dm_reg[0]_P_n_0\
    );
\gpio_dm_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_C_n_0\
    );
\gpio_dm_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[1]_LDC_n_0\
    );
\gpio_dm_reg[1]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_P_n_0\,
      R => '0'
    );
\gpio_dm_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => \gpio_dm_reg[2]_C_n_0\
    );
\gpio_dm_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[2]_LDC_n_0\
    );
\gpio_dm_reg[2]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => p_0_in,
      Q => \gpio_dm_reg[2]_P_n_0\,
      R => '0'
    );
gpio_outenb_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[1]\,
      PRE => gpio_outenb_reg_P_0,
      Q => gpio_outenb_reg_P_n_0
    );
mgmt_ena_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[0]\,
      PRE => gpio_outenb_reg_P_0,
      Q => mgmt_ena_reg_P_n_0
    );
\mprj_en[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => gpio_outenb_reg_P_n_0,
      I1 => mgmt_ena_reg_P_n_0,
      O => mprj_en(0)
    );
\mprj_o[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08A8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => mgmt_gpio_out(0),
      I2 => \mprj_o[5]_INST_0_i_1_n_0\,
      I3 => \gpio_dm_reg[0]_P_n_0\,
      O => mprj_o(0)
    );
\mprj_o[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \gpio_dm_reg[1]_C_n_0\,
      I1 => \gpio_dm_reg[1]_LDC_n_0\,
      I2 => \gpio_dm_reg[1]_P_n_0\,
      I3 => \gpio_dm_reg[2]_C_n_0\,
      I4 => \gpio_dm_reg[2]_LDC_n_0\,
      I5 => \gpio_dm_reg[2]_P_n_0\,
      O => \mprj_o[5]_INST_0_i_1_n_0\
    );
serial_data_out_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => serial_data_out
    );
\shift_register_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => D(0),
      Q => \shift_register_reg_n_0_[0]\
    );
\shift_register_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg[10]_0\,
      Q => \shift_register_reg_n_0_[10]\
    );
\shift_register_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \shift_register_reg_n_0_[11]\
    );
\shift_register_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => p_0_in
    );
\shift_register_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[0]\,
      Q => \shift_register_reg_n_0_[1]\
    );
\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => mprj_io_loader_clock,
      D => \shift_register_reg_n_0_[1]\,
      Q => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\
    );
\shift_register_reg[9]_inst_gpio_control_in_1_c_6\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      D => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\,
      Q => \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_gpio_control_block_19 is
  port (
    \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ : out STD_LOGIC;
    serial_data_out : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_clock : in STD_LOGIC;
    \shift_register_reg[10]_0\ : in STD_LOGIC;
    gpio_outenb_reg_P_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_strobe : in STD_LOGIC;
    mgmt_io_out_hk : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_io_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_gpio_control_block_19 : entity is "gpio_control_block";
end design_1_caravel_0_0_gpio_control_block_19;

architecture STRUCTURE of design_1_caravel_0_0_gpio_control_block_19 is
  signal \gpio_dm_reg[0]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_P_n_0\ : STD_LOGIC;
  signal gpio_outenb_reg_P_n_0 : STD_LOGIC;
  signal mgmt_ena_reg_P_n_0 : STD_LOGIC;
  signal \mprj_o[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[2]_LDC\ : label is "VCC:GE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_1a[4]/shift_register_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_1a[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 ";
begin
\gpio_dm_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[10]\,
      PRE => gpio_outenb_reg_P_0,
      Q => \gpio_dm_reg[0]_P_n_0\
    );
\gpio_dm_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_C_n_0\
    );
\gpio_dm_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[1]_LDC_n_0\
    );
\gpio_dm_reg[1]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_P_n_0\,
      R => '0'
    );
\gpio_dm_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => \gpio_dm_reg[2]_C_n_0\
    );
\gpio_dm_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[2]_LDC_n_0\
    );
\gpio_dm_reg[2]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => p_0_in,
      Q => \gpio_dm_reg[2]_P_n_0\,
      R => '0'
    );
gpio_outenb_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[1]\,
      PRE => gpio_outenb_reg_P_0,
      Q => gpio_outenb_reg_P_n_0
    );
mgmt_ena_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[0]\,
      PRE => gpio_outenb_reg_P_0,
      Q => mgmt_ena_reg_P_n_0
    );
\mprj_en[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => gpio_outenb_reg_P_n_0,
      O => mprj_en(0)
    );
\mprj_o[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74FF7400"
    )
        port map (
      I0 => \gpio_dm_reg[0]_P_n_0\,
      I1 => \mprj_o[6]_INST_0_i_1_n_0\,
      I2 => mgmt_io_out_hk(0),
      I3 => mgmt_ena_reg_P_n_0,
      I4 => user_io_out(0),
      O => mprj_o(0)
    );
\mprj_o[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \gpio_dm_reg[1]_C_n_0\,
      I1 => \gpio_dm_reg[1]_LDC_n_0\,
      I2 => \gpio_dm_reg[1]_P_n_0\,
      I3 => \gpio_dm_reg[2]_C_n_0\,
      I4 => \gpio_dm_reg[2]_LDC_n_0\,
      I5 => \gpio_dm_reg[2]_P_n_0\,
      O => \mprj_o[6]_INST_0_i_1_n_0\
    );
serial_data_out_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => serial_data_out
    );
\shift_register_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => D(0),
      Q => \shift_register_reg_n_0_[0]\
    );
\shift_register_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg[10]_0\,
      Q => \shift_register_reg_n_0_[10]\
    );
\shift_register_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \shift_register_reg_n_0_[11]\
    );
\shift_register_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => p_0_in
    );
\shift_register_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[0]\,
      Q => \shift_register_reg_n_0_[1]\
    );
\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => mprj_io_loader_clock,
      D => \shift_register_reg_n_0_[1]\,
      Q => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\
    );
\shift_register_reg[9]_inst_gpio_control_in_1_c_6\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      D => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\,
      Q => \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_gpio_control_block_2 is
  port (
    \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ : out STD_LOGIC;
    serial_data_out_reg_0 : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_clock : in STD_LOGIC;
    \shift_register_reg[10]_0\ : in STD_LOGIC;
    gpio_outenb_reg_P_0 : in STD_LOGIC;
    serial_data_out : in STD_LOGIC;
    mprj_io_loader_strobe : in STD_LOGIC;
    mgmt_gpio_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_gpio_control_block_2 : entity is "gpio_control_block";
end design_1_caravel_0_0_gpio_control_block_2;

architecture STRUCTURE of design_1_caravel_0_0_gpio_control_block_2 is
  signal \gpio_dm_reg[0]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_P_n_0\ : STD_LOGIC;
  signal gpio_outenb_reg_P_n_0 : STD_LOGIC;
  signal mgmt_ena_reg_P_n_0 : STD_LOGIC;
  signal \mprj_o[36]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[2]_LDC\ : label is "VCC:GE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_bidir_2[1]/shift_register_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_bidir_2[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 ";
begin
\gpio_dm_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[10]\,
      PRE => gpio_outenb_reg_P_0,
      Q => \gpio_dm_reg[0]_P_n_0\
    );
\gpio_dm_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_C_n_0\
    );
\gpio_dm_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[1]_LDC_n_0\
    );
\gpio_dm_reg[1]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_P_n_0\,
      R => '0'
    );
\gpio_dm_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => \gpio_dm_reg[2]_C_n_0\
    );
\gpio_dm_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[2]_LDC_n_0\
    );
\gpio_dm_reg[2]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => p_0_in,
      Q => \gpio_dm_reg[2]_P_n_0\,
      R => '0'
    );
gpio_outenb_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[1]\,
      PRE => gpio_outenb_reg_P_0,
      Q => gpio_outenb_reg_P_n_0
    );
mgmt_ena_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[0]\,
      PRE => gpio_outenb_reg_P_0,
      Q => mgmt_ena_reg_P_n_0
    );
\mprj_en[36]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => Q(0),
      I2 => gpio_outenb_reg_P_n_0,
      O => mprj_en(0)
    );
\mprj_o[36]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888808A8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => mgmt_gpio_out(0),
      I2 => \mprj_o[36]_INST_0_i_1_n_0\,
      I3 => \gpio_dm_reg[0]_P_n_0\,
      I4 => Q(0),
      O => mprj_o(0)
    );
\mprj_o[36]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \gpio_dm_reg[1]_C_n_0\,
      I1 => \gpio_dm_reg[1]_LDC_n_0\,
      I2 => \gpio_dm_reg[1]_P_n_0\,
      I3 => \gpio_dm_reg[2]_C_n_0\,
      I4 => \gpio_dm_reg[2]_LDC_n_0\,
      I5 => \gpio_dm_reg[2]_P_n_0\,
      O => \mprj_o[36]_INST_0_i_1_n_0\
    );
serial_data_out_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => serial_data_out_reg_0
    );
\shift_register_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => serial_data_out,
      Q => \shift_register_reg_n_0_[0]\
    );
\shift_register_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg[10]_0\,
      Q => \shift_register_reg_n_0_[10]\
    );
\shift_register_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \shift_register_reg_n_0_[11]\
    );
\shift_register_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => p_0_in
    );
\shift_register_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[0]\,
      Q => \shift_register_reg_n_0_[1]\
    );
\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => mprj_io_loader_clock,
      D => \shift_register_reg_n_0_[1]\,
      Q => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\
    );
\shift_register_reg[9]_inst_gpio_control_in_1_c_6\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      D => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\,
      Q => \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_gpio_control_block_20 is
  port (
    \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ : out STD_LOGIC;
    serial_data_out : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_clock : in STD_LOGIC;
    \shift_register_reg[10]_0\ : in STD_LOGIC;
    gpio_outenb_reg_P_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_strobe : in STD_LOGIC;
    mgmt_gpio_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_gpio_control_block_20 : entity is "gpio_control_block";
end design_1_caravel_0_0_gpio_control_block_20;

architecture STRUCTURE of design_1_caravel_0_0_gpio_control_block_20 is
  signal \gpio_dm_reg[0]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_P_n_0\ : STD_LOGIC;
  signal gpio_outenb_reg_P_n_0 : STD_LOGIC;
  signal mgmt_ena_reg_P_n_0 : STD_LOGIC;
  signal \mprj_o[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[2]_LDC\ : label is "VCC:GE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mprj_en[7]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \mprj_o[7]_INST_0\ : label is "soft_lutpair8";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_1a[5]/shift_register_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_1a[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 ";
begin
\gpio_dm_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[10]\,
      PRE => gpio_outenb_reg_P_0,
      Q => \gpio_dm_reg[0]_P_n_0\
    );
\gpio_dm_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_C_n_0\
    );
\gpio_dm_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[1]_LDC_n_0\
    );
\gpio_dm_reg[1]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_P_n_0\,
      R => '0'
    );
\gpio_dm_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => \gpio_dm_reg[2]_C_n_0\
    );
\gpio_dm_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[2]_LDC_n_0\
    );
\gpio_dm_reg[2]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => p_0_in,
      Q => \gpio_dm_reg[2]_P_n_0\,
      R => '0'
    );
gpio_outenb_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[1]\,
      PRE => gpio_outenb_reg_P_0,
      Q => gpio_outenb_reg_P_n_0
    );
mgmt_ena_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[0]\,
      PRE => gpio_outenb_reg_P_0,
      Q => mgmt_ena_reg_P_n_0
    );
\mprj_en[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => gpio_outenb_reg_P_n_0,
      O => mprj_en(0)
    );
\mprj_o[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08A8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => mgmt_gpio_out(0),
      I2 => \mprj_o[7]_INST_0_i_1_n_0\,
      I3 => \gpio_dm_reg[0]_P_n_0\,
      O => mprj_o(0)
    );
\mprj_o[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \gpio_dm_reg[1]_C_n_0\,
      I1 => \gpio_dm_reg[1]_LDC_n_0\,
      I2 => \gpio_dm_reg[1]_P_n_0\,
      I3 => \gpio_dm_reg[2]_C_n_0\,
      I4 => \gpio_dm_reg[2]_LDC_n_0\,
      I5 => \gpio_dm_reg[2]_P_n_0\,
      O => \mprj_o[7]_INST_0_i_1_n_0\
    );
serial_data_out_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => serial_data_out
    );
\shift_register_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => D(0),
      Q => \shift_register_reg_n_0_[0]\
    );
\shift_register_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg[10]_0\,
      Q => \shift_register_reg_n_0_[10]\
    );
\shift_register_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \shift_register_reg_n_0_[11]\
    );
\shift_register_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => p_0_in
    );
\shift_register_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[0]\,
      Q => \shift_register_reg_n_0_[1]\
    );
\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => mprj_io_loader_clock,
      D => \shift_register_reg_n_0_[1]\,
      Q => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\
    );
\shift_register_reg[9]_inst_gpio_control_in_1_c_6\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      D => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\,
      Q => \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_gpio_control_block_21 is
  port (
    \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_clock : in STD_LOGIC;
    \shift_register_reg[10]_0\ : in STD_LOGIC;
    gpio_outenb_reg_P_0 : in STD_LOGIC;
    serial_data_out : in STD_LOGIC;
    mprj_io_loader_strobe : in STD_LOGIC;
    mgmt_gpio_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_gpio_control_block_21 : entity is "gpio_control_block";
end design_1_caravel_0_0_gpio_control_block_21;

architecture STRUCTURE of design_1_caravel_0_0_gpio_control_block_21 is
  signal \gpio_dm_reg[0]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_P_n_0\ : STD_LOGIC;
  signal gpio_outenb_reg_P_n_0 : STD_LOGIC;
  signal mgmt_ena_reg_P_n_0 : STD_LOGIC;
  signal \mprj_o[19]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[2]_LDC\ : label is "VCC:GE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mprj_en[19]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \mprj_o[19]_INST_0\ : label is "soft_lutpair9";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_2[0]/shift_register_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_2[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 ";
begin
\gpio_dm_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[10]\,
      PRE => gpio_outenb_reg_P_0,
      Q => \gpio_dm_reg[0]_P_n_0\
    );
\gpio_dm_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_C_n_0\
    );
\gpio_dm_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[1]_LDC_n_0\
    );
\gpio_dm_reg[1]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_P_n_0\,
      R => '0'
    );
\gpio_dm_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => \gpio_dm_reg[2]_C_n_0\
    );
\gpio_dm_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[2]_LDC_n_0\
    );
\gpio_dm_reg[2]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => p_0_in,
      Q => \gpio_dm_reg[2]_P_n_0\,
      R => '0'
    );
gpio_outenb_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[1]\,
      PRE => gpio_outenb_reg_P_0,
      Q => gpio_outenb_reg_P_n_0
    );
mgmt_ena_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[0]\,
      PRE => gpio_outenb_reg_P_0,
      Q => mgmt_ena_reg_P_n_0
    );
\mprj_en[19]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => gpio_outenb_reg_P_n_0,
      O => mprj_en(0)
    );
\mprj_o[19]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08A8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => mgmt_gpio_out(0),
      I2 => \mprj_o[19]_INST_0_i_1_n_0\,
      I3 => \gpio_dm_reg[0]_P_n_0\,
      O => mprj_o(0)
    );
\mprj_o[19]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \gpio_dm_reg[1]_C_n_0\,
      I1 => \gpio_dm_reg[1]_LDC_n_0\,
      I2 => \gpio_dm_reg[1]_P_n_0\,
      I3 => \gpio_dm_reg[2]_C_n_0\,
      I4 => \gpio_dm_reg[2]_LDC_n_0\,
      I5 => \gpio_dm_reg[2]_P_n_0\,
      O => \mprj_o[19]_INST_0_i_1_n_0\
    );
\shift_register_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => serial_data_out,
      Q => \shift_register_reg_n_0_[0]\
    );
\shift_register_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg[10]_0\,
      Q => \shift_register_reg_n_0_[10]\
    );
\shift_register_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \shift_register_reg_n_0_[11]\
    );
\shift_register_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => p_0_in
    );
\shift_register_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[0]\,
      Q => \shift_register_reg_n_0_[1]\
    );
\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => mprj_io_loader_clock,
      D => \shift_register_reg_n_0_[1]\,
      Q => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\
    );
\shift_register_reg[9]_inst_gpio_control_in_1_c_6\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      D => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\,
      Q => \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_gpio_control_block_22 is
  port (
    \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ : out STD_LOGIC;
    serial_data_out_reg_0 : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_clock : in STD_LOGIC;
    \shift_register_reg[10]_0\ : in STD_LOGIC;
    gpio_outenb_reg_P_0 : in STD_LOGIC;
    serial_data_out : in STD_LOGIC;
    mprj_io_loader_strobe : in STD_LOGIC;
    mgmt_gpio_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_gpio_control_block_22 : entity is "gpio_control_block";
end design_1_caravel_0_0_gpio_control_block_22;

architecture STRUCTURE of design_1_caravel_0_0_gpio_control_block_22 is
  signal \gpio_dm_reg[0]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_P_n_0\ : STD_LOGIC;
  signal gpio_outenb_reg_P_n_0 : STD_LOGIC;
  signal mgmt_ena_reg_P_n_0 : STD_LOGIC;
  signal \mprj_o[29]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[2]_LDC\ : label is "VCC:GE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mprj_en[29]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \mprj_o[29]_INST_0\ : label is "soft_lutpair10";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_2[10]/shift_register_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_2[10]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 ";
begin
\gpio_dm_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[10]\,
      PRE => gpio_outenb_reg_P_0,
      Q => \gpio_dm_reg[0]_P_n_0\
    );
\gpio_dm_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_C_n_0\
    );
\gpio_dm_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[1]_LDC_n_0\
    );
\gpio_dm_reg[1]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_P_n_0\,
      R => '0'
    );
\gpio_dm_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => \gpio_dm_reg[2]_C_n_0\
    );
\gpio_dm_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[2]_LDC_n_0\
    );
\gpio_dm_reg[2]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => p_0_in,
      Q => \gpio_dm_reg[2]_P_n_0\,
      R => '0'
    );
gpio_outenb_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[1]\,
      PRE => gpio_outenb_reg_P_0,
      Q => gpio_outenb_reg_P_n_0
    );
mgmt_ena_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[0]\,
      PRE => gpio_outenb_reg_P_0,
      Q => mgmt_ena_reg_P_n_0
    );
\mprj_en[29]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => gpio_outenb_reg_P_n_0,
      O => mprj_en(0)
    );
\mprj_o[29]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08A8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => mgmt_gpio_out(0),
      I2 => \mprj_o[29]_INST_0_i_1_n_0\,
      I3 => \gpio_dm_reg[0]_P_n_0\,
      O => mprj_o(0)
    );
\mprj_o[29]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \gpio_dm_reg[1]_C_n_0\,
      I1 => \gpio_dm_reg[1]_LDC_n_0\,
      I2 => \gpio_dm_reg[1]_P_n_0\,
      I3 => \gpio_dm_reg[2]_C_n_0\,
      I4 => \gpio_dm_reg[2]_LDC_n_0\,
      I5 => \gpio_dm_reg[2]_P_n_0\,
      O => \mprj_o[29]_INST_0_i_1_n_0\
    );
serial_data_out_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => serial_data_out_reg_0
    );
\shift_register_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => serial_data_out,
      Q => \shift_register_reg_n_0_[0]\
    );
\shift_register_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg[10]_0\,
      Q => \shift_register_reg_n_0_[10]\
    );
\shift_register_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \shift_register_reg_n_0_[11]\
    );
\shift_register_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => p_0_in
    );
\shift_register_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[0]\,
      Q => \shift_register_reg_n_0_[1]\
    );
\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => mprj_io_loader_clock,
      D => \shift_register_reg_n_0_[1]\,
      Q => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\
    );
\shift_register_reg[9]_inst_gpio_control_in_1_c_6\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      D => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\,
      Q => \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_gpio_control_block_23 is
  port (
    \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ : out STD_LOGIC;
    serial_data_out_reg_0 : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_clock : in STD_LOGIC;
    \shift_register_reg[10]_0\ : in STD_LOGIC;
    gpio_outenb_reg_P_0 : in STD_LOGIC;
    serial_data_out : in STD_LOGIC;
    mprj_io_loader_strobe : in STD_LOGIC;
    mgmt_gpio_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_gpio_control_block_23 : entity is "gpio_control_block";
end design_1_caravel_0_0_gpio_control_block_23;

architecture STRUCTURE of design_1_caravel_0_0_gpio_control_block_23 is
  signal \gpio_dm_reg[0]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_P_n_0\ : STD_LOGIC;
  signal gpio_outenb_reg_P_n_0 : STD_LOGIC;
  signal mgmt_ena_reg_P_n_0 : STD_LOGIC;
  signal \mprj_o[30]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[2]_LDC\ : label is "VCC:GE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mprj_en[30]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \mprj_o[30]_INST_0\ : label is "soft_lutpair11";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_2[11]/shift_register_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_2[11]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 ";
begin
\gpio_dm_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[10]\,
      PRE => gpio_outenb_reg_P_0,
      Q => \gpio_dm_reg[0]_P_n_0\
    );
\gpio_dm_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_C_n_0\
    );
\gpio_dm_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[1]_LDC_n_0\
    );
\gpio_dm_reg[1]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_P_n_0\,
      R => '0'
    );
\gpio_dm_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => \gpio_dm_reg[2]_C_n_0\
    );
\gpio_dm_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[2]_LDC_n_0\
    );
\gpio_dm_reg[2]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => p_0_in,
      Q => \gpio_dm_reg[2]_P_n_0\,
      R => '0'
    );
gpio_outenb_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[1]\,
      PRE => gpio_outenb_reg_P_0,
      Q => gpio_outenb_reg_P_n_0
    );
mgmt_ena_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[0]\,
      PRE => gpio_outenb_reg_P_0,
      Q => mgmt_ena_reg_P_n_0
    );
\mprj_en[30]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => gpio_outenb_reg_P_n_0,
      O => mprj_en(0)
    );
\mprj_o[30]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08A8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => mgmt_gpio_out(0),
      I2 => \mprj_o[30]_INST_0_i_1_n_0\,
      I3 => \gpio_dm_reg[0]_P_n_0\,
      O => mprj_o(0)
    );
\mprj_o[30]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \gpio_dm_reg[1]_C_n_0\,
      I1 => \gpio_dm_reg[1]_LDC_n_0\,
      I2 => \gpio_dm_reg[1]_P_n_0\,
      I3 => \gpio_dm_reg[2]_C_n_0\,
      I4 => \gpio_dm_reg[2]_LDC_n_0\,
      I5 => \gpio_dm_reg[2]_P_n_0\,
      O => \mprj_o[30]_INST_0_i_1_n_0\
    );
serial_data_out_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => serial_data_out_reg_0
    );
\shift_register_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => serial_data_out,
      Q => \shift_register_reg_n_0_[0]\
    );
\shift_register_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg[10]_0\,
      Q => \shift_register_reg_n_0_[10]\
    );
\shift_register_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \shift_register_reg_n_0_[11]\
    );
\shift_register_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => p_0_in
    );
\shift_register_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[0]\,
      Q => \shift_register_reg_n_0_[1]\
    );
\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => mprj_io_loader_clock,
      D => \shift_register_reg_n_0_[1]\,
      Q => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\
    );
\shift_register_reg[9]_inst_gpio_control_in_1_c_6\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      D => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\,
      Q => \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_gpio_control_block_24 is
  port (
    \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ : out STD_LOGIC;
    serial_data_out_reg_0 : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_clock : in STD_LOGIC;
    \shift_register_reg[10]_0\ : in STD_LOGIC;
    gpio_outenb_reg_P_0 : in STD_LOGIC;
    serial_data_out : in STD_LOGIC;
    mprj_io_loader_strobe : in STD_LOGIC;
    mgmt_gpio_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_gpio_control_block_24 : entity is "gpio_control_block";
end design_1_caravel_0_0_gpio_control_block_24;

architecture STRUCTURE of design_1_caravel_0_0_gpio_control_block_24 is
  signal \gpio_dm_reg[0]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_P_n_0\ : STD_LOGIC;
  signal gpio_outenb_reg_P_n_0 : STD_LOGIC;
  signal mgmt_ena_reg_P_n_0 : STD_LOGIC;
  signal \mprj_o[31]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[2]_LDC\ : label is "VCC:GE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mprj_en[31]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \mprj_o[31]_INST_0\ : label is "soft_lutpair12";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_2[12]/shift_register_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_2[12]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 ";
begin
\gpio_dm_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[10]\,
      PRE => gpio_outenb_reg_P_0,
      Q => \gpio_dm_reg[0]_P_n_0\
    );
\gpio_dm_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_C_n_0\
    );
\gpio_dm_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[1]_LDC_n_0\
    );
\gpio_dm_reg[1]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_P_n_0\,
      R => '0'
    );
\gpio_dm_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => \gpio_dm_reg[2]_C_n_0\
    );
\gpio_dm_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[2]_LDC_n_0\
    );
\gpio_dm_reg[2]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => p_0_in,
      Q => \gpio_dm_reg[2]_P_n_0\,
      R => '0'
    );
gpio_outenb_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[1]\,
      PRE => gpio_outenb_reg_P_0,
      Q => gpio_outenb_reg_P_n_0
    );
mgmt_ena_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[0]\,
      PRE => gpio_outenb_reg_P_0,
      Q => mgmt_ena_reg_P_n_0
    );
\mprj_en[31]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => gpio_outenb_reg_P_n_0,
      O => mprj_en(0)
    );
\mprj_o[31]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08A8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => mgmt_gpio_out(0),
      I2 => \mprj_o[31]_INST_0_i_1_n_0\,
      I3 => \gpio_dm_reg[0]_P_n_0\,
      O => mprj_o(0)
    );
\mprj_o[31]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \gpio_dm_reg[1]_C_n_0\,
      I1 => \gpio_dm_reg[1]_LDC_n_0\,
      I2 => \gpio_dm_reg[1]_P_n_0\,
      I3 => \gpio_dm_reg[2]_C_n_0\,
      I4 => \gpio_dm_reg[2]_LDC_n_0\,
      I5 => \gpio_dm_reg[2]_P_n_0\,
      O => \mprj_o[31]_INST_0_i_1_n_0\
    );
serial_data_out_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => serial_data_out_reg_0
    );
\shift_register_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => serial_data_out,
      Q => \shift_register_reg_n_0_[0]\
    );
\shift_register_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg[10]_0\,
      Q => \shift_register_reg_n_0_[10]\
    );
\shift_register_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \shift_register_reg_n_0_[11]\
    );
\shift_register_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => p_0_in
    );
\shift_register_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[0]\,
      Q => \shift_register_reg_n_0_[1]\
    );
\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => mprj_io_loader_clock,
      D => \shift_register_reg_n_0_[1]\,
      Q => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\
    );
\shift_register_reg[9]_inst_gpio_control_in_1_c_6\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      D => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\,
      Q => \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_gpio_control_block_25 is
  port (
    \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ : out STD_LOGIC;
    serial_data_out_reg_0 : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_clock : in STD_LOGIC;
    \shift_register_reg[10]_0\ : in STD_LOGIC;
    gpio_outenb_reg_P_0 : in STD_LOGIC;
    serial_data_out : in STD_LOGIC;
    mprj_io_loader_strobe : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    spi_enabled : in STD_LOGIC;
    spi_sck : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_gpio_control_block_25 : entity is "gpio_control_block";
end design_1_caravel_0_0_gpio_control_block_25;

architecture STRUCTURE of design_1_caravel_0_0_gpio_control_block_25 is
  signal \gpio_dm_reg[0]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_P_n_0\ : STD_LOGIC;
  signal gpio_outenb_reg_P_n_0 : STD_LOGIC;
  signal mgmt_ena_reg_P_n_0 : STD_LOGIC;
  signal \mprj_o[32]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[2]_LDC\ : label is "VCC:GE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_2[13]/shift_register_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_2[13]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 ";
begin
\gpio_dm_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[10]\,
      PRE => gpio_outenb_reg_P_0,
      Q => \gpio_dm_reg[0]_P_n_0\
    );
\gpio_dm_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_C_n_0\
    );
\gpio_dm_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[1]_LDC_n_0\
    );
\gpio_dm_reg[1]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_P_n_0\,
      R => '0'
    );
\gpio_dm_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => \gpio_dm_reg[2]_C_n_0\
    );
\gpio_dm_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[2]_LDC_n_0\
    );
\gpio_dm_reg[2]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => p_0_in,
      Q => \gpio_dm_reg[2]_P_n_0\,
      R => '0'
    );
gpio_outenb_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[1]\,
      PRE => gpio_outenb_reg_P_0,
      Q => gpio_outenb_reg_P_n_0
    );
mgmt_ena_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[0]\,
      PRE => gpio_outenb_reg_P_0,
      Q => mgmt_ena_reg_P_n_0
    );
\mprj_en[32]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => gpio_outenb_reg_P_n_0,
      O => mprj_en(0)
    );
\mprj_o[32]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A808AAAAA808"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => Q(0),
      I2 => spi_enabled,
      I3 => spi_sck,
      I4 => \mprj_o[32]_INST_0_i_1_n_0\,
      I5 => \gpio_dm_reg[0]_P_n_0\,
      O => mprj_o(0)
    );
\mprj_o[32]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \gpio_dm_reg[1]_C_n_0\,
      I1 => \gpio_dm_reg[1]_LDC_n_0\,
      I2 => \gpio_dm_reg[1]_P_n_0\,
      I3 => \gpio_dm_reg[2]_C_n_0\,
      I4 => \gpio_dm_reg[2]_LDC_n_0\,
      I5 => \gpio_dm_reg[2]_P_n_0\,
      O => \mprj_o[32]_INST_0_i_1_n_0\
    );
serial_data_out_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => serial_data_out_reg_0
    );
\shift_register_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => serial_data_out,
      Q => \shift_register_reg_n_0_[0]\
    );
\shift_register_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg[10]_0\,
      Q => \shift_register_reg_n_0_[10]\
    );
\shift_register_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \shift_register_reg_n_0_[11]\
    );
\shift_register_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => p_0_in
    );
\shift_register_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[0]\,
      Q => \shift_register_reg_n_0_[1]\
    );
\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => mprj_io_loader_clock,
      D => \shift_register_reg_n_0_[1]\,
      Q => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\
    );
\shift_register_reg[9]_inst_gpio_control_in_1_c_6\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      D => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\,
      Q => \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_gpio_control_block_26 is
  port (
    \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ : out STD_LOGIC;
    serial_data_out_reg_0 : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_clock : in STD_LOGIC;
    \shift_register_reg[10]_0\ : in STD_LOGIC;
    gpio_outenb_reg_P_0 : in STD_LOGIC;
    serial_data_out : in STD_LOGIC;
    mprj_io_loader_strobe : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    spi_enabled : in STD_LOGIC;
    spi_cs_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_gpio_control_block_26 : entity is "gpio_control_block";
end design_1_caravel_0_0_gpio_control_block_26;

architecture STRUCTURE of design_1_caravel_0_0_gpio_control_block_26 is
  signal \gpio_dm_reg[0]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_P_n_0\ : STD_LOGIC;
  signal gpio_outenb_reg_P_n_0 : STD_LOGIC;
  signal mgmt_ena_reg_P_n_0 : STD_LOGIC;
  signal \mprj_o[33]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[2]_LDC\ : label is "VCC:GE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_2[14]/shift_register_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_2[14]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 ";
begin
\gpio_dm_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[10]\,
      PRE => gpio_outenb_reg_P_0,
      Q => \gpio_dm_reg[0]_P_n_0\
    );
\gpio_dm_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_C_n_0\
    );
\gpio_dm_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[1]_LDC_n_0\
    );
\gpio_dm_reg[1]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_P_n_0\,
      R => '0'
    );
\gpio_dm_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => \gpio_dm_reg[2]_C_n_0\
    );
\gpio_dm_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[2]_LDC_n_0\
    );
\gpio_dm_reg[2]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => p_0_in,
      Q => \gpio_dm_reg[2]_P_n_0\,
      R => '0'
    );
gpio_outenb_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[1]\,
      PRE => gpio_outenb_reg_P_0,
      Q => gpio_outenb_reg_P_n_0
    );
mgmt_ena_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[0]\,
      PRE => gpio_outenb_reg_P_0,
      Q => mgmt_ena_reg_P_n_0
    );
\mprj_en[33]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => gpio_outenb_reg_P_n_0,
      O => mprj_en(0)
    );
\mprj_o[33]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A808AAAAA808"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => Q(0),
      I2 => spi_enabled,
      I3 => spi_cs_n,
      I4 => \mprj_o[33]_INST_0_i_1_n_0\,
      I5 => \gpio_dm_reg[0]_P_n_0\,
      O => mprj_o(0)
    );
\mprj_o[33]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \gpio_dm_reg[1]_C_n_0\,
      I1 => \gpio_dm_reg[1]_LDC_n_0\,
      I2 => \gpio_dm_reg[1]_P_n_0\,
      I3 => \gpio_dm_reg[2]_C_n_0\,
      I4 => \gpio_dm_reg[2]_LDC_n_0\,
      I5 => \gpio_dm_reg[2]_P_n_0\,
      O => \mprj_o[33]_INST_0_i_1_n_0\
    );
serial_data_out_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => serial_data_out_reg_0
    );
\shift_register_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => serial_data_out,
      Q => \shift_register_reg_n_0_[0]\
    );
\shift_register_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg[10]_0\,
      Q => \shift_register_reg_n_0_[10]\
    );
\shift_register_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \shift_register_reg_n_0_[11]\
    );
\shift_register_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => p_0_in
    );
\shift_register_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[0]\,
      Q => \shift_register_reg_n_0_[1]\
    );
\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => mprj_io_loader_clock,
      D => \shift_register_reg_n_0_[1]\,
      Q => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\
    );
\shift_register_reg[9]_inst_gpio_control_in_1_c_6\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      D => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\,
      Q => \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_gpio_control_block_27 is
  port (
    \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ : out STD_LOGIC;
    serial_data_out : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_clock : in STD_LOGIC;
    \shift_register_reg[10]_0\ : in STD_LOGIC;
    gpio_outenb_reg_P_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_strobe : in STD_LOGIC;
    mgmt_gpio_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_gpio_control_block_27 : entity is "gpio_control_block";
end design_1_caravel_0_0_gpio_control_block_27;

architecture STRUCTURE of design_1_caravel_0_0_gpio_control_block_27 is
  signal \gpio_dm_reg[0]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_P_n_0\ : STD_LOGIC;
  signal gpio_outenb_reg_P_n_0 : STD_LOGIC;
  signal mgmt_ena_reg_P_n_0 : STD_LOGIC;
  signal \mprj_o[34]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[2]_LDC\ : label is "VCC:GE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mprj_en[34]_INST_0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \mprj_o[34]_INST_0\ : label is "soft_lutpair13";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_2[15]/shift_register_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_2[15]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 ";
begin
\gpio_dm_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[10]\,
      PRE => gpio_outenb_reg_P_0,
      Q => \gpio_dm_reg[0]_P_n_0\
    );
\gpio_dm_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_C_n_0\
    );
\gpio_dm_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[1]_LDC_n_0\
    );
\gpio_dm_reg[1]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_P_n_0\,
      R => '0'
    );
\gpio_dm_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => \gpio_dm_reg[2]_C_n_0\
    );
\gpio_dm_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[2]_LDC_n_0\
    );
\gpio_dm_reg[2]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => p_0_in,
      Q => \gpio_dm_reg[2]_P_n_0\,
      R => '0'
    );
gpio_outenb_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[1]\,
      PRE => gpio_outenb_reg_P_0,
      Q => gpio_outenb_reg_P_n_0
    );
mgmt_ena_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[0]\,
      PRE => gpio_outenb_reg_P_0,
      Q => mgmt_ena_reg_P_n_0
    );
\mprj_en[34]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => gpio_outenb_reg_P_n_0,
      O => mprj_en(0)
    );
\mprj_o[34]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08A8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => mgmt_gpio_out(0),
      I2 => \mprj_o[34]_INST_0_i_1_n_0\,
      I3 => \gpio_dm_reg[0]_P_n_0\,
      O => mprj_o(0)
    );
\mprj_o[34]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \gpio_dm_reg[1]_C_n_0\,
      I1 => \gpio_dm_reg[1]_LDC_n_0\,
      I2 => \gpio_dm_reg[1]_P_n_0\,
      I3 => \gpio_dm_reg[2]_C_n_0\,
      I4 => \gpio_dm_reg[2]_LDC_n_0\,
      I5 => \gpio_dm_reg[2]_P_n_0\,
      O => \mprj_o[34]_INST_0_i_1_n_0\
    );
serial_data_out_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => serial_data_out
    );
\shift_register_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => D(0),
      Q => \shift_register_reg_n_0_[0]\
    );
\shift_register_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg[10]_0\,
      Q => \shift_register_reg_n_0_[10]\
    );
\shift_register_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \shift_register_reg_n_0_[11]\
    );
\shift_register_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => p_0_in
    );
\shift_register_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[0]\,
      Q => \shift_register_reg_n_0_[1]\
    );
\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => mprj_io_loader_clock,
      D => \shift_register_reg_n_0_[1]\,
      Q => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\
    );
\shift_register_reg[9]_inst_gpio_control_in_1_c_6\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      D => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\,
      Q => \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_gpio_control_block_28 is
  port (
    \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ : out STD_LOGIC;
    serial_data_out_reg_0 : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_clock : in STD_LOGIC;
    \shift_register_reg[10]_0\ : in STD_LOGIC;
    gpio_outenb_reg_P_0 : in STD_LOGIC;
    serial_data_out : in STD_LOGIC;
    mprj_io_loader_strobe : in STD_LOGIC;
    mgmt_gpio_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_gpio_control_block_28 : entity is "gpio_control_block";
end design_1_caravel_0_0_gpio_control_block_28;

architecture STRUCTURE of design_1_caravel_0_0_gpio_control_block_28 is
  signal \gpio_dm_reg[0]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_P_n_0\ : STD_LOGIC;
  signal gpio_outenb_reg_P_n_0 : STD_LOGIC;
  signal mgmt_ena_reg_P_n_0 : STD_LOGIC;
  signal \mprj_o[20]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[2]_LDC\ : label is "VCC:GE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mprj_en[20]_INST_0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \mprj_o[20]_INST_0\ : label is "soft_lutpair14";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_2[1]/shift_register_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_2[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 ";
begin
\gpio_dm_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[10]\,
      PRE => gpio_outenb_reg_P_0,
      Q => \gpio_dm_reg[0]_P_n_0\
    );
\gpio_dm_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_C_n_0\
    );
\gpio_dm_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[1]_LDC_n_0\
    );
\gpio_dm_reg[1]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_P_n_0\,
      R => '0'
    );
\gpio_dm_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => \gpio_dm_reg[2]_C_n_0\
    );
\gpio_dm_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[2]_LDC_n_0\
    );
\gpio_dm_reg[2]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => p_0_in,
      Q => \gpio_dm_reg[2]_P_n_0\,
      R => '0'
    );
gpio_outenb_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[1]\,
      PRE => gpio_outenb_reg_P_0,
      Q => gpio_outenb_reg_P_n_0
    );
mgmt_ena_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[0]\,
      PRE => gpio_outenb_reg_P_0,
      Q => mgmt_ena_reg_P_n_0
    );
\mprj_en[20]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => gpio_outenb_reg_P_n_0,
      O => mprj_en(0)
    );
\mprj_o[20]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08A8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => mgmt_gpio_out(0),
      I2 => \mprj_o[20]_INST_0_i_1_n_0\,
      I3 => \gpio_dm_reg[0]_P_n_0\,
      O => mprj_o(0)
    );
\mprj_o[20]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \gpio_dm_reg[1]_C_n_0\,
      I1 => \gpio_dm_reg[1]_LDC_n_0\,
      I2 => \gpio_dm_reg[1]_P_n_0\,
      I3 => \gpio_dm_reg[2]_C_n_0\,
      I4 => \gpio_dm_reg[2]_LDC_n_0\,
      I5 => \gpio_dm_reg[2]_P_n_0\,
      O => \mprj_o[20]_INST_0_i_1_n_0\
    );
serial_data_out_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => serial_data_out_reg_0
    );
\shift_register_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => serial_data_out,
      Q => \shift_register_reg_n_0_[0]\
    );
\shift_register_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg[10]_0\,
      Q => \shift_register_reg_n_0_[10]\
    );
\shift_register_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \shift_register_reg_n_0_[11]\
    );
\shift_register_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => p_0_in
    );
\shift_register_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[0]\,
      Q => \shift_register_reg_n_0_[1]\
    );
\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => mprj_io_loader_clock,
      D => \shift_register_reg_n_0_[1]\,
      Q => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\
    );
\shift_register_reg[9]_inst_gpio_control_in_1_c_6\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      D => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\,
      Q => \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_gpio_control_block_29 is
  port (
    \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ : out STD_LOGIC;
    serial_data_out_reg_0 : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_clock : in STD_LOGIC;
    \shift_register_reg[10]_0\ : in STD_LOGIC;
    gpio_outenb_reg_P_0 : in STD_LOGIC;
    serial_data_out : in STD_LOGIC;
    mprj_io_loader_strobe : in STD_LOGIC;
    mgmt_gpio_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_gpio_control_block_29 : entity is "gpio_control_block";
end design_1_caravel_0_0_gpio_control_block_29;

architecture STRUCTURE of design_1_caravel_0_0_gpio_control_block_29 is
  signal \gpio_dm_reg[0]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_P_n_0\ : STD_LOGIC;
  signal gpio_outenb_reg_P_n_0 : STD_LOGIC;
  signal mgmt_ena_reg_P_n_0 : STD_LOGIC;
  signal \mprj_o[21]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[2]_LDC\ : label is "VCC:GE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mprj_en[21]_INST_0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \mprj_o[21]_INST_0\ : label is "soft_lutpair15";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_2[2]/shift_register_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_2[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 ";
begin
\gpio_dm_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[10]\,
      PRE => gpio_outenb_reg_P_0,
      Q => \gpio_dm_reg[0]_P_n_0\
    );
\gpio_dm_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_C_n_0\
    );
\gpio_dm_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[1]_LDC_n_0\
    );
\gpio_dm_reg[1]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_P_n_0\,
      R => '0'
    );
\gpio_dm_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => \gpio_dm_reg[2]_C_n_0\
    );
\gpio_dm_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[2]_LDC_n_0\
    );
\gpio_dm_reg[2]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => p_0_in,
      Q => \gpio_dm_reg[2]_P_n_0\,
      R => '0'
    );
gpio_outenb_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[1]\,
      PRE => gpio_outenb_reg_P_0,
      Q => gpio_outenb_reg_P_n_0
    );
mgmt_ena_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[0]\,
      PRE => gpio_outenb_reg_P_0,
      Q => mgmt_ena_reg_P_n_0
    );
\mprj_en[21]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => gpio_outenb_reg_P_n_0,
      O => mprj_en(0)
    );
\mprj_o[21]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08A8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => mgmt_gpio_out(0),
      I2 => \mprj_o[21]_INST_0_i_1_n_0\,
      I3 => \gpio_dm_reg[0]_P_n_0\,
      O => mprj_o(0)
    );
\mprj_o[21]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \gpio_dm_reg[1]_C_n_0\,
      I1 => \gpio_dm_reg[1]_LDC_n_0\,
      I2 => \gpio_dm_reg[1]_P_n_0\,
      I3 => \gpio_dm_reg[2]_C_n_0\,
      I4 => \gpio_dm_reg[2]_LDC_n_0\,
      I5 => \gpio_dm_reg[2]_P_n_0\,
      O => \mprj_o[21]_INST_0_i_1_n_0\
    );
serial_data_out_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => serial_data_out_reg_0
    );
\shift_register_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => serial_data_out,
      Q => \shift_register_reg_n_0_[0]\
    );
\shift_register_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg[10]_0\,
      Q => \shift_register_reg_n_0_[10]\
    );
\shift_register_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \shift_register_reg_n_0_[11]\
    );
\shift_register_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => p_0_in
    );
\shift_register_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[0]\,
      Q => \shift_register_reg_n_0_[1]\
    );
\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => mprj_io_loader_clock,
      D => \shift_register_reg_n_0_[1]\,
      Q => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\
    );
\shift_register_reg[9]_inst_gpio_control_in_1_c_6\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      D => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\,
      Q => \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_gpio_control_block_3 is
  port (
    \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ : out STD_LOGIC;
    serial_data_out : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_clock : in STD_LOGIC;
    \shift_register_reg[10]_0\ : in STD_LOGIC;
    gpio_outenb_reg_P_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_strobe : in STD_LOGIC;
    mgmt_gpio_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_gpio_control_block_3 : entity is "gpio_control_block";
end design_1_caravel_0_0_gpio_control_block_3;

architecture STRUCTURE of design_1_caravel_0_0_gpio_control_block_3 is
  signal \gpio_dm_reg[0]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_P_n_0\ : STD_LOGIC;
  signal gpio_outenb_reg_P_n_0 : STD_LOGIC;
  signal mgmt_ena_reg_P_n_0 : STD_LOGIC;
  signal \mprj_o[37]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[2]_LDC\ : label is "VCC:GE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_bidir_2[2]/shift_register_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_bidir_2[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 ";
begin
\gpio_dm_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[10]\,
      PRE => gpio_outenb_reg_P_0,
      Q => \gpio_dm_reg[0]_P_n_0\
    );
\gpio_dm_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_C_n_0\
    );
\gpio_dm_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[1]_LDC_n_0\
    );
\gpio_dm_reg[1]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_P_n_0\,
      R => '0'
    );
\gpio_dm_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => \gpio_dm_reg[2]_C_n_0\
    );
\gpio_dm_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[2]_LDC_n_0\
    );
\gpio_dm_reg[2]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => p_0_in,
      Q => \gpio_dm_reg[2]_P_n_0\,
      R => '0'
    );
gpio_outenb_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[1]\,
      PRE => gpio_outenb_reg_P_0,
      Q => gpio_outenb_reg_P_n_0
    );
mgmt_ena_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[0]\,
      PRE => gpio_outenb_reg_P_0,
      Q => mgmt_ena_reg_P_n_0
    );
\mprj_en[37]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => Q(0),
      I2 => gpio_outenb_reg_P_n_0,
      O => mprj_en(0)
    );
\mprj_o[37]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888808A8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => mgmt_gpio_out(0),
      I2 => \mprj_o[37]_INST_0_i_1_n_0\,
      I3 => \gpio_dm_reg[0]_P_n_0\,
      I4 => Q(0),
      O => mprj_o(0)
    );
\mprj_o[37]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \gpio_dm_reg[1]_C_n_0\,
      I1 => \gpio_dm_reg[1]_LDC_n_0\,
      I2 => \gpio_dm_reg[1]_P_n_0\,
      I3 => \gpio_dm_reg[2]_C_n_0\,
      I4 => \gpio_dm_reg[2]_LDC_n_0\,
      I5 => \gpio_dm_reg[2]_P_n_0\,
      O => \mprj_o[37]_INST_0_i_1_n_0\
    );
serial_data_out_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => serial_data_out
    );
\shift_register_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => D(0),
      Q => \shift_register_reg_n_0_[0]\
    );
\shift_register_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg[10]_0\,
      Q => \shift_register_reg_n_0_[10]\
    );
\shift_register_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \shift_register_reg_n_0_[11]\
    );
\shift_register_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => p_0_in
    );
\shift_register_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[0]\,
      Q => \shift_register_reg_n_0_[1]\
    );
\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => mprj_io_loader_clock,
      D => \shift_register_reg_n_0_[1]\,
      Q => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\
    );
\shift_register_reg[9]_inst_gpio_control_in_1_c_6\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      D => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\,
      Q => \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_gpio_control_block_30 is
  port (
    \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ : out STD_LOGIC;
    serial_data_out_reg_0 : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_clock : in STD_LOGIC;
    \shift_register_reg[10]_0\ : in STD_LOGIC;
    gpio_outenb_reg_P_0 : in STD_LOGIC;
    serial_data_out : in STD_LOGIC;
    mprj_io_loader_strobe : in STD_LOGIC;
    mgmt_gpio_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_gpio_control_block_30 : entity is "gpio_control_block";
end design_1_caravel_0_0_gpio_control_block_30;

architecture STRUCTURE of design_1_caravel_0_0_gpio_control_block_30 is
  signal \gpio_dm_reg[0]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_P_n_0\ : STD_LOGIC;
  signal gpio_outenb_reg_P_n_0 : STD_LOGIC;
  signal mgmt_ena_reg_P_n_0 : STD_LOGIC;
  signal \mprj_o[22]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[2]_LDC\ : label is "VCC:GE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mprj_en[22]_INST_0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \mprj_o[22]_INST_0\ : label is "soft_lutpair16";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_2[3]/shift_register_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_2[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 ";
begin
\gpio_dm_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[10]\,
      PRE => gpio_outenb_reg_P_0,
      Q => \gpio_dm_reg[0]_P_n_0\
    );
\gpio_dm_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_C_n_0\
    );
\gpio_dm_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[1]_LDC_n_0\
    );
\gpio_dm_reg[1]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_P_n_0\,
      R => '0'
    );
\gpio_dm_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => \gpio_dm_reg[2]_C_n_0\
    );
\gpio_dm_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[2]_LDC_n_0\
    );
\gpio_dm_reg[2]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => p_0_in,
      Q => \gpio_dm_reg[2]_P_n_0\,
      R => '0'
    );
gpio_outenb_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[1]\,
      PRE => gpio_outenb_reg_P_0,
      Q => gpio_outenb_reg_P_n_0
    );
mgmt_ena_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[0]\,
      PRE => gpio_outenb_reg_P_0,
      Q => mgmt_ena_reg_P_n_0
    );
\mprj_en[22]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => gpio_outenb_reg_P_n_0,
      O => mprj_en(0)
    );
\mprj_o[22]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08A8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => mgmt_gpio_out(0),
      I2 => \mprj_o[22]_INST_0_i_1_n_0\,
      I3 => \gpio_dm_reg[0]_P_n_0\,
      O => mprj_o(0)
    );
\mprj_o[22]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \gpio_dm_reg[1]_C_n_0\,
      I1 => \gpio_dm_reg[1]_LDC_n_0\,
      I2 => \gpio_dm_reg[1]_P_n_0\,
      I3 => \gpio_dm_reg[2]_C_n_0\,
      I4 => \gpio_dm_reg[2]_LDC_n_0\,
      I5 => \gpio_dm_reg[2]_P_n_0\,
      O => \mprj_o[22]_INST_0_i_1_n_0\
    );
serial_data_out_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => serial_data_out_reg_0
    );
\shift_register_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => serial_data_out,
      Q => \shift_register_reg_n_0_[0]\
    );
\shift_register_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg[10]_0\,
      Q => \shift_register_reg_n_0_[10]\
    );
\shift_register_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \shift_register_reg_n_0_[11]\
    );
\shift_register_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => p_0_in
    );
\shift_register_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[0]\,
      Q => \shift_register_reg_n_0_[1]\
    );
\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => mprj_io_loader_clock,
      D => \shift_register_reg_n_0_[1]\,
      Q => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\
    );
\shift_register_reg[9]_inst_gpio_control_in_1_c_6\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      D => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\,
      Q => \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_gpio_control_block_31 is
  port (
    \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ : out STD_LOGIC;
    serial_data_out_reg_0 : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_clock : in STD_LOGIC;
    \shift_register_reg[10]_0\ : in STD_LOGIC;
    gpio_outenb_reg_P_0 : in STD_LOGIC;
    serial_data_out : in STD_LOGIC;
    mprj_io_loader_strobe : in STD_LOGIC;
    mgmt_gpio_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_gpio_control_block_31 : entity is "gpio_control_block";
end design_1_caravel_0_0_gpio_control_block_31;

architecture STRUCTURE of design_1_caravel_0_0_gpio_control_block_31 is
  signal \gpio_dm_reg[0]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_P_n_0\ : STD_LOGIC;
  signal gpio_outenb_reg_P_n_0 : STD_LOGIC;
  signal mgmt_ena_reg_P_n_0 : STD_LOGIC;
  signal \mprj_o[23]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[2]_LDC\ : label is "VCC:GE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mprj_en[23]_INST_0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \mprj_o[23]_INST_0\ : label is "soft_lutpair17";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_2[4]/shift_register_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_2[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 ";
begin
\gpio_dm_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[10]\,
      PRE => gpio_outenb_reg_P_0,
      Q => \gpio_dm_reg[0]_P_n_0\
    );
\gpio_dm_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_C_n_0\
    );
\gpio_dm_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[1]_LDC_n_0\
    );
\gpio_dm_reg[1]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_P_n_0\,
      R => '0'
    );
\gpio_dm_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => \gpio_dm_reg[2]_C_n_0\
    );
\gpio_dm_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[2]_LDC_n_0\
    );
\gpio_dm_reg[2]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => p_0_in,
      Q => \gpio_dm_reg[2]_P_n_0\,
      R => '0'
    );
gpio_outenb_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[1]\,
      PRE => gpio_outenb_reg_P_0,
      Q => gpio_outenb_reg_P_n_0
    );
mgmt_ena_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[0]\,
      PRE => gpio_outenb_reg_P_0,
      Q => mgmt_ena_reg_P_n_0
    );
\mprj_en[23]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => gpio_outenb_reg_P_n_0,
      O => mprj_en(0)
    );
\mprj_o[23]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08A8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => mgmt_gpio_out(0),
      I2 => \mprj_o[23]_INST_0_i_1_n_0\,
      I3 => \gpio_dm_reg[0]_P_n_0\,
      O => mprj_o(0)
    );
\mprj_o[23]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \gpio_dm_reg[1]_C_n_0\,
      I1 => \gpio_dm_reg[1]_LDC_n_0\,
      I2 => \gpio_dm_reg[1]_P_n_0\,
      I3 => \gpio_dm_reg[2]_C_n_0\,
      I4 => \gpio_dm_reg[2]_LDC_n_0\,
      I5 => \gpio_dm_reg[2]_P_n_0\,
      O => \mprj_o[23]_INST_0_i_1_n_0\
    );
serial_data_out_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => serial_data_out_reg_0
    );
\shift_register_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => serial_data_out,
      Q => \shift_register_reg_n_0_[0]\
    );
\shift_register_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg[10]_0\,
      Q => \shift_register_reg_n_0_[10]\
    );
\shift_register_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \shift_register_reg_n_0_[11]\
    );
\shift_register_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => p_0_in
    );
\shift_register_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[0]\,
      Q => \shift_register_reg_n_0_[1]\
    );
\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => mprj_io_loader_clock,
      D => \shift_register_reg_n_0_[1]\,
      Q => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\
    );
\shift_register_reg[9]_inst_gpio_control_in_1_c_6\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      D => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\,
      Q => \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_gpio_control_block_32 is
  port (
    \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ : out STD_LOGIC;
    serial_data_out_reg_0 : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_clock : in STD_LOGIC;
    \shift_register_reg[10]_0\ : in STD_LOGIC;
    gpio_outenb_reg_P_0 : in STD_LOGIC;
    serial_data_out : in STD_LOGIC;
    mprj_io_loader_strobe : in STD_LOGIC;
    mgmt_gpio_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_gpio_control_block_32 : entity is "gpio_control_block";
end design_1_caravel_0_0_gpio_control_block_32;

architecture STRUCTURE of design_1_caravel_0_0_gpio_control_block_32 is
  signal \gpio_dm_reg[0]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_P_n_0\ : STD_LOGIC;
  signal gpio_outenb_reg_P_n_0 : STD_LOGIC;
  signal mgmt_ena_reg_P_n_0 : STD_LOGIC;
  signal \mprj_o[24]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[2]_LDC\ : label is "VCC:GE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mprj_en[24]_INST_0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \mprj_o[24]_INST_0\ : label is "soft_lutpair18";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_2[5]/shift_register_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_2[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 ";
begin
\gpio_dm_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[10]\,
      PRE => gpio_outenb_reg_P_0,
      Q => \gpio_dm_reg[0]_P_n_0\
    );
\gpio_dm_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_C_n_0\
    );
\gpio_dm_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[1]_LDC_n_0\
    );
\gpio_dm_reg[1]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_P_n_0\,
      R => '0'
    );
\gpio_dm_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => \gpio_dm_reg[2]_C_n_0\
    );
\gpio_dm_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[2]_LDC_n_0\
    );
\gpio_dm_reg[2]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => p_0_in,
      Q => \gpio_dm_reg[2]_P_n_0\,
      R => '0'
    );
gpio_outenb_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[1]\,
      PRE => gpio_outenb_reg_P_0,
      Q => gpio_outenb_reg_P_n_0
    );
mgmt_ena_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[0]\,
      PRE => gpio_outenb_reg_P_0,
      Q => mgmt_ena_reg_P_n_0
    );
\mprj_en[24]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => gpio_outenb_reg_P_n_0,
      O => mprj_en(0)
    );
\mprj_o[24]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08A8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => mgmt_gpio_out(0),
      I2 => \mprj_o[24]_INST_0_i_1_n_0\,
      I3 => \gpio_dm_reg[0]_P_n_0\,
      O => mprj_o(0)
    );
\mprj_o[24]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \gpio_dm_reg[1]_C_n_0\,
      I1 => \gpio_dm_reg[1]_LDC_n_0\,
      I2 => \gpio_dm_reg[1]_P_n_0\,
      I3 => \gpio_dm_reg[2]_C_n_0\,
      I4 => \gpio_dm_reg[2]_LDC_n_0\,
      I5 => \gpio_dm_reg[2]_P_n_0\,
      O => \mprj_o[24]_INST_0_i_1_n_0\
    );
serial_data_out_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => serial_data_out_reg_0
    );
\shift_register_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => serial_data_out,
      Q => \shift_register_reg_n_0_[0]\
    );
\shift_register_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg[10]_0\,
      Q => \shift_register_reg_n_0_[10]\
    );
\shift_register_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \shift_register_reg_n_0_[11]\
    );
\shift_register_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => p_0_in
    );
\shift_register_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[0]\,
      Q => \shift_register_reg_n_0_[1]\
    );
\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => mprj_io_loader_clock,
      D => \shift_register_reg_n_0_[1]\,
      Q => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\
    );
\shift_register_reg[9]_inst_gpio_control_in_1_c_6\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      D => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\,
      Q => \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_gpio_control_block_33 is
  port (
    \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ : out STD_LOGIC;
    serial_data_out_reg_0 : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_clock : in STD_LOGIC;
    \shift_register_reg[10]_0\ : in STD_LOGIC;
    gpio_outenb_reg_P_0 : in STD_LOGIC;
    serial_data_out : in STD_LOGIC;
    mprj_io_loader_strobe : in STD_LOGIC;
    mgmt_gpio_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_gpio_control_block_33 : entity is "gpio_control_block";
end design_1_caravel_0_0_gpio_control_block_33;

architecture STRUCTURE of design_1_caravel_0_0_gpio_control_block_33 is
  signal \gpio_dm_reg[0]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_P_n_0\ : STD_LOGIC;
  signal gpio_outenb_reg_P_n_0 : STD_LOGIC;
  signal mgmt_ena_reg_P_n_0 : STD_LOGIC;
  signal \mprj_o[25]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[2]_LDC\ : label is "VCC:GE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mprj_en[25]_INST_0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \mprj_o[25]_INST_0\ : label is "soft_lutpair19";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_2[6]/shift_register_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_2[6]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 ";
begin
\gpio_dm_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[10]\,
      PRE => gpio_outenb_reg_P_0,
      Q => \gpio_dm_reg[0]_P_n_0\
    );
\gpio_dm_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_C_n_0\
    );
\gpio_dm_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[1]_LDC_n_0\
    );
\gpio_dm_reg[1]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_P_n_0\,
      R => '0'
    );
\gpio_dm_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => \gpio_dm_reg[2]_C_n_0\
    );
\gpio_dm_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[2]_LDC_n_0\
    );
\gpio_dm_reg[2]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => p_0_in,
      Q => \gpio_dm_reg[2]_P_n_0\,
      R => '0'
    );
gpio_outenb_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[1]\,
      PRE => gpio_outenb_reg_P_0,
      Q => gpio_outenb_reg_P_n_0
    );
mgmt_ena_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[0]\,
      PRE => gpio_outenb_reg_P_0,
      Q => mgmt_ena_reg_P_n_0
    );
\mprj_en[25]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => gpio_outenb_reg_P_n_0,
      O => mprj_en(0)
    );
\mprj_o[25]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08A8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => mgmt_gpio_out(0),
      I2 => \mprj_o[25]_INST_0_i_1_n_0\,
      I3 => \gpio_dm_reg[0]_P_n_0\,
      O => mprj_o(0)
    );
\mprj_o[25]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \gpio_dm_reg[1]_C_n_0\,
      I1 => \gpio_dm_reg[1]_LDC_n_0\,
      I2 => \gpio_dm_reg[1]_P_n_0\,
      I3 => \gpio_dm_reg[2]_C_n_0\,
      I4 => \gpio_dm_reg[2]_LDC_n_0\,
      I5 => \gpio_dm_reg[2]_P_n_0\,
      O => \mprj_o[25]_INST_0_i_1_n_0\
    );
serial_data_out_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => serial_data_out_reg_0
    );
\shift_register_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => serial_data_out,
      Q => \shift_register_reg_n_0_[0]\
    );
\shift_register_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg[10]_0\,
      Q => \shift_register_reg_n_0_[10]\
    );
\shift_register_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \shift_register_reg_n_0_[11]\
    );
\shift_register_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => p_0_in
    );
\shift_register_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[0]\,
      Q => \shift_register_reg_n_0_[1]\
    );
\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => mprj_io_loader_clock,
      D => \shift_register_reg_n_0_[1]\,
      Q => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\
    );
\shift_register_reg[9]_inst_gpio_control_in_1_c_6\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      D => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\,
      Q => \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_gpio_control_block_34 is
  port (
    \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ : out STD_LOGIC;
    serial_data_out_reg_0 : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_clock : in STD_LOGIC;
    \shift_register_reg[10]_0\ : in STD_LOGIC;
    gpio_outenb_reg_P_0 : in STD_LOGIC;
    serial_data_out : in STD_LOGIC;
    mprj_io_loader_strobe : in STD_LOGIC;
    mgmt_gpio_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_gpio_control_block_34 : entity is "gpio_control_block";
end design_1_caravel_0_0_gpio_control_block_34;

architecture STRUCTURE of design_1_caravel_0_0_gpio_control_block_34 is
  signal \gpio_dm_reg[0]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_P_n_0\ : STD_LOGIC;
  signal gpio_outenb_reg_P_n_0 : STD_LOGIC;
  signal mgmt_ena_reg_P_n_0 : STD_LOGIC;
  signal \mprj_o[26]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[2]_LDC\ : label is "VCC:GE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mprj_en[26]_INST_0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \mprj_o[26]_INST_0\ : label is "soft_lutpair20";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_2[7]/shift_register_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_2[7]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 ";
begin
\gpio_dm_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[10]\,
      PRE => gpio_outenb_reg_P_0,
      Q => \gpio_dm_reg[0]_P_n_0\
    );
\gpio_dm_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_C_n_0\
    );
\gpio_dm_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[1]_LDC_n_0\
    );
\gpio_dm_reg[1]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_P_n_0\,
      R => '0'
    );
\gpio_dm_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => \gpio_dm_reg[2]_C_n_0\
    );
\gpio_dm_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[2]_LDC_n_0\
    );
\gpio_dm_reg[2]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => p_0_in,
      Q => \gpio_dm_reg[2]_P_n_0\,
      R => '0'
    );
gpio_outenb_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[1]\,
      PRE => gpio_outenb_reg_P_0,
      Q => gpio_outenb_reg_P_n_0
    );
mgmt_ena_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[0]\,
      PRE => gpio_outenb_reg_P_0,
      Q => mgmt_ena_reg_P_n_0
    );
\mprj_en[26]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => gpio_outenb_reg_P_n_0,
      O => mprj_en(0)
    );
\mprj_o[26]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08A8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => mgmt_gpio_out(0),
      I2 => \mprj_o[26]_INST_0_i_1_n_0\,
      I3 => \gpio_dm_reg[0]_P_n_0\,
      O => mprj_o(0)
    );
\mprj_o[26]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \gpio_dm_reg[1]_C_n_0\,
      I1 => \gpio_dm_reg[1]_LDC_n_0\,
      I2 => \gpio_dm_reg[1]_P_n_0\,
      I3 => \gpio_dm_reg[2]_C_n_0\,
      I4 => \gpio_dm_reg[2]_LDC_n_0\,
      I5 => \gpio_dm_reg[2]_P_n_0\,
      O => \mprj_o[26]_INST_0_i_1_n_0\
    );
serial_data_out_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => serial_data_out_reg_0
    );
\shift_register_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => serial_data_out,
      Q => \shift_register_reg_n_0_[0]\
    );
\shift_register_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg[10]_0\,
      Q => \shift_register_reg_n_0_[10]\
    );
\shift_register_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \shift_register_reg_n_0_[11]\
    );
\shift_register_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => p_0_in
    );
\shift_register_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[0]\,
      Q => \shift_register_reg_n_0_[1]\
    );
\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => mprj_io_loader_clock,
      D => \shift_register_reg_n_0_[1]\,
      Q => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\
    );
\shift_register_reg[9]_inst_gpio_control_in_1_c_6\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      D => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\,
      Q => \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_gpio_control_block_35 is
  port (
    \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ : out STD_LOGIC;
    serial_data_out_reg_0 : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_clock : in STD_LOGIC;
    \shift_register_reg[10]_0\ : in STD_LOGIC;
    gpio_outenb_reg_P_0 : in STD_LOGIC;
    serial_data_out : in STD_LOGIC;
    mprj_io_loader_strobe : in STD_LOGIC;
    mgmt_gpio_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_gpio_control_block_35 : entity is "gpio_control_block";
end design_1_caravel_0_0_gpio_control_block_35;

architecture STRUCTURE of design_1_caravel_0_0_gpio_control_block_35 is
  signal \gpio_dm_reg[0]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_P_n_0\ : STD_LOGIC;
  signal gpio_outenb_reg_P_n_0 : STD_LOGIC;
  signal mgmt_ena_reg_P_n_0 : STD_LOGIC;
  signal \mprj_o[27]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[2]_LDC\ : label is "VCC:GE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mprj_en[27]_INST_0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \mprj_o[27]_INST_0\ : label is "soft_lutpair21";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_2[8]/shift_register_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_2[8]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 ";
begin
\gpio_dm_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[10]\,
      PRE => gpio_outenb_reg_P_0,
      Q => \gpio_dm_reg[0]_P_n_0\
    );
\gpio_dm_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_C_n_0\
    );
\gpio_dm_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[1]_LDC_n_0\
    );
\gpio_dm_reg[1]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_P_n_0\,
      R => '0'
    );
\gpio_dm_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => \gpio_dm_reg[2]_C_n_0\
    );
\gpio_dm_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[2]_LDC_n_0\
    );
\gpio_dm_reg[2]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => p_0_in,
      Q => \gpio_dm_reg[2]_P_n_0\,
      R => '0'
    );
gpio_outenb_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[1]\,
      PRE => gpio_outenb_reg_P_0,
      Q => gpio_outenb_reg_P_n_0
    );
mgmt_ena_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[0]\,
      PRE => gpio_outenb_reg_P_0,
      Q => mgmt_ena_reg_P_n_0
    );
\mprj_en[27]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => gpio_outenb_reg_P_n_0,
      O => mprj_en(0)
    );
\mprj_o[27]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08A8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => mgmt_gpio_out(0),
      I2 => \mprj_o[27]_INST_0_i_1_n_0\,
      I3 => \gpio_dm_reg[0]_P_n_0\,
      O => mprj_o(0)
    );
\mprj_o[27]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \gpio_dm_reg[1]_C_n_0\,
      I1 => \gpio_dm_reg[1]_LDC_n_0\,
      I2 => \gpio_dm_reg[1]_P_n_0\,
      I3 => \gpio_dm_reg[2]_C_n_0\,
      I4 => \gpio_dm_reg[2]_LDC_n_0\,
      I5 => \gpio_dm_reg[2]_P_n_0\,
      O => \mprj_o[27]_INST_0_i_1_n_0\
    );
serial_data_out_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => serial_data_out_reg_0
    );
\shift_register_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => serial_data_out,
      Q => \shift_register_reg_n_0_[0]\
    );
\shift_register_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg[10]_0\,
      Q => \shift_register_reg_n_0_[10]\
    );
\shift_register_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \shift_register_reg_n_0_[11]\
    );
\shift_register_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => p_0_in
    );
\shift_register_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[0]\,
      Q => \shift_register_reg_n_0_[1]\
    );
\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => mprj_io_loader_clock,
      D => \shift_register_reg_n_0_[1]\,
      Q => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\
    );
\shift_register_reg[9]_inst_gpio_control_in_1_c_6\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      D => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\,
      Q => \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_gpio_control_block_36 is
  port (
    \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ : out STD_LOGIC;
    serial_data_out : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_clock : in STD_LOGIC;
    \shift_register_reg[10]_0\ : in STD_LOGIC;
    gpio_outenb_reg_P_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_strobe : in STD_LOGIC;
    mgmt_gpio_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_gpio_control_block_36 : entity is "gpio_control_block";
end design_1_caravel_0_0_gpio_control_block_36;

architecture STRUCTURE of design_1_caravel_0_0_gpio_control_block_36 is
  signal \gpio_dm_reg[0]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_P_n_0\ : STD_LOGIC;
  signal gpio_outenb_reg_P_n_0 : STD_LOGIC;
  signal mgmt_ena_reg_P_n_0 : STD_LOGIC;
  signal \mprj_o[28]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[2]_LDC\ : label is "VCC:GE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mprj_en[28]_INST_0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \mprj_o[28]_INST_0\ : label is "soft_lutpair22";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_2[9]/shift_register_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_2[9]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 ";
begin
\gpio_dm_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[10]\,
      PRE => gpio_outenb_reg_P_0,
      Q => \gpio_dm_reg[0]_P_n_0\
    );
\gpio_dm_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_C_n_0\
    );
\gpio_dm_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[1]_LDC_n_0\
    );
\gpio_dm_reg[1]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_P_n_0\,
      R => '0'
    );
\gpio_dm_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => \gpio_dm_reg[2]_C_n_0\
    );
\gpio_dm_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[2]_LDC_n_0\
    );
\gpio_dm_reg[2]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => p_0_in,
      Q => \gpio_dm_reg[2]_P_n_0\,
      R => '0'
    );
gpio_outenb_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[1]\,
      PRE => gpio_outenb_reg_P_0,
      Q => gpio_outenb_reg_P_n_0
    );
mgmt_ena_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[0]\,
      PRE => gpio_outenb_reg_P_0,
      Q => mgmt_ena_reg_P_n_0
    );
\mprj_en[28]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => gpio_outenb_reg_P_n_0,
      O => mprj_en(0)
    );
\mprj_o[28]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08A8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => mgmt_gpio_out(0),
      I2 => \mprj_o[28]_INST_0_i_1_n_0\,
      I3 => \gpio_dm_reg[0]_P_n_0\,
      O => mprj_o(0)
    );
\mprj_o[28]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \gpio_dm_reg[1]_C_n_0\,
      I1 => \gpio_dm_reg[1]_LDC_n_0\,
      I2 => \gpio_dm_reg[1]_P_n_0\,
      I3 => \gpio_dm_reg[2]_C_n_0\,
      I4 => \gpio_dm_reg[2]_LDC_n_0\,
      I5 => \gpio_dm_reg[2]_P_n_0\,
      O => \mprj_o[28]_INST_0_i_1_n_0\
    );
serial_data_out_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => serial_data_out
    );
\shift_register_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => D(0),
      Q => \shift_register_reg_n_0_[0]\
    );
\shift_register_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg[10]_0\,
      Q => \shift_register_reg_n_0_[10]\
    );
\shift_register_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \shift_register_reg_n_0_[11]\
    );
\shift_register_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => p_0_in
    );
\shift_register_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[0]\,
      Q => \shift_register_reg_n_0_[1]\
    );
\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => mprj_io_loader_clock,
      D => \shift_register_reg_n_0_[1]\,
      Q => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\
    );
\shift_register_reg[9]_inst_gpio_control_in_1_c_6\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      D => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\,
      Q => \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_gpio_control_block_4 is
  port (
    \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ : out STD_LOGIC;
    serial_data_out_reg_0 : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_clock : in STD_LOGIC;
    \shift_register_reg[10]_0\ : in STD_LOGIC;
    gpio_outenb_reg_P_0 : in STD_LOGIC;
    serial_data_out : in STD_LOGIC;
    mprj_io_loader_strobe : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pass_thru_user_delay__0\ : in STD_LOGIC;
    mprj_i : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_gpio_control_block_4 : entity is "gpio_control_block";
end design_1_caravel_0_0_gpio_control_block_4;

architecture STRUCTURE of design_1_caravel_0_0_gpio_control_block_4 is
  signal \gpio_dm_reg[0]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_P_n_0\ : STD_LOGIC;
  signal gpio_outenb_reg_P_n_0 : STD_LOGIC;
  signal mgmt_ena_reg_P_n_0 : STD_LOGIC;
  signal \mprj_o[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[2]_LDC\ : label is "VCC:GE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_1[0]/shift_register_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_1[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 ";
begin
\gpio_dm_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[10]\,
      PRE => gpio_outenb_reg_P_0,
      Q => \gpio_dm_reg[0]_P_n_0\
    );
\gpio_dm_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_C_n_0\
    );
\gpio_dm_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[1]_LDC_n_0\
    );
\gpio_dm_reg[1]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_P_n_0\,
      R => '0'
    );
\gpio_dm_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => \gpio_dm_reg[2]_C_n_0\
    );
\gpio_dm_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[2]_LDC_n_0\
    );
\gpio_dm_reg[2]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => p_0_in,
      Q => \gpio_dm_reg[2]_P_n_0\,
      R => '0'
    );
gpio_outenb_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[1]\,
      PRE => gpio_outenb_reg_P_0,
      Q => gpio_outenb_reg_P_n_0
    );
mgmt_ena_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[0]\,
      PRE => gpio_outenb_reg_P_0,
      Q => mgmt_ena_reg_P_n_0
    );
\mprj_en[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => gpio_outenb_reg_P_n_0,
      O => mprj_en(0)
    );
\mprj_o[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A808AAAAA808"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => Q(0),
      I2 => \pass_thru_user_delay__0\,
      I3 => mprj_i(0),
      I4 => \mprj_o[8]_INST_0_i_1_n_0\,
      I5 => \gpio_dm_reg[0]_P_n_0\,
      O => mprj_o(0)
    );
\mprj_o[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \gpio_dm_reg[1]_C_n_0\,
      I1 => \gpio_dm_reg[1]_LDC_n_0\,
      I2 => \gpio_dm_reg[1]_P_n_0\,
      I3 => \gpio_dm_reg[2]_C_n_0\,
      I4 => \gpio_dm_reg[2]_LDC_n_0\,
      I5 => \gpio_dm_reg[2]_P_n_0\,
      O => \mprj_o[8]_INST_0_i_1_n_0\
    );
serial_data_out_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => serial_data_out_reg_0
    );
\shift_register_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => serial_data_out,
      Q => \shift_register_reg_n_0_[0]\
    );
\shift_register_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg[10]_0\,
      Q => \shift_register_reg_n_0_[10]\
    );
\shift_register_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \shift_register_reg_n_0_[11]\
    );
\shift_register_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => p_0_in
    );
\shift_register_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[0]\,
      Q => \shift_register_reg_n_0_[1]\
    );
\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => mprj_io_loader_clock,
      D => \shift_register_reg_n_0_[1]\,
      Q => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\
    );
\shift_register_reg[9]_inst_gpio_control_in_1_c_6\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      D => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\,
      Q => \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_gpio_control_block_5 is
  port (
    \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_clock : in STD_LOGIC;
    \shift_register_reg[10]_0\ : in STD_LOGIC;
    mgmt_ena_reg_P_0 : in STD_LOGIC;
    mprj_io_loader_strobe : in STD_LOGIC;
    serial_data_out : in STD_LOGIC;
    mgmt_gpio_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_gpio_control_block_5 : entity is "gpio_control_block";
end design_1_caravel_0_0_gpio_control_block_5;

architecture STRUCTURE of design_1_caravel_0_0_gpio_control_block_5 is
  signal \gpio_dm_reg[0]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_P_n_0\ : STD_LOGIC;
  signal gpio_outenb_reg_P_n_0 : STD_LOGIC;
  signal mgmt_ena_reg_P_n_0 : STD_LOGIC;
  signal \mprj_o[18]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[2]_LDC\ : label is "VCC:GE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mprj_en[18]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \mprj_o[18]_INST_0\ : label is "soft_lutpair0";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_1[10]/shift_register_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_1[10]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 ";
begin
\gpio_dm_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[10]\,
      PRE => mgmt_ena_reg_P_0,
      Q => \gpio_dm_reg[0]_P_n_0\
    );
\gpio_dm_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => mgmt_ena_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_C_n_0\
    );
\gpio_dm_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => mgmt_ena_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[1]_LDC_n_0\
    );
\gpio_dm_reg[1]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_P_n_0\,
      R => '0'
    );
\gpio_dm_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => mgmt_ena_reg_P_0,
      D => p_0_in,
      Q => \gpio_dm_reg[2]_C_n_0\
    );
\gpio_dm_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => mgmt_ena_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[2]_LDC_n_0\
    );
\gpio_dm_reg[2]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => p_0_in,
      Q => \gpio_dm_reg[2]_P_n_0\,
      R => '0'
    );
gpio_outenb_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[1]\,
      PRE => mgmt_ena_reg_P_0,
      Q => gpio_outenb_reg_P_n_0
    );
mgmt_ena_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[0]\,
      PRE => mgmt_ena_reg_P_0,
      Q => mgmt_ena_reg_P_n_0
    );
\mprj_en[18]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => gpio_outenb_reg_P_n_0,
      O => mprj_en(0)
    );
\mprj_o[18]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08A8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => mgmt_gpio_out(0),
      I2 => \mprj_o[18]_INST_0_i_1_n_0\,
      I3 => \gpio_dm_reg[0]_P_n_0\,
      O => mprj_o(0)
    );
\mprj_o[18]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \gpio_dm_reg[1]_C_n_0\,
      I1 => \gpio_dm_reg[1]_LDC_n_0\,
      I2 => \gpio_dm_reg[1]_P_n_0\,
      I3 => \gpio_dm_reg[2]_C_n_0\,
      I4 => \gpio_dm_reg[2]_LDC_n_0\,
      I5 => \gpio_dm_reg[2]_P_n_0\,
      O => \mprj_o[18]_INST_0_i_1_n_0\
    );
\shift_register_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => mgmt_ena_reg_P_0,
      D => serial_data_out,
      Q => \shift_register_reg_n_0_[0]\
    );
\shift_register_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => mgmt_ena_reg_P_0,
      D => \shift_register_reg[10]_0\,
      Q => \shift_register_reg_n_0_[10]\
    );
\shift_register_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => mgmt_ena_reg_P_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \shift_register_reg_n_0_[11]\
    );
\shift_register_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => mgmt_ena_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => p_0_in
    );
\shift_register_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => mgmt_ena_reg_P_0,
      D => \shift_register_reg_n_0_[0]\,
      Q => \shift_register_reg_n_0_[1]\
    );
\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => mprj_io_loader_clock,
      D => \shift_register_reg_n_0_[1]\,
      Q => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\
    );
\shift_register_reg[9]_inst_gpio_control_in_1_c_6\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      D => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\,
      Q => \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_gpio_control_block_6 is
  port (
    \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ : out STD_LOGIC;
    serial_data_out : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_clock : in STD_LOGIC;
    \shift_register_reg[10]_0\ : in STD_LOGIC;
    gpio_outenb_reg_P_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_strobe : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    pass_thru_user : in STD_LOGIC;
    mprj_i : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_gpio_control_block_6 : entity is "gpio_control_block";
end design_1_caravel_0_0_gpio_control_block_6;

architecture STRUCTURE of design_1_caravel_0_0_gpio_control_block_6 is
  signal \gpio_dm_reg[0]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_P_n_0\ : STD_LOGIC;
  signal gpio_outenb_reg_P_n_0 : STD_LOGIC;
  signal mgmt_ena_reg_P_n_0 : STD_LOGIC;
  signal \mprj_o[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[2]_LDC\ : label is "VCC:GE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_1[1]/shift_register_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_1[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 ";
begin
\gpio_dm_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[10]\,
      PRE => gpio_outenb_reg_P_0,
      Q => \gpio_dm_reg[0]_P_n_0\
    );
\gpio_dm_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_C_n_0\
    );
\gpio_dm_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[1]_LDC_n_0\
    );
\gpio_dm_reg[1]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_P_n_0\,
      R => '0'
    );
\gpio_dm_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => \gpio_dm_reg[2]_C_n_0\
    );
\gpio_dm_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[2]_LDC_n_0\
    );
\gpio_dm_reg[2]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => p_0_in,
      Q => \gpio_dm_reg[2]_P_n_0\,
      R => '0'
    );
gpio_outenb_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[1]\,
      PRE => gpio_outenb_reg_P_0,
      Q => gpio_outenb_reg_P_n_0
    );
mgmt_ena_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[0]\,
      PRE => gpio_outenb_reg_P_0,
      Q => mgmt_ena_reg_P_n_0
    );
\mprj_en[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => gpio_outenb_reg_P_n_0,
      O => mprj_en(0)
    );
\mprj_o[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A808AAAAA808"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => Q(0),
      I2 => pass_thru_user,
      I3 => mprj_i(0),
      I4 => \mprj_o[9]_INST_0_i_1_n_0\,
      I5 => \gpio_dm_reg[0]_P_n_0\,
      O => mprj_o(0)
    );
\mprj_o[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \gpio_dm_reg[1]_C_n_0\,
      I1 => \gpio_dm_reg[1]_LDC_n_0\,
      I2 => \gpio_dm_reg[1]_P_n_0\,
      I3 => \gpio_dm_reg[2]_C_n_0\,
      I4 => \gpio_dm_reg[2]_LDC_n_0\,
      I5 => \gpio_dm_reg[2]_P_n_0\,
      O => \mprj_o[9]_INST_0_i_1_n_0\
    );
serial_data_out_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => serial_data_out
    );
\shift_register_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => D(0),
      Q => \shift_register_reg_n_0_[0]\
    );
\shift_register_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg[10]_0\,
      Q => \shift_register_reg_n_0_[10]\
    );
\shift_register_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \shift_register_reg_n_0_[11]\
    );
\shift_register_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => p_0_in
    );
\shift_register_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[0]\,
      Q => \shift_register_reg_n_0_[1]\
    );
\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => mprj_io_loader_clock,
      D => \shift_register_reg_n_0_[1]\,
      Q => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\
    );
\shift_register_reg[9]_inst_gpio_control_in_1_c_6\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      D => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\,
      Q => \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_gpio_control_block_7 is
  port (
    \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ : out STD_LOGIC;
    serial_data_out : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_clock : in STD_LOGIC;
    \shift_register_reg[10]_0\ : in STD_LOGIC;
    gpio_outenb_reg_P_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_strobe : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pass_thru_user_delay__0\ : in STD_LOGIC;
    mprj_i : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_gpio_control_block_7 : entity is "gpio_control_block";
end design_1_caravel_0_0_gpio_control_block_7;

architecture STRUCTURE of design_1_caravel_0_0_gpio_control_block_7 is
  signal \gpio_dm_reg[0]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_P_n_0\ : STD_LOGIC;
  signal gpio_outenb_reg_P_n_0 : STD_LOGIC;
  signal mgmt_ena_reg_P_n_0 : STD_LOGIC;
  signal \mprj_o[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[2]_LDC\ : label is "VCC:GE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_1[2]/shift_register_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_1[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 ";
begin
\gpio_dm_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[10]\,
      PRE => gpio_outenb_reg_P_0,
      Q => \gpio_dm_reg[0]_P_n_0\
    );
\gpio_dm_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_C_n_0\
    );
\gpio_dm_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[1]_LDC_n_0\
    );
\gpio_dm_reg[1]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_P_n_0\,
      R => '0'
    );
\gpio_dm_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => \gpio_dm_reg[2]_C_n_0\
    );
\gpio_dm_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[2]_LDC_n_0\
    );
\gpio_dm_reg[2]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => p_0_in,
      Q => \gpio_dm_reg[2]_P_n_0\,
      R => '0'
    );
gpio_outenb_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[1]\,
      PRE => gpio_outenb_reg_P_0,
      Q => gpio_outenb_reg_P_n_0
    );
mgmt_ena_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[0]\,
      PRE => gpio_outenb_reg_P_0,
      Q => mgmt_ena_reg_P_n_0
    );
\mprj_en[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => gpio_outenb_reg_P_n_0,
      O => mprj_en(0)
    );
\mprj_o[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A808AAAAA808"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => Q(0),
      I2 => \pass_thru_user_delay__0\,
      I3 => mprj_i(0),
      I4 => \mprj_o[10]_INST_0_i_1_n_0\,
      I5 => \gpio_dm_reg[0]_P_n_0\,
      O => mprj_o(0)
    );
\mprj_o[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \gpio_dm_reg[1]_C_n_0\,
      I1 => \gpio_dm_reg[1]_LDC_n_0\,
      I2 => \gpio_dm_reg[1]_P_n_0\,
      I3 => \gpio_dm_reg[2]_C_n_0\,
      I4 => \gpio_dm_reg[2]_LDC_n_0\,
      I5 => \gpio_dm_reg[2]_P_n_0\,
      O => \mprj_o[10]_INST_0_i_1_n_0\
    );
serial_data_out_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => serial_data_out
    );
\shift_register_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => D(0),
      Q => \shift_register_reg_n_0_[0]\
    );
\shift_register_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg[10]_0\,
      Q => \shift_register_reg_n_0_[10]\
    );
\shift_register_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \shift_register_reg_n_0_[11]\
    );
\shift_register_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => p_0_in
    );
\shift_register_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[0]\,
      Q => \shift_register_reg_n_0_[1]\
    );
\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => mprj_io_loader_clock,
      D => \shift_register_reg_n_0_[1]\,
      Q => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\
    );
\shift_register_reg[9]_inst_gpio_control_in_1_c_6\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      D => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\,
      Q => \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_gpio_control_block_8 is
  port (
    \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ : out STD_LOGIC;
    serial_data_out : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_clock : in STD_LOGIC;
    \shift_register_reg[10]_0\ : in STD_LOGIC;
    gpio_outenb_reg_P_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_strobe : in STD_LOGIC;
    mgmt_gpio_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_gpio_control_block_8 : entity is "gpio_control_block";
end design_1_caravel_0_0_gpio_control_block_8;

architecture STRUCTURE of design_1_caravel_0_0_gpio_control_block_8 is
  signal \gpio_dm_reg[0]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_P_n_0\ : STD_LOGIC;
  signal gpio_outenb_reg_P_n_0 : STD_LOGIC;
  signal mgmt_ena_reg_P_n_0 : STD_LOGIC;
  signal \mprj_o[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[2]_LDC\ : label is "VCC:GE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mprj_en[11]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \mprj_o[11]_INST_0\ : label is "soft_lutpair1";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_1[3]/shift_register_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_1[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 ";
begin
\gpio_dm_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[10]\,
      PRE => gpio_outenb_reg_P_0,
      Q => \gpio_dm_reg[0]_P_n_0\
    );
\gpio_dm_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_C_n_0\
    );
\gpio_dm_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[1]_LDC_n_0\
    );
\gpio_dm_reg[1]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_P_n_0\,
      R => '0'
    );
\gpio_dm_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => \gpio_dm_reg[2]_C_n_0\
    );
\gpio_dm_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[2]_LDC_n_0\
    );
\gpio_dm_reg[2]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => p_0_in,
      Q => \gpio_dm_reg[2]_P_n_0\,
      R => '0'
    );
gpio_outenb_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[1]\,
      PRE => gpio_outenb_reg_P_0,
      Q => gpio_outenb_reg_P_n_0
    );
mgmt_ena_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[0]\,
      PRE => gpio_outenb_reg_P_0,
      Q => mgmt_ena_reg_P_n_0
    );
\mprj_en[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => gpio_outenb_reg_P_n_0,
      O => mprj_en(0)
    );
\mprj_o[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08A8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => mgmt_gpio_out(0),
      I2 => \mprj_o[11]_INST_0_i_1_n_0\,
      I3 => \gpio_dm_reg[0]_P_n_0\,
      O => mprj_o(0)
    );
\mprj_o[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \gpio_dm_reg[1]_C_n_0\,
      I1 => \gpio_dm_reg[1]_LDC_n_0\,
      I2 => \gpio_dm_reg[1]_P_n_0\,
      I3 => \gpio_dm_reg[2]_C_n_0\,
      I4 => \gpio_dm_reg[2]_LDC_n_0\,
      I5 => \gpio_dm_reg[2]_P_n_0\,
      O => \mprj_o[11]_INST_0_i_1_n_0\
    );
serial_data_out_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => serial_data_out
    );
\shift_register_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => D(0),
      Q => \shift_register_reg_n_0_[0]\
    );
\shift_register_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg[10]_0\,
      Q => \shift_register_reg_n_0_[10]\
    );
\shift_register_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \shift_register_reg_n_0_[11]\
    );
\shift_register_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => p_0_in
    );
\shift_register_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[0]\,
      Q => \shift_register_reg_n_0_[1]\
    );
\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => mprj_io_loader_clock,
      D => \shift_register_reg_n_0_[1]\,
      Q => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\
    );
\shift_register_reg[9]_inst_gpio_control_in_1_c_6\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      D => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\,
      Q => \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_gpio_control_block_9 is
  port (
    \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ : out STD_LOGIC;
    serial_data_out : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_clock : in STD_LOGIC;
    \shift_register_reg[10]_0\ : in STD_LOGIC;
    gpio_outenb_reg_P_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_strobe : in STD_LOGIC;
    mgmt_gpio_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_gpio_control_block_9 : entity is "gpio_control_block";
end design_1_caravel_0_0_gpio_control_block_9;

architecture STRUCTURE of design_1_caravel_0_0_gpio_control_block_9 is
  signal \gpio_dm_reg[0]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[1]_P_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_C_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \gpio_dm_reg[2]_P_n_0\ : STD_LOGIC;
  signal gpio_outenb_reg_P_n_0 : STD_LOGIC;
  signal mgmt_ena_reg_P_n_0 : STD_LOGIC;
  signal \mprj_o[12]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[0]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[10]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[11]\ : STD_LOGIC;
  signal \shift_register_reg_n_0_[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \gpio_dm_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \gpio_dm_reg[2]_LDC\ : label is "VCC:GE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mprj_en[12]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \mprj_o[12]_INST_0\ : label is "soft_lutpair2";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_1[4]/shift_register_reg ";
  attribute srl_name : string;
  attribute srl_name of \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\ : label is "\inst/gpio_control_in_1[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5 ";
begin
\gpio_dm_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[10]\,
      PRE => gpio_outenb_reg_P_0,
      Q => \gpio_dm_reg[0]_P_n_0\
    );
\gpio_dm_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_C_n_0\
    );
\gpio_dm_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[1]_LDC_n_0\
    );
\gpio_dm_reg[1]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[11]\,
      Q => \gpio_dm_reg[1]_P_n_0\,
      R => '0'
    );
\gpio_dm_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => \gpio_dm_reg[2]_C_n_0\
    );
\gpio_dm_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => gpio_outenb_reg_P_0,
      D => '1',
      G => '0',
      GE => '1',
      Q => \gpio_dm_reg[2]_LDC_n_0\
    );
\gpio_dm_reg[2]_P\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => p_0_in,
      Q => \gpio_dm_reg[2]_P_n_0\,
      R => '0'
    );
gpio_outenb_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[1]\,
      PRE => gpio_outenb_reg_P_0,
      Q => gpio_outenb_reg_P_n_0
    );
mgmt_ena_reg_P: unisim.vcomponents.FDPE
     port map (
      C => mprj_io_loader_strobe,
      CE => '1',
      D => \shift_register_reg_n_0_[0]\,
      PRE => gpio_outenb_reg_P_0,
      Q => mgmt_ena_reg_P_n_0
    );
\mprj_en[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => gpio_outenb_reg_P_n_0,
      O => mprj_en(0)
    );
\mprj_o[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08A8"
    )
        port map (
      I0 => mgmt_ena_reg_P_n_0,
      I1 => mgmt_gpio_out(0),
      I2 => \mprj_o[12]_INST_0_i_1_n_0\,
      I3 => \gpio_dm_reg[0]_P_n_0\,
      O => mprj_o(0)
    );
\mprj_o[12]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => \gpio_dm_reg[1]_C_n_0\,
      I1 => \gpio_dm_reg[1]_LDC_n_0\,
      I2 => \gpio_dm_reg[1]_P_n_0\,
      I3 => \gpio_dm_reg[2]_C_n_0\,
      I4 => \gpio_dm_reg[2]_LDC_n_0\,
      I5 => \gpio_dm_reg[2]_P_n_0\,
      O => \mprj_o[12]_INST_0_i_1_n_0\
    );
serial_data_out_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => p_0_in,
      Q => serial_data_out
    );
\shift_register_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => D(0),
      Q => \shift_register_reg_n_0_[0]\
    );
\shift_register_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg[10]_0\,
      Q => \shift_register_reg_n_0_[10]\
    );
\shift_register_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[10]\,
      Q => \shift_register_reg_n_0_[11]\
    );
\shift_register_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[11]\,
      Q => p_0_in
    );
\shift_register_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => gpio_outenb_reg_P_0,
      D => \shift_register_reg_n_0_[0]\,
      Q => \shift_register_reg_n_0_[1]\
    );
\shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => mprj_io_loader_clock,
      D => \shift_register_reg_n_0_[1]\,
      Q => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\
    );
\shift_register_reg[9]_inst_gpio_control_in_1_c_6\: unisim.vcomponents.FDRE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      D => \shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5_n_0\,
      Q => \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_housekeeping_spi is
  port (
    pre_pass_thru_mgmt_reg_0 : out STD_LOGIC;
    pass_thru_mgmt_delay_reg_0 : out STD_LOGIC;
    pass_thru_user : out STD_LOGIC;
    \pass_thru_user_delay__0\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[8]\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[6]\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[4]\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[2]\ : out STD_LOGIC;
    wbbd_busy_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wbbd_busy_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wbbd_busy_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wbbd_busy_reg_2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wbbd_busy_reg_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wbbd_busy_reg_4 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wbbd_busy_reg_5 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wbbd_busy_reg_6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wbbd_busy_reg_7 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wbbd_busy_reg_8 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wbbd_busy_reg_9 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wbbd_busy_reg_10 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wbbd_busy_reg_11 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wbbd_busy_reg_12 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wbbd_busy_reg_13 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wbbd_busy_reg_14 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wbbd_busy_reg_15 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wbbd_busy_reg_16 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wbbd_busy_reg_17 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wbbd_busy_reg_18 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wbbd_busy_reg_19 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wbbd_busy_reg_20 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wbbd_busy_reg_21 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wbbd_busy_reg_22 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wbbd_busy_reg_23 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wbbd_busy_reg_24 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wbbd_busy_reg_25 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wbbd_busy_reg_26 : out STD_LOGIC;
    wbbd_busy_reg_27 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    wbbd_busy_reg_28 : out STD_LOGIC;
    wbbd_busy_reg_29 : out STD_LOGIC;
    wbbd_busy_reg_30 : out STD_LOGIC;
    \wbbd_addr_reg[5]\ : out STD_LOGIC;
    wbbd_busy_reg_31 : out STD_LOGIC;
    flash_io1_di : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[0]_0\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[0]_1\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[0]_2\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[0]_3\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[0]_4\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[0]_5\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[0]_6\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[3]\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[3]_0\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[3]_1\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[3]_2\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[3]_3\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[3]_4\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[3]_5\ : out STD_LOGIC;
    flash_io0 : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wbbd_addr_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \wbbd_addr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \wbbd_addr_reg[0]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \wbbd_addr_reg[0]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \wbbd_addr_reg[0]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \wbbd_addr_reg[0]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \wbbd_addr_reg[0]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \wbbd_addr_reg[0]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \wbbd_addr_reg[3]\ : out STD_LOGIC;
    \wbbd_addr_reg[0]_7\ : out STD_LOGIC;
    \wbbd_addr_reg[0]_8\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \wbbd_addr_reg[0]_9\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \wbbd_addr_reg[0]_10\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wbbd_write_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    wbbd_write_reg_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wbbd_write_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    wrstb_reg_0 : out STD_LOGIC;
    wbbd_write_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    wbbd_write_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    mgmt_io_out_hk : out STD_LOGIC_VECTOR ( 0 to 0 );
    mgmt_io_oeb_hk : out STD_LOGIC_VECTOR ( 0 to 0 );
    serial_bb_data_2_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    flash_clk : out STD_LOGIC;
    \wbbd_data_reg[5]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    wbbd_busy_reg_32 : out STD_LOGIC;
    wbbd_busy_reg_33 : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[0]_7\ : out STD_LOGIC;
    \wbbd_data_reg[1]\ : out STD_LOGIC;
    \wbbd_data_reg[0]\ : out STD_LOGIC;
    \wbbd_data_reg[0]_0\ : out STD_LOGIC;
    \wbbd_data_reg[2]\ : out STD_LOGIC;
    \wbbd_data_reg[1]_0\ : out STD_LOGIC;
    \wbbd_data_reg[1]_1\ : out STD_LOGIC;
    \wbbd_data_reg[0]_1\ : out STD_LOGIC;
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    hkspi_disable_reg : out STD_LOGIC;
    pll_bypass_reg : out STD_LOGIC;
    wrstb_reg_1 : out STD_LOGIC;
    reset_reg_reg : out STD_LOGIC;
    \wbbd_data_reg[1]_2\ : out STD_LOGIC;
    \wbbd_data_reg[0]_2\ : out STD_LOGIC;
    wrstb_reg_2 : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[0]_8\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[0]_9\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[0]_10\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[3]_6\ : out STD_LOGIC;
    mprj_i : in STD_LOGIC_VECTOR ( 37 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \wb_dat_o_reg[7]\ : in STD_LOGIC;
    resetb : in STD_LOGIC;
    irq_spi_reg : in STD_LOGIC;
    irq_spi_reg_0 : in STD_LOGIC;
    \gpio_configure_reg[35][9]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    hkspi_disable_reg_0 : in STD_LOGIC;
    \wb_dat_o_reg[28]_i_29_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wb_dat_o_reg[29]_i_3_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    flash_io0_oeb : in STD_LOGIC;
    flash_io1 : in STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[0]_11\ : in STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[0]_12\ : in STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[0]_13\ : in STD_LOGIC;
    user_irq : in STD_LOGIC_VECTOR ( 0 to 0 );
    pll_bypass_reg_0 : in STD_LOGIC;
    pll_ena_reg : in STD_LOGIC;
    spi_is_active : in STD_LOGIC;
    \mprj_o[1]_INST_0_i_1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wb_dat_o[28]_i_8_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    serial_bb_data_1 : in STD_LOGIC;
    p_47_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \shift_register_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    serial_bb_data_2 : in STD_LOGIC;
    \shift_register_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    flash_io0_0 : in STD_LOGIC;
    flash_clk_0 : in STD_LOGIC;
    \wb_dat_o[28]_i_8_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    pll_dco_ena_reg : in STD_LOGIC;
    \wb_dat_o[10]_i_4_0\ : in STD_LOGIC;
    \ldata[6]_i_10_0\ : in STD_LOGIC;
    p_45_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    trap_output_dest : in STD_LOGIC;
    \mgmt_gpio_data_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \mgmt_gpio_data_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \wb_dat_o_reg[28]_i_4_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wb_dat_o_reg[28]_i_4_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wb_dat_o_reg[28]_i_15_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wb_dat_o_reg[28]_i_4_2\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wb_dat_o_reg[28]_i_4_3\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wb_dat_o_reg[28]_i_5_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wb_dat_o_reg[28]_i_5_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wb_dat_o_reg[28]_i_5_2\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wb_dat_o_reg[28]_i_5_3\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wb_dat_o[8]_i_3_0\ : in STD_LOGIC;
    \wb_dat_o[28]_i_8_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \wb_dat_o[10]_i_3_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pll_trim_reg[24]\ : in STD_LOGIC;
    p_44_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \wb_dat_o_reg[28]_i_31_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wb_dat_o_reg[28]_i_31_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wb_dat_o_reg[28]_i_30_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wb_dat_o_reg[28]_i_31_2\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wb_dat_o_reg[28]_i_31_3\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wb_dat_o_reg[28]_i_32_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wb_dat_o_reg[28]_i_32_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wb_dat_o_reg[28]_i_32_2\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wb_dat_o_reg[28]_i_32_3\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wb_dat_o[8]_i_13_0\ : in STD_LOGIC;
    \wb_dat_o[8]_i_13_1\ : in STD_LOGIC;
    \wb_dat_o[8]_i_13_2\ : in STD_LOGIC;
    \wb_dat_o_reg[28]_i_29_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wb_dat_o_reg[28]_i_29_2\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wb_dat_o_reg[28]_i_29_3\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wb_dat_o_reg[28]_i_30_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wb_dat_o_reg[28]_i_30_2\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wb_dat_o_reg[28]_i_30_3\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wb_dat_o_reg[28]_i_16_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wb_dat_o_reg[28]_i_16_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wb_dat_o_reg[28]_i_16_2\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wb_dat_o_reg[28]_i_16_3\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wb_dat_o_reg[28]_i_15_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wb_dat_o_reg[28]_i_15_2\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wb_dat_o_reg[28]_i_15_3\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wb_dat_o_reg[28]_i_14_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wb_dat_o_reg[28]_i_14_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wb_dat_o_reg[28]_i_14_2\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wb_dat_o_reg[28]_i_14_3\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \wb_dat_o_reg[11]_i_21_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pll_trim_reg[25]\ : in STD_LOGIC;
    \wb_dat_o[9]_i_13_0\ : in STD_LOGIC;
    \wb_dat_o[9]_i_13_1\ : in STD_LOGIC;
    \wb_dat_o[9]_i_13_2\ : in STD_LOGIC;
    \wb_dat_o[11]_i_10_0\ : in STD_LOGIC;
    \wb_dat_o[11]_i_10_1\ : in STD_LOGIC;
    \wb_dat_o[11]_i_10_2\ : in STD_LOGIC;
    \wb_dat_o[28]_i_7_0\ : in STD_LOGIC;
    \wb_dat_o[28]_i_7_1\ : in STD_LOGIC;
    \wb_dat_o[28]_i_7_2\ : in STD_LOGIC;
    \wb_dat_o[29]_i_10_0\ : in STD_LOGIC;
    \wb_dat_o[29]_i_10_1\ : in STD_LOGIC;
    \wb_dat_o[29]_i_10_2\ : in STD_LOGIC;
    \wb_dat_o[31]_i_13_0\ : in STD_LOGIC;
    \wb_dat_o[31]_i_13_1\ : in STD_LOGIC;
    \wb_dat_o[31]_i_13_2\ : in STD_LOGIC;
    \wb_dat_o[10]_i_13_0\ : in STD_LOGIC;
    \wb_dat_o[10]_i_13_1\ : in STD_LOGIC;
    \ldata[6]_i_18_0\ : in STD_LOGIC;
    \ldata[6]_i_18_1\ : in STD_LOGIC;
    \mprj_en[1]\ : in STD_LOGIC;
    \mprj_en[1]_0\ : in STD_LOGIC;
    mgmt_gpio_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    serial_xfer : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_housekeeping_spi : entity is "housekeeping_spi";
end design_1_caravel_0_0_housekeeping_spi;

architecture STRUCTURE of design_1_caravel_0_0_housekeeping_spi is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_wbbd_state[9]_i_4_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_wbbd_state_reg[2]\ : STD_LOGIC;
  signal \^fsm_onehot_wbbd_state_reg[4]\ : STD_LOGIC;
  signal \^fsm_onehot_wbbd_state_reg[6]\ : STD_LOGIC;
  signal \^fsm_onehot_wbbd_state_reg[8]\ : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \addr[5]_i_2_n_0\ : STD_LOGIC;
  signal \addr[7]_i_1_n_0\ : STD_LOGIC;
  signal \addr[7]_i_3_n_0\ : STD_LOGIC;
  signal \addr_reg_n_0_[7]\ : STD_LOGIC;
  signal clk2_output_dest_i_2_n_0 : STD_LOGIC;
  signal clk2_output_dest_i_3_n_0 : STD_LOGIC;
  signal \count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count[1]_i_1_n_0\ : STD_LOGIC;
  signal \count[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_reg_n_0_[2]\ : STD_LOGIC;
  signal cwstb : STD_LOGIC;
  signal ext_reset : STD_LOGIC;
  signal \fixed[0]_i_1_n_0\ : STD_LOGIC;
  signal \fixed[1]_i_1_n_0\ : STD_LOGIC;
  signal \fixed[2]_i_1_n_0\ : STD_LOGIC;
  signal \fixed[2]_i_2_n_0\ : STD_LOGIC;
  signal \fixed[2]_i_3_n_0\ : STD_LOGIC;
  signal \fixed[2]_i_4_n_0\ : STD_LOGIC;
  signal \fixed[2]_i_5_n_0\ : STD_LOGIC;
  signal \fixed_reg_n_0_[0]\ : STD_LOGIC;
  signal \fixed_reg_n_0_[1]\ : STD_LOGIC;
  signal \fixed_reg_n_0_[2]\ : STD_LOGIC;
  signal flash_io0_INST_0_i_2_n_0 : STD_LOGIC;
  signal flash_io0_do : STD_LOGIC;
  signal \gpio_configure[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \gpio_configure[11][7]_i_2_n_0\ : STD_LOGIC;
  signal \gpio_configure[13][12]_i_2_n_0\ : STD_LOGIC;
  signal \gpio_configure[13][7]_i_2_n_0\ : STD_LOGIC;
  signal \gpio_configure[14][12]_i_2_n_0\ : STD_LOGIC;
  signal \gpio_configure[15][12]_i_2_n_0\ : STD_LOGIC;
  signal \gpio_configure[15][7]_i_2_n_0\ : STD_LOGIC;
  signal \gpio_configure[15][7]_i_3_n_0\ : STD_LOGIC;
  signal \gpio_configure[16][12]_i_2_n_0\ : STD_LOGIC;
  signal \gpio_configure[16][12]_i_3_n_0\ : STD_LOGIC;
  signal \gpio_configure[16][7]_i_2_n_0\ : STD_LOGIC;
  signal \gpio_configure[19][12]_i_2_n_0\ : STD_LOGIC;
  signal \gpio_configure[19][7]_i_2_n_0\ : STD_LOGIC;
  signal \gpio_configure[20][12]_i_2_n_0\ : STD_LOGIC;
  signal \gpio_configure[21][12]_i_2_n_0\ : STD_LOGIC;
  signal \gpio_configure[22][12]_i_2_n_0\ : STD_LOGIC;
  signal \gpio_configure[23][12]_i_2_n_0\ : STD_LOGIC;
  signal \gpio_configure[24][12]_i_2_n_0\ : STD_LOGIC;
  signal \gpio_configure[24][7]_i_2_n_0\ : STD_LOGIC;
  signal \gpio_configure[26][12]_i_2_n_0\ : STD_LOGIC;
  signal \gpio_configure[26][12]_i_3_n_0\ : STD_LOGIC;
  signal \gpio_configure[27][12]_i_2_n_0\ : STD_LOGIC;
  signal \gpio_configure[27][7]_i_2_n_0\ : STD_LOGIC;
  signal \gpio_configure[28][12]_i_2_n_0\ : STD_LOGIC;
  signal \gpio_configure[29][12]_i_2_n_0\ : STD_LOGIC;
  signal \gpio_configure[29][7]_i_2_n_0\ : STD_LOGIC;
  signal \gpio_configure[2][12]_i_2_n_0\ : STD_LOGIC;
  signal \gpio_configure[30][12]_i_2_n_0\ : STD_LOGIC;
  signal \gpio_configure[30][12]_i_3_n_0\ : STD_LOGIC;
  signal \gpio_configure[30][7]_i_2_n_0\ : STD_LOGIC;
  signal \gpio_configure[31][12]_i_2_n_0\ : STD_LOGIC;
  signal \gpio_configure[31][7]_i_2_n_0\ : STD_LOGIC;
  signal \gpio_configure[31][7]_i_3_n_0\ : STD_LOGIC;
  signal \gpio_configure[34][12]_i_2_n_0\ : STD_LOGIC;
  signal \gpio_configure[35][12]_i_2_n_0\ : STD_LOGIC;
  signal \gpio_configure[36][7]_i_2_n_0\ : STD_LOGIC;
  signal \gpio_configure[3][12]_i_4_n_0\ : STD_LOGIC;
  signal \gpio_configure[3][7]_i_5_n_0\ : STD_LOGIC;
  signal \gpio_configure[4][12]_i_2_n_0\ : STD_LOGIC;
  signal \gpio_configure[5][12]_i_2_n_0\ : STD_LOGIC;
  signal \gpio_configure[6][12]_i_2_n_0\ : STD_LOGIC;
  signal \gpio_configure[8][12]_i_2_n_0\ : STD_LOGIC;
  signal hkspi_disable : STD_LOGIC;
  signal idata : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal in10 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal irq_1_inputsrc11_out : STD_LOGIC;
  signal irq_1_inputsrc_i_3_n_0 : STD_LOGIC;
  signal irq_spi_i_2_n_0 : STD_LOGIC;
  signal irq_spi_i_3_n_0 : STD_LOGIC;
  signal irq_spi_i_4_n_0 : STD_LOGIC;
  signal ldata : STD_LOGIC;
  signal \ldata[0]_i_1_n_0\ : STD_LOGIC;
  signal \ldata[1]_i_1_n_0\ : STD_LOGIC;
  signal \ldata[2]_i_1_n_0\ : STD_LOGIC;
  signal \ldata[3]_i_1_n_0\ : STD_LOGIC;
  signal \ldata[4]_i_1_n_0\ : STD_LOGIC;
  signal \ldata[5]_i_1_n_0\ : STD_LOGIC;
  signal \ldata[6]_i_10_n_0\ : STD_LOGIC;
  signal \ldata[6]_i_11_n_0\ : STD_LOGIC;
  signal \ldata[6]_i_12_n_0\ : STD_LOGIC;
  signal \ldata[6]_i_13_n_0\ : STD_LOGIC;
  signal \ldata[6]_i_14_n_0\ : STD_LOGIC;
  signal \ldata[6]_i_18_n_0\ : STD_LOGIC;
  signal \ldata[6]_i_1_n_0\ : STD_LOGIC;
  signal \ldata[6]_i_20_n_0\ : STD_LOGIC;
  signal \ldata[6]_i_21_n_0\ : STD_LOGIC;
  signal \ldata[6]_i_22_n_0\ : STD_LOGIC;
  signal \ldata[6]_i_23_n_0\ : STD_LOGIC;
  signal \ldata[6]_i_24_n_0\ : STD_LOGIC;
  signal \ldata[6]_i_25_n_0\ : STD_LOGIC;
  signal \ldata[6]_i_26_n_0\ : STD_LOGIC;
  signal \ldata[6]_i_27_n_0\ : STD_LOGIC;
  signal \ldata[6]_i_28_n_0\ : STD_LOGIC;
  signal \ldata[6]_i_29_n_0\ : STD_LOGIC;
  signal \ldata[6]_i_2_n_0\ : STD_LOGIC;
  signal \ldata[6]_i_30_n_0\ : STD_LOGIC;
  signal \ldata[6]_i_31_n_0\ : STD_LOGIC;
  signal \ldata[6]_i_32_n_0\ : STD_LOGIC;
  signal \ldata[6]_i_33_n_0\ : STD_LOGIC;
  signal \ldata[6]_i_34_n_0\ : STD_LOGIC;
  signal \ldata[6]_i_35_n_0\ : STD_LOGIC;
  signal \ldata[6]_i_36_n_0\ : STD_LOGIC;
  signal \ldata[6]_i_3_n_0\ : STD_LOGIC;
  signal \ldata[6]_i_4_n_0\ : STD_LOGIC;
  signal \ldata[6]_i_6_n_0\ : STD_LOGIC;
  signal \ldata[6]_i_7_n_0\ : STD_LOGIC;
  signal \ldata[6]_i_8_n_0\ : STD_LOGIC;
  signal \ldata[6]_i_9_n_0\ : STD_LOGIC;
  signal \ldata[7]_i_2_n_0\ : STD_LOGIC;
  signal \ldata_reg[6]_i_15_n_0\ : STD_LOGIC;
  signal \ldata_reg[6]_i_16_n_0\ : STD_LOGIC;
  signal \ldata_reg[6]_i_17_n_0\ : STD_LOGIC;
  signal \ldata_reg[6]_i_19_n_0\ : STD_LOGIC;
  signal \ldata_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \ldata_reg_n_0_[0]\ : STD_LOGIC;
  signal \ldata_reg_n_0_[1]\ : STD_LOGIC;
  signal \ldata_reg_n_0_[2]\ : STD_LOGIC;
  signal \ldata_reg_n_0_[3]\ : STD_LOGIC;
  signal \ldata_reg_n_0_[4]\ : STD_LOGIC;
  signal \ldata_reg_n_0_[5]\ : STD_LOGIC;
  signal \ldata_reg_n_0_[6]\ : STD_LOGIC;
  signal \mgmt_gpio_data[37]_i_2_n_0\ : STD_LOGIC;
  signal \mgmt_gpio_data[37]_i_3_n_0\ : STD_LOGIC;
  signal \mgmt_gpio_data[37]_i_4_n_0\ : STD_LOGIC;
  signal \mgmt_gpio_data[37]_i_5_n_0\ : STD_LOGIC;
  signal \mgmt_gpio_data_buf[15]_i_2_n_0\ : STD_LOGIC;
  signal \mgmt_gpio_data_buf[23]_i_2_n_0\ : STD_LOGIC;
  signal \mgmt_gpio_data_buf[7]_i_2_n_0\ : STD_LOGIC;
  signal \mprj_o[1]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal p_0_in0 : STD_LOGIC;
  signal pass_thru_mgmt : STD_LOGIC;
  signal pass_thru_mgmt_delay_i_1_n_0 : STD_LOGIC;
  signal \^pass_thru_mgmt_delay_reg_0\ : STD_LOGIC;
  signal pass_thru_mgmt_i_1_n_0 : STD_LOGIC;
  signal \^pass_thru_user\ : STD_LOGIC;
  signal pass_thru_user_delay : STD_LOGIC;
  signal \^pass_thru_user_delay__0\ : STD_LOGIC;
  signal pass_thru_user_delay_i_1_n_0 : STD_LOGIC;
  signal pass_thru_user_i_1_n_0 : STD_LOGIC;
  signal pll_bypass_i_2_n_0 : STD_LOGIC;
  signal pll_bypass_i_3_n_0 : STD_LOGIC;
  signal \pll_div[4]_i_2_n_0\ : STD_LOGIC;
  signal pll_ena_i_2_n_0 : STD_LOGIC;
  signal pll_ena_i_3_n_0 : STD_LOGIC;
  signal \pll_sel[2]_i_2_n_0\ : STD_LOGIC;
  signal \pll_sel[2]_i_3_n_0\ : STD_LOGIC;
  signal \pll_trim[15]_i_2_n_0\ : STD_LOGIC;
  signal \pll_trim[23]_i_2_n_0\ : STD_LOGIC;
  signal \pll_trim[25]_i_2_n_0\ : STD_LOGIC;
  signal \pll_trim[25]_i_3_n_0\ : STD_LOGIC;
  signal \pll_trim[7]_i_2_n_0\ : STD_LOGIC;
  signal pre_pass_thru_mgmt_i_1_n_0 : STD_LOGIC;
  signal \^pre_pass_thru_mgmt_reg_0\ : STD_LOGIC;
  signal pre_pass_thru_user : STD_LOGIC;
  signal pre_pass_thru_user_i_1_n_0 : STD_LOGIC;
  signal pre_pass_thru_user_reg_n_0 : STD_LOGIC;
  signal \predata[6]_i_1_n_0\ : STD_LOGIC;
  signal rdstb : STD_LOGIC;
  signal rdstb_i_1_n_0 : STD_LOGIC;
  signal rdstb_i_2_n_0 : STD_LOGIC;
  signal rdstb_i_3_n_0 : STD_LOGIC;
  signal readmode_i_1_n_0 : STD_LOGIC;
  signal readmode_reg_n_0 : STD_LOGIC;
  signal reset_reg : STD_LOGIC;
  signal sdo : STD_LOGIC;
  signal sdo_enb : STD_LOGIC;
  signal sdoenb_i_1_n_0 : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^serial_bb_data_2_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal serial_xfer_i_2_n_0 : STD_LOGIC;
  signal \wb_dat_o[10]_i_13_n_0\ : STD_LOGIC;
  signal \wb_dat_o[10]_i_14_n_0\ : STD_LOGIC;
  signal \wb_dat_o[10]_i_15_n_0\ : STD_LOGIC;
  signal \wb_dat_o[10]_i_16_n_0\ : STD_LOGIC;
  signal \wb_dat_o[10]_i_17_n_0\ : STD_LOGIC;
  signal \wb_dat_o[10]_i_20_n_0\ : STD_LOGIC;
  signal \wb_dat_o[10]_i_27_n_0\ : STD_LOGIC;
  signal \wb_dat_o[10]_i_28_n_0\ : STD_LOGIC;
  signal \wb_dat_o[10]_i_29_n_0\ : STD_LOGIC;
  signal \wb_dat_o[10]_i_30_n_0\ : STD_LOGIC;
  signal \wb_dat_o[10]_i_31_n_0\ : STD_LOGIC;
  signal \wb_dat_o[10]_i_32_n_0\ : STD_LOGIC;
  signal \wb_dat_o[10]_i_33_n_0\ : STD_LOGIC;
  signal \wb_dat_o[10]_i_34_n_0\ : STD_LOGIC;
  signal \wb_dat_o[10]_i_35_n_0\ : STD_LOGIC;
  signal \wb_dat_o[10]_i_36_n_0\ : STD_LOGIC;
  signal \wb_dat_o[10]_i_37_n_0\ : STD_LOGIC;
  signal \wb_dat_o[10]_i_38_n_0\ : STD_LOGIC;
  signal \wb_dat_o[10]_i_39_n_0\ : STD_LOGIC;
  signal \wb_dat_o[10]_i_3_n_0\ : STD_LOGIC;
  signal \wb_dat_o[10]_i_40_n_0\ : STD_LOGIC;
  signal \wb_dat_o[10]_i_41_n_0\ : STD_LOGIC;
  signal \wb_dat_o[10]_i_42_n_0\ : STD_LOGIC;
  signal \wb_dat_o[10]_i_43_n_0\ : STD_LOGIC;
  signal \wb_dat_o[10]_i_4_n_0\ : STD_LOGIC;
  signal \wb_dat_o[10]_i_8_n_0\ : STD_LOGIC;
  signal \wb_dat_o[10]_i_9_n_0\ : STD_LOGIC;
  signal \wb_dat_o[11]_i_10_n_0\ : STD_LOGIC;
  signal \wb_dat_o[11]_i_11_n_0\ : STD_LOGIC;
  signal \wb_dat_o[11]_i_12_n_0\ : STD_LOGIC;
  signal \wb_dat_o[11]_i_13_n_0\ : STD_LOGIC;
  signal \wb_dat_o[11]_i_14_n_0\ : STD_LOGIC;
  signal \wb_dat_o[11]_i_15_n_0\ : STD_LOGIC;
  signal \wb_dat_o[11]_i_20_n_0\ : STD_LOGIC;
  signal \wb_dat_o[11]_i_25_n_0\ : STD_LOGIC;
  signal \wb_dat_o[11]_i_26_n_0\ : STD_LOGIC;
  signal \wb_dat_o[11]_i_27_n_0\ : STD_LOGIC;
  signal \wb_dat_o[11]_i_28_n_0\ : STD_LOGIC;
  signal \wb_dat_o[11]_i_29_n_0\ : STD_LOGIC;
  signal \wb_dat_o[11]_i_30_n_0\ : STD_LOGIC;
  signal \wb_dat_o[11]_i_31_n_0\ : STD_LOGIC;
  signal \wb_dat_o[11]_i_32_n_0\ : STD_LOGIC;
  signal \wb_dat_o[11]_i_33_n_0\ : STD_LOGIC;
  signal \wb_dat_o[11]_i_34_n_0\ : STD_LOGIC;
  signal \wb_dat_o[11]_i_35_n_0\ : STD_LOGIC;
  signal \wb_dat_o[11]_i_36_n_0\ : STD_LOGIC;
  signal \wb_dat_o[11]_i_37_n_0\ : STD_LOGIC;
  signal \wb_dat_o[11]_i_38_n_0\ : STD_LOGIC;
  signal \wb_dat_o[11]_i_39_n_0\ : STD_LOGIC;
  signal \wb_dat_o[11]_i_3_n_0\ : STD_LOGIC;
  signal \wb_dat_o[11]_i_40_n_0\ : STD_LOGIC;
  signal \wb_dat_o[11]_i_8_n_0\ : STD_LOGIC;
  signal \wb_dat_o[11]_i_9_n_0\ : STD_LOGIC;
  signal \wb_dat_o[28]_i_10_n_0\ : STD_LOGIC;
  signal \wb_dat_o[28]_i_11_n_0\ : STD_LOGIC;
  signal \wb_dat_o[28]_i_12_n_0\ : STD_LOGIC;
  signal \wb_dat_o[28]_i_13_n_0\ : STD_LOGIC;
  signal \wb_dat_o[28]_i_18_n_0\ : STD_LOGIC;
  signal \wb_dat_o[28]_i_20_n_0\ : STD_LOGIC;
  signal \wb_dat_o[28]_i_21_n_0\ : STD_LOGIC;
  signal \wb_dat_o[28]_i_22_n_0\ : STD_LOGIC;
  signal \wb_dat_o[28]_i_23_n_0\ : STD_LOGIC;
  signal \wb_dat_o[28]_i_24_n_0\ : STD_LOGIC;
  signal \wb_dat_o[28]_i_25_n_0\ : STD_LOGIC;
  signal \wb_dat_o[28]_i_26_n_0\ : STD_LOGIC;
  signal \wb_dat_o[28]_i_27_n_0\ : STD_LOGIC;
  signal \wb_dat_o[28]_i_28_n_0\ : STD_LOGIC;
  signal \wb_dat_o[28]_i_33_n_0\ : STD_LOGIC;
  signal \wb_dat_o[28]_i_34_n_0\ : STD_LOGIC;
  signal \wb_dat_o[28]_i_35_n_0\ : STD_LOGIC;
  signal \wb_dat_o[28]_i_36_n_0\ : STD_LOGIC;
  signal \wb_dat_o[28]_i_37_n_0\ : STD_LOGIC;
  signal \wb_dat_o[28]_i_38_n_0\ : STD_LOGIC;
  signal \wb_dat_o[28]_i_39_n_0\ : STD_LOGIC;
  signal \wb_dat_o[28]_i_3_n_0\ : STD_LOGIC;
  signal \wb_dat_o[28]_i_40_n_0\ : STD_LOGIC;
  signal \wb_dat_o[28]_i_6_n_0\ : STD_LOGIC;
  signal \wb_dat_o[28]_i_7_n_0\ : STD_LOGIC;
  signal \wb_dat_o[28]_i_8_n_0\ : STD_LOGIC;
  signal \wb_dat_o[28]_i_9_n_0\ : STD_LOGIC;
  signal \wb_dat_o[29]_i_10_n_0\ : STD_LOGIC;
  signal \wb_dat_o[29]_i_11_n_0\ : STD_LOGIC;
  signal \wb_dat_o[29]_i_12_n_0\ : STD_LOGIC;
  signal \wb_dat_o[29]_i_13_n_0\ : STD_LOGIC;
  signal \wb_dat_o[29]_i_15_n_0\ : STD_LOGIC;
  signal \wb_dat_o[29]_i_16_n_0\ : STD_LOGIC;
  signal \wb_dat_o[29]_i_17_n_0\ : STD_LOGIC;
  signal \wb_dat_o[29]_i_18_n_0\ : STD_LOGIC;
  signal \wb_dat_o[29]_i_19_n_0\ : STD_LOGIC;
  signal \wb_dat_o[29]_i_20_n_0\ : STD_LOGIC;
  signal \wb_dat_o[29]_i_21_n_0\ : STD_LOGIC;
  signal \wb_dat_o[29]_i_22_n_0\ : STD_LOGIC;
  signal \wb_dat_o[29]_i_23_n_0\ : STD_LOGIC;
  signal \wb_dat_o[29]_i_24_n_0\ : STD_LOGIC;
  signal \wb_dat_o[29]_i_25_n_0\ : STD_LOGIC;
  signal \wb_dat_o[29]_i_26_n_0\ : STD_LOGIC;
  signal \wb_dat_o[29]_i_27_n_0\ : STD_LOGIC;
  signal \wb_dat_o[29]_i_28_n_0\ : STD_LOGIC;
  signal \wb_dat_o[29]_i_29_n_0\ : STD_LOGIC;
  signal \wb_dat_o[29]_i_30_n_0\ : STD_LOGIC;
  signal \wb_dat_o[29]_i_31_n_0\ : STD_LOGIC;
  signal \wb_dat_o[29]_i_5_n_0\ : STD_LOGIC;
  signal \wb_dat_o[29]_i_6_n_0\ : STD_LOGIC;
  signal \wb_dat_o[29]_i_7_n_0\ : STD_LOGIC;
  signal \wb_dat_o[29]_i_8_n_0\ : STD_LOGIC;
  signal \wb_dat_o[29]_i_9_n_0\ : STD_LOGIC;
  signal \wb_dat_o[31]_i_10_n_0\ : STD_LOGIC;
  signal \wb_dat_o[31]_i_11_n_0\ : STD_LOGIC;
  signal \wb_dat_o[31]_i_12_n_0\ : STD_LOGIC;
  signal \wb_dat_o[31]_i_13_n_0\ : STD_LOGIC;
  signal \wb_dat_o[31]_i_14_n_0\ : STD_LOGIC;
  signal \wb_dat_o[31]_i_15_n_0\ : STD_LOGIC;
  signal \wb_dat_o[31]_i_16_n_0\ : STD_LOGIC;
  signal \wb_dat_o[31]_i_17_n_0\ : STD_LOGIC;
  signal \wb_dat_o[31]_i_18_n_0\ : STD_LOGIC;
  signal \wb_dat_o[31]_i_19_n_0\ : STD_LOGIC;
  signal \wb_dat_o[31]_i_20_n_0\ : STD_LOGIC;
  signal \wb_dat_o[31]_i_21_n_0\ : STD_LOGIC;
  signal \wb_dat_o[31]_i_22_n_0\ : STD_LOGIC;
  signal \wb_dat_o[31]_i_23_n_0\ : STD_LOGIC;
  signal \wb_dat_o[31]_i_24_n_0\ : STD_LOGIC;
  signal \wb_dat_o[31]_i_25_n_0\ : STD_LOGIC;
  signal \wb_dat_o[31]_i_26_n_0\ : STD_LOGIC;
  signal \wb_dat_o[31]_i_27_n_0\ : STD_LOGIC;
  signal \wb_dat_o[31]_i_28_n_0\ : STD_LOGIC;
  signal \wb_dat_o[31]_i_29_n_0\ : STD_LOGIC;
  signal \wb_dat_o[31]_i_30_n_0\ : STD_LOGIC;
  signal \wb_dat_o[31]_i_31_n_0\ : STD_LOGIC;
  signal \wb_dat_o[31]_i_4_n_0\ : STD_LOGIC;
  signal \wb_dat_o[31]_i_6_n_0\ : STD_LOGIC;
  signal \wb_dat_o[31]_i_8_n_0\ : STD_LOGIC;
  signal \wb_dat_o[31]_i_9_n_0\ : STD_LOGIC;
  signal \wb_dat_o[8]_i_13_n_0\ : STD_LOGIC;
  signal \wb_dat_o[8]_i_14_n_0\ : STD_LOGIC;
  signal \wb_dat_o[8]_i_15_n_0\ : STD_LOGIC;
  signal \wb_dat_o[8]_i_16_n_0\ : STD_LOGIC;
  signal \wb_dat_o[8]_i_17_n_0\ : STD_LOGIC;
  signal \wb_dat_o[8]_i_20_n_0\ : STD_LOGIC;
  signal \wb_dat_o[8]_i_27_n_0\ : STD_LOGIC;
  signal \wb_dat_o[8]_i_28_n_0\ : STD_LOGIC;
  signal \wb_dat_o[8]_i_29_n_0\ : STD_LOGIC;
  signal \wb_dat_o[8]_i_30_n_0\ : STD_LOGIC;
  signal \wb_dat_o[8]_i_31_n_0\ : STD_LOGIC;
  signal \wb_dat_o[8]_i_32_n_0\ : STD_LOGIC;
  signal \wb_dat_o[8]_i_33_n_0\ : STD_LOGIC;
  signal \wb_dat_o[8]_i_34_n_0\ : STD_LOGIC;
  signal \wb_dat_o[8]_i_35_n_0\ : STD_LOGIC;
  signal \wb_dat_o[8]_i_36_n_0\ : STD_LOGIC;
  signal \wb_dat_o[8]_i_37_n_0\ : STD_LOGIC;
  signal \wb_dat_o[8]_i_38_n_0\ : STD_LOGIC;
  signal \wb_dat_o[8]_i_39_n_0\ : STD_LOGIC;
  signal \wb_dat_o[8]_i_3_n_0\ : STD_LOGIC;
  signal \wb_dat_o[8]_i_40_n_0\ : STD_LOGIC;
  signal \wb_dat_o[8]_i_41_n_0\ : STD_LOGIC;
  signal \wb_dat_o[8]_i_42_n_0\ : STD_LOGIC;
  signal \wb_dat_o[8]_i_43_n_0\ : STD_LOGIC;
  signal \wb_dat_o[8]_i_44_n_0\ : STD_LOGIC;
  signal \wb_dat_o[8]_i_4_n_0\ : STD_LOGIC;
  signal \wb_dat_o[8]_i_8_n_0\ : STD_LOGIC;
  signal \wb_dat_o[8]_i_9_n_0\ : STD_LOGIC;
  signal \wb_dat_o[9]_i_13_n_0\ : STD_LOGIC;
  signal \wb_dat_o[9]_i_14_n_0\ : STD_LOGIC;
  signal \wb_dat_o[9]_i_15_n_0\ : STD_LOGIC;
  signal \wb_dat_o[9]_i_16_n_0\ : STD_LOGIC;
  signal \wb_dat_o[9]_i_17_n_0\ : STD_LOGIC;
  signal \wb_dat_o[9]_i_20_n_0\ : STD_LOGIC;
  signal \wb_dat_o[9]_i_27_n_0\ : STD_LOGIC;
  signal \wb_dat_o[9]_i_28_n_0\ : STD_LOGIC;
  signal \wb_dat_o[9]_i_29_n_0\ : STD_LOGIC;
  signal \wb_dat_o[9]_i_30_n_0\ : STD_LOGIC;
  signal \wb_dat_o[9]_i_31_n_0\ : STD_LOGIC;
  signal \wb_dat_o[9]_i_32_n_0\ : STD_LOGIC;
  signal \wb_dat_o[9]_i_33_n_0\ : STD_LOGIC;
  signal \wb_dat_o[9]_i_34_n_0\ : STD_LOGIC;
  signal \wb_dat_o[9]_i_35_n_0\ : STD_LOGIC;
  signal \wb_dat_o[9]_i_36_n_0\ : STD_LOGIC;
  signal \wb_dat_o[9]_i_37_n_0\ : STD_LOGIC;
  signal \wb_dat_o[9]_i_38_n_0\ : STD_LOGIC;
  signal \wb_dat_o[9]_i_39_n_0\ : STD_LOGIC;
  signal \wb_dat_o[9]_i_3_n_0\ : STD_LOGIC;
  signal \wb_dat_o[9]_i_40_n_0\ : STD_LOGIC;
  signal \wb_dat_o[9]_i_41_n_0\ : STD_LOGIC;
  signal \wb_dat_o[9]_i_42_n_0\ : STD_LOGIC;
  signal \wb_dat_o[9]_i_43_n_0\ : STD_LOGIC;
  signal \wb_dat_o[9]_i_4_n_0\ : STD_LOGIC;
  signal \wb_dat_o[9]_i_8_n_0\ : STD_LOGIC;
  signal \wb_dat_o[9]_i_9_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[10]_i_11_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[10]_i_12_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[10]_i_18_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[10]_i_19_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[10]_i_21_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[10]_i_22_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[10]_i_23_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[10]_i_24_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[10]_i_25_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[10]_i_26_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[10]_i_6_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[10]_i_7_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[11]_i_16_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[11]_i_17_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[11]_i_18_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[11]_i_19_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[11]_i_21_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[11]_i_22_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[11]_i_23_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[11]_i_24_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[28]_i_14_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[28]_i_15_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[28]_i_16_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[28]_i_17_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[28]_i_19_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[28]_i_29_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[28]_i_30_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[28]_i_31_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[28]_i_32_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[28]_i_4_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[28]_i_5_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[29]_i_14_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[29]_i_3_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[29]_i_4_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[31]_i_5_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[31]_i_7_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[8]_i_10_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[8]_i_11_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[8]_i_12_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[8]_i_18_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[8]_i_19_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[8]_i_21_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[8]_i_22_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[8]_i_23_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[8]_i_24_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[8]_i_25_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[8]_i_26_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[9]_i_10_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[9]_i_11_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[9]_i_12_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[9]_i_18_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[9]_i_19_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[9]_i_21_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[9]_i_22_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[9]_i_23_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[9]_i_24_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[9]_i_25_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[9]_i_26_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \wb_dat_o_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \^wbbd_addr_reg[5]\ : STD_LOGIC;
  signal \^wbbd_busy_reg\ : STD_LOGIC;
  signal \^wbbd_busy_reg_27\ : STD_LOGIC;
  signal \^wbbd_busy_reg_28\ : STD_LOGIC;
  signal \^wbbd_busy_reg_29\ : STD_LOGIC;
  signal \^wbbd_busy_reg_30\ : STD_LOGIC;
  signal \^wbbd_busy_reg_31\ : STD_LOGIC;
  signal writemode_i_1_n_0 : STD_LOGIC;
  signal writemode_reg_n_0 : STD_LOGIC;
  signal wrstb : STD_LOGIC;
  signal wrstb_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \FSM_onehot_state[4]_i_3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \FSM_onehot_state[4]_i_4\ : label is "soft_lutpair48";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "iSTATE:10000,iSTATE0:00001,iSTATE1:00010,iSTATE2:01000,iSTATE3:00100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "iSTATE:10000,iSTATE0:00001,iSTATE1:00010,iSTATE2:01000,iSTATE3:00100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "iSTATE:10000,iSTATE0:00001,iSTATE1:00010,iSTATE2:01000,iSTATE3:00100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "iSTATE:10000,iSTATE0:00001,iSTATE1:00010,iSTATE2:01000,iSTATE3:00100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "iSTATE:10000,iSTATE0:00001,iSTATE1:00010,iSTATE2:01000,iSTATE3:00100";
  attribute SOFT_HLUTNM of \addr[0]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \addr[2]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \addr[3]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \addr[6]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \addr[7]_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of clk2_output_dest_i_3 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \count[0]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \fixed[1]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \fixed[2]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \fixed[2]_i_3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \fixed[2]_i_4\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of flash_clk_INST_0 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of flash_io0_INST_0_i_1 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \gpio_configure[11][7]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \gpio_configure[14][12]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \gpio_configure[15][7]_i_3\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \gpio_configure[19][7]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \gpio_configure[20][12]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \gpio_configure[22][12]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \gpio_configure[24][7]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \gpio_configure[26][12]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \gpio_configure[27][12]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \gpio_configure[27][7]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \gpio_configure[29][12]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \gpio_configure[29][7]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \gpio_configure[31][12]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \gpio_configure[31][7]_i_3\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \gpio_configure[3][10]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \gpio_configure[3][11]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \gpio_configure[3][12]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \gpio_configure[3][5]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \gpio_configure[3][6]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \gpio_configure[3][7]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \gpio_configure[3][7]_i_5\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \gpio_configure[3][9]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gpio_configure[5][12]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of irq_1_inputsrc_i_3 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \ldata[0]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \ldata[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ldata[2]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ldata[4]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ldata[5]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ldata[6]_i_14\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \ldata[6]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ldata[7]_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \mgmt_gpio_data[10]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \mgmt_gpio_data[11]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \mgmt_gpio_data[12]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \mgmt_gpio_data[13]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \mgmt_gpio_data[14]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \mgmt_gpio_data[15]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \mgmt_gpio_data[31]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \mgmt_gpio_data[37]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \mgmt_gpio_data[37]_i_3\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \mgmt_gpio_data[37]_i_4\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \mgmt_gpio_data[37]_i_5\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \mgmt_gpio_data[9]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \mgmt_gpio_data_buf[15]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \mgmt_gpio_data_buf[23]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \mgmt_gpio_data_buf[7]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_dq_i[1]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \mprj_o[1]_INST_0_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of pass_thru_mgmt_i_1 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \pll_div[4]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \pll_sel[2]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \pll_trim[23]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \pll_trim[25]_i_3\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of rdstb_i_2 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of serial_bb_enable_i_1 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \shift_register[0]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \shift_register[0]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \wb_dat_o[0]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \wb_dat_o[10]_i_20\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \wb_dat_o[10]_i_27\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \wb_dat_o[15]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \wb_dat_o[1]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \wb_dat_o[23]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \wb_dat_o[24]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \wb_dat_o[25]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \wb_dat_o[26]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \wb_dat_o[27]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \wb_dat_o[2]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \wb_dat_o[30]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \wb_dat_o[31]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \wb_dat_o[31]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \wb_dat_o[3]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \wb_dat_o[4]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \wb_dat_o[5]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \wb_dat_o[6]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \wb_dat_o[7]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \wb_dat_o[8]_i_45\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \wb_dat_o[8]_i_8\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \wb_dat_o[9]_i_8\ : label is "soft_lutpair36";
begin
  D(0) <= \^d\(0);
  \FSM_onehot_wbbd_state_reg[2]\ <= \^fsm_onehot_wbbd_state_reg[2]\;
  \FSM_onehot_wbbd_state_reg[4]\ <= \^fsm_onehot_wbbd_state_reg[4]\;
  \FSM_onehot_wbbd_state_reg[6]\ <= \^fsm_onehot_wbbd_state_reg[6]\;
  \FSM_onehot_wbbd_state_reg[8]\ <= \^fsm_onehot_wbbd_state_reg[8]\;
  pass_thru_mgmt_delay_reg_0 <= \^pass_thru_mgmt_delay_reg_0\;
  pass_thru_user <= \^pass_thru_user\;
  \pass_thru_user_delay__0\ <= \^pass_thru_user_delay__0\;
  pre_pass_thru_mgmt_reg_0 <= \^pre_pass_thru_mgmt_reg_0\;
  serial_bb_data_2_reg(0) <= \^serial_bb_data_2_reg\(0);
  \wbbd_addr_reg[5]\ <= \^wbbd_addr_reg[5]\;
  wbbd_busy_reg <= \^wbbd_busy_reg\;
  wbbd_busy_reg_27 <= \^wbbd_busy_reg_27\;
  wbbd_busy_reg_28 <= \^wbbd_busy_reg_28\;
  wbbd_busy_reg_29 <= \^wbbd_busy_reg_29\;
  wbbd_busy_reg_30 <= \^wbbd_busy_reg_30\;
  wbbd_busy_reg_31 <= \^wbbd_busy_reg_31\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \^pre_pass_thru_mgmt_reg_0\,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \^pre_pass_thru_mgmt_reg_0\,
      I2 => pre_pass_thru_user_reg_n_0,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => pre_pass_thru_user_reg_n_0,
      I2 => \^pre_pass_thru_mgmt_reg_0\,
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => pass_thru_user_delay,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_state[4]_i_4_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[4]\,
      I4 => \FSM_onehot_state[4]_i_5_n_0\,
      O => \FSM_onehot_state[4]_i_1_n_0\
    );
\FSM_onehot_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => hkspi_disable_reg_0,
      I1 => \wb_dat_o_reg[28]_i_29_0\(3),
      I2 => mprj_i(3),
      I3 => resetb,
      O => \FSM_onehot_state[4]_i_2_n_0\
    );
\FSM_onehot_state[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_0_in0,
      I1 => \count_reg_n_0_[0]\,
      I2 => \count_reg_n_0_[2]\,
      O => pass_thru_user_delay
    );
\FSM_onehot_state[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \count_reg_n_0_[2]\,
      I2 => p_0_in0,
      I3 => \count_reg_n_0_[0]\,
      O => \FSM_onehot_state[4]_i_4_n_0\
    );
\FSM_onehot_state[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \fixed_reg_n_0_[2]\,
      I1 => p_0_in0,
      I2 => \fixed_reg_n_0_[1]\,
      I3 => \count_reg_n_0_[2]\,
      I4 => \fixed_reg_n_0_[0]\,
      I5 => \count_reg_n_0_[0]\,
      O => \FSM_onehot_state[4]_i_5_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => mprj_i(4),
      CE => \FSM_onehot_state[4]_i_1_n_0\,
      D => \FSM_onehot_state[0]_i_1_n_0\,
      PRE => \FSM_onehot_state[4]_i_2_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mprj_i(4),
      CE => \FSM_onehot_state[4]_i_1_n_0\,
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[1]\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mprj_i(4),
      CE => \FSM_onehot_state[4]_i_1_n_0\,
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[2]\
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mprj_i(4),
      CE => \FSM_onehot_state[4]_i_1_n_0\,
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => \FSM_onehot_state[3]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mprj_i(4),
      CE => \FSM_onehot_state[4]_i_1_n_0\,
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => \FSM_onehot_state_reg_n_0_[3]\,
      Q => \FSM_onehot_state_reg_n_0_[4]\
    );
\FSM_onehot_wbbd_state[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEEA"
    )
        port map (
      I0 => \FSM_onehot_wbbd_state_reg[0]_11\,
      I1 => \FSM_onehot_wbbd_state_reg[0]_12\,
      I2 => \FSM_onehot_wbbd_state[9]_i_4_n_0\,
      I3 => \FSM_onehot_wbbd_state_reg[0]_13\,
      I4 => Q(6),
      I5 => Q(5),
      O => \FSM_onehot_wbbd_state_reg[8]_0\(0)
    );
\FSM_onehot_wbbd_state[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFAB"
    )
        port map (
      I0 => Q(7),
      I1 => rdstb,
      I2 => wrstb,
      I3 => hkspi_disable_reg_0,
      I4 => \wb_dat_o_reg[28]_i_29_0\(3),
      I5 => mprj_i(3),
      O => \FSM_onehot_wbbd_state[9]_i_4_n_0\
    );
\addr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => mprj_i(2),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => in10(1),
      O => addr(0)
    );
\addr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => in10(1),
      I2 => in10(2),
      O => addr(1)
    );
\addr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B5E0"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => in10(1),
      I2 => in10(2),
      I3 => in10(3),
      O => addr(2)
    );
\addr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF55EA00"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => in10(2),
      I2 => in10(1),
      I3 => in10(3),
      I4 => in10(4),
      O => addr(3)
    );
\addr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF5555EAAA0000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => in10(3),
      I2 => in10(1),
      I3 => in10(2),
      I4 => in10(4),
      I5 => in10(5),
      O => addr(4)
    );
\addr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => in10(5),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => \addr[5]_i_2_n_0\,
      I3 => in10(6),
      O => addr(5)
    );
\addr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => in10(5),
      I1 => in10(3),
      I2 => in10(1),
      I3 => in10(2),
      I4 => in10(4),
      O => \addr[5]_i_2_n_0\
    );
\addr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => in10(6),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => \addr[7]_i_3_n_0\,
      I3 => in10(7),
      O => addr(6)
    );
\addr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBAAAAAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \fixed_reg_n_0_[0]\,
      I2 => \fixed_reg_n_0_[2]\,
      I3 => \fixed_reg_n_0_[1]\,
      I4 => pass_thru_user_delay,
      I5 => \FSM_onehot_state_reg_n_0_[4]\,
      O => \addr[7]_i_1_n_0\
    );
\addr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B5E0"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \addr[7]_i_3_n_0\,
      I2 => in10(7),
      I3 => \addr_reg_n_0_[7]\,
      O => addr(7)
    );
\addr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => in10(6),
      I1 => in10(4),
      I2 => in10(2),
      I3 => in10(1),
      I4 => in10(3),
      I5 => in10(5),
      O => \addr[7]_i_3_n_0\
    );
\addr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_i(4),
      CE => \addr[7]_i_1_n_0\,
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => addr(0),
      Q => in10(1)
    );
\addr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_i(4),
      CE => \addr[7]_i_1_n_0\,
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => addr(1),
      Q => in10(2)
    );
\addr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_i(4),
      CE => \addr[7]_i_1_n_0\,
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => addr(2),
      Q => in10(3)
    );
\addr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_i(4),
      CE => \addr[7]_i_1_n_0\,
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => addr(3),
      Q => in10(4)
    );
\addr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_i(4),
      CE => \addr[7]_i_1_n_0\,
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => addr(4),
      Q => in10(5)
    );
\addr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_i(4),
      CE => \addr[7]_i_1_n_0\,
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => addr(5),
      Q => in10(6)
    );
\addr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_i(4),
      CE => \addr[7]_i_1_n_0\,
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => addr(6),
      Q => in10(7)
    );
\addr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_i(4),
      CE => \addr[7]_i_1_n_0\,
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => addr(7),
      Q => \addr_reg_n_0_[7]\
    );
clk1_output_dest_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[15]\(2),
      I1 => idata(2),
      I2 => irq_spi_reg,
      I3 => clk2_output_dest_i_2_n_0,
      I4 => p_45_in(1),
      O => \wbbd_data_reg[2]\
    );
clk2_output_dest_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[15]\(1),
      I1 => idata(1),
      I2 => irq_spi_reg,
      I3 => clk2_output_dest_i_2_n_0,
      I4 => p_45_in(0),
      O => \wbbd_data_reg[1]_0\
    );
clk2_output_dest_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => cwstb,
      I1 => sel0(6),
      I2 => sel0(2),
      I3 => sel0(5),
      I4 => clk2_output_dest_i_3_n_0,
      I5 => \ldata[6]_i_6_n_0\,
      O => clk2_output_dest_i_2_n_0
    );
clk2_output_dest_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(4),
      I2 => sel0(0),
      I3 => sel0(1),
      O => clk2_output_dest_i_3_n_0
    );
\count[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => \count_reg_n_0_[0]\,
      O => \count[0]_i_1__0_n_0\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5557AAA8"
    )
        port map (
      I0 => \count_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[4]\,
      I4 => p_0_in0,
      O => \count[1]_i_1_n_0\
    );
\count[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777F88888880"
    )
        port map (
      I0 => p_0_in0,
      I1 => \count_reg_n_0_[0]\,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => \FSM_onehot_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \count_reg_n_0_[2]\,
      O => \count[2]_i_1_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_i(4),
      CE => '1',
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => \count[0]_i_1__0_n_0\,
      Q => \count_reg_n_0_[0]\
    );
\count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_i(4),
      CE => '1',
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => \count[1]_i_1_n_0\,
      Q => p_0_in0
    );
\count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_i(4),
      CE => '1',
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => \count[2]_i_1_n_0\,
      Q => \count_reg_n_0_[2]\
    );
\fixed[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FB0"
    )
        port map (
      I0 => mprj_i(2),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \fixed[2]_i_2_n_0\,
      I3 => \fixed_reg_n_0_[0]\,
      O => \fixed[0]_i_1_n_0\
    );
\fixed[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF90"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \fixed_reg_n_0_[0]\,
      I2 => \fixed[2]_i_2_n_0\,
      I3 => \fixed_reg_n_0_[1]\,
      O => \fixed[1]_i_1_n_0\
    );
\fixed[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCFF8900"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \fixed_reg_n_0_[1]\,
      I2 => \fixed_reg_n_0_[0]\,
      I3 => \fixed[2]_i_2_n_0\,
      I4 => \fixed_reg_n_0_[2]\,
      O => \fixed[2]_i_1_n_0\
    );
\fixed[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808080808F808080"
    )
        port map (
      I0 => \fixed[2]_i_3_n_0\,
      I1 => \fixed[2]_i_4_n_0\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \fixed[2]_i_5_n_0\,
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \fixed[2]_i_2_n_0\
    );
\fixed[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \count_reg_n_0_[2]\,
      I1 => p_0_in0,
      O => \fixed[2]_i_3_n_0\
    );
\fixed[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \count_reg_n_0_[0]\,
      I1 => p_0_in0,
      I2 => \count_reg_n_0_[2]\,
      O => \fixed[2]_i_4_n_0\
    );
\fixed[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => \fixed_reg_n_0_[1]\,
      I1 => \fixed_reg_n_0_[2]\,
      I2 => \count_reg_n_0_[2]\,
      I3 => \count_reg_n_0_[0]\,
      I4 => p_0_in0,
      O => \fixed[2]_i_5_n_0\
    );
\fixed_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_i(4),
      CE => '1',
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => \fixed[0]_i_1_n_0\,
      Q => \fixed_reg_n_0_[0]\
    );
\fixed_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_i(4),
      CE => '1',
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => \fixed[1]_i_1_n_0\,
      Q => \fixed_reg_n_0_[1]\
    );
\fixed_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_i(4),
      CE => '1',
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => \fixed[2]_i_1_n_0\,
      Q => \fixed_reg_n_0_[2]\
    );
flash_clk_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mprj_i(4),
      I1 => pass_thru_mgmt,
      I2 => flash_clk_0,
      O => flash_clk
    );
flash_io0_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => flash_io0_do,
      I1 => flash_io0_INST_0_i_2_n_0,
      O => flash_io0
    );
flash_io0_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mprj_i(2),
      I1 => \^pass_thru_mgmt_delay_reg_0\,
      I2 => flash_io0_0,
      O => flash_io0_do
    );
flash_io0_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^pass_thru_mgmt_delay_reg_0\,
      I1 => flash_io0_oeb,
      O => flash_io0_INST_0_i_2_n_0
    );
\gpio_configure[0][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => \gpio_configure[31][7]_i_2_n_0\,
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => \gpio_configure[16][12]_i_2_n_0\,
      I5 => \gpio_configure[31][7]_i_3_n_0\,
      O => wbbd_busy_reg_18(1)
    );
\gpio_configure[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => \gpio_configure[31][7]_i_2_n_0\,
      I2 => \gpio_configure[0][7]_i_2_n_0\,
      I3 => sel0(6),
      I4 => sel0(0),
      I5 => \gpio_configure[31][7]_i_3_n_0\,
      O => wbbd_busy_reg_18(0)
    );
\gpio_configure[0][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55577757DDDFFFDF"
    )
        port map (
      I0 => sel0(1),
      I1 => irq_spi_reg,
      I2 => in10(5),
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => in10(4),
      I5 => \gpio_configure_reg[35][9]\(4),
      O => \gpio_configure[0][7]_i_2_n_0\
    );
\gpio_configure[10][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => sel0(0),
      I1 => \gpio_configure[26][12]_i_2_n_0\,
      I2 => \gpio_configure[15][7]_i_2_n_0\,
      I3 => \gpio_configure[26][12]_i_3_n_0\,
      I4 => sel0(1),
      I5 => sel0(6),
      O => \wbbd_addr_reg[0]_10\(1)
    );
\gpio_configure[10][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => sel0(5),
      I1 => cwstb,
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(4),
      I5 => \gpio_configure[11][7]_i_2_n_0\,
      O => \wbbd_addr_reg[0]_10\(0)
    );
\gpio_configure[11][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => sel0(5),
      I2 => sel0(4),
      I3 => \gpio_configure[27][12]_i_2_n_0\,
      I4 => \gpio_configure[13][12]_i_2_n_0\,
      I5 => \gpio_configure[26][12]_i_2_n_0\,
      O => wbbd_busy_reg_11(1)
    );
\gpio_configure[11][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => sel0(5),
      I1 => cwstb,
      I2 => sel0(1),
      I3 => sel0(4),
      I4 => sel0(2),
      I5 => \gpio_configure[11][7]_i_2_n_0\,
      O => wbbd_busy_reg_11(0)
    );
\gpio_configure[11][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => sel0(3),
      I2 => sel0(0),
      I3 => sel0(6),
      O => \gpio_configure[11][7]_i_2_n_0\
    );
\gpio_configure[12][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => \gpio_configure[28][12]_i_2_n_0\,
      I2 => sel0(0),
      I3 => sel0(5),
      I4 => \gpio_configure[13][12]_i_2_n_0\,
      I5 => \gpio_configure[14][12]_i_2_n_0\,
      O => wbbd_busy_reg_1(1)
    );
\gpio_configure[12][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => \gpio_configure[28][12]_i_2_n_0\,
      I2 => sel0(5),
      I3 => sel0(1),
      I4 => \gpio_configure[13][12]_i_2_n_0\,
      I5 => \gpio_configure[15][7]_i_3_n_0\,
      O => wbbd_busy_reg_1(0)
    );
\gpio_configure[13][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => sel0(2),
      I2 => sel0(5),
      I3 => \gpio_configure[27][12]_i_2_n_0\,
      I4 => \gpio_configure[13][12]_i_2_n_0\,
      I5 => \gpio_configure[16][12]_i_3_n_0\,
      O => wbbd_busy_reg_7(1)
    );
\gpio_configure[13][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEEFEBBBAAABA"
    )
        port map (
      I0 => sel0(3),
      I1 => irq_spi_reg,
      I2 => in10(7),
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => in10(6),
      I5 => \gpio_configure_reg[35][9]\(6),
      O => \gpio_configure[13][12]_i_2_n_0\
    );
\gpio_configure[13][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => sel0(5),
      I1 => cwstb,
      I2 => sel0(1),
      I3 => sel0(4),
      I4 => sel0(3),
      I5 => \gpio_configure[13][7]_i_2_n_0\,
      O => wbbd_busy_reg_7(0)
    );
\gpio_configure[13][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(6),
      O => \gpio_configure[13][7]_i_2_n_0\
    );
\gpio_configure[14][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => \gpio_configure[30][12]_i_2_n_0\,
      I2 => sel0(0),
      I3 => sel0(5),
      I4 => \gpio_configure[15][12]_i_2_n_0\,
      I5 => \gpio_configure[14][12]_i_2_n_0\,
      O => wbbd_busy_reg_3(1)
    );
\gpio_configure[14][12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => sel0(1),
      I1 => wrstb,
      I2 => irq_spi_reg,
      I3 => irq_spi_reg_0,
      O => \gpio_configure[14][12]_i_2_n_0\
    );
\gpio_configure[14][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => \gpio_configure[30][12]_i_2_n_0\,
      I2 => sel0(5),
      I3 => sel0(1),
      I4 => \gpio_configure[15][12]_i_2_n_0\,
      I5 => \gpio_configure[15][7]_i_3_n_0\,
      O => wbbd_busy_reg_3(0)
    );
\gpio_configure[15][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => sel0(5),
      I2 => sel0(3),
      I3 => \gpio_configure[27][12]_i_2_n_0\,
      I4 => \gpio_configure[15][12]_i_2_n_0\,
      I5 => \gpio_configure[16][12]_i_3_n_0\,
      O => wbbd_busy_reg_4(1)
    );
\gpio_configure[15][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEEFEBBBAAABA"
    )
        port map (
      I0 => sel0(2),
      I1 => irq_spi_reg,
      I2 => in10(7),
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => in10(6),
      I5 => \gpio_configure_reg[35][9]\(6),
      O => \gpio_configure[15][12]_i_2_n_0\
    );
\gpio_configure[15][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => \gpio_configure[31][7]_i_2_n_0\,
      I2 => \gpio_configure[15][7]_i_2_n_0\,
      I3 => sel0(6),
      I4 => sel0(1),
      I5 => \gpio_configure[15][7]_i_3_n_0\,
      O => wbbd_busy_reg_4(0)
    );
\gpio_configure[15][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0151ABFBFFFFFFFF"
    )
        port map (
      I0 => irq_spi_reg,
      I1 => in10(5),
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => in10(4),
      I4 => \gpio_configure_reg[35][9]\(4),
      I5 => sel0(5),
      O => \gpio_configure[15][7]_i_2_n_0\
    );
\gpio_configure[15][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => sel0(0),
      I1 => wrstb,
      I2 => irq_spi_reg,
      I3 => irq_spi_reg_0,
      O => \gpio_configure[15][7]_i_3_n_0\
    );
\gpio_configure[16][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => \gpio_configure[31][7]_i_2_n_0\,
      I2 => sel0(0),
      I3 => sel0(5),
      I4 => \gpio_configure[16][12]_i_2_n_0\,
      I5 => \gpio_configure[16][12]_i_3_n_0\,
      O => wbbd_busy_reg_8(1)
    );
\gpio_configure[16][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEEFEBBBAAABA"
    )
        port map (
      I0 => sel0(1),
      I1 => irq_spi_reg,
      I2 => in10(7),
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => in10(6),
      I5 => \gpio_configure_reg[35][9]\(6),
      O => \gpio_configure[16][12]_i_2_n_0\
    );
\gpio_configure[16][12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55577757DDDFFFDF"
    )
        port map (
      I0 => cwstb,
      I1 => irq_spi_reg,
      I2 => in10(5),
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => in10(4),
      I5 => \gpio_configure_reg[35][9]\(4),
      O => \gpio_configure[16][12]_i_3_n_0\
    );
\gpio_configure[16][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => \gpio_configure[31][7]_i_2_n_0\,
      I2 => \gpio_configure[16][7]_i_2_n_0\,
      I3 => sel0(6),
      I4 => sel0(0),
      I5 => \gpio_configure[16][12]_i_3_n_0\,
      O => wbbd_busy_reg_8(0)
    );
\gpio_configure[16][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55577757DDDFFFDF"
    )
        port map (
      I0 => sel0(1),
      I1 => irq_spi_reg,
      I2 => in10(6),
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => in10(5),
      I5 => \gpio_configure_reg[35][9]\(5),
      O => \gpio_configure[16][7]_i_2_n_0\
    );
\gpio_configure[17][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => \pll_trim[23]_i_2_n_0\,
      I2 => cwstb,
      I3 => sel0(6),
      I4 => sel0(4),
      I5 => sel0(5),
      O => E(1)
    );
\gpio_configure[17][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => sel0(6),
      I1 => sel0(3),
      I2 => sel0(4),
      I3 => cwstb,
      I4 => sel0(2),
      I5 => \gpio_configure[19][7]_i_2_n_0\,
      O => E(0)
    );
\gpio_configure[18][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(3),
      I2 => sel0(4),
      I3 => sel0(6),
      I4 => cwstb,
      I5 => \gpio_configure[22][12]_i_2_n_0\,
      O => \wbbd_addr_reg[0]\(1)
    );
\gpio_configure[18][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => sel0(6),
      I1 => sel0(3),
      I2 => sel0(4),
      I3 => sel0(1),
      I4 => cwstb,
      I5 => \gpio_configure[29][7]_i_2_n_0\,
      O => \wbbd_addr_reg[0]\(0)
    );
\gpio_configure[19][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => sel0(0),
      I1 => \gpio_configure[19][12]_i_2_n_0\,
      I2 => \ldata[6]_i_6_n_0\,
      I3 => sel0(3),
      I4 => sel0(5),
      I5 => sel0(2),
      O => \wbbd_addr_reg[0]_1\(1)
    );
\gpio_configure[19][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF47FFFFFFFFFFFF"
    )
        port map (
      I0 => irq_spi_reg_0,
      I1 => irq_spi_reg,
      I2 => wrstb,
      I3 => sel0(4),
      I4 => sel0(1),
      I5 => sel0(6),
      O => \gpio_configure[19][12]_i_2_n_0\
    );
\gpio_configure[19][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => sel0(6),
      I1 => sel0(3),
      I2 => sel0(4),
      I3 => sel0(2),
      I4 => cwstb,
      I5 => \gpio_configure[19][7]_i_2_n_0\,
      O => \wbbd_addr_reg[0]_1\(0)
    );
\gpio_configure[19][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => sel0(1),
      I2 => sel0(5),
      I3 => sel0(0),
      O => \gpio_configure[19][7]_i_2_n_0\
    );
\gpio_configure[1][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => \pll_trim[23]_i_2_n_0\,
      I2 => sel0(5),
      I3 => sel0(6),
      I4 => sel0(4),
      I5 => cwstb,
      O => wbbd_busy_reg_6(1)
    );
\gpio_configure[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(3),
      I2 => sel0(4),
      I3 => cwstb,
      I4 => sel0(2),
      I5 => \gpio_configure[3][7]_i_5_n_0\,
      O => wbbd_busy_reg_6(0)
    );
\gpio_configure[20][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => sel0(0),
      I1 => cwstb,
      I2 => sel0(4),
      I3 => sel0(6),
      I4 => sel0(2),
      I5 => \gpio_configure[20][12]_i_2_n_0\,
      O => \wbbd_addr_reg[0]_5\(1)
    );
\gpio_configure[20][12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => sel0(3),
      I2 => sel0(5),
      I3 => sel0(1),
      O => \gpio_configure[20][12]_i_2_n_0\
    );
\gpio_configure[20][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => sel0(6),
      I1 => \pll_trim[15]_i_2_n_0\,
      I2 => \ldata[6]_i_6_n_0\,
      I3 => sel0(3),
      I4 => sel0(5),
      I5 => sel0(0),
      O => \wbbd_addr_reg[0]_5\(0)
    );
\gpio_configure[21][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => sel0(2),
      I2 => sel0(6),
      I3 => \gpio_configure[27][12]_i_2_n_0\,
      I4 => \gpio_configure[21][12]_i_2_n_0\,
      I5 => \gpio_configure[31][7]_i_3_n_0\,
      O => wbbd_busy_reg_20(1)
    );
\gpio_configure[21][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEAE5404"
    )
        port map (
      I0 => irq_spi_reg,
      I1 => in10(5),
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => in10(4),
      I4 => \gpio_configure_reg[35][9]\(4),
      I5 => sel0(3),
      O => \gpio_configure[21][12]_i_2_n_0\
    );
\gpio_configure[21][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => sel0(6),
      I1 => sel0(1),
      I2 => sel0(4),
      I3 => sel0(3),
      I4 => cwstb,
      I5 => \gpio_configure[29][7]_i_2_n_0\,
      O => wbbd_busy_reg_20(0)
    );
\gpio_configure[22][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => sel0(0),
      I1 => cwstb,
      I2 => sel0(4),
      I3 => sel0(6),
      I4 => sel0(3),
      I5 => \gpio_configure[22][12]_i_2_n_0\,
      O => \wbbd_addr_reg[0]_4\(1)
    );
\gpio_configure[22][12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => sel0(2),
      I2 => sel0(5),
      I3 => sel0(1),
      O => \gpio_configure[22][12]_i_2_n_0\
    );
\gpio_configure[22][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => sel0(6),
      I1 => cwstb,
      I2 => sel0(4),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \gpio_configure[29][7]_i_2_n_0\,
      O => \wbbd_addr_reg[0]_4\(0)
    );
\gpio_configure[23][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => sel0(6),
      I2 => sel0(3),
      I3 => \gpio_configure[27][12]_i_2_n_0\,
      I4 => \gpio_configure[23][12]_i_2_n_0\,
      I5 => \gpio_configure[31][7]_i_3_n_0\,
      O => wbbd_busy_reg_21(1)
    );
\gpio_configure[23][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEAE5404"
    )
        port map (
      I0 => irq_spi_reg,
      I1 => in10(5),
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => in10(4),
      I4 => \gpio_configure_reg[35][9]\(4),
      I5 => sel0(2),
      O => \gpio_configure[23][12]_i_2_n_0\
    );
\gpio_configure[23][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => sel0(6),
      I1 => \pll_trim[7]_i_2_n_0\,
      I2 => \ldata[6]_i_6_n_0\,
      I3 => sel0(1),
      I4 => sel0(5),
      I5 => sel0(0),
      O => wbbd_busy_reg_21(0)
    );
\gpio_configure[24][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => \gpio_configure[31][7]_i_2_n_0\,
      I2 => sel0(0),
      I3 => sel0(6),
      I4 => \gpio_configure[24][12]_i_2_n_0\,
      I5 => \gpio_configure[31][7]_i_3_n_0\,
      O => wbbd_busy_reg_22(1)
    );
\gpio_configure[24][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEAE5404"
    )
        port map (
      I0 => irq_spi_reg,
      I1 => in10(5),
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => in10(4),
      I4 => \gpio_configure_reg[35][9]\(4),
      I5 => sel0(1),
      O => \gpio_configure[24][12]_i_2_n_0\
    );
\gpio_configure[24][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => \gpio_configure[24][7]_i_2_n_0\,
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => cwstb,
      I5 => sel0(5),
      O => wbbd_busy_reg_22(0)
    );
\gpio_configure[24][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(3),
      I2 => sel0(6),
      I3 => sel0(1),
      O => \gpio_configure[24][7]_i_2_n_0\
    );
\gpio_configure[25][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => \pll_trim[23]_i_2_n_0\,
      I2 => sel0(4),
      I3 => sel0(5),
      I4 => sel0(6),
      I5 => cwstb,
      O => wbbd_busy_reg_0(1)
    );
\gpio_configure[25][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => sel0(6),
      I1 => sel0(3),
      I2 => sel0(1),
      I3 => sel0(4),
      I4 => cwstb,
      I5 => \gpio_configure[29][7]_i_2_n_0\,
      O => wbbd_busy_reg_0(0)
    );
\gpio_configure[26][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => sel0(0),
      I1 => \gpio_configure[26][12]_i_2_n_0\,
      I2 => \ldata[6]_i_4_n_0\,
      I3 => \gpio_configure[26][12]_i_3_n_0\,
      I4 => sel0(5),
      I5 => sel0(1),
      O => \wbbd_addr_reg[0]_9\(1)
    );
\gpio_configure[26][12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => sel0(2),
      I1 => wrstb,
      I2 => irq_spi_reg,
      I3 => irq_spi_reg_0,
      O => \gpio_configure[26][12]_i_2_n_0\
    );
\gpio_configure[26][12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEFEA"
    )
        port map (
      I0 => sel0(3),
      I1 => in10(7),
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => \addr_reg_n_0_[7]\,
      I4 => irq_spi_reg,
      O => \gpio_configure[26][12]_i_3_n_0\
    );
\gpio_configure[26][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => sel0(6),
      I1 => cwstb,
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(4),
      I5 => \gpio_configure[27][7]_i_2_n_0\,
      O => \wbbd_addr_reg[0]_9\(0)
    );
\gpio_configure[27][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => \ldata[6]_i_4_n_0\,
      I2 => \gpio_configure[27][12]_i_2_n_0\,
      I3 => sel0(2),
      I4 => sel0(3),
      I5 => \gpio_configure[31][7]_i_3_n_0\,
      O => wbbd_busy_reg_23(1)
    );
\gpio_configure[27][12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      O => \gpio_configure[27][12]_i_2_n_0\
    );
\gpio_configure[27][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => sel0(6),
      I1 => cwstb,
      I2 => sel0(1),
      I3 => sel0(4),
      I4 => sel0(2),
      I5 => \gpio_configure[27][7]_i_2_n_0\,
      O => wbbd_busy_reg_23(0)
    );
\gpio_configure[27][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => sel0(3),
      I2 => sel0(5),
      I3 => sel0(0),
      O => \gpio_configure[27][7]_i_2_n_0\
    );
\gpio_configure[28][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => \gpio_configure[28][12]_i_2_n_0\,
      I2 => \gpio_configure[30][12]_i_3_n_0\,
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \gpio_configure[31][7]_i_3_n_0\,
      O => wbbd_busy_reg_24(1)
    );
\gpio_configure[28][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0151ABFBFFFFFFFF"
    )
        port map (
      I0 => irq_spi_reg,
      I1 => in10(5),
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => in10(4),
      I4 => \gpio_configure_reg[35][9]\(4),
      I5 => sel0(2),
      O => \gpio_configure[28][12]_i_2_n_0\
    );
\gpio_configure[28][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => \gpio_configure[28][12]_i_2_n_0\,
      I2 => \gpio_configure[30][7]_i_2_n_0\,
      I3 => sel0(0),
      I4 => sel0(3),
      I5 => \gpio_configure[31][7]_i_3_n_0\,
      O => wbbd_busy_reg_24(0)
    );
\gpio_configure[29][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => \gpio_configure[29][12]_i_2_n_0\,
      I2 => sel0(3),
      I3 => sel0(5),
      I4 => sel0(4),
      I5 => cwstb,
      O => wbbd_busy_reg_9(1)
    );
\gpio_configure[29][12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(6),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \gpio_configure[29][12]_i_2_n_0\
    );
\gpio_configure[29][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => sel0(6),
      I1 => cwstb,
      I2 => sel0(1),
      I3 => sel0(4),
      I4 => sel0(3),
      I5 => \gpio_configure[29][7]_i_2_n_0\,
      O => wbbd_busy_reg_9(0)
    );
\gpio_configure[29][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => sel0(2),
      I2 => sel0(5),
      I3 => sel0(0),
      O => \gpio_configure[29][7]_i_2_n_0\
    );
\gpio_configure[2][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => sel0(0),
      I1 => \gpio_configure[2][12]_i_2_n_0\,
      I2 => \ldata[6]_i_6_n_0\,
      I3 => sel0(2),
      I4 => sel0(1),
      I5 => sel0(6),
      O => \wbbd_addr_reg[0]_0\(1)
    );
\gpio_configure[2][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFEFEFFFFFFF"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(4),
      I2 => sel0(5),
      I3 => irq_spi_reg_0,
      I4 => irq_spi_reg,
      I5 => wrstb,
      O => \gpio_configure[2][12]_i_2_n_0\
    );
\gpio_configure[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(3),
      I2 => sel0(4),
      I3 => sel0(1),
      I4 => cwstb,
      I5 => \gpio_configure[13][7]_i_2_n_0\,
      O => \wbbd_addr_reg[0]_0\(0)
    );
\gpio_configure[30][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => \gpio_configure[30][12]_i_2_n_0\,
      I2 => \gpio_configure[30][12]_i_3_n_0\,
      I3 => sel0(1),
      I4 => sel0(2),
      I5 => \gpio_configure[31][7]_i_3_n_0\,
      O => wbbd_busy_reg_25(1)
    );
\gpio_configure[30][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55577757DDDFFFDF"
    )
        port map (
      I0 => sel0(3),
      I1 => irq_spi_reg,
      I2 => in10(5),
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => in10(4),
      I5 => \gpio_configure_reg[35][9]\(4),
      O => \gpio_configure[30][12]_i_2_n_0\
    );
\gpio_configure[30][12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0151ABFBFFFFFFFF"
    )
        port map (
      I0 => irq_spi_reg,
      I1 => in10(7),
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => in10(6),
      I4 => \gpio_configure_reg[35][9]\(6),
      I5 => sel0(0),
      O => \gpio_configure[30][12]_i_3_n_0\
    );
\gpio_configure[30][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => \gpio_configure[30][12]_i_2_n_0\,
      I2 => \gpio_configure[30][7]_i_2_n_0\,
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \gpio_configure[31][7]_i_3_n_0\,
      O => wbbd_busy_reg_25(0)
    );
\gpio_configure[30][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55577757DDDFFFDF"
    )
        port map (
      I0 => sel0(1),
      I1 => irq_spi_reg,
      I2 => in10(7),
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => in10(6),
      I5 => \gpio_configure_reg[35][9]\(6),
      O => \gpio_configure[30][7]_i_2_n_0\
    );
\gpio_configure[31][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => \gpio_configure[31][12]_i_2_n_0\,
      I2 => sel0(2),
      I3 => sel0(5),
      I4 => sel0(4),
      I5 => cwstb,
      O => wbbd_busy_reg_10(1)
    );
\gpio_configure[31][12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sel0(6),
      I1 => sel0(3),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \gpio_configure[31][12]_i_2_n_0\
    );
\gpio_configure[31][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => \gpio_configure[31][7]_i_2_n_0\,
      I2 => \ldata[6]_i_4_n_0\,
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \gpio_configure[31][7]_i_3_n_0\,
      O => wbbd_busy_reg_10(0)
    );
\gpio_configure[31][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0151ABFBFFFFFFFF"
    )
        port map (
      I0 => irq_spi_reg,
      I1 => in10(4),
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => in10(3),
      I4 => \gpio_configure_reg[35][9]\(3),
      I5 => sel0(2),
      O => \gpio_configure[31][7]_i_2_n_0\
    );
\gpio_configure[31][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => sel0(5),
      I1 => wrstb,
      I2 => irq_spi_reg,
      I3 => irq_spi_reg_0,
      O => \gpio_configure[31][7]_i_3_n_0\
    );
\gpio_configure[32][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => \gpio_configure[31][7]_i_2_n_0\,
      I2 => \gpio_configure[30][12]_i_3_n_0\,
      I3 => sel0(1),
      I4 => sel0(5),
      I5 => \gpio_configure[16][12]_i_3_n_0\,
      O => wbbd_busy_reg_5(1)
    );
\gpio_configure[32][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => \gpio_configure[24][7]_i_2_n_0\,
      I2 => sel0(0),
      I3 => sel0(5),
      I4 => sel0(4),
      I5 => cwstb,
      O => wbbd_busy_reg_5(0)
    );
\gpio_configure[33][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => \pll_trim[23]_i_2_n_0\,
      I2 => cwstb,
      I3 => sel0(5),
      I4 => sel0(4),
      I5 => sel0(6),
      O => wbbd_busy_reg_19(1)
    );
\gpio_configure[33][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => sel0(6),
      I1 => \gpio_configure[2][12]_i_2_n_0\,
      I2 => \ldata[6]_i_6_n_0\,
      I3 => sel0(2),
      I4 => sel0(1),
      I5 => sel0(0),
      O => wbbd_busy_reg_19(0)
    );
\gpio_configure[34][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => sel0(0),
      I1 => \gpio_configure[34][12]_i_2_n_0\,
      I2 => \gpio_configure[35][12]_i_2_n_0\,
      I3 => \gpio_configure[26][12]_i_3_n_0\,
      I4 => sel0(2),
      I5 => sel0(1),
      O => \wbbd_addr_reg[0]_8\(1)
    );
\gpio_configure[34][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAE5404FFFFFFFF"
    )
        port map (
      I0 => irq_spi_reg,
      I1 => in10(5),
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => in10(4),
      I4 => \gpio_configure_reg[35][9]\(4),
      I5 => cwstb,
      O => \gpio_configure[34][12]_i_2_n_0\
    );
\gpio_configure[34][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => sel0(6),
      I1 => \gpio_configure[3][12]_i_4_n_0\,
      I2 => \ldata[6]_i_6_n_0\,
      I3 => sel0(3),
      I4 => sel0(2),
      I5 => sel0(0),
      O => \wbbd_addr_reg[0]_8\(0)
    );
\gpio_configure[35][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => \gpio_configure[35][12]_i_2_n_0\,
      I2 => \gpio_configure[27][12]_i_2_n_0\,
      I3 => \gpio_configure[23][12]_i_2_n_0\,
      I4 => cwstb,
      I5 => sel0(3),
      O => wbbd_busy_reg_16(1)
    );
\gpio_configure[35][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55577757DDDFFFDF"
    )
        port map (
      I0 => sel0(5),
      I1 => irq_spi_reg,
      I2 => in10(7),
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => in10(6),
      I5 => \gpio_configure_reg[35][9]\(6),
      O => \gpio_configure[35][12]_i_2_n_0\
    );
\gpio_configure[35][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => sel0(6),
      I1 => \gpio_configure[4][12]_i_2_n_0\,
      I2 => \ldata[6]_i_6_n_0\,
      I3 => sel0(3),
      I4 => sel0(1),
      I5 => sel0(0),
      O => wbbd_busy_reg_16(0)
    );
\gpio_configure[36][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => sel0(2),
      I2 => sel0(5),
      I3 => \gpio_configure[30][12]_i_3_n_0\,
      I4 => \gpio_configure[24][12]_i_2_n_0\,
      I5 => \gpio_configure[5][12]_i_2_n_0\,
      O => wbbd_busy_reg_15(1)
    );
\gpio_configure[36][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => sel0(2),
      I2 => sel0(5),
      I3 => \gpio_configure[30][7]_i_2_n_0\,
      I4 => \gpio_configure[36][7]_i_2_n_0\,
      I5 => \gpio_configure[5][12]_i_2_n_0\,
      O => wbbd_busy_reg_15(0)
    );
\gpio_configure[36][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEAE5404"
    )
        port map (
      I0 => irq_spi_reg,
      I1 => in10(5),
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => in10(4),
      I4 => \gpio_configure_reg[35][9]\(4),
      I5 => sel0(0),
      O => \gpio_configure[36][7]_i_2_n_0\
    );
\gpio_configure[37][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => sel0(2),
      I2 => sel0(6),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \gpio_configure[2][12]_i_2_n_0\,
      O => wbbd_busy_reg_14(1)
    );
\gpio_configure[37][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => sel0(6),
      I1 => \gpio_configure[6][12]_i_2_n_0\,
      I2 => \ldata[6]_i_6_n_0\,
      I3 => sel0(2),
      I4 => sel0(1),
      I5 => sel0(0),
      O => wbbd_busy_reg_14(0)
    );
\gpio_configure[3][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[15]\(2),
      I1 => idata(2),
      I2 => irq_spi_reg,
      O => \wbbd_data_reg[5]\(27)
    );
\gpio_configure[3][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[15]\(3),
      I1 => idata(3),
      I2 => irq_spi_reg,
      O => \wbbd_data_reg[5]\(28)
    );
\gpio_configure[3][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => sel0(0),
      I1 => \gpio_configure[3][12]_i_4_n_0\,
      I2 => \ldata[6]_i_6_n_0\,
      I3 => sel0(3),
      I4 => sel0(2),
      I5 => sel0(6),
      O => \wbbd_addr_reg[0]_2\(1)
    );
\gpio_configure[3][12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[15]\(4),
      I1 => idata(4),
      I2 => irq_spi_reg,
      O => \wbbd_data_reg[5]\(29)
    );
\gpio_configure[3][12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \gpio_configure_reg[35][9]\(0),
      I1 => mprj_i(2),
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => in10(1),
      I4 => irq_spi_reg,
      O => sel0(0)
    );
\gpio_configure[3][12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF47FFFFFFFFFFFF"
    )
        port map (
      I0 => irq_spi_reg_0,
      I1 => irq_spi_reg,
      I2 => wrstb,
      I3 => sel0(4),
      I4 => sel0(1),
      I5 => sel0(5),
      O => \gpio_configure[3][12]_i_4_n_0\
    );
\gpio_configure[3][12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \gpio_configure_reg[35][9]\(3),
      I1 => in10(3),
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => in10(4),
      I4 => irq_spi_reg,
      O => sel0(3)
    );
\gpio_configure[3][12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \gpio_configure_reg[35][9]\(2),
      I1 => in10(2),
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => in10(3),
      I4 => irq_spi_reg,
      O => sel0(2)
    );
\gpio_configure[3][12]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \gpio_configure_reg[35][9]\(6),
      I1 => in10(6),
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => in10(7),
      I4 => irq_spi_reg,
      O => sel0(6)
    );
\gpio_configure[3][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[15]\(5),
      I1 => idata(5),
      I2 => irq_spi_reg,
      O => \wbbd_data_reg[5]\(30)
    );
\gpio_configure[3][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[15]\(6),
      I1 => idata(6),
      I2 => irq_spi_reg,
      O => \wbbd_data_reg[5]\(24)
    );
\gpio_configure[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(3),
      I2 => sel0(4),
      I3 => sel0(2),
      I4 => cwstb,
      I5 => \gpio_configure[3][7]_i_5_n_0\,
      O => \wbbd_addr_reg[0]_2\(0)
    );
\gpio_configure[3][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[15]\(7),
      I1 => idata(7),
      I2 => irq_spi_reg,
      O => \wbbd_data_reg[5]\(25)
    );
\gpio_configure[3][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \gpio_configure_reg[35][9]\(5),
      I1 => in10(5),
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => in10(6),
      I4 => irq_spi_reg,
      O => sel0(5)
    );
\gpio_configure[3][7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \gpio_configure_reg[35][9]\(4),
      I1 => in10(4),
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => in10(5),
      I4 => irq_spi_reg,
      O => sel0(4)
    );
\gpio_configure[3][7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => sel0(6),
      O => \gpio_configure[3][7]_i_5_n_0\
    );
\gpio_configure[3][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[15]\(1),
      I1 => idata(1),
      I2 => irq_spi_reg,
      O => \wbbd_data_reg[5]\(26)
    );
\gpio_configure[4][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => sel0(0),
      I1 => \gpio_configure[4][12]_i_2_n_0\,
      I2 => \ldata[6]_i_6_n_0\,
      I3 => sel0(3),
      I4 => sel0(1),
      I5 => sel0(6),
      O => \wbbd_addr_reg[0]_6\(1)
    );
\gpio_configure[4][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF47FFFFFFFFFFFF"
    )
        port map (
      I0 => irq_spi_reg_0,
      I1 => irq_spi_reg,
      I2 => wrstb,
      I3 => sel0(4),
      I4 => sel0(5),
      I5 => sel0(2),
      O => \gpio_configure[4][12]_i_2_n_0\
    );
\gpio_configure[4][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => sel0(5),
      I1 => \pll_trim[15]_i_2_n_0\,
      I2 => \ldata[6]_i_6_n_0\,
      I3 => sel0(3),
      I4 => sel0(0),
      I5 => sel0(6),
      O => \wbbd_addr_reg[0]_6\(0)
    );
\gpio_configure[5][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => sel0(2),
      I2 => sel0(5),
      I3 => \gpio_configure[27][12]_i_2_n_0\,
      I4 => \gpio_configure[8][12]_i_2_n_0\,
      I5 => \gpio_configure[5][12]_i_2_n_0\,
      O => wbbd_busy_reg_17(1)
    );
\gpio_configure[5][12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => sel0(3),
      I1 => wrstb,
      I2 => irq_spi_reg,
      I3 => irq_spi_reg_0,
      O => \gpio_configure[5][12]_i_2_n_0\
    );
\gpio_configure[5][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(1),
      I2 => sel0(4),
      I3 => sel0(3),
      I4 => cwstb,
      I5 => \gpio_configure[13][7]_i_2_n_0\,
      O => wbbd_busy_reg_17(0)
    );
\gpio_configure[6][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => sel0(0),
      I1 => \gpio_configure[6][12]_i_2_n_0\,
      I2 => \ldata[6]_i_6_n_0\,
      I3 => sel0(2),
      I4 => sel0(1),
      I5 => sel0(6),
      O => \wbbd_addr_reg[0]_3\(1)
    );
\gpio_configure[6][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF47FFFFFFFFFFFF"
    )
        port map (
      I0 => irq_spi_reg_0,
      I1 => irq_spi_reg,
      I2 => wrstb,
      I3 => sel0(4),
      I4 => sel0(5),
      I5 => sel0(3),
      O => \gpio_configure[6][12]_i_2_n_0\
    );
\gpio_configure[6][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => sel0(5),
      I1 => cwstb,
      I2 => sel0(4),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \gpio_configure[13][7]_i_2_n_0\,
      O => \wbbd_addr_reg[0]_3\(0)
    );
\gpio_configure[7][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => sel0(5),
      I2 => sel0(3),
      I3 => \gpio_configure[27][12]_i_2_n_0\,
      I4 => \gpio_configure[8][12]_i_2_n_0\,
      I5 => \gpio_configure[26][12]_i_2_n_0\,
      O => wbbd_busy_reg_12(1)
    );
\gpio_configure[7][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => sel0(5),
      I1 => \pll_trim[7]_i_2_n_0\,
      I2 => \ldata[6]_i_6_n_0\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => sel0(6),
      O => wbbd_busy_reg_12(0)
    );
\gpio_configure[8][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => \gpio_configure[31][7]_i_2_n_0\,
      I2 => sel0(0),
      I3 => sel0(5),
      I4 => \gpio_configure[8][12]_i_2_n_0\,
      I5 => \gpio_configure[14][12]_i_2_n_0\,
      O => wbbd_busy_reg_2(1)
    );
\gpio_configure[8][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEAE5404"
    )
        port map (
      I0 => irq_spi_reg,
      I1 => in10(5),
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => in10(4),
      I4 => \gpio_configure_reg[35][9]\(4),
      I5 => sel0(6),
      O => \gpio_configure[8][12]_i_2_n_0\
    );
\gpio_configure[8][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => \gpio_configure[31][7]_i_2_n_0\,
      I2 => sel0(5),
      I3 => sel0(1),
      I4 => \gpio_configure[8][12]_i_2_n_0\,
      I5 => \gpio_configure[15][7]_i_3_n_0\,
      O => wbbd_busy_reg_2(0)
    );
\gpio_configure[9][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => \pll_trim[23]_i_2_n_0\,
      I2 => sel0(6),
      I3 => sel0(4),
      I4 => sel0(5),
      I5 => cwstb,
      O => wbbd_busy_reg_13(1)
    );
\gpio_configure[9][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(3),
      I2 => sel0(1),
      I3 => sel0(4),
      I4 => cwstb,
      I5 => \gpio_configure[13][7]_i_2_n_0\,
      O => wbbd_busy_reg_13(0)
    );
hkspi_disable_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => mgmt_gpio_data(0),
      I1 => cwstb,
      I2 => hkspi_disable,
      I3 => \ldata[6]_i_6_n_0\,
      I4 => hkspi_disable_reg_0,
      O => hkspi_disable_reg
    );
hkspi_disable_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => irq_spi_reg_0,
      I1 => irq_spi_reg,
      I2 => wrstb,
      O => cwstb
    );
hkspi_disable_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(6),
      I2 => sel0(4),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \gpio_configure[31][7]_i_2_n_0\,
      O => hkspi_disable
    );
irq_1_inputsrc_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[15]\(0),
      I1 => mprj_i(2),
      I2 => irq_spi_reg,
      I3 => irq_1_inputsrc11_out,
      I4 => p_44_in(0),
      O => \wbbd_data_reg[0]\
    );
irq_1_inputsrc_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => cwstb,
      I1 => pll_ena_i_3_n_0,
      I2 => sel0(2),
      I3 => sel0(4),
      I4 => irq_1_inputsrc_i_3_n_0,
      I5 => \ldata[6]_i_6_n_0\,
      O => irq_1_inputsrc11_out
    );
irq_1_inputsrc_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(1),
      O => irq_1_inputsrc_i_3_n_0
    );
irq_2_inputsrc_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[15]\(1),
      I1 => idata(1),
      I2 => irq_spi_reg,
      I3 => irq_1_inputsrc11_out,
      I4 => p_44_in(1),
      O => \wbbd_data_reg[1]\
    );
irq_spi_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CA8080000A808"
    )
        port map (
      I0 => mgmt_gpio_data(0),
      I1 => wrstb,
      I2 => irq_spi_reg,
      I3 => irq_spi_reg_0,
      I4 => irq_spi_i_2_n_0,
      I5 => user_irq(0),
      O => wrstb_reg_1
    );
irq_spi_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => irq_spi_i_3_n_0,
      I1 => sel0(6),
      I2 => \ldata[6]_i_6_n_0\,
      I3 => irq_spi_i_4_n_0,
      I4 => sel0(0),
      I5 => sel0(2),
      O => irq_spi_i_2_n_0
    );
irq_spi_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEEFEBBBAAABA"
    )
        port map (
      I0 => sel0(5),
      I1 => irq_spi_reg,
      I2 => in10(5),
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => in10(4),
      I5 => \gpio_configure_reg[35][9]\(4),
      O => irq_spi_i_3_n_0
    );
irq_spi_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAE540400000000"
    )
        port map (
      I0 => irq_spi_reg,
      I1 => in10(4),
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => in10(3),
      I4 => \gpio_configure_reg[35][9]\(3),
      I5 => sel0(1),
      O => irq_spi_i_4_n_0
    );
\ldata[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \count_reg_n_0_[0]\,
      I1 => p_0_in0,
      I2 => \^wbbd_busy_reg\,
      I3 => \count_reg_n_0_[2]\,
      O => \ldata[0]_i_1_n_0\
    );
\ldata[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => \ldata_reg_n_0_[0]\,
      I1 => p_0_in0,
      I2 => \count_reg_n_0_[0]\,
      I3 => \count_reg_n_0_[2]\,
      I4 => \^wbbd_busy_reg_29\,
      O => \ldata[1]_i_1_n_0\
    );
\ldata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => \ldata_reg_n_0_[1]\,
      I1 => p_0_in0,
      I2 => \count_reg_n_0_[0]\,
      I3 => \count_reg_n_0_[2]\,
      I4 => \^wbbd_busy_reg_30\,
      O => \ldata[2]_i_1_n_0\
    );
\ldata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => \ldata_reg_n_0_[2]\,
      I1 => p_0_in0,
      I2 => \count_reg_n_0_[0]\,
      I3 => \count_reg_n_0_[2]\,
      I4 => \^wbbd_busy_reg_31\,
      O => \ldata[3]_i_1_n_0\
    );
\ldata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => \ldata_reg_n_0_[3]\,
      I1 => p_0_in0,
      I2 => \count_reg_n_0_[0]\,
      I3 => \count_reg_n_0_[2]\,
      I4 => \^wbbd_addr_reg[5]\,
      O => \ldata[4]_i_1_n_0\
    );
\ldata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => \ldata_reg_n_0_[4]\,
      I1 => p_0_in0,
      I2 => \count_reg_n_0_[0]\,
      I3 => \count_reg_n_0_[2]\,
      I4 => \^wbbd_busy_reg_27\,
      O => \ldata[5]_i_1_n_0\
    );
\ldata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \ldata_reg_n_0_[5]\,
      I1 => \ldata[6]_i_2_n_0\,
      I2 => \ldata[6]_i_3_n_0\,
      I3 => \ldata[6]_i_4_n_0\,
      I4 => \ldata_reg[6]_i_5_n_0\,
      I5 => \ldata[6]_i_6_n_0\,
      O => \ldata[6]_i_1_n_0\
    );
\ldata[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ldata_reg[6]_i_15_n_0\,
      I1 => \ldata_reg[6]_i_16_n_0\,
      I2 => sel0(6),
      I3 => \ldata_reg[6]_i_17_n_0\,
      I4 => sel0(5),
      I5 => \ldata[6]_i_18_n_0\,
      O => \ldata[6]_i_10_n_0\
    );
\ldata[6]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_4_1\(6),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_15_0\(6),
      I3 => sel0(0),
      O => \ldata[6]_i_11_n_0\
    );
\ldata[6]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_5_1\(6),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_4_2\(6),
      I3 => sel0(0),
      O => \ldata[6]_i_12_n_0\
    );
\ldata[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8888888888888"
    )
        port map (
      I0 => \ldata_reg[6]_i_19_n_0\,
      I1 => \ldata[6]_i_14_n_0\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \wb_dat_o[28]_i_8_1\(6),
      I5 => sel0(2),
      O => \ldata[6]_i_13_n_0\
    );
\ldata[6]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(3),
      I2 => sel0(2),
      O => \ldata[6]_i_14_n_0\
    );
\ldata[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0A000000F0000"
    )
        port map (
      I0 => \ldata[6]_i_10_0\,
      I1 => \ldata[6]_i_26_n_0\,
      I2 => sel0(3),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => sel0(2),
      O => \ldata[6]_i_18_n_0\
    );
\ldata[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_0_in0,
      I1 => \count_reg_n_0_[0]\,
      I2 => \count_reg_n_0_[2]\,
      O => \ldata[6]_i_2_n_0\
    );
\ldata[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_14_3\(6),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_14_0\(6),
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \ldata[6]_i_29_n_0\,
      O => \ldata[6]_i_20_n_0\
    );
\ldata[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => mprj_i(14),
      I1 => sel0(0),
      I2 => mprj_i(6),
      I3 => sel0(1),
      I4 => sel0(2),
      I5 => \ldata[6]_i_30_n_0\,
      O => \ldata[6]_i_21_n_0\
    );
\ldata[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_16_3\(6),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_16_0\(6),
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \ldata[6]_i_31_n_0\,
      O => \ldata[6]_i_22_n_0\
    );
\ldata[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_15_3\(6),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_15_1\(6),
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \ldata[6]_i_32_n_0\,
      O => \ldata[6]_i_23_n_0\
    );
\ldata[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_29_3\(6),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_29_0\(6),
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \ldata[6]_i_33_n_0\,
      O => \ldata[6]_i_24_n_0\
    );
\ldata[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_30_3\(6),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_30_1\(6),
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \ldata[6]_i_34_n_0\,
      O => \ldata[6]_i_25_n_0\
    );
\ldata[6]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ldata[6]_i_18_0\,
      I1 => sel0(0),
      I2 => \ldata[6]_i_18_1\,
      O => \ldata[6]_i_26_n_0\
    );
\ldata[6]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_31_3\(6),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_31_0\(6),
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \ldata[6]_i_35_n_0\,
      O => \ldata[6]_i_27_n_0\
    );
\ldata[6]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_32_3\(6),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_32_0\(6),
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \ldata[6]_i_36_n_0\,
      O => \ldata[6]_i_28_n_0\
    );
\ldata[6]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_14_1\(6),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_5_2\(6),
      I3 => sel0(0),
      O => \ldata[6]_i_29_n_0\
    );
\ldata[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \ldata[6]_i_7_n_0\,
      I1 => sel0(3),
      I2 => \ldata[6]_i_8_n_0\,
      I3 => \wb_dat_o[31]_i_4_n_0\,
      O => \ldata[6]_i_3_n_0\
    );
\ldata[6]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => mprj_i(22),
      I1 => mprj_i(30),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_14_2\(6),
      I4 => sel0(0),
      O => \ldata[6]_i_30_n_0\
    );
\ldata[6]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_16_1\(6),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_32_2\(6),
      I3 => sel0(0),
      O => \ldata[6]_i_31_n_0\
    );
\ldata[6]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_15_2\(6),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_16_2\(6),
      I3 => sel0(0),
      O => \ldata[6]_i_32_n_0\
    );
\ldata[6]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_29_1\(6),
      I1 => sel0(1),
      I2 => \wb_dat_o[28]_i_8_0\(6),
      I3 => sel0(0),
      O => \ldata[6]_i_33_n_0\
    );
\ldata[6]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_30_2\(6),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_29_2\(6),
      I3 => sel0(0),
      O => \ldata[6]_i_34_n_0\
    );
\ldata[6]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_31_1\(6),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_30_0\(6),
      I3 => sel0(0),
      O => \ldata[6]_i_35_n_0\
    );
\ldata[6]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_32_1\(6),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_31_2\(6),
      I3 => sel0(0),
      O => \ldata[6]_i_36_n_0\
    );
\ldata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0151ABFBFFFFFFFF"
    )
        port map (
      I0 => irq_spi_reg,
      I1 => in10(5),
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => in10(4),
      I4 => \gpio_configure_reg[35][9]\(4),
      I5 => sel0(6),
      O => \ldata[6]_i_4_n_0\
    );
\ldata[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => irq_spi_reg,
      I1 => \addr_reg_n_0_[7]\,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => in10(7),
      O => \ldata[6]_i_6_n_0\
    );
\ldata[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_4_3\(6),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_4_0\(6),
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \ldata[6]_i_11_n_0\,
      O => \ldata[6]_i_7_n_0\
    );
\ldata[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_5_3\(6),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_5_0\(6),
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \ldata[6]_i_12_n_0\,
      O => \ldata[6]_i_8_n_0\
    );
\ldata[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => \ldata[6]_i_13_n_0\,
      I1 => \wb_dat_o[29]_i_7_n_0\,
      I2 => sel0(0),
      I3 => \^serial_bb_data_2_reg\(0),
      I4 => sel0(1),
      I5 => \ldata[6]_i_14_n_0\,
      O => \ldata[6]_i_9_n_0\
    );
\ldata[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => readmode_reg_n_0,
      O => ldata
    );
\ldata[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => \ldata_reg_n_0_[6]\,
      I1 => p_0_in0,
      I2 => \count_reg_n_0_[0]\,
      I3 => \count_reg_n_0_[2]\,
      I4 => \^wbbd_busy_reg_28\,
      O => \ldata[7]_i_2_n_0\
    );
\ldata_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_i(4),
      CE => ldata,
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => \ldata[0]_i_1_n_0\,
      Q => \ldata_reg_n_0_[0]\
    );
\ldata_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_i(4),
      CE => ldata,
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => \ldata[1]_i_1_n_0\,
      Q => \ldata_reg_n_0_[1]\
    );
\ldata_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_i(4),
      CE => ldata,
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => \ldata[2]_i_1_n_0\,
      Q => \ldata_reg_n_0_[2]\
    );
\ldata_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_i(4),
      CE => ldata,
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => \ldata[3]_i_1_n_0\,
      Q => \ldata_reg_n_0_[3]\
    );
\ldata_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_i(4),
      CE => ldata,
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => \ldata[4]_i_1_n_0\,
      Q => \ldata_reg_n_0_[4]\
    );
\ldata_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_i(4),
      CE => ldata,
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => \ldata[5]_i_1_n_0\,
      Q => \ldata_reg_n_0_[5]\
    );
\ldata_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_i(4),
      CE => ldata,
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => \ldata[6]_i_1_n_0\,
      Q => \ldata_reg_n_0_[6]\
    );
\ldata_reg[6]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ldata[6]_i_20_n_0\,
      I1 => \ldata[6]_i_21_n_0\,
      O => \ldata_reg[6]_i_15_n_0\,
      S => sel0(3)
    );
\ldata_reg[6]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ldata[6]_i_22_n_0\,
      I1 => \ldata[6]_i_23_n_0\,
      O => \ldata_reg[6]_i_16_n_0\,
      S => sel0(3)
    );
\ldata_reg[6]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ldata[6]_i_24_n_0\,
      I1 => \ldata[6]_i_25_n_0\,
      O => \ldata_reg[6]_i_17_n_0\,
      S => sel0(3)
    );
\ldata_reg[6]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ldata[6]_i_27_n_0\,
      I1 => \ldata[6]_i_28_n_0\,
      O => \ldata_reg[6]_i_19_n_0\,
      S => sel0(3)
    );
\ldata_reg[6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ldata[6]_i_9_n_0\,
      I1 => \ldata[6]_i_10_n_0\,
      O => \ldata_reg[6]_i_5_n_0\,
      S => \wb_dat_o[31]_i_4_n_0\
    );
\ldata_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_i(4),
      CE => ldata,
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => \ldata[7]_i_2_n_0\,
      Q => sdo
    );
\mgmt_gpio_data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[15]\(0),
      I1 => mprj_i(2),
      I2 => irq_spi_reg,
      I3 => sel0(0),
      I4 => \mgmt_gpio_data_reg[23]\(0),
      O => \wbbd_data_reg[5]\(0)
    );
\mgmt_gpio_data[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[23]\(10),
      I1 => sel0(1),
      I2 => \mgmt_gpio_data_reg[15]\(2),
      I3 => idata(2),
      I4 => irq_spi_reg,
      O => \wbbd_data_reg[5]\(10)
    );
\mgmt_gpio_data[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[23]\(11),
      I1 => sel0(1),
      I2 => \mgmt_gpio_data_reg[15]\(3),
      I3 => idata(3),
      I4 => irq_spi_reg,
      O => \wbbd_data_reg[5]\(11)
    );
\mgmt_gpio_data[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[23]\(12),
      I1 => sel0(1),
      I2 => \mgmt_gpio_data_reg[15]\(4),
      I3 => idata(4),
      I4 => irq_spi_reg,
      O => \wbbd_data_reg[5]\(12)
    );
\mgmt_gpio_data[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[23]\(13),
      I1 => sel0(1),
      I2 => \mgmt_gpio_data_reg[15]\(5),
      I3 => idata(5),
      I4 => irq_spi_reg,
      O => \wbbd_data_reg[5]\(13)
    );
\mgmt_gpio_data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[23]\(14),
      I1 => sel0(1),
      I2 => \mgmt_gpio_data_reg[15]\(6),
      I3 => idata(6),
      I4 => irq_spi_reg,
      O => \wbbd_data_reg[5]\(14)
    );
\mgmt_gpio_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080080000000000"
    )
        port map (
      I0 => cwstb,
      I1 => \ldata[6]_i_6_n_0\,
      I2 => \mgmt_gpio_data[37]_i_4_n_0\,
      I3 => \mgmt_gpio_data[37]_i_3_n_0\,
      I4 => spi_is_active,
      I5 => \mgmt_gpio_data[37]_i_2_n_0\,
      O => wbbd_write_reg_0(1)
    );
\mgmt_gpio_data[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[23]\(15),
      I1 => sel0(1),
      I2 => \mgmt_gpio_data_reg[15]\(7),
      I3 => idata(7),
      I4 => irq_spi_reg,
      O => \wbbd_data_reg[5]\(15)
    );
\mgmt_gpio_data[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[15]\(0),
      I1 => mprj_i(2),
      I2 => irq_spi_reg,
      I3 => sel0(0),
      I4 => \mgmt_gpio_data_reg[23]\(16),
      O => \wbbd_data_reg[5]\(16)
    );
\mgmt_gpio_data[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[15]\(1),
      I1 => idata(1),
      I2 => irq_spi_reg,
      I3 => sel0(0),
      I4 => \mgmt_gpio_data_reg[23]\(17),
      O => \wbbd_data_reg[5]\(17)
    );
\mgmt_gpio_data[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[15]\(2),
      I1 => idata(2),
      I2 => irq_spi_reg,
      I3 => sel0(0),
      I4 => \mgmt_gpio_data_reg[23]\(18),
      O => \wbbd_data_reg[5]\(18)
    );
\mgmt_gpio_data[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[15]\(3),
      I1 => idata(3),
      I2 => irq_spi_reg,
      I3 => sel0(0),
      I4 => \mgmt_gpio_data_reg[23]\(19),
      O => \wbbd_data_reg[5]\(19)
    );
\mgmt_gpio_data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[15]\(1),
      I1 => idata(1),
      I2 => irq_spi_reg,
      I3 => sel0(0),
      I4 => \mgmt_gpio_data_reg[23]\(1),
      O => \wbbd_data_reg[5]\(1)
    );
\mgmt_gpio_data[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[15]\(4),
      I1 => idata(4),
      I2 => irq_spi_reg,
      I3 => sel0(0),
      I4 => \mgmt_gpio_data_reg[23]\(20),
      O => \wbbd_data_reg[5]\(20)
    );
\mgmt_gpio_data[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[15]\(5),
      I1 => idata(5),
      I2 => irq_spi_reg,
      I3 => sel0(0),
      I4 => \mgmt_gpio_data_reg[23]\(21),
      O => \wbbd_data_reg[5]\(21)
    );
\mgmt_gpio_data[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[15]\(6),
      I1 => idata(6),
      I2 => irq_spi_reg,
      I3 => sel0(0),
      I4 => \mgmt_gpio_data_reg[23]\(22),
      O => \wbbd_data_reg[5]\(22)
    );
\mgmt_gpio_data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000800000"
    )
        port map (
      I0 => cwstb,
      I1 => \ldata[6]_i_6_n_0\,
      I2 => \mgmt_gpio_data[37]_i_4_n_0\,
      I3 => \mgmt_gpio_data[37]_i_3_n_0\,
      I4 => spi_is_active,
      I5 => \mgmt_gpio_data[37]_i_2_n_0\,
      O => wbbd_write_reg_0(2)
    );
\mgmt_gpio_data[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[15]\(7),
      I1 => idata(7),
      I2 => irq_spi_reg,
      I3 => sel0(0),
      I4 => \mgmt_gpio_data_reg[23]\(23),
      O => \wbbd_data_reg[5]\(23)
    );
\mgmt_gpio_data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[15]\(2),
      I1 => idata(2),
      I2 => irq_spi_reg,
      I3 => sel0(0),
      I4 => \mgmt_gpio_data_reg[23]\(2),
      O => \wbbd_data_reg[5]\(2)
    );
\mgmt_gpio_data[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => cwstb,
      I1 => \ldata[6]_i_6_n_0\,
      I2 => \mgmt_gpio_data[37]_i_2_n_0\,
      I3 => \mgmt_gpio_data[37]_i_3_n_0\,
      I4 => \mgmt_gpio_data[37]_i_4_n_0\,
      O => wbbd_write_reg_0(3)
    );
\mgmt_gpio_data[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => cwstb,
      I1 => \ldata[6]_i_6_n_0\,
      I2 => \mgmt_gpio_data[37]_i_2_n_0\,
      I3 => \mgmt_gpio_data[37]_i_3_n_0\,
      I4 => \mgmt_gpio_data[37]_i_4_n_0\,
      O => wbbd_write_reg_0(4)
    );
\mgmt_gpio_data[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFFFFFFFF"
    )
        port map (
      I0 => \gpio_configure[35][12]_i_2_n_0\,
      I1 => sel0(4),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => sel0(3),
      O => \mgmt_gpio_data[37]_i_2_n_0\
    );
\mgmt_gpio_data[37]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2208"
    )
        port map (
      I0 => \mgmt_gpio_data[37]_i_5_n_0\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => sel0(0),
      O => \mgmt_gpio_data[37]_i_3_n_0\
    );
\mgmt_gpio_data[37]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2808"
    )
        port map (
      I0 => \mgmt_gpio_data[37]_i_5_n_0\,
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(0),
      O => \mgmt_gpio_data[37]_i_4_n_0\
    );
\mgmt_gpio_data[37]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(4),
      I2 => sel0(3),
      I3 => sel0(6),
      O => \mgmt_gpio_data[37]_i_5_n_0\
    );
\mgmt_gpio_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[15]\(3),
      I1 => idata(3),
      I2 => irq_spi_reg,
      I3 => sel0(0),
      I4 => \mgmt_gpio_data_reg[23]\(3),
      O => \wbbd_data_reg[5]\(3)
    );
\mgmt_gpio_data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[15]\(4),
      I1 => idata(4),
      I2 => irq_spi_reg,
      I3 => sel0(0),
      I4 => \mgmt_gpio_data_reg[23]\(4),
      O => \wbbd_data_reg[5]\(4)
    );
\mgmt_gpio_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[15]\(5),
      I1 => idata(5),
      I2 => irq_spi_reg,
      I3 => sel0(0),
      I4 => \mgmt_gpio_data_reg[23]\(5),
      O => \wbbd_data_reg[5]\(5)
    );
\mgmt_gpio_data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[15]\(6),
      I1 => idata(6),
      I2 => irq_spi_reg,
      I3 => sel0(0),
      I4 => \mgmt_gpio_data_reg[23]\(6),
      O => \wbbd_data_reg[5]\(6)
    );
\mgmt_gpio_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000080080000000"
    )
        port map (
      I0 => cwstb,
      I1 => \ldata[6]_i_6_n_0\,
      I2 => \mgmt_gpio_data[37]_i_4_n_0\,
      I3 => \mgmt_gpio_data[37]_i_3_n_0\,
      I4 => spi_is_active,
      I5 => \mgmt_gpio_data[37]_i_2_n_0\,
      O => wbbd_write_reg_0(0)
    );
\mgmt_gpio_data[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[15]\(7),
      I1 => idata(7),
      I2 => irq_spi_reg,
      I3 => sel0(0),
      I4 => \mgmt_gpio_data_reg[23]\(7),
      O => \wbbd_data_reg[5]\(7)
    );
\mgmt_gpio_data[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[23]\(8),
      I1 => sel0(1),
      I2 => \mgmt_gpio_data_reg[15]\(0),
      I3 => mprj_i(2),
      I4 => irq_spi_reg,
      O => \wbbd_data_reg[5]\(8)
    );
\mgmt_gpio_data[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[23]\(9),
      I1 => sel0(1),
      I2 => \mgmt_gpio_data_reg[15]\(1),
      I3 => idata(1),
      I4 => irq_spi_reg,
      O => \wbbd_data_reg[5]\(9)
    );
\mgmt_gpio_data_buf[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => cwstb,
      I1 => \ldata[6]_i_6_n_0\,
      I2 => \mgmt_gpio_data_buf[15]_i_2_n_0\,
      I3 => spi_is_active,
      I4 => sel0(5),
      I5 => \gpio_configure[31][7]_i_2_n_0\,
      O => wbbd_write_reg(1)
    );
\mgmt_gpio_data_buf[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(4),
      I2 => sel0(6),
      I3 => sel0(1),
      O => \mgmt_gpio_data_buf[15]_i_2_n_0\
    );
\mgmt_gpio_data_buf[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => cwstb,
      I1 => \ldata[6]_i_6_n_0\,
      I2 => \mgmt_gpio_data_buf[23]_i_2_n_0\,
      I3 => \gpio_configure[27][12]_i_2_n_0\,
      I4 => spi_is_active,
      I5 => sel0(3),
      O => wbbd_write_reg(2)
    );
\mgmt_gpio_data_buf[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(4),
      I2 => sel0(5),
      I3 => sel0(6),
      O => \mgmt_gpio_data_buf[23]_i_2_n_0\
    );
\mgmt_gpio_data_buf[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => cwstb,
      I1 => \ldata[6]_i_6_n_0\,
      I2 => \mgmt_gpio_data_buf[7]_i_2_n_0\,
      I3 => spi_is_active,
      I4 => sel0(0),
      I5 => \gpio_configure[31][7]_i_2_n_0\,
      O => wbbd_write_reg(0)
    );
\mgmt_gpio_data_buf[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(4),
      I2 => sel0(5),
      I3 => sel0(6),
      O => \mgmt_gpio_data_buf[7]_i_2_n_0\
    );
\mgmtsoc_litespisdrphycore_dq_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => flash_io1,
      I1 => pass_thru_mgmt,
      O => flash_io1_di
    );
\mprj_en[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008088"
    )
        port map (
      I0 => \mprj_en[1]\,
      I1 => \mprj_en[1]_0\,
      I2 => sdo_enb,
      I3 => spi_is_active,
      I4 => \wb_dat_o[28]_i_8_0\(3),
      O => mprj_en(0)
    );
\mprj_o[1]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => flash_io1,
      I1 => pass_thru_mgmt,
      I2 => mprj_i(11),
      I3 => \^pass_thru_user\,
      I4 => \mprj_o[1]_INST_0_i_4_n_0\,
      O => mgmt_io_out_hk(0)
    );
\mprj_o[1]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFE"
    )
        port map (
      I0 => sdo_enb,
      I1 => hkspi_disable_reg_0,
      I2 => \wb_dat_o_reg[28]_i_29_0\(3),
      I3 => mprj_i(3),
      I4 => \wb_dat_o[28]_i_8_0\(3),
      O => mgmt_io_oeb_hk(0)
    );
\mprj_o[1]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => sdo,
      I1 => hkspi_disable_reg_0,
      I2 => \wb_dat_o_reg[28]_i_29_0\(3),
      I3 => mprj_i(3),
      I4 => \mprj_o[1]_INST_0_i_1_0\(0),
      O => \mprj_o[1]_INST_0_i_4_n_0\
    );
pass_thru_mgmt_delay_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \^pre_pass_thru_mgmt_reg_0\,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \count_reg_n_0_[2]\,
      I3 => p_0_in0,
      I4 => \count_reg_n_0_[0]\,
      I5 => \^pass_thru_mgmt_delay_reg_0\,
      O => pass_thru_mgmt_delay_i_1_n_0
    );
pass_thru_mgmt_delay_reg: unisim.vcomponents.FDCE
     port map (
      C => mprj_i(4),
      CE => '1',
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => pass_thru_mgmt_delay_i_1_n_0,
      Q => \^pass_thru_mgmt_delay_reg_0\
    );
pass_thru_mgmt_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => pass_thru_mgmt,
      O => pass_thru_mgmt_i_1_n_0
    );
pass_thru_mgmt_reg: unisim.vcomponents.FDCE
     port map (
      C => mprj_i(4),
      CE => '1',
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => pass_thru_mgmt_i_1_n_0,
      Q => pass_thru_mgmt
    );
pass_thru_user_delay_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => pre_pass_thru_user_reg_n_0,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \count_reg_n_0_[2]\,
      I3 => p_0_in0,
      I4 => \count_reg_n_0_[0]\,
      I5 => \^pass_thru_user_delay__0\,
      O => pass_thru_user_delay_i_1_n_0
    );
pass_thru_user_delay_reg: unisim.vcomponents.FDCE
     port map (
      C => mprj_i(4),
      CE => '1',
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => pass_thru_user_delay_i_1_n_0,
      Q => \^pass_thru_user_delay__0\
    );
pass_thru_user_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[2]\,
      I1 => \^pass_thru_user\,
      O => pass_thru_user_i_1_n_0
    );
pass_thru_user_reg: unisim.vcomponents.FDCE
     port map (
      C => mprj_i(4),
      CE => '1',
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => pass_thru_user_i_1_n_0,
      Q => \^pass_thru_user\
    );
pll_bypass_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => mgmt_gpio_data(0),
      I1 => cwstb,
      I2 => pll_bypass_i_2_n_0,
      I3 => \ldata[6]_i_6_n_0\,
      I4 => pll_bypass_reg_0,
      O => pll_bypass_reg
    );
pll_bypass_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => pll_bypass_i_3_n_0,
      I1 => sel0(0),
      I2 => sel0(3),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => sel0(1),
      O => pll_bypass_i_2_n_0
    );
pll_bypass_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001110144455545"
    )
        port map (
      I0 => sel0(5),
      I1 => irq_spi_reg,
      I2 => in10(7),
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => in10(6),
      I5 => \gpio_configure_reg[35][9]\(6),
      O => pll_bypass_i_3_n_0
    );
pll_dco_ena_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[15]\(1),
      I1 => idata(1),
      I2 => irq_spi_reg,
      I3 => pll_ena_i_2_n_0,
      I4 => pll_dco_ena_reg,
      O => \wbbd_data_reg[1]_1\
    );
\pll_div[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => cwstb,
      I1 => sel0(5),
      I2 => sel0(6),
      I3 => sel0(1),
      I4 => \pll_div[4]_i_2_n_0\,
      I5 => \ldata[6]_i_6_n_0\,
      O => wbbd_write_reg_2(0)
    );
\pll_div[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(4),
      O => \pll_div[4]_i_2_n_0\
    );
pll_ena_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[15]\(0),
      I1 => mprj_i(2),
      I2 => irq_spi_reg,
      I3 => pll_ena_i_2_n_0,
      I4 => pll_ena_reg,
      O => \wbbd_data_reg[0]_1\
    );
pll_ena_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => cwstb,
      I1 => pll_ena_i_3_n_0,
      I2 => \gpio_configure[36][7]_i_2_n_0\,
      I3 => sel0(1),
      I4 => sel0(2),
      I5 => \ldata[6]_i_6_n_0\,
      O => pll_ena_i_2_n_0
    );
pll_ena_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(6),
      I2 => sel0(5),
      O => pll_ena_i_3_n_0
    );
\pll_sel[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => cwstb,
      I1 => \pll_sel[2]_i_2_n_0\,
      I2 => \pll_sel[2]_i_3_n_0\,
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \ldata[6]_i_6_n_0\,
      O => wbbd_write_reg_3(0)
    );
\pll_sel[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(6),
      I2 => sel0(5),
      O => \pll_sel[2]_i_2_n_0\
    );
\pll_sel[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAE5404"
    )
        port map (
      I0 => irq_spi_reg,
      I1 => in10(5),
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => in10(4),
      I4 => \gpio_configure_reg[35][9]\(4),
      I5 => sel0(2),
      O => \pll_sel[2]_i_3_n_0\
    );
\pll_trim[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => sel0(3),
      I1 => \pll_trim[15]_i_2_n_0\,
      I2 => \ldata[6]_i_6_n_0\,
      I3 => sel0(0),
      I4 => sel0(6),
      I5 => sel0(5),
      O => \wbbd_addr_reg[3]\
    );
\pll_trim[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF47FFFFFFFFFFFF"
    )
        port map (
      I0 => irq_spi_reg_0,
      I1 => irq_spi_reg,
      I2 => wrstb,
      I3 => sel0(4),
      I4 => sel0(1),
      I5 => sel0(2),
      O => \pll_trim[15]_i_2_n_0\
    );
\pll_trim[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => \pll_trim[23]_i_2_n_0\,
      I2 => sel0(6),
      I3 => sel0(4),
      I4 => cwstb,
      I5 => sel0(5),
      O => wbbd_busy_reg_26
    );
\pll_trim[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(3),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \pll_trim[23]_i_2_n_0\
    );
\pll_trim[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[15]\(0),
      I1 => mprj_i(2),
      I2 => irq_spi_reg,
      I3 => \pll_trim[25]_i_2_n_0\,
      I4 => \pll_trim_reg[24]\,
      O => \wbbd_data_reg[0]_2\
    );
\pll_trim[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[15]\(1),
      I1 => idata(1),
      I2 => irq_spi_reg,
      I3 => \pll_trim[25]_i_2_n_0\,
      I4 => \pll_trim_reg[25]\,
      O => \wbbd_data_reg[1]_2\
    );
\pll_trim[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(3),
      I2 => sel0(0),
      I3 => cwstb,
      I4 => sel0(2),
      I5 => \pll_trim[25]_i_3_n_0\,
      O => \pll_trim[25]_i_2_n_0\
    );
\pll_trim[25]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => sel0(1),
      I2 => sel0(6),
      I3 => sel0(5),
      O => \pll_trim[25]_i_3_n_0\
    );
\pll_trim[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => sel0(0),
      I1 => \pll_trim[7]_i_2_n_0\,
      I2 => \ldata[6]_i_6_n_0\,
      I3 => sel0(1),
      I4 => sel0(6),
      I5 => sel0(5),
      O => \wbbd_addr_reg[0]_7\
    );
\pll_trim[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF47FFFFFFFFFFFF"
    )
        port map (
      I0 => irq_spi_reg_0,
      I1 => irq_spi_reg,
      I2 => wrstb,
      I3 => sel0(4),
      I4 => sel0(3),
      I5 => sel0(2),
      O => \pll_trim[7]_i_2_n_0\
    );
\pll_trim[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \gpio_configure_reg[35][9]\(1),
      I1 => in10(1),
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => in10(2),
      I4 => irq_spi_reg,
      O => sel0(1)
    );
pre_pass_thru_mgmt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30F0B8F0F0F0F0F0"
    )
        port map (
      I0 => mprj_i(2),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \^pre_pass_thru_mgmt_reg_0\,
      I3 => \count_reg_n_0_[2]\,
      I4 => p_0_in0,
      I5 => \count_reg_n_0_[0]\,
      O => pre_pass_thru_mgmt_i_1_n_0
    );
pre_pass_thru_mgmt_reg: unisim.vcomponents.FDCE
     port map (
      C => mprj_i(4),
      CE => '1',
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => pre_pass_thru_mgmt_i_1_n_0,
      Q => \^pre_pass_thru_mgmt_reg_0\
    );
pre_pass_thru_user_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40000000"
    )
        port map (
      I0 => \count_reg_n_0_[0]\,
      I1 => \count_reg_n_0_[2]\,
      I2 => mprj_i(2),
      I3 => p_0_in0,
      I4 => pre_pass_thru_user,
      I5 => pre_pass_thru_user_reg_n_0,
      O => pre_pass_thru_user_i_1_n_0
    );
pre_pass_thru_user_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08000000AA000000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => pre_pass_thru_user_reg_n_0,
      I2 => \^pre_pass_thru_mgmt_reg_0\,
      I3 => \count_reg_n_0_[2]\,
      I4 => p_0_in0,
      I5 => \count_reg_n_0_[0]\,
      O => pre_pass_thru_user
    );
pre_pass_thru_user_reg: unisim.vcomponents.FDCE
     port map (
      C => mprj_i(4),
      CE => '1',
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => pre_pass_thru_user_i_1_n_0,
      Q => pre_pass_thru_user_reg_n_0
    );
\predata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \predata[6]_i_1_n_0\
    );
\predata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_i(4),
      CE => \predata[6]_i_1_n_0\,
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => mprj_i(2),
      Q => idata(1)
    );
\predata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_i(4),
      CE => \predata[6]_i_1_n_0\,
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => idata(1),
      Q => idata(2)
    );
\predata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_i(4),
      CE => \predata[6]_i_1_n_0\,
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => idata(2),
      Q => idata(3)
    );
\predata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_i(4),
      CE => \predata[6]_i_1_n_0\,
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => idata(3),
      Q => idata(4)
    );
\predata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_i(4),
      CE => \predata[6]_i_1_n_0\,
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => idata(4),
      Q => idata(5)
    );
\predata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_i(4),
      CE => \predata[6]_i_1_n_0\,
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => idata(5),
      Q => idata(6)
    );
\predata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => mprj_i(4),
      CE => \predata[6]_i_1_n_0\,
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => idata(6),
      Q => idata(7)
    );
\pwr_ctrl_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => cwstb,
      I1 => sel0(0),
      I2 => sel0(5),
      I3 => sel0(4),
      I4 => \gpio_configure[24][7]_i_2_n_0\,
      I5 => \ldata[6]_i_6_n_0\,
      O => wbbd_write_reg_1(0)
    );
rdstb_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000800FF00080000"
    )
        port map (
      I0 => readmode_reg_n_0,
      I1 => \count_reg_n_0_[2]\,
      I2 => rdstb_i_2_n_0,
      I3 => \FSM_onehot_state_reg_n_0_[0]\,
      I4 => rdstb_i_3_n_0,
      I5 => rdstb,
      O => rdstb_i_1_n_0
    );
rdstb_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \count_reg_n_0_[0]\,
      I1 => p_0_in0,
      O => rdstb_i_2_n_0
    );
rdstb_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFDFFFDFFF0000"
    )
        port map (
      I0 => \count_reg_n_0_[2]\,
      I1 => readmode_reg_n_0,
      I2 => \count_reg_n_0_[0]\,
      I3 => p_0_in0,
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \FSM_onehot_state_reg_n_0_[3]\,
      O => rdstb_i_3_n_0
    );
rdstb_reg: unisim.vcomponents.FDCE
     port map (
      C => mprj_i(4),
      CE => '1',
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => rdstb_i_1_n_0,
      Q => rdstb
    );
readmode_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => mprj_i(2),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \count_reg_n_0_[2]\,
      I3 => p_0_in0,
      I4 => \count_reg_n_0_[0]\,
      I5 => readmode_reg_n_0,
      O => readmode_i_1_n_0
    );
readmode_reg: unisim.vcomponents.FDCE
     port map (
      C => mprj_i(4),
      CE => '1',
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => readmode_i_1_n_0,
      Q => readmode_reg_n_0
    );
reset_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => mgmt_gpio_data(0),
      I1 => cwstb,
      I2 => reset_reg,
      I3 => \ldata[6]_i_6_n_0\,
      I4 => \wb_dat_o_reg[7]\,
      O => reset_reg_reg
    );
reset_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => pll_bypass_i_3_n_0,
      I1 => sel0(0),
      I2 => sel0(3),
      I3 => sel0(1),
      I4 => sel0(2),
      I5 => sel0(4),
      O => reset_reg
    );
sdoenb_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4447"
    )
        port map (
      I0 => readmode_reg_n_0,
      I1 => \FSM_onehot_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_state_reg_n_0_[2]\,
      O => sdoenb_i_1_n_0
    );
sdoenb_reg: unisim.vcomponents.FDPE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_i(4),
      CE => '1',
      D => sdoenb_i_1_n_0,
      PRE => \FSM_onehot_state[4]_i_2_n_0\,
      Q => sdo_enb
    );
serial_bb_enable_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => wrstb,
      I1 => irq_spi_reg,
      I2 => irq_spi_reg_0,
      I3 => serial_xfer_i_2_n_0,
      O => wrstb_reg_0
    );
serial_xfer_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB000B088800080"
    )
        port map (
      I0 => mgmt_gpio_data(0),
      I1 => serial_xfer_i_2_n_0,
      I2 => wrstb,
      I3 => irq_spi_reg,
      I4 => irq_spi_reg_0,
      I5 => serial_xfer,
      O => wrstb_reg_2
    );
serial_xfer_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => sel0(3),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(4),
      I5 => \pll_sel[2]_i_2_n_0\,
      O => serial_xfer_i_2_n_0
    );
\shift_register[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => serial_bb_data_1,
      I1 => p_47_in(0),
      I2 => \shift_register_reg[0]\(0),
      O => \^d\(0)
    );
\shift_register[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => serial_bb_data_2,
      I1 => p_47_in(0),
      I2 => \shift_register_reg[0]_0\(0),
      O => \^serial_bb_data_2_reg\(0)
    );
trap_output_dest_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \mgmt_gpio_data_reg[15]\(0),
      I1 => mprj_i(2),
      I2 => irq_spi_reg,
      I3 => clk2_output_dest_i_2_n_0,
      I4 => trap_output_dest,
      O => \wbbd_data_reg[0]_0\
    );
\wb_dat_o[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^wbbd_busy_reg\,
      O => \FSM_onehot_wbbd_state_reg[3]_5\
    );
\wb_dat_o[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4A4540400000000"
    )
        port map (
      I0 => \wb_dat_o[31]_i_4_n_0\,
      I1 => \wb_dat_o_reg[10]_i_2_n_0\,
      I2 => \ldata[6]_i_4_n_0\,
      I3 => \wb_dat_o[10]_i_3_n_0\,
      I4 => \wb_dat_o[10]_i_4_n_0\,
      I5 => \ldata[6]_i_6_n_0\,
      O => \^wbbd_busy_reg_30\
    );
\wb_dat_o[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0A000000F0F00"
    )
        port map (
      I0 => \wb_dat_o[10]_i_4_0\,
      I1 => \wb_dat_o[10]_i_27_n_0\,
      I2 => sel0(3),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => sel0(2),
      O => \wb_dat_o[10]_i_13_n_0\
    );
\wb_dat_o[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_4_0\(10),
      I1 => \wb_dat_o_reg[28]_i_4_1\(2),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_4_1\(10),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_15_0\(2),
      O => \wb_dat_o[10]_i_14_n_0\
    );
\wb_dat_o[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_4_2\(10),
      I1 => \wb_dat_o_reg[28]_i_4_3\(2),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_4_3\(10),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_4_0\(2),
      O => \wb_dat_o[10]_i_15_n_0\
    );
\wb_dat_o[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_5_0\(10),
      I1 => \wb_dat_o_reg[28]_i_5_1\(2),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_5_1\(10),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_4_2\(2),
      O => \wb_dat_o[10]_i_16_n_0\
    );
\wb_dat_o[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_5_2\(10),
      I1 => \wb_dat_o_reg[28]_i_5_3\(2),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_5_3\(10),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_5_0\(2),
      O => \wb_dat_o[10]_i_17_n_0\
    );
\wb_dat_o[10]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \wb_dat_o[28]_i_8_0\(10),
      I1 => sel0(0),
      I2 => \wb_dat_o[28]_i_8_1\(2),
      O => \wb_dat_o[10]_i_20_n_0\
    );
\wb_dat_o[10]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \wb_dat_o[10]_i_13_0\,
      I1 => sel0(0),
      I2 => \wb_dat_o[10]_i_13_1\,
      O => \wb_dat_o[10]_i_27_n_0\
    );
\wb_dat_o[10]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_31_0\(10),
      I1 => \wb_dat_o_reg[28]_i_31_1\(2),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_31_1\(10),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_30_0\(2),
      O => \wb_dat_o[10]_i_28_n_0\
    );
\wb_dat_o[10]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_31_2\(10),
      I1 => \wb_dat_o_reg[28]_i_31_3\(2),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_31_3\(10),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_31_0\(2),
      O => \wb_dat_o[10]_i_29_n_0\
    );
\wb_dat_o[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAC0AAC0AACFAAC0"
    )
        port map (
      I0 => \wb_dat_o_reg[10]_i_7_n_0\,
      I1 => \wb_dat_o[10]_i_8_n_0\,
      I2 => sel0(3),
      I3 => sel0(5),
      I4 => \wb_dat_o[10]_i_9_n_0\,
      I5 => sel0(2),
      O => \wb_dat_o[10]_i_3_n_0\
    );
\wb_dat_o[10]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_32_0\(10),
      I1 => \wb_dat_o_reg[28]_i_32_1\(2),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_32_1\(10),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_31_2\(2),
      O => \wb_dat_o[10]_i_30_n_0\
    );
\wb_dat_o[10]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_32_2\(10),
      I1 => \wb_dat_o_reg[28]_i_32_3\(2),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_32_3\(10),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_32_0\(2),
      O => \wb_dat_o[10]_i_31_n_0\
    );
\wb_dat_o[10]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_14_0\(10),
      I1 => \wb_dat_o_reg[28]_i_14_1\(2),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_14_1\(10),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_5_2\(2),
      O => \wb_dat_o[10]_i_32_n_0\
    );
\wb_dat_o[10]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_14_2\(10),
      I1 => \wb_dat_o_reg[28]_i_14_3\(2),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_14_3\(10),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_14_0\(2),
      O => \wb_dat_o[10]_i_33_n_0\
    );
\wb_dat_o[10]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mprj_i(18),
      I1 => mprj_i(26),
      I2 => sel0(1),
      I3 => mprj_i(34),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_14_2\(2),
      O => \wb_dat_o[10]_i_34_n_0\
    );
\wb_dat_o[10]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \wb_dat_o_reg[11]_i_21_0\(2),
      I1 => sel0(1),
      I2 => mprj_i(2),
      I3 => sel0(0),
      I4 => mprj_i(10),
      O => \wb_dat_o[10]_i_35_n_0\
    );
\wb_dat_o[10]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_16_0\(10),
      I1 => \wb_dat_o_reg[28]_i_16_1\(2),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_16_1\(10),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_32_2\(2),
      O => \wb_dat_o[10]_i_36_n_0\
    );
\wb_dat_o[10]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_16_2\(10),
      I1 => \wb_dat_o_reg[28]_i_16_3\(2),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_16_3\(10),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_16_0\(2),
      O => \wb_dat_o[10]_i_37_n_0\
    );
\wb_dat_o[10]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_15_1\(10),
      I1 => \wb_dat_o_reg[28]_i_15_2\(2),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_15_2\(10),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_16_2\(2),
      O => \wb_dat_o[10]_i_38_n_0\
    );
\wb_dat_o[10]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_15_0\(10),
      I1 => \wb_dat_o_reg[28]_i_15_3\(2),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_15_3\(10),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_15_1\(2),
      O => \wb_dat_o[10]_i_39_n_0\
    );
\wb_dat_o[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[10]_i_10_n_0\,
      I1 => \wb_dat_o_reg[10]_i_11_n_0\,
      I2 => sel0(6),
      I3 => \wb_dat_o_reg[10]_i_12_n_0\,
      I4 => sel0(5),
      I5 => \wb_dat_o[10]_i_13_n_0\,
      O => \wb_dat_o[10]_i_4_n_0\
    );
\wb_dat_o[10]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_29_0\(10),
      I1 => \wb_dat_o_reg[28]_i_29_1\(2),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_29_1\(10),
      I4 => sel0(0),
      I5 => \wb_dat_o[28]_i_8_0\(2),
      O => \wb_dat_o[10]_i_40_n_0\
    );
\wb_dat_o[10]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_29_2\(10),
      I1 => \wb_dat_o_reg[28]_i_29_3\(2),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_29_3\(10),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_29_0\(2),
      O => \wb_dat_o[10]_i_41_n_0\
    );
\wb_dat_o[10]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_30_1\(10),
      I1 => \wb_dat_o_reg[28]_i_30_2\(2),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_30_2\(10),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_29_2\(2),
      O => \wb_dat_o[10]_i_42_n_0\
    );
\wb_dat_o[10]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_30_0\(10),
      I1 => \wb_dat_o_reg[28]_i_30_3\(2),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_30_3\(10),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_30_1\(2),
      O => \wb_dat_o[10]_i_43_n_0\
    );
\wb_dat_o[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFA0C000C0A0C000"
    )
        port map (
      I0 => \wb_dat_o[28]_i_8_1\(10),
      I1 => \wb_dat_o[10]_i_20_n_0\,
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => p_45_in(1),
      O => \wb_dat_o[10]_i_8_n_0\
    );
\wb_dat_o[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => p_47_in(1),
      I1 => \wb_dat_o[28]_i_8_2\(2),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \wb_dat_o[10]_i_3_0\(2),
      O => \wb_dat_o[10]_i_9_n_0\
    );
\wb_dat_o[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4A4540400000000"
    )
        port map (
      I0 => \wb_dat_o[31]_i_4_n_0\,
      I1 => \wb_dat_o_reg[11]_i_2_n_0\,
      I2 => \ldata[6]_i_4_n_0\,
      I3 => \wb_dat_o[11]_i_3_n_0\,
      I4 => \wb_dat_o_reg[11]_i_4_n_0\,
      I5 => \ldata[6]_i_6_n_0\,
      O => \^wbbd_busy_reg_31\
    );
\wb_dat_o[11]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[11]_i_18_n_0\,
      I1 => \wb_dat_o_reg[11]_i_19_n_0\,
      I2 => sel0(5),
      I3 => sel0(3),
      I4 => \wb_dat_o[11]_i_20_n_0\,
      O => \wb_dat_o[11]_i_10_n_0\
    );
\wb_dat_o[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[11]_i_21_n_0\,
      I1 => \wb_dat_o_reg[11]_i_22_n_0\,
      I2 => sel0(5),
      I3 => \wb_dat_o_reg[11]_i_23_n_0\,
      I4 => sel0(3),
      I5 => \wb_dat_o_reg[11]_i_24_n_0\,
      O => \wb_dat_o[11]_i_11_n_0\
    );
\wb_dat_o[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_4_0\(11),
      I1 => \wb_dat_o_reg[28]_i_4_1\(3),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_4_1\(11),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_15_0\(3),
      O => \wb_dat_o[11]_i_12_n_0\
    );
\wb_dat_o[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_4_2\(11),
      I1 => \wb_dat_o_reg[28]_i_4_3\(3),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_4_3\(11),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_4_0\(3),
      O => \wb_dat_o[11]_i_13_n_0\
    );
\wb_dat_o[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_5_0\(11),
      I1 => \wb_dat_o_reg[28]_i_5_1\(3),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_5_1\(11),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_4_2\(3),
      O => \wb_dat_o[11]_i_14_n_0\
    );
\wb_dat_o[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_5_2\(11),
      I1 => \wb_dat_o_reg[28]_i_5_3\(3),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_5_3\(11),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_5_0\(3),
      O => \wb_dat_o[11]_i_15_n_0\
    );
\wb_dat_o[11]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => sel0(2),
      I1 => \wb_dat_o[11]_i_10_0\,
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \wb_dat_o[11]_i_10_1\,
      I5 => \wb_dat_o[11]_i_10_2\,
      O => \wb_dat_o[11]_i_20_n_0\
    );
\wb_dat_o[11]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_31_0\(11),
      I1 => \wb_dat_o_reg[28]_i_31_1\(3),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_31_1\(11),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_30_0\(3),
      O => \wb_dat_o[11]_i_25_n_0\
    );
\wb_dat_o[11]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_31_2\(11),
      I1 => \wb_dat_o_reg[28]_i_31_3\(3),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_31_3\(11),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_31_0\(3),
      O => \wb_dat_o[11]_i_26_n_0\
    );
\wb_dat_o[11]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_32_0\(11),
      I1 => \wb_dat_o_reg[28]_i_32_1\(3),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_32_1\(11),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_31_2\(3),
      O => \wb_dat_o[11]_i_27_n_0\
    );
\wb_dat_o[11]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_32_2\(11),
      I1 => \wb_dat_o_reg[28]_i_32_3\(3),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_32_3\(11),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_32_0\(3),
      O => \wb_dat_o[11]_i_28_n_0\
    );
\wb_dat_o[11]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_30_1\(11),
      I1 => \wb_dat_o_reg[28]_i_30_2\(3),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_30_2\(11),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_29_2\(3),
      O => \wb_dat_o[11]_i_29_n_0\
    );
\wb_dat_o[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAC0AAC0AACFAAC0"
    )
        port map (
      I0 => \wb_dat_o_reg[11]_i_7_n_0\,
      I1 => \wb_dat_o[11]_i_8_n_0\,
      I2 => sel0(3),
      I3 => sel0(5),
      I4 => \wb_dat_o[11]_i_9_n_0\,
      I5 => sel0(2),
      O => \wb_dat_o[11]_i_3_n_0\
    );
\wb_dat_o[11]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_30_0\(11),
      I1 => \wb_dat_o_reg[28]_i_30_3\(3),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_30_3\(11),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_30_1\(3),
      O => \wb_dat_o[11]_i_30_n_0\
    );
\wb_dat_o[11]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_29_0\(11),
      I1 => \wb_dat_o_reg[28]_i_29_1\(3),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_29_1\(11),
      I4 => sel0(0),
      I5 => \wb_dat_o[28]_i_8_0\(3),
      O => \wb_dat_o[11]_i_31_n_0\
    );
\wb_dat_o[11]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_29_2\(11),
      I1 => \wb_dat_o_reg[28]_i_29_3\(3),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_29_3\(11),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_29_0\(3),
      O => \wb_dat_o[11]_i_32_n_0\
    );
\wb_dat_o[11]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mprj_i(19),
      I1 => mprj_i(27),
      I2 => sel0(1),
      I3 => mprj_i(35),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_14_2\(3),
      O => \wb_dat_o[11]_i_33_n_0\
    );
\wb_dat_o[11]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \wb_dat_o_reg[11]_i_21_0\(3),
      I1 => sel0(1),
      I2 => mprj_i(3),
      I3 => sel0(0),
      I4 => mprj_i(11),
      O => \wb_dat_o[11]_i_34_n_0\
    );
\wb_dat_o[11]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_14_0\(11),
      I1 => \wb_dat_o_reg[28]_i_14_1\(3),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_14_1\(11),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_5_2\(3),
      O => \wb_dat_o[11]_i_35_n_0\
    );
\wb_dat_o[11]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_14_2\(11),
      I1 => \wb_dat_o_reg[28]_i_14_3\(3),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_14_3\(11),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_14_0\(3),
      O => \wb_dat_o[11]_i_36_n_0\
    );
\wb_dat_o[11]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_15_1\(11),
      I1 => \wb_dat_o_reg[28]_i_15_2\(3),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_15_2\(11),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_16_2\(3),
      O => \wb_dat_o[11]_i_37_n_0\
    );
\wb_dat_o[11]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_15_0\(11),
      I1 => \wb_dat_o_reg[28]_i_15_3\(3),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_15_3\(11),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_15_1\(3),
      O => \wb_dat_o[11]_i_38_n_0\
    );
\wb_dat_o[11]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_16_0\(11),
      I1 => \wb_dat_o_reg[28]_i_16_1\(3),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_16_1\(11),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_32_2\(3),
      O => \wb_dat_o[11]_i_39_n_0\
    );
\wb_dat_o[11]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_16_2\(11),
      I1 => \wb_dat_o_reg[28]_i_16_3\(3),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_16_3\(11),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_16_0\(3),
      O => \wb_dat_o[11]_i_40_n_0\
    );
\wb_dat_o[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => \wb_dat_o[28]_i_8_0\(11),
      I1 => \wb_dat_o[28]_i_8_1\(3),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \wb_dat_o[28]_i_8_1\(11),
      I5 => sel0(2),
      O => \wb_dat_o[11]_i_8_n_0\
    );
\wb_dat_o[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => p_47_in(2),
      I1 => \wb_dat_o[28]_i_8_2\(3),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \wb_dat_o_reg[29]_i_3_0\(0),
      O => \wb_dat_o[11]_i_9_n_0\
    );
\wb_dat_o[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808A80"
    )
        port map (
      I0 => \ldata[6]_i_6_n_0\,
      I1 => \ldata_reg[6]_i_5_n_0\,
      I2 => \ldata[6]_i_4_n_0\,
      I3 => \wb_dat_o_reg[14]_i_2_n_0\,
      I4 => \wb_dat_o[31]_i_4_n_0\,
      O => wbbd_busy_reg_33
    );
\wb_dat_o[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => \^fsm_onehot_wbbd_state_reg[4]\,
      O => \FSM_onehot_wbbd_state_reg[0]_10\
    );
\wb_dat_o[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => Q(4),
      I1 => \^pre_pass_thru_mgmt_reg_0\,
      I2 => \^pass_thru_mgmt_delay_reg_0\,
      I3 => \wb_dat_o_reg[7]\,
      I4 => resetb,
      O => \^fsm_onehot_wbbd_state_reg[4]\
    );
\wb_dat_o[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(5),
      I4 => \^wbbd_busy_reg\,
      O => \FSM_onehot_wbbd_state_reg[0]_6\
    );
\wb_dat_o[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(5),
      I4 => \^wbbd_busy_reg_29\,
      O => \FSM_onehot_wbbd_state_reg[0]_5\
    );
\wb_dat_o[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(5),
      I4 => \^wbbd_busy_reg_30\,
      O => \FSM_onehot_wbbd_state_reg[0]_4\
    );
\wb_dat_o[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(5),
      I4 => \^wbbd_busy_reg_31\,
      O => \FSM_onehot_wbbd_state_reg[0]_3\
    );
\wb_dat_o[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^wbbd_busy_reg_29\,
      O => \FSM_onehot_wbbd_state_reg[3]_4\
    );
\wb_dat_o[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => \^fsm_onehot_wbbd_state_reg[6]\,
      O => \FSM_onehot_wbbd_state_reg[0]_9\
    );
\wb_dat_o[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => Q(5),
      I1 => \^pre_pass_thru_mgmt_reg_0\,
      I2 => \^pass_thru_mgmt_delay_reg_0\,
      I3 => \wb_dat_o_reg[7]\,
      I4 => resetb,
      O => \^fsm_onehot_wbbd_state_reg[6]\
    );
\wb_dat_o[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(6),
      I4 => \^wbbd_busy_reg\,
      O => \FSM_onehot_wbbd_state_reg[0]_2\
    );
\wb_dat_o[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(6),
      I4 => \^wbbd_busy_reg_29\,
      O => \FSM_onehot_wbbd_state_reg[0]_1\
    );
\wb_dat_o[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(6),
      I4 => \^wbbd_busy_reg_30\,
      O => \FSM_onehot_wbbd_state_reg[0]_0\
    );
\wb_dat_o[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(6),
      I4 => \^wbbd_busy_reg_31\,
      O => \FSM_onehot_wbbd_state_reg[0]\
    );
\wb_dat_o[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFF400000000000"
    )
        port map (
      I0 => sel0(5),
      I1 => \wb_dat_o_reg[28]_i_2_n_0\,
      I2 => sel0(6),
      I3 => sel0(4),
      I4 => \wb_dat_o[28]_i_3_n_0\,
      I5 => \ldata[6]_i_6_n_0\,
      O => \^wbbd_addr_reg[5]\
    );
\wb_dat_o[28]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_4_2\(12),
      I1 => \wb_dat_o_reg[28]_i_4_3\(4),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_4_3\(12),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_4_0\(4),
      O => \wb_dat_o[28]_i_10_n_0\
    );
\wb_dat_o[28]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_5_0\(12),
      I1 => \wb_dat_o_reg[28]_i_5_1\(4),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_5_1\(12),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_4_2\(4),
      O => \wb_dat_o[28]_i_11_n_0\
    );
\wb_dat_o[28]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_5_2\(12),
      I1 => \wb_dat_o_reg[28]_i_5_3\(4),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_5_3\(12),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_5_0\(4),
      O => \wb_dat_o[28]_i_12_n_0\
    );
\wb_dat_o[28]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => mprj_i(12),
      I1 => sel0(0),
      I2 => mprj_i(4),
      I3 => sel0(1),
      I4 => sel0(2),
      I5 => \wb_dat_o[28]_i_22_n_0\,
      O => \wb_dat_o[28]_i_13_n_0\
    );
\wb_dat_o[28]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \wb_dat_o[28]_i_7_0\,
      I1 => \wb_dat_o[28]_i_7_1\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \wb_dat_o[28]_i_7_2\,
      O => \wb_dat_o[28]_i_18_n_0\
    );
\wb_dat_o[28]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C000000000"
    )
        port map (
      I0 => \wb_dat_o[28]_i_8_0\(12),
      I1 => \wb_dat_o[28]_i_8_1\(4),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \wb_dat_o[28]_i_8_1\(12),
      I5 => sel0(2),
      O => \wb_dat_o[28]_i_20_n_0\
    );
\wb_dat_o[28]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => p_47_in(3),
      I1 => \wb_dat_o[28]_i_8_2\(4),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \wb_dat_o_reg[29]_i_3_0\(1),
      O => \wb_dat_o[28]_i_21_n_0\
    );
\wb_dat_o[28]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mprj_i(20),
      I1 => mprj_i(28),
      I2 => sel0(1),
      I3 => mprj_i(36),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_14_2\(4),
      O => \wb_dat_o[28]_i_22_n_0\
    );
\wb_dat_o[28]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_14_0\(12),
      I1 => \wb_dat_o_reg[28]_i_14_1\(4),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_14_1\(12),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_5_2\(4),
      O => \wb_dat_o[28]_i_23_n_0\
    );
\wb_dat_o[28]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_14_2\(12),
      I1 => \wb_dat_o_reg[28]_i_14_3\(4),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_14_3\(12),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_14_0\(4),
      O => \wb_dat_o[28]_i_24_n_0\
    );
\wb_dat_o[28]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_15_1\(12),
      I1 => \wb_dat_o_reg[28]_i_15_2\(4),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_15_2\(12),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_16_2\(4),
      O => \wb_dat_o[28]_i_25_n_0\
    );
\wb_dat_o[28]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_15_0\(12),
      I1 => \wb_dat_o_reg[28]_i_15_3\(4),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_15_3\(12),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_15_1\(4),
      O => \wb_dat_o[28]_i_26_n_0\
    );
\wb_dat_o[28]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_16_0\(12),
      I1 => \wb_dat_o_reg[28]_i_16_1\(4),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_16_1\(12),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_32_2\(4),
      O => \wb_dat_o[28]_i_27_n_0\
    );
\wb_dat_o[28]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_16_2\(12),
      I1 => \wb_dat_o_reg[28]_i_16_3\(4),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_16_3\(12),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_16_0\(4),
      O => \wb_dat_o[28]_i_28_n_0\
    );
\wb_dat_o[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFCFAFCAA0C0A0C"
    )
        port map (
      I0 => \wb_dat_o[28]_i_6_n_0\,
      I1 => \wb_dat_o[28]_i_7_n_0\,
      I2 => sel0(4),
      I3 => sel0(6),
      I4 => sel0(5),
      I5 => \wb_dat_o[28]_i_8_n_0\,
      O => \wb_dat_o[28]_i_3_n_0\
    );
\wb_dat_o[28]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_29_0\(12),
      I1 => \wb_dat_o_reg[28]_i_29_1\(4),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_29_1\(12),
      I4 => sel0(0),
      I5 => \wb_dat_o[28]_i_8_0\(4),
      O => \wb_dat_o[28]_i_33_n_0\
    );
\wb_dat_o[28]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_29_2\(12),
      I1 => \wb_dat_o_reg[28]_i_29_3\(4),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_29_3\(12),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_29_0\(4),
      O => \wb_dat_o[28]_i_34_n_0\
    );
\wb_dat_o[28]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_30_1\(12),
      I1 => \wb_dat_o_reg[28]_i_30_2\(4),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_30_2\(12),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_29_2\(4),
      O => \wb_dat_o[28]_i_35_n_0\
    );
\wb_dat_o[28]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_30_0\(12),
      I1 => \wb_dat_o_reg[28]_i_30_3\(4),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_30_3\(12),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_30_1\(4),
      O => \wb_dat_o[28]_i_36_n_0\
    );
\wb_dat_o[28]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_31_0\(12),
      I1 => \wb_dat_o_reg[28]_i_31_1\(4),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_31_1\(12),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_30_0\(4),
      O => \wb_dat_o[28]_i_37_n_0\
    );
\wb_dat_o[28]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_31_2\(12),
      I1 => \wb_dat_o_reg[28]_i_31_3\(4),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_31_3\(12),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_31_0\(4),
      O => \wb_dat_o[28]_i_38_n_0\
    );
\wb_dat_o[28]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_32_0\(12),
      I1 => \wb_dat_o_reg[28]_i_32_1\(4),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_32_1\(12),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_31_2\(4),
      O => \wb_dat_o[28]_i_39_n_0\
    );
\wb_dat_o[28]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_32_2\(12),
      I1 => \wb_dat_o_reg[28]_i_32_3\(4),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_32_3\(12),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_32_0\(4),
      O => \wb_dat_o[28]_i_40_n_0\
    );
\wb_dat_o[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o[28]_i_13_n_0\,
      I1 => \wb_dat_o_reg[28]_i_14_n_0\,
      I2 => sel0(5),
      I3 => \wb_dat_o_reg[28]_i_15_n_0\,
      I4 => sel0(3),
      I5 => \wb_dat_o_reg[28]_i_16_n_0\,
      O => \wb_dat_o[28]_i_6_n_0\
    );
\wb_dat_o[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B88888BB8888"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_17_n_0\,
      I1 => sel0(5),
      I2 => \wb_dat_o[28]_i_18_n_0\,
      I3 => sel0(3),
      I4 => sel0(1),
      I5 => sel0(2),
      O => \wb_dat_o[28]_i_7_n_0\
    );
\wb_dat_o[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAC0AAC0AACFAAC0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_19_n_0\,
      I1 => \wb_dat_o[28]_i_20_n_0\,
      I2 => sel0(3),
      I3 => sel0(5),
      I4 => \wb_dat_o[28]_i_21_n_0\,
      I5 => sel0(2),
      O => \wb_dat_o[28]_i_8_n_0\
    );
\wb_dat_o[28]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_4_0\(12),
      I1 => \wb_dat_o_reg[28]_i_4_1\(4),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_4_1\(12),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_15_0\(4),
      O => \wb_dat_o[28]_i_9_n_0\
    );
\wb_dat_o[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4A4540400000000"
    )
        port map (
      I0 => \wb_dat_o[31]_i_4_n_0\,
      I1 => \wb_dat_o_reg[29]_i_2_n_0\,
      I2 => \ldata[6]_i_4_n_0\,
      I3 => \wb_dat_o_reg[29]_i_3_n_0\,
      I4 => \wb_dat_o_reg[29]_i_4_n_0\,
      I5 => \ldata[6]_i_6_n_0\,
      O => \^wbbd_busy_reg_27\
    );
\wb_dat_o[29]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \wb_dat_o[29]_i_15_n_0\,
      I1 => \wb_dat_o[29]_i_16_n_0\,
      I2 => sel0(5),
      I3 => sel0(3),
      I4 => \wb_dat_o[29]_i_17_n_0\,
      O => \wb_dat_o[29]_i_10_n_0\
    );
\wb_dat_o[29]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o[29]_i_18_n_0\,
      I1 => \wb_dat_o[29]_i_19_n_0\,
      I2 => sel0(5),
      I3 => \wb_dat_o[29]_i_20_n_0\,
      I4 => sel0(3),
      I5 => \wb_dat_o[29]_i_21_n_0\,
      O => \wb_dat_o[29]_i_11_n_0\
    );
\wb_dat_o[29]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_4_1\(5),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_15_0\(5),
      I3 => sel0(0),
      O => \wb_dat_o[29]_i_12_n_0\
    );
\wb_dat_o[29]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_5_1\(5),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_4_2\(5),
      I3 => sel0(0),
      O => \wb_dat_o[29]_i_13_n_0\
    );
\wb_dat_o[29]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_30_3\(5),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_30_1\(5),
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \wb_dat_o[29]_i_24_n_0\,
      O => \wb_dat_o[29]_i_15_n_0\
    );
\wb_dat_o[29]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_29_3\(5),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_29_0\(5),
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \wb_dat_o[29]_i_25_n_0\,
      O => \wb_dat_o[29]_i_16_n_0\
    );
\wb_dat_o[29]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => sel0(2),
      I1 => \wb_dat_o[29]_i_10_0\,
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \wb_dat_o[29]_i_10_1\,
      I5 => \wb_dat_o[29]_i_10_2\,
      O => \wb_dat_o[29]_i_17_n_0\
    );
\wb_dat_o[29]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => mprj_i(13),
      I1 => sel0(0),
      I2 => mprj_i(5),
      I3 => sel0(1),
      I4 => sel0(2),
      I5 => \wb_dat_o[29]_i_26_n_0\,
      O => \wb_dat_o[29]_i_18_n_0\
    );
\wb_dat_o[29]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_14_3\(5),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_14_0\(5),
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \wb_dat_o[29]_i_27_n_0\,
      O => \wb_dat_o[29]_i_19_n_0\
    );
\wb_dat_o[29]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_15_3\(5),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_15_1\(5),
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \wb_dat_o[29]_i_28_n_0\,
      O => \wb_dat_o[29]_i_20_n_0\
    );
\wb_dat_o[29]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_16_3\(5),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_16_0\(5),
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \wb_dat_o[29]_i_29_n_0\,
      O => \wb_dat_o[29]_i_21_n_0\
    );
\wb_dat_o[29]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_31_3\(5),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_31_0\(5),
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \wb_dat_o[29]_i_30_n_0\,
      O => \wb_dat_o[29]_i_22_n_0\
    );
\wb_dat_o[29]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_32_3\(5),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_32_0\(5),
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \wb_dat_o[29]_i_31_n_0\,
      O => \wb_dat_o[29]_i_23_n_0\
    );
\wb_dat_o[29]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_30_2\(5),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_29_2\(5),
      I3 => sel0(0),
      O => \wb_dat_o[29]_i_24_n_0\
    );
\wb_dat_o[29]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_29_1\(5),
      I1 => sel0(1),
      I2 => \wb_dat_o[28]_i_8_0\(5),
      I3 => sel0(0),
      O => \wb_dat_o[29]_i_25_n_0\
    );
\wb_dat_o[29]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mprj_i(21),
      I1 => mprj_i(29),
      I2 => sel0(1),
      I3 => mprj_i(37),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_14_2\(5),
      O => \wb_dat_o[29]_i_26_n_0\
    );
\wb_dat_o[29]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_14_1\(5),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_5_2\(5),
      I3 => sel0(0),
      O => \wb_dat_o[29]_i_27_n_0\
    );
\wb_dat_o[29]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_15_2\(5),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_16_2\(5),
      I3 => sel0(0),
      O => \wb_dat_o[29]_i_28_n_0\
    );
\wb_dat_o[29]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_16_1\(5),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_32_2\(5),
      I3 => sel0(0),
      O => \wb_dat_o[29]_i_29_n_0\
    );
\wb_dat_o[29]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_31_1\(5),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_30_0\(5),
      I3 => sel0(0),
      O => \wb_dat_o[29]_i_30_n_0\
    );
\wb_dat_o[29]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_32_1\(5),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_31_2\(5),
      I3 => sel0(0),
      O => \wb_dat_o[29]_i_31_n_0\
    );
\wb_dat_o[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_4_3\(5),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_4_0\(5),
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \wb_dat_o[29]_i_12_n_0\,
      O => \wb_dat_o[29]_i_5_n_0\
    );
\wb_dat_o[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_5_3\(5),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_5_0\(5),
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \wb_dat_o[29]_i_13_n_0\,
      O => \wb_dat_o[29]_i_6_n_0\
    );
\wb_dat_o[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEEFEBBBAAABA"
    )
        port map (
      I0 => sel0(3),
      I1 => irq_spi_reg,
      I2 => in10(6),
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => in10(5),
      I5 => \gpio_configure_reg[35][9]\(5),
      O => \wb_dat_o[29]_i_7_n_0\
    );
\wb_dat_o[29]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C808"
    )
        port map (
      I0 => \wb_dat_o_reg[29]_i_3_0\(2),
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => \^d\(0),
      I4 => \ldata[6]_i_14_n_0\,
      O => \wb_dat_o[29]_i_8_n_0\
    );
\wb_dat_o[29]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8888888888888"
    )
        port map (
      I0 => \wb_dat_o_reg[29]_i_14_n_0\,
      I1 => \ldata[6]_i_14_n_0\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \wb_dat_o[28]_i_8_1\(5),
      I5 => sel0(2),
      O => \wb_dat_o[29]_i_9_n_0\
    );
\wb_dat_o[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^wbbd_busy_reg_30\,
      O => \FSM_onehot_wbbd_state_reg[3]_3\
    );
\wb_dat_o[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ldata[6]_i_3_n_0\,
      I1 => \ldata[6]_i_4_n_0\,
      I2 => \ldata_reg[6]_i_5_n_0\,
      I3 => \ldata[6]_i_6_n_0\,
      O => wbbd_busy_reg_32
    );
\wb_dat_o[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => \^fsm_onehot_wbbd_state_reg[8]\,
      O => \FSM_onehot_wbbd_state_reg[0]_8\
    );
\wb_dat_o[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => \wb_dat_o[28]_i_8_1\(7),
      I3 => sel0(2),
      O => \wb_dat_o[31]_i_10_n_0\
    );
\wb_dat_o[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_31_3\(7),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_31_0\(7),
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \wb_dat_o[31]_i_17_n_0\,
      O => \wb_dat_o[31]_i_11_n_0\
    );
\wb_dat_o[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_32_3\(7),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_32_0\(7),
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \wb_dat_o[31]_i_18_n_0\,
      O => \wb_dat_o[31]_i_12_n_0\
    );
\wb_dat_o[31]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \wb_dat_o[31]_i_19_n_0\,
      I1 => \wb_dat_o[31]_i_20_n_0\,
      I2 => sel0(5),
      I3 => sel0(3),
      I4 => \wb_dat_o[31]_i_21_n_0\,
      O => \wb_dat_o[31]_i_13_n_0\
    );
\wb_dat_o[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o[31]_i_22_n_0\,
      I1 => \wb_dat_o[31]_i_23_n_0\,
      I2 => sel0(5),
      I3 => \wb_dat_o[31]_i_24_n_0\,
      I4 => sel0(3),
      I5 => \wb_dat_o[31]_i_25_n_0\,
      O => \wb_dat_o[31]_i_14_n_0\
    );
\wb_dat_o[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_4_1\(7),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_15_0\(7),
      I3 => sel0(0),
      O => \wb_dat_o[31]_i_15_n_0\
    );
\wb_dat_o[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_5_1\(7),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_4_2\(7),
      I3 => sel0(0),
      O => \wb_dat_o[31]_i_16_n_0\
    );
\wb_dat_o[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_31_1\(7),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_30_0\(7),
      I3 => sel0(0),
      O => \wb_dat_o[31]_i_17_n_0\
    );
\wb_dat_o[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_32_1\(7),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_31_2\(7),
      I3 => sel0(0),
      O => \wb_dat_o[31]_i_18_n_0\
    );
\wb_dat_o[31]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_30_3\(7),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_30_1\(7),
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \wb_dat_o[31]_i_26_n_0\,
      O => \wb_dat_o[31]_i_19_n_0\
    );
\wb_dat_o[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => Q(6),
      I1 => \^pre_pass_thru_mgmt_reg_0\,
      I2 => \^pass_thru_mgmt_delay_reg_0\,
      I3 => \wb_dat_o_reg[7]\,
      I4 => resetb,
      O => \^fsm_onehot_wbbd_state_reg[8]\
    );
\wb_dat_o[31]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_29_3\(7),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_29_0\(7),
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \wb_dat_o[31]_i_27_n_0\,
      O => \wb_dat_o[31]_i_20_n_0\
    );
\wb_dat_o[31]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => sel0(2),
      I1 => \wb_dat_o[31]_i_13_0\,
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \wb_dat_o[31]_i_13_1\,
      I5 => \wb_dat_o[31]_i_13_2\,
      O => \wb_dat_o[31]_i_21_n_0\
    );
\wb_dat_o[31]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => mprj_i(15),
      I1 => sel0(0),
      I2 => mprj_i(7),
      I3 => sel0(1),
      I4 => sel0(2),
      I5 => \wb_dat_o[31]_i_28_n_0\,
      O => \wb_dat_o[31]_i_22_n_0\
    );
\wb_dat_o[31]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_14_3\(7),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_14_0\(7),
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \wb_dat_o[31]_i_29_n_0\,
      O => \wb_dat_o[31]_i_23_n_0\
    );
\wb_dat_o[31]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_15_3\(7),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_15_1\(7),
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \wb_dat_o[31]_i_30_n_0\,
      O => \wb_dat_o[31]_i_24_n_0\
    );
\wb_dat_o[31]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_16_3\(7),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_16_0\(7),
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \wb_dat_o[31]_i_31_n_0\,
      O => \wb_dat_o[31]_i_25_n_0\
    );
\wb_dat_o[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_30_2\(7),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_29_2\(7),
      I3 => sel0(0),
      O => \wb_dat_o[31]_i_26_n_0\
    );
\wb_dat_o[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_29_1\(7),
      I1 => sel0(1),
      I2 => \wb_dat_o[28]_i_8_0\(7),
      I3 => sel0(0),
      O => \wb_dat_o[31]_i_27_n_0\
    );
\wb_dat_o[31]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => mprj_i(23),
      I1 => mprj_i(31),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_14_2\(7),
      I4 => sel0(0),
      O => \wb_dat_o[31]_i_28_n_0\
    );
\wb_dat_o[31]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_14_1\(7),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_5_2\(7),
      I3 => sel0(0),
      O => \wb_dat_o[31]_i_29_n_0\
    );
\wb_dat_o[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4A4540400000000"
    )
        port map (
      I0 => \wb_dat_o[31]_i_4_n_0\,
      I1 => \wb_dat_o_reg[31]_i_5_n_0\,
      I2 => \ldata[6]_i_4_n_0\,
      I3 => \wb_dat_o[31]_i_6_n_0\,
      I4 => \wb_dat_o_reg[31]_i_7_n_0\,
      I5 => \ldata[6]_i_6_n_0\,
      O => \^wbbd_busy_reg_28\
    );
\wb_dat_o[31]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_15_2\(7),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_16_2\(7),
      I3 => sel0(0),
      O => \wb_dat_o[31]_i_30_n_0\
    );
\wb_dat_o[31]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_16_1\(7),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_32_2\(7),
      I3 => sel0(0),
      O => \wb_dat_o[31]_i_31_n_0\
    );
\wb_dat_o[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(6),
      I2 => sel0(5),
      O => \wb_dat_o[31]_i_4_n_0\
    );
\wb_dat_o[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8C83808"
    )
        port map (
      I0 => \wb_dat_o[31]_i_10_n_0\,
      I1 => sel0(3),
      I2 => sel0(5),
      I3 => \wb_dat_o[31]_i_11_n_0\,
      I4 => \wb_dat_o[31]_i_12_n_0\,
      O => \wb_dat_o[31]_i_6_n_0\
    );
\wb_dat_o[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_4_3\(7),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_4_0\(7),
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \wb_dat_o[31]_i_15_n_0\,
      O => \wb_dat_o[31]_i_8_n_0\
    );
\wb_dat_o[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_5_3\(7),
      I1 => sel0(1),
      I2 => \wb_dat_o_reg[28]_i_5_0\(7),
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \wb_dat_o[31]_i_16_n_0\,
      O => \wb_dat_o[31]_i_9_n_0\
    );
\wb_dat_o[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^wbbd_busy_reg_31\,
      O => \FSM_onehot_wbbd_state_reg[3]_2\
    );
\wb_dat_o[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^wbbd_addr_reg[5]\,
      O => \FSM_onehot_wbbd_state_reg[3]_1\
    );
\wb_dat_o[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^wbbd_busy_reg_27\,
      O => \FSM_onehot_wbbd_state_reg[3]_0\
    );
\wb_dat_o[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => \^fsm_onehot_wbbd_state_reg[2]\,
      O => \FSM_onehot_wbbd_state_reg[3]_6\
    );
\wb_dat_o[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAEAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \ldata[6]_i_3_n_0\,
      I2 => \ldata[6]_i_4_n_0\,
      I3 => \ldata_reg[6]_i_5_n_0\,
      I4 => \ldata[6]_i_6_n_0\,
      O => \FSM_onehot_wbbd_state_reg[0]_7\
    );
\wb_dat_o[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => Q(2),
      I1 => \^pre_pass_thru_mgmt_reg_0\,
      I2 => \^pass_thru_mgmt_delay_reg_0\,
      I3 => \wb_dat_o_reg[7]\,
      I4 => resetb,
      O => \^fsm_onehot_wbbd_state_reg[2]\
    );
\wb_dat_o[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^wbbd_busy_reg_28\,
      O => \FSM_onehot_wbbd_state_reg[3]\
    );
\wb_dat_o[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4A4540400000000"
    )
        port map (
      I0 => \wb_dat_o[31]_i_4_n_0\,
      I1 => \wb_dat_o_reg[8]_i_2_n_0\,
      I2 => \ldata[6]_i_4_n_0\,
      I3 => \wb_dat_o[8]_i_3_n_0\,
      I4 => \wb_dat_o[8]_i_4_n_0\,
      I5 => \ldata[6]_i_6_n_0\,
      O => \^wbbd_busy_reg\
    );
\wb_dat_o[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0CFA0C0A0C0A0C0"
    )
        port map (
      I0 => \wb_dat_o[8]_i_27_n_0\,
      I1 => \wb_dat_o[8]_i_28_n_0\,
      I2 => sel0(3),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \wb_dat_o[8]_i_13_n_0\
    );
\wb_dat_o[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_4_0\(8),
      I1 => \wb_dat_o_reg[28]_i_4_1\(0),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_4_1\(8),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_15_0\(0),
      O => \wb_dat_o[8]_i_14_n_0\
    );
\wb_dat_o[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_4_2\(8),
      I1 => \wb_dat_o_reg[28]_i_4_3\(0),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_4_3\(8),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_4_0\(0),
      O => \wb_dat_o[8]_i_15_n_0\
    );
\wb_dat_o[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_5_0\(8),
      I1 => \wb_dat_o_reg[28]_i_5_1\(0),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_5_1\(8),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_4_2\(0),
      O => \wb_dat_o[8]_i_16_n_0\
    );
\wb_dat_o[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_5_2\(8),
      I1 => \wb_dat_o_reg[28]_i_5_3\(0),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_5_3\(8),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_5_0\(0),
      O => \wb_dat_o[8]_i_17_n_0\
    );
\wb_dat_o[8]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o[28]_i_8_0\(8),
      I1 => \wb_dat_o[28]_i_8_1\(0),
      I2 => sel0(1),
      I3 => \wb_dat_o[28]_i_8_1\(8),
      I4 => sel0(0),
      I5 => p_44_in(0),
      O => \wb_dat_o[8]_i_20_n_0\
    );
\wb_dat_o[8]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \wb_dat_o[8]_i_13_0\,
      I1 => \wb_dat_o[8]_i_13_1\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \wb_dat_o[8]_i_13_2\,
      O => \wb_dat_o[8]_i_27_n_0\
    );
\wb_dat_o[8]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ext_reset,
      I1 => user_irq(0),
      I2 => sel0(1),
      I3 => pll_bypass_reg_0,
      I4 => sel0(0),
      I5 => pll_ena_reg,
      O => \wb_dat_o[8]_i_28_n_0\
    );
\wb_dat_o[8]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_31_0\(8),
      I1 => \wb_dat_o_reg[28]_i_31_1\(0),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_31_1\(8),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_30_0\(0),
      O => \wb_dat_o[8]_i_29_n_0\
    );
\wb_dat_o[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAC0AAC0AACFAAC0"
    )
        port map (
      I0 => \wb_dat_o_reg[8]_i_7_n_0\,
      I1 => \wb_dat_o[8]_i_8_n_0\,
      I2 => sel0(3),
      I3 => sel0(5),
      I4 => \wb_dat_o[8]_i_9_n_0\,
      I5 => sel0(2),
      O => \wb_dat_o[8]_i_3_n_0\
    );
\wb_dat_o[8]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_31_2\(8),
      I1 => \wb_dat_o_reg[28]_i_31_3\(0),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_31_3\(8),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_31_0\(0),
      O => \wb_dat_o[8]_i_30_n_0\
    );
\wb_dat_o[8]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_32_0\(8),
      I1 => \wb_dat_o_reg[28]_i_32_1\(0),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_32_1\(8),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_31_2\(0),
      O => \wb_dat_o[8]_i_31_n_0\
    );
\wb_dat_o[8]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_32_2\(8),
      I1 => \wb_dat_o_reg[28]_i_32_3\(0),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_32_3\(8),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_32_0\(0),
      O => \wb_dat_o[8]_i_32_n_0\
    );
\wb_dat_o[8]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_14_0\(8),
      I1 => \wb_dat_o_reg[28]_i_14_1\(0),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_14_1\(8),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_5_2\(0),
      O => \wb_dat_o[8]_i_33_n_0\
    );
\wb_dat_o[8]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_14_2\(8),
      I1 => \wb_dat_o_reg[28]_i_14_3\(0),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_14_3\(8),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_14_0\(0),
      O => \wb_dat_o[8]_i_34_n_0\
    );
\wb_dat_o[8]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mprj_i(16),
      I1 => mprj_i(24),
      I2 => sel0(1),
      I3 => mprj_i(32),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_14_2\(0),
      O => \wb_dat_o[8]_i_35_n_0\
    );
\wb_dat_o[8]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => hkspi_disable_reg_0,
      I1 => \wb_dat_o_reg[11]_i_21_0\(0),
      I2 => sel0(1),
      I3 => mprj_i(0),
      I4 => sel0(0),
      I5 => mprj_i(8),
      O => \wb_dat_o[8]_i_36_n_0\
    );
\wb_dat_o[8]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_16_0\(8),
      I1 => \wb_dat_o_reg[28]_i_16_1\(0),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_16_1\(8),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_32_2\(0),
      O => \wb_dat_o[8]_i_37_n_0\
    );
\wb_dat_o[8]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_16_2\(8),
      I1 => \wb_dat_o_reg[28]_i_16_3\(0),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_16_3\(8),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_16_0\(0),
      O => \wb_dat_o[8]_i_38_n_0\
    );
\wb_dat_o[8]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_15_1\(8),
      I1 => \wb_dat_o_reg[28]_i_15_2\(0),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_15_2\(8),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_16_2\(0),
      O => \wb_dat_o[8]_i_39_n_0\
    );
\wb_dat_o[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[8]_i_10_n_0\,
      I1 => \wb_dat_o_reg[8]_i_11_n_0\,
      I2 => sel0(6),
      I3 => \wb_dat_o_reg[8]_i_12_n_0\,
      I4 => sel0(5),
      I5 => \wb_dat_o[8]_i_13_n_0\,
      O => \wb_dat_o[8]_i_4_n_0\
    );
\wb_dat_o[8]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_15_0\(8),
      I1 => \wb_dat_o_reg[28]_i_15_3\(0),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_15_3\(8),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_15_1\(0),
      O => \wb_dat_o[8]_i_40_n_0\
    );
\wb_dat_o[8]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_29_0\(8),
      I1 => \wb_dat_o_reg[28]_i_29_1\(0),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_29_1\(8),
      I4 => sel0(0),
      I5 => \wb_dat_o[28]_i_8_0\(0),
      O => \wb_dat_o[8]_i_41_n_0\
    );
\wb_dat_o[8]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_29_2\(8),
      I1 => \wb_dat_o_reg[28]_i_29_3\(0),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_29_3\(8),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_29_0\(0),
      O => \wb_dat_o[8]_i_42_n_0\
    );
\wb_dat_o[8]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_30_1\(8),
      I1 => \wb_dat_o_reg[28]_i_30_2\(0),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_30_2\(8),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_29_2\(0),
      O => \wb_dat_o[8]_i_43_n_0\
    );
\wb_dat_o[8]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_30_0\(8),
      I1 => \wb_dat_o_reg[28]_i_30_3\(0),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_30_3\(8),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_30_1\(0),
      O => \wb_dat_o[8]_i_44_n_0\
    );
\wb_dat_o[8]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^pre_pass_thru_mgmt_reg_0\,
      I1 => \^pass_thru_mgmt_delay_reg_0\,
      I2 => \wb_dat_o_reg[7]\,
      O => ext_reset
    );
\wb_dat_o[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => \wb_dat_o[8]_i_20_n_0\,
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => trap_output_dest,
      O => \wb_dat_o[8]_i_8_n_0\
    );
\wb_dat_o[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o[8]_i_3_0\,
      I1 => \wb_dat_o[28]_i_8_2\(0),
      I2 => sel0(1),
      I3 => \wb_dat_o[10]_i_3_0\(0),
      I4 => sel0(0),
      I5 => \pll_trim_reg[24]\,
      O => \wb_dat_o[8]_i_9_n_0\
    );
\wb_dat_o[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4A4540400000000"
    )
        port map (
      I0 => \wb_dat_o[31]_i_4_n_0\,
      I1 => \wb_dat_o_reg[9]_i_2_n_0\,
      I2 => \ldata[6]_i_4_n_0\,
      I3 => \wb_dat_o[9]_i_3_n_0\,
      I4 => \wb_dat_o[9]_i_4_n_0\,
      I5 => \ldata[6]_i_6_n_0\,
      O => \^wbbd_busy_reg_29\
    );
\wb_dat_o[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0000F00C0"
    )
        port map (
      I0 => \wb_dat_o[9]_i_27_n_0\,
      I1 => pll_dco_ena_reg,
      I2 => sel0(3),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => sel0(2),
      O => \wb_dat_o[9]_i_13_n_0\
    );
\wb_dat_o[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_4_0\(9),
      I1 => \wb_dat_o_reg[28]_i_4_1\(1),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_4_1\(9),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_15_0\(1),
      O => \wb_dat_o[9]_i_14_n_0\
    );
\wb_dat_o[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_4_2\(9),
      I1 => \wb_dat_o_reg[28]_i_4_3\(1),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_4_3\(9),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_4_0\(1),
      O => \wb_dat_o[9]_i_15_n_0\
    );
\wb_dat_o[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_5_0\(9),
      I1 => \wb_dat_o_reg[28]_i_5_1\(1),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_5_1\(9),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_4_2\(1),
      O => \wb_dat_o[9]_i_16_n_0\
    );
\wb_dat_o[9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_5_2\(9),
      I1 => \wb_dat_o_reg[28]_i_5_3\(1),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_5_3\(9),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_5_0\(1),
      O => \wb_dat_o[9]_i_17_n_0\
    );
\wb_dat_o[9]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o[28]_i_8_0\(9),
      I1 => \wb_dat_o[28]_i_8_1\(1),
      I2 => sel0(1),
      I3 => \wb_dat_o[28]_i_8_1\(9),
      I4 => sel0(0),
      I5 => p_44_in(1),
      O => \wb_dat_o[9]_i_20_n_0\
    );
\wb_dat_o[9]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \wb_dat_o[9]_i_13_0\,
      I1 => \wb_dat_o[9]_i_13_1\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \wb_dat_o[9]_i_13_2\,
      O => \wb_dat_o[9]_i_27_n_0\
    );
\wb_dat_o[9]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_31_0\(9),
      I1 => \wb_dat_o_reg[28]_i_31_1\(1),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_31_1\(9),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_30_0\(1),
      O => \wb_dat_o[9]_i_28_n_0\
    );
\wb_dat_o[9]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_31_2\(9),
      I1 => \wb_dat_o_reg[28]_i_31_3\(1),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_31_3\(9),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_31_0\(1),
      O => \wb_dat_o[9]_i_29_n_0\
    );
\wb_dat_o[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAC0AAC0AACFAAC0"
    )
        port map (
      I0 => \wb_dat_o_reg[9]_i_7_n_0\,
      I1 => \wb_dat_o[9]_i_8_n_0\,
      I2 => sel0(3),
      I3 => sel0(5),
      I4 => \wb_dat_o[9]_i_9_n_0\,
      I5 => sel0(2),
      O => \wb_dat_o[9]_i_3_n_0\
    );
\wb_dat_o[9]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_32_0\(9),
      I1 => \wb_dat_o_reg[28]_i_32_1\(1),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_32_1\(9),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_31_2\(1),
      O => \wb_dat_o[9]_i_30_n_0\
    );
\wb_dat_o[9]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_32_2\(9),
      I1 => \wb_dat_o_reg[28]_i_32_3\(1),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_32_3\(9),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_32_0\(1),
      O => \wb_dat_o[9]_i_31_n_0\
    );
\wb_dat_o[9]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_14_0\(9),
      I1 => \wb_dat_o_reg[28]_i_14_1\(1),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_14_1\(9),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_5_2\(1),
      O => \wb_dat_o[9]_i_32_n_0\
    );
\wb_dat_o[9]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_14_2\(9),
      I1 => \wb_dat_o_reg[28]_i_14_3\(1),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_14_3\(9),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_14_0\(1),
      O => \wb_dat_o[9]_i_33_n_0\
    );
\wb_dat_o[9]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mprj_i(17),
      I1 => mprj_i(25),
      I2 => sel0(1),
      I3 => mprj_i(33),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_14_2\(1),
      O => \wb_dat_o[9]_i_34_n_0\
    );
\wb_dat_o[9]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \wb_dat_o_reg[11]_i_21_0\(1),
      I1 => sel0(1),
      I2 => mprj_i(1),
      I3 => sel0(0),
      I4 => mprj_i(9),
      O => \wb_dat_o[9]_i_35_n_0\
    );
\wb_dat_o[9]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_16_0\(9),
      I1 => \wb_dat_o_reg[28]_i_16_1\(1),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_16_1\(9),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_32_2\(1),
      O => \wb_dat_o[9]_i_36_n_0\
    );
\wb_dat_o[9]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_16_2\(9),
      I1 => \wb_dat_o_reg[28]_i_16_3\(1),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_16_3\(9),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_16_0\(1),
      O => \wb_dat_o[9]_i_37_n_0\
    );
\wb_dat_o[9]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_15_1\(9),
      I1 => \wb_dat_o_reg[28]_i_15_2\(1),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_15_2\(9),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_16_2\(1),
      O => \wb_dat_o[9]_i_38_n_0\
    );
\wb_dat_o[9]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_15_0\(9),
      I1 => \wb_dat_o_reg[28]_i_15_3\(1),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_15_3\(9),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_15_1\(1),
      O => \wb_dat_o[9]_i_39_n_0\
    );
\wb_dat_o[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[9]_i_10_n_0\,
      I1 => \wb_dat_o_reg[9]_i_11_n_0\,
      I2 => sel0(6),
      I3 => \wb_dat_o_reg[9]_i_12_n_0\,
      I4 => sel0(5),
      I5 => \wb_dat_o[9]_i_13_n_0\,
      O => \wb_dat_o[9]_i_4_n_0\
    );
\wb_dat_o[9]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_29_0\(9),
      I1 => \wb_dat_o_reg[28]_i_29_1\(1),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_29_1\(9),
      I4 => sel0(0),
      I5 => \wb_dat_o[28]_i_8_0\(1),
      O => \wb_dat_o[9]_i_40_n_0\
    );
\wb_dat_o[9]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_29_2\(9),
      I1 => \wb_dat_o_reg[28]_i_29_3\(1),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_29_3\(9),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_29_0\(1),
      O => \wb_dat_o[9]_i_41_n_0\
    );
\wb_dat_o[9]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_30_1\(9),
      I1 => \wb_dat_o_reg[28]_i_30_2\(1),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_30_2\(9),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_29_2\(1),
      O => \wb_dat_o[9]_i_42_n_0\
    );
\wb_dat_o[9]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \wb_dat_o_reg[28]_i_30_0\(9),
      I1 => \wb_dat_o_reg[28]_i_30_3\(1),
      I2 => sel0(1),
      I3 => \wb_dat_o_reg[28]_i_30_3\(9),
      I4 => sel0(0),
      I5 => \wb_dat_o_reg[28]_i_30_1\(1),
      O => \wb_dat_o[9]_i_43_n_0\
    );
\wb_dat_o[9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => \wb_dat_o[9]_i_20_n_0\,
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => p_45_in(0),
      O => \wb_dat_o[9]_i_8_n_0\
    );
\wb_dat_o[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_47_in(0),
      I1 => \wb_dat_o[28]_i_8_2\(1),
      I2 => sel0(1),
      I3 => \wb_dat_o[10]_i_3_0\(1),
      I4 => sel0(0),
      I5 => \pll_trim_reg[25]\,
      O => \wb_dat_o[9]_i_9_n_0\
    );
\wb_dat_o_reg[10]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wb_dat_o_reg[10]_i_21_n_0\,
      I1 => \wb_dat_o_reg[10]_i_22_n_0\,
      O => \wb_dat_o_reg[10]_i_10_n_0\,
      S => sel0(3)
    );
\wb_dat_o_reg[10]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wb_dat_o_reg[10]_i_23_n_0\,
      I1 => \wb_dat_o_reg[10]_i_24_n_0\,
      O => \wb_dat_o_reg[10]_i_11_n_0\,
      S => sel0(3)
    );
\wb_dat_o_reg[10]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wb_dat_o_reg[10]_i_25_n_0\,
      I1 => \wb_dat_o_reg[10]_i_26_n_0\,
      O => \wb_dat_o_reg[10]_i_12_n_0\,
      S => sel0(3)
    );
\wb_dat_o_reg[10]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[10]_i_28_n_0\,
      I1 => \wb_dat_o[10]_i_29_n_0\,
      O => \wb_dat_o_reg[10]_i_18_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[10]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[10]_i_30_n_0\,
      I1 => \wb_dat_o[10]_i_31_n_0\,
      O => \wb_dat_o_reg[10]_i_19_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[10]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wb_dat_o_reg[10]_i_5_n_0\,
      I1 => \wb_dat_o_reg[10]_i_6_n_0\,
      O => \wb_dat_o_reg[10]_i_2_n_0\,
      S => sel0(3)
    );
\wb_dat_o_reg[10]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[10]_i_32_n_0\,
      I1 => \wb_dat_o[10]_i_33_n_0\,
      O => \wb_dat_o_reg[10]_i_21_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[10]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[10]_i_34_n_0\,
      I1 => \wb_dat_o[10]_i_35_n_0\,
      O => \wb_dat_o_reg[10]_i_22_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[10]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[10]_i_36_n_0\,
      I1 => \wb_dat_o[10]_i_37_n_0\,
      O => \wb_dat_o_reg[10]_i_23_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[10]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[10]_i_38_n_0\,
      I1 => \wb_dat_o[10]_i_39_n_0\,
      O => \wb_dat_o_reg[10]_i_24_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[10]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[10]_i_40_n_0\,
      I1 => \wb_dat_o[10]_i_41_n_0\,
      O => \wb_dat_o_reg[10]_i_25_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[10]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[10]_i_42_n_0\,
      I1 => \wb_dat_o[10]_i_43_n_0\,
      O => \wb_dat_o_reg[10]_i_26_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[10]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[10]_i_14_n_0\,
      I1 => \wb_dat_o[10]_i_15_n_0\,
      O => \wb_dat_o_reg[10]_i_5_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[10]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[10]_i_16_n_0\,
      I1 => \wb_dat_o[10]_i_17_n_0\,
      O => \wb_dat_o_reg[10]_i_6_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[10]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wb_dat_o_reg[10]_i_18_n_0\,
      I1 => \wb_dat_o_reg[10]_i_19_n_0\,
      O => \wb_dat_o_reg[10]_i_7_n_0\,
      S => sel0(3)
    );
\wb_dat_o_reg[11]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[11]_i_25_n_0\,
      I1 => \wb_dat_o[11]_i_26_n_0\,
      O => \wb_dat_o_reg[11]_i_16_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[11]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[11]_i_27_n_0\,
      I1 => \wb_dat_o[11]_i_28_n_0\,
      O => \wb_dat_o_reg[11]_i_17_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[11]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[11]_i_29_n_0\,
      I1 => \wb_dat_o[11]_i_30_n_0\,
      O => \wb_dat_o_reg[11]_i_18_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[11]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[11]_i_31_n_0\,
      I1 => \wb_dat_o[11]_i_32_n_0\,
      O => \wb_dat_o_reg[11]_i_19_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[11]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wb_dat_o_reg[11]_i_5_n_0\,
      I1 => \wb_dat_o_reg[11]_i_6_n_0\,
      O => \wb_dat_o_reg[11]_i_2_n_0\,
      S => sel0(3)
    );
\wb_dat_o_reg[11]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[11]_i_33_n_0\,
      I1 => \wb_dat_o[11]_i_34_n_0\,
      O => \wb_dat_o_reg[11]_i_21_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[11]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[11]_i_35_n_0\,
      I1 => \wb_dat_o[11]_i_36_n_0\,
      O => \wb_dat_o_reg[11]_i_22_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[11]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[11]_i_37_n_0\,
      I1 => \wb_dat_o[11]_i_38_n_0\,
      O => \wb_dat_o_reg[11]_i_23_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[11]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[11]_i_39_n_0\,
      I1 => \wb_dat_o[11]_i_40_n_0\,
      O => \wb_dat_o_reg[11]_i_24_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[11]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[11]_i_10_n_0\,
      I1 => \wb_dat_o[11]_i_11_n_0\,
      O => \wb_dat_o_reg[11]_i_4_n_0\,
      S => sel0(6)
    );
\wb_dat_o_reg[11]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[11]_i_12_n_0\,
      I1 => \wb_dat_o[11]_i_13_n_0\,
      O => \wb_dat_o_reg[11]_i_5_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[11]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[11]_i_14_n_0\,
      I1 => \wb_dat_o[11]_i_15_n_0\,
      O => \wb_dat_o_reg[11]_i_6_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[11]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wb_dat_o_reg[11]_i_16_n_0\,
      I1 => \wb_dat_o_reg[11]_i_17_n_0\,
      O => \wb_dat_o_reg[11]_i_7_n_0\,
      S => sel0(3)
    );
\wb_dat_o_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ldata[6]_i_7_n_0\,
      I1 => \ldata[6]_i_8_n_0\,
      O => \wb_dat_o_reg[14]_i_2_n_0\,
      S => sel0(3)
    );
\wb_dat_o_reg[28]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[28]_i_23_n_0\,
      I1 => \wb_dat_o[28]_i_24_n_0\,
      O => \wb_dat_o_reg[28]_i_14_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[28]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[28]_i_25_n_0\,
      I1 => \wb_dat_o[28]_i_26_n_0\,
      O => \wb_dat_o_reg[28]_i_15_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[28]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[28]_i_27_n_0\,
      I1 => \wb_dat_o[28]_i_28_n_0\,
      O => \wb_dat_o_reg[28]_i_16_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[28]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wb_dat_o_reg[28]_i_29_n_0\,
      I1 => \wb_dat_o_reg[28]_i_30_n_0\,
      O => \wb_dat_o_reg[28]_i_17_n_0\,
      S => sel0(3)
    );
\wb_dat_o_reg[28]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wb_dat_o_reg[28]_i_31_n_0\,
      I1 => \wb_dat_o_reg[28]_i_32_n_0\,
      O => \wb_dat_o_reg[28]_i_19_n_0\,
      S => sel0(3)
    );
\wb_dat_o_reg[28]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wb_dat_o_reg[28]_i_4_n_0\,
      I1 => \wb_dat_o_reg[28]_i_5_n_0\,
      O => \wb_dat_o_reg[28]_i_2_n_0\,
      S => sel0(3)
    );
\wb_dat_o_reg[28]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[28]_i_33_n_0\,
      I1 => \wb_dat_o[28]_i_34_n_0\,
      O => \wb_dat_o_reg[28]_i_29_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[28]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[28]_i_35_n_0\,
      I1 => \wb_dat_o[28]_i_36_n_0\,
      O => \wb_dat_o_reg[28]_i_30_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[28]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[28]_i_37_n_0\,
      I1 => \wb_dat_o[28]_i_38_n_0\,
      O => \wb_dat_o_reg[28]_i_31_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[28]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[28]_i_39_n_0\,
      I1 => \wb_dat_o[28]_i_40_n_0\,
      O => \wb_dat_o_reg[28]_i_32_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[28]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[28]_i_9_n_0\,
      I1 => \wb_dat_o[28]_i_10_n_0\,
      O => \wb_dat_o_reg[28]_i_4_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[28]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[28]_i_11_n_0\,
      I1 => \wb_dat_o[28]_i_12_n_0\,
      O => \wb_dat_o_reg[28]_i_5_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[29]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[29]_i_22_n_0\,
      I1 => \wb_dat_o[29]_i_23_n_0\,
      O => \wb_dat_o_reg[29]_i_14_n_0\,
      S => sel0(3)
    );
\wb_dat_o_reg[29]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[29]_i_5_n_0\,
      I1 => \wb_dat_o[29]_i_6_n_0\,
      O => \wb_dat_o_reg[29]_i_2_n_0\,
      S => sel0(3)
    );
\wb_dat_o_reg[29]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[29]_i_8_n_0\,
      I1 => \wb_dat_o[29]_i_9_n_0\,
      O => \wb_dat_o_reg[29]_i_3_n_0\,
      S => \wb_dat_o[29]_i_7_n_0\
    );
\wb_dat_o_reg[29]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[29]_i_10_n_0\,
      I1 => \wb_dat_o[29]_i_11_n_0\,
      O => \wb_dat_o_reg[29]_i_4_n_0\,
      S => sel0(6)
    );
\wb_dat_o_reg[31]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[31]_i_8_n_0\,
      I1 => \wb_dat_o[31]_i_9_n_0\,
      O => \wb_dat_o_reg[31]_i_5_n_0\,
      S => sel0(3)
    );
\wb_dat_o_reg[31]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[31]_i_13_n_0\,
      I1 => \wb_dat_o[31]_i_14_n_0\,
      O => \wb_dat_o_reg[31]_i_7_n_0\,
      S => sel0(6)
    );
\wb_dat_o_reg[8]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wb_dat_o_reg[8]_i_21_n_0\,
      I1 => \wb_dat_o_reg[8]_i_22_n_0\,
      O => \wb_dat_o_reg[8]_i_10_n_0\,
      S => sel0(3)
    );
\wb_dat_o_reg[8]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wb_dat_o_reg[8]_i_23_n_0\,
      I1 => \wb_dat_o_reg[8]_i_24_n_0\,
      O => \wb_dat_o_reg[8]_i_11_n_0\,
      S => sel0(3)
    );
\wb_dat_o_reg[8]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wb_dat_o_reg[8]_i_25_n_0\,
      I1 => \wb_dat_o_reg[8]_i_26_n_0\,
      O => \wb_dat_o_reg[8]_i_12_n_0\,
      S => sel0(3)
    );
\wb_dat_o_reg[8]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[8]_i_29_n_0\,
      I1 => \wb_dat_o[8]_i_30_n_0\,
      O => \wb_dat_o_reg[8]_i_18_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[8]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[8]_i_31_n_0\,
      I1 => \wb_dat_o[8]_i_32_n_0\,
      O => \wb_dat_o_reg[8]_i_19_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[8]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wb_dat_o_reg[8]_i_5_n_0\,
      I1 => \wb_dat_o_reg[8]_i_6_n_0\,
      O => \wb_dat_o_reg[8]_i_2_n_0\,
      S => sel0(3)
    );
\wb_dat_o_reg[8]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[8]_i_33_n_0\,
      I1 => \wb_dat_o[8]_i_34_n_0\,
      O => \wb_dat_o_reg[8]_i_21_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[8]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[8]_i_35_n_0\,
      I1 => \wb_dat_o[8]_i_36_n_0\,
      O => \wb_dat_o_reg[8]_i_22_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[8]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[8]_i_37_n_0\,
      I1 => \wb_dat_o[8]_i_38_n_0\,
      O => \wb_dat_o_reg[8]_i_23_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[8]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[8]_i_39_n_0\,
      I1 => \wb_dat_o[8]_i_40_n_0\,
      O => \wb_dat_o_reg[8]_i_24_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[8]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[8]_i_41_n_0\,
      I1 => \wb_dat_o[8]_i_42_n_0\,
      O => \wb_dat_o_reg[8]_i_25_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[8]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[8]_i_43_n_0\,
      I1 => \wb_dat_o[8]_i_44_n_0\,
      O => \wb_dat_o_reg[8]_i_26_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[8]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[8]_i_14_n_0\,
      I1 => \wb_dat_o[8]_i_15_n_0\,
      O => \wb_dat_o_reg[8]_i_5_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[8]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[8]_i_16_n_0\,
      I1 => \wb_dat_o[8]_i_17_n_0\,
      O => \wb_dat_o_reg[8]_i_6_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[8]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wb_dat_o_reg[8]_i_18_n_0\,
      I1 => \wb_dat_o_reg[8]_i_19_n_0\,
      O => \wb_dat_o_reg[8]_i_7_n_0\,
      S => sel0(3)
    );
\wb_dat_o_reg[9]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wb_dat_o_reg[9]_i_21_n_0\,
      I1 => \wb_dat_o_reg[9]_i_22_n_0\,
      O => \wb_dat_o_reg[9]_i_10_n_0\,
      S => sel0(3)
    );
\wb_dat_o_reg[9]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wb_dat_o_reg[9]_i_23_n_0\,
      I1 => \wb_dat_o_reg[9]_i_24_n_0\,
      O => \wb_dat_o_reg[9]_i_11_n_0\,
      S => sel0(3)
    );
\wb_dat_o_reg[9]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wb_dat_o_reg[9]_i_25_n_0\,
      I1 => \wb_dat_o_reg[9]_i_26_n_0\,
      O => \wb_dat_o_reg[9]_i_12_n_0\,
      S => sel0(3)
    );
\wb_dat_o_reg[9]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[9]_i_28_n_0\,
      I1 => \wb_dat_o[9]_i_29_n_0\,
      O => \wb_dat_o_reg[9]_i_18_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[9]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[9]_i_30_n_0\,
      I1 => \wb_dat_o[9]_i_31_n_0\,
      O => \wb_dat_o_reg[9]_i_19_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[9]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wb_dat_o_reg[9]_i_5_n_0\,
      I1 => \wb_dat_o_reg[9]_i_6_n_0\,
      O => \wb_dat_o_reg[9]_i_2_n_0\,
      S => sel0(3)
    );
\wb_dat_o_reg[9]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[9]_i_32_n_0\,
      I1 => \wb_dat_o[9]_i_33_n_0\,
      O => \wb_dat_o_reg[9]_i_21_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[9]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[9]_i_34_n_0\,
      I1 => \wb_dat_o[9]_i_35_n_0\,
      O => \wb_dat_o_reg[9]_i_22_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[9]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[9]_i_36_n_0\,
      I1 => \wb_dat_o[9]_i_37_n_0\,
      O => \wb_dat_o_reg[9]_i_23_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[9]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[9]_i_38_n_0\,
      I1 => \wb_dat_o[9]_i_39_n_0\,
      O => \wb_dat_o_reg[9]_i_24_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[9]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[9]_i_40_n_0\,
      I1 => \wb_dat_o[9]_i_41_n_0\,
      O => \wb_dat_o_reg[9]_i_25_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[9]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[9]_i_42_n_0\,
      I1 => \wb_dat_o[9]_i_43_n_0\,
      O => \wb_dat_o_reg[9]_i_26_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[9]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[9]_i_14_n_0\,
      I1 => \wb_dat_o[9]_i_15_n_0\,
      O => \wb_dat_o_reg[9]_i_5_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[9]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_dat_o[9]_i_16_n_0\,
      I1 => \wb_dat_o[9]_i_17_n_0\,
      O => \wb_dat_o_reg[9]_i_6_n_0\,
      S => sel0(2)
    );
\wb_dat_o_reg[9]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wb_dat_o_reg[9]_i_18_n_0\,
      I1 => \wb_dat_o_reg[9]_i_19_n_0\,
      O => \wb_dat_o_reg[9]_i_7_n_0\,
      S => sel0(3)
    );
writemode_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => mprj_i(2),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => p_0_in0,
      I3 => \count_reg_n_0_[0]\,
      I4 => \count_reg_n_0_[2]\,
      I5 => writemode_reg_n_0,
      O => writemode_i_1_n_0
    );
writemode_reg: unisim.vcomponents.FDCE
     port map (
      C => mprj_i(4),
      CE => '1',
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => writemode_i_1_n_0,
      Q => writemode_reg_n_0
    );
wrstb_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000000080000000"
    )
        port map (
      I0 => \count_reg_n_0_[2]\,
      I1 => writemode_reg_n_0,
      I2 => \count_reg_n_0_[0]\,
      I3 => p_0_in0,
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => wrstb,
      O => wrstb_i_1_n_0
    );
wrstb_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => mprj_i(4),
      CE => '1',
      CLR => \FSM_onehot_state[4]_i_2_n_0\,
      D => wrstb_i_1_n_0,
      Q => wrstb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_uart_receive is
  port (
    rx_busy : out STD_LOGIC;
    frame_err_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    frame_err_reg_1 : out STD_LOGIC;
    irq_reg_0 : out STD_LOGIC;
    \rx_data_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clock : in STD_LOGIC;
    wb_rst_i : in STD_LOGIC;
    \rx_buffer_reg[7]\ : in STD_LOGIC;
    rx_finish : in STD_LOGIC;
    mprj_i : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_uart_receive : entity is "uart_receive";
end design_1_caravel_0_0_uart_receive;

architecture STRUCTURE of design_1_caravel_0_0_uart_receive is
  signal \FSM_sequential_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \clk_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt[10]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt[11]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt[12]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt[13]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt[14]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt[15]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt[16]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt[17]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt[18]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt[19]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt[20]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt[21]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt[22]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt[23]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt[24]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt[25]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt[26]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt[27]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt[28]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt[29]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt[30]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt[31]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt[31]_i_2_n_0\ : STD_LOGIC;
  signal \clk_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt[9]_i_1_n_0\ : STD_LOGIC;
  signal \clk_cnt_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \clk_cnt_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \clk_cnt_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \clk_cnt_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \clk_cnt_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \clk_cnt_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \clk_cnt_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \clk_cnt_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \clk_cnt_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \clk_cnt_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \clk_cnt_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \clk_cnt_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \clk_cnt_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \clk_cnt_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \clk_cnt_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \clk_cnt_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \clk_cnt_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \clk_cnt_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \clk_cnt_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \clk_cnt_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \clk_cnt_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \clk_cnt_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \clk_cnt_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \clk_cnt_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \clk_cnt_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \clk_cnt_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \clk_cnt_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \clk_cnt_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \clk_cnt_reg[31]_i_3_n_5\ : STD_LOGIC;
  signal \clk_cnt_reg[31]_i_3_n_6\ : STD_LOGIC;
  signal \clk_cnt_reg[31]_i_3_n_7\ : STD_LOGIC;
  signal \clk_cnt_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \clk_cnt_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \clk_cnt_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \clk_cnt_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \clk_cnt_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \clk_cnt_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \clk_cnt_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \clk_cnt_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \clk_cnt_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[11]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[12]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[13]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[14]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[15]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[16]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[17]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[18]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[19]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[20]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[21]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[22]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[23]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[24]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[25]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[26]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[27]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[28]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[29]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[30]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[31]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[9]\ : STD_LOGIC;
  signal frame_err_i_1_n_0 : STD_LOGIC;
  signal \^frame_err_reg_1\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal irq_i_1_n_0 : STD_LOGIC;
  signal \^irq_reg_0\ : STD_LOGIC;
  signal \rx_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[1]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[2]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[3]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[4]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[7]_i_2_n_0\ : STD_LOGIC;
  signal \^rx_data_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rx_index[0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_index[1]_i_1_n_0\ : STD_LOGIC;
  signal \rx_index[2]_i_1_n_0\ : STD_LOGIC;
  signal \rx_index[2]_i_2_n_0\ : STD_LOGIC;
  signal \rx_index_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_index_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_index_reg_n_0_[2]\ : STD_LOGIC;
  signal state1 : STD_LOGIC;
  signal state11_out : STD_LOGIC;
  signal \state1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \state1_carry__0_n_0\ : STD_LOGIC;
  signal \state1_carry__0_n_1\ : STD_LOGIC;
  signal \state1_carry__0_n_2\ : STD_LOGIC;
  signal \state1_carry__0_n_3\ : STD_LOGIC;
  signal \state1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \state1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \state1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \state1_carry__1_n_2\ : STD_LOGIC;
  signal \state1_carry__1_n_3\ : STD_LOGIC;
  signal state1_carry_i_1_n_0 : STD_LOGIC;
  signal state1_carry_i_2_n_0 : STD_LOGIC;
  signal state1_carry_i_3_n_0 : STD_LOGIC;
  signal state1_carry_i_4_n_0 : STD_LOGIC;
  signal state1_carry_n_0 : STD_LOGIC;
  signal state1_carry_n_1 : STD_LOGIC;
  signal state1_carry_n_2 : STD_LOGIC;
  signal state1_carry_n_3 : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_clk_cnt_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_clk_cnt_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_state1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state1_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_3\ : label is "soft_lutpair95";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "START_BIT:001,GET_DATA:010,STOP_BIT:011,FRAME_ERR:110,IRQ:100,WAIT_READ:101,WAIT:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "START_BIT:001,GET_DATA:010,STOP_BIT:011,FRAME_ERR:110,IRQ:100,WAIT_READ:101,WAIT:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "START_BIT:001,GET_DATA:010,STOP_BIT:011,FRAME_ERR:110,IRQ:100,WAIT_READ:101,WAIT:000";
  attribute SOFT_HLUTNM of \clk_cnt[0]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \clk_cnt[10]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \clk_cnt[11]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \clk_cnt[12]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \clk_cnt[13]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \clk_cnt[14]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \clk_cnt[15]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \clk_cnt[16]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \clk_cnt[17]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \clk_cnt[18]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \clk_cnt[19]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \clk_cnt[1]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \clk_cnt[20]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \clk_cnt[21]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \clk_cnt[22]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \clk_cnt[23]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \clk_cnt[24]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \clk_cnt[25]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \clk_cnt[26]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \clk_cnt[27]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \clk_cnt[28]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \clk_cnt[29]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \clk_cnt[2]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \clk_cnt[30]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \clk_cnt[31]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \clk_cnt[3]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \clk_cnt[4]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \clk_cnt[5]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \clk_cnt[6]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \clk_cnt[7]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \clk_cnt[8]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \clk_cnt[9]_i_1\ : label is "soft_lutpair111";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \clk_cnt_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \clk_cnt_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \clk_cnt_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \clk_cnt_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \clk_cnt_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \clk_cnt_reg[31]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \clk_cnt_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \clk_cnt_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \rx_data[0]_i_2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \rx_data[1]_i_2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \rx_data[2]_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \rx_data[3]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \rx_data[4]_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \rx_data[5]_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \rx_data[6]_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \rx_data[7]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \rx_index[2]_i_2\ : label is "soft_lutpair95";
begin
  frame_err_reg_1 <= \^frame_err_reg_1\;
  irq_reg_0 <= \^irq_reg_0\;
  \rx_data_reg[7]_0\(7 downto 0) <= \^rx_data_reg[7]_0\(7 downto 0);
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF5F00"
    )
        port map (
      I0 => \state__0\(1),
      I1 => rx_finish,
      I2 => \state__0\(2),
      I3 => \FSM_sequential_state[2]_i_2_n_0\,
      I4 => \state__0\(0),
      O => \FSM_sequential_state[0]_i_1_n_0\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15FF4400"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      I2 => mprj_i(0),
      I3 => \FSM_sequential_state[2]_i_2_n_0\,
      I4 => \state__0\(1),
      O => \FSM_sequential_state[1]_i_1_n_0\
    );
\FSM_sequential_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"13FF8800"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => rx_finish,
      I3 => \FSM_sequential_state[2]_i_2_n_0\,
      I4 => \state__0\(2),
      O => \FSM_sequential_state[2]_i_1_n_0\
    );
\FSM_sequential_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBABAAAABBAB"
    )
        port map (
      I0 => \state__0\(2),
      I1 => mprj_i(0),
      I2 => \state__0\(0),
      I3 => state11_out,
      I4 => \state__0\(1),
      I5 => \FSM_sequential_state[2]_i_3_n_0\,
      O => \FSM_sequential_state[2]_i_2_n_0\
    );
\FSM_sequential_state[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8888888"
    )
        port map (
      I0 => \state__0\(0),
      I1 => state1,
      I2 => \rx_index_reg_n_0_[0]\,
      I3 => \rx_index_reg_n_0_[2]\,
      I4 => \rx_index_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_3_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => \FSM_sequential_state[0]_i_1_n_0\,
      Q => \state__0\(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => \FSM_sequential_state[1]_i_1_n_0\,
      Q => \state__0\(1)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => \FSM_sequential_state[2]_i_1_n_0\,
      Q => \state__0\(2)
    );
busy_reg: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => \clk_cnt[31]_i_1_n_0\,
      Q => rx_busy
    );
\clk_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0131"
    )
        port map (
      I0 => state11_out,
      I1 => \clk_cnt_reg_n_0_[0]\,
      I2 => \state__0\(1),
      I3 => state1,
      O => \clk_cnt[0]_i_1_n_0\
    );
\clk_cnt[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => state11_out,
      I1 => \clk_cnt_reg[12]_i_2_n_6\,
      I2 => \state__0\(1),
      I3 => state1,
      O => \clk_cnt[10]_i_1_n_0\
    );
\clk_cnt[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => state11_out,
      I1 => \clk_cnt_reg[12]_i_2_n_5\,
      I2 => \state__0\(1),
      I3 => state1,
      O => \clk_cnt[11]_i_1_n_0\
    );
\clk_cnt[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => state11_out,
      I1 => \clk_cnt_reg[12]_i_2_n_4\,
      I2 => \state__0\(1),
      I3 => state1,
      O => \clk_cnt[12]_i_1_n_0\
    );
\clk_cnt[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => state11_out,
      I1 => \clk_cnt_reg[16]_i_2_n_7\,
      I2 => \state__0\(1),
      I3 => state1,
      O => \clk_cnt[13]_i_1_n_0\
    );
\clk_cnt[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => state11_out,
      I1 => \clk_cnt_reg[16]_i_2_n_6\,
      I2 => \state__0\(1),
      I3 => state1,
      O => \clk_cnt[14]_i_1_n_0\
    );
\clk_cnt[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => state11_out,
      I1 => \clk_cnt_reg[16]_i_2_n_5\,
      I2 => \state__0\(1),
      I3 => state1,
      O => \clk_cnt[15]_i_1_n_0\
    );
\clk_cnt[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => state11_out,
      I1 => \clk_cnt_reg[16]_i_2_n_4\,
      I2 => \state__0\(1),
      I3 => state1,
      O => \clk_cnt[16]_i_1_n_0\
    );
\clk_cnt[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => state11_out,
      I1 => \clk_cnt_reg[20]_i_2_n_7\,
      I2 => \state__0\(1),
      I3 => state1,
      O => \clk_cnt[17]_i_1_n_0\
    );
\clk_cnt[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => state11_out,
      I1 => \clk_cnt_reg[20]_i_2_n_6\,
      I2 => \state__0\(1),
      I3 => state1,
      O => \clk_cnt[18]_i_1_n_0\
    );
\clk_cnt[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => state11_out,
      I1 => \clk_cnt_reg[20]_i_2_n_5\,
      I2 => \state__0\(1),
      I3 => state1,
      O => \clk_cnt[19]_i_1_n_0\
    );
\clk_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => state11_out,
      I1 => \clk_cnt_reg[4]_i_2_n_7\,
      I2 => \state__0\(1),
      I3 => state1,
      O => \clk_cnt[1]_i_1_n_0\
    );
\clk_cnt[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => state11_out,
      I1 => \clk_cnt_reg[20]_i_2_n_4\,
      I2 => \state__0\(1),
      I3 => state1,
      O => \clk_cnt[20]_i_1_n_0\
    );
\clk_cnt[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => state11_out,
      I1 => \clk_cnt_reg[24]_i_2_n_7\,
      I2 => \state__0\(1),
      I3 => state1,
      O => \clk_cnt[21]_i_1_n_0\
    );
\clk_cnt[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => state11_out,
      I1 => \clk_cnt_reg[24]_i_2_n_6\,
      I2 => \state__0\(1),
      I3 => state1,
      O => \clk_cnt[22]_i_1_n_0\
    );
\clk_cnt[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => state11_out,
      I1 => \clk_cnt_reg[24]_i_2_n_5\,
      I2 => \state__0\(1),
      I3 => state1,
      O => \clk_cnt[23]_i_1_n_0\
    );
\clk_cnt[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => state11_out,
      I1 => \clk_cnt_reg[24]_i_2_n_4\,
      I2 => \state__0\(1),
      I3 => state1,
      O => \clk_cnt[24]_i_1_n_0\
    );
\clk_cnt[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => state11_out,
      I1 => \clk_cnt_reg[28]_i_2_n_7\,
      I2 => \state__0\(1),
      I3 => state1,
      O => \clk_cnt[25]_i_1_n_0\
    );
\clk_cnt[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => state11_out,
      I1 => \clk_cnt_reg[28]_i_2_n_6\,
      I2 => \state__0\(1),
      I3 => state1,
      O => \clk_cnt[26]_i_1_n_0\
    );
\clk_cnt[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => state11_out,
      I1 => \clk_cnt_reg[28]_i_2_n_5\,
      I2 => \state__0\(1),
      I3 => state1,
      O => \clk_cnt[27]_i_1_n_0\
    );
\clk_cnt[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => state11_out,
      I1 => \clk_cnt_reg[28]_i_2_n_4\,
      I2 => \state__0\(1),
      I3 => state1,
      O => \clk_cnt[28]_i_1_n_0\
    );
\clk_cnt[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => state11_out,
      I1 => \clk_cnt_reg[31]_i_3_n_7\,
      I2 => \state__0\(1),
      I3 => state1,
      O => \clk_cnt[29]_i_1_n_0\
    );
\clk_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => state11_out,
      I1 => \clk_cnt_reg[4]_i_2_n_6\,
      I2 => \state__0\(1),
      I3 => state1,
      O => \clk_cnt[2]_i_1_n_0\
    );
\clk_cnt[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => state11_out,
      I1 => \clk_cnt_reg[31]_i_3_n_6\,
      I2 => \state__0\(1),
      I3 => state1,
      O => \clk_cnt[30]_i_1_n_0\
    );
\clk_cnt[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => \clk_cnt[31]_i_1_n_0\
    );
\clk_cnt[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => state11_out,
      I1 => \clk_cnt_reg[31]_i_3_n_5\,
      I2 => \state__0\(1),
      I3 => state1,
      O => \clk_cnt[31]_i_2_n_0\
    );
\clk_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => state11_out,
      I1 => \clk_cnt_reg[4]_i_2_n_5\,
      I2 => \state__0\(1),
      I3 => state1,
      O => \clk_cnt[3]_i_1_n_0\
    );
\clk_cnt[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => state11_out,
      I1 => \clk_cnt_reg[4]_i_2_n_4\,
      I2 => \state__0\(1),
      I3 => state1,
      O => \clk_cnt[4]_i_1_n_0\
    );
\clk_cnt[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => state11_out,
      I1 => \clk_cnt_reg[8]_i_2_n_7\,
      I2 => \state__0\(1),
      I3 => state1,
      O => \clk_cnt[5]_i_1_n_0\
    );
\clk_cnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => state11_out,
      I1 => \clk_cnt_reg[8]_i_2_n_6\,
      I2 => \state__0\(1),
      I3 => state1,
      O => \clk_cnt[6]_i_1_n_0\
    );
\clk_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => state11_out,
      I1 => \clk_cnt_reg[8]_i_2_n_5\,
      I2 => \state__0\(1),
      I3 => state1,
      O => \clk_cnt[7]_i_1_n_0\
    );
\clk_cnt[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => state11_out,
      I1 => \clk_cnt_reg[8]_i_2_n_4\,
      I2 => \state__0\(1),
      I3 => state1,
      O => \clk_cnt[8]_i_1_n_0\
    );
\clk_cnt[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => state11_out,
      I1 => \clk_cnt_reg[12]_i_2_n_7\,
      I2 => \state__0\(1),
      I3 => state1,
      O => \clk_cnt[9]_i_1_n_0\
    );
\clk_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \clk_cnt[31]_i_1_n_0\,
      CLR => wb_rst_i,
      D => \clk_cnt[0]_i_1_n_0\,
      Q => \clk_cnt_reg_n_0_[0]\
    );
\clk_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \clk_cnt[31]_i_1_n_0\,
      CLR => wb_rst_i,
      D => \clk_cnt[10]_i_1_n_0\,
      Q => \clk_cnt_reg_n_0_[10]\
    );
\clk_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \clk_cnt[31]_i_1_n_0\,
      CLR => wb_rst_i,
      D => \clk_cnt[11]_i_1_n_0\,
      Q => \clk_cnt_reg_n_0_[11]\
    );
\clk_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \clk_cnt[31]_i_1_n_0\,
      CLR => wb_rst_i,
      D => \clk_cnt[12]_i_1_n_0\,
      Q => \clk_cnt_reg_n_0_[12]\
    );
\clk_cnt_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt_reg[8]_i_2_n_0\,
      CO(3) => \clk_cnt_reg[12]_i_2_n_0\,
      CO(2) => \clk_cnt_reg[12]_i_2_n_1\,
      CO(1) => \clk_cnt_reg[12]_i_2_n_2\,
      CO(0) => \clk_cnt_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clk_cnt_reg[12]_i_2_n_4\,
      O(2) => \clk_cnt_reg[12]_i_2_n_5\,
      O(1) => \clk_cnt_reg[12]_i_2_n_6\,
      O(0) => \clk_cnt_reg[12]_i_2_n_7\,
      S(3) => \clk_cnt_reg_n_0_[12]\,
      S(2) => \clk_cnt_reg_n_0_[11]\,
      S(1) => \clk_cnt_reg_n_0_[10]\,
      S(0) => \clk_cnt_reg_n_0_[9]\
    );
\clk_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \clk_cnt[31]_i_1_n_0\,
      CLR => wb_rst_i,
      D => \clk_cnt[13]_i_1_n_0\,
      Q => \clk_cnt_reg_n_0_[13]\
    );
\clk_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \clk_cnt[31]_i_1_n_0\,
      CLR => wb_rst_i,
      D => \clk_cnt[14]_i_1_n_0\,
      Q => \clk_cnt_reg_n_0_[14]\
    );
\clk_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \clk_cnt[31]_i_1_n_0\,
      CLR => wb_rst_i,
      D => \clk_cnt[15]_i_1_n_0\,
      Q => \clk_cnt_reg_n_0_[15]\
    );
\clk_cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \clk_cnt[31]_i_1_n_0\,
      CLR => wb_rst_i,
      D => \clk_cnt[16]_i_1_n_0\,
      Q => \clk_cnt_reg_n_0_[16]\
    );
\clk_cnt_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt_reg[12]_i_2_n_0\,
      CO(3) => \clk_cnt_reg[16]_i_2_n_0\,
      CO(2) => \clk_cnt_reg[16]_i_2_n_1\,
      CO(1) => \clk_cnt_reg[16]_i_2_n_2\,
      CO(0) => \clk_cnt_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clk_cnt_reg[16]_i_2_n_4\,
      O(2) => \clk_cnt_reg[16]_i_2_n_5\,
      O(1) => \clk_cnt_reg[16]_i_2_n_6\,
      O(0) => \clk_cnt_reg[16]_i_2_n_7\,
      S(3) => \clk_cnt_reg_n_0_[16]\,
      S(2) => \clk_cnt_reg_n_0_[15]\,
      S(1) => \clk_cnt_reg_n_0_[14]\,
      S(0) => \clk_cnt_reg_n_0_[13]\
    );
\clk_cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \clk_cnt[31]_i_1_n_0\,
      CLR => wb_rst_i,
      D => \clk_cnt[17]_i_1_n_0\,
      Q => \clk_cnt_reg_n_0_[17]\
    );
\clk_cnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \clk_cnt[31]_i_1_n_0\,
      CLR => wb_rst_i,
      D => \clk_cnt[18]_i_1_n_0\,
      Q => \clk_cnt_reg_n_0_[18]\
    );
\clk_cnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \clk_cnt[31]_i_1_n_0\,
      CLR => wb_rst_i,
      D => \clk_cnt[19]_i_1_n_0\,
      Q => \clk_cnt_reg_n_0_[19]\
    );
\clk_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \clk_cnt[31]_i_1_n_0\,
      CLR => wb_rst_i,
      D => \clk_cnt[1]_i_1_n_0\,
      Q => \clk_cnt_reg_n_0_[1]\
    );
\clk_cnt_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \clk_cnt[31]_i_1_n_0\,
      CLR => wb_rst_i,
      D => \clk_cnt[20]_i_1_n_0\,
      Q => \clk_cnt_reg_n_0_[20]\
    );
\clk_cnt_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt_reg[16]_i_2_n_0\,
      CO(3) => \clk_cnt_reg[20]_i_2_n_0\,
      CO(2) => \clk_cnt_reg[20]_i_2_n_1\,
      CO(1) => \clk_cnt_reg[20]_i_2_n_2\,
      CO(0) => \clk_cnt_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clk_cnt_reg[20]_i_2_n_4\,
      O(2) => \clk_cnt_reg[20]_i_2_n_5\,
      O(1) => \clk_cnt_reg[20]_i_2_n_6\,
      O(0) => \clk_cnt_reg[20]_i_2_n_7\,
      S(3) => \clk_cnt_reg_n_0_[20]\,
      S(2) => \clk_cnt_reg_n_0_[19]\,
      S(1) => \clk_cnt_reg_n_0_[18]\,
      S(0) => \clk_cnt_reg_n_0_[17]\
    );
\clk_cnt_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \clk_cnt[31]_i_1_n_0\,
      CLR => wb_rst_i,
      D => \clk_cnt[21]_i_1_n_0\,
      Q => \clk_cnt_reg_n_0_[21]\
    );
\clk_cnt_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \clk_cnt[31]_i_1_n_0\,
      CLR => wb_rst_i,
      D => \clk_cnt[22]_i_1_n_0\,
      Q => \clk_cnt_reg_n_0_[22]\
    );
\clk_cnt_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \clk_cnt[31]_i_1_n_0\,
      CLR => wb_rst_i,
      D => \clk_cnt[23]_i_1_n_0\,
      Q => \clk_cnt_reg_n_0_[23]\
    );
\clk_cnt_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \clk_cnt[31]_i_1_n_0\,
      CLR => wb_rst_i,
      D => \clk_cnt[24]_i_1_n_0\,
      Q => \clk_cnt_reg_n_0_[24]\
    );
\clk_cnt_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt_reg[20]_i_2_n_0\,
      CO(3) => \clk_cnt_reg[24]_i_2_n_0\,
      CO(2) => \clk_cnt_reg[24]_i_2_n_1\,
      CO(1) => \clk_cnt_reg[24]_i_2_n_2\,
      CO(0) => \clk_cnt_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clk_cnt_reg[24]_i_2_n_4\,
      O(2) => \clk_cnt_reg[24]_i_2_n_5\,
      O(1) => \clk_cnt_reg[24]_i_2_n_6\,
      O(0) => \clk_cnt_reg[24]_i_2_n_7\,
      S(3) => \clk_cnt_reg_n_0_[24]\,
      S(2) => \clk_cnt_reg_n_0_[23]\,
      S(1) => \clk_cnt_reg_n_0_[22]\,
      S(0) => \clk_cnt_reg_n_0_[21]\
    );
\clk_cnt_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \clk_cnt[31]_i_1_n_0\,
      CLR => wb_rst_i,
      D => \clk_cnt[25]_i_1_n_0\,
      Q => \clk_cnt_reg_n_0_[25]\
    );
\clk_cnt_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \clk_cnt[31]_i_1_n_0\,
      CLR => wb_rst_i,
      D => \clk_cnt[26]_i_1_n_0\,
      Q => \clk_cnt_reg_n_0_[26]\
    );
\clk_cnt_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \clk_cnt[31]_i_1_n_0\,
      CLR => wb_rst_i,
      D => \clk_cnt[27]_i_1_n_0\,
      Q => \clk_cnt_reg_n_0_[27]\
    );
\clk_cnt_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \clk_cnt[31]_i_1_n_0\,
      CLR => wb_rst_i,
      D => \clk_cnt[28]_i_1_n_0\,
      Q => \clk_cnt_reg_n_0_[28]\
    );
\clk_cnt_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt_reg[24]_i_2_n_0\,
      CO(3) => \clk_cnt_reg[28]_i_2_n_0\,
      CO(2) => \clk_cnt_reg[28]_i_2_n_1\,
      CO(1) => \clk_cnt_reg[28]_i_2_n_2\,
      CO(0) => \clk_cnt_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clk_cnt_reg[28]_i_2_n_4\,
      O(2) => \clk_cnt_reg[28]_i_2_n_5\,
      O(1) => \clk_cnt_reg[28]_i_2_n_6\,
      O(0) => \clk_cnt_reg[28]_i_2_n_7\,
      S(3) => \clk_cnt_reg_n_0_[28]\,
      S(2) => \clk_cnt_reg_n_0_[27]\,
      S(1) => \clk_cnt_reg_n_0_[26]\,
      S(0) => \clk_cnt_reg_n_0_[25]\
    );
\clk_cnt_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \clk_cnt[31]_i_1_n_0\,
      CLR => wb_rst_i,
      D => \clk_cnt[29]_i_1_n_0\,
      Q => \clk_cnt_reg_n_0_[29]\
    );
\clk_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \clk_cnt[31]_i_1_n_0\,
      CLR => wb_rst_i,
      D => \clk_cnt[2]_i_1_n_0\,
      Q => \clk_cnt_reg_n_0_[2]\
    );
\clk_cnt_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \clk_cnt[31]_i_1_n_0\,
      CLR => wb_rst_i,
      D => \clk_cnt[30]_i_1_n_0\,
      Q => \clk_cnt_reg_n_0_[30]\
    );
\clk_cnt_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \clk_cnt[31]_i_1_n_0\,
      CLR => wb_rst_i,
      D => \clk_cnt[31]_i_2_n_0\,
      Q => \clk_cnt_reg_n_0_[31]\
    );
\clk_cnt_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_clk_cnt_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \clk_cnt_reg[31]_i_3_n_2\,
      CO(0) => \clk_cnt_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_clk_cnt_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2) => \clk_cnt_reg[31]_i_3_n_5\,
      O(1) => \clk_cnt_reg[31]_i_3_n_6\,
      O(0) => \clk_cnt_reg[31]_i_3_n_7\,
      S(3) => '0',
      S(2) => \clk_cnt_reg_n_0_[31]\,
      S(1) => \clk_cnt_reg_n_0_[30]\,
      S(0) => \clk_cnt_reg_n_0_[29]\
    );
\clk_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \clk_cnt[31]_i_1_n_0\,
      CLR => wb_rst_i,
      D => \clk_cnt[3]_i_1_n_0\,
      Q => \clk_cnt_reg_n_0_[3]\
    );
\clk_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \clk_cnt[31]_i_1_n_0\,
      CLR => wb_rst_i,
      D => \clk_cnt[4]_i_1_n_0\,
      Q => \clk_cnt_reg_n_0_[4]\
    );
\clk_cnt_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \clk_cnt_reg[4]_i_2_n_0\,
      CO(2) => \clk_cnt_reg[4]_i_2_n_1\,
      CO(1) => \clk_cnt_reg[4]_i_2_n_2\,
      CO(0) => \clk_cnt_reg[4]_i_2_n_3\,
      CYINIT => \clk_cnt_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \clk_cnt_reg[4]_i_2_n_4\,
      O(2) => \clk_cnt_reg[4]_i_2_n_5\,
      O(1) => \clk_cnt_reg[4]_i_2_n_6\,
      O(0) => \clk_cnt_reg[4]_i_2_n_7\,
      S(3) => \clk_cnt_reg_n_0_[4]\,
      S(2) => \clk_cnt_reg_n_0_[3]\,
      S(1) => \clk_cnt_reg_n_0_[2]\,
      S(0) => \clk_cnt_reg_n_0_[1]\
    );
\clk_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \clk_cnt[31]_i_1_n_0\,
      CLR => wb_rst_i,
      D => \clk_cnt[5]_i_1_n_0\,
      Q => \clk_cnt_reg_n_0_[5]\
    );
\clk_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \clk_cnt[31]_i_1_n_0\,
      CLR => wb_rst_i,
      D => \clk_cnt[6]_i_1_n_0\,
      Q => \clk_cnt_reg_n_0_[6]\
    );
\clk_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \clk_cnt[31]_i_1_n_0\,
      CLR => wb_rst_i,
      D => \clk_cnt[7]_i_1_n_0\,
      Q => \clk_cnt_reg_n_0_[7]\
    );
\clk_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \clk_cnt[31]_i_1_n_0\,
      CLR => wb_rst_i,
      D => \clk_cnt[8]_i_1_n_0\,
      Q => \clk_cnt_reg_n_0_[8]\
    );
\clk_cnt_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt_reg[4]_i_2_n_0\,
      CO(3) => \clk_cnt_reg[8]_i_2_n_0\,
      CO(2) => \clk_cnt_reg[8]_i_2_n_1\,
      CO(1) => \clk_cnt_reg[8]_i_2_n_2\,
      CO(0) => \clk_cnt_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clk_cnt_reg[8]_i_2_n_4\,
      O(2) => \clk_cnt_reg[8]_i_2_n_5\,
      O(1) => \clk_cnt_reg[8]_i_2_n_6\,
      O(0) => \clk_cnt_reg[8]_i_2_n_7\,
      S(3) => \clk_cnt_reg_n_0_[8]\,
      S(2) => \clk_cnt_reg_n_0_[7]\,
      S(1) => \clk_cnt_reg_n_0_[6]\,
      S(0) => \clk_cnt_reg_n_0_[5]\
    );
\clk_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \clk_cnt[31]_i_1_n_0\,
      CLR => wb_rst_i,
      D => \clk_cnt[9]_i_1_n_0\,
      Q => \clk_cnt_reg_n_0_[9]\
    );
frame_err_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F07FFFF000400000"
    )
        port map (
      I0 => mprj_i(0),
      I1 => state1,
      I2 => \state__0\(0),
      I3 => \state__0\(2),
      I4 => \state__0\(1),
      I5 => \^frame_err_reg_1\,
      O => frame_err_i_1_n_0
    );
frame_err_reg: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => frame_err_i_1_n_0,
      Q => \^frame_err_reg_1\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[23]\,
      I1 => \clk_cnt_reg_n_0_[22]\,
      I2 => \clk_cnt_reg_n_0_[21]\,
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[20]\,
      I1 => \clk_cnt_reg_n_0_[19]\,
      I2 => \clk_cnt_reg_n_0_[18]\,
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[17]\,
      I1 => \clk_cnt_reg_n_0_[16]\,
      I2 => \clk_cnt_reg_n_0_[15]\,
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[12]\,
      I1 => \clk_cnt_reg_n_0_[14]\,
      I2 => \clk_cnt_reg_n_0_[13]\,
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[30]\,
      I1 => \clk_cnt_reg_n_0_[31]\,
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[29]\,
      I1 => \clk_cnt_reg_n_0_[28]\,
      I2 => \clk_cnt_reg_n_0_[27]\,
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[26]\,
      I1 => \clk_cnt_reg_n_0_[25]\,
      I2 => \clk_cnt_reg_n_0_[24]\,
      O => \i__carry__1_i_3_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[11]\,
      I1 => \clk_cnt_reg_n_0_[10]\,
      I2 => \clk_cnt_reg_n_0_[9]\,
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[6]\,
      I1 => \clk_cnt_reg_n_0_[8]\,
      I2 => \clk_cnt_reg_n_0_[7]\,
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[5]\,
      I1 => \clk_cnt_reg_n_0_[4]\,
      I2 => \clk_cnt_reg_n_0_[3]\,
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[0]\,
      I1 => \clk_cnt_reg_n_0_[1]\,
      I2 => \clk_cnt_reg_n_0_[2]\,
      O => \i__carry_i_4_n_0\
    );
irq_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B604"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      I3 => \^irq_reg_0\,
      O => irq_i_1_n_0
    );
irq_reg: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => irq_i_1_n_0,
      Q => \^irq_reg_0\
    );
\rx_buffer[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^frame_err_reg_1\,
      I1 => \rx_buffer_reg[7]\,
      I2 => \^irq_reg_0\,
      O => frame_err_reg_0(0)
    );
\rx_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8F00000080"
    )
        port map (
      I0 => \state__0\(1),
      I1 => mprj_i(0),
      I2 => \rx_data[0]_i_2_n_0\,
      I3 => \state__0\(2),
      I4 => \state__0\(0),
      I5 => \^rx_data_reg[7]_0\(0),
      O => \rx_data[0]_i_1_n_0\
    );
\rx_data[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FFFF"
    )
        port map (
      I0 => \rx_index_reg_n_0_[2]\,
      I1 => \rx_index_reg_n_0_[0]\,
      I2 => \rx_index_reg_n_0_[1]\,
      I3 => state1,
      I4 => \state__0\(1),
      O => \rx_data[0]_i_2_n_0\
    );
\rx_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8F00000080"
    )
        port map (
      I0 => \state__0\(1),
      I1 => mprj_i(0),
      I2 => \rx_data[1]_i_2_n_0\,
      I3 => \state__0\(2),
      I4 => \state__0\(0),
      I5 => \^rx_data_reg[7]_0\(1),
      O => \rx_data[1]_i_1_n_0\
    );
\rx_data[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400FFFF"
    )
        port map (
      I0 => \rx_index_reg_n_0_[2]\,
      I1 => \rx_index_reg_n_0_[0]\,
      I2 => \rx_index_reg_n_0_[1]\,
      I3 => state1,
      I4 => \state__0\(1),
      O => \rx_data[1]_i_2_n_0\
    );
\rx_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8F00000080"
    )
        port map (
      I0 => \state__0\(1),
      I1 => mprj_i(0),
      I2 => \rx_data[2]_i_2_n_0\,
      I3 => \state__0\(2),
      I4 => \state__0\(0),
      I5 => \^rx_data_reg[7]_0\(2),
      O => \rx_data[2]_i_1_n_0\
    );
\rx_data[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400FFFF"
    )
        port map (
      I0 => \rx_index_reg_n_0_[2]\,
      I1 => \rx_index_reg_n_0_[1]\,
      I2 => \rx_index_reg_n_0_[0]\,
      I3 => state1,
      I4 => \state__0\(1),
      O => \rx_data[2]_i_2_n_0\
    );
\rx_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8F00000080"
    )
        port map (
      I0 => \state__0\(1),
      I1 => mprj_i(0),
      I2 => \rx_data[3]_i_2_n_0\,
      I3 => \state__0\(2),
      I4 => \state__0\(0),
      I5 => \^rx_data_reg[7]_0\(3),
      O => \rx_data[3]_i_1_n_0\
    );
\rx_data[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4000FFFF"
    )
        port map (
      I0 => \rx_index_reg_n_0_[2]\,
      I1 => \rx_index_reg_n_0_[0]\,
      I2 => \rx_index_reg_n_0_[1]\,
      I3 => state1,
      I4 => \state__0\(1),
      O => \rx_data[3]_i_2_n_0\
    );
\rx_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8F00000080"
    )
        port map (
      I0 => \state__0\(1),
      I1 => mprj_i(0),
      I2 => \rx_data[4]_i_2_n_0\,
      I3 => \state__0\(2),
      I4 => \state__0\(0),
      I5 => \^rx_data_reg[7]_0\(4),
      O => \rx_data[4]_i_1_n_0\
    );
\rx_data[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0200FFFF"
    )
        port map (
      I0 => \rx_index_reg_n_0_[2]\,
      I1 => \rx_index_reg_n_0_[0]\,
      I2 => \rx_index_reg_n_0_[1]\,
      I3 => state1,
      I4 => \state__0\(1),
      O => \rx_data[4]_i_2_n_0\
    );
\rx_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8F00000080"
    )
        port map (
      I0 => \state__0\(1),
      I1 => mprj_i(0),
      I2 => \rx_data[5]_i_2_n_0\,
      I3 => \state__0\(2),
      I4 => \state__0\(0),
      I5 => \^rx_data_reg[7]_0\(5),
      O => \rx_data[5]_i_1_n_0\
    );
\rx_data[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0800FFFF"
    )
        port map (
      I0 => \rx_index_reg_n_0_[2]\,
      I1 => \rx_index_reg_n_0_[0]\,
      I2 => \rx_index_reg_n_0_[1]\,
      I3 => state1,
      I4 => \state__0\(1),
      O => \rx_data[5]_i_2_n_0\
    );
\rx_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8F00000080"
    )
        port map (
      I0 => \state__0\(1),
      I1 => mprj_i(0),
      I2 => \rx_data[6]_i_2_n_0\,
      I3 => \state__0\(2),
      I4 => \state__0\(0),
      I5 => \^rx_data_reg[7]_0\(6),
      O => \rx_data[6]_i_1_n_0\
    );
\rx_data[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0800FFFF"
    )
        port map (
      I0 => \rx_index_reg_n_0_[2]\,
      I1 => \rx_index_reg_n_0_[1]\,
      I2 => \rx_index_reg_n_0_[0]\,
      I3 => state1,
      I4 => \state__0\(1),
      O => \rx_data[6]_i_2_n_0\
    );
\rx_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8F00000080"
    )
        port map (
      I0 => \state__0\(1),
      I1 => mprj_i(0),
      I2 => \rx_data[7]_i_2_n_0\,
      I3 => \state__0\(2),
      I4 => \state__0\(0),
      I5 => \^rx_data_reg[7]_0\(7),
      O => \rx_data[7]_i_1_n_0\
    );
\rx_data[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
        port map (
      I0 => \rx_index_reg_n_0_[2]\,
      I1 => \rx_index_reg_n_0_[0]\,
      I2 => \rx_index_reg_n_0_[1]\,
      I3 => state1,
      I4 => \state__0\(1),
      O => \rx_data[7]_i_2_n_0\
    );
\rx_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => \rx_data[0]_i_1_n_0\,
      Q => \^rx_data_reg[7]_0\(0)
    );
\rx_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => \rx_data[1]_i_1_n_0\,
      Q => \^rx_data_reg[7]_0\(1)
    );
\rx_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => \rx_data[2]_i_1_n_0\,
      Q => \^rx_data_reg[7]_0\(2)
    );
\rx_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => \rx_data[3]_i_1_n_0\,
      Q => \^rx_data_reg[7]_0\(3)
    );
\rx_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => \rx_data[4]_i_1_n_0\,
      Q => \^rx_data_reg[7]_0\(4)
    );
\rx_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => \rx_data[5]_i_1_n_0\,
      Q => \^rx_data_reg[7]_0\(5)
    );
\rx_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => \rx_data[6]_i_1_n_0\,
      Q => \^rx_data_reg[7]_0\(6)
    );
\rx_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => \rx_data[7]_i_1_n_0\,
      Q => \^rx_data_reg[7]_0\(7)
    );
\rx_index[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF1000"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => state1,
      I4 => \rx_index_reg_n_0_[0]\,
      O => \rx_index[0]_i_1_n_0\
    );
\rx_index[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFF02000000"
    )
        port map (
      I0 => \rx_index_reg_n_0_[0]\,
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => state1,
      I5 => \rx_index_reg_n_0_[1]\,
      O => \rx_index[1]_i_1_n_0\
    );
\rx_index[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF01000000"
    )
        port map (
      I0 => \rx_index[2]_i_2_n_0\,
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => state1,
      I5 => \rx_index_reg_n_0_[2]\,
      O => \rx_index[2]_i_1_n_0\
    );
\rx_index[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \rx_index_reg_n_0_[1]\,
      I1 => \rx_index_reg_n_0_[0]\,
      O => \rx_index[2]_i_2_n_0\
    );
\rx_index_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => \rx_index[0]_i_1_n_0\,
      Q => \rx_index_reg_n_0_[0]\
    );
\rx_index_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => \rx_index[1]_i_1_n_0\,
      Q => \rx_index_reg_n_0_[1]\
    );
\rx_index_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => \rx_index[2]_i_1_n_0\,
      Q => \rx_index_reg_n_0_[2]\
    );
state1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state1_carry_n_0,
      CO(2) => state1_carry_n_1,
      CO(1) => state1_carry_n_2,
      CO(0) => state1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_state1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => state1_carry_i_1_n_0,
      S(2) => state1_carry_i_2_n_0,
      S(1) => state1_carry_i_3_n_0,
      S(0) => state1_carry_i_4_n_0
    );
\state1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state1_carry_n_0,
      CO(3) => \state1_carry__0_n_0\,
      CO(2) => \state1_carry__0_n_1\,
      CO(1) => \state1_carry__0_n_2\,
      CO(0) => \state1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \state1_carry__0_i_1_n_0\,
      S(2) => \state1_carry__0_i_2_n_0\,
      S(1) => \state1_carry__0_i_3_n_0\,
      S(0) => \state1_carry__0_i_4_n_0\
    );
\state1_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[23]\,
      I1 => \clk_cnt_reg_n_0_[22]\,
      I2 => \clk_cnt_reg_n_0_[21]\,
      O => \state1_carry__0_i_1_n_0\
    );
\state1_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[20]\,
      I1 => \clk_cnt_reg_n_0_[19]\,
      I2 => \clk_cnt_reg_n_0_[18]\,
      O => \state1_carry__0_i_2_n_0\
    );
\state1_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[17]\,
      I1 => \clk_cnt_reg_n_0_[16]\,
      I2 => \clk_cnt_reg_n_0_[15]\,
      O => \state1_carry__0_i_3_n_0\
    );
\state1_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[14]\,
      I1 => \clk_cnt_reg_n_0_[13]\,
      I2 => \clk_cnt_reg_n_0_[12]\,
      O => \state1_carry__0_i_4_n_0\
    );
\state1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_carry__0_n_0\,
      CO(3) => \NLW_state1_carry__1_CO_UNCONNECTED\(3),
      CO(2) => state11_out,
      CO(1) => \state1_carry__1_n_2\,
      CO(0) => \state1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \state1_carry__1_i_1_n_0\,
      S(1) => \state1_carry__1_i_2_n_0\,
      S(0) => \state1_carry__1_i_3_n_0\
    );
\state1_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[30]\,
      I1 => \clk_cnt_reg_n_0_[31]\,
      O => \state1_carry__1_i_1_n_0\
    );
\state1_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[29]\,
      I1 => \clk_cnt_reg_n_0_[28]\,
      I2 => \clk_cnt_reg_n_0_[27]\,
      O => \state1_carry__1_i_2_n_0\
    );
\state1_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[26]\,
      I1 => \clk_cnt_reg_n_0_[25]\,
      I2 => \clk_cnt_reg_n_0_[24]\,
      O => \state1_carry__1_i_3_n_0\
    );
state1_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[10]\,
      I1 => \clk_cnt_reg_n_0_[11]\,
      I2 => \clk_cnt_reg_n_0_[9]\,
      O => state1_carry_i_1_n_0
    );
state1_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[8]\,
      I1 => \clk_cnt_reg_n_0_[7]\,
      I2 => \clk_cnt_reg_n_0_[6]\,
      O => state1_carry_i_2_n_0
    );
state1_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[4]\,
      I1 => \clk_cnt_reg_n_0_[5]\,
      I2 => \clk_cnt_reg_n_0_[3]\,
      O => state1_carry_i_3_n_0
    );
state1_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[2]\,
      I1 => \clk_cnt_reg_n_0_[1]\,
      I2 => \clk_cnt_reg_n_0_[0]\,
      O => state1_carry_i_4_n_0
    );
\state1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state1_inferred__0/i__carry_n_0\,
      CO(2) => \state1_inferred__0/i__carry_n_1\,
      CO(1) => \state1_inferred__0/i__carry_n_2\,
      CO(0) => \state1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1_n_0\,
      S(2) => \i__carry_i_2_n_0\,
      S(1) => \i__carry_i_3_n_0\,
      S(0) => \i__carry_i_4_n_0\
    );
\state1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_inferred__0/i__carry_n_0\,
      CO(3) => \state1_inferred__0/i__carry__0_n_0\,
      CO(2) => \state1_inferred__0/i__carry__0_n_1\,
      CO(1) => \state1_inferred__0/i__carry__0_n_2\,
      CO(0) => \state1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_1_n_0\,
      S(2) => \i__carry__0_i_2_n_0\,
      S(1) => \i__carry__0_i_3_n_0\,
      S(0) => \i__carry__0_i_4_n_0\
    );
\state1_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_inferred__0/i__carry__0_n_0\,
      CO(3) => \NLW_state1_inferred__0/i__carry__1_CO_UNCONNECTED\(3),
      CO(2) => state1,
      CO(1) => \state1_inferred__0/i__carry__1_n_2\,
      CO(0) => \state1_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i__carry__1_i_1_n_0\,
      S(1) => \i__carry__1_i_2_n_0\,
      S(0) => \i__carry__1_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_uart_transmission is
  port (
    busy_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tx_index_reg[1]_0\ : out STD_LOGIC;
    \tx_index_reg[2]_0\ : out STD_LOGIC;
    \tx_index_reg[0]_0\ : out STD_LOGIC;
    clear_req_reg_0 : out STD_LOGIC;
    user_io_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock : in STD_LOGIC;
    wb_rst_i : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_uart_transmission : entity is "uart_transmission";
end design_1_caravel_0_0_uart_transmission;

architecture STRUCTURE of design_1_caravel_0_0_uart_transmission is
  signal \FSM_sequential_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_2__0_n_0\ : STD_LOGIC;
  signal busy_i_1_n_0 : STD_LOGIC;
  signal \^busy_reg_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal clear_req_i_1_n_0 : STD_LOGIC;
  signal \^clear_req_reg_0\ : STD_LOGIC;
  signal clk_cnt : STD_LOGIC;
  signal \clk_cnt0_carry__0_n_0\ : STD_LOGIC;
  signal \clk_cnt0_carry__0_n_1\ : STD_LOGIC;
  signal \clk_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \clk_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \clk_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \clk_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \clk_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \clk_cnt0_carry__0_n_7\ : STD_LOGIC;
  signal \clk_cnt0_carry__1_n_0\ : STD_LOGIC;
  signal \clk_cnt0_carry__1_n_1\ : STD_LOGIC;
  signal \clk_cnt0_carry__1_n_2\ : STD_LOGIC;
  signal \clk_cnt0_carry__1_n_3\ : STD_LOGIC;
  signal \clk_cnt0_carry__1_n_4\ : STD_LOGIC;
  signal \clk_cnt0_carry__1_n_5\ : STD_LOGIC;
  signal \clk_cnt0_carry__1_n_6\ : STD_LOGIC;
  signal \clk_cnt0_carry__1_n_7\ : STD_LOGIC;
  signal \clk_cnt0_carry__2_n_0\ : STD_LOGIC;
  signal \clk_cnt0_carry__2_n_1\ : STD_LOGIC;
  signal \clk_cnt0_carry__2_n_2\ : STD_LOGIC;
  signal \clk_cnt0_carry__2_n_3\ : STD_LOGIC;
  signal \clk_cnt0_carry__2_n_4\ : STD_LOGIC;
  signal \clk_cnt0_carry__2_n_5\ : STD_LOGIC;
  signal \clk_cnt0_carry__2_n_6\ : STD_LOGIC;
  signal \clk_cnt0_carry__2_n_7\ : STD_LOGIC;
  signal \clk_cnt0_carry__3_n_0\ : STD_LOGIC;
  signal \clk_cnt0_carry__3_n_1\ : STD_LOGIC;
  signal \clk_cnt0_carry__3_n_2\ : STD_LOGIC;
  signal \clk_cnt0_carry__3_n_3\ : STD_LOGIC;
  signal \clk_cnt0_carry__3_n_4\ : STD_LOGIC;
  signal \clk_cnt0_carry__3_n_5\ : STD_LOGIC;
  signal \clk_cnt0_carry__3_n_6\ : STD_LOGIC;
  signal \clk_cnt0_carry__3_n_7\ : STD_LOGIC;
  signal \clk_cnt0_carry__4_n_0\ : STD_LOGIC;
  signal \clk_cnt0_carry__4_n_1\ : STD_LOGIC;
  signal \clk_cnt0_carry__4_n_2\ : STD_LOGIC;
  signal \clk_cnt0_carry__4_n_3\ : STD_LOGIC;
  signal \clk_cnt0_carry__4_n_4\ : STD_LOGIC;
  signal \clk_cnt0_carry__4_n_5\ : STD_LOGIC;
  signal \clk_cnt0_carry__4_n_6\ : STD_LOGIC;
  signal \clk_cnt0_carry__4_n_7\ : STD_LOGIC;
  signal \clk_cnt0_carry__5_n_0\ : STD_LOGIC;
  signal \clk_cnt0_carry__5_n_1\ : STD_LOGIC;
  signal \clk_cnt0_carry__5_n_2\ : STD_LOGIC;
  signal \clk_cnt0_carry__5_n_3\ : STD_LOGIC;
  signal \clk_cnt0_carry__5_n_4\ : STD_LOGIC;
  signal \clk_cnt0_carry__5_n_5\ : STD_LOGIC;
  signal \clk_cnt0_carry__5_n_6\ : STD_LOGIC;
  signal \clk_cnt0_carry__5_n_7\ : STD_LOGIC;
  signal \clk_cnt0_carry__6_n_2\ : STD_LOGIC;
  signal \clk_cnt0_carry__6_n_3\ : STD_LOGIC;
  signal \clk_cnt0_carry__6_n_5\ : STD_LOGIC;
  signal \clk_cnt0_carry__6_n_6\ : STD_LOGIC;
  signal \clk_cnt0_carry__6_n_7\ : STD_LOGIC;
  signal clk_cnt0_carry_n_0 : STD_LOGIC;
  signal clk_cnt0_carry_n_1 : STD_LOGIC;
  signal clk_cnt0_carry_n_2 : STD_LOGIC;
  signal clk_cnt0_carry_n_3 : STD_LOGIC;
  signal clk_cnt0_carry_n_4 : STD_LOGIC;
  signal clk_cnt0_carry_n_5 : STD_LOGIC;
  signal clk_cnt0_carry_n_6 : STD_LOGIC;
  signal clk_cnt0_carry_n_7 : STD_LOGIC;
  signal \clk_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_cnt[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_cnt[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_cnt[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_cnt[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_cnt[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_cnt[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_cnt[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_cnt[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_cnt[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_cnt[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_cnt[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_cnt[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_cnt[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_cnt[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_cnt[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_cnt[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_cnt[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_cnt[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_cnt[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_cnt[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_cnt[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_cnt[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \clk_cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_cnt[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_cnt[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_cnt[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_cnt[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_cnt[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_cnt[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[11]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[12]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[13]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[14]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[15]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[16]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[17]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[18]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[19]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[20]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[21]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[22]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[23]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[24]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[25]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[26]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[27]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[28]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[29]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[30]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[31]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \clk_cnt_reg_n_0_[9]\ : STD_LOGIC;
  signal detect_posedge_start : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \state0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \state0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \state0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \state0_carry__0_n_0\ : STD_LOGIC;
  signal \state0_carry__0_n_1\ : STD_LOGIC;
  signal \state0_carry__0_n_2\ : STD_LOGIC;
  signal \state0_carry__0_n_3\ : STD_LOGIC;
  signal \state0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \state0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \state0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \state0_carry__1_n_1\ : STD_LOGIC;
  signal \state0_carry__1_n_2\ : STD_LOGIC;
  signal \state0_carry__1_n_3\ : STD_LOGIC;
  signal state0_carry_i_1_n_0 : STD_LOGIC;
  signal state0_carry_i_2_n_0 : STD_LOGIC;
  signal state0_carry_i_3_n_0 : STD_LOGIC;
  signal state0_carry_i_4_n_0 : STD_LOGIC;
  signal state0_carry_n_0 : STD_LOGIC;
  signal state0_carry_n_1 : STD_LOGIC;
  signal state0_carry_n_2 : STD_LOGIC;
  signal state0_carry_n_3 : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tx_i_1_n_0 : STD_LOGIC;
  signal tx_index : STD_LOGIC;
  signal \tx_index[0]_i_1_n_0\ : STD_LOGIC;
  signal \tx_index[1]_i_1_n_0\ : STD_LOGIC;
  signal \tx_index[2]_i_1_n_0\ : STD_LOGIC;
  signal \^tx_index_reg[0]_0\ : STD_LOGIC;
  signal \^tx_index_reg[1]_0\ : STD_LOGIC;
  signal \^tx_index_reg[2]_0\ : STD_LOGIC;
  signal \^user_io_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_clk_cnt0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_clk_cnt0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_state0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_1__0\ : label is "soft_lutpair116";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "WAIT:000,START_BIT:001,SEND_DATA:010,STOP_BIT:011,CLEAR_REQ:100,";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "WAIT:000,START_BIT:001,SEND_DATA:010,STOP_BIT:011,CLEAR_REQ:100,";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "WAIT:000,START_BIT:001,SEND_DATA:010,STOP_BIT:011,CLEAR_REQ:100,";
  attribute SOFT_HLUTNM of busy_i_1 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of clear_req_i_1 : label is "soft_lutpair119";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of clk_cnt0_carry : label is 35;
  attribute ADDER_THRESHOLD of \clk_cnt0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \clk_cnt0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \clk_cnt0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \clk_cnt0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \clk_cnt0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \clk_cnt0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \clk_cnt0_carry__6\ : label is 35;
  attribute SOFT_HLUTNM of \clk_cnt[0]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \clk_cnt[10]_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \clk_cnt[11]_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \clk_cnt[12]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \clk_cnt[13]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \clk_cnt[14]_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \clk_cnt[15]_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \clk_cnt[16]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \clk_cnt[17]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \clk_cnt[18]_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \clk_cnt[19]_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \clk_cnt[1]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \clk_cnt[20]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \clk_cnt[21]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \clk_cnt[22]_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \clk_cnt[23]_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \clk_cnt[24]_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \clk_cnt[25]_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \clk_cnt[26]_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \clk_cnt[27]_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \clk_cnt[28]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \clk_cnt[29]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \clk_cnt[2]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \clk_cnt[30]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \clk_cnt[31]_i_2__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \clk_cnt[3]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \clk_cnt[4]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \clk_cnt[5]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \clk_cnt[6]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \clk_cnt[7]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \clk_cnt[8]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \clk_cnt[9]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \tx_index[0]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \tx_index[2]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \tx_index[2]_i_2\ : label is "soft_lutpair118";
begin
  busy_reg_0(1 downto 0) <= \^busy_reg_0\(1 downto 0);
  clear_req_reg_0 <= \^clear_req_reg_0\;
  \tx_index_reg[0]_0\ <= \^tx_index_reg[0]_0\;
  \tx_index_reg[1]_0\ <= \^tx_index_reg[1]_0\;
  \tx_index_reg[2]_0\ <= \^tx_index_reg[2]_0\;
  user_io_out(0) <= \^user_io_out\(0);
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA4AAA5FAA4AAA0A"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[0]_i_2_n_0\,
      I2 => \state0_carry__1_n_1\,
      I3 => \state__0\(2),
      I4 => \state__0\(1),
      I5 => \FSM_sequential_state[2]_i_2__0_n_0\,
      O => \FSM_sequential_state[0]_i_1__0_n_0\
    );
\FSM_sequential_state[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^tx_index_reg[1]_0\,
      I1 => \^tx_index_reg[2]_0\,
      I2 => \^tx_index_reg[0]_0\,
      O => \FSM_sequential_state[0]_i_2_n_0\
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state0_carry__1_n_1\,
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      O => \FSM_sequential_state[1]_i_1__0_n_0\
    );
\FSM_sequential_state[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8A0F8F0"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state0_carry__1_n_1\,
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => \FSM_sequential_state[2]_i_2__0_n_0\,
      O => \FSM_sequential_state[2]_i_1__0_n_0\
    );
\FSM_sequential_state[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \state__0\(2),
      I1 => detect_posedge_start(1),
      I2 => detect_posedge_start(0),
      O => \FSM_sequential_state[2]_i_2__0_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => \FSM_sequential_state[0]_i_1__0_n_0\,
      Q => \state__0\(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => \FSM_sequential_state[1]_i_1__0_n_0\,
      Q => \state__0\(1)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => \FSM_sequential_state[2]_i_1__0_n_0\,
      Q => \state__0\(2)
    );
busy_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF0E"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => \^busy_reg_0\(1),
      O => busy_i_1_n_0
    );
busy_reg: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => busy_i_1_n_0,
      Q => \^busy_reg_0\(1)
    );
clear_req_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \^clear_req_reg_0\,
      O => clear_req_i_1_n_0
    );
clear_req_reg: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => clear_req_i_1_n_0,
      Q => \^clear_req_reg_0\
    );
clk_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => clk_cnt0_carry_n_0,
      CO(2) => clk_cnt0_carry_n_1,
      CO(1) => clk_cnt0_carry_n_2,
      CO(0) => clk_cnt0_carry_n_3,
      CYINIT => \clk_cnt_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => clk_cnt0_carry_n_4,
      O(2) => clk_cnt0_carry_n_5,
      O(1) => clk_cnt0_carry_n_6,
      O(0) => clk_cnt0_carry_n_7,
      S(3) => \clk_cnt_reg_n_0_[4]\,
      S(2) => \clk_cnt_reg_n_0_[3]\,
      S(1) => \clk_cnt_reg_n_0_[2]\,
      S(0) => \clk_cnt_reg_n_0_[1]\
    );
\clk_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => clk_cnt0_carry_n_0,
      CO(3) => \clk_cnt0_carry__0_n_0\,
      CO(2) => \clk_cnt0_carry__0_n_1\,
      CO(1) => \clk_cnt0_carry__0_n_2\,
      CO(0) => \clk_cnt0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clk_cnt0_carry__0_n_4\,
      O(2) => \clk_cnt0_carry__0_n_5\,
      O(1) => \clk_cnt0_carry__0_n_6\,
      O(0) => \clk_cnt0_carry__0_n_7\,
      S(3) => \clk_cnt_reg_n_0_[8]\,
      S(2) => \clk_cnt_reg_n_0_[7]\,
      S(1) => \clk_cnt_reg_n_0_[6]\,
      S(0) => \clk_cnt_reg_n_0_[5]\
    );
\clk_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt0_carry__0_n_0\,
      CO(3) => \clk_cnt0_carry__1_n_0\,
      CO(2) => \clk_cnt0_carry__1_n_1\,
      CO(1) => \clk_cnt0_carry__1_n_2\,
      CO(0) => \clk_cnt0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clk_cnt0_carry__1_n_4\,
      O(2) => \clk_cnt0_carry__1_n_5\,
      O(1) => \clk_cnt0_carry__1_n_6\,
      O(0) => \clk_cnt0_carry__1_n_7\,
      S(3) => \clk_cnt_reg_n_0_[12]\,
      S(2) => \clk_cnt_reg_n_0_[11]\,
      S(1) => \clk_cnt_reg_n_0_[10]\,
      S(0) => \clk_cnt_reg_n_0_[9]\
    );
\clk_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt0_carry__1_n_0\,
      CO(3) => \clk_cnt0_carry__2_n_0\,
      CO(2) => \clk_cnt0_carry__2_n_1\,
      CO(1) => \clk_cnt0_carry__2_n_2\,
      CO(0) => \clk_cnt0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clk_cnt0_carry__2_n_4\,
      O(2) => \clk_cnt0_carry__2_n_5\,
      O(1) => \clk_cnt0_carry__2_n_6\,
      O(0) => \clk_cnt0_carry__2_n_7\,
      S(3) => \clk_cnt_reg_n_0_[16]\,
      S(2) => \clk_cnt_reg_n_0_[15]\,
      S(1) => \clk_cnt_reg_n_0_[14]\,
      S(0) => \clk_cnt_reg_n_0_[13]\
    );
\clk_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt0_carry__2_n_0\,
      CO(3) => \clk_cnt0_carry__3_n_0\,
      CO(2) => \clk_cnt0_carry__3_n_1\,
      CO(1) => \clk_cnt0_carry__3_n_2\,
      CO(0) => \clk_cnt0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clk_cnt0_carry__3_n_4\,
      O(2) => \clk_cnt0_carry__3_n_5\,
      O(1) => \clk_cnt0_carry__3_n_6\,
      O(0) => \clk_cnt0_carry__3_n_7\,
      S(3) => \clk_cnt_reg_n_0_[20]\,
      S(2) => \clk_cnt_reg_n_0_[19]\,
      S(1) => \clk_cnt_reg_n_0_[18]\,
      S(0) => \clk_cnt_reg_n_0_[17]\
    );
\clk_cnt0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt0_carry__3_n_0\,
      CO(3) => \clk_cnt0_carry__4_n_0\,
      CO(2) => \clk_cnt0_carry__4_n_1\,
      CO(1) => \clk_cnt0_carry__4_n_2\,
      CO(0) => \clk_cnt0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clk_cnt0_carry__4_n_4\,
      O(2) => \clk_cnt0_carry__4_n_5\,
      O(1) => \clk_cnt0_carry__4_n_6\,
      O(0) => \clk_cnt0_carry__4_n_7\,
      S(3) => \clk_cnt_reg_n_0_[24]\,
      S(2) => \clk_cnt_reg_n_0_[23]\,
      S(1) => \clk_cnt_reg_n_0_[22]\,
      S(0) => \clk_cnt_reg_n_0_[21]\
    );
\clk_cnt0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt0_carry__4_n_0\,
      CO(3) => \clk_cnt0_carry__5_n_0\,
      CO(2) => \clk_cnt0_carry__5_n_1\,
      CO(1) => \clk_cnt0_carry__5_n_2\,
      CO(0) => \clk_cnt0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clk_cnt0_carry__5_n_4\,
      O(2) => \clk_cnt0_carry__5_n_5\,
      O(1) => \clk_cnt0_carry__5_n_6\,
      O(0) => \clk_cnt0_carry__5_n_7\,
      S(3) => \clk_cnt_reg_n_0_[28]\,
      S(2) => \clk_cnt_reg_n_0_[27]\,
      S(1) => \clk_cnt_reg_n_0_[26]\,
      S(0) => \clk_cnt_reg_n_0_[25]\
    );
\clk_cnt0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_clk_cnt0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \clk_cnt0_carry__6_n_2\,
      CO(0) => \clk_cnt0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_clk_cnt0_carry__6_O_UNCONNECTED\(3),
      O(2) => \clk_cnt0_carry__6_n_5\,
      O(1) => \clk_cnt0_carry__6_n_6\,
      O(0) => \clk_cnt0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \clk_cnt_reg_n_0_[31]\,
      S(1) => \clk_cnt_reg_n_0_[30]\,
      S(0) => \clk_cnt_reg_n_0_[29]\
    );
\clk_cnt[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[0]\,
      I1 => \state0_carry__1_n_1\,
      O => \clk_cnt[0]_i_1__0_n_0\
    );
\clk_cnt[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state0_carry__1_n_1\,
      I1 => \clk_cnt0_carry__1_n_6\,
      O => \clk_cnt[10]_i_1__0_n_0\
    );
\clk_cnt[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state0_carry__1_n_1\,
      I1 => \clk_cnt0_carry__1_n_5\,
      O => \clk_cnt[11]_i_1__0_n_0\
    );
\clk_cnt[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state0_carry__1_n_1\,
      I1 => \clk_cnt0_carry__1_n_4\,
      O => \clk_cnt[12]_i_1__0_n_0\
    );
\clk_cnt[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state0_carry__1_n_1\,
      I1 => \clk_cnt0_carry__2_n_7\,
      O => \clk_cnt[13]_i_1__0_n_0\
    );
\clk_cnt[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state0_carry__1_n_1\,
      I1 => \clk_cnt0_carry__2_n_6\,
      O => \clk_cnt[14]_i_1__0_n_0\
    );
\clk_cnt[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state0_carry__1_n_1\,
      I1 => \clk_cnt0_carry__2_n_5\,
      O => \clk_cnt[15]_i_1__0_n_0\
    );
\clk_cnt[16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state0_carry__1_n_1\,
      I1 => \clk_cnt0_carry__2_n_4\,
      O => \clk_cnt[16]_i_1__0_n_0\
    );
\clk_cnt[17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state0_carry__1_n_1\,
      I1 => \clk_cnt0_carry__3_n_7\,
      O => \clk_cnt[17]_i_1__0_n_0\
    );
\clk_cnt[18]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state0_carry__1_n_1\,
      I1 => \clk_cnt0_carry__3_n_6\,
      O => \clk_cnt[18]_i_1__0_n_0\
    );
\clk_cnt[19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state0_carry__1_n_1\,
      I1 => \clk_cnt0_carry__3_n_5\,
      O => \clk_cnt[19]_i_1__0_n_0\
    );
\clk_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state0_carry__1_n_1\,
      I1 => clk_cnt0_carry_n_7,
      O => \clk_cnt[1]_i_1__0_n_0\
    );
\clk_cnt[20]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state0_carry__1_n_1\,
      I1 => \clk_cnt0_carry__3_n_4\,
      O => \clk_cnt[20]_i_1__0_n_0\
    );
\clk_cnt[21]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state0_carry__1_n_1\,
      I1 => \clk_cnt0_carry__4_n_7\,
      O => \clk_cnt[21]_i_1__0_n_0\
    );
\clk_cnt[22]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state0_carry__1_n_1\,
      I1 => \clk_cnt0_carry__4_n_6\,
      O => \clk_cnt[22]_i_1__0_n_0\
    );
\clk_cnt[23]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state0_carry__1_n_1\,
      I1 => \clk_cnt0_carry__4_n_5\,
      O => \clk_cnt[23]_i_1__0_n_0\
    );
\clk_cnt[24]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state0_carry__1_n_1\,
      I1 => \clk_cnt0_carry__4_n_4\,
      O => \clk_cnt[24]_i_1__0_n_0\
    );
\clk_cnt[25]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state0_carry__1_n_1\,
      I1 => \clk_cnt0_carry__5_n_7\,
      O => \clk_cnt[25]_i_1__0_n_0\
    );
\clk_cnt[26]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state0_carry__1_n_1\,
      I1 => \clk_cnt0_carry__5_n_6\,
      O => \clk_cnt[26]_i_1__0_n_0\
    );
\clk_cnt[27]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state0_carry__1_n_1\,
      I1 => \clk_cnt0_carry__5_n_5\,
      O => \clk_cnt[27]_i_1__0_n_0\
    );
\clk_cnt[28]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state0_carry__1_n_1\,
      I1 => \clk_cnt0_carry__5_n_4\,
      O => \clk_cnt[28]_i_1__0_n_0\
    );
\clk_cnt[29]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state0_carry__1_n_1\,
      I1 => \clk_cnt0_carry__6_n_7\,
      O => \clk_cnt[29]_i_1__0_n_0\
    );
\clk_cnt[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state0_carry__1_n_1\,
      I1 => clk_cnt0_carry_n_6,
      O => \clk_cnt[2]_i_1__0_n_0\
    );
\clk_cnt[30]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state0_carry__1_n_1\,
      I1 => \clk_cnt0_carry__6_n_6\,
      O => \clk_cnt[30]_i_1__0_n_0\
    );
\clk_cnt[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => clk_cnt
    );
\clk_cnt[31]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state0_carry__1_n_1\,
      I1 => \clk_cnt0_carry__6_n_5\,
      O => \clk_cnt[31]_i_2__0_n_0\
    );
\clk_cnt[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state0_carry__1_n_1\,
      I1 => clk_cnt0_carry_n_5,
      O => \clk_cnt[3]_i_1__0_n_0\
    );
\clk_cnt[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state0_carry__1_n_1\,
      I1 => clk_cnt0_carry_n_4,
      O => \clk_cnt[4]_i_1__0_n_0\
    );
\clk_cnt[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state0_carry__1_n_1\,
      I1 => \clk_cnt0_carry__0_n_7\,
      O => \clk_cnt[5]_i_1__0_n_0\
    );
\clk_cnt[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state0_carry__1_n_1\,
      I1 => \clk_cnt0_carry__0_n_6\,
      O => \clk_cnt[6]_i_1__0_n_0\
    );
\clk_cnt[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state0_carry__1_n_1\,
      I1 => \clk_cnt0_carry__0_n_5\,
      O => \clk_cnt[7]_i_1__0_n_0\
    );
\clk_cnt[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state0_carry__1_n_1\,
      I1 => \clk_cnt0_carry__0_n_4\,
      O => \clk_cnt[8]_i_1__0_n_0\
    );
\clk_cnt[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state0_carry__1_n_1\,
      I1 => \clk_cnt0_carry__1_n_7\,
      O => \clk_cnt[9]_i_1__0_n_0\
    );
\clk_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => clk_cnt,
      CLR => wb_rst_i,
      D => \clk_cnt[0]_i_1__0_n_0\,
      Q => \clk_cnt_reg_n_0_[0]\
    );
\clk_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => clk_cnt,
      CLR => wb_rst_i,
      D => \clk_cnt[10]_i_1__0_n_0\,
      Q => \clk_cnt_reg_n_0_[10]\
    );
\clk_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => clk_cnt,
      CLR => wb_rst_i,
      D => \clk_cnt[11]_i_1__0_n_0\,
      Q => \clk_cnt_reg_n_0_[11]\
    );
\clk_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => clk_cnt,
      CLR => wb_rst_i,
      D => \clk_cnt[12]_i_1__0_n_0\,
      Q => \clk_cnt_reg_n_0_[12]\
    );
\clk_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => clk_cnt,
      CLR => wb_rst_i,
      D => \clk_cnt[13]_i_1__0_n_0\,
      Q => \clk_cnt_reg_n_0_[13]\
    );
\clk_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => clk_cnt,
      CLR => wb_rst_i,
      D => \clk_cnt[14]_i_1__0_n_0\,
      Q => \clk_cnt_reg_n_0_[14]\
    );
\clk_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => clk_cnt,
      CLR => wb_rst_i,
      D => \clk_cnt[15]_i_1__0_n_0\,
      Q => \clk_cnt_reg_n_0_[15]\
    );
\clk_cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => clk_cnt,
      CLR => wb_rst_i,
      D => \clk_cnt[16]_i_1__0_n_0\,
      Q => \clk_cnt_reg_n_0_[16]\
    );
\clk_cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => clk_cnt,
      CLR => wb_rst_i,
      D => \clk_cnt[17]_i_1__0_n_0\,
      Q => \clk_cnt_reg_n_0_[17]\
    );
\clk_cnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => clk_cnt,
      CLR => wb_rst_i,
      D => \clk_cnt[18]_i_1__0_n_0\,
      Q => \clk_cnt_reg_n_0_[18]\
    );
\clk_cnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => clk_cnt,
      CLR => wb_rst_i,
      D => \clk_cnt[19]_i_1__0_n_0\,
      Q => \clk_cnt_reg_n_0_[19]\
    );
\clk_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => clk_cnt,
      CLR => wb_rst_i,
      D => \clk_cnt[1]_i_1__0_n_0\,
      Q => \clk_cnt_reg_n_0_[1]\
    );
\clk_cnt_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => clk_cnt,
      CLR => wb_rst_i,
      D => \clk_cnt[20]_i_1__0_n_0\,
      Q => \clk_cnt_reg_n_0_[20]\
    );
\clk_cnt_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => clk_cnt,
      CLR => wb_rst_i,
      D => \clk_cnt[21]_i_1__0_n_0\,
      Q => \clk_cnt_reg_n_0_[21]\
    );
\clk_cnt_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => clk_cnt,
      CLR => wb_rst_i,
      D => \clk_cnt[22]_i_1__0_n_0\,
      Q => \clk_cnt_reg_n_0_[22]\
    );
\clk_cnt_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => clk_cnt,
      CLR => wb_rst_i,
      D => \clk_cnt[23]_i_1__0_n_0\,
      Q => \clk_cnt_reg_n_0_[23]\
    );
\clk_cnt_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => clk_cnt,
      CLR => wb_rst_i,
      D => \clk_cnt[24]_i_1__0_n_0\,
      Q => \clk_cnt_reg_n_0_[24]\
    );
\clk_cnt_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => clk_cnt,
      CLR => wb_rst_i,
      D => \clk_cnt[25]_i_1__0_n_0\,
      Q => \clk_cnt_reg_n_0_[25]\
    );
\clk_cnt_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => clk_cnt,
      CLR => wb_rst_i,
      D => \clk_cnt[26]_i_1__0_n_0\,
      Q => \clk_cnt_reg_n_0_[26]\
    );
\clk_cnt_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => clk_cnt,
      CLR => wb_rst_i,
      D => \clk_cnt[27]_i_1__0_n_0\,
      Q => \clk_cnt_reg_n_0_[27]\
    );
\clk_cnt_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => clk_cnt,
      CLR => wb_rst_i,
      D => \clk_cnt[28]_i_1__0_n_0\,
      Q => \clk_cnt_reg_n_0_[28]\
    );
\clk_cnt_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => clk_cnt,
      CLR => wb_rst_i,
      D => \clk_cnt[29]_i_1__0_n_0\,
      Q => \clk_cnt_reg_n_0_[29]\
    );
\clk_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => clk_cnt,
      CLR => wb_rst_i,
      D => \clk_cnt[2]_i_1__0_n_0\,
      Q => \clk_cnt_reg_n_0_[2]\
    );
\clk_cnt_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => clk_cnt,
      CLR => wb_rst_i,
      D => \clk_cnt[30]_i_1__0_n_0\,
      Q => \clk_cnt_reg_n_0_[30]\
    );
\clk_cnt_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => clk_cnt,
      CLR => wb_rst_i,
      D => \clk_cnt[31]_i_2__0_n_0\,
      Q => \clk_cnt_reg_n_0_[31]\
    );
\clk_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => clk_cnt,
      CLR => wb_rst_i,
      D => \clk_cnt[3]_i_1__0_n_0\,
      Q => \clk_cnt_reg_n_0_[3]\
    );
\clk_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => clk_cnt,
      CLR => wb_rst_i,
      D => \clk_cnt[4]_i_1__0_n_0\,
      Q => \clk_cnt_reg_n_0_[4]\
    );
\clk_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => clk_cnt,
      CLR => wb_rst_i,
      D => \clk_cnt[5]_i_1__0_n_0\,
      Q => \clk_cnt_reg_n_0_[5]\
    );
\clk_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => clk_cnt,
      CLR => wb_rst_i,
      D => \clk_cnt[6]_i_1__0_n_0\,
      Q => \clk_cnt_reg_n_0_[6]\
    );
\clk_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => clk_cnt,
      CLR => wb_rst_i,
      D => \clk_cnt[7]_i_1__0_n_0\,
      Q => \clk_cnt_reg_n_0_[7]\
    );
\clk_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => clk_cnt,
      CLR => wb_rst_i,
      D => \clk_cnt[8]_i_1__0_n_0\,
      Q => \clk_cnt_reg_n_0_[8]\
    );
\clk_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => clk_cnt,
      CLR => wb_rst_i,
      D => \clk_cnt[9]_i_1__0_n_0\,
      Q => \clk_cnt_reg_n_0_[9]\
    );
\detect_posedge_start_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => D(0),
      Q => detect_posedge_start(0)
    );
\detect_posedge_start_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => detect_posedge_start(0),
      Q => detect_posedge_start(1)
    );
\stat_reg[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^busy_reg_0\(1),
      O => \^busy_reg_0\(0)
    );
state0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state0_carry_n_0,
      CO(2) => state0_carry_n_1,
      CO(1) => state0_carry_n_2,
      CO(0) => state0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_state0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => state0_carry_i_1_n_0,
      S(2) => state0_carry_i_2_n_0,
      S(1) => state0_carry_i_3_n_0,
      S(0) => state0_carry_i_4_n_0
    );
\state0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state0_carry_n_0,
      CO(3) => \state0_carry__0_n_0\,
      CO(2) => \state0_carry__0_n_1\,
      CO(1) => \state0_carry__0_n_2\,
      CO(0) => \state0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \state0_carry__0_i_1_n_0\,
      S(2) => \state0_carry__0_i_2_n_0\,
      S(1) => \state0_carry__0_i_3_n_0\,
      S(0) => \state0_carry__0_i_4_n_0\
    );
\state0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[23]\,
      I1 => \clk_cnt_reg_n_0_[22]\,
      I2 => \clk_cnt_reg_n_0_[21]\,
      O => \state0_carry__0_i_1_n_0\
    );
\state0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[20]\,
      I1 => \clk_cnt_reg_n_0_[19]\,
      I2 => \clk_cnt_reg_n_0_[18]\,
      O => \state0_carry__0_i_2_n_0\
    );
\state0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[17]\,
      I1 => \clk_cnt_reg_n_0_[16]\,
      I2 => \clk_cnt_reg_n_0_[15]\,
      O => \state0_carry__0_i_3_n_0\
    );
\state0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[12]\,
      I1 => \clk_cnt_reg_n_0_[14]\,
      I2 => \clk_cnt_reg_n_0_[13]\,
      O => \state0_carry__0_i_4_n_0\
    );
\state0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state0_carry__0_n_0\,
      CO(3) => \NLW_state0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \state0_carry__1_n_1\,
      CO(1) => \state0_carry__1_n_2\,
      CO(0) => \state0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \state0_carry__1_i_1_n_0\,
      S(1) => \state0_carry__1_i_2_n_0\,
      S(0) => \state0_carry__1_i_3_n_0\
    );
\state0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[30]\,
      I1 => \clk_cnt_reg_n_0_[31]\,
      O => \state0_carry__1_i_1_n_0\
    );
\state0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[29]\,
      I1 => \clk_cnt_reg_n_0_[28]\,
      I2 => \clk_cnt_reg_n_0_[27]\,
      O => \state0_carry__1_i_2_n_0\
    );
\state0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[26]\,
      I1 => \clk_cnt_reg_n_0_[25]\,
      I2 => \clk_cnt_reg_n_0_[24]\,
      O => \state0_carry__1_i_3_n_0\
    );
state0_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[11]\,
      I1 => \clk_cnt_reg_n_0_[10]\,
      I2 => \clk_cnt_reg_n_0_[9]\,
      O => state0_carry_i_1_n_0
    );
state0_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[6]\,
      I1 => \clk_cnt_reg_n_0_[8]\,
      I2 => \clk_cnt_reg_n_0_[7]\,
      O => state0_carry_i_2_n_0
    );
state0_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[5]\,
      I1 => \clk_cnt_reg_n_0_[4]\,
      I2 => \clk_cnt_reg_n_0_[3]\,
      O => state0_carry_i_3_n_0
    );
state0_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \clk_cnt_reg_n_0_[0]\,
      I1 => \clk_cnt_reg_n_0_[1]\,
      I2 => \clk_cnt_reg_n_0_[2]\,
      O => state0_carry_i_4_n_0
    );
tx_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BB88B"
    )
        port map (
      I0 => \^user_io_out\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => tx_reg_0,
      O => tx_i_1_n_0
    );
\tx_index[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF1000"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => \state0_carry__1_n_1\,
      I4 => \^tx_index_reg[0]_0\,
      O => \tx_index[0]_i_1_n_0\
    );
\tx_index[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFF02000000"
    )
        port map (
      I0 => \^tx_index_reg[0]_0\,
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => \state0_carry__1_n_1\,
      I5 => \^tx_index_reg[1]_0\,
      O => \tx_index[1]_i_1_n_0\
    );
\tx_index[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FF0800"
    )
        port map (
      I0 => \^tx_index_reg[1]_0\,
      I1 => \^tx_index_reg[0]_0\,
      I2 => \state__0\(2),
      I3 => tx_index,
      I4 => \^tx_index_reg[2]_0\,
      O => \tx_index[2]_i_1_n_0\
    );
\tx_index[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => \state0_carry__1_n_1\,
      O => tx_index
    );
\tx_index_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => \tx_index[0]_i_1_n_0\,
      Q => \^tx_index_reg[0]_0\
    );
\tx_index_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => \tx_index[1]_i_1_n_0\,
      Q => \^tx_index_reg[1]_0\
    );
\tx_index_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => \tx_index[2]_i_1_n_0\,
      Q => \^tx_index_reg[2]_0\
    );
tx_reg: unisim.vcomponents.FDPE
     port map (
      C => clock,
      CE => '1',
      D => tx_i_1_n_0,
      PRE => wb_rst_i,
      Q => \^user_io_out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_VexRiscv is
  port (
    \FSM_onehot_grant_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \lineLoader_address_reg[28]\ : out STD_LOGIC;
    \dbg_uart_address_reg[3]\ : out STD_LOGIC;
    \dbg_uart_address_reg[3]_0\ : out STD_LOGIC;
    state_reg : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[2]_0\ : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[2]_1\ : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[3]_0\ : out STD_LOGIC;
    \_zz_iBusWishbone_ADR_reg[2]_0\ : out STD_LOGIC;
    \dbg_uart_address_reg[13]\ : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[3]_1\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \la_ien_storage[127]_i_4\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \mgmtsoc_scratch_storage_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \dBus_cmd_rData_address_reg[12]_0\ : out STD_LOGIC;
    \dbg_uart_address_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \uartwishbonebridge_state_reg[2]\ : out STD_LOGIC;
    \dbg_uart_address_reg[2]\ : out STD_LOGIC;
    \litespi_state_reg[0]\ : out STD_LOGIC;
    \dbg_uart_address_reg[19]\ : out STD_LOGIC;
    \dbg_uart_address_reg[18]\ : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[2]_2\ : out STD_LOGIC;
    \lineLoader_address_reg[23]\ : out STD_LOGIC;
    o_wb_ack_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    mgmtsoc_litespimmap_burst_cs_reg : out STD_LOGIC;
    mgmtsoc_vexriscv_transfer_complete_reg : out STD_LOGIC;
    \dbg_uart_address_reg[29]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    mgmtsoc_vexriscv_transfer_complete_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \user_irq_ena_storage_reg[2]\ : out STD_LOGIC;
    \user_irq_ena_storage_reg[1]\ : out STD_LOGIC;
    \user_irq_ena_storage_reg[0]\ : out STD_LOGIC;
    \dbg_uart_address_reg[13]_0\ : out STD_LOGIC;
    \dbg_uart_address_reg[11]\ : out STD_LOGIC;
    \dbg_uart_address_reg[13]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dbg_uart_address_reg[13]_2\ : out STD_LOGIC;
    \dbg_uart_address_reg[13]_3\ : out STD_LOGIC;
    \dbg_uart_address_reg[13]_4\ : out STD_LOGIC;
    \dbg_uart_address_reg[13]_5\ : out STD_LOGIC;
    dff2_bus_ack0 : out STD_LOGIC;
    \uartwishbonebridge_state_reg[2]_0\ : out STD_LOGIC;
    dff_bus_ack0 : out STD_LOGIC;
    \uartwishbonebridge_state_reg[2]_1\ : out STD_LOGIC;
    \dbg_uart_address_reg[19]_0\ : out STD_LOGIC;
    \FSM_sequential_litespiphy_state_reg[0]\ : out STD_LOGIC;
    clear_req_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_start_local0 : out STD_LOGIC;
    frame_err_reg : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_grant_reg[1]\ : out STD_LOGIC;
    \rx_buffer_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_grant_reg[1]_0\ : out STD_LOGIC;
    \dbg_uart_address_reg[4]\ : out STD_LOGIC;
    \dbg_uart_address_reg[5]\ : out STD_LOGIC;
    \dBus_cmd_rData_data_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_onehot_wbbd_state_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[3]\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_wbbd_state_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_wbbd_state_reg[1]_1\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[3]_0\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[3]_1\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[3]_2\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[3]_3\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[3]_4\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[5]\ : out STD_LOGIC;
    \FSM_onehot_grant_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_grant_reg[2]_1\ : out STD_LOGIC;
    \FSM_onehot_grant_reg[2]_2\ : out STD_LOGIC;
    \FSM_sequential_litespiphy_state_reg[0]_0\ : out STD_LOGIC;
    mgmtsoc_vexriscv_transfer_in_progress_reg : out STD_LOGIC;
    mgmtsoc_vexriscv_transfer_in_progress_reg_0 : out STD_LOGIC;
    mgmtsoc_vexriscv_transfer_complete_reg_1 : out STD_LOGIC;
    state_reg_0 : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[3]_2\ : out STD_LOGIC;
    \uart_pending_r_reg[0]\ : out STD_LOGIC;
    \dBus_cmd_rData_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \dBus_cmd_rData_address_reg[2]_3\ : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[12]_1\ : out STD_LOGIC;
    \uart_pending_r_reg[1]\ : out STD_LOGIC;
    \uart_enable_storage_reg[0]\ : out STD_LOGIC;
    \uart_enable_storage_reg[1]\ : out STD_LOGIC;
    \user_irq_ena_storage_reg[0]_0\ : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[12]_2\ : out STD_LOGIC;
    \user_irq_ena_storage_reg[1]_0\ : out STD_LOGIC;
    \user_irq_ena_storage_reg[2]_0\ : out STD_LOGIC;
    \mgmtsoc_reset_storage_reg[0]\ : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[11]_0\ : out STD_LOGIC;
    \mgmtsoc_reset_storage_reg[1]\ : out STD_LOGIC;
    int_rst_reg : out STD_LOGIC;
    dff2_we_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dff_we_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \litespi_state_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dbg_uart_address_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dbg_uart_address_reg[11]_0\ : out STD_LOGIC;
    \la_ien_storage[127]_i_4_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dBus_cmd_rData_address_reg[2]_4\ : out STD_LOGIC;
    \interface0_bank_bus_dat_r[31]_i_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mgmtsoc_load_storage[31]_i_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dBus_cmd_rData_address_reg[2]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    csrbank18_ev_pending_re : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[12]_3\ : out STD_LOGIC;
    csrbank17_ev_pending_re : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[11]_1\ : out STD_LOGIC;
    csrbank16_ev_pending_re : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[12]_4\ : out STD_LOGIC;
    csrbank15_ev_pending_re : out STD_LOGIC;
    csrbank14_ev_pending_re : out STD_LOGIC;
    csrbank13_ev_pending_re : out STD_LOGIC;
    csrbank11_ev_pending_re : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[2]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dBus_cmd_rData_address_reg[2]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_grant_reg[1]_1\ : out STD_LOGIC;
    mgmtsoc_master_rx_fifo_source_valid_reg : out STD_LOGIC;
    mgmtsoc_master_rx_fifo_source_valid_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_rst_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dbg_uart_address_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    csrbank9_mosi0_re : out STD_LOGIC;
    \interface3_bank_bus_dat_r[31]_i_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    csrbank0_reset0_re : out STD_LOGIC;
    uart_tx_fifo_readable_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \uart_tx_fifo_wrport_we__0\ : out STD_LOGIC;
    \uart_tx_fifo_level0_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \interface9_bank_bus_dat_r[16]_i_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \interface3_bank_bus_dat_r[31]_i_1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dBus_cmd_rData_address_reg[12]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dbg_uart_address_reg[13]_6\ : out STD_LOGIC;
    \spi_master_cs_storage_reg[16]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \mgmtsoc_value_status_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \memdat_3_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gpioin5_gpioin5_pending_reg : out STD_LOGIC;
    gpioin4_enable_storage_reg : out STD_LOGIC;
    gpioin3_gpioin3_pending_reg : out STD_LOGIC;
    gpioin2_enable_storage_reg : out STD_LOGIC;
    gpioin1_enable_storage_reg : out STD_LOGIC;
    gpioin0_enable_storage_reg : out STD_LOGIC;
    multiregimpl2_regs1_reg : out STD_LOGIC;
    \dbg_uart_address_reg[11]_1\ : out STD_LOGIC;
    uart_enabled_storage_reg : out STD_LOGIC;
    spi_enabled_storage_reg : out STD_LOGIC;
    mprj_wb_iena_storage_reg : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[12]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    debug_oeb_storage_reg : out STD_LOGIC;
    \FSM_onehot_grant_reg[1]_2\ : out STD_LOGIC;
    debug_mode_storage_reg : out STD_LOGIC;
    \interface6_bank_bus_dat_r[31]_i_3\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \mgmtsoc_load_storage[31]_i_2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dff2_en : out STD_LOGIC;
    dff_en : out STD_LOGIC;
    int_rst_reg_1 : out STD_LOGIC;
    count_reg_10_sp_1 : out STD_LOGIC;
    litespi_grant_reg : out STD_LOGIC;
    \litespi_state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \litespi_state_reg[3]_1\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \slave_sel_r_reg[3]\ : out STD_LOGIC;
    \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \wb_dat_o_reg[31]\ : out STD_LOGIC;
    \slave_sel_r_reg[6]\ : out STD_LOGIC;
    \interface0_bank_bus_dat_r_reg[1]\ : out STD_LOGIC;
    state_reg_1 : out STD_LOGIC;
    \interface6_bank_bus_dat_r_reg[2]\ : out STD_LOGIC;
    \slave_sel_r_reg[6]_0\ : out STD_LOGIC;
    \slave_sel_r_reg[6]_1\ : out STD_LOGIC;
    \slave_sel_r_reg[6]_2\ : out STD_LOGIC;
    \slave_sel_r_reg[6]_3\ : out STD_LOGIC;
    \slave_sel_r_reg[6]_4\ : out STD_LOGIC;
    \interface3_bank_bus_dat_r_reg[8]\ : out STD_LOGIC;
    \interface3_bank_bus_dat_r_reg[9]\ : out STD_LOGIC;
    \interface3_bank_bus_dat_r_reg[10]\ : out STD_LOGIC;
    \interface3_bank_bus_dat_r_reg[11]\ : out STD_LOGIC;
    \interface3_bank_bus_dat_r_reg[12]\ : out STD_LOGIC;
    \interface3_bank_bus_dat_r_reg[13]\ : out STD_LOGIC;
    \interface3_bank_bus_dat_r_reg[14]\ : out STD_LOGIC;
    \interface3_bank_bus_dat_r_reg[15]\ : out STD_LOGIC;
    \interface3_bank_bus_dat_r_reg[16]\ : out STD_LOGIC;
    \slave_sel_r_reg[6]_5\ : out STD_LOGIC;
    \slave_sel_r_reg[6]_6\ : out STD_LOGIC;
    \slave_sel_r_reg[6]_7\ : out STD_LOGIC;
    \slave_sel_r_reg[6]_8\ : out STD_LOGIC;
    \slave_sel_r_reg[6]_9\ : out STD_LOGIC;
    \slave_sel_r_reg[6]_10\ : out STD_LOGIC;
    \slave_sel_r_reg[6]_11\ : out STD_LOGIC;
    \slave_sel_r_reg[6]_12\ : out STD_LOGIC;
    \slave_sel_r_reg[6]_13\ : out STD_LOGIC;
    \slave_sel_r_reg[6]_14\ : out STD_LOGIC;
    \slave_sel_r_reg[6]_15\ : out STD_LOGIC;
    \slave_sel_r_reg[6]_16\ : out STD_LOGIC;
    \slave_sel_r_reg[6]_17\ : out STD_LOGIC;
    \slave_sel_r_reg[6]_18\ : out STD_LOGIC;
    litespi_grant_reg_rep : out STD_LOGIC;
    \wb_dat_o_reg[30]\ : out STD_LOGIC;
    \wb_dat_o_reg[29]\ : out STD_LOGIC;
    \wb_dat_o_reg[28]\ : out STD_LOGIC;
    \wb_dat_o_reg[27]\ : out STD_LOGIC;
    \wb_dat_o_reg[26]\ : out STD_LOGIC;
    \wb_dat_o_reg[25]\ : out STD_LOGIC;
    \wb_dat_o_reg[24]\ : out STD_LOGIC;
    \wb_dat_o_reg[23]\ : out STD_LOGIC;
    \wb_dat_o_reg[22]\ : out STD_LOGIC;
    \wb_dat_o_reg[21]\ : out STD_LOGIC;
    \wb_dat_o_reg[20]\ : out STD_LOGIC;
    \wb_dat_o_reg[19]\ : out STD_LOGIC;
    \wb_dat_o_reg[18]\ : out STD_LOGIC;
    \wb_dat_o_reg[17]\ : out STD_LOGIC;
    \slave_sel_r_reg[5]\ : out STD_LOGIC;
    \interface3_bank_bus_dat_r_reg[0]\ : out STD_LOGIC;
    \dBus_cmd_rData_data_reg[31]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \dbg_uart_data_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DebugPlugin_busReadDataReg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    debug_resetOut : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \interface3_bank_bus_dat_r_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \interface0_bank_bus_dat_r_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mgmtsoc_bus_errors_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grant_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slave_sel_r_reg[6]_19\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    lineLoader_valid_reg : in STD_LOGIC;
    lineLoader_valid_reg_0 : in STD_LOGIC;
    \spi_master_mosi_storage_reg[0]\ : in STD_LOGIC;
    \litespi_state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \wbbd_addr[2]_i_5\ : in STD_LOGIC;
    \_zz_iBusWishbone_ADR_reg[2]_1\ : in STD_LOGIC;
    p_0_in33_in : in STD_LOGIC;
    \litespi_state_reg[0]_1\ : in STD_LOGIC;
    DebugPlugin_haltedByBreak_reg_0 : in STD_LOGIC;
    mgmtsoc_vexriscv_transfer_complete_reg_2 : in STD_LOGIC;
    \mgmtsoc_vexriscv_i_cmd_payload_address_reg[7]\ : in STD_LOGIC;
    mgmtsoc_vexriscv_transfer_in_progress : in STD_LOGIC;
    \interface19_bank_bus_dat_r_reg[2]\ : in STD_LOGIC;
    \interface19_bank_bus_dat_r_reg[1]\ : in STD_LOGIC;
    \interface19_bank_bus_dat_r_reg[0]\ : in STD_LOGIC;
    dff2_bus_ack : in STD_LOGIC;
    dff_bus_ack : in STD_LOGIC;
    litespiphy_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_litespiphy_state_reg[0]_1\ : in STD_LOGIC;
    mgmtsoc_litespisdrphycore_posedge_reg2 : in STD_LOGIC;
    tx_start_clear : in STD_LOGIC;
    frame_err : in STD_LOGIC;
    o_rx_finish_reg : in STD_LOGIC;
    stat_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_busy : in STD_LOGIC;
    \o_wb_dat_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wbbd_write_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    RAM_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \wbbd_addr_reg[0]\ : in STD_LOGIC;
    \wbbd_addr_reg[4]\ : in STD_LOGIC;
    \wbbd_addr_reg[4]_0\ : in STD_LOGIC;
    \wbbd_addr_reg[3]\ : in STD_LOGIC;
    \wbbd_addr[3]_i_3\ : in STD_LOGIC;
    \wbbd_addr_reg[4]_1\ : in STD_LOGIC;
    \wbbd_addr[4]_i_3\ : in STD_LOGIC;
    \wbbd_addr_reg[2]\ : in STD_LOGIC;
    \wbbd_addr_reg[2]_0\ : in STD_LOGIC;
    \wbbd_addr_reg[0]_0\ : in STD_LOGIC;
    \wbbd_addr[1]_i_3\ : in STD_LOGIC;
    \FSM_onehot_grant_reg[1]_3\ : in STD_LOGIC;
    \litespi_state_reg[0]_2\ : in STD_LOGIC;
    \uart_pending_r_reg[0]_0\ : in STD_LOGIC;
    \uart_pending_r_reg[1]_0\ : in STD_LOGIC;
    \uart_enable_storage_reg[0]_0\ : in STD_LOGIC;
    \uart_enable_storage_reg[1]_0\ : in STD_LOGIC;
    mgmtsoc_vexriscv_i_cmd_payload_wr_reg : in STD_LOGIC;
    \litespi_state_reg[0]_3\ : in STD_LOGIC;
    \litespi_state_reg[0]_4\ : in STD_LOGIC;
    \litespi_state_reg[2]\ : in STD_LOGIC;
    mgmtsoc_master_status_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mgmtsoc_master_rx_fifo_source_payload_data_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_litespiphy_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_litespiphy_state_reg[0]_3\ : in STD_LOGIC;
    uart_tx_fifo_rdport_re : in STD_LOGIC;
    \uart_tx_fifo_level0_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \uart_tx_fifo_produce_reg[0]\ : in STD_LOGIC;
    \interface3_bank_bus_dat_r_reg[0]_0\ : in STD_LOGIC;
    \interface9_bank_bus_dat_r_reg[16]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \interface9_bank_bus_dat_r_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \interface10_bank_bus_dat_r_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \interface10_bank_bus_dat_r_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \interface10_bank_bus_dat_r_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \interface11_bank_bus_dat_r_reg[0]\ : in STD_LOGIC;
    memdat_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \interface3_bank_bus_dat_r_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    gpioin5_gpioin5_pending : in STD_LOGIC;
    gpioin5_enable_storage : in STD_LOGIC;
    gpioin4_enable_storage : in STD_LOGIC;
    gpioin4_gpioin4_pending : in STD_LOGIC;
    gpioin3_gpioin3_pending : in STD_LOGIC;
    gpioin3_enable_storage : in STD_LOGIC;
    gpioin2_gpioin2_edge_storage : in STD_LOGIC;
    gpioin2_gpioin2_mode_storage : in STD_LOGIC;
    gpioin2_enable_storage : in STD_LOGIC;
    gpioin2_gpioin2_pending : in STD_LOGIC;
    gpioin1_gpioin1_edge_storage : in STD_LOGIC;
    gpioin1_gpioin1_mode_storage : in STD_LOGIC;
    gpioin1_enable_storage : in STD_LOGIC;
    gpioin1_gpioin1_pending : in STD_LOGIC;
    gpioin0_enable_storage : in STD_LOGIC;
    gpioin0_gpioin0_pending : in STD_LOGIC;
    multiregimpl2_regs1 : in STD_LOGIC;
    \interface5_bank_bus_dat_r_reg[0]\ : in STD_LOGIC;
    \interface9_bank_bus_dat_r_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    uart_enabled_storage : in STD_LOGIC;
    \interface8_bank_bus_dat_r_reg[0]\ : in STD_LOGIC;
    \interface7_bank_bus_dat_r_reg[0]\ : in STD_LOGIC;
    debug_oeb : in STD_LOGIC;
    \interface1_bank_bus_dat_r_reg[0]\ : in STD_LOGIC;
    gpio_ien_storage : in STD_LOGIC;
    gpio_oe_storage : in STD_LOGIC;
    \interface5_bank_bus_dat_r[0]_i_2\ : in STD_LOGIC;
    \interface5_bank_bus_dat_r[0]_i_2_0\ : in STD_LOGIC;
    \interface13_bank_bus_dat_r[0]_i_2\ : in STD_LOGIC;
    gpioin0_gpioin0_in_pads_n_d : in STD_LOGIC;
    multiregimpl131_regs1 : in STD_LOGIC;
    \interface13_bank_bus_dat_r[0]_i_2_0\ : in STD_LOGIC;
    \interface16_bank_bus_dat_r[0]_i_2\ : in STD_LOGIC;
    gpioin3_gpioin3_in_pads_n_d : in STD_LOGIC;
    multiregimpl134_regs1 : in STD_LOGIC;
    \interface16_bank_bus_dat_r[0]_i_2_0\ : in STD_LOGIC;
    \interface17_bank_bus_dat_r[0]_i_2\ : in STD_LOGIC;
    gpioin4_gpioin4_in_pads_n_d : in STD_LOGIC;
    multiregimpl135_regs1 : in STD_LOGIC;
    \interface17_bank_bus_dat_r[0]_i_2_0\ : in STD_LOGIC;
    \interface18_bank_bus_dat_r[0]_i_2\ : in STD_LOGIC;
    gpioin5_gpioin5_in_pads_n_d : in STD_LOGIC;
    multiregimpl136_regs1 : in STD_LOGIC;
    \interface18_bank_bus_dat_r[0]_i_2_0\ : in STD_LOGIC;
    \interface6_bank_bus_dat_r[31]_i_3_0\ : in STD_LOGIC_VECTOR ( 127 downto 0 );
    \interface6_bank_bus_dat_r[31]_i_3_1\ : in STD_LOGIC_VECTOR ( 127 downto 0 );
    \interface6_bank_bus_dat_r[31]_i_3_2\ : in STD_LOGIC_VECTOR ( 127 downto 0 );
    \interface9_bank_bus_dat_r[7]_i_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \interface9_bank_bus_dat_r[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    spi_master_loopback_storage : in STD_LOGIC;
    \interface9_bank_bus_dat_r_reg[0]\ : in STD_LOGIC;
    mgmtsoc_zero_pending : in STD_LOGIC;
    mgmtsoc_enable_storage : in STD_LOGIC;
    \interface10_bank_bus_dat_r_reg[0]\ : in STD_LOGIC;
    \interface10_bank_bus_dat_r_reg[0]_0\ : in STD_LOGIC;
    mgmtsoc_update_value_storage : in STD_LOGIC;
    \interface11_bank_bus_dat_r_reg[0]_0\ : in STD_LOGIC;
    \interface11_bank_bus_dat_r_reg[0]_1\ : in STD_LOGIC;
    uart_pending_status_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RAM_reg_0 : in STD_LOGIC;
    RAM_reg_1 : in STD_LOGIC;
    mgmtsoc_vexriscv_i_cmd_payload_wr_reg_0 : in STD_LOGIC;
    mprj_ack_i_core : in STD_LOGIC;
    hk_ack_i : in STD_LOGIC;
    dBus_cmd_rValid_inv_i_2_0 : in STD_LOGIC;
    \mgmtsoc_litespimmap_burst_adr_reg[29]\ : in STD_LOGIC;
    \litespi_state_reg[2]_i_2\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    mgmtsoc_litespimmap_burst_adr_litespi_next_value10 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    count_reg : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \mgmtsoc_litespisdrphycore_sr_out_reg[5]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[5]_0\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[28]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[5]_1\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[29]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[5]_2\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[30]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[31]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[31]_0\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[31]_1\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[22]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[23]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[20]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[21]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[26]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[27]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[24]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[25]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out[23]_i_2\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out[23]_i_2_0\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out[23]_i_2_1\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out[7]_i_4_0\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out[31]_i_10\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \mgmtsoc_litespisdrphycore_sr_out_reg[18]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[19]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out[25]_i_4\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out[25]_i_4_0\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[17]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[3]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[2]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[16]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[12]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[13]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[10]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[11]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[14]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[15]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out[5]_i_3_0\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[9]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[8]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[6]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[7]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[4]\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[5]_6\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out[12]_i_3\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[3]_0\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[2]_0\ : in STD_LOGIC;
    \mgmtsoc_litespisdrphycore_sr_out_reg[2]_1\ : in STD_LOGIC;
    mgmtsoc_reset_re : in STD_LOGIC;
    mgmtsoc_vexriscv_debug_reset : in STD_LOGIC;
    hk_dat_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_3\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \memory_to_writeBack_MEMORY_READ_DATA[1]_i_3\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[16]_i_3\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \memory_to_writeBack_MEMORY_READ_DATA[2]_i_3_0\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[0]_i_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    interface2_bank_bus_dat_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    \memory_to_writeBack_MEMORY_READ_DATA[0]_i_2\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[0]_i_2_0\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[0]_i_3_0\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[0]_i_3_1\ : in STD_LOGIC;
    interface8_bank_bus_dat_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    \memory_to_writeBack_MEMORY_READ_DATA[0]_i_3_2\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[0]_i_8_0\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[0]_i_8_1\ : in STD_LOGIC;
    \memory_to_writeBack_MEMORY_READ_DATA[0]_i_8_2\ : in STD_LOGIC;
    interface7_bank_bus_dat_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    interface12_bank_bus_dat_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    \memory_to_writeBack_MEMORY_READ_DATA[0]_i_3_3\ : in STD_LOGIC;
    clock : in STD_LOGIC;
    mgmtsoc_vexriscv_i_cmd_valid : in STD_LOGIC;
    \io_cpu_fetch_data_regNextWhen_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \FSM_sequential_switch_Fetcher_l362_reg[0]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dBusWishbone_DAT_MISO : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_VexRiscv : entity is "VexRiscv";
end design_1_caravel_0_0_VexRiscv;

architecture STRUCTURE of design_1_caravel_0_0_VexRiscv is
  signal CsrPlugin_exception : STD_LOGIC;
  signal CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_6_n_0\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[10]\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[11]\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[12]\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[13]\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[14]\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[15]\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[16]\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[17]\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[18]\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[19]\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[20]\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[21]\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[22]\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[23]\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[24]\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[25]\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[26]\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[27]\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[28]\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[29]\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[30]\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[31]\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[7]\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[8]\ : STD_LOGIC;
  signal \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[9]\ : STD_LOGIC;
  signal CsrPlugin_exceptionPortCtrl_exceptionContext_code : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode : STD_LOGIC;
  signal CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_i_2_n_0 : STD_LOGIC;
  signal CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute : STD_LOGIC;
  signal CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_2_n_0 : STD_LOGIC;
  signal CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_3_n_0 : STD_LOGIC;
  signal CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory : STD_LOGIC;
  signal CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_1_n_0 : STD_LOGIC;
  signal CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_3_n_0 : STD_LOGIC;
  signal CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_4_n_0 : STD_LOGIC;
  signal CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_inv_i_1_n_0 : STD_LOGIC;
  signal CsrPlugin_hadException : STD_LOGIC;
  signal \CsrPlugin_interrupt_code[3]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_interrupt_code_reg_n_0_[3]\ : STD_LOGIC;
  signal CsrPlugin_interrupt_valid_i_1_n_0 : STD_LOGIC;
  signal CsrPlugin_interrupt_valid_i_2_n_0 : STD_LOGIC;
  signal CsrPlugin_interrupt_valid_i_3_n_0 : STD_LOGIC;
  signal CsrPlugin_interrupt_valid_reg_n_0 : STD_LOGIC;
  signal CsrPlugin_mcause_exceptionCode : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal CsrPlugin_mcause_interrupt : STD_LOGIC;
  signal CsrPlugin_mcause_interrupt_i_1_n_0 : STD_LOGIC;
  signal \CsrPlugin_mepc[0]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mepc[10]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mepc[11]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mepc[12]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mepc[13]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mepc[14]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mepc[15]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mepc[16]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mepc[17]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mepc[18]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mepc[19]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mepc[1]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mepc[20]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mepc[21]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mepc[22]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mepc[23]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mepc[24]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mepc[25]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mepc[26]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mepc[27]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mepc[28]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mepc[29]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mepc[2]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mepc[30]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mepc[31]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mepc[31]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mepc[31]_i_3_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mepc[3]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mepc[4]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mepc[5]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mepc[6]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mepc[7]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mepc[8]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mepc[9]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mepc__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal CsrPlugin_mie_MEIE_i_1_n_0 : STD_LOGIC;
  signal CsrPlugin_mie_MEIE_reg_n_0 : STD_LOGIC;
  signal CsrPlugin_mie_MSIE : STD_LOGIC;
  signal CsrPlugin_mie_MSIE_i_1_n_0 : STD_LOGIC;
  signal CsrPlugin_mie_MTIE : STD_LOGIC;
  signal CsrPlugin_mie_MTIE_i_1_n_0 : STD_LOGIC;
  signal CsrPlugin_mip_MEIP : STD_LOGIC;
  signal CsrPlugin_mip_MEIP_i_2_n_0 : STD_LOGIC;
  signal CsrPlugin_mip_MEIP_i_3_n_0 : STD_LOGIC;
  signal CsrPlugin_mip_MEIP_i_4_n_0 : STD_LOGIC;
  signal CsrPlugin_mip_MSIP : STD_LOGIC;
  signal CsrPlugin_mip_MSIP_i_1_n_0 : STD_LOGIC;
  signal CsrPlugin_mstatus_MIE : STD_LOGIC;
  signal CsrPlugin_mstatus_MIE_i_1_n_0 : STD_LOGIC;
  signal CsrPlugin_mstatus_MPIE : STD_LOGIC;
  signal CsrPlugin_mstatus_MPIE_i_2_n_0 : STD_LOGIC;
  signal CsrPlugin_mstatus_MPIE_i_3_n_0 : STD_LOGIC;
  signal CsrPlugin_mstatus_MPIE_i_5_n_0 : STD_LOGIC;
  signal CsrPlugin_mstatus_MPIE_reg_n_0 : STD_LOGIC;
  signal \CsrPlugin_mstatus_MPP[0]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mstatus_MPP[1]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mstatus_MPP_reg_n_0_[0]\ : STD_LOGIC;
  signal \CsrPlugin_mstatus_MPP_reg_n_0_[1]\ : STD_LOGIC;
  signal \CsrPlugin_mtval_reg_n_0_[0]\ : STD_LOGIC;
  signal \CsrPlugin_mtval_reg_n_0_[10]\ : STD_LOGIC;
  signal \CsrPlugin_mtval_reg_n_0_[11]\ : STD_LOGIC;
  signal \CsrPlugin_mtval_reg_n_0_[12]\ : STD_LOGIC;
  signal \CsrPlugin_mtval_reg_n_0_[13]\ : STD_LOGIC;
  signal \CsrPlugin_mtval_reg_n_0_[14]\ : STD_LOGIC;
  signal \CsrPlugin_mtval_reg_n_0_[15]\ : STD_LOGIC;
  signal \CsrPlugin_mtval_reg_n_0_[16]\ : STD_LOGIC;
  signal \CsrPlugin_mtval_reg_n_0_[17]\ : STD_LOGIC;
  signal \CsrPlugin_mtval_reg_n_0_[18]\ : STD_LOGIC;
  signal \CsrPlugin_mtval_reg_n_0_[19]\ : STD_LOGIC;
  signal \CsrPlugin_mtval_reg_n_0_[1]\ : STD_LOGIC;
  signal \CsrPlugin_mtval_reg_n_0_[20]\ : STD_LOGIC;
  signal \CsrPlugin_mtval_reg_n_0_[21]\ : STD_LOGIC;
  signal \CsrPlugin_mtval_reg_n_0_[22]\ : STD_LOGIC;
  signal \CsrPlugin_mtval_reg_n_0_[23]\ : STD_LOGIC;
  signal \CsrPlugin_mtval_reg_n_0_[24]\ : STD_LOGIC;
  signal \CsrPlugin_mtval_reg_n_0_[25]\ : STD_LOGIC;
  signal \CsrPlugin_mtval_reg_n_0_[26]\ : STD_LOGIC;
  signal \CsrPlugin_mtval_reg_n_0_[27]\ : STD_LOGIC;
  signal \CsrPlugin_mtval_reg_n_0_[28]\ : STD_LOGIC;
  signal \CsrPlugin_mtval_reg_n_0_[29]\ : STD_LOGIC;
  signal \CsrPlugin_mtval_reg_n_0_[2]\ : STD_LOGIC;
  signal \CsrPlugin_mtval_reg_n_0_[30]\ : STD_LOGIC;
  signal \CsrPlugin_mtval_reg_n_0_[31]\ : STD_LOGIC;
  signal \CsrPlugin_mtval_reg_n_0_[3]\ : STD_LOGIC;
  signal \CsrPlugin_mtval_reg_n_0_[4]\ : STD_LOGIC;
  signal \CsrPlugin_mtval_reg_n_0_[5]\ : STD_LOGIC;
  signal \CsrPlugin_mtval_reg_n_0_[6]\ : STD_LOGIC;
  signal \CsrPlugin_mtval_reg_n_0_[7]\ : STD_LOGIC;
  signal \CsrPlugin_mtval_reg_n_0_[8]\ : STD_LOGIC;
  signal \CsrPlugin_mtval_reg_n_0_[9]\ : STD_LOGIC;
  signal CsrPlugin_mtvec_base : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[0]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[0]_i_3_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[0]_i_4_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[0]_i_5_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[10]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[10]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[10]_i_3_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[11]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[11]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[12]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[12]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[12]_i_3_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[13]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[13]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[13]_i_3_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[14]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[14]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[14]_i_3_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[15]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[15]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[15]_i_3_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[16]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[16]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[16]_i_3_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[17]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[17]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[17]_i_3_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[18]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[18]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[18]_i_3_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[19]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[19]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[19]_i_3_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[1]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[1]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[20]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[20]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[20]_i_3_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[21]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[21]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[21]_i_3_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[22]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[22]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[22]_i_3_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[23]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[23]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[23]_i_3_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[24]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[24]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[24]_i_3_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[25]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[25]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[25]_i_3_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[26]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[26]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[26]_i_3_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[27]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[27]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[27]_i_3_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[28]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[28]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[28]_i_3_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[29]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[29]_i_3_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[29]_i_4_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[29]_i_5_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[2]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[2]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[2]_i_3_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[2]_i_4_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[3]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[3]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[3]_i_3_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[4]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[4]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[4]_i_3_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[5]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[5]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[5]_i_3_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[5]_i_4_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[6]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[6]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[7]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[7]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[8]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[8]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[9]_i_1_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[9]_i_2_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[9]_i_3_n_0\ : STD_LOGIC;
  signal \CsrPlugin_mtvec_base[9]_i_4_n_0\ : STD_LOGIC;
  signal CsrPlugin_pipelineLiberator_pcValids_0_reg_n_0 : STD_LOGIC;
  signal CsrPlugin_pipelineLiberator_pcValids_1_reg_n_0 : STD_LOGIC;
  signal CsrPlugin_pipelineLiberator_pcValids_2_reg_n_0 : STD_LOGIC;
  signal CsrPlugin_trapCause : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal DebugPlugin_busReadDataReg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \DebugPlugin_busReadDataReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[15]_i_2_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[16]_i_2_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[17]_i_2_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[18]_i_2_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[19]_i_2_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[20]_i_2_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[21]_i_2_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[22]_i_2_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[23]_i_2_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[24]_i_2_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[25]_i_2_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[26]_i_2_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[27]_i_2_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[28]_i_2_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[29]_i_2_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[2]_i_2_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[30]_i_2_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[3]_i_2_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[4]_i_2_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[5]_i_2_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[6]_i_2_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \DebugPlugin_busReadDataReg[9]_i_1_n_0\ : STD_LOGIC;
  signal DebugPlugin_debugUsed : STD_LOGIC;
  signal DebugPlugin_debugUsed_i_1_n_0 : STD_LOGIC;
  signal DebugPlugin_disableEbreak_i_1_n_0 : STD_LOGIC;
  signal DebugPlugin_disableEbreak_reg_n_0 : STD_LOGIC;
  signal DebugPlugin_godmode_i_1_n_0 : STD_LOGIC;
  signal DebugPlugin_godmode_reg_n_0 : STD_LOGIC;
  signal DebugPlugin_haltIt_reg_n_0 : STD_LOGIC;
  signal DebugPlugin_haltedByBreak : STD_LOGIC;
  signal DebugPlugin_haltedByBreak_i_1_n_0 : STD_LOGIC;
  signal DebugPlugin_haltedByBreak_i_2_n_0 : STD_LOGIC;
  signal DebugPlugin_isPipBusy : STD_LOGIC;
  signal DebugPlugin_isPipBusy0 : STD_LOGIC;
  signal DebugPlugin_resetIt_i_1_n_0 : STD_LOGIC;
  signal DebugPlugin_resetIt_reg_n_0 : STD_LOGIC;
  signal DebugPlugin_stepIt43_out : STD_LOGIC;
  signal DebugPlugin_stepIt_i_1_n_0 : STD_LOGIC;
  signal DebugPlugin_stepIt_reg_n_0 : STD_LOGIC;
  signal \FSM_sequential_switch_Fetcher_l362[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_switch_Fetcher_l362[0]_i_3_n_0\ : STD_LOGIC;
  signal HazardSimplePlugin_writeBackBuffer_payload_address : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal HazardSimplePlugin_writeBackBuffer_valid : STD_LOGIC;
  signal HazardSimplePlugin_writeBackWrites_valid : STD_LOGIC;
  signal IBusCachedPlugin_cache_io_cpu_decode_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal IBusCachedPlugin_cache_n_10 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_11 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_12 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_13 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_14 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_146 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_148 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_149 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_15 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_16 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_17 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_18 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_19 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_20 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_21 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_22 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_23 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_24 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_25 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_26 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_27 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_28 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_30 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_385 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_442 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_443 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_444 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_445 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_447 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_448 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_449 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_450 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_452 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_453 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_454 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_455 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_456 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_457 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_458 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_459 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_460 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_461 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_462 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_463 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_464 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_465 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_466 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_467 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_468 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_469 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_470 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_471 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_472 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_473 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_474 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_475 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_476 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_477 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_478 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_479 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_480 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_481 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_482 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_483 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_484 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_485 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_486 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_487 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_488 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_489 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_490 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_491 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_492 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_493 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_504 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_505 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_507 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_509 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_510 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_511 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_512 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_513 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_528 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_532 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_533 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_534 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_535 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_536 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_537 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_541 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_542 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_543 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_545 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_546 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_547 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_548 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_549 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_550 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_553 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_554 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_555 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_556 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_557 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_558 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_559 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_560 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_561 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_562 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_563 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_564 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_6 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_63 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_7 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_8 : STD_LOGIC;
  signal IBusCachedPlugin_cache_n_9 : STD_LOGIC;
  signal IBusCachedPlugin_fetchPc_booted : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg[10]_i_2_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg[11]_i_2_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg[12]_i_2_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg[13]_i_2_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg[14]_i_2_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg[15]_i_2_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg[16]_i_2_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg[17]_i_2_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg[18]_i_2_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg[19]_i_2_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg[20]_i_2_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg[21]_i_2_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg[22]_i_2_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg[23]_i_2_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg[24]_i_2_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg[25]_i_2_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg[26]_i_2_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg[27]_i_2_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg[28]_i_4_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg[29]_i_2_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg[30]_i_2_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg[5]_i_6_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg[5]_i_8_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg[6]_i_2_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg[7]_i_2_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg[8]_i_2_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg[9]_i_2_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_1\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_2\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_3\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_4\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_5\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_6\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_7\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_1\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_2\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_3\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_4\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_5\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_6\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_7\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_1\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_2\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_3\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_4\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_5\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_6\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_7\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_1\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_2\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_3\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_4\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_5\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_6\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_7\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_1\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_2\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_3\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_4\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_5\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_6\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_7\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[9]\ : STD_LOGIC;
  signal IBusCachedPlugin_iBusRsp_stages_0_input_payload : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready : STD_LOGIC;
  signal IBusCachedPlugin_injector_nextPcCalc_valids_0 : STD_LOGIC;
  signal IBusCachedPlugin_injector_nextPcCalc_valids_1 : STD_LOGIC;
  signal IBusCachedPlugin_mmuBus_rsp_isIoAccess : STD_LOGIC;
  signal RAM_reg_i_48_n_0 : STD_LOGIC;
  signal RAM_reg_i_49_n_0 : STD_LOGIC;
  signal RAM_reg_i_50_n_0 : STD_LOGIC;
  signal RAM_reg_i_51_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_11_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_12_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_13_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_14_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_15_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_16_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_17_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_18_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_19_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_25_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_26_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_44_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_45_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_46_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_47_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_48_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_49_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_50_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_51_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_52_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_53_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_54_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_55_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_56_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_57_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_58_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_59_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_60_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_61_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_62_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_63_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_64_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_65_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_66_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_67_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_68_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_69_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_70_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_71_n_0 : STD_LOGIC;
  signal RegFilePlugin_regFile_reg_1_i_72_n_0 : STD_LOGIC;
  signal \_zz_2\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit[0]_i_1_n_0\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit[0]_i_2_n_0\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit[0]_i_4_n_0\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit[0]_i_5_n_0\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit[1]_i_1_n_0\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit[1]_i_2_n_0\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit[1]_i_3_n_0\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit[1]_i_4_n_0\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit[1]_i_5_n_0\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[0]\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[10]\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[11]\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[12]\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[13]\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[14]\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[15]\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[16]\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[17]\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[18]\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[19]\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[1]\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[20]\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[21]\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[22]\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[23]\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[24]\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[25]\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[26]\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[27]\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[28]\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[29]\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[2]\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[30]\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[31]\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[3]\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[4]\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[5]\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[6]\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[7]\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[8]\ : STD_LOGIC;
  signal \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[9]\ : STD_LOGIC;
  signal \_zz_IBusCachedPlugin_fetchPc_pc\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_5_n_0\ : STD_LOGIC;
  signal \_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_6_n_0\ : STD_LOGIC;
  signal \_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_7_n_0\ : STD_LOGIC;
  signal \_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg_n_0\ : STD_LOGIC;
  signal \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg_n_0\ : STD_LOGIC;
  signal \_zz__zz_decode_ENV_CTRL_2_15\ : STD_LOGIC;
  signal \_zz__zz_decode_ENV_CTRL_2_3\ : STD_LOGIC;
  signal \_zz__zz_decode_ENV_CTRL_2_85\ : STD_LOGIC;
  signal \_zz__zz_decode_ENV_CTRL_2_98\ : STD_LOGIC;
  signal \_zz__zz_execute_SRC1_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \_zz_decode_ALU_BITWISE_CTRL_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \_zz_decode_ALU_CTRL_2\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \_zz_decode_BRANCH_CTRL_2\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \_zz_decode_ENV_CTRL_7\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \_zz_decode_SHIFT_CTRL_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \_zz_decode_SRC1_CTRL_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \_zz_decode_SRC2_CTRL_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \_zz_execute_SRC2_1\ : STD_LOGIC;
  signal \_zz_execute_SrcPlugin_addSub\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \_zz_execute_to_memory_REGFILE_WRITE_DATA\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \_zz_iBusWishbone_ADR\ : STD_LOGIC;
  signal \_zz_iBusWishbone_ADR_reg_n_0_[0]\ : STD_LOGIC;
  signal \_zz_iBusWishbone_ADR_reg_n_0_[1]\ : STD_LOGIC;
  signal \_zz_iBusWishbone_ADR_reg_n_0_[2]\ : STD_LOGIC;
  signal \_zz_iBus_rsp_valid\ : STD_LOGIC;
  signal \_zz_when_DebugPlugin_l244\ : STD_LOGIC;
  signal count_reg_10_sn_1 : STD_LOGIC;
  signal dBus_cmd_payload_size : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \dBus_cmd_rData_address[10]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[11]_i_10_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[11]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[11]_i_3_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[11]_i_4_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[11]_i_5_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[11]_i_6_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[11]_i_7_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[11]_i_8_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[11]_i_9_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[12]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[13]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[14]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[15]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[15]_i_3_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[15]_i_4_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[15]_i_5_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[15]_i_6_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[15]_i_7_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[16]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[17]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[18]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[19]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[19]_i_3_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[19]_i_4_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[19]_i_5_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[19]_i_6_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[19]_i_7_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[19]_i_8_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[19]_i_9_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[20]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[21]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[22]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[23]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[23]_i_3_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[23]_i_4_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[23]_i_5_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[23]_i_6_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[24]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[25]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[26]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[27]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[27]_i_3_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[27]_i_4_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[27]_i_5_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[27]_i_6_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[28]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[29]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[2]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[30]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[31]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[31]_i_3_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[31]_i_4_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[31]_i_5_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[31]_i_6_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[31]_i_7_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[3]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[4]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[5]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[6]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[7]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[7]_i_3_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[7]_i_4_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[7]_i_5_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[7]_i_6_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[7]_i_7_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[7]_i_8_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[7]_i_9_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[8]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address[9]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \^dbus_cmd_rdata_address_reg[2]_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \^dbus_cmd_rdata_address_reg[3]_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg_n_0_[0]\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg_n_0_[10]\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg_n_0_[11]\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg_n_0_[12]\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg_n_0_[13]\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg_n_0_[14]\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg_n_0_[15]\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg_n_0_[16]\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg_n_0_[17]\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg_n_0_[18]\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg_n_0_[19]\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg_n_0_[1]\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg_n_0_[20]\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg_n_0_[21]\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg_n_0_[22]\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg_n_0_[23]\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg_n_0_[24]\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg_n_0_[25]\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg_n_0_[26]\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg_n_0_[27]\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg_n_0_[28]\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg_n_0_[29]\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg_n_0_[2]\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg_n_0_[30]\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg_n_0_[31]\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg_n_0_[3]\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg_n_0_[4]\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg_n_0_[5]\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg_n_0_[6]\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg_n_0_[7]\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg_n_0_[8]\ : STD_LOGIC;
  signal \dBus_cmd_rData_address_reg_n_0_[9]\ : STD_LOGIC;
  signal \dBus_cmd_rData_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_data[16]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_data[17]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_data[18]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_data[19]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_data[20]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_data[21]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_data[22]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_data[23]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_data[24]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_data[25]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_data[26]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_data[27]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_data[28]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_data[29]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_data[30]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_data[31]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \dBus_cmd_rData_data[9]_i_1_n_0\ : STD_LOGIC;
  signal \^dbus_cmd_rdata_data_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^dbus_cmd_rdata_data_reg[31]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dBus_cmd_rData_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \dBus_cmd_rData_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \dBus_cmd_rData_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \dBus_cmd_rData_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \dBus_cmd_rData_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \dBus_cmd_rData_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \dBus_cmd_rData_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \dBus_cmd_rData_data_reg_n_0_[16]\ : STD_LOGIC;
  signal \dBus_cmd_rData_data_reg_n_0_[17]\ : STD_LOGIC;
  signal \dBus_cmd_rData_data_reg_n_0_[18]\ : STD_LOGIC;
  signal \dBus_cmd_rData_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \dBus_cmd_rData_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \dBus_cmd_rData_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \dBus_cmd_rData_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \dBus_cmd_rData_data_reg_n_0_[22]\ : STD_LOGIC;
  signal \dBus_cmd_rData_data_reg_n_0_[23]\ : STD_LOGIC;
  signal \dBus_cmd_rData_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \dBus_cmd_rData_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \dBus_cmd_rData_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \dBus_cmd_rData_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \dBus_cmd_rData_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \dBus_cmd_rData_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \dBus_cmd_rData_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \dBus_cmd_rData_data_reg_n_0_[9]\ : STD_LOGIC;
  signal \dBus_cmd_rData_size_reg_n_0_[0]\ : STD_LOGIC;
  signal dBus_cmd_rData_wr_reg_n_0 : STD_LOGIC;
  signal dBus_cmd_rValid_inv_i_1_n_0 : STD_LOGIC;
  signal dBus_cmd_rValid_inv_i_2_n_0 : STD_LOGIC;
  signal dBus_cmd_ready : STD_LOGIC;
  signal data0 : STD_LOGIC;
  signal \^dbg_uart_address_reg[2]\ : STD_LOGIC;
  signal decode_CSR_WRITE_OPCODE : STD_LOGIC;
  signal decode_DO_EBREAK : STD_LOGIC;
  signal decode_IS_CSR : STD_LOGIC;
  signal decode_RegFilePlugin_regFileReadAddress1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal decode_RegFilePlugin_regFileReadAddress2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal decode_SRC2_FORCE_ZERO : STD_LOGIC;
  signal decode_SRC_LESS_UNSIGNED : STD_LOGIC;
  signal decode_SRC_USE_SUB_LESS : STD_LOGIC;
  signal decode_to_execute_ALU_BITWISE_CTRL : STD_LOGIC_VECTOR ( 0 to 0 );
  signal decode_to_execute_ALU_CTRL : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal decode_to_execute_BRANCH_CTRL : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal decode_to_execute_CSR_WRITE_OPCODE : STD_LOGIC;
  signal decode_to_execute_DO_EBREAK : STD_LOGIC;
  signal decode_to_execute_ENV_CTRL : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \decode_to_execute_INSTRUCTION_reg_n_0_[0]\ : STD_LOGIC;
  signal \decode_to_execute_INSTRUCTION_reg_n_0_[14]\ : STD_LOGIC;
  signal \decode_to_execute_INSTRUCTION_reg_n_0_[1]\ : STD_LOGIC;
  signal \decode_to_execute_INSTRUCTION_reg_n_0_[20]\ : STD_LOGIC;
  signal \decode_to_execute_INSTRUCTION_reg_n_0_[21]\ : STD_LOGIC;
  signal \decode_to_execute_INSTRUCTION_reg_n_0_[22]\ : STD_LOGIC;
  signal \decode_to_execute_INSTRUCTION_reg_n_0_[23]\ : STD_LOGIC;
  signal \decode_to_execute_INSTRUCTION_reg_n_0_[24]\ : STD_LOGIC;
  signal \decode_to_execute_INSTRUCTION_reg_n_0_[25]\ : STD_LOGIC;
  signal \decode_to_execute_INSTRUCTION_reg_n_0_[26]\ : STD_LOGIC;
  signal \decode_to_execute_INSTRUCTION_reg_n_0_[27]\ : STD_LOGIC;
  signal \decode_to_execute_INSTRUCTION_reg_n_0_[28]\ : STD_LOGIC;
  signal \decode_to_execute_INSTRUCTION_reg_n_0_[29]\ : STD_LOGIC;
  signal \decode_to_execute_INSTRUCTION_reg_n_0_[2]\ : STD_LOGIC;
  signal \decode_to_execute_INSTRUCTION_reg_n_0_[30]\ : STD_LOGIC;
  signal \decode_to_execute_INSTRUCTION_reg_n_0_[3]\ : STD_LOGIC;
  signal \decode_to_execute_INSTRUCTION_reg_n_0_[4]\ : STD_LOGIC;
  signal \decode_to_execute_INSTRUCTION_reg_n_0_[6]\ : STD_LOGIC;
  signal decode_to_execute_IS_CSR : STD_LOGIC;
  signal decode_to_execute_MEMORY_ENABLE : STD_LOGIC;
  signal decode_to_execute_MEMORY_STORE : STD_LOGIC;
  signal decode_to_execute_PC : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal decode_to_execute_REGFILE_WRITE_VALID_reg_n_0 : STD_LOGIC;
  signal decode_to_execute_RS1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal decode_to_execute_RS2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal decode_to_execute_SHIFT_CTRL : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal decode_to_execute_SRC1_CTRL : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal decode_to_execute_SRC2_CTRL : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal decode_to_execute_SRC2_FORCE_ZERO : STD_LOGIC;
  signal decode_to_execute_SRC_LESS_UNSIGNED : STD_LOGIC;
  signal decode_to_execute_SRC_USE_SUB_LESS : STD_LOGIC;
  signal execute_BranchPlugin_branchAdder : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal execute_BranchPlugin_branch_src1 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal execute_CsrPlugin_csr_3008 : STD_LOGIC;
  signal execute_CsrPlugin_csr_4032 : STD_LOGIC;
  signal execute_CsrPlugin_csr_768 : STD_LOGIC;
  signal execute_CsrPlugin_csr_772 : STD_LOGIC;
  signal execute_CsrPlugin_csr_773 : STD_LOGIC;
  signal execute_CsrPlugin_csr_833 : STD_LOGIC;
  signal execute_CsrPlugin_csr_834 : STD_LOGIC;
  signal execute_CsrPlugin_csr_835 : STD_LOGIC;
  signal execute_CsrPlugin_csr_836 : STD_LOGIC;
  signal execute_DBusSimplePlugin_skipCmd : STD_LOGIC;
  signal execute_LightShifterPlugin_amplitudeReg0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \execute_LightShifterPlugin_amplitudeReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \execute_LightShifterPlugin_amplitudeReg[2]_i_2_n_0\ : STD_LOGIC;
  signal \execute_LightShifterPlugin_amplitudeReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \execute_LightShifterPlugin_amplitudeReg[3]_i_3_n_0\ : STD_LOGIC;
  signal \execute_LightShifterPlugin_amplitudeReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \execute_LightShifterPlugin_amplitudeReg[4]_i_5_n_0\ : STD_LOGIC;
  signal execute_LightShifterPlugin_amplitudeReg_reg : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \execute_LightShifterPlugin_amplitudeReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \execute_LightShifterPlugin_isActive__0\ : STD_LOGIC;
  signal execute_LightShifterPlugin_isActive_i_1_n_0 : STD_LOGIC;
  signal execute_arbitration_flushIt : STD_LOGIC;
  signal execute_arbitration_isValid_i_2_n_0 : STD_LOGIC;
  signal execute_arbitration_isValid_reg_n_0 : STD_LOGIC;
  signal execute_to_memory_ALIGNEMENT_FAULT : STD_LOGIC;
  signal execute_to_memory_BRANCH_CALC : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \execute_to_memory_BRANCH_CALC[11]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC[11]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC[11]_i_5_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC[11]_i_6_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC[15]_i_6_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC[15]_i_7_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC[15]_i_8_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC[15]_i_9_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC[19]_i_6_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC[19]_i_7_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC[19]_i_8_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC[19]_i_9_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC[23]_i_2_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC[23]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC[23]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC[23]_i_5_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC[27]_i_2_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC[27]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC[27]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC[27]_i_5_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC[31]_i_2_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC[31]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC[31]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC[31]_i_5_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC[3]_i_6_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC[3]_i_7_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC[3]_i_8_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC[3]_i_9_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC[7]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC[7]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC[7]_i_5_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC[7]_i_6_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC__0\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \execute_to_memory_BRANCH_CALC_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \execute_to_memory_BRANCH_CALC_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal execute_to_memory_BRANCH_DO : STD_LOGIC;
  signal execute_to_memory_BRANCH_DO_i_10_n_0 : STD_LOGIC;
  signal execute_to_memory_BRANCH_DO_i_11_n_0 : STD_LOGIC;
  signal execute_to_memory_BRANCH_DO_i_12_n_0 : STD_LOGIC;
  signal execute_to_memory_BRANCH_DO_i_13_n_0 : STD_LOGIC;
  signal execute_to_memory_BRANCH_DO_i_14_n_0 : STD_LOGIC;
  signal execute_to_memory_BRANCH_DO_i_15_n_0 : STD_LOGIC;
  signal execute_to_memory_BRANCH_DO_i_16_n_0 : STD_LOGIC;
  signal execute_to_memory_BRANCH_DO_i_1_n_0 : STD_LOGIC;
  signal execute_to_memory_BRANCH_DO_i_2_n_0 : STD_LOGIC;
  signal execute_to_memory_BRANCH_DO_i_5_n_0 : STD_LOGIC;
  signal execute_to_memory_BRANCH_DO_i_6_n_0 : STD_LOGIC;
  signal execute_to_memory_BRANCH_DO_i_7_n_0 : STD_LOGIC;
  signal execute_to_memory_BRANCH_DO_i_9_n_0 : STD_LOGIC;
  signal execute_to_memory_BRANCH_DO_reg_i_3_n_2 : STD_LOGIC;
  signal execute_to_memory_BRANCH_DO_reg_i_3_n_3 : STD_LOGIC;
  signal execute_to_memory_BRANCH_DO_reg_i_4_n_0 : STD_LOGIC;
  signal execute_to_memory_BRANCH_DO_reg_i_4_n_1 : STD_LOGIC;
  signal execute_to_memory_BRANCH_DO_reg_i_4_n_2 : STD_LOGIC;
  signal execute_to_memory_BRANCH_DO_reg_i_4_n_3 : STD_LOGIC;
  signal execute_to_memory_BRANCH_DO_reg_i_8_n_0 : STD_LOGIC;
  signal execute_to_memory_BRANCH_DO_reg_i_8_n_1 : STD_LOGIC;
  signal execute_to_memory_BRANCH_DO_reg_i_8_n_2 : STD_LOGIC;
  signal execute_to_memory_BRANCH_DO_reg_i_8_n_3 : STD_LOGIC;
  signal execute_to_memory_ENV_CTRL : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \execute_to_memory_INSTRUCTION_reg_n_0_[12]\ : STD_LOGIC;
  signal \execute_to_memory_INSTRUCTION_reg_n_0_[13]\ : STD_LOGIC;
  signal \execute_to_memory_INSTRUCTION_reg_n_0_[14]\ : STD_LOGIC;
  signal \execute_to_memory_INSTRUCTION_reg_n_0_[28]\ : STD_LOGIC;
  signal \execute_to_memory_INSTRUCTION_reg_n_0_[29]\ : STD_LOGIC;
  signal execute_to_memory_MEMORY_ADDRESS_LOW : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_1_n_0\ : STD_LOGIC;
  signal execute_to_memory_MEMORY_ENABLE : STD_LOGIC;
  signal execute_to_memory_MEMORY_STORE : STD_LOGIC;
  signal execute_to_memory_PC : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal execute_to_memory_REGFILE_WRITE_DATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \execute_to_memory_REGFILE_WRITE_DATA[0]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[0]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[0]_i_5_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[0]_i_6_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[10]_i_2_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[10]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[10]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[10]_i_5_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[10]_i_6_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[11]_i_2_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[11]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[11]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[11]_i_5_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[11]_i_6_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[11]_i_7_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[12]_i_2_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[12]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[12]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[12]_i_5_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[12]_i_6_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[13]_i_2_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[13]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[13]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[13]_i_5_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[13]_i_6_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[14]_i_2_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[14]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[14]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[14]_i_5_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[14]_i_6_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[15]_i_2_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[15]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[15]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[15]_i_5_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[16]_i_2_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[16]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[16]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[16]_i_5_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[17]_i_2_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[17]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[17]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[17]_i_5_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[18]_i_2_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[18]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[18]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[18]_i_5_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[19]_i_2_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[19]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[19]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[19]_i_5_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[1]_i_2_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[1]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[1]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[20]_i_2_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[20]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[20]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[20]_i_5_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[21]_i_2_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[21]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[21]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[21]_i_5_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[22]_i_2_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[22]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[22]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[22]_i_5_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[23]_i_2_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[23]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[23]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[23]_i_5_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[24]_i_2_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[24]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[24]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[24]_i_5_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[25]_i_2_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[25]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[25]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[25]_i_5_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[26]_i_2_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[26]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[26]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[26]_i_5_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[27]_i_2_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[27]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[27]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[27]_i_5_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[28]_i_2_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[28]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[28]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[28]_i_5_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[29]_i_2_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[29]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[29]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[29]_i_5_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[2]_i_2_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[2]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[2]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[30]_i_2_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[30]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[30]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[30]_i_5_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[31]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[31]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[31]_i_5_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[31]_i_6_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[31]_i_7_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[3]_i_2_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[3]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[3]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[3]_i_5_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[3]_i_6_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[3]_i_7_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[3]_i_8_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[4]_i_2_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[4]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[4]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[5]_i_2_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[5]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[5]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[5]_i_5_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[6]_i_2_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[6]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[6]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[6]_i_5_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[6]_i_6_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[7]_i_2_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[7]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[7]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[7]_i_5_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[7]_i_6_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[8]_i_2_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[8]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[8]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[8]_i_5_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[8]_i_6_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[9]_i_2_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[9]_i_3_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[9]_i_4_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[9]_i_5_n_0\ : STD_LOGIC;
  signal \execute_to_memory_REGFILE_WRITE_DATA[9]_i_6_n_0\ : STD_LOGIC;
  signal execute_to_memory_REGFILE_WRITE_VALID : STD_LOGIC;
  signal externalInterrupt : STD_LOGIC;
  signal externalInterruptArray_regNext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \interface3_bank_bus_dat_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \interface3_bank_bus_dat_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \interface3_bank_bus_dat_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \interface3_bank_bus_dat_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \interface3_bank_bus_dat_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \interface3_bank_bus_dat_r[7]_i_2_n_0\ : STD_LOGIC;
  signal lastStageRegFileWrite_payload_address : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal lastStageRegFileWrite_payload_data : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal lastStageRegFileWrite_valid : STD_LOGIC;
  signal \^litespi_grant_reg\ : STD_LOGIC;
  signal \litespi_state[2]_i_14_n_0\ : STD_LOGIC;
  signal memory_arbitration_isValid_i_1_n_0 : STD_LOGIC;
  signal memory_arbitration_isValid_i_2_n_0 : STD_LOGIC;
  signal memory_arbitration_isValid_reg_n_0 : STD_LOGIC;
  signal memory_to_writeBack_ENV_CTRL : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \memory_to_writeBack_INSTRUCTION_reg_n_0_[10]\ : STD_LOGIC;
  signal \memory_to_writeBack_INSTRUCTION_reg_n_0_[11]\ : STD_LOGIC;
  signal \memory_to_writeBack_INSTRUCTION_reg_n_0_[12]\ : STD_LOGIC;
  signal \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\ : STD_LOGIC;
  signal \memory_to_writeBack_INSTRUCTION_reg_n_0_[14]\ : STD_LOGIC;
  signal \memory_to_writeBack_INSTRUCTION_reg_n_0_[7]\ : STD_LOGIC;
  signal \memory_to_writeBack_INSTRUCTION_reg_n_0_[8]\ : STD_LOGIC;
  signal \memory_to_writeBack_INSTRUCTION_reg_n_0_[9]\ : STD_LOGIC;
  signal memory_to_writeBack_MEMORY_ADDRESS_LOW : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal memory_to_writeBack_MEMORY_ENABLE : STD_LOGIC;
  signal memory_to_writeBack_MEMORY_READ_DATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \memory_to_writeBack_MEMORY_READ_DATA[0]_i_10_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[0]_i_11_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[0]_i_7_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[0]_i_8_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[1]_i_12_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[2]_i_5_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[3]_i_5_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[4]_i_5_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[5]_i_5_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[6]_i_6_n_0\ : STD_LOGIC;
  signal \memory_to_writeBack_MEMORY_READ_DATA[7]_i_5_n_0\ : STD_LOGIC;
  signal memory_to_writeBack_PC : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal memory_to_writeBack_REGFILE_WRITE_DATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal memory_to_writeBack_REGFILE_WRITE_VALID : STD_LOGIC;
  signal mgmtsoc_interrupt : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mgmtsoc_litespisdrphycore_sr_out[11]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_39_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[3]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[4]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[5]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[5]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[6]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[7]_i_4_n_0\ : STD_LOGIC;
  signal \^mgmtsoc_vexriscv_transfer_in_progress_reg_0\ : STD_LOGIC;
  signal p_0_in0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal p_1_in0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_in1_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal reset0 : STD_LOGIC;
  signal \^state_reg_1\ : STD_LOGIC;
  signal switch_CsrPlugin_l1068 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal switch_Fetcher_l362 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wbbd_data[7]_i_3_n_0\ : STD_LOGIC;
  signal \wbbd_data[7]_i_4_n_0\ : STD_LOGIC;
  signal wbbd_write_i_5_n_0 : STD_LOGIC;
  signal wbbd_write_i_6_n_0 : STD_LOGIC;
  signal when_CsrPlugin_l1019 : STD_LOGIC;
  signal when_CsrPlugin_l909_1 : STD_LOGIC;
  signal when_CsrPlugin_l909_2 : STD_LOGIC;
  signal when_Pipeline_l124_2 : STD_LOGIC;
  signal when_Pipeline_l124_42 : STD_LOGIC;
  signal when_Pipeline_l154_1 : STD_LOGIC;
  signal writeBack_arbitration_isValid : STD_LOGIC;
  signal writeBack_arbitration_isValid_i_1_n_0 : STD_LOGIC;
  signal \NLW_IBusCachedPlugin_fetchPc_pcReg_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_IBusCachedPlugin_fetchPc_pcReg_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_RegFilePlugin_regFile_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RegFilePlugin_regFile_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RegFilePlugin_regFile_reg_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RegFilePlugin_regFile_reg_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_dBus_cmd_rData_address_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_execute_to_memory_BRANCH_CALC_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_execute_to_memory_BRANCH_CALC_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_execute_to_memory_BRANCH_DO_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_execute_to_memory_BRANCH_DO_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_execute_to_memory_BRANCH_DO_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_execute_to_memory_BRANCH_DO_reg_i_8_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]_i_2\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]_i_2\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_6\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_3 : label is "soft_lutpair268";
  attribute inverted : string;
  attribute inverted of CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_reg_inv : label is "yes";
  attribute SOFT_HLUTNM of \CsrPlugin_mcause_exceptionCode[1]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \CsrPlugin_mcause_exceptionCode[2]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \CsrPlugin_mcause_exceptionCode[3]_i_2\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of CsrPlugin_mcause_interrupt_i_1 : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \CsrPlugin_mepc[10]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \CsrPlugin_mepc[11]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \CsrPlugin_mepc[12]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \CsrPlugin_mepc[13]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \CsrPlugin_mepc[3]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \CsrPlugin_mepc[5]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \CsrPlugin_mepc[6]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \CsrPlugin_mepc[7]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \CsrPlugin_mepc[8]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \CsrPlugin_mepc[9]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of CsrPlugin_mstatus_MIE_i_1 : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of CsrPlugin_mstatus_MPIE_i_3 : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of CsrPlugin_mstatus_MPIE_i_5 : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \CsrPlugin_mtvec_base[14]_i_3\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \CsrPlugin_mtvec_base[1]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \DebugPlugin_busReadDataReg[0]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \DebugPlugin_busReadDataReg[12]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \DebugPlugin_busReadDataReg[1]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \DebugPlugin_busReadDataReg[2]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \DebugPlugin_busReadDataReg[3]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of DebugPlugin_debugUsed_i_1 : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of DebugPlugin_haltIt_i_2 : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of DebugPlugin_haltIt_i_3 : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of DebugPlugin_haltedByBreak_i_2 : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \FSM_sequential_switch_Fetcher_l362[0]_i_2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \FSM_sequential_switch_Fetcher_l362[0]_i_3\ : label is "soft_lutpair294";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_switch_Fetcher_l362_reg[0]\ : label is "iSTATE:000,iSTATE0:001,iSTATE1:010,iSTATE2:011,iSTATE3:100,";
  attribute FSM_ENCODED_STATES of \FSM_sequential_switch_Fetcher_l362_reg[1]\ : label is "iSTATE:000,iSTATE0:001,iSTATE1:010,iSTATE2:011,iSTATE3:100,";
  attribute FSM_ENCODED_STATES of \FSM_sequential_switch_Fetcher_l362_reg[2]\ : label is "iSTATE:000,iSTATE0:001,iSTATE1:010,iSTATE2:011,iSTATE3:100,";
  attribute SOFT_HLUTNM of \IBusCachedPlugin_fetchPc_pcReg[28]_i_2\ : label is "soft_lutpair295";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \IBusCachedPlugin_fetchPc_pcReg_reg[31]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of RAM_reg_i_49 : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of RAM_reg_i_50 : label is "soft_lutpair258";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RegFilePlugin_regFile_reg_1 : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RegFilePlugin_regFile_reg_1 : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RegFilePlugin_regFile_reg_1 : label is "{SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RegFilePlugin_regFile_reg_1 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RegFilePlugin_regFile_reg_1 : label is "inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of RegFilePlugin_regFile_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RegFilePlugin_regFile_reg_1 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RegFilePlugin_regFile_reg_1 : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of RegFilePlugin_regFile_reg_1 : label is 480;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RegFilePlugin_regFile_reg_1 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RegFilePlugin_regFile_reg_1 : label is 31;
  attribute SOFT_HLUTNM of RegFilePlugin_regFile_reg_1_i_47 : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of RegFilePlugin_regFile_reg_1_i_54 : label is "soft_lutpair279";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RegFilePlugin_regFile_reg_2 : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RegFilePlugin_regFile_reg_2 : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS of RegFilePlugin_regFile_reg_2 : label is "{SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of RegFilePlugin_regFile_reg_2 : label is 1024;
  attribute RTL_RAM_NAME of RegFilePlugin_regFile_reg_2 : label is "inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2";
  attribute RTL_RAM_TYPE of RegFilePlugin_regFile_reg_2 : label is "RAM_SDP";
  attribute ram_addr_begin of RegFilePlugin_regFile_reg_2 : label is 0;
  attribute ram_addr_end of RegFilePlugin_regFile_reg_2 : label is 511;
  attribute ram_offset of RegFilePlugin_regFile_reg_2 : label is 480;
  attribute ram_slice_begin of RegFilePlugin_regFile_reg_2 : label is 0;
  attribute ram_slice_end of RegFilePlugin_regFile_reg_2 : label is 31;
  attribute SOFT_HLUTNM of \_zz_CsrPlugin_csrMapping_readDataInit[1]_i_3\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_6\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_7\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \dBus_cmd_rData_address[10]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \dBus_cmd_rData_address[11]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \dBus_cmd_rData_address[5]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \dBus_cmd_rData_address[6]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \dBus_cmd_rData_address[7]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \dBus_cmd_rData_address[8]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \dBus_cmd_rData_address[9]_i_1\ : label is "soft_lutpair272";
  attribute ADDER_THRESHOLD of \dBus_cmd_rData_address_reg[11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \dBus_cmd_rData_address_reg[15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \dBus_cmd_rData_address_reg[19]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \dBus_cmd_rData_address_reg[23]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \dBus_cmd_rData_address_reg[27]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \dBus_cmd_rData_address_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \dBus_cmd_rData_address_reg[7]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \dBus_cmd_rData_data[10]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \dBus_cmd_rData_data[11]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \dBus_cmd_rData_data[12]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \dBus_cmd_rData_data[13]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \dBus_cmd_rData_data[14]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \dBus_cmd_rData_data[15]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \dBus_cmd_rData_data[16]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \dBus_cmd_rData_data[17]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \dBus_cmd_rData_data[18]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \dBus_cmd_rData_data[19]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \dBus_cmd_rData_data[20]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \dBus_cmd_rData_data[21]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \dBus_cmd_rData_data[22]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \dBus_cmd_rData_data[23]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \dBus_cmd_rData_data[24]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \dBus_cmd_rData_data[25]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \dBus_cmd_rData_data[26]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \dBus_cmd_rData_data[27]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \dBus_cmd_rData_data[28]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \dBus_cmd_rData_data[29]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \dBus_cmd_rData_data[30]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \dBus_cmd_rData_data[31]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \dBus_cmd_rData_data[8]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \dBus_cmd_rData_data[9]_i_1\ : label is "soft_lutpair286";
  attribute inverted of dBus_cmd_rValid_reg_inv : label is "yes";
  attribute SOFT_HLUTNM of \execute_LightShifterPlugin_amplitudeReg[0]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \execute_LightShifterPlugin_amplitudeReg[1]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \execute_LightShifterPlugin_amplitudeReg[2]_i_2\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \execute_LightShifterPlugin_amplitudeReg[3]_i_3\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of execute_arbitration_isValid_i_2 : label is "soft_lutpair310";
  attribute ADDER_THRESHOLD of \execute_to_memory_BRANCH_CALC_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \execute_to_memory_BRANCH_CALC_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \execute_to_memory_BRANCH_CALC_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \execute_to_memory_BRANCH_CALC_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \execute_to_memory_BRANCH_CALC_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \execute_to_memory_BRANCH_CALC_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \execute_to_memory_BRANCH_CALC_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \execute_to_memory_BRANCH_CALC_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of execute_to_memory_BRANCH_DO_i_1 : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \execute_to_memory_REGFILE_WRITE_DATA[10]_i_6\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \execute_to_memory_REGFILE_WRITE_DATA[11]_i_5\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \execute_to_memory_REGFILE_WRITE_DATA[11]_i_7\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \execute_to_memory_REGFILE_WRITE_DATA[12]_i_6\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \execute_to_memory_REGFILE_WRITE_DATA[2]_i_2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \execute_to_memory_REGFILE_WRITE_DATA[6]_i_6\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \execute_to_memory_REGFILE_WRITE_DATA[7]_i_6\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \execute_to_memory_REGFILE_WRITE_DATA[8]_i_6\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \execute_to_memory_REGFILE_WRITE_DATA[9]_i_6\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \la_ien_storage[120]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \la_ien_storage[121]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \la_ien_storage[122]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \la_ien_storage[123]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \la_ien_storage[124]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \la_ien_storage[125]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \la_ien_storage[126]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \la_ien_storage[127]_i_2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of memory_arbitration_isValid_i_3 : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \mgmtsoc_vexriscv_debug_bus_dat_r[0]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \mgmtsoc_vexriscv_debug_bus_dat_r[1]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \mgmtsoc_vexriscv_debug_bus_dat_r[2]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \mgmtsoc_vexriscv_debug_bus_dat_r[3]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \mgmtsoc_vexriscv_debug_bus_dat_r[4]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \mgmtsoc_vexriscv_i_cmd_payload_data[24]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \mgmtsoc_vexriscv_i_cmd_payload_data[25]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \mgmtsoc_vexriscv_i_cmd_payload_data[26]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \mgmtsoc_vexriscv_i_cmd_payload_data[27]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \mgmtsoc_vexriscv_i_cmd_payload_data[28]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \mgmtsoc_vexriscv_i_cmd_payload_data[29]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \mgmtsoc_vexriscv_i_cmd_payload_data[30]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \mgmtsoc_vexriscv_i_cmd_payload_data[31]_i_1\ : label is "soft_lutpair259";
begin
  count_reg_10_sp_1 <= count_reg_10_sn_1;
  \dBus_cmd_rData_address_reg[2]_0\ <= \^dbus_cmd_rdata_address_reg[2]_0\;
  \dBus_cmd_rData_address_reg[3]_0\ <= \^dbus_cmd_rdata_address_reg[3]_0\;
  \dBus_cmd_rData_data_reg[31]_0\(31 downto 0) <= \^dbus_cmd_rdata_data_reg[31]_0\(31 downto 0);
  \dBus_cmd_rData_data_reg[31]_1\(7 downto 0) <= \^dbus_cmd_rdata_data_reg[31]_1\(7 downto 0);
  \dbg_uart_address_reg[2]\ <= \^dbg_uart_address_reg[2]\;
  litespi_grant_reg <= \^litespi_grant_reg\;
  mgmtsoc_vexriscv_transfer_in_progress_reg_0 <= \^mgmtsoc_vexriscv_transfer_in_progress_reg_0\;
  state_reg_1 <= \^state_reg_1\;
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => execute_to_memory_REGFILE_WRITE_DATA(0),
      I1 => execute_to_memory_MEMORY_ENABLE,
      I2 => memory_arbitration_isValid_reg_n_0,
      I3 => execute_to_memory_ALIGNEMENT_FAULT,
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]_i_2_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => execute_to_memory_REGFILE_WRITE_DATA(1),
      I1 => execute_to_memory_MEMORY_ENABLE,
      I2 => memory_arbitration_isValid_reg_n_0,
      I3 => execute_to_memory_ALIGNEMENT_FAULT,
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]_i_2_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => execute_to_memory_ALIGNEMENT_FAULT,
      I1 => memory_arbitration_isValid_reg_n_0,
      I2 => execute_to_memory_MEMORY_ENABLE,
      O => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_6_n_0\
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr,
      D => IBusCachedPlugin_cache_n_491,
      Q => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[0]\,
      R => '0'
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr,
      D => IBusCachedPlugin_cache_n_481,
      Q => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[10]\,
      R => '0'
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr,
      D => IBusCachedPlugin_cache_n_480,
      Q => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[11]\,
      R => '0'
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr,
      D => IBusCachedPlugin_cache_n_479,
      Q => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[12]\,
      R => '0'
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr,
      D => IBusCachedPlugin_cache_n_478,
      Q => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[13]\,
      R => '0'
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr,
      D => IBusCachedPlugin_cache_n_477,
      Q => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[14]\,
      R => '0'
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr,
      D => IBusCachedPlugin_cache_n_476,
      Q => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[15]\,
      R => '0'
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr,
      D => IBusCachedPlugin_cache_n_475,
      Q => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[16]\,
      R => '0'
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr,
      D => IBusCachedPlugin_cache_n_474,
      Q => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[17]\,
      R => '0'
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr,
      D => IBusCachedPlugin_cache_n_473,
      Q => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[18]\,
      R => '0'
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr,
      D => IBusCachedPlugin_cache_n_472,
      Q => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[19]\,
      R => '0'
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr,
      D => IBusCachedPlugin_cache_n_490,
      Q => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[1]\,
      R => '0'
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr,
      D => IBusCachedPlugin_cache_n_471,
      Q => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[20]\,
      R => '0'
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr,
      D => IBusCachedPlugin_cache_n_470,
      Q => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[21]\,
      R => '0'
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr,
      D => IBusCachedPlugin_cache_n_469,
      Q => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[22]\,
      R => '0'
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr,
      D => IBusCachedPlugin_cache_n_468,
      Q => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[23]\,
      R => '0'
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr,
      D => IBusCachedPlugin_cache_n_467,
      Q => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[24]\,
      R => '0'
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr,
      D => IBusCachedPlugin_cache_n_466,
      Q => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[25]\,
      R => '0'
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr,
      D => IBusCachedPlugin_cache_n_465,
      Q => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[26]\,
      R => '0'
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr,
      D => IBusCachedPlugin_cache_n_464,
      Q => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[27]\,
      R => '0'
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr,
      D => IBusCachedPlugin_cache_n_463,
      Q => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[28]\,
      R => '0'
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr,
      D => IBusCachedPlugin_cache_n_462,
      Q => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[29]\,
      R => '0'
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr,
      D => IBusCachedPlugin_cache_n_489,
      Q => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[2]\,
      R => '0'
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr,
      D => IBusCachedPlugin_cache_n_461,
      Q => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[30]\,
      R => '0'
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr,
      D => IBusCachedPlugin_cache_n_460,
      Q => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[31]\,
      R => '0'
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr,
      D => IBusCachedPlugin_cache_n_488,
      Q => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[3]\,
      R => '0'
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr,
      D => IBusCachedPlugin_cache_n_487,
      Q => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[4]\,
      R => '0'
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr,
      D => IBusCachedPlugin_cache_n_486,
      Q => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[5]\,
      R => '0'
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr,
      D => IBusCachedPlugin_cache_n_485,
      Q => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[6]\,
      R => '0'
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr,
      D => IBusCachedPlugin_cache_n_484,
      Q => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[7]\,
      R => '0'
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr,
      D => IBusCachedPlugin_cache_n_483,
      Q => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[8]\,
      R => '0'
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr,
      D => IBusCachedPlugin_cache_n_482,
      Q => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[9]\,
      R => '0'
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => IBusCachedPlugin_cache_n_562,
      Q => CsrPlugin_exceptionPortCtrl_exceptionContext_code(0),
      R => '0'
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => IBusCachedPlugin_cache_n_450,
      Q => CsrPlugin_exceptionPortCtrl_exceptionContext_code(1),
      R => '0'
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => IBusCachedPlugin_cache_n_564,
      Q => CsrPlugin_exceptionPortCtrl_exceptionContext_code(2),
      R => '0'
    );
\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => IBusCachedPlugin_cache_n_563,
      Q => CsrPlugin_exceptionPortCtrl_exceptionContext_code(3),
      R => '0'
    );
CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFABAAFFFF"
    )
        port map (
      I0 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_3_n_0,
      I1 => writeBack_arbitration_isValid,
      I2 => memory_arbitration_isValid_reg_n_0,
      I3 => DebugPlugin_haltedByBreak_i_2_n_0,
      I4 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_3_n_0,
      I5 => IBusCachedPlugin_cache_n_8,
      O => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_i_2_n_0
    );
CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => IBusCachedPlugin_cache_n_492,
      Q => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode,
      R => '0'
    );
CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBFBBB"
    )
        port map (
      I0 => IBusCachedPlugin_cache_n_8,
      I1 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_3_n_0,
      I2 => decode_to_execute_DO_EBREAK,
      I3 => execute_arbitration_isValid_reg_n_0,
      I4 => memory_arbitration_isValid_reg_n_0,
      I5 => writeBack_arbitration_isValid,
      O => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_2_n_0
    );
CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => decode_to_execute_ENV_CTRL(0),
      I1 => decode_to_execute_ENV_CTRL(1),
      I2 => execute_arbitration_isValid_reg_n_0,
      O => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_3_n_0
    );
CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => IBusCachedPlugin_cache_n_493,
      Q => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute,
      R => reset0
    );
CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4500FFFF45004500"
    )
        port map (
      I0 => IBusCachedPlugin_cache_n_6,
      I1 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory,
      I2 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_3_n_0,
      I3 => IBusCachedPlugin_cache_n_505,
      I4 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_4_n_0,
      I5 => when_CsrPlugin_l909_1,
      O => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_1_n_0
    );
CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F7F7F7F"
    )
        port map (
      I0 => execute_to_memory_MEMORY_ENABLE,
      I1 => execute_to_memory_ALIGNEMENT_FAULT,
      I2 => memory_arbitration_isValid_reg_n_0,
      I3 => execute_to_memory_BRANCH_DO,
      I4 => execute_to_memory_BRANCH_CALC(1),
      O => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_3_n_0
    );
CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFBFF"
    )
        port map (
      I0 => execute_arbitration_flushIt,
      I1 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_3_n_0,
      I2 => IBusCachedPlugin_cache_n_8,
      I3 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_3_n_0,
      I4 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute,
      O => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_4_n_0
    );
CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_1_n_0,
      Q => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory,
      R => reset0
    );
CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_inv_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => IBusCachedPlugin_cache_n_505,
      I1 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_3_n_0,
      I2 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory,
      I3 => IBusCachedPlugin_cache_n_6,
      O => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_inv_i_1_n_0
    );
CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_reg_inv: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => '1',
      D => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_inv_i_1_n_0,
      Q => when_Pipeline_l124_2,
      S => reset0
    );
CsrPlugin_hadException_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => when_Pipeline_l124_2,
      I1 => DebugPlugin_godmode_reg_n_0,
      O => CsrPlugin_exception
    );
CsrPlugin_hadException_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => CsrPlugin_exception,
      Q => CsrPlugin_hadException,
      R => reset0
    );
\CsrPlugin_interrupt_code[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF707070F0F0F0F0"
    )
        port map (
      I0 => CsrPlugin_mip_MSIP,
      I1 => CsrPlugin_mie_MSIE,
      I2 => \CsrPlugin_interrupt_code_reg_n_0_[3]\,
      I3 => CsrPlugin_mie_MEIE_reg_n_0,
      I4 => CsrPlugin_mip_MEIP,
      I5 => CsrPlugin_mstatus_MIE,
      O => \CsrPlugin_interrupt_code[3]_i_1_n_0\
    );
\CsrPlugin_interrupt_code_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \CsrPlugin_interrupt_code[3]_i_1_n_0\,
      Q => \CsrPlugin_interrupt_code_reg_n_0_[3]\,
      R => '0'
    );
CsrPlugin_interrupt_valid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => CsrPlugin_interrupt_valid_i_2_n_0,
      I1 => CsrPlugin_hadException,
      I2 => CsrPlugin_interrupt_valid_i_3_n_0,
      O => CsrPlugin_interrupt_valid_i_1_n_0
    );
CsrPlugin_interrupt_valid_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => IBusCachedPlugin_cache_n_509,
      I1 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory,
      I2 => CsrPlugin_pipelineLiberator_pcValids_2_reg_n_0,
      I3 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute,
      I4 => when_Pipeline_l124_2,
      O => CsrPlugin_interrupt_valid_i_2_n_0
    );
CsrPlugin_interrupt_valid_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFFBFFFBFFF"
    )
        port map (
      I0 => reset0,
      I1 => CsrPlugin_mstatus_MIE,
      I2 => CsrPlugin_mip_MEIP,
      I3 => CsrPlugin_mie_MEIE_reg_n_0,
      I4 => CsrPlugin_mip_MSIP,
      I5 => CsrPlugin_mie_MSIE,
      O => CsrPlugin_interrupt_valid_i_3_n_0
    );
CsrPlugin_interrupt_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => CsrPlugin_interrupt_valid_i_1_n_0,
      Q => CsrPlugin_interrupt_valid_reg_n_0,
      R => '0'
    );
\CsrPlugin_mcause_exceptionCode[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => CsrPlugin_exceptionPortCtrl_exceptionContext_code(0),
      I1 => CsrPlugin_hadException,
      O => CsrPlugin_trapCause(0)
    );
\CsrPlugin_mcause_exceptionCode[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => CsrPlugin_exceptionPortCtrl_exceptionContext_code(1),
      I1 => CsrPlugin_hadException,
      O => CsrPlugin_trapCause(1)
    );
\CsrPlugin_mcause_exceptionCode[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CsrPlugin_hadException,
      I1 => CsrPlugin_exceptionPortCtrl_exceptionContext_code(2),
      O => CsrPlugin_trapCause(2)
    );
\CsrPlugin_mcause_exceptionCode[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CsrPlugin_exceptionPortCtrl_exceptionContext_code(3),
      I1 => CsrPlugin_hadException,
      I2 => \CsrPlugin_interrupt_code_reg_n_0_[3]\,
      O => CsrPlugin_trapCause(3)
    );
\CsrPlugin_mcause_exceptionCode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l1019,
      D => CsrPlugin_trapCause(0),
      Q => CsrPlugin_mcause_exceptionCode(0),
      R => '0'
    );
\CsrPlugin_mcause_exceptionCode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l1019,
      D => CsrPlugin_trapCause(1),
      Q => CsrPlugin_mcause_exceptionCode(1),
      R => '0'
    );
\CsrPlugin_mcause_exceptionCode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l1019,
      D => CsrPlugin_trapCause(2),
      Q => CsrPlugin_mcause_exceptionCode(2),
      R => '0'
    );
\CsrPlugin_mcause_exceptionCode_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l1019,
      D => CsrPlugin_trapCause(3),
      Q => CsrPlugin_mcause_exceptionCode(3),
      R => '0'
    );
CsrPlugin_mcause_interrupt_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CsrPlugin_hadException,
      O => CsrPlugin_mcause_interrupt_i_1_n_0
    );
CsrPlugin_mcause_interrupt_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l1019,
      D => CsrPlugin_mcause_interrupt_i_1_n_0,
      Q => CsrPlugin_mcause_interrupt,
      R => '0'
    );
\CsrPlugin_mepc[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \_zz_CsrPlugin_csrMapping_readDataInit[0]_i_1_n_0\,
      I1 => execute_CsrPlugin_csr_833,
      I2 => decode_to_execute_IS_CSR,
      I3 => execute_arbitration_isValid_reg_n_0,
      I4 => decode_to_execute_CSR_WRITE_OPCODE,
      I5 => when_CsrPlugin_l909_1,
      O => \CsrPlugin_mepc[0]_i_1_n_0\
    );
\CsrPlugin_mepc[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => memory_to_writeBack_PC(10),
      I1 => \CsrPlugin_mepc[31]_i_3_n_0\,
      I2 => \CsrPlugin_mtvec_base[8]_i_1_n_0\,
      O => \CsrPlugin_mepc[10]_i_1_n_0\
    );
\CsrPlugin_mepc[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => memory_to_writeBack_PC(11),
      I1 => \CsrPlugin_mepc[31]_i_3_n_0\,
      I2 => \CsrPlugin_mtvec_base[9]_i_1_n_0\,
      O => \CsrPlugin_mepc[11]_i_1_n_0\
    );
\CsrPlugin_mepc[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => memory_to_writeBack_PC(12),
      I1 => \CsrPlugin_mepc[31]_i_3_n_0\,
      I2 => \CsrPlugin_mtvec_base[10]_i_1_n_0\,
      O => \CsrPlugin_mepc[12]_i_1_n_0\
    );
\CsrPlugin_mepc[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => memory_to_writeBack_PC(13),
      I1 => \CsrPlugin_mepc[31]_i_3_n_0\,
      I2 => \CsrPlugin_mtvec_base[11]_i_1_n_0\,
      O => \CsrPlugin_mepc[13]_i_1_n_0\
    );
\CsrPlugin_mepc[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00007C4C7C4C"
    )
        port map (
      I0 => dBus_cmd_payload_size(0),
      I1 => \CsrPlugin_mtvec_base[12]_i_2_n_0\,
      I2 => dBus_cmd_payload_size(1),
      I3 => \CsrPlugin_mtvec_base[12]_i_3_n_0\,
      I4 => memory_to_writeBack_PC(14),
      I5 => \CsrPlugin_mepc[31]_i_3_n_0\,
      O => \CsrPlugin_mepc[14]_i_1_n_0\
    );
\CsrPlugin_mepc[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00008B338B33"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[13]_i_2_n_0\,
      I1 => \CsrPlugin_mtvec_base[13]_i_3_n_0\,
      I2 => dBus_cmd_payload_size(0),
      I3 => dBus_cmd_payload_size(1),
      I4 => memory_to_writeBack_PC(15),
      I5 => \CsrPlugin_mepc[31]_i_3_n_0\,
      O => \CsrPlugin_mepc[15]_i_1_n_0\
    );
\CsrPlugin_mepc[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00008B338B33"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[14]_i_2_n_0\,
      I1 => \CsrPlugin_mtvec_base[14]_i_3_n_0\,
      I2 => dBus_cmd_payload_size(0),
      I3 => dBus_cmd_payload_size(1),
      I4 => memory_to_writeBack_PC(16),
      I5 => \CsrPlugin_mepc[31]_i_3_n_0\,
      O => \CsrPlugin_mepc[16]_i_1_n_0\
    );
\CsrPlugin_mepc[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00007C4C7C4C"
    )
        port map (
      I0 => dBus_cmd_payload_size(0),
      I1 => \CsrPlugin_mtvec_base[15]_i_2_n_0\,
      I2 => dBus_cmd_payload_size(1),
      I3 => \CsrPlugin_mtvec_base[15]_i_3_n_0\,
      I4 => memory_to_writeBack_PC(17),
      I5 => \CsrPlugin_mepc[31]_i_3_n_0\,
      O => \CsrPlugin_mepc[17]_i_1_n_0\
    );
\CsrPlugin_mepc[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00008B338B33"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[16]_i_2_n_0\,
      I1 => \CsrPlugin_mtvec_base[16]_i_3_n_0\,
      I2 => dBus_cmd_payload_size(0),
      I3 => dBus_cmd_payload_size(1),
      I4 => memory_to_writeBack_PC(18),
      I5 => \CsrPlugin_mepc[31]_i_3_n_0\,
      O => \CsrPlugin_mepc[18]_i_1_n_0\
    );
\CsrPlugin_mepc[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00008B338B33"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[17]_i_2_n_0\,
      I1 => \CsrPlugin_mtvec_base[17]_i_3_n_0\,
      I2 => dBus_cmd_payload_size(0),
      I3 => dBus_cmd_payload_size(1),
      I4 => memory_to_writeBack_PC(19),
      I5 => \CsrPlugin_mepc[31]_i_3_n_0\,
      O => \CsrPlugin_mepc[19]_i_1_n_0\
    );
\CsrPlugin_mepc[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \_zz_CsrPlugin_csrMapping_readDataInit[1]_i_1_n_0\,
      I1 => execute_CsrPlugin_csr_833,
      I2 => decode_to_execute_IS_CSR,
      I3 => execute_arbitration_isValid_reg_n_0,
      I4 => decode_to_execute_CSR_WRITE_OPCODE,
      I5 => when_CsrPlugin_l909_1,
      O => \CsrPlugin_mepc[1]_i_1_n_0\
    );
\CsrPlugin_mepc[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00007C4C7C4C"
    )
        port map (
      I0 => dBus_cmd_payload_size(0),
      I1 => \CsrPlugin_mtvec_base[18]_i_2_n_0\,
      I2 => dBus_cmd_payload_size(1),
      I3 => \CsrPlugin_mtvec_base[18]_i_3_n_0\,
      I4 => memory_to_writeBack_PC(20),
      I5 => \CsrPlugin_mepc[31]_i_3_n_0\,
      O => \CsrPlugin_mepc[20]_i_1_n_0\
    );
\CsrPlugin_mepc[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00007C4C7C4C"
    )
        port map (
      I0 => dBus_cmd_payload_size(0),
      I1 => \CsrPlugin_mtvec_base[19]_i_2_n_0\,
      I2 => dBus_cmd_payload_size(1),
      I3 => \CsrPlugin_mtvec_base[19]_i_3_n_0\,
      I4 => memory_to_writeBack_PC(21),
      I5 => \CsrPlugin_mepc[31]_i_3_n_0\,
      O => \CsrPlugin_mepc[21]_i_1_n_0\
    );
\CsrPlugin_mepc[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00007C4C7C4C"
    )
        port map (
      I0 => dBus_cmd_payload_size(0),
      I1 => \CsrPlugin_mtvec_base[20]_i_2_n_0\,
      I2 => dBus_cmd_payload_size(1),
      I3 => \CsrPlugin_mtvec_base[20]_i_3_n_0\,
      I4 => memory_to_writeBack_PC(22),
      I5 => \CsrPlugin_mepc[31]_i_3_n_0\,
      O => \CsrPlugin_mepc[22]_i_1_n_0\
    );
\CsrPlugin_mepc[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00007C4C7C4C"
    )
        port map (
      I0 => dBus_cmd_payload_size(0),
      I1 => \CsrPlugin_mtvec_base[21]_i_2_n_0\,
      I2 => dBus_cmd_payload_size(1),
      I3 => \CsrPlugin_mtvec_base[21]_i_3_n_0\,
      I4 => memory_to_writeBack_PC(23),
      I5 => \CsrPlugin_mepc[31]_i_3_n_0\,
      O => \CsrPlugin_mepc[23]_i_1_n_0\
    );
\CsrPlugin_mepc[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00007C4C7C4C"
    )
        port map (
      I0 => dBus_cmd_payload_size(0),
      I1 => \CsrPlugin_mtvec_base[22]_i_2_n_0\,
      I2 => dBus_cmd_payload_size(1),
      I3 => \CsrPlugin_mtvec_base[22]_i_3_n_0\,
      I4 => memory_to_writeBack_PC(24),
      I5 => \CsrPlugin_mepc[31]_i_3_n_0\,
      O => \CsrPlugin_mepc[24]_i_1_n_0\
    );
\CsrPlugin_mepc[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00007C4C7C4C"
    )
        port map (
      I0 => dBus_cmd_payload_size(0),
      I1 => \CsrPlugin_mtvec_base[23]_i_2_n_0\,
      I2 => dBus_cmd_payload_size(1),
      I3 => \CsrPlugin_mtvec_base[23]_i_3_n_0\,
      I4 => memory_to_writeBack_PC(25),
      I5 => \CsrPlugin_mepc[31]_i_3_n_0\,
      O => \CsrPlugin_mepc[25]_i_1_n_0\
    );
\CsrPlugin_mepc[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00007C4C7C4C"
    )
        port map (
      I0 => dBus_cmd_payload_size(0),
      I1 => \CsrPlugin_mtvec_base[24]_i_2_n_0\,
      I2 => dBus_cmd_payload_size(1),
      I3 => \CsrPlugin_mtvec_base[24]_i_3_n_0\,
      I4 => memory_to_writeBack_PC(26),
      I5 => \CsrPlugin_mepc[31]_i_3_n_0\,
      O => \CsrPlugin_mepc[26]_i_1_n_0\
    );
\CsrPlugin_mepc[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00007C4C7C4C"
    )
        port map (
      I0 => dBus_cmd_payload_size(0),
      I1 => \CsrPlugin_mtvec_base[25]_i_2_n_0\,
      I2 => dBus_cmd_payload_size(1),
      I3 => \CsrPlugin_mtvec_base[25]_i_3_n_0\,
      I4 => memory_to_writeBack_PC(27),
      I5 => \CsrPlugin_mepc[31]_i_3_n_0\,
      O => \CsrPlugin_mepc[27]_i_1_n_0\
    );
\CsrPlugin_mepc[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00007C4C7C4C"
    )
        port map (
      I0 => dBus_cmd_payload_size(0),
      I1 => \CsrPlugin_mtvec_base[26]_i_2_n_0\,
      I2 => dBus_cmd_payload_size(1),
      I3 => \CsrPlugin_mtvec_base[26]_i_3_n_0\,
      I4 => memory_to_writeBack_PC(28),
      I5 => \CsrPlugin_mepc[31]_i_3_n_0\,
      O => \CsrPlugin_mepc[28]_i_1_n_0\
    );
\CsrPlugin_mepc[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00007C4C7C4C"
    )
        port map (
      I0 => dBus_cmd_payload_size(0),
      I1 => \CsrPlugin_mtvec_base[27]_i_2_n_0\,
      I2 => dBus_cmd_payload_size(1),
      I3 => \CsrPlugin_mtvec_base[27]_i_3_n_0\,
      I4 => memory_to_writeBack_PC(29),
      I5 => \CsrPlugin_mepc[31]_i_3_n_0\,
      O => \CsrPlugin_mepc[29]_i_1_n_0\
    );
\CsrPlugin_mepc[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00007C4C7C4C"
    )
        port map (
      I0 => dBus_cmd_payload_size(0),
      I1 => IBusCachedPlugin_cache_n_553,
      I2 => dBus_cmd_payload_size(1),
      I3 => \CsrPlugin_mtvec_base[0]_i_3_n_0\,
      I4 => memory_to_writeBack_PC(2),
      I5 => \CsrPlugin_mepc[31]_i_3_n_0\,
      O => \CsrPlugin_mepc[2]_i_1_n_0\
    );
\CsrPlugin_mepc[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00007C4C7C4C"
    )
        port map (
      I0 => dBus_cmd_payload_size(0),
      I1 => \CsrPlugin_mtvec_base[28]_i_2_n_0\,
      I2 => dBus_cmd_payload_size(1),
      I3 => \CsrPlugin_mtvec_base[28]_i_3_n_0\,
      I4 => memory_to_writeBack_PC(30),
      I5 => \CsrPlugin_mepc[31]_i_3_n_0\,
      O => \CsrPlugin_mepc[30]_i_1_n_0\
    );
\CsrPlugin_mepc[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => when_CsrPlugin_l1019,
      I1 => execute_CsrPlugin_csr_833,
      I2 => decode_to_execute_IS_CSR,
      I3 => execute_arbitration_isValid_reg_n_0,
      I4 => decode_to_execute_CSR_WRITE_OPCODE,
      I5 => when_CsrPlugin_l909_1,
      O => \CsrPlugin_mepc[31]_i_1_n_0\
    );
\CsrPlugin_mepc[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00007C4C7C4C"
    )
        port map (
      I0 => dBus_cmd_payload_size(0),
      I1 => \CsrPlugin_mtvec_base[29]_i_3_n_0\,
      I2 => dBus_cmd_payload_size(1),
      I3 => \CsrPlugin_mtvec_base[29]_i_4_n_0\,
      I4 => memory_to_writeBack_PC(31),
      I5 => \CsrPlugin_mepc[31]_i_3_n_0\,
      O => \CsrPlugin_mepc[31]_i_2_n_0\
    );
\CsrPlugin_mepc[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => when_CsrPlugin_l909_1,
      I1 => decode_to_execute_CSR_WRITE_OPCODE,
      I2 => execute_arbitration_isValid_reg_n_0,
      I3 => decode_to_execute_IS_CSR,
      I4 => execute_CsrPlugin_csr_833,
      O => \CsrPlugin_mepc[31]_i_3_n_0\
    );
\CsrPlugin_mepc[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[1]_i_2_n_0\,
      I1 => memory_to_writeBack_PC(3),
      I2 => \CsrPlugin_mepc[31]_i_3_n_0\,
      O => \CsrPlugin_mepc[3]_i_1_n_0\
    );
\CsrPlugin_mepc[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00003FA03FA0"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[2]_i_2_n_0\,
      I1 => dBus_cmd_payload_size(0),
      I2 => dBus_cmd_payload_size(1),
      I3 => \CsrPlugin_mtvec_base[2]_i_3_n_0\,
      I4 => memory_to_writeBack_PC(4),
      I5 => \CsrPlugin_mepc[31]_i_3_n_0\,
      O => \CsrPlugin_mepc[4]_i_1_n_0\
    );
\CsrPlugin_mepc[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => memory_to_writeBack_PC(5),
      I1 => \CsrPlugin_mepc[31]_i_3_n_0\,
      I2 => \CsrPlugin_mtvec_base[3]_i_1_n_0\,
      O => \CsrPlugin_mepc[5]_i_1_n_0\
    );
\CsrPlugin_mepc[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => memory_to_writeBack_PC(6),
      I1 => \CsrPlugin_mepc[31]_i_3_n_0\,
      I2 => \CsrPlugin_mtvec_base[4]_i_1_n_0\,
      O => \CsrPlugin_mepc[6]_i_1_n_0\
    );
\CsrPlugin_mepc[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => memory_to_writeBack_PC(7),
      I1 => \CsrPlugin_mepc[31]_i_3_n_0\,
      I2 => \CsrPlugin_mtvec_base[5]_i_1_n_0\,
      O => \CsrPlugin_mepc[7]_i_1_n_0\
    );
\CsrPlugin_mepc[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => memory_to_writeBack_PC(8),
      I1 => \CsrPlugin_mepc[31]_i_3_n_0\,
      I2 => \CsrPlugin_mtvec_base[6]_i_1_n_0\,
      O => \CsrPlugin_mepc[8]_i_1_n_0\
    );
\CsrPlugin_mepc[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => memory_to_writeBack_PC(9),
      I1 => \CsrPlugin_mepc[31]_i_3_n_0\,
      I2 => \CsrPlugin_mtvec_base[7]_i_1_n_0\,
      O => \CsrPlugin_mepc[9]_i_1_n_0\
    );
\CsrPlugin_mepc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \CsrPlugin_mepc[31]_i_1_n_0\,
      D => \CsrPlugin_mepc[0]_i_1_n_0\,
      Q => \CsrPlugin_mepc__0\(0),
      R => '0'
    );
\CsrPlugin_mepc_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \CsrPlugin_mepc[31]_i_1_n_0\,
      D => \CsrPlugin_mepc[10]_i_1_n_0\,
      Q => \CsrPlugin_mepc__0\(10),
      R => '0'
    );
\CsrPlugin_mepc_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \CsrPlugin_mepc[31]_i_1_n_0\,
      D => \CsrPlugin_mepc[11]_i_1_n_0\,
      Q => \CsrPlugin_mepc__0\(11),
      R => '0'
    );
\CsrPlugin_mepc_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \CsrPlugin_mepc[31]_i_1_n_0\,
      D => \CsrPlugin_mepc[12]_i_1_n_0\,
      Q => \CsrPlugin_mepc__0\(12),
      R => '0'
    );
\CsrPlugin_mepc_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \CsrPlugin_mepc[31]_i_1_n_0\,
      D => \CsrPlugin_mepc[13]_i_1_n_0\,
      Q => \CsrPlugin_mepc__0\(13),
      R => '0'
    );
\CsrPlugin_mepc_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \CsrPlugin_mepc[31]_i_1_n_0\,
      D => \CsrPlugin_mepc[14]_i_1_n_0\,
      Q => \CsrPlugin_mepc__0\(14),
      R => '0'
    );
\CsrPlugin_mepc_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \CsrPlugin_mepc[31]_i_1_n_0\,
      D => \CsrPlugin_mepc[15]_i_1_n_0\,
      Q => \CsrPlugin_mepc__0\(15),
      R => '0'
    );
\CsrPlugin_mepc_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \CsrPlugin_mepc[31]_i_1_n_0\,
      D => \CsrPlugin_mepc[16]_i_1_n_0\,
      Q => \CsrPlugin_mepc__0\(16),
      R => '0'
    );
\CsrPlugin_mepc_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \CsrPlugin_mepc[31]_i_1_n_0\,
      D => \CsrPlugin_mepc[17]_i_1_n_0\,
      Q => \CsrPlugin_mepc__0\(17),
      R => '0'
    );
\CsrPlugin_mepc_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \CsrPlugin_mepc[31]_i_1_n_0\,
      D => \CsrPlugin_mepc[18]_i_1_n_0\,
      Q => \CsrPlugin_mepc__0\(18),
      R => '0'
    );
\CsrPlugin_mepc_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \CsrPlugin_mepc[31]_i_1_n_0\,
      D => \CsrPlugin_mepc[19]_i_1_n_0\,
      Q => \CsrPlugin_mepc__0\(19),
      R => '0'
    );
\CsrPlugin_mepc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \CsrPlugin_mepc[31]_i_1_n_0\,
      D => \CsrPlugin_mepc[1]_i_1_n_0\,
      Q => \CsrPlugin_mepc__0\(1),
      R => '0'
    );
\CsrPlugin_mepc_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \CsrPlugin_mepc[31]_i_1_n_0\,
      D => \CsrPlugin_mepc[20]_i_1_n_0\,
      Q => \CsrPlugin_mepc__0\(20),
      R => '0'
    );
\CsrPlugin_mepc_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \CsrPlugin_mepc[31]_i_1_n_0\,
      D => \CsrPlugin_mepc[21]_i_1_n_0\,
      Q => \CsrPlugin_mepc__0\(21),
      R => '0'
    );
\CsrPlugin_mepc_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \CsrPlugin_mepc[31]_i_1_n_0\,
      D => \CsrPlugin_mepc[22]_i_1_n_0\,
      Q => \CsrPlugin_mepc__0\(22),
      R => '0'
    );
\CsrPlugin_mepc_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \CsrPlugin_mepc[31]_i_1_n_0\,
      D => \CsrPlugin_mepc[23]_i_1_n_0\,
      Q => \CsrPlugin_mepc__0\(23),
      R => '0'
    );
\CsrPlugin_mepc_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \CsrPlugin_mepc[31]_i_1_n_0\,
      D => \CsrPlugin_mepc[24]_i_1_n_0\,
      Q => \CsrPlugin_mepc__0\(24),
      R => '0'
    );
\CsrPlugin_mepc_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \CsrPlugin_mepc[31]_i_1_n_0\,
      D => \CsrPlugin_mepc[25]_i_1_n_0\,
      Q => \CsrPlugin_mepc__0\(25),
      R => '0'
    );
\CsrPlugin_mepc_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \CsrPlugin_mepc[31]_i_1_n_0\,
      D => \CsrPlugin_mepc[26]_i_1_n_0\,
      Q => \CsrPlugin_mepc__0\(26),
      R => '0'
    );
\CsrPlugin_mepc_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \CsrPlugin_mepc[31]_i_1_n_0\,
      D => \CsrPlugin_mepc[27]_i_1_n_0\,
      Q => \CsrPlugin_mepc__0\(27),
      R => '0'
    );
\CsrPlugin_mepc_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \CsrPlugin_mepc[31]_i_1_n_0\,
      D => \CsrPlugin_mepc[28]_i_1_n_0\,
      Q => \CsrPlugin_mepc__0\(28),
      R => '0'
    );
\CsrPlugin_mepc_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \CsrPlugin_mepc[31]_i_1_n_0\,
      D => \CsrPlugin_mepc[29]_i_1_n_0\,
      Q => \CsrPlugin_mepc__0\(29),
      R => '0'
    );
\CsrPlugin_mepc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \CsrPlugin_mepc[31]_i_1_n_0\,
      D => \CsrPlugin_mepc[2]_i_1_n_0\,
      Q => \CsrPlugin_mepc__0\(2),
      R => '0'
    );
\CsrPlugin_mepc_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \CsrPlugin_mepc[31]_i_1_n_0\,
      D => \CsrPlugin_mepc[30]_i_1_n_0\,
      Q => \CsrPlugin_mepc__0\(30),
      R => '0'
    );
\CsrPlugin_mepc_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \CsrPlugin_mepc[31]_i_1_n_0\,
      D => \CsrPlugin_mepc[31]_i_2_n_0\,
      Q => \CsrPlugin_mepc__0\(31),
      R => '0'
    );
\CsrPlugin_mepc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \CsrPlugin_mepc[31]_i_1_n_0\,
      D => \CsrPlugin_mepc[3]_i_1_n_0\,
      Q => \CsrPlugin_mepc__0\(3),
      R => '0'
    );
\CsrPlugin_mepc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \CsrPlugin_mepc[31]_i_1_n_0\,
      D => \CsrPlugin_mepc[4]_i_1_n_0\,
      Q => \CsrPlugin_mepc__0\(4),
      R => '0'
    );
\CsrPlugin_mepc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \CsrPlugin_mepc[31]_i_1_n_0\,
      D => \CsrPlugin_mepc[5]_i_1_n_0\,
      Q => \CsrPlugin_mepc__0\(5),
      R => '0'
    );
\CsrPlugin_mepc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \CsrPlugin_mepc[31]_i_1_n_0\,
      D => \CsrPlugin_mepc[6]_i_1_n_0\,
      Q => \CsrPlugin_mepc__0\(6),
      R => '0'
    );
\CsrPlugin_mepc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \CsrPlugin_mepc[31]_i_1_n_0\,
      D => \CsrPlugin_mepc[7]_i_1_n_0\,
      Q => \CsrPlugin_mepc__0\(7),
      R => '0'
    );
\CsrPlugin_mepc_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \CsrPlugin_mepc[31]_i_1_n_0\,
      D => \CsrPlugin_mepc[8]_i_1_n_0\,
      Q => \CsrPlugin_mepc__0\(8),
      R => '0'
    );
\CsrPlugin_mepc_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \CsrPlugin_mepc[31]_i_1_n_0\,
      D => \CsrPlugin_mepc[9]_i_1_n_0\,
      Q => \CsrPlugin_mepc__0\(9),
      R => '0'
    );
CsrPlugin_mie_MEIE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[9]_i_1_n_0\,
      I1 => execute_CsrPlugin_csr_772,
      I2 => when_CsrPlugin_l909_1,
      I3 => decode_to_execute_CSR_WRITE_OPCODE,
      I4 => CsrPlugin_mstatus_MPIE_i_3_n_0,
      I5 => CsrPlugin_mie_MEIE_reg_n_0,
      O => CsrPlugin_mie_MEIE_i_1_n_0
    );
CsrPlugin_mie_MEIE_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => CsrPlugin_mie_MEIE_i_1_n_0,
      Q => CsrPlugin_mie_MEIE_reg_n_0,
      R => reset0
    );
CsrPlugin_mie_MSIE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF40000000"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[1]_i_2_n_0\,
      I1 => execute_CsrPlugin_csr_772,
      I2 => when_CsrPlugin_l909_1,
      I3 => decode_to_execute_CSR_WRITE_OPCODE,
      I4 => CsrPlugin_mstatus_MPIE_i_3_n_0,
      I5 => CsrPlugin_mie_MSIE,
      O => CsrPlugin_mie_MSIE_i_1_n_0
    );
CsrPlugin_mie_MSIE_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => CsrPlugin_mie_MSIE_i_1_n_0,
      Q => CsrPlugin_mie_MSIE,
      R => reset0
    );
CsrPlugin_mie_MTIE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[5]_i_1_n_0\,
      I1 => execute_CsrPlugin_csr_772,
      I2 => when_CsrPlugin_l909_1,
      I3 => decode_to_execute_CSR_WRITE_OPCODE,
      I4 => CsrPlugin_mstatus_MPIE_i_3_n_0,
      I5 => CsrPlugin_mie_MTIE,
      O => CsrPlugin_mie_MTIE_i_1_n_0
    );
CsrPlugin_mie_MTIE_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => CsrPlugin_mie_MTIE_i_1_n_0,
      Q => CsrPlugin_mie_MTIE,
      R => reset0
    );
CsrPlugin_mip_MEIP_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => CsrPlugin_mip_MEIP_i_2_n_0,
      I1 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[5]\,
      I2 => externalInterruptArray_regNext(5),
      I3 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[1]\,
      I4 => externalInterruptArray_regNext(1),
      I5 => CsrPlugin_mip_MEIP_i_3_n_0,
      O => externalInterrupt
    );
CsrPlugin_mip_MEIP_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[6]\,
      I1 => externalInterruptArray_regNext(6),
      I2 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[4]\,
      I3 => externalInterruptArray_regNext(4),
      O => CsrPlugin_mip_MEIP_i_2_n_0
    );
CsrPlugin_mip_MEIP_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => externalInterruptArray_regNext(3),
      I1 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[3]\,
      I2 => externalInterruptArray_regNext(7),
      I3 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[7]\,
      I4 => CsrPlugin_mip_MEIP_i_4_n_0,
      O => CsrPlugin_mip_MEIP_i_3_n_0
    );
CsrPlugin_mip_MEIP_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[2]\,
      I1 => externalInterruptArray_regNext(2),
      I2 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[0]\,
      I3 => externalInterruptArray_regNext(0),
      O => CsrPlugin_mip_MEIP_i_4_n_0
    );
CsrPlugin_mip_MEIP_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => externalInterrupt,
      Q => CsrPlugin_mip_MEIP,
      R => '0'
    );
CsrPlugin_mip_MSIP_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[1]_i_2_n_0\,
      I1 => execute_CsrPlugin_csr_836,
      I2 => when_CsrPlugin_l909_1,
      I3 => decode_to_execute_CSR_WRITE_OPCODE,
      I4 => execute_arbitration_isValid_reg_n_0,
      I5 => decode_to_execute_IS_CSR,
      O => CsrPlugin_mip_MSIP_i_1_n_0
    );
CsrPlugin_mip_MSIP_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => CsrPlugin_mip_MSIP_i_1_n_0,
      Q => CsrPlugin_mip_MSIP,
      R => '0'
    );
CsrPlugin_mstatus_MIE_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888F88"
    )
        port map (
      I0 => IBusCachedPlugin_cache_n_507,
      I1 => CsrPlugin_mstatus_MPIE_reg_n_0,
      I2 => \CsrPlugin_mtvec_base[1]_i_2_n_0\,
      I3 => execute_CsrPlugin_csr_768,
      I4 => CsrPlugin_mstatus_MPIE_i_5_n_0,
      O => CsrPlugin_mstatus_MIE_i_1_n_0
    );
CsrPlugin_mstatus_MIE_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_mstatus_MPIE,
      D => CsrPlugin_mstatus_MIE_i_1_n_0,
      Q => CsrPlugin_mstatus_MIE,
      R => reset0
    );
CsrPlugin_mstatus_MPIE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => CsrPlugin_mstatus_MPIE_i_3_n_0,
      I1 => decode_to_execute_CSR_WRITE_OPCODE,
      I2 => when_CsrPlugin_l909_1,
      I3 => execute_CsrPlugin_csr_768,
      I4 => IBusCachedPlugin_cache_n_507,
      I5 => when_CsrPlugin_l1019,
      O => CsrPlugin_mstatus_MPIE
    );
CsrPlugin_mstatus_MPIE_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFB08"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[5]_i_1_n_0\,
      I1 => execute_CsrPlugin_csr_768,
      I2 => CsrPlugin_mstatus_MPIE_i_5_n_0,
      I3 => CsrPlugin_mstatus_MIE,
      I4 => IBusCachedPlugin_cache_n_507,
      O => CsrPlugin_mstatus_MPIE_i_2_n_0
    );
CsrPlugin_mstatus_MPIE_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => decode_to_execute_IS_CSR,
      I1 => execute_arbitration_isValid_reg_n_0,
      O => CsrPlugin_mstatus_MPIE_i_3_n_0
    );
CsrPlugin_mstatus_MPIE_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => decode_to_execute_IS_CSR,
      I1 => execute_arbitration_isValid_reg_n_0,
      I2 => decode_to_execute_CSR_WRITE_OPCODE,
      I3 => when_CsrPlugin_l909_1,
      O => CsrPlugin_mstatus_MPIE_i_5_n_0
    );
CsrPlugin_mstatus_MPIE_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_mstatus_MPIE,
      D => CsrPlugin_mstatus_MPIE_i_2_n_0,
      Q => CsrPlugin_mstatus_MPIE_reg_n_0,
      R => reset0
    );
\CsrPlugin_mstatus_MPP[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555555555555555"
    )
        port map (
      I0 => IBusCachedPlugin_cache_n_507,
      I1 => \CsrPlugin_mtvec_base[9]_i_1_n_0\,
      I2 => execute_CsrPlugin_csr_768,
      I3 => when_CsrPlugin_l909_1,
      I4 => decode_to_execute_CSR_WRITE_OPCODE,
      I5 => CsrPlugin_mstatus_MPIE_i_3_n_0,
      O => \CsrPlugin_mstatus_MPP[0]_i_1_n_0\
    );
\CsrPlugin_mstatus_MPP[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555555555555555"
    )
        port map (
      I0 => IBusCachedPlugin_cache_n_507,
      I1 => \CsrPlugin_mtvec_base[10]_i_1_n_0\,
      I2 => execute_CsrPlugin_csr_768,
      I3 => when_CsrPlugin_l909_1,
      I4 => decode_to_execute_CSR_WRITE_OPCODE,
      I5 => CsrPlugin_mstatus_MPIE_i_3_n_0,
      O => \CsrPlugin_mstatus_MPP[1]_i_1_n_0\
    );
\CsrPlugin_mstatus_MPP_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => CsrPlugin_mstatus_MPIE,
      D => \CsrPlugin_mstatus_MPP[0]_i_1_n_0\,
      Q => \CsrPlugin_mstatus_MPP_reg_n_0_[0]\,
      S => reset0
    );
\CsrPlugin_mstatus_MPP_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => CsrPlugin_mstatus_MPIE,
      D => \CsrPlugin_mstatus_MPP[1]_i_1_n_0\,
      Q => \CsrPlugin_mstatus_MPP_reg_n_0_[1]\,
      S => reset0
    );
\CsrPlugin_mtval_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_hadException,
      D => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[0]\,
      Q => \CsrPlugin_mtval_reg_n_0_[0]\,
      R => '0'
    );
\CsrPlugin_mtval_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_hadException,
      D => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[10]\,
      Q => \CsrPlugin_mtval_reg_n_0_[10]\,
      R => '0'
    );
\CsrPlugin_mtval_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_hadException,
      D => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[11]\,
      Q => \CsrPlugin_mtval_reg_n_0_[11]\,
      R => '0'
    );
\CsrPlugin_mtval_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_hadException,
      D => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[12]\,
      Q => \CsrPlugin_mtval_reg_n_0_[12]\,
      R => '0'
    );
\CsrPlugin_mtval_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_hadException,
      D => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[13]\,
      Q => \CsrPlugin_mtval_reg_n_0_[13]\,
      R => '0'
    );
\CsrPlugin_mtval_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_hadException,
      D => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[14]\,
      Q => \CsrPlugin_mtval_reg_n_0_[14]\,
      R => '0'
    );
\CsrPlugin_mtval_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_hadException,
      D => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[15]\,
      Q => \CsrPlugin_mtval_reg_n_0_[15]\,
      R => '0'
    );
\CsrPlugin_mtval_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_hadException,
      D => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[16]\,
      Q => \CsrPlugin_mtval_reg_n_0_[16]\,
      R => '0'
    );
\CsrPlugin_mtval_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_hadException,
      D => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[17]\,
      Q => \CsrPlugin_mtval_reg_n_0_[17]\,
      R => '0'
    );
\CsrPlugin_mtval_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_hadException,
      D => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[18]\,
      Q => \CsrPlugin_mtval_reg_n_0_[18]\,
      R => '0'
    );
\CsrPlugin_mtval_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_hadException,
      D => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[19]\,
      Q => \CsrPlugin_mtval_reg_n_0_[19]\,
      R => '0'
    );
\CsrPlugin_mtval_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_hadException,
      D => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[1]\,
      Q => \CsrPlugin_mtval_reg_n_0_[1]\,
      R => '0'
    );
\CsrPlugin_mtval_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_hadException,
      D => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[20]\,
      Q => \CsrPlugin_mtval_reg_n_0_[20]\,
      R => '0'
    );
\CsrPlugin_mtval_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_hadException,
      D => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[21]\,
      Q => \CsrPlugin_mtval_reg_n_0_[21]\,
      R => '0'
    );
\CsrPlugin_mtval_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_hadException,
      D => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[22]\,
      Q => \CsrPlugin_mtval_reg_n_0_[22]\,
      R => '0'
    );
\CsrPlugin_mtval_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_hadException,
      D => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[23]\,
      Q => \CsrPlugin_mtval_reg_n_0_[23]\,
      R => '0'
    );
\CsrPlugin_mtval_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_hadException,
      D => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[24]\,
      Q => \CsrPlugin_mtval_reg_n_0_[24]\,
      R => '0'
    );
\CsrPlugin_mtval_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_hadException,
      D => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[25]\,
      Q => \CsrPlugin_mtval_reg_n_0_[25]\,
      R => '0'
    );
\CsrPlugin_mtval_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_hadException,
      D => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[26]\,
      Q => \CsrPlugin_mtval_reg_n_0_[26]\,
      R => '0'
    );
\CsrPlugin_mtval_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_hadException,
      D => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[27]\,
      Q => \CsrPlugin_mtval_reg_n_0_[27]\,
      R => '0'
    );
\CsrPlugin_mtval_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_hadException,
      D => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[28]\,
      Q => \CsrPlugin_mtval_reg_n_0_[28]\,
      R => '0'
    );
\CsrPlugin_mtval_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_hadException,
      D => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[29]\,
      Q => \CsrPlugin_mtval_reg_n_0_[29]\,
      R => '0'
    );
\CsrPlugin_mtval_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_hadException,
      D => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[2]\,
      Q => \CsrPlugin_mtval_reg_n_0_[2]\,
      R => '0'
    );
\CsrPlugin_mtval_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_hadException,
      D => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[30]\,
      Q => \CsrPlugin_mtval_reg_n_0_[30]\,
      R => '0'
    );
\CsrPlugin_mtval_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_hadException,
      D => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[31]\,
      Q => \CsrPlugin_mtval_reg_n_0_[31]\,
      R => '0'
    );
\CsrPlugin_mtval_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_hadException,
      D => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[3]\,
      Q => \CsrPlugin_mtval_reg_n_0_[3]\,
      R => '0'
    );
\CsrPlugin_mtval_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_hadException,
      D => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[4]\,
      Q => \CsrPlugin_mtval_reg_n_0_[4]\,
      R => '0'
    );
\CsrPlugin_mtval_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_hadException,
      D => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[5]\,
      Q => \CsrPlugin_mtval_reg_n_0_[5]\,
      R => '0'
    );
\CsrPlugin_mtval_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_hadException,
      D => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[6]\,
      Q => \CsrPlugin_mtval_reg_n_0_[6]\,
      R => '0'
    );
\CsrPlugin_mtval_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_hadException,
      D => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[7]\,
      Q => \CsrPlugin_mtval_reg_n_0_[7]\,
      R => '0'
    );
\CsrPlugin_mtval_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_hadException,
      D => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[8]\,
      Q => \CsrPlugin_mtval_reg_n_0_[8]\,
      R => '0'
    );
\CsrPlugin_mtval_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_hadException,
      D => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[9]\,
      Q => \CsrPlugin_mtval_reg_n_0_[9]\,
      R => '0'
    );
\CsrPlugin_mtvec_base[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C4C"
    )
        port map (
      I0 => dBus_cmd_payload_size(0),
      I1 => IBusCachedPlugin_cache_n_553,
      I2 => dBus_cmd_payload_size(1),
      I3 => \CsrPlugin_mtvec_base[0]_i_3_n_0\,
      O => \CsrPlugin_mtvec_base[0]_i_1_n_0\
    );
\CsrPlugin_mtvec_base[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF80"
    )
        port map (
      I0 => externalInterruptArray_regNext(2),
      I1 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[2]\,
      I2 => execute_CsrPlugin_csr_4032,
      I3 => \CsrPlugin_mtvec_base[0]_i_4_n_0\,
      I4 => \CsrPlugin_mtvec_base[0]_i_5_n_0\,
      O => \CsrPlugin_mtvec_base[0]_i_3_n_0\
    );
\CsrPlugin_mtvec_base[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => CsrPlugin_mcause_exceptionCode(2),
      I1 => execute_CsrPlugin_csr_834,
      I2 => \CsrPlugin_mtval_reg_n_0_[2]\,
      I3 => execute_CsrPlugin_csr_835,
      O => \CsrPlugin_mtvec_base[0]_i_4_n_0\
    );
\CsrPlugin_mtvec_base[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[2]\,
      I1 => execute_CsrPlugin_csr_3008,
      I2 => \CsrPlugin_mepc__0\(2),
      I3 => execute_CsrPlugin_csr_833,
      O => \CsrPlugin_mtvec_base[0]_i_5_n_0\
    );
\CsrPlugin_mtvec_base[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBF454001004540"
    )
        port map (
      I0 => decode_to_execute_SRC1_CTRL(1),
      I1 => dBus_cmd_payload_size(0),
      I2 => decode_to_execute_SRC1_CTRL(0),
      I3 => decode_to_execute_RS1(12),
      I4 => dBus_cmd_payload_size(1),
      I5 => \CsrPlugin_mtvec_base[10]_i_2_n_0\,
      O => \CsrPlugin_mtvec_base[10]_i_1_n_0\
    );
\CsrPlugin_mtvec_base[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => execute_CsrPlugin_csr_768,
      I1 => \CsrPlugin_mstatus_MPP_reg_n_0_[1]\,
      I2 => execute_CsrPlugin_csr_833,
      I3 => \CsrPlugin_mepc__0\(12),
      I4 => \CsrPlugin_mtvec_base[10]_i_3_n_0\,
      O => \CsrPlugin_mtvec_base[10]_i_2_n_0\
    );
\CsrPlugin_mtvec_base[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \CsrPlugin_mtval_reg_n_0_[12]\,
      I1 => execute_CsrPlugin_csr_835,
      I2 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[12]\,
      I3 => execute_CsrPlugin_csr_3008,
      O => \CsrPlugin_mtvec_base[10]_i_3_n_0\
    );
\CsrPlugin_mtvec_base[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDF030011100300"
    )
        port map (
      I0 => dBus_cmd_payload_size(0),
      I1 => decode_to_execute_SRC1_CTRL(1),
      I2 => decode_to_execute_SRC1_CTRL(0),
      I3 => decode_to_execute_RS1(13),
      I4 => dBus_cmd_payload_size(1),
      I5 => \CsrPlugin_mtvec_base[11]_i_2_n_0\,
      O => \CsrPlugin_mtvec_base[11]_i_1_n_0\
    );
\CsrPlugin_mtvec_base[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \CsrPlugin_mtval_reg_n_0_[13]\,
      I1 => execute_CsrPlugin_csr_835,
      I2 => execute_CsrPlugin_csr_833,
      I3 => \CsrPlugin_mepc__0\(13),
      I4 => execute_CsrPlugin_csr_3008,
      I5 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[13]\,
      O => \CsrPlugin_mtvec_base[11]_i_2_n_0\
    );
\CsrPlugin_mtvec_base[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C4C"
    )
        port map (
      I0 => dBus_cmd_payload_size(0),
      I1 => \CsrPlugin_mtvec_base[12]_i_2_n_0\,
      I2 => dBus_cmd_payload_size(1),
      I3 => \CsrPlugin_mtvec_base[12]_i_3_n_0\,
      O => \CsrPlugin_mtvec_base[12]_i_1_n_0\
    );
\CsrPlugin_mtvec_base[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => decode_to_execute_RS1(14),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => \decode_to_execute_INSTRUCTION_reg_n_0_[14]\,
      I3 => decode_to_execute_SRC1_CTRL(1),
      O => \CsrPlugin_mtvec_base[12]_i_2_n_0\
    );
\CsrPlugin_mtvec_base[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \CsrPlugin_mtval_reg_n_0_[14]\,
      I1 => execute_CsrPlugin_csr_835,
      I2 => execute_CsrPlugin_csr_833,
      I3 => \CsrPlugin_mepc__0\(14),
      I4 => execute_CsrPlugin_csr_3008,
      I5 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[14]\,
      O => \CsrPlugin_mtvec_base[12]_i_3_n_0\
    );
\CsrPlugin_mtvec_base[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8B33"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[13]_i_2_n_0\,
      I1 => \CsrPlugin_mtvec_base[13]_i_3_n_0\,
      I2 => dBus_cmd_payload_size(0),
      I3 => dBus_cmd_payload_size(1),
      O => \CsrPlugin_mtvec_base[13]_i_1_n_0\
    );
\CsrPlugin_mtvec_base[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \CsrPlugin_mtval_reg_n_0_[15]\,
      I1 => execute_CsrPlugin_csr_835,
      I2 => execute_CsrPlugin_csr_833,
      I3 => \CsrPlugin_mepc__0\(15),
      I4 => execute_CsrPlugin_csr_3008,
      I5 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[15]\,
      O => \CsrPlugin_mtvec_base[13]_i_2_n_0\
    );
\CsrPlugin_mtvec_base[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => decode_to_execute_SRC1_CTRL(1),
      I1 => decode_to_execute_RS1(15),
      I2 => decode_to_execute_SRC1_CTRL(0),
      I3 => \_zz__zz_execute_SRC1_1\(0),
      O => \CsrPlugin_mtvec_base[13]_i_3_n_0\
    );
\CsrPlugin_mtvec_base[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8B33"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[14]_i_2_n_0\,
      I1 => \CsrPlugin_mtvec_base[14]_i_3_n_0\,
      I2 => dBus_cmd_payload_size(0),
      I3 => dBus_cmd_payload_size(1),
      O => \CsrPlugin_mtvec_base[14]_i_1_n_0\
    );
\CsrPlugin_mtvec_base[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \CsrPlugin_mtval_reg_n_0_[16]\,
      I1 => execute_CsrPlugin_csr_835,
      I2 => execute_CsrPlugin_csr_833,
      I3 => \CsrPlugin_mepc__0\(16),
      I4 => execute_CsrPlugin_csr_3008,
      I5 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[16]\,
      O => \CsrPlugin_mtvec_base[14]_i_2_n_0\
    );
\CsrPlugin_mtvec_base[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => decode_to_execute_SRC1_CTRL(1),
      I1 => decode_to_execute_RS1(16),
      I2 => decode_to_execute_SRC1_CTRL(0),
      I3 => \_zz__zz_execute_SRC1_1\(1),
      O => \CsrPlugin_mtvec_base[14]_i_3_n_0\
    );
\CsrPlugin_mtvec_base[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C4C"
    )
        port map (
      I0 => dBus_cmd_payload_size(0),
      I1 => \CsrPlugin_mtvec_base[15]_i_2_n_0\,
      I2 => dBus_cmd_payload_size(1),
      I3 => \CsrPlugin_mtvec_base[15]_i_3_n_0\,
      O => \CsrPlugin_mtvec_base[15]_i_1_n_0\
    );
\CsrPlugin_mtvec_base[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => decode_to_execute_RS1(17),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => \_zz__zz_execute_SRC1_1\(2),
      I3 => decode_to_execute_SRC1_CTRL(1),
      O => \CsrPlugin_mtvec_base[15]_i_2_n_0\
    );
\CsrPlugin_mtvec_base[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \CsrPlugin_mtval_reg_n_0_[17]\,
      I1 => execute_CsrPlugin_csr_835,
      I2 => execute_CsrPlugin_csr_833,
      I3 => \CsrPlugin_mepc__0\(17),
      I4 => execute_CsrPlugin_csr_3008,
      I5 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[17]\,
      O => \CsrPlugin_mtvec_base[15]_i_3_n_0\
    );
\CsrPlugin_mtvec_base[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8B33"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[16]_i_2_n_0\,
      I1 => \CsrPlugin_mtvec_base[16]_i_3_n_0\,
      I2 => dBus_cmd_payload_size(0),
      I3 => dBus_cmd_payload_size(1),
      O => \CsrPlugin_mtvec_base[16]_i_1_n_0\
    );
\CsrPlugin_mtvec_base[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \CsrPlugin_mtval_reg_n_0_[18]\,
      I1 => execute_CsrPlugin_csr_835,
      I2 => execute_CsrPlugin_csr_833,
      I3 => \CsrPlugin_mepc__0\(18),
      I4 => execute_CsrPlugin_csr_3008,
      I5 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[18]\,
      O => \CsrPlugin_mtvec_base[16]_i_2_n_0\
    );
\CsrPlugin_mtvec_base[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => decode_to_execute_SRC1_CTRL(1),
      I1 => decode_to_execute_RS1(18),
      I2 => decode_to_execute_SRC1_CTRL(0),
      I3 => \_zz__zz_execute_SRC1_1\(3),
      O => \CsrPlugin_mtvec_base[16]_i_3_n_0\
    );
\CsrPlugin_mtvec_base[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8B33"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[17]_i_2_n_0\,
      I1 => \CsrPlugin_mtvec_base[17]_i_3_n_0\,
      I2 => dBus_cmd_payload_size(0),
      I3 => dBus_cmd_payload_size(1),
      O => \CsrPlugin_mtvec_base[17]_i_1_n_0\
    );
\CsrPlugin_mtvec_base[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \CsrPlugin_mtval_reg_n_0_[19]\,
      I1 => execute_CsrPlugin_csr_835,
      I2 => execute_CsrPlugin_csr_833,
      I3 => \CsrPlugin_mepc__0\(19),
      I4 => execute_CsrPlugin_csr_3008,
      I5 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[19]\,
      O => \CsrPlugin_mtvec_base[17]_i_2_n_0\
    );
\CsrPlugin_mtvec_base[17]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => decode_to_execute_SRC1_CTRL(1),
      I1 => decode_to_execute_RS1(19),
      I2 => decode_to_execute_SRC1_CTRL(0),
      I3 => \_zz__zz_execute_SRC1_1\(4),
      O => \CsrPlugin_mtvec_base[17]_i_3_n_0\
    );
\CsrPlugin_mtvec_base[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C4C"
    )
        port map (
      I0 => dBus_cmd_payload_size(0),
      I1 => \CsrPlugin_mtvec_base[18]_i_2_n_0\,
      I2 => dBus_cmd_payload_size(1),
      I3 => \CsrPlugin_mtvec_base[18]_i_3_n_0\,
      O => \CsrPlugin_mtvec_base[18]_i_1_n_0\
    );
\CsrPlugin_mtvec_base[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => decode_to_execute_RS1(20),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => \decode_to_execute_INSTRUCTION_reg_n_0_[20]\,
      I3 => decode_to_execute_SRC1_CTRL(1),
      O => \CsrPlugin_mtvec_base[18]_i_2_n_0\
    );
\CsrPlugin_mtvec_base[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \CsrPlugin_mtval_reg_n_0_[20]\,
      I1 => execute_CsrPlugin_csr_835,
      I2 => execute_CsrPlugin_csr_833,
      I3 => \CsrPlugin_mepc__0\(20),
      I4 => execute_CsrPlugin_csr_3008,
      I5 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[20]\,
      O => \CsrPlugin_mtvec_base[18]_i_3_n_0\
    );
\CsrPlugin_mtvec_base[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C4C"
    )
        port map (
      I0 => dBus_cmd_payload_size(0),
      I1 => \CsrPlugin_mtvec_base[19]_i_2_n_0\,
      I2 => dBus_cmd_payload_size(1),
      I3 => \CsrPlugin_mtvec_base[19]_i_3_n_0\,
      O => \CsrPlugin_mtvec_base[19]_i_1_n_0\
    );
\CsrPlugin_mtvec_base[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => decode_to_execute_RS1(21),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => \decode_to_execute_INSTRUCTION_reg_n_0_[21]\,
      I3 => decode_to_execute_SRC1_CTRL(1),
      O => \CsrPlugin_mtvec_base[19]_i_2_n_0\
    );
\CsrPlugin_mtvec_base[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \CsrPlugin_mtval_reg_n_0_[21]\,
      I1 => execute_CsrPlugin_csr_835,
      I2 => execute_CsrPlugin_csr_833,
      I3 => \CsrPlugin_mepc__0\(21),
      I4 => execute_CsrPlugin_csr_3008,
      I5 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[21]\,
      O => \CsrPlugin_mtvec_base[19]_i_3_n_0\
    );
\CsrPlugin_mtvec_base[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[1]_i_2_n_0\,
      O => \CsrPlugin_mtvec_base[1]_i_1_n_0\
    );
\CsrPlugin_mtvec_base[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C05F"
    )
        port map (
      I0 => \execute_to_memory_REGFILE_WRITE_DATA[3]_i_2_n_0\,
      I1 => dBus_cmd_payload_size(0),
      I2 => dBus_cmd_payload_size(1),
      I3 => IBusCachedPlugin_cache_n_554,
      O => \CsrPlugin_mtvec_base[1]_i_2_n_0\
    );
\CsrPlugin_mtvec_base[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C4C"
    )
        port map (
      I0 => dBus_cmd_payload_size(0),
      I1 => \CsrPlugin_mtvec_base[20]_i_2_n_0\,
      I2 => dBus_cmd_payload_size(1),
      I3 => \CsrPlugin_mtvec_base[20]_i_3_n_0\,
      O => \CsrPlugin_mtvec_base[20]_i_1_n_0\
    );
\CsrPlugin_mtvec_base[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => decode_to_execute_RS1(22),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => \decode_to_execute_INSTRUCTION_reg_n_0_[22]\,
      I3 => decode_to_execute_SRC1_CTRL(1),
      O => \CsrPlugin_mtvec_base[20]_i_2_n_0\
    );
\CsrPlugin_mtvec_base[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \CsrPlugin_mtval_reg_n_0_[22]\,
      I1 => execute_CsrPlugin_csr_835,
      I2 => execute_CsrPlugin_csr_833,
      I3 => \CsrPlugin_mepc__0\(22),
      I4 => execute_CsrPlugin_csr_3008,
      I5 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[22]\,
      O => \CsrPlugin_mtvec_base[20]_i_3_n_0\
    );
\CsrPlugin_mtvec_base[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C4C"
    )
        port map (
      I0 => dBus_cmd_payload_size(0),
      I1 => \CsrPlugin_mtvec_base[21]_i_2_n_0\,
      I2 => dBus_cmd_payload_size(1),
      I3 => \CsrPlugin_mtvec_base[21]_i_3_n_0\,
      O => \CsrPlugin_mtvec_base[21]_i_1_n_0\
    );
\CsrPlugin_mtvec_base[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => decode_to_execute_RS1(23),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => \decode_to_execute_INSTRUCTION_reg_n_0_[23]\,
      I3 => decode_to_execute_SRC1_CTRL(1),
      O => \CsrPlugin_mtvec_base[21]_i_2_n_0\
    );
\CsrPlugin_mtvec_base[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \CsrPlugin_mtval_reg_n_0_[23]\,
      I1 => execute_CsrPlugin_csr_835,
      I2 => execute_CsrPlugin_csr_833,
      I3 => \CsrPlugin_mepc__0\(23),
      I4 => execute_CsrPlugin_csr_3008,
      I5 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[23]\,
      O => \CsrPlugin_mtvec_base[21]_i_3_n_0\
    );
\CsrPlugin_mtvec_base[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C4C"
    )
        port map (
      I0 => dBus_cmd_payload_size(0),
      I1 => \CsrPlugin_mtvec_base[22]_i_2_n_0\,
      I2 => dBus_cmd_payload_size(1),
      I3 => \CsrPlugin_mtvec_base[22]_i_3_n_0\,
      O => \CsrPlugin_mtvec_base[22]_i_1_n_0\
    );
\CsrPlugin_mtvec_base[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => decode_to_execute_RS1(24),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => \decode_to_execute_INSTRUCTION_reg_n_0_[24]\,
      I3 => decode_to_execute_SRC1_CTRL(1),
      O => \CsrPlugin_mtvec_base[22]_i_2_n_0\
    );
\CsrPlugin_mtvec_base[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \CsrPlugin_mtval_reg_n_0_[24]\,
      I1 => execute_CsrPlugin_csr_835,
      I2 => execute_CsrPlugin_csr_833,
      I3 => \CsrPlugin_mepc__0\(24),
      I4 => execute_CsrPlugin_csr_3008,
      I5 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[24]\,
      O => \CsrPlugin_mtvec_base[22]_i_3_n_0\
    );
\CsrPlugin_mtvec_base[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C4C"
    )
        port map (
      I0 => dBus_cmd_payload_size(0),
      I1 => \CsrPlugin_mtvec_base[23]_i_2_n_0\,
      I2 => dBus_cmd_payload_size(1),
      I3 => \CsrPlugin_mtvec_base[23]_i_3_n_0\,
      O => \CsrPlugin_mtvec_base[23]_i_1_n_0\
    );
\CsrPlugin_mtvec_base[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => decode_to_execute_RS1(25),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => \decode_to_execute_INSTRUCTION_reg_n_0_[25]\,
      I3 => decode_to_execute_SRC1_CTRL(1),
      O => \CsrPlugin_mtvec_base[23]_i_2_n_0\
    );
\CsrPlugin_mtvec_base[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \CsrPlugin_mtval_reg_n_0_[25]\,
      I1 => execute_CsrPlugin_csr_835,
      I2 => execute_CsrPlugin_csr_833,
      I3 => \CsrPlugin_mepc__0\(25),
      I4 => execute_CsrPlugin_csr_3008,
      I5 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[25]\,
      O => \CsrPlugin_mtvec_base[23]_i_3_n_0\
    );
\CsrPlugin_mtvec_base[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C4C"
    )
        port map (
      I0 => dBus_cmd_payload_size(0),
      I1 => \CsrPlugin_mtvec_base[24]_i_2_n_0\,
      I2 => dBus_cmd_payload_size(1),
      I3 => \CsrPlugin_mtvec_base[24]_i_3_n_0\,
      O => \CsrPlugin_mtvec_base[24]_i_1_n_0\
    );
\CsrPlugin_mtvec_base[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => decode_to_execute_RS1(26),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => \decode_to_execute_INSTRUCTION_reg_n_0_[26]\,
      I3 => decode_to_execute_SRC1_CTRL(1),
      O => \CsrPlugin_mtvec_base[24]_i_2_n_0\
    );
\CsrPlugin_mtvec_base[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \CsrPlugin_mtval_reg_n_0_[26]\,
      I1 => execute_CsrPlugin_csr_835,
      I2 => execute_CsrPlugin_csr_833,
      I3 => \CsrPlugin_mepc__0\(26),
      I4 => execute_CsrPlugin_csr_3008,
      I5 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[26]\,
      O => \CsrPlugin_mtvec_base[24]_i_3_n_0\
    );
\CsrPlugin_mtvec_base[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C4C"
    )
        port map (
      I0 => dBus_cmd_payload_size(0),
      I1 => \CsrPlugin_mtvec_base[25]_i_2_n_0\,
      I2 => dBus_cmd_payload_size(1),
      I3 => \CsrPlugin_mtvec_base[25]_i_3_n_0\,
      O => \CsrPlugin_mtvec_base[25]_i_1_n_0\
    );
\CsrPlugin_mtvec_base[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => decode_to_execute_RS1(27),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => \decode_to_execute_INSTRUCTION_reg_n_0_[27]\,
      I3 => decode_to_execute_SRC1_CTRL(1),
      O => \CsrPlugin_mtvec_base[25]_i_2_n_0\
    );
\CsrPlugin_mtvec_base[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \CsrPlugin_mtval_reg_n_0_[27]\,
      I1 => execute_CsrPlugin_csr_835,
      I2 => execute_CsrPlugin_csr_833,
      I3 => \CsrPlugin_mepc__0\(27),
      I4 => execute_CsrPlugin_csr_3008,
      I5 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[27]\,
      O => \CsrPlugin_mtvec_base[25]_i_3_n_0\
    );
\CsrPlugin_mtvec_base[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C4C"
    )
        port map (
      I0 => dBus_cmd_payload_size(0),
      I1 => \CsrPlugin_mtvec_base[26]_i_2_n_0\,
      I2 => dBus_cmd_payload_size(1),
      I3 => \CsrPlugin_mtvec_base[26]_i_3_n_0\,
      O => \CsrPlugin_mtvec_base[26]_i_1_n_0\
    );
\CsrPlugin_mtvec_base[26]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => decode_to_execute_RS1(28),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => \decode_to_execute_INSTRUCTION_reg_n_0_[28]\,
      I3 => decode_to_execute_SRC1_CTRL(1),
      O => \CsrPlugin_mtvec_base[26]_i_2_n_0\
    );
\CsrPlugin_mtvec_base[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \CsrPlugin_mtval_reg_n_0_[28]\,
      I1 => execute_CsrPlugin_csr_835,
      I2 => execute_CsrPlugin_csr_833,
      I3 => \CsrPlugin_mepc__0\(28),
      I4 => execute_CsrPlugin_csr_3008,
      I5 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[28]\,
      O => \CsrPlugin_mtvec_base[26]_i_3_n_0\
    );
\CsrPlugin_mtvec_base[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C4C"
    )
        port map (
      I0 => dBus_cmd_payload_size(0),
      I1 => \CsrPlugin_mtvec_base[27]_i_2_n_0\,
      I2 => dBus_cmd_payload_size(1),
      I3 => \CsrPlugin_mtvec_base[27]_i_3_n_0\,
      O => \CsrPlugin_mtvec_base[27]_i_1_n_0\
    );
\CsrPlugin_mtvec_base[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => decode_to_execute_RS1(29),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => \decode_to_execute_INSTRUCTION_reg_n_0_[29]\,
      I3 => decode_to_execute_SRC1_CTRL(1),
      O => \CsrPlugin_mtvec_base[27]_i_2_n_0\
    );
\CsrPlugin_mtvec_base[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \CsrPlugin_mtval_reg_n_0_[29]\,
      I1 => execute_CsrPlugin_csr_835,
      I2 => execute_CsrPlugin_csr_833,
      I3 => \CsrPlugin_mepc__0\(29),
      I4 => execute_CsrPlugin_csr_3008,
      I5 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[29]\,
      O => \CsrPlugin_mtvec_base[27]_i_3_n_0\
    );
\CsrPlugin_mtvec_base[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C4C"
    )
        port map (
      I0 => dBus_cmd_payload_size(0),
      I1 => \CsrPlugin_mtvec_base[28]_i_2_n_0\,
      I2 => dBus_cmd_payload_size(1),
      I3 => \CsrPlugin_mtvec_base[28]_i_3_n_0\,
      O => \CsrPlugin_mtvec_base[28]_i_1_n_0\
    );
\CsrPlugin_mtvec_base[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => decode_to_execute_RS1(30),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => \decode_to_execute_INSTRUCTION_reg_n_0_[30]\,
      I3 => decode_to_execute_SRC1_CTRL(1),
      O => \CsrPlugin_mtvec_base[28]_i_2_n_0\
    );
\CsrPlugin_mtvec_base[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \CsrPlugin_mtval_reg_n_0_[30]\,
      I1 => execute_CsrPlugin_csr_835,
      I2 => execute_CsrPlugin_csr_833,
      I3 => \CsrPlugin_mepc__0\(30),
      I4 => execute_CsrPlugin_csr_3008,
      I5 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[30]\,
      O => \CsrPlugin_mtvec_base[28]_i_3_n_0\
    );
\CsrPlugin_mtvec_base[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => execute_CsrPlugin_csr_773,
      I1 => when_CsrPlugin_l909_1,
      I2 => decode_to_execute_CSR_WRITE_OPCODE,
      I3 => execute_arbitration_isValid_reg_n_0,
      I4 => decode_to_execute_IS_CSR,
      O => CsrPlugin_mtvec_base
    );
\CsrPlugin_mtvec_base[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C4C"
    )
        port map (
      I0 => dBus_cmd_payload_size(0),
      I1 => \CsrPlugin_mtvec_base[29]_i_3_n_0\,
      I2 => dBus_cmd_payload_size(1),
      I3 => \CsrPlugin_mtvec_base[29]_i_4_n_0\,
      O => \CsrPlugin_mtvec_base[29]_i_2_n_0\
    );
\CsrPlugin_mtvec_base[29]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => decode_to_execute_RS1(31),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => \_zz_execute_SRC2_1\,
      I3 => decode_to_execute_SRC1_CTRL(1),
      O => \CsrPlugin_mtvec_base[29]_i_3_n_0\
    );
\CsrPlugin_mtvec_base[29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => execute_CsrPlugin_csr_834,
      I1 => CsrPlugin_mcause_interrupt,
      I2 => execute_CsrPlugin_csr_833,
      I3 => \CsrPlugin_mepc__0\(31),
      I4 => \CsrPlugin_mtvec_base[29]_i_5_n_0\,
      O => \CsrPlugin_mtvec_base[29]_i_4_n_0\
    );
\CsrPlugin_mtvec_base[29]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[31]\,
      I1 => execute_CsrPlugin_csr_3008,
      I2 => \CsrPlugin_mtval_reg_n_0_[31]\,
      I3 => execute_CsrPlugin_csr_835,
      O => \CsrPlugin_mtvec_base[29]_i_5_n_0\
    );
\CsrPlugin_mtvec_base[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FA0"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[2]_i_2_n_0\,
      I1 => dBus_cmd_payload_size(0),
      I2 => dBus_cmd_payload_size(1),
      I3 => \CsrPlugin_mtvec_base[2]_i_3_n_0\,
      O => \CsrPlugin_mtvec_base[2]_i_1_n_0\
    );
\CsrPlugin_mtvec_base[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => externalInterruptArray_regNext(4),
      I1 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[4]\,
      I2 => execute_CsrPlugin_csr_4032,
      I3 => \CsrPlugin_mtvec_base[2]_i_4_n_0\,
      O => \CsrPlugin_mtvec_base[2]_i_2_n_0\
    );
\CsrPlugin_mtvec_base[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => \_zz__zz_execute_SRC1_1\(4),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => decode_to_execute_RS1(4),
      I3 => decode_to_execute_SRC1_CTRL(1),
      O => \CsrPlugin_mtvec_base[2]_i_3_n_0\
    );
\CsrPlugin_mtvec_base[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \CsrPlugin_mtval_reg_n_0_[4]\,
      I1 => execute_CsrPlugin_csr_835,
      I2 => execute_CsrPlugin_csr_833,
      I3 => \CsrPlugin_mepc__0\(4),
      I4 => execute_CsrPlugin_csr_3008,
      I5 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[4]\,
      O => \CsrPlugin_mtvec_base[2]_i_4_n_0\
    );
\CsrPlugin_mtvec_base[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0A0A03FA0"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[3]_i_2_n_0\,
      I1 => dBus_cmd_payload_size(0),
      I2 => dBus_cmd_payload_size(1),
      I3 => decode_to_execute_RS1(5),
      I4 => decode_to_execute_SRC1_CTRL(1),
      I5 => decode_to_execute_SRC1_CTRL(0),
      O => \CsrPlugin_mtvec_base[3]_i_1_n_0\
    );
\CsrPlugin_mtvec_base[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => externalInterruptArray_regNext(5),
      I1 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[5]\,
      I2 => execute_CsrPlugin_csr_4032,
      I3 => \CsrPlugin_mtvec_base[3]_i_3_n_0\,
      O => \CsrPlugin_mtvec_base[3]_i_2_n_0\
    );
\CsrPlugin_mtvec_base[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \CsrPlugin_mtval_reg_n_0_[5]\,
      I1 => execute_CsrPlugin_csr_835,
      I2 => execute_CsrPlugin_csr_833,
      I3 => \CsrPlugin_mepc__0\(5),
      I4 => execute_CsrPlugin_csr_3008,
      I5 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[5]\,
      O => \CsrPlugin_mtvec_base[3]_i_3_n_0\
    );
\CsrPlugin_mtvec_base[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0A0A03FA0"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[4]_i_2_n_0\,
      I1 => dBus_cmd_payload_size(0),
      I2 => dBus_cmd_payload_size(1),
      I3 => decode_to_execute_RS1(6),
      I4 => decode_to_execute_SRC1_CTRL(1),
      I5 => decode_to_execute_SRC1_CTRL(0),
      O => \CsrPlugin_mtvec_base[4]_i_1_n_0\
    );
\CsrPlugin_mtvec_base[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => externalInterruptArray_regNext(6),
      I1 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[6]\,
      I2 => execute_CsrPlugin_csr_4032,
      I3 => \CsrPlugin_mtvec_base[4]_i_3_n_0\,
      O => \CsrPlugin_mtvec_base[4]_i_2_n_0\
    );
\CsrPlugin_mtvec_base[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \CsrPlugin_mtval_reg_n_0_[6]\,
      I1 => execute_CsrPlugin_csr_835,
      I2 => execute_CsrPlugin_csr_833,
      I3 => \CsrPlugin_mepc__0\(6),
      I4 => execute_CsrPlugin_csr_3008,
      I5 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[6]\,
      O => \CsrPlugin_mtvec_base[4]_i_3_n_0\
    );
\CsrPlugin_mtvec_base[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0A0A03FA0"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[5]_i_2_n_0\,
      I1 => dBus_cmd_payload_size(0),
      I2 => dBus_cmd_payload_size(1),
      I3 => decode_to_execute_RS1(7),
      I4 => decode_to_execute_SRC1_CTRL(1),
      I5 => decode_to_execute_SRC1_CTRL(0),
      O => \CsrPlugin_mtvec_base[5]_i_1_n_0\
    );
\CsrPlugin_mtvec_base[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF800"
    )
        port map (
      I0 => execute_CsrPlugin_csr_4032,
      I1 => externalInterruptArray_regNext(7),
      I2 => execute_CsrPlugin_csr_3008,
      I3 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[7]\,
      I4 => \CsrPlugin_mtvec_base[5]_i_3_n_0\,
      I5 => \CsrPlugin_mtvec_base[5]_i_4_n_0\,
      O => \CsrPlugin_mtvec_base[5]_i_2_n_0\
    );
\CsrPlugin_mtvec_base[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => CsrPlugin_mstatus_MPIE_reg_n_0,
      I1 => execute_CsrPlugin_csr_768,
      I2 => \CsrPlugin_mtval_reg_n_0_[7]\,
      I3 => execute_CsrPlugin_csr_835,
      O => \CsrPlugin_mtvec_base[5]_i_3_n_0\
    );
\CsrPlugin_mtvec_base[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \CsrPlugin_mepc__0\(7),
      I1 => execute_CsrPlugin_csr_833,
      I2 => CsrPlugin_mie_MTIE,
      I3 => execute_CsrPlugin_csr_772,
      O => \CsrPlugin_mtvec_base[5]_i_4_n_0\
    );
\CsrPlugin_mtvec_base[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0A0A03FA0"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[6]_i_2_n_0\,
      I1 => dBus_cmd_payload_size(0),
      I2 => dBus_cmd_payload_size(1),
      I3 => decode_to_execute_RS1(8),
      I4 => decode_to_execute_SRC1_CTRL(1),
      I5 => decode_to_execute_SRC1_CTRL(0),
      O => \CsrPlugin_mtvec_base[6]_i_1_n_0\
    );
\CsrPlugin_mtvec_base[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \CsrPlugin_mtval_reg_n_0_[8]\,
      I1 => execute_CsrPlugin_csr_835,
      I2 => execute_CsrPlugin_csr_833,
      I3 => \CsrPlugin_mepc__0\(8),
      I4 => execute_CsrPlugin_csr_3008,
      I5 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[8]\,
      O => \CsrPlugin_mtvec_base[6]_i_2_n_0\
    );
\CsrPlugin_mtvec_base[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0A0A03FA0"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[7]_i_2_n_0\,
      I1 => dBus_cmd_payload_size(0),
      I2 => dBus_cmd_payload_size(1),
      I3 => decode_to_execute_RS1(9),
      I4 => decode_to_execute_SRC1_CTRL(1),
      I5 => decode_to_execute_SRC1_CTRL(0),
      O => \CsrPlugin_mtvec_base[7]_i_1_n_0\
    );
\CsrPlugin_mtvec_base[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \CsrPlugin_mtval_reg_n_0_[9]\,
      I1 => execute_CsrPlugin_csr_835,
      I2 => execute_CsrPlugin_csr_833,
      I3 => \CsrPlugin_mepc__0\(9),
      I4 => execute_CsrPlugin_csr_3008,
      I5 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[9]\,
      O => \CsrPlugin_mtvec_base[7]_i_2_n_0\
    );
\CsrPlugin_mtvec_base[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0A0A03FA0"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[8]_i_2_n_0\,
      I1 => dBus_cmd_payload_size(0),
      I2 => dBus_cmd_payload_size(1),
      I3 => decode_to_execute_RS1(10),
      I4 => decode_to_execute_SRC1_CTRL(1),
      I5 => decode_to_execute_SRC1_CTRL(0),
      O => \CsrPlugin_mtvec_base[8]_i_1_n_0\
    );
\CsrPlugin_mtvec_base[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \CsrPlugin_mtval_reg_n_0_[10]\,
      I1 => execute_CsrPlugin_csr_835,
      I2 => execute_CsrPlugin_csr_833,
      I3 => \CsrPlugin_mepc__0\(10),
      I4 => execute_CsrPlugin_csr_3008,
      I5 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[10]\,
      O => \CsrPlugin_mtvec_base[8]_i_2_n_0\
    );
\CsrPlugin_mtvec_base[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0A0A03FA0"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[9]_i_2_n_0\,
      I1 => dBus_cmd_payload_size(0),
      I2 => dBus_cmd_payload_size(1),
      I3 => decode_to_execute_RS1(11),
      I4 => decode_to_execute_SRC1_CTRL(1),
      I5 => decode_to_execute_SRC1_CTRL(0),
      O => \CsrPlugin_mtvec_base[9]_i_1_n_0\
    );
\CsrPlugin_mtvec_base[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => execute_CsrPlugin_csr_833,
      I1 => \CsrPlugin_mepc__0\(11),
      I2 => CsrPlugin_mip_MEIP,
      I3 => execute_CsrPlugin_csr_836,
      I4 => \CsrPlugin_mtvec_base[9]_i_3_n_0\,
      I5 => \CsrPlugin_mtvec_base[9]_i_4_n_0\,
      O => \CsrPlugin_mtvec_base[9]_i_2_n_0\
    );
\CsrPlugin_mtvec_base[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \CsrPlugin_mtval_reg_n_0_[11]\,
      I1 => execute_CsrPlugin_csr_835,
      I2 => \CsrPlugin_mstatus_MPP_reg_n_0_[0]\,
      I3 => execute_CsrPlugin_csr_768,
      O => \CsrPlugin_mtvec_base[9]_i_3_n_0\
    );
\CsrPlugin_mtvec_base[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[11]\,
      I1 => execute_CsrPlugin_csr_3008,
      I2 => CsrPlugin_mie_MEIE_reg_n_0,
      I3 => execute_CsrPlugin_csr_772,
      O => \CsrPlugin_mtvec_base[9]_i_4_n_0\
    );
\CsrPlugin_mtvec_base_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_mtvec_base,
      D => \CsrPlugin_mtvec_base[0]_i_1_n_0\,
      Q => p_1_in(2),
      R => '0'
    );
\CsrPlugin_mtvec_base_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_mtvec_base,
      D => \CsrPlugin_mtvec_base[10]_i_1_n_0\,
      Q => p_1_in(12),
      R => '0'
    );
\CsrPlugin_mtvec_base_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_mtvec_base,
      D => \CsrPlugin_mtvec_base[11]_i_1_n_0\,
      Q => p_1_in(13),
      R => '0'
    );
\CsrPlugin_mtvec_base_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_mtvec_base,
      D => \CsrPlugin_mtvec_base[12]_i_1_n_0\,
      Q => p_1_in(14),
      R => '0'
    );
\CsrPlugin_mtvec_base_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_mtvec_base,
      D => \CsrPlugin_mtvec_base[13]_i_1_n_0\,
      Q => p_1_in(15),
      R => '0'
    );
\CsrPlugin_mtvec_base_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_mtvec_base,
      D => \CsrPlugin_mtvec_base[14]_i_1_n_0\,
      Q => p_1_in(16),
      R => '0'
    );
\CsrPlugin_mtvec_base_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_mtvec_base,
      D => \CsrPlugin_mtvec_base[15]_i_1_n_0\,
      Q => p_1_in(17),
      R => '0'
    );
\CsrPlugin_mtvec_base_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_mtvec_base,
      D => \CsrPlugin_mtvec_base[16]_i_1_n_0\,
      Q => p_1_in(18),
      R => '0'
    );
\CsrPlugin_mtvec_base_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_mtvec_base,
      D => \CsrPlugin_mtvec_base[17]_i_1_n_0\,
      Q => p_1_in(19),
      R => '0'
    );
\CsrPlugin_mtvec_base_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_mtvec_base,
      D => \CsrPlugin_mtvec_base[18]_i_1_n_0\,
      Q => p_1_in(20),
      R => '0'
    );
\CsrPlugin_mtvec_base_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_mtvec_base,
      D => \CsrPlugin_mtvec_base[19]_i_1_n_0\,
      Q => p_1_in(21),
      R => '0'
    );
\CsrPlugin_mtvec_base_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_mtvec_base,
      D => \CsrPlugin_mtvec_base[1]_i_1_n_0\,
      Q => p_1_in(3),
      R => '0'
    );
\CsrPlugin_mtvec_base_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_mtvec_base,
      D => \CsrPlugin_mtvec_base[20]_i_1_n_0\,
      Q => p_1_in(22),
      R => '0'
    );
\CsrPlugin_mtvec_base_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_mtvec_base,
      D => \CsrPlugin_mtvec_base[21]_i_1_n_0\,
      Q => p_1_in(23),
      R => '0'
    );
\CsrPlugin_mtvec_base_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_mtvec_base,
      D => \CsrPlugin_mtvec_base[22]_i_1_n_0\,
      Q => p_1_in(24),
      R => '0'
    );
\CsrPlugin_mtvec_base_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_mtvec_base,
      D => \CsrPlugin_mtvec_base[23]_i_1_n_0\,
      Q => p_1_in(25),
      R => '0'
    );
\CsrPlugin_mtvec_base_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_mtvec_base,
      D => \CsrPlugin_mtvec_base[24]_i_1_n_0\,
      Q => p_1_in(26),
      R => '0'
    );
\CsrPlugin_mtvec_base_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_mtvec_base,
      D => \CsrPlugin_mtvec_base[25]_i_1_n_0\,
      Q => p_1_in(27),
      R => '0'
    );
\CsrPlugin_mtvec_base_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_mtvec_base,
      D => \CsrPlugin_mtvec_base[26]_i_1_n_0\,
      Q => p_1_in(28),
      R => '0'
    );
\CsrPlugin_mtvec_base_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_mtvec_base,
      D => \CsrPlugin_mtvec_base[27]_i_1_n_0\,
      Q => p_1_in(29),
      R => '0'
    );
\CsrPlugin_mtvec_base_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_mtvec_base,
      D => \CsrPlugin_mtvec_base[28]_i_1_n_0\,
      Q => p_1_in(30),
      R => '0'
    );
\CsrPlugin_mtvec_base_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_mtvec_base,
      D => \CsrPlugin_mtvec_base[29]_i_2_n_0\,
      Q => p_1_in(31),
      R => '0'
    );
\CsrPlugin_mtvec_base_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_mtvec_base,
      D => \CsrPlugin_mtvec_base[2]_i_1_n_0\,
      Q => p_1_in(4),
      R => '0'
    );
\CsrPlugin_mtvec_base_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_mtvec_base,
      D => \CsrPlugin_mtvec_base[3]_i_1_n_0\,
      Q => p_1_in(5),
      R => '0'
    );
\CsrPlugin_mtvec_base_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_mtvec_base,
      D => \CsrPlugin_mtvec_base[4]_i_1_n_0\,
      Q => p_1_in(6),
      R => '0'
    );
\CsrPlugin_mtvec_base_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_mtvec_base,
      D => \CsrPlugin_mtvec_base[5]_i_1_n_0\,
      Q => p_1_in(7),
      R => '0'
    );
\CsrPlugin_mtvec_base_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_mtvec_base,
      D => \CsrPlugin_mtvec_base[6]_i_1_n_0\,
      Q => p_1_in(8),
      R => '0'
    );
\CsrPlugin_mtvec_base_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_mtvec_base,
      D => \CsrPlugin_mtvec_base[7]_i_1_n_0\,
      Q => p_1_in(9),
      R => '0'
    );
\CsrPlugin_mtvec_base_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_mtvec_base,
      D => \CsrPlugin_mtvec_base[8]_i_1_n_0\,
      Q => p_1_in(10),
      R => '0'
    );
\CsrPlugin_mtvec_base_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => CsrPlugin_mtvec_base,
      D => \CsrPlugin_mtvec_base[9]_i_1_n_0\,
      Q => p_1_in(11),
      R => '0'
    );
CsrPlugin_pipelineLiberator_pcValids_0_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => IBusCachedPlugin_cache_n_445,
      Q => CsrPlugin_pipelineLiberator_pcValids_0_reg_n_0,
      R => '0'
    );
CsrPlugin_pipelineLiberator_pcValids_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => IBusCachedPlugin_cache_n_557,
      Q => CsrPlugin_pipelineLiberator_pcValids_1_reg_n_0,
      R => '0'
    );
CsrPlugin_pipelineLiberator_pcValids_2_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => IBusCachedPlugin_cache_n_558,
      Q => CsrPlugin_pipelineLiberator_pcValids_2_reg_n_0,
      R => '0'
    );
\DebugPlugin_busReadDataReg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => decode_to_execute_DO_EBREAK,
      I1 => execute_arbitration_isValid_reg_n_0,
      I2 => RegFilePlugin_regFile_reg_1_i_62_n_0,
      O => \DebugPlugin_busReadDataReg[0]_i_1_n_0\
    );
\DebugPlugin_busReadDataReg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80BF"
    )
        port map (
      I0 => decode_to_execute_PC(10),
      I1 => execute_arbitration_isValid_reg_n_0,
      I2 => decode_to_execute_DO_EBREAK,
      I3 => RegFilePlugin_regFile_reg_1_i_52_n_0,
      O => \DebugPlugin_busReadDataReg[10]_i_1_n_0\
    );
\DebugPlugin_busReadDataReg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80BF"
    )
        port map (
      I0 => decode_to_execute_PC(11),
      I1 => execute_arbitration_isValid_reg_n_0,
      I2 => decode_to_execute_DO_EBREAK,
      I3 => RegFilePlugin_regFile_reg_1_i_51_n_0,
      O => \DebugPlugin_busReadDataReg[11]_i_1_n_0\
    );
\DebugPlugin_busReadDataReg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C555"
    )
        port map (
      I0 => RegFilePlugin_regFile_reg_1_i_50_n_0,
      I1 => decode_to_execute_PC(12),
      I2 => execute_arbitration_isValid_reg_n_0,
      I3 => decode_to_execute_DO_EBREAK,
      O => \DebugPlugin_busReadDataReg[12]_i_1_n_0\
    );
\DebugPlugin_busReadDataReg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80BF"
    )
        port map (
      I0 => decode_to_execute_PC(13),
      I1 => execute_arbitration_isValid_reg_n_0,
      I2 => decode_to_execute_DO_EBREAK,
      I3 => RegFilePlugin_regFile_reg_1_i_49_n_0,
      O => \DebugPlugin_busReadDataReg[13]_i_1_n_0\
    );
\DebugPlugin_busReadDataReg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80BF"
    )
        port map (
      I0 => decode_to_execute_PC(14),
      I1 => execute_arbitration_isValid_reg_n_0,
      I2 => decode_to_execute_DO_EBREAK,
      I3 => RegFilePlugin_regFile_reg_1_i_48_n_0,
      O => \DebugPlugin_busReadDataReg[14]_i_1_n_0\
    );
\DebugPlugin_busReadDataReg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80BF"
    )
        port map (
      I0 => decode_to_execute_PC(15),
      I1 => execute_arbitration_isValid_reg_n_0,
      I2 => decode_to_execute_DO_EBREAK,
      I3 => \DebugPlugin_busReadDataReg[15]_i_2_n_0\,
      O => \DebugPlugin_busReadDataReg[15]_i_1_n_0\
    );
\DebugPlugin_busReadDataReg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BBB0BBBBBBBB"
    )
        port map (
      I0 => RegFilePlugin_regFile_reg_1_i_47_n_0,
      I1 => memory_to_writeBack_REGFILE_WRITE_DATA(15),
      I2 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      I3 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[12]\,
      I4 => RegFilePlugin_regFile_reg_1_i_45_n_0,
      I5 => RegFilePlugin_regFile_reg_1_i_44_n_0,
      O => \DebugPlugin_busReadDataReg[15]_i_2_n_0\
    );
\DebugPlugin_busReadDataReg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => decode_to_execute_PC(16),
      I1 => execute_arbitration_isValid_reg_n_0,
      I2 => decode_to_execute_DO_EBREAK,
      I3 => \DebugPlugin_busReadDataReg[16]_i_2_n_0\,
      O => \DebugPlugin_busReadDataReg[16]_i_1_n_0\
    );
\DebugPlugin_busReadDataReg[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFFFFFD5000000"
    )
        port map (
      I0 => RegFilePlugin_regFile_reg_1_i_63_n_0,
      I1 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      I2 => memory_to_writeBack_MEMORY_READ_DATA(16),
      I3 => writeBack_arbitration_isValid,
      I4 => memory_to_writeBack_MEMORY_ENABLE,
      I5 => memory_to_writeBack_REGFILE_WRITE_DATA(16),
      O => \DebugPlugin_busReadDataReg[16]_i_2_n_0\
    );
\DebugPlugin_busReadDataReg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => decode_to_execute_PC(17),
      I1 => execute_arbitration_isValid_reg_n_0,
      I2 => decode_to_execute_DO_EBREAK,
      I3 => \DebugPlugin_busReadDataReg[17]_i_2_n_0\,
      O => \DebugPlugin_busReadDataReg[17]_i_1_n_0\
    );
\DebugPlugin_busReadDataReg[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFFFFFD5000000"
    )
        port map (
      I0 => RegFilePlugin_regFile_reg_1_i_63_n_0,
      I1 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      I2 => memory_to_writeBack_MEMORY_READ_DATA(17),
      I3 => writeBack_arbitration_isValid,
      I4 => memory_to_writeBack_MEMORY_ENABLE,
      I5 => memory_to_writeBack_REGFILE_WRITE_DATA(17),
      O => \DebugPlugin_busReadDataReg[17]_i_2_n_0\
    );
\DebugPlugin_busReadDataReg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => decode_to_execute_PC(18),
      I1 => execute_arbitration_isValid_reg_n_0,
      I2 => decode_to_execute_DO_EBREAK,
      I3 => \DebugPlugin_busReadDataReg[18]_i_2_n_0\,
      O => \DebugPlugin_busReadDataReg[18]_i_1_n_0\
    );
\DebugPlugin_busReadDataReg[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFFFFFD5000000"
    )
        port map (
      I0 => RegFilePlugin_regFile_reg_1_i_63_n_0,
      I1 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      I2 => memory_to_writeBack_MEMORY_READ_DATA(18),
      I3 => writeBack_arbitration_isValid,
      I4 => memory_to_writeBack_MEMORY_ENABLE,
      I5 => memory_to_writeBack_REGFILE_WRITE_DATA(18),
      O => \DebugPlugin_busReadDataReg[18]_i_2_n_0\
    );
\DebugPlugin_busReadDataReg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => decode_to_execute_PC(19),
      I1 => execute_arbitration_isValid_reg_n_0,
      I2 => decode_to_execute_DO_EBREAK,
      I3 => \DebugPlugin_busReadDataReg[19]_i_2_n_0\,
      O => \DebugPlugin_busReadDataReg[19]_i_1_n_0\
    );
\DebugPlugin_busReadDataReg[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFFFFFD5000000"
    )
        port map (
      I0 => RegFilePlugin_regFile_reg_1_i_63_n_0,
      I1 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      I2 => memory_to_writeBack_MEMORY_READ_DATA(19),
      I3 => writeBack_arbitration_isValid,
      I4 => memory_to_writeBack_MEMORY_ENABLE,
      I5 => memory_to_writeBack_REGFILE_WRITE_DATA(19),
      O => \DebugPlugin_busReadDataReg[19]_i_2_n_0\
    );
\DebugPlugin_busReadDataReg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => decode_to_execute_DO_EBREAK,
      I1 => execute_arbitration_isValid_reg_n_0,
      I2 => RegFilePlugin_regFile_reg_1_i_61_n_0,
      O => \DebugPlugin_busReadDataReg[1]_i_1_n_0\
    );
\DebugPlugin_busReadDataReg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => decode_to_execute_PC(20),
      I1 => execute_arbitration_isValid_reg_n_0,
      I2 => decode_to_execute_DO_EBREAK,
      I3 => \DebugPlugin_busReadDataReg[20]_i_2_n_0\,
      O => \DebugPlugin_busReadDataReg[20]_i_1_n_0\
    );
\DebugPlugin_busReadDataReg[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFFFFFD5000000"
    )
        port map (
      I0 => RegFilePlugin_regFile_reg_1_i_63_n_0,
      I1 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      I2 => memory_to_writeBack_MEMORY_READ_DATA(20),
      I3 => writeBack_arbitration_isValid,
      I4 => memory_to_writeBack_MEMORY_ENABLE,
      I5 => memory_to_writeBack_REGFILE_WRITE_DATA(20),
      O => \DebugPlugin_busReadDataReg[20]_i_2_n_0\
    );
\DebugPlugin_busReadDataReg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => decode_to_execute_PC(21),
      I1 => execute_arbitration_isValid_reg_n_0,
      I2 => decode_to_execute_DO_EBREAK,
      I3 => \DebugPlugin_busReadDataReg[21]_i_2_n_0\,
      O => \DebugPlugin_busReadDataReg[21]_i_1_n_0\
    );
\DebugPlugin_busReadDataReg[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFFFFFD5000000"
    )
        port map (
      I0 => RegFilePlugin_regFile_reg_1_i_63_n_0,
      I1 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      I2 => memory_to_writeBack_MEMORY_READ_DATA(21),
      I3 => writeBack_arbitration_isValid,
      I4 => memory_to_writeBack_MEMORY_ENABLE,
      I5 => memory_to_writeBack_REGFILE_WRITE_DATA(21),
      O => \DebugPlugin_busReadDataReg[21]_i_2_n_0\
    );
\DebugPlugin_busReadDataReg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => decode_to_execute_PC(22),
      I1 => execute_arbitration_isValid_reg_n_0,
      I2 => decode_to_execute_DO_EBREAK,
      I3 => \DebugPlugin_busReadDataReg[22]_i_2_n_0\,
      O => \DebugPlugin_busReadDataReg[22]_i_1_n_0\
    );
\DebugPlugin_busReadDataReg[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFFFFFD5000000"
    )
        port map (
      I0 => RegFilePlugin_regFile_reg_1_i_63_n_0,
      I1 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      I2 => memory_to_writeBack_MEMORY_READ_DATA(22),
      I3 => writeBack_arbitration_isValid,
      I4 => memory_to_writeBack_MEMORY_ENABLE,
      I5 => memory_to_writeBack_REGFILE_WRITE_DATA(22),
      O => \DebugPlugin_busReadDataReg[22]_i_2_n_0\
    );
\DebugPlugin_busReadDataReg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => decode_to_execute_PC(23),
      I1 => execute_arbitration_isValid_reg_n_0,
      I2 => decode_to_execute_DO_EBREAK,
      I3 => \DebugPlugin_busReadDataReg[23]_i_2_n_0\,
      O => \DebugPlugin_busReadDataReg[23]_i_1_n_0\
    );
\DebugPlugin_busReadDataReg[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFFFFFD5000000"
    )
        port map (
      I0 => RegFilePlugin_regFile_reg_1_i_63_n_0,
      I1 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      I2 => memory_to_writeBack_MEMORY_READ_DATA(23),
      I3 => writeBack_arbitration_isValid,
      I4 => memory_to_writeBack_MEMORY_ENABLE,
      I5 => memory_to_writeBack_REGFILE_WRITE_DATA(23),
      O => \DebugPlugin_busReadDataReg[23]_i_2_n_0\
    );
\DebugPlugin_busReadDataReg[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => decode_to_execute_PC(24),
      I1 => execute_arbitration_isValid_reg_n_0,
      I2 => decode_to_execute_DO_EBREAK,
      I3 => \DebugPlugin_busReadDataReg[24]_i_2_n_0\,
      O => \DebugPlugin_busReadDataReg[24]_i_1_n_0\
    );
\DebugPlugin_busReadDataReg[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFFFFFD5000000"
    )
        port map (
      I0 => RegFilePlugin_regFile_reg_1_i_63_n_0,
      I1 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      I2 => memory_to_writeBack_MEMORY_READ_DATA(24),
      I3 => writeBack_arbitration_isValid,
      I4 => memory_to_writeBack_MEMORY_ENABLE,
      I5 => memory_to_writeBack_REGFILE_WRITE_DATA(24),
      O => \DebugPlugin_busReadDataReg[24]_i_2_n_0\
    );
\DebugPlugin_busReadDataReg[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => decode_to_execute_PC(25),
      I1 => execute_arbitration_isValid_reg_n_0,
      I2 => decode_to_execute_DO_EBREAK,
      I3 => \DebugPlugin_busReadDataReg[25]_i_2_n_0\,
      O => \DebugPlugin_busReadDataReg[25]_i_1_n_0\
    );
\DebugPlugin_busReadDataReg[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFFFFFD5000000"
    )
        port map (
      I0 => RegFilePlugin_regFile_reg_1_i_63_n_0,
      I1 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      I2 => memory_to_writeBack_MEMORY_READ_DATA(25),
      I3 => writeBack_arbitration_isValid,
      I4 => memory_to_writeBack_MEMORY_ENABLE,
      I5 => memory_to_writeBack_REGFILE_WRITE_DATA(25),
      O => \DebugPlugin_busReadDataReg[25]_i_2_n_0\
    );
\DebugPlugin_busReadDataReg[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => decode_to_execute_PC(26),
      I1 => execute_arbitration_isValid_reg_n_0,
      I2 => decode_to_execute_DO_EBREAK,
      I3 => \DebugPlugin_busReadDataReg[26]_i_2_n_0\,
      O => \DebugPlugin_busReadDataReg[26]_i_1_n_0\
    );
\DebugPlugin_busReadDataReg[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFFFFFD5000000"
    )
        port map (
      I0 => RegFilePlugin_regFile_reg_1_i_63_n_0,
      I1 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      I2 => memory_to_writeBack_MEMORY_READ_DATA(26),
      I3 => writeBack_arbitration_isValid,
      I4 => memory_to_writeBack_MEMORY_ENABLE,
      I5 => memory_to_writeBack_REGFILE_WRITE_DATA(26),
      O => \DebugPlugin_busReadDataReg[26]_i_2_n_0\
    );
\DebugPlugin_busReadDataReg[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => decode_to_execute_PC(27),
      I1 => execute_arbitration_isValid_reg_n_0,
      I2 => decode_to_execute_DO_EBREAK,
      I3 => \DebugPlugin_busReadDataReg[27]_i_2_n_0\,
      O => \DebugPlugin_busReadDataReg[27]_i_1_n_0\
    );
\DebugPlugin_busReadDataReg[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFFFFFD5000000"
    )
        port map (
      I0 => RegFilePlugin_regFile_reg_1_i_63_n_0,
      I1 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      I2 => memory_to_writeBack_MEMORY_READ_DATA(27),
      I3 => writeBack_arbitration_isValid,
      I4 => memory_to_writeBack_MEMORY_ENABLE,
      I5 => memory_to_writeBack_REGFILE_WRITE_DATA(27),
      O => \DebugPlugin_busReadDataReg[27]_i_2_n_0\
    );
\DebugPlugin_busReadDataReg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => decode_to_execute_PC(28),
      I1 => execute_arbitration_isValid_reg_n_0,
      I2 => decode_to_execute_DO_EBREAK,
      I3 => \DebugPlugin_busReadDataReg[28]_i_2_n_0\,
      O => \DebugPlugin_busReadDataReg[28]_i_1_n_0\
    );
\DebugPlugin_busReadDataReg[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFFFFFD5000000"
    )
        port map (
      I0 => RegFilePlugin_regFile_reg_1_i_63_n_0,
      I1 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      I2 => memory_to_writeBack_MEMORY_READ_DATA(28),
      I3 => writeBack_arbitration_isValid,
      I4 => memory_to_writeBack_MEMORY_ENABLE,
      I5 => memory_to_writeBack_REGFILE_WRITE_DATA(28),
      O => \DebugPlugin_busReadDataReg[28]_i_2_n_0\
    );
\DebugPlugin_busReadDataReg[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => decode_to_execute_PC(29),
      I1 => execute_arbitration_isValid_reg_n_0,
      I2 => decode_to_execute_DO_EBREAK,
      I3 => \DebugPlugin_busReadDataReg[29]_i_2_n_0\,
      O => \DebugPlugin_busReadDataReg[29]_i_1_n_0\
    );
\DebugPlugin_busReadDataReg[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFFFFFD5000000"
    )
        port map (
      I0 => RegFilePlugin_regFile_reg_1_i_63_n_0,
      I1 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      I2 => memory_to_writeBack_MEMORY_READ_DATA(29),
      I3 => writeBack_arbitration_isValid,
      I4 => memory_to_writeBack_MEMORY_ENABLE,
      I5 => memory_to_writeBack_REGFILE_WRITE_DATA(29),
      O => \DebugPlugin_busReadDataReg[29]_i_2_n_0\
    );
\DebugPlugin_busReadDataReg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => decode_to_execute_PC(2),
      I1 => execute_arbitration_isValid_reg_n_0,
      I2 => decode_to_execute_DO_EBREAK,
      I3 => \DebugPlugin_busReadDataReg[2]_i_2_n_0\,
      O => \DebugPlugin_busReadDataReg[2]_i_1_n_0\
    );
\DebugPlugin_busReadDataReg[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AEA"
    )
        port map (
      I0 => memory_to_writeBack_REGFILE_WRITE_DATA(2),
      I1 => writeBack_arbitration_isValid,
      I2 => memory_to_writeBack_MEMORY_ENABLE,
      I3 => RegFilePlugin_regFile_reg_1_i_60_n_0,
      O => \DebugPlugin_busReadDataReg[2]_i_2_n_0\
    );
\DebugPlugin_busReadDataReg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => decode_to_execute_PC(30),
      I1 => execute_arbitration_isValid_reg_n_0,
      I2 => decode_to_execute_DO_EBREAK,
      I3 => \DebugPlugin_busReadDataReg[30]_i_2_n_0\,
      O => \DebugPlugin_busReadDataReg[30]_i_1_n_0\
    );
\DebugPlugin_busReadDataReg[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFFFFFD5000000"
    )
        port map (
      I0 => RegFilePlugin_regFile_reg_1_i_63_n_0,
      I1 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      I2 => memory_to_writeBack_MEMORY_READ_DATA(30),
      I3 => writeBack_arbitration_isValid,
      I4 => memory_to_writeBack_MEMORY_ENABLE,
      I5 => memory_to_writeBack_REGFILE_WRITE_DATA(30),
      O => \DebugPlugin_busReadDataReg[30]_i_2_n_0\
    );
\DebugPlugin_busReadDataReg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => writeBack_arbitration_isValid,
      I1 => decode_to_execute_DO_EBREAK,
      I2 => execute_arbitration_isValid_reg_n_0,
      O => \DebugPlugin_busReadDataReg[31]_i_1_n_0\
    );
\DebugPlugin_busReadDataReg[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => decode_to_execute_PC(31),
      I1 => execute_arbitration_isValid_reg_n_0,
      I2 => decode_to_execute_DO_EBREAK,
      I3 => \DebugPlugin_busReadDataReg[31]_i_3_n_0\,
      O => \DebugPlugin_busReadDataReg[31]_i_2_n_0\
    );
\DebugPlugin_busReadDataReg[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFFFFFD5000000"
    )
        port map (
      I0 => RegFilePlugin_regFile_reg_1_i_63_n_0,
      I1 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      I2 => memory_to_writeBack_MEMORY_READ_DATA(31),
      I3 => writeBack_arbitration_isValid,
      I4 => memory_to_writeBack_MEMORY_ENABLE,
      I5 => memory_to_writeBack_REGFILE_WRITE_DATA(31),
      O => \DebugPlugin_busReadDataReg[31]_i_3_n_0\
    );
\DebugPlugin_busReadDataReg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => decode_to_execute_PC(3),
      I1 => execute_arbitration_isValid_reg_n_0,
      I2 => decode_to_execute_DO_EBREAK,
      I3 => \DebugPlugin_busReadDataReg[3]_i_2_n_0\,
      O => \DebugPlugin_busReadDataReg[3]_i_1_n_0\
    );
\DebugPlugin_busReadDataReg[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AEA"
    )
        port map (
      I0 => memory_to_writeBack_REGFILE_WRITE_DATA(3),
      I1 => writeBack_arbitration_isValid,
      I2 => memory_to_writeBack_MEMORY_ENABLE,
      I3 => RegFilePlugin_regFile_reg_1_i_59_n_0,
      O => \DebugPlugin_busReadDataReg[3]_i_2_n_0\
    );
\DebugPlugin_busReadDataReg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => decode_to_execute_PC(4),
      I1 => execute_arbitration_isValid_reg_n_0,
      I2 => decode_to_execute_DO_EBREAK,
      I3 => \DebugPlugin_busReadDataReg[4]_i_2_n_0\,
      O => \DebugPlugin_busReadDataReg[4]_i_1_n_0\
    );
\DebugPlugin_busReadDataReg[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AEA"
    )
        port map (
      I0 => memory_to_writeBack_REGFILE_WRITE_DATA(4),
      I1 => writeBack_arbitration_isValid,
      I2 => memory_to_writeBack_MEMORY_ENABLE,
      I3 => RegFilePlugin_regFile_reg_1_i_58_n_0,
      O => \DebugPlugin_busReadDataReg[4]_i_2_n_0\
    );
\DebugPlugin_busReadDataReg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => decode_to_execute_PC(5),
      I1 => execute_arbitration_isValid_reg_n_0,
      I2 => decode_to_execute_DO_EBREAK,
      I3 => \DebugPlugin_busReadDataReg[5]_i_2_n_0\,
      O => \DebugPlugin_busReadDataReg[5]_i_1_n_0\
    );
\DebugPlugin_busReadDataReg[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AEA"
    )
        port map (
      I0 => memory_to_writeBack_REGFILE_WRITE_DATA(5),
      I1 => writeBack_arbitration_isValid,
      I2 => memory_to_writeBack_MEMORY_ENABLE,
      I3 => RegFilePlugin_regFile_reg_1_i_57_n_0,
      O => \DebugPlugin_busReadDataReg[5]_i_2_n_0\
    );
\DebugPlugin_busReadDataReg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => decode_to_execute_PC(6),
      I1 => execute_arbitration_isValid_reg_n_0,
      I2 => decode_to_execute_DO_EBREAK,
      I3 => \DebugPlugin_busReadDataReg[6]_i_2_n_0\,
      O => \DebugPlugin_busReadDataReg[6]_i_1_n_0\
    );
\DebugPlugin_busReadDataReg[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AEA"
    )
        port map (
      I0 => memory_to_writeBack_REGFILE_WRITE_DATA(6),
      I1 => writeBack_arbitration_isValid,
      I2 => memory_to_writeBack_MEMORY_ENABLE,
      I3 => RegFilePlugin_regFile_reg_1_i_56_n_0,
      O => \DebugPlugin_busReadDataReg[6]_i_2_n_0\
    );
\DebugPlugin_busReadDataReg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0FCCCCCC"
    )
        port map (
      I0 => decode_to_execute_PC(7),
      I1 => memory_to_writeBack_REGFILE_WRITE_DATA(7),
      I2 => RegFilePlugin_regFile_reg_1_i_55_n_0,
      I3 => writeBack_arbitration_isValid,
      I4 => memory_to_writeBack_MEMORY_ENABLE,
      I5 => DebugPlugin_haltedByBreak_i_2_n_0,
      O => \DebugPlugin_busReadDataReg[7]_i_1_n_0\
    );
\DebugPlugin_busReadDataReg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80BF"
    )
        port map (
      I0 => decode_to_execute_PC(8),
      I1 => execute_arbitration_isValid_reg_n_0,
      I2 => decode_to_execute_DO_EBREAK,
      I3 => RegFilePlugin_regFile_reg_1_i_54_n_0,
      O => \DebugPlugin_busReadDataReg[8]_i_1_n_0\
    );
\DebugPlugin_busReadDataReg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80BF"
    )
        port map (
      I0 => decode_to_execute_PC(9),
      I1 => execute_arbitration_isValid_reg_n_0,
      I2 => decode_to_execute_DO_EBREAK,
      I3 => RegFilePlugin_regFile_reg_1_i_53_n_0,
      O => \DebugPlugin_busReadDataReg[9]_i_1_n_0\
    );
\DebugPlugin_busReadDataReg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \DebugPlugin_busReadDataReg[31]_i_1_n_0\,
      D => \DebugPlugin_busReadDataReg[0]_i_1_n_0\,
      Q => DebugPlugin_busReadDataReg(0),
      R => '0'
    );
\DebugPlugin_busReadDataReg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \DebugPlugin_busReadDataReg[31]_i_1_n_0\,
      D => \DebugPlugin_busReadDataReg[10]_i_1_n_0\,
      Q => \DebugPlugin_busReadDataReg_reg[31]_0\(10),
      R => '0'
    );
\DebugPlugin_busReadDataReg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \DebugPlugin_busReadDataReg[31]_i_1_n_0\,
      D => \DebugPlugin_busReadDataReg[11]_i_1_n_0\,
      Q => \DebugPlugin_busReadDataReg_reg[31]_0\(11),
      R => '0'
    );
\DebugPlugin_busReadDataReg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \DebugPlugin_busReadDataReg[31]_i_1_n_0\,
      D => \DebugPlugin_busReadDataReg[12]_i_1_n_0\,
      Q => \DebugPlugin_busReadDataReg_reg[31]_0\(12),
      R => '0'
    );
\DebugPlugin_busReadDataReg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \DebugPlugin_busReadDataReg[31]_i_1_n_0\,
      D => \DebugPlugin_busReadDataReg[13]_i_1_n_0\,
      Q => \DebugPlugin_busReadDataReg_reg[31]_0\(13),
      R => '0'
    );
\DebugPlugin_busReadDataReg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \DebugPlugin_busReadDataReg[31]_i_1_n_0\,
      D => \DebugPlugin_busReadDataReg[14]_i_1_n_0\,
      Q => \DebugPlugin_busReadDataReg_reg[31]_0\(14),
      R => '0'
    );
\DebugPlugin_busReadDataReg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \DebugPlugin_busReadDataReg[31]_i_1_n_0\,
      D => \DebugPlugin_busReadDataReg[15]_i_1_n_0\,
      Q => \DebugPlugin_busReadDataReg_reg[31]_0\(15),
      R => '0'
    );
\DebugPlugin_busReadDataReg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \DebugPlugin_busReadDataReg[31]_i_1_n_0\,
      D => \DebugPlugin_busReadDataReg[16]_i_1_n_0\,
      Q => \DebugPlugin_busReadDataReg_reg[31]_0\(16),
      R => '0'
    );
\DebugPlugin_busReadDataReg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \DebugPlugin_busReadDataReg[31]_i_1_n_0\,
      D => \DebugPlugin_busReadDataReg[17]_i_1_n_0\,
      Q => \DebugPlugin_busReadDataReg_reg[31]_0\(17),
      R => '0'
    );
\DebugPlugin_busReadDataReg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \DebugPlugin_busReadDataReg[31]_i_1_n_0\,
      D => \DebugPlugin_busReadDataReg[18]_i_1_n_0\,
      Q => \DebugPlugin_busReadDataReg_reg[31]_0\(18),
      R => '0'
    );
\DebugPlugin_busReadDataReg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \DebugPlugin_busReadDataReg[31]_i_1_n_0\,
      D => \DebugPlugin_busReadDataReg[19]_i_1_n_0\,
      Q => \DebugPlugin_busReadDataReg_reg[31]_0\(19),
      R => '0'
    );
\DebugPlugin_busReadDataReg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \DebugPlugin_busReadDataReg[31]_i_1_n_0\,
      D => \DebugPlugin_busReadDataReg[1]_i_1_n_0\,
      Q => DebugPlugin_busReadDataReg(1),
      R => '0'
    );
\DebugPlugin_busReadDataReg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \DebugPlugin_busReadDataReg[31]_i_1_n_0\,
      D => \DebugPlugin_busReadDataReg[20]_i_1_n_0\,
      Q => \DebugPlugin_busReadDataReg_reg[31]_0\(20),
      R => '0'
    );
\DebugPlugin_busReadDataReg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \DebugPlugin_busReadDataReg[31]_i_1_n_0\,
      D => \DebugPlugin_busReadDataReg[21]_i_1_n_0\,
      Q => \DebugPlugin_busReadDataReg_reg[31]_0\(21),
      R => '0'
    );
\DebugPlugin_busReadDataReg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \DebugPlugin_busReadDataReg[31]_i_1_n_0\,
      D => \DebugPlugin_busReadDataReg[22]_i_1_n_0\,
      Q => \DebugPlugin_busReadDataReg_reg[31]_0\(22),
      R => '0'
    );
\DebugPlugin_busReadDataReg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \DebugPlugin_busReadDataReg[31]_i_1_n_0\,
      D => \DebugPlugin_busReadDataReg[23]_i_1_n_0\,
      Q => \DebugPlugin_busReadDataReg_reg[31]_0\(23),
      R => '0'
    );
\DebugPlugin_busReadDataReg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \DebugPlugin_busReadDataReg[31]_i_1_n_0\,
      D => \DebugPlugin_busReadDataReg[24]_i_1_n_0\,
      Q => \DebugPlugin_busReadDataReg_reg[31]_0\(24),
      R => '0'
    );
\DebugPlugin_busReadDataReg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \DebugPlugin_busReadDataReg[31]_i_1_n_0\,
      D => \DebugPlugin_busReadDataReg[25]_i_1_n_0\,
      Q => \DebugPlugin_busReadDataReg_reg[31]_0\(25),
      R => '0'
    );
\DebugPlugin_busReadDataReg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \DebugPlugin_busReadDataReg[31]_i_1_n_0\,
      D => \DebugPlugin_busReadDataReg[26]_i_1_n_0\,
      Q => \DebugPlugin_busReadDataReg_reg[31]_0\(26),
      R => '0'
    );
\DebugPlugin_busReadDataReg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \DebugPlugin_busReadDataReg[31]_i_1_n_0\,
      D => \DebugPlugin_busReadDataReg[27]_i_1_n_0\,
      Q => \DebugPlugin_busReadDataReg_reg[31]_0\(27),
      R => '0'
    );
\DebugPlugin_busReadDataReg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \DebugPlugin_busReadDataReg[31]_i_1_n_0\,
      D => \DebugPlugin_busReadDataReg[28]_i_1_n_0\,
      Q => \DebugPlugin_busReadDataReg_reg[31]_0\(28),
      R => '0'
    );
\DebugPlugin_busReadDataReg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \DebugPlugin_busReadDataReg[31]_i_1_n_0\,
      D => \DebugPlugin_busReadDataReg[29]_i_1_n_0\,
      Q => \DebugPlugin_busReadDataReg_reg[31]_0\(29),
      R => '0'
    );
\DebugPlugin_busReadDataReg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \DebugPlugin_busReadDataReg[31]_i_1_n_0\,
      D => \DebugPlugin_busReadDataReg[2]_i_1_n_0\,
      Q => DebugPlugin_busReadDataReg(2),
      R => '0'
    );
\DebugPlugin_busReadDataReg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \DebugPlugin_busReadDataReg[31]_i_1_n_0\,
      D => \DebugPlugin_busReadDataReg[30]_i_1_n_0\,
      Q => \DebugPlugin_busReadDataReg_reg[31]_0\(30),
      R => '0'
    );
\DebugPlugin_busReadDataReg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \DebugPlugin_busReadDataReg[31]_i_1_n_0\,
      D => \DebugPlugin_busReadDataReg[31]_i_2_n_0\,
      Q => \DebugPlugin_busReadDataReg_reg[31]_0\(31),
      R => '0'
    );
\DebugPlugin_busReadDataReg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \DebugPlugin_busReadDataReg[31]_i_1_n_0\,
      D => \DebugPlugin_busReadDataReg[3]_i_1_n_0\,
      Q => DebugPlugin_busReadDataReg(3),
      R => '0'
    );
\DebugPlugin_busReadDataReg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \DebugPlugin_busReadDataReg[31]_i_1_n_0\,
      D => \DebugPlugin_busReadDataReg[4]_i_1_n_0\,
      Q => DebugPlugin_busReadDataReg(4),
      R => '0'
    );
\DebugPlugin_busReadDataReg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \DebugPlugin_busReadDataReg[31]_i_1_n_0\,
      D => \DebugPlugin_busReadDataReg[5]_i_1_n_0\,
      Q => \DebugPlugin_busReadDataReg_reg[31]_0\(5),
      R => '0'
    );
\DebugPlugin_busReadDataReg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \DebugPlugin_busReadDataReg[31]_i_1_n_0\,
      D => \DebugPlugin_busReadDataReg[6]_i_1_n_0\,
      Q => \DebugPlugin_busReadDataReg_reg[31]_0\(6),
      R => '0'
    );
\DebugPlugin_busReadDataReg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \DebugPlugin_busReadDataReg[31]_i_1_n_0\,
      D => \DebugPlugin_busReadDataReg[7]_i_1_n_0\,
      Q => \DebugPlugin_busReadDataReg_reg[31]_0\(7),
      R => '0'
    );
\DebugPlugin_busReadDataReg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \DebugPlugin_busReadDataReg[31]_i_1_n_0\,
      D => \DebugPlugin_busReadDataReg[8]_i_1_n_0\,
      Q => \DebugPlugin_busReadDataReg_reg[31]_0\(8),
      R => '0'
    );
\DebugPlugin_busReadDataReg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \DebugPlugin_busReadDataReg[31]_i_1_n_0\,
      D => \DebugPlugin_busReadDataReg[9]_i_1_n_0\,
      Q => \DebugPlugin_busReadDataReg_reg[31]_0\(9),
      R => '0'
    );
DebugPlugin_debugUsed_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mgmtsoc_vexriscv_i_cmd_valid,
      I1 => DebugPlugin_debugUsed,
      O => DebugPlugin_debugUsed_i_1_n_0
    );
DebugPlugin_debugUsed_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => DebugPlugin_debugUsed_i_1_n_0,
      Q => DebugPlugin_debugUsed,
      R => DebugPlugin_haltedByBreak_reg_0
    );
DebugPlugin_disableEbreak_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007740"
    )
        port map (
      I0 => \io_cpu_fetch_data_regNextWhen_reg[31]\(26),
      I1 => DebugPlugin_stepIt43_out,
      I2 => \io_cpu_fetch_data_regNextWhen_reg[31]\(18),
      I3 => DebugPlugin_disableEbreak_reg_n_0,
      I4 => DebugPlugin_haltedByBreak_reg_0,
      O => DebugPlugin_disableEbreak_i_1_n_0
    );
DebugPlugin_disableEbreak_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => DebugPlugin_disableEbreak_i_1_n_0,
      Q => DebugPlugin_disableEbreak_reg_n_0,
      R => '0'
    );
DebugPlugin_godmode_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000551055105510"
    )
        port map (
      I0 => DebugPlugin_haltedByBreak_reg_0,
      I1 => DebugPlugin_isPipBusy,
      I2 => DebugPlugin_haltIt_reg_n_0,
      I3 => DebugPlugin_godmode_reg_n_0,
      I4 => DebugPlugin_stepIt43_out,
      I5 => \io_cpu_fetch_data_regNextWhen_reg[31]\(25),
      O => DebugPlugin_godmode_i_1_n_0
    );
DebugPlugin_godmode_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => DebugPlugin_godmode_i_1_n_0,
      Q => DebugPlugin_godmode_reg_n_0,
      R => '0'
    );
DebugPlugin_haltIt_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \FSM_sequential_switch_Fetcher_l362[0]_i_3_n_0\,
      I1 => \FSM_sequential_switch_Fetcher_l362_reg[0]_0\(4),
      I2 => \FSM_sequential_switch_Fetcher_l362_reg[0]_0\(5),
      I3 => \FSM_sequential_switch_Fetcher_l362_reg[0]_0\(3),
      I4 => \FSM_sequential_switch_Fetcher_l362_reg[0]_0\(0),
      O => DebugPlugin_stepIt43_out
    );
DebugPlugin_haltIt_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => decode_to_execute_DO_EBREAK,
      I1 => execute_arbitration_isValid_reg_n_0,
      I2 => memory_arbitration_isValid_reg_n_0,
      I3 => writeBack_arbitration_isValid,
      O => execute_arbitration_flushIt
    );
DebugPlugin_haltIt_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => IBusCachedPlugin_cache_n_449,
      Q => DebugPlugin_haltIt_reg_n_0,
      R => DebugPlugin_haltedByBreak_reg_0
    );
DebugPlugin_haltedByBreak_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F7777000F0000"
    )
        port map (
      I0 => DebugPlugin_stepIt43_out,
      I1 => \io_cpu_fetch_data_regNextWhen_reg[31]\(25),
      I2 => writeBack_arbitration_isValid,
      I3 => memory_arbitration_isValid_reg_n_0,
      I4 => DebugPlugin_haltedByBreak_i_2_n_0,
      I5 => DebugPlugin_haltedByBreak,
      O => DebugPlugin_haltedByBreak_i_1_n_0
    );
DebugPlugin_haltedByBreak_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => execute_arbitration_isValid_reg_n_0,
      I1 => decode_to_execute_DO_EBREAK,
      O => DebugPlugin_haltedByBreak_i_2_n_0
    );
DebugPlugin_haltedByBreak_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => DebugPlugin_haltedByBreak_i_1_n_0,
      Q => DebugPlugin_haltedByBreak,
      R => DebugPlugin_haltedByBreak_reg_0
    );
DebugPlugin_isPipBusy_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => DebugPlugin_isPipBusy0,
      Q => DebugPlugin_isPipBusy,
      R => '0'
    );
DebugPlugin_resetIt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007740"
    )
        port map (
      I0 => \io_cpu_fetch_data_regNextWhen_reg[31]\(24),
      I1 => DebugPlugin_stepIt43_out,
      I2 => \io_cpu_fetch_data_regNextWhen_reg[31]\(16),
      I3 => DebugPlugin_resetIt_reg_n_0,
      I4 => DebugPlugin_haltedByBreak_reg_0,
      O => DebugPlugin_resetIt_i_1_n_0
    );
DebugPlugin_resetIt_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => DebugPlugin_resetIt_i_1_n_0,
      Q => DebugPlugin_resetIt_reg_n_0,
      R => '0'
    );
DebugPlugin_resetIt_regNext_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => DebugPlugin_resetIt_reg_n_0,
      Q => debug_resetOut,
      R => '0'
    );
DebugPlugin_stepIt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \io_cpu_fetch_data_regNextWhen_reg[31]\(4),
      I1 => DebugPlugin_stepIt43_out,
      I2 => DebugPlugin_stepIt_reg_n_0,
      O => DebugPlugin_stepIt_i_1_n_0
    );
DebugPlugin_stepIt_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => DebugPlugin_stepIt_i_1_n_0,
      Q => DebugPlugin_stepIt_reg_n_0,
      R => DebugPlugin_haltedByBreak_reg_0
    );
\FSM_sequential_switch_Fetcher_l362[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \FSM_sequential_switch_Fetcher_l362[0]_i_3_n_0\,
      I1 => \FSM_sequential_switch_Fetcher_l362_reg[0]_0\(0),
      I2 => \FSM_sequential_switch_Fetcher_l362_reg[0]_0\(4),
      I3 => \FSM_sequential_switch_Fetcher_l362_reg[0]_0\(5),
      I4 => \FSM_sequential_switch_Fetcher_l362_reg[0]_0\(3),
      O => \FSM_sequential_switch_Fetcher_l362[0]_i_2_n_0\
    );
\FSM_sequential_switch_Fetcher_l362[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => mgmtsoc_vexriscv_i_cmd_payload_wr_reg,
      I1 => mgmtsoc_vexriscv_i_cmd_valid,
      I2 => \FSM_sequential_switch_Fetcher_l362_reg[0]_0\(2),
      I3 => \FSM_sequential_switch_Fetcher_l362_reg[0]_0\(1),
      O => \FSM_sequential_switch_Fetcher_l362[0]_i_3_n_0\
    );
\FSM_sequential_switch_Fetcher_l362_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => IBusCachedPlugin_cache_n_442,
      Q => switch_Fetcher_l362(0),
      R => reset0
    );
\FSM_sequential_switch_Fetcher_l362_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => IBusCachedPlugin_cache_n_444,
      Q => switch_Fetcher_l362(1),
      R => reset0
    );
\FSM_sequential_switch_Fetcher_l362_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => IBusCachedPlugin_cache_n_443,
      Q => switch_Fetcher_l362(2),
      R => reset0
    );
\HazardSimplePlugin_writeBackBuffer_payload_address_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \memory_to_writeBack_INSTRUCTION_reg_n_0_[7]\,
      Q => HazardSimplePlugin_writeBackBuffer_payload_address(0),
      R => '0'
    );
\HazardSimplePlugin_writeBackBuffer_payload_address_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \memory_to_writeBack_INSTRUCTION_reg_n_0_[8]\,
      Q => HazardSimplePlugin_writeBackBuffer_payload_address(1),
      R => '0'
    );
\HazardSimplePlugin_writeBackBuffer_payload_address_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \memory_to_writeBack_INSTRUCTION_reg_n_0_[9]\,
      Q => HazardSimplePlugin_writeBackBuffer_payload_address(2),
      R => '0'
    );
\HazardSimplePlugin_writeBackBuffer_payload_address_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \memory_to_writeBack_INSTRUCTION_reg_n_0_[10]\,
      Q => HazardSimplePlugin_writeBackBuffer_payload_address(3),
      R => '0'
    );
\HazardSimplePlugin_writeBackBuffer_payload_address_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \memory_to_writeBack_INSTRUCTION_reg_n_0_[11]\,
      Q => HazardSimplePlugin_writeBackBuffer_payload_address(4),
      R => '0'
    );
HazardSimplePlugin_writeBackBuffer_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => HazardSimplePlugin_writeBackWrites_valid,
      Q => HazardSimplePlugin_writeBackBuffer_valid,
      R => reset0
    );
IBusCachedPlugin_cache: entity work.design_1_caravel_0_0_InstructionCache
     port map (
      ADDRARDADDR(3 downto 0) => IBusCachedPlugin_iBusRsp_stages_0_input_payload(5 downto 2),
      CO(0) => CO(0),
      CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr => CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr,
      \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0]\ => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]_i_2_n_0\,
      \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[1]\ => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]_i_2_n_0\,
      \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]\ => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_3_n_0,
      \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(29) => \_zz_execute_SRC2_1\,
      \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(28) => \decode_to_execute_INSTRUCTION_reg_n_0_[30]\,
      \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(27) => \decode_to_execute_INSTRUCTION_reg_n_0_[29]\,
      \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(26) => \decode_to_execute_INSTRUCTION_reg_n_0_[28]\,
      \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(25) => \decode_to_execute_INSTRUCTION_reg_n_0_[27]\,
      \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(24) => \decode_to_execute_INSTRUCTION_reg_n_0_[26]\,
      \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(23) => \decode_to_execute_INSTRUCTION_reg_n_0_[25]\,
      \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(22) => \decode_to_execute_INSTRUCTION_reg_n_0_[24]\,
      \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(21) => \decode_to_execute_INSTRUCTION_reg_n_0_[23]\,
      \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(20) => \decode_to_execute_INSTRUCTION_reg_n_0_[22]\,
      \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(19) => \decode_to_execute_INSTRUCTION_reg_n_0_[21]\,
      \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(18) => \decode_to_execute_INSTRUCTION_reg_n_0_[20]\,
      \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(17 downto 13) => \_zz__zz_execute_SRC1_1\(4 downto 0),
      \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(12) => \decode_to_execute_INSTRUCTION_reg_n_0_[14]\,
      \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(11) => dBus_cmd_payload_size(1),
      \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(10 downto 6) => p_1_in1_in(4 downto 0),
      \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(5) => \decode_to_execute_INSTRUCTION_reg_n_0_[6]\,
      \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(4) => \decode_to_execute_INSTRUCTION_reg_n_0_[4]\,
      \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(3) => \decode_to_execute_INSTRUCTION_reg_n_0_[3]\,
      \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(2) => \decode_to_execute_INSTRUCTION_reg_n_0_[2]\,
      \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(1) => \decode_to_execute_INSTRUCTION_reg_n_0_[1]\,
      \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]\(0) => \decode_to_execute_INSTRUCTION_reg_n_0_[0]\,
      \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_0\(29 downto 0) => \execute_to_memory_BRANCH_CALC__0\(31 downto 2),
      \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]_1\(29 downto 0) => execute_to_memory_REGFILE_WRITE_DATA(31 downto 2),
      CsrPlugin_exceptionPortCtrl_exceptionContext_code(3 downto 0) => CsrPlugin_exceptionPortCtrl_exceptionContext_code(3 downto 0),
      \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]\ => IBusCachedPlugin_cache_n_562,
      \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0\ => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_3_n_0,
      \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]\ => IBusCachedPlugin_cache_n_450,
      \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]_0\ => \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_6_n_0\,
      \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]\ => IBusCachedPlugin_cache_n_564,
      \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]_0\ => memory_arbitration_isValid_reg_n_0,
      \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[3]\ => IBusCachedPlugin_cache_n_563,
      \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[3]_0\(1 downto 0) => decode_to_execute_ENV_CTRL(1 downto 0),
      CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode,
      CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_reg => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_i_2_n_0,
      CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute,
      CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_reg => IBusCachedPlugin_cache_n_493,
      CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_reg_0 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_2_n_0,
      CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory,
      CsrPlugin_hadException => CsrPlugin_hadException,
      CsrPlugin_mstatus_MPIE_reg(6 downto 5) => switch_CsrPlugin_l1068(1 downto 0),
      CsrPlugin_mstatus_MPIE_reg(4) => \memory_to_writeBack_INSTRUCTION_reg_n_0_[11]\,
      CsrPlugin_mstatus_MPIE_reg(3) => \memory_to_writeBack_INSTRUCTION_reg_n_0_[10]\,
      CsrPlugin_mstatus_MPIE_reg(2) => \memory_to_writeBack_INSTRUCTION_reg_n_0_[9]\,
      CsrPlugin_mstatus_MPIE_reg(1) => \memory_to_writeBack_INSTRUCTION_reg_n_0_[8]\,
      CsrPlugin_mstatus_MPIE_reg(0) => \memory_to_writeBack_INSTRUCTION_reg_n_0_[7]\,
      CsrPlugin_pipelineLiberator_pcValids_0_reg => IBusCachedPlugin_cache_n_445,
      CsrPlugin_pipelineLiberator_pcValids_0_reg_0 => CsrPlugin_pipelineLiberator_pcValids_0_reg_n_0,
      CsrPlugin_pipelineLiberator_pcValids_1_reg => IBusCachedPlugin_cache_n_557,
      CsrPlugin_pipelineLiberator_pcValids_1_reg_0 => CsrPlugin_pipelineLiberator_pcValids_1_reg_n_0,
      CsrPlugin_pipelineLiberator_pcValids_2_reg => IBusCachedPlugin_cache_n_558,
      CsrPlugin_pipelineLiberator_pcValids_2_reg_0 => DebugPlugin_stepIt_reg_n_0,
      CsrPlugin_pipelineLiberator_pcValids_2_reg_1 => CsrPlugin_interrupt_valid_reg_n_0,
      CsrPlugin_pipelineLiberator_pcValids_2_reg_2 => CsrPlugin_pipelineLiberator_pcValids_2_reg_n_0,
      D(29 downto 0) => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(31 downto 2),
      DI(0) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[2]\,
      DebugPlugin_debugUsed => DebugPlugin_debugUsed,
      DebugPlugin_haltIt_reg => IBusCachedPlugin_cache_n_509,
      DebugPlugin_haltIt_reg_0 => DebugPlugin_haltIt_reg_n_0,
      DebugPlugin_isPipBusy0 => DebugPlugin_isPipBusy0,
      DebugPlugin_stepIt43_out => DebugPlugin_stepIt43_out,
      E(0) => E(0),
      \FSM_onehot_grant_reg[0]\ => IBusCachedPlugin_cache_n_146,
      \FSM_onehot_grant_reg[0]_0\ => IBusCachedPlugin_cache_n_148,
      \FSM_onehot_grant_reg[0]_1\ => IBusCachedPlugin_cache_n_149,
      \FSM_onehot_grant_reg[1]\ => \FSM_onehot_grant_reg[1]\,
      \FSM_onehot_grant_reg[1]_0\ => \FSM_onehot_grant_reg[1]_0\,
      \FSM_onehot_grant_reg[1]_1\ => \FSM_onehot_grant_reg[1]_1\,
      \FSM_onehot_grant_reg[1]_2\ => \FSM_onehot_grant_reg[1]_2\,
      \FSM_onehot_grant_reg[1]_3\ => \FSM_onehot_grant_reg[1]_3\,
      \FSM_onehot_grant_reg[2]\(0) => \FSM_onehot_grant_reg[2]\(0),
      \FSM_onehot_grant_reg[2]_0\ => \FSM_onehot_grant_reg[2]_0\,
      \FSM_onehot_grant_reg[2]_1\ => \FSM_onehot_grant_reg[2]_1\,
      \FSM_onehot_grant_reg[2]_2\ => \FSM_onehot_grant_reg[2]_2\,
      \FSM_onehot_grant_reg[2]_3\ => IBusCachedPlugin_cache_n_505,
      \FSM_onehot_wbbd_state_reg[0]\ => \FSM_onehot_wbbd_state_reg[0]\,
      \FSM_onehot_wbbd_state_reg[0]_0\(0) => \FSM_onehot_wbbd_state_reg[0]_0\(0),
      \FSM_onehot_wbbd_state_reg[1]\ => \FSM_onehot_wbbd_state_reg[1]_1\,
      \FSM_onehot_wbbd_state_reg[3]\ => \FSM_onehot_wbbd_state_reg[3]_0\,
      \FSM_onehot_wbbd_state_reg[3]_0\ => \FSM_onehot_wbbd_state_reg[3]_1\,
      \FSM_onehot_wbbd_state_reg[3]_1\ => \FSM_onehot_wbbd_state_reg[3]_2\,
      \FSM_onehot_wbbd_state_reg[3]_2\ => \FSM_onehot_wbbd_state_reg[3]_3\,
      \FSM_onehot_wbbd_state_reg[3]_3\ => \FSM_onehot_wbbd_state_reg[3]_4\,
      \FSM_onehot_wbbd_state_reg[5]\ => \FSM_onehot_wbbd_state_reg[5]\,
      \FSM_sequential_litespiphy_state_reg[0]\ => \FSM_sequential_litespiphy_state_reg[0]\,
      \FSM_sequential_litespiphy_state_reg[0]_0\ => \FSM_sequential_litespiphy_state_reg[0]_0\,
      \FSM_sequential_litespiphy_state_reg[0]_1\ => \FSM_sequential_litespiphy_state_reg[0]_1\,
      \FSM_sequential_litespiphy_state_reg[0]_2\ => \FSM_sequential_litespiphy_state_reg[0]_2\,
      \FSM_sequential_litespiphy_state_reg[0]_3\ => \FSM_sequential_litespiphy_state_reg[0]_3\,
      \FSM_sequential_switch_Fetcher_l362[2]_i_2_0\(1 downto 0) => execute_to_memory_ENV_CTRL(1 downto 0),
      \FSM_sequential_switch_Fetcher_l362_reg[0]\ => \FSM_sequential_switch_Fetcher_l362[0]_i_2_n_0\,
      \FSM_sequential_switch_Fetcher_l362_reg[2]\ => IBusCachedPlugin_cache_n_442,
      \FSM_sequential_switch_Fetcher_l362_reg[2]_0\ => IBusCachedPlugin_cache_n_443,
      \FSM_sequential_switch_Fetcher_l362_reg[2]_1\ => IBusCachedPlugin_cache_n_444,
      HazardSimplePlugin_writeBackBuffer_valid => HazardSimplePlugin_writeBackBuffer_valid,
      HazardSimplePlugin_writeBackWrites_valid => HazardSimplePlugin_writeBackWrites_valid,
      IBusCachedPlugin_fetchPc_booted => IBusCachedPlugin_fetchPc_booted,
      IBusCachedPlugin_fetchPc_booted_reg => IBusCachedPlugin_cache_n_448,
      IBusCachedPlugin_fetchPc_inc_reg => IBusCachedPlugin_cache_n_454,
      \IBusCachedPlugin_fetchPc_pcReg_reg[10]\ => \IBusCachedPlugin_fetchPc_pcReg[10]_i_2_n_0\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[11]\ => \IBusCachedPlugin_fetchPc_pcReg[11]_i_2_n_0\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[12]\ => \IBusCachedPlugin_fetchPc_pcReg[12]_i_2_n_0\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[12]_0\(3) => \IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_4\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[12]_0\(2) => \IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_5\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[12]_0\(1) => \IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_6\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[12]_0\(0) => \IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_7\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[13]\ => \IBusCachedPlugin_fetchPc_pcReg[13]_i_2_n_0\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[14]\ => \IBusCachedPlugin_fetchPc_pcReg[14]_i_2_n_0\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[15]\ => \IBusCachedPlugin_fetchPc_pcReg[15]_i_2_n_0\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[16]\ => \IBusCachedPlugin_fetchPc_pcReg[16]_i_2_n_0\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[16]_0\(3) => \IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_4\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[16]_0\(2) => \IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_5\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[16]_0\(1) => \IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_6\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[16]_0\(0) => \IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_7\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[17]\ => \IBusCachedPlugin_fetchPc_pcReg[17]_i_2_n_0\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[18]\ => \IBusCachedPlugin_fetchPc_pcReg[18]_i_2_n_0\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[19]\ => \IBusCachedPlugin_fetchPc_pcReg[19]_i_2_n_0\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[20]\ => \IBusCachedPlugin_fetchPc_pcReg[20]_i_2_n_0\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[20]_0\(3) => \IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_4\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[20]_0\(2) => \IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_5\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[20]_0\(1) => \IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_6\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[20]_0\(0) => \IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_7\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[21]\ => \IBusCachedPlugin_fetchPc_pcReg[21]_i_2_n_0\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[22]\ => \IBusCachedPlugin_fetchPc_pcReg[22]_i_2_n_0\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[23]\ => \IBusCachedPlugin_fetchPc_pcReg[23]_i_2_n_0\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[24]\ => \IBusCachedPlugin_fetchPc_pcReg[24]_i_2_n_0\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[24]_0\(3) => \IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_4\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[24]_0\(2) => \IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_5\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[24]_0\(1) => \IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_6\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[24]_0\(0) => \IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_7\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[25]\ => \IBusCachedPlugin_fetchPc_pcReg[25]_i_2_n_0\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[26]\ => \IBusCachedPlugin_fetchPc_pcReg[26]_i_2_n_0\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[27]\ => \IBusCachedPlugin_fetchPc_pcReg[27]_i_2_n_0\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[28]\(3) => \IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_4\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[28]\(2) => \IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_5\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[28]\(1) => \IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_6\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[28]\(0) => \IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_7\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[28]_0\ => \IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[28]_1\ => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[28]\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[28]_2\ => \IBusCachedPlugin_fetchPc_pcReg[28]_i_4_n_0\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[28]_3\(1 downto 0) => memory_to_writeBack_ENV_CTRL(1 downto 0),
      \IBusCachedPlugin_fetchPc_pcReg_reg[29]\ => \IBusCachedPlugin_fetchPc_pcReg[29]_i_2_n_0\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[30]\ => \IBusCachedPlugin_fetchPc_pcReg[30]_i_2_n_0\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[31]\ => \IBusCachedPlugin_fetchPc_pcReg[31]_i_3_n_0\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[6]\ => \IBusCachedPlugin_fetchPc_pcReg[6]_i_2_n_0\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[6]_0\ => \IBusCachedPlugin_fetchPc_pcReg[5]_i_6_n_0\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[7]\ => \IBusCachedPlugin_fetchPc_pcReg[7]_i_2_n_0\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[8]\(0) => IBusCachedPlugin_cache_n_555,
      \IBusCachedPlugin_fetchPc_pcReg_reg[8]_0\ => \IBusCachedPlugin_fetchPc_pcReg[8]_i_2_n_0\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[8]_1\(3) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[8]\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[8]_1\(2) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[7]\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[8]_1\(1) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[6]\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[8]_1\(0) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[5]\,
      \IBusCachedPlugin_fetchPc_pcReg_reg[9]\ => \IBusCachedPlugin_fetchPc_pcReg[9]_i_2_n_0\,
      IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready => IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready,
      IBusCachedPlugin_injector_nextPcCalc_valids_0 => IBusCachedPlugin_injector_nextPcCalc_valids_0,
      IBusCachedPlugin_injector_nextPcCalc_valids_0_reg => IBusCachedPlugin_cache_n_455,
      IBusCachedPlugin_injector_nextPcCalc_valids_0_reg_0 => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg_n_0\,
      IBusCachedPlugin_injector_nextPcCalc_valids_1 => IBusCachedPlugin_injector_nextPcCalc_valids_1,
      O(2) => \IBusCachedPlugin_fetchPc_pcReg_reg[31]_i_2_n_5\,
      O(1) => \IBusCachedPlugin_fetchPc_pcReg_reg[31]_i_2_n_6\,
      O(0) => \IBusCachedPlugin_fetchPc_pcReg_reg[31]_i_2_n_7\,
      Q(31 downto 0) => IBusCachedPlugin_cache_io_cpu_decode_data(31 downto 0),
      RAM_reg => dBus_cmd_rData_wr_reg_n_0,
      RAM_reg_0 => RAM_reg,
      RAM_reg_1 => RAM_reg_i_51_n_0,
      RAM_reg_2 => RAM_reg_i_50_n_0,
      RAM_reg_3 => RAM_reg_i_49_n_0,
      RAM_reg_4 => RAM_reg_0,
      RAM_reg_5 => RAM_reg_1,
      RegFilePlugin_regFile_reg_1 => IBusCachedPlugin_cache_n_528,
      RegFilePlugin_regFile_reg_1_0 => IBusCachedPlugin_cache_n_532,
      RegFilePlugin_regFile_reg_2 => IBusCachedPlugin_cache_n_534,
      RegFilePlugin_regFile_reg_2_0 => IBusCachedPlugin_cache_n_537,
      RegFilePlugin_regFile_reg_2_1(1 downto 0) => decode_to_execute_SHIFT_CTRL(1 downto 0),
      RegFilePlugin_regFile_reg_2_2(3 downto 0) => execute_LightShifterPlugin_amplitudeReg_reg(4 downto 1),
      S(0) => \litespi_state[2]_i_14_n_0\,
      SR(0) => SR(0),
      \_zz_IBusCachedPlugin_fetchPc_pc\(0) => \_zz_IBusCachedPlugin_fetchPc_pc\(2),
      \_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg\ => IBusCachedPlugin_cache_n_561,
      \_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg_0\ => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_4_n_0,
      \_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg_1\ => \_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_5_n_0\,
      \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[10]\ => IBusCachedPlugin_cache_n_26,
      \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[11]\ => IBusCachedPlugin_cache_n_25,
      \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[12]\ => IBusCachedPlugin_cache_n_24,
      \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[13]\ => IBusCachedPlugin_cache_n_23,
      \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[14]\ => IBusCachedPlugin_cache_n_22,
      \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[15]\ => IBusCachedPlugin_cache_n_21,
      \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[16]\ => IBusCachedPlugin_cache_n_20,
      \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[18]\ => IBusCachedPlugin_cache_n_19,
      \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[19]\ => IBusCachedPlugin_cache_n_18,
      \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[20]\ => IBusCachedPlugin_cache_n_17,
      \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[21]\ => IBusCachedPlugin_cache_n_16,
      \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[22]\ => IBusCachedPlugin_cache_n_15,
      \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[23]\ => IBusCachedPlugin_cache_n_14,
      \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[24]\ => IBusCachedPlugin_cache_n_13,
      \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[25]\ => IBusCachedPlugin_cache_n_12,
      \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[26]\ => IBusCachedPlugin_cache_n_11,
      \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[27]\ => IBusCachedPlugin_cache_n_10,
      \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[29]\ => IBusCachedPlugin_cache_n_9,
      \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[30]\ => IBusCachedPlugin_cache_n_7,
      \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[6]\ => IBusCachedPlugin_cache_n_28,
      \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[7]\ => IBusCachedPlugin_cache_n_27,
      \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg\ => IBusCachedPlugin_cache_n_559,
      \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg_0\ => IBusCachedPlugin_cache_n_560,
      \_zz_RegFilePlugin_regFile_port0\(3 downto 0) => decode_to_execute_RS1(3 downto 0),
      \_zz_RegFilePlugin_regFile_port1\(4 downto 0) => decode_to_execute_RS2(4 downto 0),
      \_zz__zz_decode_ENV_CTRL_2_98\ => \_zz__zz_decode_ENV_CTRL_2_98\,
      \_zz_decode_ALU_BITWISE_CTRL_2\(0) => \_zz_decode_ALU_BITWISE_CTRL_2\(0),
      \_zz_iBusWishbone_ADR\ => \_zz_iBusWishbone_ADR\,
      \_zz_iBusWishbone_ADR_reg[0]\ => \_zz_iBusWishbone_ADR_reg_n_0_[0]\,
      \_zz_iBusWishbone_ADR_reg[1]\ => \_zz_iBusWishbone_ADR_reg_n_0_[1]\,
      \_zz_iBusWishbone_ADR_reg[2]\ => \_zz_iBusWishbone_ADR_reg[2]_0\,
      \_zz_iBusWishbone_ADR_reg[2]_0\ => \_zz_iBusWishbone_ADR_reg[2]_1\,
      \_zz_iBusWishbone_ADR_reg[2]_1\ => \_zz_iBusWishbone_ADR_reg_n_0_[2]\,
      \_zz_iBus_rsp_valid\ => \_zz_iBus_rsp_valid\,
      banks_0_reg_0(3 downto 0) => \CsrPlugin_mepc__0\(5 downto 2),
      banks_0_reg_1(3 downto 0) => p_1_in(5 downto 2),
      banks_0_reg_2(1) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[4]\,
      banks_0_reg_2(0) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[3]\,
      banks_0_reg_i_26_0(4 downto 0) => p_1_in0_in(4 downto 0),
      banks_0_reg_i_28_0(4 downto 0) => HazardSimplePlugin_writeBackBuffer_payload_address(4 downto 0),
      clear_req_reg(0) => clear_req_reg(0),
      clock => clock,
      count_reg(19 downto 0) => count_reg(19 downto 0),
      count_reg_10_sp_1 => count_reg_10_sn_1,
      csrbank0_reset0_re => csrbank0_reset0_re,
      csrbank11_ev_pending_re => csrbank11_ev_pending_re,
      csrbank13_ev_pending_re => csrbank13_ev_pending_re,
      csrbank14_ev_pending_re => csrbank14_ev_pending_re,
      csrbank15_ev_pending_re => csrbank15_ev_pending_re,
      csrbank16_ev_pending_re => csrbank16_ev_pending_re,
      csrbank17_ev_pending_re => csrbank17_ev_pending_re,
      csrbank18_ev_pending_re => csrbank18_ev_pending_re,
      csrbank9_mosi0_re => csrbank9_mosi0_re,
      dBus_cmd_payload_size(0) => dBus_cmd_payload_size(0),
      \dBus_cmd_rData_address_reg[0]\(1 downto 0) => decode_to_execute_SRC1_CTRL(1 downto 0),
      \dBus_cmd_rData_address_reg[11]\ => \dBus_cmd_rData_address_reg[11]_0\,
      \dBus_cmd_rData_address_reg[11]_0\ => \dBus_cmd_rData_address_reg[11]_1\,
      \dBus_cmd_rData_address_reg[12]\ => \dBus_cmd_rData_address_reg[12]_0\,
      \dBus_cmd_rData_address_reg[12]_0\ => \dBus_cmd_rData_address_reg[12]_1\,
      \dBus_cmd_rData_address_reg[12]_1\ => \dBus_cmd_rData_address_reg[12]_2\,
      \dBus_cmd_rData_address_reg[12]_2\ => \dBus_cmd_rData_address_reg[12]_3\,
      \dBus_cmd_rData_address_reg[12]_3\ => \dBus_cmd_rData_address_reg[12]_4\,
      \dBus_cmd_rData_address_reg[12]_4\(0) => \dBus_cmd_rData_address_reg[12]_5\(0),
      \dBus_cmd_rData_address_reg[12]_5\(0) => \dBus_cmd_rData_address_reg[12]_6\(0),
      \dBus_cmd_rData_address_reg[2]\ => \dBus_cmd_rData_address_reg[2]_1\,
      \dBus_cmd_rData_address_reg[2]_0\ => \dBus_cmd_rData_address_reg[2]_2\,
      \dBus_cmd_rData_address_reg[2]_1\ => \dBus_cmd_rData_address_reg[2]_3\,
      \dBus_cmd_rData_address_reg[2]_2\ => \dBus_cmd_rData_address_reg[2]_4\,
      \dBus_cmd_rData_address_reg[2]_3\(3 downto 0) => \dBus_cmd_rData_address_reg[2]_5\(3 downto 0),
      \dBus_cmd_rData_address_reg[2]_4\(0) => \dBus_cmd_rData_address_reg[2]_6\(0),
      \dBus_cmd_rData_address_reg[2]_5\(0) => \dBus_cmd_rData_address_reg[2]_7\(0),
      \dBus_cmd_rData_address_reg[3]\ => \dBus_cmd_rData_address_reg[3]_1\,
      \dBus_cmd_rData_address_reg[3]_0\ => \dBus_cmd_rData_address_reg[3]_2\,
      dBus_cmd_rValid_inv_i_2 => dBus_cmd_rValid_inv_i_2_0,
      dBus_cmd_ready => dBus_cmd_ready,
      \dbg_uart_address_reg[11]\ => \dbg_uart_address_reg[11]\,
      \dbg_uart_address_reg[11]_0\ => \dbg_uart_address_reg[11]_0\,
      \dbg_uart_address_reg[11]_1\ => \dbg_uart_address_reg[11]_1\,
      \dbg_uart_address_reg[12]\ => \dbg_uart_address_reg[12]\(0),
      \dbg_uart_address_reg[13]\ => \dbg_uart_address_reg[13]\,
      \dbg_uart_address_reg[13]_0\ => \dbg_uart_address_reg[13]_0\,
      \dbg_uart_address_reg[13]_1\ => \dbg_uart_address_reg[13]_1\(0),
      \dbg_uart_address_reg[13]_2\ => \dbg_uart_address_reg[13]_2\,
      \dbg_uart_address_reg[13]_3\ => \dbg_uart_address_reg[13]_3\,
      \dbg_uart_address_reg[13]_4\ => \dbg_uart_address_reg[13]_4\,
      \dbg_uart_address_reg[13]_5\ => \dbg_uart_address_reg[13]_5\,
      \dbg_uart_address_reg[13]_6\ => \dbg_uart_address_reg[13]_6\,
      \dbg_uart_address_reg[18]\ => \dbg_uart_address_reg[18]\,
      \dbg_uart_address_reg[19]\ => \dbg_uart_address_reg[19]\,
      \dbg_uart_address_reg[19]_0\ => \dbg_uart_address_reg[19]_0\,
      \dbg_uart_address_reg[29]\(6 downto 0) => \dbg_uart_address_reg[29]\(6 downto 0),
      \dbg_uart_address_reg[3]\ => \dbg_uart_address_reg[3]\,
      \dbg_uart_address_reg[3]_0\ => \dbg_uart_address_reg[3]_0\,
      \dbg_uart_address_reg[4]\ => \dbg_uart_address_reg[4]\,
      \dbg_uart_address_reg[4]_0\(3 downto 0) => \dbg_uart_address_reg[4]_0\(3 downto 0),
      \dbg_uart_address_reg[5]\ => \dbg_uart_address_reg[5]\,
      \dbg_uart_address_reg[6]\ => \dbg_uart_address_reg[7]\(0),
      \dbg_uart_address_reg[7]\ => \dbg_uart_address_reg[7]\(1),
      debug_mode_storage_reg => debug_mode_storage_reg,
      debug_oeb => debug_oeb,
      debug_oeb_storage_reg => debug_oeb_storage_reg,
      decodeStage_hit_valid_reg_0 => IBusCachedPlugin_cache_n_456,
      decodeStage_hit_valid_reg_1 => IBusCachedPlugin_cache_n_457,
      decodeStage_hit_valid_reg_2 => IBusCachedPlugin_cache_n_458,
      decodeStage_hit_valid_reg_3 => IBusCachedPlugin_cache_n_459,
      decode_CSR_WRITE_OPCODE => decode_CSR_WRITE_OPCODE,
      decode_DO_EBREAK => decode_DO_EBREAK,
      decode_IS_CSR => decode_IS_CSR,
      decode_RegFilePlugin_regFileReadAddress1(4 downto 0) => decode_RegFilePlugin_regFileReadAddress1(4 downto 0),
      decode_RegFilePlugin_regFileReadAddress2(4 downto 0) => decode_RegFilePlugin_regFileReadAddress2(4 downto 0),
      decode_SRC2_FORCE_ZERO => decode_SRC2_FORCE_ZERO,
      decode_SRC_LESS_UNSIGNED => decode_SRC_LESS_UNSIGNED,
      decode_SRC_USE_SUB_LESS => decode_SRC_USE_SUB_LESS,
      decode_to_execute_DO_EBREAK => decode_to_execute_DO_EBREAK,
      decode_to_execute_DO_EBREAK_reg => IBusCachedPlugin_cache_n_512,
      decode_to_execute_DO_EBREAK_reg_0 => DebugPlugin_disableEbreak_reg_n_0,
      \decode_to_execute_ENV_CTRL_reg[1]\ => IBusCachedPlugin_cache_n_504,
      \decode_to_execute_INSTRUCTION_reg[11]\ => IBusCachedPlugin_cache_n_535,
      \decode_to_execute_INSTRUCTION_reg[12]\ => IBusCachedPlugin_cache_n_513,
      \decode_to_execute_INSTRUCTION_reg[17]\ => IBusCachedPlugin_cache_n_553,
      \decode_to_execute_INSTRUCTION_reg[18]\ => IBusCachedPlugin_cache_n_554,
      \decode_to_execute_INSTRUCTION_reg[21]\ => IBusCachedPlugin_cache_n_63,
      \decode_to_execute_INSTRUCTION_reg[23]\ => IBusCachedPlugin_cache_n_536,
      decode_to_execute_IS_CSR => decode_to_execute_IS_CSR,
      decode_to_execute_MEMORY_ENABLE => decode_to_execute_MEMORY_ENABLE,
      decode_to_execute_MEMORY_STORE => decode_to_execute_MEMORY_STORE,
      decode_to_execute_REGFILE_WRITE_VALID_reg => IBusCachedPlugin_cache_n_453,
      decode_to_execute_REGFILE_WRITE_VALID_reg_0 => decode_to_execute_REGFILE_WRITE_VALID_reg_n_0,
      \decode_to_execute_SHIFT_CTRL_reg[0]\ => IBusCachedPlugin_cache_n_511,
      decode_to_execute_SRC2_FORCE_ZERO => decode_to_execute_SRC2_FORCE_ZERO,
      decode_to_execute_SRC_USE_SUB_LESS => decode_to_execute_SRC_USE_SUB_LESS,
      decode_to_execute_SRC_USE_SUB_LESS_reg(2 downto 0) => \_zz_execute_SrcPlugin_addSub\(3 downto 1),
      decode_to_execute_SRC_USE_SUB_LESS_reg_0(0) => IBusCachedPlugin_cache_n_556,
      dff2_bus_ack => dff2_bus_ack,
      dff2_bus_ack0 => dff2_bus_ack0,
      dff2_en => dff2_en,
      dff2_we_reg(3 downto 0) => dff2_we_reg(3 downto 0),
      dff_bus_ack => dff_bus_ack,
      dff_bus_ack0 => dff_bus_ack0,
      dff_en => dff_en,
      dff_we_reg(3 downto 0) => dff_we_reg(3 downto 0),
      \execute_LightShifterPlugin_amplitudeReg_reg[0]\(1 downto 0) => decode_to_execute_SRC2_CTRL(1 downto 0),
      \execute_LightShifterPlugin_amplitudeReg_reg[4]\ => IBusCachedPlugin_cache_n_510,
      \execute_LightShifterPlugin_amplitudeReg_reg[4]_0\(2 downto 0) => decode_to_execute_PC(4 downto 2),
      \execute_LightShifterPlugin_isActive__0\ => \execute_LightShifterPlugin_isActive__0\,
      execute_arbitration_flushIt => execute_arbitration_flushIt,
      execute_arbitration_isValid_reg => IBusCachedPlugin_cache_n_452,
      execute_arbitration_isValid_reg_0 => IBusCachedPlugin_cache_n_533,
      execute_arbitration_isValid_reg_1 => execute_arbitration_isValid_i_2_n_0,
      execute_arbitration_isValid_reg_2 => execute_arbitration_isValid_reg_n_0,
      execute_to_memory_ALIGNEMENT_FAULT => execute_to_memory_ALIGNEMENT_FAULT,
      \execute_to_memory_BRANCH_CALC_reg[28]\ => IBusCachedPlugin_cache_n_447,
      execute_to_memory_BRANCH_DO => execute_to_memory_BRANCH_DO,
      execute_to_memory_BRANCH_DO_reg => IBusCachedPlugin_cache_n_8,
      execute_to_memory_MEMORY_ENABLE => execute_to_memory_MEMORY_ENABLE,
      execute_to_memory_MEMORY_STORE => execute_to_memory_MEMORY_STORE,
      \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(31) => IBusCachedPlugin_cache_n_460,
      \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(30) => IBusCachedPlugin_cache_n_461,
      \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(29) => IBusCachedPlugin_cache_n_462,
      \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(28) => IBusCachedPlugin_cache_n_463,
      \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(27) => IBusCachedPlugin_cache_n_464,
      \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(26) => IBusCachedPlugin_cache_n_465,
      \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(25) => IBusCachedPlugin_cache_n_466,
      \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(24) => IBusCachedPlugin_cache_n_467,
      \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(23) => IBusCachedPlugin_cache_n_468,
      \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(22) => IBusCachedPlugin_cache_n_469,
      \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(21) => IBusCachedPlugin_cache_n_470,
      \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(20) => IBusCachedPlugin_cache_n_471,
      \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(19) => IBusCachedPlugin_cache_n_472,
      \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(18) => IBusCachedPlugin_cache_n_473,
      \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(17) => IBusCachedPlugin_cache_n_474,
      \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(16) => IBusCachedPlugin_cache_n_475,
      \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(15) => IBusCachedPlugin_cache_n_476,
      \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(14) => IBusCachedPlugin_cache_n_477,
      \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(13) => IBusCachedPlugin_cache_n_478,
      \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(12) => IBusCachedPlugin_cache_n_479,
      \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(11) => IBusCachedPlugin_cache_n_480,
      \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(10) => IBusCachedPlugin_cache_n_481,
      \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(9) => IBusCachedPlugin_cache_n_482,
      \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(8) => IBusCachedPlugin_cache_n_483,
      \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(7) => IBusCachedPlugin_cache_n_484,
      \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(6) => IBusCachedPlugin_cache_n_485,
      \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(5) => IBusCachedPlugin_cache_n_486,
      \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(4) => IBusCachedPlugin_cache_n_487,
      \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(3) => IBusCachedPlugin_cache_n_488,
      \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(2) => IBusCachedPlugin_cache_n_489,
      \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(1) => IBusCachedPlugin_cache_n_490,
      \execute_to_memory_REGFILE_WRITE_DATA_reg[31]\(0) => IBusCachedPlugin_cache_n_491,
      execute_to_memory_REGFILE_WRITE_VALID => execute_to_memory_REGFILE_WRITE_VALID,
      fetchStage_hit_hits_00_carry_0(3) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[12]\,
      fetchStage_hit_hits_00_carry_0(2) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[11]\,
      fetchStage_hit_hits_00_carry_0(1) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[10]\,
      fetchStage_hit_hits_00_carry_0(0) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[9]\,
      fetchStage_hit_hits_00_carry_1(3) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[16]\,
      fetchStage_hit_hits_00_carry_1(2) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[15]\,
      fetchStage_hit_hits_00_carry_1(1) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[14]\,
      fetchStage_hit_hits_00_carry_1(0) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[13]\,
      \fetchStage_hit_hits_00_carry__0_0\(3) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[20]\,
      \fetchStage_hit_hits_00_carry__0_0\(2) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[19]\,
      \fetchStage_hit_hits_00_carry__0_0\(1) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[18]\,
      \fetchStage_hit_hits_00_carry__0_0\(0) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[17]\,
      \fetchStage_hit_hits_00_carry__0_1\(3) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[24]\,
      \fetchStage_hit_hits_00_carry__0_1\(2) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[23]\,
      \fetchStage_hit_hits_00_carry__0_1\(1) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[22]\,
      \fetchStage_hit_hits_00_carry__0_1\(0) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[21]\,
      \fetchStage_hit_hits_00_carry__0_2\(2) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[27]\,
      \fetchStage_hit_hits_00_carry__0_2\(1) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[26]\,
      \fetchStage_hit_hits_00_carry__0_2\(0) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[25]\,
      \fetchStage_hit_hits_00_carry__1_0\(2) => IBusCachedPlugin_mmuBus_rsp_isIoAccess,
      \fetchStage_hit_hits_00_carry__1_0\(1) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[30]\,
      \fetchStage_hit_hits_00_carry__1_0\(0) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[29]\,
      frame_err => frame_err,
      frame_err_reg => frame_err_reg,
      gpio_ien_storage => gpio_ien_storage,
      gpio_oe_storage => gpio_oe_storage,
      gpioin0_enable_storage => gpioin0_enable_storage,
      gpioin0_enable_storage_reg => gpioin0_enable_storage_reg,
      gpioin0_gpioin0_in_pads_n_d => gpioin0_gpioin0_in_pads_n_d,
      gpioin0_gpioin0_pending => gpioin0_gpioin0_pending,
      gpioin1_enable_storage => gpioin1_enable_storage,
      gpioin1_enable_storage_reg => gpioin1_enable_storage_reg,
      gpioin1_gpioin1_edge_storage => gpioin1_gpioin1_edge_storage,
      gpioin1_gpioin1_mode_storage => gpioin1_gpioin1_mode_storage,
      gpioin1_gpioin1_pending => gpioin1_gpioin1_pending,
      gpioin2_enable_storage => gpioin2_enable_storage,
      gpioin2_enable_storage_reg => gpioin2_enable_storage_reg,
      gpioin2_gpioin2_edge_storage => gpioin2_gpioin2_edge_storage,
      gpioin2_gpioin2_mode_storage => gpioin2_gpioin2_mode_storage,
      gpioin2_gpioin2_pending => gpioin2_gpioin2_pending,
      gpioin3_enable_storage => gpioin3_enable_storage,
      gpioin3_gpioin3_in_pads_n_d => gpioin3_gpioin3_in_pads_n_d,
      gpioin3_gpioin3_pending => gpioin3_gpioin3_pending,
      gpioin3_gpioin3_pending_reg => gpioin3_gpioin3_pending_reg,
      gpioin4_enable_storage => gpioin4_enable_storage,
      gpioin4_enable_storage_reg => gpioin4_enable_storage_reg,
      gpioin4_gpioin4_in_pads_n_d => gpioin4_gpioin4_in_pads_n_d,
      gpioin4_gpioin4_pending => gpioin4_gpioin4_pending,
      gpioin5_enable_storage => gpioin5_enable_storage,
      gpioin5_gpioin5_in_pads_n_d => gpioin5_gpioin5_in_pads_n_d,
      gpioin5_gpioin5_pending => gpioin5_gpioin5_pending,
      gpioin5_gpioin5_pending_reg => gpioin5_gpioin5_pending_reg,
      grant_reg(1 downto 0) => grant_reg(1 downto 0),
      hk_ack_i => hk_ack_i,
      int_rst_reg => int_rst_reg,
      int_rst_reg_0(0) => int_rst_reg_0(0),
      int_rst_reg_1 => int_rst_reg_1,
      \interface0_bank_bus_dat_r[31]_i_1_0\(0) => \interface0_bank_bus_dat_r[31]_i_1\(0),
      \interface0_bank_bus_dat_r_reg[31]\(31 downto 0) => \interface0_bank_bus_dat_r_reg[31]\(31 downto 0),
      \interface10_bank_bus_dat_r_reg[0]\ => \interface10_bank_bus_dat_r_reg[0]\,
      \interface10_bank_bus_dat_r_reg[0]_0\ => \interface10_bank_bus_dat_r_reg[0]_0\,
      \interface10_bank_bus_dat_r_reg[31]\(31 downto 0) => \interface10_bank_bus_dat_r_reg[31]\(31 downto 0),
      \interface10_bank_bus_dat_r_reg[31]_0\(31 downto 0) => \interface10_bank_bus_dat_r_reg[31]_0\(31 downto 0),
      \interface10_bank_bus_dat_r_reg[31]_1\(31 downto 0) => \interface10_bank_bus_dat_r_reg[31]_1\(31 downto 0),
      \interface11_bank_bus_dat_r_reg[0]\ => \interface11_bank_bus_dat_r_reg[0]\,
      \interface11_bank_bus_dat_r_reg[0]_0\ => \interface11_bank_bus_dat_r_reg[0]_0\,
      \interface11_bank_bus_dat_r_reg[0]_1\ => \interface11_bank_bus_dat_r_reg[0]_1\,
      \interface13_bank_bus_dat_r[0]_i_2_0\ => \interface13_bank_bus_dat_r[0]_i_2\,
      \interface13_bank_bus_dat_r[0]_i_2_1\ => \interface13_bank_bus_dat_r[0]_i_2_0\,
      \interface16_bank_bus_dat_r[0]_i_2_0\ => \interface16_bank_bus_dat_r[0]_i_2\,
      \interface16_bank_bus_dat_r[0]_i_2_1\ => \interface16_bank_bus_dat_r[0]_i_2_0\,
      \interface17_bank_bus_dat_r[0]_i_2_0\ => \interface17_bank_bus_dat_r[0]_i_2\,
      \interface17_bank_bus_dat_r[0]_i_2_1\ => \interface17_bank_bus_dat_r[0]_i_2_0\,
      \interface18_bank_bus_dat_r[0]_i_2_0\ => \interface18_bank_bus_dat_r[0]_i_2\,
      \interface18_bank_bus_dat_r[0]_i_2_1\ => \interface18_bank_bus_dat_r[0]_i_2_0\,
      \interface19_bank_bus_dat_r_reg[0]\ => \interface19_bank_bus_dat_r_reg[0]\,
      \interface19_bank_bus_dat_r_reg[1]\ => \interface19_bank_bus_dat_r_reg[1]\,
      \interface19_bank_bus_dat_r_reg[2]\ => \interface19_bank_bus_dat_r_reg[2]\,
      \interface1_bank_bus_dat_r_reg[0]\ => \interface1_bank_bus_dat_r_reg[0]\,
      \interface3_bank_bus_dat_r[31]_i_1_0\(0) => \interface3_bank_bus_dat_r[31]_i_1\(0),
      \interface3_bank_bus_dat_r[31]_i_1_1\(0) => \interface3_bank_bus_dat_r[31]_i_1_0\(0),
      \interface3_bank_bus_dat_r_reg[0]\ => \interface3_bank_bus_dat_r_reg[0]_0\,
      \interface3_bank_bus_dat_r_reg[23]\(17 downto 2) => \interface3_bank_bus_dat_r_reg[23]\(23 downto 8),
      \interface3_bank_bus_dat_r_reg[23]\(1 downto 0) => \interface3_bank_bus_dat_r_reg[23]\(1 downto 0),
      \interface3_bank_bus_dat_r_reg[2]\ => \interface3_bank_bus_dat_r[2]_i_2_n_0\,
      \interface3_bank_bus_dat_r_reg[31]\ => \^dbus_cmd_rdata_address_reg[3]_0\,
      \interface3_bank_bus_dat_r_reg[31]_0\(31 downto 0) => Q(31 downto 0),
      \interface3_bank_bus_dat_r_reg[3]\ => \interface3_bank_bus_dat_r[3]_i_2_n_0\,
      \interface3_bank_bus_dat_r_reg[4]\ => \interface3_bank_bus_dat_r[4]_i_2_n_0\,
      \interface3_bank_bus_dat_r_reg[5]\ => \interface3_bank_bus_dat_r[5]_i_2_n_0\,
      \interface3_bank_bus_dat_r_reg[6]\ => \interface3_bank_bus_dat_r[6]_i_2_n_0\,
      \interface3_bank_bus_dat_r_reg[7]\(7 downto 0) => \interface3_bank_bus_dat_r_reg[7]\(7 downto 0),
      \interface3_bank_bus_dat_r_reg[7]_0\ => \interface3_bank_bus_dat_r[7]_i_2_n_0\,
      \interface5_bank_bus_dat_r[0]_i_2_0\ => \interface5_bank_bus_dat_r[0]_i_2\,
      \interface5_bank_bus_dat_r[0]_i_2_1\ => \interface5_bank_bus_dat_r[0]_i_2_0\,
      \interface5_bank_bus_dat_r_reg[0]\ => \interface5_bank_bus_dat_r_reg[0]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(31 downto 0) => \interface6_bank_bus_dat_r[31]_i_3\(31 downto 0),
      \interface6_bank_bus_dat_r[31]_i_3_1\(127 downto 0) => \interface6_bank_bus_dat_r[31]_i_3_0\(127 downto 0),
      \interface6_bank_bus_dat_r[31]_i_3_2\(127 downto 0) => \interface6_bank_bus_dat_r[31]_i_3_1\(127 downto 0),
      \interface6_bank_bus_dat_r[31]_i_3_3\(127 downto 0) => \interface6_bank_bus_dat_r[31]_i_3_2\(127 downto 0),
      \interface7_bank_bus_dat_r_reg[0]\ => \interface7_bank_bus_dat_r_reg[0]\,
      \interface8_bank_bus_dat_r_reg[0]\ => \interface8_bank_bus_dat_r_reg[0]\,
      \interface9_bank_bus_dat_r[16]_i_1_0\(0) => \interface9_bank_bus_dat_r[16]_i_1\(0),
      \interface9_bank_bus_dat_r[7]_i_2_0\(7 downto 0) => \interface9_bank_bus_dat_r[7]_i_2\(7 downto 0),
      \interface9_bank_bus_dat_r[7]_i_2_1\(7 downto 0) => \interface9_bank_bus_dat_r[7]_i_2_0\(7 downto 0),
      \interface9_bank_bus_dat_r_reg[0]\ => \interface9_bank_bus_dat_r_reg[0]\,
      \interface9_bank_bus_dat_r_reg[15]\(15 downto 0) => \interface9_bank_bus_dat_r_reg[15]\(15 downto 0),
      \interface9_bank_bus_dat_r_reg[15]_0\(15 downto 0) => \interface9_bank_bus_dat_r_reg[15]_0\(15 downto 0),
      \interface9_bank_bus_dat_r_reg[16]\(16 downto 0) => \interface9_bank_bus_dat_r_reg[16]\(16 downto 0),
      \io_cpu_fetch_data_regNextWhen_reg[14]_0\(1) => \_zz__zz_decode_ENV_CTRL_2_15\,
      \io_cpu_fetch_data_regNextWhen_reg[14]_0\(0) => \_zz_decode_SHIFT_CTRL_2\(0),
      \io_cpu_fetch_data_regNextWhen_reg[21]_0\ => IBusCachedPlugin_cache_n_541,
      \io_cpu_fetch_data_regNextWhen_reg[21]_1\ => IBusCachedPlugin_cache_n_547,
      \io_cpu_fetch_data_regNextWhen_reg[21]_2\ => IBusCachedPlugin_cache_n_550,
      \io_cpu_fetch_data_regNextWhen_reg[22]_0\ => IBusCachedPlugin_cache_n_548,
      \io_cpu_fetch_data_regNextWhen_reg[26]_0\ => IBusCachedPlugin_cache_n_549,
      \io_cpu_fetch_data_regNextWhen_reg[29]_0\ => IBusCachedPlugin_cache_n_542,
      \io_cpu_fetch_data_regNextWhen_reg[29]_1\ => IBusCachedPlugin_cache_n_543,
      \io_cpu_fetch_data_regNextWhen_reg[2]_0\(1 downto 0) => \_zz_decode_SRC2_CTRL_2\(1 downto 0),
      \io_cpu_fetch_data_regNextWhen_reg[30]_0\ => IBusCachedPlugin_cache_n_545,
      \io_cpu_fetch_data_regNextWhen_reg[30]_1\ => IBusCachedPlugin_cache_n_546,
      \io_cpu_fetch_data_regNextWhen_reg[31]_0\(31 downto 0) => \io_cpu_fetch_data_regNextWhen_reg[31]\(31 downto 0),
      \io_cpu_fetch_data_regNextWhen_reg[4]_0\(1) => \_zz_decode_ALU_CTRL_2\(1),
      \io_cpu_fetch_data_regNextWhen_reg[4]_0\(0) => \_zz__zz_decode_ENV_CTRL_2_85\,
      \io_cpu_fetch_data_regNextWhen_reg[6]_0\(1) => \_zz_decode_BRANCH_CTRL_2\(1),
      \io_cpu_fetch_data_regNextWhen_reg[6]_0\(0) => IBusCachedPlugin_cache_n_30,
      \io_cpu_fetch_data_regNextWhen_reg[6]_1\(1) => \_zz_decode_ENV_CTRL_7\(1),
      \io_cpu_fetch_data_regNextWhen_reg[6]_1\(0) => \_zz__zz_decode_ENV_CTRL_2_3\,
      \io_cpu_fetch_data_regNextWhen_reg[6]_2\(1 downto 0) => \_zz_decode_SRC1_CTRL_2\(1 downto 0),
      \la_ien_storage[127]_i_4_0\ => \la_ien_storage[127]_i_4\,
      \la_ien_storage[127]_i_4_1\(3 downto 0) => \la_ien_storage[127]_i_4_0\(3 downto 0),
      \lineLoader_address_reg[23]_0\ => \lineLoader_address_reg[23]\,
      \lineLoader_address_reg[28]_0\ => \lineLoader_address_reg[28]\,
      \lineLoader_flushCounter_reg[1]_0\ => \_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg_n_0\,
      lineLoader_valid_reg_0 => lineLoader_valid_reg,
      lineLoader_valid_reg_1 => lineLoader_valid_reg_0,
      litespi_grant_reg => \^litespi_grant_reg\,
      \litespi_state_reg[0]\ => \litespi_state_reg[0]\,
      \litespi_state_reg[0]_0\(3 downto 0) => \litespi_state_reg[0]_0\(3 downto 0),
      \litespi_state_reg[0]_1\ => \litespi_state_reg[0]_1\,
      \litespi_state_reg[0]_2\ => \litespi_state_reg[0]_2\,
      \litespi_state_reg[0]_3\ => \litespi_state_reg[0]_3\,
      \litespi_state_reg[0]_4\ => \litespi_state_reg[0]_4\,
      \litespi_state_reg[2]\ => \litespi_state_reg[2]\,
      \litespi_state_reg[2]_i_2_0\(26 downto 0) => \litespi_state_reg[2]_i_2\(29 downto 3),
      \litespi_state_reg[3]\(0) => \litespi_state_reg[3]\(0),
      \litespi_state_reg[3]_0\(0) => \litespi_state_reg[3]_0\(0),
      \litespi_state_reg[3]_1\(26 downto 0) => \litespi_state_reg[3]_1\(29 downto 3),
      litespiphy_state(1 downto 0) => litespiphy_state(1 downto 0),
      memdat_3(7 downto 0) => memdat_3(7 downto 0),
      \memdat_3_reg[7]\(7 downto 0) => \memdat_3_reg[7]\(7 downto 0),
      memory_to_writeBack_MEMORY_READ_DATA(31 downto 0) => memory_to_writeBack_MEMORY_READ_DATA(31 downto 0),
      memory_to_writeBack_REGFILE_WRITE_VALID => memory_to_writeBack_REGFILE_WRITE_VALID,
      mgmtsoc_bus_errors_reg(31 downto 0) => mgmtsoc_bus_errors_reg(31 downto 0),
      mgmtsoc_enable_storage => mgmtsoc_enable_storage,
      mgmtsoc_litespimmap_burst_adr_litespi_next_value10(26 downto 0) => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(28 downto 2),
      \mgmtsoc_litespimmap_burst_adr_reg[29]\ => \mgmtsoc_litespimmap_burst_adr_reg[29]\,
      mgmtsoc_litespimmap_burst_cs_reg => mgmtsoc_litespimmap_burst_cs_reg,
      mgmtsoc_litespisdrphycore_posedge_reg2 => mgmtsoc_litespisdrphycore_posedge_reg2,
      \mgmtsoc_litespisdrphycore_sr_out[12]_i_3_0\ => \mgmtsoc_litespisdrphycore_sr_out[12]_i_3\,
      \mgmtsoc_litespisdrphycore_sr_out[19]_i_2_0\ => \mgmtsoc_litespisdrphycore_sr_out[31]_i_39_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out[23]_i_2_0\ => \mgmtsoc_litespisdrphycore_sr_out[23]_i_2\,
      \mgmtsoc_litespisdrphycore_sr_out[23]_i_2_1\ => \mgmtsoc_litespisdrphycore_sr_out[23]_i_2_0\,
      \mgmtsoc_litespisdrphycore_sr_out[23]_i_2_2\ => \mgmtsoc_litespisdrphycore_sr_out[23]_i_2_1\,
      \mgmtsoc_litespisdrphycore_sr_out[24]_i_2_0\ => \mgmtsoc_litespisdrphycore_sr_out_reg[3]\,
      \mgmtsoc_litespisdrphycore_sr_out[25]_i_4_0\ => \mgmtsoc_litespisdrphycore_sr_out[25]_i_4\,
      \mgmtsoc_litespisdrphycore_sr_out[25]_i_4_1\ => \mgmtsoc_litespisdrphycore_sr_out[25]_i_4_0\,
      \mgmtsoc_litespisdrphycore_sr_out[25]_i_4_2\ => \mgmtsoc_litespisdrphycore_sr_out[5]_i_3_0\,
      \mgmtsoc_litespisdrphycore_sr_out[29]_i_2_0\ => \mgmtsoc_litespisdrphycore_sr_out_reg[2]\,
      \mgmtsoc_litespisdrphycore_sr_out[31]_i_10_0\(26 downto 0) => \mgmtsoc_litespisdrphycore_sr_out[31]_i_10\(29 downto 3),
      \mgmtsoc_litespisdrphycore_sr_out[31]_i_14_0\ => \mgmtsoc_litespisdrphycore_sr_out[7]_i_4_0\,
      \mgmtsoc_litespisdrphycore_sr_out[9]_i_3_0\ => \mgmtsoc_litespisdrphycore_sr_out[5]_i_4_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[10]\ => \mgmtsoc_litespisdrphycore_sr_out_reg[10]\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[11]\ => \mgmtsoc_litespisdrphycore_sr_out_reg[11]\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[11]_0\ => \mgmtsoc_litespisdrphycore_sr_out[11]_i_4_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[12]\ => \mgmtsoc_litespisdrphycore_sr_out_reg[12]\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[13]\ => \mgmtsoc_litespisdrphycore_sr_out_reg[13]\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[14]\ => \mgmtsoc_litespisdrphycore_sr_out_reg[14]\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[15]\ => \mgmtsoc_litespisdrphycore_sr_out_reg[15]\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[16]\ => \mgmtsoc_litespisdrphycore_sr_out_reg[16]\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[17]\ => \mgmtsoc_litespisdrphycore_sr_out_reg[17]\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[18]\ => \mgmtsoc_litespisdrphycore_sr_out_reg[18]\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[19]\ => \mgmtsoc_litespisdrphycore_sr_out_reg[19]\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[20]\ => \mgmtsoc_litespisdrphycore_sr_out_reg[20]\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[21]\ => \mgmtsoc_litespisdrphycore_sr_out_reg[21]\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[22]\ => \mgmtsoc_litespisdrphycore_sr_out_reg[22]\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[23]\ => \mgmtsoc_litespisdrphycore_sr_out_reg[23]\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[24]\ => \mgmtsoc_litespisdrphycore_sr_out_reg[24]\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[25]\ => \mgmtsoc_litespisdrphycore_sr_out_reg[25]\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[26]\ => \mgmtsoc_litespisdrphycore_sr_out_reg[26]\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[27]\ => \mgmtsoc_litespisdrphycore_sr_out_reg[27]\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[28]\ => \mgmtsoc_litespisdrphycore_sr_out_reg[28]\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[29]\ => \mgmtsoc_litespisdrphycore_sr_out_reg[29]\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[30]\ => \mgmtsoc_litespisdrphycore_sr_out_reg[30]\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[31]\ => \mgmtsoc_litespisdrphycore_sr_out_reg[31]\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[31]_0\ => \mgmtsoc_litespisdrphycore_sr_out_reg[31]_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[31]_1\ => \mgmtsoc_litespisdrphycore_sr_out_reg[31]_1\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[5]\ => \mgmtsoc_litespisdrphycore_sr_out_reg[5]\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[5]_0\ => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[5]_1\ => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_1\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[5]_2\ => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_2\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\ => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\ => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\ => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[5]_6\ => \mgmtsoc_litespisdrphycore_sr_out[6]_i_5_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[5]_7\ => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_6\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[5]_8\ => \mgmtsoc_litespisdrphycore_sr_out[5]_i_3_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[6]\ => \mgmtsoc_litespisdrphycore_sr_out_reg[6]\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[7]\ => \mgmtsoc_litespisdrphycore_sr_out_reg[7]\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[7]_0\ => \mgmtsoc_litespisdrphycore_sr_out[7]_i_4_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[8]\ => \mgmtsoc_litespisdrphycore_sr_out_reg[8]\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[9]\ => \mgmtsoc_litespisdrphycore_sr_out_reg[9]\,
      \mgmtsoc_load_storage[31]_i_2_0\(0) => \mgmtsoc_load_storage[31]_i_2\(0),
      \mgmtsoc_load_storage[31]_i_2_1\(0) => \mgmtsoc_load_storage[31]_i_2_0\(0),
      \mgmtsoc_master_rx_fifo_source_payload_data_reg[0]\ => \mgmtsoc_master_rx_fifo_source_payload_data_reg[0]\,
      \mgmtsoc_master_rx_fifo_source_payload_data_reg[31]\(31 downto 0) => D(31 downto 0),
      mgmtsoc_master_rx_fifo_source_valid_reg => mgmtsoc_master_rx_fifo_source_valid_reg,
      mgmtsoc_master_rx_fifo_source_valid_reg_0(0) => mgmtsoc_master_rx_fifo_source_valid_reg_0(0),
      mgmtsoc_master_status_status(0) => mgmtsoc_master_status_status(0),
      \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(26 downto 0) => \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(29 downto 3),
      mgmtsoc_reset_re => mgmtsoc_reset_re,
      \mgmtsoc_reset_storage_reg[0]\ => \mgmtsoc_reset_storage_reg[0]\,
      \mgmtsoc_reset_storage_reg[0]_0\ => IBusCachedPlugin_cache_n_492,
      \mgmtsoc_reset_storage_reg[1]\ => \mgmtsoc_reset_storage_reg[1]\,
      \mgmtsoc_scratch_storage_reg[31]\(31 downto 0) => \mgmtsoc_scratch_storage_reg[31]\(31 downto 0),
      mgmtsoc_update_value_storage => mgmtsoc_update_value_storage,
      \mgmtsoc_value_status_reg[31]\(31 downto 0) => \mgmtsoc_value_status_reg[31]\(31 downto 0),
      mgmtsoc_vexriscv_debug_reset => mgmtsoc_vexriscv_debug_reset,
      \mgmtsoc_vexriscv_i_cmd_payload_address_reg[7]\ => \mgmtsoc_vexriscv_i_cmd_payload_address_reg[7]\,
      \mgmtsoc_vexriscv_i_cmd_payload_data_reg[17]\ => IBusCachedPlugin_cache_n_449,
      mgmtsoc_vexriscv_i_cmd_payload_wr_reg => RAM_reg_i_48_n_0,
      mgmtsoc_vexriscv_i_cmd_payload_wr_reg_0 => DebugPlugin_haltedByBreak_reg_0,
      mgmtsoc_vexriscv_i_cmd_payload_wr_reg_1 => \^mgmtsoc_vexriscv_transfer_in_progress_reg_0\,
      mgmtsoc_vexriscv_i_cmd_payload_wr_reg_2 => mgmtsoc_vexriscv_i_cmd_payload_wr_reg,
      mgmtsoc_vexriscv_transfer_complete_reg => mgmtsoc_vexriscv_transfer_complete_reg,
      mgmtsoc_vexriscv_transfer_complete_reg_0 => mgmtsoc_vexriscv_transfer_complete_reg_0(0),
      mgmtsoc_vexriscv_transfer_complete_reg_1 => mgmtsoc_vexriscv_transfer_complete_reg_1,
      mgmtsoc_vexriscv_transfer_complete_reg_2 => mgmtsoc_vexriscv_transfer_complete_reg_2,
      mgmtsoc_vexriscv_transfer_in_progress => mgmtsoc_vexriscv_transfer_in_progress,
      mgmtsoc_vexriscv_transfer_in_progress_reg => mgmtsoc_vexriscv_transfer_in_progress_reg,
      mgmtsoc_zero_pending => mgmtsoc_zero_pending,
      mprj_ack_i_core => mprj_ack_i_core,
      mprj_wb_iena_storage_reg => mprj_wb_iena_storage_reg,
      multiregimpl131_regs1 => multiregimpl131_regs1,
      multiregimpl134_regs1 => multiregimpl134_regs1,
      multiregimpl135_regs1 => multiregimpl135_regs1,
      multiregimpl136_regs1 => multiregimpl136_regs1,
      multiregimpl2_regs1 => multiregimpl2_regs1,
      multiregimpl2_regs1_reg => multiregimpl2_regs1_reg,
      o_rx_finish_reg => \^dbg_uart_address_reg[2]\,
      o_rx_finish_reg_0 => o_rx_finish_reg,
      o_wb_ack_reg => o_wb_ack_reg,
      o_wb_ack_reg_0 => IBusCachedPlugin_cache_n_385,
      \o_wb_dat_reg[7]\(1 downto 0) => \o_wb_dat_reg[7]\(1 downto 0),
      \out\(5 downto 0) => \out\(5 downto 0),
      p_0_in(0) => p_0_in(0),
      p_0_in33_in => p_0_in33_in,
      reset0 => reset0,
      \rx_buffer_reg[7]\(1 downto 0) => \rx_buffer_reg[7]\(1 downto 0),
      \slave_sel_r_reg[6]\(29 downto 0) => \slave_sel_r_reg[6]_19\(29 downto 0),
      \slave_sel_r_reg[6]_0\(31) => \dBus_cmd_rData_address_reg_n_0_[31]\,
      \slave_sel_r_reg[6]_0\(30) => \dBus_cmd_rData_address_reg_n_0_[30]\,
      \slave_sel_r_reg[6]_0\(29) => \dBus_cmd_rData_address_reg_n_0_[29]\,
      \slave_sel_r_reg[6]_0\(28) => \dBus_cmd_rData_address_reg_n_0_[28]\,
      \slave_sel_r_reg[6]_0\(27) => \dBus_cmd_rData_address_reg_n_0_[27]\,
      \slave_sel_r_reg[6]_0\(26) => \dBus_cmd_rData_address_reg_n_0_[26]\,
      \slave_sel_r_reg[6]_0\(25) => \dBus_cmd_rData_address_reg_n_0_[25]\,
      \slave_sel_r_reg[6]_0\(24) => \dBus_cmd_rData_address_reg_n_0_[24]\,
      \slave_sel_r_reg[6]_0\(23) => \dBus_cmd_rData_address_reg_n_0_[23]\,
      \slave_sel_r_reg[6]_0\(22) => \dBus_cmd_rData_address_reg_n_0_[22]\,
      \slave_sel_r_reg[6]_0\(21) => \dBus_cmd_rData_address_reg_n_0_[21]\,
      \slave_sel_r_reg[6]_0\(20) => \dBus_cmd_rData_address_reg_n_0_[20]\,
      \slave_sel_r_reg[6]_0\(19) => \dBus_cmd_rData_address_reg_n_0_[19]\,
      \slave_sel_r_reg[6]_0\(18) => \dBus_cmd_rData_address_reg_n_0_[18]\,
      \slave_sel_r_reg[6]_0\(17) => \dBus_cmd_rData_address_reg_n_0_[17]\,
      \slave_sel_r_reg[6]_0\(16) => \dBus_cmd_rData_address_reg_n_0_[16]\,
      \slave_sel_r_reg[6]_0\(15) => \dBus_cmd_rData_address_reg_n_0_[15]\,
      \slave_sel_r_reg[6]_0\(14) => \dBus_cmd_rData_address_reg_n_0_[14]\,
      \slave_sel_r_reg[6]_0\(13) => \dBus_cmd_rData_address_reg_n_0_[13]\,
      \slave_sel_r_reg[6]_0\(12) => \dBus_cmd_rData_address_reg_n_0_[12]\,
      \slave_sel_r_reg[6]_0\(11) => \dBus_cmd_rData_address_reg_n_0_[11]\,
      \slave_sel_r_reg[6]_0\(10) => \dBus_cmd_rData_address_reg_n_0_[10]\,
      \slave_sel_r_reg[6]_0\(9) => \dBus_cmd_rData_address_reg_n_0_[9]\,
      \slave_sel_r_reg[6]_0\(8) => \dBus_cmd_rData_address_reg_n_0_[8]\,
      \slave_sel_r_reg[6]_0\(7) => \dBus_cmd_rData_address_reg_n_0_[7]\,
      \slave_sel_r_reg[6]_0\(6) => \dBus_cmd_rData_address_reg_n_0_[6]\,
      \slave_sel_r_reg[6]_0\(5) => \dBus_cmd_rData_address_reg_n_0_[5]\,
      \slave_sel_r_reg[6]_0\(4) => \dBus_cmd_rData_address_reg_n_0_[4]\,
      \slave_sel_r_reg[6]_0\(3) => \dBus_cmd_rData_address_reg_n_0_[3]\,
      \slave_sel_r_reg[6]_0\(2) => \dBus_cmd_rData_address_reg_n_0_[2]\,
      \slave_sel_r_reg[6]_0\(1) => \dBus_cmd_rData_address_reg_n_0_[1]\,
      \slave_sel_r_reg[6]_0\(0) => \dBus_cmd_rData_address_reg_n_0_[0]\,
      spi_enabled_storage_reg => spi_enabled_storage_reg,
      \spi_master_cs_storage_reg[16]\(16 downto 0) => \spi_master_cs_storage_reg[16]\(16 downto 0),
      spi_master_loopback_storage => spi_master_loopback_storage,
      \spi_master_mosi_storage_reg[0]\ => \spi_master_mosi_storage_reg[0]\,
      \spimaster_storage_reg[0]\ => \^dbus_cmd_rdata_address_reg[2]_0\,
      stat_reg(0) => stat_reg(0),
      state_reg => state_reg,
      state_reg_0 => state_reg_0,
      switch_Fetcher_l362(2 downto 0) => switch_Fetcher_l362(2 downto 0),
      tx_busy => tx_busy,
      tx_start_clear => tx_start_clear,
      tx_start_local0 => tx_start_local0,
      \uart_enable_storage_reg[0]\ => \uart_enable_storage_reg[0]\,
      \uart_enable_storage_reg[0]_0\ => \^dbus_cmd_rdata_data_reg[31]_0\(0),
      \uart_enable_storage_reg[0]_1\ => \uart_enable_storage_reg[0]_0\,
      \uart_enable_storage_reg[1]\ => \uart_enable_storage_reg[1]\,
      \uart_enable_storage_reg[1]_0\ => \uart_enable_storage_reg[1]_0\,
      uart_enabled_storage => uart_enabled_storage,
      uart_enabled_storage_reg => uart_enabled_storage_reg,
      \uart_pending_r_reg[0]\ => \uart_pending_r_reg[0]\,
      \uart_pending_r_reg[0]_0\ => \uart_pending_r_reg[0]_0\,
      \uart_pending_r_reg[1]\ => \uart_pending_r_reg[1]\,
      \uart_pending_r_reg[1]_0\ => \uart_pending_r_reg[1]_0\,
      uart_pending_status_reg(1 downto 0) => uart_pending_status_reg(1 downto 0),
      \uart_tx_fifo_level0_reg[3]\ => \uart_tx_fifo_wrport_we__0\,
      \uart_tx_fifo_level0_reg[4]\(3 downto 0) => \uart_tx_fifo_level0_reg[4]\(3 downto 0),
      \uart_tx_fifo_level0_reg[4]_0\(4 downto 0) => \uart_tx_fifo_level0_reg[4]_0\(4 downto 0),
      \uart_tx_fifo_produce_reg[0]\ => \uart_tx_fifo_produce_reg[0]\,
      uart_tx_fifo_rdport_re => uart_tx_fifo_rdport_re,
      uart_tx_fifo_readable_reg(0) => uart_tx_fifo_readable_reg(0),
      \uartwishbonebridge_state_reg[2]\ => \uartwishbonebridge_state_reg[2]\,
      \uartwishbonebridge_state_reg[2]_0\ => \uartwishbonebridge_state_reg[2]_0\,
      \uartwishbonebridge_state_reg[2]_1\ => \uartwishbonebridge_state_reg[2]_1\,
      \user_irq_ena_storage_reg[0]\ => \user_irq_ena_storage_reg[0]\,
      \user_irq_ena_storage_reg[0]_0\ => \user_irq_ena_storage_reg[0]_0\,
      \user_irq_ena_storage_reg[1]\ => \user_irq_ena_storage_reg[1]\,
      \user_irq_ena_storage_reg[1]_0\ => \user_irq_ena_storage_reg[1]_0\,
      \user_irq_ena_storage_reg[1]_1\ => \^dbus_cmd_rdata_data_reg[31]_0\(1),
      \user_irq_ena_storage_reg[2]\ => \user_irq_ena_storage_reg[2]\,
      \user_irq_ena_storage_reg[2]_0\ => \user_irq_ena_storage_reg[2]_0\,
      \user_irq_ena_storage_reg[2]_1\(0) => \^dbus_cmd_rdata_data_reg[31]_0\(2),
      \wbbd_addr[1]_i_3_0\ => \wbbd_addr[1]_i_3\,
      \wbbd_addr[2]_i_5\ => \wbbd_addr[2]_i_5\,
      \wbbd_addr[3]_i_3_0\(5 downto 0) => wbbd_write_reg(5 downto 0),
      \wbbd_addr[3]_i_3_1\ => \wbbd_addr[3]_i_3\,
      \wbbd_addr[4]_i_3_0\ => \wbbd_addr[4]_i_3\,
      \wbbd_addr_reg[0]\ => \wbbd_addr_reg[0]\,
      \wbbd_addr_reg[0]_0\ => \wbbd_addr_reg[0]_0\,
      \wbbd_addr_reg[2]\ => \wbbd_addr_reg[2]\,
      \wbbd_addr_reg[2]_0\ => \wbbd_addr_reg[2]_0\,
      \wbbd_addr_reg[3]\ => \wbbd_addr_reg[3]\,
      \wbbd_addr_reg[4]\ => \wbbd_addr_reg[4]\,
      \wbbd_addr_reg[4]_0\ => \wbbd_addr_reg[4]_0\,
      \wbbd_addr_reg[4]_1\ => \wbbd_addr_reg[4]_1\,
      when_CsrPlugin_l1019 => when_CsrPlugin_l1019,
      when_CsrPlugin_l909_1 => when_CsrPlugin_l909_1,
      when_Pipeline_l124_2 => when_Pipeline_l124_2,
      writeBack_arbitration_isValid => writeBack_arbitration_isValid,
      writeBack_arbitration_isValid_reg => IBusCachedPlugin_cache_n_6,
      writeBack_arbitration_isValid_reg_0 => IBusCachedPlugin_cache_n_507
    );
IBusCachedPlugin_fetchPc_booted_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => '1',
      Q => IBusCachedPlugin_fetchPc_booted,
      R => reset0
    );
IBusCachedPlugin_fetchPc_inc_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => IBusCachedPlugin_cache_n_454,
      Q => \_zz_IBusCachedPlugin_fetchPc_pc\(2),
      R => '0'
    );
\IBusCachedPlugin_fetchPc_pcReg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => \CsrPlugin_mepc__0\(10),
      I1 => IBusCachedPlugin_cache_n_507,
      I2 => p_1_in(10),
      I3 => IBusCachedPlugin_cache_n_6,
      I4 => \execute_to_memory_BRANCH_CALC__0\(10),
      I5 => \IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0\,
      O => \IBusCachedPlugin_fetchPc_pcReg[10]_i_2_n_0\
    );
\IBusCachedPlugin_fetchPc_pcReg[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => \CsrPlugin_mepc__0\(11),
      I1 => IBusCachedPlugin_cache_n_507,
      I2 => p_1_in(11),
      I3 => IBusCachedPlugin_cache_n_6,
      I4 => \execute_to_memory_BRANCH_CALC__0\(11),
      I5 => \IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0\,
      O => \IBusCachedPlugin_fetchPc_pcReg[11]_i_2_n_0\
    );
\IBusCachedPlugin_fetchPc_pcReg[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => \CsrPlugin_mepc__0\(12),
      I1 => IBusCachedPlugin_cache_n_507,
      I2 => p_1_in(12),
      I3 => IBusCachedPlugin_cache_n_6,
      I4 => \execute_to_memory_BRANCH_CALC__0\(12),
      I5 => \IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0\,
      O => \IBusCachedPlugin_fetchPc_pcReg[12]_i_2_n_0\
    );
\IBusCachedPlugin_fetchPc_pcReg[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => \CsrPlugin_mepc__0\(13),
      I1 => IBusCachedPlugin_cache_n_507,
      I2 => p_1_in(13),
      I3 => IBusCachedPlugin_cache_n_6,
      I4 => \execute_to_memory_BRANCH_CALC__0\(13),
      I5 => \IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0\,
      O => \IBusCachedPlugin_fetchPc_pcReg[13]_i_2_n_0\
    );
\IBusCachedPlugin_fetchPc_pcReg[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => \CsrPlugin_mepc__0\(14),
      I1 => IBusCachedPlugin_cache_n_507,
      I2 => p_1_in(14),
      I3 => IBusCachedPlugin_cache_n_6,
      I4 => \execute_to_memory_BRANCH_CALC__0\(14),
      I5 => \IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0\,
      O => \IBusCachedPlugin_fetchPc_pcReg[14]_i_2_n_0\
    );
\IBusCachedPlugin_fetchPc_pcReg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => \CsrPlugin_mepc__0\(15),
      I1 => IBusCachedPlugin_cache_n_507,
      I2 => p_1_in(15),
      I3 => IBusCachedPlugin_cache_n_6,
      I4 => \execute_to_memory_BRANCH_CALC__0\(15),
      I5 => \IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0\,
      O => \IBusCachedPlugin_fetchPc_pcReg[15]_i_2_n_0\
    );
\IBusCachedPlugin_fetchPc_pcReg[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => \CsrPlugin_mepc__0\(16),
      I1 => IBusCachedPlugin_cache_n_507,
      I2 => p_1_in(16),
      I3 => IBusCachedPlugin_cache_n_6,
      I4 => \execute_to_memory_BRANCH_CALC__0\(16),
      I5 => \IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0\,
      O => \IBusCachedPlugin_fetchPc_pcReg[16]_i_2_n_0\
    );
\IBusCachedPlugin_fetchPc_pcReg[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"470047FF"
    )
        port map (
      I0 => \CsrPlugin_mepc__0\(17),
      I1 => IBusCachedPlugin_cache_n_507,
      I2 => p_1_in(17),
      I3 => IBusCachedPlugin_cache_n_6,
      I4 => \execute_to_memory_BRANCH_CALC__0\(17),
      O => \IBusCachedPlugin_fetchPc_pcReg[17]_i_2_n_0\
    );
\IBusCachedPlugin_fetchPc_pcReg[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => \CsrPlugin_mepc__0\(18),
      I1 => IBusCachedPlugin_cache_n_507,
      I2 => p_1_in(18),
      I3 => IBusCachedPlugin_cache_n_6,
      I4 => \execute_to_memory_BRANCH_CALC__0\(18),
      I5 => \IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0\,
      O => \IBusCachedPlugin_fetchPc_pcReg[18]_i_2_n_0\
    );
\IBusCachedPlugin_fetchPc_pcReg[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => \CsrPlugin_mepc__0\(19),
      I1 => IBusCachedPlugin_cache_n_507,
      I2 => p_1_in(19),
      I3 => IBusCachedPlugin_cache_n_6,
      I4 => \execute_to_memory_BRANCH_CALC__0\(19),
      I5 => \IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0\,
      O => \IBusCachedPlugin_fetchPc_pcReg[19]_i_2_n_0\
    );
\IBusCachedPlugin_fetchPc_pcReg[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => \CsrPlugin_mepc__0\(20),
      I1 => IBusCachedPlugin_cache_n_507,
      I2 => p_1_in(20),
      I3 => IBusCachedPlugin_cache_n_6,
      I4 => \execute_to_memory_BRANCH_CALC__0\(20),
      I5 => \IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0\,
      O => \IBusCachedPlugin_fetchPc_pcReg[20]_i_2_n_0\
    );
\IBusCachedPlugin_fetchPc_pcReg[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => \CsrPlugin_mepc__0\(21),
      I1 => IBusCachedPlugin_cache_n_507,
      I2 => p_1_in(21),
      I3 => IBusCachedPlugin_cache_n_6,
      I4 => \execute_to_memory_BRANCH_CALC__0\(21),
      I5 => \IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0\,
      O => \IBusCachedPlugin_fetchPc_pcReg[21]_i_2_n_0\
    );
\IBusCachedPlugin_fetchPc_pcReg[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => \CsrPlugin_mepc__0\(22),
      I1 => IBusCachedPlugin_cache_n_507,
      I2 => p_1_in(22),
      I3 => IBusCachedPlugin_cache_n_6,
      I4 => \execute_to_memory_BRANCH_CALC__0\(22),
      I5 => \IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0\,
      O => \IBusCachedPlugin_fetchPc_pcReg[22]_i_2_n_0\
    );
\IBusCachedPlugin_fetchPc_pcReg[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => \CsrPlugin_mepc__0\(23),
      I1 => IBusCachedPlugin_cache_n_507,
      I2 => p_1_in(23),
      I3 => IBusCachedPlugin_cache_n_6,
      I4 => \execute_to_memory_BRANCH_CALC__0\(23),
      I5 => \IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0\,
      O => \IBusCachedPlugin_fetchPc_pcReg[23]_i_2_n_0\
    );
\IBusCachedPlugin_fetchPc_pcReg[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => \CsrPlugin_mepc__0\(24),
      I1 => IBusCachedPlugin_cache_n_507,
      I2 => p_1_in(24),
      I3 => IBusCachedPlugin_cache_n_6,
      I4 => \execute_to_memory_BRANCH_CALC__0\(24),
      I5 => \IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0\,
      O => \IBusCachedPlugin_fetchPc_pcReg[24]_i_2_n_0\
    );
\IBusCachedPlugin_fetchPc_pcReg[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => \CsrPlugin_mepc__0\(25),
      I1 => IBusCachedPlugin_cache_n_507,
      I2 => p_1_in(25),
      I3 => IBusCachedPlugin_cache_n_6,
      I4 => \execute_to_memory_BRANCH_CALC__0\(25),
      I5 => \IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0\,
      O => \IBusCachedPlugin_fetchPc_pcReg[25]_i_2_n_0\
    );
\IBusCachedPlugin_fetchPc_pcReg[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => \CsrPlugin_mepc__0\(26),
      I1 => IBusCachedPlugin_cache_n_507,
      I2 => p_1_in(26),
      I3 => IBusCachedPlugin_cache_n_6,
      I4 => \execute_to_memory_BRANCH_CALC__0\(26),
      I5 => \IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0\,
      O => \IBusCachedPlugin_fetchPc_pcReg[26]_i_2_n_0\
    );
\IBusCachedPlugin_fetchPc_pcReg[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => \CsrPlugin_mepc__0\(27),
      I1 => IBusCachedPlugin_cache_n_507,
      I2 => p_1_in(27),
      I3 => IBusCachedPlugin_cache_n_6,
      I4 => \execute_to_memory_BRANCH_CALC__0\(27),
      I5 => \IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0\,
      O => \IBusCachedPlugin_fetchPc_pcReg[27]_i_2_n_0\
    );
\IBusCachedPlugin_fetchPc_pcReg[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => memory_arbitration_isValid_reg_n_0,
      I1 => execute_to_memory_BRANCH_DO,
      O => \IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0\
    );
\IBusCachedPlugin_fetchPc_pcReg[28]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAAAAA"
    )
        port map (
      I0 => reset0,
      I1 => \CsrPlugin_mepc__0\(28),
      I2 => IBusCachedPlugin_cache_n_507,
      I3 => p_1_in(28),
      I4 => IBusCachedPlugin_cache_n_6,
      O => \IBusCachedPlugin_fetchPc_pcReg[28]_i_4_n_0\
    );
\IBusCachedPlugin_fetchPc_pcReg[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => \CsrPlugin_mepc__0\(29),
      I1 => IBusCachedPlugin_cache_n_507,
      I2 => p_1_in(29),
      I3 => IBusCachedPlugin_cache_n_6,
      I4 => \execute_to_memory_BRANCH_CALC__0\(29),
      I5 => \IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0\,
      O => \IBusCachedPlugin_fetchPc_pcReg[29]_i_2_n_0\
    );
\IBusCachedPlugin_fetchPc_pcReg[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => \CsrPlugin_mepc__0\(30),
      I1 => IBusCachedPlugin_cache_n_507,
      I2 => p_1_in(30),
      I3 => IBusCachedPlugin_cache_n_6,
      I4 => \execute_to_memory_BRANCH_CALC__0\(30),
      I5 => \IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0\,
      O => \IBusCachedPlugin_fetchPc_pcReg[30]_i_2_n_0\
    );
\IBusCachedPlugin_fetchPc_pcReg[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"470047FF"
    )
        port map (
      I0 => \CsrPlugin_mepc__0\(31),
      I1 => IBusCachedPlugin_cache_n_507,
      I2 => p_1_in(31),
      I3 => IBusCachedPlugin_cache_n_6,
      I4 => \execute_to_memory_BRANCH_CALC__0\(31),
      O => \IBusCachedPlugin_fetchPc_pcReg[31]_i_3_n_0\
    );
\IBusCachedPlugin_fetchPc_pcReg[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAEA"
    )
        port map (
      I0 => \IBusCachedPlugin_fetchPc_pcReg[5]_i_8_n_0\,
      I1 => execute_to_memory_ENV_CTRL(0),
      I2 => memory_arbitration_isValid_reg_n_0,
      I3 => execute_to_memory_ENV_CTRL(1),
      I4 => IBusCachedPlugin_cache_n_504,
      O => \IBusCachedPlugin_fetchPc_pcReg[5]_i_6_n_0\
    );
\IBusCachedPlugin_fetchPc_pcReg[5]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => memory_to_writeBack_ENV_CTRL(1),
      I1 => memory_to_writeBack_ENV_CTRL(0),
      I2 => writeBack_arbitration_isValid,
      O => \IBusCachedPlugin_fetchPc_pcReg[5]_i_8_n_0\
    );
\IBusCachedPlugin_fetchPc_pcReg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => \CsrPlugin_mepc__0\(6),
      I1 => IBusCachedPlugin_cache_n_507,
      I2 => p_1_in(6),
      I3 => IBusCachedPlugin_cache_n_6,
      I4 => \execute_to_memory_BRANCH_CALC__0\(6),
      I5 => \IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0\,
      O => \IBusCachedPlugin_fetchPc_pcReg[6]_i_2_n_0\
    );
\IBusCachedPlugin_fetchPc_pcReg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => \CsrPlugin_mepc__0\(7),
      I1 => IBusCachedPlugin_cache_n_507,
      I2 => p_1_in(7),
      I3 => IBusCachedPlugin_cache_n_6,
      I4 => \execute_to_memory_BRANCH_CALC__0\(7),
      I5 => \IBusCachedPlugin_fetchPc_pcReg[28]_i_2_n_0\,
      O => \IBusCachedPlugin_fetchPc_pcReg[7]_i_2_n_0\
    );
\IBusCachedPlugin_fetchPc_pcReg[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"470047FF"
    )
        port map (
      I0 => \CsrPlugin_mepc__0\(8),
      I1 => IBusCachedPlugin_cache_n_507,
      I2 => p_1_in(8),
      I3 => IBusCachedPlugin_cache_n_6,
      I4 => \execute_to_memory_BRANCH_CALC__0\(8),
      O => \IBusCachedPlugin_fetchPc_pcReg[8]_i_2_n_0\
    );
\IBusCachedPlugin_fetchPc_pcReg[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"470047FF"
    )
        port map (
      I0 => \CsrPlugin_mepc__0\(9),
      I1 => IBusCachedPlugin_cache_n_507,
      I2 => p_1_in(9),
      I3 => IBusCachedPlugin_cache_n_6,
      I4 => \execute_to_memory_BRANCH_CALC__0\(9),
      O => \IBusCachedPlugin_fetchPc_pcReg[9]_i_2_n_0\
    );
\IBusCachedPlugin_fetchPc_pcReg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_cache_n_448,
      D => IBusCachedPlugin_cache_n_26,
      Q => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[10]\,
      R => reset0
    );
\IBusCachedPlugin_fetchPc_pcReg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_cache_n_448,
      D => IBusCachedPlugin_cache_n_25,
      Q => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[11]\,
      R => reset0
    );
\IBusCachedPlugin_fetchPc_pcReg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_cache_n_448,
      D => IBusCachedPlugin_cache_n_24,
      Q => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[12]\,
      R => reset0
    );
\IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => IBusCachedPlugin_cache_n_555,
      CO(3) => \IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_0\,
      CO(2) => \IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_1\,
      CO(1) => \IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_2\,
      CO(0) => \IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_4\,
      O(2) => \IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_5\,
      O(1) => \IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_6\,
      O(0) => \IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_7\,
      S(3) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[12]\,
      S(2) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[11]\,
      S(1) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[10]\,
      S(0) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[9]\
    );
\IBusCachedPlugin_fetchPc_pcReg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_cache_n_448,
      D => IBusCachedPlugin_cache_n_23,
      Q => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[13]\,
      R => reset0
    );
\IBusCachedPlugin_fetchPc_pcReg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_cache_n_448,
      D => IBusCachedPlugin_cache_n_22,
      Q => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[14]\,
      R => reset0
    );
\IBusCachedPlugin_fetchPc_pcReg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_cache_n_448,
      D => IBusCachedPlugin_cache_n_21,
      Q => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[15]\,
      R => reset0
    );
\IBusCachedPlugin_fetchPc_pcReg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_cache_n_448,
      D => IBusCachedPlugin_cache_n_20,
      Q => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[16]\,
      R => reset0
    );
\IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \IBusCachedPlugin_fetchPc_pcReg_reg[12]_i_3_n_0\,
      CO(3) => \IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_0\,
      CO(2) => \IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_1\,
      CO(1) => \IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_2\,
      CO(0) => \IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_4\,
      O(2) => \IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_5\,
      O(1) => \IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_6\,
      O(0) => \IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_7\,
      S(3) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[16]\,
      S(2) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[15]\,
      S(1) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[14]\,
      S(0) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[13]\
    );
\IBusCachedPlugin_fetchPc_pcReg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_cache_n_448,
      D => IBusCachedPlugin_cache_n_457,
      Q => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[17]\,
      R => reset0
    );
\IBusCachedPlugin_fetchPc_pcReg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_cache_n_448,
      D => IBusCachedPlugin_cache_n_19,
      Q => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[18]\,
      R => reset0
    );
\IBusCachedPlugin_fetchPc_pcReg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_cache_n_448,
      D => IBusCachedPlugin_cache_n_18,
      Q => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[19]\,
      R => reset0
    );
\IBusCachedPlugin_fetchPc_pcReg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_cache_n_448,
      D => IBusCachedPlugin_cache_n_17,
      Q => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[20]\,
      R => reset0
    );
\IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \IBusCachedPlugin_fetchPc_pcReg_reg[16]_i_3_n_0\,
      CO(3) => \IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_0\,
      CO(2) => \IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_1\,
      CO(1) => \IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_2\,
      CO(0) => \IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_4\,
      O(2) => \IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_5\,
      O(1) => \IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_6\,
      O(0) => \IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_7\,
      S(3) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[20]\,
      S(2) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[19]\,
      S(1) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[18]\,
      S(0) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[17]\
    );
\IBusCachedPlugin_fetchPc_pcReg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_cache_n_448,
      D => IBusCachedPlugin_cache_n_16,
      Q => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[21]\,
      R => reset0
    );
\IBusCachedPlugin_fetchPc_pcReg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_cache_n_448,
      D => IBusCachedPlugin_cache_n_15,
      Q => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[22]\,
      R => reset0
    );
\IBusCachedPlugin_fetchPc_pcReg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_cache_n_448,
      D => IBusCachedPlugin_cache_n_14,
      Q => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[23]\,
      R => reset0
    );
\IBusCachedPlugin_fetchPc_pcReg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_cache_n_448,
      D => IBusCachedPlugin_cache_n_13,
      Q => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[24]\,
      R => reset0
    );
\IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \IBusCachedPlugin_fetchPc_pcReg_reg[20]_i_3_n_0\,
      CO(3) => \IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_0\,
      CO(2) => \IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_1\,
      CO(1) => \IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_2\,
      CO(0) => \IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_4\,
      O(2) => \IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_5\,
      O(1) => \IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_6\,
      O(0) => \IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_7\,
      S(3) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[24]\,
      S(2) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[23]\,
      S(1) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[22]\,
      S(0) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[21]\
    );
\IBusCachedPlugin_fetchPc_pcReg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_cache_n_448,
      D => IBusCachedPlugin_cache_n_12,
      Q => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[25]\,
      R => reset0
    );
\IBusCachedPlugin_fetchPc_pcReg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_cache_n_448,
      D => IBusCachedPlugin_cache_n_11,
      Q => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[26]\,
      R => reset0
    );
\IBusCachedPlugin_fetchPc_pcReg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_cache_n_448,
      D => IBusCachedPlugin_cache_n_10,
      Q => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[27]\,
      R => reset0
    );
\IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \IBusCachedPlugin_fetchPc_pcReg_reg[24]_i_3_n_0\,
      CO(3) => \IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_0\,
      CO(2) => \IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_1\,
      CO(1) => \IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_2\,
      CO(0) => \IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_4\,
      O(2) => \IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_5\,
      O(1) => \IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_6\,
      O(0) => \IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_7\,
      S(3) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[28]\,
      S(2) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[27]\,
      S(1) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[26]\,
      S(0) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[25]\
    );
\IBusCachedPlugin_fetchPc_pcReg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => IBusCachedPlugin_cache_n_447,
      Q => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[28]\,
      R => '0'
    );
\IBusCachedPlugin_fetchPc_pcReg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_cache_n_448,
      D => IBusCachedPlugin_cache_n_9,
      Q => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[29]\,
      R => reset0
    );
\IBusCachedPlugin_fetchPc_pcReg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_cache_n_448,
      D => IBusCachedPlugin_iBusRsp_stages_0_input_payload(2),
      Q => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[2]\,
      R => reset0
    );
\IBusCachedPlugin_fetchPc_pcReg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_cache_n_448,
      D => IBusCachedPlugin_cache_n_7,
      Q => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[30]\,
      R => reset0
    );
\IBusCachedPlugin_fetchPc_pcReg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_cache_n_448,
      D => IBusCachedPlugin_cache_n_456,
      Q => IBusCachedPlugin_mmuBus_rsp_isIoAccess,
      R => reset0
    );
\IBusCachedPlugin_fetchPc_pcReg_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \IBusCachedPlugin_fetchPc_pcReg_reg[27]_i_3_n_0\,
      CO(3 downto 2) => \NLW_IBusCachedPlugin_fetchPc_pcReg_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \IBusCachedPlugin_fetchPc_pcReg_reg[31]_i_2_n_2\,
      CO(0) => \IBusCachedPlugin_fetchPc_pcReg_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_IBusCachedPlugin_fetchPc_pcReg_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2) => \IBusCachedPlugin_fetchPc_pcReg_reg[31]_i_2_n_5\,
      O(1) => \IBusCachedPlugin_fetchPc_pcReg_reg[31]_i_2_n_6\,
      O(0) => \IBusCachedPlugin_fetchPc_pcReg_reg[31]_i_2_n_7\,
      S(3) => '0',
      S(2) => IBusCachedPlugin_mmuBus_rsp_isIoAccess,
      S(1) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[30]\,
      S(0) => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[29]\
    );
\IBusCachedPlugin_fetchPc_pcReg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_cache_n_448,
      D => IBusCachedPlugin_iBusRsp_stages_0_input_payload(3),
      Q => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[3]\,
      R => reset0
    );
\IBusCachedPlugin_fetchPc_pcReg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_cache_n_448,
      D => IBusCachedPlugin_iBusRsp_stages_0_input_payload(4),
      Q => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[4]\,
      R => reset0
    );
\IBusCachedPlugin_fetchPc_pcReg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_cache_n_448,
      D => IBusCachedPlugin_iBusRsp_stages_0_input_payload(5),
      Q => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[5]\,
      R => reset0
    );
\IBusCachedPlugin_fetchPc_pcReg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_cache_n_448,
      D => IBusCachedPlugin_cache_n_28,
      Q => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[6]\,
      R => reset0
    );
\IBusCachedPlugin_fetchPc_pcReg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_cache_n_448,
      D => IBusCachedPlugin_cache_n_27,
      Q => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[7]\,
      R => reset0
    );
\IBusCachedPlugin_fetchPc_pcReg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_cache_n_448,
      D => IBusCachedPlugin_cache_n_459,
      Q => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[8]\,
      R => reset0
    );
\IBusCachedPlugin_fetchPc_pcReg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_cache_n_448,
      D => IBusCachedPlugin_cache_n_458,
      Q => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[9]\,
      R => reset0
    );
IBusCachedPlugin_injector_nextPcCalc_valids_0_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => IBusCachedPlugin_cache_n_559,
      Q => IBusCachedPlugin_injector_nextPcCalc_valids_0,
      R => reset0
    );
IBusCachedPlugin_injector_nextPcCalc_valids_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => IBusCachedPlugin_cache_n_455,
      Q => IBusCachedPlugin_injector_nextPcCalc_valids_1,
      R => '0'
    );
RAM_reg_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \dBus_cmd_rData_address_reg_n_0_[2]\,
      I1 => grant_reg(0),
      I2 => \_zz_iBusWishbone_ADR_reg_n_0_[0]\,
      I3 => \slave_sel_r_reg[6]_19\(0),
      I4 => grant_reg(1),
      O => \^dbus_cmd_rdata_address_reg[2]_0\
    );
\RAM_reg_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(15),
      I1 => grant_reg(1),
      I2 => grant_reg(0),
      I3 => \dBus_cmd_rData_data_reg_n_0_[15]\,
      O => \dbg_uart_data_reg[31]\(15)
    );
\RAM_reg_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(14),
      I1 => grant_reg(1),
      I2 => grant_reg(0),
      I3 => \dBus_cmd_rData_data_reg_n_0_[14]\,
      O => \dbg_uart_data_reg[31]\(14)
    );
\RAM_reg_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(13),
      I1 => grant_reg(1),
      I2 => grant_reg(0),
      I3 => \dBus_cmd_rData_data_reg_n_0_[13]\,
      O => \dbg_uart_data_reg[31]\(13)
    );
\RAM_reg_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(12),
      I1 => grant_reg(1),
      I2 => grant_reg(0),
      I3 => \dBus_cmd_rData_data_reg_n_0_[12]\,
      O => \dbg_uart_data_reg[31]\(12)
    );
RAM_reg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(11),
      I1 => grant_reg(1),
      I2 => grant_reg(0),
      I3 => \dBus_cmd_rData_data_reg_n_0_[11]\,
      O => \dbg_uart_data_reg[31]\(11)
    );
RAM_reg_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(10),
      I1 => grant_reg(1),
      I2 => grant_reg(0),
      I3 => \dBus_cmd_rData_data_reg_n_0_[10]\,
      O => \dbg_uart_data_reg[31]\(10)
    );
RAM_reg_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(9),
      I1 => grant_reg(1),
      I2 => grant_reg(0),
      I3 => \dBus_cmd_rData_data_reg_n_0_[9]\,
      O => \dbg_uart_data_reg[31]\(9)
    );
RAM_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(8),
      I1 => grant_reg(1),
      I2 => grant_reg(0),
      I3 => \dBus_cmd_rData_data_reg_n_0_[8]\,
      O => \dbg_uart_data_reg[31]\(8)
    );
RAM_reg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(7),
      I1 => grant_reg(1),
      I2 => grant_reg(0),
      I3 => \dBus_cmd_rData_data_reg_n_0_[7]\,
      O => \dbg_uart_data_reg[31]\(7)
    );
RAM_reg_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(6),
      I1 => grant_reg(1),
      I2 => grant_reg(0),
      I3 => \dBus_cmd_rData_data_reg_n_0_[6]\,
      O => \dbg_uart_data_reg[31]\(6)
    );
RAM_reg_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(5),
      I1 => grant_reg(1),
      I2 => grant_reg(0),
      I3 => \dBus_cmd_rData_data_reg_n_0_[5]\,
      O => \dbg_uart_data_reg[31]\(5)
    );
RAM_reg_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(4),
      I1 => grant_reg(1),
      I2 => grant_reg(0),
      I3 => \dBus_cmd_rData_data_reg_n_0_[4]\,
      O => \dbg_uart_data_reg[31]\(4)
    );
RAM_reg_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(3),
      I1 => grant_reg(1),
      I2 => grant_reg(0),
      I3 => \dBus_cmd_rData_data_reg_n_0_[3]\,
      O => \dbg_uart_data_reg[31]\(3)
    );
RAM_reg_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(2),
      I1 => grant_reg(1),
      I2 => grant_reg(0),
      I3 => \dBus_cmd_rData_data_reg_n_0_[2]\,
      O => \dbg_uart_data_reg[31]\(2)
    );
RAM_reg_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(1),
      I1 => grant_reg(1),
      I2 => grant_reg(0),
      I3 => \dBus_cmd_rData_data_reg_n_0_[1]\,
      O => \dbg_uart_data_reg[31]\(1)
    );
RAM_reg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(0),
      I1 => grant_reg(1),
      I2 => grant_reg(0),
      I3 => \dBus_cmd_rData_data_reg_n_0_[0]\,
      O => \dbg_uart_data_reg[31]\(0)
    );
RAM_reg_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(23),
      I1 => grant_reg(1),
      I2 => grant_reg(0),
      I3 => \dBus_cmd_rData_data_reg_n_0_[23]\,
      O => \dbg_uart_data_reg[31]\(23)
    );
RAM_reg_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(22),
      I1 => grant_reg(1),
      I2 => grant_reg(0),
      I3 => \dBus_cmd_rData_data_reg_n_0_[22]\,
      O => \dbg_uart_data_reg[31]\(22)
    );
RAM_reg_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(21),
      I1 => grant_reg(1),
      I2 => grant_reg(0),
      I3 => \dBus_cmd_rData_data_reg_n_0_[21]\,
      O => \dbg_uart_data_reg[31]\(21)
    );
RAM_reg_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(20),
      I1 => grant_reg(1),
      I2 => grant_reg(0),
      I3 => \dBus_cmd_rData_data_reg_n_0_[20]\,
      O => \dbg_uart_data_reg[31]\(20)
    );
RAM_reg_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(19),
      I1 => grant_reg(1),
      I2 => grant_reg(0),
      I3 => \dBus_cmd_rData_data_reg_n_0_[19]\,
      O => \dbg_uart_data_reg[31]\(19)
    );
RAM_reg_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(18),
      I1 => grant_reg(1),
      I2 => grant_reg(0),
      I3 => \dBus_cmd_rData_data_reg_n_0_[18]\,
      O => \dbg_uart_data_reg[31]\(18)
    );
RAM_reg_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(17),
      I1 => grant_reg(1),
      I2 => grant_reg(0),
      I3 => \dBus_cmd_rData_data_reg_n_0_[17]\,
      O => \dbg_uart_data_reg[31]\(17)
    );
RAM_reg_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(16),
      I1 => grant_reg(1),
      I2 => grant_reg(0),
      I3 => \dBus_cmd_rData_data_reg_n_0_[16]\,
      O => \dbg_uart_data_reg[31]\(16)
    );
RAM_reg_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF77FF77F077FF77"
    )
        port map (
      I0 => grant_reg(0),
      I1 => dBus_cmd_rData_wr_reg_n_0,
      I2 => RAM_reg_1,
      I3 => grant_reg(1),
      I4 => RAM_reg_0,
      I5 => mgmtsoc_vexriscv_i_cmd_payload_wr_reg_0,
      O => RAM_reg_i_48_n_0
    );
RAM_reg_i_49: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FECCFFFF"
    )
        port map (
      I0 => \dBus_cmd_rData_address_reg_n_0_[0]\,
      I1 => p_0_in0,
      I2 => \dBus_cmd_rData_size_reg_n_0_[0]\,
      I3 => \dBus_cmd_rData_address_reg_n_0_[1]\,
      I4 => dBus_cmd_rData_wr_reg_n_0,
      O => RAM_reg_i_49_n_0
    );
RAM_reg_i_50: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FFFDDD"
    )
        port map (
      I0 => dBus_cmd_rData_wr_reg_n_0,
      I1 => p_0_in0,
      I2 => \dBus_cmd_rData_size_reg_n_0_[0]\,
      I3 => \dBus_cmd_rData_address_reg_n_0_[0]\,
      I4 => \dBus_cmd_rData_address_reg_n_0_[1]\,
      O => RAM_reg_i_50_n_0
    );
RAM_reg_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008888888A"
    )
        port map (
      I0 => dBus_cmd_rData_wr_reg_n_0,
      I1 => \dBus_cmd_rData_address_reg_n_0_[1]\,
      I2 => \dBus_cmd_rData_size_reg_n_0_[0]\,
      I3 => p_0_in0,
      I4 => \dBus_cmd_rData_address_reg_n_0_[0]\,
      I5 => RAM_reg,
      O => RAM_reg_i_51_n_0
    );
RAM_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slave_sel_r_reg[6]_19\(2),
      I1 => grant_reg(1),
      I2 => \dBus_cmd_rData_address_reg_n_0_[4]\,
      I3 => grant_reg(0),
      I4 => \_zz_iBusWishbone_ADR_reg_n_0_[2]\,
      O => \^dbg_uart_address_reg[2]\
    );
RAM_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \dBus_cmd_rData_address_reg_n_0_[3]\,
      I1 => grant_reg(0),
      I2 => \_zz_iBusWishbone_ADR_reg_n_0_[1]\,
      I3 => \slave_sel_r_reg[6]_19\(1),
      I4 => grant_reg(1),
      O => \^dbus_cmd_rdata_address_reg[3]_0\
    );
RegFilePlugin_regFile_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"1111",
      ADDRARDADDR(9 downto 5) => decode_RegFilePlugin_regFileReadAddress1(4 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 10) => B"1111",
      ADDRBWRADDR(9 downto 5) => lastStageRegFileWrite_payload_address(4 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => clock,
      CLKBWRCLK => clock,
      DIADI(15) => RegFilePlugin_regFile_reg_1_i_11_n_0,
      DIADI(14) => RegFilePlugin_regFile_reg_1_i_12_n_0,
      DIADI(13) => RegFilePlugin_regFile_reg_1_i_13_n_0,
      DIADI(12) => RegFilePlugin_regFile_reg_1_i_14_n_0,
      DIADI(11) => RegFilePlugin_regFile_reg_1_i_15_n_0,
      DIADI(10) => RegFilePlugin_regFile_reg_1_i_16_n_0,
      DIADI(9) => RegFilePlugin_regFile_reg_1_i_17_n_0,
      DIADI(8) => RegFilePlugin_regFile_reg_1_i_18_n_0,
      DIADI(7) => RegFilePlugin_regFile_reg_1_i_19_n_0,
      DIADI(6 downto 2) => lastStageRegFileWrite_payload_data(6 downto 2),
      DIADI(1) => RegFilePlugin_regFile_reg_1_i_25_n_0,
      DIADI(0) => RegFilePlugin_regFile_reg_1_i_26_n_0,
      DIBDI(15 downto 0) => lastStageRegFileWrite_payload_data(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => decode_to_execute_RS1(15 downto 0),
      DOBDO(15 downto 0) => decode_to_execute_RS1(31 downto 16),
      DOPADOP(1 downto 0) => NLW_RegFilePlugin_regFile_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_RegFilePlugin_regFile_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => when_CsrPlugin_l909_1,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => lastStageRegFileWrite_valid,
      WEBWE(2) => lastStageRegFileWrite_valid,
      WEBWE(1) => lastStageRegFileWrite_valid,
      WEBWE(0) => lastStageRegFileWrite_valid
    );
RegFilePlugin_regFile_reg_1_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[7]\,
      I1 => \_zz_2\,
      O => lastStageRegFileWrite_payload_address(0)
    );
RegFilePlugin_regFile_reg_1_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444055554440"
    )
        port map (
      I0 => \_zz_2\,
      I1 => RegFilePlugin_regFile_reg_1_i_44_n_0,
      I2 => RegFilePlugin_regFile_reg_1_i_45_n_0,
      I3 => RegFilePlugin_regFile_reg_1_i_46_n_0,
      I4 => memory_to_writeBack_REGFILE_WRITE_DATA(15),
      I5 => RegFilePlugin_regFile_reg_1_i_47_n_0,
      O => RegFilePlugin_regFile_reg_1_i_11_n_0
    );
RegFilePlugin_regFile_reg_1_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \_zz_2\,
      I1 => RegFilePlugin_regFile_reg_1_i_48_n_0,
      O => RegFilePlugin_regFile_reg_1_i_12_n_0
    );
RegFilePlugin_regFile_reg_1_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \_zz_2\,
      I1 => RegFilePlugin_regFile_reg_1_i_49_n_0,
      O => RegFilePlugin_regFile_reg_1_i_13_n_0
    );
RegFilePlugin_regFile_reg_1_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \_zz_2\,
      I1 => RegFilePlugin_regFile_reg_1_i_50_n_0,
      O => RegFilePlugin_regFile_reg_1_i_14_n_0
    );
RegFilePlugin_regFile_reg_1_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \_zz_2\,
      I1 => RegFilePlugin_regFile_reg_1_i_51_n_0,
      O => RegFilePlugin_regFile_reg_1_i_15_n_0
    );
RegFilePlugin_regFile_reg_1_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \_zz_2\,
      I1 => RegFilePlugin_regFile_reg_1_i_52_n_0,
      O => RegFilePlugin_regFile_reg_1_i_16_n_0
    );
RegFilePlugin_regFile_reg_1_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \_zz_2\,
      I1 => RegFilePlugin_regFile_reg_1_i_53_n_0,
      O => RegFilePlugin_regFile_reg_1_i_17_n_0
    );
RegFilePlugin_regFile_reg_1_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \_zz_2\,
      I1 => RegFilePlugin_regFile_reg_1_i_54_n_0,
      O => RegFilePlugin_regFile_reg_1_i_18_n_0
    );
RegFilePlugin_regFile_reg_1_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15550040"
    )
        port map (
      I0 => \_zz_2\,
      I1 => memory_to_writeBack_MEMORY_ENABLE,
      I2 => writeBack_arbitration_isValid,
      I3 => RegFilePlugin_regFile_reg_1_i_55_n_0,
      I4 => memory_to_writeBack_REGFILE_WRITE_DATA(7),
      O => RegFilePlugin_regFile_reg_1_i_19_n_0
    );
RegFilePlugin_regFile_reg_1_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F40"
    )
        port map (
      I0 => RegFilePlugin_regFile_reg_1_i_56_n_0,
      I1 => memory_to_writeBack_MEMORY_ENABLE,
      I2 => writeBack_arbitration_isValid,
      I3 => memory_to_writeBack_REGFILE_WRITE_DATA(6),
      I4 => \_zz_2\,
      O => lastStageRegFileWrite_payload_data(6)
    );
RegFilePlugin_regFile_reg_1_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F40"
    )
        port map (
      I0 => RegFilePlugin_regFile_reg_1_i_57_n_0,
      I1 => memory_to_writeBack_MEMORY_ENABLE,
      I2 => writeBack_arbitration_isValid,
      I3 => memory_to_writeBack_REGFILE_WRITE_DATA(5),
      I4 => \_zz_2\,
      O => lastStageRegFileWrite_payload_data(5)
    );
RegFilePlugin_regFile_reg_1_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F40"
    )
        port map (
      I0 => RegFilePlugin_regFile_reg_1_i_58_n_0,
      I1 => memory_to_writeBack_MEMORY_ENABLE,
      I2 => writeBack_arbitration_isValid,
      I3 => memory_to_writeBack_REGFILE_WRITE_DATA(4),
      I4 => \_zz_2\,
      O => lastStageRegFileWrite_payload_data(4)
    );
RegFilePlugin_regFile_reg_1_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F40"
    )
        port map (
      I0 => RegFilePlugin_regFile_reg_1_i_59_n_0,
      I1 => memory_to_writeBack_MEMORY_ENABLE,
      I2 => writeBack_arbitration_isValid,
      I3 => memory_to_writeBack_REGFILE_WRITE_DATA(3),
      I4 => \_zz_2\,
      O => lastStageRegFileWrite_payload_data(3)
    );
RegFilePlugin_regFile_reg_1_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F40"
    )
        port map (
      I0 => RegFilePlugin_regFile_reg_1_i_60_n_0,
      I1 => memory_to_writeBack_MEMORY_ENABLE,
      I2 => writeBack_arbitration_isValid,
      I3 => memory_to_writeBack_REGFILE_WRITE_DATA(2),
      I4 => \_zz_2\,
      O => lastStageRegFileWrite_payload_data(2)
    );
RegFilePlugin_regFile_reg_1_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \_zz_2\,
      I1 => RegFilePlugin_regFile_reg_1_i_61_n_0,
      O => RegFilePlugin_regFile_reg_1_i_25_n_0
    );
RegFilePlugin_regFile_reg_1_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \_zz_2\,
      I1 => RegFilePlugin_regFile_reg_1_i_62_n_0,
      O => RegFilePlugin_regFile_reg_1_i_26_n_0
    );
RegFilePlugin_regFile_reg_1_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E222EEEE"
    )
        port map (
      I0 => memory_to_writeBack_REGFILE_WRITE_DATA(31),
      I1 => RegFilePlugin_regFile_reg_1_i_47_n_0,
      I2 => memory_to_writeBack_MEMORY_READ_DATA(31),
      I3 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      I4 => RegFilePlugin_regFile_reg_1_i_63_n_0,
      I5 => \_zz_2\,
      O => lastStageRegFileWrite_payload_data(31)
    );
RegFilePlugin_regFile_reg_1_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E222EEEE"
    )
        port map (
      I0 => memory_to_writeBack_REGFILE_WRITE_DATA(30),
      I1 => RegFilePlugin_regFile_reg_1_i_47_n_0,
      I2 => memory_to_writeBack_MEMORY_READ_DATA(30),
      I3 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      I4 => RegFilePlugin_regFile_reg_1_i_63_n_0,
      I5 => \_zz_2\,
      O => lastStageRegFileWrite_payload_data(30)
    );
RegFilePlugin_regFile_reg_1_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E222EEEE"
    )
        port map (
      I0 => memory_to_writeBack_REGFILE_WRITE_DATA(29),
      I1 => RegFilePlugin_regFile_reg_1_i_47_n_0,
      I2 => memory_to_writeBack_MEMORY_READ_DATA(29),
      I3 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      I4 => RegFilePlugin_regFile_reg_1_i_63_n_0,
      I5 => \_zz_2\,
      O => lastStageRegFileWrite_payload_data(29)
    );
RegFilePlugin_regFile_reg_1_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E222EEEE"
    )
        port map (
      I0 => memory_to_writeBack_REGFILE_WRITE_DATA(28),
      I1 => RegFilePlugin_regFile_reg_1_i_47_n_0,
      I2 => memory_to_writeBack_MEMORY_READ_DATA(28),
      I3 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      I4 => RegFilePlugin_regFile_reg_1_i_63_n_0,
      I5 => \_zz_2\,
      O => lastStageRegFileWrite_payload_data(28)
    );
RegFilePlugin_regFile_reg_1_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E222EEEE"
    )
        port map (
      I0 => memory_to_writeBack_REGFILE_WRITE_DATA(27),
      I1 => RegFilePlugin_regFile_reg_1_i_47_n_0,
      I2 => memory_to_writeBack_MEMORY_READ_DATA(27),
      I3 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      I4 => RegFilePlugin_regFile_reg_1_i_63_n_0,
      I5 => \_zz_2\,
      O => lastStageRegFileWrite_payload_data(27)
    );
RegFilePlugin_regFile_reg_1_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E222EEEE"
    )
        port map (
      I0 => memory_to_writeBack_REGFILE_WRITE_DATA(26),
      I1 => RegFilePlugin_regFile_reg_1_i_47_n_0,
      I2 => memory_to_writeBack_MEMORY_READ_DATA(26),
      I3 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      I4 => RegFilePlugin_regFile_reg_1_i_63_n_0,
      I5 => \_zz_2\,
      O => lastStageRegFileWrite_payload_data(26)
    );
RegFilePlugin_regFile_reg_1_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E222EEEE"
    )
        port map (
      I0 => memory_to_writeBack_REGFILE_WRITE_DATA(25),
      I1 => RegFilePlugin_regFile_reg_1_i_47_n_0,
      I2 => memory_to_writeBack_MEMORY_READ_DATA(25),
      I3 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      I4 => RegFilePlugin_regFile_reg_1_i_63_n_0,
      I5 => \_zz_2\,
      O => lastStageRegFileWrite_payload_data(25)
    );
RegFilePlugin_regFile_reg_1_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E222EEEE"
    )
        port map (
      I0 => memory_to_writeBack_REGFILE_WRITE_DATA(24),
      I1 => RegFilePlugin_regFile_reg_1_i_47_n_0,
      I2 => memory_to_writeBack_MEMORY_READ_DATA(24),
      I3 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      I4 => RegFilePlugin_regFile_reg_1_i_63_n_0,
      I5 => \_zz_2\,
      O => lastStageRegFileWrite_payload_data(24)
    );
RegFilePlugin_regFile_reg_1_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E222EEEE"
    )
        port map (
      I0 => memory_to_writeBack_REGFILE_WRITE_DATA(23),
      I1 => RegFilePlugin_regFile_reg_1_i_47_n_0,
      I2 => memory_to_writeBack_MEMORY_READ_DATA(23),
      I3 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      I4 => RegFilePlugin_regFile_reg_1_i_63_n_0,
      I5 => \_zz_2\,
      O => lastStageRegFileWrite_payload_data(23)
    );
RegFilePlugin_regFile_reg_1_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E222EEEE"
    )
        port map (
      I0 => memory_to_writeBack_REGFILE_WRITE_DATA(22),
      I1 => RegFilePlugin_regFile_reg_1_i_47_n_0,
      I2 => memory_to_writeBack_MEMORY_READ_DATA(22),
      I3 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      I4 => RegFilePlugin_regFile_reg_1_i_63_n_0,
      I5 => \_zz_2\,
      O => lastStageRegFileWrite_payload_data(22)
    );
RegFilePlugin_regFile_reg_1_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E222EEEE"
    )
        port map (
      I0 => memory_to_writeBack_REGFILE_WRITE_DATA(21),
      I1 => RegFilePlugin_regFile_reg_1_i_47_n_0,
      I2 => memory_to_writeBack_MEMORY_READ_DATA(21),
      I3 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      I4 => RegFilePlugin_regFile_reg_1_i_63_n_0,
      I5 => \_zz_2\,
      O => lastStageRegFileWrite_payload_data(21)
    );
RegFilePlugin_regFile_reg_1_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E222EEEE"
    )
        port map (
      I0 => memory_to_writeBack_REGFILE_WRITE_DATA(20),
      I1 => RegFilePlugin_regFile_reg_1_i_47_n_0,
      I2 => memory_to_writeBack_MEMORY_READ_DATA(20),
      I3 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      I4 => RegFilePlugin_regFile_reg_1_i_63_n_0,
      I5 => \_zz_2\,
      O => lastStageRegFileWrite_payload_data(20)
    );
RegFilePlugin_regFile_reg_1_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E222EEEE"
    )
        port map (
      I0 => memory_to_writeBack_REGFILE_WRITE_DATA(19),
      I1 => RegFilePlugin_regFile_reg_1_i_47_n_0,
      I2 => memory_to_writeBack_MEMORY_READ_DATA(19),
      I3 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      I4 => RegFilePlugin_regFile_reg_1_i_63_n_0,
      I5 => \_zz_2\,
      O => lastStageRegFileWrite_payload_data(19)
    );
RegFilePlugin_regFile_reg_1_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E222EEEE"
    )
        port map (
      I0 => memory_to_writeBack_REGFILE_WRITE_DATA(18),
      I1 => RegFilePlugin_regFile_reg_1_i_47_n_0,
      I2 => memory_to_writeBack_MEMORY_READ_DATA(18),
      I3 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      I4 => RegFilePlugin_regFile_reg_1_i_63_n_0,
      I5 => \_zz_2\,
      O => lastStageRegFileWrite_payload_data(18)
    );
RegFilePlugin_regFile_reg_1_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E222EEEE"
    )
        port map (
      I0 => memory_to_writeBack_REGFILE_WRITE_DATA(17),
      I1 => RegFilePlugin_regFile_reg_1_i_47_n_0,
      I2 => memory_to_writeBack_MEMORY_READ_DATA(17),
      I3 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      I4 => RegFilePlugin_regFile_reg_1_i_63_n_0,
      I5 => \_zz_2\,
      O => lastStageRegFileWrite_payload_data(17)
    );
RegFilePlugin_regFile_reg_1_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E222EEEE"
    )
        port map (
      I0 => memory_to_writeBack_REGFILE_WRITE_DATA(16),
      I1 => RegFilePlugin_regFile_reg_1_i_47_n_0,
      I2 => memory_to_writeBack_MEMORY_READ_DATA(16),
      I3 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      I4 => RegFilePlugin_regFile_reg_1_i_63_n_0,
      I5 => \_zz_2\,
      O => lastStageRegFileWrite_payload_data(16)
    );
RegFilePlugin_regFile_reg_1_i_43: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \_zz_2\,
      I1 => writeBack_arbitration_isValid,
      I2 => memory_to_writeBack_REGFILE_WRITE_VALID,
      O => lastStageRegFileWrite_valid
    );
RegFilePlugin_regFile_reg_1_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888880808088"
    )
        port map (
      I0 => memory_to_writeBack_MEMORY_ENABLE,
      I1 => writeBack_arbitration_isValid,
      I2 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      I3 => RegFilePlugin_regFile_reg_1_i_55_n_0,
      I4 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[14]\,
      I5 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[12]\,
      O => RegFilePlugin_regFile_reg_1_i_44_n_0
    );
RegFilePlugin_regFile_reg_1_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => memory_to_writeBack_MEMORY_READ_DATA(31),
      I1 => memory_to_writeBack_MEMORY_ADDRESS_LOW(1),
      I2 => memory_to_writeBack_MEMORY_ADDRESS_LOW(0),
      I3 => memory_to_writeBack_MEMORY_READ_DATA(15),
      O => RegFilePlugin_regFile_reg_1_i_45_n_0
    );
RegFilePlugin_regFile_reg_1_i_46: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[12]\,
      I1 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      O => RegFilePlugin_regFile_reg_1_i_46_n_0
    );
RegFilePlugin_regFile_reg_1_i_47: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => writeBack_arbitration_isValid,
      I1 => memory_to_writeBack_MEMORY_ENABLE,
      O => RegFilePlugin_regFile_reg_1_i_47_n_0
    );
RegFilePlugin_regFile_reg_1_i_48: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F008F8F"
    )
        port map (
      I0 => writeBack_arbitration_isValid,
      I1 => memory_to_writeBack_MEMORY_ENABLE,
      I2 => memory_to_writeBack_REGFILE_WRITE_DATA(14),
      I3 => RegFilePlugin_regFile_reg_1_i_64_n_0,
      I4 => RegFilePlugin_regFile_reg_1_i_44_n_0,
      O => RegFilePlugin_regFile_reg_1_i_48_n_0
    );
RegFilePlugin_regFile_reg_1_i_49: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F008F8F"
    )
        port map (
      I0 => writeBack_arbitration_isValid,
      I1 => memory_to_writeBack_MEMORY_ENABLE,
      I2 => memory_to_writeBack_REGFILE_WRITE_DATA(13),
      I3 => RegFilePlugin_regFile_reg_1_i_65_n_0,
      I4 => RegFilePlugin_regFile_reg_1_i_44_n_0,
      O => RegFilePlugin_regFile_reg_1_i_49_n_0
    );
RegFilePlugin_regFile_reg_1_i_50: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F008F8F"
    )
        port map (
      I0 => writeBack_arbitration_isValid,
      I1 => memory_to_writeBack_MEMORY_ENABLE,
      I2 => memory_to_writeBack_REGFILE_WRITE_DATA(12),
      I3 => RegFilePlugin_regFile_reg_1_i_66_n_0,
      I4 => RegFilePlugin_regFile_reg_1_i_44_n_0,
      O => RegFilePlugin_regFile_reg_1_i_50_n_0
    );
RegFilePlugin_regFile_reg_1_i_51: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F008F8F"
    )
        port map (
      I0 => writeBack_arbitration_isValid,
      I1 => memory_to_writeBack_MEMORY_ENABLE,
      I2 => memory_to_writeBack_REGFILE_WRITE_DATA(11),
      I3 => RegFilePlugin_regFile_reg_1_i_67_n_0,
      I4 => RegFilePlugin_regFile_reg_1_i_44_n_0,
      O => RegFilePlugin_regFile_reg_1_i_51_n_0
    );
RegFilePlugin_regFile_reg_1_i_52: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F008F8F"
    )
        port map (
      I0 => writeBack_arbitration_isValid,
      I1 => memory_to_writeBack_MEMORY_ENABLE,
      I2 => memory_to_writeBack_REGFILE_WRITE_DATA(10),
      I3 => RegFilePlugin_regFile_reg_1_i_68_n_0,
      I4 => RegFilePlugin_regFile_reg_1_i_44_n_0,
      O => RegFilePlugin_regFile_reg_1_i_52_n_0
    );
RegFilePlugin_regFile_reg_1_i_53: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F008F8F"
    )
        port map (
      I0 => writeBack_arbitration_isValid,
      I1 => memory_to_writeBack_MEMORY_ENABLE,
      I2 => memory_to_writeBack_REGFILE_WRITE_DATA(9),
      I3 => RegFilePlugin_regFile_reg_1_i_69_n_0,
      I4 => RegFilePlugin_regFile_reg_1_i_44_n_0,
      O => RegFilePlugin_regFile_reg_1_i_53_n_0
    );
RegFilePlugin_regFile_reg_1_i_54: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F008F8F"
    )
        port map (
      I0 => writeBack_arbitration_isValid,
      I1 => memory_to_writeBack_MEMORY_ENABLE,
      I2 => memory_to_writeBack_REGFILE_WRITE_DATA(8),
      I3 => RegFilePlugin_regFile_reg_1_i_70_n_0,
      I4 => RegFilePlugin_regFile_reg_1_i_44_n_0,
      O => RegFilePlugin_regFile_reg_1_i_54_n_0
    );
RegFilePlugin_regFile_reg_1_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3355000F3355FF"
    )
        port map (
      I0 => memory_to_writeBack_MEMORY_READ_DATA(15),
      I1 => memory_to_writeBack_MEMORY_READ_DATA(23),
      I2 => memory_to_writeBack_MEMORY_READ_DATA(31),
      I3 => memory_to_writeBack_MEMORY_ADDRESS_LOW(0),
      I4 => memory_to_writeBack_MEMORY_ADDRESS_LOW(1),
      I5 => memory_to_writeBack_MEMORY_READ_DATA(7),
      O => RegFilePlugin_regFile_reg_1_i_55_n_0
    );
RegFilePlugin_regFile_reg_1_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"550F0033550FFF33"
    )
        port map (
      I0 => memory_to_writeBack_MEMORY_READ_DATA(30),
      I1 => memory_to_writeBack_MEMORY_READ_DATA(6),
      I2 => memory_to_writeBack_MEMORY_READ_DATA(22),
      I3 => memory_to_writeBack_MEMORY_ADDRESS_LOW(0),
      I4 => memory_to_writeBack_MEMORY_ADDRESS_LOW(1),
      I5 => memory_to_writeBack_MEMORY_READ_DATA(14),
      O => RegFilePlugin_regFile_reg_1_i_56_n_0
    );
RegFilePlugin_regFile_reg_1_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"550F0033550FFF33"
    )
        port map (
      I0 => memory_to_writeBack_MEMORY_READ_DATA(29),
      I1 => memory_to_writeBack_MEMORY_READ_DATA(5),
      I2 => memory_to_writeBack_MEMORY_READ_DATA(21),
      I3 => memory_to_writeBack_MEMORY_ADDRESS_LOW(0),
      I4 => memory_to_writeBack_MEMORY_ADDRESS_LOW(1),
      I5 => memory_to_writeBack_MEMORY_READ_DATA(13),
      O => RegFilePlugin_regFile_reg_1_i_57_n_0
    );
RegFilePlugin_regFile_reg_1_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"550F0033550FFF33"
    )
        port map (
      I0 => memory_to_writeBack_MEMORY_READ_DATA(28),
      I1 => memory_to_writeBack_MEMORY_READ_DATA(4),
      I2 => memory_to_writeBack_MEMORY_READ_DATA(20),
      I3 => memory_to_writeBack_MEMORY_ADDRESS_LOW(0),
      I4 => memory_to_writeBack_MEMORY_ADDRESS_LOW(1),
      I5 => memory_to_writeBack_MEMORY_READ_DATA(12),
      O => RegFilePlugin_regFile_reg_1_i_58_n_0
    );
RegFilePlugin_regFile_reg_1_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"550F0033550FFF33"
    )
        port map (
      I0 => memory_to_writeBack_MEMORY_READ_DATA(27),
      I1 => memory_to_writeBack_MEMORY_READ_DATA(3),
      I2 => memory_to_writeBack_MEMORY_READ_DATA(19),
      I3 => memory_to_writeBack_MEMORY_ADDRESS_LOW(0),
      I4 => memory_to_writeBack_MEMORY_ADDRESS_LOW(1),
      I5 => memory_to_writeBack_MEMORY_READ_DATA(11),
      O => RegFilePlugin_regFile_reg_1_i_59_n_0
    );
RegFilePlugin_regFile_reg_1_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[11]\,
      I1 => \_zz_2\,
      O => lastStageRegFileWrite_payload_address(4)
    );
RegFilePlugin_regFile_reg_1_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"550F0033550FFF33"
    )
        port map (
      I0 => memory_to_writeBack_MEMORY_READ_DATA(26),
      I1 => memory_to_writeBack_MEMORY_READ_DATA(2),
      I2 => memory_to_writeBack_MEMORY_READ_DATA(18),
      I3 => memory_to_writeBack_MEMORY_ADDRESS_LOW(0),
      I4 => memory_to_writeBack_MEMORY_ADDRESS_LOW(1),
      I5 => memory_to_writeBack_MEMORY_READ_DATA(10),
      O => RegFilePlugin_regFile_reg_1_i_60_n_0
    );
RegFilePlugin_regFile_reg_1_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAA8AAA8AAFFFF"
    )
        port map (
      I0 => RegFilePlugin_regFile_reg_1_i_71_n_0,
      I1 => memory_to_writeBack_MEMORY_ADDRESS_LOW(0),
      I2 => memory_to_writeBack_MEMORY_ADDRESS_LOW(1),
      I3 => memory_to_writeBack_MEMORY_READ_DATA(1),
      I4 => RegFilePlugin_regFile_reg_1_i_47_n_0,
      I5 => memory_to_writeBack_REGFILE_WRITE_DATA(1),
      O => RegFilePlugin_regFile_reg_1_i_61_n_0
    );
RegFilePlugin_regFile_reg_1_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAA8AAA8AAFFFF"
    )
        port map (
      I0 => RegFilePlugin_regFile_reg_1_i_72_n_0,
      I1 => memory_to_writeBack_MEMORY_ADDRESS_LOW(0),
      I2 => memory_to_writeBack_MEMORY_ADDRESS_LOW(1),
      I3 => memory_to_writeBack_MEMORY_READ_DATA(0),
      I4 => RegFilePlugin_regFile_reg_1_i_47_n_0,
      I5 => memory_to_writeBack_REGFILE_WRITE_DATA(0),
      O => RegFilePlugin_regFile_reg_1_i_62_n_0
    );
RegFilePlugin_regFile_reg_1_i_63: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFCFEE"
    )
        port map (
      I0 => RegFilePlugin_regFile_reg_1_i_55_n_0,
      I1 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      I2 => RegFilePlugin_regFile_reg_1_i_45_n_0,
      I3 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[12]\,
      I4 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[14]\,
      O => RegFilePlugin_regFile_reg_1_i_63_n_0
    );
RegFilePlugin_regFile_reg_1_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3533353335330000"
    )
        port map (
      I0 => memory_to_writeBack_MEMORY_READ_DATA(30),
      I1 => memory_to_writeBack_MEMORY_READ_DATA(14),
      I2 => memory_to_writeBack_MEMORY_ADDRESS_LOW(0),
      I3 => memory_to_writeBack_MEMORY_ADDRESS_LOW(1),
      I4 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[12]\,
      I5 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      O => RegFilePlugin_regFile_reg_1_i_64_n_0
    );
RegFilePlugin_regFile_reg_1_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3533353335330000"
    )
        port map (
      I0 => memory_to_writeBack_MEMORY_READ_DATA(29),
      I1 => memory_to_writeBack_MEMORY_READ_DATA(13),
      I2 => memory_to_writeBack_MEMORY_ADDRESS_LOW(0),
      I3 => memory_to_writeBack_MEMORY_ADDRESS_LOW(1),
      I4 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[12]\,
      I5 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      O => RegFilePlugin_regFile_reg_1_i_65_n_0
    );
RegFilePlugin_regFile_reg_1_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355535553550000"
    )
        port map (
      I0 => memory_to_writeBack_MEMORY_READ_DATA(12),
      I1 => memory_to_writeBack_MEMORY_READ_DATA(28),
      I2 => memory_to_writeBack_MEMORY_ADDRESS_LOW(0),
      I3 => memory_to_writeBack_MEMORY_ADDRESS_LOW(1),
      I4 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[12]\,
      I5 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      O => RegFilePlugin_regFile_reg_1_i_66_n_0
    );
RegFilePlugin_regFile_reg_1_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355535553550000"
    )
        port map (
      I0 => memory_to_writeBack_MEMORY_READ_DATA(11),
      I1 => memory_to_writeBack_MEMORY_READ_DATA(27),
      I2 => memory_to_writeBack_MEMORY_ADDRESS_LOW(0),
      I3 => memory_to_writeBack_MEMORY_ADDRESS_LOW(1),
      I4 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[12]\,
      I5 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      O => RegFilePlugin_regFile_reg_1_i_67_n_0
    );
RegFilePlugin_regFile_reg_1_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3533353335330000"
    )
        port map (
      I0 => memory_to_writeBack_MEMORY_READ_DATA(26),
      I1 => memory_to_writeBack_MEMORY_READ_DATA(10),
      I2 => memory_to_writeBack_MEMORY_ADDRESS_LOW(0),
      I3 => memory_to_writeBack_MEMORY_ADDRESS_LOW(1),
      I4 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[12]\,
      I5 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      O => RegFilePlugin_regFile_reg_1_i_68_n_0
    );
RegFilePlugin_regFile_reg_1_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3533353335330000"
    )
        port map (
      I0 => memory_to_writeBack_MEMORY_READ_DATA(25),
      I1 => memory_to_writeBack_MEMORY_READ_DATA(9),
      I2 => memory_to_writeBack_MEMORY_ADDRESS_LOW(0),
      I3 => memory_to_writeBack_MEMORY_ADDRESS_LOW(1),
      I4 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[12]\,
      I5 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      O => RegFilePlugin_regFile_reg_1_i_69_n_0
    );
RegFilePlugin_regFile_reg_1_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[10]\,
      I1 => \_zz_2\,
      O => lastStageRegFileWrite_payload_address(3)
    );
RegFilePlugin_regFile_reg_1_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355535553550000"
    )
        port map (
      I0 => memory_to_writeBack_MEMORY_READ_DATA(8),
      I1 => memory_to_writeBack_MEMORY_READ_DATA(24),
      I2 => memory_to_writeBack_MEMORY_ADDRESS_LOW(0),
      I3 => memory_to_writeBack_MEMORY_ADDRESS_LOW(1),
      I4 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[12]\,
      I5 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      O => RegFilePlugin_regFile_reg_1_i_70_n_0
    );
RegFilePlugin_regFile_reg_1_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505000F0F0F0"
    )
        port map (
      I0 => memory_to_writeBack_MEMORY_READ_DATA(17),
      I1 => memory_to_writeBack_MEMORY_READ_DATA(25),
      I2 => RegFilePlugin_regFile_reg_1_i_47_n_0,
      I3 => memory_to_writeBack_MEMORY_READ_DATA(9),
      I4 => memory_to_writeBack_MEMORY_ADDRESS_LOW(0),
      I5 => memory_to_writeBack_MEMORY_ADDRESS_LOW(1),
      O => RegFilePlugin_regFile_reg_1_i_71_n_0
    );
RegFilePlugin_regFile_reg_1_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505000F03030F0F0"
    )
        port map (
      I0 => memory_to_writeBack_MEMORY_READ_DATA(24),
      I1 => memory_to_writeBack_MEMORY_READ_DATA(8),
      I2 => RegFilePlugin_regFile_reg_1_i_47_n_0,
      I3 => memory_to_writeBack_MEMORY_READ_DATA(16),
      I4 => memory_to_writeBack_MEMORY_ADDRESS_LOW(0),
      I5 => memory_to_writeBack_MEMORY_ADDRESS_LOW(1),
      O => RegFilePlugin_regFile_reg_1_i_72_n_0
    );
RegFilePlugin_regFile_reg_1_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[9]\,
      I1 => \_zz_2\,
      O => lastStageRegFileWrite_payload_address(2)
    );
RegFilePlugin_regFile_reg_1_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \memory_to_writeBack_INSTRUCTION_reg_n_0_[8]\,
      I1 => \_zz_2\,
      O => lastStageRegFileWrite_payload_address(1)
    );
RegFilePlugin_regFile_reg_2: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"1111",
      ADDRARDADDR(9 downto 5) => decode_RegFilePlugin_regFileReadAddress2(4 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 10) => B"1111",
      ADDRBWRADDR(9 downto 5) => lastStageRegFileWrite_payload_address(4 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => clock,
      CLKBWRCLK => clock,
      DIADI(15) => RegFilePlugin_regFile_reg_1_i_11_n_0,
      DIADI(14) => RegFilePlugin_regFile_reg_1_i_12_n_0,
      DIADI(13) => RegFilePlugin_regFile_reg_1_i_13_n_0,
      DIADI(12) => RegFilePlugin_regFile_reg_1_i_14_n_0,
      DIADI(11) => RegFilePlugin_regFile_reg_1_i_15_n_0,
      DIADI(10) => RegFilePlugin_regFile_reg_1_i_16_n_0,
      DIADI(9) => RegFilePlugin_regFile_reg_1_i_17_n_0,
      DIADI(8) => RegFilePlugin_regFile_reg_1_i_18_n_0,
      DIADI(7) => RegFilePlugin_regFile_reg_1_i_19_n_0,
      DIADI(6 downto 2) => lastStageRegFileWrite_payload_data(6 downto 2),
      DIADI(1) => RegFilePlugin_regFile_reg_1_i_25_n_0,
      DIADI(0) => RegFilePlugin_regFile_reg_1_i_26_n_0,
      DIBDI(15 downto 0) => lastStageRegFileWrite_payload_data(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => decode_to_execute_RS2(15 downto 0),
      DOBDO(15 downto 0) => decode_to_execute_RS2(31 downto 16),
      DOPADOP(1 downto 0) => NLW_RegFilePlugin_regFile_reg_2_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_RegFilePlugin_regFile_reg_2_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => when_CsrPlugin_l909_1,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => lastStageRegFileWrite_valid,
      WEBWE(2) => lastStageRegFileWrite_valid,
      WEBWE(1) => lastStageRegFileWrite_valid,
      WEBWE(0) => lastStageRegFileWrite_valid
    );
\_zz_2_reg\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => reset0,
      Q => \_zz_2\,
      R => '0'
    );
\_zz_CsrPlugin_csrMapping_readDataInit[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FA0"
    )
        port map (
      I0 => \_zz_CsrPlugin_csrMapping_readDataInit[0]_i_2_n_0\,
      I1 => dBus_cmd_payload_size(0),
      I2 => dBus_cmd_payload_size(1),
      I3 => IBusCachedPlugin_cache_n_532,
      O => \_zz_CsrPlugin_csrMapping_readDataInit[0]_i_1_n_0\
    );
\_zz_CsrPlugin_csrMapping_readDataInit[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF80"
    )
        port map (
      I0 => externalInterruptArray_regNext(0),
      I1 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[0]\,
      I2 => execute_CsrPlugin_csr_4032,
      I3 => \_zz_CsrPlugin_csrMapping_readDataInit[0]_i_4_n_0\,
      I4 => \_zz_CsrPlugin_csrMapping_readDataInit[0]_i_5_n_0\,
      O => \_zz_CsrPlugin_csrMapping_readDataInit[0]_i_2_n_0\
    );
\_zz_CsrPlugin_csrMapping_readDataInit[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => execute_CsrPlugin_csr_834,
      I1 => CsrPlugin_mcause_exceptionCode(0),
      I2 => execute_CsrPlugin_csr_835,
      I3 => \CsrPlugin_mtval_reg_n_0_[0]\,
      O => \_zz_CsrPlugin_csrMapping_readDataInit[0]_i_4_n_0\
    );
\_zz_CsrPlugin_csrMapping_readDataInit[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[0]\,
      I1 => execute_CsrPlugin_csr_3008,
      I2 => \CsrPlugin_mepc__0\(0),
      I3 => execute_CsrPlugin_csr_833,
      O => \_zz_CsrPlugin_csrMapping_readDataInit[0]_i_5_n_0\
    );
\_zz_CsrPlugin_csrMapping_readDataInit[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8B33"
    )
        port map (
      I0 => \_zz_CsrPlugin_csrMapping_readDataInit[1]_i_2_n_0\,
      I1 => \_zz_CsrPlugin_csrMapping_readDataInit[1]_i_3_n_0\,
      I2 => dBus_cmd_payload_size(0),
      I3 => dBus_cmd_payload_size(1),
      O => \_zz_CsrPlugin_csrMapping_readDataInit[1]_i_1_n_0\
    );
\_zz_CsrPlugin_csrMapping_readDataInit[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF80"
    )
        port map (
      I0 => externalInterruptArray_regNext(1),
      I1 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[1]\,
      I2 => execute_CsrPlugin_csr_4032,
      I3 => \_zz_CsrPlugin_csrMapping_readDataInit[1]_i_4_n_0\,
      I4 => \_zz_CsrPlugin_csrMapping_readDataInit[1]_i_5_n_0\,
      O => \_zz_CsrPlugin_csrMapping_readDataInit[1]_i_2_n_0\
    );
\_zz_CsrPlugin_csrMapping_readDataInit[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C7F"
    )
        port map (
      I0 => \_zz__zz_execute_SRC1_1\(1),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => decode_to_execute_SRC1_CTRL(1),
      I3 => decode_to_execute_RS1(1),
      O => \_zz_CsrPlugin_csrMapping_readDataInit[1]_i_3_n_0\
    );
\_zz_CsrPlugin_csrMapping_readDataInit[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => CsrPlugin_mcause_exceptionCode(1),
      I1 => execute_CsrPlugin_csr_834,
      I2 => \CsrPlugin_mtval_reg_n_0_[1]\,
      I3 => execute_CsrPlugin_csr_835,
      O => \_zz_CsrPlugin_csrMapping_readDataInit[1]_i_4_n_0\
    );
\_zz_CsrPlugin_csrMapping_readDataInit[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[1]\,
      I1 => execute_CsrPlugin_csr_3008,
      I2 => \CsrPlugin_mepc__0\(1),
      I3 => execute_CsrPlugin_csr_833,
      O => \_zz_CsrPlugin_csrMapping_readDataInit[1]_i_5_n_0\
    );
\_zz_CsrPlugin_csrMapping_readDataInit[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => execute_CsrPlugin_csr_3008,
      I1 => when_CsrPlugin_l909_1,
      I2 => decode_to_execute_CSR_WRITE_OPCODE,
      I3 => execute_arbitration_isValid_reg_n_0,
      I4 => decode_to_execute_IS_CSR,
      O => \_zz_CsrPlugin_csrMapping_readDataInit\
    );
\_zz_CsrPlugin_csrMapping_readDataInit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \_zz_CsrPlugin_csrMapping_readDataInit\,
      D => \_zz_CsrPlugin_csrMapping_readDataInit[0]_i_1_n_0\,
      Q => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[0]\,
      R => reset0
    );
\_zz_CsrPlugin_csrMapping_readDataInit_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \_zz_CsrPlugin_csrMapping_readDataInit\,
      D => \CsrPlugin_mtvec_base[8]_i_1_n_0\,
      Q => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[10]\,
      R => reset0
    );
\_zz_CsrPlugin_csrMapping_readDataInit_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \_zz_CsrPlugin_csrMapping_readDataInit\,
      D => \CsrPlugin_mtvec_base[9]_i_1_n_0\,
      Q => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[11]\,
      R => reset0
    );
\_zz_CsrPlugin_csrMapping_readDataInit_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \_zz_CsrPlugin_csrMapping_readDataInit\,
      D => \CsrPlugin_mtvec_base[10]_i_1_n_0\,
      Q => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[12]\,
      R => reset0
    );
\_zz_CsrPlugin_csrMapping_readDataInit_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \_zz_CsrPlugin_csrMapping_readDataInit\,
      D => \CsrPlugin_mtvec_base[11]_i_1_n_0\,
      Q => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[13]\,
      R => reset0
    );
\_zz_CsrPlugin_csrMapping_readDataInit_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \_zz_CsrPlugin_csrMapping_readDataInit\,
      D => \CsrPlugin_mtvec_base[12]_i_1_n_0\,
      Q => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[14]\,
      R => reset0
    );
\_zz_CsrPlugin_csrMapping_readDataInit_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \_zz_CsrPlugin_csrMapping_readDataInit\,
      D => \CsrPlugin_mtvec_base[13]_i_1_n_0\,
      Q => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[15]\,
      R => reset0
    );
\_zz_CsrPlugin_csrMapping_readDataInit_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \_zz_CsrPlugin_csrMapping_readDataInit\,
      D => \CsrPlugin_mtvec_base[14]_i_1_n_0\,
      Q => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[16]\,
      R => reset0
    );
\_zz_CsrPlugin_csrMapping_readDataInit_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \_zz_CsrPlugin_csrMapping_readDataInit\,
      D => \CsrPlugin_mtvec_base[15]_i_1_n_0\,
      Q => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[17]\,
      R => reset0
    );
\_zz_CsrPlugin_csrMapping_readDataInit_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \_zz_CsrPlugin_csrMapping_readDataInit\,
      D => \CsrPlugin_mtvec_base[16]_i_1_n_0\,
      Q => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[18]\,
      R => reset0
    );
\_zz_CsrPlugin_csrMapping_readDataInit_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \_zz_CsrPlugin_csrMapping_readDataInit\,
      D => \CsrPlugin_mtvec_base[17]_i_1_n_0\,
      Q => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[19]\,
      R => reset0
    );
\_zz_CsrPlugin_csrMapping_readDataInit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \_zz_CsrPlugin_csrMapping_readDataInit\,
      D => \_zz_CsrPlugin_csrMapping_readDataInit[1]_i_1_n_0\,
      Q => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[1]\,
      R => reset0
    );
\_zz_CsrPlugin_csrMapping_readDataInit_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \_zz_CsrPlugin_csrMapping_readDataInit\,
      D => \CsrPlugin_mtvec_base[18]_i_1_n_0\,
      Q => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[20]\,
      R => reset0
    );
\_zz_CsrPlugin_csrMapping_readDataInit_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \_zz_CsrPlugin_csrMapping_readDataInit\,
      D => \CsrPlugin_mtvec_base[19]_i_1_n_0\,
      Q => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[21]\,
      R => reset0
    );
\_zz_CsrPlugin_csrMapping_readDataInit_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \_zz_CsrPlugin_csrMapping_readDataInit\,
      D => \CsrPlugin_mtvec_base[20]_i_1_n_0\,
      Q => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[22]\,
      R => reset0
    );
\_zz_CsrPlugin_csrMapping_readDataInit_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \_zz_CsrPlugin_csrMapping_readDataInit\,
      D => \CsrPlugin_mtvec_base[21]_i_1_n_0\,
      Q => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[23]\,
      R => reset0
    );
\_zz_CsrPlugin_csrMapping_readDataInit_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \_zz_CsrPlugin_csrMapping_readDataInit\,
      D => \CsrPlugin_mtvec_base[22]_i_1_n_0\,
      Q => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[24]\,
      R => reset0
    );
\_zz_CsrPlugin_csrMapping_readDataInit_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \_zz_CsrPlugin_csrMapping_readDataInit\,
      D => \CsrPlugin_mtvec_base[23]_i_1_n_0\,
      Q => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[25]\,
      R => reset0
    );
\_zz_CsrPlugin_csrMapping_readDataInit_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \_zz_CsrPlugin_csrMapping_readDataInit\,
      D => \CsrPlugin_mtvec_base[24]_i_1_n_0\,
      Q => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[26]\,
      R => reset0
    );
\_zz_CsrPlugin_csrMapping_readDataInit_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \_zz_CsrPlugin_csrMapping_readDataInit\,
      D => \CsrPlugin_mtvec_base[25]_i_1_n_0\,
      Q => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[27]\,
      R => reset0
    );
\_zz_CsrPlugin_csrMapping_readDataInit_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \_zz_CsrPlugin_csrMapping_readDataInit\,
      D => \CsrPlugin_mtvec_base[26]_i_1_n_0\,
      Q => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[28]\,
      R => reset0
    );
\_zz_CsrPlugin_csrMapping_readDataInit_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \_zz_CsrPlugin_csrMapping_readDataInit\,
      D => \CsrPlugin_mtvec_base[27]_i_1_n_0\,
      Q => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[29]\,
      R => reset0
    );
\_zz_CsrPlugin_csrMapping_readDataInit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \_zz_CsrPlugin_csrMapping_readDataInit\,
      D => \CsrPlugin_mtvec_base[0]_i_1_n_0\,
      Q => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[2]\,
      R => reset0
    );
\_zz_CsrPlugin_csrMapping_readDataInit_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \_zz_CsrPlugin_csrMapping_readDataInit\,
      D => \CsrPlugin_mtvec_base[28]_i_1_n_0\,
      Q => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[30]\,
      R => reset0
    );
\_zz_CsrPlugin_csrMapping_readDataInit_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \_zz_CsrPlugin_csrMapping_readDataInit\,
      D => \CsrPlugin_mtvec_base[29]_i_2_n_0\,
      Q => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[31]\,
      R => reset0
    );
\_zz_CsrPlugin_csrMapping_readDataInit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \_zz_CsrPlugin_csrMapping_readDataInit\,
      D => \CsrPlugin_mtvec_base[1]_i_1_n_0\,
      Q => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[3]\,
      R => reset0
    );
\_zz_CsrPlugin_csrMapping_readDataInit_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \_zz_CsrPlugin_csrMapping_readDataInit\,
      D => \CsrPlugin_mtvec_base[2]_i_1_n_0\,
      Q => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[4]\,
      R => reset0
    );
\_zz_CsrPlugin_csrMapping_readDataInit_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \_zz_CsrPlugin_csrMapping_readDataInit\,
      D => \CsrPlugin_mtvec_base[3]_i_1_n_0\,
      Q => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[5]\,
      R => reset0
    );
\_zz_CsrPlugin_csrMapping_readDataInit_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \_zz_CsrPlugin_csrMapping_readDataInit\,
      D => \CsrPlugin_mtvec_base[4]_i_1_n_0\,
      Q => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[6]\,
      R => reset0
    );
\_zz_CsrPlugin_csrMapping_readDataInit_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \_zz_CsrPlugin_csrMapping_readDataInit\,
      D => \CsrPlugin_mtvec_base[5]_i_1_n_0\,
      Q => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[7]\,
      R => reset0
    );
\_zz_CsrPlugin_csrMapping_readDataInit_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \_zz_CsrPlugin_csrMapping_readDataInit\,
      D => \CsrPlugin_mtvec_base[6]_i_1_n_0\,
      Q => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[8]\,
      R => reset0
    );
\_zz_CsrPlugin_csrMapping_readDataInit_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \_zz_CsrPlugin_csrMapping_readDataInit\,
      D => \CsrPlugin_mtvec_base[7]_i_1_n_0\,
      Q => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[9]\,
      R => reset0
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => \_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_6_n_0\,
      I1 => when_Pipeline_l124_2,
      I2 => DebugPlugin_haltIt_reg_n_0,
      I3 => IBusCachedPlugin_fetchPc_booted,
      I4 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory,
      I5 => \_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_7_n_0\,
      O => \_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_5_n_0\
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000FFFF"
    )
        port map (
      I0 => writeBack_arbitration_isValid,
      I1 => memory_arbitration_isValid_reg_n_0,
      I2 => execute_arbitration_isValid_reg_n_0,
      I3 => decode_to_execute_DO_EBREAK,
      I4 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_3_n_0,
      O => \_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_6_n_0\
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => DebugPlugin_stepIt_reg_n_0,
      I1 => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg_n_0\,
      I2 => \_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg_n_0\,
      O => \_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_7_n_0\
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => IBusCachedPlugin_cache_n_561,
      Q => \_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg_n_0\,
      R => '0'
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready,
      D => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[10]\,
      Q => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(10),
      R => '0'
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready,
      D => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[11]\,
      Q => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(11),
      R => '0'
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready,
      D => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[12]\,
      Q => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(12),
      R => '0'
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready,
      D => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[13]\,
      Q => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(13),
      R => '0'
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready,
      D => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[14]\,
      Q => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(14),
      R => '0'
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready,
      D => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[15]\,
      Q => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(15),
      R => '0'
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready,
      D => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[16]\,
      Q => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(16),
      R => '0'
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready,
      D => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[17]\,
      Q => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(17),
      R => '0'
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready,
      D => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[18]\,
      Q => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(18),
      R => '0'
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready,
      D => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[19]\,
      Q => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(19),
      R => '0'
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready,
      D => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[20]\,
      Q => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(20),
      R => '0'
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready,
      D => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[21]\,
      Q => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(21),
      R => '0'
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready,
      D => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[22]\,
      Q => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(22),
      R => '0'
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready,
      D => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[23]\,
      Q => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(23),
      R => '0'
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready,
      D => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[24]\,
      Q => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(24),
      R => '0'
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready,
      D => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[25]\,
      Q => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(25),
      R => '0'
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready,
      D => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[26]\,
      Q => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(26),
      R => '0'
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready,
      D => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[27]\,
      Q => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(27),
      R => '0'
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready,
      D => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[28]\,
      Q => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(28),
      R => '0'
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready,
      D => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[29]\,
      Q => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(29),
      R => '0'
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready,
      D => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[2]\,
      Q => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(2),
      R => '0'
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready,
      D => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[30]\,
      Q => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(30),
      R => '0'
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready,
      D => IBusCachedPlugin_mmuBus_rsp_isIoAccess,
      Q => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(31),
      R => '0'
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready,
      D => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[3]\,
      Q => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(3),
      R => '0'
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready,
      D => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[4]\,
      Q => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(4),
      R => '0'
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready,
      D => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[5]\,
      Q => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(5),
      R => '0'
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready,
      D => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[6]\,
      Q => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(6),
      R => '0'
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready,
      D => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[7]\,
      Q => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(7),
      R => '0'
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready,
      D => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[8]\,
      Q => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(8),
      R => '0'
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready,
      D => \IBusCachedPlugin_fetchPc_pcReg_reg_n_0_[9]\,
      Q => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(9),
      R => '0'
    );
\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => IBusCachedPlugin_cache_n_560,
      Q => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg_n_0\,
      R => '0'
    );
\_zz_iBusWishbone_ADR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => IBusCachedPlugin_cache_n_146,
      Q => \_zz_iBusWishbone_ADR_reg_n_0_[0]\,
      R => reset0
    );
\_zz_iBusWishbone_ADR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => IBusCachedPlugin_cache_n_148,
      Q => \_zz_iBusWishbone_ADR_reg_n_0_[1]\,
      R => reset0
    );
\_zz_iBusWishbone_ADR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => IBusCachedPlugin_cache_n_149,
      Q => \_zz_iBusWishbone_ADR_reg_n_0_[2]\,
      R => reset0
    );
\_zz_iBus_rsp_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \_zz_iBusWishbone_ADR\,
      Q => \_zz_iBus_rsp_valid\,
      R => reset0
    );
\_zz_when_DebugPlugin_l244_reg\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \FSM_sequential_switch_Fetcher_l362_reg[0]_0\(0),
      Q => \_zz_when_DebugPlugin_l244\,
      R => '0'
    );
\dBus_cmd_rData_address[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => decode_to_execute_RS1(10),
      I1 => decode_to_execute_SRC1_CTRL(1),
      I2 => decode_to_execute_SRC1_CTRL(0),
      I3 => decode_to_execute_SRC2_FORCE_ZERO,
      I4 => \_zz_execute_SrcPlugin_addSub\(10),
      O => \dBus_cmd_rData_address[10]_i_1_n_0\
    );
\dBus_cmd_rData_address[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => decode_to_execute_RS1(11),
      I1 => decode_to_execute_SRC1_CTRL(1),
      I2 => decode_to_execute_SRC1_CTRL(0),
      I3 => decode_to_execute_SRC2_FORCE_ZERO,
      I4 => \_zz_execute_SrcPlugin_addSub\(11),
      O => \dBus_cmd_rData_address[11]_i_1_n_0\
    );
\dBus_cmd_rData_address[11]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10EFEF10"
    )
        port map (
      I0 => decode_to_execute_SRC1_CTRL(0),
      I1 => decode_to_execute_SRC1_CTRL(1),
      I2 => decode_to_execute_RS1(8),
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[8]_i_5_n_0\,
      I4 => decode_to_execute_SRC_USE_SUB_LESS,
      O => \dBus_cmd_rData_address[11]_i_10_n_0\
    );
\dBus_cmd_rData_address[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => decode_to_execute_RS1(11),
      I1 => decode_to_execute_SRC1_CTRL(1),
      I2 => decode_to_execute_SRC1_CTRL(0),
      O => \dBus_cmd_rData_address[11]_i_3_n_0\
    );
\dBus_cmd_rData_address[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => decode_to_execute_RS1(10),
      I1 => decode_to_execute_SRC1_CTRL(1),
      I2 => decode_to_execute_SRC1_CTRL(0),
      O => \dBus_cmd_rData_address[11]_i_4_n_0\
    );
\dBus_cmd_rData_address[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => decode_to_execute_RS1(9),
      I1 => decode_to_execute_SRC1_CTRL(1),
      I2 => decode_to_execute_SRC1_CTRL(0),
      O => \dBus_cmd_rData_address[11]_i_5_n_0\
    );
\dBus_cmd_rData_address[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => decode_to_execute_RS1(8),
      I1 => decode_to_execute_SRC1_CTRL(1),
      I2 => decode_to_execute_SRC1_CTRL(0),
      O => \dBus_cmd_rData_address[11]_i_6_n_0\
    );
\dBus_cmd_rData_address[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10EFEF10"
    )
        port map (
      I0 => decode_to_execute_SRC1_CTRL(0),
      I1 => decode_to_execute_SRC1_CTRL(1),
      I2 => decode_to_execute_RS1(11),
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[11]_i_6_n_0\,
      I4 => decode_to_execute_SRC_USE_SUB_LESS,
      O => \dBus_cmd_rData_address[11]_i_7_n_0\
    );
\dBus_cmd_rData_address[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10EFEF10"
    )
        port map (
      I0 => decode_to_execute_SRC1_CTRL(0),
      I1 => decode_to_execute_SRC1_CTRL(1),
      I2 => decode_to_execute_RS1(10),
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[10]_i_5_n_0\,
      I4 => decode_to_execute_SRC_USE_SUB_LESS,
      O => \dBus_cmd_rData_address[11]_i_8_n_0\
    );
\dBus_cmd_rData_address[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10EFEF10"
    )
        port map (
      I0 => decode_to_execute_SRC1_CTRL(0),
      I1 => decode_to_execute_SRC1_CTRL(1),
      I2 => decode_to_execute_RS1(9),
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[9]_i_5_n_0\,
      I4 => decode_to_execute_SRC_USE_SUB_LESS,
      O => \dBus_cmd_rData_address[11]_i_9_n_0\
    );
\dBus_cmd_rData_address[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => decode_to_execute_RS1(12),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => dBus_cmd_payload_size(0),
      I3 => decode_to_execute_SRC1_CTRL(1),
      I4 => decode_to_execute_SRC2_FORCE_ZERO,
      I5 => \_zz_execute_SrcPlugin_addSub\(12),
      O => \dBus_cmd_rData_address[12]_i_1_n_0\
    );
\dBus_cmd_rData_address[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => decode_to_execute_RS1(13),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => dBus_cmd_payload_size(1),
      I3 => decode_to_execute_SRC1_CTRL(1),
      I4 => decode_to_execute_SRC2_FORCE_ZERO,
      I5 => \_zz_execute_SrcPlugin_addSub\(13),
      O => \dBus_cmd_rData_address[13]_i_1_n_0\
    );
\dBus_cmd_rData_address[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => decode_to_execute_RS1(14),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => \decode_to_execute_INSTRUCTION_reg_n_0_[14]\,
      I3 => decode_to_execute_SRC1_CTRL(1),
      I4 => decode_to_execute_SRC2_FORCE_ZERO,
      I5 => \_zz_execute_SrcPlugin_addSub\(14),
      O => \dBus_cmd_rData_address[14]_i_1_n_0\
    );
\dBus_cmd_rData_address[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \_zz__zz_execute_SRC1_1\(0),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => decode_to_execute_RS1(15),
      I3 => decode_to_execute_SRC1_CTRL(1),
      I4 => decode_to_execute_SRC2_FORCE_ZERO,
      I5 => \_zz_execute_SrcPlugin_addSub\(15),
      O => \dBus_cmd_rData_address[15]_i_1_n_0\
    );
\dBus_cmd_rData_address[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \_zz__zz_execute_SRC1_1\(0),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => decode_to_execute_RS1(15),
      I3 => decode_to_execute_SRC1_CTRL(1),
      O => \dBus_cmd_rData_address[15]_i_3_n_0\
    );
\dBus_cmd_rData_address[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4700B800B8FF47"
    )
        port map (
      I0 => \_zz__zz_execute_SRC1_1\(0),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => decode_to_execute_RS1(15),
      I3 => decode_to_execute_SRC1_CTRL(1),
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[15]_i_5_n_0\,
      I5 => decode_to_execute_SRC_USE_SUB_LESS,
      O => \dBus_cmd_rData_address[15]_i_4_n_0\
    );
\dBus_cmd_rData_address[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF45404540BABF"
    )
        port map (
      I0 => decode_to_execute_SRC1_CTRL(1),
      I1 => \decode_to_execute_INSTRUCTION_reg_n_0_[14]\,
      I2 => decode_to_execute_SRC1_CTRL(0),
      I3 => decode_to_execute_RS1(14),
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[14]_i_6_n_0\,
      I5 => decode_to_execute_SRC_USE_SUB_LESS,
      O => \dBus_cmd_rData_address[15]_i_5_n_0\
    );
\dBus_cmd_rData_address[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF45404540BABF"
    )
        port map (
      I0 => decode_to_execute_SRC1_CTRL(1),
      I1 => dBus_cmd_payload_size(1),
      I2 => decode_to_execute_SRC1_CTRL(0),
      I3 => decode_to_execute_RS1(13),
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[13]_i_6_n_0\,
      I5 => decode_to_execute_SRC_USE_SUB_LESS,
      O => \dBus_cmd_rData_address[15]_i_6_n_0\
    );
\dBus_cmd_rData_address[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540BABFBABF4540"
    )
        port map (
      I0 => decode_to_execute_SRC1_CTRL(1),
      I1 => dBus_cmd_payload_size(0),
      I2 => decode_to_execute_SRC1_CTRL(0),
      I3 => decode_to_execute_RS1(12),
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[12]_i_5_n_0\,
      I5 => decode_to_execute_SRC_USE_SUB_LESS,
      O => \dBus_cmd_rData_address[15]_i_7_n_0\
    );
\dBus_cmd_rData_address[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \_zz__zz_execute_SRC1_1\(1),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => decode_to_execute_RS1(16),
      I3 => decode_to_execute_SRC1_CTRL(1),
      I4 => decode_to_execute_SRC2_FORCE_ZERO,
      I5 => \_zz_execute_SrcPlugin_addSub\(16),
      O => \dBus_cmd_rData_address[16]_i_1_n_0\
    );
\dBus_cmd_rData_address[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => decode_to_execute_RS1(17),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => \_zz__zz_execute_SRC1_1\(2),
      I3 => decode_to_execute_SRC1_CTRL(1),
      I4 => decode_to_execute_SRC2_FORCE_ZERO,
      I5 => \_zz_execute_SrcPlugin_addSub\(17),
      O => \dBus_cmd_rData_address[17]_i_1_n_0\
    );
\dBus_cmd_rData_address[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \_zz__zz_execute_SRC1_1\(3),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => decode_to_execute_RS1(18),
      I3 => decode_to_execute_SRC1_CTRL(1),
      I4 => decode_to_execute_SRC2_FORCE_ZERO,
      I5 => \_zz_execute_SrcPlugin_addSub\(18),
      O => \dBus_cmd_rData_address[18]_i_1_n_0\
    );
\dBus_cmd_rData_address[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \_zz__zz_execute_SRC1_1\(4),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => decode_to_execute_RS1(19),
      I3 => decode_to_execute_SRC1_CTRL(1),
      I4 => decode_to_execute_SRC2_FORCE_ZERO,
      I5 => \_zz_execute_SrcPlugin_addSub\(19),
      O => \dBus_cmd_rData_address[19]_i_1_n_0\
    );
\dBus_cmd_rData_address[19]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \_zz__zz_execute_SRC1_1\(4),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => decode_to_execute_RS1(19),
      I3 => decode_to_execute_SRC1_CTRL(1),
      O => \dBus_cmd_rData_address[19]_i_3_n_0\
    );
\dBus_cmd_rData_address[19]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \_zz__zz_execute_SRC1_1\(3),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => decode_to_execute_RS1(18),
      I3 => decode_to_execute_SRC1_CTRL(1),
      O => \dBus_cmd_rData_address[19]_i_4_n_0\
    );
\dBus_cmd_rData_address[19]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \_zz__zz_execute_SRC1_1\(1),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => decode_to_execute_RS1(16),
      I3 => decode_to_execute_SRC1_CTRL(1),
      O => \dBus_cmd_rData_address[19]_i_5_n_0\
    );
\dBus_cmd_rData_address[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4700B800B8FF47"
    )
        port map (
      I0 => \_zz__zz_execute_SRC1_1\(4),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => decode_to_execute_RS1(19),
      I3 => decode_to_execute_SRC1_CTRL(1),
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[19]_i_5_n_0\,
      I5 => decode_to_execute_SRC_USE_SUB_LESS,
      O => \dBus_cmd_rData_address[19]_i_6_n_0\
    );
\dBus_cmd_rData_address[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4700B800B8FF47"
    )
        port map (
      I0 => \_zz__zz_execute_SRC1_1\(3),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => decode_to_execute_RS1(18),
      I3 => decode_to_execute_SRC1_CTRL(1),
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[18]_i_5_n_0\,
      I5 => decode_to_execute_SRC_USE_SUB_LESS,
      O => \dBus_cmd_rData_address[19]_i_7_n_0\
    );
\dBus_cmd_rData_address[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF45404540BABF"
    )
        port map (
      I0 => decode_to_execute_SRC1_CTRL(1),
      I1 => \_zz__zz_execute_SRC1_1\(2),
      I2 => decode_to_execute_SRC1_CTRL(0),
      I3 => decode_to_execute_RS1(17),
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[17]_i_5_n_0\,
      I5 => decode_to_execute_SRC_USE_SUB_LESS,
      O => \dBus_cmd_rData_address[19]_i_8_n_0\
    );
\dBus_cmd_rData_address[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4700B800B8FF47"
    )
        port map (
      I0 => \_zz__zz_execute_SRC1_1\(1),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => decode_to_execute_RS1(16),
      I3 => decode_to_execute_SRC1_CTRL(1),
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[16]_i_5_n_0\,
      I5 => decode_to_execute_SRC_USE_SUB_LESS,
      O => \dBus_cmd_rData_address[19]_i_9_n_0\
    );
\dBus_cmd_rData_address[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => decode_to_execute_RS1(20),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => \decode_to_execute_INSTRUCTION_reg_n_0_[20]\,
      I3 => decode_to_execute_SRC1_CTRL(1),
      I4 => decode_to_execute_SRC2_FORCE_ZERO,
      I5 => \_zz_execute_SrcPlugin_addSub\(20),
      O => \dBus_cmd_rData_address[20]_i_1_n_0\
    );
\dBus_cmd_rData_address[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => decode_to_execute_RS1(21),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => \decode_to_execute_INSTRUCTION_reg_n_0_[21]\,
      I3 => decode_to_execute_SRC1_CTRL(1),
      I4 => decode_to_execute_SRC2_FORCE_ZERO,
      I5 => \_zz_execute_SrcPlugin_addSub\(21),
      O => \dBus_cmd_rData_address[21]_i_1_n_0\
    );
\dBus_cmd_rData_address[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => decode_to_execute_RS1(22),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => \decode_to_execute_INSTRUCTION_reg_n_0_[22]\,
      I3 => decode_to_execute_SRC1_CTRL(1),
      I4 => decode_to_execute_SRC2_FORCE_ZERO,
      I5 => \_zz_execute_SrcPlugin_addSub\(22),
      O => \dBus_cmd_rData_address[22]_i_1_n_0\
    );
\dBus_cmd_rData_address[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => decode_to_execute_RS1(23),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => \decode_to_execute_INSTRUCTION_reg_n_0_[23]\,
      I3 => decode_to_execute_SRC1_CTRL(1),
      I4 => decode_to_execute_SRC2_FORCE_ZERO,
      I5 => \_zz_execute_SrcPlugin_addSub\(23),
      O => \dBus_cmd_rData_address[23]_i_1_n_0\
    );
\dBus_cmd_rData_address[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540BABFBABF4540"
    )
        port map (
      I0 => decode_to_execute_SRC1_CTRL(1),
      I1 => \decode_to_execute_INSTRUCTION_reg_n_0_[23]\,
      I2 => decode_to_execute_SRC1_CTRL(0),
      I3 => decode_to_execute_RS1(23),
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[23]_i_5_n_0\,
      I5 => decode_to_execute_SRC_USE_SUB_LESS,
      O => \dBus_cmd_rData_address[23]_i_3_n_0\
    );
\dBus_cmd_rData_address[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF45404540BABF"
    )
        port map (
      I0 => decode_to_execute_SRC1_CTRL(1),
      I1 => \decode_to_execute_INSTRUCTION_reg_n_0_[22]\,
      I2 => decode_to_execute_SRC1_CTRL(0),
      I3 => decode_to_execute_RS1(22),
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[22]_i_5_n_0\,
      I5 => decode_to_execute_SRC_USE_SUB_LESS,
      O => \dBus_cmd_rData_address[23]_i_4_n_0\
    );
\dBus_cmd_rData_address[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF45404540BABF"
    )
        port map (
      I0 => decode_to_execute_SRC1_CTRL(1),
      I1 => \decode_to_execute_INSTRUCTION_reg_n_0_[21]\,
      I2 => decode_to_execute_SRC1_CTRL(0),
      I3 => decode_to_execute_RS1(21),
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[21]_i_5_n_0\,
      I5 => decode_to_execute_SRC_USE_SUB_LESS,
      O => \dBus_cmd_rData_address[23]_i_5_n_0\
    );
\dBus_cmd_rData_address[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF45404540BABF"
    )
        port map (
      I0 => decode_to_execute_SRC1_CTRL(1),
      I1 => \decode_to_execute_INSTRUCTION_reg_n_0_[20]\,
      I2 => decode_to_execute_SRC1_CTRL(0),
      I3 => decode_to_execute_RS1(20),
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[20]_i_5_n_0\,
      I5 => decode_to_execute_SRC_USE_SUB_LESS,
      O => \dBus_cmd_rData_address[23]_i_6_n_0\
    );
\dBus_cmd_rData_address[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => decode_to_execute_RS1(24),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => \decode_to_execute_INSTRUCTION_reg_n_0_[24]\,
      I3 => decode_to_execute_SRC1_CTRL(1),
      I4 => decode_to_execute_SRC2_FORCE_ZERO,
      I5 => \_zz_execute_SrcPlugin_addSub\(24),
      O => \dBus_cmd_rData_address[24]_i_1_n_0\
    );
\dBus_cmd_rData_address[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => decode_to_execute_RS1(25),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => \decode_to_execute_INSTRUCTION_reg_n_0_[25]\,
      I3 => decode_to_execute_SRC1_CTRL(1),
      I4 => decode_to_execute_SRC2_FORCE_ZERO,
      I5 => \_zz_execute_SrcPlugin_addSub\(25),
      O => \dBus_cmd_rData_address[25]_i_1_n_0\
    );
\dBus_cmd_rData_address[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => decode_to_execute_RS1(26),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => \decode_to_execute_INSTRUCTION_reg_n_0_[26]\,
      I3 => decode_to_execute_SRC1_CTRL(1),
      I4 => decode_to_execute_SRC2_FORCE_ZERO,
      I5 => \_zz_execute_SrcPlugin_addSub\(26),
      O => \dBus_cmd_rData_address[26]_i_1_n_0\
    );
\dBus_cmd_rData_address[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => decode_to_execute_RS1(27),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => \decode_to_execute_INSTRUCTION_reg_n_0_[27]\,
      I3 => decode_to_execute_SRC1_CTRL(1),
      I4 => decode_to_execute_SRC2_FORCE_ZERO,
      I5 => \_zz_execute_SrcPlugin_addSub\(27),
      O => \dBus_cmd_rData_address[27]_i_1_n_0\
    );
\dBus_cmd_rData_address[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540BABFBABF4540"
    )
        port map (
      I0 => decode_to_execute_SRC1_CTRL(1),
      I1 => \decode_to_execute_INSTRUCTION_reg_n_0_[27]\,
      I2 => decode_to_execute_SRC1_CTRL(0),
      I3 => decode_to_execute_RS1(27),
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[27]_i_5_n_0\,
      I5 => decode_to_execute_SRC_USE_SUB_LESS,
      O => \dBus_cmd_rData_address[27]_i_3_n_0\
    );
\dBus_cmd_rData_address[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540BABFBABF4540"
    )
        port map (
      I0 => decode_to_execute_SRC1_CTRL(1),
      I1 => \decode_to_execute_INSTRUCTION_reg_n_0_[26]\,
      I2 => decode_to_execute_SRC1_CTRL(0),
      I3 => decode_to_execute_RS1(26),
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[26]_i_5_n_0\,
      I5 => decode_to_execute_SRC_USE_SUB_LESS,
      O => \dBus_cmd_rData_address[27]_i_4_n_0\
    );
\dBus_cmd_rData_address[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF45404540BABF"
    )
        port map (
      I0 => decode_to_execute_SRC1_CTRL(1),
      I1 => \decode_to_execute_INSTRUCTION_reg_n_0_[25]\,
      I2 => decode_to_execute_SRC1_CTRL(0),
      I3 => decode_to_execute_RS1(25),
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[25]_i_5_n_0\,
      I5 => decode_to_execute_SRC_USE_SUB_LESS,
      O => \dBus_cmd_rData_address[27]_i_5_n_0\
    );
\dBus_cmd_rData_address[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF45404540BABF"
    )
        port map (
      I0 => decode_to_execute_SRC1_CTRL(1),
      I1 => \decode_to_execute_INSTRUCTION_reg_n_0_[24]\,
      I2 => decode_to_execute_SRC1_CTRL(0),
      I3 => decode_to_execute_RS1(24),
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[24]_i_5_n_0\,
      I5 => decode_to_execute_SRC_USE_SUB_LESS,
      O => \dBus_cmd_rData_address[27]_i_6_n_0\
    );
\dBus_cmd_rData_address[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => decode_to_execute_RS1(28),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => \decode_to_execute_INSTRUCTION_reg_n_0_[28]\,
      I3 => decode_to_execute_SRC1_CTRL(1),
      I4 => decode_to_execute_SRC2_FORCE_ZERO,
      I5 => \_zz_execute_SrcPlugin_addSub\(28),
      O => \dBus_cmd_rData_address[28]_i_1_n_0\
    );
\dBus_cmd_rData_address[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => decode_to_execute_RS1(29),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => \decode_to_execute_INSTRUCTION_reg_n_0_[29]\,
      I3 => decode_to_execute_SRC1_CTRL(1),
      I4 => decode_to_execute_SRC2_FORCE_ZERO,
      I5 => \_zz_execute_SrcPlugin_addSub\(29),
      O => \dBus_cmd_rData_address[29]_i_1_n_0\
    );
\dBus_cmd_rData_address[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF0CFFFFAF0C0000"
    )
        port map (
      I0 => \_zz__zz_execute_SRC1_1\(2),
      I1 => decode_to_execute_RS1(2),
      I2 => decode_to_execute_SRC1_CTRL(0),
      I3 => decode_to_execute_SRC1_CTRL(1),
      I4 => decode_to_execute_SRC2_FORCE_ZERO,
      I5 => \_zz_execute_SrcPlugin_addSub\(2),
      O => \dBus_cmd_rData_address[2]_i_1_n_0\
    );
\dBus_cmd_rData_address[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => decode_to_execute_RS1(30),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => \decode_to_execute_INSTRUCTION_reg_n_0_[30]\,
      I3 => decode_to_execute_SRC1_CTRL(1),
      I4 => decode_to_execute_SRC2_FORCE_ZERO,
      I5 => \_zz_execute_SrcPlugin_addSub\(30),
      O => \dBus_cmd_rData_address[30]_i_1_n_0\
    );
\dBus_cmd_rData_address[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => decode_to_execute_RS1(31),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => \_zz_execute_SRC2_1\,
      I3 => decode_to_execute_SRC1_CTRL(1),
      I4 => decode_to_execute_SRC2_FORCE_ZERO,
      I5 => \_zz_execute_SrcPlugin_addSub\(31),
      O => \dBus_cmd_rData_address[31]_i_1_n_0\
    );
\dBus_cmd_rData_address[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => decode_to_execute_SRC_USE_SUB_LESS,
      I1 => \dBus_cmd_rData_address[31]_i_7_n_0\,
      O => \dBus_cmd_rData_address[31]_i_3_n_0\
    );
\dBus_cmd_rData_address[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540BABFBABF4540"
    )
        port map (
      I0 => decode_to_execute_SRC1_CTRL(1),
      I1 => \decode_to_execute_INSTRUCTION_reg_n_0_[30]\,
      I2 => decode_to_execute_SRC1_CTRL(0),
      I3 => decode_to_execute_RS1(30),
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_5_n_0\,
      I5 => decode_to_execute_SRC_USE_SUB_LESS,
      O => \dBus_cmd_rData_address[31]_i_4_n_0\
    );
\dBus_cmd_rData_address[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540BABFBABF4540"
    )
        port map (
      I0 => decode_to_execute_SRC1_CTRL(1),
      I1 => \decode_to_execute_INSTRUCTION_reg_n_0_[29]\,
      I2 => decode_to_execute_SRC1_CTRL(0),
      I3 => decode_to_execute_RS1(29),
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[29]_i_5_n_0\,
      I5 => decode_to_execute_SRC_USE_SUB_LESS,
      O => \dBus_cmd_rData_address[31]_i_5_n_0\
    );
\dBus_cmd_rData_address[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540BABFBABF4540"
    )
        port map (
      I0 => decode_to_execute_SRC1_CTRL(1),
      I1 => \decode_to_execute_INSTRUCTION_reg_n_0_[28]\,
      I2 => decode_to_execute_SRC1_CTRL(0),
      I3 => decode_to_execute_RS1(28),
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[28]_i_5_n_0\,
      I5 => decode_to_execute_SRC_USE_SUB_LESS,
      O => \dBus_cmd_rData_address[31]_i_6_n_0\
    );
\dBus_cmd_rData_address[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1417D4D7EBE82B28"
    )
        port map (
      I0 => \_zz_execute_SRC2_1\,
      I1 => decode_to_execute_SRC2_CTRL(1),
      I2 => decode_to_execute_SRC2_CTRL(0),
      I3 => decode_to_execute_RS2(31),
      I4 => decode_to_execute_PC(31),
      I5 => \CsrPlugin_mtvec_base[29]_i_3_n_0\,
      O => \dBus_cmd_rData_address[31]_i_7_n_0\
    );
\dBus_cmd_rData_address[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8830FFFF88300000"
    )
        port map (
      I0 => \_zz__zz_execute_SRC1_1\(3),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => decode_to_execute_RS1(3),
      I3 => decode_to_execute_SRC1_CTRL(1),
      I4 => decode_to_execute_SRC2_FORCE_ZERO,
      I5 => \_zz_execute_SrcPlugin_addSub\(3),
      O => \dBus_cmd_rData_address[3]_i_1_n_0\
    );
\dBus_cmd_rData_address[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8830FFFF88300000"
    )
        port map (
      I0 => \_zz__zz_execute_SRC1_1\(4),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => decode_to_execute_RS1(4),
      I3 => decode_to_execute_SRC1_CTRL(1),
      I4 => decode_to_execute_SRC2_FORCE_ZERO,
      I5 => \_zz_execute_SrcPlugin_addSub\(4),
      O => \dBus_cmd_rData_address[4]_i_1_n_0\
    );
\dBus_cmd_rData_address[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => decode_to_execute_RS1(5),
      I1 => decode_to_execute_SRC1_CTRL(1),
      I2 => decode_to_execute_SRC1_CTRL(0),
      I3 => decode_to_execute_SRC2_FORCE_ZERO,
      I4 => \_zz_execute_SrcPlugin_addSub\(5),
      O => \dBus_cmd_rData_address[5]_i_1_n_0\
    );
\dBus_cmd_rData_address[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => decode_to_execute_RS1(6),
      I1 => decode_to_execute_SRC1_CTRL(1),
      I2 => decode_to_execute_SRC1_CTRL(0),
      I3 => decode_to_execute_SRC2_FORCE_ZERO,
      I4 => \_zz_execute_SrcPlugin_addSub\(6),
      O => \dBus_cmd_rData_address[6]_i_1_n_0\
    );
\dBus_cmd_rData_address[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => decode_to_execute_RS1(7),
      I1 => decode_to_execute_SRC1_CTRL(1),
      I2 => decode_to_execute_SRC1_CTRL(0),
      I3 => decode_to_execute_SRC2_FORCE_ZERO,
      I4 => \_zz_execute_SrcPlugin_addSub\(7),
      O => \dBus_cmd_rData_address[7]_i_1_n_0\
    );
\dBus_cmd_rData_address[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => decode_to_execute_RS1(7),
      I1 => decode_to_execute_SRC1_CTRL(1),
      I2 => decode_to_execute_SRC1_CTRL(0),
      O => \dBus_cmd_rData_address[7]_i_3_n_0\
    );
\dBus_cmd_rData_address[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => decode_to_execute_RS1(6),
      I1 => decode_to_execute_SRC1_CTRL(1),
      I2 => decode_to_execute_SRC1_CTRL(0),
      O => \dBus_cmd_rData_address[7]_i_4_n_0\
    );
\dBus_cmd_rData_address[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => decode_to_execute_RS1(5),
      I1 => decode_to_execute_SRC1_CTRL(1),
      I2 => decode_to_execute_SRC1_CTRL(0),
      O => \dBus_cmd_rData_address[7]_i_5_n_0\
    );
\dBus_cmd_rData_address[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10EFEF10"
    )
        port map (
      I0 => decode_to_execute_SRC1_CTRL(0),
      I1 => decode_to_execute_SRC1_CTRL(1),
      I2 => decode_to_execute_RS1(7),
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[7]_i_5_n_0\,
      I4 => decode_to_execute_SRC_USE_SUB_LESS,
      O => \dBus_cmd_rData_address[7]_i_6_n_0\
    );
\dBus_cmd_rData_address[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10EFEF10"
    )
        port map (
      I0 => decode_to_execute_SRC1_CTRL(0),
      I1 => decode_to_execute_SRC1_CTRL(1),
      I2 => decode_to_execute_RS1(6),
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[6]_i_5_n_0\,
      I4 => decode_to_execute_SRC_USE_SUB_LESS,
      O => \dBus_cmd_rData_address[7]_i_7_n_0\
    );
\dBus_cmd_rData_address[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10EFEF10"
    )
        port map (
      I0 => decode_to_execute_SRC1_CTRL(0),
      I1 => decode_to_execute_SRC1_CTRL(1),
      I2 => decode_to_execute_RS1(5),
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[5]_i_5_n_0\,
      I4 => decode_to_execute_SRC_USE_SUB_LESS,
      O => \dBus_cmd_rData_address[7]_i_8_n_0\
    );
\dBus_cmd_rData_address[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A4045BFB5BFBA404"
    )
        port map (
      I0 => decode_to_execute_SRC1_CTRL(1),
      I1 => decode_to_execute_RS1(4),
      I2 => decode_to_execute_SRC1_CTRL(0),
      I3 => \_zz__zz_execute_SRC1_1\(4),
      I4 => IBusCachedPlugin_cache_n_535,
      I5 => decode_to_execute_SRC_USE_SUB_LESS,
      O => \dBus_cmd_rData_address[7]_i_9_n_0\
    );
\dBus_cmd_rData_address[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => decode_to_execute_RS1(8),
      I1 => decode_to_execute_SRC1_CTRL(1),
      I2 => decode_to_execute_SRC1_CTRL(0),
      I3 => decode_to_execute_SRC2_FORCE_ZERO,
      I4 => \_zz_execute_SrcPlugin_addSub\(8),
      O => \dBus_cmd_rData_address[8]_i_1_n_0\
    );
\dBus_cmd_rData_address[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => decode_to_execute_RS1(9),
      I1 => decode_to_execute_SRC1_CTRL(1),
      I2 => decode_to_execute_SRC1_CTRL(0),
      I3 => decode_to_execute_SRC2_FORCE_ZERO,
      I4 => \_zz_execute_SrcPlugin_addSub\(9),
      O => \dBus_cmd_rData_address[9]_i_1_n_0\
    );
\dBus_cmd_rData_address_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => IBusCachedPlugin_cache_n_528,
      Q => \dBus_cmd_rData_address_reg_n_0_[0]\,
      R => '0'
    );
\dBus_cmd_rData_address_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_address[10]_i_1_n_0\,
      Q => \dBus_cmd_rData_address_reg_n_0_[10]\,
      R => '0'
    );
\dBus_cmd_rData_address_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_address[11]_i_1_n_0\,
      Q => \dBus_cmd_rData_address_reg_n_0_[11]\,
      R => '0'
    );
\dBus_cmd_rData_address_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dBus_cmd_rData_address_reg[7]_i_2_n_0\,
      CO(3) => \dBus_cmd_rData_address_reg[11]_i_2_n_0\,
      CO(2) => \dBus_cmd_rData_address_reg[11]_i_2_n_1\,
      CO(1) => \dBus_cmd_rData_address_reg[11]_i_2_n_2\,
      CO(0) => \dBus_cmd_rData_address_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \dBus_cmd_rData_address[11]_i_3_n_0\,
      DI(2) => \dBus_cmd_rData_address[11]_i_4_n_0\,
      DI(1) => \dBus_cmd_rData_address[11]_i_5_n_0\,
      DI(0) => \dBus_cmd_rData_address[11]_i_6_n_0\,
      O(3 downto 0) => \_zz_execute_SrcPlugin_addSub\(11 downto 8),
      S(3) => \dBus_cmd_rData_address[11]_i_7_n_0\,
      S(2) => \dBus_cmd_rData_address[11]_i_8_n_0\,
      S(1) => \dBus_cmd_rData_address[11]_i_9_n_0\,
      S(0) => \dBus_cmd_rData_address[11]_i_10_n_0\
    );
\dBus_cmd_rData_address_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_address[12]_i_1_n_0\,
      Q => \dBus_cmd_rData_address_reg_n_0_[12]\,
      R => '0'
    );
\dBus_cmd_rData_address_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_address[13]_i_1_n_0\,
      Q => \dBus_cmd_rData_address_reg_n_0_[13]\,
      R => '0'
    );
\dBus_cmd_rData_address_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_address[14]_i_1_n_0\,
      Q => \dBus_cmd_rData_address_reg_n_0_[14]\,
      R => '0'
    );
\dBus_cmd_rData_address_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_address[15]_i_1_n_0\,
      Q => \dBus_cmd_rData_address_reg_n_0_[15]\,
      R => '0'
    );
\dBus_cmd_rData_address_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dBus_cmd_rData_address_reg[11]_i_2_n_0\,
      CO(3) => \dBus_cmd_rData_address_reg[15]_i_2_n_0\,
      CO(2) => \dBus_cmd_rData_address_reg[15]_i_2_n_1\,
      CO(1) => \dBus_cmd_rData_address_reg[15]_i_2_n_2\,
      CO(0) => \dBus_cmd_rData_address_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \dBus_cmd_rData_address[15]_i_3_n_0\,
      DI(2) => \CsrPlugin_mtvec_base[12]_i_2_n_0\,
      DI(1) => \execute_to_memory_REGFILE_WRITE_DATA[14]_i_5_n_0\,
      DI(0) => \execute_to_memory_REGFILE_WRITE_DATA[13]_i_5_n_0\,
      O(3 downto 0) => \_zz_execute_SrcPlugin_addSub\(15 downto 12),
      S(3) => \dBus_cmd_rData_address[15]_i_4_n_0\,
      S(2) => \dBus_cmd_rData_address[15]_i_5_n_0\,
      S(1) => \dBus_cmd_rData_address[15]_i_6_n_0\,
      S(0) => \dBus_cmd_rData_address[15]_i_7_n_0\
    );
\dBus_cmd_rData_address_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_address[16]_i_1_n_0\,
      Q => \dBus_cmd_rData_address_reg_n_0_[16]\,
      R => '0'
    );
\dBus_cmd_rData_address_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_address[17]_i_1_n_0\,
      Q => \dBus_cmd_rData_address_reg_n_0_[17]\,
      R => '0'
    );
\dBus_cmd_rData_address_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_address[18]_i_1_n_0\,
      Q => \dBus_cmd_rData_address_reg_n_0_[18]\,
      R => '0'
    );
\dBus_cmd_rData_address_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_address[19]_i_1_n_0\,
      Q => \dBus_cmd_rData_address_reg_n_0_[19]\,
      R => '0'
    );
\dBus_cmd_rData_address_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dBus_cmd_rData_address_reg[15]_i_2_n_0\,
      CO(3) => \dBus_cmd_rData_address_reg[19]_i_2_n_0\,
      CO(2) => \dBus_cmd_rData_address_reg[19]_i_2_n_1\,
      CO(1) => \dBus_cmd_rData_address_reg[19]_i_2_n_2\,
      CO(0) => \dBus_cmd_rData_address_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \dBus_cmd_rData_address[19]_i_3_n_0\,
      DI(2) => \dBus_cmd_rData_address[19]_i_4_n_0\,
      DI(1) => \CsrPlugin_mtvec_base[15]_i_2_n_0\,
      DI(0) => \dBus_cmd_rData_address[19]_i_5_n_0\,
      O(3 downto 0) => \_zz_execute_SrcPlugin_addSub\(19 downto 16),
      S(3) => \dBus_cmd_rData_address[19]_i_6_n_0\,
      S(2) => \dBus_cmd_rData_address[19]_i_7_n_0\,
      S(1) => \dBus_cmd_rData_address[19]_i_8_n_0\,
      S(0) => \dBus_cmd_rData_address[19]_i_9_n_0\
    );
\dBus_cmd_rData_address_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_1_n_0\,
      Q => \dBus_cmd_rData_address_reg_n_0_[1]\,
      R => '0'
    );
\dBus_cmd_rData_address_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_address[20]_i_1_n_0\,
      Q => \dBus_cmd_rData_address_reg_n_0_[20]\,
      R => '0'
    );
\dBus_cmd_rData_address_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_address[21]_i_1_n_0\,
      Q => \dBus_cmd_rData_address_reg_n_0_[21]\,
      R => '0'
    );
\dBus_cmd_rData_address_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_address[22]_i_1_n_0\,
      Q => \dBus_cmd_rData_address_reg_n_0_[22]\,
      R => '0'
    );
\dBus_cmd_rData_address_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_address[23]_i_1_n_0\,
      Q => \dBus_cmd_rData_address_reg_n_0_[23]\,
      R => '0'
    );
\dBus_cmd_rData_address_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dBus_cmd_rData_address_reg[19]_i_2_n_0\,
      CO(3) => \dBus_cmd_rData_address_reg[23]_i_2_n_0\,
      CO(2) => \dBus_cmd_rData_address_reg[23]_i_2_n_1\,
      CO(1) => \dBus_cmd_rData_address_reg[23]_i_2_n_2\,
      CO(0) => \dBus_cmd_rData_address_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \CsrPlugin_mtvec_base[21]_i_2_n_0\,
      DI(2) => \CsrPlugin_mtvec_base[20]_i_2_n_0\,
      DI(1) => \CsrPlugin_mtvec_base[19]_i_2_n_0\,
      DI(0) => \CsrPlugin_mtvec_base[18]_i_2_n_0\,
      O(3 downto 0) => \_zz_execute_SrcPlugin_addSub\(23 downto 20),
      S(3) => \dBus_cmd_rData_address[23]_i_3_n_0\,
      S(2) => \dBus_cmd_rData_address[23]_i_4_n_0\,
      S(1) => \dBus_cmd_rData_address[23]_i_5_n_0\,
      S(0) => \dBus_cmd_rData_address[23]_i_6_n_0\
    );
\dBus_cmd_rData_address_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_address[24]_i_1_n_0\,
      Q => \dBus_cmd_rData_address_reg_n_0_[24]\,
      R => '0'
    );
\dBus_cmd_rData_address_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_address[25]_i_1_n_0\,
      Q => \dBus_cmd_rData_address_reg_n_0_[25]\,
      R => '0'
    );
\dBus_cmd_rData_address_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_address[26]_i_1_n_0\,
      Q => \dBus_cmd_rData_address_reg_n_0_[26]\,
      R => '0'
    );
\dBus_cmd_rData_address_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_address[27]_i_1_n_0\,
      Q => \dBus_cmd_rData_address_reg_n_0_[27]\,
      R => '0'
    );
\dBus_cmd_rData_address_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dBus_cmd_rData_address_reg[23]_i_2_n_0\,
      CO(3) => \dBus_cmd_rData_address_reg[27]_i_2_n_0\,
      CO(2) => \dBus_cmd_rData_address_reg[27]_i_2_n_1\,
      CO(1) => \dBus_cmd_rData_address_reg[27]_i_2_n_2\,
      CO(0) => \dBus_cmd_rData_address_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \CsrPlugin_mtvec_base[25]_i_2_n_0\,
      DI(2) => \CsrPlugin_mtvec_base[24]_i_2_n_0\,
      DI(1) => \CsrPlugin_mtvec_base[23]_i_2_n_0\,
      DI(0) => \CsrPlugin_mtvec_base[22]_i_2_n_0\,
      O(3 downto 0) => \_zz_execute_SrcPlugin_addSub\(27 downto 24),
      S(3) => \dBus_cmd_rData_address[27]_i_3_n_0\,
      S(2) => \dBus_cmd_rData_address[27]_i_4_n_0\,
      S(1) => \dBus_cmd_rData_address[27]_i_5_n_0\,
      S(0) => \dBus_cmd_rData_address[27]_i_6_n_0\
    );
\dBus_cmd_rData_address_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_address[28]_i_1_n_0\,
      Q => \dBus_cmd_rData_address_reg_n_0_[28]\,
      R => '0'
    );
\dBus_cmd_rData_address_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_address[29]_i_1_n_0\,
      Q => \dBus_cmd_rData_address_reg_n_0_[29]\,
      R => '0'
    );
\dBus_cmd_rData_address_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_address[2]_i_1_n_0\,
      Q => \dBus_cmd_rData_address_reg_n_0_[2]\,
      R => '0'
    );
\dBus_cmd_rData_address_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_address[30]_i_1_n_0\,
      Q => \dBus_cmd_rData_address_reg_n_0_[30]\,
      R => '0'
    );
\dBus_cmd_rData_address_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_address[31]_i_1_n_0\,
      Q => \dBus_cmd_rData_address_reg_n_0_[31]\,
      R => '0'
    );
\dBus_cmd_rData_address_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dBus_cmd_rData_address_reg[27]_i_2_n_0\,
      CO(3) => \NLW_dBus_cmd_rData_address_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \dBus_cmd_rData_address_reg[31]_i_2_n_1\,
      CO(1) => \dBus_cmd_rData_address_reg[31]_i_2_n_2\,
      CO(0) => \dBus_cmd_rData_address_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \CsrPlugin_mtvec_base[28]_i_2_n_0\,
      DI(1) => \CsrPlugin_mtvec_base[27]_i_2_n_0\,
      DI(0) => \CsrPlugin_mtvec_base[26]_i_2_n_0\,
      O(3 downto 0) => \_zz_execute_SrcPlugin_addSub\(31 downto 28),
      S(3) => \dBus_cmd_rData_address[31]_i_3_n_0\,
      S(2) => \dBus_cmd_rData_address[31]_i_4_n_0\,
      S(1) => \dBus_cmd_rData_address[31]_i_5_n_0\,
      S(0) => \dBus_cmd_rData_address[31]_i_6_n_0\
    );
\dBus_cmd_rData_address_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_address[3]_i_1_n_0\,
      Q => \dBus_cmd_rData_address_reg_n_0_[3]\,
      R => '0'
    );
\dBus_cmd_rData_address_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_address[4]_i_1_n_0\,
      Q => \dBus_cmd_rData_address_reg_n_0_[4]\,
      R => '0'
    );
\dBus_cmd_rData_address_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_address[5]_i_1_n_0\,
      Q => \dBus_cmd_rData_address_reg_n_0_[5]\,
      R => '0'
    );
\dBus_cmd_rData_address_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_address[6]_i_1_n_0\,
      Q => \dBus_cmd_rData_address_reg_n_0_[6]\,
      R => '0'
    );
\dBus_cmd_rData_address_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_address[7]_i_1_n_0\,
      Q => \dBus_cmd_rData_address_reg_n_0_[7]\,
      R => '0'
    );
\dBus_cmd_rData_address_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => IBusCachedPlugin_cache_n_556,
      CO(3) => \dBus_cmd_rData_address_reg[7]_i_2_n_0\,
      CO(2) => \dBus_cmd_rData_address_reg[7]_i_2_n_1\,
      CO(1) => \dBus_cmd_rData_address_reg[7]_i_2_n_2\,
      CO(0) => \dBus_cmd_rData_address_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \dBus_cmd_rData_address[7]_i_3_n_0\,
      DI(2) => \dBus_cmd_rData_address[7]_i_4_n_0\,
      DI(1) => \dBus_cmd_rData_address[7]_i_5_n_0\,
      DI(0) => \CsrPlugin_mtvec_base[2]_i_3_n_0\,
      O(3 downto 0) => \_zz_execute_SrcPlugin_addSub\(7 downto 4),
      S(3) => \dBus_cmd_rData_address[7]_i_6_n_0\,
      S(2) => \dBus_cmd_rData_address[7]_i_7_n_0\,
      S(1) => \dBus_cmd_rData_address[7]_i_8_n_0\,
      S(0) => \dBus_cmd_rData_address[7]_i_9_n_0\
    );
\dBus_cmd_rData_address_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_address[8]_i_1_n_0\,
      Q => \dBus_cmd_rData_address_reg_n_0_[8]\,
      R => '0'
    );
\dBus_cmd_rData_address_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_address[9]_i_1_n_0\,
      Q => \dBus_cmd_rData_address_reg_n_0_[9]\,
      R => '0'
    );
\dBus_cmd_rData_data[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => dBus_cmd_payload_size(1),
      I1 => decode_to_execute_RS2(10),
      I2 => dBus_cmd_payload_size(0),
      I3 => decode_to_execute_RS2(2),
      O => \dBus_cmd_rData_data[10]_i_1_n_0\
    );
\dBus_cmd_rData_data[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => dBus_cmd_payload_size(1),
      I1 => decode_to_execute_RS2(11),
      I2 => dBus_cmd_payload_size(0),
      I3 => decode_to_execute_RS2(3),
      O => \dBus_cmd_rData_data[11]_i_1_n_0\
    );
\dBus_cmd_rData_data[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => dBus_cmd_payload_size(1),
      I1 => decode_to_execute_RS2(12),
      I2 => dBus_cmd_payload_size(0),
      I3 => decode_to_execute_RS2(4),
      O => \dBus_cmd_rData_data[12]_i_1_n_0\
    );
\dBus_cmd_rData_data[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => dBus_cmd_payload_size(1),
      I1 => decode_to_execute_RS2(13),
      I2 => dBus_cmd_payload_size(0),
      I3 => decode_to_execute_RS2(5),
      O => \dBus_cmd_rData_data[13]_i_1_n_0\
    );
\dBus_cmd_rData_data[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => dBus_cmd_payload_size(1),
      I1 => decode_to_execute_RS2(14),
      I2 => dBus_cmd_payload_size(0),
      I3 => decode_to_execute_RS2(6),
      O => \dBus_cmd_rData_data[14]_i_1_n_0\
    );
\dBus_cmd_rData_data[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => dBus_cmd_payload_size(1),
      I1 => decode_to_execute_RS2(15),
      I2 => dBus_cmd_payload_size(0),
      I3 => decode_to_execute_RS2(7),
      O => \dBus_cmd_rData_data[15]_i_1_n_0\
    );
\dBus_cmd_rData_data[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => decode_to_execute_RS2(16),
      I1 => dBus_cmd_payload_size(1),
      I2 => decode_to_execute_RS2(0),
      O => \dBus_cmd_rData_data[16]_i_1_n_0\
    );
\dBus_cmd_rData_data[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => decode_to_execute_RS2(17),
      I1 => dBus_cmd_payload_size(1),
      I2 => decode_to_execute_RS2(1),
      O => \dBus_cmd_rData_data[17]_i_1_n_0\
    );
\dBus_cmd_rData_data[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => decode_to_execute_RS2(18),
      I1 => dBus_cmd_payload_size(1),
      I2 => decode_to_execute_RS2(2),
      O => \dBus_cmd_rData_data[18]_i_1_n_0\
    );
\dBus_cmd_rData_data[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => decode_to_execute_RS2(19),
      I1 => dBus_cmd_payload_size(1),
      I2 => decode_to_execute_RS2(3),
      O => \dBus_cmd_rData_data[19]_i_1_n_0\
    );
\dBus_cmd_rData_data[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => decode_to_execute_RS2(20),
      I1 => dBus_cmd_payload_size(1),
      I2 => decode_to_execute_RS2(4),
      O => \dBus_cmd_rData_data[20]_i_1_n_0\
    );
\dBus_cmd_rData_data[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => decode_to_execute_RS2(21),
      I1 => dBus_cmd_payload_size(1),
      I2 => decode_to_execute_RS2(5),
      O => \dBus_cmd_rData_data[21]_i_1_n_0\
    );
\dBus_cmd_rData_data[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => decode_to_execute_RS2(22),
      I1 => dBus_cmd_payload_size(1),
      I2 => decode_to_execute_RS2(6),
      O => \dBus_cmd_rData_data[22]_i_1_n_0\
    );
\dBus_cmd_rData_data[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => decode_to_execute_RS2(23),
      I1 => dBus_cmd_payload_size(1),
      I2 => decode_to_execute_RS2(7),
      O => \dBus_cmd_rData_data[23]_i_1_n_0\
    );
\dBus_cmd_rData_data[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => decode_to_execute_RS2(24),
      I1 => dBus_cmd_payload_size(1),
      I2 => decode_to_execute_RS2(8),
      I3 => dBus_cmd_payload_size(0),
      I4 => decode_to_execute_RS2(0),
      O => \dBus_cmd_rData_data[24]_i_1_n_0\
    );
\dBus_cmd_rData_data[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => decode_to_execute_RS2(25),
      I1 => dBus_cmd_payload_size(1),
      I2 => decode_to_execute_RS2(9),
      I3 => dBus_cmd_payload_size(0),
      I4 => decode_to_execute_RS2(1),
      O => \dBus_cmd_rData_data[25]_i_1_n_0\
    );
\dBus_cmd_rData_data[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => decode_to_execute_RS2(26),
      I1 => dBus_cmd_payload_size(1),
      I2 => decode_to_execute_RS2(10),
      I3 => dBus_cmd_payload_size(0),
      I4 => decode_to_execute_RS2(2),
      O => \dBus_cmd_rData_data[26]_i_1_n_0\
    );
\dBus_cmd_rData_data[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => decode_to_execute_RS2(27),
      I1 => dBus_cmd_payload_size(1),
      I2 => decode_to_execute_RS2(11),
      I3 => dBus_cmd_payload_size(0),
      I4 => decode_to_execute_RS2(3),
      O => \dBus_cmd_rData_data[27]_i_1_n_0\
    );
\dBus_cmd_rData_data[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => decode_to_execute_RS2(28),
      I1 => dBus_cmd_payload_size(1),
      I2 => decode_to_execute_RS2(12),
      I3 => dBus_cmd_payload_size(0),
      I4 => decode_to_execute_RS2(4),
      O => \dBus_cmd_rData_data[28]_i_1_n_0\
    );
\dBus_cmd_rData_data[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => decode_to_execute_RS2(29),
      I1 => dBus_cmd_payload_size(1),
      I2 => decode_to_execute_RS2(13),
      I3 => dBus_cmd_payload_size(0),
      I4 => decode_to_execute_RS2(5),
      O => \dBus_cmd_rData_data[29]_i_1_n_0\
    );
\dBus_cmd_rData_data[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => decode_to_execute_RS2(30),
      I1 => dBus_cmd_payload_size(1),
      I2 => decode_to_execute_RS2(14),
      I3 => dBus_cmd_payload_size(0),
      I4 => decode_to_execute_RS2(6),
      O => \dBus_cmd_rData_data[30]_i_1_n_0\
    );
\dBus_cmd_rData_data[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => decode_to_execute_RS2(31),
      I1 => dBus_cmd_payload_size(1),
      I2 => decode_to_execute_RS2(15),
      I3 => dBus_cmd_payload_size(0),
      I4 => decode_to_execute_RS2(7),
      O => \dBus_cmd_rData_data[31]_i_1_n_0\
    );
\dBus_cmd_rData_data[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => dBus_cmd_payload_size(1),
      I1 => decode_to_execute_RS2(8),
      I2 => dBus_cmd_payload_size(0),
      I3 => decode_to_execute_RS2(0),
      O => \dBus_cmd_rData_data[8]_i_1_n_0\
    );
\dBus_cmd_rData_data[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => dBus_cmd_payload_size(1),
      I1 => decode_to_execute_RS2(9),
      I2 => dBus_cmd_payload_size(0),
      I3 => decode_to_execute_RS2(1),
      O => \dBus_cmd_rData_data[9]_i_1_n_0\
    );
\dBus_cmd_rData_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => decode_to_execute_RS2(0),
      Q => \dBus_cmd_rData_data_reg_n_0_[0]\,
      R => '0'
    );
\dBus_cmd_rData_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_data[10]_i_1_n_0\,
      Q => \dBus_cmd_rData_data_reg_n_0_[10]\,
      R => '0'
    );
\dBus_cmd_rData_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_data[11]_i_1_n_0\,
      Q => \dBus_cmd_rData_data_reg_n_0_[11]\,
      R => '0'
    );
\dBus_cmd_rData_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_data[12]_i_1_n_0\,
      Q => \dBus_cmd_rData_data_reg_n_0_[12]\,
      R => '0'
    );
\dBus_cmd_rData_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_data[13]_i_1_n_0\,
      Q => \dBus_cmd_rData_data_reg_n_0_[13]\,
      R => '0'
    );
\dBus_cmd_rData_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_data[14]_i_1_n_0\,
      Q => \dBus_cmd_rData_data_reg_n_0_[14]\,
      R => '0'
    );
\dBus_cmd_rData_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_data[15]_i_1_n_0\,
      Q => \dBus_cmd_rData_data_reg_n_0_[15]\,
      R => '0'
    );
\dBus_cmd_rData_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_data[16]_i_1_n_0\,
      Q => \dBus_cmd_rData_data_reg_n_0_[16]\,
      R => '0'
    );
\dBus_cmd_rData_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_data[17]_i_1_n_0\,
      Q => \dBus_cmd_rData_data_reg_n_0_[17]\,
      R => '0'
    );
\dBus_cmd_rData_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_data[18]_i_1_n_0\,
      Q => \dBus_cmd_rData_data_reg_n_0_[18]\,
      R => '0'
    );
\dBus_cmd_rData_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_data[19]_i_1_n_0\,
      Q => \dBus_cmd_rData_data_reg_n_0_[19]\,
      R => '0'
    );
\dBus_cmd_rData_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => decode_to_execute_RS2(1),
      Q => \dBus_cmd_rData_data_reg_n_0_[1]\,
      R => '0'
    );
\dBus_cmd_rData_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_data[20]_i_1_n_0\,
      Q => \dBus_cmd_rData_data_reg_n_0_[20]\,
      R => '0'
    );
\dBus_cmd_rData_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_data[21]_i_1_n_0\,
      Q => \dBus_cmd_rData_data_reg_n_0_[21]\,
      R => '0'
    );
\dBus_cmd_rData_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_data[22]_i_1_n_0\,
      Q => \dBus_cmd_rData_data_reg_n_0_[22]\,
      R => '0'
    );
\dBus_cmd_rData_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_data[23]_i_1_n_0\,
      Q => \dBus_cmd_rData_data_reg_n_0_[23]\,
      R => '0'
    );
\dBus_cmd_rData_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_data[24]_i_1_n_0\,
      Q => \^dbus_cmd_rdata_data_reg[31]_1\(0),
      R => '0'
    );
\dBus_cmd_rData_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_data[25]_i_1_n_0\,
      Q => \^dbus_cmd_rdata_data_reg[31]_1\(1),
      R => '0'
    );
\dBus_cmd_rData_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_data[26]_i_1_n_0\,
      Q => \^dbus_cmd_rdata_data_reg[31]_1\(2),
      R => '0'
    );
\dBus_cmd_rData_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_data[27]_i_1_n_0\,
      Q => \^dbus_cmd_rdata_data_reg[31]_1\(3),
      R => '0'
    );
\dBus_cmd_rData_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_data[28]_i_1_n_0\,
      Q => \^dbus_cmd_rdata_data_reg[31]_1\(4),
      R => '0'
    );
\dBus_cmd_rData_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_data[29]_i_1_n_0\,
      Q => \^dbus_cmd_rdata_data_reg[31]_1\(5),
      R => '0'
    );
\dBus_cmd_rData_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => decode_to_execute_RS2(2),
      Q => \dBus_cmd_rData_data_reg_n_0_[2]\,
      R => '0'
    );
\dBus_cmd_rData_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_data[30]_i_1_n_0\,
      Q => \^dbus_cmd_rdata_data_reg[31]_1\(6),
      R => '0'
    );
\dBus_cmd_rData_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_data[31]_i_1_n_0\,
      Q => \^dbus_cmd_rdata_data_reg[31]_1\(7),
      R => '0'
    );
\dBus_cmd_rData_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => decode_to_execute_RS2(3),
      Q => \dBus_cmd_rData_data_reg_n_0_[3]\,
      R => '0'
    );
\dBus_cmd_rData_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => decode_to_execute_RS2(4),
      Q => \dBus_cmd_rData_data_reg_n_0_[4]\,
      R => '0'
    );
\dBus_cmd_rData_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => decode_to_execute_RS2(5),
      Q => \dBus_cmd_rData_data_reg_n_0_[5]\,
      R => '0'
    );
\dBus_cmd_rData_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => decode_to_execute_RS2(6),
      Q => \dBus_cmd_rData_data_reg_n_0_[6]\,
      R => '0'
    );
\dBus_cmd_rData_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => decode_to_execute_RS2(7),
      Q => \dBus_cmd_rData_data_reg_n_0_[7]\,
      R => '0'
    );
\dBus_cmd_rData_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_data[8]_i_1_n_0\,
      Q => \dBus_cmd_rData_data_reg_n_0_[8]\,
      R => '0'
    );
\dBus_cmd_rData_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => \dBus_cmd_rData_data[9]_i_1_n_0\,
      Q => \dBus_cmd_rData_data_reg_n_0_[9]\,
      R => '0'
    );
\dBus_cmd_rData_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => dBus_cmd_payload_size(0),
      Q => \dBus_cmd_rData_size_reg_n_0_[0]\,
      R => '0'
    );
\dBus_cmd_rData_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => dBus_cmd_payload_size(1),
      Q => p_0_in0,
      R => '0'
    );
dBus_cmd_rData_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => dBus_cmd_ready,
      D => decode_to_execute_MEMORY_STORE,
      Q => dBus_cmd_rData_wr_reg_n_0,
      R => '0'
    );
dBus_cmd_rValid_inv_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFD5555"
    )
        port map (
      I0 => dBus_cmd_rValid_inv_i_2_n_0,
      I1 => IBusCachedPlugin_cache_n_513,
      I2 => IBusCachedPlugin_cache_n_512,
      I3 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_2_n_0,
      I4 => dBus_cmd_ready,
      I5 => reset0,
      O => dBus_cmd_rValid_inv_i_1_n_0
    );
dBus_cmd_rValid_inv_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF01FF"
    )
        port map (
      I0 => count_reg_10_sn_1,
      I1 => IBusCachedPlugin_cache_n_385,
      I2 => \^litespi_grant_reg\,
      I3 => grant_reg(0),
      I4 => dBus_cmd_ready,
      O => dBus_cmd_rValid_inv_i_2_n_0
    );
dBus_cmd_rValid_reg_inv: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => '1',
      D => dBus_cmd_rValid_inv_i_1_n_0,
      Q => dBus_cmd_ready,
      R => '0'
    );
\decode_to_execute_ALU_BITWISE_CTRL_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_decode_ALU_BITWISE_CTRL_2\(0),
      Q => decode_to_execute_ALU_BITWISE_CTRL(0),
      R => '0'
    );
\decode_to_execute_ALU_CTRL_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz__zz_decode_ENV_CTRL_2_85\,
      Q => decode_to_execute_ALU_CTRL(0),
      R => '0'
    );
\decode_to_execute_ALU_CTRL_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_decode_ALU_CTRL_2\(1),
      Q => decode_to_execute_ALU_CTRL(1),
      R => '0'
    );
\decode_to_execute_BRANCH_CTRL_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_n_30,
      Q => decode_to_execute_BRANCH_CTRL(0),
      R => '0'
    );
\decode_to_execute_BRANCH_CTRL_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_decode_BRANCH_CTRL_2\(1),
      Q => decode_to_execute_BRANCH_CTRL(1),
      R => '0'
    );
decode_to_execute_CSR_WRITE_OPCODE_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => decode_CSR_WRITE_OPCODE,
      Q => decode_to_execute_CSR_WRITE_OPCODE,
      R => '0'
    );
decode_to_execute_DO_EBREAK_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => decode_DO_EBREAK,
      Q => decode_to_execute_DO_EBREAK,
      R => '0'
    );
\decode_to_execute_ENV_CTRL_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz__zz_decode_ENV_CTRL_2_3\,
      Q => decode_to_execute_ENV_CTRL(0),
      R => '0'
    );
\decode_to_execute_ENV_CTRL_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_decode_ENV_CTRL_7\(1),
      Q => decode_to_execute_ENV_CTRL(1),
      R => '0'
    );
\decode_to_execute_INSTRUCTION_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_io_cpu_decode_data(0),
      Q => \decode_to_execute_INSTRUCTION_reg_n_0_[0]\,
      R => '0'
    );
\decode_to_execute_INSTRUCTION_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_io_cpu_decode_data(10),
      Q => p_1_in1_in(3),
      R => '0'
    );
\decode_to_execute_INSTRUCTION_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_io_cpu_decode_data(11),
      Q => p_1_in1_in(4),
      R => '0'
    );
\decode_to_execute_INSTRUCTION_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_io_cpu_decode_data(12),
      Q => dBus_cmd_payload_size(0),
      R => '0'
    );
\decode_to_execute_INSTRUCTION_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_io_cpu_decode_data(13),
      Q => dBus_cmd_payload_size(1),
      R => '0'
    );
\decode_to_execute_INSTRUCTION_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_io_cpu_decode_data(14),
      Q => \decode_to_execute_INSTRUCTION_reg_n_0_[14]\,
      R => '0'
    );
\decode_to_execute_INSTRUCTION_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_io_cpu_decode_data(15),
      Q => \_zz__zz_execute_SRC1_1\(0),
      R => '0'
    );
\decode_to_execute_INSTRUCTION_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_io_cpu_decode_data(16),
      Q => \_zz__zz_execute_SRC1_1\(1),
      R => '0'
    );
\decode_to_execute_INSTRUCTION_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_io_cpu_decode_data(17),
      Q => \_zz__zz_execute_SRC1_1\(2),
      R => '0'
    );
\decode_to_execute_INSTRUCTION_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_io_cpu_decode_data(18),
      Q => \_zz__zz_execute_SRC1_1\(3),
      R => '0'
    );
\decode_to_execute_INSTRUCTION_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_io_cpu_decode_data(19),
      Q => \_zz__zz_execute_SRC1_1\(4),
      R => '0'
    );
\decode_to_execute_INSTRUCTION_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_io_cpu_decode_data(1),
      Q => \decode_to_execute_INSTRUCTION_reg_n_0_[1]\,
      R => '0'
    );
\decode_to_execute_INSTRUCTION_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_io_cpu_decode_data(20),
      Q => \decode_to_execute_INSTRUCTION_reg_n_0_[20]\,
      R => '0'
    );
\decode_to_execute_INSTRUCTION_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_io_cpu_decode_data(21),
      Q => \decode_to_execute_INSTRUCTION_reg_n_0_[21]\,
      R => '0'
    );
\decode_to_execute_INSTRUCTION_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_io_cpu_decode_data(22),
      Q => \decode_to_execute_INSTRUCTION_reg_n_0_[22]\,
      R => '0'
    );
\decode_to_execute_INSTRUCTION_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_io_cpu_decode_data(23),
      Q => \decode_to_execute_INSTRUCTION_reg_n_0_[23]\,
      R => '0'
    );
\decode_to_execute_INSTRUCTION_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_io_cpu_decode_data(24),
      Q => \decode_to_execute_INSTRUCTION_reg_n_0_[24]\,
      R => '0'
    );
\decode_to_execute_INSTRUCTION_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_io_cpu_decode_data(25),
      Q => \decode_to_execute_INSTRUCTION_reg_n_0_[25]\,
      R => '0'
    );
\decode_to_execute_INSTRUCTION_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_io_cpu_decode_data(26),
      Q => \decode_to_execute_INSTRUCTION_reg_n_0_[26]\,
      R => '0'
    );
\decode_to_execute_INSTRUCTION_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_io_cpu_decode_data(27),
      Q => \decode_to_execute_INSTRUCTION_reg_n_0_[27]\,
      R => '0'
    );
\decode_to_execute_INSTRUCTION_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_io_cpu_decode_data(28),
      Q => \decode_to_execute_INSTRUCTION_reg_n_0_[28]\,
      R => '0'
    );
\decode_to_execute_INSTRUCTION_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_io_cpu_decode_data(29),
      Q => \decode_to_execute_INSTRUCTION_reg_n_0_[29]\,
      R => '0'
    );
\decode_to_execute_INSTRUCTION_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_io_cpu_decode_data(2),
      Q => \decode_to_execute_INSTRUCTION_reg_n_0_[2]\,
      R => '0'
    );
\decode_to_execute_INSTRUCTION_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_io_cpu_decode_data(30),
      Q => \decode_to_execute_INSTRUCTION_reg_n_0_[30]\,
      R => '0'
    );
\decode_to_execute_INSTRUCTION_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_io_cpu_decode_data(31),
      Q => \_zz_execute_SRC2_1\,
      R => '0'
    );
\decode_to_execute_INSTRUCTION_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_io_cpu_decode_data(3),
      Q => \decode_to_execute_INSTRUCTION_reg_n_0_[3]\,
      R => '0'
    );
\decode_to_execute_INSTRUCTION_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_io_cpu_decode_data(4),
      Q => \decode_to_execute_INSTRUCTION_reg_n_0_[4]\,
      R => '0'
    );
\decode_to_execute_INSTRUCTION_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_io_cpu_decode_data(6),
      Q => \decode_to_execute_INSTRUCTION_reg_n_0_[6]\,
      R => '0'
    );
\decode_to_execute_INSTRUCTION_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_io_cpu_decode_data(7),
      Q => p_1_in1_in(0),
      R => '0'
    );
\decode_to_execute_INSTRUCTION_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_io_cpu_decode_data(8),
      Q => p_1_in1_in(1),
      R => '0'
    );
\decode_to_execute_INSTRUCTION_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_io_cpu_decode_data(9),
      Q => p_1_in1_in(2),
      R => '0'
    );
decode_to_execute_IS_CSR_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => decode_IS_CSR,
      Q => decode_to_execute_IS_CSR,
      R => '0'
    );
decode_to_execute_MEMORY_ENABLE_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz__zz_decode_ENV_CTRL_2_98\,
      Q => decode_to_execute_MEMORY_ENABLE,
      R => '0'
    );
decode_to_execute_MEMORY_STORE_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_io_cpu_decode_data(5),
      Q => decode_to_execute_MEMORY_STORE,
      R => '0'
    );
\decode_to_execute_PC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(10),
      Q => decode_to_execute_PC(10),
      R => '0'
    );
\decode_to_execute_PC_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(11),
      Q => decode_to_execute_PC(11),
      R => '0'
    );
\decode_to_execute_PC_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(12),
      Q => decode_to_execute_PC(12),
      R => '0'
    );
\decode_to_execute_PC_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(13),
      Q => decode_to_execute_PC(13),
      R => '0'
    );
\decode_to_execute_PC_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(14),
      Q => decode_to_execute_PC(14),
      R => '0'
    );
\decode_to_execute_PC_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(15),
      Q => decode_to_execute_PC(15),
      R => '0'
    );
\decode_to_execute_PC_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(16),
      Q => decode_to_execute_PC(16),
      R => '0'
    );
\decode_to_execute_PC_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(17),
      Q => decode_to_execute_PC(17),
      R => '0'
    );
\decode_to_execute_PC_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(18),
      Q => decode_to_execute_PC(18),
      R => '0'
    );
\decode_to_execute_PC_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(19),
      Q => decode_to_execute_PC(19),
      R => '0'
    );
\decode_to_execute_PC_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(20),
      Q => decode_to_execute_PC(20),
      R => '0'
    );
\decode_to_execute_PC_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(21),
      Q => decode_to_execute_PC(21),
      R => '0'
    );
\decode_to_execute_PC_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(22),
      Q => decode_to_execute_PC(22),
      R => '0'
    );
\decode_to_execute_PC_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(23),
      Q => decode_to_execute_PC(23),
      R => '0'
    );
\decode_to_execute_PC_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(24),
      Q => decode_to_execute_PC(24),
      R => '0'
    );
\decode_to_execute_PC_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(25),
      Q => decode_to_execute_PC(25),
      R => '0'
    );
\decode_to_execute_PC_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(26),
      Q => decode_to_execute_PC(26),
      R => '0'
    );
\decode_to_execute_PC_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(27),
      Q => decode_to_execute_PC(27),
      R => '0'
    );
\decode_to_execute_PC_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(28),
      Q => decode_to_execute_PC(28),
      R => '0'
    );
\decode_to_execute_PC_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(29),
      Q => decode_to_execute_PC(29),
      R => '0'
    );
\decode_to_execute_PC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(2),
      Q => decode_to_execute_PC(2),
      R => '0'
    );
\decode_to_execute_PC_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(30),
      Q => decode_to_execute_PC(30),
      R => '0'
    );
\decode_to_execute_PC_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(31),
      Q => decode_to_execute_PC(31),
      R => '0'
    );
\decode_to_execute_PC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(3),
      Q => decode_to_execute_PC(3),
      R => '0'
    );
\decode_to_execute_PC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(4),
      Q => decode_to_execute_PC(4),
      R => '0'
    );
\decode_to_execute_PC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(5),
      Q => decode_to_execute_PC(5),
      R => '0'
    );
\decode_to_execute_PC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(6),
      Q => decode_to_execute_PC(6),
      R => '0'
    );
\decode_to_execute_PC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(7),
      Q => decode_to_execute_PC(7),
      R => '0'
    );
\decode_to_execute_PC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(8),
      Q => decode_to_execute_PC(8),
      R => '0'
    );
\decode_to_execute_PC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload\(9),
      Q => decode_to_execute_PC(9),
      R => '0'
    );
decode_to_execute_REGFILE_WRITE_VALID_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => IBusCachedPlugin_cache_n_453,
      Q => decode_to_execute_REGFILE_WRITE_VALID_reg_n_0,
      R => '0'
    );
\decode_to_execute_SHIFT_CTRL_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_decode_SHIFT_CTRL_2\(0),
      Q => decode_to_execute_SHIFT_CTRL(0),
      R => '0'
    );
\decode_to_execute_SHIFT_CTRL_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz__zz_decode_ENV_CTRL_2_15\,
      Q => decode_to_execute_SHIFT_CTRL(1),
      R => '0'
    );
\decode_to_execute_SRC1_CTRL_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_decode_SRC1_CTRL_2\(0),
      Q => decode_to_execute_SRC1_CTRL(0),
      R => '0'
    );
\decode_to_execute_SRC1_CTRL_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_decode_SRC1_CTRL_2\(1),
      Q => decode_to_execute_SRC1_CTRL(1),
      R => '0'
    );
\decode_to_execute_SRC2_CTRL_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_decode_SRC2_CTRL_2\(0),
      Q => decode_to_execute_SRC2_CTRL(0),
      R => '0'
    );
\decode_to_execute_SRC2_CTRL_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => \_zz_decode_SRC2_CTRL_2\(1),
      Q => decode_to_execute_SRC2_CTRL(1),
      R => '0'
    );
decode_to_execute_SRC2_FORCE_ZERO_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => decode_SRC2_FORCE_ZERO,
      Q => decode_to_execute_SRC2_FORCE_ZERO,
      R => '0'
    );
decode_to_execute_SRC_LESS_UNSIGNED_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => decode_SRC_LESS_UNSIGNED,
      Q => decode_to_execute_SRC_LESS_UNSIGNED,
      R => '0'
    );
decode_to_execute_SRC_USE_SUB_LESS_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => decode_SRC_USE_SUB_LESS,
      Q => decode_to_execute_SRC_USE_SUB_LESS,
      R => '0'
    );
execute_CsrPlugin_csr_3008_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_n_545,
      Q => execute_CsrPlugin_csr_3008,
      R => '0'
    );
execute_CsrPlugin_csr_4032_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_n_547,
      Q => execute_CsrPlugin_csr_4032,
      R => '0'
    );
execute_CsrPlugin_csr_768_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_n_546,
      Q => execute_CsrPlugin_csr_768,
      R => '0'
    );
execute_CsrPlugin_csr_772_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_n_550,
      Q => execute_CsrPlugin_csr_772,
      R => '0'
    );
execute_CsrPlugin_csr_773_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_n_541,
      Q => execute_CsrPlugin_csr_773,
      R => '0'
    );
execute_CsrPlugin_csr_833_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_n_543,
      Q => execute_CsrPlugin_csr_833,
      R => '0'
    );
execute_CsrPlugin_csr_834_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_n_549,
      Q => execute_CsrPlugin_csr_834,
      R => '0'
    );
execute_CsrPlugin_csr_835_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_n_542,
      Q => execute_CsrPlugin_csr_835,
      R => '0'
    );
execute_CsrPlugin_csr_836_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_1,
      D => IBusCachedPlugin_cache_n_548,
      Q => execute_CsrPlugin_csr_836,
      R => '0'
    );
\execute_LightShifterPlugin_amplitudeReg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => IBusCachedPlugin_cache_n_537,
      I1 => \execute_LightShifterPlugin_isActive__0\,
      I2 => \execute_LightShifterPlugin_amplitudeReg_reg_n_0_[0]\,
      O => execute_LightShifterPlugin_amplitudeReg0(0)
    );
\execute_LightShifterPlugin_amplitudeReg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => IBusCachedPlugin_cache_n_63,
      I1 => execute_LightShifterPlugin_amplitudeReg_reg(1),
      I2 => IBusCachedPlugin_cache_n_537,
      I3 => \execute_LightShifterPlugin_isActive__0\,
      I4 => \execute_LightShifterPlugin_amplitudeReg_reg_n_0_[0]\,
      O => \execute_LightShifterPlugin_amplitudeReg[1]_i_1_n_0\
    );
\execute_LightShifterPlugin_amplitudeReg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC35555CCC35A5A"
    )
        port map (
      I0 => IBusCachedPlugin_cache_n_534,
      I1 => execute_LightShifterPlugin_amplitudeReg_reg(2),
      I2 => \execute_LightShifterPlugin_amplitudeReg[2]_i_2_n_0\,
      I3 => execute_LightShifterPlugin_amplitudeReg_reg(1),
      I4 => \execute_LightShifterPlugin_isActive__0\,
      I5 => IBusCachedPlugin_cache_n_63,
      O => execute_LightShifterPlugin_amplitudeReg0(2)
    );
\execute_LightShifterPlugin_amplitudeReg[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \execute_LightShifterPlugin_amplitudeReg_reg_n_0_[0]\,
      I1 => \execute_LightShifterPlugin_isActive__0\,
      I2 => IBusCachedPlugin_cache_n_537,
      O => \execute_LightShifterPlugin_amplitudeReg[2]_i_2_n_0\
    );
\execute_LightShifterPlugin_amplitudeReg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C355AACCCCAAAA"
    )
        port map (
      I0 => IBusCachedPlugin_cache_n_536,
      I1 => execute_LightShifterPlugin_amplitudeReg_reg(3),
      I2 => execute_LightShifterPlugin_amplitudeReg_reg(2),
      I3 => IBusCachedPlugin_cache_n_534,
      I4 => \execute_LightShifterPlugin_isActive__0\,
      I5 => \execute_LightShifterPlugin_amplitudeReg[3]_i_3_n_0\,
      O => \execute_LightShifterPlugin_amplitudeReg[3]_i_1_n_0\
    );
\execute_LightShifterPlugin_amplitudeReg[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => IBusCachedPlugin_cache_n_63,
      I1 => execute_LightShifterPlugin_amplitudeReg_reg(1),
      I2 => IBusCachedPlugin_cache_n_537,
      I3 => \execute_LightShifterPlugin_isActive__0\,
      I4 => \execute_LightShifterPlugin_amplitudeReg_reg_n_0_[0]\,
      O => \execute_LightShifterPlugin_amplitudeReg[3]_i_3_n_0\
    );
\execute_LightShifterPlugin_amplitudeReg[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => IBusCachedPlugin_cache_n_512,
      I1 => IBusCachedPlugin_cache_n_511,
      O => \execute_LightShifterPlugin_amplitudeReg[4]_i_1_n_0\
    );
\execute_LightShifterPlugin_amplitudeReg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3AAC355CCAACCAA"
    )
        port map (
      I0 => IBusCachedPlugin_cache_n_535,
      I1 => execute_LightShifterPlugin_amplitudeReg_reg(4),
      I2 => execute_LightShifterPlugin_amplitudeReg_reg(3),
      I3 => \execute_LightShifterPlugin_isActive__0\,
      I4 => IBusCachedPlugin_cache_n_536,
      I5 => \execute_LightShifterPlugin_amplitudeReg[4]_i_5_n_0\,
      O => execute_LightShifterPlugin_amplitudeReg0(4)
    );
\execute_LightShifterPlugin_amplitudeReg[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0005000011051100"
    )
        port map (
      I0 => \execute_LightShifterPlugin_amplitudeReg[2]_i_2_n_0\,
      I1 => execute_LightShifterPlugin_amplitudeReg_reg(1),
      I2 => IBusCachedPlugin_cache_n_63,
      I3 => \execute_LightShifterPlugin_isActive__0\,
      I4 => IBusCachedPlugin_cache_n_534,
      I5 => execute_LightShifterPlugin_amplitudeReg_reg(2),
      O => \execute_LightShifterPlugin_amplitudeReg[4]_i_5_n_0\
    );
\execute_LightShifterPlugin_amplitudeReg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \execute_LightShifterPlugin_amplitudeReg[4]_i_1_n_0\,
      D => execute_LightShifterPlugin_amplitudeReg0(0),
      Q => \execute_LightShifterPlugin_amplitudeReg_reg_n_0_[0]\,
      R => '0'
    );
\execute_LightShifterPlugin_amplitudeReg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \execute_LightShifterPlugin_amplitudeReg[4]_i_1_n_0\,
      D => \execute_LightShifterPlugin_amplitudeReg[1]_i_1_n_0\,
      Q => execute_LightShifterPlugin_amplitudeReg_reg(1),
      R => '0'
    );
\execute_LightShifterPlugin_amplitudeReg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \execute_LightShifterPlugin_amplitudeReg[4]_i_1_n_0\,
      D => execute_LightShifterPlugin_amplitudeReg0(2),
      Q => execute_LightShifterPlugin_amplitudeReg_reg(2),
      R => '0'
    );
\execute_LightShifterPlugin_amplitudeReg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \execute_LightShifterPlugin_amplitudeReg[4]_i_1_n_0\,
      D => \execute_LightShifterPlugin_amplitudeReg[3]_i_1_n_0\,
      Q => execute_LightShifterPlugin_amplitudeReg_reg(3),
      R => '0'
    );
\execute_LightShifterPlugin_amplitudeReg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \execute_LightShifterPlugin_amplitudeReg[4]_i_1_n_0\,
      D => execute_LightShifterPlugin_amplitudeReg0(4),
      Q => execute_LightShifterPlugin_amplitudeReg_reg(4),
      R => '0'
    );
execute_LightShifterPlugin_isActive_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EF01"
    )
        port map (
      I0 => IBusCachedPlugin_cache_n_512,
      I1 => IBusCachedPlugin_cache_n_511,
      I2 => IBusCachedPlugin_cache_n_510,
      I3 => \execute_LightShifterPlugin_isActive__0\,
      I4 => reset0,
      I5 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_i_2_n_0,
      O => execute_LightShifterPlugin_isActive_i_1_n_0
    );
execute_LightShifterPlugin_isActive_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_LightShifterPlugin_isActive_i_1_n_0,
      Q => \execute_LightShifterPlugin_isActive__0\,
      R => '0'
    );
execute_arbitration_isValid_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => when_CsrPlugin_l909_1,
      I1 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_i_2_n_0,
      O => execute_arbitration_isValid_i_2_n_0
    );
execute_arbitration_isValid_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => IBusCachedPlugin_cache_n_452,
      Q => execute_arbitration_isValid_reg_n_0,
      R => '0'
    );
execute_to_memory_ALIGNEMENT_FAULT_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF00FF2E0000"
    )
        port map (
      I0 => \_zz_execute_SrcPlugin_addSub\(1),
      I1 => decode_to_execute_SRC2_FORCE_ZERO,
      I2 => \_zz_CsrPlugin_csrMapping_readDataInit[1]_i_3_n_0\,
      I3 => IBusCachedPlugin_cache_n_528,
      I4 => dBus_cmd_payload_size(1),
      I5 => dBus_cmd_payload_size(0),
      O => execute_DBusSimplePlugin_skipCmd
    );
execute_to_memory_ALIGNEMENT_FAULT_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => execute_DBusSimplePlugin_skipCmd,
      Q => execute_to_memory_ALIGNEMENT_FAULT,
      R => '0'
    );
\execute_to_memory_BRANCH_CALC[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => decode_to_execute_RS1(11),
      I1 => decode_to_execute_BRANCH_CTRL(1),
      I2 => decode_to_execute_BRANCH_CTRL(0),
      I3 => decode_to_execute_PC(11),
      O => execute_BranchPlugin_branch_src1(11)
    );
\execute_to_memory_BRANCH_CALC[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => execute_BranchPlugin_branch_src1(11),
      I1 => p_1_in1_in(0),
      I2 => decode_to_execute_BRANCH_CTRL(1),
      I3 => \decode_to_execute_INSTRUCTION_reg_n_0_[20]\,
      I4 => decode_to_execute_BRANCH_CTRL(0),
      I5 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_BRANCH_CALC[11]_i_3_n_0\
    );
\execute_to_memory_BRANCH_CALC[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15D5EA2A"
    )
        port map (
      I0 => decode_to_execute_PC(10),
      I1 => decode_to_execute_BRANCH_CTRL(0),
      I2 => decode_to_execute_BRANCH_CTRL(1),
      I3 => decode_to_execute_RS1(10),
      I4 => \decode_to_execute_INSTRUCTION_reg_n_0_[30]\,
      O => \execute_to_memory_BRANCH_CALC[11]_i_4_n_0\
    );
\execute_to_memory_BRANCH_CALC[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15D5EA2A"
    )
        port map (
      I0 => decode_to_execute_PC(9),
      I1 => decode_to_execute_BRANCH_CTRL(0),
      I2 => decode_to_execute_BRANCH_CTRL(1),
      I3 => decode_to_execute_RS1(9),
      I4 => \decode_to_execute_INSTRUCTION_reg_n_0_[29]\,
      O => \execute_to_memory_BRANCH_CALC[11]_i_5_n_0\
    );
\execute_to_memory_BRANCH_CALC[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15D5EA2A"
    )
        port map (
      I0 => decode_to_execute_PC(8),
      I1 => decode_to_execute_BRANCH_CTRL(0),
      I2 => decode_to_execute_BRANCH_CTRL(1),
      I3 => decode_to_execute_RS1(8),
      I4 => \decode_to_execute_INSTRUCTION_reg_n_0_[28]\,
      O => \execute_to_memory_BRANCH_CALC[11]_i_6_n_0\
    );
\execute_to_memory_BRANCH_CALC[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => decode_to_execute_RS1(15),
      I1 => decode_to_execute_BRANCH_CTRL(1),
      I2 => decode_to_execute_BRANCH_CTRL(0),
      I3 => decode_to_execute_PC(15),
      O => execute_BranchPlugin_branch_src1(15)
    );
\execute_to_memory_BRANCH_CALC[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => decode_to_execute_RS1(14),
      I1 => decode_to_execute_BRANCH_CTRL(1),
      I2 => decode_to_execute_BRANCH_CTRL(0),
      I3 => decode_to_execute_PC(14),
      O => execute_BranchPlugin_branch_src1(14)
    );
\execute_to_memory_BRANCH_CALC[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => decode_to_execute_RS1(13),
      I1 => decode_to_execute_BRANCH_CTRL(1),
      I2 => decode_to_execute_BRANCH_CTRL(0),
      I3 => decode_to_execute_PC(13),
      O => execute_BranchPlugin_branch_src1(13)
    );
\execute_to_memory_BRANCH_CALC[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => decode_to_execute_RS1(12),
      I1 => decode_to_execute_BRANCH_CTRL(1),
      I2 => decode_to_execute_BRANCH_CTRL(0),
      I3 => decode_to_execute_PC(12),
      O => execute_BranchPlugin_branch_src1(12)
    );
\execute_to_memory_BRANCH_CALC[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33555A55CCAA5AAA"
    )
        port map (
      I0 => decode_to_execute_PC(15),
      I1 => decode_to_execute_RS1(15),
      I2 => \_zz__zz_execute_SRC1_1\(0),
      I3 => decode_to_execute_BRANCH_CTRL(1),
      I4 => decode_to_execute_BRANCH_CTRL(0),
      I5 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_BRANCH_CALC[15]_i_6_n_0\
    );
\execute_to_memory_BRANCH_CALC[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33555A55CCAA5AAA"
    )
        port map (
      I0 => decode_to_execute_PC(14),
      I1 => decode_to_execute_RS1(14),
      I2 => \decode_to_execute_INSTRUCTION_reg_n_0_[14]\,
      I3 => decode_to_execute_BRANCH_CTRL(1),
      I4 => decode_to_execute_BRANCH_CTRL(0),
      I5 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_BRANCH_CALC[15]_i_7_n_0\
    );
\execute_to_memory_BRANCH_CALC[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33555A55CCAA5AAA"
    )
        port map (
      I0 => decode_to_execute_PC(13),
      I1 => decode_to_execute_RS1(13),
      I2 => dBus_cmd_payload_size(1),
      I3 => decode_to_execute_BRANCH_CTRL(1),
      I4 => decode_to_execute_BRANCH_CTRL(0),
      I5 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_BRANCH_CALC[15]_i_8_n_0\
    );
\execute_to_memory_BRANCH_CALC[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33555A55CCAA5AAA"
    )
        port map (
      I0 => decode_to_execute_PC(12),
      I1 => decode_to_execute_RS1(12),
      I2 => dBus_cmd_payload_size(0),
      I3 => decode_to_execute_BRANCH_CTRL(1),
      I4 => decode_to_execute_BRANCH_CTRL(0),
      I5 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_BRANCH_CALC[15]_i_9_n_0\
    );
\execute_to_memory_BRANCH_CALC[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => decode_to_execute_RS1(19),
      I1 => decode_to_execute_BRANCH_CTRL(1),
      I2 => decode_to_execute_BRANCH_CTRL(0),
      I3 => decode_to_execute_PC(19),
      O => execute_BranchPlugin_branch_src1(19)
    );
\execute_to_memory_BRANCH_CALC[19]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => decode_to_execute_RS1(18),
      I1 => decode_to_execute_BRANCH_CTRL(1),
      I2 => decode_to_execute_BRANCH_CTRL(0),
      I3 => decode_to_execute_PC(18),
      O => execute_BranchPlugin_branch_src1(18)
    );
\execute_to_memory_BRANCH_CALC[19]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => decode_to_execute_RS1(17),
      I1 => decode_to_execute_BRANCH_CTRL(1),
      I2 => decode_to_execute_BRANCH_CTRL(0),
      I3 => decode_to_execute_PC(17),
      O => execute_BranchPlugin_branch_src1(17)
    );
\execute_to_memory_BRANCH_CALC[19]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => decode_to_execute_RS1(16),
      I1 => decode_to_execute_BRANCH_CTRL(1),
      I2 => decode_to_execute_BRANCH_CTRL(0),
      I3 => decode_to_execute_PC(16),
      O => execute_BranchPlugin_branch_src1(16)
    );
\execute_to_memory_BRANCH_CALC[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33555A55CCAA5AAA"
    )
        port map (
      I0 => decode_to_execute_PC(19),
      I1 => decode_to_execute_RS1(19),
      I2 => \_zz__zz_execute_SRC1_1\(4),
      I3 => decode_to_execute_BRANCH_CTRL(1),
      I4 => decode_to_execute_BRANCH_CTRL(0),
      I5 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_BRANCH_CALC[19]_i_6_n_0\
    );
\execute_to_memory_BRANCH_CALC[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33555A55CCAA5AAA"
    )
        port map (
      I0 => decode_to_execute_PC(18),
      I1 => decode_to_execute_RS1(18),
      I2 => \_zz__zz_execute_SRC1_1\(3),
      I3 => decode_to_execute_BRANCH_CTRL(1),
      I4 => decode_to_execute_BRANCH_CTRL(0),
      I5 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_BRANCH_CALC[19]_i_7_n_0\
    );
\execute_to_memory_BRANCH_CALC[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33555A55CCAA5AAA"
    )
        port map (
      I0 => decode_to_execute_PC(17),
      I1 => decode_to_execute_RS1(17),
      I2 => \_zz__zz_execute_SRC1_1\(2),
      I3 => decode_to_execute_BRANCH_CTRL(1),
      I4 => decode_to_execute_BRANCH_CTRL(0),
      I5 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_BRANCH_CALC[19]_i_8_n_0\
    );
\execute_to_memory_BRANCH_CALC[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33555A55CCAA5AAA"
    )
        port map (
      I0 => decode_to_execute_PC(16),
      I1 => decode_to_execute_RS1(16),
      I2 => \_zz__zz_execute_SRC1_1\(1),
      I3 => decode_to_execute_BRANCH_CTRL(1),
      I4 => decode_to_execute_BRANCH_CTRL(0),
      I5 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_BRANCH_CALC[19]_i_9_n_0\
    );
\execute_to_memory_BRANCH_CALC[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15D5EA2A"
    )
        port map (
      I0 => decode_to_execute_PC(23),
      I1 => decode_to_execute_BRANCH_CTRL(0),
      I2 => decode_to_execute_BRANCH_CTRL(1),
      I3 => decode_to_execute_RS1(23),
      I4 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_BRANCH_CALC[23]_i_2_n_0\
    );
\execute_to_memory_BRANCH_CALC[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15D5EA2A"
    )
        port map (
      I0 => decode_to_execute_PC(22),
      I1 => decode_to_execute_BRANCH_CTRL(0),
      I2 => decode_to_execute_BRANCH_CTRL(1),
      I3 => decode_to_execute_RS1(22),
      I4 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_BRANCH_CALC[23]_i_3_n_0\
    );
\execute_to_memory_BRANCH_CALC[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15D5EA2A"
    )
        port map (
      I0 => decode_to_execute_PC(21),
      I1 => decode_to_execute_BRANCH_CTRL(0),
      I2 => decode_to_execute_BRANCH_CTRL(1),
      I3 => decode_to_execute_RS1(21),
      I4 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_BRANCH_CALC[23]_i_4_n_0\
    );
\execute_to_memory_BRANCH_CALC[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15D5EA2A"
    )
        port map (
      I0 => decode_to_execute_PC(20),
      I1 => decode_to_execute_BRANCH_CTRL(0),
      I2 => decode_to_execute_BRANCH_CTRL(1),
      I3 => decode_to_execute_RS1(20),
      I4 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_BRANCH_CALC[23]_i_5_n_0\
    );
\execute_to_memory_BRANCH_CALC[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15D5EA2A"
    )
        port map (
      I0 => decode_to_execute_PC(27),
      I1 => decode_to_execute_BRANCH_CTRL(0),
      I2 => decode_to_execute_BRANCH_CTRL(1),
      I3 => decode_to_execute_RS1(27),
      I4 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_BRANCH_CALC[27]_i_2_n_0\
    );
\execute_to_memory_BRANCH_CALC[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15D5EA2A"
    )
        port map (
      I0 => decode_to_execute_PC(26),
      I1 => decode_to_execute_BRANCH_CTRL(0),
      I2 => decode_to_execute_BRANCH_CTRL(1),
      I3 => decode_to_execute_RS1(26),
      I4 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_BRANCH_CALC[27]_i_3_n_0\
    );
\execute_to_memory_BRANCH_CALC[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15D5EA2A"
    )
        port map (
      I0 => decode_to_execute_PC(25),
      I1 => decode_to_execute_BRANCH_CTRL(0),
      I2 => decode_to_execute_BRANCH_CTRL(1),
      I3 => decode_to_execute_RS1(25),
      I4 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_BRANCH_CALC[27]_i_4_n_0\
    );
\execute_to_memory_BRANCH_CALC[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15D5EA2A"
    )
        port map (
      I0 => decode_to_execute_PC(24),
      I1 => decode_to_execute_BRANCH_CTRL(0),
      I2 => decode_to_execute_BRANCH_CTRL(1),
      I3 => decode_to_execute_RS1(24),
      I4 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_BRANCH_CALC[27]_i_5_n_0\
    );
\execute_to_memory_BRANCH_CALC[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5666A666"
    )
        port map (
      I0 => \_zz_execute_SRC2_1\,
      I1 => decode_to_execute_PC(31),
      I2 => decode_to_execute_BRANCH_CTRL(0),
      I3 => decode_to_execute_BRANCH_CTRL(1),
      I4 => decode_to_execute_RS1(31),
      O => \execute_to_memory_BRANCH_CALC[31]_i_2_n_0\
    );
\execute_to_memory_BRANCH_CALC[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15D5EA2A"
    )
        port map (
      I0 => decode_to_execute_PC(30),
      I1 => decode_to_execute_BRANCH_CTRL(0),
      I2 => decode_to_execute_BRANCH_CTRL(1),
      I3 => decode_to_execute_RS1(30),
      I4 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_BRANCH_CALC[31]_i_3_n_0\
    );
\execute_to_memory_BRANCH_CALC[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15D5EA2A"
    )
        port map (
      I0 => decode_to_execute_PC(29),
      I1 => decode_to_execute_BRANCH_CTRL(0),
      I2 => decode_to_execute_BRANCH_CTRL(1),
      I3 => decode_to_execute_RS1(29),
      I4 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_BRANCH_CALC[31]_i_4_n_0\
    );
\execute_to_memory_BRANCH_CALC[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15D5EA2A"
    )
        port map (
      I0 => decode_to_execute_PC(28),
      I1 => decode_to_execute_BRANCH_CTRL(0),
      I2 => decode_to_execute_BRANCH_CTRL(1),
      I3 => decode_to_execute_RS1(28),
      I4 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_BRANCH_CALC[31]_i_5_n_0\
    );
\execute_to_memory_BRANCH_CALC[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => decode_to_execute_RS1(3),
      I1 => decode_to_execute_BRANCH_CTRL(1),
      I2 => decode_to_execute_BRANCH_CTRL(0),
      I3 => decode_to_execute_PC(3),
      O => execute_BranchPlugin_branch_src1(3)
    );
\execute_to_memory_BRANCH_CALC[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => decode_to_execute_RS1(2),
      I1 => decode_to_execute_BRANCH_CTRL(1),
      I2 => decode_to_execute_BRANCH_CTRL(0),
      I3 => decode_to_execute_PC(2),
      O => execute_BranchPlugin_branch_src1(2)
    );
\execute_to_memory_BRANCH_CALC[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => decode_to_execute_RS1(1),
      I1 => decode_to_execute_BRANCH_CTRL(0),
      I2 => decode_to_execute_BRANCH_CTRL(1),
      O => execute_BranchPlugin_branch_src1(1)
    );
\execute_to_memory_BRANCH_CALC[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => decode_to_execute_RS1(0),
      I1 => decode_to_execute_BRANCH_CTRL(0),
      I2 => decode_to_execute_BRANCH_CTRL(1),
      O => execute_BranchPlugin_branch_src1(0)
    );
\execute_to_memory_BRANCH_CALC[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D55AAE2E255AA"
    )
        port map (
      I0 => decode_to_execute_PC(3),
      I1 => decode_to_execute_BRANCH_CTRL(0),
      I2 => decode_to_execute_RS1(3),
      I3 => p_1_in1_in(3),
      I4 => decode_to_execute_BRANCH_CTRL(1),
      I5 => \decode_to_execute_INSTRUCTION_reg_n_0_[23]\,
      O => \execute_to_memory_BRANCH_CALC[3]_i_6_n_0\
    );
\execute_to_memory_BRANCH_CALC[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D55AAE2E255AA"
    )
        port map (
      I0 => decode_to_execute_PC(2),
      I1 => decode_to_execute_BRANCH_CTRL(0),
      I2 => decode_to_execute_RS1(2),
      I3 => p_1_in1_in(2),
      I4 => decode_to_execute_BRANCH_CTRL(1),
      I5 => \decode_to_execute_INSTRUCTION_reg_n_0_[22]\,
      O => \execute_to_memory_BRANCH_CALC[3]_i_7_n_0\
    );
\execute_to_memory_BRANCH_CALC[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F088F0"
    )
        port map (
      I0 => decode_to_execute_BRANCH_CTRL(0),
      I1 => decode_to_execute_RS1(1),
      I2 => p_1_in1_in(1),
      I3 => decode_to_execute_BRANCH_CTRL(1),
      I4 => \decode_to_execute_INSTRUCTION_reg_n_0_[21]\,
      O => \execute_to_memory_BRANCH_CALC[3]_i_8_n_0\
    );
\execute_to_memory_BRANCH_CALC[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4080"
    )
        port map (
      I0 => decode_to_execute_RS1(0),
      I1 => decode_to_execute_BRANCH_CTRL(1),
      I2 => decode_to_execute_BRANCH_CTRL(0),
      I3 => \decode_to_execute_INSTRUCTION_reg_n_0_[20]\,
      O => \execute_to_memory_BRANCH_CALC[3]_i_9_n_0\
    );
\execute_to_memory_BRANCH_CALC[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => decode_to_execute_RS1(4),
      I1 => decode_to_execute_BRANCH_CTRL(1),
      I2 => decode_to_execute_BRANCH_CTRL(0),
      I3 => decode_to_execute_PC(4),
      O => execute_BranchPlugin_branch_src1(4)
    );
\execute_to_memory_BRANCH_CALC[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15D5EA2A"
    )
        port map (
      I0 => decode_to_execute_PC(7),
      I1 => decode_to_execute_BRANCH_CTRL(0),
      I2 => decode_to_execute_BRANCH_CTRL(1),
      I3 => decode_to_execute_RS1(7),
      I4 => \decode_to_execute_INSTRUCTION_reg_n_0_[27]\,
      O => \execute_to_memory_BRANCH_CALC[7]_i_3_n_0\
    );
\execute_to_memory_BRANCH_CALC[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15D5EA2A"
    )
        port map (
      I0 => decode_to_execute_PC(6),
      I1 => decode_to_execute_BRANCH_CTRL(0),
      I2 => decode_to_execute_BRANCH_CTRL(1),
      I3 => decode_to_execute_RS1(6),
      I4 => \decode_to_execute_INSTRUCTION_reg_n_0_[26]\,
      O => \execute_to_memory_BRANCH_CALC[7]_i_4_n_0\
    );
\execute_to_memory_BRANCH_CALC[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15D5EA2A"
    )
        port map (
      I0 => decode_to_execute_PC(5),
      I1 => decode_to_execute_BRANCH_CTRL(0),
      I2 => decode_to_execute_BRANCH_CTRL(1),
      I3 => decode_to_execute_RS1(5),
      I4 => \decode_to_execute_INSTRUCTION_reg_n_0_[25]\,
      O => \execute_to_memory_BRANCH_CALC[7]_i_5_n_0\
    );
\execute_to_memory_BRANCH_CALC[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D55AAE2E255AA"
    )
        port map (
      I0 => decode_to_execute_PC(4),
      I1 => decode_to_execute_BRANCH_CTRL(0),
      I2 => decode_to_execute_RS1(4),
      I3 => p_1_in1_in(4),
      I4 => decode_to_execute_BRANCH_CTRL(1),
      I5 => \decode_to_execute_INSTRUCTION_reg_n_0_[24]\,
      O => \execute_to_memory_BRANCH_CALC[7]_i_6_n_0\
    );
\execute_to_memory_BRANCH_CALC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => execute_BranchPlugin_branchAdder(10),
      Q => \execute_to_memory_BRANCH_CALC__0\(10),
      R => '0'
    );
\execute_to_memory_BRANCH_CALC_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => execute_BranchPlugin_branchAdder(11),
      Q => \execute_to_memory_BRANCH_CALC__0\(11),
      R => '0'
    );
\execute_to_memory_BRANCH_CALC_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \execute_to_memory_BRANCH_CALC_reg[7]_i_1_n_0\,
      CO(3) => \execute_to_memory_BRANCH_CALC_reg[11]_i_1_n_0\,
      CO(2) => \execute_to_memory_BRANCH_CALC_reg[11]_i_1_n_1\,
      CO(1) => \execute_to_memory_BRANCH_CALC_reg[11]_i_1_n_2\,
      CO(0) => \execute_to_memory_BRANCH_CALC_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => execute_BranchPlugin_branch_src1(11),
      DI(2) => \decode_to_execute_INSTRUCTION_reg_n_0_[30]\,
      DI(1) => \decode_to_execute_INSTRUCTION_reg_n_0_[29]\,
      DI(0) => \decode_to_execute_INSTRUCTION_reg_n_0_[28]\,
      O(3 downto 0) => execute_BranchPlugin_branchAdder(11 downto 8),
      S(3) => \execute_to_memory_BRANCH_CALC[11]_i_3_n_0\,
      S(2) => \execute_to_memory_BRANCH_CALC[11]_i_4_n_0\,
      S(1) => \execute_to_memory_BRANCH_CALC[11]_i_5_n_0\,
      S(0) => \execute_to_memory_BRANCH_CALC[11]_i_6_n_0\
    );
\execute_to_memory_BRANCH_CALC_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => execute_BranchPlugin_branchAdder(12),
      Q => \execute_to_memory_BRANCH_CALC__0\(12),
      R => '0'
    );
\execute_to_memory_BRANCH_CALC_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => execute_BranchPlugin_branchAdder(13),
      Q => \execute_to_memory_BRANCH_CALC__0\(13),
      R => '0'
    );
\execute_to_memory_BRANCH_CALC_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => execute_BranchPlugin_branchAdder(14),
      Q => \execute_to_memory_BRANCH_CALC__0\(14),
      R => '0'
    );
\execute_to_memory_BRANCH_CALC_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => execute_BranchPlugin_branchAdder(15),
      Q => \execute_to_memory_BRANCH_CALC__0\(15),
      R => '0'
    );
\execute_to_memory_BRANCH_CALC_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \execute_to_memory_BRANCH_CALC_reg[11]_i_1_n_0\,
      CO(3) => \execute_to_memory_BRANCH_CALC_reg[15]_i_1_n_0\,
      CO(2) => \execute_to_memory_BRANCH_CALC_reg[15]_i_1_n_1\,
      CO(1) => \execute_to_memory_BRANCH_CALC_reg[15]_i_1_n_2\,
      CO(0) => \execute_to_memory_BRANCH_CALC_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => execute_BranchPlugin_branch_src1(15 downto 12),
      O(3 downto 0) => execute_BranchPlugin_branchAdder(15 downto 12),
      S(3) => \execute_to_memory_BRANCH_CALC[15]_i_6_n_0\,
      S(2) => \execute_to_memory_BRANCH_CALC[15]_i_7_n_0\,
      S(1) => \execute_to_memory_BRANCH_CALC[15]_i_8_n_0\,
      S(0) => \execute_to_memory_BRANCH_CALC[15]_i_9_n_0\
    );
\execute_to_memory_BRANCH_CALC_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => execute_BranchPlugin_branchAdder(16),
      Q => \execute_to_memory_BRANCH_CALC__0\(16),
      R => '0'
    );
\execute_to_memory_BRANCH_CALC_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => execute_BranchPlugin_branchAdder(17),
      Q => \execute_to_memory_BRANCH_CALC__0\(17),
      R => '0'
    );
\execute_to_memory_BRANCH_CALC_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => execute_BranchPlugin_branchAdder(18),
      Q => \execute_to_memory_BRANCH_CALC__0\(18),
      R => '0'
    );
\execute_to_memory_BRANCH_CALC_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => execute_BranchPlugin_branchAdder(19),
      Q => \execute_to_memory_BRANCH_CALC__0\(19),
      R => '0'
    );
\execute_to_memory_BRANCH_CALC_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \execute_to_memory_BRANCH_CALC_reg[15]_i_1_n_0\,
      CO(3) => \execute_to_memory_BRANCH_CALC_reg[19]_i_1_n_0\,
      CO(2) => \execute_to_memory_BRANCH_CALC_reg[19]_i_1_n_1\,
      CO(1) => \execute_to_memory_BRANCH_CALC_reg[19]_i_1_n_2\,
      CO(0) => \execute_to_memory_BRANCH_CALC_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => execute_BranchPlugin_branch_src1(19 downto 16),
      O(3 downto 0) => execute_BranchPlugin_branchAdder(19 downto 16),
      S(3) => \execute_to_memory_BRANCH_CALC[19]_i_6_n_0\,
      S(2) => \execute_to_memory_BRANCH_CALC[19]_i_7_n_0\,
      S(1) => \execute_to_memory_BRANCH_CALC[19]_i_8_n_0\,
      S(0) => \execute_to_memory_BRANCH_CALC[19]_i_9_n_0\
    );
\execute_to_memory_BRANCH_CALC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => execute_BranchPlugin_branchAdder(1),
      Q => execute_to_memory_BRANCH_CALC(1),
      R => '0'
    );
\execute_to_memory_BRANCH_CALC_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => execute_BranchPlugin_branchAdder(20),
      Q => \execute_to_memory_BRANCH_CALC__0\(20),
      R => '0'
    );
\execute_to_memory_BRANCH_CALC_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => execute_BranchPlugin_branchAdder(21),
      Q => \execute_to_memory_BRANCH_CALC__0\(21),
      R => '0'
    );
\execute_to_memory_BRANCH_CALC_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => execute_BranchPlugin_branchAdder(22),
      Q => \execute_to_memory_BRANCH_CALC__0\(22),
      R => '0'
    );
\execute_to_memory_BRANCH_CALC_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => execute_BranchPlugin_branchAdder(23),
      Q => \execute_to_memory_BRANCH_CALC__0\(23),
      R => '0'
    );
\execute_to_memory_BRANCH_CALC_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \execute_to_memory_BRANCH_CALC_reg[19]_i_1_n_0\,
      CO(3) => \execute_to_memory_BRANCH_CALC_reg[23]_i_1_n_0\,
      CO(2) => \execute_to_memory_BRANCH_CALC_reg[23]_i_1_n_1\,
      CO(1) => \execute_to_memory_BRANCH_CALC_reg[23]_i_1_n_2\,
      CO(0) => \execute_to_memory_BRANCH_CALC_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \_zz_execute_SRC2_1\,
      DI(2) => \_zz_execute_SRC2_1\,
      DI(1) => \_zz_execute_SRC2_1\,
      DI(0) => \_zz_execute_SRC2_1\,
      O(3 downto 0) => execute_BranchPlugin_branchAdder(23 downto 20),
      S(3) => \execute_to_memory_BRANCH_CALC[23]_i_2_n_0\,
      S(2) => \execute_to_memory_BRANCH_CALC[23]_i_3_n_0\,
      S(1) => \execute_to_memory_BRANCH_CALC[23]_i_4_n_0\,
      S(0) => \execute_to_memory_BRANCH_CALC[23]_i_5_n_0\
    );
\execute_to_memory_BRANCH_CALC_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => execute_BranchPlugin_branchAdder(24),
      Q => \execute_to_memory_BRANCH_CALC__0\(24),
      R => '0'
    );
\execute_to_memory_BRANCH_CALC_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => execute_BranchPlugin_branchAdder(25),
      Q => \execute_to_memory_BRANCH_CALC__0\(25),
      R => '0'
    );
\execute_to_memory_BRANCH_CALC_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => execute_BranchPlugin_branchAdder(26),
      Q => \execute_to_memory_BRANCH_CALC__0\(26),
      R => '0'
    );
\execute_to_memory_BRANCH_CALC_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => execute_BranchPlugin_branchAdder(27),
      Q => \execute_to_memory_BRANCH_CALC__0\(27),
      R => '0'
    );
\execute_to_memory_BRANCH_CALC_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \execute_to_memory_BRANCH_CALC_reg[23]_i_1_n_0\,
      CO(3) => \execute_to_memory_BRANCH_CALC_reg[27]_i_1_n_0\,
      CO(2) => \execute_to_memory_BRANCH_CALC_reg[27]_i_1_n_1\,
      CO(1) => \execute_to_memory_BRANCH_CALC_reg[27]_i_1_n_2\,
      CO(0) => \execute_to_memory_BRANCH_CALC_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \_zz_execute_SRC2_1\,
      DI(2) => \_zz_execute_SRC2_1\,
      DI(1) => \_zz_execute_SRC2_1\,
      DI(0) => \_zz_execute_SRC2_1\,
      O(3 downto 0) => execute_BranchPlugin_branchAdder(27 downto 24),
      S(3) => \execute_to_memory_BRANCH_CALC[27]_i_2_n_0\,
      S(2) => \execute_to_memory_BRANCH_CALC[27]_i_3_n_0\,
      S(1) => \execute_to_memory_BRANCH_CALC[27]_i_4_n_0\,
      S(0) => \execute_to_memory_BRANCH_CALC[27]_i_5_n_0\
    );
\execute_to_memory_BRANCH_CALC_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => execute_BranchPlugin_branchAdder(28),
      Q => \execute_to_memory_BRANCH_CALC__0\(28),
      R => '0'
    );
\execute_to_memory_BRANCH_CALC_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => execute_BranchPlugin_branchAdder(29),
      Q => \execute_to_memory_BRANCH_CALC__0\(29),
      R => '0'
    );
\execute_to_memory_BRANCH_CALC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => execute_BranchPlugin_branchAdder(2),
      Q => \execute_to_memory_BRANCH_CALC__0\(2),
      R => '0'
    );
\execute_to_memory_BRANCH_CALC_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => execute_BranchPlugin_branchAdder(30),
      Q => \execute_to_memory_BRANCH_CALC__0\(30),
      R => '0'
    );
\execute_to_memory_BRANCH_CALC_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => execute_BranchPlugin_branchAdder(31),
      Q => \execute_to_memory_BRANCH_CALC__0\(31),
      R => '0'
    );
\execute_to_memory_BRANCH_CALC_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \execute_to_memory_BRANCH_CALC_reg[27]_i_1_n_0\,
      CO(3) => \NLW_execute_to_memory_BRANCH_CALC_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \execute_to_memory_BRANCH_CALC_reg[31]_i_1_n_1\,
      CO(1) => \execute_to_memory_BRANCH_CALC_reg[31]_i_1_n_2\,
      CO(0) => \execute_to_memory_BRANCH_CALC_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \_zz_execute_SRC2_1\,
      DI(1) => \_zz_execute_SRC2_1\,
      DI(0) => \_zz_execute_SRC2_1\,
      O(3 downto 0) => execute_BranchPlugin_branchAdder(31 downto 28),
      S(3) => \execute_to_memory_BRANCH_CALC[31]_i_2_n_0\,
      S(2) => \execute_to_memory_BRANCH_CALC[31]_i_3_n_0\,
      S(1) => \execute_to_memory_BRANCH_CALC[31]_i_4_n_0\,
      S(0) => \execute_to_memory_BRANCH_CALC[31]_i_5_n_0\
    );
\execute_to_memory_BRANCH_CALC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => execute_BranchPlugin_branchAdder(3),
      Q => \execute_to_memory_BRANCH_CALC__0\(3),
      R => '0'
    );
\execute_to_memory_BRANCH_CALC_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \execute_to_memory_BRANCH_CALC_reg[3]_i_1_n_0\,
      CO(2) => \execute_to_memory_BRANCH_CALC_reg[3]_i_1_n_1\,
      CO(1) => \execute_to_memory_BRANCH_CALC_reg[3]_i_1_n_2\,
      CO(0) => \execute_to_memory_BRANCH_CALC_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => execute_BranchPlugin_branch_src1(3 downto 0),
      O(3 downto 1) => execute_BranchPlugin_branchAdder(3 downto 1),
      O(0) => \NLW_execute_to_memory_BRANCH_CALC_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => \execute_to_memory_BRANCH_CALC[3]_i_6_n_0\,
      S(2) => \execute_to_memory_BRANCH_CALC[3]_i_7_n_0\,
      S(1) => \execute_to_memory_BRANCH_CALC[3]_i_8_n_0\,
      S(0) => \execute_to_memory_BRANCH_CALC[3]_i_9_n_0\
    );
\execute_to_memory_BRANCH_CALC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => execute_BranchPlugin_branchAdder(4),
      Q => \execute_to_memory_BRANCH_CALC__0\(4),
      R => '0'
    );
\execute_to_memory_BRANCH_CALC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => execute_BranchPlugin_branchAdder(5),
      Q => \execute_to_memory_BRANCH_CALC__0\(5),
      R => '0'
    );
\execute_to_memory_BRANCH_CALC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => execute_BranchPlugin_branchAdder(6),
      Q => \execute_to_memory_BRANCH_CALC__0\(6),
      R => '0'
    );
\execute_to_memory_BRANCH_CALC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => execute_BranchPlugin_branchAdder(7),
      Q => \execute_to_memory_BRANCH_CALC__0\(7),
      R => '0'
    );
\execute_to_memory_BRANCH_CALC_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \execute_to_memory_BRANCH_CALC_reg[3]_i_1_n_0\,
      CO(3) => \execute_to_memory_BRANCH_CALC_reg[7]_i_1_n_0\,
      CO(2) => \execute_to_memory_BRANCH_CALC_reg[7]_i_1_n_1\,
      CO(1) => \execute_to_memory_BRANCH_CALC_reg[7]_i_1_n_2\,
      CO(0) => \execute_to_memory_BRANCH_CALC_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \decode_to_execute_INSTRUCTION_reg_n_0_[27]\,
      DI(2) => \decode_to_execute_INSTRUCTION_reg_n_0_[26]\,
      DI(1) => \decode_to_execute_INSTRUCTION_reg_n_0_[25]\,
      DI(0) => execute_BranchPlugin_branch_src1(4),
      O(3 downto 0) => execute_BranchPlugin_branchAdder(7 downto 4),
      S(3) => \execute_to_memory_BRANCH_CALC[7]_i_3_n_0\,
      S(2) => \execute_to_memory_BRANCH_CALC[7]_i_4_n_0\,
      S(1) => \execute_to_memory_BRANCH_CALC[7]_i_5_n_0\,
      S(0) => \execute_to_memory_BRANCH_CALC[7]_i_6_n_0\
    );
\execute_to_memory_BRANCH_CALC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => execute_BranchPlugin_branchAdder(8),
      Q => \execute_to_memory_BRANCH_CALC__0\(8),
      R => '0'
    );
\execute_to_memory_BRANCH_CALC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => execute_BranchPlugin_branchAdder(9),
      Q => \execute_to_memory_BRANCH_CALC__0\(9),
      R => '0'
    );
execute_to_memory_BRANCH_DO_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAC"
    )
        port map (
      I0 => execute_to_memory_BRANCH_DO,
      I1 => execute_to_memory_BRANCH_DO_i_2_n_0,
      I2 => IBusCachedPlugin_cache_n_505,
      I3 => decode_to_execute_BRANCH_CTRL(1),
      O => execute_to_memory_BRANCH_DO_i_1_n_0
    );
execute_to_memory_BRANCH_DO_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => \execute_to_memory_REGFILE_WRITE_DATA[20]_i_5_n_0\,
      I1 => \CsrPlugin_mtvec_base[18]_i_2_n_0\,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[18]_i_5_n_0\,
      I3 => \CsrPlugin_mtvec_base[16]_i_3_n_0\,
      I4 => \CsrPlugin_mtvec_base[17]_i_3_n_0\,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[19]_i_5_n_0\,
      O => execute_to_memory_BRANCH_DO_i_10_n_0
    );
execute_to_memory_BRANCH_DO_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => \execute_to_memory_REGFILE_WRITE_DATA[17]_i_5_n_0\,
      I1 => \CsrPlugin_mtvec_base[15]_i_2_n_0\,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[16]_i_5_n_0\,
      I3 => \CsrPlugin_mtvec_base[14]_i_3_n_0\,
      I4 => \CsrPlugin_mtvec_base[13]_i_3_n_0\,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[15]_i_5_n_0\,
      O => execute_to_memory_BRANCH_DO_i_11_n_0
    );
execute_to_memory_BRANCH_DO_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000600660060000"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[12]_i_2_n_0\,
      I1 => \execute_to_memory_REGFILE_WRITE_DATA[14]_i_6_n_0\,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[12]_i_5_n_0\,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[13]_i_5_n_0\,
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[13]_i_6_n_0\,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[14]_i_5_n_0\,
      O => execute_to_memory_BRANCH_DO_i_12_n_0
    );
execute_to_memory_BRANCH_DO_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \execute_to_memory_REGFILE_WRITE_DATA[11]_i_6_n_0\,
      I1 => \execute_to_memory_REGFILE_WRITE_DATA[12]_i_6_n_0\,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[10]_i_5_n_0\,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[11]_i_7_n_0\,
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[10]_i_6_n_0\,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[9]_i_5_n_0\,
      O => execute_to_memory_BRANCH_DO_i_13_n_0
    );
execute_to_memory_BRANCH_DO_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \execute_to_memory_REGFILE_WRITE_DATA[8]_i_5_n_0\,
      I1 => \execute_to_memory_REGFILE_WRITE_DATA[9]_i_6_n_0\,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[6]_i_5_n_0\,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[7]_i_6_n_0\,
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[8]_i_6_n_0\,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[7]_i_5_n_0\,
      O => execute_to_memory_BRANCH_DO_i_14_n_0
    );
execute_to_memory_BRANCH_DO_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => IBusCachedPlugin_cache_n_536,
      I1 => IBusCachedPlugin_cache_n_554,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[5]_i_5_n_0\,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[6]_i_6_n_0\,
      I4 => IBusCachedPlugin_cache_n_535,
      I5 => \CsrPlugin_mtvec_base[2]_i_3_n_0\,
      O => execute_to_memory_BRANCH_DO_i_15_n_0
    );
execute_to_memory_BRANCH_DO_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660000000000660"
    )
        port map (
      I0 => IBusCachedPlugin_cache_n_553,
      I1 => IBusCachedPlugin_cache_n_534,
      I2 => IBusCachedPlugin_cache_n_63,
      I3 => \_zz_CsrPlugin_csrMapping_readDataInit[1]_i_3_n_0\,
      I4 => IBusCachedPlugin_cache_n_537,
      I5 => IBusCachedPlugin_cache_n_532,
      O => execute_to_memory_BRANCH_DO_i_16_n_0
    );
execute_to_memory_BRANCH_DO_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8820222A882A2220"
    )
        port map (
      I0 => decode_to_execute_BRANCH_CTRL(0),
      I1 => \execute_to_memory_REGFILE_WRITE_DATA[0]_i_6_n_0\,
      I2 => dBus_cmd_payload_size(1),
      I3 => \decode_to_execute_INSTRUCTION_reg_n_0_[14]\,
      I4 => dBus_cmd_payload_size(0),
      I5 => data0,
      O => execute_to_memory_BRANCH_DO_i_2_n_0
    );
execute_to_memory_BRANCH_DO_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540455550151"
    )
        port map (
      I0 => \dBus_cmd_rData_address[31]_i_7_n_0\,
      I1 => decode_to_execute_RS1(30),
      I2 => decode_to_execute_SRC1_CTRL(0),
      I3 => \decode_to_execute_INSTRUCTION_reg_n_0_[30]\,
      I4 => decode_to_execute_SRC1_CTRL(1),
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_5_n_0\,
      O => execute_to_memory_BRANCH_DO_i_5_n_0
    );
execute_to_memory_BRANCH_DO_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \execute_to_memory_REGFILE_WRITE_DATA[27]_i_5_n_0\,
      I1 => \CsrPlugin_mtvec_base[25]_i_2_n_0\,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[28]_i_5_n_0\,
      I3 => \CsrPlugin_mtvec_base[26]_i_2_n_0\,
      I4 => \CsrPlugin_mtvec_base[27]_i_2_n_0\,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[29]_i_5_n_0\,
      O => execute_to_memory_BRANCH_DO_i_6_n_0
    );
execute_to_memory_BRANCH_DO_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000600660060000"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[22]_i_2_n_0\,
      I1 => \execute_to_memory_REGFILE_WRITE_DATA[24]_i_5_n_0\,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[26]_i_5_n_0\,
      I3 => \CsrPlugin_mtvec_base[24]_i_2_n_0\,
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[25]_i_5_n_0\,
      I5 => \CsrPlugin_mtvec_base[23]_i_2_n_0\,
      O => execute_to_memory_BRANCH_DO_i_7_n_0
    );
execute_to_memory_BRANCH_DO_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000600660060000"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[19]_i_2_n_0\,
      I1 => \execute_to_memory_REGFILE_WRITE_DATA[21]_i_5_n_0\,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[23]_i_5_n_0\,
      I3 => \CsrPlugin_mtvec_base[21]_i_2_n_0\,
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[22]_i_5_n_0\,
      I5 => \CsrPlugin_mtvec_base[20]_i_2_n_0\,
      O => execute_to_memory_BRANCH_DO_i_9_n_0
    );
execute_to_memory_BRANCH_DO_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_BRANCH_DO_i_1_n_0,
      Q => execute_to_memory_BRANCH_DO,
      R => '0'
    );
execute_to_memory_BRANCH_DO_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => execute_to_memory_BRANCH_DO_reg_i_4_n_0,
      CO(3) => NLW_execute_to_memory_BRANCH_DO_reg_i_3_CO_UNCONNECTED(3),
      CO(2) => data0,
      CO(1) => execute_to_memory_BRANCH_DO_reg_i_3_n_2,
      CO(0) => execute_to_memory_BRANCH_DO_reg_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_execute_to_memory_BRANCH_DO_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => execute_to_memory_BRANCH_DO_i_5_n_0,
      S(1) => execute_to_memory_BRANCH_DO_i_6_n_0,
      S(0) => execute_to_memory_BRANCH_DO_i_7_n_0
    );
execute_to_memory_BRANCH_DO_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => execute_to_memory_BRANCH_DO_reg_i_8_n_0,
      CO(3) => execute_to_memory_BRANCH_DO_reg_i_4_n_0,
      CO(2) => execute_to_memory_BRANCH_DO_reg_i_4_n_1,
      CO(1) => execute_to_memory_BRANCH_DO_reg_i_4_n_2,
      CO(0) => execute_to_memory_BRANCH_DO_reg_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_execute_to_memory_BRANCH_DO_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => execute_to_memory_BRANCH_DO_i_9_n_0,
      S(2) => execute_to_memory_BRANCH_DO_i_10_n_0,
      S(1) => execute_to_memory_BRANCH_DO_i_11_n_0,
      S(0) => execute_to_memory_BRANCH_DO_i_12_n_0
    );
execute_to_memory_BRANCH_DO_reg_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => execute_to_memory_BRANCH_DO_reg_i_8_n_0,
      CO(2) => execute_to_memory_BRANCH_DO_reg_i_8_n_1,
      CO(1) => execute_to_memory_BRANCH_DO_reg_i_8_n_2,
      CO(0) => execute_to_memory_BRANCH_DO_reg_i_8_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_execute_to_memory_BRANCH_DO_reg_i_8_O_UNCONNECTED(3 downto 0),
      S(3) => execute_to_memory_BRANCH_DO_i_13_n_0,
      S(2) => execute_to_memory_BRANCH_DO_i_14_n_0,
      S(1) => execute_to_memory_BRANCH_DO_i_15_n_0,
      S(0) => execute_to_memory_BRANCH_DO_i_16_n_0
    );
\execute_to_memory_ENV_CTRL[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => IBusCachedPlugin_cache_n_505,
      O => when_CsrPlugin_l909_2
    );
\execute_to_memory_ENV_CTRL_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => decode_to_execute_ENV_CTRL(0),
      Q => execute_to_memory_ENV_CTRL(0),
      R => '0'
    );
\execute_to_memory_ENV_CTRL_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => decode_to_execute_ENV_CTRL(1),
      Q => execute_to_memory_ENV_CTRL(1),
      R => '0'
    );
\execute_to_memory_INSTRUCTION_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => p_1_in1_in(3),
      Q => p_1_in0_in(3),
      R => '0'
    );
\execute_to_memory_INSTRUCTION_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => p_1_in1_in(4),
      Q => p_1_in0_in(4),
      R => '0'
    );
\execute_to_memory_INSTRUCTION_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => dBus_cmd_payload_size(0),
      Q => \execute_to_memory_INSTRUCTION_reg_n_0_[12]\,
      R => '0'
    );
\execute_to_memory_INSTRUCTION_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => dBus_cmd_payload_size(1),
      Q => \execute_to_memory_INSTRUCTION_reg_n_0_[13]\,
      R => '0'
    );
\execute_to_memory_INSTRUCTION_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => \decode_to_execute_INSTRUCTION_reg_n_0_[14]\,
      Q => \execute_to_memory_INSTRUCTION_reg_n_0_[14]\,
      R => '0'
    );
\execute_to_memory_INSTRUCTION_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => \decode_to_execute_INSTRUCTION_reg_n_0_[28]\,
      Q => \execute_to_memory_INSTRUCTION_reg_n_0_[28]\,
      R => '0'
    );
\execute_to_memory_INSTRUCTION_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => \decode_to_execute_INSTRUCTION_reg_n_0_[29]\,
      Q => \execute_to_memory_INSTRUCTION_reg_n_0_[29]\,
      R => '0'
    );
\execute_to_memory_INSTRUCTION_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => p_1_in1_in(0),
      Q => p_1_in0_in(0),
      R => '0'
    );
\execute_to_memory_INSTRUCTION_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => p_1_in1_in(1),
      Q => p_1_in0_in(1),
      R => '0'
    );
\execute_to_memory_INSTRUCTION_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => p_1_in1_in(2),
      Q => p_1_in0_in(2),
      R => '0'
    );
\execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE2222E2222222E2"
    )
        port map (
      I0 => \_zz_execute_SrcPlugin_addSub\(1),
      I1 => decode_to_execute_SRC2_FORCE_ZERO,
      I2 => decode_to_execute_RS1(1),
      I3 => decode_to_execute_SRC1_CTRL(1),
      I4 => decode_to_execute_SRC1_CTRL(0),
      I5 => \_zz__zz_execute_SRC1_1\(1),
      O => \execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_1_n_0\
    );
\execute_to_memory_MEMORY_ADDRESS_LOW_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => IBusCachedPlugin_cache_n_528,
      Q => execute_to_memory_MEMORY_ADDRESS_LOW(0),
      R => '0'
    );
\execute_to_memory_MEMORY_ADDRESS_LOW_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => \execute_to_memory_MEMORY_ADDRESS_LOW[1]_i_1_n_0\,
      Q => execute_to_memory_MEMORY_ADDRESS_LOW(1),
      R => '0'
    );
execute_to_memory_MEMORY_ENABLE_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => decode_to_execute_MEMORY_ENABLE,
      Q => execute_to_memory_MEMORY_ENABLE,
      R => '0'
    );
execute_to_memory_MEMORY_STORE_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => decode_to_execute_MEMORY_STORE,
      Q => execute_to_memory_MEMORY_STORE,
      R => '0'
    );
\execute_to_memory_PC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => decode_to_execute_PC(10),
      Q => execute_to_memory_PC(10),
      R => '0'
    );
\execute_to_memory_PC_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => decode_to_execute_PC(11),
      Q => execute_to_memory_PC(11),
      R => '0'
    );
\execute_to_memory_PC_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => decode_to_execute_PC(12),
      Q => execute_to_memory_PC(12),
      R => '0'
    );
\execute_to_memory_PC_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => decode_to_execute_PC(13),
      Q => execute_to_memory_PC(13),
      R => '0'
    );
\execute_to_memory_PC_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => decode_to_execute_PC(14),
      Q => execute_to_memory_PC(14),
      R => '0'
    );
\execute_to_memory_PC_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => decode_to_execute_PC(15),
      Q => execute_to_memory_PC(15),
      R => '0'
    );
\execute_to_memory_PC_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => decode_to_execute_PC(16),
      Q => execute_to_memory_PC(16),
      R => '0'
    );
\execute_to_memory_PC_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => decode_to_execute_PC(17),
      Q => execute_to_memory_PC(17),
      R => '0'
    );
\execute_to_memory_PC_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => decode_to_execute_PC(18),
      Q => execute_to_memory_PC(18),
      R => '0'
    );
\execute_to_memory_PC_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => decode_to_execute_PC(19),
      Q => execute_to_memory_PC(19),
      R => '0'
    );
\execute_to_memory_PC_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => decode_to_execute_PC(20),
      Q => execute_to_memory_PC(20),
      R => '0'
    );
\execute_to_memory_PC_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => decode_to_execute_PC(21),
      Q => execute_to_memory_PC(21),
      R => '0'
    );
\execute_to_memory_PC_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => decode_to_execute_PC(22),
      Q => execute_to_memory_PC(22),
      R => '0'
    );
\execute_to_memory_PC_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => decode_to_execute_PC(23),
      Q => execute_to_memory_PC(23),
      R => '0'
    );
\execute_to_memory_PC_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => decode_to_execute_PC(24),
      Q => execute_to_memory_PC(24),
      R => '0'
    );
\execute_to_memory_PC_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => decode_to_execute_PC(25),
      Q => execute_to_memory_PC(25),
      R => '0'
    );
\execute_to_memory_PC_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => decode_to_execute_PC(26),
      Q => execute_to_memory_PC(26),
      R => '0'
    );
\execute_to_memory_PC_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => decode_to_execute_PC(27),
      Q => execute_to_memory_PC(27),
      R => '0'
    );
\execute_to_memory_PC_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => decode_to_execute_PC(28),
      Q => execute_to_memory_PC(28),
      R => '0'
    );
\execute_to_memory_PC_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => decode_to_execute_PC(29),
      Q => execute_to_memory_PC(29),
      R => '0'
    );
\execute_to_memory_PC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => decode_to_execute_PC(2),
      Q => execute_to_memory_PC(2),
      R => '0'
    );
\execute_to_memory_PC_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => decode_to_execute_PC(30),
      Q => execute_to_memory_PC(30),
      R => '0'
    );
\execute_to_memory_PC_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => decode_to_execute_PC(31),
      Q => execute_to_memory_PC(31),
      R => '0'
    );
\execute_to_memory_PC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => decode_to_execute_PC(3),
      Q => execute_to_memory_PC(3),
      R => '0'
    );
\execute_to_memory_PC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => decode_to_execute_PC(4),
      Q => execute_to_memory_PC(4),
      R => '0'
    );
\execute_to_memory_PC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => decode_to_execute_PC(5),
      Q => execute_to_memory_PC(5),
      R => '0'
    );
\execute_to_memory_PC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => decode_to_execute_PC(6),
      Q => execute_to_memory_PC(6),
      R => '0'
    );
\execute_to_memory_PC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => decode_to_execute_PC(7),
      Q => execute_to_memory_PC(7),
      R => '0'
    );
\execute_to_memory_PC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => decode_to_execute_PC(8),
      Q => execute_to_memory_PC(8),
      R => '0'
    );
\execute_to_memory_PC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => decode_to_execute_PC(9),
      Q => execute_to_memory_PC(9),
      R => '0'
    );
\execute_to_memory_REGFILE_WRITE_DATA[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888888BBBBBBBB"
    )
        port map (
      I0 => \_zz_CsrPlugin_csrMapping_readDataInit[0]_i_2_n_0\,
      I1 => CsrPlugin_mstatus_MPIE_i_3_n_0,
      I2 => IBusCachedPlugin_cache_n_533,
      I3 => decode_to_execute_SHIFT_CTRL(1),
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[0]_i_3_n_0\,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[0]_i_4_n_0\,
      O => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(0)
    );
\execute_to_memory_REGFILE_WRITE_DATA[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8888B8888888B8"
    )
        port map (
      I0 => execute_to_memory_REGFILE_WRITE_DATA(1),
      I1 => \execute_LightShifterPlugin_isActive__0\,
      I2 => decode_to_execute_RS1(1),
      I3 => decode_to_execute_SRC1_CTRL(1),
      I4 => decode_to_execute_SRC1_CTRL(0),
      I5 => \_zz__zz_execute_SRC1_1\(1),
      O => \execute_to_memory_REGFILE_WRITE_DATA[0]_i_3_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77D044D0FFFFFFFF"
    )
        port map (
      I0 => IBusCachedPlugin_cache_n_528,
      I1 => decode_to_execute_ALU_CTRL(1),
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[0]_i_5_n_0\,
      I3 => decode_to_execute_ALU_CTRL(0),
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[0]_i_6_n_0\,
      I5 => IBusCachedPlugin_cache_n_511,
      O => \execute_to_memory_REGFILE_WRITE_DATA[0]_i_4_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9719FFFF"
    )
        port map (
      I0 => IBusCachedPlugin_cache_n_532,
      I1 => IBusCachedPlugin_cache_n_537,
      I2 => decode_to_execute_ALU_BITWISE_CTRL(0),
      I3 => dBus_cmd_payload_size(0),
      I4 => decode_to_execute_ALU_CTRL(1),
      O => \execute_to_memory_REGFILE_WRITE_DATA[0]_i_5_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111DB8BB"
    )
        port map (
      I0 => decode_to_execute_SRC_LESS_UNSIGNED,
      I1 => \CsrPlugin_mtvec_base[29]_i_3_n_0\,
      I2 => decode_to_execute_SRC2_FORCE_ZERO,
      I3 => \_zz_execute_SrcPlugin_addSub\(31),
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[31]_i_7_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[0]_i_6_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[8]_i_2_n_0\,
      I1 => CsrPlugin_mstatus_MPIE_i_3_n_0,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[10]_i_2_n_0\,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[10]_i_3_n_0\,
      I4 => IBusCachedPlugin_cache_n_511,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[10]_i_4_n_0\,
      O => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(10)
    );
\execute_to_memory_REGFILE_WRITE_DATA[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222E2222"
    )
        port map (
      I0 => \_zz_execute_SrcPlugin_addSub\(10),
      I1 => decode_to_execute_SRC2_FORCE_ZERO,
      I2 => decode_to_execute_SRC1_CTRL(0),
      I3 => decode_to_execute_SRC1_CTRL(1),
      I4 => decode_to_execute_RS1(10),
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[11]_i_5_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[10]_i_2_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220200022200220"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(1),
      I1 => decode_to_execute_ALU_CTRL(0),
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[11]_i_7_n_0\,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[10]_i_5_n_0\,
      I4 => decode_to_execute_ALU_BITWISE_CTRL(0),
      I5 => dBus_cmd_payload_size(0),
      O => \execute_to_memory_REGFILE_WRITE_DATA[10]_i_3_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => execute_to_memory_REGFILE_WRITE_DATA(9),
      I1 => \execute_to_memory_REGFILE_WRITE_DATA[10]_i_6_n_0\,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0\,
      I3 => execute_to_memory_REGFILE_WRITE_DATA(11),
      I4 => \execute_LightShifterPlugin_isActive__0\,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[12]_i_6_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[10]_i_4_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFFCA00C"
    )
        port map (
      I0 => decode_to_execute_PC(10),
      I1 => decode_to_execute_RS2(10),
      I2 => decode_to_execute_SRC2_CTRL(0),
      I3 => decode_to_execute_SRC2_CTRL(1),
      I4 => \decode_to_execute_INSTRUCTION_reg_n_0_[30]\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[10]_i_5_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[10]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => decode_to_execute_RS1(9),
      I1 => decode_to_execute_SRC1_CTRL(1),
      I2 => decode_to_execute_SRC1_CTRL(0),
      O => \execute_to_memory_REGFILE_WRITE_DATA[10]_i_6_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBB8BBBBB8888"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[9]_i_2_n_0\,
      I1 => CsrPlugin_mstatus_MPIE_i_3_n_0,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[11]_i_2_n_0\,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[11]_i_3_n_0\,
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[11]_i_4_n_0\,
      I5 => IBusCachedPlugin_cache_n_511,
      O => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(11)
    );
\execute_to_memory_REGFILE_WRITE_DATA[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBABFBFBFBFB"
    )
        port map (
      I0 => \execute_to_memory_REGFILE_WRITE_DATA[11]_i_5_n_0\,
      I1 => \_zz_execute_SrcPlugin_addSub\(11),
      I2 => decode_to_execute_SRC2_FORCE_ZERO,
      I3 => decode_to_execute_SRC1_CTRL(0),
      I4 => decode_to_execute_SRC1_CTRL(1),
      I5 => decode_to_execute_RS1(11),
      O => \execute_to_memory_REGFILE_WRITE_DATA[11]_i_2_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440404440440000"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(0),
      I1 => decode_to_execute_ALU_CTRL(1),
      I2 => decode_to_execute_ALU_BITWISE_CTRL(0),
      I3 => dBus_cmd_payload_size(0),
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[11]_i_6_n_0\,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[12]_i_6_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[11]_i_3_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => execute_to_memory_REGFILE_WRITE_DATA(10),
      I1 => \execute_to_memory_REGFILE_WRITE_DATA[11]_i_7_n_0\,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0\,
      I3 => execute_to_memory_REGFILE_WRITE_DATA(12),
      I4 => \execute_LightShifterPlugin_isActive__0\,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[13]_i_5_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[11]_i_4_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(1),
      I1 => decode_to_execute_ALU_CTRL(0),
      O => \execute_to_memory_REGFILE_WRITE_DATA[11]_i_5_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFFCA00C"
    )
        port map (
      I0 => decode_to_execute_PC(11),
      I1 => decode_to_execute_RS2(11),
      I2 => decode_to_execute_SRC2_CTRL(0),
      I3 => decode_to_execute_SRC2_CTRL(1),
      I4 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[11]_i_6_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => decode_to_execute_RS1(10),
      I1 => decode_to_execute_SRC1_CTRL(1),
      I2 => decode_to_execute_SRC1_CTRL(0),
      O => \execute_to_memory_REGFILE_WRITE_DATA[11]_i_7_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBB8BBBBB8888"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[10]_i_2_n_0\,
      I1 => CsrPlugin_mstatus_MPIE_i_3_n_0,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[12]_i_2_n_0\,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[12]_i_3_n_0\,
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[12]_i_4_n_0\,
      I5 => IBusCachedPlugin_cache_n_511,
      O => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(12)
    );
\execute_to_memory_REGFILE_WRITE_DATA[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"666FFF6F"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(0),
      I1 => decode_to_execute_ALU_CTRL(1),
      I2 => \_zz_execute_SrcPlugin_addSub\(12),
      I3 => decode_to_execute_SRC2_FORCE_ZERO,
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[13]_i_5_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[12]_i_2_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440404440440000"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(0),
      I1 => decode_to_execute_ALU_CTRL(1),
      I2 => decode_to_execute_ALU_BITWISE_CTRL(0),
      I3 => dBus_cmd_payload_size(0),
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[12]_i_5_n_0\,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[13]_i_5_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[12]_i_3_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => execute_to_memory_REGFILE_WRITE_DATA(11),
      I1 => \execute_to_memory_REGFILE_WRITE_DATA[12]_i_6_n_0\,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0\,
      I3 => execute_to_memory_REGFILE_WRITE_DATA(13),
      I4 => \execute_LightShifterPlugin_isActive__0\,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[14]_i_5_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[12]_i_4_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFFCA00C"
    )
        port map (
      I0 => decode_to_execute_PC(12),
      I1 => decode_to_execute_RS2(12),
      I2 => decode_to_execute_SRC2_CTRL(0),
      I3 => decode_to_execute_SRC2_CTRL(1),
      I4 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[12]_i_5_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => decode_to_execute_RS1(11),
      I1 => decode_to_execute_SRC1_CTRL(1),
      I2 => decode_to_execute_SRC1_CTRL(0),
      O => \execute_to_memory_REGFILE_WRITE_DATA[12]_i_6_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[11]_i_2_n_0\,
      I1 => decode_to_execute_IS_CSR,
      I2 => execute_arbitration_isValid_reg_n_0,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[13]_i_2_n_0\,
      I4 => IBusCachedPlugin_cache_n_511,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[13]_i_3_n_0\,
      O => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(13)
    );
\execute_to_memory_REGFILE_WRITE_DATA[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF90999000"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(1),
      I1 => decode_to_execute_ALU_CTRL(0),
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[14]_i_5_n_0\,
      I3 => decode_to_execute_SRC2_FORCE_ZERO,
      I4 => \_zz_execute_SrcPlugin_addSub\(13),
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[13]_i_4_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[13]_i_2_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => execute_to_memory_REGFILE_WRITE_DATA(12),
      I1 => \execute_to_memory_REGFILE_WRITE_DATA[13]_i_5_n_0\,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0\,
      I3 => execute_to_memory_REGFILE_WRITE_DATA(14),
      I4 => \execute_LightShifterPlugin_isActive__0\,
      I5 => \CsrPlugin_mtvec_base[12]_i_2_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[13]_i_3_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002002020222002"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(1),
      I1 => decode_to_execute_ALU_CTRL(0),
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[14]_i_5_n_0\,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[13]_i_6_n_0\,
      I4 => decode_to_execute_ALU_BITWISE_CTRL(0),
      I5 => dBus_cmd_payload_size(0),
      O => \execute_to_memory_REGFILE_WRITE_DATA[13]_i_4_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => decode_to_execute_RS1(12),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => dBus_cmd_payload_size(0),
      I3 => decode_to_execute_SRC1_CTRL(1),
      O => \execute_to_memory_REGFILE_WRITE_DATA[13]_i_5_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[13]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50035FF3"
    )
        port map (
      I0 => decode_to_execute_PC(13),
      I1 => decode_to_execute_RS2(13),
      I2 => decode_to_execute_SRC2_CTRL(0),
      I3 => decode_to_execute_SRC2_CTRL(1),
      I4 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[13]_i_6_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[12]_i_3_n_0\,
      I1 => decode_to_execute_IS_CSR,
      I2 => execute_arbitration_isValid_reg_n_0,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[14]_i_2_n_0\,
      I4 => IBusCachedPlugin_cache_n_511,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[14]_i_3_n_0\,
      O => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(14)
    );
\execute_to_memory_REGFILE_WRITE_DATA[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF90999000"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(1),
      I1 => decode_to_execute_ALU_CTRL(0),
      I2 => \CsrPlugin_mtvec_base[12]_i_2_n_0\,
      I3 => decode_to_execute_SRC2_FORCE_ZERO,
      I4 => \_zz_execute_SrcPlugin_addSub\(14),
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[14]_i_4_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[14]_i_2_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0C0C0AFA0CFCF"
    )
        port map (
      I0 => execute_to_memory_REGFILE_WRITE_DATA(13),
      I1 => \execute_to_memory_REGFILE_WRITE_DATA[14]_i_5_n_0\,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0\,
      I3 => execute_to_memory_REGFILE_WRITE_DATA(15),
      I4 => \execute_LightShifterPlugin_isActive__0\,
      I5 => \CsrPlugin_mtvec_base[13]_i_3_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[14]_i_3_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002002020222002"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(1),
      I1 => decode_to_execute_ALU_CTRL(0),
      I2 => \CsrPlugin_mtvec_base[12]_i_2_n_0\,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[14]_i_6_n_0\,
      I4 => decode_to_execute_ALU_BITWISE_CTRL(0),
      I5 => dBus_cmd_payload_size(0),
      O => \execute_to_memory_REGFILE_WRITE_DATA[14]_i_4_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => decode_to_execute_RS1(13),
      I1 => decode_to_execute_SRC1_CTRL(0),
      I2 => dBus_cmd_payload_size(1),
      I3 => decode_to_execute_SRC1_CTRL(1),
      O => \execute_to_memory_REGFILE_WRITE_DATA[14]_i_5_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50035FF3"
    )
        port map (
      I0 => decode_to_execute_PC(14),
      I1 => decode_to_execute_RS2(14),
      I2 => decode_to_execute_SRC2_CTRL(0),
      I3 => decode_to_execute_SRC2_CTRL(1),
      I4 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[14]_i_6_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[13]_i_2_n_0\,
      I1 => decode_to_execute_IS_CSR,
      I2 => execute_arbitration_isValid_reg_n_0,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[15]_i_2_n_0\,
      I4 => IBusCachedPlugin_cache_n_511,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[15]_i_3_n_0\,
      O => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(15)
    );
\execute_to_memory_REGFILE_WRITE_DATA[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF09990900"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(1),
      I1 => decode_to_execute_ALU_CTRL(0),
      I2 => \CsrPlugin_mtvec_base[13]_i_3_n_0\,
      I3 => decode_to_execute_SRC2_FORCE_ZERO,
      I4 => \_zz_execute_SrcPlugin_addSub\(15),
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[15]_i_4_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[15]_i_2_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0C0C0AFA0CFCF"
    )
        port map (
      I0 => execute_to_memory_REGFILE_WRITE_DATA(14),
      I1 => \CsrPlugin_mtvec_base[12]_i_2_n_0\,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0\,
      I3 => execute_to_memory_REGFILE_WRITE_DATA(16),
      I4 => \execute_LightShifterPlugin_isActive__0\,
      I5 => \CsrPlugin_mtvec_base[14]_i_3_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[15]_i_3_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600010007000600"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[13]_i_3_n_0\,
      I1 => \execute_to_memory_REGFILE_WRITE_DATA[15]_i_5_n_0\,
      I2 => decode_to_execute_ALU_CTRL(0),
      I3 => decode_to_execute_ALU_CTRL(1),
      I4 => decode_to_execute_ALU_BITWISE_CTRL(0),
      I5 => dBus_cmd_payload_size(0),
      O => \execute_to_memory_REGFILE_WRITE_DATA[15]_i_4_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50035FF3"
    )
        port map (
      I0 => decode_to_execute_PC(15),
      I1 => decode_to_execute_RS2(15),
      I2 => decode_to_execute_SRC2_CTRL(0),
      I3 => decode_to_execute_SRC2_CTRL(1),
      I4 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[15]_i_5_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[14]_i_2_n_0\,
      I1 => decode_to_execute_IS_CSR,
      I2 => execute_arbitration_isValid_reg_n_0,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[16]_i_2_n_0\,
      I4 => IBusCachedPlugin_cache_n_511,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[16]_i_3_n_0\,
      O => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(16)
    );
\execute_to_memory_REGFILE_WRITE_DATA[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF09990900"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(1),
      I1 => decode_to_execute_ALU_CTRL(0),
      I2 => \CsrPlugin_mtvec_base[14]_i_3_n_0\,
      I3 => decode_to_execute_SRC2_FORCE_ZERO,
      I4 => \_zz_execute_SrcPlugin_addSub\(16),
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[16]_i_4_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[16]_i_2_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA03F3FAFA03030"
    )
        port map (
      I0 => execute_to_memory_REGFILE_WRITE_DATA(15),
      I1 => \CsrPlugin_mtvec_base[13]_i_3_n_0\,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0\,
      I3 => execute_to_memory_REGFILE_WRITE_DATA(17),
      I4 => \execute_LightShifterPlugin_isActive__0\,
      I5 => \CsrPlugin_mtvec_base[15]_i_2_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[16]_i_3_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600010007000600"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[14]_i_3_n_0\,
      I1 => \execute_to_memory_REGFILE_WRITE_DATA[16]_i_5_n_0\,
      I2 => decode_to_execute_ALU_CTRL(0),
      I3 => decode_to_execute_ALU_CTRL(1),
      I4 => decode_to_execute_ALU_BITWISE_CTRL(0),
      I5 => dBus_cmd_payload_size(0),
      O => \execute_to_memory_REGFILE_WRITE_DATA[16]_i_4_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50035FF3"
    )
        port map (
      I0 => decode_to_execute_PC(16),
      I1 => decode_to_execute_RS2(16),
      I2 => decode_to_execute_SRC2_CTRL(0),
      I3 => decode_to_execute_SRC2_CTRL(1),
      I4 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[16]_i_5_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBB8BBBBB8888"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[15]_i_3_n_0\,
      I1 => CsrPlugin_mstatus_MPIE_i_3_n_0,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[17]_i_2_n_0\,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[17]_i_3_n_0\,
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[17]_i_4_n_0\,
      I5 => IBusCachedPlugin_cache_n_511,
      O => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(17)
    );
\execute_to_memory_REGFILE_WRITE_DATA[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"666FFF6F"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(0),
      I1 => decode_to_execute_ALU_CTRL(1),
      I2 => \_zz_execute_SrcPlugin_addSub\(17),
      I3 => decode_to_execute_SRC2_FORCE_ZERO,
      I4 => \CsrPlugin_mtvec_base[15]_i_2_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[17]_i_2_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B00060000000B0"
    )
        port map (
      I0 => decode_to_execute_ALU_BITWISE_CTRL(0),
      I1 => dBus_cmd_payload_size(0),
      I2 => decode_to_execute_ALU_CTRL(1),
      I3 => decode_to_execute_ALU_CTRL(0),
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[17]_i_5_n_0\,
      I5 => \CsrPlugin_mtvec_base[15]_i_2_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[17]_i_3_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA03030AFA03F3F"
    )
        port map (
      I0 => execute_to_memory_REGFILE_WRITE_DATA(16),
      I1 => \CsrPlugin_mtvec_base[14]_i_3_n_0\,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0\,
      I3 => execute_to_memory_REGFILE_WRITE_DATA(18),
      I4 => \execute_LightShifterPlugin_isActive__0\,
      I5 => \CsrPlugin_mtvec_base[16]_i_3_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[17]_i_4_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[17]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50035FF3"
    )
        port map (
      I0 => decode_to_execute_PC(17),
      I1 => decode_to_execute_RS2(17),
      I2 => decode_to_execute_SRC2_CTRL(0),
      I3 => decode_to_execute_SRC2_CTRL(1),
      I4 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[17]_i_5_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[16]_i_2_n_0\,
      I1 => decode_to_execute_IS_CSR,
      I2 => execute_arbitration_isValid_reg_n_0,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[18]_i_2_n_0\,
      I4 => IBusCachedPlugin_cache_n_511,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[18]_i_3_n_0\,
      O => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(18)
    );
\execute_to_memory_REGFILE_WRITE_DATA[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF09990900"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(1),
      I1 => decode_to_execute_ALU_CTRL(0),
      I2 => \CsrPlugin_mtvec_base[16]_i_3_n_0\,
      I3 => decode_to_execute_SRC2_FORCE_ZERO,
      I4 => \_zz_execute_SrcPlugin_addSub\(18),
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[18]_i_4_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[18]_i_2_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0C0C0AFA0CFCF"
    )
        port map (
      I0 => execute_to_memory_REGFILE_WRITE_DATA(17),
      I1 => \CsrPlugin_mtvec_base[15]_i_2_n_0\,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0\,
      I3 => execute_to_memory_REGFILE_WRITE_DATA(19),
      I4 => \execute_LightShifterPlugin_isActive__0\,
      I5 => \CsrPlugin_mtvec_base[17]_i_3_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[18]_i_3_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600010007000600"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[16]_i_3_n_0\,
      I1 => \execute_to_memory_REGFILE_WRITE_DATA[18]_i_5_n_0\,
      I2 => decode_to_execute_ALU_CTRL(0),
      I3 => decode_to_execute_ALU_CTRL(1),
      I4 => decode_to_execute_ALU_BITWISE_CTRL(0),
      I5 => dBus_cmd_payload_size(0),
      O => \execute_to_memory_REGFILE_WRITE_DATA[18]_i_4_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[18]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50035FF3"
    )
        port map (
      I0 => decode_to_execute_PC(18),
      I1 => decode_to_execute_RS2(18),
      I2 => decode_to_execute_SRC2_CTRL(0),
      I3 => decode_to_execute_SRC2_CTRL(1),
      I4 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[18]_i_5_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[17]_i_2_n_0\,
      I1 => decode_to_execute_IS_CSR,
      I2 => execute_arbitration_isValid_reg_n_0,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[19]_i_2_n_0\,
      I4 => IBusCachedPlugin_cache_n_511,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[19]_i_3_n_0\,
      O => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(19)
    );
\execute_to_memory_REGFILE_WRITE_DATA[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF09990900"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(1),
      I1 => decode_to_execute_ALU_CTRL(0),
      I2 => \CsrPlugin_mtvec_base[17]_i_3_n_0\,
      I3 => decode_to_execute_SRC2_FORCE_ZERO,
      I4 => \_zz_execute_SrcPlugin_addSub\(19),
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[19]_i_4_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[19]_i_2_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA03F3FAFA03030"
    )
        port map (
      I0 => execute_to_memory_REGFILE_WRITE_DATA(18),
      I1 => \CsrPlugin_mtvec_base[16]_i_3_n_0\,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0\,
      I3 => execute_to_memory_REGFILE_WRITE_DATA(20),
      I4 => \execute_LightShifterPlugin_isActive__0\,
      I5 => \CsrPlugin_mtvec_base[18]_i_2_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[19]_i_3_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600010007000600"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[17]_i_3_n_0\,
      I1 => \execute_to_memory_REGFILE_WRITE_DATA[19]_i_5_n_0\,
      I2 => decode_to_execute_ALU_CTRL(0),
      I3 => decode_to_execute_ALU_CTRL(1),
      I4 => decode_to_execute_ALU_BITWISE_CTRL(0),
      I5 => dBus_cmd_payload_size(0),
      O => \execute_to_memory_REGFILE_WRITE_DATA[19]_i_4_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50035FF3"
    )
        port map (
      I0 => decode_to_execute_PC(19),
      I1 => decode_to_execute_RS2(19),
      I2 => decode_to_execute_SRC2_CTRL(0),
      I3 => decode_to_execute_SRC2_CTRL(1),
      I4 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[19]_i_5_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \_zz_CsrPlugin_csrMapping_readDataInit[1]_i_2_n_0\,
      I1 => decode_to_execute_IS_CSR,
      I2 => execute_arbitration_isValid_reg_n_0,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[1]_i_2_n_0\,
      I4 => IBusCachedPlugin_cache_n_511,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[1]_i_3_n_0\,
      O => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(1)
    );
\execute_to_memory_REGFILE_WRITE_DATA[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEBEBEBAAEBAAAA"
    )
        port map (
      I0 => \execute_to_memory_REGFILE_WRITE_DATA[1]_i_4_n_0\,
      I1 => decode_to_execute_ALU_CTRL(1),
      I2 => decode_to_execute_ALU_CTRL(0),
      I3 => \_zz_CsrPlugin_csrMapping_readDataInit[1]_i_3_n_0\,
      I4 => decode_to_execute_SRC2_FORCE_ZERO,
      I5 => \_zz_execute_SrcPlugin_addSub\(1),
      O => \execute_to_memory_REGFILE_WRITE_DATA[1]_i_2_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => execute_to_memory_REGFILE_WRITE_DATA(0),
      I1 => IBusCachedPlugin_cache_n_532,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0\,
      I3 => execute_to_memory_REGFILE_WRITE_DATA(2),
      I4 => \execute_LightShifterPlugin_isActive__0\,
      I5 => IBusCachedPlugin_cache_n_553,
      O => \execute_to_memory_REGFILE_WRITE_DATA[1]_i_3_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404044000004404"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(0),
      I1 => decode_to_execute_ALU_CTRL(1),
      I2 => dBus_cmd_payload_size(0),
      I3 => decode_to_execute_ALU_BITWISE_CTRL(0),
      I4 => \_zz_CsrPlugin_csrMapping_readDataInit[1]_i_3_n_0\,
      I5 => IBusCachedPlugin_cache_n_63,
      O => \execute_to_memory_REGFILE_WRITE_DATA[1]_i_4_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[18]_i_3_n_0\,
      I1 => decode_to_execute_IS_CSR,
      I2 => execute_arbitration_isValid_reg_n_0,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[20]_i_2_n_0\,
      I4 => IBusCachedPlugin_cache_n_511,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[20]_i_3_n_0\,
      O => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(20)
    );
\execute_to_memory_REGFILE_WRITE_DATA[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF90999000"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(1),
      I1 => decode_to_execute_ALU_CTRL(0),
      I2 => \CsrPlugin_mtvec_base[18]_i_2_n_0\,
      I3 => decode_to_execute_SRC2_FORCE_ZERO,
      I4 => \_zz_execute_SrcPlugin_addSub\(20),
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[20]_i_4_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[20]_i_2_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA03F3FAFA03030"
    )
        port map (
      I0 => execute_to_memory_REGFILE_WRITE_DATA(19),
      I1 => \CsrPlugin_mtvec_base[17]_i_3_n_0\,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0\,
      I3 => execute_to_memory_REGFILE_WRITE_DATA(21),
      I4 => \execute_LightShifterPlugin_isActive__0\,
      I5 => \CsrPlugin_mtvec_base[19]_i_2_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[20]_i_3_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002002020222002"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(1),
      I1 => decode_to_execute_ALU_CTRL(0),
      I2 => \CsrPlugin_mtvec_base[18]_i_2_n_0\,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[20]_i_5_n_0\,
      I4 => decode_to_execute_ALU_BITWISE_CTRL(0),
      I5 => dBus_cmd_payload_size(0),
      O => \execute_to_memory_REGFILE_WRITE_DATA[20]_i_4_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[20]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50035FF3"
    )
        port map (
      I0 => decode_to_execute_PC(20),
      I1 => decode_to_execute_RS2(20),
      I2 => decode_to_execute_SRC2_CTRL(0),
      I3 => decode_to_execute_SRC2_CTRL(1),
      I4 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[20]_i_5_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[19]_i_3_n_0\,
      I1 => decode_to_execute_IS_CSR,
      I2 => execute_arbitration_isValid_reg_n_0,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[21]_i_2_n_0\,
      I4 => IBusCachedPlugin_cache_n_511,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[21]_i_3_n_0\,
      O => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(21)
    );
\execute_to_memory_REGFILE_WRITE_DATA[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF90999000"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(1),
      I1 => decode_to_execute_ALU_CTRL(0),
      I2 => \CsrPlugin_mtvec_base[19]_i_2_n_0\,
      I3 => decode_to_execute_SRC2_FORCE_ZERO,
      I4 => \_zz_execute_SrcPlugin_addSub\(21),
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[21]_i_4_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[21]_i_2_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => execute_to_memory_REGFILE_WRITE_DATA(20),
      I1 => \CsrPlugin_mtvec_base[18]_i_2_n_0\,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0\,
      I3 => execute_to_memory_REGFILE_WRITE_DATA(22),
      I4 => \execute_LightShifterPlugin_isActive__0\,
      I5 => \CsrPlugin_mtvec_base[20]_i_2_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[21]_i_3_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002002020222002"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(1),
      I1 => decode_to_execute_ALU_CTRL(0),
      I2 => \CsrPlugin_mtvec_base[19]_i_2_n_0\,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[21]_i_5_n_0\,
      I4 => decode_to_execute_ALU_BITWISE_CTRL(0),
      I5 => dBus_cmd_payload_size(0),
      O => \execute_to_memory_REGFILE_WRITE_DATA[21]_i_4_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[21]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50035FF3"
    )
        port map (
      I0 => decode_to_execute_PC(21),
      I1 => decode_to_execute_RS2(21),
      I2 => decode_to_execute_SRC2_CTRL(0),
      I3 => decode_to_execute_SRC2_CTRL(1),
      I4 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[21]_i_5_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[20]_i_3_n_0\,
      I1 => decode_to_execute_IS_CSR,
      I2 => execute_arbitration_isValid_reg_n_0,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[22]_i_2_n_0\,
      I4 => IBusCachedPlugin_cache_n_511,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[22]_i_3_n_0\,
      O => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(22)
    );
\execute_to_memory_REGFILE_WRITE_DATA[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF90999000"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(1),
      I1 => decode_to_execute_ALU_CTRL(0),
      I2 => \CsrPlugin_mtvec_base[20]_i_2_n_0\,
      I3 => decode_to_execute_SRC2_FORCE_ZERO,
      I4 => \_zz_execute_SrcPlugin_addSub\(22),
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[22]_i_4_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[22]_i_2_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => execute_to_memory_REGFILE_WRITE_DATA(21),
      I1 => \CsrPlugin_mtvec_base[19]_i_2_n_0\,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0\,
      I3 => execute_to_memory_REGFILE_WRITE_DATA(23),
      I4 => \execute_LightShifterPlugin_isActive__0\,
      I5 => \CsrPlugin_mtvec_base[21]_i_2_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[22]_i_3_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002002020222002"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(1),
      I1 => decode_to_execute_ALU_CTRL(0),
      I2 => \CsrPlugin_mtvec_base[20]_i_2_n_0\,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[22]_i_5_n_0\,
      I4 => decode_to_execute_ALU_BITWISE_CTRL(0),
      I5 => dBus_cmd_payload_size(0),
      O => \execute_to_memory_REGFILE_WRITE_DATA[22]_i_4_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[22]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50035FF3"
    )
        port map (
      I0 => decode_to_execute_PC(22),
      I1 => decode_to_execute_RS2(22),
      I2 => decode_to_execute_SRC2_CTRL(0),
      I3 => decode_to_execute_SRC2_CTRL(1),
      I4 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[22]_i_5_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[21]_i_3_n_0\,
      I1 => decode_to_execute_IS_CSR,
      I2 => execute_arbitration_isValid_reg_n_0,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[23]_i_2_n_0\,
      I4 => IBusCachedPlugin_cache_n_511,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[23]_i_3_n_0\,
      O => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(23)
    );
\execute_to_memory_REGFILE_WRITE_DATA[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF90999000"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(1),
      I1 => decode_to_execute_ALU_CTRL(0),
      I2 => \CsrPlugin_mtvec_base[21]_i_2_n_0\,
      I3 => decode_to_execute_SRC2_FORCE_ZERO,
      I4 => \_zz_execute_SrcPlugin_addSub\(23),
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[23]_i_4_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[23]_i_2_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => execute_to_memory_REGFILE_WRITE_DATA(22),
      I1 => \CsrPlugin_mtvec_base[20]_i_2_n_0\,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0\,
      I3 => execute_to_memory_REGFILE_WRITE_DATA(24),
      I4 => \execute_LightShifterPlugin_isActive__0\,
      I5 => \CsrPlugin_mtvec_base[22]_i_2_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[23]_i_3_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060008000E000600"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[21]_i_2_n_0\,
      I1 => \execute_to_memory_REGFILE_WRITE_DATA[23]_i_5_n_0\,
      I2 => decode_to_execute_ALU_CTRL(0),
      I3 => decode_to_execute_ALU_CTRL(1),
      I4 => decode_to_execute_ALU_BITWISE_CTRL(0),
      I5 => dBus_cmd_payload_size(0),
      O => \execute_to_memory_REGFILE_WRITE_DATA[23]_i_4_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFFCA00C"
    )
        port map (
      I0 => decode_to_execute_PC(23),
      I1 => decode_to_execute_RS2(23),
      I2 => decode_to_execute_SRC2_CTRL(0),
      I3 => decode_to_execute_SRC2_CTRL(1),
      I4 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[23]_i_5_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBB8BBBBB8888"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[22]_i_3_n_0\,
      I1 => CsrPlugin_mstatus_MPIE_i_3_n_0,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[24]_i_2_n_0\,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[24]_i_3_n_0\,
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[24]_i_4_n_0\,
      I5 => IBusCachedPlugin_cache_n_511,
      O => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(24)
    );
\execute_to_memory_REGFILE_WRITE_DATA[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"666FFF6F"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(0),
      I1 => decode_to_execute_ALU_CTRL(1),
      I2 => \_zz_execute_SrcPlugin_addSub\(24),
      I3 => decode_to_execute_SRC2_FORCE_ZERO,
      I4 => \CsrPlugin_mtvec_base[22]_i_2_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[24]_i_2_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404044000004404"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(0),
      I1 => decode_to_execute_ALU_CTRL(1),
      I2 => dBus_cmd_payload_size(0),
      I3 => decode_to_execute_ALU_BITWISE_CTRL(0),
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[24]_i_5_n_0\,
      I5 => \CsrPlugin_mtvec_base[22]_i_2_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[24]_i_3_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => execute_to_memory_REGFILE_WRITE_DATA(23),
      I1 => \CsrPlugin_mtvec_base[21]_i_2_n_0\,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0\,
      I3 => execute_to_memory_REGFILE_WRITE_DATA(25),
      I4 => \execute_LightShifterPlugin_isActive__0\,
      I5 => \CsrPlugin_mtvec_base[23]_i_2_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[24]_i_4_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[24]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50035FF3"
    )
        port map (
      I0 => decode_to_execute_PC(24),
      I1 => decode_to_execute_RS2(24),
      I2 => decode_to_execute_SRC2_CTRL(0),
      I3 => decode_to_execute_SRC2_CTRL(1),
      I4 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[24]_i_5_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBB8BBBBB8888"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[23]_i_3_n_0\,
      I1 => CsrPlugin_mstatus_MPIE_i_3_n_0,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[25]_i_2_n_0\,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[25]_i_3_n_0\,
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[25]_i_4_n_0\,
      I5 => IBusCachedPlugin_cache_n_511,
      O => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(25)
    );
\execute_to_memory_REGFILE_WRITE_DATA[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"666FFF6F"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(0),
      I1 => decode_to_execute_ALU_CTRL(1),
      I2 => \_zz_execute_SrcPlugin_addSub\(25),
      I3 => decode_to_execute_SRC2_FORCE_ZERO,
      I4 => \CsrPlugin_mtvec_base[23]_i_2_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[25]_i_2_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404044000004404"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(0),
      I1 => decode_to_execute_ALU_CTRL(1),
      I2 => dBus_cmd_payload_size(0),
      I3 => decode_to_execute_ALU_BITWISE_CTRL(0),
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[25]_i_5_n_0\,
      I5 => \CsrPlugin_mtvec_base[23]_i_2_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[25]_i_3_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => execute_to_memory_REGFILE_WRITE_DATA(24),
      I1 => \CsrPlugin_mtvec_base[22]_i_2_n_0\,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0\,
      I3 => execute_to_memory_REGFILE_WRITE_DATA(26),
      I4 => \execute_LightShifterPlugin_isActive__0\,
      I5 => \CsrPlugin_mtvec_base[24]_i_2_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[25]_i_4_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[25]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50035FF3"
    )
        port map (
      I0 => decode_to_execute_PC(25),
      I1 => decode_to_execute_RS2(25),
      I2 => decode_to_execute_SRC2_CTRL(0),
      I3 => decode_to_execute_SRC2_CTRL(1),
      I4 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[25]_i_5_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[24]_i_3_n_0\,
      I1 => decode_to_execute_IS_CSR,
      I2 => execute_arbitration_isValid_reg_n_0,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[26]_i_2_n_0\,
      I4 => IBusCachedPlugin_cache_n_511,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[26]_i_3_n_0\,
      O => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(26)
    );
\execute_to_memory_REGFILE_WRITE_DATA[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF90999000"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(1),
      I1 => decode_to_execute_ALU_CTRL(0),
      I2 => \CsrPlugin_mtvec_base[24]_i_2_n_0\,
      I3 => decode_to_execute_SRC2_FORCE_ZERO,
      I4 => \_zz_execute_SrcPlugin_addSub\(26),
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[26]_i_4_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[26]_i_2_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => execute_to_memory_REGFILE_WRITE_DATA(25),
      I1 => \CsrPlugin_mtvec_base[23]_i_2_n_0\,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0\,
      I3 => execute_to_memory_REGFILE_WRITE_DATA(27),
      I4 => \execute_LightShifterPlugin_isActive__0\,
      I5 => \CsrPlugin_mtvec_base[25]_i_2_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[26]_i_3_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060008000E000600"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[24]_i_2_n_0\,
      I1 => \execute_to_memory_REGFILE_WRITE_DATA[26]_i_5_n_0\,
      I2 => decode_to_execute_ALU_CTRL(0),
      I3 => decode_to_execute_ALU_CTRL(1),
      I4 => decode_to_execute_ALU_BITWISE_CTRL(0),
      I5 => dBus_cmd_payload_size(0),
      O => \execute_to_memory_REGFILE_WRITE_DATA[26]_i_4_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[26]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFFCA00C"
    )
        port map (
      I0 => decode_to_execute_PC(26),
      I1 => decode_to_execute_RS2(26),
      I2 => decode_to_execute_SRC2_CTRL(0),
      I3 => decode_to_execute_SRC2_CTRL(1),
      I4 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[26]_i_5_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[25]_i_3_n_0\,
      I1 => decode_to_execute_IS_CSR,
      I2 => execute_arbitration_isValid_reg_n_0,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[27]_i_2_n_0\,
      I4 => IBusCachedPlugin_cache_n_511,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[27]_i_3_n_0\,
      O => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(27)
    );
\execute_to_memory_REGFILE_WRITE_DATA[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF90999000"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(1),
      I1 => decode_to_execute_ALU_CTRL(0),
      I2 => \CsrPlugin_mtvec_base[25]_i_2_n_0\,
      I3 => decode_to_execute_SRC2_FORCE_ZERO,
      I4 => \_zz_execute_SrcPlugin_addSub\(27),
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[27]_i_4_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[27]_i_2_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => execute_to_memory_REGFILE_WRITE_DATA(26),
      I1 => \CsrPlugin_mtvec_base[24]_i_2_n_0\,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0\,
      I3 => execute_to_memory_REGFILE_WRITE_DATA(28),
      I4 => \execute_LightShifterPlugin_isActive__0\,
      I5 => \CsrPlugin_mtvec_base[26]_i_2_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[27]_i_3_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060008000E000600"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[25]_i_2_n_0\,
      I1 => \execute_to_memory_REGFILE_WRITE_DATA[27]_i_5_n_0\,
      I2 => decode_to_execute_ALU_CTRL(0),
      I3 => decode_to_execute_ALU_CTRL(1),
      I4 => decode_to_execute_ALU_BITWISE_CTRL(0),
      I5 => dBus_cmd_payload_size(0),
      O => \execute_to_memory_REGFILE_WRITE_DATA[27]_i_4_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFFCA00C"
    )
        port map (
      I0 => decode_to_execute_PC(27),
      I1 => decode_to_execute_RS2(27),
      I2 => decode_to_execute_SRC2_CTRL(0),
      I3 => decode_to_execute_SRC2_CTRL(1),
      I4 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[27]_i_5_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[26]_i_3_n_0\,
      I1 => decode_to_execute_IS_CSR,
      I2 => execute_arbitration_isValid_reg_n_0,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[28]_i_2_n_0\,
      I4 => IBusCachedPlugin_cache_n_511,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[28]_i_3_n_0\,
      O => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(28)
    );
\execute_to_memory_REGFILE_WRITE_DATA[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF90999000"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(1),
      I1 => decode_to_execute_ALU_CTRL(0),
      I2 => \CsrPlugin_mtvec_base[26]_i_2_n_0\,
      I3 => decode_to_execute_SRC2_FORCE_ZERO,
      I4 => \_zz_execute_SrcPlugin_addSub\(28),
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[28]_i_4_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[28]_i_2_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => execute_to_memory_REGFILE_WRITE_DATA(27),
      I1 => \CsrPlugin_mtvec_base[25]_i_2_n_0\,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0\,
      I3 => execute_to_memory_REGFILE_WRITE_DATA(29),
      I4 => \execute_LightShifterPlugin_isActive__0\,
      I5 => \CsrPlugin_mtvec_base[27]_i_2_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[28]_i_3_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060008000E000600"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[26]_i_2_n_0\,
      I1 => \execute_to_memory_REGFILE_WRITE_DATA[28]_i_5_n_0\,
      I2 => decode_to_execute_ALU_CTRL(0),
      I3 => decode_to_execute_ALU_CTRL(1),
      I4 => decode_to_execute_ALU_BITWISE_CTRL(0),
      I5 => dBus_cmd_payload_size(0),
      O => \execute_to_memory_REGFILE_WRITE_DATA[28]_i_4_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[28]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFFCA00C"
    )
        port map (
      I0 => decode_to_execute_PC(28),
      I1 => decode_to_execute_RS2(28),
      I2 => decode_to_execute_SRC2_CTRL(0),
      I3 => decode_to_execute_SRC2_CTRL(1),
      I4 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[28]_i_5_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[27]_i_3_n_0\,
      I1 => decode_to_execute_IS_CSR,
      I2 => execute_arbitration_isValid_reg_n_0,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[29]_i_2_n_0\,
      I4 => IBusCachedPlugin_cache_n_511,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[29]_i_3_n_0\,
      O => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(29)
    );
\execute_to_memory_REGFILE_WRITE_DATA[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF90999000"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(1),
      I1 => decode_to_execute_ALU_CTRL(0),
      I2 => \CsrPlugin_mtvec_base[27]_i_2_n_0\,
      I3 => decode_to_execute_SRC2_FORCE_ZERO,
      I4 => \_zz_execute_SrcPlugin_addSub\(29),
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[29]_i_4_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[29]_i_2_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => execute_to_memory_REGFILE_WRITE_DATA(28),
      I1 => \CsrPlugin_mtvec_base[26]_i_2_n_0\,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0\,
      I3 => execute_to_memory_REGFILE_WRITE_DATA(30),
      I4 => \execute_LightShifterPlugin_isActive__0\,
      I5 => \CsrPlugin_mtvec_base[28]_i_2_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[29]_i_3_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060008000E000600"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[27]_i_2_n_0\,
      I1 => \execute_to_memory_REGFILE_WRITE_DATA[29]_i_5_n_0\,
      I2 => decode_to_execute_ALU_CTRL(0),
      I3 => decode_to_execute_ALU_CTRL(1),
      I4 => decode_to_execute_ALU_BITWISE_CTRL(0),
      I5 => dBus_cmd_payload_size(0),
      O => \execute_to_memory_REGFILE_WRITE_DATA[29]_i_4_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[29]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFFCA00C"
    )
        port map (
      I0 => decode_to_execute_PC(29),
      I1 => decode_to_execute_RS2(29),
      I2 => decode_to_execute_SRC2_CTRL(0),
      I3 => decode_to_execute_SRC2_CTRL(1),
      I4 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[29]_i_5_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBB8BBBBB8888"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[0]_i_3_n_0\,
      I1 => CsrPlugin_mstatus_MPIE_i_3_n_0,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[2]_i_2_n_0\,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[2]_i_3_n_0\,
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[2]_i_4_n_0\,
      I5 => IBusCachedPlugin_cache_n_511,
      O => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(2)
    );
\execute_to_memory_REGFILE_WRITE_DATA[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"666FFF6F"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(0),
      I1 => decode_to_execute_ALU_CTRL(1),
      I2 => \_zz_execute_SrcPlugin_addSub\(2),
      I3 => decode_to_execute_SRC2_FORCE_ZERO,
      I4 => IBusCachedPlugin_cache_n_553,
      O => \execute_to_memory_REGFILE_WRITE_DATA[2]_i_2_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404044000004404"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(0),
      I1 => decode_to_execute_ALU_CTRL(1),
      I2 => dBus_cmd_payload_size(0),
      I3 => decode_to_execute_ALU_BITWISE_CTRL(0),
      I4 => IBusCachedPlugin_cache_n_534,
      I5 => IBusCachedPlugin_cache_n_553,
      O => \execute_to_memory_REGFILE_WRITE_DATA[2]_i_3_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA03F3FAFA03030"
    )
        port map (
      I0 => execute_to_memory_REGFILE_WRITE_DATA(1),
      I1 => \_zz_CsrPlugin_csrMapping_readDataInit[1]_i_3_n_0\,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0\,
      I3 => execute_to_memory_REGFILE_WRITE_DATA(3),
      I4 => \execute_LightShifterPlugin_isActive__0\,
      I5 => IBusCachedPlugin_cache_n_554,
      O => \execute_to_memory_REGFILE_WRITE_DATA[2]_i_4_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBB8BBBBB8888"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[28]_i_3_n_0\,
      I1 => CsrPlugin_mstatus_MPIE_i_3_n_0,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_2_n_0\,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_3_n_0\,
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_4_n_0\,
      I5 => IBusCachedPlugin_cache_n_511,
      O => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(30)
    );
\execute_to_memory_REGFILE_WRITE_DATA[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"666FFF6F"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(0),
      I1 => decode_to_execute_ALU_CTRL(1),
      I2 => \_zz_execute_SrcPlugin_addSub\(30),
      I3 => decode_to_execute_SRC2_FORCE_ZERO,
      I4 => \CsrPlugin_mtvec_base[28]_i_2_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_2_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440404440440000"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(0),
      I1 => decode_to_execute_ALU_CTRL(1),
      I2 => decode_to_execute_ALU_BITWISE_CTRL(0),
      I3 => dBus_cmd_payload_size(0),
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_5_n_0\,
      I5 => \CsrPlugin_mtvec_base[28]_i_2_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_3_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => execute_to_memory_REGFILE_WRITE_DATA(29),
      I1 => \CsrPlugin_mtvec_base[27]_i_2_n_0\,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0\,
      I3 => execute_to_memory_REGFILE_WRITE_DATA(31),
      I4 => \execute_LightShifterPlugin_isActive__0\,
      I5 => \CsrPlugin_mtvec_base[29]_i_3_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_4_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[30]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCFACC0"
    )
        port map (
      I0 => decode_to_execute_PC(30),
      I1 => \_zz_execute_SRC2_1\,
      I2 => decode_to_execute_SRC2_CTRL(0),
      I3 => decode_to_execute_SRC2_CTRL(1),
      I4 => decode_to_execute_RS2(30),
      O => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_5_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[30]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => decode_to_execute_SHIFT_CTRL(0),
      I1 => decode_to_execute_SHIFT_CTRL(1),
      O => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => IBusCachedPlugin_cache_n_512,
      O => when_Pipeline_l124_42
    );
\execute_to_memory_REGFILE_WRITE_DATA[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[29]_i_4_n_0\,
      I1 => decode_to_execute_IS_CSR,
      I2 => execute_arbitration_isValid_reg_n_0,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[31]_i_3_n_0\,
      I4 => IBusCachedPlugin_cache_n_511,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[31]_i_4_n_0\,
      O => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(31)
    );
\execute_to_memory_REGFILE_WRITE_DATA[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAA808"
    )
        port map (
      I0 => \execute_to_memory_REGFILE_WRITE_DATA[31]_i_5_n_0\,
      I1 => \_zz_execute_SrcPlugin_addSub\(31),
      I2 => decode_to_execute_SRC2_FORCE_ZERO,
      I3 => \CsrPlugin_mtvec_base[29]_i_3_n_0\,
      I4 => decode_to_execute_ALU_CTRL(1),
      I5 => decode_to_execute_ALU_CTRL(0),
      O => \execute_to_memory_REGFILE_WRITE_DATA[31]_i_3_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8000000B80000"
    )
        port map (
      I0 => execute_to_memory_REGFILE_WRITE_DATA(30),
      I1 => \execute_LightShifterPlugin_isActive__0\,
      I2 => \CsrPlugin_mtvec_base[28]_i_2_n_0\,
      I3 => decode_to_execute_SHIFT_CTRL(1),
      I4 => decode_to_execute_SHIFT_CTRL(0),
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[31]_i_6_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[31]_i_4_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFDFDDDFFFDDFFD"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(1),
      I1 => decode_to_execute_ALU_CTRL(0),
      I2 => \CsrPlugin_mtvec_base[29]_i_3_n_0\,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[31]_i_7_n_0\,
      I4 => decode_to_execute_ALU_BITWISE_CTRL(0),
      I5 => dBus_cmd_payload_size(0),
      O => \execute_to_memory_REGFILE_WRITE_DATA[31]_i_5_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => execute_to_memory_REGFILE_WRITE_DATA(31),
      I1 => \execute_LightShifterPlugin_isActive__0\,
      I2 => decode_to_execute_RS1(31),
      I3 => decode_to_execute_SRC1_CTRL(0),
      I4 => \_zz_execute_SRC2_1\,
      I5 => decode_to_execute_SRC1_CTRL(1),
      O => \execute_to_memory_REGFILE_WRITE_DATA[31]_i_6_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFFCA00C"
    )
        port map (
      I0 => decode_to_execute_PC(31),
      I1 => decode_to_execute_RS2(31),
      I2 => decode_to_execute_SRC2_CTRL(0),
      I3 => decode_to_execute_SRC2_CTRL(1),
      I4 => \_zz_execute_SRC2_1\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[31]_i_7_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \execute_to_memory_REGFILE_WRITE_DATA[3]_i_2_n_0\,
      I1 => decode_to_execute_IS_CSR,
      I2 => execute_arbitration_isValid_reg_n_0,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[3]_i_3_n_0\,
      I4 => IBusCachedPlugin_cache_n_511,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[3]_i_4_n_0\,
      O => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(3)
    );
\execute_to_memory_REGFILE_WRITE_DATA[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEFEFEFEFE"
    )
        port map (
      I0 => \execute_to_memory_REGFILE_WRITE_DATA[3]_i_5_n_0\,
      I1 => \execute_to_memory_REGFILE_WRITE_DATA[3]_i_6_n_0\,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[3]_i_7_n_0\,
      I3 => execute_CsrPlugin_csr_4032,
      I4 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[3]\,
      I5 => externalInterruptArray_regNext(3),
      O => \execute_to_memory_REGFILE_WRITE_DATA[3]_i_2_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF90999000"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(1),
      I1 => decode_to_execute_ALU_CTRL(0),
      I2 => IBusCachedPlugin_cache_n_554,
      I3 => decode_to_execute_SRC2_FORCE_ZERO,
      I4 => \_zz_execute_SrcPlugin_addSub\(3),
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[3]_i_8_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[3]_i_3_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => execute_to_memory_REGFILE_WRITE_DATA(2),
      I1 => IBusCachedPlugin_cache_n_553,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0\,
      I3 => execute_to_memory_REGFILE_WRITE_DATA(4),
      I4 => \execute_LightShifterPlugin_isActive__0\,
      I5 => \CsrPlugin_mtvec_base[2]_i_3_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[3]_i_4_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => CsrPlugin_mie_MSIE,
      I1 => execute_CsrPlugin_csr_772,
      I2 => execute_CsrPlugin_csr_835,
      I3 => \CsrPlugin_mtval_reg_n_0_[3]\,
      I4 => CsrPlugin_mip_MSIP,
      I5 => execute_CsrPlugin_csr_836,
      O => \execute_to_memory_REGFILE_WRITE_DATA[3]_i_5_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => execute_CsrPlugin_csr_768,
      I1 => CsrPlugin_mstatus_MIE,
      I2 => \_zz_CsrPlugin_csrMapping_readDataInit_reg_n_0_[3]\,
      I3 => execute_CsrPlugin_csr_3008,
      O => \execute_to_memory_REGFILE_WRITE_DATA[3]_i_6_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => CsrPlugin_mcause_exceptionCode(3),
      I1 => execute_CsrPlugin_csr_834,
      I2 => \CsrPlugin_mepc__0\(3),
      I3 => execute_CsrPlugin_csr_833,
      O => \execute_to_memory_REGFILE_WRITE_DATA[3]_i_7_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220200022200220"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(1),
      I1 => decode_to_execute_ALU_CTRL(0),
      I2 => IBusCachedPlugin_cache_n_554,
      I3 => IBusCachedPlugin_cache_n_536,
      I4 => decode_to_execute_ALU_BITWISE_CTRL(0),
      I5 => dBus_cmd_payload_size(0),
      O => \execute_to_memory_REGFILE_WRITE_DATA[3]_i_8_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[2]_i_2_n_0\,
      I1 => decode_to_execute_IS_CSR,
      I2 => execute_arbitration_isValid_reg_n_0,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[4]_i_2_n_0\,
      I4 => IBusCachedPlugin_cache_n_511,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[4]_i_3_n_0\,
      O => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(4)
    );
\execute_to_memory_REGFILE_WRITE_DATA[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF90999000"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(1),
      I1 => decode_to_execute_ALU_CTRL(0),
      I2 => \CsrPlugin_mtvec_base[2]_i_3_n_0\,
      I3 => decode_to_execute_SRC2_FORCE_ZERO,
      I4 => \_zz_execute_SrcPlugin_addSub\(4),
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[4]_i_4_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[4]_i_2_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => execute_to_memory_REGFILE_WRITE_DATA(3),
      I1 => IBusCachedPlugin_cache_n_554,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0\,
      I3 => execute_to_memory_REGFILE_WRITE_DATA(5),
      I4 => \execute_LightShifterPlugin_isActive__0\,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[6]_i_6_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[4]_i_3_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220200022200220"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(1),
      I1 => decode_to_execute_ALU_CTRL(0),
      I2 => \CsrPlugin_mtvec_base[2]_i_3_n_0\,
      I3 => IBusCachedPlugin_cache_n_535,
      I4 => decode_to_execute_ALU_BITWISE_CTRL(0),
      I5 => dBus_cmd_payload_size(0),
      O => \execute_to_memory_REGFILE_WRITE_DATA[4]_i_4_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBB8BBBBB8888"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[3]_i_2_n_0\,
      I1 => CsrPlugin_mstatus_MPIE_i_3_n_0,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[5]_i_2_n_0\,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[5]_i_3_n_0\,
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[5]_i_4_n_0\,
      I5 => IBusCachedPlugin_cache_n_511,
      O => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(5)
    );
\execute_to_memory_REGFILE_WRITE_DATA[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBABFBFBFBFB"
    )
        port map (
      I0 => \execute_to_memory_REGFILE_WRITE_DATA[11]_i_5_n_0\,
      I1 => \_zz_execute_SrcPlugin_addSub\(5),
      I2 => decode_to_execute_SRC2_FORCE_ZERO,
      I3 => decode_to_execute_SRC1_CTRL(0),
      I4 => decode_to_execute_SRC1_CTRL(1),
      I5 => decode_to_execute_RS1(5),
      O => \execute_to_memory_REGFILE_WRITE_DATA[5]_i_2_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440404440440000"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(0),
      I1 => decode_to_execute_ALU_CTRL(1),
      I2 => decode_to_execute_ALU_BITWISE_CTRL(0),
      I3 => dBus_cmd_payload_size(0),
      I4 => \execute_to_memory_REGFILE_WRITE_DATA[5]_i_5_n_0\,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[6]_i_6_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[5]_i_3_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => execute_to_memory_REGFILE_WRITE_DATA(4),
      I1 => \CsrPlugin_mtvec_base[2]_i_3_n_0\,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0\,
      I3 => execute_to_memory_REGFILE_WRITE_DATA(6),
      I4 => \execute_LightShifterPlugin_isActive__0\,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[7]_i_6_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[5]_i_4_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFFCA00C"
    )
        port map (
      I0 => decode_to_execute_PC(5),
      I1 => decode_to_execute_RS2(5),
      I2 => decode_to_execute_SRC2_CTRL(0),
      I3 => decode_to_execute_SRC2_CTRL(1),
      I4 => \decode_to_execute_INSTRUCTION_reg_n_0_[25]\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[5]_i_5_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[4]_i_2_n_0\,
      I1 => CsrPlugin_mstatus_MPIE_i_3_n_0,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[6]_i_2_n_0\,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[6]_i_3_n_0\,
      I4 => IBusCachedPlugin_cache_n_511,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[6]_i_4_n_0\,
      O => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(6)
    );
\execute_to_memory_REGFILE_WRITE_DATA[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222E2222"
    )
        port map (
      I0 => \_zz_execute_SrcPlugin_addSub\(6),
      I1 => decode_to_execute_SRC2_FORCE_ZERO,
      I2 => decode_to_execute_SRC1_CTRL(0),
      I3 => decode_to_execute_SRC1_CTRL(1),
      I4 => decode_to_execute_RS1(6),
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[11]_i_5_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[6]_i_2_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220200022200220"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(1),
      I1 => decode_to_execute_ALU_CTRL(0),
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[7]_i_6_n_0\,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[6]_i_5_n_0\,
      I4 => decode_to_execute_ALU_BITWISE_CTRL(0),
      I5 => dBus_cmd_payload_size(0),
      O => \execute_to_memory_REGFILE_WRITE_DATA[6]_i_3_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => execute_to_memory_REGFILE_WRITE_DATA(5),
      I1 => \execute_to_memory_REGFILE_WRITE_DATA[6]_i_6_n_0\,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0\,
      I3 => execute_to_memory_REGFILE_WRITE_DATA(7),
      I4 => \execute_LightShifterPlugin_isActive__0\,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[8]_i_6_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[6]_i_4_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFFCA00C"
    )
        port map (
      I0 => decode_to_execute_PC(6),
      I1 => decode_to_execute_RS2(6),
      I2 => decode_to_execute_SRC2_CTRL(0),
      I3 => decode_to_execute_SRC2_CTRL(1),
      I4 => \decode_to_execute_INSTRUCTION_reg_n_0_[26]\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[6]_i_5_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[6]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => decode_to_execute_RS1(5),
      I1 => decode_to_execute_SRC1_CTRL(1),
      I2 => decode_to_execute_SRC1_CTRL(0),
      O => \execute_to_memory_REGFILE_WRITE_DATA[6]_i_6_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[5]_i_2_n_0\,
      I1 => CsrPlugin_mstatus_MPIE_i_3_n_0,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[7]_i_2_n_0\,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[7]_i_3_n_0\,
      I4 => IBusCachedPlugin_cache_n_511,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[7]_i_4_n_0\,
      O => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(7)
    );
\execute_to_memory_REGFILE_WRITE_DATA[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222E2222"
    )
        port map (
      I0 => \_zz_execute_SrcPlugin_addSub\(7),
      I1 => decode_to_execute_SRC2_FORCE_ZERO,
      I2 => decode_to_execute_SRC1_CTRL(0),
      I3 => decode_to_execute_SRC1_CTRL(1),
      I4 => decode_to_execute_RS1(7),
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[11]_i_5_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[7]_i_2_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220200022200220"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(1),
      I1 => decode_to_execute_ALU_CTRL(0),
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[8]_i_6_n_0\,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[7]_i_5_n_0\,
      I4 => decode_to_execute_ALU_BITWISE_CTRL(0),
      I5 => dBus_cmd_payload_size(0),
      O => \execute_to_memory_REGFILE_WRITE_DATA[7]_i_3_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => execute_to_memory_REGFILE_WRITE_DATA(6),
      I1 => \execute_to_memory_REGFILE_WRITE_DATA[7]_i_6_n_0\,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0\,
      I3 => execute_to_memory_REGFILE_WRITE_DATA(8),
      I4 => \execute_LightShifterPlugin_isActive__0\,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[9]_i_6_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[7]_i_4_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFFCA00C"
    )
        port map (
      I0 => decode_to_execute_PC(7),
      I1 => decode_to_execute_RS2(7),
      I2 => decode_to_execute_SRC2_CTRL(0),
      I3 => decode_to_execute_SRC2_CTRL(1),
      I4 => \decode_to_execute_INSTRUCTION_reg_n_0_[27]\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[7]_i_5_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => decode_to_execute_RS1(6),
      I1 => decode_to_execute_SRC1_CTRL(1),
      I2 => decode_to_execute_SRC1_CTRL(0),
      O => \execute_to_memory_REGFILE_WRITE_DATA[7]_i_6_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[6]_i_2_n_0\,
      I1 => CsrPlugin_mstatus_MPIE_i_3_n_0,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[8]_i_2_n_0\,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[8]_i_3_n_0\,
      I4 => IBusCachedPlugin_cache_n_511,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[8]_i_4_n_0\,
      O => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(8)
    );
\execute_to_memory_REGFILE_WRITE_DATA[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222E2222"
    )
        port map (
      I0 => \_zz_execute_SrcPlugin_addSub\(8),
      I1 => decode_to_execute_SRC2_FORCE_ZERO,
      I2 => decode_to_execute_SRC1_CTRL(0),
      I3 => decode_to_execute_SRC1_CTRL(1),
      I4 => decode_to_execute_RS1(8),
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[11]_i_5_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[8]_i_2_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220200022200220"
    )
        port map (
      I0 => decode_to_execute_ALU_CTRL(1),
      I1 => decode_to_execute_ALU_CTRL(0),
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[9]_i_6_n_0\,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[8]_i_5_n_0\,
      I4 => decode_to_execute_ALU_BITWISE_CTRL(0),
      I5 => dBus_cmd_payload_size(0),
      O => \execute_to_memory_REGFILE_WRITE_DATA[8]_i_3_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => execute_to_memory_REGFILE_WRITE_DATA(7),
      I1 => \execute_to_memory_REGFILE_WRITE_DATA[8]_i_6_n_0\,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0\,
      I3 => execute_to_memory_REGFILE_WRITE_DATA(9),
      I4 => \execute_LightShifterPlugin_isActive__0\,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[10]_i_6_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[8]_i_4_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFFCA00C"
    )
        port map (
      I0 => decode_to_execute_PC(8),
      I1 => decode_to_execute_RS2(8),
      I2 => decode_to_execute_SRC2_CTRL(0),
      I3 => decode_to_execute_SRC2_CTRL(1),
      I4 => \decode_to_execute_INSTRUCTION_reg_n_0_[28]\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[8]_i_5_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => decode_to_execute_RS1(7),
      I1 => decode_to_execute_SRC1_CTRL(1),
      I2 => decode_to_execute_SRC1_CTRL(0),
      O => \execute_to_memory_REGFILE_WRITE_DATA[8]_i_6_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \CsrPlugin_mtvec_base[7]_i_2_n_0\,
      I1 => CsrPlugin_mstatus_MPIE_i_3_n_0,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[9]_i_2_n_0\,
      I3 => \execute_to_memory_REGFILE_WRITE_DATA[9]_i_3_n_0\,
      I4 => IBusCachedPlugin_cache_n_511,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[9]_i_4_n_0\,
      O => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(9)
    );
\execute_to_memory_REGFILE_WRITE_DATA[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222E2222"
    )
        port map (
      I0 => \_zz_execute_SrcPlugin_addSub\(9),
      I1 => decode_to_execute_SRC2_FORCE_ZERO,
      I2 => decode_to_execute_SRC1_CTRL(0),
      I3 => decode_to_execute_SRC1_CTRL(1),
      I4 => decode_to_execute_RS1(9),
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[11]_i_5_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[9]_i_2_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060008000E000600"
    )
        port map (
      I0 => \execute_to_memory_REGFILE_WRITE_DATA[10]_i_6_n_0\,
      I1 => \execute_to_memory_REGFILE_WRITE_DATA[9]_i_5_n_0\,
      I2 => decode_to_execute_ALU_CTRL(0),
      I3 => decode_to_execute_ALU_CTRL(1),
      I4 => decode_to_execute_ALU_BITWISE_CTRL(0),
      I5 => dBus_cmd_payload_size(0),
      O => \execute_to_memory_REGFILE_WRITE_DATA[9]_i_3_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => execute_to_memory_REGFILE_WRITE_DATA(8),
      I1 => \execute_to_memory_REGFILE_WRITE_DATA[9]_i_6_n_0\,
      I2 => \execute_to_memory_REGFILE_WRITE_DATA[30]_i_6_n_0\,
      I3 => execute_to_memory_REGFILE_WRITE_DATA(10),
      I4 => \execute_LightShifterPlugin_isActive__0\,
      I5 => \execute_to_memory_REGFILE_WRITE_DATA[11]_i_7_n_0\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[9]_i_4_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFFCA00C"
    )
        port map (
      I0 => decode_to_execute_PC(9),
      I1 => decode_to_execute_RS2(9),
      I2 => decode_to_execute_SRC2_CTRL(0),
      I3 => decode_to_execute_SRC2_CTRL(1),
      I4 => \decode_to_execute_INSTRUCTION_reg_n_0_[29]\,
      O => \execute_to_memory_REGFILE_WRITE_DATA[9]_i_5_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA[9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => decode_to_execute_RS1(8),
      I1 => decode_to_execute_SRC1_CTRL(1),
      I2 => decode_to_execute_SRC1_CTRL(0),
      O => \execute_to_memory_REGFILE_WRITE_DATA[9]_i_6_n_0\
    );
\execute_to_memory_REGFILE_WRITE_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_42,
      D => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(0),
      Q => execute_to_memory_REGFILE_WRITE_DATA(0),
      R => '0'
    );
\execute_to_memory_REGFILE_WRITE_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_42,
      D => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(10),
      Q => execute_to_memory_REGFILE_WRITE_DATA(10),
      R => '0'
    );
\execute_to_memory_REGFILE_WRITE_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_42,
      D => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(11),
      Q => execute_to_memory_REGFILE_WRITE_DATA(11),
      R => '0'
    );
\execute_to_memory_REGFILE_WRITE_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_42,
      D => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(12),
      Q => execute_to_memory_REGFILE_WRITE_DATA(12),
      R => '0'
    );
\execute_to_memory_REGFILE_WRITE_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_42,
      D => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(13),
      Q => execute_to_memory_REGFILE_WRITE_DATA(13),
      R => '0'
    );
\execute_to_memory_REGFILE_WRITE_DATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_42,
      D => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(14),
      Q => execute_to_memory_REGFILE_WRITE_DATA(14),
      R => '0'
    );
\execute_to_memory_REGFILE_WRITE_DATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_42,
      D => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(15),
      Q => execute_to_memory_REGFILE_WRITE_DATA(15),
      R => '0'
    );
\execute_to_memory_REGFILE_WRITE_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_42,
      D => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(16),
      Q => execute_to_memory_REGFILE_WRITE_DATA(16),
      R => '0'
    );
\execute_to_memory_REGFILE_WRITE_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_42,
      D => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(17),
      Q => execute_to_memory_REGFILE_WRITE_DATA(17),
      R => '0'
    );
\execute_to_memory_REGFILE_WRITE_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_42,
      D => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(18),
      Q => execute_to_memory_REGFILE_WRITE_DATA(18),
      R => '0'
    );
\execute_to_memory_REGFILE_WRITE_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_42,
      D => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(19),
      Q => execute_to_memory_REGFILE_WRITE_DATA(19),
      R => '0'
    );
\execute_to_memory_REGFILE_WRITE_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_42,
      D => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(1),
      Q => execute_to_memory_REGFILE_WRITE_DATA(1),
      R => '0'
    );
\execute_to_memory_REGFILE_WRITE_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_42,
      D => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(20),
      Q => execute_to_memory_REGFILE_WRITE_DATA(20),
      R => '0'
    );
\execute_to_memory_REGFILE_WRITE_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_42,
      D => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(21),
      Q => execute_to_memory_REGFILE_WRITE_DATA(21),
      R => '0'
    );
\execute_to_memory_REGFILE_WRITE_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_42,
      D => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(22),
      Q => execute_to_memory_REGFILE_WRITE_DATA(22),
      R => '0'
    );
\execute_to_memory_REGFILE_WRITE_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_42,
      D => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(23),
      Q => execute_to_memory_REGFILE_WRITE_DATA(23),
      R => '0'
    );
\execute_to_memory_REGFILE_WRITE_DATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_42,
      D => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(24),
      Q => execute_to_memory_REGFILE_WRITE_DATA(24),
      R => '0'
    );
\execute_to_memory_REGFILE_WRITE_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_42,
      D => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(25),
      Q => execute_to_memory_REGFILE_WRITE_DATA(25),
      R => '0'
    );
\execute_to_memory_REGFILE_WRITE_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_42,
      D => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(26),
      Q => execute_to_memory_REGFILE_WRITE_DATA(26),
      R => '0'
    );
\execute_to_memory_REGFILE_WRITE_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_42,
      D => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(27),
      Q => execute_to_memory_REGFILE_WRITE_DATA(27),
      R => '0'
    );
\execute_to_memory_REGFILE_WRITE_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_42,
      D => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(28),
      Q => execute_to_memory_REGFILE_WRITE_DATA(28),
      R => '0'
    );
\execute_to_memory_REGFILE_WRITE_DATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_42,
      D => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(29),
      Q => execute_to_memory_REGFILE_WRITE_DATA(29),
      R => '0'
    );
\execute_to_memory_REGFILE_WRITE_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_42,
      D => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(2),
      Q => execute_to_memory_REGFILE_WRITE_DATA(2),
      R => '0'
    );
\execute_to_memory_REGFILE_WRITE_DATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_42,
      D => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(30),
      Q => execute_to_memory_REGFILE_WRITE_DATA(30),
      R => '0'
    );
\execute_to_memory_REGFILE_WRITE_DATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_42,
      D => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(31),
      Q => execute_to_memory_REGFILE_WRITE_DATA(31),
      R => '0'
    );
\execute_to_memory_REGFILE_WRITE_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_42,
      D => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(3),
      Q => execute_to_memory_REGFILE_WRITE_DATA(3),
      R => '0'
    );
\execute_to_memory_REGFILE_WRITE_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_42,
      D => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(4),
      Q => execute_to_memory_REGFILE_WRITE_DATA(4),
      R => '0'
    );
\execute_to_memory_REGFILE_WRITE_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_42,
      D => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(5),
      Q => execute_to_memory_REGFILE_WRITE_DATA(5),
      R => '0'
    );
\execute_to_memory_REGFILE_WRITE_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_42,
      D => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(6),
      Q => execute_to_memory_REGFILE_WRITE_DATA(6),
      R => '0'
    );
\execute_to_memory_REGFILE_WRITE_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_42,
      D => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(7),
      Q => execute_to_memory_REGFILE_WRITE_DATA(7),
      R => '0'
    );
\execute_to_memory_REGFILE_WRITE_DATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_42,
      D => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(8),
      Q => execute_to_memory_REGFILE_WRITE_DATA(8),
      R => '0'
    );
\execute_to_memory_REGFILE_WRITE_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_42,
      D => \_zz_execute_to_memory_REGFILE_WRITE_DATA\(9),
      Q => execute_to_memory_REGFILE_WRITE_DATA(9),
      R => '0'
    );
execute_to_memory_REGFILE_WRITE_VALID_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_CsrPlugin_l909_2,
      D => decode_to_execute_REGFILE_WRITE_VALID_reg_n_0,
      Q => execute_to_memory_REGFILE_WRITE_VALID,
      R => '0'
    );
\externalInterruptArray_regNext[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mgmtsoc_zero_pending,
      I1 => mgmtsoc_enable_storage,
      O => mgmtsoc_interrupt(0)
    );
\externalInterruptArray_regNext[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \uart_enable_storage_reg[1]_0\,
      I1 => uart_pending_status_reg(1),
      I2 => \uart_enable_storage_reg[0]_0\,
      I3 => uart_pending_status_reg(0),
      O => mgmtsoc_interrupt(1)
    );
\externalInterruptArray_regNext[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gpioin0_gpioin0_pending,
      I1 => gpioin0_enable_storage,
      O => mgmtsoc_interrupt(2)
    );
\externalInterruptArray_regNext[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gpioin1_gpioin1_pending,
      I1 => gpioin1_enable_storage,
      O => mgmtsoc_interrupt(3)
    );
\externalInterruptArray_regNext[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gpioin2_gpioin2_pending,
      I1 => gpioin2_enable_storage,
      O => mgmtsoc_interrupt(4)
    );
\externalInterruptArray_regNext[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gpioin3_gpioin3_pending,
      I1 => gpioin3_enable_storage,
      O => mgmtsoc_interrupt(5)
    );
\externalInterruptArray_regNext[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gpioin4_gpioin4_pending,
      I1 => gpioin4_enable_storage,
      O => mgmtsoc_interrupt(6)
    );
\externalInterruptArray_regNext[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gpioin5_gpioin5_pending,
      I1 => gpioin5_enable_storage,
      O => mgmtsoc_interrupt(7)
    );
\externalInterruptArray_regNext_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_interrupt(0),
      Q => externalInterruptArray_regNext(0),
      R => '0'
    );
\externalInterruptArray_regNext_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_interrupt(1),
      Q => externalInterruptArray_regNext(1),
      R => '0'
    );
\externalInterruptArray_regNext_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_interrupt(2),
      Q => externalInterruptArray_regNext(2),
      R => '0'
    );
\externalInterruptArray_regNext_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_interrupt(3),
      Q => externalInterruptArray_regNext(3),
      R => '0'
    );
\externalInterruptArray_regNext_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_interrupt(4),
      Q => externalInterruptArray_regNext(4),
      R => '0'
    );
\externalInterruptArray_regNext_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_interrupt(5),
      Q => externalInterruptArray_regNext(5),
      R => '0'
    );
\externalInterruptArray_regNext_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_interrupt(6),
      Q => externalInterruptArray_regNext(6),
      R => '0'
    );
\externalInterruptArray_regNext_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_interrupt(7),
      Q => externalInterruptArray_regNext(7),
      R => '0'
    );
\interface3_bank_bus_dat_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBEAEAEAFBEA"
    )
        port map (
      I0 => \interface3_bank_bus_dat_r_reg[23]\(2),
      I1 => grant_reg(1),
      I2 => \slave_sel_r_reg[6]_19\(0),
      I3 => \_zz_iBusWishbone_ADR_reg_n_0_[0]\,
      I4 => grant_reg(0),
      I5 => \dBus_cmd_rData_address_reg_n_0_[2]\,
      O => \interface3_bank_bus_dat_r[2]_i_2_n_0\
    );
\interface3_bank_bus_dat_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBEAEAEAFBEA"
    )
        port map (
      I0 => \interface3_bank_bus_dat_r_reg[23]\(3),
      I1 => grant_reg(1),
      I2 => \slave_sel_r_reg[6]_19\(0),
      I3 => \_zz_iBusWishbone_ADR_reg_n_0_[0]\,
      I4 => grant_reg(0),
      I5 => \dBus_cmd_rData_address_reg_n_0_[2]\,
      O => \interface3_bank_bus_dat_r[3]_i_2_n_0\
    );
\interface3_bank_bus_dat_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBEAEAEAFBEA"
    )
        port map (
      I0 => \interface3_bank_bus_dat_r_reg[23]\(4),
      I1 => grant_reg(1),
      I2 => \slave_sel_r_reg[6]_19\(0),
      I3 => \_zz_iBusWishbone_ADR_reg_n_0_[0]\,
      I4 => grant_reg(0),
      I5 => \dBus_cmd_rData_address_reg_n_0_[2]\,
      O => \interface3_bank_bus_dat_r[4]_i_2_n_0\
    );
\interface3_bank_bus_dat_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBEAEAEAFBEA"
    )
        port map (
      I0 => \interface3_bank_bus_dat_r_reg[23]\(5),
      I1 => grant_reg(1),
      I2 => \slave_sel_r_reg[6]_19\(0),
      I3 => \_zz_iBusWishbone_ADR_reg_n_0_[0]\,
      I4 => grant_reg(0),
      I5 => \dBus_cmd_rData_address_reg_n_0_[2]\,
      O => \interface3_bank_bus_dat_r[5]_i_2_n_0\
    );
\interface3_bank_bus_dat_r[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBEAEAEAFBEA"
    )
        port map (
      I0 => \interface3_bank_bus_dat_r_reg[23]\(6),
      I1 => grant_reg(1),
      I2 => \slave_sel_r_reg[6]_19\(0),
      I3 => \_zz_iBusWishbone_ADR_reg_n_0_[0]\,
      I4 => grant_reg(0),
      I5 => \dBus_cmd_rData_address_reg_n_0_[2]\,
      O => \interface3_bank_bus_dat_r[6]_i_2_n_0\
    );
\interface3_bank_bus_dat_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBEAEAEAFBEA"
    )
        port map (
      I0 => \interface3_bank_bus_dat_r_reg[23]\(7),
      I1 => grant_reg(1),
      I2 => \slave_sel_r_reg[6]_19\(0),
      I3 => \_zz_iBusWishbone_ADR_reg_n_0_[0]\,
      I4 => grant_reg(0),
      I5 => \dBus_cmd_rData_address_reg_n_0_[2]\,
      O => \interface3_bank_bus_dat_r[7]_i_2_n_0\
    );
\la_ien_storage[100]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \dBus_cmd_rData_data_reg_n_0_[4]\,
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(4),
      I4 => \spi_master_mosi_storage_reg[0]\,
      O => \^dbus_cmd_rdata_data_reg[31]_0\(4)
    );
\la_ien_storage[101]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \dBus_cmd_rData_data_reg_n_0_[5]\,
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(5),
      I4 => \spi_master_mosi_storage_reg[0]\,
      O => \^dbus_cmd_rdata_data_reg[31]_0\(5)
    );
\la_ien_storage[102]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \dBus_cmd_rData_data_reg_n_0_[6]\,
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(6),
      I4 => \spi_master_mosi_storage_reg[0]\,
      O => \^dbus_cmd_rdata_data_reg[31]_0\(6)
    );
\la_ien_storage[103]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \dBus_cmd_rData_data_reg_n_0_[7]\,
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(7),
      I4 => \spi_master_mosi_storage_reg[0]\,
      O => \^dbus_cmd_rdata_data_reg[31]_0\(7)
    );
\la_ien_storage[104]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \dBus_cmd_rData_data_reg_n_0_[8]\,
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(8),
      I4 => \spi_master_mosi_storage_reg[0]\,
      O => \^dbus_cmd_rdata_data_reg[31]_0\(8)
    );
\la_ien_storage[105]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \dBus_cmd_rData_data_reg_n_0_[9]\,
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(9),
      I4 => \spi_master_mosi_storage_reg[0]\,
      O => \^dbus_cmd_rdata_data_reg[31]_0\(9)
    );
\la_ien_storage[106]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \dBus_cmd_rData_data_reg_n_0_[10]\,
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(10),
      I4 => \spi_master_mosi_storage_reg[0]\,
      O => \^dbus_cmd_rdata_data_reg[31]_0\(10)
    );
\la_ien_storage[107]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \dBus_cmd_rData_data_reg_n_0_[11]\,
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(11),
      I4 => \spi_master_mosi_storage_reg[0]\,
      O => \^dbus_cmd_rdata_data_reg[31]_0\(11)
    );
\la_ien_storage[108]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \dBus_cmd_rData_data_reg_n_0_[12]\,
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(12),
      I4 => \spi_master_mosi_storage_reg[0]\,
      O => \^dbus_cmd_rdata_data_reg[31]_0\(12)
    );
\la_ien_storage[109]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \dBus_cmd_rData_data_reg_n_0_[13]\,
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(13),
      I4 => \spi_master_mosi_storage_reg[0]\,
      O => \^dbus_cmd_rdata_data_reg[31]_0\(13)
    );
\la_ien_storage[110]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \dBus_cmd_rData_data_reg_n_0_[14]\,
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(14),
      I4 => \spi_master_mosi_storage_reg[0]\,
      O => \^dbus_cmd_rdata_data_reg[31]_0\(14)
    );
\la_ien_storage[111]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \dBus_cmd_rData_data_reg_n_0_[15]\,
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(15),
      I4 => \spi_master_mosi_storage_reg[0]\,
      O => \^dbus_cmd_rdata_data_reg[31]_0\(15)
    );
\la_ien_storage[112]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \dBus_cmd_rData_data_reg_n_0_[16]\,
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(16),
      I4 => \spi_master_mosi_storage_reg[0]\,
      O => \^dbus_cmd_rdata_data_reg[31]_0\(16)
    );
\la_ien_storage[113]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \dBus_cmd_rData_data_reg_n_0_[17]\,
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(17),
      I4 => \spi_master_mosi_storage_reg[0]\,
      O => \^dbus_cmd_rdata_data_reg[31]_0\(17)
    );
\la_ien_storage[114]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \dBus_cmd_rData_data_reg_n_0_[18]\,
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(18),
      I4 => \spi_master_mosi_storage_reg[0]\,
      O => \^dbus_cmd_rdata_data_reg[31]_0\(18)
    );
\la_ien_storage[115]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \dBus_cmd_rData_data_reg_n_0_[19]\,
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(19),
      I4 => \spi_master_mosi_storage_reg[0]\,
      O => \^dbus_cmd_rdata_data_reg[31]_0\(19)
    );
\la_ien_storage[116]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \dBus_cmd_rData_data_reg_n_0_[20]\,
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(20),
      I4 => \spi_master_mosi_storage_reg[0]\,
      O => \^dbus_cmd_rdata_data_reg[31]_0\(20)
    );
\la_ien_storage[117]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \dBus_cmd_rData_data_reg_n_0_[21]\,
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(21),
      I4 => \spi_master_mosi_storage_reg[0]\,
      O => \^dbus_cmd_rdata_data_reg[31]_0\(21)
    );
\la_ien_storage[118]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \dBus_cmd_rData_data_reg_n_0_[22]\,
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(22),
      I4 => \spi_master_mosi_storage_reg[0]\,
      O => \^dbus_cmd_rdata_data_reg[31]_0\(22)
    );
\la_ien_storage[119]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \dBus_cmd_rData_data_reg_n_0_[23]\,
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(23),
      I4 => \spi_master_mosi_storage_reg[0]\,
      O => \^dbus_cmd_rdata_data_reg[31]_0\(23)
    );
\la_ien_storage[120]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \^dbus_cmd_rdata_data_reg[31]_1\(0),
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(24),
      I4 => \spi_master_mosi_storage_reg[0]\,
      O => \^dbus_cmd_rdata_data_reg[31]_0\(24)
    );
\la_ien_storage[121]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \^dbus_cmd_rdata_data_reg[31]_1\(1),
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(25),
      I4 => \spi_master_mosi_storage_reg[0]\,
      O => \^dbus_cmd_rdata_data_reg[31]_0\(25)
    );
\la_ien_storage[122]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \^dbus_cmd_rdata_data_reg[31]_1\(2),
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(26),
      I4 => \spi_master_mosi_storage_reg[0]\,
      O => \^dbus_cmd_rdata_data_reg[31]_0\(26)
    );
\la_ien_storage[123]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \^dbus_cmd_rdata_data_reg[31]_1\(3),
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(27),
      I4 => \spi_master_mosi_storage_reg[0]\,
      O => \^dbus_cmd_rdata_data_reg[31]_0\(27)
    );
\la_ien_storage[124]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \^dbus_cmd_rdata_data_reg[31]_1\(4),
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(28),
      I4 => \spi_master_mosi_storage_reg[0]\,
      O => \^dbus_cmd_rdata_data_reg[31]_0\(28)
    );
\la_ien_storage[125]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \^dbus_cmd_rdata_data_reg[31]_1\(5),
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(29),
      I4 => \spi_master_mosi_storage_reg[0]\,
      O => \^dbus_cmd_rdata_data_reg[31]_0\(29)
    );
\la_ien_storage[126]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \^dbus_cmd_rdata_data_reg[31]_1\(6),
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(30),
      I4 => \spi_master_mosi_storage_reg[0]\,
      O => \^dbus_cmd_rdata_data_reg[31]_0\(30)
    );
\la_ien_storage[127]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \^dbus_cmd_rdata_data_reg[31]_1\(7),
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(31),
      I4 => \spi_master_mosi_storage_reg[0]\,
      O => \^dbus_cmd_rdata_data_reg[31]_0\(31)
    );
\la_ien_storage[96]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \dBus_cmd_rData_data_reg_n_0_[0]\,
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(0),
      I4 => \spi_master_mosi_storage_reg[0]\,
      O => \^dbus_cmd_rdata_data_reg[31]_0\(0)
    );
\la_ien_storage[97]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \dBus_cmd_rData_data_reg_n_0_[1]\,
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(1),
      I4 => \spi_master_mosi_storage_reg[0]\,
      O => \^dbus_cmd_rdata_data_reg[31]_0\(1)
    );
\la_ien_storage[98]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \dBus_cmd_rData_data_reg_n_0_[2]\,
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(2),
      I4 => \spi_master_mosi_storage_reg[0]\,
      O => \^dbus_cmd_rdata_data_reg[31]_0\(2)
    );
\la_ien_storage[99]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \dBus_cmd_rData_data_reg_n_0_[3]\,
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(3),
      I4 => \spi_master_mosi_storage_reg[0]\,
      O => \^dbus_cmd_rdata_data_reg[31]_0\(3)
    );
\litespi_state[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^dbus_cmd_rdata_address_reg[3]_0\,
      I1 => \litespi_state_reg[2]_i_2\(1),
      I2 => \litespi_state_reg[2]_i_2\(2),
      I3 => \^dbg_uart_address_reg[2]\,
      I4 => \litespi_state_reg[2]_i_2\(0),
      I5 => \^dbus_cmd_rdata_address_reg[2]_0\,
      O => \litespi_state[2]_i_14_n_0\
    );
memory_arbitration_isValid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F088F000"
    )
        port map (
      I0 => memory_arbitration_isValid_i_2_n_0,
      I1 => IBusCachedPlugin_cache_n_505,
      I2 => execute_arbitration_isValid_reg_n_0,
      I3 => when_Pipeline_l154_1,
      I4 => memory_arbitration_isValid_reg_n_0,
      I5 => reset0,
      O => memory_arbitration_isValid_i_1_n_0
    );
memory_arbitration_isValid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F7F7F7F"
    )
        port map (
      I0 => execute_to_memory_BRANCH_CALC(1),
      I1 => execute_to_memory_BRANCH_DO,
      I2 => memory_arbitration_isValid_reg_n_0,
      I3 => execute_to_memory_ALIGNEMENT_FAULT,
      I4 => execute_to_memory_MEMORY_ENABLE,
      I5 => IBusCachedPlugin_cache_n_6,
      O => memory_arbitration_isValid_i_2_n_0
    );
memory_arbitration_isValid_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => when_CsrPlugin_l909_1,
      I1 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_i_2_n_0,
      O => when_Pipeline_l154_1
    );
memory_arbitration_isValid_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => memory_arbitration_isValid_i_1_n_0,
      Q => memory_arbitration_isValid_reg_n_0,
      R => '0'
    );
\memory_to_writeBack_ENV_CTRL_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_ENV_CTRL(0),
      Q => memory_to_writeBack_ENV_CTRL(0),
      R => '0'
    );
\memory_to_writeBack_ENV_CTRL_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_ENV_CTRL(1),
      Q => memory_to_writeBack_ENV_CTRL(1),
      R => '0'
    );
\memory_to_writeBack_INSTRUCTION_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => p_1_in0_in(3),
      Q => \memory_to_writeBack_INSTRUCTION_reg_n_0_[10]\,
      R => '0'
    );
\memory_to_writeBack_INSTRUCTION_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => p_1_in0_in(4),
      Q => \memory_to_writeBack_INSTRUCTION_reg_n_0_[11]\,
      R => '0'
    );
\memory_to_writeBack_INSTRUCTION_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \execute_to_memory_INSTRUCTION_reg_n_0_[12]\,
      Q => \memory_to_writeBack_INSTRUCTION_reg_n_0_[12]\,
      R => '0'
    );
\memory_to_writeBack_INSTRUCTION_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \execute_to_memory_INSTRUCTION_reg_n_0_[13]\,
      Q => \memory_to_writeBack_INSTRUCTION_reg_n_0_[13]\,
      R => '0'
    );
\memory_to_writeBack_INSTRUCTION_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \execute_to_memory_INSTRUCTION_reg_n_0_[14]\,
      Q => \memory_to_writeBack_INSTRUCTION_reg_n_0_[14]\,
      R => '0'
    );
\memory_to_writeBack_INSTRUCTION_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \execute_to_memory_INSTRUCTION_reg_n_0_[28]\,
      Q => switch_CsrPlugin_l1068(0),
      R => '0'
    );
\memory_to_writeBack_INSTRUCTION_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \execute_to_memory_INSTRUCTION_reg_n_0_[29]\,
      Q => switch_CsrPlugin_l1068(1),
      R => '0'
    );
\memory_to_writeBack_INSTRUCTION_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => p_1_in0_in(0),
      Q => \memory_to_writeBack_INSTRUCTION_reg_n_0_[7]\,
      R => '0'
    );
\memory_to_writeBack_INSTRUCTION_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => p_1_in0_in(1),
      Q => \memory_to_writeBack_INSTRUCTION_reg_n_0_[8]\,
      R => '0'
    );
\memory_to_writeBack_INSTRUCTION_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => p_1_in0_in(2),
      Q => \memory_to_writeBack_INSTRUCTION_reg_n_0_[9]\,
      R => '0'
    );
\memory_to_writeBack_MEMORY_ADDRESS_LOW_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_MEMORY_ADDRESS_LOW(0),
      Q => memory_to_writeBack_MEMORY_ADDRESS_LOW(0),
      R => '0'
    );
\memory_to_writeBack_MEMORY_ADDRESS_LOW_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_MEMORY_ADDRESS_LOW(1),
      Q => memory_to_writeBack_MEMORY_ADDRESS_LOW(1),
      R => '0'
    );
memory_to_writeBack_MEMORY_ENABLE_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_MEMORY_ENABLE,
      Q => memory_to_writeBack_MEMORY_ENABLE,
      R => '0'
    );
\memory_to_writeBack_MEMORY_READ_DATA[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[0]_i_8_0\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[0]_i_8_1\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[0]_i_8_2\,
      I3 => interface7_bank_bus_dat_r(0),
      O => \memory_to_writeBack_MEMORY_READ_DATA[0]_i_10_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => interface12_bank_bus_dat_r(0),
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(0),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[16]_i_3\(0),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0\(0),
      O => \memory_to_writeBack_MEMORY_READ_DATA[0]_i_11_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[0]_i_7_n_0\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_0\(0),
      I2 => interface2_bank_bus_dat_r(0),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[0]_i_2\,
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[0]_i_2_0\,
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[0]_i_8_n_0\,
      O => \interface3_bank_bus_dat_r_reg[0]\
    );
\memory_to_writeBack_MEMORY_READ_DATA[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \spi_master_mosi_storage_reg[0]\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(4),
      O => \^state_reg_1\
    );
\memory_to_writeBack_MEMORY_READ_DATA[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(1),
      I1 => \mgmtsoc_master_rx_fifo_source_payload_data_reg[0]\,
      I2 => \litespi_state_reg[0]_0\(3),
      I3 => \litespi_state_reg[0]_0\(1),
      I4 => \litespi_state_reg[0]_0\(2),
      I5 => \litespi_state_reg[0]_0\(0),
      O => \slave_sel_r_reg[3]\
    );
\memory_to_writeBack_MEMORY_READ_DATA[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_2\(0),
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[0]_i_3_3\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_1\(0),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_3\(0),
      O => \memory_to_writeBack_MEMORY_READ_DATA[0]_i_7_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[0]_i_3_0\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[0]_i_3_1\,
      I2 => interface8_bank_bus_dat_r(0),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[0]_i_3_2\,
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[0]_i_10_n_0\,
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[0]_i_11_n_0\,
      O => \memory_to_writeBack_MEMORY_READ_DATA[0]_i_8_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(3),
      I1 => hk_dat_i(0),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3\(0),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(0),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[0]_i_6\(0),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(2),
      O => \slave_sel_r_reg[5]\
    );
\memory_to_writeBack_MEMORY_READ_DATA[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \^state_reg_1\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_0\(10),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_2\(10),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[16]_i_3\(10),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_3\(10),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_1\(10),
      O => \interface3_bank_bus_dat_r_reg[10]\
    );
\memory_to_writeBack_MEMORY_READ_DATA[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \^state_reg_1\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_0\(11),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_2\(11),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[16]_i_3\(11),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_3\(11),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_1\(11),
      O => \interface3_bank_bus_dat_r_reg[11]\
    );
\memory_to_writeBack_MEMORY_READ_DATA[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \^state_reg_1\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_0\(12),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_2\(12),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[16]_i_3\(12),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_3\(12),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_1\(12),
      O => \interface3_bank_bus_dat_r_reg[12]\
    );
\memory_to_writeBack_MEMORY_READ_DATA[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \^state_reg_1\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_0\(13),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_2\(13),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[16]_i_3\(13),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_3\(13),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_1\(13),
      O => \interface3_bank_bus_dat_r_reg[13]\
    );
\memory_to_writeBack_MEMORY_READ_DATA[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \^state_reg_1\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_0\(14),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_2\(14),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[16]_i_3\(14),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_3\(14),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_1\(14),
      O => \interface3_bank_bus_dat_r_reg[14]\
    );
\memory_to_writeBack_MEMORY_READ_DATA[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \^state_reg_1\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_0\(15),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_2\(15),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[16]_i_3\(15),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_3\(15),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_1\(15),
      O => \interface3_bank_bus_dat_r_reg[15]\
    );
\memory_to_writeBack_MEMORY_READ_DATA[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \^state_reg_1\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_0\(16),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_2\(16),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[16]_i_3\(16),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_3\(16),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_1\(16),
      O => \interface3_bank_bus_dat_r_reg[16]\
    );
\memory_to_writeBack_MEMORY_READ_DATA[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(4),
      I1 => \spi_master_mosi_storage_reg[0]\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_0\(17),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_1\(17),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_2\(17),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_3\(17),
      O => \slave_sel_r_reg[6]_5\
    );
\memory_to_writeBack_MEMORY_READ_DATA[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => hk_dat_i(1),
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(3),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3\(1),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(0),
      O => \wb_dat_o_reg[17]\
    );
\memory_to_writeBack_MEMORY_READ_DATA[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(4),
      I1 => \spi_master_mosi_storage_reg[0]\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_0\(18),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_1\(18),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_2\(18),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_3\(18),
      O => \slave_sel_r_reg[6]_6\
    );
\memory_to_writeBack_MEMORY_READ_DATA[18]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => hk_dat_i(2),
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(3),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3\(2),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(0),
      O => \wb_dat_o_reg[18]\
    );
\memory_to_writeBack_MEMORY_READ_DATA[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(4),
      I1 => \spi_master_mosi_storage_reg[0]\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_0\(19),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_1\(19),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_2\(19),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_3\(19),
      O => \slave_sel_r_reg[6]_7\
    );
\memory_to_writeBack_MEMORY_READ_DATA[19]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => hk_dat_i(3),
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(3),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3\(3),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(0),
      O => \wb_dat_o_reg[19]\
    );
\memory_to_writeBack_MEMORY_READ_DATA[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_2\(1),
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_3\(1),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(1),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_0\(1),
      O => \memory_to_writeBack_MEMORY_READ_DATA[1]_i_12_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \^state_reg_1\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[1]_i_12_n_0\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_1\(1),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[1]_i_3\,
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[16]_i_3\(1),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0\(1),
      O => \interface0_bank_bus_dat_r_reg[1]\
    );
\memory_to_writeBack_MEMORY_READ_DATA[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(4),
      I1 => \spi_master_mosi_storage_reg[0]\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_0\(20),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_1\(20),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_2\(20),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_3\(20),
      O => \slave_sel_r_reg[6]_8\
    );
\memory_to_writeBack_MEMORY_READ_DATA[20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => hk_dat_i(4),
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(3),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3\(4),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(0),
      O => \wb_dat_o_reg[20]\
    );
\memory_to_writeBack_MEMORY_READ_DATA[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(4),
      I1 => \spi_master_mosi_storage_reg[0]\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_0\(21),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_1\(21),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_2\(21),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_3\(21),
      O => \slave_sel_r_reg[6]_9\
    );
\memory_to_writeBack_MEMORY_READ_DATA[21]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => hk_dat_i(5),
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(3),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3\(5),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(0),
      O => \wb_dat_o_reg[21]\
    );
\memory_to_writeBack_MEMORY_READ_DATA[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(4),
      I1 => \spi_master_mosi_storage_reg[0]\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_0\(22),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_1\(22),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_2\(22),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_3\(22),
      O => \slave_sel_r_reg[6]_10\
    );
\memory_to_writeBack_MEMORY_READ_DATA[22]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => hk_dat_i(6),
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(3),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3\(6),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(0),
      O => \wb_dat_o_reg[22]\
    );
\memory_to_writeBack_MEMORY_READ_DATA[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(4),
      I1 => \spi_master_mosi_storage_reg[0]\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_0\(23),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_1\(23),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_2\(23),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_3\(23),
      O => \slave_sel_r_reg[6]_11\
    );
\memory_to_writeBack_MEMORY_READ_DATA[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => hk_dat_i(7),
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(3),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3\(7),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(0),
      O => \wb_dat_o_reg[23]\
    );
\memory_to_writeBack_MEMORY_READ_DATA[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(4),
      I1 => \spi_master_mosi_storage_reg[0]\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_0\(24),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_1\(24),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_2\(24),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_3\(24),
      O => \slave_sel_r_reg[6]_12\
    );
\memory_to_writeBack_MEMORY_READ_DATA[24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => hk_dat_i(8),
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(3),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3\(8),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(0),
      O => \wb_dat_o_reg[24]\
    );
\memory_to_writeBack_MEMORY_READ_DATA[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(4),
      I1 => \spi_master_mosi_storage_reg[0]\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_0\(25),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_1\(25),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_2\(25),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_3\(25),
      O => \slave_sel_r_reg[6]_13\
    );
\memory_to_writeBack_MEMORY_READ_DATA[25]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => hk_dat_i(9),
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(3),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3\(9),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(0),
      O => \wb_dat_o_reg[25]\
    );
\memory_to_writeBack_MEMORY_READ_DATA[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(4),
      I1 => \spi_master_mosi_storage_reg[0]\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_0\(26),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_1\(26),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_2\(26),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_3\(26),
      O => \slave_sel_r_reg[6]_14\
    );
\memory_to_writeBack_MEMORY_READ_DATA[26]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => hk_dat_i(10),
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(3),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3\(10),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(0),
      O => \wb_dat_o_reg[26]\
    );
\memory_to_writeBack_MEMORY_READ_DATA[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(4),
      I1 => \spi_master_mosi_storage_reg[0]\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_0\(27),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_1\(27),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_2\(27),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_3\(27),
      O => \slave_sel_r_reg[6]_15\
    );
\memory_to_writeBack_MEMORY_READ_DATA[27]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => hk_dat_i(11),
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(3),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3\(11),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(0),
      O => \wb_dat_o_reg[27]\
    );
\memory_to_writeBack_MEMORY_READ_DATA[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(4),
      I1 => \spi_master_mosi_storage_reg[0]\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_0\(28),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_1\(28),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_2\(28),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_3\(28),
      O => \slave_sel_r_reg[6]_16\
    );
\memory_to_writeBack_MEMORY_READ_DATA[28]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => hk_dat_i(12),
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(3),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3\(12),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(0),
      O => \wb_dat_o_reg[28]\
    );
\memory_to_writeBack_MEMORY_READ_DATA[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(4),
      I1 => \spi_master_mosi_storage_reg[0]\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_0\(29),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_1\(29),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_2\(29),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_3\(29),
      O => \slave_sel_r_reg[6]_17\
    );
\memory_to_writeBack_MEMORY_READ_DATA[29]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => hk_dat_i(13),
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(3),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3\(13),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(0),
      O => \wb_dat_o_reg[29]\
    );
\memory_to_writeBack_MEMORY_READ_DATA[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \^state_reg_1\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[2]_i_5_n_0\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_2\(2),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_3\(2),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(2),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_1\(2),
      O => \interface6_bank_bus_dat_r_reg[2]\
    );
\memory_to_writeBack_MEMORY_READ_DATA[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[16]_i_3\(2),
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0\(2),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[2]_i_3_0\,
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_0\(2),
      O => \memory_to_writeBack_MEMORY_READ_DATA[2]_i_5_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(4),
      I1 => \spi_master_mosi_storage_reg[0]\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_0\(30),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_1\(30),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_2\(30),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_3\(30),
      O => \slave_sel_r_reg[6]_18\
    );
\memory_to_writeBack_MEMORY_READ_DATA[30]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => hk_dat_i(14),
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(3),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3\(14),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(0),
      O => \wb_dat_o_reg[30]\
    );
\memory_to_writeBack_MEMORY_READ_DATA[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(4),
      I1 => \spi_master_mosi_storage_reg[0]\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_0\(31),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_1\(31),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_2\(31),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_3\(31),
      O => \slave_sel_r_reg[6]\
    );
\memory_to_writeBack_MEMORY_READ_DATA[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => hk_dat_i(15),
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(3),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3\(15),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(0),
      O => \wb_dat_o_reg[31]\
    );
\memory_to_writeBack_MEMORY_READ_DATA[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(4),
      I1 => \spi_master_mosi_storage_reg[0]\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[3]_i_5_n_0\,
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(3),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0\(3),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_0\(3),
      O => \slave_sel_r_reg[6]_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_2\(3),
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_3\(3),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_1\(3),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[16]_i_3\(3),
      O => \memory_to_writeBack_MEMORY_READ_DATA[3]_i_5_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(4),
      I1 => \spi_master_mosi_storage_reg[0]\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[4]_i_5_n_0\,
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_1\(4),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0\(4),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_0\(4),
      O => \slave_sel_r_reg[6]_1\
    );
\memory_to_writeBack_MEMORY_READ_DATA[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_2\(4),
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_3\(4),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(4),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[16]_i_3\(4),
      O => \memory_to_writeBack_MEMORY_READ_DATA[4]_i_5_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(4),
      I1 => \spi_master_mosi_storage_reg[0]\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[5]_i_5_n_0\,
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_1\(5),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0\(5),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_0\(5),
      O => \slave_sel_r_reg[6]_2\
    );
\memory_to_writeBack_MEMORY_READ_DATA[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_2\(5),
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_3\(5),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(5),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[16]_i_3\(5),
      O => \memory_to_writeBack_MEMORY_READ_DATA[5]_i_5_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mgmtsoc_master_rx_fifo_source_payload_data_reg[0]\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(1),
      O => litespi_grant_reg_rep
    );
\memory_to_writeBack_MEMORY_READ_DATA[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(4),
      I1 => \spi_master_mosi_storage_reg[0]\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[6]_i_6_n_0\,
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(6),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0\(6),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_0\(6),
      O => \slave_sel_r_reg[6]_3\
    );
\memory_to_writeBack_MEMORY_READ_DATA[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_2\(6),
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_3\(6),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_1\(6),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[16]_i_3\(6),
      O => \memory_to_writeBack_MEMORY_READ_DATA[6]_i_6_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(4),
      I1 => \spi_master_mosi_storage_reg[0]\,
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[7]_i_5_n_0\,
      I3 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(7),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0\(7),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_0\(7),
      O => \slave_sel_r_reg[6]_4\
    );
\memory_to_writeBack_MEMORY_READ_DATA[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_2\(7),
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_3\(7),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_1\(7),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[16]_i_3\(7),
      O => \memory_to_writeBack_MEMORY_READ_DATA[7]_i_5_n_0\
    );
\memory_to_writeBack_MEMORY_READ_DATA[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \^state_reg_1\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_0\(8),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_2\(8),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[16]_i_3\(8),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_3\(8),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_1\(8),
      O => \interface3_bank_bus_dat_r_reg[8]\
    );
\memory_to_writeBack_MEMORY_READ_DATA[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \^state_reg_1\,
      I1 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_0\(9),
      I2 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_2\(9),
      I3 => \memory_to_writeBack_MEMORY_READ_DATA[16]_i_3\(9),
      I4 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_3\(9),
      I5 => \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_1\(9),
      O => \interface3_bank_bus_dat_r_reg[9]\
    );
\memory_to_writeBack_MEMORY_READ_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => dBusWishbone_DAT_MISO(0),
      Q => memory_to_writeBack_MEMORY_READ_DATA(0),
      R => '0'
    );
\memory_to_writeBack_MEMORY_READ_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => dBusWishbone_DAT_MISO(10),
      Q => memory_to_writeBack_MEMORY_READ_DATA(10),
      R => '0'
    );
\memory_to_writeBack_MEMORY_READ_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => dBusWishbone_DAT_MISO(11),
      Q => memory_to_writeBack_MEMORY_READ_DATA(11),
      R => '0'
    );
\memory_to_writeBack_MEMORY_READ_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => dBusWishbone_DAT_MISO(12),
      Q => memory_to_writeBack_MEMORY_READ_DATA(12),
      R => '0'
    );
\memory_to_writeBack_MEMORY_READ_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => dBusWishbone_DAT_MISO(13),
      Q => memory_to_writeBack_MEMORY_READ_DATA(13),
      R => '0'
    );
\memory_to_writeBack_MEMORY_READ_DATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => dBusWishbone_DAT_MISO(14),
      Q => memory_to_writeBack_MEMORY_READ_DATA(14),
      R => '0'
    );
\memory_to_writeBack_MEMORY_READ_DATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => dBusWishbone_DAT_MISO(15),
      Q => memory_to_writeBack_MEMORY_READ_DATA(15),
      R => '0'
    );
\memory_to_writeBack_MEMORY_READ_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => dBusWishbone_DAT_MISO(16),
      Q => memory_to_writeBack_MEMORY_READ_DATA(16),
      R => '0'
    );
\memory_to_writeBack_MEMORY_READ_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => dBusWishbone_DAT_MISO(17),
      Q => memory_to_writeBack_MEMORY_READ_DATA(17),
      R => '0'
    );
\memory_to_writeBack_MEMORY_READ_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => dBusWishbone_DAT_MISO(18),
      Q => memory_to_writeBack_MEMORY_READ_DATA(18),
      R => '0'
    );
\memory_to_writeBack_MEMORY_READ_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => dBusWishbone_DAT_MISO(19),
      Q => memory_to_writeBack_MEMORY_READ_DATA(19),
      R => '0'
    );
\memory_to_writeBack_MEMORY_READ_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => dBusWishbone_DAT_MISO(1),
      Q => memory_to_writeBack_MEMORY_READ_DATA(1),
      R => '0'
    );
\memory_to_writeBack_MEMORY_READ_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => dBusWishbone_DAT_MISO(20),
      Q => memory_to_writeBack_MEMORY_READ_DATA(20),
      R => '0'
    );
\memory_to_writeBack_MEMORY_READ_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => dBusWishbone_DAT_MISO(21),
      Q => memory_to_writeBack_MEMORY_READ_DATA(21),
      R => '0'
    );
\memory_to_writeBack_MEMORY_READ_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => dBusWishbone_DAT_MISO(22),
      Q => memory_to_writeBack_MEMORY_READ_DATA(22),
      R => '0'
    );
\memory_to_writeBack_MEMORY_READ_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => dBusWishbone_DAT_MISO(23),
      Q => memory_to_writeBack_MEMORY_READ_DATA(23),
      R => '0'
    );
\memory_to_writeBack_MEMORY_READ_DATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => dBusWishbone_DAT_MISO(24),
      Q => memory_to_writeBack_MEMORY_READ_DATA(24),
      R => '0'
    );
\memory_to_writeBack_MEMORY_READ_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => dBusWishbone_DAT_MISO(25),
      Q => memory_to_writeBack_MEMORY_READ_DATA(25),
      R => '0'
    );
\memory_to_writeBack_MEMORY_READ_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => dBusWishbone_DAT_MISO(26),
      Q => memory_to_writeBack_MEMORY_READ_DATA(26),
      R => '0'
    );
\memory_to_writeBack_MEMORY_READ_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => dBusWishbone_DAT_MISO(27),
      Q => memory_to_writeBack_MEMORY_READ_DATA(27),
      R => '0'
    );
\memory_to_writeBack_MEMORY_READ_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => dBusWishbone_DAT_MISO(28),
      Q => memory_to_writeBack_MEMORY_READ_DATA(28),
      R => '0'
    );
\memory_to_writeBack_MEMORY_READ_DATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => dBusWishbone_DAT_MISO(29),
      Q => memory_to_writeBack_MEMORY_READ_DATA(29),
      R => '0'
    );
\memory_to_writeBack_MEMORY_READ_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => dBusWishbone_DAT_MISO(2),
      Q => memory_to_writeBack_MEMORY_READ_DATA(2),
      R => '0'
    );
\memory_to_writeBack_MEMORY_READ_DATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => dBusWishbone_DAT_MISO(30),
      Q => memory_to_writeBack_MEMORY_READ_DATA(30),
      R => '0'
    );
\memory_to_writeBack_MEMORY_READ_DATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => dBusWishbone_DAT_MISO(31),
      Q => memory_to_writeBack_MEMORY_READ_DATA(31),
      R => '0'
    );
\memory_to_writeBack_MEMORY_READ_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => dBusWishbone_DAT_MISO(3),
      Q => memory_to_writeBack_MEMORY_READ_DATA(3),
      R => '0'
    );
\memory_to_writeBack_MEMORY_READ_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => dBusWishbone_DAT_MISO(4),
      Q => memory_to_writeBack_MEMORY_READ_DATA(4),
      R => '0'
    );
\memory_to_writeBack_MEMORY_READ_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => dBusWishbone_DAT_MISO(5),
      Q => memory_to_writeBack_MEMORY_READ_DATA(5),
      R => '0'
    );
\memory_to_writeBack_MEMORY_READ_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => dBusWishbone_DAT_MISO(6),
      Q => memory_to_writeBack_MEMORY_READ_DATA(6),
      R => '0'
    );
\memory_to_writeBack_MEMORY_READ_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => dBusWishbone_DAT_MISO(7),
      Q => memory_to_writeBack_MEMORY_READ_DATA(7),
      R => '0'
    );
\memory_to_writeBack_MEMORY_READ_DATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => dBusWishbone_DAT_MISO(8),
      Q => memory_to_writeBack_MEMORY_READ_DATA(8),
      R => '0'
    );
\memory_to_writeBack_MEMORY_READ_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => dBusWishbone_DAT_MISO(9),
      Q => memory_to_writeBack_MEMORY_READ_DATA(9),
      R => '0'
    );
\memory_to_writeBack_PC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_2,
      D => execute_to_memory_PC(10),
      Q => memory_to_writeBack_PC(10),
      R => '0'
    );
\memory_to_writeBack_PC_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_2,
      D => execute_to_memory_PC(11),
      Q => memory_to_writeBack_PC(11),
      R => '0'
    );
\memory_to_writeBack_PC_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_2,
      D => execute_to_memory_PC(12),
      Q => memory_to_writeBack_PC(12),
      R => '0'
    );
\memory_to_writeBack_PC_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_2,
      D => execute_to_memory_PC(13),
      Q => memory_to_writeBack_PC(13),
      R => '0'
    );
\memory_to_writeBack_PC_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_2,
      D => execute_to_memory_PC(14),
      Q => memory_to_writeBack_PC(14),
      R => '0'
    );
\memory_to_writeBack_PC_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_2,
      D => execute_to_memory_PC(15),
      Q => memory_to_writeBack_PC(15),
      R => '0'
    );
\memory_to_writeBack_PC_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_2,
      D => execute_to_memory_PC(16),
      Q => memory_to_writeBack_PC(16),
      R => '0'
    );
\memory_to_writeBack_PC_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_2,
      D => execute_to_memory_PC(17),
      Q => memory_to_writeBack_PC(17),
      R => '0'
    );
\memory_to_writeBack_PC_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_2,
      D => execute_to_memory_PC(18),
      Q => memory_to_writeBack_PC(18),
      R => '0'
    );
\memory_to_writeBack_PC_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_2,
      D => execute_to_memory_PC(19),
      Q => memory_to_writeBack_PC(19),
      R => '0'
    );
\memory_to_writeBack_PC_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_2,
      D => execute_to_memory_PC(20),
      Q => memory_to_writeBack_PC(20),
      R => '0'
    );
\memory_to_writeBack_PC_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_2,
      D => execute_to_memory_PC(21),
      Q => memory_to_writeBack_PC(21),
      R => '0'
    );
\memory_to_writeBack_PC_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_2,
      D => execute_to_memory_PC(22),
      Q => memory_to_writeBack_PC(22),
      R => '0'
    );
\memory_to_writeBack_PC_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_2,
      D => execute_to_memory_PC(23),
      Q => memory_to_writeBack_PC(23),
      R => '0'
    );
\memory_to_writeBack_PC_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_2,
      D => execute_to_memory_PC(24),
      Q => memory_to_writeBack_PC(24),
      R => '0'
    );
\memory_to_writeBack_PC_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_2,
      D => execute_to_memory_PC(25),
      Q => memory_to_writeBack_PC(25),
      R => '0'
    );
\memory_to_writeBack_PC_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_2,
      D => execute_to_memory_PC(26),
      Q => memory_to_writeBack_PC(26),
      R => '0'
    );
\memory_to_writeBack_PC_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_2,
      D => execute_to_memory_PC(27),
      Q => memory_to_writeBack_PC(27),
      R => '0'
    );
\memory_to_writeBack_PC_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_2,
      D => execute_to_memory_PC(28),
      Q => memory_to_writeBack_PC(28),
      R => '0'
    );
\memory_to_writeBack_PC_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_2,
      D => execute_to_memory_PC(29),
      Q => memory_to_writeBack_PC(29),
      R => '0'
    );
\memory_to_writeBack_PC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_2,
      D => execute_to_memory_PC(2),
      Q => memory_to_writeBack_PC(2),
      R => '0'
    );
\memory_to_writeBack_PC_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_2,
      D => execute_to_memory_PC(30),
      Q => memory_to_writeBack_PC(30),
      R => '0'
    );
\memory_to_writeBack_PC_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_2,
      D => execute_to_memory_PC(31),
      Q => memory_to_writeBack_PC(31),
      R => '0'
    );
\memory_to_writeBack_PC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_2,
      D => execute_to_memory_PC(3),
      Q => memory_to_writeBack_PC(3),
      R => '0'
    );
\memory_to_writeBack_PC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_2,
      D => execute_to_memory_PC(4),
      Q => memory_to_writeBack_PC(4),
      R => '0'
    );
\memory_to_writeBack_PC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_2,
      D => execute_to_memory_PC(5),
      Q => memory_to_writeBack_PC(5),
      R => '0'
    );
\memory_to_writeBack_PC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_2,
      D => execute_to_memory_PC(6),
      Q => memory_to_writeBack_PC(6),
      R => '0'
    );
\memory_to_writeBack_PC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_2,
      D => execute_to_memory_PC(7),
      Q => memory_to_writeBack_PC(7),
      R => '0'
    );
\memory_to_writeBack_PC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_2,
      D => execute_to_memory_PC(8),
      Q => memory_to_writeBack_PC(8),
      R => '0'
    );
\memory_to_writeBack_PC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => when_Pipeline_l124_2,
      D => execute_to_memory_PC(9),
      Q => memory_to_writeBack_PC(9),
      R => '0'
    );
\memory_to_writeBack_REGFILE_WRITE_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_REGFILE_WRITE_DATA(0),
      Q => memory_to_writeBack_REGFILE_WRITE_DATA(0),
      R => '0'
    );
\memory_to_writeBack_REGFILE_WRITE_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_REGFILE_WRITE_DATA(10),
      Q => memory_to_writeBack_REGFILE_WRITE_DATA(10),
      R => '0'
    );
\memory_to_writeBack_REGFILE_WRITE_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_REGFILE_WRITE_DATA(11),
      Q => memory_to_writeBack_REGFILE_WRITE_DATA(11),
      R => '0'
    );
\memory_to_writeBack_REGFILE_WRITE_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_REGFILE_WRITE_DATA(12),
      Q => memory_to_writeBack_REGFILE_WRITE_DATA(12),
      R => '0'
    );
\memory_to_writeBack_REGFILE_WRITE_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_REGFILE_WRITE_DATA(13),
      Q => memory_to_writeBack_REGFILE_WRITE_DATA(13),
      R => '0'
    );
\memory_to_writeBack_REGFILE_WRITE_DATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_REGFILE_WRITE_DATA(14),
      Q => memory_to_writeBack_REGFILE_WRITE_DATA(14),
      R => '0'
    );
\memory_to_writeBack_REGFILE_WRITE_DATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_REGFILE_WRITE_DATA(15),
      Q => memory_to_writeBack_REGFILE_WRITE_DATA(15),
      R => '0'
    );
\memory_to_writeBack_REGFILE_WRITE_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_REGFILE_WRITE_DATA(16),
      Q => memory_to_writeBack_REGFILE_WRITE_DATA(16),
      R => '0'
    );
\memory_to_writeBack_REGFILE_WRITE_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_REGFILE_WRITE_DATA(17),
      Q => memory_to_writeBack_REGFILE_WRITE_DATA(17),
      R => '0'
    );
\memory_to_writeBack_REGFILE_WRITE_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_REGFILE_WRITE_DATA(18),
      Q => memory_to_writeBack_REGFILE_WRITE_DATA(18),
      R => '0'
    );
\memory_to_writeBack_REGFILE_WRITE_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_REGFILE_WRITE_DATA(19),
      Q => memory_to_writeBack_REGFILE_WRITE_DATA(19),
      R => '0'
    );
\memory_to_writeBack_REGFILE_WRITE_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_REGFILE_WRITE_DATA(1),
      Q => memory_to_writeBack_REGFILE_WRITE_DATA(1),
      R => '0'
    );
\memory_to_writeBack_REGFILE_WRITE_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_REGFILE_WRITE_DATA(20),
      Q => memory_to_writeBack_REGFILE_WRITE_DATA(20),
      R => '0'
    );
\memory_to_writeBack_REGFILE_WRITE_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_REGFILE_WRITE_DATA(21),
      Q => memory_to_writeBack_REGFILE_WRITE_DATA(21),
      R => '0'
    );
\memory_to_writeBack_REGFILE_WRITE_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_REGFILE_WRITE_DATA(22),
      Q => memory_to_writeBack_REGFILE_WRITE_DATA(22),
      R => '0'
    );
\memory_to_writeBack_REGFILE_WRITE_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_REGFILE_WRITE_DATA(23),
      Q => memory_to_writeBack_REGFILE_WRITE_DATA(23),
      R => '0'
    );
\memory_to_writeBack_REGFILE_WRITE_DATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_REGFILE_WRITE_DATA(24),
      Q => memory_to_writeBack_REGFILE_WRITE_DATA(24),
      R => '0'
    );
\memory_to_writeBack_REGFILE_WRITE_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_REGFILE_WRITE_DATA(25),
      Q => memory_to_writeBack_REGFILE_WRITE_DATA(25),
      R => '0'
    );
\memory_to_writeBack_REGFILE_WRITE_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_REGFILE_WRITE_DATA(26),
      Q => memory_to_writeBack_REGFILE_WRITE_DATA(26),
      R => '0'
    );
\memory_to_writeBack_REGFILE_WRITE_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_REGFILE_WRITE_DATA(27),
      Q => memory_to_writeBack_REGFILE_WRITE_DATA(27),
      R => '0'
    );
\memory_to_writeBack_REGFILE_WRITE_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_REGFILE_WRITE_DATA(28),
      Q => memory_to_writeBack_REGFILE_WRITE_DATA(28),
      R => '0'
    );
\memory_to_writeBack_REGFILE_WRITE_DATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_REGFILE_WRITE_DATA(29),
      Q => memory_to_writeBack_REGFILE_WRITE_DATA(29),
      R => '0'
    );
\memory_to_writeBack_REGFILE_WRITE_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_REGFILE_WRITE_DATA(2),
      Q => memory_to_writeBack_REGFILE_WRITE_DATA(2),
      R => '0'
    );
\memory_to_writeBack_REGFILE_WRITE_DATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_REGFILE_WRITE_DATA(30),
      Q => memory_to_writeBack_REGFILE_WRITE_DATA(30),
      R => '0'
    );
\memory_to_writeBack_REGFILE_WRITE_DATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_REGFILE_WRITE_DATA(31),
      Q => memory_to_writeBack_REGFILE_WRITE_DATA(31),
      R => '0'
    );
\memory_to_writeBack_REGFILE_WRITE_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_REGFILE_WRITE_DATA(3),
      Q => memory_to_writeBack_REGFILE_WRITE_DATA(3),
      R => '0'
    );
\memory_to_writeBack_REGFILE_WRITE_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_REGFILE_WRITE_DATA(4),
      Q => memory_to_writeBack_REGFILE_WRITE_DATA(4),
      R => '0'
    );
\memory_to_writeBack_REGFILE_WRITE_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_REGFILE_WRITE_DATA(5),
      Q => memory_to_writeBack_REGFILE_WRITE_DATA(5),
      R => '0'
    );
\memory_to_writeBack_REGFILE_WRITE_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_REGFILE_WRITE_DATA(6),
      Q => memory_to_writeBack_REGFILE_WRITE_DATA(6),
      R => '0'
    );
\memory_to_writeBack_REGFILE_WRITE_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_REGFILE_WRITE_DATA(7),
      Q => memory_to_writeBack_REGFILE_WRITE_DATA(7),
      R => '0'
    );
\memory_to_writeBack_REGFILE_WRITE_DATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_REGFILE_WRITE_DATA(8),
      Q => memory_to_writeBack_REGFILE_WRITE_DATA(8),
      R => '0'
    );
\memory_to_writeBack_REGFILE_WRITE_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_REGFILE_WRITE_DATA(9),
      Q => memory_to_writeBack_REGFILE_WRITE_DATA(9),
      R => '0'
    );
memory_to_writeBack_REGFILE_WRITE_VALID_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => execute_to_memory_REGFILE_WRITE_VALID,
      Q => memory_to_writeBack_REGFILE_WRITE_VALID,
      R => '0'
    );
\mgmtsoc_litespimmap_burst_adr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \mgmtsoc_litespimmap_burst_adr_reg[29]\,
      I1 => \^dbus_cmd_rdata_address_reg[2]_0\,
      I2 => \litespi_state_reg[2]_i_2\(0),
      I3 => \^litespi_grant_reg\,
      O => \litespi_state_reg[3]_1\(0)
    );
\mgmtsoc_litespimmap_burst_adr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \mgmtsoc_litespimmap_burst_adr_reg[29]\,
      I1 => \^dbus_cmd_rdata_address_reg[3]_0\,
      I2 => \^litespi_grant_reg\,
      I3 => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(0),
      O => \litespi_state_reg[3]_1\(1)
    );
\mgmtsoc_litespimmap_burst_adr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \mgmtsoc_litespimmap_burst_adr_reg[29]\,
      I1 => \^dbg_uart_address_reg[2]\,
      I2 => \^litespi_grant_reg\,
      I3 => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(1),
      O => \litespi_state_reg[3]_1\(2)
    );
\mgmtsoc_litespisdrphycore_sr_out[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAABFBFBF"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[7]_i_4_0\,
      I2 => \^dbg_uart_address_reg[2]\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_10\(2),
      I4 => \litespi_state_reg[0]_1\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\,
      O => \mgmtsoc_litespisdrphycore_sr_out[11]_i_4_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[3]_i_3_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_1\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[2]_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[2]_1\,
      O => \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(0)
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[7]_i_4_0\,
      I1 => \^dbg_uart_address_reg[2]\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_10\(2),
      I3 => \litespi_state_reg[0]_1\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_39_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[4]_i_3_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_1\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[3]_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out[3]_i_3_n_0\,
      O => \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(1)
    );
\mgmtsoc_litespisdrphycore_sr_out[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBF8FFFFFFFF"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg[2]\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_2\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[5]_i_4_n_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\,
      O => \mgmtsoc_litespisdrphycore_sr_out[3]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[5]_i_3_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_1\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[4]\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[4]_i_3_n_0\,
      O => \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(2)
    );
\mgmtsoc_litespisdrphycore_sr_out[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7F4FFFFFFFF"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg[3]\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_2\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[6]_i_5_n_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\,
      O => \mgmtsoc_litespisdrphycore_sr_out[4]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFEFF0000"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[5]_i_4_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_2\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[7]_i_4_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[5]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF0DFF0DFF0D"
    )
        port map (
      I0 => \litespi_state_reg[0]_0\(2),
      I1 => \litespi_state_reg[0]_0\(1),
      I2 => \^dbus_cmd_rdata_address_reg[2]_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[5]_i_3_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_10\(0),
      I5 => \mgmtsoc_master_rx_fifo_source_payload_data_reg[0]\,
      O => \mgmtsoc_litespisdrphycore_sr_out[5]_i_4_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF0DFF0DFF0D"
    )
        port map (
      I0 => \litespi_state_reg[0]_0\(2),
      I1 => \litespi_state_reg[0]_0\(1),
      I2 => \^dbus_cmd_rdata_address_reg[3]_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[5]_i_3_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_10\(1),
      I5 => \mgmtsoc_master_rx_fifo_source_payload_data_reg[0]\,
      O => \mgmtsoc_litespisdrphycore_sr_out[6]_i_5_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBF8"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_39_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg[2]\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\,
      O => \mgmtsoc_litespisdrphycore_sr_out[7]_i_4_n_0\
    );
\mgmtsoc_vexriscv_debug_bus_dat_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DebugPlugin_busReadDataReg(0),
      I1 => \_zz_when_DebugPlugin_l244\,
      I2 => DebugPlugin_resetIt_reg_n_0,
      O => \DebugPlugin_busReadDataReg_reg[31]_0\(0)
    );
\mgmtsoc_vexriscv_debug_bus_dat_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DebugPlugin_busReadDataReg(1),
      I1 => \_zz_when_DebugPlugin_l244\,
      I2 => DebugPlugin_haltIt_reg_n_0,
      O => \DebugPlugin_busReadDataReg_reg[31]_0\(1)
    );
\mgmtsoc_vexriscv_debug_bus_dat_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DebugPlugin_busReadDataReg(2),
      I1 => \_zz_when_DebugPlugin_l244\,
      I2 => DebugPlugin_isPipBusy,
      O => \DebugPlugin_busReadDataReg_reg[31]_0\(2)
    );
\mgmtsoc_vexriscv_debug_bus_dat_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DebugPlugin_busReadDataReg(3),
      I1 => \_zz_when_DebugPlugin_l244\,
      I2 => DebugPlugin_haltedByBreak,
      O => \DebugPlugin_busReadDataReg_reg[31]_0\(3)
    );
\mgmtsoc_vexriscv_debug_bus_dat_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DebugPlugin_busReadDataReg(4),
      I1 => \_zz_when_DebugPlugin_l244\,
      I2 => DebugPlugin_stepIt_reg_n_0,
      O => \DebugPlugin_busReadDataReg_reg[31]_0\(4)
    );
\mgmtsoc_vexriscv_i_cmd_payload_data[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(24),
      I1 => grant_reg(1),
      I2 => grant_reg(0),
      I3 => \^dbus_cmd_rdata_data_reg[31]_1\(0),
      O => \dbg_uart_data_reg[31]\(24)
    );
\mgmtsoc_vexriscv_i_cmd_payload_data[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(25),
      I1 => grant_reg(1),
      I2 => grant_reg(0),
      I3 => \^dbus_cmd_rdata_data_reg[31]_1\(1),
      O => \dbg_uart_data_reg[31]\(25)
    );
\mgmtsoc_vexriscv_i_cmd_payload_data[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(26),
      I1 => grant_reg(1),
      I2 => grant_reg(0),
      I3 => \^dbus_cmd_rdata_data_reg[31]_1\(2),
      O => \dbg_uart_data_reg[31]\(26)
    );
\mgmtsoc_vexriscv_i_cmd_payload_data[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(27),
      I1 => grant_reg(1),
      I2 => grant_reg(0),
      I3 => \^dbus_cmd_rdata_data_reg[31]_1\(3),
      O => \dbg_uart_data_reg[31]\(27)
    );
\mgmtsoc_vexriscv_i_cmd_payload_data[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(28),
      I1 => grant_reg(1),
      I2 => grant_reg(0),
      I3 => \^dbus_cmd_rdata_data_reg[31]_1\(4),
      O => \dbg_uart_data_reg[31]\(28)
    );
\mgmtsoc_vexriscv_i_cmd_payload_data[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(29),
      I1 => grant_reg(1),
      I2 => grant_reg(0),
      I3 => \^dbus_cmd_rdata_data_reg[31]_1\(5),
      O => \dbg_uart_data_reg[31]\(29)
    );
\mgmtsoc_vexriscv_i_cmd_payload_data[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(30),
      I1 => grant_reg(1),
      I2 => grant_reg(0),
      I3 => \^dbus_cmd_rdata_data_reg[31]_1\(6),
      O => \dbg_uart_data_reg[31]\(30)
    );
\mgmtsoc_vexriscv_i_cmd_payload_data[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(31),
      I1 => grant_reg(1),
      I2 => grant_reg(0),
      I3 => \^dbus_cmd_rdata_data_reg[31]_1\(7),
      O => \dbg_uart_data_reg[31]\(31)
    );
mgmtsoc_vexriscv_transfer_in_progress_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888A8888"
    )
        port map (
      I0 => mgmtsoc_vexriscv_transfer_in_progress,
      I1 => \FSM_sequential_switch_Fetcher_l362[0]_i_2_n_0\,
      I2 => switch_Fetcher_l362(1),
      I3 => switch_Fetcher_l362(0),
      I4 => switch_Fetcher_l362(2),
      O => \^mgmtsoc_vexriscv_transfer_in_progress_reg_0\
    );
\tx_buffer[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \dBus_cmd_rData_data_reg_n_0_[0]\,
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(0),
      I4 => tx_start_clear,
      O => \dBus_cmd_rData_data_reg[7]_0\(0)
    );
\tx_buffer[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \dBus_cmd_rData_data_reg_n_0_[1]\,
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(1),
      I4 => tx_start_clear,
      O => \dBus_cmd_rData_data_reg[7]_0\(1)
    );
\tx_buffer[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \dBus_cmd_rData_data_reg_n_0_[2]\,
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(2),
      I4 => tx_start_clear,
      O => \dBus_cmd_rData_data_reg[7]_0\(2)
    );
\tx_buffer[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \dBus_cmd_rData_data_reg_n_0_[3]\,
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(3),
      I4 => tx_start_clear,
      O => \dBus_cmd_rData_data_reg[7]_0\(3)
    );
\tx_buffer[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \dBus_cmd_rData_data_reg_n_0_[4]\,
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(4),
      I4 => tx_start_clear,
      O => \dBus_cmd_rData_data_reg[7]_0\(4)
    );
\tx_buffer[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \dBus_cmd_rData_data_reg_n_0_[5]\,
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(5),
      I4 => tx_start_clear,
      O => \dBus_cmd_rData_data_reg[7]_0\(5)
    );
\tx_buffer[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \dBus_cmd_rData_data_reg_n_0_[6]\,
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(6),
      I4 => tx_start_clear,
      O => \dBus_cmd_rData_data_reg[7]_0\(6)
    );
\tx_buffer[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \dBus_cmd_rData_data_reg_n_0_[7]\,
      I1 => grant_reg(0),
      I2 => grant_reg(1),
      I3 => \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(7),
      I4 => tx_start_clear,
      O => \dBus_cmd_rData_data_reg[7]_0\(7)
    );
\wbbd_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAEAFAFAAAE"
    )
        port map (
      I0 => \wbbd_data[7]_i_3_n_0\,
      I1 => wbbd_write_reg(1),
      I2 => RAM_reg_i_48_n_0,
      I3 => \wbbd_data[7]_i_4_n_0\,
      I4 => wbbd_write_reg(3),
      I5 => RAM_reg_i_51_n_0,
      O => \FSM_onehot_wbbd_state_reg[1]\(0)
    );
\wbbd_data[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF80000C8C8"
    )
        port map (
      I0 => RAM_reg_i_50_n_0,
      I1 => wbbd_write_reg(4),
      I2 => RAM_reg,
      I3 => RAM_reg_i_49_n_0,
      I4 => RAM_reg_i_48_n_0,
      I5 => wbbd_write_reg(5),
      O => \wbbd_data[7]_i_3_n_0\
    );
\wbbd_data[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A800"
    )
        port map (
      I0 => dBus_cmd_rData_wr_reg_n_0,
      I1 => \dBus_cmd_rData_address_reg_n_0_[1]\,
      I2 => \dBus_cmd_rData_address_reg_n_0_[0]\,
      I3 => grant_reg(0),
      I4 => grant_reg(1),
      O => \wbbd_data[7]_i_4_n_0\
    );
wbbd_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222202020222"
    )
        port map (
      I0 => wbbd_write_reg(1),
      I1 => RAM_reg_i_48_n_0,
      I2 => dBus_cmd_rData_wr_reg_n_0,
      I3 => \dBus_cmd_rData_address_reg_n_0_[1]\,
      I4 => \dBus_cmd_rData_address_reg_n_0_[0]\,
      I5 => RAM_reg,
      O => \FSM_onehot_wbbd_state_reg[1]_0\
    );
wbbd_write_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0300FFFF0B0A"
    )
        port map (
      I0 => wbbd_write_reg(3),
      I1 => wbbd_write_i_5_n_0,
      I2 => RAM_reg_i_48_n_0,
      I3 => wbbd_write_reg(5),
      I4 => wbbd_write_i_6_n_0,
      I5 => RAM_reg_i_51_n_0,
      O => \FSM_onehot_wbbd_state_reg[3]\
    );
wbbd_write_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000022002A"
    )
        port map (
      I0 => dBus_cmd_rData_wr_reg_n_0,
      I1 => \dBus_cmd_rData_address_reg_n_0_[1]\,
      I2 => \dBus_cmd_rData_size_reg_n_0_[0]\,
      I3 => p_0_in0,
      I4 => \dBus_cmd_rData_address_reg_n_0_[0]\,
      I5 => RAM_reg,
      O => wbbd_write_i_5_n_0
    );
wbbd_write_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222022"
    )
        port map (
      I0 => wbbd_write_reg(4),
      I1 => RAM_reg_i_48_n_0,
      I2 => RAM_reg_i_50_n_0,
      I3 => grant_reg(0),
      I4 => grant_reg(1),
      O => wbbd_write_i_6_n_0
    );
writeBack_arbitration_isValid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => IBusCachedPlugin_cache_n_6,
      I1 => CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_3_n_0,
      I2 => reset0,
      I3 => memory_arbitration_isValid_reg_n_0,
      I4 => IBusCachedPlugin_cache_n_505,
      O => writeBack_arbitration_isValid_i_1_n_0
    );
writeBack_arbitration_isValid_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => writeBack_arbitration_isValid_i_1_n_0,
      Q => writeBack_arbitration_isValid,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_housekeeping is
  port (
    pre_pass_thru_mgmt_reg : out STD_LOGIC;
    pass_thru_mgmt_delay : out STD_LOGIC;
    pass_thru_user : out STD_LOGIC;
    \pass_thru_user_delay__0\ : out STD_LOGIC;
    p_45_in : out STD_LOGIC_VECTOR ( 1 downto 0 );
    trap_output_dest : out STD_LOGIC;
    hk_ack_i : out STD_LOGIC;
    reset_reg_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    mprj_io_loader_clock : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    flash_io1_di : out STD_LOGIC;
    flash_io0 : out STD_LOGIC;
    user_irq : out STD_LOGIC_VECTOR ( 2 downto 0 );
    mgmt_io_out_hk : out STD_LOGIC_VECTOR ( 26 downto 0 );
    mgmt_io_oeb_hk : out STD_LOGIC_VECTOR ( 0 to 0 );
    serial_bb_data_2_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_io_loader_strobe : out STD_LOGIC;
    flash_clk : out STD_LOGIC;
    \gpio_configure_reg[0][3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpio_configure_reg[36][3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpio_configure_reg[35][3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpio_configure_reg[37][3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    serial_resetn_pre_reg_0 : out STD_LOGIC;
    mprj_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dbg_uart_address_reg[3]\ : out STD_LOGIC;
    \dbg_uart_address_reg[3]_0\ : out STD_LOGIC;
    \dbg_uart_address_reg[3]_1\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \dbg_uart_address_reg[2]\ : out STD_LOGIC;
    \dbg_uart_address_reg[18]\ : out STD_LOGIC;
    \dbg_uart_address_reg[3]_2\ : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[3]\ : out STD_LOGIC;
    \dbg_uart_address_reg[18]_0\ : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[2]\ : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[2]_0\ : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[3]_0\ : out STD_LOGIC;
    \dbg_uart_address_reg[19]\ : out STD_LOGIC;
    hk_dat_i : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \mgmt_gpio_data_reg[35]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    mprj_i : in STD_LOGIC_VECTOR ( 37 downto 0 );
    clock : in STD_LOGIC;
    wb_rst_i : in STD_LOGIC;
    resetb : in STD_LOGIC;
    flash_io0_oeb : in STD_LOGIC;
    flash_io1 : in STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[0]_0\ : in STD_LOGIC;
    \wbbd_addr_reg[1]_0\ : in STD_LOGIC;
    \wbbd_addr_reg[1]_1\ : in STD_LOGIC;
    \wbbd_addr_reg[2]_0\ : in STD_LOGIC;
    \wbbd_addr_reg[3]_0\ : in STD_LOGIC;
    \wbbd_addr_reg[4]_0\ : in STD_LOGIC;
    \wbbd_addr_reg[4]_1\ : in STD_LOGIC;
    \wbbd_addr_reg[5]_0\ : in STD_LOGIC;
    \wbbd_addr_reg[6]_0\ : in STD_LOGIC;
    \wbbd_addr_reg[2]_1\ : in STD_LOGIC;
    mprj_dat_o_core : in STD_LOGIC_VECTOR ( 31 downto 0 );
    flash_io0_0 : in STD_LOGIC;
    flash_clk_0 : in STD_LOGIC;
    wbbd_write_reg_0 : in STD_LOGIC;
    wbbd_write_reg_1 : in STD_LOGIC;
    \mprj_en[1]\ : in STD_LOGIC;
    \mprj_en[1]_0\ : in STD_LOGIC;
    \wbbd_addr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    mprj_adr_o_core : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \wbbd_addr_reg[1]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_housekeeping : entity is "housekeeping";
end design_1_caravel_0_0_housekeeping;

architecture STRUCTURE of design_1_caravel_0_0_housekeeping is
  signal \FSM_onehot_wbbd_state[9]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wbbd_state[9]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wbbd_state[9]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wbbd_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_wbbd_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_wbbd_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_wbbd_state_reg_n_0_[9]\ : STD_LOGIC;
  signal \FSM_sequential_xfer_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_xfer_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_xfer_state[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_xfer_state[1]_inv_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_xfer_state[1]_inv_i_2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal csclk : STD_LOGIC;
  signal \^dbus_cmd_rdata_address_reg[2]\ : STD_LOGIC;
  signal \^dbus_cmd_rdata_address_reg[3]\ : STD_LOGIC;
  signal data19 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data21 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data23 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data25 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data27 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data29 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data31 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data33 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data35 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data37 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data39 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data41 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data43 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data45 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data47 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data49 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data51 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data53 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data55 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data57 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data59 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data61 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data63 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data65 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data67 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data69 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data71 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data73 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data75 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data77 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data79 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data81 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data83 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data85 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data87 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data89 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data91 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data93 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^gpio_configure_reg[0][3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gpio_configure_reg[35][3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gpio_configure_reg[36][3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gpio_configure_reg[37][3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gpio_configure_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[10][0]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[10][1]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[10][2]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[10][3]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[10][4]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[10][5]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[10][6]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[10][7]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[11][0]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[11][1]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[11][2]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[11][3]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[11][4]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[11][5]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[11][6]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[11][7]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[12][0]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[12][1]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[12][2]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[12][3]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[12][4]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[12][5]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[12][6]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[12][7]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[13][0]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[13][1]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[13][2]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[13][3]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[13][4]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[13][5]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[13][6]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[13][7]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[14][0]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[14][1]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[14][2]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[14][3]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[14][4]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[14][5]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[14][6]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[14][7]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[15][0]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[15][1]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[15][2]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[15][3]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[15][4]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[15][5]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[15][6]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[15][7]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[16][0]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[16][1]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[16][2]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[16][3]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[16][4]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[16][5]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[16][6]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[16][7]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[17][0]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[17][1]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[17][2]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[17][3]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[17][4]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[17][5]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[17][6]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[17][7]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[18][0]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[18][1]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[18][2]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[18][3]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[18][4]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[18][5]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[18][6]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[18][7]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[19][0]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[19][1]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[19][2]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[19][4]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[19][5]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[19][6]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[19][7]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[20][0]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[20][1]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[20][2]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[20][4]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[20][5]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[20][6]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[20][7]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[21][0]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[21][1]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[21][2]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[21][4]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[21][5]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[21][6]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[21][7]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[22][0]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[22][1]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[22][2]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[22][4]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[22][5]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[22][6]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[22][7]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[23][0]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[23][1]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[23][2]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[23][4]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[23][5]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[23][6]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[23][7]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[24][0]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[24][1]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[24][2]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[24][4]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[24][5]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[24][6]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[24][7]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[25][0]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[25][1]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[25][2]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[25][4]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[25][5]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[25][6]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[25][7]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[26][0]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[26][1]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[26][2]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[26][4]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[26][5]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[26][6]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[26][7]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[27][0]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[27][1]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[27][2]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[27][4]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[27][5]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[27][6]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[27][7]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[28][0]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[28][1]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[28][2]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[28][4]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[28][5]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[28][6]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[28][7]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[29][0]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[29][1]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[29][2]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[29][4]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[29][5]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[29][6]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[29][7]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[30][0]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[30][1]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[30][2]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[30][4]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[30][5]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[30][6]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[30][7]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[31][0]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[31][1]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[31][2]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[31][4]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[31][5]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[31][6]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[31][7]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[32][0]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[32][1]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[32][2]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[32][4]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[32][5]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[32][6]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[32][7]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[33][0]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[33][1]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[33][2]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[33][4]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[33][5]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[33][6]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[33][7]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[34][0]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[34][1]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[34][2]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[34][4]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[34][5]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[34][6]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[34][7]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[35][0]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[35][1]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[35][2]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[35][4]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[35][5]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[35][6]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[35][7]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[36][0]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[36][1]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[36][2]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[36][4]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[36][5]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[36][6]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[36][7]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[37][0]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[37][1]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[37][2]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[37][4]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[37][5]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[37][6]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[37][7]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[4][0]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[4][2]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[4][3]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[4][4]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[4][5]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[4][6]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[4][7]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[5][0]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[5][1]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[5][2]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[5][4]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[5][5]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[5][6]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[5][7]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[6][0]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[6][1]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[6][2]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[6][3]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[6][4]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[6][5]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[6][6]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[6][7]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[7][0]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[7][1]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[7][2]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[7][3]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[7][4]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[7][5]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[7][6]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[7][7]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[8][0]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[8][1]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[8][2]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[8][3]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[8][4]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[8][5]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[8][6]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[8][7]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[9][0]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[9][1]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[9][2]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[9][3]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[9][4]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[9][5]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[9][6]\ : STD_LOGIC;
  signal \gpio_configure_reg_n_0_[9][7]\ : STD_LOGIC;
  signal \^hk_ack_i\ : STD_LOGIC;
  signal hkspi_disable_reg_n_0 : STD_LOGIC;
  signal hkspi_n_10 : STD_LOGIC;
  signal hkspi_n_100 : STD_LOGIC;
  signal hkspi_n_101 : STD_LOGIC;
  signal hkspi_n_102 : STD_LOGIC;
  signal hkspi_n_103 : STD_LOGIC;
  signal hkspi_n_104 : STD_LOGIC;
  signal hkspi_n_105 : STD_LOGIC;
  signal hkspi_n_106 : STD_LOGIC;
  signal hkspi_n_107 : STD_LOGIC;
  signal hkspi_n_108 : STD_LOGIC;
  signal hkspi_n_109 : STD_LOGIC;
  signal hkspi_n_11 : STD_LOGIC;
  signal hkspi_n_110 : STD_LOGIC;
  signal hkspi_n_111 : STD_LOGIC;
  signal hkspi_n_112 : STD_LOGIC;
  signal hkspi_n_113 : STD_LOGIC;
  signal hkspi_n_114 : STD_LOGIC;
  signal hkspi_n_115 : STD_LOGIC;
  signal hkspi_n_116 : STD_LOGIC;
  signal hkspi_n_117 : STD_LOGIC;
  signal hkspi_n_118 : STD_LOGIC;
  signal hkspi_n_119 : STD_LOGIC;
  signal hkspi_n_12 : STD_LOGIC;
  signal hkspi_n_120 : STD_LOGIC;
  signal hkspi_n_121 : STD_LOGIC;
  signal hkspi_n_122 : STD_LOGIC;
  signal hkspi_n_123 : STD_LOGIC;
  signal hkspi_n_124 : STD_LOGIC;
  signal hkspi_n_129 : STD_LOGIC;
  signal hkspi_n_13 : STD_LOGIC;
  signal hkspi_n_130 : STD_LOGIC;
  signal hkspi_n_131 : STD_LOGIC;
  signal hkspi_n_132 : STD_LOGIC;
  signal hkspi_n_134 : STD_LOGIC;
  signal hkspi_n_135 : STD_LOGIC;
  signal hkspi_n_136 : STD_LOGIC;
  signal hkspi_n_137 : STD_LOGIC;
  signal hkspi_n_138 : STD_LOGIC;
  signal hkspi_n_139 : STD_LOGIC;
  signal hkspi_n_14 : STD_LOGIC;
  signal hkspi_n_140 : STD_LOGIC;
  signal hkspi_n_141 : STD_LOGIC;
  signal hkspi_n_142 : STD_LOGIC;
  signal hkspi_n_143 : STD_LOGIC;
  signal hkspi_n_144 : STD_LOGIC;
  signal hkspi_n_145 : STD_LOGIC;
  signal hkspi_n_146 : STD_LOGIC;
  signal hkspi_n_147 : STD_LOGIC;
  signal hkspi_n_148 : STD_LOGIC;
  signal hkspi_n_149 : STD_LOGIC;
  signal hkspi_n_15 : STD_LOGIC;
  signal hkspi_n_150 : STD_LOGIC;
  signal hkspi_n_151 : STD_LOGIC;
  signal hkspi_n_152 : STD_LOGIC;
  signal hkspi_n_153 : STD_LOGIC;
  signal hkspi_n_154 : STD_LOGIC;
  signal hkspi_n_155 : STD_LOGIC;
  signal hkspi_n_156 : STD_LOGIC;
  signal hkspi_n_157 : STD_LOGIC;
  signal hkspi_n_158 : STD_LOGIC;
  signal hkspi_n_159 : STD_LOGIC;
  signal hkspi_n_16 : STD_LOGIC;
  signal hkspi_n_160 : STD_LOGIC;
  signal hkspi_n_161 : STD_LOGIC;
  signal hkspi_n_162 : STD_LOGIC;
  signal hkspi_n_163 : STD_LOGIC;
  signal hkspi_n_164 : STD_LOGIC;
  signal hkspi_n_165 : STD_LOGIC;
  signal hkspi_n_166 : STD_LOGIC;
  signal hkspi_n_167 : STD_LOGIC;
  signal hkspi_n_168 : STD_LOGIC;
  signal hkspi_n_169 : STD_LOGIC;
  signal hkspi_n_17 : STD_LOGIC;
  signal hkspi_n_171 : STD_LOGIC;
  signal hkspi_n_172 : STD_LOGIC;
  signal hkspi_n_173 : STD_LOGIC;
  signal hkspi_n_174 : STD_LOGIC;
  signal hkspi_n_175 : STD_LOGIC;
  signal hkspi_n_176 : STD_LOGIC;
  signal hkspi_n_177 : STD_LOGIC;
  signal hkspi_n_178 : STD_LOGIC;
  signal hkspi_n_179 : STD_LOGIC;
  signal hkspi_n_18 : STD_LOGIC;
  signal hkspi_n_180 : STD_LOGIC;
  signal hkspi_n_181 : STD_LOGIC;
  signal hkspi_n_19 : STD_LOGIC;
  signal hkspi_n_20 : STD_LOGIC;
  signal hkspi_n_21 : STD_LOGIC;
  signal hkspi_n_22 : STD_LOGIC;
  signal hkspi_n_23 : STD_LOGIC;
  signal hkspi_n_24 : STD_LOGIC;
  signal hkspi_n_25 : STD_LOGIC;
  signal hkspi_n_26 : STD_LOGIC;
  signal hkspi_n_27 : STD_LOGIC;
  signal hkspi_n_28 : STD_LOGIC;
  signal hkspi_n_29 : STD_LOGIC;
  signal hkspi_n_30 : STD_LOGIC;
  signal hkspi_n_31 : STD_LOGIC;
  signal hkspi_n_32 : STD_LOGIC;
  signal hkspi_n_33 : STD_LOGIC;
  signal hkspi_n_34 : STD_LOGIC;
  signal hkspi_n_35 : STD_LOGIC;
  signal hkspi_n_36 : STD_LOGIC;
  signal hkspi_n_37 : STD_LOGIC;
  signal hkspi_n_38 : STD_LOGIC;
  signal hkspi_n_39 : STD_LOGIC;
  signal hkspi_n_4 : STD_LOGIC;
  signal hkspi_n_40 : STD_LOGIC;
  signal hkspi_n_41 : STD_LOGIC;
  signal hkspi_n_42 : STD_LOGIC;
  signal hkspi_n_43 : STD_LOGIC;
  signal hkspi_n_44 : STD_LOGIC;
  signal hkspi_n_45 : STD_LOGIC;
  signal hkspi_n_46 : STD_LOGIC;
  signal hkspi_n_47 : STD_LOGIC;
  signal hkspi_n_48 : STD_LOGIC;
  signal hkspi_n_49 : STD_LOGIC;
  signal hkspi_n_5 : STD_LOGIC;
  signal hkspi_n_50 : STD_LOGIC;
  signal hkspi_n_51 : STD_LOGIC;
  signal hkspi_n_52 : STD_LOGIC;
  signal hkspi_n_53 : STD_LOGIC;
  signal hkspi_n_54 : STD_LOGIC;
  signal hkspi_n_55 : STD_LOGIC;
  signal hkspi_n_56 : STD_LOGIC;
  signal hkspi_n_57 : STD_LOGIC;
  signal hkspi_n_58 : STD_LOGIC;
  signal hkspi_n_59 : STD_LOGIC;
  signal hkspi_n_6 : STD_LOGIC;
  signal hkspi_n_60 : STD_LOGIC;
  signal hkspi_n_61 : STD_LOGIC;
  signal hkspi_n_62 : STD_LOGIC;
  signal hkspi_n_63 : STD_LOGIC;
  signal hkspi_n_64 : STD_LOGIC;
  signal hkspi_n_66 : STD_LOGIC;
  signal hkspi_n_67 : STD_LOGIC;
  signal hkspi_n_68 : STD_LOGIC;
  signal hkspi_n_69 : STD_LOGIC;
  signal hkspi_n_7 : STD_LOGIC;
  signal hkspi_n_70 : STD_LOGIC;
  signal hkspi_n_72 : STD_LOGIC;
  signal hkspi_n_73 : STD_LOGIC;
  signal hkspi_n_74 : STD_LOGIC;
  signal hkspi_n_75 : STD_LOGIC;
  signal hkspi_n_76 : STD_LOGIC;
  signal hkspi_n_77 : STD_LOGIC;
  signal hkspi_n_78 : STD_LOGIC;
  signal hkspi_n_79 : STD_LOGIC;
  signal hkspi_n_8 : STD_LOGIC;
  signal hkspi_n_80 : STD_LOGIC;
  signal hkspi_n_81 : STD_LOGIC;
  signal hkspi_n_82 : STD_LOGIC;
  signal hkspi_n_83 : STD_LOGIC;
  signal hkspi_n_84 : STD_LOGIC;
  signal hkspi_n_85 : STD_LOGIC;
  signal hkspi_n_86 : STD_LOGIC;
  signal hkspi_n_88 : STD_LOGIC;
  signal hkspi_n_89 : STD_LOGIC;
  signal hkspi_n_9 : STD_LOGIC;
  signal hkspi_n_90 : STD_LOGIC;
  signal hkspi_n_91 : STD_LOGIC;
  signal hkspi_n_92 : STD_LOGIC;
  signal hkspi_n_93 : STD_LOGIC;
  signal hkspi_n_94 : STD_LOGIC;
  signal hkspi_n_95 : STD_LOGIC;
  signal hkspi_n_96 : STD_LOGIC;
  signal hkspi_n_97 : STD_LOGIC;
  signal hkspi_n_98 : STD_LOGIC;
  signal hkspi_n_99 : STD_LOGIC;
  signal mgmt_gpio_data : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mgmt_gpio_data_buf : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \mgmt_gpio_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \^mprj_io_loader_clock\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal p_22_in : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal p_24_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_26_in : STD_LOGIC;
  signal p_27_in : STD_LOGIC;
  signal p_28_in : STD_LOGIC;
  signal p_29_in : STD_LOGIC;
  signal p_30_in : STD_LOGIC;
  signal p_31_in : STD_LOGIC;
  signal p_32_in : STD_LOGIC;
  signal p_33_in : STD_LOGIC;
  signal p_34_in : STD_LOGIC;
  signal p_35_in : STD_LOGIC;
  signal p_36_in : STD_LOGIC;
  signal p_44_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^p_45_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_47_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal p_5_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal \pad_count_1[0]_i_1_n_0\ : STD_LOGIC;
  signal \pad_count_1[1]_i_1_n_0\ : STD_LOGIC;
  signal \pad_count_1[2]_i_1_n_0\ : STD_LOGIC;
  signal \pad_count_1[3]_i_1_n_0\ : STD_LOGIC;
  signal \pad_count_1[4]_i_1_n_0\ : STD_LOGIC;
  signal \pad_count_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \pad_count_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \pad_count_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \pad_count_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \pad_count_1_reg_n_0_[4]\ : STD_LOGIC;
  signal pad_count_2 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \pad_count_2[0]_i_1_n_0\ : STD_LOGIC;
  signal \pad_count_2[1]_i_1_n_0\ : STD_LOGIC;
  signal \pad_count_2[4]_i_1_n_0\ : STD_LOGIC;
  signal \pad_count_2[5]_i_2_n_0\ : STD_LOGIC;
  signal \pad_count_2_reg_n_0_[0]\ : STD_LOGIC;
  signal \pad_count_2_reg_n_0_[1]\ : STD_LOGIC;
  signal \pad_count_2_reg_n_0_[2]\ : STD_LOGIC;
  signal \pad_count_2_reg_n_0_[3]\ : STD_LOGIC;
  signal \pad_count_2_reg_n_0_[4]\ : STD_LOGIC;
  signal \pad_count_2_reg_n_0_[5]\ : STD_LOGIC;
  signal pad_flash_csb_oeb0 : STD_LOGIC;
  signal \pll90_sel_reg_n_0_[0]\ : STD_LOGIC;
  signal \pll90_sel_reg_n_0_[1]\ : STD_LOGIC;
  signal \pll90_sel_reg_n_0_[2]\ : STD_LOGIC;
  signal pll_bypass_reg_n_0 : STD_LOGIC;
  signal pll_dco_ena_reg_n_0 : STD_LOGIC;
  signal \pll_div_reg_n_0_[0]\ : STD_LOGIC;
  signal \pll_div_reg_n_0_[1]\ : STD_LOGIC;
  signal \pll_div_reg_n_0_[2]\ : STD_LOGIC;
  signal \pll_div_reg_n_0_[3]\ : STD_LOGIC;
  signal \pll_div_reg_n_0_[4]\ : STD_LOGIC;
  signal pll_ena_reg_n_0 : STD_LOGIC;
  signal \pll_sel_reg_n_0_[0]\ : STD_LOGIC;
  signal \pll_sel_reg_n_0_[1]\ : STD_LOGIC;
  signal \pll_sel_reg_n_0_[2]\ : STD_LOGIC;
  signal \pll_trim_reg_n_0_[0]\ : STD_LOGIC;
  signal \pll_trim_reg_n_0_[10]\ : STD_LOGIC;
  signal \pll_trim_reg_n_0_[11]\ : STD_LOGIC;
  signal \pll_trim_reg_n_0_[12]\ : STD_LOGIC;
  signal \pll_trim_reg_n_0_[13]\ : STD_LOGIC;
  signal \pll_trim_reg_n_0_[14]\ : STD_LOGIC;
  signal \pll_trim_reg_n_0_[15]\ : STD_LOGIC;
  signal \pll_trim_reg_n_0_[16]\ : STD_LOGIC;
  signal \pll_trim_reg_n_0_[17]\ : STD_LOGIC;
  signal \pll_trim_reg_n_0_[18]\ : STD_LOGIC;
  signal \pll_trim_reg_n_0_[19]\ : STD_LOGIC;
  signal \pll_trim_reg_n_0_[1]\ : STD_LOGIC;
  signal \pll_trim_reg_n_0_[20]\ : STD_LOGIC;
  signal \pll_trim_reg_n_0_[21]\ : STD_LOGIC;
  signal \pll_trim_reg_n_0_[22]\ : STD_LOGIC;
  signal \pll_trim_reg_n_0_[23]\ : STD_LOGIC;
  signal \pll_trim_reg_n_0_[24]\ : STD_LOGIC;
  signal \pll_trim_reg_n_0_[25]\ : STD_LOGIC;
  signal \pll_trim_reg_n_0_[2]\ : STD_LOGIC;
  signal \pll_trim_reg_n_0_[3]\ : STD_LOGIC;
  signal \pll_trim_reg_n_0_[4]\ : STD_LOGIC;
  signal \pll_trim_reg_n_0_[5]\ : STD_LOGIC;
  signal \pll_trim_reg_n_0_[6]\ : STD_LOGIC;
  signal \pll_trim_reg_n_0_[7]\ : STD_LOGIC;
  signal \pll_trim_reg_n_0_[8]\ : STD_LOGIC;
  signal \pll_trim_reg_n_0_[9]\ : STD_LOGIC;
  signal \pwr_ctrl_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \pwr_ctrl_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \pwr_ctrl_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \pwr_ctrl_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \^reset_reg_reg_0\ : STD_LOGIC;
  signal serial_bb_data_1 : STD_LOGIC;
  signal serial_bb_data_2 : STD_LOGIC;
  signal serial_busy_i_1_n_0 : STD_LOGIC;
  signal serial_busy_i_2_n_0 : STD_LOGIC;
  signal serial_busy_reg_n_0 : STD_LOGIC;
  signal serial_clock_pre_i_1_n_0 : STD_LOGIC;
  signal serial_clock_pre_i_2_n_0 : STD_LOGIC;
  signal serial_clock_pre_reg_n_0 : STD_LOGIC;
  signal serial_data_staging_1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \serial_data_staging_1[0]_i_10_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[0]_i_11_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[0]_i_12_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[0]_i_13_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[0]_i_14_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[0]_i_7_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[0]_i_8_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[0]_i_9_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[10]_i_10_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[10]_i_11_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[10]_i_12_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[10]_i_13_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[10]_i_14_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[10]_i_15_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[10]_i_8_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[10]_i_9_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[11]_i_10_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[11]_i_11_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[11]_i_12_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[11]_i_13_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[11]_i_14_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[11]_i_15_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[11]_i_8_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[11]_i_9_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[12]_i_10_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[12]_i_11_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[12]_i_12_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[12]_i_13_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[12]_i_14_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[12]_i_15_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[12]_i_16_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[12]_i_1_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[12]_i_9_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[1]_i_10_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[1]_i_11_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[1]_i_12_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[1]_i_13_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[1]_i_14_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[1]_i_15_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[1]_i_8_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[1]_i_9_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[2]_i_10_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[2]_i_11_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[2]_i_12_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[2]_i_13_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[2]_i_14_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[2]_i_15_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[2]_i_8_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[2]_i_9_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[3]_i_10_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[3]_i_11_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[3]_i_12_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[3]_i_13_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[3]_i_14_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[3]_i_15_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[3]_i_8_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[3]_i_9_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[4]_i_10_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[4]_i_11_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[4]_i_12_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[4]_i_13_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[4]_i_14_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[4]_i_15_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[4]_i_8_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[4]_i_9_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[5]_i_10_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[5]_i_11_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[5]_i_12_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[5]_i_13_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[5]_i_14_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[5]_i_15_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[5]_i_8_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[5]_i_9_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[6]_i_10_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[6]_i_11_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[6]_i_12_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[6]_i_13_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[6]_i_14_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[6]_i_15_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[6]_i_8_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[6]_i_9_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[7]_i_10_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[7]_i_11_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[7]_i_12_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[7]_i_13_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[7]_i_14_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[7]_i_15_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[7]_i_8_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[7]_i_9_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[8]_i_10_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[8]_i_11_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[8]_i_12_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[8]_i_13_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[8]_i_14_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[8]_i_15_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[8]_i_8_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[8]_i_9_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[9]_i_10_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[9]_i_11_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[9]_i_12_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[9]_i_13_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[9]_i_14_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[9]_i_15_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[9]_i_8_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1[9]_i_9_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[10]_i_6_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[10]_i_7_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[12]_i_6_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[12]_i_7_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[12]_i_8_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \serial_data_staging_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \serial_data_staging_1_reg_n_0_[10]\ : STD_LOGIC;
  signal \serial_data_staging_1_reg_n_0_[11]\ : STD_LOGIC;
  signal \serial_data_staging_1_reg_n_0_[12]\ : STD_LOGIC;
  signal \serial_data_staging_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \serial_data_staging_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \serial_data_staging_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \serial_data_staging_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \serial_data_staging_1_reg_n_0_[5]\ : STD_LOGIC;
  signal \serial_data_staging_1_reg_n_0_[6]\ : STD_LOGIC;
  signal \serial_data_staging_1_reg_n_0_[7]\ : STD_LOGIC;
  signal \serial_data_staging_1_reg_n_0_[8]\ : STD_LOGIC;
  signal \serial_data_staging_1_reg_n_0_[9]\ : STD_LOGIC;
  signal serial_data_staging_2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \serial_data_staging_2[0]_i_10_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[0]_i_11_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[0]_i_12_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[0]_i_13_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[0]_i_14_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[0]_i_15_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[0]_i_16_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[0]_i_17_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[0]_i_18_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[0]_i_3_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[0]_i_5_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[10]_i_10_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[10]_i_11_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[10]_i_12_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[10]_i_13_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[10]_i_14_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[10]_i_15_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[10]_i_16_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[10]_i_2_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[10]_i_3_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[10]_i_4_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[10]_i_9_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[11]_i_10_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[11]_i_11_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[11]_i_12_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[11]_i_13_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[11]_i_14_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[11]_i_15_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[11]_i_16_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[11]_i_2_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[11]_i_3_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[11]_i_4_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[11]_i_9_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[12]_i_10_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[12]_i_11_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[12]_i_12_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[12]_i_13_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[12]_i_14_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[12]_i_15_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[12]_i_16_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[12]_i_2_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[12]_i_3_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[12]_i_4_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[12]_i_9_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[1]_i_10_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[1]_i_11_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[1]_i_12_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[1]_i_13_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[1]_i_14_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[1]_i_15_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[1]_i_16_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[1]_i_2_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[1]_i_3_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[1]_i_4_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[1]_i_9_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[2]_i_10_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[2]_i_11_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[2]_i_12_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[2]_i_13_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[2]_i_14_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[2]_i_15_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[2]_i_16_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[2]_i_2_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[2]_i_3_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[2]_i_4_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[2]_i_9_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[3]_i_10_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[3]_i_11_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[3]_i_12_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[3]_i_13_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[3]_i_14_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[3]_i_15_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[3]_i_16_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[3]_i_2_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[3]_i_3_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[3]_i_4_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[3]_i_9_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[4]_i_10_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[4]_i_11_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[4]_i_12_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[4]_i_13_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[4]_i_14_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[4]_i_15_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[4]_i_16_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[4]_i_2_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[4]_i_3_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[4]_i_4_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[4]_i_9_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[5]_i_10_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[5]_i_11_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[5]_i_12_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[5]_i_13_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[5]_i_14_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[5]_i_15_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[5]_i_16_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[5]_i_2_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[5]_i_3_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[5]_i_4_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[5]_i_9_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[6]_i_10_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[6]_i_11_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[6]_i_12_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[6]_i_13_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[6]_i_14_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[6]_i_15_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[6]_i_16_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[6]_i_2_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[6]_i_3_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[6]_i_4_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[6]_i_9_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[7]_i_10_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[7]_i_11_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[7]_i_12_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[7]_i_13_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[7]_i_14_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[7]_i_15_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[7]_i_16_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[7]_i_2_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[7]_i_3_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[7]_i_4_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[7]_i_9_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[8]_i_10_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[8]_i_11_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[8]_i_12_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[8]_i_13_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[8]_i_14_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[8]_i_15_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[8]_i_16_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[8]_i_2_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[8]_i_3_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[8]_i_4_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[8]_i_9_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[9]_i_10_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[9]_i_11_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[9]_i_12_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[9]_i_13_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[9]_i_14_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[9]_i_15_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[9]_i_16_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[9]_i_2_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[9]_i_3_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[9]_i_4_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2[9]_i_9_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[10]_i_6_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[10]_i_7_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[10]_i_8_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[11]_i_8_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[12]_i_6_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[12]_i_7_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[12]_i_8_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg[9]_i_8_n_0\ : STD_LOGIC;
  signal \serial_data_staging_2_reg_n_0_[0]\ : STD_LOGIC;
  signal \serial_data_staging_2_reg_n_0_[10]\ : STD_LOGIC;
  signal \serial_data_staging_2_reg_n_0_[11]\ : STD_LOGIC;
  signal \serial_data_staging_2_reg_n_0_[12]\ : STD_LOGIC;
  signal \serial_data_staging_2_reg_n_0_[1]\ : STD_LOGIC;
  signal \serial_data_staging_2_reg_n_0_[2]\ : STD_LOGIC;
  signal \serial_data_staging_2_reg_n_0_[3]\ : STD_LOGIC;
  signal \serial_data_staging_2_reg_n_0_[4]\ : STD_LOGIC;
  signal \serial_data_staging_2_reg_n_0_[5]\ : STD_LOGIC;
  signal \serial_data_staging_2_reg_n_0_[6]\ : STD_LOGIC;
  signal \serial_data_staging_2_reg_n_0_[7]\ : STD_LOGIC;
  signal \serial_data_staging_2_reg_n_0_[8]\ : STD_LOGIC;
  signal \serial_data_staging_2_reg_n_0_[9]\ : STD_LOGIC;
  signal serial_load_pre_i_1_n_0 : STD_LOGIC;
  signal serial_load_pre_i_2_n_0 : STD_LOGIC;
  signal serial_load_pre_reg_n_0 : STD_LOGIC;
  signal serial_resetn_pre : STD_LOGIC;
  signal serial_xfer : STD_LOGIC;
  signal spi_is_active : STD_LOGIC;
  signal \^trap_output_dest\ : STD_LOGIC;
  signal \^user_irq\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wb_ack_o_i_1_n_0 : STD_LOGIC;
  signal wbbd_addr : STD_LOGIC;
  signal \wbbd_addr[0]_i_6_n_0\ : STD_LOGIC;
  signal \wbbd_addr[0]_i_8_n_0\ : STD_LOGIC;
  signal \wbbd_addr[1]_i_10_n_0\ : STD_LOGIC;
  signal \wbbd_addr[1]_i_1_n_0\ : STD_LOGIC;
  signal \wbbd_addr[1]_i_2_n_0\ : STD_LOGIC;
  signal \wbbd_addr[1]_i_4_n_0\ : STD_LOGIC;
  signal \wbbd_addr[1]_i_5_n_0\ : STD_LOGIC;
  signal \wbbd_addr[1]_i_9_n_0\ : STD_LOGIC;
  signal \wbbd_addr[2]_i_12_n_0\ : STD_LOGIC;
  signal \wbbd_addr[2]_i_13_n_0\ : STD_LOGIC;
  signal \wbbd_addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \wbbd_addr[2]_i_2_n_0\ : STD_LOGIC;
  signal \wbbd_addr[2]_i_3_n_0\ : STD_LOGIC;
  signal \wbbd_addr[2]_i_5_n_0\ : STD_LOGIC;
  signal \wbbd_addr[2]_i_6_n_0\ : STD_LOGIC;
  signal \wbbd_addr[2]_i_7_n_0\ : STD_LOGIC;
  signal \wbbd_addr[2]_i_8_n_0\ : STD_LOGIC;
  signal \wbbd_addr[3]_i_10_n_0\ : STD_LOGIC;
  signal \wbbd_addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \wbbd_addr[3]_i_2_n_0\ : STD_LOGIC;
  signal \wbbd_addr[3]_i_7_n_0\ : STD_LOGIC;
  signal \wbbd_addr[3]_i_8_n_0\ : STD_LOGIC;
  signal \wbbd_addr[3]_i_9_n_0\ : STD_LOGIC;
  signal \wbbd_addr[4]_i_11_n_0\ : STD_LOGIC;
  signal \wbbd_addr[4]_i_12_n_0\ : STD_LOGIC;
  signal \wbbd_addr[4]_i_1_n_0\ : STD_LOGIC;
  signal \wbbd_addr[5]_i_10_n_0\ : STD_LOGIC;
  signal \wbbd_addr[5]_i_1_n_0\ : STD_LOGIC;
  signal \wbbd_addr[5]_i_2_n_0\ : STD_LOGIC;
  signal \wbbd_addr[5]_i_5_n_0\ : STD_LOGIC;
  signal \wbbd_addr[5]_i_8_n_0\ : STD_LOGIC;
  signal \wbbd_addr[5]_i_9_n_0\ : STD_LOGIC;
  signal \wbbd_addr[6]_i_13_n_0\ : STD_LOGIC;
  signal \wbbd_addr[6]_i_2_n_0\ : STD_LOGIC;
  signal \wbbd_addr[6]_i_3_n_0\ : STD_LOGIC;
  signal \wbbd_addr[6]_i_6_n_0\ : STD_LOGIC;
  signal \wbbd_addr[6]_i_7_n_0\ : STD_LOGIC;
  signal \wbbd_addr[6]_i_8_n_0\ : STD_LOGIC;
  signal \wbbd_addr_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \wbbd_addr_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \wbbd_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \wbbd_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \wbbd_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \wbbd_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \wbbd_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \wbbd_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \wbbd_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal wbbd_busy_i_1_n_0 : STD_LOGIC;
  signal wbbd_busy_i_2_n_0 : STD_LOGIC;
  signal wbbd_busy_i_3_n_0 : STD_LOGIC;
  signal wbbd_busy_reg_n_0 : STD_LOGIC;
  signal \wbbd_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \wbbd_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \wbbd_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \wbbd_data[1]_i_2_n_0\ : STD_LOGIC;
  signal \wbbd_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \wbbd_data[2]_i_2_n_0\ : STD_LOGIC;
  signal \wbbd_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \wbbd_data[3]_i_2_n_0\ : STD_LOGIC;
  signal \wbbd_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \wbbd_data[4]_i_2_n_0\ : STD_LOGIC;
  signal \wbbd_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \wbbd_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \wbbd_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \wbbd_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \wbbd_data[7]_i_2_n_0\ : STD_LOGIC;
  signal \wbbd_data[7]_i_5_n_0\ : STD_LOGIC;
  signal \wbbd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \wbbd_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \wbbd_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \wbbd_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \wbbd_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \wbbd_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \wbbd_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \wbbd_data_reg_n_0_[7]\ : STD_LOGIC;
  signal wbbd_sck_i_1_n_0 : STD_LOGIC;
  signal wbbd_sck_reg_n_0 : STD_LOGIC;
  signal wbbd_write : STD_LOGIC;
  signal wbbd_write_i_1_n_0 : STD_LOGIC;
  signal wbbd_write_reg_n_0 : STD_LOGIC;
  signal xfer_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \xfer_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \xfer_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \xfer_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \xfer_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \xfer_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \xfer_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_wbbd_state[9]_i_5\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \FSM_onehot_wbbd_state[9]_i_7\ : label is "soft_lutpair79";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_wbbd_state_reg[0]\ : label is "iSTATE:0000001000,iSTATE0:0000010000,iSTATE1:0000000100,iSTATE2:0000000010,iSTATE3:0000000001,iSTATE4:1000000000,iSTATE5:0010000000,iSTATE6:0001000000,iSTATE7:0100000000,iSTATE8:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wbbd_state_reg[1]\ : label is "iSTATE:0000001000,iSTATE0:0000010000,iSTATE1:0000000100,iSTATE2:0000000010,iSTATE3:0000000001,iSTATE4:1000000000,iSTATE5:0010000000,iSTATE6:0001000000,iSTATE7:0100000000,iSTATE8:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wbbd_state_reg[2]\ : label is "iSTATE:0000001000,iSTATE0:0000010000,iSTATE1:0000000100,iSTATE2:0000000010,iSTATE3:0000000001,iSTATE4:1000000000,iSTATE5:0010000000,iSTATE6:0001000000,iSTATE7:0100000000,iSTATE8:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wbbd_state_reg[3]\ : label is "iSTATE:0000001000,iSTATE0:0000010000,iSTATE1:0000000100,iSTATE2:0000000010,iSTATE3:0000000001,iSTATE4:1000000000,iSTATE5:0010000000,iSTATE6:0001000000,iSTATE7:0100000000,iSTATE8:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wbbd_state_reg[4]\ : label is "iSTATE:0000001000,iSTATE0:0000010000,iSTATE1:0000000100,iSTATE2:0000000010,iSTATE3:0000000001,iSTATE4:1000000000,iSTATE5:0010000000,iSTATE6:0001000000,iSTATE7:0100000000,iSTATE8:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wbbd_state_reg[5]\ : label is "iSTATE:0000001000,iSTATE0:0000010000,iSTATE1:0000000100,iSTATE2:0000000010,iSTATE3:0000000001,iSTATE4:1000000000,iSTATE5:0010000000,iSTATE6:0001000000,iSTATE7:0100000000,iSTATE8:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wbbd_state_reg[6]\ : label is "iSTATE:0000001000,iSTATE0:0000010000,iSTATE1:0000000100,iSTATE2:0000000010,iSTATE3:0000000001,iSTATE4:1000000000,iSTATE5:0010000000,iSTATE6:0001000000,iSTATE7:0100000000,iSTATE8:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wbbd_state_reg[7]\ : label is "iSTATE:0000001000,iSTATE0:0000010000,iSTATE1:0000000100,iSTATE2:0000000010,iSTATE3:0000000001,iSTATE4:1000000000,iSTATE5:0010000000,iSTATE6:0001000000,iSTATE7:0100000000,iSTATE8:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wbbd_state_reg[8]\ : label is "iSTATE:0000001000,iSTATE0:0000010000,iSTATE1:0000000100,iSTATE2:0000000010,iSTATE3:0000000001,iSTATE4:1000000000,iSTATE5:0010000000,iSTATE6:0001000000,iSTATE7:0100000000,iSTATE8:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wbbd_state_reg[9]\ : label is "iSTATE:0000001000,iSTATE0:0000010000,iSTATE1:0000000100,iSTATE2:0000000010,iSTATE3:0000000001,iSTATE4:1000000000,iSTATE5:0010000000,iSTATE6:0001000000,iSTATE7:0100000000,iSTATE8:0000100000";
  attribute SOFT_HLUTNM of \FSM_sequential_xfer_state[0]_i_4\ : label is "soft_lutpair77";
  attribute FSM_ENCODED_STATES of \FSM_sequential_xfer_state_reg[0]\ : label is "iSTATE:00,iSTATE0:10,iSTATE1:01,iSTATE2:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_xfer_state_reg[1]_inv\ : label is "iSTATE:00,iSTATE0:10,iSTATE1:01,iSTATE2:11";
  attribute inverted : string;
  attribute inverted of \FSM_sequential_xfer_state_reg[1]_inv\ : label is "yes";
  attribute SOFT_HLUTNM of \gpio_dm[2]_C_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \pad_count_1[1]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \pad_count_1[2]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \pad_count_1[3]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \pad_count_2[0]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \pad_count_2[1]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \pad_count_2[2]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \pad_count_2[3]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \pad_count_2[5]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \pad_count_2[5]_i_2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of serial_busy_i_2 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \serial_data_staging_2[0]_i_3\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of serial_load_pre_i_2 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \shift_register[12]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \wbbd_addr[0]_i_3\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \wbbd_addr[2]_i_13\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \wbbd_addr[2]_i_14\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \wbbd_addr[2]_i_3\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \wbbd_addr[3]_i_5\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \wbbd_addr[3]_i_6\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \wbbd_addr[4]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \wbbd_addr[4]_i_10\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \wbbd_addr[4]_i_4\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \wbbd_addr[4]_i_7\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \wbbd_addr[4]_i_8\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \wbbd_addr[4]_i_9\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \wbbd_addr[5]_i_5\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \wbbd_addr[5]_i_7\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \wbbd_addr[6]_i_11\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \wbbd_addr[6]_i_6\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \wbbd_addr[6]_i_8\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of wbbd_busy_i_3 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \xfer_count[1]_i_1\ : label is "soft_lutpair89";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  \dBus_cmd_rData_address_reg[2]\ <= \^dbus_cmd_rdata_address_reg[2]\;
  \dBus_cmd_rData_address_reg[3]\ <= \^dbus_cmd_rdata_address_reg[3]\;
  \gpio_configure_reg[0][3]_0\(0) <= \^gpio_configure_reg[0][3]_0\(0);
  \gpio_configure_reg[35][3]_0\(0) <= \^gpio_configure_reg[35][3]_0\(0);
  \gpio_configure_reg[36][3]_0\(0) <= \^gpio_configure_reg[36][3]_0\(0);
  \gpio_configure_reg[37][3]_0\(0) <= \^gpio_configure_reg[37][3]_0\(0);
  hk_ack_i <= \^hk_ack_i\;
  mprj_io_loader_clock <= \^mprj_io_loader_clock\;
  p_45_in(1 downto 0) <= \^p_45_in\(1 downto 0);
  reset_reg_reg_0 <= \^reset_reg_reg_0\;
  trap_output_dest <= \^trap_output_dest\;
  user_irq(2 downto 0) <= \^user_irq\(2 downto 0);
\FSM_onehot_wbbd_state[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_wbbd_state_reg_n_0_[8]\,
      I1 => \FSM_onehot_wbbd_state[9]_i_7_n_0\,
      I2 => \^q\(5),
      I3 => \FSM_onehot_wbbd_state_reg_n_0_[9]\,
      I4 => \^q\(4),
      I5 => \FSM_onehot_wbbd_state_reg_n_0_[6]\,
      O => \FSM_onehot_wbbd_state[9]_i_3_n_0\
    );
\FSM_onehot_wbbd_state[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_wbbd_state_reg_n_0_[4]\,
      I1 => \^q\(2),
      O => \FSM_onehot_wbbd_state[9]_i_5_n_0\
    );
\FSM_onehot_wbbd_state[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(3),
      I1 => \FSM_onehot_wbbd_state_reg_n_0_[4]\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \FSM_onehot_wbbd_state[9]_i_7_n_0\
    );
\FSM_onehot_wbbd_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => hkspi_n_88,
      D => \FSM_onehot_wbbd_state_reg_n_0_[9]\,
      PRE => wb_rst_i,
      Q => \^q\(0)
    );
\FSM_onehot_wbbd_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => hkspi_n_88,
      CLR => wb_rst_i,
      D => \^q\(0),
      Q => \^q\(1)
    );
\FSM_onehot_wbbd_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => hkspi_n_88,
      CLR => wb_rst_i,
      D => \^q\(1),
      Q => \^q\(2)
    );
\FSM_onehot_wbbd_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => hkspi_n_88,
      CLR => wb_rst_i,
      D => \^q\(2),
      Q => \^q\(3)
    );
\FSM_onehot_wbbd_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => hkspi_n_88,
      CLR => wb_rst_i,
      D => \^q\(3),
      Q => \FSM_onehot_wbbd_state_reg_n_0_[4]\
    );
\FSM_onehot_wbbd_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => hkspi_n_88,
      CLR => wb_rst_i,
      D => \FSM_onehot_wbbd_state_reg_n_0_[4]\,
      Q => \^q\(4)
    );
\FSM_onehot_wbbd_state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => hkspi_n_88,
      CLR => wb_rst_i,
      D => \^q\(4),
      Q => \FSM_onehot_wbbd_state_reg_n_0_[6]\
    );
\FSM_onehot_wbbd_state_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => hkspi_n_88,
      CLR => wb_rst_i,
      D => \FSM_onehot_wbbd_state_reg_n_0_[6]\,
      Q => \^q\(5)
    );
\FSM_onehot_wbbd_state_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => hkspi_n_88,
      CLR => wb_rst_i,
      D => \^q\(5),
      Q => \FSM_onehot_wbbd_state_reg_n_0_[8]\
    );
\FSM_onehot_wbbd_state_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => hkspi_n_88,
      CLR => wb_rst_i,
      D => \FSM_onehot_wbbd_state_reg_n_0_[8]\,
      Q => \FSM_onehot_wbbd_state_reg_n_0_[9]\
    );
\FSM_sequential_xfer_state[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \FSM_sequential_xfer_state[0]_i_3_n_0\,
      I1 => \xfer_state__0\(0),
      O => \FSM_sequential_xfer_state[0]_i_1_n_0\
    );
\FSM_sequential_xfer_state[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetb,
      O => pad_flash_csb_oeb0
    );
\FSM_sequential_xfer_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAA0CFF00AA0C"
    )
        port map (
      I0 => serial_xfer,
      I1 => \FSM_sequential_xfer_state[0]_i_4_n_0\,
      I2 => \^mprj_io_loader_clock\,
      I3 => \xfer_state__0\(1),
      I4 => \xfer_state__0\(0),
      I5 => serial_busy_i_2_n_0,
      O => \FSM_sequential_xfer_state[0]_i_3_n_0\
    );
\FSM_sequential_xfer_state[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \xfer_count_reg_n_0_[0]\,
      I1 => \xfer_count_reg_n_0_[1]\,
      I2 => \xfer_count_reg_n_0_[3]\,
      I3 => \xfer_count_reg_n_0_[2]\,
      O => \FSM_sequential_xfer_state[0]_i_4_n_0\
    );
\FSM_sequential_xfer_state[1]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5FB0"
    )
        port map (
      I0 => \xfer_state__0\(0),
      I1 => \FSM_sequential_xfer_state[1]_inv_i_2_n_0\,
      I2 => \FSM_sequential_xfer_state[0]_i_3_n_0\,
      I3 => \xfer_state__0\(1),
      O => \FSM_sequential_xfer_state[1]_inv_i_1_n_0\
    );
\FSM_sequential_xfer_state[1]_inv_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \pad_count_2_reg_n_0_[0]\,
      I1 => \pad_count_2_reg_n_0_[4]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \pad_count_2_reg_n_0_[2]\,
      I4 => \pad_count_2_reg_n_0_[3]\,
      I5 => \pad_count_2_reg_n_0_[5]\,
      O => \FSM_sequential_xfer_state[1]_inv_i_2_n_0\
    );
\FSM_sequential_xfer_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => pad_flash_csb_oeb0,
      D => \FSM_sequential_xfer_state[0]_i_1_n_0\,
      Q => \xfer_state__0\(0)
    );
\FSM_sequential_xfer_state_reg[1]_inv\: unisim.vcomponents.FDPE
     port map (
      C => clock,
      CE => '1',
      D => \FSM_sequential_xfer_state[1]_inv_i_1_n_0\,
      PRE => pad_flash_csb_oeb0,
      Q => \xfer_state__0\(1)
    );
clk1_output_dest_reg: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => '1',
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_166,
      Q => \^p_45_in\(1)
    );
clk2_output_dest_reg: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => '1',
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_167,
      Q => \^p_45_in\(0)
    );
\gpio_configure[3][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \wbbd_data_reg_n_0_[0]\,
      I1 => mprj_i(2),
      I2 => wbbd_busy_reg_n_0,
      O => mgmt_gpio_data(0)
    );
\gpio_configure_reg[0][0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_48,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[0][0]\
    );
\gpio_configure_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_47,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => data19(2)
    );
\gpio_configure_reg[0][11]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_47,
      D => hkspi_n_131,
      PRE => pad_flash_csb_oeb0,
      Q => data19(3)
    );
\gpio_configure_reg[0][12]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_47,
      D => hkspi_n_130,
      PRE => pad_flash_csb_oeb0,
      Q => data19(4)
    );
\gpio_configure_reg[0][1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_48,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[0][1]\
    );
\gpio_configure_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_48,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \gpio_configure_reg_n_0_[0][2]\
    );
\gpio_configure_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_48,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => \^gpio_configure_reg[0][3]_0\(0)
    );
\gpio_configure_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_48,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \gpio_configure_reg_n_0_[0][4]\
    );
\gpio_configure_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_48,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \gpio_configure_reg_n_0_[0][5]\
    );
\gpio_configure_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_48,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => \gpio_configure_reg_n_0_[0][6]\
    );
\gpio_configure_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_48,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => \gpio_configure_reg_n_0_[0][7]\
    );
\gpio_configure_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_47,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => data19(0)
    );
\gpio_configure_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_47,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => data19(1)
    );
\gpio_configure_reg[10][0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_112,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[10][0]\
    );
\gpio_configure_reg[10][10]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_111,
      D => hkspi_n_132,
      PRE => pad_flash_csb_oeb0,
      Q => data39(2)
    );
\gpio_configure_reg[10][11]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_111,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => data39(3)
    );
\gpio_configure_reg[10][12]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_111,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => data39(4)
    );
\gpio_configure_reg[10][1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_112,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[10][1]\
    );
\gpio_configure_reg[10][2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_112,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \gpio_configure_reg_n_0_[10][2]\
    );
\gpio_configure_reg[10][3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_112,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => \gpio_configure_reg_n_0_[10][3]\
    );
\gpio_configure_reg[10][4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_112,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \gpio_configure_reg_n_0_[10][4]\
    );
\gpio_configure_reg[10][5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_112,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \gpio_configure_reg_n_0_[10][5]\
    );
\gpio_configure_reg[10][6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_112,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => \gpio_configure_reg_n_0_[10][6]\
    );
\gpio_configure_reg[10][7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_112,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => \gpio_configure_reg_n_0_[10][7]\
    );
\gpio_configure_reg[10][8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_111,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => data39(0)
    );
\gpio_configure_reg[10][9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_111,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => data39(1)
    );
\gpio_configure_reg[11][0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_34,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[11][0]\
    );
\gpio_configure_reg[11][10]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_33,
      D => hkspi_n_132,
      PRE => pad_flash_csb_oeb0,
      Q => data41(2)
    );
\gpio_configure_reg[11][11]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_33,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => data41(3)
    );
\gpio_configure_reg[11][12]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_33,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => data41(4)
    );
\gpio_configure_reg[11][1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_34,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[11][1]\
    );
\gpio_configure_reg[11][2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_34,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \gpio_configure_reg_n_0_[11][2]\
    );
\gpio_configure_reg[11][3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_34,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => \gpio_configure_reg_n_0_[11][3]\
    );
\gpio_configure_reg[11][4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_34,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \gpio_configure_reg_n_0_[11][4]\
    );
\gpio_configure_reg[11][5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_34,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \gpio_configure_reg_n_0_[11][5]\
    );
\gpio_configure_reg[11][6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_34,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => \gpio_configure_reg_n_0_[11][6]\
    );
\gpio_configure_reg[11][7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_34,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => \gpio_configure_reg_n_0_[11][7]\
    );
\gpio_configure_reg[11][8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_33,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => data41(0)
    );
\gpio_configure_reg[11][9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_33,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => data41(1)
    );
\gpio_configure_reg[12][0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_14,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[12][0]\
    );
\gpio_configure_reg[12][10]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_13,
      D => hkspi_n_132,
      PRE => pad_flash_csb_oeb0,
      Q => data43(2)
    );
\gpio_configure_reg[12][11]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_13,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => data43(3)
    );
\gpio_configure_reg[12][12]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_13,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => data43(4)
    );
\gpio_configure_reg[12][1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_14,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[12][1]\
    );
\gpio_configure_reg[12][2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_14,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \gpio_configure_reg_n_0_[12][2]\
    );
\gpio_configure_reg[12][3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_14,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => \gpio_configure_reg_n_0_[12][3]\
    );
\gpio_configure_reg[12][4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_14,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \gpio_configure_reg_n_0_[12][4]\
    );
\gpio_configure_reg[12][5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_14,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \gpio_configure_reg_n_0_[12][5]\
    );
\gpio_configure_reg[12][6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_14,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => \gpio_configure_reg_n_0_[12][6]\
    );
\gpio_configure_reg[12][7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_14,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => \gpio_configure_reg_n_0_[12][7]\
    );
\gpio_configure_reg[12][8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_13,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => data43(0)
    );
\gpio_configure_reg[12][9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_13,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => data43(1)
    );
\gpio_configure_reg[13][0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_26,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[13][0]\
    );
\gpio_configure_reg[13][10]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_25,
      D => hkspi_n_132,
      PRE => pad_flash_csb_oeb0,
      Q => data45(2)
    );
\gpio_configure_reg[13][11]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_25,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => data45(3)
    );
\gpio_configure_reg[13][12]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_25,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => data45(4)
    );
\gpio_configure_reg[13][1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_26,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[13][1]\
    );
\gpio_configure_reg[13][2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_26,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \gpio_configure_reg_n_0_[13][2]\
    );
\gpio_configure_reg[13][3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_26,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => \gpio_configure_reg_n_0_[13][3]\
    );
\gpio_configure_reg[13][4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_26,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \gpio_configure_reg_n_0_[13][4]\
    );
\gpio_configure_reg[13][5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_26,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \gpio_configure_reg_n_0_[13][5]\
    );
\gpio_configure_reg[13][6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_26,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => \gpio_configure_reg_n_0_[13][6]\
    );
\gpio_configure_reg[13][7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_26,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => \gpio_configure_reg_n_0_[13][7]\
    );
\gpio_configure_reg[13][8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_25,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => data45(0)
    );
\gpio_configure_reg[13][9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_25,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => data45(1)
    );
\gpio_configure_reg[14][0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_18,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[14][0]\
    );
\gpio_configure_reg[14][10]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_17,
      D => hkspi_n_132,
      PRE => pad_flash_csb_oeb0,
      Q => data47(2)
    );
\gpio_configure_reg[14][11]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_17,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => data47(3)
    );
\gpio_configure_reg[14][12]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_17,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => data47(4)
    );
\gpio_configure_reg[14][1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_18,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[14][1]\
    );
\gpio_configure_reg[14][2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_18,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \gpio_configure_reg_n_0_[14][2]\
    );
\gpio_configure_reg[14][3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_18,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => \gpio_configure_reg_n_0_[14][3]\
    );
\gpio_configure_reg[14][4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_18,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \gpio_configure_reg_n_0_[14][4]\
    );
\gpio_configure_reg[14][5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_18,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \gpio_configure_reg_n_0_[14][5]\
    );
\gpio_configure_reg[14][6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_18,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => \gpio_configure_reg_n_0_[14][6]\
    );
\gpio_configure_reg[14][7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_18,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => \gpio_configure_reg_n_0_[14][7]\
    );
\gpio_configure_reg[14][8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_17,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => data47(0)
    );
\gpio_configure_reg[14][9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_17,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => data47(1)
    );
\gpio_configure_reg[15][0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_20,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[15][0]\
    );
\gpio_configure_reg[15][10]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_19,
      D => hkspi_n_132,
      PRE => pad_flash_csb_oeb0,
      Q => data49(2)
    );
\gpio_configure_reg[15][11]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_19,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => data49(3)
    );
\gpio_configure_reg[15][12]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_19,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => data49(4)
    );
\gpio_configure_reg[15][1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_20,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[15][1]\
    );
\gpio_configure_reg[15][2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_20,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \gpio_configure_reg_n_0_[15][2]\
    );
\gpio_configure_reg[15][3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_20,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => \gpio_configure_reg_n_0_[15][3]\
    );
\gpio_configure_reg[15][4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_20,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \gpio_configure_reg_n_0_[15][4]\
    );
\gpio_configure_reg[15][5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_20,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \gpio_configure_reg_n_0_[15][5]\
    );
\gpio_configure_reg[15][6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_20,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => \gpio_configure_reg_n_0_[15][6]\
    );
\gpio_configure_reg[15][7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_20,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => \gpio_configure_reg_n_0_[15][7]\
    );
\gpio_configure_reg[15][8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_19,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => data49(0)
    );
\gpio_configure_reg[15][9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_19,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => data49(1)
    );
\gpio_configure_reg[16][0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_28,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[16][0]\
    );
\gpio_configure_reg[16][10]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_27,
      D => hkspi_n_132,
      PRE => pad_flash_csb_oeb0,
      Q => data51(2)
    );
\gpio_configure_reg[16][11]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_27,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => data51(3)
    );
\gpio_configure_reg[16][12]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_27,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => data51(4)
    );
\gpio_configure_reg[16][1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_28,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[16][1]\
    );
\gpio_configure_reg[16][2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_28,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \gpio_configure_reg_n_0_[16][2]\
    );
\gpio_configure_reg[16][3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_28,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => \gpio_configure_reg_n_0_[16][3]\
    );
\gpio_configure_reg[16][4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_28,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \gpio_configure_reg_n_0_[16][4]\
    );
\gpio_configure_reg[16][5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_28,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \gpio_configure_reg_n_0_[16][5]\
    );
\gpio_configure_reg[16][6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_28,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => \gpio_configure_reg_n_0_[16][6]\
    );
\gpio_configure_reg[16][7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_28,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => \gpio_configure_reg_n_0_[16][7]\
    );
\gpio_configure_reg[16][8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_27,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => data51(0)
    );
\gpio_configure_reg[16][9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_27,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => data51(1)
    );
\gpio_configure_reg[17][0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_10,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[17][0]\
    );
\gpio_configure_reg[17][10]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_9,
      D => hkspi_n_132,
      PRE => pad_flash_csb_oeb0,
      Q => data53(2)
    );
\gpio_configure_reg[17][11]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_9,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => data53(3)
    );
\gpio_configure_reg[17][12]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_9,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => data53(4)
    );
\gpio_configure_reg[17][1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_10,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[17][1]\
    );
\gpio_configure_reg[17][2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_10,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \gpio_configure_reg_n_0_[17][2]\
    );
\gpio_configure_reg[17][3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_10,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => \gpio_configure_reg_n_0_[17][3]\
    );
\gpio_configure_reg[17][4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_10,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \gpio_configure_reg_n_0_[17][4]\
    );
\gpio_configure_reg[17][5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_10,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \gpio_configure_reg_n_0_[17][5]\
    );
\gpio_configure_reg[17][6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_10,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => \gpio_configure_reg_n_0_[17][6]\
    );
\gpio_configure_reg[17][7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_10,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => \gpio_configure_reg_n_0_[17][7]\
    );
\gpio_configure_reg[17][8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_9,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => data53(0)
    );
\gpio_configure_reg[17][9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_9,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => data53(1)
    );
\gpio_configure_reg[18][0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_90,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[18][0]\
    );
\gpio_configure_reg[18][10]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_89,
      D => hkspi_n_132,
      PRE => pad_flash_csb_oeb0,
      Q => data55(2)
    );
\gpio_configure_reg[18][11]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_89,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => data55(3)
    );
\gpio_configure_reg[18][12]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_89,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => data55(4)
    );
\gpio_configure_reg[18][1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_90,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[18][1]\
    );
\gpio_configure_reg[18][2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_90,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \gpio_configure_reg_n_0_[18][2]\
    );
\gpio_configure_reg[18][3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_90,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => \gpio_configure_reg_n_0_[18][3]\
    );
\gpio_configure_reg[18][4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_90,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \gpio_configure_reg_n_0_[18][4]\
    );
\gpio_configure_reg[18][5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_90,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \gpio_configure_reg_n_0_[18][5]\
    );
\gpio_configure_reg[18][6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_90,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => \gpio_configure_reg_n_0_[18][6]\
    );
\gpio_configure_reg[18][7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_90,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => \gpio_configure_reg_n_0_[18][7]\
    );
\gpio_configure_reg[18][8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_89,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => data55(0)
    );
\gpio_configure_reg[18][9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_89,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => data55(1)
    );
\gpio_configure_reg[19][0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_94,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[19][0]\
    );
\gpio_configure_reg[19][10]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_93,
      D => hkspi_n_132,
      PRE => pad_flash_csb_oeb0,
      Q => data57(2)
    );
\gpio_configure_reg[19][11]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_93,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => data57(3)
    );
\gpio_configure_reg[19][12]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_93,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => data57(4)
    );
\gpio_configure_reg[19][1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_94,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[19][1]\
    );
\gpio_configure_reg[19][2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_94,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \gpio_configure_reg_n_0_[19][2]\
    );
\gpio_configure_reg[19][3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_94,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => p_21_in
    );
\gpio_configure_reg[19][4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_94,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \gpio_configure_reg_n_0_[19][4]\
    );
\gpio_configure_reg[19][5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_94,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \gpio_configure_reg_n_0_[19][5]\
    );
\gpio_configure_reg[19][6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_94,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => \gpio_configure_reg_n_0_[19][6]\
    );
\gpio_configure_reg[19][7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_94,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => \gpio_configure_reg_n_0_[19][7]\
    );
\gpio_configure_reg[19][8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_93,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => data57(0)
    );
\gpio_configure_reg[19][9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_93,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => data57(1)
    );
\gpio_configure_reg[1][0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_24,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[1][0]\
    );
\gpio_configure_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_23,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => data21(2)
    );
\gpio_configure_reg[1][11]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_23,
      D => hkspi_n_131,
      PRE => pad_flash_csb_oeb0,
      Q => data21(3)
    );
\gpio_configure_reg[1][12]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_23,
      D => hkspi_n_130,
      PRE => pad_flash_csb_oeb0,
      Q => data21(4)
    );
\gpio_configure_reg[1][1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_24,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[1][1]\
    );
\gpio_configure_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_24,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \gpio_configure_reg_n_0_[1][2]\
    );
\gpio_configure_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_24,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => \gpio_configure_reg_n_0_[1][3]\
    );
\gpio_configure_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_24,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \gpio_configure_reg_n_0_[1][4]\
    );
\gpio_configure_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_24,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \gpio_configure_reg_n_0_[1][5]\
    );
\gpio_configure_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_24,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => \gpio_configure_reg_n_0_[1][6]\
    );
\gpio_configure_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_24,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => \gpio_configure_reg_n_0_[1][7]\
    );
\gpio_configure_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_23,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => data21(0)
    );
\gpio_configure_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_23,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => data21(1)
    );
\gpio_configure_reg[20][0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_102,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[20][0]\
    );
\gpio_configure_reg[20][10]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_101,
      D => hkspi_n_132,
      PRE => pad_flash_csb_oeb0,
      Q => data59(2)
    );
\gpio_configure_reg[20][11]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_101,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => data59(3)
    );
\gpio_configure_reg[20][12]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_101,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => data59(4)
    );
\gpio_configure_reg[20][1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_102,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[20][1]\
    );
\gpio_configure_reg[20][2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_102,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \gpio_configure_reg_n_0_[20][2]\
    );
\gpio_configure_reg[20][3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_102,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => p_22_in
    );
\gpio_configure_reg[20][4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_102,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \gpio_configure_reg_n_0_[20][4]\
    );
\gpio_configure_reg[20][5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_102,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \gpio_configure_reg_n_0_[20][5]\
    );
\gpio_configure_reg[20][6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_102,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => \gpio_configure_reg_n_0_[20][6]\
    );
\gpio_configure_reg[20][7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_102,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => \gpio_configure_reg_n_0_[20][7]\
    );
\gpio_configure_reg[20][8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_101,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => data59(0)
    );
\gpio_configure_reg[20][9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_101,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => data59(1)
    );
\gpio_configure_reg[21][0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_52,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[21][0]\
    );
\gpio_configure_reg[21][10]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_51,
      D => hkspi_n_132,
      PRE => pad_flash_csb_oeb0,
      Q => data61(2)
    );
\gpio_configure_reg[21][11]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_51,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => data61(3)
    );
\gpio_configure_reg[21][12]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_51,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => data61(4)
    );
\gpio_configure_reg[21][1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_52,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[21][1]\
    );
\gpio_configure_reg[21][2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_52,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \gpio_configure_reg_n_0_[21][2]\
    );
\gpio_configure_reg[21][3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_52,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => p_23_in
    );
\gpio_configure_reg[21][4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_52,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \gpio_configure_reg_n_0_[21][4]\
    );
\gpio_configure_reg[21][5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_52,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \gpio_configure_reg_n_0_[21][5]\
    );
\gpio_configure_reg[21][6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_52,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => \gpio_configure_reg_n_0_[21][6]\
    );
\gpio_configure_reg[21][7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_52,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => \gpio_configure_reg_n_0_[21][7]\
    );
\gpio_configure_reg[21][8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_51,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => data61(0)
    );
\gpio_configure_reg[21][9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_51,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => data61(1)
    );
\gpio_configure_reg[22][0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_100,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[22][0]\
    );
\gpio_configure_reg[22][10]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_99,
      D => hkspi_n_132,
      PRE => pad_flash_csb_oeb0,
      Q => data63(2)
    );
\gpio_configure_reg[22][11]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_99,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => data63(3)
    );
\gpio_configure_reg[22][12]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_99,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => data63(4)
    );
\gpio_configure_reg[22][1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_100,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[22][1]\
    );
\gpio_configure_reg[22][2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_100,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \gpio_configure_reg_n_0_[22][2]\
    );
\gpio_configure_reg[22][3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_100,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => p_24_in
    );
\gpio_configure_reg[22][4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_100,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \gpio_configure_reg_n_0_[22][4]\
    );
\gpio_configure_reg[22][5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_100,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \gpio_configure_reg_n_0_[22][5]\
    );
\gpio_configure_reg[22][6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_100,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => \gpio_configure_reg_n_0_[22][6]\
    );
\gpio_configure_reg[22][7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_100,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => \gpio_configure_reg_n_0_[22][7]\
    );
\gpio_configure_reg[22][8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_99,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => data63(0)
    );
\gpio_configure_reg[22][9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_99,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => data63(1)
    );
\gpio_configure_reg[23][0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_54,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[23][0]\
    );
\gpio_configure_reg[23][10]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_53,
      D => hkspi_n_132,
      PRE => pad_flash_csb_oeb0,
      Q => data65(2)
    );
\gpio_configure_reg[23][11]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_53,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => data65(3)
    );
\gpio_configure_reg[23][12]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_53,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => data65(4)
    );
\gpio_configure_reg[23][1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_54,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[23][1]\
    );
\gpio_configure_reg[23][2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_54,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \gpio_configure_reg_n_0_[23][2]\
    );
\gpio_configure_reg[23][3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_54,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => p_25_in
    );
\gpio_configure_reg[23][4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_54,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \gpio_configure_reg_n_0_[23][4]\
    );
\gpio_configure_reg[23][5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_54,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \gpio_configure_reg_n_0_[23][5]\
    );
\gpio_configure_reg[23][6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_54,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => \gpio_configure_reg_n_0_[23][6]\
    );
\gpio_configure_reg[23][7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_54,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => \gpio_configure_reg_n_0_[23][7]\
    );
\gpio_configure_reg[23][8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_53,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => data65(0)
    );
\gpio_configure_reg[23][9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_53,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => data65(1)
    );
\gpio_configure_reg[24][0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_56,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[24][0]\
    );
\gpio_configure_reg[24][10]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_55,
      D => hkspi_n_132,
      PRE => pad_flash_csb_oeb0,
      Q => data67(2)
    );
\gpio_configure_reg[24][11]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_55,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => data67(3)
    );
\gpio_configure_reg[24][12]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_55,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => data67(4)
    );
\gpio_configure_reg[24][1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_56,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[24][1]\
    );
\gpio_configure_reg[24][2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_56,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \gpio_configure_reg_n_0_[24][2]\
    );
\gpio_configure_reg[24][3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_56,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => p_26_in
    );
\gpio_configure_reg[24][4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_56,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \gpio_configure_reg_n_0_[24][4]\
    );
\gpio_configure_reg[24][5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_56,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \gpio_configure_reg_n_0_[24][5]\
    );
\gpio_configure_reg[24][6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_56,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => \gpio_configure_reg_n_0_[24][6]\
    );
\gpio_configure_reg[24][7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_56,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => \gpio_configure_reg_n_0_[24][7]\
    );
\gpio_configure_reg[24][8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_55,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => data67(0)
    );
\gpio_configure_reg[24][9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_55,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => data67(1)
    );
\gpio_configure_reg[25][0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_12,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[25][0]\
    );
\gpio_configure_reg[25][10]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_11,
      D => hkspi_n_132,
      PRE => pad_flash_csb_oeb0,
      Q => data69(2)
    );
\gpio_configure_reg[25][11]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_11,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => data69(3)
    );
\gpio_configure_reg[25][12]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_11,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => data69(4)
    );
\gpio_configure_reg[25][1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_12,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[25][1]\
    );
\gpio_configure_reg[25][2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_12,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \gpio_configure_reg_n_0_[25][2]\
    );
\gpio_configure_reg[25][3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_12,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => p_27_in
    );
\gpio_configure_reg[25][4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_12,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \gpio_configure_reg_n_0_[25][4]\
    );
\gpio_configure_reg[25][5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_12,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \gpio_configure_reg_n_0_[25][5]\
    );
\gpio_configure_reg[25][6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_12,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => \gpio_configure_reg_n_0_[25][6]\
    );
\gpio_configure_reg[25][7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_12,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => \gpio_configure_reg_n_0_[25][7]\
    );
\gpio_configure_reg[25][8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_11,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => data69(0)
    );
\gpio_configure_reg[25][9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_11,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => data69(1)
    );
\gpio_configure_reg[26][0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_110,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[26][0]\
    );
\gpio_configure_reg[26][10]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_109,
      D => hkspi_n_132,
      PRE => pad_flash_csb_oeb0,
      Q => data71(2)
    );
\gpio_configure_reg[26][11]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_109,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => data71(3)
    );
\gpio_configure_reg[26][12]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_109,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => data71(4)
    );
\gpio_configure_reg[26][1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_110,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[26][1]\
    );
\gpio_configure_reg[26][2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_110,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \gpio_configure_reg_n_0_[26][2]\
    );
\gpio_configure_reg[26][3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_110,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => p_28_in
    );
\gpio_configure_reg[26][4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_110,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \gpio_configure_reg_n_0_[26][4]\
    );
\gpio_configure_reg[26][5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_110,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \gpio_configure_reg_n_0_[26][5]\
    );
\gpio_configure_reg[26][6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_110,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => \gpio_configure_reg_n_0_[26][6]\
    );
\gpio_configure_reg[26][7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_110,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => \gpio_configure_reg_n_0_[26][7]\
    );
\gpio_configure_reg[26][8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_109,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => data71(0)
    );
\gpio_configure_reg[26][9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_109,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => data71(1)
    );
\gpio_configure_reg[27][0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_58,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[27][0]\
    );
\gpio_configure_reg[27][10]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_57,
      D => hkspi_n_132,
      PRE => pad_flash_csb_oeb0,
      Q => data73(2)
    );
\gpio_configure_reg[27][11]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_57,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => data73(3)
    );
\gpio_configure_reg[27][12]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_57,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => data73(4)
    );
\gpio_configure_reg[27][1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_58,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[27][1]\
    );
\gpio_configure_reg[27][2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_58,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \gpio_configure_reg_n_0_[27][2]\
    );
\gpio_configure_reg[27][3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_58,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => p_29_in
    );
\gpio_configure_reg[27][4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_58,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \gpio_configure_reg_n_0_[27][4]\
    );
\gpio_configure_reg[27][5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_58,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \gpio_configure_reg_n_0_[27][5]\
    );
\gpio_configure_reg[27][6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_58,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => \gpio_configure_reg_n_0_[27][6]\
    );
\gpio_configure_reg[27][7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_58,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => \gpio_configure_reg_n_0_[27][7]\
    );
\gpio_configure_reg[27][8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_57,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => data73(0)
    );
\gpio_configure_reg[27][9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_57,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => data73(1)
    );
\gpio_configure_reg[28][0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_60,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[28][0]\
    );
\gpio_configure_reg[28][10]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_59,
      D => hkspi_n_132,
      PRE => pad_flash_csb_oeb0,
      Q => data75(2)
    );
\gpio_configure_reg[28][11]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_59,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => data75(3)
    );
\gpio_configure_reg[28][12]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_59,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => data75(4)
    );
\gpio_configure_reg[28][1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_60,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[28][1]\
    );
\gpio_configure_reg[28][2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_60,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \gpio_configure_reg_n_0_[28][2]\
    );
\gpio_configure_reg[28][3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_60,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => p_30_in
    );
\gpio_configure_reg[28][4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_60,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \gpio_configure_reg_n_0_[28][4]\
    );
\gpio_configure_reg[28][5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_60,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \gpio_configure_reg_n_0_[28][5]\
    );
\gpio_configure_reg[28][6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_60,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => \gpio_configure_reg_n_0_[28][6]\
    );
\gpio_configure_reg[28][7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_60,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => \gpio_configure_reg_n_0_[28][7]\
    );
\gpio_configure_reg[28][8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_59,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => data75(0)
    );
\gpio_configure_reg[28][9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_59,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => data75(1)
    );
\gpio_configure_reg[29][0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_30,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[29][0]\
    );
\gpio_configure_reg[29][10]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_29,
      D => hkspi_n_132,
      PRE => pad_flash_csb_oeb0,
      Q => data77(2)
    );
\gpio_configure_reg[29][11]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_29,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => data77(3)
    );
\gpio_configure_reg[29][12]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_29,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => data77(4)
    );
\gpio_configure_reg[29][1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_30,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[29][1]\
    );
\gpio_configure_reg[29][2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_30,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \gpio_configure_reg_n_0_[29][2]\
    );
\gpio_configure_reg[29][3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_30,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => p_31_in
    );
\gpio_configure_reg[29][4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_30,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \gpio_configure_reg_n_0_[29][4]\
    );
\gpio_configure_reg[29][5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_30,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \gpio_configure_reg_n_0_[29][5]\
    );
\gpio_configure_reg[29][6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_30,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => \gpio_configure_reg_n_0_[29][6]\
    );
\gpio_configure_reg[29][7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_30,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => \gpio_configure_reg_n_0_[29][7]\
    );
\gpio_configure_reg[29][8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_29,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => data77(0)
    );
\gpio_configure_reg[29][9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_29,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => data77(1)
    );
\gpio_configure_reg[2][0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_92,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[2][0]\
    );
\gpio_configure_reg[2][10]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_91,
      D => hkspi_n_132,
      PRE => pad_flash_csb_oeb0,
      Q => data23(2)
    );
\gpio_configure_reg[2][11]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_91,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => data23(3)
    );
\gpio_configure_reg[2][12]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_91,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => data23(4)
    );
\gpio_configure_reg[2][1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_92,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[2][1]\
    );
\gpio_configure_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_92,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \gpio_configure_reg_n_0_[2][2]\
    );
\gpio_configure_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_92,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => p_5_in
    );
\gpio_configure_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_92,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \gpio_configure_reg_n_0_[2][4]\
    );
\gpio_configure_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_92,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \gpio_configure_reg_n_0_[2][5]\
    );
\gpio_configure_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_92,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => \gpio_configure_reg_n_0_[2][6]\
    );
\gpio_configure_reg[2][7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_92,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => \gpio_configure_reg_n_0_[2][7]\
    );
\gpio_configure_reg[2][8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_91,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => data23(0)
    );
\gpio_configure_reg[2][9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_91,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => data23(1)
    );
\gpio_configure_reg[30][0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_62,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[30][0]\
    );
\gpio_configure_reg[30][10]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_61,
      D => hkspi_n_132,
      PRE => pad_flash_csb_oeb0,
      Q => data79(2)
    );
\gpio_configure_reg[30][11]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_61,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => data79(3)
    );
\gpio_configure_reg[30][12]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_61,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => data79(4)
    );
\gpio_configure_reg[30][1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_62,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[30][1]\
    );
\gpio_configure_reg[30][2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_62,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \gpio_configure_reg_n_0_[30][2]\
    );
\gpio_configure_reg[30][3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_62,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => p_32_in
    );
\gpio_configure_reg[30][4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_62,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \gpio_configure_reg_n_0_[30][4]\
    );
\gpio_configure_reg[30][5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_62,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \gpio_configure_reg_n_0_[30][5]\
    );
\gpio_configure_reg[30][6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_62,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => \gpio_configure_reg_n_0_[30][6]\
    );
\gpio_configure_reg[30][7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_62,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => \gpio_configure_reg_n_0_[30][7]\
    );
\gpio_configure_reg[30][8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_61,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => data79(0)
    );
\gpio_configure_reg[30][9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_61,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => data79(1)
    );
\gpio_configure_reg[31][0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_32,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[31][0]\
    );
\gpio_configure_reg[31][10]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_31,
      D => hkspi_n_132,
      PRE => pad_flash_csb_oeb0,
      Q => data81(2)
    );
\gpio_configure_reg[31][11]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_31,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => data81(3)
    );
\gpio_configure_reg[31][12]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_31,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => data81(4)
    );
\gpio_configure_reg[31][1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_32,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[31][1]\
    );
\gpio_configure_reg[31][2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_32,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \gpio_configure_reg_n_0_[31][2]\
    );
\gpio_configure_reg[31][3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_32,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => p_33_in
    );
\gpio_configure_reg[31][4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_32,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \gpio_configure_reg_n_0_[31][4]\
    );
\gpio_configure_reg[31][5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_32,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \gpio_configure_reg_n_0_[31][5]\
    );
\gpio_configure_reg[31][6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_32,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => \gpio_configure_reg_n_0_[31][6]\
    );
\gpio_configure_reg[31][7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_32,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => \gpio_configure_reg_n_0_[31][7]\
    );
\gpio_configure_reg[31][8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_31,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => data81(0)
    );
\gpio_configure_reg[31][9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_31,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => data81(1)
    );
\gpio_configure_reg[32][0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_22,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[32][0]\
    );
\gpio_configure_reg[32][10]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_21,
      D => hkspi_n_132,
      PRE => pad_flash_csb_oeb0,
      Q => data83(2)
    );
\gpio_configure_reg[32][11]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_21,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => data83(3)
    );
\gpio_configure_reg[32][12]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_21,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => data83(4)
    );
\gpio_configure_reg[32][1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_22,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[32][1]\
    );
\gpio_configure_reg[32][2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_22,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \gpio_configure_reg_n_0_[32][2]\
    );
\gpio_configure_reg[32][3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_22,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => p_34_in
    );
\gpio_configure_reg[32][4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_22,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \gpio_configure_reg_n_0_[32][4]\
    );
\gpio_configure_reg[32][5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_22,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \gpio_configure_reg_n_0_[32][5]\
    );
\gpio_configure_reg[32][6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_22,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => \gpio_configure_reg_n_0_[32][6]\
    );
\gpio_configure_reg[32][7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_22,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => \gpio_configure_reg_n_0_[32][7]\
    );
\gpio_configure_reg[32][8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_21,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => data83(0)
    );
\gpio_configure_reg[32][9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_21,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => data83(1)
    );
\gpio_configure_reg[33][0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_50,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[33][0]\
    );
\gpio_configure_reg[33][10]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_49,
      D => hkspi_n_132,
      PRE => pad_flash_csb_oeb0,
      Q => data85(2)
    );
\gpio_configure_reg[33][11]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_49,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => data85(3)
    );
\gpio_configure_reg[33][12]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_49,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => data85(4)
    );
\gpio_configure_reg[33][1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_50,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[33][1]\
    );
\gpio_configure_reg[33][2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_50,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \gpio_configure_reg_n_0_[33][2]\
    );
\gpio_configure_reg[33][3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_50,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => p_35_in
    );
\gpio_configure_reg[33][4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_50,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \gpio_configure_reg_n_0_[33][4]\
    );
\gpio_configure_reg[33][5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_50,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \gpio_configure_reg_n_0_[33][5]\
    );
\gpio_configure_reg[33][6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_50,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => \gpio_configure_reg_n_0_[33][6]\
    );
\gpio_configure_reg[33][7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_50,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => \gpio_configure_reg_n_0_[33][7]\
    );
\gpio_configure_reg[33][8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_49,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => data85(0)
    );
\gpio_configure_reg[33][9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_49,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => data85(1)
    );
\gpio_configure_reg[34][0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_108,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[34][0]\
    );
\gpio_configure_reg[34][10]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_107,
      D => hkspi_n_132,
      PRE => pad_flash_csb_oeb0,
      Q => data87(2)
    );
\gpio_configure_reg[34][11]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_107,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => data87(3)
    );
\gpio_configure_reg[34][12]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_107,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => data87(4)
    );
\gpio_configure_reg[34][1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_108,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[34][1]\
    );
\gpio_configure_reg[34][2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_108,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \gpio_configure_reg_n_0_[34][2]\
    );
\gpio_configure_reg[34][3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_108,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => p_36_in
    );
\gpio_configure_reg[34][4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_108,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \gpio_configure_reg_n_0_[34][4]\
    );
\gpio_configure_reg[34][5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_108,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \gpio_configure_reg_n_0_[34][5]\
    );
\gpio_configure_reg[34][6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_108,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => \gpio_configure_reg_n_0_[34][6]\
    );
\gpio_configure_reg[34][7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_108,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => \gpio_configure_reg_n_0_[34][7]\
    );
\gpio_configure_reg[34][8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_107,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => data87(0)
    );
\gpio_configure_reg[34][9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_107,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => data87(1)
    );
\gpio_configure_reg[35][0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_44,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[35][0]\
    );
\gpio_configure_reg[35][10]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_43,
      D => hkspi_n_132,
      PRE => pad_flash_csb_oeb0,
      Q => data89(2)
    );
\gpio_configure_reg[35][11]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_43,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => data89(3)
    );
\gpio_configure_reg[35][12]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_43,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => data89(4)
    );
\gpio_configure_reg[35][1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_44,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[35][1]\
    );
\gpio_configure_reg[35][2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_44,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \gpio_configure_reg_n_0_[35][2]\
    );
\gpio_configure_reg[35][3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_44,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => \^gpio_configure_reg[35][3]_0\(0)
    );
\gpio_configure_reg[35][4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_44,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \gpio_configure_reg_n_0_[35][4]\
    );
\gpio_configure_reg[35][5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_44,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \gpio_configure_reg_n_0_[35][5]\
    );
\gpio_configure_reg[35][6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_44,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => \gpio_configure_reg_n_0_[35][6]\
    );
\gpio_configure_reg[35][7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_44,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => \gpio_configure_reg_n_0_[35][7]\
    );
\gpio_configure_reg[35][8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_43,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => data89(0)
    );
\gpio_configure_reg[35][9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_43,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => data89(1)
    );
\gpio_configure_reg[36][0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_42,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[36][0]\
    );
\gpio_configure_reg[36][10]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_41,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => data91(2)
    );
\gpio_configure_reg[36][11]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_41,
      D => hkspi_n_131,
      PRE => pad_flash_csb_oeb0,
      Q => data91(3)
    );
\gpio_configure_reg[36][12]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_41,
      D => hkspi_n_130,
      PRE => pad_flash_csb_oeb0,
      Q => data91(4)
    );
\gpio_configure_reg[36][1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_42,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[36][1]\
    );
\gpio_configure_reg[36][2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_42,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \gpio_configure_reg_n_0_[36][2]\
    );
\gpio_configure_reg[36][3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_42,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => \^gpio_configure_reg[36][3]_0\(0)
    );
\gpio_configure_reg[36][4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_42,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \gpio_configure_reg_n_0_[36][4]\
    );
\gpio_configure_reg[36][5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_42,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \gpio_configure_reg_n_0_[36][5]\
    );
\gpio_configure_reg[36][6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_42,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => \gpio_configure_reg_n_0_[36][6]\
    );
\gpio_configure_reg[36][7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_42,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => \gpio_configure_reg_n_0_[36][7]\
    );
\gpio_configure_reg[36][8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_41,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => data91(0)
    );
\gpio_configure_reg[36][9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_41,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => data91(1)
    );
\gpio_configure_reg[37][0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_40,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[37][0]\
    );
\gpio_configure_reg[37][10]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_39,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => data93(2)
    );
\gpio_configure_reg[37][11]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_39,
      D => hkspi_n_131,
      PRE => pad_flash_csb_oeb0,
      Q => data93(3)
    );
\gpio_configure_reg[37][12]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_39,
      D => hkspi_n_130,
      PRE => pad_flash_csb_oeb0,
      Q => data93(4)
    );
\gpio_configure_reg[37][1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_40,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[37][1]\
    );
\gpio_configure_reg[37][2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_40,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \gpio_configure_reg_n_0_[37][2]\
    );
\gpio_configure_reg[37][3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_40,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => \^gpio_configure_reg[37][3]_0\(0)
    );
\gpio_configure_reg[37][4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_40,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \gpio_configure_reg_n_0_[37][4]\
    );
\gpio_configure_reg[37][5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_40,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \gpio_configure_reg_n_0_[37][5]\
    );
\gpio_configure_reg[37][6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_40,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => \gpio_configure_reg_n_0_[37][6]\
    );
\gpio_configure_reg[37][7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_40,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => \gpio_configure_reg_n_0_[37][7]\
    );
\gpio_configure_reg[37][8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_39,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => data93(0)
    );
\gpio_configure_reg[37][9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_39,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => data93(1)
    );
\gpio_configure_reg[3][0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_96,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[3][0]\
    );
\gpio_configure_reg[3][10]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_95,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => data25(2)
    );
\gpio_configure_reg[3][11]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_95,
      D => hkspi_n_131,
      PRE => pad_flash_csb_oeb0,
      Q => data25(3)
    );
\gpio_configure_reg[3][12]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_95,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => data25(4)
    );
\gpio_configure_reg[3][1]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_96,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => \gpio_configure_reg_n_0_[3][1]\
    );
\gpio_configure_reg[3][2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_96,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \gpio_configure_reg_n_0_[3][2]\
    );
\gpio_configure_reg[3][3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_96,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => \gpio_configure_reg_n_0_[3][3]\
    );
\gpio_configure_reg[3][4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_96,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \gpio_configure_reg_n_0_[3][4]\
    );
\gpio_configure_reg[3][5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_96,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \gpio_configure_reg_n_0_[3][5]\
    );
\gpio_configure_reg[3][6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_96,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => \gpio_configure_reg_n_0_[3][6]\
    );
\gpio_configure_reg[3][7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_96,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => \gpio_configure_reg_n_0_[3][7]\
    );
\gpio_configure_reg[3][8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_95,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => data25(0)
    );
\gpio_configure_reg[3][9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_95,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => data25(1)
    );
\gpio_configure_reg[4][0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_104,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[4][0]\
    );
\gpio_configure_reg[4][10]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_103,
      D => hkspi_n_132,
      PRE => pad_flash_csb_oeb0,
      Q => data27(2)
    );
\gpio_configure_reg[4][11]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_103,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => data27(3)
    );
\gpio_configure_reg[4][12]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_103,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => data27(4)
    );
\gpio_configure_reg[4][1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_104,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[4][1]\
    );
\gpio_configure_reg[4][2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_104,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \gpio_configure_reg_n_0_[4][2]\
    );
\gpio_configure_reg[4][3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_104,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => \gpio_configure_reg_n_0_[4][3]\
    );
\gpio_configure_reg[4][4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_104,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \gpio_configure_reg_n_0_[4][4]\
    );
\gpio_configure_reg[4][5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_104,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \gpio_configure_reg_n_0_[4][5]\
    );
\gpio_configure_reg[4][6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_104,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => \gpio_configure_reg_n_0_[4][6]\
    );
\gpio_configure_reg[4][7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_104,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => \gpio_configure_reg_n_0_[4][7]\
    );
\gpio_configure_reg[4][8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_103,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => data27(0)
    );
\gpio_configure_reg[4][9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_103,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => data27(1)
    );
\gpio_configure_reg[5][0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_46,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[5][0]\
    );
\gpio_configure_reg[5][10]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_45,
      D => hkspi_n_132,
      PRE => pad_flash_csb_oeb0,
      Q => data29(2)
    );
\gpio_configure_reg[5][11]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_45,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => data29(3)
    );
\gpio_configure_reg[5][12]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_45,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => data29(4)
    );
\gpio_configure_reg[5][1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_46,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[5][1]\
    );
\gpio_configure_reg[5][2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_46,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \gpio_configure_reg_n_0_[5][2]\
    );
\gpio_configure_reg[5][3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_46,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => p_7_in
    );
\gpio_configure_reg[5][4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_46,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \gpio_configure_reg_n_0_[5][4]\
    );
\gpio_configure_reg[5][5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_46,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \gpio_configure_reg_n_0_[5][5]\
    );
\gpio_configure_reg[5][6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_46,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => \gpio_configure_reg_n_0_[5][6]\
    );
\gpio_configure_reg[5][7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_46,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => \gpio_configure_reg_n_0_[5][7]\
    );
\gpio_configure_reg[5][8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_45,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => data29(0)
    );
\gpio_configure_reg[5][9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_45,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => data29(1)
    );
\gpio_configure_reg[6][0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_98,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[6][0]\
    );
\gpio_configure_reg[6][10]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_97,
      D => hkspi_n_132,
      PRE => pad_flash_csb_oeb0,
      Q => data31(2)
    );
\gpio_configure_reg[6][11]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_97,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => data31(3)
    );
\gpio_configure_reg[6][12]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_97,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => data31(4)
    );
\gpio_configure_reg[6][1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_98,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[6][1]\
    );
\gpio_configure_reg[6][2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_98,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \gpio_configure_reg_n_0_[6][2]\
    );
\gpio_configure_reg[6][3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_98,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => \gpio_configure_reg_n_0_[6][3]\
    );
\gpio_configure_reg[6][4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_98,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \gpio_configure_reg_n_0_[6][4]\
    );
\gpio_configure_reg[6][5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_98,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \gpio_configure_reg_n_0_[6][5]\
    );
\gpio_configure_reg[6][6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_98,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => \gpio_configure_reg_n_0_[6][6]\
    );
\gpio_configure_reg[6][7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_98,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => \gpio_configure_reg_n_0_[6][7]\
    );
\gpio_configure_reg[6][8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_97,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => data31(0)
    );
\gpio_configure_reg[6][9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_97,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => data31(1)
    );
\gpio_configure_reg[7][0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_36,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[7][0]\
    );
\gpio_configure_reg[7][10]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_35,
      D => hkspi_n_132,
      PRE => pad_flash_csb_oeb0,
      Q => data33(2)
    );
\gpio_configure_reg[7][11]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_35,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => data33(3)
    );
\gpio_configure_reg[7][12]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_35,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => data33(4)
    );
\gpio_configure_reg[7][1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_36,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[7][1]\
    );
\gpio_configure_reg[7][2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_36,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \gpio_configure_reg_n_0_[7][2]\
    );
\gpio_configure_reg[7][3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_36,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => \gpio_configure_reg_n_0_[7][3]\
    );
\gpio_configure_reg[7][4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_36,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \gpio_configure_reg_n_0_[7][4]\
    );
\gpio_configure_reg[7][5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_36,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \gpio_configure_reg_n_0_[7][5]\
    );
\gpio_configure_reg[7][6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_36,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => \gpio_configure_reg_n_0_[7][6]\
    );
\gpio_configure_reg[7][7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_36,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => \gpio_configure_reg_n_0_[7][7]\
    );
\gpio_configure_reg[7][8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_35,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => data33(0)
    );
\gpio_configure_reg[7][9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_35,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => data33(1)
    );
\gpio_configure_reg[8][0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_16,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[8][0]\
    );
\gpio_configure_reg[8][10]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_15,
      D => hkspi_n_132,
      PRE => pad_flash_csb_oeb0,
      Q => data35(2)
    );
\gpio_configure_reg[8][11]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_15,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => data35(3)
    );
\gpio_configure_reg[8][12]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_15,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => data35(4)
    );
\gpio_configure_reg[8][1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_16,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[8][1]\
    );
\gpio_configure_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_16,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \gpio_configure_reg_n_0_[8][2]\
    );
\gpio_configure_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_16,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => \gpio_configure_reg_n_0_[8][3]\
    );
\gpio_configure_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_16,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \gpio_configure_reg_n_0_[8][4]\
    );
\gpio_configure_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_16,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \gpio_configure_reg_n_0_[8][5]\
    );
\gpio_configure_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_16,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => \gpio_configure_reg_n_0_[8][6]\
    );
\gpio_configure_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_16,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => \gpio_configure_reg_n_0_[8][7]\
    );
\gpio_configure_reg[8][8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_15,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => data35(0)
    );
\gpio_configure_reg[8][9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_15,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => data35(1)
    );
\gpio_configure_reg[9][0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_38,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[9][0]\
    );
\gpio_configure_reg[9][10]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_37,
      D => hkspi_n_132,
      PRE => pad_flash_csb_oeb0,
      Q => data37(2)
    );
\gpio_configure_reg[9][11]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_37,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => data37(3)
    );
\gpio_configure_reg[9][12]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_37,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => data37(4)
    );
\gpio_configure_reg[9][1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_38,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \gpio_configure_reg_n_0_[9][1]\
    );
\gpio_configure_reg[9][2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_38,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \gpio_configure_reg_n_0_[9][2]\
    );
\gpio_configure_reg[9][3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_38,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => \gpio_configure_reg_n_0_[9][3]\
    );
\gpio_configure_reg[9][4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_38,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \gpio_configure_reg_n_0_[9][4]\
    );
\gpio_configure_reg[9][5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_38,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \gpio_configure_reg_n_0_[9][5]\
    );
\gpio_configure_reg[9][6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_38,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => \gpio_configure_reg_n_0_[9][6]\
    );
\gpio_configure_reg[9][7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_38,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => \gpio_configure_reg_n_0_[9][7]\
    );
\gpio_configure_reg[9][8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_37,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => data37(0)
    );
\gpio_configure_reg[9][9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_37,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => data37(1)
    );
\gpio_dm[2]_C_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_47_in(3),
      I1 => p_47_in(1),
      I2 => serial_load_pre_reg_n_0,
      O => mprj_io_loader_strobe
    );
hkspi: entity work.design_1_caravel_0_0_housekeeping_spi
     port map (
      D(0) => D(0),
      E(1) => hkspi_n_9,
      E(0) => hkspi_n_10,
      \FSM_onehot_wbbd_state_reg[0]\ => hkspi_n_72,
      \FSM_onehot_wbbd_state_reg[0]_0\ => hkspi_n_73,
      \FSM_onehot_wbbd_state_reg[0]_1\ => hkspi_n_74,
      \FSM_onehot_wbbd_state_reg[0]_10\ => hkspi_n_180,
      \FSM_onehot_wbbd_state_reg[0]_11\ => \FSM_onehot_wbbd_state_reg[0]_0\,
      \FSM_onehot_wbbd_state_reg[0]_12\ => \FSM_onehot_wbbd_state[9]_i_3_n_0\,
      \FSM_onehot_wbbd_state_reg[0]_13\ => \FSM_onehot_wbbd_state[9]_i_5_n_0\,
      \FSM_onehot_wbbd_state_reg[0]_2\ => hkspi_n_75,
      \FSM_onehot_wbbd_state_reg[0]_3\ => hkspi_n_76,
      \FSM_onehot_wbbd_state_reg[0]_4\ => hkspi_n_77,
      \FSM_onehot_wbbd_state_reg[0]_5\ => hkspi_n_78,
      \FSM_onehot_wbbd_state_reg[0]_6\ => hkspi_n_79,
      \FSM_onehot_wbbd_state_reg[0]_7\ => hkspi_n_162,
      \FSM_onehot_wbbd_state_reg[0]_8\ => hkspi_n_178,
      \FSM_onehot_wbbd_state_reg[0]_9\ => hkspi_n_179,
      \FSM_onehot_wbbd_state_reg[2]\ => hkspi_n_7,
      \FSM_onehot_wbbd_state_reg[3]\ => hkspi_n_80,
      \FSM_onehot_wbbd_state_reg[3]_0\ => hkspi_n_81,
      \FSM_onehot_wbbd_state_reg[3]_1\ => hkspi_n_82,
      \FSM_onehot_wbbd_state_reg[3]_2\ => hkspi_n_83,
      \FSM_onehot_wbbd_state_reg[3]_3\ => hkspi_n_84,
      \FSM_onehot_wbbd_state_reg[3]_4\ => hkspi_n_85,
      \FSM_onehot_wbbd_state_reg[3]_5\ => hkspi_n_86,
      \FSM_onehot_wbbd_state_reg[3]_6\ => hkspi_n_181,
      \FSM_onehot_wbbd_state_reg[4]\ => hkspi_n_6,
      \FSM_onehot_wbbd_state_reg[6]\ => hkspi_n_5,
      \FSM_onehot_wbbd_state_reg[8]\ => hkspi_n_4,
      \FSM_onehot_wbbd_state_reg[8]_0\(0) => hkspi_n_88,
      Q(7) => \FSM_onehot_wbbd_state_reg_n_0_[9]\,
      Q(6) => \FSM_onehot_wbbd_state_reg_n_0_[8]\,
      Q(5) => \FSM_onehot_wbbd_state_reg_n_0_[6]\,
      Q(4) => \FSM_onehot_wbbd_state_reg_n_0_[4]\,
      Q(3 downto 0) => \^q\(3 downto 0),
      flash_clk => flash_clk,
      flash_clk_0 => flash_clk_0,
      flash_io0 => flash_io0,
      flash_io0_0 => flash_io0_0,
      flash_io0_oeb => flash_io0_oeb,
      flash_io1 => flash_io1,
      flash_io1_di => flash_io1_di,
      \gpio_configure_reg[35][9]\(6) => \wbbd_addr_reg_n_0_[6]\,
      \gpio_configure_reg[35][9]\(5) => \wbbd_addr_reg_n_0_[5]\,
      \gpio_configure_reg[35][9]\(4) => \wbbd_addr_reg_n_0_[4]\,
      \gpio_configure_reg[35][9]\(3) => \wbbd_addr_reg_n_0_[3]\,
      \gpio_configure_reg[35][9]\(2) => \wbbd_addr_reg_n_0_[2]\,
      \gpio_configure_reg[35][9]\(1) => \wbbd_addr_reg_n_0_[1]\,
      \gpio_configure_reg[35][9]\(0) => \wbbd_addr_reg_n_0_[0]\,
      hkspi_disable_reg => hkspi_n_171,
      hkspi_disable_reg_0 => hkspi_disable_reg_n_0,
      irq_spi_reg => wbbd_busy_reg_n_0,
      irq_spi_reg_0 => wbbd_write_reg_n_0,
      \ldata[6]_i_10_0\ => \pll_trim_reg_n_0_[6]\,
      \ldata[6]_i_18_0\ => \pll_trim_reg_n_0_[22]\,
      \ldata[6]_i_18_1\ => \pll_trim_reg_n_0_[14]\,
      mgmt_gpio_data(0) => mgmt_gpio_data(0),
      \mgmt_gpio_data_reg[15]\(7) => \wbbd_data_reg_n_0_[7]\,
      \mgmt_gpio_data_reg[15]\(6) => \wbbd_data_reg_n_0_[6]\,
      \mgmt_gpio_data_reg[15]\(5) => \wbbd_data_reg_n_0_[5]\,
      \mgmt_gpio_data_reg[15]\(4) => \wbbd_data_reg_n_0_[4]\,
      \mgmt_gpio_data_reg[15]\(3) => \wbbd_data_reg_n_0_[3]\,
      \mgmt_gpio_data_reg[15]\(2) => \wbbd_data_reg_n_0_[2]\,
      \mgmt_gpio_data_reg[15]\(1) => \wbbd_data_reg_n_0_[1]\,
      \mgmt_gpio_data_reg[15]\(0) => \wbbd_data_reg_n_0_[0]\,
      \mgmt_gpio_data_reg[23]\(23 downto 0) => mgmt_gpio_data_buf(23 downto 0),
      mgmt_io_oeb_hk(0) => mgmt_io_oeb_hk(0),
      mgmt_io_out_hk(0) => mgmt_io_out_hk(0),
      mprj_en(0) => mprj_en(0),
      \mprj_en[1]\ => \mprj_en[1]\,
      \mprj_en[1]_0\ => \mprj_en[1]_0\,
      mprj_i(37 downto 0) => mprj_i(37 downto 0),
      \mprj_o[1]_INST_0_i_1_0\(0) => \mgmt_gpio_data_reg_n_0_[1]\,
      p_44_in(1 downto 0) => p_44_in(1 downto 0),
      p_45_in(1 downto 0) => \^p_45_in\(1 downto 0),
      p_47_in(3 downto 0) => p_47_in(4 downto 1),
      pass_thru_mgmt_delay_reg_0 => pass_thru_mgmt_delay,
      pass_thru_user => pass_thru_user,
      \pass_thru_user_delay__0\ => \pass_thru_user_delay__0\,
      pll_bypass_reg => hkspi_n_172,
      pll_bypass_reg_0 => pll_bypass_reg_n_0,
      pll_dco_ena_reg => pll_dco_ena_reg_n_0,
      pll_ena_reg => pll_ena_reg_n_0,
      \pll_trim_reg[24]\ => \pll_trim_reg_n_0_[24]\,
      \pll_trim_reg[25]\ => \pll_trim_reg_n_0_[25]\,
      pre_pass_thru_mgmt_reg_0 => pre_pass_thru_mgmt_reg,
      reset_reg_reg => hkspi_n_174,
      resetb => resetb,
      serial_bb_data_1 => serial_bb_data_1,
      serial_bb_data_2 => serial_bb_data_2,
      serial_bb_data_2_reg(0) => serial_bb_data_2_reg_0(0),
      serial_xfer => serial_xfer,
      \shift_register_reg[0]\(0) => \serial_data_staging_1_reg_n_0_[12]\,
      \shift_register_reg[0]_0\(0) => \serial_data_staging_2_reg_n_0_[12]\,
      spi_is_active => spi_is_active,
      trap_output_dest => \^trap_output_dest\,
      user_irq(0) => \^user_irq\(0),
      \wb_dat_o[10]_i_13_0\ => \pll_trim_reg_n_0_[18]\,
      \wb_dat_o[10]_i_13_1\ => \pll_trim_reg_n_0_[10]\,
      \wb_dat_o[10]_i_3_0\(2) => \pll_sel_reg_n_0_[2]\,
      \wb_dat_o[10]_i_3_0\(1) => \pll_sel_reg_n_0_[1]\,
      \wb_dat_o[10]_i_3_0\(0) => \pll_sel_reg_n_0_[0]\,
      \wb_dat_o[10]_i_4_0\ => \pll_trim_reg_n_0_[2]\,
      \wb_dat_o[11]_i_10_0\ => \pll_trim_reg_n_0_[3]\,
      \wb_dat_o[11]_i_10_1\ => \pll_trim_reg_n_0_[11]\,
      \wb_dat_o[11]_i_10_2\ => \pll_trim_reg_n_0_[19]\,
      \wb_dat_o[28]_i_7_0\ => \pll_trim_reg_n_0_[20]\,
      \wb_dat_o[28]_i_7_1\ => \pll_trim_reg_n_0_[12]\,
      \wb_dat_o[28]_i_7_2\ => \pll_trim_reg_n_0_[4]\,
      \wb_dat_o[28]_i_8_0\(12 downto 8) => data21(4 downto 0),
      \wb_dat_o[28]_i_8_0\(7) => \gpio_configure_reg_n_0_[1][7]\,
      \wb_dat_o[28]_i_8_0\(6) => \gpio_configure_reg_n_0_[1][6]\,
      \wb_dat_o[28]_i_8_0\(5) => \gpio_configure_reg_n_0_[1][5]\,
      \wb_dat_o[28]_i_8_0\(4) => \gpio_configure_reg_n_0_[1][4]\,
      \wb_dat_o[28]_i_8_0\(3) => \gpio_configure_reg_n_0_[1][3]\,
      \wb_dat_o[28]_i_8_0\(2) => \gpio_configure_reg_n_0_[1][2]\,
      \wb_dat_o[28]_i_8_0\(1) => \gpio_configure_reg_n_0_[1][1]\,
      \wb_dat_o[28]_i_8_0\(0) => \gpio_configure_reg_n_0_[1][0]\,
      \wb_dat_o[28]_i_8_1\(12 downto 8) => data19(4 downto 0),
      \wb_dat_o[28]_i_8_1\(7) => \gpio_configure_reg_n_0_[0][7]\,
      \wb_dat_o[28]_i_8_1\(6) => \gpio_configure_reg_n_0_[0][6]\,
      \wb_dat_o[28]_i_8_1\(5) => \gpio_configure_reg_n_0_[0][5]\,
      \wb_dat_o[28]_i_8_1\(4) => \gpio_configure_reg_n_0_[0][4]\,
      \wb_dat_o[28]_i_8_1\(3) => \^gpio_configure_reg[0][3]_0\(0),
      \wb_dat_o[28]_i_8_1\(2) => \gpio_configure_reg_n_0_[0][2]\,
      \wb_dat_o[28]_i_8_1\(1) => \gpio_configure_reg_n_0_[0][1]\,
      \wb_dat_o[28]_i_8_1\(0) => \gpio_configure_reg_n_0_[0][0]\,
      \wb_dat_o[28]_i_8_2\(4) => \pll_div_reg_n_0_[4]\,
      \wb_dat_o[28]_i_8_2\(3) => \pll_div_reg_n_0_[3]\,
      \wb_dat_o[28]_i_8_2\(2) => \pll_div_reg_n_0_[2]\,
      \wb_dat_o[28]_i_8_2\(1) => \pll_div_reg_n_0_[1]\,
      \wb_dat_o[28]_i_8_2\(0) => \pll_div_reg_n_0_[0]\,
      \wb_dat_o[29]_i_10_0\ => \pll_trim_reg_n_0_[5]\,
      \wb_dat_o[29]_i_10_1\ => \pll_trim_reg_n_0_[13]\,
      \wb_dat_o[29]_i_10_2\ => \pll_trim_reg_n_0_[21]\,
      \wb_dat_o[31]_i_13_0\ => \pll_trim_reg_n_0_[7]\,
      \wb_dat_o[31]_i_13_1\ => \pll_trim_reg_n_0_[15]\,
      \wb_dat_o[31]_i_13_2\ => \pll_trim_reg_n_0_[23]\,
      \wb_dat_o[8]_i_13_0\ => \pll_trim_reg_n_0_[16]\,
      \wb_dat_o[8]_i_13_1\ => \pll_trim_reg_n_0_[8]\,
      \wb_dat_o[8]_i_13_2\ => \pll_trim_reg_n_0_[0]\,
      \wb_dat_o[8]_i_3_0\ => serial_busy_reg_n_0,
      \wb_dat_o[9]_i_13_0\ => \pll_trim_reg_n_0_[17]\,
      \wb_dat_o[9]_i_13_1\ => \pll_trim_reg_n_0_[9]\,
      \wb_dat_o[9]_i_13_2\ => \pll_trim_reg_n_0_[1]\,
      \wb_dat_o_reg[11]_i_21_0\(3) => \pwr_ctrl_out_reg_n_0_[3]\,
      \wb_dat_o_reg[11]_i_21_0\(2) => \pwr_ctrl_out_reg_n_0_[2]\,
      \wb_dat_o_reg[11]_i_21_0\(1) => \pwr_ctrl_out_reg_n_0_[1]\,
      \wb_dat_o_reg[11]_i_21_0\(0) => \pwr_ctrl_out_reg_n_0_[0]\,
      \wb_dat_o_reg[28]_i_14_0\(12 downto 8) => data89(4 downto 0),
      \wb_dat_o_reg[28]_i_14_0\(7) => \gpio_configure_reg_n_0_[35][7]\,
      \wb_dat_o_reg[28]_i_14_0\(6) => \gpio_configure_reg_n_0_[35][6]\,
      \wb_dat_o_reg[28]_i_14_0\(5) => \gpio_configure_reg_n_0_[35][5]\,
      \wb_dat_o_reg[28]_i_14_0\(4) => \gpio_configure_reg_n_0_[35][4]\,
      \wb_dat_o_reg[28]_i_14_0\(3) => \^gpio_configure_reg[35][3]_0\(0),
      \wb_dat_o_reg[28]_i_14_0\(2) => \gpio_configure_reg_n_0_[35][2]\,
      \wb_dat_o_reg[28]_i_14_0\(1) => \gpio_configure_reg_n_0_[35][1]\,
      \wb_dat_o_reg[28]_i_14_0\(0) => \gpio_configure_reg_n_0_[35][0]\,
      \wb_dat_o_reg[28]_i_14_1\(12 downto 8) => data87(4 downto 0),
      \wb_dat_o_reg[28]_i_14_1\(7) => \gpio_configure_reg_n_0_[34][7]\,
      \wb_dat_o_reg[28]_i_14_1\(6) => \gpio_configure_reg_n_0_[34][6]\,
      \wb_dat_o_reg[28]_i_14_1\(5) => \gpio_configure_reg_n_0_[34][5]\,
      \wb_dat_o_reg[28]_i_14_1\(4) => \gpio_configure_reg_n_0_[34][4]\,
      \wb_dat_o_reg[28]_i_14_1\(3) => p_36_in,
      \wb_dat_o_reg[28]_i_14_1\(2) => \gpio_configure_reg_n_0_[34][2]\,
      \wb_dat_o_reg[28]_i_14_1\(1) => \gpio_configure_reg_n_0_[34][1]\,
      \wb_dat_o_reg[28]_i_14_1\(0) => \gpio_configure_reg_n_0_[34][0]\,
      \wb_dat_o_reg[28]_i_14_2\(12 downto 8) => data93(4 downto 0),
      \wb_dat_o_reg[28]_i_14_2\(7) => \gpio_configure_reg_n_0_[37][7]\,
      \wb_dat_o_reg[28]_i_14_2\(6) => \gpio_configure_reg_n_0_[37][6]\,
      \wb_dat_o_reg[28]_i_14_2\(5) => \gpio_configure_reg_n_0_[37][5]\,
      \wb_dat_o_reg[28]_i_14_2\(4) => \gpio_configure_reg_n_0_[37][4]\,
      \wb_dat_o_reg[28]_i_14_2\(3) => \^gpio_configure_reg[37][3]_0\(0),
      \wb_dat_o_reg[28]_i_14_2\(2) => \gpio_configure_reg_n_0_[37][2]\,
      \wb_dat_o_reg[28]_i_14_2\(1) => \gpio_configure_reg_n_0_[37][1]\,
      \wb_dat_o_reg[28]_i_14_2\(0) => \gpio_configure_reg_n_0_[37][0]\,
      \wb_dat_o_reg[28]_i_14_3\(12 downto 8) => data91(4 downto 0),
      \wb_dat_o_reg[28]_i_14_3\(7) => \gpio_configure_reg_n_0_[36][7]\,
      \wb_dat_o_reg[28]_i_14_3\(6) => \gpio_configure_reg_n_0_[36][6]\,
      \wb_dat_o_reg[28]_i_14_3\(5) => \gpio_configure_reg_n_0_[36][5]\,
      \wb_dat_o_reg[28]_i_14_3\(4) => \gpio_configure_reg_n_0_[36][4]\,
      \wb_dat_o_reg[28]_i_14_3\(3) => \^gpio_configure_reg[36][3]_0\(0),
      \wb_dat_o_reg[28]_i_14_3\(2) => \gpio_configure_reg_n_0_[36][2]\,
      \wb_dat_o_reg[28]_i_14_3\(1) => \gpio_configure_reg_n_0_[36][1]\,
      \wb_dat_o_reg[28]_i_14_3\(0) => \gpio_configure_reg_n_0_[36][0]\,
      \wb_dat_o_reg[28]_i_15_0\(12 downto 8) => data69(4 downto 0),
      \wb_dat_o_reg[28]_i_15_0\(7) => \gpio_configure_reg_n_0_[25][7]\,
      \wb_dat_o_reg[28]_i_15_0\(6) => \gpio_configure_reg_n_0_[25][6]\,
      \wb_dat_o_reg[28]_i_15_0\(5) => \gpio_configure_reg_n_0_[25][5]\,
      \wb_dat_o_reg[28]_i_15_0\(4) => \gpio_configure_reg_n_0_[25][4]\,
      \wb_dat_o_reg[28]_i_15_0\(3) => p_27_in,
      \wb_dat_o_reg[28]_i_15_0\(2) => \gpio_configure_reg_n_0_[25][2]\,
      \wb_dat_o_reg[28]_i_15_0\(1) => \gpio_configure_reg_n_0_[25][1]\,
      \wb_dat_o_reg[28]_i_15_0\(0) => \gpio_configure_reg_n_0_[25][0]\,
      \wb_dat_o_reg[28]_i_15_1\(12 downto 8) => data65(4 downto 0),
      \wb_dat_o_reg[28]_i_15_1\(7) => \gpio_configure_reg_n_0_[23][7]\,
      \wb_dat_o_reg[28]_i_15_1\(6) => \gpio_configure_reg_n_0_[23][6]\,
      \wb_dat_o_reg[28]_i_15_1\(5) => \gpio_configure_reg_n_0_[23][5]\,
      \wb_dat_o_reg[28]_i_15_1\(4) => \gpio_configure_reg_n_0_[23][4]\,
      \wb_dat_o_reg[28]_i_15_1\(3) => p_25_in,
      \wb_dat_o_reg[28]_i_15_1\(2) => \gpio_configure_reg_n_0_[23][2]\,
      \wb_dat_o_reg[28]_i_15_1\(1) => \gpio_configure_reg_n_0_[23][1]\,
      \wb_dat_o_reg[28]_i_15_1\(0) => \gpio_configure_reg_n_0_[23][0]\,
      \wb_dat_o_reg[28]_i_15_2\(12 downto 8) => data63(4 downto 0),
      \wb_dat_o_reg[28]_i_15_2\(7) => \gpio_configure_reg_n_0_[22][7]\,
      \wb_dat_o_reg[28]_i_15_2\(6) => \gpio_configure_reg_n_0_[22][6]\,
      \wb_dat_o_reg[28]_i_15_2\(5) => \gpio_configure_reg_n_0_[22][5]\,
      \wb_dat_o_reg[28]_i_15_2\(4) => \gpio_configure_reg_n_0_[22][4]\,
      \wb_dat_o_reg[28]_i_15_2\(3) => p_24_in,
      \wb_dat_o_reg[28]_i_15_2\(2) => \gpio_configure_reg_n_0_[22][2]\,
      \wb_dat_o_reg[28]_i_15_2\(1) => \gpio_configure_reg_n_0_[22][1]\,
      \wb_dat_o_reg[28]_i_15_2\(0) => \gpio_configure_reg_n_0_[22][0]\,
      \wb_dat_o_reg[28]_i_15_3\(12 downto 8) => data67(4 downto 0),
      \wb_dat_o_reg[28]_i_15_3\(7) => \gpio_configure_reg_n_0_[24][7]\,
      \wb_dat_o_reg[28]_i_15_3\(6) => \gpio_configure_reg_n_0_[24][6]\,
      \wb_dat_o_reg[28]_i_15_3\(5) => \gpio_configure_reg_n_0_[24][5]\,
      \wb_dat_o_reg[28]_i_15_3\(4) => \gpio_configure_reg_n_0_[24][4]\,
      \wb_dat_o_reg[28]_i_15_3\(3) => p_26_in,
      \wb_dat_o_reg[28]_i_15_3\(2) => \gpio_configure_reg_n_0_[24][2]\,
      \wb_dat_o_reg[28]_i_15_3\(1) => \gpio_configure_reg_n_0_[24][1]\,
      \wb_dat_o_reg[28]_i_15_3\(0) => \gpio_configure_reg_n_0_[24][0]\,
      \wb_dat_o_reg[28]_i_16_0\(12 downto 8) => data57(4 downto 0),
      \wb_dat_o_reg[28]_i_16_0\(7) => \gpio_configure_reg_n_0_[19][7]\,
      \wb_dat_o_reg[28]_i_16_0\(6) => \gpio_configure_reg_n_0_[19][6]\,
      \wb_dat_o_reg[28]_i_16_0\(5) => \gpio_configure_reg_n_0_[19][5]\,
      \wb_dat_o_reg[28]_i_16_0\(4) => \gpio_configure_reg_n_0_[19][4]\,
      \wb_dat_o_reg[28]_i_16_0\(3) => p_21_in,
      \wb_dat_o_reg[28]_i_16_0\(2) => \gpio_configure_reg_n_0_[19][2]\,
      \wb_dat_o_reg[28]_i_16_0\(1) => \gpio_configure_reg_n_0_[19][1]\,
      \wb_dat_o_reg[28]_i_16_0\(0) => \gpio_configure_reg_n_0_[19][0]\,
      \wb_dat_o_reg[28]_i_16_1\(12 downto 8) => data55(4 downto 0),
      \wb_dat_o_reg[28]_i_16_1\(7) => \gpio_configure_reg_n_0_[18][7]\,
      \wb_dat_o_reg[28]_i_16_1\(6) => \gpio_configure_reg_n_0_[18][6]\,
      \wb_dat_o_reg[28]_i_16_1\(5) => \gpio_configure_reg_n_0_[18][5]\,
      \wb_dat_o_reg[28]_i_16_1\(4) => \gpio_configure_reg_n_0_[18][4]\,
      \wb_dat_o_reg[28]_i_16_1\(3) => \gpio_configure_reg_n_0_[18][3]\,
      \wb_dat_o_reg[28]_i_16_1\(2) => \gpio_configure_reg_n_0_[18][2]\,
      \wb_dat_o_reg[28]_i_16_1\(1) => \gpio_configure_reg_n_0_[18][1]\,
      \wb_dat_o_reg[28]_i_16_1\(0) => \gpio_configure_reg_n_0_[18][0]\,
      \wb_dat_o_reg[28]_i_16_2\(12 downto 8) => data61(4 downto 0),
      \wb_dat_o_reg[28]_i_16_2\(7) => \gpio_configure_reg_n_0_[21][7]\,
      \wb_dat_o_reg[28]_i_16_2\(6) => \gpio_configure_reg_n_0_[21][6]\,
      \wb_dat_o_reg[28]_i_16_2\(5) => \gpio_configure_reg_n_0_[21][5]\,
      \wb_dat_o_reg[28]_i_16_2\(4) => \gpio_configure_reg_n_0_[21][4]\,
      \wb_dat_o_reg[28]_i_16_2\(3) => p_23_in,
      \wb_dat_o_reg[28]_i_16_2\(2) => \gpio_configure_reg_n_0_[21][2]\,
      \wb_dat_o_reg[28]_i_16_2\(1) => \gpio_configure_reg_n_0_[21][1]\,
      \wb_dat_o_reg[28]_i_16_2\(0) => \gpio_configure_reg_n_0_[21][0]\,
      \wb_dat_o_reg[28]_i_16_3\(12 downto 8) => data59(4 downto 0),
      \wb_dat_o_reg[28]_i_16_3\(7) => \gpio_configure_reg_n_0_[20][7]\,
      \wb_dat_o_reg[28]_i_16_3\(6) => \gpio_configure_reg_n_0_[20][6]\,
      \wb_dat_o_reg[28]_i_16_3\(5) => \gpio_configure_reg_n_0_[20][5]\,
      \wb_dat_o_reg[28]_i_16_3\(4) => \gpio_configure_reg_n_0_[20][4]\,
      \wb_dat_o_reg[28]_i_16_3\(3) => p_22_in,
      \wb_dat_o_reg[28]_i_16_3\(2) => \gpio_configure_reg_n_0_[20][2]\,
      \wb_dat_o_reg[28]_i_16_3\(1) => \gpio_configure_reg_n_0_[20][1]\,
      \wb_dat_o_reg[28]_i_16_3\(0) => \gpio_configure_reg_n_0_[20][0]\,
      \wb_dat_o_reg[28]_i_29_0\(12 downto 8) => data25(4 downto 0),
      \wb_dat_o_reg[28]_i_29_0\(7) => \gpio_configure_reg_n_0_[3][7]\,
      \wb_dat_o_reg[28]_i_29_0\(6) => \gpio_configure_reg_n_0_[3][6]\,
      \wb_dat_o_reg[28]_i_29_0\(5) => \gpio_configure_reg_n_0_[3][5]\,
      \wb_dat_o_reg[28]_i_29_0\(4) => \gpio_configure_reg_n_0_[3][4]\,
      \wb_dat_o_reg[28]_i_29_0\(3) => \gpio_configure_reg_n_0_[3][3]\,
      \wb_dat_o_reg[28]_i_29_0\(2) => \gpio_configure_reg_n_0_[3][2]\,
      \wb_dat_o_reg[28]_i_29_0\(1) => \gpio_configure_reg_n_0_[3][1]\,
      \wb_dat_o_reg[28]_i_29_0\(0) => \gpio_configure_reg_n_0_[3][0]\,
      \wb_dat_o_reg[28]_i_29_1\(12 downto 8) => data23(4 downto 0),
      \wb_dat_o_reg[28]_i_29_1\(7) => \gpio_configure_reg_n_0_[2][7]\,
      \wb_dat_o_reg[28]_i_29_1\(6) => \gpio_configure_reg_n_0_[2][6]\,
      \wb_dat_o_reg[28]_i_29_1\(5) => \gpio_configure_reg_n_0_[2][5]\,
      \wb_dat_o_reg[28]_i_29_1\(4) => \gpio_configure_reg_n_0_[2][4]\,
      \wb_dat_o_reg[28]_i_29_1\(3) => p_5_in,
      \wb_dat_o_reg[28]_i_29_1\(2) => \gpio_configure_reg_n_0_[2][2]\,
      \wb_dat_o_reg[28]_i_29_1\(1) => \gpio_configure_reg_n_0_[2][1]\,
      \wb_dat_o_reg[28]_i_29_1\(0) => \gpio_configure_reg_n_0_[2][0]\,
      \wb_dat_o_reg[28]_i_29_2\(12 downto 8) => data29(4 downto 0),
      \wb_dat_o_reg[28]_i_29_2\(7) => \gpio_configure_reg_n_0_[5][7]\,
      \wb_dat_o_reg[28]_i_29_2\(6) => \gpio_configure_reg_n_0_[5][6]\,
      \wb_dat_o_reg[28]_i_29_2\(5) => \gpio_configure_reg_n_0_[5][5]\,
      \wb_dat_o_reg[28]_i_29_2\(4) => \gpio_configure_reg_n_0_[5][4]\,
      \wb_dat_o_reg[28]_i_29_2\(3) => p_7_in,
      \wb_dat_o_reg[28]_i_29_2\(2) => \gpio_configure_reg_n_0_[5][2]\,
      \wb_dat_o_reg[28]_i_29_2\(1) => \gpio_configure_reg_n_0_[5][1]\,
      \wb_dat_o_reg[28]_i_29_2\(0) => \gpio_configure_reg_n_0_[5][0]\,
      \wb_dat_o_reg[28]_i_29_3\(12 downto 8) => data27(4 downto 0),
      \wb_dat_o_reg[28]_i_29_3\(7) => \gpio_configure_reg_n_0_[4][7]\,
      \wb_dat_o_reg[28]_i_29_3\(6) => \gpio_configure_reg_n_0_[4][6]\,
      \wb_dat_o_reg[28]_i_29_3\(5) => \gpio_configure_reg_n_0_[4][5]\,
      \wb_dat_o_reg[28]_i_29_3\(4) => \gpio_configure_reg_n_0_[4][4]\,
      \wb_dat_o_reg[28]_i_29_3\(3) => \gpio_configure_reg_n_0_[4][3]\,
      \wb_dat_o_reg[28]_i_29_3\(2) => \gpio_configure_reg_n_0_[4][2]\,
      \wb_dat_o_reg[28]_i_29_3\(1) => \gpio_configure_reg_n_0_[4][1]\,
      \wb_dat_o_reg[28]_i_29_3\(0) => \gpio_configure_reg_n_0_[4][0]\,
      \wb_dat_o_reg[28]_i_30_0\(12 downto 8) => data37(4 downto 0),
      \wb_dat_o_reg[28]_i_30_0\(7) => \gpio_configure_reg_n_0_[9][7]\,
      \wb_dat_o_reg[28]_i_30_0\(6) => \gpio_configure_reg_n_0_[9][6]\,
      \wb_dat_o_reg[28]_i_30_0\(5) => \gpio_configure_reg_n_0_[9][5]\,
      \wb_dat_o_reg[28]_i_30_0\(4) => \gpio_configure_reg_n_0_[9][4]\,
      \wb_dat_o_reg[28]_i_30_0\(3) => \gpio_configure_reg_n_0_[9][3]\,
      \wb_dat_o_reg[28]_i_30_0\(2) => \gpio_configure_reg_n_0_[9][2]\,
      \wb_dat_o_reg[28]_i_30_0\(1) => \gpio_configure_reg_n_0_[9][1]\,
      \wb_dat_o_reg[28]_i_30_0\(0) => \gpio_configure_reg_n_0_[9][0]\,
      \wb_dat_o_reg[28]_i_30_1\(12 downto 8) => data33(4 downto 0),
      \wb_dat_o_reg[28]_i_30_1\(7) => \gpio_configure_reg_n_0_[7][7]\,
      \wb_dat_o_reg[28]_i_30_1\(6) => \gpio_configure_reg_n_0_[7][6]\,
      \wb_dat_o_reg[28]_i_30_1\(5) => \gpio_configure_reg_n_0_[7][5]\,
      \wb_dat_o_reg[28]_i_30_1\(4) => \gpio_configure_reg_n_0_[7][4]\,
      \wb_dat_o_reg[28]_i_30_1\(3) => \gpio_configure_reg_n_0_[7][3]\,
      \wb_dat_o_reg[28]_i_30_1\(2) => \gpio_configure_reg_n_0_[7][2]\,
      \wb_dat_o_reg[28]_i_30_1\(1) => \gpio_configure_reg_n_0_[7][1]\,
      \wb_dat_o_reg[28]_i_30_1\(0) => \gpio_configure_reg_n_0_[7][0]\,
      \wb_dat_o_reg[28]_i_30_2\(12 downto 8) => data31(4 downto 0),
      \wb_dat_o_reg[28]_i_30_2\(7) => \gpio_configure_reg_n_0_[6][7]\,
      \wb_dat_o_reg[28]_i_30_2\(6) => \gpio_configure_reg_n_0_[6][6]\,
      \wb_dat_o_reg[28]_i_30_2\(5) => \gpio_configure_reg_n_0_[6][5]\,
      \wb_dat_o_reg[28]_i_30_2\(4) => \gpio_configure_reg_n_0_[6][4]\,
      \wb_dat_o_reg[28]_i_30_2\(3) => \gpio_configure_reg_n_0_[6][3]\,
      \wb_dat_o_reg[28]_i_30_2\(2) => \gpio_configure_reg_n_0_[6][2]\,
      \wb_dat_o_reg[28]_i_30_2\(1) => \gpio_configure_reg_n_0_[6][1]\,
      \wb_dat_o_reg[28]_i_30_2\(0) => \gpio_configure_reg_n_0_[6][0]\,
      \wb_dat_o_reg[28]_i_30_3\(12 downto 8) => data35(4 downto 0),
      \wb_dat_o_reg[28]_i_30_3\(7) => \gpio_configure_reg_n_0_[8][7]\,
      \wb_dat_o_reg[28]_i_30_3\(6) => \gpio_configure_reg_n_0_[8][6]\,
      \wb_dat_o_reg[28]_i_30_3\(5) => \gpio_configure_reg_n_0_[8][5]\,
      \wb_dat_o_reg[28]_i_30_3\(4) => \gpio_configure_reg_n_0_[8][4]\,
      \wb_dat_o_reg[28]_i_30_3\(3) => \gpio_configure_reg_n_0_[8][3]\,
      \wb_dat_o_reg[28]_i_30_3\(2) => \gpio_configure_reg_n_0_[8][2]\,
      \wb_dat_o_reg[28]_i_30_3\(1) => \gpio_configure_reg_n_0_[8][1]\,
      \wb_dat_o_reg[28]_i_30_3\(0) => \gpio_configure_reg_n_0_[8][0]\,
      \wb_dat_o_reg[28]_i_31_0\(12 downto 8) => data41(4 downto 0),
      \wb_dat_o_reg[28]_i_31_0\(7) => \gpio_configure_reg_n_0_[11][7]\,
      \wb_dat_o_reg[28]_i_31_0\(6) => \gpio_configure_reg_n_0_[11][6]\,
      \wb_dat_o_reg[28]_i_31_0\(5) => \gpio_configure_reg_n_0_[11][5]\,
      \wb_dat_o_reg[28]_i_31_0\(4) => \gpio_configure_reg_n_0_[11][4]\,
      \wb_dat_o_reg[28]_i_31_0\(3) => \gpio_configure_reg_n_0_[11][3]\,
      \wb_dat_o_reg[28]_i_31_0\(2) => \gpio_configure_reg_n_0_[11][2]\,
      \wb_dat_o_reg[28]_i_31_0\(1) => \gpio_configure_reg_n_0_[11][1]\,
      \wb_dat_o_reg[28]_i_31_0\(0) => \gpio_configure_reg_n_0_[11][0]\,
      \wb_dat_o_reg[28]_i_31_1\(12 downto 8) => data39(4 downto 0),
      \wb_dat_o_reg[28]_i_31_1\(7) => \gpio_configure_reg_n_0_[10][7]\,
      \wb_dat_o_reg[28]_i_31_1\(6) => \gpio_configure_reg_n_0_[10][6]\,
      \wb_dat_o_reg[28]_i_31_1\(5) => \gpio_configure_reg_n_0_[10][5]\,
      \wb_dat_o_reg[28]_i_31_1\(4) => \gpio_configure_reg_n_0_[10][4]\,
      \wb_dat_o_reg[28]_i_31_1\(3) => \gpio_configure_reg_n_0_[10][3]\,
      \wb_dat_o_reg[28]_i_31_1\(2) => \gpio_configure_reg_n_0_[10][2]\,
      \wb_dat_o_reg[28]_i_31_1\(1) => \gpio_configure_reg_n_0_[10][1]\,
      \wb_dat_o_reg[28]_i_31_1\(0) => \gpio_configure_reg_n_0_[10][0]\,
      \wb_dat_o_reg[28]_i_31_2\(12 downto 8) => data45(4 downto 0),
      \wb_dat_o_reg[28]_i_31_2\(7) => \gpio_configure_reg_n_0_[13][7]\,
      \wb_dat_o_reg[28]_i_31_2\(6) => \gpio_configure_reg_n_0_[13][6]\,
      \wb_dat_o_reg[28]_i_31_2\(5) => \gpio_configure_reg_n_0_[13][5]\,
      \wb_dat_o_reg[28]_i_31_2\(4) => \gpio_configure_reg_n_0_[13][4]\,
      \wb_dat_o_reg[28]_i_31_2\(3) => \gpio_configure_reg_n_0_[13][3]\,
      \wb_dat_o_reg[28]_i_31_2\(2) => \gpio_configure_reg_n_0_[13][2]\,
      \wb_dat_o_reg[28]_i_31_2\(1) => \gpio_configure_reg_n_0_[13][1]\,
      \wb_dat_o_reg[28]_i_31_2\(0) => \gpio_configure_reg_n_0_[13][0]\,
      \wb_dat_o_reg[28]_i_31_3\(12 downto 8) => data43(4 downto 0),
      \wb_dat_o_reg[28]_i_31_3\(7) => \gpio_configure_reg_n_0_[12][7]\,
      \wb_dat_o_reg[28]_i_31_3\(6) => \gpio_configure_reg_n_0_[12][6]\,
      \wb_dat_o_reg[28]_i_31_3\(5) => \gpio_configure_reg_n_0_[12][5]\,
      \wb_dat_o_reg[28]_i_31_3\(4) => \gpio_configure_reg_n_0_[12][4]\,
      \wb_dat_o_reg[28]_i_31_3\(3) => \gpio_configure_reg_n_0_[12][3]\,
      \wb_dat_o_reg[28]_i_31_3\(2) => \gpio_configure_reg_n_0_[12][2]\,
      \wb_dat_o_reg[28]_i_31_3\(1) => \gpio_configure_reg_n_0_[12][1]\,
      \wb_dat_o_reg[28]_i_31_3\(0) => \gpio_configure_reg_n_0_[12][0]\,
      \wb_dat_o_reg[28]_i_32_0\(12 downto 8) => data49(4 downto 0),
      \wb_dat_o_reg[28]_i_32_0\(7) => \gpio_configure_reg_n_0_[15][7]\,
      \wb_dat_o_reg[28]_i_32_0\(6) => \gpio_configure_reg_n_0_[15][6]\,
      \wb_dat_o_reg[28]_i_32_0\(5) => \gpio_configure_reg_n_0_[15][5]\,
      \wb_dat_o_reg[28]_i_32_0\(4) => \gpio_configure_reg_n_0_[15][4]\,
      \wb_dat_o_reg[28]_i_32_0\(3) => \gpio_configure_reg_n_0_[15][3]\,
      \wb_dat_o_reg[28]_i_32_0\(2) => \gpio_configure_reg_n_0_[15][2]\,
      \wb_dat_o_reg[28]_i_32_0\(1) => \gpio_configure_reg_n_0_[15][1]\,
      \wb_dat_o_reg[28]_i_32_0\(0) => \gpio_configure_reg_n_0_[15][0]\,
      \wb_dat_o_reg[28]_i_32_1\(12 downto 8) => data47(4 downto 0),
      \wb_dat_o_reg[28]_i_32_1\(7) => \gpio_configure_reg_n_0_[14][7]\,
      \wb_dat_o_reg[28]_i_32_1\(6) => \gpio_configure_reg_n_0_[14][6]\,
      \wb_dat_o_reg[28]_i_32_1\(5) => \gpio_configure_reg_n_0_[14][5]\,
      \wb_dat_o_reg[28]_i_32_1\(4) => \gpio_configure_reg_n_0_[14][4]\,
      \wb_dat_o_reg[28]_i_32_1\(3) => \gpio_configure_reg_n_0_[14][3]\,
      \wb_dat_o_reg[28]_i_32_1\(2) => \gpio_configure_reg_n_0_[14][2]\,
      \wb_dat_o_reg[28]_i_32_1\(1) => \gpio_configure_reg_n_0_[14][1]\,
      \wb_dat_o_reg[28]_i_32_1\(0) => \gpio_configure_reg_n_0_[14][0]\,
      \wb_dat_o_reg[28]_i_32_2\(12 downto 8) => data53(4 downto 0),
      \wb_dat_o_reg[28]_i_32_2\(7) => \gpio_configure_reg_n_0_[17][7]\,
      \wb_dat_o_reg[28]_i_32_2\(6) => \gpio_configure_reg_n_0_[17][6]\,
      \wb_dat_o_reg[28]_i_32_2\(5) => \gpio_configure_reg_n_0_[17][5]\,
      \wb_dat_o_reg[28]_i_32_2\(4) => \gpio_configure_reg_n_0_[17][4]\,
      \wb_dat_o_reg[28]_i_32_2\(3) => \gpio_configure_reg_n_0_[17][3]\,
      \wb_dat_o_reg[28]_i_32_2\(2) => \gpio_configure_reg_n_0_[17][2]\,
      \wb_dat_o_reg[28]_i_32_2\(1) => \gpio_configure_reg_n_0_[17][1]\,
      \wb_dat_o_reg[28]_i_32_2\(0) => \gpio_configure_reg_n_0_[17][0]\,
      \wb_dat_o_reg[28]_i_32_3\(12 downto 8) => data51(4 downto 0),
      \wb_dat_o_reg[28]_i_32_3\(7) => \gpio_configure_reg_n_0_[16][7]\,
      \wb_dat_o_reg[28]_i_32_3\(6) => \gpio_configure_reg_n_0_[16][6]\,
      \wb_dat_o_reg[28]_i_32_3\(5) => \gpio_configure_reg_n_0_[16][5]\,
      \wb_dat_o_reg[28]_i_32_3\(4) => \gpio_configure_reg_n_0_[16][4]\,
      \wb_dat_o_reg[28]_i_32_3\(3) => \gpio_configure_reg_n_0_[16][3]\,
      \wb_dat_o_reg[28]_i_32_3\(2) => \gpio_configure_reg_n_0_[16][2]\,
      \wb_dat_o_reg[28]_i_32_3\(1) => \gpio_configure_reg_n_0_[16][1]\,
      \wb_dat_o_reg[28]_i_32_3\(0) => \gpio_configure_reg_n_0_[16][0]\,
      \wb_dat_o_reg[28]_i_4_0\(12 downto 8) => data73(4 downto 0),
      \wb_dat_o_reg[28]_i_4_0\(7) => \gpio_configure_reg_n_0_[27][7]\,
      \wb_dat_o_reg[28]_i_4_0\(6) => \gpio_configure_reg_n_0_[27][6]\,
      \wb_dat_o_reg[28]_i_4_0\(5) => \gpio_configure_reg_n_0_[27][5]\,
      \wb_dat_o_reg[28]_i_4_0\(4) => \gpio_configure_reg_n_0_[27][4]\,
      \wb_dat_o_reg[28]_i_4_0\(3) => p_29_in,
      \wb_dat_o_reg[28]_i_4_0\(2) => \gpio_configure_reg_n_0_[27][2]\,
      \wb_dat_o_reg[28]_i_4_0\(1) => \gpio_configure_reg_n_0_[27][1]\,
      \wb_dat_o_reg[28]_i_4_0\(0) => \gpio_configure_reg_n_0_[27][0]\,
      \wb_dat_o_reg[28]_i_4_1\(12 downto 8) => data71(4 downto 0),
      \wb_dat_o_reg[28]_i_4_1\(7) => \gpio_configure_reg_n_0_[26][7]\,
      \wb_dat_o_reg[28]_i_4_1\(6) => \gpio_configure_reg_n_0_[26][6]\,
      \wb_dat_o_reg[28]_i_4_1\(5) => \gpio_configure_reg_n_0_[26][5]\,
      \wb_dat_o_reg[28]_i_4_1\(4) => \gpio_configure_reg_n_0_[26][4]\,
      \wb_dat_o_reg[28]_i_4_1\(3) => p_28_in,
      \wb_dat_o_reg[28]_i_4_1\(2) => \gpio_configure_reg_n_0_[26][2]\,
      \wb_dat_o_reg[28]_i_4_1\(1) => \gpio_configure_reg_n_0_[26][1]\,
      \wb_dat_o_reg[28]_i_4_1\(0) => \gpio_configure_reg_n_0_[26][0]\,
      \wb_dat_o_reg[28]_i_4_2\(12 downto 8) => data77(4 downto 0),
      \wb_dat_o_reg[28]_i_4_2\(7) => \gpio_configure_reg_n_0_[29][7]\,
      \wb_dat_o_reg[28]_i_4_2\(6) => \gpio_configure_reg_n_0_[29][6]\,
      \wb_dat_o_reg[28]_i_4_2\(5) => \gpio_configure_reg_n_0_[29][5]\,
      \wb_dat_o_reg[28]_i_4_2\(4) => \gpio_configure_reg_n_0_[29][4]\,
      \wb_dat_o_reg[28]_i_4_2\(3) => p_31_in,
      \wb_dat_o_reg[28]_i_4_2\(2) => \gpio_configure_reg_n_0_[29][2]\,
      \wb_dat_o_reg[28]_i_4_2\(1) => \gpio_configure_reg_n_0_[29][1]\,
      \wb_dat_o_reg[28]_i_4_2\(0) => \gpio_configure_reg_n_0_[29][0]\,
      \wb_dat_o_reg[28]_i_4_3\(12 downto 8) => data75(4 downto 0),
      \wb_dat_o_reg[28]_i_4_3\(7) => \gpio_configure_reg_n_0_[28][7]\,
      \wb_dat_o_reg[28]_i_4_3\(6) => \gpio_configure_reg_n_0_[28][6]\,
      \wb_dat_o_reg[28]_i_4_3\(5) => \gpio_configure_reg_n_0_[28][5]\,
      \wb_dat_o_reg[28]_i_4_3\(4) => \gpio_configure_reg_n_0_[28][4]\,
      \wb_dat_o_reg[28]_i_4_3\(3) => p_30_in,
      \wb_dat_o_reg[28]_i_4_3\(2) => \gpio_configure_reg_n_0_[28][2]\,
      \wb_dat_o_reg[28]_i_4_3\(1) => \gpio_configure_reg_n_0_[28][1]\,
      \wb_dat_o_reg[28]_i_4_3\(0) => \gpio_configure_reg_n_0_[28][0]\,
      \wb_dat_o_reg[28]_i_5_0\(12 downto 8) => data81(4 downto 0),
      \wb_dat_o_reg[28]_i_5_0\(7) => \gpio_configure_reg_n_0_[31][7]\,
      \wb_dat_o_reg[28]_i_5_0\(6) => \gpio_configure_reg_n_0_[31][6]\,
      \wb_dat_o_reg[28]_i_5_0\(5) => \gpio_configure_reg_n_0_[31][5]\,
      \wb_dat_o_reg[28]_i_5_0\(4) => \gpio_configure_reg_n_0_[31][4]\,
      \wb_dat_o_reg[28]_i_5_0\(3) => p_33_in,
      \wb_dat_o_reg[28]_i_5_0\(2) => \gpio_configure_reg_n_0_[31][2]\,
      \wb_dat_o_reg[28]_i_5_0\(1) => \gpio_configure_reg_n_0_[31][1]\,
      \wb_dat_o_reg[28]_i_5_0\(0) => \gpio_configure_reg_n_0_[31][0]\,
      \wb_dat_o_reg[28]_i_5_1\(12 downto 8) => data79(4 downto 0),
      \wb_dat_o_reg[28]_i_5_1\(7) => \gpio_configure_reg_n_0_[30][7]\,
      \wb_dat_o_reg[28]_i_5_1\(6) => \gpio_configure_reg_n_0_[30][6]\,
      \wb_dat_o_reg[28]_i_5_1\(5) => \gpio_configure_reg_n_0_[30][5]\,
      \wb_dat_o_reg[28]_i_5_1\(4) => \gpio_configure_reg_n_0_[30][4]\,
      \wb_dat_o_reg[28]_i_5_1\(3) => p_32_in,
      \wb_dat_o_reg[28]_i_5_1\(2) => \gpio_configure_reg_n_0_[30][2]\,
      \wb_dat_o_reg[28]_i_5_1\(1) => \gpio_configure_reg_n_0_[30][1]\,
      \wb_dat_o_reg[28]_i_5_1\(0) => \gpio_configure_reg_n_0_[30][0]\,
      \wb_dat_o_reg[28]_i_5_2\(12 downto 8) => data85(4 downto 0),
      \wb_dat_o_reg[28]_i_5_2\(7) => \gpio_configure_reg_n_0_[33][7]\,
      \wb_dat_o_reg[28]_i_5_2\(6) => \gpio_configure_reg_n_0_[33][6]\,
      \wb_dat_o_reg[28]_i_5_2\(5) => \gpio_configure_reg_n_0_[33][5]\,
      \wb_dat_o_reg[28]_i_5_2\(4) => \gpio_configure_reg_n_0_[33][4]\,
      \wb_dat_o_reg[28]_i_5_2\(3) => p_35_in,
      \wb_dat_o_reg[28]_i_5_2\(2) => \gpio_configure_reg_n_0_[33][2]\,
      \wb_dat_o_reg[28]_i_5_2\(1) => \gpio_configure_reg_n_0_[33][1]\,
      \wb_dat_o_reg[28]_i_5_2\(0) => \gpio_configure_reg_n_0_[33][0]\,
      \wb_dat_o_reg[28]_i_5_3\(12 downto 8) => data83(4 downto 0),
      \wb_dat_o_reg[28]_i_5_3\(7) => \gpio_configure_reg_n_0_[32][7]\,
      \wb_dat_o_reg[28]_i_5_3\(6) => \gpio_configure_reg_n_0_[32][6]\,
      \wb_dat_o_reg[28]_i_5_3\(5) => \gpio_configure_reg_n_0_[32][5]\,
      \wb_dat_o_reg[28]_i_5_3\(4) => \gpio_configure_reg_n_0_[32][4]\,
      \wb_dat_o_reg[28]_i_5_3\(3) => p_34_in,
      \wb_dat_o_reg[28]_i_5_3\(2) => \gpio_configure_reg_n_0_[32][2]\,
      \wb_dat_o_reg[28]_i_5_3\(1) => \gpio_configure_reg_n_0_[32][1]\,
      \wb_dat_o_reg[28]_i_5_3\(0) => \gpio_configure_reg_n_0_[32][0]\,
      \wb_dat_o_reg[29]_i_3_0\(2) => \pll90_sel_reg_n_0_[2]\,
      \wb_dat_o_reg[29]_i_3_0\(1) => \pll90_sel_reg_n_0_[1]\,
      \wb_dat_o_reg[29]_i_3_0\(0) => \pll90_sel_reg_n_0_[0]\,
      \wb_dat_o_reg[7]\ => \^reset_reg_reg_0\,
      \wbbd_addr_reg[0]\(1) => hkspi_n_89,
      \wbbd_addr_reg[0]\(0) => hkspi_n_90,
      \wbbd_addr_reg[0]_0\(1) => hkspi_n_91,
      \wbbd_addr_reg[0]_0\(0) => hkspi_n_92,
      \wbbd_addr_reg[0]_1\(1) => hkspi_n_93,
      \wbbd_addr_reg[0]_1\(0) => hkspi_n_94,
      \wbbd_addr_reg[0]_10\(1) => hkspi_n_111,
      \wbbd_addr_reg[0]_10\(0) => hkspi_n_112,
      \wbbd_addr_reg[0]_2\(1) => hkspi_n_95,
      \wbbd_addr_reg[0]_2\(0) => hkspi_n_96,
      \wbbd_addr_reg[0]_3\(1) => hkspi_n_97,
      \wbbd_addr_reg[0]_3\(0) => hkspi_n_98,
      \wbbd_addr_reg[0]_4\(1) => hkspi_n_99,
      \wbbd_addr_reg[0]_4\(0) => hkspi_n_100,
      \wbbd_addr_reg[0]_5\(1) => hkspi_n_101,
      \wbbd_addr_reg[0]_5\(0) => hkspi_n_102,
      \wbbd_addr_reg[0]_6\(1) => hkspi_n_103,
      \wbbd_addr_reg[0]_6\(0) => hkspi_n_104,
      \wbbd_addr_reg[0]_7\ => hkspi_n_106,
      \wbbd_addr_reg[0]_8\(1) => hkspi_n_107,
      \wbbd_addr_reg[0]_8\(0) => hkspi_n_108,
      \wbbd_addr_reg[0]_9\(1) => hkspi_n_109,
      \wbbd_addr_reg[0]_9\(0) => hkspi_n_110,
      \wbbd_addr_reg[3]\ => hkspi_n_105,
      \wbbd_addr_reg[5]\ => hkspi_n_69,
      wbbd_busy_reg => hkspi_n_8,
      wbbd_busy_reg_0(1) => hkspi_n_11,
      wbbd_busy_reg_0(0) => hkspi_n_12,
      wbbd_busy_reg_1(1) => hkspi_n_13,
      wbbd_busy_reg_1(0) => hkspi_n_14,
      wbbd_busy_reg_10(1) => hkspi_n_31,
      wbbd_busy_reg_10(0) => hkspi_n_32,
      wbbd_busy_reg_11(1) => hkspi_n_33,
      wbbd_busy_reg_11(0) => hkspi_n_34,
      wbbd_busy_reg_12(1) => hkspi_n_35,
      wbbd_busy_reg_12(0) => hkspi_n_36,
      wbbd_busy_reg_13(1) => hkspi_n_37,
      wbbd_busy_reg_13(0) => hkspi_n_38,
      wbbd_busy_reg_14(1) => hkspi_n_39,
      wbbd_busy_reg_14(0) => hkspi_n_40,
      wbbd_busy_reg_15(1) => hkspi_n_41,
      wbbd_busy_reg_15(0) => hkspi_n_42,
      wbbd_busy_reg_16(1) => hkspi_n_43,
      wbbd_busy_reg_16(0) => hkspi_n_44,
      wbbd_busy_reg_17(1) => hkspi_n_45,
      wbbd_busy_reg_17(0) => hkspi_n_46,
      wbbd_busy_reg_18(1) => hkspi_n_47,
      wbbd_busy_reg_18(0) => hkspi_n_48,
      wbbd_busy_reg_19(1) => hkspi_n_49,
      wbbd_busy_reg_19(0) => hkspi_n_50,
      wbbd_busy_reg_2(1) => hkspi_n_15,
      wbbd_busy_reg_2(0) => hkspi_n_16,
      wbbd_busy_reg_20(1) => hkspi_n_51,
      wbbd_busy_reg_20(0) => hkspi_n_52,
      wbbd_busy_reg_21(1) => hkspi_n_53,
      wbbd_busy_reg_21(0) => hkspi_n_54,
      wbbd_busy_reg_22(1) => hkspi_n_55,
      wbbd_busy_reg_22(0) => hkspi_n_56,
      wbbd_busy_reg_23(1) => hkspi_n_57,
      wbbd_busy_reg_23(0) => hkspi_n_58,
      wbbd_busy_reg_24(1) => hkspi_n_59,
      wbbd_busy_reg_24(0) => hkspi_n_60,
      wbbd_busy_reg_25(1) => hkspi_n_61,
      wbbd_busy_reg_25(0) => hkspi_n_62,
      wbbd_busy_reg_26 => hkspi_n_63,
      wbbd_busy_reg_27 => hkspi_n_64,
      wbbd_busy_reg_28 => hkspi_n_66,
      wbbd_busy_reg_29 => hkspi_n_67,
      wbbd_busy_reg_3(1) => hkspi_n_17,
      wbbd_busy_reg_3(0) => hkspi_n_18,
      wbbd_busy_reg_30 => hkspi_n_68,
      wbbd_busy_reg_31 => hkspi_n_70,
      wbbd_busy_reg_32 => hkspi_n_160,
      wbbd_busy_reg_33 => hkspi_n_161,
      wbbd_busy_reg_4(1) => hkspi_n_19,
      wbbd_busy_reg_4(0) => hkspi_n_20,
      wbbd_busy_reg_5(1) => hkspi_n_21,
      wbbd_busy_reg_5(0) => hkspi_n_22,
      wbbd_busy_reg_6(1) => hkspi_n_23,
      wbbd_busy_reg_6(0) => hkspi_n_24,
      wbbd_busy_reg_7(1) => hkspi_n_25,
      wbbd_busy_reg_7(0) => hkspi_n_26,
      wbbd_busy_reg_8(1) => hkspi_n_27,
      wbbd_busy_reg_8(0) => hkspi_n_28,
      wbbd_busy_reg_9(1) => hkspi_n_29,
      wbbd_busy_reg_9(0) => hkspi_n_30,
      \wbbd_data_reg[0]\ => hkspi_n_164,
      \wbbd_data_reg[0]_0\ => hkspi_n_165,
      \wbbd_data_reg[0]_1\ => hkspi_n_169,
      \wbbd_data_reg[0]_2\ => hkspi_n_176,
      \wbbd_data_reg[1]\ => hkspi_n_163,
      \wbbd_data_reg[1]_0\ => hkspi_n_167,
      \wbbd_data_reg[1]_1\ => hkspi_n_168,
      \wbbd_data_reg[1]_2\ => hkspi_n_175,
      \wbbd_data_reg[2]\ => hkspi_n_166,
      \wbbd_data_reg[5]\(30) => hkspi_n_129,
      \wbbd_data_reg[5]\(29) => hkspi_n_130,
      \wbbd_data_reg[5]\(28) => hkspi_n_131,
      \wbbd_data_reg[5]\(27) => hkspi_n_132,
      \wbbd_data_reg[5]\(26) => p_0_in,
      \wbbd_data_reg[5]\(25) => hkspi_n_134,
      \wbbd_data_reg[5]\(24) => hkspi_n_135,
      \wbbd_data_reg[5]\(23) => hkspi_n_136,
      \wbbd_data_reg[5]\(22) => hkspi_n_137,
      \wbbd_data_reg[5]\(21) => hkspi_n_138,
      \wbbd_data_reg[5]\(20) => hkspi_n_139,
      \wbbd_data_reg[5]\(19) => hkspi_n_140,
      \wbbd_data_reg[5]\(18) => hkspi_n_141,
      \wbbd_data_reg[5]\(17) => hkspi_n_142,
      \wbbd_data_reg[5]\(16) => hkspi_n_143,
      \wbbd_data_reg[5]\(15) => hkspi_n_144,
      \wbbd_data_reg[5]\(14) => hkspi_n_145,
      \wbbd_data_reg[5]\(13) => hkspi_n_146,
      \wbbd_data_reg[5]\(12) => hkspi_n_147,
      \wbbd_data_reg[5]\(11) => hkspi_n_148,
      \wbbd_data_reg[5]\(10) => hkspi_n_149,
      \wbbd_data_reg[5]\(9) => hkspi_n_150,
      \wbbd_data_reg[5]\(8) => hkspi_n_151,
      \wbbd_data_reg[5]\(7) => hkspi_n_152,
      \wbbd_data_reg[5]\(6) => hkspi_n_153,
      \wbbd_data_reg[5]\(5) => hkspi_n_154,
      \wbbd_data_reg[5]\(4) => hkspi_n_155,
      \wbbd_data_reg[5]\(3) => hkspi_n_156,
      \wbbd_data_reg[5]\(2) => hkspi_n_157,
      \wbbd_data_reg[5]\(1) => hkspi_n_158,
      \wbbd_data_reg[5]\(0) => hkspi_n_159,
      wbbd_write_reg(2) => hkspi_n_113,
      wbbd_write_reg(1) => hkspi_n_114,
      wbbd_write_reg(0) => hkspi_n_115,
      wbbd_write_reg_0(4) => hkspi_n_116,
      wbbd_write_reg_0(3) => hkspi_n_117,
      wbbd_write_reg_0(2) => hkspi_n_118,
      wbbd_write_reg_0(1) => hkspi_n_119,
      wbbd_write_reg_0(0) => hkspi_n_120,
      wbbd_write_reg_1(0) => hkspi_n_121,
      wbbd_write_reg_2(0) => hkspi_n_123,
      wbbd_write_reg_3(0) => hkspi_n_124,
      wrstb_reg_0 => hkspi_n_122,
      wrstb_reg_1 => hkspi_n_173,
      wrstb_reg_2 => hkspi_n_177
    );
hkspi_disable_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => wbbd_sck_reg_n_0,
      I1 => wbbd_busy_reg_n_0,
      I2 => mprj_i(3),
      I3 => \gpio_configure_reg_n_0_[3][3]\,
      I4 => hkspi_disable_reg_n_0,
      I5 => mprj_i(4),
      O => csclk
    );
hkspi_disable_reg: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => '1',
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_171,
      Q => hkspi_disable_reg_n_0
    );
irq_1_inputsrc_reg: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => '1',
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_164,
      Q => p_44_in(0)
    );
irq_2_inputsrc_reg: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => '1',
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_163,
      Q => p_44_in(1)
    );
irq_spi_reg: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => '1',
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_173,
      Q => \^user_irq\(0)
    );
\mgmt_gpio_data_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_115,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => mgmt_gpio_data_buf(0)
    );
\mgmt_gpio_data_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_114,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => mgmt_gpio_data_buf(10)
    );
\mgmt_gpio_data_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_114,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => mgmt_gpio_data_buf(11)
    );
\mgmt_gpio_data_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_114,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => mgmt_gpio_data_buf(12)
    );
\mgmt_gpio_data_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_114,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => mgmt_gpio_data_buf(13)
    );
\mgmt_gpio_data_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_114,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => mgmt_gpio_data_buf(14)
    );
\mgmt_gpio_data_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_114,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => mgmt_gpio_data_buf(15)
    );
\mgmt_gpio_data_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_113,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => mgmt_gpio_data_buf(16)
    );
\mgmt_gpio_data_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_113,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => mgmt_gpio_data_buf(17)
    );
\mgmt_gpio_data_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_113,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => mgmt_gpio_data_buf(18)
    );
\mgmt_gpio_data_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_113,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => mgmt_gpio_data_buf(19)
    );
\mgmt_gpio_data_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_115,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => mgmt_gpio_data_buf(1)
    );
\mgmt_gpio_data_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_113,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => mgmt_gpio_data_buf(20)
    );
\mgmt_gpio_data_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_113,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => mgmt_gpio_data_buf(21)
    );
\mgmt_gpio_data_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_113,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => mgmt_gpio_data_buf(22)
    );
\mgmt_gpio_data_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_113,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => mgmt_gpio_data_buf(23)
    );
\mgmt_gpio_data_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_115,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => mgmt_gpio_data_buf(2)
    );
\mgmt_gpio_data_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_115,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => mgmt_gpio_data_buf(3)
    );
\mgmt_gpio_data_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_115,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => mgmt_gpio_data_buf(4)
    );
\mgmt_gpio_data_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_115,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => mgmt_gpio_data_buf(5)
    );
\mgmt_gpio_data_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_115,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => mgmt_gpio_data_buf(6)
    );
\mgmt_gpio_data_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_115,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => mgmt_gpio_data_buf(7)
    );
\mgmt_gpio_data_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_114,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => mgmt_gpio_data_buf(8)
    );
\mgmt_gpio_data_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_114,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => mgmt_gpio_data_buf(9)
    );
\mgmt_gpio_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_120,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_159,
      Q => \mgmt_gpio_data_reg[35]_0\(0)
    );
\mgmt_gpio_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_119,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_149,
      Q => \mgmt_gpio_data_reg[35]_0\(4)
    );
\mgmt_gpio_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_119,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_148,
      Q => mgmt_io_out_hk(6)
    );
\mgmt_gpio_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_119,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_147,
      Q => mgmt_io_out_hk(7)
    );
\mgmt_gpio_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_119,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_146,
      Q => \mgmt_gpio_data_reg[35]_0\(5)
    );
\mgmt_gpio_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_119,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_145,
      Q => \mgmt_gpio_data_reg[35]_0\(6)
    );
\mgmt_gpio_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_119,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_144,
      Q => \mgmt_gpio_data_reg[35]_0\(7)
    );
\mgmt_gpio_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_118,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_143,
      Q => mgmt_io_out_hk(8)
    );
\mgmt_gpio_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_118,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_142,
      Q => mgmt_io_out_hk(9)
    );
\mgmt_gpio_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_118,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_141,
      Q => mgmt_io_out_hk(10)
    );
\mgmt_gpio_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_118,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_140,
      Q => mgmt_io_out_hk(11)
    );
\mgmt_gpio_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_120,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_158,
      Q => \mgmt_gpio_data_reg_n_0_[1]\
    );
\mgmt_gpio_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_118,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_139,
      Q => mgmt_io_out_hk(12)
    );
\mgmt_gpio_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_118,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_138,
      Q => mgmt_io_out_hk(13)
    );
\mgmt_gpio_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_118,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_137,
      Q => mgmt_io_out_hk(14)
    );
\mgmt_gpio_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_118,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_136,
      Q => mgmt_io_out_hk(15)
    );
\mgmt_gpio_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_117,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => mgmt_io_out_hk(16)
    );
\mgmt_gpio_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_117,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => mgmt_io_out_hk(17)
    );
\mgmt_gpio_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_117,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => mgmt_io_out_hk(18)
    );
\mgmt_gpio_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_117,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => mgmt_io_out_hk(19)
    );
\mgmt_gpio_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_117,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => mgmt_io_out_hk(20)
    );
\mgmt_gpio_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_117,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => mgmt_io_out_hk(21)
    );
\mgmt_gpio_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_120,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_157,
      Q => mgmt_io_out_hk(1)
    );
\mgmt_gpio_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_117,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => mgmt_io_out_hk(22)
    );
\mgmt_gpio_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_117,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_134,
      Q => mgmt_io_out_hk(23)
    );
\mgmt_gpio_data_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_116,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => \mgmt_gpio_data_reg[35]_0\(8)
    );
\mgmt_gpio_data_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_116,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => \mgmt_gpio_data_reg[35]_0\(9)
    );
\mgmt_gpio_data_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_116,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => mgmt_io_out_hk(24)
    );
\mgmt_gpio_data_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_116,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => \mgmt_gpio_data_reg[35]_0\(10)
    );
\mgmt_gpio_data_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_116,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => mgmt_io_out_hk(25)
    );
\mgmt_gpio_data_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_116,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => mgmt_io_out_hk(26)
    );
\mgmt_gpio_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_120,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_156,
      Q => mgmt_io_out_hk(2)
    );
\mgmt_gpio_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_120,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_155,
      Q => mgmt_io_out_hk(3)
    );
\mgmt_gpio_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_120,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_154,
      Q => mgmt_io_out_hk(4)
    );
\mgmt_gpio_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_120,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_153,
      Q => \mgmt_gpio_data_reg[35]_0\(1)
    );
\mgmt_gpio_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_120,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_152,
      Q => mgmt_io_out_hk(5)
    );
\mgmt_gpio_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_119,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_151,
      Q => \mgmt_gpio_data_reg[35]_0\(2)
    );
\mgmt_gpio_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_119,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_150,
      Q => \mgmt_gpio_data_reg[35]_0\(3)
    );
\mprj_en[1]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => hkspi_disable_reg_n_0,
      I1 => \gpio_configure_reg_n_0_[3][3]\,
      I2 => mprj_i(3),
      O => spi_is_active
    );
multiregimpl135_regs0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_44_in(0),
      I1 => mprj_i(7),
      O => \^user_irq\(1)
    );
multiregimpl136_regs0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_44_in(1),
      I1 => mprj_i(12),
      O => \^user_irq\(2)
    );
\pad_count_1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \xfer_state__0\(0),
      I1 => \pad_count_1_reg_n_0_[0]\,
      O => \pad_count_1[0]_i_1_n_0\
    );
\pad_count_1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => \xfer_state__0\(0),
      I1 => \pad_count_1_reg_n_0_[1]\,
      I2 => \pad_count_1_reg_n_0_[0]\,
      O => \pad_count_1[1]_i_1_n_0\
    );
\pad_count_1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8882"
    )
        port map (
      I0 => \xfer_state__0\(0),
      I1 => \pad_count_1_reg_n_0_[2]\,
      I2 => \pad_count_1_reg_n_0_[0]\,
      I3 => \pad_count_1_reg_n_0_[1]\,
      O => \pad_count_1[2]_i_1_n_0\
    );
\pad_count_1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888882"
    )
        port map (
      I0 => \xfer_state__0\(0),
      I1 => \pad_count_1_reg_n_0_[3]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \pad_count_1_reg_n_0_[0]\,
      I4 => \pad_count_1_reg_n_0_[2]\,
      O => \pad_count_1[3]_i_1_n_0\
    );
\pad_count_1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDDDDDD7"
    )
        port map (
      I0 => \xfer_state__0\(0),
      I1 => \pad_count_1_reg_n_0_[4]\,
      I2 => \pad_count_1_reg_n_0_[2]\,
      I3 => \pad_count_1_reg_n_0_[0]\,
      I4 => \pad_count_1_reg_n_0_[1]\,
      I5 => \pad_count_1_reg_n_0_[3]\,
      O => \pad_count_1[4]_i_1_n_0\
    );
\pad_count_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \xfer_state__0\(1),
      CLR => pad_flash_csb_oeb0,
      D => \pad_count_1[0]_i_1_n_0\,
      Q => \pad_count_1_reg_n_0_[0]\
    );
\pad_count_1_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => clock,
      CE => \xfer_state__0\(1),
      D => \pad_count_1[1]_i_1_n_0\,
      PRE => pad_flash_csb_oeb0,
      Q => \pad_count_1_reg_n_0_[1]\
    );
\pad_count_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \xfer_state__0\(1),
      CLR => pad_flash_csb_oeb0,
      D => \pad_count_1[2]_i_1_n_0\,
      Q => \pad_count_1_reg_n_0_[2]\
    );
\pad_count_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \xfer_state__0\(1),
      CLR => pad_flash_csb_oeb0,
      D => \pad_count_1[3]_i_1_n_0\,
      Q => \pad_count_1_reg_n_0_[3]\
    );
\pad_count_1_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => clock,
      CE => \xfer_state__0\(1),
      D => \pad_count_1[4]_i_1_n_0\,
      PRE => pad_flash_csb_oeb0,
      Q => \pad_count_1_reg_n_0_[4]\
    );
\pad_count_2[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \xfer_state__0\(0),
      I1 => \pad_count_2_reg_n_0_[0]\,
      O => \pad_count_2[0]_i_1_n_0\
    );
\pad_count_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => \pad_count_2_reg_n_0_[1]\,
      I1 => \pad_count_2_reg_n_0_[0]\,
      I2 => \xfer_state__0\(0),
      O => \pad_count_2[1]_i_1_n_0\
    );
\pad_count_2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \xfer_state__0\(0),
      I1 => \pad_count_2_reg_n_0_[2]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \pad_count_2_reg_n_0_[0]\,
      O => pad_count_2(2)
    );
\pad_count_2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \xfer_state__0\(0),
      I1 => \pad_count_2_reg_n_0_[3]\,
      I2 => \pad_count_2_reg_n_0_[2]\,
      I3 => \pad_count_2_reg_n_0_[0]\,
      I4 => \pad_count_2_reg_n_0_[1]\,
      O => pad_count_2(3)
    );
\pad_count_2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAFFFFFFFF"
    )
        port map (
      I0 => \pad_count_2_reg_n_0_[4]\,
      I1 => \pad_count_2_reg_n_0_[3]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \pad_count_2_reg_n_0_[0]\,
      I4 => \pad_count_2_reg_n_0_[2]\,
      I5 => \xfer_state__0\(0),
      O => \pad_count_2[4]_i_1_n_0\
    );
\pad_count_2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \xfer_state__0\(0),
      I1 => \pad_count_2_reg_n_0_[5]\,
      I2 => \pad_count_2_reg_n_0_[4]\,
      I3 => \pad_count_2[5]_i_2_n_0\,
      O => pad_count_2(5)
    );
\pad_count_2[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \pad_count_2_reg_n_0_[3]\,
      I1 => \pad_count_2_reg_n_0_[1]\,
      I2 => \pad_count_2_reg_n_0_[0]\,
      I3 => \pad_count_2_reg_n_0_[2]\,
      O => \pad_count_2[5]_i_2_n_0\
    );
\pad_count_2_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clock,
      CE => \xfer_state__0\(1),
      D => \pad_count_2[0]_i_1_n_0\,
      PRE => pad_flash_csb_oeb0,
      Q => \pad_count_2_reg_n_0_[0]\
    );
\pad_count_2_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => clock,
      CE => \xfer_state__0\(1),
      D => \pad_count_2[1]_i_1_n_0\,
      PRE => pad_flash_csb_oeb0,
      Q => \pad_count_2_reg_n_0_[1]\
    );
\pad_count_2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \xfer_state__0\(1),
      CLR => pad_flash_csb_oeb0,
      D => pad_count_2(2),
      Q => \pad_count_2_reg_n_0_[2]\
    );
\pad_count_2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \xfer_state__0\(1),
      CLR => pad_flash_csb_oeb0,
      D => pad_count_2(3),
      Q => \pad_count_2_reg_n_0_[3]\
    );
\pad_count_2_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => clock,
      CE => \xfer_state__0\(1),
      D => \pad_count_2[4]_i_1_n_0\,
      PRE => pad_flash_csb_oeb0,
      Q => \pad_count_2_reg_n_0_[4]\
    );
\pad_count_2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \xfer_state__0\(1),
      CLR => pad_flash_csb_oeb0,
      D => pad_count_2(5),
      Q => \pad_count_2_reg_n_0_[5]\
    );
\pll90_sel_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_124,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => \pll90_sel_reg_n_0_[0]\
    );
\pll90_sel_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_124,
      D => hkspi_n_130,
      PRE => pad_flash_csb_oeb0,
      Q => \pll90_sel_reg_n_0_[1]\
    );
\pll90_sel_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_124,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => \pll90_sel_reg_n_0_[2]\
    );
pll_bypass_reg: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => '1',
      D => hkspi_n_172,
      PRE => pad_flash_csb_oeb0,
      Q => pll_bypass_reg_n_0
    );
pll_dco_ena_reg: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => '1',
      D => hkspi_n_168,
      PRE => pad_flash_csb_oeb0,
      Q => pll_dco_ena_reg_n_0
    );
\pll_div_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_123,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => \pll_div_reg_n_0_[0]\
    );
\pll_div_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_123,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => \pll_div_reg_n_0_[1]\
    );
\pll_div_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_123,
      D => hkspi_n_132,
      PRE => pad_flash_csb_oeb0,
      Q => \pll_div_reg_n_0_[2]\
    );
\pll_div_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_123,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => \pll_div_reg_n_0_[3]\
    );
\pll_div_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_123,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \pll_div_reg_n_0_[4]\
    );
pll_ena_reg: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => '1',
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_169,
      Q => pll_ena_reg_n_0
    );
\pll_sel_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_124,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => \pll_sel_reg_n_0_[0]\
    );
\pll_sel_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_124,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \pll_sel_reg_n_0_[1]\
    );
\pll_sel_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_124,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \pll_sel_reg_n_0_[2]\
    );
\pll_trim_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_106,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \pll_trim_reg_n_0_[0]\
    );
\pll_trim_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_105,
      D => hkspi_n_132,
      PRE => pad_flash_csb_oeb0,
      Q => \pll_trim_reg_n_0_[10]\
    );
\pll_trim_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_105,
      D => hkspi_n_131,
      PRE => pad_flash_csb_oeb0,
      Q => \pll_trim_reg_n_0_[11]\
    );
\pll_trim_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_105,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => \pll_trim_reg_n_0_[12]\
    );
\pll_trim_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_105,
      D => hkspi_n_129,
      PRE => pad_flash_csb_oeb0,
      Q => \pll_trim_reg_n_0_[13]\
    );
\pll_trim_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_105,
      D => hkspi_n_135,
      PRE => pad_flash_csb_oeb0,
      Q => \pll_trim_reg_n_0_[14]\
    );
\pll_trim_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_105,
      D => hkspi_n_134,
      PRE => pad_flash_csb_oeb0,
      Q => \pll_trim_reg_n_0_[15]\
    );
\pll_trim_reg[16]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_63,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \pll_trim_reg_n_0_[16]\
    );
\pll_trim_reg[17]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_63,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \pll_trim_reg_n_0_[17]\
    );
\pll_trim_reg[18]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_63,
      D => hkspi_n_132,
      PRE => pad_flash_csb_oeb0,
      Q => \pll_trim_reg_n_0_[18]\
    );
\pll_trim_reg[19]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_63,
      D => hkspi_n_131,
      PRE => pad_flash_csb_oeb0,
      Q => \pll_trim_reg_n_0_[19]\
    );
\pll_trim_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_106,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \pll_trim_reg_n_0_[1]\
    );
\pll_trim_reg[20]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_63,
      D => hkspi_n_130,
      PRE => pad_flash_csb_oeb0,
      Q => \pll_trim_reg_n_0_[20]\
    );
\pll_trim_reg[21]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_63,
      D => hkspi_n_129,
      PRE => pad_flash_csb_oeb0,
      Q => \pll_trim_reg_n_0_[21]\
    );
\pll_trim_reg[22]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_63,
      D => hkspi_n_135,
      PRE => pad_flash_csb_oeb0,
      Q => \pll_trim_reg_n_0_[22]\
    );
\pll_trim_reg[23]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_63,
      D => hkspi_n_134,
      PRE => pad_flash_csb_oeb0,
      Q => \pll_trim_reg_n_0_[23]\
    );
\pll_trim_reg[24]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => '1',
      D => hkspi_n_176,
      PRE => pad_flash_csb_oeb0,
      Q => \pll_trim_reg_n_0_[24]\
    );
\pll_trim_reg[25]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => '1',
      D => hkspi_n_175,
      PRE => pad_flash_csb_oeb0,
      Q => \pll_trim_reg_n_0_[25]\
    );
\pll_trim_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_106,
      D => hkspi_n_132,
      PRE => pad_flash_csb_oeb0,
      Q => \pll_trim_reg_n_0_[2]\
    );
\pll_trim_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_106,
      D => hkspi_n_131,
      PRE => pad_flash_csb_oeb0,
      Q => \pll_trim_reg_n_0_[3]\
    );
\pll_trim_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_106,
      D => hkspi_n_130,
      PRE => pad_flash_csb_oeb0,
      Q => \pll_trim_reg_n_0_[4]\
    );
\pll_trim_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_106,
      D => hkspi_n_129,
      PRE => pad_flash_csb_oeb0,
      Q => \pll_trim_reg_n_0_[5]\
    );
\pll_trim_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_106,
      D => hkspi_n_135,
      PRE => pad_flash_csb_oeb0,
      Q => \pll_trim_reg_n_0_[6]\
    );
\pll_trim_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_106,
      D => hkspi_n_134,
      PRE => pad_flash_csb_oeb0,
      Q => \pll_trim_reg_n_0_[7]\
    );
\pll_trim_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_105,
      D => mgmt_gpio_data(0),
      PRE => pad_flash_csb_oeb0,
      Q => \pll_trim_reg_n_0_[8]\
    );
\pll_trim_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => csclk,
      CE => hkspi_n_105,
      D => p_0_in,
      PRE => pad_flash_csb_oeb0,
      Q => \pll_trim_reg_n_0_[9]\
    );
\pwr_ctrl_out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_121,
      CLR => pad_flash_csb_oeb0,
      D => mgmt_gpio_data(0),
      Q => \pwr_ctrl_out_reg_n_0_[0]\
    );
\pwr_ctrl_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_121,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => \pwr_ctrl_out_reg_n_0_[1]\
    );
\pwr_ctrl_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_121,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => \pwr_ctrl_out_reg_n_0_[2]\
    );
\pwr_ctrl_out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_121,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => \pwr_ctrl_out_reg_n_0_[3]\
    );
reset_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => '1',
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_174,
      Q => \^reset_reg_reg_0\
    );
serial_bb_clock_reg: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_122,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_130,
      Q => p_47_in(4)
    );
serial_bb_data_1_reg: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_122,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_129,
      Q => serial_bb_data_1
    );
serial_bb_data_2_reg: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_122,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_135,
      Q => serial_bb_data_2
    );
serial_bb_enable_reg: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_122,
      CLR => pad_flash_csb_oeb0,
      D => p_0_in,
      Q => p_47_in(1)
    );
serial_bb_load_reg: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_122,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_131,
      Q => p_47_in(3)
    );
serial_bb_resetn_reg: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => hkspi_n_122,
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_132,
      Q => p_47_in(2)
    );
serial_busy_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FA3F0A00"
    )
        port map (
      I0 => serial_xfer,
      I1 => serial_busy_i_2_n_0,
      I2 => \xfer_state__0\(0),
      I3 => \xfer_state__0\(1),
      I4 => serial_busy_reg_n_0,
      O => serial_busy_i_1_n_0
    );
serial_busy_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \xfer_count_reg_n_0_[0]\,
      I1 => \xfer_count_reg_n_0_[1]\,
      I2 => \xfer_count_reg_n_0_[3]\,
      I3 => \xfer_count_reg_n_0_[2]\,
      O => serial_busy_i_2_n_0
    );
serial_busy_reg: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => pad_flash_csb_oeb0,
      D => serial_busy_i_1_n_0,
      Q => serial_busy_reg_n_0
    );
serial_clock_pre_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0100"
    )
        port map (
      I0 => \xfer_state__0\(0),
      I1 => \xfer_state__0\(1),
      I2 => \^mprj_io_loader_clock\,
      I3 => serial_clock_pre_i_2_n_0,
      I4 => serial_clock_pre_reg_n_0,
      O => serial_clock_pre_i_1_n_0
    );
serial_clock_pre_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0105FFFF"
    )
        port map (
      I0 => \xfer_count_reg_n_0_[3]\,
      I1 => \xfer_count_reg_n_0_[1]\,
      I2 => \xfer_count_reg_n_0_[2]\,
      I3 => \xfer_count_reg_n_0_[0]\,
      I4 => \xfer_state__0\(0),
      I5 => \xfer_state__0\(1),
      O => serial_clock_pre_i_2_n_0
    );
serial_clock_pre_reg: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => pad_flash_csb_oeb0,
      D => serial_clock_pre_i_1_n_0,
      Q => serial_clock_pre_reg_n_0
    );
\serial_data_staging_1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \serial_data_staging_1_reg[0]_i_2_n_0\,
      I1 => \pad_count_1_reg_n_0_[4]\,
      I2 => \serial_data_staging_1_reg[0]_i_3_n_0\,
      I3 => \pad_count_1_reg_n_0_[3]\,
      I4 => \serial_data_staging_1_reg[0]_i_4_n_0\,
      I5 => \xfer_state__0\(1),
      O => serial_data_staging_1(0)
    );
\serial_data_staging_1[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[31][0]\,
      I1 => \gpio_configure_reg_n_0_[30][0]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[29][0]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[28][0]\,
      O => \serial_data_staging_1[0]_i_10_n_0\
    );
\serial_data_staging_1[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[3][0]\,
      I1 => \gpio_configure_reg_n_0_[2][0]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[1][0]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[0][0]\,
      O => \serial_data_staging_1[0]_i_11_n_0\
    );
\serial_data_staging_1[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[7][0]\,
      I1 => \gpio_configure_reg_n_0_[6][0]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[5][0]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[4][0]\,
      O => \serial_data_staging_1[0]_i_12_n_0\
    );
\serial_data_staging_1[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[11][0]\,
      I1 => \gpio_configure_reg_n_0_[10][0]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[9][0]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[8][0]\,
      O => \serial_data_staging_1[0]_i_13_n_0\
    );
\serial_data_staging_1[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[15][0]\,
      I1 => \gpio_configure_reg_n_0_[14][0]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[13][0]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[12][0]\,
      O => \serial_data_staging_1[0]_i_14_n_0\
    );
\serial_data_staging_1[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[19][0]\,
      I1 => \gpio_configure_reg_n_0_[18][0]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[17][0]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[16][0]\,
      O => \serial_data_staging_1[0]_i_7_n_0\
    );
\serial_data_staging_1[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[23][0]\,
      I1 => \gpio_configure_reg_n_0_[22][0]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[21][0]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[20][0]\,
      O => \serial_data_staging_1[0]_i_8_n_0\
    );
\serial_data_staging_1[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[27][0]\,
      I1 => \gpio_configure_reg_n_0_[26][0]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[25][0]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[24][0]\,
      O => \serial_data_staging_1[0]_i_9_n_0\
    );
\serial_data_staging_1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => \serial_data_staging_1_reg_n_0_[9]\,
      I1 => \xfer_state__0\(1),
      I2 => \serial_data_staging_1_reg[10]_i_2_n_0\,
      I3 => \pad_count_1_reg_n_0_[4]\,
      I4 => \serial_data_staging_1_reg[10]_i_3_n_0\,
      O => serial_data_staging_1(10)
    );
\serial_data_staging_1[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data73(2),
      I1 => data71(2),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data69(2),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data67(2),
      O => \serial_data_staging_1[10]_i_10_n_0\
    );
\serial_data_staging_1[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data81(2),
      I1 => data79(2),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data77(2),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data75(2),
      O => \serial_data_staging_1[10]_i_11_n_0\
    );
\serial_data_staging_1[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data25(2),
      I1 => data23(2),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data21(2),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data19(2),
      O => \serial_data_staging_1[10]_i_12_n_0\
    );
\serial_data_staging_1[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data33(2),
      I1 => data31(2),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data29(2),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data27(2),
      O => \serial_data_staging_1[10]_i_13_n_0\
    );
\serial_data_staging_1[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data41(2),
      I1 => data39(2),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data37(2),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data35(2),
      O => \serial_data_staging_1[10]_i_14_n_0\
    );
\serial_data_staging_1[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data49(2),
      I1 => data47(2),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data45(2),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data43(2),
      O => \serial_data_staging_1[10]_i_15_n_0\
    );
\serial_data_staging_1[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data57(2),
      I1 => data55(2),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data53(2),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data51(2),
      O => \serial_data_staging_1[10]_i_8_n_0\
    );
\serial_data_staging_1[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data65(2),
      I1 => data63(2),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data61(2),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data59(2),
      O => \serial_data_staging_1[10]_i_9_n_0\
    );
\serial_data_staging_1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => \serial_data_staging_1_reg_n_0_[10]\,
      I1 => \xfer_state__0\(1),
      I2 => \serial_data_staging_1_reg[11]_i_2_n_0\,
      I3 => \pad_count_1_reg_n_0_[4]\,
      I4 => \serial_data_staging_1_reg[11]_i_3_n_0\,
      O => serial_data_staging_1(11)
    );
\serial_data_staging_1[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data73(3),
      I1 => data71(3),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data69(3),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data67(3),
      O => \serial_data_staging_1[11]_i_10_n_0\
    );
\serial_data_staging_1[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data81(3),
      I1 => data79(3),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data77(3),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data75(3),
      O => \serial_data_staging_1[11]_i_11_n_0\
    );
\serial_data_staging_1[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data25(3),
      I1 => data23(3),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data21(3),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data19(3),
      O => \serial_data_staging_1[11]_i_12_n_0\
    );
\serial_data_staging_1[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data33(3),
      I1 => data31(3),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data29(3),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data27(3),
      O => \serial_data_staging_1[11]_i_13_n_0\
    );
\serial_data_staging_1[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data41(3),
      I1 => data39(3),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data37(3),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data35(3),
      O => \serial_data_staging_1[11]_i_14_n_0\
    );
\serial_data_staging_1[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data49(3),
      I1 => data47(3),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data45(3),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data43(3),
      O => \serial_data_staging_1[11]_i_15_n_0\
    );
\serial_data_staging_1[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data57(3),
      I1 => data55(3),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data53(3),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data51(3),
      O => \serial_data_staging_1[11]_i_8_n_0\
    );
\serial_data_staging_1[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data65(3),
      I1 => data63(3),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data61(3),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data59(3),
      O => \serial_data_staging_1[11]_i_9_n_0\
    );
\serial_data_staging_1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"98"
    )
        port map (
      I0 => \xfer_state__0\(0),
      I1 => \xfer_state__0\(1),
      I2 => \^mprj_io_loader_clock\,
      O => \serial_data_staging_1[12]_i_1_n_0\
    );
\serial_data_staging_1[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data65(4),
      I1 => data63(4),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data61(4),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data59(4),
      O => \serial_data_staging_1[12]_i_10_n_0\
    );
\serial_data_staging_1[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data73(4),
      I1 => data71(4),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data69(4),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data67(4),
      O => \serial_data_staging_1[12]_i_11_n_0\
    );
\serial_data_staging_1[12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data81(4),
      I1 => data79(4),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data77(4),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data75(4),
      O => \serial_data_staging_1[12]_i_12_n_0\
    );
\serial_data_staging_1[12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data25(4),
      I1 => data23(4),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data21(4),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data19(4),
      O => \serial_data_staging_1[12]_i_13_n_0\
    );
\serial_data_staging_1[12]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data33(4),
      I1 => data31(4),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data29(4),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data27(4),
      O => \serial_data_staging_1[12]_i_14_n_0\
    );
\serial_data_staging_1[12]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data41(4),
      I1 => data39(4),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data37(4),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data35(4),
      O => \serial_data_staging_1[12]_i_15_n_0\
    );
\serial_data_staging_1[12]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data49(4),
      I1 => data47(4),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data45(4),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data43(4),
      O => \serial_data_staging_1[12]_i_16_n_0\
    );
\serial_data_staging_1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => \serial_data_staging_1_reg_n_0_[11]\,
      I1 => \xfer_state__0\(1),
      I2 => \serial_data_staging_1_reg[12]_i_3_n_0\,
      I3 => \pad_count_1_reg_n_0_[4]\,
      I4 => \serial_data_staging_1_reg[12]_i_4_n_0\,
      O => serial_data_staging_1(12)
    );
\serial_data_staging_1[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data57(4),
      I1 => data55(4),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data53(4),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data51(4),
      O => \serial_data_staging_1[12]_i_9_n_0\
    );
\serial_data_staging_1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => \serial_data_staging_1_reg_n_0_[0]\,
      I1 => \xfer_state__0\(1),
      I2 => \serial_data_staging_1_reg[1]_i_2_n_0\,
      I3 => \pad_count_1_reg_n_0_[4]\,
      I4 => \serial_data_staging_1_reg[1]_i_3_n_0\,
      O => serial_data_staging_1(1)
    );
\serial_data_staging_1[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[27][1]\,
      I1 => \gpio_configure_reg_n_0_[26][1]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[25][1]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[24][1]\,
      O => \serial_data_staging_1[1]_i_10_n_0\
    );
\serial_data_staging_1[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[31][1]\,
      I1 => \gpio_configure_reg_n_0_[30][1]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[29][1]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[28][1]\,
      O => \serial_data_staging_1[1]_i_11_n_0\
    );
\serial_data_staging_1[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[3][1]\,
      I1 => \gpio_configure_reg_n_0_[2][1]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[1][1]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[0][1]\,
      O => \serial_data_staging_1[1]_i_12_n_0\
    );
\serial_data_staging_1[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[7][1]\,
      I1 => \gpio_configure_reg_n_0_[6][1]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[5][1]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[4][1]\,
      O => \serial_data_staging_1[1]_i_13_n_0\
    );
\serial_data_staging_1[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[11][1]\,
      I1 => \gpio_configure_reg_n_0_[10][1]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[9][1]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[8][1]\,
      O => \serial_data_staging_1[1]_i_14_n_0\
    );
\serial_data_staging_1[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[15][1]\,
      I1 => \gpio_configure_reg_n_0_[14][1]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[13][1]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[12][1]\,
      O => \serial_data_staging_1[1]_i_15_n_0\
    );
\serial_data_staging_1[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[19][1]\,
      I1 => \gpio_configure_reg_n_0_[18][1]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[17][1]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[16][1]\,
      O => \serial_data_staging_1[1]_i_8_n_0\
    );
\serial_data_staging_1[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[23][1]\,
      I1 => \gpio_configure_reg_n_0_[22][1]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[21][1]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[20][1]\,
      O => \serial_data_staging_1[1]_i_9_n_0\
    );
\serial_data_staging_1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => \serial_data_staging_1_reg_n_0_[1]\,
      I1 => \xfer_state__0\(1),
      I2 => \serial_data_staging_1_reg[2]_i_2_n_0\,
      I3 => \pad_count_1_reg_n_0_[4]\,
      I4 => \serial_data_staging_1_reg[2]_i_3_n_0\,
      O => serial_data_staging_1(2)
    );
\serial_data_staging_1[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[27][2]\,
      I1 => \gpio_configure_reg_n_0_[26][2]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[25][2]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[24][2]\,
      O => \serial_data_staging_1[2]_i_10_n_0\
    );
\serial_data_staging_1[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[31][2]\,
      I1 => \gpio_configure_reg_n_0_[30][2]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[29][2]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[28][2]\,
      O => \serial_data_staging_1[2]_i_11_n_0\
    );
\serial_data_staging_1[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[3][2]\,
      I1 => \gpio_configure_reg_n_0_[2][2]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[1][2]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[0][2]\,
      O => \serial_data_staging_1[2]_i_12_n_0\
    );
\serial_data_staging_1[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[7][2]\,
      I1 => \gpio_configure_reg_n_0_[6][2]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[5][2]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[4][2]\,
      O => \serial_data_staging_1[2]_i_13_n_0\
    );
\serial_data_staging_1[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[11][2]\,
      I1 => \gpio_configure_reg_n_0_[10][2]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[9][2]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[8][2]\,
      O => \serial_data_staging_1[2]_i_14_n_0\
    );
\serial_data_staging_1[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[15][2]\,
      I1 => \gpio_configure_reg_n_0_[14][2]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[13][2]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[12][2]\,
      O => \serial_data_staging_1[2]_i_15_n_0\
    );
\serial_data_staging_1[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[19][2]\,
      I1 => \gpio_configure_reg_n_0_[18][2]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[17][2]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[16][2]\,
      O => \serial_data_staging_1[2]_i_8_n_0\
    );
\serial_data_staging_1[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[23][2]\,
      I1 => \gpio_configure_reg_n_0_[22][2]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[21][2]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[20][2]\,
      O => \serial_data_staging_1[2]_i_9_n_0\
    );
\serial_data_staging_1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => \serial_data_staging_1_reg_n_0_[2]\,
      I1 => \xfer_state__0\(1),
      I2 => \serial_data_staging_1_reg[3]_i_2_n_0\,
      I3 => \pad_count_1_reg_n_0_[4]\,
      I4 => \serial_data_staging_1_reg[3]_i_3_n_0\,
      O => serial_data_staging_1(3)
    );
\serial_data_staging_1[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_29_in,
      I1 => p_28_in,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => p_27_in,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => p_26_in,
      O => \serial_data_staging_1[3]_i_10_n_0\
    );
\serial_data_staging_1[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_33_in,
      I1 => p_32_in,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => p_31_in,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => p_30_in,
      O => \serial_data_staging_1[3]_i_11_n_0\
    );
\serial_data_staging_1[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[3][3]\,
      I1 => p_5_in,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[1][3]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \^gpio_configure_reg[0][3]_0\(0),
      O => \serial_data_staging_1[3]_i_12_n_0\
    );
\serial_data_staging_1[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[7][3]\,
      I1 => \gpio_configure_reg_n_0_[6][3]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => p_7_in,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[4][3]\,
      O => \serial_data_staging_1[3]_i_13_n_0\
    );
\serial_data_staging_1[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[11][3]\,
      I1 => \gpio_configure_reg_n_0_[10][3]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[9][3]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[8][3]\,
      O => \serial_data_staging_1[3]_i_14_n_0\
    );
\serial_data_staging_1[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[15][3]\,
      I1 => \gpio_configure_reg_n_0_[14][3]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[13][3]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[12][3]\,
      O => \serial_data_staging_1[3]_i_15_n_0\
    );
\serial_data_staging_1[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_21_in,
      I1 => \gpio_configure_reg_n_0_[18][3]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[17][3]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[16][3]\,
      O => \serial_data_staging_1[3]_i_8_n_0\
    );
\serial_data_staging_1[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_25_in,
      I1 => p_24_in,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => p_23_in,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => p_22_in,
      O => \serial_data_staging_1[3]_i_9_n_0\
    );
\serial_data_staging_1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => \serial_data_staging_1_reg_n_0_[3]\,
      I1 => \xfer_state__0\(1),
      I2 => \serial_data_staging_1_reg[4]_i_2_n_0\,
      I3 => \pad_count_1_reg_n_0_[4]\,
      I4 => \serial_data_staging_1_reg[4]_i_3_n_0\,
      O => serial_data_staging_1(4)
    );
\serial_data_staging_1[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[27][4]\,
      I1 => \gpio_configure_reg_n_0_[26][4]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[25][4]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[24][4]\,
      O => \serial_data_staging_1[4]_i_10_n_0\
    );
\serial_data_staging_1[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[31][4]\,
      I1 => \gpio_configure_reg_n_0_[30][4]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[29][4]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[28][4]\,
      O => \serial_data_staging_1[4]_i_11_n_0\
    );
\serial_data_staging_1[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[3][4]\,
      I1 => \gpio_configure_reg_n_0_[2][4]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[1][4]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[0][4]\,
      O => \serial_data_staging_1[4]_i_12_n_0\
    );
\serial_data_staging_1[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[7][4]\,
      I1 => \gpio_configure_reg_n_0_[6][4]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[5][4]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[4][4]\,
      O => \serial_data_staging_1[4]_i_13_n_0\
    );
\serial_data_staging_1[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[11][4]\,
      I1 => \gpio_configure_reg_n_0_[10][4]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[9][4]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[8][4]\,
      O => \serial_data_staging_1[4]_i_14_n_0\
    );
\serial_data_staging_1[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[15][4]\,
      I1 => \gpio_configure_reg_n_0_[14][4]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[13][4]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[12][4]\,
      O => \serial_data_staging_1[4]_i_15_n_0\
    );
\serial_data_staging_1[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[19][4]\,
      I1 => \gpio_configure_reg_n_0_[18][4]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[17][4]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[16][4]\,
      O => \serial_data_staging_1[4]_i_8_n_0\
    );
\serial_data_staging_1[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[23][4]\,
      I1 => \gpio_configure_reg_n_0_[22][4]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[21][4]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[20][4]\,
      O => \serial_data_staging_1[4]_i_9_n_0\
    );
\serial_data_staging_1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => \serial_data_staging_1_reg_n_0_[4]\,
      I1 => \xfer_state__0\(1),
      I2 => \serial_data_staging_1_reg[5]_i_2_n_0\,
      I3 => \pad_count_1_reg_n_0_[4]\,
      I4 => \serial_data_staging_1_reg[5]_i_3_n_0\,
      O => serial_data_staging_1(5)
    );
\serial_data_staging_1[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[27][5]\,
      I1 => \gpio_configure_reg_n_0_[26][5]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[25][5]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[24][5]\,
      O => \serial_data_staging_1[5]_i_10_n_0\
    );
\serial_data_staging_1[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[31][5]\,
      I1 => \gpio_configure_reg_n_0_[30][5]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[29][5]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[28][5]\,
      O => \serial_data_staging_1[5]_i_11_n_0\
    );
\serial_data_staging_1[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[3][5]\,
      I1 => \gpio_configure_reg_n_0_[2][5]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[1][5]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[0][5]\,
      O => \serial_data_staging_1[5]_i_12_n_0\
    );
\serial_data_staging_1[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[7][5]\,
      I1 => \gpio_configure_reg_n_0_[6][5]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[5][5]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[4][5]\,
      O => \serial_data_staging_1[5]_i_13_n_0\
    );
\serial_data_staging_1[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[11][5]\,
      I1 => \gpio_configure_reg_n_0_[10][5]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[9][5]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[8][5]\,
      O => \serial_data_staging_1[5]_i_14_n_0\
    );
\serial_data_staging_1[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[15][5]\,
      I1 => \gpio_configure_reg_n_0_[14][5]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[13][5]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[12][5]\,
      O => \serial_data_staging_1[5]_i_15_n_0\
    );
\serial_data_staging_1[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[19][5]\,
      I1 => \gpio_configure_reg_n_0_[18][5]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[17][5]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[16][5]\,
      O => \serial_data_staging_1[5]_i_8_n_0\
    );
\serial_data_staging_1[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[23][5]\,
      I1 => \gpio_configure_reg_n_0_[22][5]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[21][5]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[20][5]\,
      O => \serial_data_staging_1[5]_i_9_n_0\
    );
\serial_data_staging_1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => \serial_data_staging_1_reg_n_0_[5]\,
      I1 => \xfer_state__0\(1),
      I2 => \serial_data_staging_1_reg[6]_i_2_n_0\,
      I3 => \pad_count_1_reg_n_0_[4]\,
      I4 => \serial_data_staging_1_reg[6]_i_3_n_0\,
      O => serial_data_staging_1(6)
    );
\serial_data_staging_1[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[27][6]\,
      I1 => \gpio_configure_reg_n_0_[26][6]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[25][6]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[24][6]\,
      O => \serial_data_staging_1[6]_i_10_n_0\
    );
\serial_data_staging_1[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[31][6]\,
      I1 => \gpio_configure_reg_n_0_[30][6]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[29][6]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[28][6]\,
      O => \serial_data_staging_1[6]_i_11_n_0\
    );
\serial_data_staging_1[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[3][6]\,
      I1 => \gpio_configure_reg_n_0_[2][6]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[1][6]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[0][6]\,
      O => \serial_data_staging_1[6]_i_12_n_0\
    );
\serial_data_staging_1[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[7][6]\,
      I1 => \gpio_configure_reg_n_0_[6][6]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[5][6]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[4][6]\,
      O => \serial_data_staging_1[6]_i_13_n_0\
    );
\serial_data_staging_1[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[11][6]\,
      I1 => \gpio_configure_reg_n_0_[10][6]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[9][6]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[8][6]\,
      O => \serial_data_staging_1[6]_i_14_n_0\
    );
\serial_data_staging_1[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[15][6]\,
      I1 => \gpio_configure_reg_n_0_[14][6]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[13][6]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[12][6]\,
      O => \serial_data_staging_1[6]_i_15_n_0\
    );
\serial_data_staging_1[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[19][6]\,
      I1 => \gpio_configure_reg_n_0_[18][6]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[17][6]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[16][6]\,
      O => \serial_data_staging_1[6]_i_8_n_0\
    );
\serial_data_staging_1[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[23][6]\,
      I1 => \gpio_configure_reg_n_0_[22][6]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[21][6]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[20][6]\,
      O => \serial_data_staging_1[6]_i_9_n_0\
    );
\serial_data_staging_1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => \serial_data_staging_1_reg_n_0_[6]\,
      I1 => \xfer_state__0\(1),
      I2 => \serial_data_staging_1_reg[7]_i_2_n_0\,
      I3 => \pad_count_1_reg_n_0_[4]\,
      I4 => \serial_data_staging_1_reg[7]_i_3_n_0\,
      O => serial_data_staging_1(7)
    );
\serial_data_staging_1[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[27][7]\,
      I1 => \gpio_configure_reg_n_0_[26][7]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[25][7]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[24][7]\,
      O => \serial_data_staging_1[7]_i_10_n_0\
    );
\serial_data_staging_1[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[31][7]\,
      I1 => \gpio_configure_reg_n_0_[30][7]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[29][7]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[28][7]\,
      O => \serial_data_staging_1[7]_i_11_n_0\
    );
\serial_data_staging_1[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[3][7]\,
      I1 => \gpio_configure_reg_n_0_[2][7]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[1][7]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[0][7]\,
      O => \serial_data_staging_1[7]_i_12_n_0\
    );
\serial_data_staging_1[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[7][7]\,
      I1 => \gpio_configure_reg_n_0_[6][7]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[5][7]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[4][7]\,
      O => \serial_data_staging_1[7]_i_13_n_0\
    );
\serial_data_staging_1[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[11][7]\,
      I1 => \gpio_configure_reg_n_0_[10][7]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[9][7]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[8][7]\,
      O => \serial_data_staging_1[7]_i_14_n_0\
    );
\serial_data_staging_1[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[15][7]\,
      I1 => \gpio_configure_reg_n_0_[14][7]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[13][7]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[12][7]\,
      O => \serial_data_staging_1[7]_i_15_n_0\
    );
\serial_data_staging_1[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[19][7]\,
      I1 => \gpio_configure_reg_n_0_[18][7]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[17][7]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[16][7]\,
      O => \serial_data_staging_1[7]_i_8_n_0\
    );
\serial_data_staging_1[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[23][7]\,
      I1 => \gpio_configure_reg_n_0_[22][7]\,
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[21][7]\,
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[20][7]\,
      O => \serial_data_staging_1[7]_i_9_n_0\
    );
\serial_data_staging_1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => \serial_data_staging_1_reg_n_0_[7]\,
      I1 => \xfer_state__0\(1),
      I2 => \serial_data_staging_1_reg[8]_i_2_n_0\,
      I3 => \pad_count_1_reg_n_0_[4]\,
      I4 => \serial_data_staging_1_reg[8]_i_3_n_0\,
      O => serial_data_staging_1(8)
    );
\serial_data_staging_1[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data73(0),
      I1 => data71(0),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data69(0),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data67(0),
      O => \serial_data_staging_1[8]_i_10_n_0\
    );
\serial_data_staging_1[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data81(0),
      I1 => data79(0),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data77(0),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data75(0),
      O => \serial_data_staging_1[8]_i_11_n_0\
    );
\serial_data_staging_1[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data25(0),
      I1 => data23(0),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data21(0),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data19(0),
      O => \serial_data_staging_1[8]_i_12_n_0\
    );
\serial_data_staging_1[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data33(0),
      I1 => data31(0),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data29(0),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data27(0),
      O => \serial_data_staging_1[8]_i_13_n_0\
    );
\serial_data_staging_1[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data41(0),
      I1 => data39(0),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data37(0),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data35(0),
      O => \serial_data_staging_1[8]_i_14_n_0\
    );
\serial_data_staging_1[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data49(0),
      I1 => data47(0),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data45(0),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data43(0),
      O => \serial_data_staging_1[8]_i_15_n_0\
    );
\serial_data_staging_1[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data57(0),
      I1 => data55(0),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data53(0),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data51(0),
      O => \serial_data_staging_1[8]_i_8_n_0\
    );
\serial_data_staging_1[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data65(0),
      I1 => data63(0),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data61(0),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data59(0),
      O => \serial_data_staging_1[8]_i_9_n_0\
    );
\serial_data_staging_1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => \serial_data_staging_1_reg_n_0_[8]\,
      I1 => \xfer_state__0\(1),
      I2 => \serial_data_staging_1_reg[9]_i_2_n_0\,
      I3 => \pad_count_1_reg_n_0_[4]\,
      I4 => \serial_data_staging_1_reg[9]_i_3_n_0\,
      O => serial_data_staging_1(9)
    );
\serial_data_staging_1[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data73(1),
      I1 => data71(1),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data69(1),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data67(1),
      O => \serial_data_staging_1[9]_i_10_n_0\
    );
\serial_data_staging_1[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data81(1),
      I1 => data79(1),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data77(1),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data75(1),
      O => \serial_data_staging_1[9]_i_11_n_0\
    );
\serial_data_staging_1[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data25(1),
      I1 => data23(1),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data21(1),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data19(1),
      O => \serial_data_staging_1[9]_i_12_n_0\
    );
\serial_data_staging_1[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data33(1),
      I1 => data31(1),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data29(1),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data27(1),
      O => \serial_data_staging_1[9]_i_13_n_0\
    );
\serial_data_staging_1[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data41(1),
      I1 => data39(1),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data37(1),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data35(1),
      O => \serial_data_staging_1[9]_i_14_n_0\
    );
\serial_data_staging_1[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data49(1),
      I1 => data47(1),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data45(1),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data43(1),
      O => \serial_data_staging_1[9]_i_15_n_0\
    );
\serial_data_staging_1[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data57(1),
      I1 => data55(1),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data53(1),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data51(1),
      O => \serial_data_staging_1[9]_i_8_n_0\
    );
\serial_data_staging_1[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data65(1),
      I1 => data63(1),
      I2 => \pad_count_1_reg_n_0_[1]\,
      I3 => data61(1),
      I4 => \pad_count_1_reg_n_0_[0]\,
      I5 => data59(1),
      O => \serial_data_staging_1[9]_i_9_n_0\
    );
\serial_data_staging_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \serial_data_staging_1[12]_i_1_n_0\,
      CLR => pad_flash_csb_oeb0,
      D => serial_data_staging_1(0),
      Q => \serial_data_staging_1_reg_n_0_[0]\
    );
\serial_data_staging_1_reg[0]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \serial_data_staging_1_reg[0]_i_5_n_0\,
      I1 => \serial_data_staging_1_reg[0]_i_6_n_0\,
      O => \serial_data_staging_1_reg[0]_i_2_n_0\,
      S => \pad_count_1_reg_n_0_[3]\
    );
\serial_data_staging_1_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[0]_i_7_n_0\,
      I1 => \serial_data_staging_1[0]_i_8_n_0\,
      O => \serial_data_staging_1_reg[0]_i_3_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[0]_i_9_n_0\,
      I1 => \serial_data_staging_1[0]_i_10_n_0\,
      O => \serial_data_staging_1_reg[0]_i_4_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[0]_i_11_n_0\,
      I1 => \serial_data_staging_1[0]_i_12_n_0\,
      O => \serial_data_staging_1_reg[0]_i_5_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[0]_i_13_n_0\,
      I1 => \serial_data_staging_1[0]_i_14_n_0\,
      O => \serial_data_staging_1_reg[0]_i_6_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \serial_data_staging_1[12]_i_1_n_0\,
      CLR => pad_flash_csb_oeb0,
      D => serial_data_staging_1(10),
      Q => \serial_data_staging_1_reg_n_0_[10]\
    );
\serial_data_staging_1_reg[10]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \serial_data_staging_1_reg[10]_i_4_n_0\,
      I1 => \serial_data_staging_1_reg[10]_i_5_n_0\,
      O => \serial_data_staging_1_reg[10]_i_2_n_0\,
      S => \pad_count_1_reg_n_0_[3]\
    );
\serial_data_staging_1_reg[10]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \serial_data_staging_1_reg[10]_i_6_n_0\,
      I1 => \serial_data_staging_1_reg[10]_i_7_n_0\,
      O => \serial_data_staging_1_reg[10]_i_3_n_0\,
      S => \pad_count_1_reg_n_0_[3]\
    );
\serial_data_staging_1_reg[10]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[10]_i_8_n_0\,
      I1 => \serial_data_staging_1[10]_i_9_n_0\,
      O => \serial_data_staging_1_reg[10]_i_4_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[10]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[10]_i_10_n_0\,
      I1 => \serial_data_staging_1[10]_i_11_n_0\,
      O => \serial_data_staging_1_reg[10]_i_5_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[10]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[10]_i_12_n_0\,
      I1 => \serial_data_staging_1[10]_i_13_n_0\,
      O => \serial_data_staging_1_reg[10]_i_6_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[10]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[10]_i_14_n_0\,
      I1 => \serial_data_staging_1[10]_i_15_n_0\,
      O => \serial_data_staging_1_reg[10]_i_7_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \serial_data_staging_1[12]_i_1_n_0\,
      CLR => pad_flash_csb_oeb0,
      D => serial_data_staging_1(11),
      Q => \serial_data_staging_1_reg_n_0_[11]\
    );
\serial_data_staging_1_reg[11]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \serial_data_staging_1_reg[11]_i_4_n_0\,
      I1 => \serial_data_staging_1_reg[11]_i_5_n_0\,
      O => \serial_data_staging_1_reg[11]_i_2_n_0\,
      S => \pad_count_1_reg_n_0_[3]\
    );
\serial_data_staging_1_reg[11]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \serial_data_staging_1_reg[11]_i_6_n_0\,
      I1 => \serial_data_staging_1_reg[11]_i_7_n_0\,
      O => \serial_data_staging_1_reg[11]_i_3_n_0\,
      S => \pad_count_1_reg_n_0_[3]\
    );
\serial_data_staging_1_reg[11]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[11]_i_8_n_0\,
      I1 => \serial_data_staging_1[11]_i_9_n_0\,
      O => \serial_data_staging_1_reg[11]_i_4_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[11]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[11]_i_10_n_0\,
      I1 => \serial_data_staging_1[11]_i_11_n_0\,
      O => \serial_data_staging_1_reg[11]_i_5_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[11]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[11]_i_12_n_0\,
      I1 => \serial_data_staging_1[11]_i_13_n_0\,
      O => \serial_data_staging_1_reg[11]_i_6_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[11]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[11]_i_14_n_0\,
      I1 => \serial_data_staging_1[11]_i_15_n_0\,
      O => \serial_data_staging_1_reg[11]_i_7_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \serial_data_staging_1[12]_i_1_n_0\,
      CLR => pad_flash_csb_oeb0,
      D => serial_data_staging_1(12),
      Q => \serial_data_staging_1_reg_n_0_[12]\
    );
\serial_data_staging_1_reg[12]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \serial_data_staging_1_reg[12]_i_5_n_0\,
      I1 => \serial_data_staging_1_reg[12]_i_6_n_0\,
      O => \serial_data_staging_1_reg[12]_i_3_n_0\,
      S => \pad_count_1_reg_n_0_[3]\
    );
\serial_data_staging_1_reg[12]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \serial_data_staging_1_reg[12]_i_7_n_0\,
      I1 => \serial_data_staging_1_reg[12]_i_8_n_0\,
      O => \serial_data_staging_1_reg[12]_i_4_n_0\,
      S => \pad_count_1_reg_n_0_[3]\
    );
\serial_data_staging_1_reg[12]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[12]_i_9_n_0\,
      I1 => \serial_data_staging_1[12]_i_10_n_0\,
      O => \serial_data_staging_1_reg[12]_i_5_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[12]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[12]_i_11_n_0\,
      I1 => \serial_data_staging_1[12]_i_12_n_0\,
      O => \serial_data_staging_1_reg[12]_i_6_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[12]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[12]_i_13_n_0\,
      I1 => \serial_data_staging_1[12]_i_14_n_0\,
      O => \serial_data_staging_1_reg[12]_i_7_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[12]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[12]_i_15_n_0\,
      I1 => \serial_data_staging_1[12]_i_16_n_0\,
      O => \serial_data_staging_1_reg[12]_i_8_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \serial_data_staging_1[12]_i_1_n_0\,
      CLR => pad_flash_csb_oeb0,
      D => serial_data_staging_1(1),
      Q => \serial_data_staging_1_reg_n_0_[1]\
    );
\serial_data_staging_1_reg[1]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \serial_data_staging_1_reg[1]_i_4_n_0\,
      I1 => \serial_data_staging_1_reg[1]_i_5_n_0\,
      O => \serial_data_staging_1_reg[1]_i_2_n_0\,
      S => \pad_count_1_reg_n_0_[3]\
    );
\serial_data_staging_1_reg[1]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \serial_data_staging_1_reg[1]_i_6_n_0\,
      I1 => \serial_data_staging_1_reg[1]_i_7_n_0\,
      O => \serial_data_staging_1_reg[1]_i_3_n_0\,
      S => \pad_count_1_reg_n_0_[3]\
    );
\serial_data_staging_1_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[1]_i_8_n_0\,
      I1 => \serial_data_staging_1[1]_i_9_n_0\,
      O => \serial_data_staging_1_reg[1]_i_4_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[1]_i_10_n_0\,
      I1 => \serial_data_staging_1[1]_i_11_n_0\,
      O => \serial_data_staging_1_reg[1]_i_5_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[1]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[1]_i_12_n_0\,
      I1 => \serial_data_staging_1[1]_i_13_n_0\,
      O => \serial_data_staging_1_reg[1]_i_6_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[1]_i_14_n_0\,
      I1 => \serial_data_staging_1[1]_i_15_n_0\,
      O => \serial_data_staging_1_reg[1]_i_7_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \serial_data_staging_1[12]_i_1_n_0\,
      CLR => pad_flash_csb_oeb0,
      D => serial_data_staging_1(2),
      Q => \serial_data_staging_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[2]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \serial_data_staging_1_reg[2]_i_4_n_0\,
      I1 => \serial_data_staging_1_reg[2]_i_5_n_0\,
      O => \serial_data_staging_1_reg[2]_i_2_n_0\,
      S => \pad_count_1_reg_n_0_[3]\
    );
\serial_data_staging_1_reg[2]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \serial_data_staging_1_reg[2]_i_6_n_0\,
      I1 => \serial_data_staging_1_reg[2]_i_7_n_0\,
      O => \serial_data_staging_1_reg[2]_i_3_n_0\,
      S => \pad_count_1_reg_n_0_[3]\
    );
\serial_data_staging_1_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[2]_i_8_n_0\,
      I1 => \serial_data_staging_1[2]_i_9_n_0\,
      O => \serial_data_staging_1_reg[2]_i_4_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[2]_i_10_n_0\,
      I1 => \serial_data_staging_1[2]_i_11_n_0\,
      O => \serial_data_staging_1_reg[2]_i_5_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[2]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[2]_i_12_n_0\,
      I1 => \serial_data_staging_1[2]_i_13_n_0\,
      O => \serial_data_staging_1_reg[2]_i_6_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[2]_i_14_n_0\,
      I1 => \serial_data_staging_1[2]_i_15_n_0\,
      O => \serial_data_staging_1_reg[2]_i_7_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \serial_data_staging_1[12]_i_1_n_0\,
      CLR => pad_flash_csb_oeb0,
      D => serial_data_staging_1(3),
      Q => \serial_data_staging_1_reg_n_0_[3]\
    );
\serial_data_staging_1_reg[3]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \serial_data_staging_1_reg[3]_i_4_n_0\,
      I1 => \serial_data_staging_1_reg[3]_i_5_n_0\,
      O => \serial_data_staging_1_reg[3]_i_2_n_0\,
      S => \pad_count_1_reg_n_0_[3]\
    );
\serial_data_staging_1_reg[3]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \serial_data_staging_1_reg[3]_i_6_n_0\,
      I1 => \serial_data_staging_1_reg[3]_i_7_n_0\,
      O => \serial_data_staging_1_reg[3]_i_3_n_0\,
      S => \pad_count_1_reg_n_0_[3]\
    );
\serial_data_staging_1_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[3]_i_8_n_0\,
      I1 => \serial_data_staging_1[3]_i_9_n_0\,
      O => \serial_data_staging_1_reg[3]_i_4_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[3]_i_10_n_0\,
      I1 => \serial_data_staging_1[3]_i_11_n_0\,
      O => \serial_data_staging_1_reg[3]_i_5_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[3]_i_12_n_0\,
      I1 => \serial_data_staging_1[3]_i_13_n_0\,
      O => \serial_data_staging_1_reg[3]_i_6_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[3]_i_14_n_0\,
      I1 => \serial_data_staging_1[3]_i_15_n_0\,
      O => \serial_data_staging_1_reg[3]_i_7_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \serial_data_staging_1[12]_i_1_n_0\,
      CLR => pad_flash_csb_oeb0,
      D => serial_data_staging_1(4),
      Q => \serial_data_staging_1_reg_n_0_[4]\
    );
\serial_data_staging_1_reg[4]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \serial_data_staging_1_reg[4]_i_4_n_0\,
      I1 => \serial_data_staging_1_reg[4]_i_5_n_0\,
      O => \serial_data_staging_1_reg[4]_i_2_n_0\,
      S => \pad_count_1_reg_n_0_[3]\
    );
\serial_data_staging_1_reg[4]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \serial_data_staging_1_reg[4]_i_6_n_0\,
      I1 => \serial_data_staging_1_reg[4]_i_7_n_0\,
      O => \serial_data_staging_1_reg[4]_i_3_n_0\,
      S => \pad_count_1_reg_n_0_[3]\
    );
\serial_data_staging_1_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[4]_i_8_n_0\,
      I1 => \serial_data_staging_1[4]_i_9_n_0\,
      O => \serial_data_staging_1_reg[4]_i_4_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[4]_i_10_n_0\,
      I1 => \serial_data_staging_1[4]_i_11_n_0\,
      O => \serial_data_staging_1_reg[4]_i_5_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[4]_i_12_n_0\,
      I1 => \serial_data_staging_1[4]_i_13_n_0\,
      O => \serial_data_staging_1_reg[4]_i_6_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[4]_i_14_n_0\,
      I1 => \serial_data_staging_1[4]_i_15_n_0\,
      O => \serial_data_staging_1_reg[4]_i_7_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \serial_data_staging_1[12]_i_1_n_0\,
      CLR => pad_flash_csb_oeb0,
      D => serial_data_staging_1(5),
      Q => \serial_data_staging_1_reg_n_0_[5]\
    );
\serial_data_staging_1_reg[5]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \serial_data_staging_1_reg[5]_i_4_n_0\,
      I1 => \serial_data_staging_1_reg[5]_i_5_n_0\,
      O => \serial_data_staging_1_reg[5]_i_2_n_0\,
      S => \pad_count_1_reg_n_0_[3]\
    );
\serial_data_staging_1_reg[5]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \serial_data_staging_1_reg[5]_i_6_n_0\,
      I1 => \serial_data_staging_1_reg[5]_i_7_n_0\,
      O => \serial_data_staging_1_reg[5]_i_3_n_0\,
      S => \pad_count_1_reg_n_0_[3]\
    );
\serial_data_staging_1_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[5]_i_8_n_0\,
      I1 => \serial_data_staging_1[5]_i_9_n_0\,
      O => \serial_data_staging_1_reg[5]_i_4_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[5]_i_10_n_0\,
      I1 => \serial_data_staging_1[5]_i_11_n_0\,
      O => \serial_data_staging_1_reg[5]_i_5_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[5]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[5]_i_12_n_0\,
      I1 => \serial_data_staging_1[5]_i_13_n_0\,
      O => \serial_data_staging_1_reg[5]_i_6_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[5]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[5]_i_14_n_0\,
      I1 => \serial_data_staging_1[5]_i_15_n_0\,
      O => \serial_data_staging_1_reg[5]_i_7_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \serial_data_staging_1[12]_i_1_n_0\,
      CLR => pad_flash_csb_oeb0,
      D => serial_data_staging_1(6),
      Q => \serial_data_staging_1_reg_n_0_[6]\
    );
\serial_data_staging_1_reg[6]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \serial_data_staging_1_reg[6]_i_4_n_0\,
      I1 => \serial_data_staging_1_reg[6]_i_5_n_0\,
      O => \serial_data_staging_1_reg[6]_i_2_n_0\,
      S => \pad_count_1_reg_n_0_[3]\
    );
\serial_data_staging_1_reg[6]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \serial_data_staging_1_reg[6]_i_6_n_0\,
      I1 => \serial_data_staging_1_reg[6]_i_7_n_0\,
      O => \serial_data_staging_1_reg[6]_i_3_n_0\,
      S => \pad_count_1_reg_n_0_[3]\
    );
\serial_data_staging_1_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[6]_i_8_n_0\,
      I1 => \serial_data_staging_1[6]_i_9_n_0\,
      O => \serial_data_staging_1_reg[6]_i_4_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[6]_i_10_n_0\,
      I1 => \serial_data_staging_1[6]_i_11_n_0\,
      O => \serial_data_staging_1_reg[6]_i_5_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[6]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[6]_i_12_n_0\,
      I1 => \serial_data_staging_1[6]_i_13_n_0\,
      O => \serial_data_staging_1_reg[6]_i_6_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[6]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[6]_i_14_n_0\,
      I1 => \serial_data_staging_1[6]_i_15_n_0\,
      O => \serial_data_staging_1_reg[6]_i_7_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \serial_data_staging_1[12]_i_1_n_0\,
      CLR => pad_flash_csb_oeb0,
      D => serial_data_staging_1(7),
      Q => \serial_data_staging_1_reg_n_0_[7]\
    );
\serial_data_staging_1_reg[7]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \serial_data_staging_1_reg[7]_i_4_n_0\,
      I1 => \serial_data_staging_1_reg[7]_i_5_n_0\,
      O => \serial_data_staging_1_reg[7]_i_2_n_0\,
      S => \pad_count_1_reg_n_0_[3]\
    );
\serial_data_staging_1_reg[7]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \serial_data_staging_1_reg[7]_i_6_n_0\,
      I1 => \serial_data_staging_1_reg[7]_i_7_n_0\,
      O => \serial_data_staging_1_reg[7]_i_3_n_0\,
      S => \pad_count_1_reg_n_0_[3]\
    );
\serial_data_staging_1_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[7]_i_8_n_0\,
      I1 => \serial_data_staging_1[7]_i_9_n_0\,
      O => \serial_data_staging_1_reg[7]_i_4_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[7]_i_10_n_0\,
      I1 => \serial_data_staging_1[7]_i_11_n_0\,
      O => \serial_data_staging_1_reg[7]_i_5_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[7]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[7]_i_12_n_0\,
      I1 => \serial_data_staging_1[7]_i_13_n_0\,
      O => \serial_data_staging_1_reg[7]_i_6_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[7]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[7]_i_14_n_0\,
      I1 => \serial_data_staging_1[7]_i_15_n_0\,
      O => \serial_data_staging_1_reg[7]_i_7_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \serial_data_staging_1[12]_i_1_n_0\,
      CLR => pad_flash_csb_oeb0,
      D => serial_data_staging_1(8),
      Q => \serial_data_staging_1_reg_n_0_[8]\
    );
\serial_data_staging_1_reg[8]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \serial_data_staging_1_reg[8]_i_4_n_0\,
      I1 => \serial_data_staging_1_reg[8]_i_5_n_0\,
      O => \serial_data_staging_1_reg[8]_i_2_n_0\,
      S => \pad_count_1_reg_n_0_[3]\
    );
\serial_data_staging_1_reg[8]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \serial_data_staging_1_reg[8]_i_6_n_0\,
      I1 => \serial_data_staging_1_reg[8]_i_7_n_0\,
      O => \serial_data_staging_1_reg[8]_i_3_n_0\,
      S => \pad_count_1_reg_n_0_[3]\
    );
\serial_data_staging_1_reg[8]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[8]_i_8_n_0\,
      I1 => \serial_data_staging_1[8]_i_9_n_0\,
      O => \serial_data_staging_1_reg[8]_i_4_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[8]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[8]_i_10_n_0\,
      I1 => \serial_data_staging_1[8]_i_11_n_0\,
      O => \serial_data_staging_1_reg[8]_i_5_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[8]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[8]_i_12_n_0\,
      I1 => \serial_data_staging_1[8]_i_13_n_0\,
      O => \serial_data_staging_1_reg[8]_i_6_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[8]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[8]_i_14_n_0\,
      I1 => \serial_data_staging_1[8]_i_15_n_0\,
      O => \serial_data_staging_1_reg[8]_i_7_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \serial_data_staging_1[12]_i_1_n_0\,
      CLR => pad_flash_csb_oeb0,
      D => serial_data_staging_1(9),
      Q => \serial_data_staging_1_reg_n_0_[9]\
    );
\serial_data_staging_1_reg[9]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \serial_data_staging_1_reg[9]_i_4_n_0\,
      I1 => \serial_data_staging_1_reg[9]_i_5_n_0\,
      O => \serial_data_staging_1_reg[9]_i_2_n_0\,
      S => \pad_count_1_reg_n_0_[3]\
    );
\serial_data_staging_1_reg[9]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \serial_data_staging_1_reg[9]_i_6_n_0\,
      I1 => \serial_data_staging_1_reg[9]_i_7_n_0\,
      O => \serial_data_staging_1_reg[9]_i_3_n_0\,
      S => \pad_count_1_reg_n_0_[3]\
    );
\serial_data_staging_1_reg[9]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[9]_i_8_n_0\,
      I1 => \serial_data_staging_1[9]_i_9_n_0\,
      O => \serial_data_staging_1_reg[9]_i_4_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[9]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[9]_i_10_n_0\,
      I1 => \serial_data_staging_1[9]_i_11_n_0\,
      O => \serial_data_staging_1_reg[9]_i_5_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[9]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[9]_i_12_n_0\,
      I1 => \serial_data_staging_1[9]_i_13_n_0\,
      O => \serial_data_staging_1_reg[9]_i_6_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_1_reg[9]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_1[9]_i_14_n_0\,
      I1 => \serial_data_staging_1[9]_i_15_n_0\,
      O => \serial_data_staging_1_reg[9]_i_7_n_0\,
      S => \pad_count_1_reg_n_0_[2]\
    );
\serial_data_staging_2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \serial_data_staging_2_reg[0]_i_2_n_0\,
      I1 => \serial_data_staging_2[0]_i_3_n_0\,
      I2 => \serial_data_staging_2_reg[0]_i_4_n_0\,
      I3 => \pad_count_2_reg_n_0_[5]\,
      I4 => \serial_data_staging_2[0]_i_5_n_0\,
      I5 => \xfer_state__0\(1),
      O => serial_data_staging_2(0)
    );
\serial_data_staging_2[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[35][0]\,
      I1 => \gpio_configure_reg_n_0_[34][0]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[33][0]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[32][0]\,
      O => \serial_data_staging_2[0]_i_10_n_0\
    );
\serial_data_staging_2[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[3][0]\,
      I1 => \gpio_configure_reg_n_0_[2][0]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[1][0]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[0][0]\,
      O => \serial_data_staging_2[0]_i_11_n_0\
    );
\serial_data_staging_2[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[7][0]\,
      I1 => \gpio_configure_reg_n_0_[6][0]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[5][0]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[4][0]\,
      O => \serial_data_staging_2[0]_i_12_n_0\
    );
\serial_data_staging_2[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[11][0]\,
      I1 => \gpio_configure_reg_n_0_[10][0]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[9][0]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[8][0]\,
      O => \serial_data_staging_2[0]_i_13_n_0\
    );
\serial_data_staging_2[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[15][0]\,
      I1 => \gpio_configure_reg_n_0_[14][0]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[13][0]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[12][0]\,
      O => \serial_data_staging_2[0]_i_14_n_0\
    );
\serial_data_staging_2[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[19][0]\,
      I1 => \gpio_configure_reg_n_0_[18][0]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[17][0]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[16][0]\,
      O => \serial_data_staging_2[0]_i_15_n_0\
    );
\serial_data_staging_2[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[23][0]\,
      I1 => \gpio_configure_reg_n_0_[22][0]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[21][0]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[20][0]\,
      O => \serial_data_staging_2[0]_i_16_n_0\
    );
\serial_data_staging_2[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[27][0]\,
      I1 => \gpio_configure_reg_n_0_[26][0]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[25][0]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[24][0]\,
      O => \serial_data_staging_2[0]_i_17_n_0\
    );
\serial_data_staging_2[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[31][0]\,
      I1 => \gpio_configure_reg_n_0_[30][0]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[29][0]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[28][0]\,
      O => \serial_data_staging_2[0]_i_18_n_0\
    );
\serial_data_staging_2[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pad_count_2_reg_n_0_[2]\,
      I1 => \pad_count_2_reg_n_0_[5]\,
      I2 => \pad_count_2_reg_n_0_[4]\,
      O => \serial_data_staging_2[0]_i_3_n_0\
    );
\serial_data_staging_2[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[37][0]\,
      I1 => \pad_count_2_reg_n_0_[0]\,
      I2 => \gpio_configure_reg_n_0_[36][0]\,
      I3 => \serial_data_staging_2[0]_i_3_n_0\,
      I4 => \serial_data_staging_2[0]_i_10_n_0\,
      O => \serial_data_staging_2[0]_i_5_n_0\
    );
\serial_data_staging_2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => \serial_data_staging_2_reg_n_0_[9]\,
      I1 => \xfer_state__0\(1),
      I2 => \serial_data_staging_2[10]_i_2_n_0\,
      I3 => \pad_count_2_reg_n_0_[5]\,
      I4 => \serial_data_staging_2[10]_i_3_n_0\,
      O => serial_data_staging_2(10)
    );
\serial_data_staging_2[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data81(2),
      I1 => data79(2),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data77(2),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data75(2),
      O => \serial_data_staging_2[10]_i_10_n_0\
    );
\serial_data_staging_2[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data57(2),
      I1 => data55(2),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data53(2),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data51(2),
      O => \serial_data_staging_2[10]_i_11_n_0\
    );
\serial_data_staging_2[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data65(2),
      I1 => data63(2),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data61(2),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data59(2),
      O => \serial_data_staging_2[10]_i_12_n_0\
    );
\serial_data_staging_2[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data41(2),
      I1 => data39(2),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data37(2),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data35(2),
      O => \serial_data_staging_2[10]_i_13_n_0\
    );
\serial_data_staging_2[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data49(2),
      I1 => data47(2),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data45(2),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data43(2),
      O => \serial_data_staging_2[10]_i_14_n_0\
    );
\serial_data_staging_2[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data25(2),
      I1 => data23(2),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data21(2),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data19(2),
      O => \serial_data_staging_2[10]_i_15_n_0\
    );
\serial_data_staging_2[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data33(2),
      I1 => data31(2),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data29(2),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data27(2),
      O => \serial_data_staging_2[10]_i_16_n_0\
    );
\serial_data_staging_2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data93(2),
      I1 => \pad_count_2_reg_n_0_[0]\,
      I2 => data91(2),
      I3 => \serial_data_staging_2[0]_i_3_n_0\,
      I4 => \serial_data_staging_2[10]_i_4_n_0\,
      O => \serial_data_staging_2[10]_i_2_n_0\
    );
\serial_data_staging_2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \serial_data_staging_2_reg[10]_i_5_n_0\,
      I1 => \serial_data_staging_2_reg[10]_i_6_n_0\,
      I2 => \serial_data_staging_2[0]_i_3_n_0\,
      I3 => \serial_data_staging_2_reg[10]_i_7_n_0\,
      I4 => \pad_count_2_reg_n_0_[3]\,
      I5 => \serial_data_staging_2_reg[10]_i_8_n_0\,
      O => \serial_data_staging_2[10]_i_3_n_0\
    );
\serial_data_staging_2[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data89(2),
      I1 => data87(2),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data85(2),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data83(2),
      O => \serial_data_staging_2[10]_i_4_n_0\
    );
\serial_data_staging_2[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data73(2),
      I1 => data71(2),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data69(2),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data67(2),
      O => \serial_data_staging_2[10]_i_9_n_0\
    );
\serial_data_staging_2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => \serial_data_staging_2_reg_n_0_[10]\,
      I1 => \xfer_state__0\(1),
      I2 => \serial_data_staging_2[11]_i_2_n_0\,
      I3 => \pad_count_2_reg_n_0_[5]\,
      I4 => \serial_data_staging_2[11]_i_3_n_0\,
      O => serial_data_staging_2(11)
    );
\serial_data_staging_2[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data81(3),
      I1 => data79(3),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data77(3),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data75(3),
      O => \serial_data_staging_2[11]_i_10_n_0\
    );
\serial_data_staging_2[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data57(3),
      I1 => data55(3),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data53(3),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data51(3),
      O => \serial_data_staging_2[11]_i_11_n_0\
    );
\serial_data_staging_2[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data65(3),
      I1 => data63(3),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data61(3),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data59(3),
      O => \serial_data_staging_2[11]_i_12_n_0\
    );
\serial_data_staging_2[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data41(3),
      I1 => data39(3),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data37(3),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data35(3),
      O => \serial_data_staging_2[11]_i_13_n_0\
    );
\serial_data_staging_2[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data49(3),
      I1 => data47(3),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data45(3),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data43(3),
      O => \serial_data_staging_2[11]_i_14_n_0\
    );
\serial_data_staging_2[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data25(3),
      I1 => data23(3),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data21(3),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data19(3),
      O => \serial_data_staging_2[11]_i_15_n_0\
    );
\serial_data_staging_2[11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data33(3),
      I1 => data31(3),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data29(3),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data27(3),
      O => \serial_data_staging_2[11]_i_16_n_0\
    );
\serial_data_staging_2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data93(3),
      I1 => \pad_count_2_reg_n_0_[0]\,
      I2 => data91(3),
      I3 => \serial_data_staging_2[0]_i_3_n_0\,
      I4 => \serial_data_staging_2[11]_i_4_n_0\,
      O => \serial_data_staging_2[11]_i_2_n_0\
    );
\serial_data_staging_2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \serial_data_staging_2_reg[11]_i_5_n_0\,
      I1 => \serial_data_staging_2_reg[11]_i_6_n_0\,
      I2 => \serial_data_staging_2[0]_i_3_n_0\,
      I3 => \serial_data_staging_2_reg[11]_i_7_n_0\,
      I4 => \pad_count_2_reg_n_0_[3]\,
      I5 => \serial_data_staging_2_reg[11]_i_8_n_0\,
      O => \serial_data_staging_2[11]_i_3_n_0\
    );
\serial_data_staging_2[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data89(3),
      I1 => data87(3),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data85(3),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data83(3),
      O => \serial_data_staging_2[11]_i_4_n_0\
    );
\serial_data_staging_2[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data73(3),
      I1 => data71(3),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data69(3),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data67(3),
      O => \serial_data_staging_2[11]_i_9_n_0\
    );
\serial_data_staging_2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => \serial_data_staging_2_reg_n_0_[11]\,
      I1 => \xfer_state__0\(1),
      I2 => \serial_data_staging_2[12]_i_2_n_0\,
      I3 => \pad_count_2_reg_n_0_[5]\,
      I4 => \serial_data_staging_2[12]_i_3_n_0\,
      O => serial_data_staging_2(12)
    );
\serial_data_staging_2[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data81(4),
      I1 => data79(4),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data77(4),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data75(4),
      O => \serial_data_staging_2[12]_i_10_n_0\
    );
\serial_data_staging_2[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data57(4),
      I1 => data55(4),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data53(4),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data51(4),
      O => \serial_data_staging_2[12]_i_11_n_0\
    );
\serial_data_staging_2[12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data65(4),
      I1 => data63(4),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data61(4),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data59(4),
      O => \serial_data_staging_2[12]_i_12_n_0\
    );
\serial_data_staging_2[12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data41(4),
      I1 => data39(4),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data37(4),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data35(4),
      O => \serial_data_staging_2[12]_i_13_n_0\
    );
\serial_data_staging_2[12]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data49(4),
      I1 => data47(4),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data45(4),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data43(4),
      O => \serial_data_staging_2[12]_i_14_n_0\
    );
\serial_data_staging_2[12]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data25(4),
      I1 => data23(4),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data21(4),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data19(4),
      O => \serial_data_staging_2[12]_i_15_n_0\
    );
\serial_data_staging_2[12]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data33(4),
      I1 => data31(4),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data29(4),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data27(4),
      O => \serial_data_staging_2[12]_i_16_n_0\
    );
\serial_data_staging_2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data93(4),
      I1 => \pad_count_2_reg_n_0_[0]\,
      I2 => data91(4),
      I3 => \serial_data_staging_2[0]_i_3_n_0\,
      I4 => \serial_data_staging_2[12]_i_4_n_0\,
      O => \serial_data_staging_2[12]_i_2_n_0\
    );
\serial_data_staging_2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \serial_data_staging_2_reg[12]_i_5_n_0\,
      I1 => \serial_data_staging_2_reg[12]_i_6_n_0\,
      I2 => \serial_data_staging_2[0]_i_3_n_0\,
      I3 => \serial_data_staging_2_reg[12]_i_7_n_0\,
      I4 => \pad_count_2_reg_n_0_[3]\,
      I5 => \serial_data_staging_2_reg[12]_i_8_n_0\,
      O => \serial_data_staging_2[12]_i_3_n_0\
    );
\serial_data_staging_2[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data89(4),
      I1 => data87(4),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data85(4),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data83(4),
      O => \serial_data_staging_2[12]_i_4_n_0\
    );
\serial_data_staging_2[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data73(4),
      I1 => data71(4),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data69(4),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data67(4),
      O => \serial_data_staging_2[12]_i_9_n_0\
    );
\serial_data_staging_2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => \serial_data_staging_2_reg_n_0_[0]\,
      I1 => \xfer_state__0\(1),
      I2 => \serial_data_staging_2[1]_i_2_n_0\,
      I3 => \pad_count_2_reg_n_0_[5]\,
      I4 => \serial_data_staging_2[1]_i_3_n_0\,
      O => serial_data_staging_2(1)
    );
\serial_data_staging_2[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[31][1]\,
      I1 => \gpio_configure_reg_n_0_[30][1]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[29][1]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[28][1]\,
      O => \serial_data_staging_2[1]_i_10_n_0\
    );
\serial_data_staging_2[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[19][1]\,
      I1 => \gpio_configure_reg_n_0_[18][1]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[17][1]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[16][1]\,
      O => \serial_data_staging_2[1]_i_11_n_0\
    );
\serial_data_staging_2[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[23][1]\,
      I1 => \gpio_configure_reg_n_0_[22][1]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[21][1]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[20][1]\,
      O => \serial_data_staging_2[1]_i_12_n_0\
    );
\serial_data_staging_2[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[11][1]\,
      I1 => \gpio_configure_reg_n_0_[10][1]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[9][1]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[8][1]\,
      O => \serial_data_staging_2[1]_i_13_n_0\
    );
\serial_data_staging_2[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[15][1]\,
      I1 => \gpio_configure_reg_n_0_[14][1]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[13][1]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[12][1]\,
      O => \serial_data_staging_2[1]_i_14_n_0\
    );
\serial_data_staging_2[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[3][1]\,
      I1 => \gpio_configure_reg_n_0_[2][1]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[1][1]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[0][1]\,
      O => \serial_data_staging_2[1]_i_15_n_0\
    );
\serial_data_staging_2[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[7][1]\,
      I1 => \gpio_configure_reg_n_0_[6][1]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[5][1]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[4][1]\,
      O => \serial_data_staging_2[1]_i_16_n_0\
    );
\serial_data_staging_2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[37][1]\,
      I1 => \pad_count_2_reg_n_0_[0]\,
      I2 => \gpio_configure_reg_n_0_[36][1]\,
      I3 => \serial_data_staging_2[0]_i_3_n_0\,
      I4 => \serial_data_staging_2[1]_i_4_n_0\,
      O => \serial_data_staging_2[1]_i_2_n_0\
    );
\serial_data_staging_2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \serial_data_staging_2_reg[1]_i_5_n_0\,
      I1 => \serial_data_staging_2_reg[1]_i_6_n_0\,
      I2 => \serial_data_staging_2[0]_i_3_n_0\,
      I3 => \serial_data_staging_2_reg[1]_i_7_n_0\,
      I4 => \pad_count_2_reg_n_0_[3]\,
      I5 => \serial_data_staging_2_reg[1]_i_8_n_0\,
      O => \serial_data_staging_2[1]_i_3_n_0\
    );
\serial_data_staging_2[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[35][1]\,
      I1 => \gpio_configure_reg_n_0_[34][1]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[33][1]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[32][1]\,
      O => \serial_data_staging_2[1]_i_4_n_0\
    );
\serial_data_staging_2[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[27][1]\,
      I1 => \gpio_configure_reg_n_0_[26][1]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[25][1]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[24][1]\,
      O => \serial_data_staging_2[1]_i_9_n_0\
    );
\serial_data_staging_2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => \serial_data_staging_2_reg_n_0_[1]\,
      I1 => \xfer_state__0\(1),
      I2 => \serial_data_staging_2[2]_i_2_n_0\,
      I3 => \pad_count_2_reg_n_0_[5]\,
      I4 => \serial_data_staging_2[2]_i_3_n_0\,
      O => serial_data_staging_2(2)
    );
\serial_data_staging_2[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[31][2]\,
      I1 => \gpio_configure_reg_n_0_[30][2]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[29][2]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[28][2]\,
      O => \serial_data_staging_2[2]_i_10_n_0\
    );
\serial_data_staging_2[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[19][2]\,
      I1 => \gpio_configure_reg_n_0_[18][2]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[17][2]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[16][2]\,
      O => \serial_data_staging_2[2]_i_11_n_0\
    );
\serial_data_staging_2[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[23][2]\,
      I1 => \gpio_configure_reg_n_0_[22][2]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[21][2]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[20][2]\,
      O => \serial_data_staging_2[2]_i_12_n_0\
    );
\serial_data_staging_2[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[11][2]\,
      I1 => \gpio_configure_reg_n_0_[10][2]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[9][2]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[8][2]\,
      O => \serial_data_staging_2[2]_i_13_n_0\
    );
\serial_data_staging_2[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[15][2]\,
      I1 => \gpio_configure_reg_n_0_[14][2]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[13][2]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[12][2]\,
      O => \serial_data_staging_2[2]_i_14_n_0\
    );
\serial_data_staging_2[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[3][2]\,
      I1 => \gpio_configure_reg_n_0_[2][2]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[1][2]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[0][2]\,
      O => \serial_data_staging_2[2]_i_15_n_0\
    );
\serial_data_staging_2[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[7][2]\,
      I1 => \gpio_configure_reg_n_0_[6][2]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[5][2]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[4][2]\,
      O => \serial_data_staging_2[2]_i_16_n_0\
    );
\serial_data_staging_2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[37][2]\,
      I1 => \pad_count_2_reg_n_0_[0]\,
      I2 => \gpio_configure_reg_n_0_[36][2]\,
      I3 => \serial_data_staging_2[0]_i_3_n_0\,
      I4 => \serial_data_staging_2[2]_i_4_n_0\,
      O => \serial_data_staging_2[2]_i_2_n_0\
    );
\serial_data_staging_2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \serial_data_staging_2_reg[2]_i_5_n_0\,
      I1 => \serial_data_staging_2_reg[2]_i_6_n_0\,
      I2 => \serial_data_staging_2[0]_i_3_n_0\,
      I3 => \serial_data_staging_2_reg[2]_i_7_n_0\,
      I4 => \pad_count_2_reg_n_0_[3]\,
      I5 => \serial_data_staging_2_reg[2]_i_8_n_0\,
      O => \serial_data_staging_2[2]_i_3_n_0\
    );
\serial_data_staging_2[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[35][2]\,
      I1 => \gpio_configure_reg_n_0_[34][2]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[33][2]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[32][2]\,
      O => \serial_data_staging_2[2]_i_4_n_0\
    );
\serial_data_staging_2[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[27][2]\,
      I1 => \gpio_configure_reg_n_0_[26][2]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[25][2]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[24][2]\,
      O => \serial_data_staging_2[2]_i_9_n_0\
    );
\serial_data_staging_2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => \serial_data_staging_2_reg_n_0_[2]\,
      I1 => \xfer_state__0\(1),
      I2 => \serial_data_staging_2[3]_i_2_n_0\,
      I3 => \pad_count_2_reg_n_0_[5]\,
      I4 => \serial_data_staging_2[3]_i_3_n_0\,
      O => serial_data_staging_2(3)
    );
\serial_data_staging_2[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_33_in,
      I1 => p_32_in,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => p_31_in,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => p_30_in,
      O => \serial_data_staging_2[3]_i_10_n_0\
    );
\serial_data_staging_2[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_21_in,
      I1 => \gpio_configure_reg_n_0_[18][3]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[17][3]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[16][3]\,
      O => \serial_data_staging_2[3]_i_11_n_0\
    );
\serial_data_staging_2[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_25_in,
      I1 => p_24_in,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => p_23_in,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => p_22_in,
      O => \serial_data_staging_2[3]_i_12_n_0\
    );
\serial_data_staging_2[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[11][3]\,
      I1 => \gpio_configure_reg_n_0_[10][3]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[9][3]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[8][3]\,
      O => \serial_data_staging_2[3]_i_13_n_0\
    );
\serial_data_staging_2[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[15][3]\,
      I1 => \gpio_configure_reg_n_0_[14][3]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[13][3]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[12][3]\,
      O => \serial_data_staging_2[3]_i_14_n_0\
    );
\serial_data_staging_2[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[3][3]\,
      I1 => p_5_in,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[1][3]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \^gpio_configure_reg[0][3]_0\(0),
      O => \serial_data_staging_2[3]_i_15_n_0\
    );
\serial_data_staging_2[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[7][3]\,
      I1 => \gpio_configure_reg_n_0_[6][3]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => p_7_in,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[4][3]\,
      O => \serial_data_staging_2[3]_i_16_n_0\
    );
\serial_data_staging_2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^gpio_configure_reg[37][3]_0\(0),
      I1 => \pad_count_2_reg_n_0_[0]\,
      I2 => \^gpio_configure_reg[36][3]_0\(0),
      I3 => \serial_data_staging_2[0]_i_3_n_0\,
      I4 => \serial_data_staging_2[3]_i_4_n_0\,
      O => \serial_data_staging_2[3]_i_2_n_0\
    );
\serial_data_staging_2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \serial_data_staging_2_reg[3]_i_5_n_0\,
      I1 => \serial_data_staging_2_reg[3]_i_6_n_0\,
      I2 => \serial_data_staging_2[0]_i_3_n_0\,
      I3 => \serial_data_staging_2_reg[3]_i_7_n_0\,
      I4 => \pad_count_2_reg_n_0_[3]\,
      I5 => \serial_data_staging_2_reg[3]_i_8_n_0\,
      O => \serial_data_staging_2[3]_i_3_n_0\
    );
\serial_data_staging_2[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gpio_configure_reg[35][3]_0\(0),
      I1 => p_36_in,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => p_35_in,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => p_34_in,
      O => \serial_data_staging_2[3]_i_4_n_0\
    );
\serial_data_staging_2[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_29_in,
      I1 => p_28_in,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => p_27_in,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => p_26_in,
      O => \serial_data_staging_2[3]_i_9_n_0\
    );
\serial_data_staging_2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => \serial_data_staging_2_reg_n_0_[3]\,
      I1 => \xfer_state__0\(1),
      I2 => \serial_data_staging_2[4]_i_2_n_0\,
      I3 => \pad_count_2_reg_n_0_[5]\,
      I4 => \serial_data_staging_2[4]_i_3_n_0\,
      O => serial_data_staging_2(4)
    );
\serial_data_staging_2[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[31][4]\,
      I1 => \gpio_configure_reg_n_0_[30][4]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[29][4]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[28][4]\,
      O => \serial_data_staging_2[4]_i_10_n_0\
    );
\serial_data_staging_2[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[19][4]\,
      I1 => \gpio_configure_reg_n_0_[18][4]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[17][4]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[16][4]\,
      O => \serial_data_staging_2[4]_i_11_n_0\
    );
\serial_data_staging_2[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[23][4]\,
      I1 => \gpio_configure_reg_n_0_[22][4]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[21][4]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[20][4]\,
      O => \serial_data_staging_2[4]_i_12_n_0\
    );
\serial_data_staging_2[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[11][4]\,
      I1 => \gpio_configure_reg_n_0_[10][4]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[9][4]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[8][4]\,
      O => \serial_data_staging_2[4]_i_13_n_0\
    );
\serial_data_staging_2[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[15][4]\,
      I1 => \gpio_configure_reg_n_0_[14][4]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[13][4]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[12][4]\,
      O => \serial_data_staging_2[4]_i_14_n_0\
    );
\serial_data_staging_2[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[3][4]\,
      I1 => \gpio_configure_reg_n_0_[2][4]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[1][4]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[0][4]\,
      O => \serial_data_staging_2[4]_i_15_n_0\
    );
\serial_data_staging_2[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[7][4]\,
      I1 => \gpio_configure_reg_n_0_[6][4]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[5][4]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[4][4]\,
      O => \serial_data_staging_2[4]_i_16_n_0\
    );
\serial_data_staging_2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[37][4]\,
      I1 => \pad_count_2_reg_n_0_[0]\,
      I2 => \gpio_configure_reg_n_0_[36][4]\,
      I3 => \serial_data_staging_2[0]_i_3_n_0\,
      I4 => \serial_data_staging_2[4]_i_4_n_0\,
      O => \serial_data_staging_2[4]_i_2_n_0\
    );
\serial_data_staging_2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \serial_data_staging_2_reg[4]_i_5_n_0\,
      I1 => \serial_data_staging_2_reg[4]_i_6_n_0\,
      I2 => \serial_data_staging_2[0]_i_3_n_0\,
      I3 => \serial_data_staging_2_reg[4]_i_7_n_0\,
      I4 => \pad_count_2_reg_n_0_[3]\,
      I5 => \serial_data_staging_2_reg[4]_i_8_n_0\,
      O => \serial_data_staging_2[4]_i_3_n_0\
    );
\serial_data_staging_2[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[35][4]\,
      I1 => \gpio_configure_reg_n_0_[34][4]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[33][4]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[32][4]\,
      O => \serial_data_staging_2[4]_i_4_n_0\
    );
\serial_data_staging_2[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[27][4]\,
      I1 => \gpio_configure_reg_n_0_[26][4]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[25][4]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[24][4]\,
      O => \serial_data_staging_2[4]_i_9_n_0\
    );
\serial_data_staging_2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => \serial_data_staging_2_reg_n_0_[4]\,
      I1 => \xfer_state__0\(1),
      I2 => \serial_data_staging_2[5]_i_2_n_0\,
      I3 => \pad_count_2_reg_n_0_[5]\,
      I4 => \serial_data_staging_2[5]_i_3_n_0\,
      O => serial_data_staging_2(5)
    );
\serial_data_staging_2[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[31][5]\,
      I1 => \gpio_configure_reg_n_0_[30][5]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[29][5]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[28][5]\,
      O => \serial_data_staging_2[5]_i_10_n_0\
    );
\serial_data_staging_2[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[19][5]\,
      I1 => \gpio_configure_reg_n_0_[18][5]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[17][5]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[16][5]\,
      O => \serial_data_staging_2[5]_i_11_n_0\
    );
\serial_data_staging_2[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[23][5]\,
      I1 => \gpio_configure_reg_n_0_[22][5]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[21][5]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[20][5]\,
      O => \serial_data_staging_2[5]_i_12_n_0\
    );
\serial_data_staging_2[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[11][5]\,
      I1 => \gpio_configure_reg_n_0_[10][5]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[9][5]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[8][5]\,
      O => \serial_data_staging_2[5]_i_13_n_0\
    );
\serial_data_staging_2[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[15][5]\,
      I1 => \gpio_configure_reg_n_0_[14][5]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[13][5]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[12][5]\,
      O => \serial_data_staging_2[5]_i_14_n_0\
    );
\serial_data_staging_2[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[3][5]\,
      I1 => \gpio_configure_reg_n_0_[2][5]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[1][5]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[0][5]\,
      O => \serial_data_staging_2[5]_i_15_n_0\
    );
\serial_data_staging_2[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[7][5]\,
      I1 => \gpio_configure_reg_n_0_[6][5]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[5][5]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[4][5]\,
      O => \serial_data_staging_2[5]_i_16_n_0\
    );
\serial_data_staging_2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[37][5]\,
      I1 => \pad_count_2_reg_n_0_[0]\,
      I2 => \gpio_configure_reg_n_0_[36][5]\,
      I3 => \serial_data_staging_2[0]_i_3_n_0\,
      I4 => \serial_data_staging_2[5]_i_4_n_0\,
      O => \serial_data_staging_2[5]_i_2_n_0\
    );
\serial_data_staging_2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \serial_data_staging_2_reg[5]_i_5_n_0\,
      I1 => \serial_data_staging_2_reg[5]_i_6_n_0\,
      I2 => \serial_data_staging_2[0]_i_3_n_0\,
      I3 => \serial_data_staging_2_reg[5]_i_7_n_0\,
      I4 => \pad_count_2_reg_n_0_[3]\,
      I5 => \serial_data_staging_2_reg[5]_i_8_n_0\,
      O => \serial_data_staging_2[5]_i_3_n_0\
    );
\serial_data_staging_2[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[35][5]\,
      I1 => \gpio_configure_reg_n_0_[34][5]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[33][5]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[32][5]\,
      O => \serial_data_staging_2[5]_i_4_n_0\
    );
\serial_data_staging_2[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[27][5]\,
      I1 => \gpio_configure_reg_n_0_[26][5]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[25][5]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[24][5]\,
      O => \serial_data_staging_2[5]_i_9_n_0\
    );
\serial_data_staging_2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => \serial_data_staging_2_reg_n_0_[5]\,
      I1 => \xfer_state__0\(1),
      I2 => \serial_data_staging_2[6]_i_2_n_0\,
      I3 => \pad_count_2_reg_n_0_[5]\,
      I4 => \serial_data_staging_2[6]_i_3_n_0\,
      O => serial_data_staging_2(6)
    );
\serial_data_staging_2[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[31][6]\,
      I1 => \gpio_configure_reg_n_0_[30][6]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[29][6]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[28][6]\,
      O => \serial_data_staging_2[6]_i_10_n_0\
    );
\serial_data_staging_2[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[19][6]\,
      I1 => \gpio_configure_reg_n_0_[18][6]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[17][6]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[16][6]\,
      O => \serial_data_staging_2[6]_i_11_n_0\
    );
\serial_data_staging_2[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[23][6]\,
      I1 => \gpio_configure_reg_n_0_[22][6]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[21][6]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[20][6]\,
      O => \serial_data_staging_2[6]_i_12_n_0\
    );
\serial_data_staging_2[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[11][6]\,
      I1 => \gpio_configure_reg_n_0_[10][6]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[9][6]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[8][6]\,
      O => \serial_data_staging_2[6]_i_13_n_0\
    );
\serial_data_staging_2[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[15][6]\,
      I1 => \gpio_configure_reg_n_0_[14][6]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[13][6]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[12][6]\,
      O => \serial_data_staging_2[6]_i_14_n_0\
    );
\serial_data_staging_2[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[3][6]\,
      I1 => \gpio_configure_reg_n_0_[2][6]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[1][6]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[0][6]\,
      O => \serial_data_staging_2[6]_i_15_n_0\
    );
\serial_data_staging_2[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[7][6]\,
      I1 => \gpio_configure_reg_n_0_[6][6]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[5][6]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[4][6]\,
      O => \serial_data_staging_2[6]_i_16_n_0\
    );
\serial_data_staging_2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[37][6]\,
      I1 => \pad_count_2_reg_n_0_[0]\,
      I2 => \gpio_configure_reg_n_0_[36][6]\,
      I3 => \serial_data_staging_2[0]_i_3_n_0\,
      I4 => \serial_data_staging_2[6]_i_4_n_0\,
      O => \serial_data_staging_2[6]_i_2_n_0\
    );
\serial_data_staging_2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \serial_data_staging_2_reg[6]_i_5_n_0\,
      I1 => \serial_data_staging_2_reg[6]_i_6_n_0\,
      I2 => \serial_data_staging_2[0]_i_3_n_0\,
      I3 => \serial_data_staging_2_reg[6]_i_7_n_0\,
      I4 => \pad_count_2_reg_n_0_[3]\,
      I5 => \serial_data_staging_2_reg[6]_i_8_n_0\,
      O => \serial_data_staging_2[6]_i_3_n_0\
    );
\serial_data_staging_2[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[35][6]\,
      I1 => \gpio_configure_reg_n_0_[34][6]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[33][6]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[32][6]\,
      O => \serial_data_staging_2[6]_i_4_n_0\
    );
\serial_data_staging_2[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[27][6]\,
      I1 => \gpio_configure_reg_n_0_[26][6]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[25][6]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[24][6]\,
      O => \serial_data_staging_2[6]_i_9_n_0\
    );
\serial_data_staging_2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => \serial_data_staging_2_reg_n_0_[6]\,
      I1 => \xfer_state__0\(1),
      I2 => \serial_data_staging_2[7]_i_2_n_0\,
      I3 => \pad_count_2_reg_n_0_[5]\,
      I4 => \serial_data_staging_2[7]_i_3_n_0\,
      O => serial_data_staging_2(7)
    );
\serial_data_staging_2[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[31][7]\,
      I1 => \gpio_configure_reg_n_0_[30][7]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[29][7]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[28][7]\,
      O => \serial_data_staging_2[7]_i_10_n_0\
    );
\serial_data_staging_2[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[19][7]\,
      I1 => \gpio_configure_reg_n_0_[18][7]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[17][7]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[16][7]\,
      O => \serial_data_staging_2[7]_i_11_n_0\
    );
\serial_data_staging_2[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[23][7]\,
      I1 => \gpio_configure_reg_n_0_[22][7]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[21][7]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[20][7]\,
      O => \serial_data_staging_2[7]_i_12_n_0\
    );
\serial_data_staging_2[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[11][7]\,
      I1 => \gpio_configure_reg_n_0_[10][7]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[9][7]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[8][7]\,
      O => \serial_data_staging_2[7]_i_13_n_0\
    );
\serial_data_staging_2[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[15][7]\,
      I1 => \gpio_configure_reg_n_0_[14][7]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[13][7]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[12][7]\,
      O => \serial_data_staging_2[7]_i_14_n_0\
    );
\serial_data_staging_2[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[3][7]\,
      I1 => \gpio_configure_reg_n_0_[2][7]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[1][7]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[0][7]\,
      O => \serial_data_staging_2[7]_i_15_n_0\
    );
\serial_data_staging_2[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[7][7]\,
      I1 => \gpio_configure_reg_n_0_[6][7]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[5][7]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[4][7]\,
      O => \serial_data_staging_2[7]_i_16_n_0\
    );
\serial_data_staging_2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[37][7]\,
      I1 => \pad_count_2_reg_n_0_[0]\,
      I2 => \gpio_configure_reg_n_0_[36][7]\,
      I3 => \serial_data_staging_2[0]_i_3_n_0\,
      I4 => \serial_data_staging_2[7]_i_4_n_0\,
      O => \serial_data_staging_2[7]_i_2_n_0\
    );
\serial_data_staging_2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \serial_data_staging_2_reg[7]_i_5_n_0\,
      I1 => \serial_data_staging_2_reg[7]_i_6_n_0\,
      I2 => \serial_data_staging_2[0]_i_3_n_0\,
      I3 => \serial_data_staging_2_reg[7]_i_7_n_0\,
      I4 => \pad_count_2_reg_n_0_[3]\,
      I5 => \serial_data_staging_2_reg[7]_i_8_n_0\,
      O => \serial_data_staging_2[7]_i_3_n_0\
    );
\serial_data_staging_2[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[35][7]\,
      I1 => \gpio_configure_reg_n_0_[34][7]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[33][7]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[32][7]\,
      O => \serial_data_staging_2[7]_i_4_n_0\
    );
\serial_data_staging_2[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpio_configure_reg_n_0_[27][7]\,
      I1 => \gpio_configure_reg_n_0_[26][7]\,
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => \gpio_configure_reg_n_0_[25][7]\,
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => \gpio_configure_reg_n_0_[24][7]\,
      O => \serial_data_staging_2[7]_i_9_n_0\
    );
\serial_data_staging_2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => \serial_data_staging_2_reg_n_0_[7]\,
      I1 => \xfer_state__0\(1),
      I2 => \serial_data_staging_2[8]_i_2_n_0\,
      I3 => \pad_count_2_reg_n_0_[5]\,
      I4 => \serial_data_staging_2[8]_i_3_n_0\,
      O => serial_data_staging_2(8)
    );
\serial_data_staging_2[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data81(0),
      I1 => data79(0),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data77(0),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data75(0),
      O => \serial_data_staging_2[8]_i_10_n_0\
    );
\serial_data_staging_2[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data57(0),
      I1 => data55(0),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data53(0),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data51(0),
      O => \serial_data_staging_2[8]_i_11_n_0\
    );
\serial_data_staging_2[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data65(0),
      I1 => data63(0),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data61(0),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data59(0),
      O => \serial_data_staging_2[8]_i_12_n_0\
    );
\serial_data_staging_2[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data41(0),
      I1 => data39(0),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data37(0),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data35(0),
      O => \serial_data_staging_2[8]_i_13_n_0\
    );
\serial_data_staging_2[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data49(0),
      I1 => data47(0),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data45(0),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data43(0),
      O => \serial_data_staging_2[8]_i_14_n_0\
    );
\serial_data_staging_2[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data25(0),
      I1 => data23(0),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data21(0),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data19(0),
      O => \serial_data_staging_2[8]_i_15_n_0\
    );
\serial_data_staging_2[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data33(0),
      I1 => data31(0),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data29(0),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data27(0),
      O => \serial_data_staging_2[8]_i_16_n_0\
    );
\serial_data_staging_2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data93(0),
      I1 => \pad_count_2_reg_n_0_[0]\,
      I2 => data91(0),
      I3 => \serial_data_staging_2[0]_i_3_n_0\,
      I4 => \serial_data_staging_2[8]_i_4_n_0\,
      O => \serial_data_staging_2[8]_i_2_n_0\
    );
\serial_data_staging_2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \serial_data_staging_2_reg[8]_i_5_n_0\,
      I1 => \serial_data_staging_2_reg[8]_i_6_n_0\,
      I2 => \serial_data_staging_2[0]_i_3_n_0\,
      I3 => \serial_data_staging_2_reg[8]_i_7_n_0\,
      I4 => \pad_count_2_reg_n_0_[3]\,
      I5 => \serial_data_staging_2_reg[8]_i_8_n_0\,
      O => \serial_data_staging_2[8]_i_3_n_0\
    );
\serial_data_staging_2[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data89(0),
      I1 => data87(0),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data85(0),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data83(0),
      O => \serial_data_staging_2[8]_i_4_n_0\
    );
\serial_data_staging_2[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data73(0),
      I1 => data71(0),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data69(0),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data67(0),
      O => \serial_data_staging_2[8]_i_9_n_0\
    );
\serial_data_staging_2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => \serial_data_staging_2_reg_n_0_[8]\,
      I1 => \xfer_state__0\(1),
      I2 => \serial_data_staging_2[9]_i_2_n_0\,
      I3 => \pad_count_2_reg_n_0_[5]\,
      I4 => \serial_data_staging_2[9]_i_3_n_0\,
      O => serial_data_staging_2(9)
    );
\serial_data_staging_2[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data81(1),
      I1 => data79(1),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data77(1),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data75(1),
      O => \serial_data_staging_2[9]_i_10_n_0\
    );
\serial_data_staging_2[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data57(1),
      I1 => data55(1),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data53(1),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data51(1),
      O => \serial_data_staging_2[9]_i_11_n_0\
    );
\serial_data_staging_2[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data65(1),
      I1 => data63(1),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data61(1),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data59(1),
      O => \serial_data_staging_2[9]_i_12_n_0\
    );
\serial_data_staging_2[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data41(1),
      I1 => data39(1),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data37(1),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data35(1),
      O => \serial_data_staging_2[9]_i_13_n_0\
    );
\serial_data_staging_2[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data49(1),
      I1 => data47(1),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data45(1),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data43(1),
      O => \serial_data_staging_2[9]_i_14_n_0\
    );
\serial_data_staging_2[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data25(1),
      I1 => data23(1),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data21(1),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data19(1),
      O => \serial_data_staging_2[9]_i_15_n_0\
    );
\serial_data_staging_2[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data33(1),
      I1 => data31(1),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data29(1),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data27(1),
      O => \serial_data_staging_2[9]_i_16_n_0\
    );
\serial_data_staging_2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data93(1),
      I1 => \pad_count_2_reg_n_0_[0]\,
      I2 => data91(1),
      I3 => \serial_data_staging_2[0]_i_3_n_0\,
      I4 => \serial_data_staging_2[9]_i_4_n_0\,
      O => \serial_data_staging_2[9]_i_2_n_0\
    );
\serial_data_staging_2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \serial_data_staging_2_reg[9]_i_5_n_0\,
      I1 => \serial_data_staging_2_reg[9]_i_6_n_0\,
      I2 => \serial_data_staging_2[0]_i_3_n_0\,
      I3 => \serial_data_staging_2_reg[9]_i_7_n_0\,
      I4 => \pad_count_2_reg_n_0_[3]\,
      I5 => \serial_data_staging_2_reg[9]_i_8_n_0\,
      O => \serial_data_staging_2[9]_i_3_n_0\
    );
\serial_data_staging_2[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data89(1),
      I1 => data87(1),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data85(1),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data83(1),
      O => \serial_data_staging_2[9]_i_4_n_0\
    );
\serial_data_staging_2[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data73(1),
      I1 => data71(1),
      I2 => \pad_count_2_reg_n_0_[1]\,
      I3 => data69(1),
      I4 => \pad_count_2_reg_n_0_[0]\,
      I5 => data67(1),
      O => \serial_data_staging_2[9]_i_9_n_0\
    );
\serial_data_staging_2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \serial_data_staging_1[12]_i_1_n_0\,
      CLR => pad_flash_csb_oeb0,
      D => serial_data_staging_2(0),
      Q => \serial_data_staging_2_reg_n_0_[0]\
    );
\serial_data_staging_2_reg[0]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \serial_data_staging_2_reg[0]_i_6_n_0\,
      I1 => \serial_data_staging_2_reg[0]_i_7_n_0\,
      O => \serial_data_staging_2_reg[0]_i_2_n_0\,
      S => \pad_count_2_reg_n_0_[3]\
    );
\serial_data_staging_2_reg[0]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \serial_data_staging_2_reg[0]_i_8_n_0\,
      I1 => \serial_data_staging_2_reg[0]_i_9_n_0\,
      O => \serial_data_staging_2_reg[0]_i_4_n_0\,
      S => \pad_count_2_reg_n_0_[3]\
    );
\serial_data_staging_2_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[0]_i_11_n_0\,
      I1 => \serial_data_staging_2[0]_i_12_n_0\,
      O => \serial_data_staging_2_reg[0]_i_6_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[0]_i_13_n_0\,
      I1 => \serial_data_staging_2[0]_i_14_n_0\,
      O => \serial_data_staging_2_reg[0]_i_7_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[0]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[0]_i_15_n_0\,
      I1 => \serial_data_staging_2[0]_i_16_n_0\,
      O => \serial_data_staging_2_reg[0]_i_8_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[0]_i_17_n_0\,
      I1 => \serial_data_staging_2[0]_i_18_n_0\,
      O => \serial_data_staging_2_reg[0]_i_9_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \serial_data_staging_1[12]_i_1_n_0\,
      CLR => pad_flash_csb_oeb0,
      D => serial_data_staging_2(10),
      Q => \serial_data_staging_2_reg_n_0_[10]\
    );
\serial_data_staging_2_reg[10]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[10]_i_9_n_0\,
      I1 => \serial_data_staging_2[10]_i_10_n_0\,
      O => \serial_data_staging_2_reg[10]_i_5_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[10]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[10]_i_11_n_0\,
      I1 => \serial_data_staging_2[10]_i_12_n_0\,
      O => \serial_data_staging_2_reg[10]_i_6_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[10]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[10]_i_13_n_0\,
      I1 => \serial_data_staging_2[10]_i_14_n_0\,
      O => \serial_data_staging_2_reg[10]_i_7_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[10]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[10]_i_15_n_0\,
      I1 => \serial_data_staging_2[10]_i_16_n_0\,
      O => \serial_data_staging_2_reg[10]_i_8_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \serial_data_staging_1[12]_i_1_n_0\,
      CLR => pad_flash_csb_oeb0,
      D => serial_data_staging_2(11),
      Q => \serial_data_staging_2_reg_n_0_[11]\
    );
\serial_data_staging_2_reg[11]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[11]_i_9_n_0\,
      I1 => \serial_data_staging_2[11]_i_10_n_0\,
      O => \serial_data_staging_2_reg[11]_i_5_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[11]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[11]_i_11_n_0\,
      I1 => \serial_data_staging_2[11]_i_12_n_0\,
      O => \serial_data_staging_2_reg[11]_i_6_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[11]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[11]_i_13_n_0\,
      I1 => \serial_data_staging_2[11]_i_14_n_0\,
      O => \serial_data_staging_2_reg[11]_i_7_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[11]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[11]_i_15_n_0\,
      I1 => \serial_data_staging_2[11]_i_16_n_0\,
      O => \serial_data_staging_2_reg[11]_i_8_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \serial_data_staging_1[12]_i_1_n_0\,
      CLR => pad_flash_csb_oeb0,
      D => serial_data_staging_2(12),
      Q => \serial_data_staging_2_reg_n_0_[12]\
    );
\serial_data_staging_2_reg[12]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[12]_i_9_n_0\,
      I1 => \serial_data_staging_2[12]_i_10_n_0\,
      O => \serial_data_staging_2_reg[12]_i_5_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[12]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[12]_i_11_n_0\,
      I1 => \serial_data_staging_2[12]_i_12_n_0\,
      O => \serial_data_staging_2_reg[12]_i_6_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[12]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[12]_i_13_n_0\,
      I1 => \serial_data_staging_2[12]_i_14_n_0\,
      O => \serial_data_staging_2_reg[12]_i_7_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[12]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[12]_i_15_n_0\,
      I1 => \serial_data_staging_2[12]_i_16_n_0\,
      O => \serial_data_staging_2_reg[12]_i_8_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \serial_data_staging_1[12]_i_1_n_0\,
      CLR => pad_flash_csb_oeb0,
      D => serial_data_staging_2(1),
      Q => \serial_data_staging_2_reg_n_0_[1]\
    );
\serial_data_staging_2_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[1]_i_9_n_0\,
      I1 => \serial_data_staging_2[1]_i_10_n_0\,
      O => \serial_data_staging_2_reg[1]_i_5_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[1]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[1]_i_11_n_0\,
      I1 => \serial_data_staging_2[1]_i_12_n_0\,
      O => \serial_data_staging_2_reg[1]_i_6_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[1]_i_13_n_0\,
      I1 => \serial_data_staging_2[1]_i_14_n_0\,
      O => \serial_data_staging_2_reg[1]_i_7_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[1]_i_15_n_0\,
      I1 => \serial_data_staging_2[1]_i_16_n_0\,
      O => \serial_data_staging_2_reg[1]_i_8_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \serial_data_staging_1[12]_i_1_n_0\,
      CLR => pad_flash_csb_oeb0,
      D => serial_data_staging_2(2),
      Q => \serial_data_staging_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[2]_i_9_n_0\,
      I1 => \serial_data_staging_2[2]_i_10_n_0\,
      O => \serial_data_staging_2_reg[2]_i_5_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[2]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[2]_i_11_n_0\,
      I1 => \serial_data_staging_2[2]_i_12_n_0\,
      O => \serial_data_staging_2_reg[2]_i_6_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[2]_i_13_n_0\,
      I1 => \serial_data_staging_2[2]_i_14_n_0\,
      O => \serial_data_staging_2_reg[2]_i_7_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[2]_i_15_n_0\,
      I1 => \serial_data_staging_2[2]_i_16_n_0\,
      O => \serial_data_staging_2_reg[2]_i_8_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \serial_data_staging_1[12]_i_1_n_0\,
      CLR => pad_flash_csb_oeb0,
      D => serial_data_staging_2(3),
      Q => \serial_data_staging_2_reg_n_0_[3]\
    );
\serial_data_staging_2_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[3]_i_9_n_0\,
      I1 => \serial_data_staging_2[3]_i_10_n_0\,
      O => \serial_data_staging_2_reg[3]_i_5_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[3]_i_11_n_0\,
      I1 => \serial_data_staging_2[3]_i_12_n_0\,
      O => \serial_data_staging_2_reg[3]_i_6_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[3]_i_13_n_0\,
      I1 => \serial_data_staging_2[3]_i_14_n_0\,
      O => \serial_data_staging_2_reg[3]_i_7_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[3]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[3]_i_15_n_0\,
      I1 => \serial_data_staging_2[3]_i_16_n_0\,
      O => \serial_data_staging_2_reg[3]_i_8_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \serial_data_staging_1[12]_i_1_n_0\,
      CLR => pad_flash_csb_oeb0,
      D => serial_data_staging_2(4),
      Q => \serial_data_staging_2_reg_n_0_[4]\
    );
\serial_data_staging_2_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[4]_i_9_n_0\,
      I1 => \serial_data_staging_2[4]_i_10_n_0\,
      O => \serial_data_staging_2_reg[4]_i_5_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[4]_i_11_n_0\,
      I1 => \serial_data_staging_2[4]_i_12_n_0\,
      O => \serial_data_staging_2_reg[4]_i_6_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[4]_i_13_n_0\,
      I1 => \serial_data_staging_2[4]_i_14_n_0\,
      O => \serial_data_staging_2_reg[4]_i_7_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[4]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[4]_i_15_n_0\,
      I1 => \serial_data_staging_2[4]_i_16_n_0\,
      O => \serial_data_staging_2_reg[4]_i_8_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \serial_data_staging_1[12]_i_1_n_0\,
      CLR => pad_flash_csb_oeb0,
      D => serial_data_staging_2(5),
      Q => \serial_data_staging_2_reg_n_0_[5]\
    );
\serial_data_staging_2_reg[5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[5]_i_9_n_0\,
      I1 => \serial_data_staging_2[5]_i_10_n_0\,
      O => \serial_data_staging_2_reg[5]_i_5_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[5]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[5]_i_11_n_0\,
      I1 => \serial_data_staging_2[5]_i_12_n_0\,
      O => \serial_data_staging_2_reg[5]_i_6_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[5]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[5]_i_13_n_0\,
      I1 => \serial_data_staging_2[5]_i_14_n_0\,
      O => \serial_data_staging_2_reg[5]_i_7_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[5]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[5]_i_15_n_0\,
      I1 => \serial_data_staging_2[5]_i_16_n_0\,
      O => \serial_data_staging_2_reg[5]_i_8_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \serial_data_staging_1[12]_i_1_n_0\,
      CLR => pad_flash_csb_oeb0,
      D => serial_data_staging_2(6),
      Q => \serial_data_staging_2_reg_n_0_[6]\
    );
\serial_data_staging_2_reg[6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[6]_i_9_n_0\,
      I1 => \serial_data_staging_2[6]_i_10_n_0\,
      O => \serial_data_staging_2_reg[6]_i_5_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[6]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[6]_i_11_n_0\,
      I1 => \serial_data_staging_2[6]_i_12_n_0\,
      O => \serial_data_staging_2_reg[6]_i_6_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[6]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[6]_i_13_n_0\,
      I1 => \serial_data_staging_2[6]_i_14_n_0\,
      O => \serial_data_staging_2_reg[6]_i_7_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[6]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[6]_i_15_n_0\,
      I1 => \serial_data_staging_2[6]_i_16_n_0\,
      O => \serial_data_staging_2_reg[6]_i_8_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \serial_data_staging_1[12]_i_1_n_0\,
      CLR => pad_flash_csb_oeb0,
      D => serial_data_staging_2(7),
      Q => \serial_data_staging_2_reg_n_0_[7]\
    );
\serial_data_staging_2_reg[7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[7]_i_9_n_0\,
      I1 => \serial_data_staging_2[7]_i_10_n_0\,
      O => \serial_data_staging_2_reg[7]_i_5_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[7]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[7]_i_11_n_0\,
      I1 => \serial_data_staging_2[7]_i_12_n_0\,
      O => \serial_data_staging_2_reg[7]_i_6_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[7]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[7]_i_13_n_0\,
      I1 => \serial_data_staging_2[7]_i_14_n_0\,
      O => \serial_data_staging_2_reg[7]_i_7_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[7]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[7]_i_15_n_0\,
      I1 => \serial_data_staging_2[7]_i_16_n_0\,
      O => \serial_data_staging_2_reg[7]_i_8_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \serial_data_staging_1[12]_i_1_n_0\,
      CLR => pad_flash_csb_oeb0,
      D => serial_data_staging_2(8),
      Q => \serial_data_staging_2_reg_n_0_[8]\
    );
\serial_data_staging_2_reg[8]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[8]_i_9_n_0\,
      I1 => \serial_data_staging_2[8]_i_10_n_0\,
      O => \serial_data_staging_2_reg[8]_i_5_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[8]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[8]_i_11_n_0\,
      I1 => \serial_data_staging_2[8]_i_12_n_0\,
      O => \serial_data_staging_2_reg[8]_i_6_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[8]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[8]_i_13_n_0\,
      I1 => \serial_data_staging_2[8]_i_14_n_0\,
      O => \serial_data_staging_2_reg[8]_i_7_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[8]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[8]_i_15_n_0\,
      I1 => \serial_data_staging_2[8]_i_16_n_0\,
      O => \serial_data_staging_2_reg[8]_i_8_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \serial_data_staging_1[12]_i_1_n_0\,
      CLR => pad_flash_csb_oeb0,
      D => serial_data_staging_2(9),
      Q => \serial_data_staging_2_reg_n_0_[9]\
    );
\serial_data_staging_2_reg[9]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[9]_i_9_n_0\,
      I1 => \serial_data_staging_2[9]_i_10_n_0\,
      O => \serial_data_staging_2_reg[9]_i_5_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[9]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[9]_i_11_n_0\,
      I1 => \serial_data_staging_2[9]_i_12_n_0\,
      O => \serial_data_staging_2_reg[9]_i_6_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[9]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[9]_i_13_n_0\,
      I1 => \serial_data_staging_2[9]_i_14_n_0\,
      O => \serial_data_staging_2_reg[9]_i_7_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
\serial_data_staging_2_reg[9]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_data_staging_2[9]_i_15_n_0\,
      I1 => \serial_data_staging_2[9]_i_16_n_0\,
      O => \serial_data_staging_2_reg[9]_i_8_n_0\,
      S => \pad_count_2_reg_n_0_[2]\
    );
serial_load_pre_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FFFF00400000"
    )
        port map (
      I0 => \xfer_state__0\(1),
      I1 => \xfer_state__0\(0),
      I2 => \xfer_count_reg_n_0_[0]\,
      I3 => serial_load_pre_i_2_n_0,
      I4 => serial_clock_pre_i_2_n_0,
      I5 => serial_load_pre_reg_n_0,
      O => serial_load_pre_i_1_n_0
    );
serial_load_pre_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \xfer_count_reg_n_0_[3]\,
      I1 => \xfer_count_reg_n_0_[1]\,
      I2 => \xfer_count_reg_n_0_[2]\,
      O => serial_load_pre_i_2_n_0
    );
serial_load_pre_reg: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => pad_flash_csb_oeb0,
      D => serial_load_pre_i_1_n_0,
      Q => serial_load_pre_reg_n_0
    );
serial_resetn_pre_reg: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => pad_flash_csb_oeb0,
      D => '1',
      Q => serial_resetn_pre
    );
serial_xfer_reg: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => '1',
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_177,
      Q => serial_xfer
    );
\shift_register[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_47_in(4),
      I1 => p_47_in(1),
      I2 => serial_clock_pre_reg_n_0,
      O => \^mprj_io_loader_clock\
    );
\shift_register[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => serial_resetn_pre,
      I1 => p_47_in(1),
      I2 => p_47_in(2),
      O => serial_resetn_pre_reg_0
    );
trap_output_dest_reg: unisim.vcomponents.FDCE
     port map (
      C => csclk,
      CE => '1',
      CLR => pad_flash_csb_oeb0,
      D => hkspi_n_165,
      Q => \^trap_output_dest\
    );
wb_ack_o_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1F0"
    )
        port map (
      I0 => \FSM_onehot_wbbd_state_reg_n_0_[9]\,
      I1 => \FSM_onehot_wbbd_state_reg[0]_0\,
      I2 => \FSM_onehot_wbbd_state_reg_n_0_[8]\,
      I3 => \^hk_ack_i\,
      O => wb_ack_o_i_1_n_0
    );
wb_ack_o_reg: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => wb_ack_o_i_1_n_0,
      Q => \^hk_ack_i\
    );
\wb_dat_o_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => hkspi_n_7,
      D => hkspi_n_86,
      Q => hk_dat_i(0),
      S => '0'
    );
\wb_dat_o_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => hkspi_n_6,
      D => hkspi_n_68,
      Q => hk_dat_i(10),
      S => hkspi_n_180
    );
\wb_dat_o_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => hkspi_n_6,
      D => hkspi_n_70,
      Q => hk_dat_i(11),
      S => hkspi_n_180
    );
\wb_dat_o_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => hkspi_n_6,
      D => hkspi_n_69,
      Q => hk_dat_i(12),
      S => hkspi_n_180
    );
\wb_dat_o_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => hkspi_n_6,
      D => hkspi_n_64,
      Q => hk_dat_i(13),
      S => hkspi_n_180
    );
\wb_dat_o_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => hkspi_n_6,
      D => hkspi_n_161,
      Q => hk_dat_i(14),
      S => hkspi_n_180
    );
\wb_dat_o_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => hkspi_n_6,
      D => hkspi_n_66,
      Q => hk_dat_i(15),
      S => hkspi_n_180
    );
\wb_dat_o_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => hkspi_n_5,
      D => hkspi_n_79,
      Q => hk_dat_i(16),
      S => '0'
    );
\wb_dat_o_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => hkspi_n_5,
      D => hkspi_n_78,
      Q => hk_dat_i(17),
      S => '0'
    );
\wb_dat_o_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => hkspi_n_5,
      D => hkspi_n_77,
      Q => hk_dat_i(18),
      S => '0'
    );
\wb_dat_o_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => hkspi_n_5,
      D => hkspi_n_76,
      Q => hk_dat_i(19),
      S => '0'
    );
\wb_dat_o_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => hkspi_n_7,
      D => hkspi_n_85,
      Q => hk_dat_i(1),
      S => '0'
    );
\wb_dat_o_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => hkspi_n_5,
      D => hkspi_n_69,
      Q => hk_dat_i(20),
      S => hkspi_n_179
    );
\wb_dat_o_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => hkspi_n_5,
      D => hkspi_n_64,
      Q => hk_dat_i(21),
      S => hkspi_n_179
    );
\wb_dat_o_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => hkspi_n_5,
      D => hkspi_n_160,
      Q => hk_dat_i(22),
      S => hkspi_n_179
    );
\wb_dat_o_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => hkspi_n_5,
      D => hkspi_n_66,
      Q => hk_dat_i(23),
      S => hkspi_n_179
    );
\wb_dat_o_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => hkspi_n_4,
      D => hkspi_n_75,
      Q => hk_dat_i(24),
      S => '0'
    );
\wb_dat_o_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => hkspi_n_4,
      D => hkspi_n_74,
      Q => hk_dat_i(25),
      S => '0'
    );
\wb_dat_o_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => hkspi_n_4,
      D => hkspi_n_73,
      Q => hk_dat_i(26),
      S => '0'
    );
\wb_dat_o_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => hkspi_n_4,
      D => hkspi_n_72,
      Q => hk_dat_i(27),
      S => '0'
    );
\wb_dat_o_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => hkspi_n_4,
      D => hkspi_n_69,
      Q => hk_dat_i(28),
      S => hkspi_n_178
    );
\wb_dat_o_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => hkspi_n_4,
      D => hkspi_n_64,
      Q => hk_dat_i(29),
      S => hkspi_n_178
    );
\wb_dat_o_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => hkspi_n_7,
      D => hkspi_n_84,
      Q => hk_dat_i(2),
      S => '0'
    );
\wb_dat_o_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => hkspi_n_4,
      D => hkspi_n_160,
      Q => hk_dat_i(30),
      S => hkspi_n_178
    );
\wb_dat_o_reg[31]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => hkspi_n_4,
      D => hkspi_n_66,
      Q => hk_dat_i(31),
      S => hkspi_n_178
    );
\wb_dat_o_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => hkspi_n_7,
      D => hkspi_n_83,
      Q => hk_dat_i(3),
      S => '0'
    );
\wb_dat_o_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => hkspi_n_7,
      D => hkspi_n_82,
      Q => hk_dat_i(4),
      S => '0'
    );
\wb_dat_o_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => hkspi_n_7,
      D => hkspi_n_81,
      Q => hk_dat_i(5),
      S => '0'
    );
\wb_dat_o_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => hkspi_n_7,
      D => hkspi_n_162,
      Q => hk_dat_i(6),
      S => hkspi_n_181
    );
\wb_dat_o_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => hkspi_n_7,
      D => hkspi_n_80,
      Q => hk_dat_i(7),
      S => '0'
    );
\wb_dat_o_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => hkspi_n_6,
      D => hkspi_n_8,
      Q => hk_dat_i(8),
      S => hkspi_n_180
    );
\wb_dat_o_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => hkspi_n_6,
      D => hkspi_n_67,
      Q => hk_dat_i(9),
      S => hkspi_n_180
    );
\wbbd_addr[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \wbbd_addr[0]_i_6_n_0\,
      I1 => mprj_adr_o_core(6),
      I2 => mprj_adr_o_core(7),
      O => \out\(0)
    );
\wbbd_addr[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000014651E1005"
    )
        port map (
      I0 => mprj_adr_o_core(3),
      I1 => mprj_adr_o_core(2),
      I2 => mprj_adr_o_core(0),
      I3 => mprj_adr_o_core(1),
      I4 => mprj_adr_o_core(6),
      I5 => mprj_adr_o_core(7),
      O => \dbg_uart_address_reg[3]\
    );
\wbbd_addr[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555557FFEAAAA"
    )
        port map (
      I0 => mprj_adr_o_core(5),
      I1 => mprj_adr_o_core(1),
      I2 => mprj_adr_o_core(0),
      I3 => mprj_adr_o_core(2),
      I4 => mprj_adr_o_core(3),
      I5 => mprj_adr_o_core(4),
      O => \wbbd_addr[0]_i_6_n_0\
    );
\wbbd_addr[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000094004000"
    )
        port map (
      I0 => mprj_adr_o_core(2),
      I1 => mprj_adr_o_core(6),
      I2 => mprj_adr_o_core(0),
      I3 => \wbbd_addr[0]_i_8_n_0\,
      I4 => mprj_adr_o_core(1),
      I5 => mprj_adr_o_core(3),
      O => \dbg_uart_address_reg[2]\
    );
\wbbd_addr[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => mprj_adr_o_core(5),
      I1 => mprj_adr_o_core(4),
      I2 => mprj_adr_o_core(7),
      O => \wbbd_addr[0]_i_8_n_0\
    );
\wbbd_addr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAEAA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \wbbd_addr[1]_i_2_n_0\,
      I2 => \wbbd_addr_reg[1]_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \wbbd_addr_reg[1]_1\,
      O => \wbbd_addr[1]_i_1_n_0\
    );
\wbbd_addr[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111155544464"
    )
        port map (
      I0 => mprj_adr_o_core(6),
      I1 => mprj_adr_o_core(5),
      I2 => mprj_adr_o_core(1),
      I3 => mprj_adr_o_core(2),
      I4 => mprj_adr_o_core(3),
      I5 => mprj_adr_o_core(4),
      O => \wbbd_addr[1]_i_10_n_0\
    );
\wbbd_addr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F008F8F0F008080"
    )
        port map (
      I0 => \wbbd_addr_reg[1]_2\,
      I1 => mprj_adr_o_core(0),
      I2 => mprj_adr_o_core(4),
      I3 => \wbbd_addr[1]_i_4_n_0\,
      I4 => mprj_adr_o_core(5),
      I5 => \wbbd_addr[1]_i_5_n_0\,
      O => \wbbd_addr[1]_i_2_n_0\
    );
\wbbd_addr[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007F00"
    )
        port map (
      I0 => mprj_adr_o_core(1),
      I1 => mprj_adr_o_core(2),
      I2 => mprj_adr_o_core(3),
      I3 => mprj_adr_o_core(0),
      I4 => mprj_adr_o_core(7),
      I5 => mprj_adr_o_core(6),
      O => \wbbd_addr[1]_i_4_n_0\
    );
\wbbd_addr[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0005007000A015B1"
    )
        port map (
      I0 => mprj_adr_o_core(3),
      I1 => mprj_adr_o_core(2),
      I2 => mprj_adr_o_core(0),
      I3 => mprj_adr_o_core(7),
      I4 => mprj_adr_o_core(1),
      I5 => mprj_adr_o_core(6),
      O => \wbbd_addr[1]_i_5_n_0\
    );
\wbbd_addr[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \wbbd_addr[1]_i_9_n_0\,
      I1 => \wbbd_addr[1]_i_10_n_0\,
      I2 => mprj_adr_o_core(0),
      I3 => mprj_adr_o_core(7),
      O => \out\(1)
    );
\wbbd_addr[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002002"
    )
        port map (
      I0 => mprj_adr_o_core(6),
      I1 => mprj_adr_o_core(5),
      I2 => mprj_adr_o_core(1),
      I3 => mprj_adr_o_core(2),
      I4 => mprj_adr_o_core(3),
      I5 => mprj_adr_o_core(4),
      O => \wbbd_addr[1]_i_9_n_0\
    );
\wbbd_addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBAFFFFFFAA"
    )
        port map (
      I0 => \wbbd_addr[2]_i_2_n_0\,
      I1 => \wbbd_addr_reg[1]_0\,
      I2 => \wbbd_addr[2]_i_3_n_0\,
      I3 => \wbbd_addr_reg[2]_0\,
      I4 => \wbbd_addr[2]_i_5_n_0\,
      I5 => \^q\(3),
      O => \wbbd_addr[2]_i_1_n_0\
    );
\wbbd_addr[2]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20020000"
    )
        port map (
      I0 => mprj_adr_o_core(6),
      I1 => mprj_adr_o_core(2),
      I2 => mprj_adr_o_core(0),
      I3 => mprj_adr_o_core(3),
      I4 => \wbbd_addr[2]_i_13_n_0\,
      O => \dbg_uart_address_reg[18]\
    );
\wbbd_addr[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00431010008804B8"
    )
        port map (
      I0 => mprj_adr_o_core(3),
      I1 => mprj_adr_o_core(2),
      I2 => mprj_adr_o_core(0),
      I3 => mprj_adr_o_core(7),
      I4 => mprj_adr_o_core(6),
      I5 => mprj_adr_o_core(1),
      O => \wbbd_addr[2]_i_12_n_0\
    );
\wbbd_addr[2]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => mprj_adr_o_core(7),
      I1 => mprj_adr_o_core(4),
      I2 => mprj_adr_o_core(5),
      I3 => mprj_adr_o_core(1),
      O => \wbbd_addr[2]_i_13_n_0\
    );
\wbbd_addr[2]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => mprj_adr_o_core(7),
      I1 => mprj_adr_o_core(5),
      I2 => mprj_adr_o_core(4),
      I3 => mprj_adr_o_core(1),
      O => \dbg_uart_address_reg[19]\
    );
\wbbd_addr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAEAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \wbbd_addr_reg[1]_0\,
      I3 => \wbbd_addr[2]_i_6_n_0\,
      I4 => \^q\(2),
      O => \wbbd_addr[2]_i_2_n_0\
    );
\wbbd_addr[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \wbbd_addr[2]_i_7_n_0\,
      I1 => \wbbd_addr[2]_i_8_n_0\,
      I2 => mprj_adr_o_core(6),
      I3 => mprj_adr_o_core(7),
      O => \wbbd_addr[2]_i_3_n_0\
    );
\wbbd_addr[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(5),
      I1 => \wbbd_addr_reg[2]_1\,
      O => \wbbd_addr[2]_i_5_n_0\
    );
\wbbd_addr[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001555700010002"
    )
        port map (
      I0 => mprj_adr_o_core(4),
      I1 => mprj_adr_o_core(7),
      I2 => mprj_adr_o_core(6),
      I3 => mprj_adr_o_core(1),
      I4 => mprj_adr_o_core(5),
      I5 => \wbbd_addr[2]_i_12_n_0\,
      O => \wbbd_addr[2]_i_6_n_0\
    );
\wbbd_addr[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000802"
    )
        port map (
      I0 => mprj_adr_o_core(1),
      I1 => mprj_adr_o_core(0),
      I2 => mprj_adr_o_core(5),
      I3 => mprj_adr_o_core(2),
      I4 => mprj_adr_o_core(3),
      I5 => mprj_adr_o_core(4),
      O => \wbbd_addr[2]_i_7_n_0\
    );
\wbbd_addr[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0606060666666068"
    )
        port map (
      I0 => mprj_adr_o_core(1),
      I1 => mprj_adr_o_core(0),
      I2 => mprj_adr_o_core(5),
      I3 => mprj_adr_o_core(2),
      I4 => mprj_adr_o_core(3),
      I5 => mprj_adr_o_core(4),
      O => \wbbd_addr[2]_i_8_n_0\
    );
\wbbd_addr[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => mprj_adr_o_core(0),
      I1 => mprj_adr_o_core(7),
      I2 => mprj_adr_o_core(4),
      I3 => mprj_adr_o_core(5),
      I4 => mprj_adr_o_core(1),
      I5 => mprj_adr_o_core(3),
      O => \^dbus_cmd_rdata_address_reg[2]\
    );
\wbbd_addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAEAA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \wbbd_addr[3]_i_2_n_0\,
      I2 => \wbbd_addr_reg[1]_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \wbbd_addr_reg[3]_0\,
      O => \wbbd_addr[3]_i_1_n_0\
    );
\wbbd_addr[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0087008707868708"
    )
        port map (
      I0 => mprj_adr_o_core(1),
      I1 => mprj_adr_o_core(0),
      I2 => mprj_adr_o_core(2),
      I3 => mprj_adr_o_core(5),
      I4 => mprj_adr_o_core(3),
      I5 => mprj_adr_o_core(4),
      O => \wbbd_addr[3]_i_10_n_0\
    );
\wbbd_addr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0084FFFF00840000"
    )
        port map (
      I0 => mprj_adr_o_core(1),
      I1 => \wbbd_addr_reg[1]_2\,
      I2 => mprj_adr_o_core(2),
      I3 => mprj_adr_o_core(5),
      I4 => mprj_adr_o_core(4),
      I5 => \wbbd_addr_reg[3]_i_4_n_0\,
      O => \wbbd_addr[3]_i_2_n_0\
    );
\wbbd_addr[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^dbus_cmd_rdata_address_reg[2]\,
      I1 => mprj_adr_o_core(6),
      I2 => mprj_adr_o_core(2),
      O => \dbg_uart_address_reg[18]_0\
    );
\wbbd_addr[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \wbbd_addr[3]_i_9_n_0\,
      I1 => \wbbd_addr[3]_i_10_n_0\,
      I2 => mprj_adr_o_core(6),
      I3 => mprj_adr_o_core(7),
      O => \out\(2)
    );
\wbbd_addr[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010769800154434"
    )
        port map (
      I0 => mprj_adr_o_core(3),
      I1 => mprj_adr_o_core(2),
      I2 => mprj_adr_o_core(0),
      I3 => mprj_adr_o_core(6),
      I4 => mprj_adr_o_core(7),
      I5 => mprj_adr_o_core(1),
      O => \wbbd_addr[3]_i_7_n_0\
    );
\wbbd_addr[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000700000000F"
    )
        port map (
      I0 => mprj_adr_o_core(0),
      I1 => mprj_adr_o_core(3),
      I2 => mprj_adr_o_core(2),
      I3 => mprj_adr_o_core(7),
      I4 => mprj_adr_o_core(6),
      I5 => mprj_adr_o_core(1),
      O => \wbbd_addr[3]_i_8_n_0\
    );
\wbbd_addr[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080080"
    )
        port map (
      I0 => mprj_adr_o_core(1),
      I1 => mprj_adr_o_core(0),
      I2 => mprj_adr_o_core(2),
      I3 => mprj_adr_o_core(5),
      I4 => mprj_adr_o_core(3),
      I5 => mprj_adr_o_core(4),
      O => \wbbd_addr[3]_i_9_n_0\
    );
\wbbd_addr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \wbbd_addr_reg[4]_0\,
      I2 => \^q\(0),
      I3 => \wbbd_addr_reg[4]_1\,
      O => \wbbd_addr[4]_i_1_n_0\
    );
\wbbd_addr[4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => mprj_adr_o_core(1),
      I1 => mprj_adr_o_core(5),
      I2 => mprj_adr_o_core(4),
      I3 => mprj_adr_o_core(7),
      I4 => mprj_adr_o_core(0),
      O => \^dbus_cmd_rdata_address_reg[3]\
    );
\wbbd_addr[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => mprj_adr_o_core(1),
      I1 => mprj_adr_o_core(0),
      I2 => mprj_adr_o_core(2),
      I3 => mprj_adr_o_core(3),
      I4 => mprj_adr_o_core(5),
      I5 => mprj_adr_o_core(4),
      O => \wbbd_addr[4]_i_11_n_0\
    );
\wbbd_addr[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007F807F80600"
    )
        port map (
      I0 => mprj_adr_o_core(1),
      I1 => mprj_adr_o_core(0),
      I2 => mprj_adr_o_core(2),
      I3 => mprj_adr_o_core(3),
      I4 => mprj_adr_o_core(5),
      I5 => mprj_adr_o_core(4),
      O => \wbbd_addr[4]_i_12_n_0\
    );
\wbbd_addr[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00050006"
    )
        port map (
      I0 => mprj_adr_o_core(3),
      I1 => mprj_adr_o_core(2),
      I2 => mprj_adr_o_core(7),
      I3 => mprj_adr_o_core(6),
      I4 => mprj_adr_o_core(1),
      O => \dbg_uart_address_reg[3]_1\
    );
\wbbd_addr[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000020200501A221"
    )
        port map (
      I0 => mprj_adr_o_core(3),
      I1 => mprj_adr_o_core(1),
      I2 => mprj_adr_o_core(6),
      I3 => mprj_adr_o_core(0),
      I4 => mprj_adr_o_core(7),
      I5 => mprj_adr_o_core(2),
      O => \dbg_uart_address_reg[3]_0\
    );
\wbbd_addr[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => mprj_adr_o_core(3),
      I1 => mprj_adr_o_core(6),
      I2 => mprj_adr_o_core(2),
      I3 => \^dbus_cmd_rdata_address_reg[3]\,
      O => \dbg_uart_address_reg[3]_2\
    );
\wbbd_addr[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \wbbd_addr[4]_i_11_n_0\,
      I1 => \wbbd_addr[4]_i_12_n_0\,
      I2 => mprj_adr_o_core(6),
      I3 => mprj_adr_o_core(7),
      O => \out\(3)
    );
\wbbd_addr[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => mprj_adr_o_core(1),
      I1 => mprj_adr_o_core(4),
      I2 => mprj_adr_o_core(5),
      I3 => mprj_adr_o_core(7),
      I4 => mprj_adr_o_core(0),
      O => \dBus_cmd_rData_address_reg[3]_0\
    );
\wbbd_addr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAEAA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \wbbd_addr[5]_i_2_n_0\,
      I2 => \wbbd_addr_reg[1]_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \wbbd_addr_reg[5]_0\,
      O => \wbbd_addr[5]_i_1_n_0\
    );
\wbbd_addr[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007FF7800F808"
    )
        port map (
      I0 => mprj_adr_o_core(1),
      I1 => mprj_adr_o_core(0),
      I2 => mprj_adr_o_core(2),
      I3 => mprj_adr_o_core(3),
      I4 => mprj_adr_o_core(5),
      I5 => mprj_adr_o_core(4),
      O => \wbbd_addr[5]_i_10_n_0\
    );
\wbbd_addr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \wbbd_addr_reg[1]_2\,
      I1 => mprj_adr_o_core(3),
      I2 => \wbbd_addr[5]_i_5_n_0\,
      I3 => mprj_adr_o_core(5),
      I4 => mprj_adr_o_core(4),
      I5 => \wbbd_addr_reg[5]_i_6_n_0\,
      O => \wbbd_addr[5]_i_2_n_0\
    );
\wbbd_addr[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => mprj_adr_o_core(1),
      I1 => mprj_adr_o_core(6),
      I2 => mprj_adr_o_core(7),
      I3 => mprj_adr_o_core(2),
      O => \wbbd_addr[5]_i_5_n_0\
    );
\wbbd_addr[5]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \wbbd_addr[5]_i_10_n_0\,
      I1 => mprj_adr_o_core(6),
      I2 => mprj_adr_o_core(7),
      O => \out\(4)
    );
\wbbd_addr[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AD000010B8"
    )
        port map (
      I0 => mprj_adr_o_core(3),
      I1 => mprj_adr_o_core(1),
      I2 => mprj_adr_o_core(2),
      I3 => mprj_adr_o_core(7),
      I4 => mprj_adr_o_core(6),
      I5 => mprj_adr_o_core(0),
      O => \wbbd_addr[5]_i_8_n_0\
    );
\wbbd_addr[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0102030200000000"
    )
        port map (
      I0 => mprj_adr_o_core(1),
      I1 => mprj_adr_o_core(6),
      I2 => mprj_adr_o_core(7),
      I3 => mprj_adr_o_core(2),
      I4 => mprj_adr_o_core(0),
      I5 => mprj_adr_o_core(3),
      O => \wbbd_addr[5]_i_9_n_0\
    );
\wbbd_addr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => wbbd_addr
    );
\wbbd_addr[6]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \wbbd_addr[6]_i_13_n_0\,
      I1 => mprj_adr_o_core(6),
      I2 => mprj_adr_o_core(7),
      O => \out\(5)
    );
\wbbd_addr[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => mprj_adr_o_core(0),
      I1 => mprj_adr_o_core(7),
      I2 => mprj_adr_o_core(5),
      I3 => mprj_adr_o_core(4),
      I4 => mprj_adr_o_core(1),
      I5 => mprj_adr_o_core(2),
      O => \dBus_cmd_rData_address_reg[2]_0\
    );
\wbbd_addr[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F8007FFF0008"
    )
        port map (
      I0 => mprj_adr_o_core(1),
      I1 => mprj_adr_o_core(0),
      I2 => mprj_adr_o_core(2),
      I3 => mprj_adr_o_core(3),
      I4 => mprj_adr_o_core(5),
      I5 => mprj_adr_o_core(4),
      O => \wbbd_addr[6]_i_13_n_0\
    );
\wbbd_addr[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAEAA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \wbbd_addr[6]_i_3_n_0\,
      I2 => \wbbd_addr_reg[1]_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \wbbd_addr_reg[6]_0\,
      O => \wbbd_addr[6]_i_2_n_0\
    );
\wbbd_addr[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3088308830333000"
    )
        port map (
      I0 => \wbbd_addr[6]_i_6_n_0\,
      I1 => mprj_adr_o_core(4),
      I2 => \wbbd_addr[6]_i_7_n_0\,
      I3 => mprj_adr_o_core(5),
      I4 => \wbbd_addr[6]_i_8_n_0\,
      I5 => mprj_adr_o_core(3),
      O => \wbbd_addr[6]_i_3_n_0\
    );
\wbbd_addr[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0302"
    )
        port map (
      I0 => mprj_adr_o_core(2),
      I1 => mprj_adr_o_core(7),
      I2 => mprj_adr_o_core(6),
      I3 => mprj_adr_o_core(1),
      O => \wbbd_addr[6]_i_6_n_0\
    );
\wbbd_addr[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007FFF"
    )
        port map (
      I0 => mprj_adr_o_core(1),
      I1 => mprj_adr_o_core(0),
      I2 => mprj_adr_o_core(2),
      I3 => mprj_adr_o_core(3),
      I4 => mprj_adr_o_core(6),
      I5 => mprj_adr_o_core(7),
      O => \wbbd_addr[6]_i_7_n_0\
    );
\wbbd_addr[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00030044"
    )
        port map (
      I0 => mprj_adr_o_core(1),
      I1 => mprj_adr_o_core(2),
      I2 => mprj_adr_o_core(7),
      I3 => mprj_adr_o_core(6),
      I4 => mprj_adr_o_core(0),
      O => \wbbd_addr[6]_i_8_n_0\
    );
\wbbd_addr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => wbbd_addr,
      CLR => wb_rst_i,
      D => \wbbd_addr_reg[0]_0\(0),
      Q => \wbbd_addr_reg_n_0_[0]\
    );
\wbbd_addr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => wbbd_addr,
      CLR => wb_rst_i,
      D => \wbbd_addr[1]_i_1_n_0\,
      Q => \wbbd_addr_reg_n_0_[1]\
    );
\wbbd_addr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => wbbd_addr,
      CLR => wb_rst_i,
      D => \wbbd_addr[2]_i_1_n_0\,
      Q => \wbbd_addr_reg_n_0_[2]\
    );
\wbbd_addr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => wbbd_addr,
      CLR => wb_rst_i,
      D => \wbbd_addr[3]_i_1_n_0\,
      Q => \wbbd_addr_reg_n_0_[3]\
    );
\wbbd_addr_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wbbd_addr[3]_i_7_n_0\,
      I1 => \wbbd_addr[3]_i_8_n_0\,
      O => \wbbd_addr_reg[3]_i_4_n_0\,
      S => mprj_adr_o_core(5)
    );
\wbbd_addr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => wbbd_addr,
      CLR => wb_rst_i,
      D => \wbbd_addr[4]_i_1_n_0\,
      Q => \wbbd_addr_reg_n_0_[4]\
    );
\wbbd_addr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => wbbd_addr,
      CLR => wb_rst_i,
      D => \wbbd_addr[5]_i_1_n_0\,
      Q => \wbbd_addr_reg_n_0_[5]\
    );
\wbbd_addr_reg[5]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wbbd_addr[5]_i_8_n_0\,
      I1 => \wbbd_addr[5]_i_9_n_0\,
      O => \wbbd_addr_reg[5]_i_6_n_0\,
      S => mprj_adr_o_core(5)
    );
\wbbd_addr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => wbbd_addr,
      CLR => wb_rst_i,
      D => \wbbd_addr[6]_i_2_n_0\,
      Q => \wbbd_addr_reg_n_0_[6]\
    );
wbbd_busy_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => \FSM_onehot_wbbd_state[9]_i_3_n_0\,
      I1 => \FSM_onehot_wbbd_state_reg_n_0_[9]\,
      I2 => \FSM_onehot_wbbd_state_reg_n_0_[8]\,
      I3 => wbbd_busy_i_2_n_0,
      I4 => wbbd_busy_reg_n_0,
      O => wbbd_busy_i_1_n_0
    );
wbbd_busy_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \FSM_onehot_wbbd_state_reg_n_0_[4]\,
      I2 => \^q\(5),
      I3 => \FSM_onehot_wbbd_state_reg_n_0_[6]\,
      I4 => wbbd_busy_i_3_n_0,
      O => wbbd_busy_i_2_n_0
    );
wbbd_busy_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => wbbd_busy_i_3_n_0
    );
wbbd_busy_reg: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => wbbd_busy_i_1_n_0,
      Q => wbbd_busy_reg_n_0
    );
\wbbd_data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => \^q\(2),
      I1 => mprj_dat_o_core(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \wbbd_data[0]_i_2_n_0\,
      O => \wbbd_data[0]_i_1_n_0\
    );
\wbbd_data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAFFC0C0C0"
    )
        port map (
      I0 => \^q\(3),
      I1 => mprj_dat_o_core(24),
      I2 => \^q\(5),
      I3 => mprj_dat_o_core(16),
      I4 => \^q\(4),
      I5 => mprj_dat_o_core(8),
      O => \wbbd_data[0]_i_2_n_0\
    );
\wbbd_data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => \^q\(2),
      I1 => mprj_dat_o_core(1),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \wbbd_data[1]_i_2_n_0\,
      O => \wbbd_data[1]_i_1_n_0\
    );
\wbbd_data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAFFC0C0C0"
    )
        port map (
      I0 => \^q\(3),
      I1 => mprj_dat_o_core(25),
      I2 => \^q\(5),
      I3 => mprj_dat_o_core(17),
      I4 => \^q\(4),
      I5 => mprj_dat_o_core(9),
      O => \wbbd_data[1]_i_2_n_0\
    );
\wbbd_data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => \^q\(2),
      I1 => mprj_dat_o_core(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \wbbd_data[2]_i_2_n_0\,
      O => \wbbd_data[2]_i_1_n_0\
    );
\wbbd_data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAFFC0C0C0"
    )
        port map (
      I0 => \^q\(3),
      I1 => mprj_dat_o_core(26),
      I2 => \^q\(5),
      I3 => mprj_dat_o_core(18),
      I4 => \^q\(4),
      I5 => mprj_dat_o_core(10),
      O => \wbbd_data[2]_i_2_n_0\
    );
\wbbd_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => \^q\(2),
      I1 => mprj_dat_o_core(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \wbbd_data[3]_i_2_n_0\,
      O => \wbbd_data[3]_i_1_n_0\
    );
\wbbd_data[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAFFC0C0C0"
    )
        port map (
      I0 => \^q\(3),
      I1 => mprj_dat_o_core(27),
      I2 => \^q\(5),
      I3 => mprj_dat_o_core(19),
      I4 => \^q\(4),
      I5 => mprj_dat_o_core(11),
      O => \wbbd_data[3]_i_2_n_0\
    );
\wbbd_data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => \^q\(2),
      I1 => mprj_dat_o_core(4),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \wbbd_data[4]_i_2_n_0\,
      O => \wbbd_data[4]_i_1_n_0\
    );
\wbbd_data[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAFFC0C0C0"
    )
        port map (
      I0 => \^q\(3),
      I1 => mprj_dat_o_core(28),
      I2 => \^q\(5),
      I3 => mprj_dat_o_core(20),
      I4 => \^q\(4),
      I5 => mprj_dat_o_core(12),
      O => \wbbd_data[4]_i_2_n_0\
    );
\wbbd_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => \^q\(2),
      I1 => mprj_dat_o_core(5),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \wbbd_data[5]_i_2_n_0\,
      O => \wbbd_data[5]_i_1_n_0\
    );
\wbbd_data[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAFFC0C0C0"
    )
        port map (
      I0 => \^q\(3),
      I1 => mprj_dat_o_core(29),
      I2 => \^q\(5),
      I3 => mprj_dat_o_core(21),
      I4 => \^q\(4),
      I5 => mprj_dat_o_core(13),
      O => \wbbd_data[5]_i_2_n_0\
    );
\wbbd_data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => \^q\(2),
      I1 => mprj_dat_o_core(6),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \wbbd_data[6]_i_2_n_0\,
      O => \wbbd_data[6]_i_1_n_0\
    );
\wbbd_data[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAFFC0C0C0"
    )
        port map (
      I0 => \^q\(3),
      I1 => mprj_dat_o_core(30),
      I2 => \^q\(5),
      I3 => mprj_dat_o_core(22),
      I4 => \^q\(4),
      I5 => mprj_dat_o_core(14),
      O => \wbbd_data[6]_i_2_n_0\
    );
\wbbd_data[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => \^q\(2),
      I1 => mprj_dat_o_core(7),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \wbbd_data[7]_i_5_n_0\,
      O => \wbbd_data[7]_i_2_n_0\
    );
\wbbd_data[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAFFC0C0C0"
    )
        port map (
      I0 => \^q\(3),
      I1 => mprj_dat_o_core(31),
      I2 => \^q\(5),
      I3 => mprj_dat_o_core(23),
      I4 => \^q\(4),
      I5 => mprj_dat_o_core(15),
      O => \wbbd_data[7]_i_5_n_0\
    );
\wbbd_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => E(0),
      CLR => wb_rst_i,
      D => \wbbd_data[0]_i_1_n_0\,
      Q => \wbbd_data_reg_n_0_[0]\
    );
\wbbd_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => E(0),
      CLR => wb_rst_i,
      D => \wbbd_data[1]_i_1_n_0\,
      Q => \wbbd_data_reg_n_0_[1]\
    );
\wbbd_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => E(0),
      CLR => wb_rst_i,
      D => \wbbd_data[2]_i_1_n_0\,
      Q => \wbbd_data_reg_n_0_[2]\
    );
\wbbd_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => E(0),
      CLR => wb_rst_i,
      D => \wbbd_data[3]_i_1_n_0\,
      Q => \wbbd_data_reg_n_0_[3]\
    );
\wbbd_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => E(0),
      CLR => wb_rst_i,
      D => \wbbd_data[4]_i_1_n_0\,
      Q => \wbbd_data_reg_n_0_[4]\
    );
\wbbd_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => E(0),
      CLR => wb_rst_i,
      D => \wbbd_data[5]_i_1_n_0\,
      Q => \wbbd_data_reg_n_0_[5]\
    );
\wbbd_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => E(0),
      CLR => wb_rst_i,
      D => \wbbd_data[6]_i_1_n_0\,
      Q => \wbbd_data_reg_n_0_[6]\
    );
\wbbd_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => E(0),
      CLR => wb_rst_i,
      D => \wbbd_data[7]_i_2_n_0\,
      Q => \wbbd_data_reg_n_0_[7]\
    );
wbbd_sck_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \FSM_onehot_wbbd_state_reg_n_0_[8]\,
      I1 => \FSM_onehot_wbbd_state_reg_n_0_[6]\,
      I2 => \^q\(2),
      I3 => \FSM_onehot_wbbd_state_reg_n_0_[4]\,
      I4 => \FSM_onehot_wbbd_state[9]_i_3_n_0\,
      I5 => wbbd_sck_reg_n_0,
      O => wbbd_sck_i_1_n_0
    );
wbbd_sck_reg: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => wbbd_sck_i_1_n_0,
      Q => wbbd_sck_reg_n_0
    );
wbbd_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \^q\(2),
      I1 => wbbd_write_reg_0,
      I2 => \^q\(0),
      I3 => wbbd_write_reg_1,
      I4 => wbbd_write,
      I5 => wbbd_write_reg_n_0,
      O => wbbd_write_i_1_n_0
    );
wbbd_write_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \FSM_onehot_wbbd_state_reg_n_0_[9]\,
      I4 => \^q\(4),
      O => wbbd_write
    );
wbbd_write_reg: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => '1',
      CLR => wb_rst_i,
      D => wbbd_write_i_1_n_0,
      Q => wbbd_write_reg_n_0
    );
\xfer_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505050504050505"
    )
        port map (
      I0 => \xfer_state__0\(1),
      I1 => \xfer_count_reg_n_0_[1]\,
      I2 => \xfer_count_reg_n_0_[0]\,
      I3 => \xfer_count_reg_n_0_[2]\,
      I4 => \xfer_count_reg_n_0_[3]\,
      I5 => \xfer_state__0\(0),
      O => xfer_count(0)
    );
\xfer_count[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => \xfer_state__0\(1),
      I1 => \xfer_count_reg_n_0_[1]\,
      I2 => \xfer_count_reg_n_0_[0]\,
      O => xfer_count(1)
    );
\xfer_count[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1540154014401540"
    )
        port map (
      I0 => \xfer_state__0\(1),
      I1 => \xfer_count_reg_n_0_[1]\,
      I2 => \xfer_count_reg_n_0_[0]\,
      I3 => \xfer_count_reg_n_0_[2]\,
      I4 => \xfer_count_reg_n_0_[3]\,
      I5 => \xfer_state__0\(0),
      O => xfer_count(2)
    );
\xfer_count[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \xfer_state__0\(0),
      I1 => \xfer_state__0\(1),
      I2 => \^mprj_io_loader_clock\,
      O => \xfer_count[3]_i_1_n_0\
    );
\xfer_count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555400014554000"
    )
        port map (
      I0 => \xfer_state__0\(1),
      I1 => \xfer_count_reg_n_0_[1]\,
      I2 => \xfer_count_reg_n_0_[0]\,
      I3 => \xfer_count_reg_n_0_[2]\,
      I4 => \xfer_count_reg_n_0_[3]\,
      I5 => \xfer_state__0\(0),
      O => xfer_count(3)
    );
\xfer_count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \xfer_count[3]_i_1_n_0\,
      CLR => pad_flash_csb_oeb0,
      D => xfer_count(0),
      Q => \xfer_count_reg_n_0_[0]\
    );
\xfer_count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \xfer_count[3]_i_1_n_0\,
      CLR => pad_flash_csb_oeb0,
      D => xfer_count(1),
      Q => \xfer_count_reg_n_0_[1]\
    );
\xfer_count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \xfer_count[3]_i_1_n_0\,
      CLR => pad_flash_csb_oeb0,
      D => xfer_count(2),
      Q => \xfer_count_reg_n_0_[2]\
    );
\xfer_count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => \xfer_count[3]_i_1_n_0\,
      CLR => pad_flash_csb_oeb0,
      D => xfer_count(3),
      Q => \xfer_count_reg_n_0_[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_uart is
  port (
    mprj_ack_i_core : out STD_LOGIC;
    frame_err_reg : out STD_LOGIC;
    \stat_reg_reg[0]\ : out STD_LOGIC;
    \stat_reg_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    irq_reg : out STD_LOGIC;
    clear_req_reg : out STD_LOGIC;
    user_io_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \o_wb_dat_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clock : in STD_LOGIC;
    wb_rst_i : in STD_LOGIC;
    wb_valid : in STD_LOGIC;
    o_rx_finish_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_start_local0 : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \o_wb_dat_reg[0]\ : in STD_LOGIC;
    \o_wb_dat_reg[0]_0\ : in STD_LOGIC;
    mprj_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_buffer_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \o_wb_dat_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \o_wb_dat_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_uart : entity is "uart";
end design_1_caravel_0_0_uart;

architecture STRUCTURE of design_1_caravel_0_0_uart is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^clear_req_reg\ : STD_LOGIC;
  signal ctrl_n_5 : STD_LOGIC;
  signal \^frame_err_reg\ : STD_LOGIC;
  signal \^irq_reg\ : STD_LOGIC;
  signal o_tx_start : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal receive_n_10 : STD_LOGIC;
  signal receive_n_11 : STD_LOGIC;
  signal receive_n_4 : STD_LOGIC;
  signal receive_n_5 : STD_LOGIC;
  signal receive_n_6 : STD_LOGIC;
  signal receive_n_7 : STD_LOGIC;
  signal receive_n_8 : STD_LOGIC;
  signal receive_n_9 : STD_LOGIC;
  signal rx_busy : STD_LOGIC;
  signal rx_finish : STD_LOGIC;
  signal stat_reg16_out : STD_LOGIC;
  signal \^stat_reg_reg[1]\ : STD_LOGIC;
  signal transmission_n_2 : STD_LOGIC;
  signal transmission_n_3 : STD_LOGIC;
  signal transmission_n_4 : STD_LOGIC;
begin
  D(0) <= \^d\(0);
  clear_req_reg <= \^clear_req_reg\;
  frame_err_reg <= \^frame_err_reg\;
  irq_reg <= \^irq_reg\;
  \stat_reg_reg[1]\ <= \^stat_reg_reg[1]\;
ctrl: entity work.design_1_caravel_0_0_ctrl
     port map (
      D(0) => o_tx_start,
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      clock => clock,
      mprj_ack_i_core => mprj_ack_i_core,
      o_rx_finish_reg_0 => o_rx_finish_reg,
      o_tx_start_reg_0 => \^clear_req_reg\,
      \o_wb_dat_reg[0]_0\ => \o_wb_dat_reg[0]\,
      \o_wb_dat_reg[0]_1\ => \o_wb_dat_reg[0]_0\,
      \o_wb_dat_reg[0]_2\(0) => \o_wb_dat_reg[0]_1\(0),
      \o_wb_dat_reg[7]_0\(7 downto 0) => \o_wb_dat_reg[7]\(7 downto 0),
      \o_wb_dat_reg[7]_1\(1 downto 0) => \o_wb_dat_reg[7]_0\(1 downto 0),
      p_0_in(0) => p_0_in(0),
      \rx_buffer_reg[7]_0\(0) => stat_reg16_out,
      \rx_buffer_reg[7]_1\(7) => receive_n_4,
      \rx_buffer_reg[7]_1\(6) => receive_n_5,
      \rx_buffer_reg[7]_1\(5) => receive_n_6,
      \rx_buffer_reg[7]_1\(4) => receive_n_7,
      \rx_buffer_reg[7]_1\(3) => receive_n_8,
      \rx_buffer_reg[7]_1\(2) => receive_n_9,
      \rx_buffer_reg[7]_1\(1) => receive_n_10,
      \rx_buffer_reg[7]_1\(0) => receive_n_11,
      rx_busy => rx_busy,
      rx_finish => rx_finish,
      \stat_reg_reg[0]_0\ => \stat_reg_reg[0]\,
      \stat_reg_reg[0]_1\ => \^frame_err_reg\,
      \stat_reg_reg[0]_2\ => \^irq_reg\,
      \stat_reg_reg[1]_0\ => \^stat_reg_reg[1]\,
      \stat_reg_reg[3]_0\(1) => \^d\(0),
      \stat_reg_reg[3]_0\(0) => p_0_in_0(2),
      \tx_buffer_reg[7]_0\(7 downto 0) => \tx_buffer_reg[7]\(7 downto 0),
      \tx_index_reg[2]\ => ctrl_n_5,
      tx_reg => transmission_n_3,
      tx_reg_i_2_0 => transmission_n_2,
      tx_reg_i_2_1 => transmission_n_4,
      tx_start_local0 => tx_start_local0,
      wb_rst_i => wb_rst_i,
      wb_valid => wb_valid
    );
receive: entity work.design_1_caravel_0_0_uart_receive
     port map (
      clock => clock,
      frame_err_reg_0(0) => stat_reg16_out,
      frame_err_reg_1 => \^frame_err_reg\,
      irq_reg_0 => \^irq_reg\,
      mprj_i(0) => mprj_i(0),
      \rx_buffer_reg[7]\ => \^stat_reg_reg[1]\,
      rx_busy => rx_busy,
      \rx_data_reg[7]_0\(7) => receive_n_4,
      \rx_data_reg[7]_0\(6) => receive_n_5,
      \rx_data_reg[7]_0\(5) => receive_n_6,
      \rx_data_reg[7]_0\(4) => receive_n_7,
      \rx_data_reg[7]_0\(3) => receive_n_8,
      \rx_data_reg[7]_0\(2) => receive_n_9,
      \rx_data_reg[7]_0\(1) => receive_n_10,
      \rx_data_reg[7]_0\(0) => receive_n_11,
      rx_finish => rx_finish,
      wb_rst_i => wb_rst_i
    );
transmission: entity work.design_1_caravel_0_0_uart_transmission
     port map (
      D(0) => o_tx_start,
      busy_reg_0(1) => \^d\(0),
      busy_reg_0(0) => p_0_in_0(2),
      clear_req_reg_0 => \^clear_req_reg\,
      clock => clock,
      \tx_index_reg[0]_0\ => transmission_n_4,
      \tx_index_reg[1]_0\ => transmission_n_2,
      \tx_index_reg[2]_0\ => transmission_n_3,
      tx_reg_0 => ctrl_n_5,
      user_io_out(0) => user_io_out(0),
      wb_rst_i => wb_rst_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_mgmt_core is
  port (
    int_rst : out STD_LOGIC;
    multiregimpl1_regs1 : out STD_LOGIC;
    dbg_uart_rx_rx_d : out STD_LOGIC;
    mgmtsoc_pending_re : out STD_LOGIC;
    mgmtsoc_zero_trigger_d : out STD_LOGIC;
    csrbank10_ev_status_w : out STD_LOGIC;
    uart_pending_re : out STD_LOGIC;
    multiregimpl0_regs1 : out STD_LOGIC;
    uart_phy_rx_rx_d : out STD_LOGIC;
    uart_tx_trigger_d : out STD_LOGIC;
    uart_rx_trigger_d : out STD_LOGIC;
    uart_rx_fifo_readable : out STD_LOGIC;
    gpioin0_pending_re : out STD_LOGIC;
    gpioin0_gpioin0_trigger_d : out STD_LOGIC;
    gpioin1_pending_re : out STD_LOGIC;
    gpioin1_gpioin1_trigger_d : out STD_LOGIC;
    gpioin2_pending_re : out STD_LOGIC;
    gpioin2_gpioin2_trigger_d : out STD_LOGIC;
    gpioin3_pending_re : out STD_LOGIC;
    gpioin3_gpioin3_trigger_d : out STD_LOGIC;
    gpioin4_pending_re : out STD_LOGIC;
    gpioin4_gpioin4_trigger_d : out STD_LOGIC;
    gpioin5_pending_re : out STD_LOGIC;
    gpioin5_gpioin5_trigger_d : out STD_LOGIC;
    flash_clk : out STD_LOGIC;
    flash_io0_oeb : out STD_LOGIC;
    flash_io0_do : out STD_LOGIC;
    spi_cs_n : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    uart_rx_fifo_rdport_re : out STD_LOGIC;
    uart_tx_fifo_syncfifo_re : out STD_LOGIC;
    uartwishbonebridge_rs232phyrx_state : out STD_LOGIC;
    uartwishbonebridge_rs232phytx_state : out STD_LOGIC;
    state : out STD_LOGIC;
    mgmtsoc_vexriscv_transfer_wait_for_ack_reg_0 : out STD_LOGIC;
    mgmtsoc_vexriscv_debug_bus_ack_reg_0 : out STD_LOGIC;
    dbg_uart_incr : out STD_LOGIC;
    mgmtsoc_master_tx_fifo_source_valid_reg_0 : out STD_LOGIC;
    p_0_in33_in : out STD_LOGIC;
    litespi_grant : out STD_LOGIC;
    debug_mode_storage_reg_0 : out STD_LOGIC;
    debug_oeb : out STD_LOGIC;
    gpio_mode1_storage_reg_0 : out STD_LOGIC;
    gpio_mode0_storage_reg_0 : out STD_LOGIC;
    gpio_out_storage_reg_0 : out STD_LOGIC;
    gpio_ien_storage : out STD_LOGIC;
    gpio_oe_storage : out STD_LOGIC;
    mprj_wb_iena_storage_reg_0 : out STD_LOGIC;
    spi_enabled_storage_reg_0 : out STD_LOGIC;
    spi_sdo : out STD_LOGIC;
    spi_master_loopback_storage : out STD_LOGIC;
    mgmtsoc_en_storage : out STD_LOGIC;
    mgmtsoc_pending_r : out STD_LOGIC;
    mgmtsoc_zero_pending : out STD_LOGIC;
    mgmtsoc_enable_storage : out STD_LOGIC;
    mgmtsoc_update_value_storage : out STD_LOGIC;
    rs232phy_rs232phyrx_state : out STD_LOGIC;
    uart_tx_fifo_readable : out STD_LOGIC;
    rs232phy_rs232phytx_state : out STD_LOGIC;
    uart_phy_tx_tick_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    uart_pending_status_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    uart_enabled_storage : out STD_LOGIC;
    gpioin0_gpioin0_mode_storage : out STD_LOGIC;
    gpioin0_gpioin0_edge_storage : out STD_LOGIC;
    gpioin0_pending_r : out STD_LOGIC;
    gpioin0_gpioin0_pending : out STD_LOGIC;
    gpioin0_enable_storage : out STD_LOGIC;
    gpioin1_gpioin1_mode_storage : out STD_LOGIC;
    gpioin1_gpioin1_edge_storage : out STD_LOGIC;
    gpioin1_pending_r : out STD_LOGIC;
    gpioin1_gpioin1_pending : out STD_LOGIC;
    gpioin1_enable_storage : out STD_LOGIC;
    gpioin2_gpioin2_mode_storage : out STD_LOGIC;
    gpioin2_gpioin2_edge_storage : out STD_LOGIC;
    gpioin2_pending_r : out STD_LOGIC;
    gpioin2_gpioin2_pending : out STD_LOGIC;
    gpioin2_enable_storage : out STD_LOGIC;
    gpioin3_gpioin3_mode_storage : out STD_LOGIC;
    gpioin3_gpioin3_edge_storage : out STD_LOGIC;
    gpioin3_pending_r : out STD_LOGIC;
    gpioin3_gpioin3_pending : out STD_LOGIC;
    gpioin3_enable_storage : out STD_LOGIC;
    gpioin4_gpioin4_mode_storage : out STD_LOGIC;
    gpioin4_gpioin4_edge_storage : out STD_LOGIC;
    gpioin4_pending_r : out STD_LOGIC;
    gpioin4_gpioin4_pending : out STD_LOGIC;
    gpioin4_enable_storage : out STD_LOGIC;
    gpioin5_gpioin5_mode_storage : out STD_LOGIC;
    gpioin5_gpioin5_edge_storage : out STD_LOGIC;
    gpioin5_pending_r : out STD_LOGIC;
    gpioin5_gpioin5_pending : out STD_LOGIC;
    gpioin5_enable_storage : out STD_LOGIC;
    mgmtsoc_litespimmap_burst_cs : out STD_LOGIC;
    spi_sck : out STD_LOGIC;
    \uart_phy_tx_data_reg[0]_0\ : out STD_LOGIC;
    sys_uart_tx : out STD_LOGIC;
    dbg_uart_dbg_uart_tx : out STD_LOGIC;
    mgmtsoc_vexriscv_i_cmd_valid : out STD_LOGIC;
    \FSM_onehot_grant_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \lineLoader_address_reg[28]\ : out STD_LOGIC;
    \dbg_uart_address_reg[3]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    state_reg_0 : out STD_LOGIC;
    \_zz_iBusWishbone_ADR_reg[2]\ : out STD_LOGIC;
    \dbg_uart_address_reg[13]_0\ : out STD_LOGIC;
    \la_ien_storage[127]_i_4\ : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[12]\ : out STD_LOGIC;
    \dbg_uart_address_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \uartwishbonebridge_state_reg[2]_0\ : out STD_LOGIC;
    uartwishbonebridge_state : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dbg_uart_tx_count_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dbg_uart_address_reg[19]_0\ : out STD_LOGIC;
    \dbg_uart_address_reg[18]_0\ : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[2]\ : out STD_LOGIC;
    \lineLoader_address_reg[23]\ : out STD_LOGIC;
    multiregimpl131_regs1_reg_0 : out STD_LOGIC;
    multiregimpl134_regs1_reg_0 : out STD_LOGIC;
    multiregimpl135_regs1_reg_0 : out STD_LOGIC;
    multiregimpl136_regs1_reg_0 : out STD_LOGIC;
    \mgmtsoc_litespimmap_count_reg[8]_0\ : out STD_LOGIC;
    \dbg_uart_cmd_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    mgmtsoc_litespimmap_burst_cs_reg_0 : out STD_LOGIC;
    mgmtsoc_vexriscv_transfer_complete_reg_0 : out STD_LOGIC;
    mgmtsoc_vexriscv_transfer_complete : out STD_LOGIC;
    mgmtsoc_vexriscv_i_cmd_payload_data0 : out STD_LOGIC;
    \dbg_uart_address_reg[13]_1\ : out STD_LOGIC;
    \dbg_uart_address_reg[13]_2\ : out STD_LOGIC;
    \dbg_uart_address_reg[13]_3\ : out STD_LOGIC;
    \dbg_uart_address_reg[13]_4\ : out STD_LOGIC;
    \dbg_uart_address_reg[13]_5\ : out STD_LOGIC;
    \dbg_uart_address_reg[13]_6\ : out STD_LOGIC;
    \dbg_uart_address_reg[19]_1\ : out STD_LOGIC;
    spimaster_state : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O671 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_litespiphy_state_reg[1]_0\ : out STD_LOGIC;
    clear_req_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_start_local0 : out STD_LOGIC;
    frame_err_reg : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_grant_reg[1]_0\ : out STD_LOGIC;
    \rx_buffer_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_grant_reg[1]_1\ : out STD_LOGIC;
    \dBus_cmd_rData_data_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_onehot_wbbd_state_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[3]\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_wbbd_state_reg[1]_0\ : out STD_LOGIC;
    mgmt_io_oeb_hk : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_wbbd_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_wbbd_state_reg[1]_1\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[3]_0\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[3]_1\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[3]_2\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[3]_3\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[3]_4\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[5]\ : out STD_LOGIC;
    mgmt_io_out_hk : out STD_LOGIC_VECTOR ( 1 downto 0 );
    flash_csb : out STD_LOGIC;
    \dBus_cmd_rData_data_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mgmtsoc_vexriscv_i_cmd_payload_wr17_out : out STD_LOGIC;
    \dbg_uart_address_reg[12]_0\ : out STD_LOGIC;
    \dbg_uart_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \dBus_cmd_rData_address_reg[3]\ : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[2]_0\ : out STD_LOGIC;
    \uart_pending_r_reg[0]_0\ : out STD_LOGIC;
    \uart_pending_r_reg[1]_0\ : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[12]_0\ : out STD_LOGIC;
    \dbg_uart_tx_data_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_array_muxed : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[2]_1\ : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[12]_1\ : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[11]\ : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[12]_2\ : out STD_LOGIC;
    \FSM_onehot_grant_reg[1]_2\ : out STD_LOGIC;
    \uart_tx_fifo_level0_reg[3]_0\ : out STD_LOGIC;
    \dbg_uart_address_reg[13]_7\ : out STD_LOGIC;
    \dbg_uart_address_reg[11]_1\ : out STD_LOGIC;
    \FSM_onehot_grant_reg[1]_3\ : out STD_LOGIC;
    \dbg_uart_bytes_count_reg[1]_0\ : out STD_LOGIC;
    uartwishbonebridge_rs232phyrx_state_reg_0 : out STD_LOGIC;
    uartwishbonebridge_rs232phytx_next_state13_out : out STD_LOGIC;
    rs232phy_rs232phyrx_state_reg_0 : out STD_LOGIC;
    rs232phy_rs232phytx_state_reg_0 : out STD_LOGIC;
    \dbg_uart_cmd_reg[4]_0\ : out STD_LOGIC;
    wb_rst_i : in STD_LOGIC;
    clock : in STD_LOGIC;
    flash_io1_di : in STD_LOGIC;
    gpio : in STD_LOGIC;
    user_irq : in STD_LOGIC_VECTOR ( 3 downto 0 );
    uartwishbonebridge_rs232phyrx_state_reg_1 : in STD_LOGIC;
    uartwishbonebridge_rs232phytx_state_reg_0 : in STD_LOGIC;
    state_reg_1 : in STD_LOGIC;
    mgmtsoc_vexriscv_transfer_wait_for_ack_reg_1 : in STD_LOGIC;
    mgmtsoc_vexriscv_debug_bus_ack_reg_1 : in STD_LOGIC;
    mgmtsoc_master_tx_fifo_source_valid_reg_1 : in STD_LOGIC;
    mgmtsoc_master_cs_storage_reg_0 : in STD_LOGIC;
    litespi_grant_reg_0 : in STD_LOGIC;
    debug_mode_storage_reg_1 : in STD_LOGIC;
    debug_oeb_storage_reg_0 : in STD_LOGIC;
    gpio_mode1_storage_reg_1 : in STD_LOGIC;
    gpio_mode0_storage_reg_1 : in STD_LOGIC;
    gpio_out_storage_reg_1 : in STD_LOGIC;
    gpio_ien_storage_reg_0 : in STD_LOGIC;
    gpio_oe_storage_reg_0 : in STD_LOGIC;
    mprj_wb_iena_storage_reg_1 : in STD_LOGIC;
    spi_enabled_storage_reg_1 : in STD_LOGIC;
    spi_mosi_reg_0 : in STD_LOGIC;
    spi_master_loopback_storage_reg_0 : in STD_LOGIC;
    mgmtsoc_en_storage_reg_0 : in STD_LOGIC;
    mgmtsoc_pending_r_reg_0 : in STD_LOGIC;
    mgmtsoc_zero_pending_reg_0 : in STD_LOGIC;
    mgmtsoc_enable_storage_reg_0 : in STD_LOGIC;
    mgmtsoc_update_value_storage_reg_0 : in STD_LOGIC;
    multiregimpl0_regs0_reg_0 : in STD_LOGIC;
    rs232phy_rs232phyrx_state_reg_1 : in STD_LOGIC;
    uart_rx_fifo_readable_reg_0 : in STD_LOGIC;
    uart_tx_fifo_readable_reg_0 : in STD_LOGIC;
    rs232phy_rs232phytx_state_reg_1 : in STD_LOGIC;
    uart_tx_pending_reg_0 : in STD_LOGIC;
    uart_rx_pending_reg_0 : in STD_LOGIC;
    uart_enabled_storage_reg_0 : in STD_LOGIC;
    gpioin0_gpioin0_mode_storage_reg_0 : in STD_LOGIC;
    gpioin0_gpioin0_edge_storage_reg_0 : in STD_LOGIC;
    gpioin0_pending_r_reg_0 : in STD_LOGIC;
    gpioin0_gpioin0_pending_reg_0 : in STD_LOGIC;
    gpioin0_enable_storage_reg_0 : in STD_LOGIC;
    gpioin1_gpioin1_mode_storage_reg_0 : in STD_LOGIC;
    gpioin1_gpioin1_edge_storage_reg_0 : in STD_LOGIC;
    gpioin1_pending_r_reg_0 : in STD_LOGIC;
    gpioin1_gpioin1_pending_reg_0 : in STD_LOGIC;
    gpioin1_enable_storage_reg_0 : in STD_LOGIC;
    gpioin2_gpioin2_mode_storage_reg_0 : in STD_LOGIC;
    gpioin2_gpioin2_edge_storage_reg_0 : in STD_LOGIC;
    gpioin2_pending_r_reg_0 : in STD_LOGIC;
    gpioin2_gpioin2_pending_reg_0 : in STD_LOGIC;
    gpioin2_enable_storage_reg_0 : in STD_LOGIC;
    gpioin3_gpioin3_mode_storage_reg_0 : in STD_LOGIC;
    gpioin3_gpioin3_edge_storage_reg_0 : in STD_LOGIC;
    gpioin3_pending_r_reg_0 : in STD_LOGIC;
    gpioin3_gpioin3_pending_reg_0 : in STD_LOGIC;
    gpioin3_enable_storage_reg_0 : in STD_LOGIC;
    gpioin4_gpioin4_mode_storage_reg_0 : in STD_LOGIC;
    gpioin4_gpioin4_edge_storage_reg_0 : in STD_LOGIC;
    gpioin4_pending_r_reg_0 : in STD_LOGIC;
    gpioin4_gpioin4_pending_reg_0 : in STD_LOGIC;
    gpioin4_enable_storage_reg_0 : in STD_LOGIC;
    gpioin5_gpioin5_mode_storage_reg_0 : in STD_LOGIC;
    gpioin5_gpioin5_edge_storage_reg_0 : in STD_LOGIC;
    gpioin5_pending_r_reg_0 : in STD_LOGIC;
    gpioin5_gpioin5_pending_reg_0 : in STD_LOGIC;
    gpioin5_enable_storage_reg_0 : in STD_LOGIC;
    mgmtsoc_litespimmap_burst_cs_reg_1 : in STD_LOGIC;
    sys_uart_tx_reg_0 : in STD_LOGIC;
    dbg_uart_dbg_uart_tx_reg_0 : in STD_LOGIC;
    mgmtsoc_vexriscv_i_cmd_valid_reg_0 : in STD_LOGIC;
    litespi_grant_reg_rep_0 : in STD_LOGIC;
    \wbbd_addr[2]_i_5\ : in STD_LOGIC;
    tx_start_clear : in STD_LOGIC;
    frame_err : in STD_LOGIC;
    o_rx_finish_reg : in STD_LOGIC;
    stat_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_busy : in STD_LOGIC;
    \o_wb_dat_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wbbd_write_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \mprj_o[35]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \wbbd_addr_reg[0]\ : in STD_LOGIC;
    \wbbd_addr_reg[4]\ : in STD_LOGIC;
    \wbbd_addr_reg[4]_0\ : in STD_LOGIC;
    \wbbd_addr_reg[3]\ : in STD_LOGIC;
    \wbbd_addr[3]_i_3\ : in STD_LOGIC;
    \wbbd_addr_reg[4]_1\ : in STD_LOGIC;
    \wbbd_addr[4]_i_3\ : in STD_LOGIC;
    \wbbd_addr_reg[2]\ : in STD_LOGIC;
    \wbbd_addr_reg[2]_0\ : in STD_LOGIC;
    \wbbd_addr_reg[0]_0\ : in STD_LOGIC;
    \wbbd_addr[1]_i_3\ : in STD_LOGIC;
    mprj_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mprj_o[35]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pass_thru_mgmt_delay : in STD_LOGIC;
    dbg_uart_incr_reg_0 : in STD_LOGIC;
    mprj_ack_i_core : in STD_LOGIC;
    hk_ack_i : in STD_LOGIC;
    hk_dat_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \memory_to_writeBack_MEMORY_READ_DATA_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_mgmt_core : entity is "mgmt_core";
end design_1_caravel_0_0_mgmt_core;

architecture STRUCTURE of design_1_caravel_0_0_mgmt_core is
  signal \^d\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_grant[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_grant_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_sequential_litespiphy_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_litespiphy_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_litespiphy_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_litespiphy_state[1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_litespiphy_state[1]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_litespiphy_state[1]_i_8_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_litespiphy_state_reg[1]_0\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state[1]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state[1]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state[1]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state[1]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state[1]_i_18_n_0\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state[1]_i_19_n_0\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state[1]_i_20_n_0\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state[1]_i_21_n_0\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state[1]_i_22_n_0\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state[1]_i_23_n_0\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state[1]_i_24_n_0\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state[1]_i_25_n_0\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state[1]_i_26_n_0\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state[1]_i_27_n_0\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state[1]_i_28_n_0\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state[1]_i_29_n_0\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state[1]_i_30_n_0\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state[1]_i_31_n_0\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state[1]_i_32_n_0\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state[1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state[1]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state[1]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state_reg[1]_i_14_n_2\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state_reg[1]_i_14_n_3\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state_reg[1]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state_reg[1]_i_15_n_1\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state_reg[1]_i_15_n_2\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state_reg[1]_i_15_n_3\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state_reg[1]_i_16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state_reg[1]_i_16_n_1\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state_reg[1]_i_16_n_2\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state_reg[1]_i_16_n_3\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state_reg[1]_i_17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state_reg[1]_i_17_n_1\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state_reg[1]_i_17_n_2\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state_reg[1]_i_17_n_3\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state_reg[1]_i_7_n_1\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state_reg[1]_i_7_n_2\ : STD_LOGIC;
  signal \FSM_sequential_spimaster_state_reg[1]_i_7_n_3\ : STD_LOGIC;
  signal \^o671\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal RAM128_n_24 : STD_LOGIC;
  signal RAM128_n_25 : STD_LOGIC;
  signal RAM128_n_26 : STD_LOGIC;
  signal RAM128_n_27 : STD_LOGIC;
  signal RAM128_n_28 : STD_LOGIC;
  signal RAM128_n_29 : STD_LOGIC;
  signal RAM128_n_30 : STD_LOGIC;
  signal RAM128_n_31 : STD_LOGIC;
  signal RAM128_n_32 : STD_LOGIC;
  signal RAM128_n_33 : STD_LOGIC;
  signal RAM128_n_34 : STD_LOGIC;
  signal RAM128_n_35 : STD_LOGIC;
  signal RAM128_n_36 : STD_LOGIC;
  signal RAM128_n_37 : STD_LOGIC;
  signal RAM128_n_38 : STD_LOGIC;
  signal RAM128_n_39 : STD_LOGIC;
  signal RAM128_n_40 : STD_LOGIC;
  signal RAM128_n_41 : STD_LOGIC;
  signal RAM128_n_42 : STD_LOGIC;
  signal RAM128_n_43 : STD_LOGIC;
  signal RAM256_n_40 : STD_LOGIC;
  signal RAM256_n_41 : STD_LOGIC;
  signal RAM256_n_42 : STD_LOGIC;
  signal RAM256_n_43 : STD_LOGIC;
  signal RAM256_n_44 : STD_LOGIC;
  signal RAM256_n_45 : STD_LOGIC;
  signal RAM256_n_46 : STD_LOGIC;
  signal RAM256_n_47 : STD_LOGIC;
  signal RAM256_n_48 : STD_LOGIC;
  signal RAM256_n_49 : STD_LOGIC;
  signal RAM256_n_50 : STD_LOGIC;
  signal RAM256_n_51 : STD_LOGIC;
  signal RAM_reg_i_53_n_0 : STD_LOGIC;
  signal VexRiscv_n_10 : STD_LOGIC;
  signal VexRiscv_n_100 : STD_LOGIC;
  signal VexRiscv_n_101 : STD_LOGIC;
  signal VexRiscv_n_11 : STD_LOGIC;
  signal VexRiscv_n_110 : STD_LOGIC;
  signal VexRiscv_n_112 : STD_LOGIC;
  signal VexRiscv_n_114 : STD_LOGIC;
  signal VexRiscv_n_13 : STD_LOGIC;
  signal VexRiscv_n_14 : STD_LOGIC;
  signal VexRiscv_n_145 : STD_LOGIC;
  signal VexRiscv_n_146 : STD_LOGIC;
  signal VexRiscv_n_147 : STD_LOGIC;
  signal VexRiscv_n_148 : STD_LOGIC;
  signal VexRiscv_n_149 : STD_LOGIC;
  signal VexRiscv_n_15 : STD_LOGIC;
  signal VexRiscv_n_151 : STD_LOGIC;
  signal VexRiscv_n_152 : STD_LOGIC;
  signal VexRiscv_n_154 : STD_LOGIC;
  signal VexRiscv_n_16 : STD_LOGIC;
  signal VexRiscv_n_17 : STD_LOGIC;
  signal VexRiscv_n_18 : STD_LOGIC;
  signal VexRiscv_n_188 : STD_LOGIC;
  signal VexRiscv_n_189 : STD_LOGIC;
  signal VexRiscv_n_19 : STD_LOGIC;
  signal VexRiscv_n_190 : STD_LOGIC;
  signal VexRiscv_n_191 : STD_LOGIC;
  signal VexRiscv_n_192 : STD_LOGIC;
  signal VexRiscv_n_194 : STD_LOGIC;
  signal VexRiscv_n_195 : STD_LOGIC;
  signal VexRiscv_n_196 : STD_LOGIC;
  signal VexRiscv_n_197 : STD_LOGIC;
  signal VexRiscv_n_198 : STD_LOGIC;
  signal VexRiscv_n_199 : STD_LOGIC;
  signal VexRiscv_n_20 : STD_LOGIC;
  signal VexRiscv_n_208 : STD_LOGIC;
  signal VexRiscv_n_21 : STD_LOGIC;
  signal VexRiscv_n_210 : STD_LOGIC;
  signal VexRiscv_n_211 : STD_LOGIC;
  signal VexRiscv_n_212 : STD_LOGIC;
  signal VexRiscv_n_213 : STD_LOGIC;
  signal VexRiscv_n_214 : STD_LOGIC;
  signal VexRiscv_n_215 : STD_LOGIC;
  signal VexRiscv_n_216 : STD_LOGIC;
  signal VexRiscv_n_217 : STD_LOGIC;
  signal VexRiscv_n_218 : STD_LOGIC;
  signal VexRiscv_n_22 : STD_LOGIC;
  signal VexRiscv_n_222 : STD_LOGIC;
  signal VexRiscv_n_223 : STD_LOGIC;
  signal VexRiscv_n_224 : STD_LOGIC;
  signal VexRiscv_n_225 : STD_LOGIC;
  signal VexRiscv_n_23 : STD_LOGIC;
  signal VexRiscv_n_239 : STD_LOGIC;
  signal VexRiscv_n_24 : STD_LOGIC;
  signal VexRiscv_n_241 : STD_LOGIC;
  signal VexRiscv_n_246 : STD_LOGIC;
  signal VexRiscv_n_248 : STD_LOGIC;
  signal VexRiscv_n_249 : STD_LOGIC;
  signal VexRiscv_n_25 : STD_LOGIC;
  signal VexRiscv_n_250 : STD_LOGIC;
  signal VexRiscv_n_251 : STD_LOGIC;
  signal VexRiscv_n_256 : STD_LOGIC;
  signal VexRiscv_n_257 : STD_LOGIC;
  signal VexRiscv_n_258 : STD_LOGIC;
  signal VexRiscv_n_259 : STD_LOGIC;
  signal VexRiscv_n_26 : STD_LOGIC;
  signal VexRiscv_n_260 : STD_LOGIC;
  signal VexRiscv_n_261 : STD_LOGIC;
  signal VexRiscv_n_262 : STD_LOGIC;
  signal VexRiscv_n_263 : STD_LOGIC;
  signal VexRiscv_n_264 : STD_LOGIC;
  signal VexRiscv_n_265 : STD_LOGIC;
  signal VexRiscv_n_266 : STD_LOGIC;
  signal VexRiscv_n_267 : STD_LOGIC;
  signal VexRiscv_n_268 : STD_LOGIC;
  signal VexRiscv_n_269 : STD_LOGIC;
  signal VexRiscv_n_27 : STD_LOGIC;
  signal VexRiscv_n_270 : STD_LOGIC;
  signal VexRiscv_n_271 : STD_LOGIC;
  signal VexRiscv_n_272 : STD_LOGIC;
  signal VexRiscv_n_273 : STD_LOGIC;
  signal VexRiscv_n_274 : STD_LOGIC;
  signal VexRiscv_n_275 : STD_LOGIC;
  signal VexRiscv_n_276 : STD_LOGIC;
  signal VexRiscv_n_277 : STD_LOGIC;
  signal VexRiscv_n_278 : STD_LOGIC;
  signal VexRiscv_n_279 : STD_LOGIC;
  signal VexRiscv_n_28 : STD_LOGIC;
  signal VexRiscv_n_280 : STD_LOGIC;
  signal VexRiscv_n_281 : STD_LOGIC;
  signal VexRiscv_n_282 : STD_LOGIC;
  signal VexRiscv_n_283 : STD_LOGIC;
  signal VexRiscv_n_284 : STD_LOGIC;
  signal VexRiscv_n_285 : STD_LOGIC;
  signal VexRiscv_n_286 : STD_LOGIC;
  signal VexRiscv_n_287 : STD_LOGIC;
  signal VexRiscv_n_288 : STD_LOGIC;
  signal VexRiscv_n_289 : STD_LOGIC;
  signal VexRiscv_n_29 : STD_LOGIC;
  signal VexRiscv_n_290 : STD_LOGIC;
  signal VexRiscv_n_291 : STD_LOGIC;
  signal VexRiscv_n_292 : STD_LOGIC;
  signal VexRiscv_n_293 : STD_LOGIC;
  signal VexRiscv_n_294 : STD_LOGIC;
  signal VexRiscv_n_295 : STD_LOGIC;
  signal VexRiscv_n_296 : STD_LOGIC;
  signal VexRiscv_n_297 : STD_LOGIC;
  signal VexRiscv_n_298 : STD_LOGIC;
  signal VexRiscv_n_299 : STD_LOGIC;
  signal VexRiscv_n_30 : STD_LOGIC;
  signal VexRiscv_n_300 : STD_LOGIC;
  signal VexRiscv_n_301 : STD_LOGIC;
  signal VexRiscv_n_302 : STD_LOGIC;
  signal VexRiscv_n_303 : STD_LOGIC;
  signal VexRiscv_n_304 : STD_LOGIC;
  signal VexRiscv_n_305 : STD_LOGIC;
  signal VexRiscv_n_306 : STD_LOGIC;
  signal VexRiscv_n_307 : STD_LOGIC;
  signal VexRiscv_n_308 : STD_LOGIC;
  signal VexRiscv_n_309 : STD_LOGIC;
  signal VexRiscv_n_31 : STD_LOGIC;
  signal VexRiscv_n_310 : STD_LOGIC;
  signal VexRiscv_n_311 : STD_LOGIC;
  signal VexRiscv_n_312 : STD_LOGIC;
  signal VexRiscv_n_313 : STD_LOGIC;
  signal VexRiscv_n_314 : STD_LOGIC;
  signal VexRiscv_n_315 : STD_LOGIC;
  signal VexRiscv_n_316 : STD_LOGIC;
  signal VexRiscv_n_317 : STD_LOGIC;
  signal VexRiscv_n_318 : STD_LOGIC;
  signal VexRiscv_n_319 : STD_LOGIC;
  signal VexRiscv_n_32 : STD_LOGIC;
  signal VexRiscv_n_321 : STD_LOGIC;
  signal VexRiscv_n_322 : STD_LOGIC;
  signal VexRiscv_n_323 : STD_LOGIC;
  signal VexRiscv_n_324 : STD_LOGIC;
  signal VexRiscv_n_325 : STD_LOGIC;
  signal VexRiscv_n_327 : STD_LOGIC;
  signal VexRiscv_n_328 : STD_LOGIC;
  signal VexRiscv_n_329 : STD_LOGIC;
  signal VexRiscv_n_33 : STD_LOGIC;
  signal VexRiscv_n_330 : STD_LOGIC;
  signal VexRiscv_n_331 : STD_LOGIC;
  signal VexRiscv_n_332 : STD_LOGIC;
  signal VexRiscv_n_333 : STD_LOGIC;
  signal VexRiscv_n_334 : STD_LOGIC;
  signal VexRiscv_n_335 : STD_LOGIC;
  signal VexRiscv_n_336 : STD_LOGIC;
  signal VexRiscv_n_337 : STD_LOGIC;
  signal VexRiscv_n_338 : STD_LOGIC;
  signal VexRiscv_n_339 : STD_LOGIC;
  signal VexRiscv_n_34 : STD_LOGIC;
  signal VexRiscv_n_340 : STD_LOGIC;
  signal VexRiscv_n_341 : STD_LOGIC;
  signal VexRiscv_n_342 : STD_LOGIC;
  signal VexRiscv_n_343 : STD_LOGIC;
  signal VexRiscv_n_344 : STD_LOGIC;
  signal VexRiscv_n_345 : STD_LOGIC;
  signal VexRiscv_n_346 : STD_LOGIC;
  signal VexRiscv_n_347 : STD_LOGIC;
  signal VexRiscv_n_348 : STD_LOGIC;
  signal VexRiscv_n_349 : STD_LOGIC;
  signal VexRiscv_n_35 : STD_LOGIC;
  signal VexRiscv_n_350 : STD_LOGIC;
  signal VexRiscv_n_351 : STD_LOGIC;
  signal VexRiscv_n_352 : STD_LOGIC;
  signal VexRiscv_n_353 : STD_LOGIC;
  signal VexRiscv_n_354 : STD_LOGIC;
  signal VexRiscv_n_355 : STD_LOGIC;
  signal VexRiscv_n_356 : STD_LOGIC;
  signal VexRiscv_n_357 : STD_LOGIC;
  signal VexRiscv_n_358 : STD_LOGIC;
  signal VexRiscv_n_359 : STD_LOGIC;
  signal VexRiscv_n_36 : STD_LOGIC;
  signal VexRiscv_n_360 : STD_LOGIC;
  signal VexRiscv_n_363 : STD_LOGIC;
  signal VexRiscv_n_364 : STD_LOGIC;
  signal VexRiscv_n_365 : STD_LOGIC;
  signal VexRiscv_n_366 : STD_LOGIC;
  signal VexRiscv_n_37 : STD_LOGIC;
  signal VexRiscv_n_38 : STD_LOGIC;
  signal VexRiscv_n_39 : STD_LOGIC;
  signal VexRiscv_n_397 : STD_LOGIC;
  signal VexRiscv_n_398 : STD_LOGIC;
  signal VexRiscv_n_399 : STD_LOGIC;
  signal VexRiscv_n_40 : STD_LOGIC;
  signal VexRiscv_n_400 : STD_LOGIC;
  signal VexRiscv_n_401 : STD_LOGIC;
  signal VexRiscv_n_402 : STD_LOGIC;
  signal VexRiscv_n_403 : STD_LOGIC;
  signal VexRiscv_n_404 : STD_LOGIC;
  signal VexRiscv_n_405 : STD_LOGIC;
  signal VexRiscv_n_406 : STD_LOGIC;
  signal VexRiscv_n_407 : STD_LOGIC;
  signal VexRiscv_n_408 : STD_LOGIC;
  signal VexRiscv_n_409 : STD_LOGIC;
  signal VexRiscv_n_41 : STD_LOGIC;
  signal VexRiscv_n_410 : STD_LOGIC;
  signal VexRiscv_n_411 : STD_LOGIC;
  signal VexRiscv_n_412 : STD_LOGIC;
  signal VexRiscv_n_413 : STD_LOGIC;
  signal VexRiscv_n_414 : STD_LOGIC;
  signal VexRiscv_n_415 : STD_LOGIC;
  signal VexRiscv_n_416 : STD_LOGIC;
  signal VexRiscv_n_417 : STD_LOGIC;
  signal VexRiscv_n_418 : STD_LOGIC;
  signal VexRiscv_n_419 : STD_LOGIC;
  signal VexRiscv_n_42 : STD_LOGIC;
  signal VexRiscv_n_420 : STD_LOGIC;
  signal VexRiscv_n_421 : STD_LOGIC;
  signal VexRiscv_n_422 : STD_LOGIC;
  signal VexRiscv_n_423 : STD_LOGIC;
  signal VexRiscv_n_424 : STD_LOGIC;
  signal VexRiscv_n_425 : STD_LOGIC;
  signal VexRiscv_n_426 : STD_LOGIC;
  signal VexRiscv_n_427 : STD_LOGIC;
  signal VexRiscv_n_428 : STD_LOGIC;
  signal VexRiscv_n_429 : STD_LOGIC;
  signal VexRiscv_n_43 : STD_LOGIC;
  signal VexRiscv_n_430 : STD_LOGIC;
  signal VexRiscv_n_431 : STD_LOGIC;
  signal VexRiscv_n_432 : STD_LOGIC;
  signal VexRiscv_n_433 : STD_LOGIC;
  signal VexRiscv_n_434 : STD_LOGIC;
  signal VexRiscv_n_435 : STD_LOGIC;
  signal VexRiscv_n_436 : STD_LOGIC;
  signal VexRiscv_n_437 : STD_LOGIC;
  signal VexRiscv_n_438 : STD_LOGIC;
  signal VexRiscv_n_439 : STD_LOGIC;
  signal VexRiscv_n_44 : STD_LOGIC;
  signal VexRiscv_n_440 : STD_LOGIC;
  signal VexRiscv_n_441 : STD_LOGIC;
  signal VexRiscv_n_442 : STD_LOGIC;
  signal VexRiscv_n_443 : STD_LOGIC;
  signal VexRiscv_n_444 : STD_LOGIC;
  signal VexRiscv_n_445 : STD_LOGIC;
  signal VexRiscv_n_446 : STD_LOGIC;
  signal VexRiscv_n_447 : STD_LOGIC;
  signal VexRiscv_n_448 : STD_LOGIC;
  signal VexRiscv_n_449 : STD_LOGIC;
  signal VexRiscv_n_45 : STD_LOGIC;
  signal VexRiscv_n_450 : STD_LOGIC;
  signal VexRiscv_n_451 : STD_LOGIC;
  signal VexRiscv_n_452 : STD_LOGIC;
  signal VexRiscv_n_453 : STD_LOGIC;
  signal VexRiscv_n_454 : STD_LOGIC;
  signal VexRiscv_n_455 : STD_LOGIC;
  signal VexRiscv_n_456 : STD_LOGIC;
  signal VexRiscv_n_457 : STD_LOGIC;
  signal VexRiscv_n_458 : STD_LOGIC;
  signal VexRiscv_n_459 : STD_LOGIC;
  signal VexRiscv_n_46 : STD_LOGIC;
  signal VexRiscv_n_460 : STD_LOGIC;
  signal VexRiscv_n_461 : STD_LOGIC;
  signal VexRiscv_n_462 : STD_LOGIC;
  signal VexRiscv_n_463 : STD_LOGIC;
  signal VexRiscv_n_464 : STD_LOGIC;
  signal VexRiscv_n_465 : STD_LOGIC;
  signal VexRiscv_n_466 : STD_LOGIC;
  signal VexRiscv_n_467 : STD_LOGIC;
  signal VexRiscv_n_468 : STD_LOGIC;
  signal VexRiscv_n_469 : STD_LOGIC;
  signal VexRiscv_n_47 : STD_LOGIC;
  signal VexRiscv_n_470 : STD_LOGIC;
  signal VexRiscv_n_471 : STD_LOGIC;
  signal VexRiscv_n_472 : STD_LOGIC;
  signal VexRiscv_n_473 : STD_LOGIC;
  signal VexRiscv_n_474 : STD_LOGIC;
  signal VexRiscv_n_475 : STD_LOGIC;
  signal VexRiscv_n_476 : STD_LOGIC;
  signal VexRiscv_n_477 : STD_LOGIC;
  signal VexRiscv_n_478 : STD_LOGIC;
  signal VexRiscv_n_479 : STD_LOGIC;
  signal VexRiscv_n_48 : STD_LOGIC;
  signal VexRiscv_n_480 : STD_LOGIC;
  signal VexRiscv_n_481 : STD_LOGIC;
  signal VexRiscv_n_482 : STD_LOGIC;
  signal VexRiscv_n_483 : STD_LOGIC;
  signal VexRiscv_n_484 : STD_LOGIC;
  signal VexRiscv_n_485 : STD_LOGIC;
  signal VexRiscv_n_49 : STD_LOGIC;
  signal VexRiscv_n_50 : STD_LOGIC;
  signal VexRiscv_n_51 : STD_LOGIC;
  signal VexRiscv_n_52 : STD_LOGIC;
  signal VexRiscv_n_53 : STD_LOGIC;
  signal VexRiscv_n_54 : STD_LOGIC;
  signal VexRiscv_n_55 : STD_LOGIC;
  signal VexRiscv_n_56 : STD_LOGIC;
  signal VexRiscv_n_57 : STD_LOGIC;
  signal VexRiscv_n_58 : STD_LOGIC;
  signal VexRiscv_n_59 : STD_LOGIC;
  signal VexRiscv_n_6 : STD_LOGIC;
  signal VexRiscv_n_60 : STD_LOGIC;
  signal VexRiscv_n_61 : STD_LOGIC;
  signal VexRiscv_n_62 : STD_LOGIC;
  signal VexRiscv_n_63 : STD_LOGIC;
  signal VexRiscv_n_64 : STD_LOGIC;
  signal VexRiscv_n_65 : STD_LOGIC;
  signal VexRiscv_n_66 : STD_LOGIC;
  signal VexRiscv_n_67 : STD_LOGIC;
  signal VexRiscv_n_68 : STD_LOGIC;
  signal VexRiscv_n_69 : STD_LOGIC;
  signal VexRiscv_n_70 : STD_LOGIC;
  signal VexRiscv_n_71 : STD_LOGIC;
  signal VexRiscv_n_72 : STD_LOGIC;
  signal VexRiscv_n_73 : STD_LOGIC;
  signal VexRiscv_n_74 : STD_LOGIC;
  signal VexRiscv_n_75 : STD_LOGIC;
  signal VexRiscv_n_76 : STD_LOGIC;
  signal VexRiscv_n_82 : STD_LOGIC;
  signal VexRiscv_n_87 : STD_LOGIC;
  signal VexRiscv_n_88 : STD_LOGIC;
  signal VexRiscv_n_99 : STD_LOGIC;
  signal \count[0]_i_2_n_0\ : STD_LOGIC;
  signal \count[0]_i_4_n_0\ : STD_LOGIC;
  signal \count[0]_i_5_n_0\ : STD_LOGIC;
  signal \count[0]_i_6_n_0\ : STD_LOGIC;
  signal \count[0]_i_7_n_0\ : STD_LOGIC;
  signal \count[12]_i_2_n_0\ : STD_LOGIC;
  signal \count[12]_i_3_n_0\ : STD_LOGIC;
  signal \count[12]_i_4_n_0\ : STD_LOGIC;
  signal \count[12]_i_5_n_0\ : STD_LOGIC;
  signal \count[16]_i_2_n_0\ : STD_LOGIC;
  signal \count[16]_i_3_n_0\ : STD_LOGIC;
  signal \count[16]_i_4_n_0\ : STD_LOGIC;
  signal \count[16]_i_5_n_0\ : STD_LOGIC;
  signal \count[4]_i_2_n_0\ : STD_LOGIC;
  signal \count[4]_i_3_n_0\ : STD_LOGIC;
  signal \count[4]_i_4_n_0\ : STD_LOGIC;
  signal \count[4]_i_5_n_0\ : STD_LOGIC;
  signal \count[8]_i_2_n_0\ : STD_LOGIC;
  signal \count[8]_i_3_n_0\ : STD_LOGIC;
  signal \count[8]_i_4_n_0\ : STD_LOGIC;
  signal \count[8]_i_5_n_0\ : STD_LOGIC;
  signal count_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \count_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \count_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \count_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \count_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal csrbank0_reset0_re : STD_LOGIC;
  signal csrbank0_scratch0_re : STD_LOGIC;
  signal \^csrbank10_ev_status_w\ : STD_LOGIC;
  signal csrbank10_reload0_re : STD_LOGIC;
  signal csrbank11_ev_pending_re : STD_LOGIC;
  signal csrbank13_ev_pending_re : STD_LOGIC;
  signal csrbank14_ev_pending_re : STD_LOGIC;
  signal csrbank15_ev_pending_re : STD_LOGIC;
  signal csrbank16_ev_pending_re : STD_LOGIC;
  signal csrbank17_ev_pending_re : STD_LOGIC;
  signal csrbank18_ev_pending_re : STD_LOGIC;
  signal csrbank3_master_phyconfig0_re : STD_LOGIC;
  signal csrbank3_mmap_dummy_bits0_re : STD_LOGIC;
  signal csrbank4_clk_divisor0_re : STD_LOGIC;
  signal csrbank6_ien1_w : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal csrbank6_ien2_w : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal csrbank6_ien3_w : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal csrbank6_oe1_w : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal csrbank6_oe2_w : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal csrbank6_oe3_w : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal csrbank9_clk_divider0_re : STD_LOGIC;
  signal csrbank9_control0_re : STD_LOGIC;
  signal csrbank9_cs0_re : STD_LOGIC;
  signal csrbank9_mosi0_re : STD_LOGIC;
  signal \^dbus_cmd_rdata_data_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal data0 : STD_LOGIC;
  signal data2 : STD_LOGIC;
  signal data5 : STD_LOGIC;
  signal data6 : STD_LOGIC;
  signal data7 : STD_LOGIC;
  signal \dbg_uart_address[29]_i_3_n_0\ : STD_LOGIC;
  signal \dbg_uart_address[3]_i_3_n_0\ : STD_LOGIC;
  signal \dbg_uart_address_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_uart_address_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \dbg_uart_address_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \dbg_uart_address_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \^dbg_uart_address_reg[12]_0\ : STD_LOGIC;
  signal \^dbg_uart_address_reg[13]_2\ : STD_LOGIC;
  signal \dbg_uart_address_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_uart_address_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \dbg_uart_address_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \dbg_uart_address_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \dbg_uart_address_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_uart_address_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \dbg_uart_address_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \dbg_uart_address_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \dbg_uart_address_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_uart_address_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \dbg_uart_address_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \dbg_uart_address_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \dbg_uart_address_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_uart_address_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \dbg_uart_address_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \dbg_uart_address_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \dbg_uart_address_reg[29]_i_4_n_3\ : STD_LOGIC;
  signal \dbg_uart_address_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_uart_address_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \dbg_uart_address_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \dbg_uart_address_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \dbg_uart_address_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_uart_address_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \dbg_uart_address_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \dbg_uart_address_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \dbg_uart_address_reg_n_0_[0]\ : STD_LOGIC;
  signal \dbg_uart_address_reg_n_0_[10]\ : STD_LOGIC;
  signal \dbg_uart_address_reg_n_0_[11]\ : STD_LOGIC;
  signal \dbg_uart_address_reg_n_0_[12]\ : STD_LOGIC;
  signal \dbg_uart_address_reg_n_0_[13]\ : STD_LOGIC;
  signal \dbg_uart_address_reg_n_0_[14]\ : STD_LOGIC;
  signal \dbg_uart_address_reg_n_0_[15]\ : STD_LOGIC;
  signal \dbg_uart_address_reg_n_0_[16]\ : STD_LOGIC;
  signal \dbg_uart_address_reg_n_0_[17]\ : STD_LOGIC;
  signal \dbg_uart_address_reg_n_0_[18]\ : STD_LOGIC;
  signal \dbg_uart_address_reg_n_0_[19]\ : STD_LOGIC;
  signal \dbg_uart_address_reg_n_0_[1]\ : STD_LOGIC;
  signal \dbg_uart_address_reg_n_0_[20]\ : STD_LOGIC;
  signal \dbg_uart_address_reg_n_0_[21]\ : STD_LOGIC;
  signal \dbg_uart_address_reg_n_0_[22]\ : STD_LOGIC;
  signal \dbg_uart_address_reg_n_0_[23]\ : STD_LOGIC;
  signal \dbg_uart_address_reg_n_0_[24]\ : STD_LOGIC;
  signal \dbg_uart_address_reg_n_0_[25]\ : STD_LOGIC;
  signal \dbg_uart_address_reg_n_0_[26]\ : STD_LOGIC;
  signal \dbg_uart_address_reg_n_0_[27]\ : STD_LOGIC;
  signal \dbg_uart_address_reg_n_0_[28]\ : STD_LOGIC;
  signal \dbg_uart_address_reg_n_0_[29]\ : STD_LOGIC;
  signal \dbg_uart_address_reg_n_0_[2]\ : STD_LOGIC;
  signal \dbg_uart_address_reg_n_0_[3]\ : STD_LOGIC;
  signal \dbg_uart_address_reg_n_0_[4]\ : STD_LOGIC;
  signal \dbg_uart_address_reg_n_0_[5]\ : STD_LOGIC;
  signal \dbg_uart_address_reg_n_0_[6]\ : STD_LOGIC;
  signal \dbg_uart_address_reg_n_0_[7]\ : STD_LOGIC;
  signal \dbg_uart_address_reg_n_0_[8]\ : STD_LOGIC;
  signal \dbg_uart_address_reg_n_0_[9]\ : STD_LOGIC;
  signal dbg_uart_address_uartwishbonebridge_next_value4 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal dbg_uart_address_uartwishbonebridge_next_value40 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal dbg_uart_address_uartwishbonebridge_next_value_ce4 : STD_LOGIC;
  signal dbg_uart_bytes_count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \dbg_uart_bytes_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_bytes_count[0]_i_3_n_0\ : STD_LOGIC;
  signal \dbg_uart_bytes_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_bytes_count[1]_i_2_n_0\ : STD_LOGIC;
  signal dbg_uart_bytes_count_uartwishbonebridge_next_value_ce0 : STD_LOGIC;
  signal dbg_uart_cmd : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \^dbg_uart_cmd_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^dbg_uart_cmd_reg[4]_0\ : STD_LOGIC;
  signal dbg_uart_cmd_uartwishbonebridge_next_value_ce2 : STD_LOGIC;
  signal \dbg_uart_count[0]_i_10_n_0\ : STD_LOGIC;
  signal \dbg_uart_count[0]_i_11_n_0\ : STD_LOGIC;
  signal \dbg_uart_count[0]_i_12_n_0\ : STD_LOGIC;
  signal \dbg_uart_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \dbg_uart_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \dbg_uart_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \dbg_uart_count[0]_i_7_n_0\ : STD_LOGIC;
  signal \dbg_uart_count[0]_i_8_n_0\ : STD_LOGIC;
  signal \dbg_uart_count[0]_i_9_n_0\ : STD_LOGIC;
  signal \dbg_uart_count[12]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_uart_count[12]_i_3_n_0\ : STD_LOGIC;
  signal \dbg_uart_count[12]_i_4_n_0\ : STD_LOGIC;
  signal \dbg_uart_count[12]_i_5_n_0\ : STD_LOGIC;
  signal \dbg_uart_count[16]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_uart_count[16]_i_3_n_0\ : STD_LOGIC;
  signal \dbg_uart_count[16]_i_4_n_0\ : STD_LOGIC;
  signal \dbg_uart_count[16]_i_5_n_0\ : STD_LOGIC;
  signal \dbg_uart_count[4]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_uart_count[4]_i_3_n_0\ : STD_LOGIC;
  signal \dbg_uart_count[4]_i_4_n_0\ : STD_LOGIC;
  signal \dbg_uart_count[4]_i_5_n_0\ : STD_LOGIC;
  signal \dbg_uart_count[8]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_uart_count[8]_i_3_n_0\ : STD_LOGIC;
  signal \dbg_uart_count[8]_i_4_n_0\ : STD_LOGIC;
  signal \dbg_uart_count[8]_i_5_n_0\ : STD_LOGIC;
  signal dbg_uart_count_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \dbg_uart_count_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \dbg_uart_count_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \dbg_uart_count_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \dbg_uart_count_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \dbg_uart_count_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \dbg_uart_count_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \dbg_uart_count_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \dbg_uart_count_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \dbg_uart_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \dbg_uart_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \dbg_uart_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \dbg_uart_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \dbg_uart_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \dbg_uart_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \dbg_uart_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \dbg_uart_count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \dbg_uart_count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \dbg_uart_count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \dbg_uart_count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \dbg_uart_count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \dbg_uart_count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \dbg_uart_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \dbg_uart_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \dbg_uart_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \dbg_uart_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \dbg_uart_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \dbg_uart_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \dbg_uart_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \dbg_uart_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \dbg_uart_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \dbg_uart_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \dbg_uart_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \dbg_uart_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \dbg_uart_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \dbg_uart_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \dbg_uart_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal dbg_uart_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dbg_uart_data[31]_i_3_n_0\ : STD_LOGIC;
  signal \^dbg_uart_data_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dbg_uart_data_uartwishbonebridge_next_value6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dbg_uart_data_uartwishbonebridge_next_value_ce6 : STD_LOGIC;
  signal dbg_uart_dbg_uart_rx : STD_LOGIC;
  signal \^dbg_uart_dbg_uart_tx\ : STD_LOGIC;
  signal \^dbg_uart_incr\ : STD_LOGIC;
  signal dbg_uart_incr_i_1_n_0 : STD_LOGIC;
  signal dbg_uart_length : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dbg_uart_length_uartwishbonebridge_next_value_ce3 : STD_LOGIC;
  signal dbg_uart_rx_count_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dbg_uart_rx_count_uartwishbonebridge_rs232phyrx_next_value0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dbg_uart_rx_data : STD_LOGIC;
  signal \dbg_uart_rx_data_reg_n_0_[0]\ : STD_LOGIC;
  signal dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal dbg_uart_rx_phase : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dbg_uart_rx_phase[0]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_rx_phase[12]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_uart_rx_phase[12]_i_3_n_0\ : STD_LOGIC;
  signal \dbg_uart_rx_phase[16]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_uart_rx_phase[16]_i_3_n_0\ : STD_LOGIC;
  signal \dbg_uart_rx_phase[16]_i_4_n_0\ : STD_LOGIC;
  signal \dbg_uart_rx_phase[20]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_uart_rx_phase[20]_i_3_n_0\ : STD_LOGIC;
  signal \dbg_uart_rx_phase[24]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_uart_rx_phase[24]_i_3_n_0\ : STD_LOGIC;
  signal \dbg_uart_rx_phase[24]_i_4_n_0\ : STD_LOGIC;
  signal \dbg_uart_rx_phase[28]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_uart_rx_phase[30]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_rx_phase[31]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_rx_phase[4]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_uart_rx_phase[4]_i_3_n_0\ : STD_LOGIC;
  signal \dbg_uart_rx_phase[8]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_uart_rx_phase[8]_i_3_n_0\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[30]_i_2_n_2\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[30]_i_2_n_3\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[30]_i_2_n_5\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[30]_i_2_n_6\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[30]_i_2_n_7\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \dbg_uart_rx_phase_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal dbg_uart_rx_tick : STD_LOGIC;
  signal dbg_uart_rx_tick_i_1_n_0 : STD_LOGIC;
  signal dbg_uart_tx_count_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^dbg_uart_tx_count_reg[1]_0\ : STD_LOGIC;
  signal dbg_uart_tx_count_uartwishbonebridge_rs232phytx_next_value0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dbg_uart_tx_data0 : STD_LOGIC;
  signal \dbg_uart_tx_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_data[1]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_data[2]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_data[3]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_data[4]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_data[7]_i_3_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \dbg_uart_tx_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \dbg_uart_tx_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \dbg_uart_tx_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \dbg_uart_tx_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \dbg_uart_tx_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \dbg_uart_tx_data_reg_n_0_[7]\ : STD_LOGIC;
  signal dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dbg_uart_tx_phase[0]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase[10]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase[10]_i_3_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase[11]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase[12]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase[13]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase[14]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase[15]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase[16]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase[16]_i_3_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase[16]_i_4_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase[17]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase[19]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase[19]_i_3_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase[1]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase[20]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase[21]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase[22]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase[23]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase[24]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase[24]_i_3_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase[24]_i_4_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase[25]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase[28]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase[2]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase[31]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase[4]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase[4]_i_3_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase[6]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase[6]_i_3_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase[7]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase[8]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg_n_0_[0]\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg_n_0_[10]\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg_n_0_[11]\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg_n_0_[12]\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg_n_0_[13]\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg_n_0_[14]\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg_n_0_[15]\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg_n_0_[16]\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg_n_0_[17]\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg_n_0_[18]\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg_n_0_[19]\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg_n_0_[1]\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg_n_0_[20]\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg_n_0_[21]\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg_n_0_[22]\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg_n_0_[23]\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg_n_0_[24]\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg_n_0_[25]\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg_n_0_[26]\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg_n_0_[27]\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg_n_0_[28]\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg_n_0_[29]\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg_n_0_[2]\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg_n_0_[30]\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg_n_0_[31]\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg_n_0_[3]\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg_n_0_[4]\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg_n_0_[5]\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg_n_0_[6]\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg_n_0_[7]\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg_n_0_[8]\ : STD_LOGIC;
  signal \dbg_uart_tx_phase_reg_n_0_[9]\ : STD_LOGIC;
  signal dbg_uart_words_count : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dbg_uart_words_count[5]_i_2_n_0\ : STD_LOGIC;
  signal \dbg_uart_words_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \dbg_uart_words_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \dbg_uart_words_count[7]_i_5_n_0\ : STD_LOGIC;
  signal \dbg_uart_words_count[7]_i_6_n_0\ : STD_LOGIC;
  signal dbg_uart_words_count_uartwishbonebridge_next_value1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dbg_uart_words_count_uartwishbonebridge_next_value_ce1 : STD_LOGIC;
  signal \^debug_mode_storage_reg_0\ : STD_LOGIC;
  signal \^debug_oeb\ : STD_LOGIC;
  signal dff2_bus_ack : STD_LOGIC;
  signal dff2_bus_ack0 : STD_LOGIC;
  signal dff2_en : STD_LOGIC;
  signal dff2_we_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dff_bus_ack : STD_LOGIC;
  signal dff_bus_ack0 : STD_LOGIC;
  signal dff_en : STD_LOGIC;
  signal dff_we_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal flash_csb_core : STD_LOGIC;
  signal flash_io0_do_i_2_n_0 : STD_LOGIC;
  signal flash_io0_do_i_3_n_0 : STD_LOGIC;
  signal flash_io0_oeb_i_1_n_0 : STD_LOGIC;
  signal \^gpio_ien_storage\ : STD_LOGIC;
  signal \^gpio_mode0_storage_reg_0\ : STD_LOGIC;
  signal \^gpio_mode1_storage_reg_0\ : STD_LOGIC;
  signal \^gpio_oe_storage\ : STD_LOGIC;
  signal \^gpio_out_storage_reg_0\ : STD_LOGIC;
  signal \^gpioin0_enable_storage\ : STD_LOGIC;
  signal \^gpioin0_gpioin0_edge_storage\ : STD_LOGIC;
  signal gpioin0_gpioin0_in_pads_n_d : STD_LOGIC;
  signal \^gpioin0_gpioin0_mode_storage\ : STD_LOGIC;
  signal \^gpioin0_gpioin0_pending\ : STD_LOGIC;
  signal gpioin0_gpioin0_trigger : STD_LOGIC;
  signal \^gpioin1_enable_storage\ : STD_LOGIC;
  signal \^gpioin1_gpioin1_edge_storage\ : STD_LOGIC;
  signal \^gpioin1_gpioin1_mode_storage\ : STD_LOGIC;
  signal \^gpioin1_gpioin1_pending\ : STD_LOGIC;
  signal gpioin1_gpioin1_trigger : STD_LOGIC;
  signal \^gpioin2_enable_storage\ : STD_LOGIC;
  signal \^gpioin2_gpioin2_edge_storage\ : STD_LOGIC;
  signal \^gpioin2_gpioin2_mode_storage\ : STD_LOGIC;
  signal \^gpioin2_gpioin2_pending\ : STD_LOGIC;
  signal gpioin2_gpioin2_trigger : STD_LOGIC;
  signal \^gpioin3_enable_storage\ : STD_LOGIC;
  signal \^gpioin3_gpioin3_edge_storage\ : STD_LOGIC;
  signal gpioin3_gpioin3_in_pads_n_d : STD_LOGIC;
  signal \^gpioin3_gpioin3_mode_storage\ : STD_LOGIC;
  signal \^gpioin3_gpioin3_pending\ : STD_LOGIC;
  signal gpioin3_gpioin3_trigger : STD_LOGIC;
  signal \^gpioin4_enable_storage\ : STD_LOGIC;
  signal \^gpioin4_gpioin4_edge_storage\ : STD_LOGIC;
  signal gpioin4_gpioin4_in_pads_n_d : STD_LOGIC;
  signal \^gpioin4_gpioin4_mode_storage\ : STD_LOGIC;
  signal \^gpioin4_gpioin4_pending\ : STD_LOGIC;
  signal gpioin4_gpioin4_trigger : STD_LOGIC;
  signal \^gpioin5_enable_storage\ : STD_LOGIC;
  signal \^gpioin5_gpioin5_edge_storage\ : STD_LOGIC;
  signal gpioin5_gpioin5_in_pads_n_d : STD_LOGIC;
  signal \^gpioin5_gpioin5_mode_storage\ : STD_LOGIC;
  signal \^gpioin5_gpioin5_pending\ : STD_LOGIC;
  signal gpioin5_gpioin5_trigger : STD_LOGIC;
  signal grant_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^int_rst\ : STD_LOGIC;
  signal interface0_bank_bus_dat_r : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal interface10_bank_bus_dat_r : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal interface11_bank_bus_dat_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \interface11_bank_bus_dat_r[0]_i_4_n_0\ : STD_LOGIC;
  signal interface12_bank_bus_dat_r : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \interface13_bank_bus_dat_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \interface14_bank_bus_dat_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \interface15_bank_bus_dat_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \interface16_bank_bus_dat_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \interface17_bank_bus_dat_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \interface18_bank_bus_dat_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \interface19_bank_bus_dat_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \interface19_bank_bus_dat_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \interface19_bank_bus_dat_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \interface1_bank_bus_dat_r_reg_n_0_[0]\ : STD_LOGIC;
  signal interface2_bank_bus_dat_r : STD_LOGIC_VECTOR ( 0 to 0 );
  signal interface3_bank_bus_dat_r : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \interface3_bank_bus_dat_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \interface4_bank_bus_dat_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \interface4_bank_bus_dat_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \interface4_bank_bus_dat_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \interface4_bank_bus_dat_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \interface4_bank_bus_dat_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \interface4_bank_bus_dat_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \interface4_bank_bus_dat_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \interface4_bank_bus_dat_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \interface5_bank_bus_dat_r_reg_n_0_[0]\ : STD_LOGIC;
  signal interface6_bank_bus_dat_r : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal interface7_bank_bus_dat_r : STD_LOGIC_VECTOR ( 0 to 0 );
  signal interface8_bank_bus_dat_r : STD_LOGIC_VECTOR ( 0 to 0 );
  signal interface9_bank_bus_dat_r : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \interface9_bank_bus_dat_r[0]_i_6_n_0\ : STD_LOGIC;
  signal \la_ien_storage_reg_n_0_[0]\ : STD_LOGIC;
  signal \la_ien_storage_reg_n_0_[10]\ : STD_LOGIC;
  signal \la_ien_storage_reg_n_0_[11]\ : STD_LOGIC;
  signal \la_ien_storage_reg_n_0_[12]\ : STD_LOGIC;
  signal \la_ien_storage_reg_n_0_[13]\ : STD_LOGIC;
  signal \la_ien_storage_reg_n_0_[14]\ : STD_LOGIC;
  signal \la_ien_storage_reg_n_0_[15]\ : STD_LOGIC;
  signal \la_ien_storage_reg_n_0_[16]\ : STD_LOGIC;
  signal \la_ien_storage_reg_n_0_[17]\ : STD_LOGIC;
  signal \la_ien_storage_reg_n_0_[18]\ : STD_LOGIC;
  signal \la_ien_storage_reg_n_0_[19]\ : STD_LOGIC;
  signal \la_ien_storage_reg_n_0_[1]\ : STD_LOGIC;
  signal \la_ien_storage_reg_n_0_[20]\ : STD_LOGIC;
  signal \la_ien_storage_reg_n_0_[21]\ : STD_LOGIC;
  signal \la_ien_storage_reg_n_0_[22]\ : STD_LOGIC;
  signal \la_ien_storage_reg_n_0_[23]\ : STD_LOGIC;
  signal \la_ien_storage_reg_n_0_[24]\ : STD_LOGIC;
  signal \la_ien_storage_reg_n_0_[25]\ : STD_LOGIC;
  signal \la_ien_storage_reg_n_0_[26]\ : STD_LOGIC;
  signal \la_ien_storage_reg_n_0_[27]\ : STD_LOGIC;
  signal \la_ien_storage_reg_n_0_[28]\ : STD_LOGIC;
  signal \la_ien_storage_reg_n_0_[29]\ : STD_LOGIC;
  signal \la_ien_storage_reg_n_0_[2]\ : STD_LOGIC;
  signal \la_ien_storage_reg_n_0_[30]\ : STD_LOGIC;
  signal \la_ien_storage_reg_n_0_[31]\ : STD_LOGIC;
  signal \la_ien_storage_reg_n_0_[3]\ : STD_LOGIC;
  signal \la_ien_storage_reg_n_0_[4]\ : STD_LOGIC;
  signal \la_ien_storage_reg_n_0_[5]\ : STD_LOGIC;
  signal \la_ien_storage_reg_n_0_[6]\ : STD_LOGIC;
  signal \la_ien_storage_reg_n_0_[7]\ : STD_LOGIC;
  signal \la_ien_storage_reg_n_0_[8]\ : STD_LOGIC;
  signal \la_ien_storage_reg_n_0_[9]\ : STD_LOGIC;
  signal \la_oe_storage_reg_n_0_[0]\ : STD_LOGIC;
  signal \la_oe_storage_reg_n_0_[10]\ : STD_LOGIC;
  signal \la_oe_storage_reg_n_0_[11]\ : STD_LOGIC;
  signal \la_oe_storage_reg_n_0_[12]\ : STD_LOGIC;
  signal \la_oe_storage_reg_n_0_[13]\ : STD_LOGIC;
  signal \la_oe_storage_reg_n_0_[14]\ : STD_LOGIC;
  signal \la_oe_storage_reg_n_0_[15]\ : STD_LOGIC;
  signal \la_oe_storage_reg_n_0_[16]\ : STD_LOGIC;
  signal \la_oe_storage_reg_n_0_[17]\ : STD_LOGIC;
  signal \la_oe_storage_reg_n_0_[18]\ : STD_LOGIC;
  signal \la_oe_storage_reg_n_0_[19]\ : STD_LOGIC;
  signal \la_oe_storage_reg_n_0_[1]\ : STD_LOGIC;
  signal \la_oe_storage_reg_n_0_[20]\ : STD_LOGIC;
  signal \la_oe_storage_reg_n_0_[21]\ : STD_LOGIC;
  signal \la_oe_storage_reg_n_0_[22]\ : STD_LOGIC;
  signal \la_oe_storage_reg_n_0_[23]\ : STD_LOGIC;
  signal \la_oe_storage_reg_n_0_[24]\ : STD_LOGIC;
  signal \la_oe_storage_reg_n_0_[25]\ : STD_LOGIC;
  signal \la_oe_storage_reg_n_0_[26]\ : STD_LOGIC;
  signal \la_oe_storage_reg_n_0_[27]\ : STD_LOGIC;
  signal \la_oe_storage_reg_n_0_[28]\ : STD_LOGIC;
  signal \la_oe_storage_reg_n_0_[29]\ : STD_LOGIC;
  signal \la_oe_storage_reg_n_0_[2]\ : STD_LOGIC;
  signal \la_oe_storage_reg_n_0_[30]\ : STD_LOGIC;
  signal \la_oe_storage_reg_n_0_[31]\ : STD_LOGIC;
  signal \la_oe_storage_reg_n_0_[3]\ : STD_LOGIC;
  signal \la_oe_storage_reg_n_0_[4]\ : STD_LOGIC;
  signal \la_oe_storage_reg_n_0_[5]\ : STD_LOGIC;
  signal \la_oe_storage_reg_n_0_[6]\ : STD_LOGIC;
  signal \la_oe_storage_reg_n_0_[7]\ : STD_LOGIC;
  signal \la_oe_storage_reg_n_0_[8]\ : STD_LOGIC;
  signal \la_oe_storage_reg_n_0_[9]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[0]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[100]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[101]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[102]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[103]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[104]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[105]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[106]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[107]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[108]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[109]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[10]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[110]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[111]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[112]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[113]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[114]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[115]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[116]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[117]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[118]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[119]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[11]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[120]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[121]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[122]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[123]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[124]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[125]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[126]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[127]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[12]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[13]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[14]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[15]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[16]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[17]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[18]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[19]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[1]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[20]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[21]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[22]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[23]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[24]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[25]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[26]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[27]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[28]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[29]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[2]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[30]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[31]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[32]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[33]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[34]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[35]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[36]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[37]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[38]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[39]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[3]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[40]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[41]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[42]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[43]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[44]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[45]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[46]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[47]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[48]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[49]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[4]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[50]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[51]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[52]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[53]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[54]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[55]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[56]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[57]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[58]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[59]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[5]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[60]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[61]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[62]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[63]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[64]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[65]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[66]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[67]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[68]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[69]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[6]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[70]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[71]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[72]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[73]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[74]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[75]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[76]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[77]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[78]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[79]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[7]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[80]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[81]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[82]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[83]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[84]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[85]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[86]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[87]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[88]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[89]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[8]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[90]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[91]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[92]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[93]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[94]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[95]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[96]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[97]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[98]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[99]\ : STD_LOGIC;
  signal \la_out_storage_reg_n_0_[9]\ : STD_LOGIC;
  signal \^litespi_grant\ : STD_LOGIC;
  signal litespi_grant_reg_rep_n_0 : STD_LOGIC;
  signal litespi_rx_demux_endpoint1_source_ready : STD_LOGIC;
  signal \litespi_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \litespi_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \litespi_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \litespi_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \litespi_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \litespi_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \litespi_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \litespi_state[3]_i_5_n_0\ : STD_LOGIC;
  signal \litespi_state[3]_i_6_n_0\ : STD_LOGIC;
  signal litespi_tx_mux_source_payload_width : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal litespiphy_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal memdat_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal memdat_10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \memdat_1[7]_i_3_n_0\ : STD_LOGIC;
  signal memdat_3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal memdat_30 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \memdat_3[7]_i_2_n_0\ : STD_LOGIC;
  signal \memdat_3[7]_i_3_n_0\ : STD_LOGIC;
  signal mgmtsoc_bus_errors : STD_LOGIC;
  signal \mgmtsoc_bus_errors[0]_i_10_n_0\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors[0]_i_11_n_0\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors[0]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors[0]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors[0]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors[0]_i_6_n_0\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors[0]_i_7_n_0\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors[0]_i_8_n_0\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors[0]_i_9_n_0\ : STD_LOGIC;
  signal mgmtsoc_bus_errors_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mgmtsoc_bus_errors_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \mgmtsoc_bus_errors_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal mgmtsoc_dat_w : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \^mgmtsoc_en_storage\ : STD_LOGIC;
  signal \^mgmtsoc_enable_storage\ : STD_LOGIC;
  signal mgmtsoc_litespimmap_burst_adr : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \mgmtsoc_litespimmap_burst_adr[29]_i_4_n_0\ : STD_LOGIC;
  signal mgmtsoc_litespimmap_burst_adr_litespi_next_value1 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal mgmtsoc_litespimmap_burst_adr_litespi_next_value10 : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1 : STD_LOGIC;
  signal \mgmtsoc_litespimmap_burst_adr_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespimmap_burst_adr_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \mgmtsoc_litespimmap_burst_adr_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \mgmtsoc_litespimmap_burst_adr_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \mgmtsoc_litespimmap_burst_adr_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespimmap_burst_adr_reg[16]_i_3_n_1\ : STD_LOGIC;
  signal \mgmtsoc_litespimmap_burst_adr_reg[16]_i_3_n_2\ : STD_LOGIC;
  signal \mgmtsoc_litespimmap_burst_adr_reg[16]_i_3_n_3\ : STD_LOGIC;
  signal \mgmtsoc_litespimmap_burst_adr_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespimmap_burst_adr_reg[20]_i_3_n_1\ : STD_LOGIC;
  signal \mgmtsoc_litespimmap_burst_adr_reg[20]_i_3_n_2\ : STD_LOGIC;
  signal \mgmtsoc_litespimmap_burst_adr_reg[20]_i_3_n_3\ : STD_LOGIC;
  signal \mgmtsoc_litespimmap_burst_adr_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespimmap_burst_adr_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \mgmtsoc_litespimmap_burst_adr_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \mgmtsoc_litespimmap_burst_adr_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \mgmtsoc_litespimmap_burst_adr_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespimmap_burst_adr_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \mgmtsoc_litespimmap_burst_adr_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \mgmtsoc_litespimmap_burst_adr_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \mgmtsoc_litespimmap_burst_adr_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespimmap_burst_adr_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \mgmtsoc_litespimmap_burst_adr_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \mgmtsoc_litespimmap_burst_adr_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \mgmtsoc_litespimmap_burst_adr_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespimmap_burst_adr_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \mgmtsoc_litespimmap_burst_adr_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \mgmtsoc_litespimmap_burst_adr_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \^mgmtsoc_litespimmap_burst_cs\ : STD_LOGIC;
  signal mgmtsoc_litespimmap_burst_cs_litespi_next_value01 : STD_LOGIC;
  signal mgmtsoc_litespimmap_count0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \mgmtsoc_litespimmap_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespimmap_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespimmap_count[8]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespimmap_count[8]_i_4_n_0\ : STD_LOGIC;
  signal mgmtsoc_litespimmap_count_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal mgmtsoc_litespimmap_cs2 : STD_LOGIC;
  signal \mgmtsoc_litespimmap_storage_reg_n_0_[0]\ : STD_LOGIC;
  signal \mgmtsoc_litespimmap_storage_reg_n_0_[1]\ : STD_LOGIC;
  signal \mgmtsoc_litespimmap_storage_reg_n_0_[2]\ : STD_LOGIC;
  signal \mgmtsoc_litespimmap_storage_reg_n_0_[3]\ : STD_LOGIC;
  signal \mgmtsoc_litespimmap_storage_reg_n_0_[4]\ : STD_LOGIC;
  signal \mgmtsoc_litespimmap_storage_reg_n_0_[5]\ : STD_LOGIC;
  signal \mgmtsoc_litespimmap_storage_reg_n_0_[6]\ : STD_LOGIC;
  signal \mgmtsoc_litespimmap_storage_reg_n_0_[7]\ : STD_LOGIC;
  signal mgmtsoc_litespisdrphycore_clk : STD_LOGIC;
  signal mgmtsoc_litespisdrphycore_clk_i_1_n_0 : STD_LOGIC;
  signal mgmtsoc_litespisdrphycore_cnt1 : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_cnt[7]_i_10_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_cnt[7]_i_11_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_cnt[7]_i_12_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_cnt[7]_i_13_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_cnt[7]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_cnt[7]_i_6_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_cnt[7]_i_7_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_cnt[7]_i_8_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_cnt[7]_i_9_n_0\ : STD_LOGIC;
  signal mgmtsoc_litespisdrphycore_cnt_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mgmtsoc_litespisdrphycore_cnt_reg[7]_i_3_n_7\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_cnt_reg[7]_i_5_n_1\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_cnt_reg[7]_i_5_n_2\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_cnt_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal mgmtsoc_litespisdrphycore_count0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mgmtsoc_litespisdrphycore_count[1]_i_1_n_0\ : STD_LOGIC;
  signal mgmtsoc_litespisdrphycore_count_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mgmtsoc_litespisdrphycore_dq_i : STD_LOGIC_VECTOR ( 1 to 1 );
  signal mgmtsoc_litespisdrphycore_dq_o : STD_LOGIC;
  signal mgmtsoc_litespisdrphycore_posedge_reg : STD_LOGIC;
  signal mgmtsoc_litespisdrphycore_posedge_reg2 : STD_LOGIC;
  signal mgmtsoc_litespisdrphycore_posedge_reg_i_1_n_0 : STD_LOGIC;
  signal mgmtsoc_litespisdrphycore_posedge_reg_i_2_n_0 : STD_LOGIC;
  signal mgmtsoc_litespisdrphycore_posedge_reg_i_3_n_0 : STD_LOGIC;
  signal mgmtsoc_litespisdrphycore_posedge_reg_i_4_n_0 : STD_LOGIC;
  signal mgmtsoc_litespisdrphycore_posedge_reg_i_5_n_0 : STD_LOGIC;
  signal mgmtsoc_litespisdrphycore_posedge_reg_i_6_n_0 : STD_LOGIC;
  signal mgmtsoc_litespisdrphycore_sr_cnt : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mgmtsoc_litespisdrphycore_sr_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_cnt[1]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_cnt[1]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_cnt[1]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_cnt[2]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_cnt[2]_i_6_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_cnt[3]_i_6_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_cnt[3]_i_7_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_cnt[4]_i_6_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_10_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_11_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_12_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_13_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_6_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_8_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_9_n_0\ : STD_LOGIC;
  signal mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mgmtsoc_litespisdrphycore_sr_cnt_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_cnt_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_cnt_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_cnt_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_cnt_reg[7]_i_7_n_1\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_cnt_reg[7]_i_7_n_2\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_cnt_reg[7]_i_7_n_3\ : STD_LOGIC;
  signal mgmtsoc_litespisdrphycore_sr_in : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in[0]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in[10]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in[11]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in[12]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in[13]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in[14]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in[15]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in[16]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in[17]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in[18]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in[19]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in[1]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in[20]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in[21]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in[22]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in[23]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in[24]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in[25]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in[26]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in[27]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in[28]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in[29]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in[2]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in[30]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in[31]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in[31]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in[3]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in[4]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in[5]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in[6]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in[7]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in[8]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in[9]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[0]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[10]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[11]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[12]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[13]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[14]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[15]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[16]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[17]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[18]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[19]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[1]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[20]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[21]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[22]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[23]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[24]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[25]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[26]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[27]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[28]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[29]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[2]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[30]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[31]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[3]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[4]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[5]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[6]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[7]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[8]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[9]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[0]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[0]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[0]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[10]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[10]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[11]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[11]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[12]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[12]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[13]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[13]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[13]_i_6_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[14]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[14]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[15]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[15]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[16]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[16]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[17]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[17]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[18]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[18]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[19]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[19]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[1]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[1]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[1]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[1]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[20]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[20]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[21]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[21]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[22]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[22]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[23]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[23]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[24]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[24]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[25]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[25]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[26]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[26]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[27]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[27]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[28]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[28]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[29]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[29]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[2]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[30]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[30]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[30]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[30]_i_7_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[30]_i_8_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_16_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_17_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_46_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_6_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[31]_i_7_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[3]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[3]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[4]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[4]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[5]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[6]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[6]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[7]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[8]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[8]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[9]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out[9]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[12]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[13]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[14]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[15]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[16]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[17]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[18]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[19]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[20]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[21]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[22]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[23]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[24]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[25]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[26]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[27]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[28]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[29]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[30]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[9]\ : STD_LOGIC;
  signal mgmtsoc_litespisdrphycore_storage : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mgmtsoc_load_storage : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mgmtsoc_master_phyconfig_storage_reg_n_0_[0]\ : STD_LOGIC;
  signal \mgmtsoc_master_phyconfig_storage_reg_n_0_[12]\ : STD_LOGIC;
  signal \mgmtsoc_master_phyconfig_storage_reg_n_0_[13]\ : STD_LOGIC;
  signal \mgmtsoc_master_phyconfig_storage_reg_n_0_[14]\ : STD_LOGIC;
  signal \mgmtsoc_master_phyconfig_storage_reg_n_0_[15]\ : STD_LOGIC;
  signal \mgmtsoc_master_phyconfig_storage_reg_n_0_[1]\ : STD_LOGIC;
  signal \mgmtsoc_master_phyconfig_storage_reg_n_0_[2]\ : STD_LOGIC;
  signal \mgmtsoc_master_phyconfig_storage_reg_n_0_[3]\ : STD_LOGIC;
  signal \mgmtsoc_master_phyconfig_storage_reg_n_0_[4]\ : STD_LOGIC;
  signal \mgmtsoc_master_phyconfig_storage_reg_n_0_[5]\ : STD_LOGIC;
  signal \mgmtsoc_master_phyconfig_storage_reg_n_0_[6]\ : STD_LOGIC;
  signal \mgmtsoc_master_phyconfig_storage_reg_n_0_[7]\ : STD_LOGIC;
  signal \mgmtsoc_master_rx_fifo_source_payload_data__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mgmtsoc_master_status_status : STD_LOGIC_VECTOR ( 1 to 1 );
  signal mgmtsoc_master_tx_fifo_sink_payload_mask : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mgmtsoc_master_tx_fifo_sink_payload_width : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mgmtsoc_master_tx_fifo_sink_ready : STD_LOGIC;
  signal mgmtsoc_master_tx_fifo_source_payload_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mgmtsoc_master_tx_fifo_source_payload_len : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal mgmtsoc_master_tx_fifo_source_payload_mask : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mgmtsoc_master_tx_fifo_source_payload_width : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^mgmtsoc_master_tx_fifo_source_valid_reg_0\ : STD_LOGIC;
  signal mgmtsoc_reload_storage : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mgmtsoc_reset_re : STD_LOGIC;
  signal \mgmtsoc_reset_storage_reg_n_0_[0]\ : STD_LOGIC;
  signal \mgmtsoc_reset_storage_reg_n_0_[1]\ : STD_LOGIC;
  signal mgmtsoc_scratch_storage : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mgmtsoc_update_value_re : STD_LOGIC;
  signal \^mgmtsoc_update_value_storage\ : STD_LOGIC;
  signal \mgmtsoc_value[0]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[10]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[11]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[12]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[12]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[12]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[12]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[12]_i_6_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[13]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[14]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[15]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[16]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[16]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[16]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[16]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[16]_i_6_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[17]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[18]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[19]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[1]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[20]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[20]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[20]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[20]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[20]_i_6_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[21]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[22]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[23]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[24]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[24]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[24]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[24]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[24]_i_6_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[25]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[26]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[27]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[28]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[28]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[28]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[28]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[28]_i_6_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[29]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[2]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[30]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[31]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[31]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[31]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[31]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[3]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[4]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[4]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[4]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[4]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[4]_i_6_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[5]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[6]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[7]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[8]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[8]_i_3_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[8]_i_4_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[8]_i_5_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[8]_i_6_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value[9]_i_1_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \mgmtsoc_value_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \mgmtsoc_value_reg_n_0_[0]\ : STD_LOGIC;
  signal \mgmtsoc_value_reg_n_0_[10]\ : STD_LOGIC;
  signal \mgmtsoc_value_reg_n_0_[11]\ : STD_LOGIC;
  signal \mgmtsoc_value_reg_n_0_[12]\ : STD_LOGIC;
  signal \mgmtsoc_value_reg_n_0_[13]\ : STD_LOGIC;
  signal \mgmtsoc_value_reg_n_0_[14]\ : STD_LOGIC;
  signal \mgmtsoc_value_reg_n_0_[15]\ : STD_LOGIC;
  signal \mgmtsoc_value_reg_n_0_[16]\ : STD_LOGIC;
  signal \mgmtsoc_value_reg_n_0_[17]\ : STD_LOGIC;
  signal \mgmtsoc_value_reg_n_0_[18]\ : STD_LOGIC;
  signal \mgmtsoc_value_reg_n_0_[19]\ : STD_LOGIC;
  signal \mgmtsoc_value_reg_n_0_[1]\ : STD_LOGIC;
  signal \mgmtsoc_value_reg_n_0_[20]\ : STD_LOGIC;
  signal \mgmtsoc_value_reg_n_0_[21]\ : STD_LOGIC;
  signal \mgmtsoc_value_reg_n_0_[22]\ : STD_LOGIC;
  signal \mgmtsoc_value_reg_n_0_[23]\ : STD_LOGIC;
  signal \mgmtsoc_value_reg_n_0_[24]\ : STD_LOGIC;
  signal \mgmtsoc_value_reg_n_0_[25]\ : STD_LOGIC;
  signal \mgmtsoc_value_reg_n_0_[26]\ : STD_LOGIC;
  signal \mgmtsoc_value_reg_n_0_[27]\ : STD_LOGIC;
  signal \mgmtsoc_value_reg_n_0_[28]\ : STD_LOGIC;
  signal \mgmtsoc_value_reg_n_0_[29]\ : STD_LOGIC;
  signal \mgmtsoc_value_reg_n_0_[2]\ : STD_LOGIC;
  signal \mgmtsoc_value_reg_n_0_[30]\ : STD_LOGIC;
  signal \mgmtsoc_value_reg_n_0_[31]\ : STD_LOGIC;
  signal \mgmtsoc_value_reg_n_0_[3]\ : STD_LOGIC;
  signal \mgmtsoc_value_reg_n_0_[4]\ : STD_LOGIC;
  signal \mgmtsoc_value_reg_n_0_[5]\ : STD_LOGIC;
  signal \mgmtsoc_value_reg_n_0_[6]\ : STD_LOGIC;
  signal \mgmtsoc_value_reg_n_0_[7]\ : STD_LOGIC;
  signal \mgmtsoc_value_reg_n_0_[8]\ : STD_LOGIC;
  signal \mgmtsoc_value_reg_n_0_[9]\ : STD_LOGIC;
  signal mgmtsoc_value_status : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^mgmtsoc_vexriscv_debug_bus_ack_reg_0\ : STD_LOGIC;
  signal mgmtsoc_vexriscv_debug_bus_dat_r : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mgmtsoc_vexriscv_debug_reset : STD_LOGIC;
  signal mgmtsoc_vexriscv_i_cmd_payload_address : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal mgmtsoc_vexriscv_i_cmd_payload_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^mgmtsoc_vexriscv_i_cmd_payload_data0\ : STD_LOGIC;
  signal mgmtsoc_vexriscv_i_cmd_payload_wr_reg_n_0 : STD_LOGIC;
  signal \^mgmtsoc_vexriscv_i_cmd_valid\ : STD_LOGIC;
  signal mgmtsoc_vexriscv_o_resetOut : STD_LOGIC;
  signal mgmtsoc_vexriscv_o_rsp_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mgmtsoc_vexriscv_reset_debug_logic : STD_LOGIC;
  signal \^mgmtsoc_vexriscv_transfer_complete\ : STD_LOGIC;
  signal mgmtsoc_vexriscv_transfer_in_progress : STD_LOGIC;
  signal \^mgmtsoc_vexriscv_transfer_wait_for_ack_reg_0\ : STD_LOGIC;
  signal \^mgmtsoc_zero_pending\ : STD_LOGIC;
  signal mgmtsoc_zero_trigger_d_i_2_n_0 : STD_LOGIC;
  signal mgmtsoc_zero_trigger_d_i_3_n_0 : STD_LOGIC;
  signal mgmtsoc_zero_trigger_d_i_4_n_0 : STD_LOGIC;
  signal mgmtsoc_zero_trigger_d_i_5_n_0 : STD_LOGIC;
  signal mgmtsoc_zero_trigger_d_i_6_n_0 : STD_LOGIC;
  signal mgmtsoc_zero_trigger_d_i_7_n_0 : STD_LOGIC;
  signal mgmtsoc_zero_trigger_d_i_8_n_0 : STD_LOGIC;
  signal mgmtsoc_zero_trigger_d_i_9_n_0 : STD_LOGIC;
  signal mprj_adr_o_core : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal \^mprj_wb_iena_storage_reg_0\ : STD_LOGIC;
  signal multiregimpl0_regs0 : STD_LOGIC;
  signal \^multiregimpl0_regs1\ : STD_LOGIC;
  signal multiregimpl131_regs0 : STD_LOGIC;
  signal multiregimpl131_regs1 : STD_LOGIC;
  signal multiregimpl134_regs0 : STD_LOGIC;
  signal multiregimpl134_regs1 : STD_LOGIC;
  signal multiregimpl135_regs0 : STD_LOGIC;
  signal multiregimpl135_regs1 : STD_LOGIC;
  signal multiregimpl136_regs0 : STD_LOGIC;
  signal multiregimpl136_regs1 : STD_LOGIC;
  signal multiregimpl1_regs0 : STD_LOGIC;
  signal \^multiregimpl1_regs1\ : STD_LOGIC;
  signal multiregimpl2_regs0 : STD_LOGIC;
  signal multiregimpl2_regs1 : STD_LOGIC;
  signal \^p_0_in33_in\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_1_in__0\ : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal p_27_in : STD_LOGIC;
  signal p_42_in : STD_LOGIC;
  signal \^rs232phy_rs232phyrx_state\ : STD_LOGIC;
  signal \^rs232phy_rs232phyrx_state_reg_0\ : STD_LOGIC;
  signal \^rs232phy_rs232phytx_state\ : STD_LOGIC;
  signal \^rs232phy_rs232phytx_state_reg_0\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal shared_dat_r : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal slave_sel_r : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal slave_sel_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal spi_clk_i_1_n_0 : STD_LOGIC;
  signal \^spi_cs_n\ : STD_LOGIC;
  signal spi_cs_n_i_1_n_0 : STD_LOGIC;
  signal \^spi_enabled_storage_reg_0\ : STD_LOGIC;
  signal \spi_master_clk_divider1[0]_i_1_n_0\ : STD_LOGIC;
  signal \spi_master_clk_divider1[0]_i_3_n_0\ : STD_LOGIC;
  signal spi_master_clk_divider1_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \spi_master_clk_divider1_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \spi_master_clk_divider1_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \spi_master_clk_divider1_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \spi_master_clk_divider1_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \spi_master_clk_divider1_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \spi_master_clk_divider1_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \spi_master_clk_divider1_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \spi_master_clk_divider1_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \spi_master_clk_divider1_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \spi_master_clk_divider1_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \spi_master_clk_divider1_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \spi_master_clk_divider1_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \spi_master_clk_divider1_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \spi_master_clk_divider1_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \spi_master_clk_divider1_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \spi_master_clk_divider1_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \spi_master_clk_divider1_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \spi_master_clk_divider1_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \spi_master_clk_divider1_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \spi_master_clk_divider1_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \spi_master_clk_divider1_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \spi_master_clk_divider1_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \spi_master_clk_divider1_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \spi_master_clk_divider1_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \spi_master_clk_divider1_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \spi_master_clk_divider1_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \spi_master_clk_divider1_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \spi_master_clk_divider1_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \spi_master_clk_divider1_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \spi_master_clk_divider1_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \spi_master_clk_divider1_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal spi_master_clk_fall0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal spi_master_clk_rise : STD_LOGIC;
  signal spi_master_clk_rise0 : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal spi_master_control_re : STD_LOGIC;
  signal \spi_master_control_storage_reg_n_0_[0]\ : STD_LOGIC;
  signal \spi_master_control_storage_reg_n_0_[1]\ : STD_LOGIC;
  signal \spi_master_control_storage_reg_n_0_[2]\ : STD_LOGIC;
  signal \spi_master_control_storage_reg_n_0_[3]\ : STD_LOGIC;
  signal \spi_master_control_storage_reg_n_0_[4]\ : STD_LOGIC;
  signal \spi_master_control_storage_reg_n_0_[5]\ : STD_LOGIC;
  signal \spi_master_control_storage_reg_n_0_[6]\ : STD_LOGIC;
  signal \spi_master_control_storage_reg_n_0_[7]\ : STD_LOGIC;
  signal spi_master_count : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \spi_master_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \spi_master_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \spi_master_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \spi_master_cs_storage_reg_n_0_[0]\ : STD_LOGIC;
  signal \spi_master_cs_storage_reg_n_0_[10]\ : STD_LOGIC;
  signal \spi_master_cs_storage_reg_n_0_[11]\ : STD_LOGIC;
  signal \spi_master_cs_storage_reg_n_0_[12]\ : STD_LOGIC;
  signal \spi_master_cs_storage_reg_n_0_[13]\ : STD_LOGIC;
  signal \spi_master_cs_storage_reg_n_0_[14]\ : STD_LOGIC;
  signal \spi_master_cs_storage_reg_n_0_[15]\ : STD_LOGIC;
  signal \spi_master_cs_storage_reg_n_0_[16]\ : STD_LOGIC;
  signal \spi_master_cs_storage_reg_n_0_[1]\ : STD_LOGIC;
  signal \spi_master_cs_storage_reg_n_0_[2]\ : STD_LOGIC;
  signal \spi_master_cs_storage_reg_n_0_[3]\ : STD_LOGIC;
  signal \spi_master_cs_storage_reg_n_0_[4]\ : STD_LOGIC;
  signal \spi_master_cs_storage_reg_n_0_[5]\ : STD_LOGIC;
  signal \spi_master_cs_storage_reg_n_0_[6]\ : STD_LOGIC;
  signal \spi_master_cs_storage_reg_n_0_[7]\ : STD_LOGIC;
  signal \spi_master_cs_storage_reg_n_0_[8]\ : STD_LOGIC;
  signal \spi_master_cs_storage_reg_n_0_[9]\ : STD_LOGIC;
  signal spi_master_length1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^spi_master_loopback_storage\ : STD_LOGIC;
  signal spi_master_miso : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal spi_master_miso_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \spi_master_miso_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \spi_master_miso_data[7]_i_13_n_0\ : STD_LOGIC;
  signal \spi_master_miso_data[7]_i_14_n_0\ : STD_LOGIC;
  signal \spi_master_miso_data[7]_i_15_n_0\ : STD_LOGIC;
  signal \spi_master_miso_data[7]_i_16_n_0\ : STD_LOGIC;
  signal \spi_master_miso_data[7]_i_17_n_0\ : STD_LOGIC;
  signal \spi_master_miso_data[7]_i_18_n_0\ : STD_LOGIC;
  signal \spi_master_miso_data[7]_i_19_n_0\ : STD_LOGIC;
  signal \spi_master_miso_data[7]_i_20_n_0\ : STD_LOGIC;
  signal \spi_master_miso_data[7]_i_21_n_0\ : STD_LOGIC;
  signal \spi_master_miso_data[7]_i_22_n_0\ : STD_LOGIC;
  signal \spi_master_miso_data[7]_i_23_n_0\ : STD_LOGIC;
  signal \spi_master_miso_data[7]_i_24_n_0\ : STD_LOGIC;
  signal \spi_master_miso_data[7]_i_25_n_0\ : STD_LOGIC;
  signal \spi_master_miso_data[7]_i_26_n_0\ : STD_LOGIC;
  signal \spi_master_miso_data[7]_i_3_n_0\ : STD_LOGIC;
  signal \spi_master_miso_data[7]_i_4_n_0\ : STD_LOGIC;
  signal \spi_master_miso_data[7]_i_5_n_0\ : STD_LOGIC;
  signal \spi_master_miso_data[7]_i_6_n_0\ : STD_LOGIC;
  signal \spi_master_miso_data[7]_i_7_n_0\ : STD_LOGIC;
  signal \spi_master_miso_data[7]_i_8_n_0\ : STD_LOGIC;
  signal \spi_master_miso_data_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \spi_master_miso_data_reg[7]_i_10_n_1\ : STD_LOGIC;
  signal \spi_master_miso_data_reg[7]_i_10_n_2\ : STD_LOGIC;
  signal \spi_master_miso_data_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \spi_master_miso_data_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \spi_master_miso_data_reg[7]_i_11_n_1\ : STD_LOGIC;
  signal \spi_master_miso_data_reg[7]_i_11_n_2\ : STD_LOGIC;
  signal \spi_master_miso_data_reg[7]_i_11_n_3\ : STD_LOGIC;
  signal \spi_master_miso_data_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \spi_master_miso_data_reg[7]_i_12_n_1\ : STD_LOGIC;
  signal \spi_master_miso_data_reg[7]_i_12_n_2\ : STD_LOGIC;
  signal \spi_master_miso_data_reg[7]_i_12_n_3\ : STD_LOGIC;
  signal \spi_master_miso_data_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \spi_master_miso_data_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \spi_master_miso_data_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \spi_master_miso_data_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \spi_master_miso_data_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \spi_master_miso_data_reg[7]_i_9_n_1\ : STD_LOGIC;
  signal \spi_master_miso_data_reg[7]_i_9_n_3\ : STD_LOGIC;
  signal spi_master_miso_latch : STD_LOGIC;
  signal \spi_master_mosi_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \spi_master_mosi_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \spi_master_mosi_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \spi_master_mosi_data_reg_n_0_[4]\ : STD_LOGIC;
  signal spi_master_mosi_latch : STD_LOGIC;
  signal spi_master_mosi_sel : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \spi_master_mosi_sel[0]_i_1_n_0\ : STD_LOGIC;
  signal \spi_master_mosi_sel[1]_i_1_n_0\ : STD_LOGIC;
  signal \spi_master_mosi_sel[2]_i_1_n_0\ : STD_LOGIC;
  signal spi_master_mosi_storage : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal spi_mosi_i_3_n_0 : STD_LOGIC;
  signal spi_mosi_i_4_n_0 : STD_LOGIC;
  signal \^spi_sck\ : STD_LOGIC;
  signal \^spi_sdo\ : STD_LOGIC;
  signal \^spimaster_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal spimaster_storage : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^state\ : STD_LOGIC;
  signal storage_1_reg_0_15_6_9_n_2 : STD_LOGIC;
  signal storage_1_reg_0_15_6_9_n_3 : STD_LOGIC;
  signal storage_reg_0_15_6_9_n_2 : STD_LOGIC;
  signal storage_reg_0_15_6_9_n_3 : STD_LOGIC;
  signal \^sys_uart_tx\ : STD_LOGIC;
  signal \uart_enable_storage_reg_n_0_[0]\ : STD_LOGIC;
  signal \uart_enable_storage_reg_n_0_[1]\ : STD_LOGIC;
  signal \^uart_enabled_storage\ : STD_LOGIC;
  signal \^uart_pending_r_reg[0]_0\ : STD_LOGIC;
  signal \^uart_pending_r_reg[1]_0\ : STD_LOGIC;
  signal \^uart_pending_re\ : STD_LOGIC;
  signal \^uart_pending_status_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal uart_phy_rx_count_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal uart_phy_rx_count_rs232phy_rs232phyrx_next_value0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal uart_phy_rx_data : STD_LOGIC;
  signal \uart_phy_rx_data_reg_n_0_[0]\ : STD_LOGIC;
  signal uart_phy_rx_data_rs232phy_rs232phyrx_next_value1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal uart_phy_rx_phase : STD_LOGIC_VECTOR ( 31 downto 5 );
  signal uart_phy_rx_phase0 : STD_LOGIC_VECTOR ( 31 downto 5 );
  signal \uart_phy_rx_phase0__0\ : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \uart_phy_rx_phase[11]_i_2_n_0\ : STD_LOGIC;
  signal \uart_phy_rx_phase[11]_i_3_n_0\ : STD_LOGIC;
  signal \uart_phy_rx_phase[15]_i_2_n_0\ : STD_LOGIC;
  signal \uart_phy_rx_phase[15]_i_3_n_0\ : STD_LOGIC;
  signal \uart_phy_rx_phase[15]_i_4_n_0\ : STD_LOGIC;
  signal \uart_phy_rx_phase[19]_i_2_n_0\ : STD_LOGIC;
  signal \uart_phy_rx_phase[19]_i_3_n_0\ : STD_LOGIC;
  signal \uart_phy_rx_phase[19]_i_4_n_0\ : STD_LOGIC;
  signal \uart_phy_rx_phase[23]_i_2_n_0\ : STD_LOGIC;
  signal \uart_phy_rx_phase[23]_i_3_n_0\ : STD_LOGIC;
  signal \uart_phy_rx_phase[7]_i_2_n_0\ : STD_LOGIC;
  signal \uart_phy_rx_phase_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \uart_phy_rx_phase_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \uart_phy_rx_phase_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \uart_phy_rx_phase_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \uart_phy_rx_phase_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \uart_phy_rx_phase_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \uart_phy_rx_phase_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \uart_phy_rx_phase_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \uart_phy_rx_phase_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \uart_phy_rx_phase_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \uart_phy_rx_phase_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \uart_phy_rx_phase_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \uart_phy_rx_phase_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \uart_phy_rx_phase_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \uart_phy_rx_phase_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \uart_phy_rx_phase_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \uart_phy_rx_phase_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \uart_phy_rx_phase_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \uart_phy_rx_phase_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \uart_phy_rx_phase_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \uart_phy_rx_phase_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \uart_phy_rx_phase_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \uart_phy_rx_phase_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \uart_phy_rx_phase_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \uart_phy_rx_phase_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \uart_phy_rx_phase_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \uart_phy_rx_phase_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \uart_phy_rx_phase_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal uart_phy_rx_tick : STD_LOGIC;
  signal uart_phy_rx_tick_i_1_n_0 : STD_LOGIC;
  signal uart_phy_tx_count_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal uart_phy_tx_count_rs232phy_rs232phytx_next_value0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal uart_phy_tx_data1_in0 : STD_LOGIC;
  signal \uart_phy_tx_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \uart_phy_tx_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \uart_phy_tx_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \uart_phy_tx_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \uart_phy_tx_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \uart_phy_tx_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \uart_phy_tx_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \uart_phy_tx_data_reg_n_0_[7]\ : STD_LOGIC;
  signal uart_phy_tx_data_rs232phy_rs232phytx_next_value2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal uart_phy_tx_phase : STD_LOGIC_VECTOR ( 31 downto 5 );
  signal uart_phy_tx_phase0 : STD_LOGIC_VECTOR ( 31 downto 5 );
  signal \uart_phy_tx_phase0__0\ : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \uart_phy_tx_phase[11]_i_2_n_0\ : STD_LOGIC;
  signal \uart_phy_tx_phase[11]_i_3_n_0\ : STD_LOGIC;
  signal \uart_phy_tx_phase[15]_i_2_n_0\ : STD_LOGIC;
  signal \uart_phy_tx_phase[15]_i_3_n_0\ : STD_LOGIC;
  signal \uart_phy_tx_phase[15]_i_4_n_0\ : STD_LOGIC;
  signal \uart_phy_tx_phase[19]_i_2_n_0\ : STD_LOGIC;
  signal \uart_phy_tx_phase[19]_i_3_n_0\ : STD_LOGIC;
  signal \uart_phy_tx_phase[19]_i_4_n_0\ : STD_LOGIC;
  signal \uart_phy_tx_phase[23]_i_2_n_0\ : STD_LOGIC;
  signal \uart_phy_tx_phase[23]_i_3_n_0\ : STD_LOGIC;
  signal \uart_phy_tx_phase[7]_i_2_n_0\ : STD_LOGIC;
  signal \uart_phy_tx_phase_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \uart_phy_tx_phase_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \uart_phy_tx_phase_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \uart_phy_tx_phase_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \uart_phy_tx_phase_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \uart_phy_tx_phase_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \uart_phy_tx_phase_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \uart_phy_tx_phase_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \uart_phy_tx_phase_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \uart_phy_tx_phase_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \uart_phy_tx_phase_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \uart_phy_tx_phase_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \uart_phy_tx_phase_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \uart_phy_tx_phase_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \uart_phy_tx_phase_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \uart_phy_tx_phase_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \uart_phy_tx_phase_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \uart_phy_tx_phase_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \uart_phy_tx_phase_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \uart_phy_tx_phase_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \uart_phy_tx_phase_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \uart_phy_tx_phase_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \uart_phy_tx_phase_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \uart_phy_tx_phase_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \uart_phy_tx_phase_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \uart_phy_tx_phase_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \uart_phy_tx_phase_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \uart_phy_tx_phase_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal uart_phy_tx_tick_i_1_n_0 : STD_LOGIC;
  signal \^uart_phy_tx_tick_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal uart_rx_fifo_consume : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \uart_rx_fifo_consume[0]_i_1_n_0\ : STD_LOGIC;
  signal \uart_rx_fifo_consume[1]_i_1_n_0\ : STD_LOGIC;
  signal \uart_rx_fifo_consume[2]_i_1_n_0\ : STD_LOGIC;
  signal \uart_rx_fifo_consume[3]_i_1_n_0\ : STD_LOGIC;
  signal \uart_rx_fifo_level0[0]_i_1_n_0\ : STD_LOGIC;
  signal \uart_rx_fifo_level0[1]_i_1_n_0\ : STD_LOGIC;
  signal \uart_rx_fifo_level0[2]_i_1_n_0\ : STD_LOGIC;
  signal \uart_rx_fifo_level0[3]_i_1_n_0\ : STD_LOGIC;
  signal \uart_rx_fifo_level0[4]_i_1_n_0\ : STD_LOGIC;
  signal \uart_rx_fifo_level0[4]_i_2_n_0\ : STD_LOGIC;
  signal \uart_rx_fifo_level0[4]_i_3_n_0\ : STD_LOGIC;
  signal uart_rx_fifo_level0_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal uart_rx_fifo_produce_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^uart_rx_fifo_rdport_re\ : STD_LOGIC;
  signal \^uart_rx_fifo_readable\ : STD_LOGIC;
  signal uart_rx_fifo_syncfifo_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \uart_rx_fifo_wrport_we__0\ : STD_LOGIC;
  signal uart_tx_fifo_consume : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \uart_tx_fifo_consume[0]_i_1_n_0\ : STD_LOGIC;
  signal \uart_tx_fifo_consume[1]_i_1_n_0\ : STD_LOGIC;
  signal \uart_tx_fifo_consume[2]_i_1_n_0\ : STD_LOGIC;
  signal \uart_tx_fifo_consume[3]_i_1_n_0\ : STD_LOGIC;
  signal \uart_tx_fifo_level0[0]_i_1_n_0\ : STD_LOGIC;
  signal uart_tx_fifo_level0_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^uart_tx_fifo_level0_reg[3]_0\ : STD_LOGIC;
  signal uart_tx_fifo_produce_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^uart_tx_fifo_readable\ : STD_LOGIC;
  signal \^uart_tx_fifo_syncfifo_re\ : STD_LOGIC;
  signal uart_tx_fifo_syncfifo_writable : STD_LOGIC;
  signal \uart_tx_fifo_wrport_we__0\ : STD_LOGIC;
  signal uartwishbonebridge_next_state : STD_LOGIC;
  signal \^uartwishbonebridge_rs232phyrx_state\ : STD_LOGIC;
  signal \^uartwishbonebridge_rs232phytx_state\ : STD_LOGIC;
  signal \^uartwishbonebridge_state\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \uartwishbonebridge_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \uartwishbonebridge_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \uartwishbonebridge_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \uartwishbonebridge_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \uartwishbonebridge_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \uartwishbonebridge_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \uartwishbonebridge_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \uartwishbonebridge_state[2]_i_10_n_0\ : STD_LOGIC;
  signal \uartwishbonebridge_state[2]_i_11_n_0\ : STD_LOGIC;
  signal \uartwishbonebridge_state[2]_i_12_n_0\ : STD_LOGIC;
  signal \uartwishbonebridge_state[2]_i_13_n_0\ : STD_LOGIC;
  signal \uartwishbonebridge_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \uartwishbonebridge_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \uartwishbonebridge_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \uartwishbonebridge_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \uartwishbonebridge_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \uartwishbonebridge_state[2]_i_7_n_0\ : STD_LOGIC;
  signal \uartwishbonebridge_state[2]_i_8_n_0\ : STD_LOGIC;
  signal \uartwishbonebridge_state[2]_i_9_n_0\ : STD_LOGIC;
  signal \user_irq_ena_storage_reg_n_0_[0]\ : STD_LOGIC;
  signal \user_irq_ena_storage_reg_n_0_[1]\ : STD_LOGIC;
  signal \user_irq_ena_storage_reg_n_0_[2]\ : STD_LOGIC;
  signal \NLW_FSM_sequential_spimaster_state_reg[1]_i_14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_FSM_sequential_spimaster_state_reg[1]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_FSM_sequential_spimaster_state_reg[1]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_FSM_sequential_spimaster_state_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_spimaster_state_reg[1]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dbg_uart_address_reg[29]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_dbg_uart_address_reg[29]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_dbg_uart_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dbg_uart_rx_phase_reg[30]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_dbg_uart_rx_phase_reg[30]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dbg_uart_tx_phase_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_dbg_uart_tx_phase_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mgmtsoc_bus_errors_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mgmtsoc_litespimmap_burst_adr_reg[29]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mgmtsoc_litespimmap_burst_adr_reg[29]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mgmtsoc_litespisdrphycore_cnt_reg[7]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mgmtsoc_litespisdrphycore_cnt_reg[7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mgmtsoc_litespisdrphycore_cnt_reg[7]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mgmtsoc_litespisdrphycore_sr_cnt_reg[7]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mgmtsoc_value_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mgmtsoc_value_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_spi_master_clk_divider1_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_spi_master_miso_data_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_spi_master_miso_data_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_spi_master_miso_data_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_spi_master_miso_data_reg[7]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_spi_master_miso_data_reg[7]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_storage_1_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_storage_1_reg_0_15_6_9_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_storage_1_reg_0_15_6_9_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_storage_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_storage_reg_0_15_6_9_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_storage_reg_0_15_6_9_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_uart_phy_rx_phase_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_uart_phy_rx_tick_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_uart_phy_rx_tick_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_uart_phy_tx_phase_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_uart_phy_tx_tick_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_uart_phy_tx_tick_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_grant[2]_i_2\ : label is "soft_lutpair334";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_grant_reg[0]\ : label is "iSTATE:010,iSTATE0:100,iSTATE1:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_grant_reg[1]\ : label is "iSTATE:010,iSTATE0:100,iSTATE1:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_grant_reg[2]\ : label is "iSTATE:010,iSTATE0:100,iSTATE1:001";
  attribute SOFT_HLUTNM of \FSM_sequential_litespiphy_state[1]_i_2\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \FSM_sequential_litespiphy_state[1]_i_4\ : label is "soft_lutpair339";
  attribute FSM_ENCODED_STATES of \FSM_sequential_litespiphy_state_reg[0]\ : label is "iSTATE:01,iSTATE0:10,iSTATE1:00,iSTATE2:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_litespiphy_state_reg[1]\ : label is "iSTATE:01,iSTATE0:10,iSTATE1:00,iSTATE2:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_spimaster_state_reg[0]\ : label is "iSTATE:01,iSTATE0:10,iSTATE1:00,iSTATE2:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_spimaster_state_reg[1]\ : label is "iSTATE:01,iSTATE0:10,iSTATE1:00,iSTATE2:11";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \FSM_sequential_spimaster_state_reg[1]_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \FSM_sequential_spimaster_state_reg[1]_i_15\ : label is 35;
  attribute ADDER_THRESHOLD of \FSM_sequential_spimaster_state_reg[1]_i_16\ : label is 35;
  attribute ADDER_THRESHOLD of \FSM_sequential_spimaster_state_reg[1]_i_17\ : label is 35;
  attribute ADDER_THRESHOLD of \count_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \dbg_uart_bytes_count[1]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \dbg_uart_bytes_count[1]_i_2\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \dbg_uart_bytes_count[1]_i_3\ : label is "soft_lutpair318";
  attribute ADDER_THRESHOLD of \dbg_uart_count_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \dbg_uart_count_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \dbg_uart_count_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \dbg_uart_count_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \dbg_uart_count_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \dbg_uart_data[31]_i_3\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of dbg_uart_dbg_uart_tx_i_2 : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of dbg_uart_incr_i_1 : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \dbg_uart_rx_count[0]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \dbg_uart_rx_count[1]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \dbg_uart_rx_count[2]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \dbg_uart_rx_count[3]_i_2\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of dbg_uart_rx_tick_i_1 : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \dbg_uart_tx_count[0]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \dbg_uart_tx_count[1]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \dbg_uart_tx_count[2]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \dbg_uart_tx_count[3]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \dbg_uart_tx_data[0]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \dbg_uart_tx_data[1]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \dbg_uart_tx_data[2]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \dbg_uart_tx_data[3]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \dbg_uart_tx_data[4]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \dbg_uart_tx_data[5]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \dbg_uart_tx_phase[0]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \dbg_uart_tx_phase[11]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \dbg_uart_tx_phase[12]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \dbg_uart_tx_phase[13]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \dbg_uart_tx_phase[14]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \dbg_uart_tx_phase[15]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \dbg_uart_tx_phase[17]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \dbg_uart_tx_phase[1]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \dbg_uart_tx_phase[20]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \dbg_uart_tx_phase[21]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \dbg_uart_tx_phase[22]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \dbg_uart_tx_phase[23]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \dbg_uart_tx_phase[25]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \dbg_uart_tx_phase[2]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \dbg_uart_tx_phase[7]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \dbg_uart_tx_phase[8]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \dbg_uart_words_count[1]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \dbg_uart_words_count[2]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \dbg_uart_words_count[3]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \dbg_uart_words_count[5]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \dbg_uart_words_count[6]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \dbg_uart_words_count[7]_i_2\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \dbg_uart_words_count[7]_i_3\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \dbg_uart_words_count[7]_i_4\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of flash_io0_do_i_4 : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of gpioin0_gpioin0_pending_i_2 : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of gpioin0_gpioin0_trigger_d_i_1 : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of gpioin3_gpioin3_pending_i_2 : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of gpioin3_gpioin3_trigger_d_i_1 : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of gpioin4_gpioin4_pending_i_2 : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of gpioin4_gpioin4_trigger_d_i_1 : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of gpioin5_gpioin5_pending_i_2 : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of gpioin5_gpioin5_trigger_d_i_1 : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \interface11_bank_bus_dat_r[0]_i_4\ : label is "soft_lutpair326";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of litespi_grant_reg : label is "litespi_grant_reg";
  attribute ORIG_CELL_NAME of litespi_grant_reg_rep : label is "litespi_grant_reg";
  attribute SOFT_HLUTNM of \litespi_state[0]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \litespi_state[3]_i_2\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \litespi_state[3]_i_5\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \litespi_state[3]_i_6\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \memdat_1[7]_i_3\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \memdat_3[7]_i_2\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \memdat_3[7]_i_3\ : label is "soft_lutpair326";
  attribute ADDER_THRESHOLD of \mgmtsoc_bus_errors_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \mgmtsoc_bus_errors_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \mgmtsoc_bus_errors_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \mgmtsoc_bus_errors_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \mgmtsoc_bus_errors_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \mgmtsoc_bus_errors_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \mgmtsoc_bus_errors_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \mgmtsoc_bus_errors_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \mgmtsoc_litespimmap_burst_adr[29]_i_4\ : label is "soft_lutpair342";
  attribute ADDER_THRESHOLD of \mgmtsoc_litespimmap_burst_adr_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \mgmtsoc_litespimmap_burst_adr_reg[16]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \mgmtsoc_litespimmap_burst_adr_reg[20]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \mgmtsoc_litespimmap_burst_adr_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \mgmtsoc_litespimmap_burst_adr_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \mgmtsoc_litespimmap_burst_adr_reg[29]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \mgmtsoc_litespimmap_burst_adr_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \mgmtsoc_litespimmap_burst_adr_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of mgmtsoc_litespimmap_burst_cs_i_2 : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \mgmtsoc_litespimmap_count[1]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \mgmtsoc_litespimmap_count[2]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \mgmtsoc_litespimmap_count[3]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \mgmtsoc_litespimmap_count[4]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \mgmtsoc_litespimmap_count[6]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \mgmtsoc_litespimmap_count[7]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \mgmtsoc_litespimmap_count[8]_i_3\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_cnt[0]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_cnt[1]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_cnt[2]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_cnt[3]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_cnt[4]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_cnt[7]_i_2\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_count[1]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_count[3]_i_3\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of mgmtsoc_litespisdrphycore_posedge_reg_i_1 : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of mgmtsoc_litespisdrphycore_posedge_reg_i_3 : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of mgmtsoc_litespisdrphycore_posedge_reg_i_5 : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_sr_cnt[1]_i_2\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_sr_cnt[1]_i_3\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_sr_cnt[2]_i_4\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_sr_cnt[2]_i_5\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_sr_cnt[4]_i_5\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_sr_cnt[4]_i_6\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_4\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_8\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_9\ : label is "soft_lutpair324";
  attribute ADDER_THRESHOLD of \mgmtsoc_litespisdrphycore_sr_cnt_reg[3]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \mgmtsoc_litespisdrphycore_sr_cnt_reg[7]_i_7\ : label is 35;
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_sr_in[31]_i_3\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_sr_out[0]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_sr_out[0]_i_3\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_sr_out[13]_i_6\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_sr_out[1]_i_2\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_sr_out[1]_i_4\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_sr_out[2]_i_3\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_sr_out[30]_i_3\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_sr_out[30]_i_5\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_sr_out[30]_i_8\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_sr_out[31]_i_46\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_sr_out[3]_i_4\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_sr_out[6]_i_4\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \mgmtsoc_litespisdrphycore_sr_out[9]_i_4\ : label is "soft_lutpair320";
  attribute ADDER_THRESHOLD of \mgmtsoc_value_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \mgmtsoc_value_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \mgmtsoc_value_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \mgmtsoc_value_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \mgmtsoc_value_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \mgmtsoc_value_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \mgmtsoc_value_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \mgmtsoc_value_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \mprj_o[35]_INST_0_i_1\ : label is "soft_lutpair347";
  attribute ADDER_THRESHOLD of \spi_master_clk_divider1_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \spi_master_clk_divider1_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \spi_master_clk_divider1_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \spi_master_clk_divider1_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \spi_master_count[0]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \spi_master_count[1]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \spi_master_miso_data[0]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \spi_master_mosi_sel[1]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \spi_master_mosi_sel[2]_i_1\ : label is "soft_lutpair317";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of storage_1_reg_0_15_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of storage_1_reg_0_15_0_5 : label is 160;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of storage_1_reg_0_15_0_5 : label is "storage_1_reg_0_15_0_5";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of storage_1_reg_0_15_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of storage_1_reg_0_15_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of storage_1_reg_0_15_0_5 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of storage_1_reg_0_15_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of storage_1_reg_0_15_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of storage_1_reg_0_15_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of storage_1_reg_0_15_6_9 : label is "";
  attribute RTL_RAM_BITS of storage_1_reg_0_15_6_9 : label is 160;
  attribute RTL_RAM_NAME of storage_1_reg_0_15_6_9 : label is "storage_1_reg_0_15_6_9";
  attribute RTL_RAM_TYPE of storage_1_reg_0_15_6_9 : label is "RAM_SDP";
  attribute ram_addr_begin of storage_1_reg_0_15_6_9 : label is 0;
  attribute ram_addr_end of storage_1_reg_0_15_6_9 : label is 15;
  attribute ram_offset of storage_1_reg_0_15_6_9 : label is 0;
  attribute ram_slice_begin of storage_1_reg_0_15_6_9 : label is 6;
  attribute ram_slice_end of storage_1_reg_0_15_6_9 : label is 9;
  attribute METHODOLOGY_DRC_VIOS of storage_reg_0_15_0_5 : label is "";
  attribute RTL_RAM_BITS of storage_reg_0_15_0_5 : label is 160;
  attribute RTL_RAM_NAME of storage_reg_0_15_0_5 : label is "storage_reg_0_15_0_5";
  attribute RTL_RAM_TYPE of storage_reg_0_15_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin of storage_reg_0_15_0_5 : label is 0;
  attribute ram_addr_end of storage_reg_0_15_0_5 : label is 15;
  attribute ram_offset of storage_reg_0_15_0_5 : label is 0;
  attribute ram_slice_begin of storage_reg_0_15_0_5 : label is 0;
  attribute ram_slice_end of storage_reg_0_15_0_5 : label is 5;
  attribute SOFT_HLUTNM of storage_reg_0_15_0_5_i_2 : label is "soft_lutpair327";
  attribute METHODOLOGY_DRC_VIOS of storage_reg_0_15_6_9 : label is "";
  attribute RTL_RAM_BITS of storage_reg_0_15_6_9 : label is 160;
  attribute RTL_RAM_NAME of storage_reg_0_15_6_9 : label is "storage_reg_0_15_6_9";
  attribute RTL_RAM_TYPE of storage_reg_0_15_6_9 : label is "RAM_SDP";
  attribute ram_addr_begin of storage_reg_0_15_6_9 : label is 0;
  attribute ram_addr_end of storage_reg_0_15_6_9 : label is 15;
  attribute ram_offset of storage_reg_0_15_6_9 : label is 0;
  attribute ram_slice_begin of storage_reg_0_15_6_9 : label is 6;
  attribute ram_slice_end of storage_reg_0_15_6_9 : label is 9;
  attribute SOFT_HLUTNM of \uart_phy_rx_count[0]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \uart_phy_rx_count[1]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \uart_phy_rx_count[2]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \uart_phy_rx_count[3]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of uart_phy_rx_tick_i_1 : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \uart_phy_tx_count[0]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \uart_phy_tx_count[1]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \uart_phy_tx_count[2]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \uart_phy_tx_count[3]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \uart_phy_tx_data[1]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \uart_phy_tx_data[2]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \uart_phy_tx_data[3]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \uart_phy_tx_data[4]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \uart_phy_tx_data[5]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \uart_phy_tx_data[6]_i_2\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of uart_phy_tx_tick_i_1 : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \uart_rx_fifo_consume[0]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \uart_rx_fifo_consume[1]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \uart_rx_fifo_consume[2]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \uart_rx_fifo_consume[3]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \uart_rx_fifo_level0[1]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \uart_rx_fifo_produce[0]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \uart_rx_fifo_produce[1]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \uart_rx_fifo_produce[2]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \uart_rx_fifo_produce[3]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \uart_tx_fifo_consume[0]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \uart_tx_fifo_consume[1]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \uart_tx_fifo_consume[2]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \uart_tx_fifo_consume[3]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \uart_tx_fifo_level0[0]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \uart_tx_fifo_produce[0]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \uart_tx_fifo_produce[1]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \uart_tx_fifo_produce[2]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \uart_tx_fifo_produce[3]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of uart_tx_trigger_d_i_1 : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \uartwishbonebridge_state[0]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \uartwishbonebridge_state[0]_i_3\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \uartwishbonebridge_state[1]_i_2\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \uartwishbonebridge_state[1]_i_3\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \uartwishbonebridge_state[2]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \uartwishbonebridge_state[2]_i_4\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \uartwishbonebridge_state[2]_i_7\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \uartwishbonebridge_state[2]_i_8\ : label is "soft_lutpair355";
begin
  D(5 downto 0) <= \^d\(5 downto 0);
  E(0) <= \^e\(0);
  \FSM_sequential_litespiphy_state_reg[1]_0\ <= \^fsm_sequential_litespiphy_state_reg[1]_0\;
  O671(0) <= \^o671\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  csrbank10_ev_status_w <= \^csrbank10_ev_status_w\;
  \dBus_cmd_rData_data_reg[0]\(0) <= \^dbus_cmd_rdata_data_reg[0]\(0);
  \dbg_uart_address_reg[12]_0\ <= \^dbg_uart_address_reg[12]_0\;
  \dbg_uart_address_reg[13]_2\ <= \^dbg_uart_address_reg[13]_2\;
  \dbg_uart_cmd_reg[2]_0\(2 downto 0) <= \^dbg_uart_cmd_reg[2]_0\(2 downto 0);
  \dbg_uart_cmd_reg[4]_0\ <= \^dbg_uart_cmd_reg[4]_0\;
  \dbg_uart_data_reg[31]_0\(31 downto 0) <= \^dbg_uart_data_reg[31]_0\(31 downto 0);
  dbg_uart_dbg_uart_tx <= \^dbg_uart_dbg_uart_tx\;
  dbg_uart_incr <= \^dbg_uart_incr\;
  \dbg_uart_tx_count_reg[1]_0\ <= \^dbg_uart_tx_count_reg[1]_0\;
  debug_mode_storage_reg_0 <= \^debug_mode_storage_reg_0\;
  debug_oeb <= \^debug_oeb\;
  gpio_ien_storage <= \^gpio_ien_storage\;
  gpio_mode0_storage_reg_0 <= \^gpio_mode0_storage_reg_0\;
  gpio_mode1_storage_reg_0 <= \^gpio_mode1_storage_reg_0\;
  gpio_oe_storage <= \^gpio_oe_storage\;
  gpio_out_storage_reg_0 <= \^gpio_out_storage_reg_0\;
  gpioin0_enable_storage <= \^gpioin0_enable_storage\;
  gpioin0_gpioin0_edge_storage <= \^gpioin0_gpioin0_edge_storage\;
  gpioin0_gpioin0_mode_storage <= \^gpioin0_gpioin0_mode_storage\;
  gpioin0_gpioin0_pending <= \^gpioin0_gpioin0_pending\;
  gpioin1_enable_storage <= \^gpioin1_enable_storage\;
  gpioin1_gpioin1_edge_storage <= \^gpioin1_gpioin1_edge_storage\;
  gpioin1_gpioin1_mode_storage <= \^gpioin1_gpioin1_mode_storage\;
  gpioin1_gpioin1_pending <= \^gpioin1_gpioin1_pending\;
  gpioin2_enable_storage <= \^gpioin2_enable_storage\;
  gpioin2_gpioin2_edge_storage <= \^gpioin2_gpioin2_edge_storage\;
  gpioin2_gpioin2_mode_storage <= \^gpioin2_gpioin2_mode_storage\;
  gpioin2_gpioin2_pending <= \^gpioin2_gpioin2_pending\;
  gpioin3_enable_storage <= \^gpioin3_enable_storage\;
  gpioin3_gpioin3_edge_storage <= \^gpioin3_gpioin3_edge_storage\;
  gpioin3_gpioin3_mode_storage <= \^gpioin3_gpioin3_mode_storage\;
  gpioin3_gpioin3_pending <= \^gpioin3_gpioin3_pending\;
  gpioin4_enable_storage <= \^gpioin4_enable_storage\;
  gpioin4_gpioin4_edge_storage <= \^gpioin4_gpioin4_edge_storage\;
  gpioin4_gpioin4_mode_storage <= \^gpioin4_gpioin4_mode_storage\;
  gpioin4_gpioin4_pending <= \^gpioin4_gpioin4_pending\;
  gpioin5_enable_storage <= \^gpioin5_enable_storage\;
  gpioin5_gpioin5_edge_storage <= \^gpioin5_gpioin5_edge_storage\;
  gpioin5_gpioin5_mode_storage <= \^gpioin5_gpioin5_mode_storage\;
  gpioin5_gpioin5_pending <= \^gpioin5_gpioin5_pending\;
  int_rst <= \^int_rst\;
  litespi_grant <= \^litespi_grant\;
  mgmtsoc_en_storage <= \^mgmtsoc_en_storage\;
  mgmtsoc_enable_storage <= \^mgmtsoc_enable_storage\;
  mgmtsoc_litespimmap_burst_cs <= \^mgmtsoc_litespimmap_burst_cs\;
  mgmtsoc_master_tx_fifo_source_valid_reg_0 <= \^mgmtsoc_master_tx_fifo_source_valid_reg_0\;
  mgmtsoc_update_value_storage <= \^mgmtsoc_update_value_storage\;
  mgmtsoc_vexriscv_debug_bus_ack_reg_0 <= \^mgmtsoc_vexriscv_debug_bus_ack_reg_0\;
  mgmtsoc_vexriscv_i_cmd_payload_data0 <= \^mgmtsoc_vexriscv_i_cmd_payload_data0\;
  mgmtsoc_vexriscv_i_cmd_valid <= \^mgmtsoc_vexriscv_i_cmd_valid\;
  mgmtsoc_vexriscv_transfer_complete <= \^mgmtsoc_vexriscv_transfer_complete\;
  mgmtsoc_vexriscv_transfer_wait_for_ack_reg_0 <= \^mgmtsoc_vexriscv_transfer_wait_for_ack_reg_0\;
  mgmtsoc_zero_pending <= \^mgmtsoc_zero_pending\;
  mprj_wb_iena_storage_reg_0 <= \^mprj_wb_iena_storage_reg_0\;
  multiregimpl0_regs1 <= \^multiregimpl0_regs1\;
  multiregimpl1_regs1 <= \^multiregimpl1_regs1\;
  p_0_in33_in <= \^p_0_in33_in\;
  rs232phy_rs232phyrx_state <= \^rs232phy_rs232phyrx_state\;
  rs232phy_rs232phyrx_state_reg_0 <= \^rs232phy_rs232phyrx_state_reg_0\;
  rs232phy_rs232phytx_state <= \^rs232phy_rs232phytx_state\;
  rs232phy_rs232phytx_state_reg_0 <= \^rs232phy_rs232phytx_state_reg_0\;
  spi_cs_n <= \^spi_cs_n\;
  spi_enabled_storage_reg_0 <= \^spi_enabled_storage_reg_0\;
  spi_master_loopback_storage <= \^spi_master_loopback_storage\;
  spi_sck <= \^spi_sck\;
  spi_sdo <= \^spi_sdo\;
  spimaster_state(1 downto 0) <= \^spimaster_state\(1 downto 0);
  state <= \^state\;
  sys_uart_tx <= \^sys_uart_tx\;
  uart_enabled_storage <= \^uart_enabled_storage\;
  \uart_pending_r_reg[0]_0\ <= \^uart_pending_r_reg[0]_0\;
  \uart_pending_r_reg[1]_0\ <= \^uart_pending_r_reg[1]_0\;
  uart_pending_re <= \^uart_pending_re\;
  uart_pending_status_reg(1 downto 0) <= \^uart_pending_status_reg\(1 downto 0);
  uart_phy_tx_tick_reg_0(0) <= \^uart_phy_tx_tick_reg_0\(0);
  uart_rx_fifo_rdport_re <= \^uart_rx_fifo_rdport_re\;
  uart_rx_fifo_readable <= \^uart_rx_fifo_readable\;
  \uart_tx_fifo_level0_reg[3]_0\ <= \^uart_tx_fifo_level0_reg[3]_0\;
  uart_tx_fifo_readable <= \^uart_tx_fifo_readable\;
  uart_tx_fifo_syncfifo_re <= \^uart_tx_fifo_syncfifo_re\;
  uartwishbonebridge_rs232phyrx_state <= \^uartwishbonebridge_rs232phyrx_state\;
  uartwishbonebridge_rs232phytx_state <= \^uartwishbonebridge_rs232phytx_state\;
  uartwishbonebridge_state(2 downto 0) <= \^uartwishbonebridge_state\(2 downto 0);
\FSM_onehot_grant[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^uartwishbonebridge_state\(2),
      I1 => \^uartwishbonebridge_state\(1),
      O => \FSM_onehot_grant[2]_i_2_n_0\
    );
\FSM_onehot_grant_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_145,
      Q => \FSM_onehot_grant_reg_n_0_[0]\,
      S => \^int_rst\
    );
\FSM_onehot_grant_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_147,
      Q => grant_reg(1),
      R => \^int_rst\
    );
\FSM_onehot_grant_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_146,
      Q => grant_reg(0),
      R => \^int_rst\
    );
\FSM_sequential_litespiphy_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_storage(3),
      I1 => mgmtsoc_litespisdrphycore_storage(6),
      I2 => mgmtsoc_litespisdrphycore_storage(5),
      I3 => mgmtsoc_litespisdrphycore_storage(7),
      I4 => \FSM_sequential_litespiphy_state[0]_i_3_n_0\,
      O => \FSM_sequential_litespiphy_state[0]_i_2_n_0\
    );
\FSM_sequential_litespiphy_state[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_storage(1),
      I1 => mgmtsoc_litespisdrphycore_storage(0),
      I2 => mgmtsoc_litespisdrphycore_storage(4),
      I3 => mgmtsoc_litespisdrphycore_storage(2),
      O => \FSM_sequential_litespiphy_state[0]_i_3_n_0\
    );
\FSM_sequential_litespiphy_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => litespiphy_state(1),
      I1 => mgmtsoc_litespisdrphycore_posedge_reg2,
      I2 => \FSM_sequential_litespiphy_state[0]_i_2_n_0\,
      I3 => litespiphy_state(0),
      O => \^fsm_sequential_litespiphy_state_reg[1]_0\
    );
\FSM_sequential_litespiphy_state[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^litespi_grant\,
      I1 => litespiphy_state(0),
      I2 => litespiphy_state(1),
      O => \FSM_sequential_litespiphy_state[1]_i_4_n_0\
    );
\FSM_sequential_litespiphy_state[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF0B"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_3_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_4_n_0\,
      I2 => \FSM_sequential_litespiphy_state[1]_i_7_n_0\,
      I3 => \litespi_state[3]_i_4_n_0\,
      I4 => \^fsm_sequential_litespiphy_state_reg[1]_0\,
      O => \FSM_sequential_litespiphy_state[1]_i_6_n_0\
    );
\FSM_sequential_litespiphy_state[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFD"
    )
        port map (
      I0 => \FSM_sequential_litespiphy_state[1]_i_8_n_0\,
      I1 => mgmtsoc_litespisdrphycore_sr_cnt(2),
      I2 => mgmtsoc_litespisdrphycore_sr_cnt(1),
      I3 => mgmtsoc_litespisdrphycore_sr_cnt(7),
      I4 => mgmtsoc_litespisdrphycore_sr_cnt(5),
      I5 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_3_n_0\,
      O => \FSM_sequential_litespiphy_state[1]_i_7_n_0\
    );
\FSM_sequential_litespiphy_state[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_sr_cnt(3),
      I1 => mgmtsoc_litespisdrphycore_sr_cnt(4),
      I2 => mgmtsoc_litespisdrphycore_sr_cnt(0),
      I3 => mgmtsoc_litespisdrphycore_sr_cnt(6),
      O => \FSM_sequential_litespiphy_state[1]_i_8_n_0\
    );
\FSM_sequential_litespiphy_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_114,
      Q => litespiphy_state(0),
      R => \^int_rst\
    );
\FSM_sequential_litespiphy_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_148,
      Q => litespiphy_state(1),
      R => \^int_rst\
    );
\FSM_sequential_spimaster_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005F005F0340F340"
    )
        port map (
      I0 => \FSM_sequential_spimaster_state[1]_i_2_n_0\,
      I1 => \^o671\(0),
      I2 => \^spimaster_state\(1),
      I3 => \^spimaster_state\(0),
      I4 => spi_master_clk_rise,
      I5 => spi_master_mosi_latch,
      O => \FSM_sequential_spimaster_state[0]_i_1_n_0\
    );
\FSM_sequential_spimaster_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"343434343C0CFCCC"
    )
        port map (
      I0 => \FSM_sequential_spimaster_state[1]_i_2_n_0\,
      I1 => \^spimaster_state\(1),
      I2 => \^spimaster_state\(0),
      I3 => \^o671\(0),
      I4 => spi_master_clk_rise,
      I5 => spi_master_mosi_latch,
      O => \FSM_sequential_spimaster_state[1]_i_1_n_0\
    );
\FSM_sequential_spimaster_state[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => spi_master_clk_fall0(11),
      I1 => spi_master_clk_divider1_reg(11),
      I2 => spi_master_clk_divider1_reg(9),
      I3 => spi_master_clk_fall0(9),
      I4 => spi_master_clk_divider1_reg(10),
      I5 => spi_master_clk_fall0(10),
      O => \FSM_sequential_spimaster_state[1]_i_10_n_0\
    );
\FSM_sequential_spimaster_state[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => spi_master_clk_fall0(8),
      I1 => spi_master_clk_divider1_reg(8),
      I2 => spi_master_clk_divider1_reg(6),
      I3 => spi_master_clk_fall0(6),
      I4 => spi_master_clk_divider1_reg(7),
      I5 => spi_master_clk_fall0(7),
      O => \FSM_sequential_spimaster_state[1]_i_11_n_0\
    );
\FSM_sequential_spimaster_state[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => spi_master_clk_fall0(5),
      I1 => spi_master_clk_divider1_reg(5),
      I2 => spi_master_clk_divider1_reg(3),
      I3 => spi_master_clk_fall0(3),
      I4 => spi_master_clk_divider1_reg(4),
      I5 => spi_master_clk_fall0(4),
      O => \FSM_sequential_spimaster_state[1]_i_12_n_0\
    );
\FSM_sequential_spimaster_state[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => spi_master_clk_fall0(2),
      I1 => spi_master_clk_divider1_reg(2),
      I2 => spi_master_clk_divider1_reg(0),
      I3 => spimaster_storage(0),
      I4 => spi_master_clk_divider1_reg(1),
      I5 => spi_master_clk_fall0(1),
      O => \FSM_sequential_spimaster_state[1]_i_13_n_0\
    );
\FSM_sequential_spimaster_state[1]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => spimaster_storage(15),
      O => \FSM_sequential_spimaster_state[1]_i_18_n_0\
    );
\FSM_sequential_spimaster_state[1]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => spimaster_storage(14),
      O => \FSM_sequential_spimaster_state[1]_i_19_n_0\
    );
\FSM_sequential_spimaster_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFCFECEFEFE"
    )
        port map (
      I0 => \FSM_sequential_spimaster_state[1]_i_4_n_0\,
      I1 => \FSM_sequential_spimaster_state[1]_i_5_n_0\,
      I2 => spi_master_length1(3),
      I3 => \FSM_sequential_spimaster_state[1]_i_6_n_0\,
      I4 => spi_master_count(2),
      I5 => spi_master_length1(2),
      O => \FSM_sequential_spimaster_state[1]_i_2_n_0\
    );
\FSM_sequential_spimaster_state[1]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => spimaster_storage(13),
      O => \FSM_sequential_spimaster_state[1]_i_20_n_0\
    );
\FSM_sequential_spimaster_state[1]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => spimaster_storage(12),
      O => \FSM_sequential_spimaster_state[1]_i_21_n_0\
    );
\FSM_sequential_spimaster_state[1]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => spimaster_storage(11),
      O => \FSM_sequential_spimaster_state[1]_i_22_n_0\
    );
\FSM_sequential_spimaster_state[1]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => spimaster_storage(10),
      O => \FSM_sequential_spimaster_state[1]_i_23_n_0\
    );
\FSM_sequential_spimaster_state[1]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => spimaster_storage(9),
      O => \FSM_sequential_spimaster_state[1]_i_24_n_0\
    );
\FSM_sequential_spimaster_state[1]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => spimaster_storage(8),
      O => \FSM_sequential_spimaster_state[1]_i_25_n_0\
    );
\FSM_sequential_spimaster_state[1]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => spimaster_storage(7),
      O => \FSM_sequential_spimaster_state[1]_i_26_n_0\
    );
\FSM_sequential_spimaster_state[1]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => spimaster_storage(6),
      O => \FSM_sequential_spimaster_state[1]_i_27_n_0\
    );
\FSM_sequential_spimaster_state[1]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => spimaster_storage(5),
      O => \FSM_sequential_spimaster_state[1]_i_28_n_0\
    );
\FSM_sequential_spimaster_state[1]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => spimaster_storage(4),
      O => \FSM_sequential_spimaster_state[1]_i_29_n_0\
    );
\FSM_sequential_spimaster_state[1]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => spimaster_storage(3),
      O => \FSM_sequential_spimaster_state[1]_i_30_n_0\
    );
\FSM_sequential_spimaster_state[1]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => spimaster_storage(2),
      O => \FSM_sequential_spimaster_state[1]_i_31_n_0\
    );
\FSM_sequential_spimaster_state[1]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => spimaster_storage(1),
      O => \FSM_sequential_spimaster_state[1]_i_32_n_0\
    );
\FSM_sequential_spimaster_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF6FF6FF6FFFF"
    )
        port map (
      I0 => spi_master_count(2),
      I1 => spi_master_length1(2),
      I2 => spi_master_count(1),
      I3 => spi_master_length1(1),
      I4 => spi_master_length1(0),
      I5 => spi_master_count(0),
      O => \FSM_sequential_spimaster_state[1]_i_4_n_0\
    );
\FSM_sequential_spimaster_state[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => spi_master_length1(5),
      I1 => spi_master_length1(4),
      I2 => spi_master_length1(7),
      I3 => spi_master_length1(6),
      O => \FSM_sequential_spimaster_state[1]_i_5_n_0\
    );
\FSM_sequential_spimaster_state[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => spi_master_length1(1),
      I1 => spi_master_count(1),
      I2 => spi_master_length1(0),
      I3 => spi_master_count(0),
      O => \FSM_sequential_spimaster_state[1]_i_6_n_0\
    );
\FSM_sequential_spimaster_state[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => spi_master_clk_fall0(15),
      I1 => spi_master_clk_divider1_reg(15),
      O => \FSM_sequential_spimaster_state[1]_i_8_n_0\
    );
\FSM_sequential_spimaster_state[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => spi_master_clk_divider1_reg(14),
      I1 => spi_master_clk_fall0(14),
      I2 => spi_master_clk_divider1_reg(12),
      I3 => spi_master_clk_fall0(12),
      I4 => spi_master_clk_fall0(13),
      I5 => spi_master_clk_divider1_reg(13),
      O => \FSM_sequential_spimaster_state[1]_i_9_n_0\
    );
\FSM_sequential_spimaster_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \FSM_sequential_spimaster_state[0]_i_1_n_0\,
      Q => \^spimaster_state\(0),
      R => \^int_rst\
    );
\FSM_sequential_spimaster_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \FSM_sequential_spimaster_state[1]_i_1_n_0\,
      Q => \^spimaster_state\(1),
      R => \^int_rst\
    );
\FSM_sequential_spimaster_state_reg[1]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_spimaster_state_reg[1]_i_15_n_0\,
      CO(3 downto 2) => \NLW_FSM_sequential_spimaster_state_reg[1]_i_14_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \FSM_sequential_spimaster_state_reg[1]_i_14_n_2\,
      CO(0) => \FSM_sequential_spimaster_state_reg[1]_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => spimaster_storage(14 downto 13),
      O(3) => \NLW_FSM_sequential_spimaster_state_reg[1]_i_14_O_UNCONNECTED\(3),
      O(2 downto 0) => spi_master_clk_fall0(15 downto 13),
      S(3) => '0',
      S(2) => \FSM_sequential_spimaster_state[1]_i_18_n_0\,
      S(1) => \FSM_sequential_spimaster_state[1]_i_19_n_0\,
      S(0) => \FSM_sequential_spimaster_state[1]_i_20_n_0\
    );
\FSM_sequential_spimaster_state_reg[1]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_spimaster_state_reg[1]_i_16_n_0\,
      CO(3) => \FSM_sequential_spimaster_state_reg[1]_i_15_n_0\,
      CO(2) => \FSM_sequential_spimaster_state_reg[1]_i_15_n_1\,
      CO(1) => \FSM_sequential_spimaster_state_reg[1]_i_15_n_2\,
      CO(0) => \FSM_sequential_spimaster_state_reg[1]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => spimaster_storage(12 downto 9),
      O(3 downto 0) => spi_master_clk_fall0(12 downto 9),
      S(3) => \FSM_sequential_spimaster_state[1]_i_21_n_0\,
      S(2) => \FSM_sequential_spimaster_state[1]_i_22_n_0\,
      S(1) => \FSM_sequential_spimaster_state[1]_i_23_n_0\,
      S(0) => \FSM_sequential_spimaster_state[1]_i_24_n_0\
    );
\FSM_sequential_spimaster_state_reg[1]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_spimaster_state_reg[1]_i_17_n_0\,
      CO(3) => \FSM_sequential_spimaster_state_reg[1]_i_16_n_0\,
      CO(2) => \FSM_sequential_spimaster_state_reg[1]_i_16_n_1\,
      CO(1) => \FSM_sequential_spimaster_state_reg[1]_i_16_n_2\,
      CO(0) => \FSM_sequential_spimaster_state_reg[1]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => spimaster_storage(8 downto 5),
      O(3 downto 0) => spi_master_clk_fall0(8 downto 5),
      S(3) => \FSM_sequential_spimaster_state[1]_i_25_n_0\,
      S(2) => \FSM_sequential_spimaster_state[1]_i_26_n_0\,
      S(1) => \FSM_sequential_spimaster_state[1]_i_27_n_0\,
      S(0) => \FSM_sequential_spimaster_state[1]_i_28_n_0\
    );
\FSM_sequential_spimaster_state_reg[1]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FSM_sequential_spimaster_state_reg[1]_i_17_n_0\,
      CO(2) => \FSM_sequential_spimaster_state_reg[1]_i_17_n_1\,
      CO(1) => \FSM_sequential_spimaster_state_reg[1]_i_17_n_2\,
      CO(0) => \FSM_sequential_spimaster_state_reg[1]_i_17_n_3\,
      CYINIT => spimaster_storage(0),
      DI(3 downto 0) => spimaster_storage(4 downto 1),
      O(3 downto 0) => spi_master_clk_fall0(4 downto 1),
      S(3) => \FSM_sequential_spimaster_state[1]_i_29_n_0\,
      S(2) => \FSM_sequential_spimaster_state[1]_i_30_n_0\,
      S(1) => \FSM_sequential_spimaster_state[1]_i_31_n_0\,
      S(0) => \FSM_sequential_spimaster_state[1]_i_32_n_0\
    );
\FSM_sequential_spimaster_state_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_spimaster_state_reg[1]_i_7_n_0\,
      CO(3 downto 2) => \NLW_FSM_sequential_spimaster_state_reg[1]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^o671\(0),
      CO(0) => \FSM_sequential_spimaster_state_reg[1]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_sequential_spimaster_state_reg[1]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \FSM_sequential_spimaster_state[1]_i_8_n_0\,
      S(0) => \FSM_sequential_spimaster_state[1]_i_9_n_0\
    );
\FSM_sequential_spimaster_state_reg[1]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FSM_sequential_spimaster_state_reg[1]_i_7_n_0\,
      CO(2) => \FSM_sequential_spimaster_state_reg[1]_i_7_n_1\,
      CO(1) => \FSM_sequential_spimaster_state_reg[1]_i_7_n_2\,
      CO(0) => \FSM_sequential_spimaster_state_reg[1]_i_7_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_sequential_spimaster_state_reg[1]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_spimaster_state[1]_i_10_n_0\,
      S(2) => \FSM_sequential_spimaster_state[1]_i_11_n_0\,
      S(1) => \FSM_sequential_spimaster_state[1]_i_12_n_0\,
      S(0) => \FSM_sequential_spimaster_state[1]_i_13_n_0\
    );
RAM128: entity work.design_1_caravel_0_0_RAM128
     port map (
      D(11 downto 10) => dbg_uart_data_uartwishbonebridge_next_value6(30 downto 29),
      D(9) => dbg_uart_data_uartwishbonebridge_next_value6(24),
      D(8) => dbg_uart_data_uartwishbonebridge_next_value6(20),
      D(7 downto 5) => dbg_uart_data_uartwishbonebridge_next_value6(14 downto 12),
      D(4) => dbg_uart_data_uartwishbonebridge_next_value6(8),
      D(3 downto 0) => dbg_uart_data_uartwishbonebridge_next_value6(4 downto 1),
      Di0(23 downto 0) => \^dbg_uart_data_reg[31]_0\(23 downto 0),
      Do0(11) => RAM256_n_40,
      Do0(10) => RAM256_n_41,
      Do0(9) => RAM256_n_42,
      Do0(8) => RAM256_n_43,
      Do0(7) => RAM256_n_44,
      Do0(6) => RAM256_n_45,
      Do0(5) => RAM256_n_46,
      Do0(4) => RAM256_n_47,
      Do0(3) => RAM256_n_48,
      Do0(2) => RAM256_n_49,
      Do0(1) => RAM256_n_50,
      Do0(0) => RAM256_n_51,
      Q(15 downto 8) => dbg_uart_data(31 downto 24),
      Q(7 downto 6) => dbg_uart_data(22 downto 21),
      Q(5) => dbg_uart_data(16),
      Q(4) => dbg_uart_data(12),
      Q(3 downto 1) => dbg_uart_data(6 downto 4),
      Q(0) => dbg_uart_data(0),
      RAM_reg_0 => RAM128_n_24,
      RAM_reg_1 => RAM128_n_25,
      RAM_reg_10 => \^d\(0),
      RAM_reg_2 => RAM128_n_26,
      RAM_reg_3(16) => RAM128_n_27,
      RAM_reg_3(15) => RAM128_n_28,
      RAM_reg_3(14) => RAM128_n_29,
      RAM_reg_3(13) => RAM128_n_30,
      RAM_reg_3(12) => RAM128_n_31,
      RAM_reg_3(11) => RAM128_n_32,
      RAM_reg_3(10) => RAM128_n_33,
      RAM_reg_3(9) => RAM128_n_34,
      RAM_reg_3(8) => RAM128_n_35,
      RAM_reg_3(7) => RAM128_n_36,
      RAM_reg_3(6) => RAM128_n_37,
      RAM_reg_3(5) => RAM128_n_38,
      RAM_reg_3(4) => RAM128_n_39,
      RAM_reg_3(3) => RAM128_n_40,
      RAM_reg_3(2) => RAM128_n_41,
      RAM_reg_3(1) => RAM128_n_42,
      RAM_reg_3(0) => RAM128_n_43,
      RAM_reg_4 => VexRiscv_n_110,
      RAM_reg_5 => \^d\(5),
      RAM_reg_6 => \^d\(4),
      RAM_reg_7 => \^d\(3),
      RAM_reg_8 => \^d\(2),
      RAM_reg_9 => \^d\(1),
      clock => clock,
      dBusWishbone_DAT_MISO(11 downto 10) => shared_dat_r(30 downto 29),
      dBusWishbone_DAT_MISO(9) => shared_dat_r(24),
      dBusWishbone_DAT_MISO(8) => shared_dat_r(20),
      dBusWishbone_DAT_MISO(7 downto 5) => shared_dat_r(14 downto 12),
      dBusWishbone_DAT_MISO(4) => shared_dat_r(8),
      dBusWishbone_DAT_MISO(3 downto 0) => shared_dat_r(4 downto 1),
      dBusWishbone_DAT_MOSI(7) => VexRiscv_n_478,
      dBusWishbone_DAT_MOSI(6) => VexRiscv_n_479,
      dBusWishbone_DAT_MOSI(5) => VexRiscv_n_480,
      dBusWishbone_DAT_MOSI(4) => VexRiscv_n_481,
      dBusWishbone_DAT_MOSI(3) => VexRiscv_n_482,
      dBusWishbone_DAT_MOSI(2) => VexRiscv_n_483,
      dBusWishbone_DAT_MOSI(1) => VexRiscv_n_484,
      dBusWishbone_DAT_MOSI(0) => VexRiscv_n_485,
      \dbg_uart_data_reg[1]\ => \dbg_uart_bytes_count[0]_i_3_n_0\,
      \dbg_uart_data_reg[1]_0\ => \dbg_uart_data[31]_i_3_n_0\,
      \dbg_uart_data_reg[30]\ => \^uartwishbonebridge_state\(2),
      \dbg_uart_data_reg[30]_0\ => \^uartwishbonebridge_state\(1),
      \dbg_uart_data_reg[4]\(3 downto 0) => dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1(3 downto 0),
      dff2_en => dff2_en,
      dff2_we_reg(3 downto 0) => dff2_we_reg(3 downto 0),
      grant_reg(1 downto 0) => grant_reg(1 downto 0),
      hk_dat_i(9 downto 7) => hk_dat_i(14 downto 12),
      hk_dat_i(6 downto 4) => hk_dat_i(8 downto 6),
      hk_dat_i(3 downto 0) => hk_dat_i(4 downto 1),
      \memory_to_writeBack_MEMORY_READ_DATA[12]_i_2_0\ => VexRiscv_n_442,
      \memory_to_writeBack_MEMORY_READ_DATA[13]_i_2_0\ => VexRiscv_n_443,
      \memory_to_writeBack_MEMORY_READ_DATA[14]_i_2_0\ => VexRiscv_n_444,
      \memory_to_writeBack_MEMORY_READ_DATA[14]_i_3_0\(10 downto 8) => mgmtsoc_vexriscv_debug_bus_dat_r(14 downto 12),
      \memory_to_writeBack_MEMORY_READ_DATA[14]_i_3_0\(7 downto 0) => mgmtsoc_vexriscv_debug_bus_dat_r(8 downto 1),
      \memory_to_writeBack_MEMORY_READ_DATA[20]_i_2_0\ => VexRiscv_n_450,
      \memory_to_writeBack_MEMORY_READ_DATA[20]_i_2_1\ => VexRiscv_n_472,
      \memory_to_writeBack_MEMORY_READ_DATA[24]_i_2_0\ => VexRiscv_n_454,
      \memory_to_writeBack_MEMORY_READ_DATA[24]_i_2_1\ => VexRiscv_n_468,
      \memory_to_writeBack_MEMORY_READ_DATA[29]_i_2_0\ => VexRiscv_n_459,
      \memory_to_writeBack_MEMORY_READ_DATA[29]_i_2_1\ => VexRiscv_n_463,
      \memory_to_writeBack_MEMORY_READ_DATA[30]_i_2_0\ => VexRiscv_n_460,
      \memory_to_writeBack_MEMORY_READ_DATA[30]_i_2_1\ => VexRiscv_n_462,
      \memory_to_writeBack_MEMORY_READ_DATA[5]_i_2\(4 downto 0) => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]\(5 downto 1),
      \memory_to_writeBack_MEMORY_READ_DATA[8]_i_2_0\ => VexRiscv_n_438,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[1]\ => VexRiscv_n_364,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[1]_0\ => VexRiscv_n_82,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[1]_1\ => VexRiscv_n_430,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[2]\ => VexRiscv_n_432,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[3]\ => litespi_grant_reg_rep_n_0,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_0\(5 downto 0) => slave_sel_r(5 downto 0),
      \memory_to_writeBack_MEMORY_READ_DATA_reg[3]_1\ => VexRiscv_n_433,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[4]\(11) => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[28]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[4]\(10) => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[27]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[4]\(9) => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[26]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[4]\(8) => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[25]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[4]\(7) => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[22]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[4]\(6) => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[21]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[4]\(5) => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[20]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[4]\(4) => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[16]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[4]\(3) => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[12]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[4]\(2) => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[6]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[4]\(1) => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[5]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[4]\(0) => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[0]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[4]_0\ => \^litespi_grant\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[4]_1\ => VexRiscv_n_434,
      mprj_adr_o_core(0) => mprj_adr_o_core(8)
    );
RAM256: entity work.design_1_caravel_0_0_RAM256
     port map (
      D(19) => dbg_uart_data_uartwishbonebridge_next_value6(31),
      D(18 downto 15) => dbg_uart_data_uartwishbonebridge_next_value6(28 downto 25),
      D(14 downto 12) => dbg_uart_data_uartwishbonebridge_next_value6(23 downto 21),
      D(11 downto 7) => dbg_uart_data_uartwishbonebridge_next_value6(19 downto 15),
      D(6 downto 4) => dbg_uart_data_uartwishbonebridge_next_value6(11 downto 9),
      D(3 downto 1) => dbg_uart_data_uartwishbonebridge_next_value6(7 downto 5),
      D(0) => dbg_uart_data_uartwishbonebridge_next_value6(0),
      Di0(23 downto 0) => \^dbg_uart_data_reg[31]_0\(23 downto 0),
      Do0(11) => RAM256_n_40,
      Do0(10) => RAM256_n_41,
      Do0(9) => RAM256_n_42,
      Do0(8) => RAM256_n_43,
      Do0(7) => RAM256_n_44,
      Do0(6) => RAM256_n_45,
      Do0(5) => RAM256_n_46,
      Do0(4) => RAM256_n_47,
      Do0(3) => RAM256_n_48,
      Do0(2) => RAM256_n_49,
      Do0(1) => RAM256_n_50,
      Do0(0) => RAM256_n_51,
      Q(23 downto 15) => dbg_uart_data(31 downto 23),
      Q(14 downto 11) => dbg_uart_data(20 downto 17),
      Q(10 downto 8) => dbg_uart_data(15 downto 13),
      Q(7 downto 3) => dbg_uart_data(11 downto 7),
      Q(2 downto 0) => dbg_uart_data(3 downto 1),
      RAM_reg_0 => VexRiscv_n_112,
      RAM_reg_1 => \^d\(5),
      RAM_reg_2 => \^d\(4),
      RAM_reg_3 => \^d\(3),
      RAM_reg_4 => \^d\(2),
      RAM_reg_5 => \^d\(1),
      RAM_reg_6 => \^d\(0),
      clock => clock,
      dBusWishbone_DAT_MISO(19) => shared_dat_r(31),
      dBusWishbone_DAT_MISO(18 downto 15) => shared_dat_r(28 downto 25),
      dBusWishbone_DAT_MISO(14 downto 12) => shared_dat_r(23 downto 21),
      dBusWishbone_DAT_MISO(11 downto 7) => shared_dat_r(19 downto 15),
      dBusWishbone_DAT_MISO(6 downto 4) => shared_dat_r(11 downto 9),
      dBusWishbone_DAT_MISO(3 downto 1) => shared_dat_r(7 downto 5),
      dBusWishbone_DAT_MISO(0) => shared_dat_r(0),
      dBusWishbone_DAT_MOSI(7) => VexRiscv_n_478,
      dBusWishbone_DAT_MOSI(6) => VexRiscv_n_479,
      dBusWishbone_DAT_MOSI(5) => VexRiscv_n_480,
      dBusWishbone_DAT_MOSI(4) => VexRiscv_n_481,
      dBusWishbone_DAT_MOSI(3) => VexRiscv_n_482,
      dBusWishbone_DAT_MOSI(2) => VexRiscv_n_483,
      dBusWishbone_DAT_MOSI(1) => VexRiscv_n_484,
      dBusWishbone_DAT_MOSI(0) => VexRiscv_n_485,
      \dbg_uart_data_reg[0]\ => \dbg_uart_bytes_count[0]_i_3_n_0\,
      \dbg_uart_data_reg[0]_0\ => \dbg_uart_data[31]_i_3_n_0\,
      \dbg_uart_data_reg[0]_1\ => \dbg_uart_rx_data_reg_n_0_[0]\,
      \dbg_uart_data_reg[0]_2\ => VexRiscv_n_477,
      \dbg_uart_data_reg[0]_3\ => VexRiscv_n_431,
      \dbg_uart_data_reg[0]_4\ => VexRiscv_n_397,
      \dbg_uart_data_reg[10]\ => litespi_grant_reg_rep_n_0,
      \dbg_uart_data_reg[31]\ => \^uartwishbonebridge_state\(2),
      \dbg_uart_data_reg[31]_0\ => \^uartwishbonebridge_state\(1),
      \dbg_uart_data_reg[7]\(2 downto 0) => dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1(6 downto 4),
      dff_en => dff_en,
      dff_we_reg(3 downto 0) => dff_we_reg(3 downto 0),
      grant_reg(1 downto 0) => grant_reg(1 downto 0),
      hk_dat_i(5 downto 4) => hk_dat_i(16 downto 15),
      hk_dat_i(3 downto 1) => hk_dat_i(11 downto 9),
      hk_dat_i(0) => hk_dat_i(5),
      \memory_to_writeBack_MEMORY_READ_DATA[0]_i_2_0\ => VexRiscv_n_476,
      \memory_to_writeBack_MEMORY_READ_DATA[10]_i_2_0\ => VexRiscv_n_440,
      \memory_to_writeBack_MEMORY_READ_DATA[11]_i_2_0\ => VexRiscv_n_441,
      \memory_to_writeBack_MEMORY_READ_DATA[15]_i_2_0\ => VexRiscv_n_445,
      \memory_to_writeBack_MEMORY_READ_DATA[16]_i_2_0\ => VexRiscv_n_446,
      \memory_to_writeBack_MEMORY_READ_DATA[16]_i_3_0\(4 downto 3) => mgmtsoc_vexriscv_debug_bus_dat_r(16 downto 15),
      \memory_to_writeBack_MEMORY_READ_DATA[16]_i_3_0\(2 downto 0) => mgmtsoc_vexriscv_debug_bus_dat_r(11 downto 9),
      \memory_to_writeBack_MEMORY_READ_DATA[17]_i_2_0\ => VexRiscv_n_447,
      \memory_to_writeBack_MEMORY_READ_DATA[17]_i_2_1\ => VexRiscv_n_475,
      \memory_to_writeBack_MEMORY_READ_DATA[18]_i_2_0\ => VexRiscv_n_448,
      \memory_to_writeBack_MEMORY_READ_DATA[18]_i_2_1\ => VexRiscv_n_474,
      \memory_to_writeBack_MEMORY_READ_DATA[19]_i_2_0\ => VexRiscv_n_449,
      \memory_to_writeBack_MEMORY_READ_DATA[19]_i_2_1\ => VexRiscv_n_473,
      \memory_to_writeBack_MEMORY_READ_DATA[21]_i_2_0\ => VexRiscv_n_451,
      \memory_to_writeBack_MEMORY_READ_DATA[21]_i_2_1\ => VexRiscv_n_471,
      \memory_to_writeBack_MEMORY_READ_DATA[22]_i_2_0\ => VexRiscv_n_452,
      \memory_to_writeBack_MEMORY_READ_DATA[22]_i_2_1\ => VexRiscv_n_470,
      \memory_to_writeBack_MEMORY_READ_DATA[23]_i_2_0\ => VexRiscv_n_453,
      \memory_to_writeBack_MEMORY_READ_DATA[23]_i_2_1\ => VexRiscv_n_469,
      \memory_to_writeBack_MEMORY_READ_DATA[25]_i_2_0\ => VexRiscv_n_455,
      \memory_to_writeBack_MEMORY_READ_DATA[25]_i_2_1\ => VexRiscv_n_467,
      \memory_to_writeBack_MEMORY_READ_DATA[26]_i_2_0\ => VexRiscv_n_456,
      \memory_to_writeBack_MEMORY_READ_DATA[26]_i_2_1\ => VexRiscv_n_466,
      \memory_to_writeBack_MEMORY_READ_DATA[27]_i_2_0\ => VexRiscv_n_457,
      \memory_to_writeBack_MEMORY_READ_DATA[27]_i_2_1\ => VexRiscv_n_465,
      \memory_to_writeBack_MEMORY_READ_DATA[28]_i_2_0\ => VexRiscv_n_458,
      \memory_to_writeBack_MEMORY_READ_DATA[28]_i_2_1\ => VexRiscv_n_464,
      \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_0\ => VexRiscv_n_429,
      \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1\(16) => RAM128_n_27,
      \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1\(15) => RAM128_n_28,
      \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1\(14) => RAM128_n_29,
      \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1\(13) => RAM128_n_30,
      \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1\(12) => RAM128_n_31,
      \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1\(11) => RAM128_n_32,
      \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1\(10) => RAM128_n_33,
      \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1\(9) => RAM128_n_34,
      \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1\(8) => RAM128_n_35,
      \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1\(7) => RAM128_n_36,
      \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1\(6) => RAM128_n_37,
      \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1\(5) => RAM128_n_38,
      \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1\(4) => RAM128_n_39,
      \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1\(3) => RAM128_n_40,
      \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1\(2) => RAM128_n_41,
      \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1\(1) => RAM128_n_42,
      \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_1\(0) => RAM128_n_43,
      \memory_to_writeBack_MEMORY_READ_DATA[31]_i_2_2\ => VexRiscv_n_428,
      \memory_to_writeBack_MEMORY_READ_DATA[9]_i_2_0\ => VexRiscv_n_439,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[5]\ => \^litespi_grant\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_0\(5 downto 0) => slave_sel_r(5 downto 0),
      \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_1\ => RAM128_n_26,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[5]_2\ => VexRiscv_n_435,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[6]\ => VexRiscv_n_436,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\ => RAM128_n_25,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[7]\ => VexRiscv_n_364,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0\ => VexRiscv_n_82,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(19) => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[31]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(18) => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[30]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(17) => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[29]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(16) => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[24]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(15) => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[23]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(14) => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[19]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(13) => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[18]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(12) => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[17]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(11) => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[15]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(10) => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[14]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(9) => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[13]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(8) => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[11]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(7) => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[10]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(6) => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[9]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(5) => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[8]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(4) => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[7]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(3) => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[4]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(2) => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[3]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(1) => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[2]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(0) => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[1]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_2\ => VexRiscv_n_461,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_3\ => VexRiscv_n_437,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_4\(1 downto 0) => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]\(7 downto 6),
      \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_5\ => RAM128_n_24,
      mprj_adr_o_core(1 downto 0) => mprj_adr_o_core(9 downto 8)
    );
RAM_reg_i_53: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => grant_reg(1),
      I1 => grant_reg(0),
      O => RAM_reg_i_53_n_0
    );
VexRiscv: entity work.design_1_caravel_0_0_VexRiscv
     port map (
      CO(0) => mgmtsoc_litespimmap_cs2,
      D(31) => VexRiscv_n_13,
      D(30) => VexRiscv_n_14,
      D(29) => VexRiscv_n_15,
      D(28) => VexRiscv_n_16,
      D(27) => VexRiscv_n_17,
      D(26) => VexRiscv_n_18,
      D(25) => VexRiscv_n_19,
      D(24) => VexRiscv_n_20,
      D(23) => VexRiscv_n_21,
      D(22) => VexRiscv_n_22,
      D(21) => VexRiscv_n_23,
      D(20) => VexRiscv_n_24,
      D(19) => VexRiscv_n_25,
      D(18) => VexRiscv_n_26,
      D(17) => VexRiscv_n_27,
      D(16) => VexRiscv_n_28,
      D(15) => VexRiscv_n_29,
      D(14) => VexRiscv_n_30,
      D(13) => VexRiscv_n_31,
      D(12) => VexRiscv_n_32,
      D(11) => VexRiscv_n_33,
      D(10) => VexRiscv_n_34,
      D(9) => VexRiscv_n_35,
      D(8) => VexRiscv_n_36,
      D(7) => VexRiscv_n_37,
      D(6) => VexRiscv_n_38,
      D(5) => VexRiscv_n_39,
      D(4) => VexRiscv_n_40,
      D(3) => VexRiscv_n_41,
      D(2) => VexRiscv_n_42,
      D(1) => VexRiscv_n_43,
      D(0) => VexRiscv_n_44,
      \DebugPlugin_busReadDataReg_reg[31]_0\(31 downto 0) => mgmtsoc_vexriscv_o_rsp_data(31 downto 0),
      DebugPlugin_haltedByBreak_reg_0 => \^int_rst\,
      E(0) => VexRiscv_n_11,
      \FSM_onehot_grant_reg[1]\ => \FSM_onehot_grant_reg[1]_0\,
      \FSM_onehot_grant_reg[1]_0\ => \FSM_onehot_grant_reg[1]_1\,
      \FSM_onehot_grant_reg[1]_1\ => \FSM_onehot_grant_reg[1]_2\,
      \FSM_onehot_grant_reg[1]_2\ => \FSM_onehot_grant_reg[1]_3\,
      \FSM_onehot_grant_reg[1]_3\ => \FSM_onehot_grant[2]_i_2_n_0\,
      \FSM_onehot_grant_reg[2]\(0) => \FSM_onehot_grant_reg[2]_0\(0),
      \FSM_onehot_grant_reg[2]_0\ => VexRiscv_n_145,
      \FSM_onehot_grant_reg[2]_1\ => VexRiscv_n_146,
      \FSM_onehot_grant_reg[2]_2\ => VexRiscv_n_147,
      \FSM_onehot_wbbd_state_reg[0]\ => \FSM_onehot_wbbd_state_reg[0]\,
      \FSM_onehot_wbbd_state_reg[0]_0\(0) => \FSM_onehot_wbbd_state_reg[0]_0\(0),
      \FSM_onehot_wbbd_state_reg[1]\(0) => \FSM_onehot_wbbd_state_reg[1]\(0),
      \FSM_onehot_wbbd_state_reg[1]_0\ => \FSM_onehot_wbbd_state_reg[1]_0\,
      \FSM_onehot_wbbd_state_reg[1]_1\ => \FSM_onehot_wbbd_state_reg[1]_1\,
      \FSM_onehot_wbbd_state_reg[3]\ => \FSM_onehot_wbbd_state_reg[3]\,
      \FSM_onehot_wbbd_state_reg[3]_0\ => \FSM_onehot_wbbd_state_reg[3]_0\,
      \FSM_onehot_wbbd_state_reg[3]_1\ => \FSM_onehot_wbbd_state_reg[3]_1\,
      \FSM_onehot_wbbd_state_reg[3]_2\ => \FSM_onehot_wbbd_state_reg[3]_2\,
      \FSM_onehot_wbbd_state_reg[3]_3\ => \FSM_onehot_wbbd_state_reg[3]_3\,
      \FSM_onehot_wbbd_state_reg[3]_4\ => \FSM_onehot_wbbd_state_reg[3]_4\,
      \FSM_onehot_wbbd_state_reg[5]\ => \FSM_onehot_wbbd_state_reg[5]\,
      \FSM_sequential_litespiphy_state_reg[0]\ => VexRiscv_n_114,
      \FSM_sequential_litespiphy_state_reg[0]_0\ => VexRiscv_n_148,
      \FSM_sequential_litespiphy_state_reg[0]_1\ => \FSM_sequential_litespiphy_state[0]_i_2_n_0\,
      \FSM_sequential_litespiphy_state_reg[0]_2\ => \FSM_sequential_litespiphy_state[1]_i_4_n_0\,
      \FSM_sequential_litespiphy_state_reg[0]_3\ => \FSM_sequential_litespiphy_state[1]_i_6_n_0\,
      \FSM_sequential_switch_Fetcher_l362_reg[0]_0\(5 downto 0) => mgmtsoc_vexriscv_i_cmd_payload_address(7 downto 2),
      Q(31 downto 0) => \mgmtsoc_master_rx_fifo_source_payload_data__0\(31 downto 0),
      RAM_reg => RAM_reg_i_53_n_0,
      RAM_reg_0 => \^uartwishbonebridge_state\(2),
      RAM_reg_1 => \^uartwishbonebridge_state\(1),
      SR(0) => VexRiscv_n_88,
      \_zz_iBusWishbone_ADR_reg[2]_0\ => \_zz_iBusWishbone_ADR_reg[2]\,
      \_zz_iBusWishbone_ADR_reg[2]_1\ => \FSM_onehot_grant_reg_n_0_[0]\,
      clear_req_reg(0) => clear_req_reg(0),
      clock => clock,
      count_reg(19 downto 0) => count_reg(19 downto 0),
      count_reg_10_sp_1 => VexRiscv_n_364,
      csrbank0_reset0_re => csrbank0_reset0_re,
      csrbank11_ev_pending_re => csrbank11_ev_pending_re,
      csrbank13_ev_pending_re => csrbank13_ev_pending_re,
      csrbank14_ev_pending_re => csrbank14_ev_pending_re,
      csrbank15_ev_pending_re => csrbank15_ev_pending_re,
      csrbank16_ev_pending_re => csrbank16_ev_pending_re,
      csrbank17_ev_pending_re => csrbank17_ev_pending_re,
      csrbank18_ev_pending_re => csrbank18_ev_pending_re,
      csrbank9_mosi0_re => csrbank9_mosi0_re,
      dBusWishbone_DAT_MISO(31 downto 0) => shared_dat_r(31 downto 0),
      \dBus_cmd_rData_address_reg[11]_0\ => VexRiscv_n_197,
      \dBus_cmd_rData_address_reg[11]_1\ => \dBus_cmd_rData_address_reg[11]\,
      \dBus_cmd_rData_address_reg[12]_0\ => \dBus_cmd_rData_address_reg[12]\,
      \dBus_cmd_rData_address_reg[12]_1\ => VexRiscv_n_188,
      \dBus_cmd_rData_address_reg[12]_2\ => \dBus_cmd_rData_address_reg[12]_0\,
      \dBus_cmd_rData_address_reg[12]_3\ => \dBus_cmd_rData_address_reg[12]_1\,
      \dBus_cmd_rData_address_reg[12]_4\ => \dBus_cmd_rData_address_reg[12]_2\,
      \dBus_cmd_rData_address_reg[12]_5\(0) => csrbank4_clk_divisor0_re,
      \dBus_cmd_rData_address_reg[12]_6\(0) => VexRiscv_n_324,
      \dBus_cmd_rData_address_reg[2]_0\ => \^d\(0),
      \dBus_cmd_rData_address_reg[2]_1\ => VexRiscv_n_6,
      \dBus_cmd_rData_address_reg[2]_2\ => \dBus_cmd_rData_address_reg[2]\,
      \dBus_cmd_rData_address_reg[2]_3\ => \dBus_cmd_rData_address_reg[2]_0\,
      \dBus_cmd_rData_address_reg[2]_4\ => \dBus_cmd_rData_address_reg[2]_1\,
      \dBus_cmd_rData_address_reg[2]_5\(3) => VexRiscv_n_222,
      \dBus_cmd_rData_address_reg[2]_5\(2) => VexRiscv_n_223,
      \dBus_cmd_rData_address_reg[2]_5\(1) => VexRiscv_n_224,
      \dBus_cmd_rData_address_reg[2]_5\(0) => VexRiscv_n_225,
      \dBus_cmd_rData_address_reg[2]_6\(0) => csrbank9_cs0_re,
      \dBus_cmd_rData_address_reg[2]_7\(0) => csrbank9_clk_divider0_re,
      \dBus_cmd_rData_address_reg[3]_0\ => \^d\(1),
      \dBus_cmd_rData_address_reg[3]_1\ => VexRiscv_n_10,
      \dBus_cmd_rData_address_reg[3]_2\ => \dBus_cmd_rData_address_reg[3]\,
      \dBus_cmd_rData_data_reg[31]_0\(31 downto 1) => mgmtsoc_dat_w(31 downto 1),
      \dBus_cmd_rData_data_reg[31]_0\(0) => \^dbus_cmd_rdata_data_reg[0]\(0),
      \dBus_cmd_rData_data_reg[31]_1\(7) => VexRiscv_n_478,
      \dBus_cmd_rData_data_reg[31]_1\(6) => VexRiscv_n_479,
      \dBus_cmd_rData_data_reg[31]_1\(5) => VexRiscv_n_480,
      \dBus_cmd_rData_data_reg[31]_1\(4) => VexRiscv_n_481,
      \dBus_cmd_rData_data_reg[31]_1\(3) => VexRiscv_n_482,
      \dBus_cmd_rData_data_reg[31]_1\(2) => VexRiscv_n_483,
      \dBus_cmd_rData_data_reg[31]_1\(1) => VexRiscv_n_484,
      \dBus_cmd_rData_data_reg[31]_1\(0) => VexRiscv_n_485,
      \dBus_cmd_rData_data_reg[7]_0\(7 downto 0) => \dBus_cmd_rData_data_reg[7]\(7 downto 0),
      dBus_cmd_rValid_inv_i_2_0 => \^mgmtsoc_vexriscv_debug_bus_ack_reg_0\,
      \dbg_uart_address_reg[11]\ => \dbg_uart_address_reg[11]_0\(0),
      \dbg_uart_address_reg[11]_0\ => VexRiscv_n_214,
      \dbg_uart_address_reg[11]_1\ => \dbg_uart_address_reg[11]_1\,
      \dbg_uart_address_reg[12]\(0) => \^dbg_uart_address_reg[12]_0\,
      \dbg_uart_address_reg[13]\ => \dbg_uart_address_reg[13]_0\,
      \dbg_uart_address_reg[13]_0\ => \dbg_uart_address_reg[13]_1\,
      \dbg_uart_address_reg[13]_1\(0) => \^dbg_uart_address_reg[13]_2\,
      \dbg_uart_address_reg[13]_2\ => \dbg_uart_address_reg[13]_3\,
      \dbg_uart_address_reg[13]_3\ => \dbg_uart_address_reg[13]_4\,
      \dbg_uart_address_reg[13]_4\ => \dbg_uart_address_reg[13]_5\,
      \dbg_uart_address_reg[13]_5\ => \dbg_uart_address_reg[13]_6\,
      \dbg_uart_address_reg[13]_6\ => \dbg_uart_address_reg[13]_7\,
      \dbg_uart_address_reg[18]\ => \dbg_uart_address_reg[18]_0\,
      \dbg_uart_address_reg[19]\ => \dbg_uart_address_reg[19]_0\,
      \dbg_uart_address_reg[19]_0\ => \dbg_uart_address_reg[19]_1\,
      \dbg_uart_address_reg[29]\(6 downto 0) => slave_sel_reg(6 downto 0),
      \dbg_uart_address_reg[2]\ => \^d\(2),
      \dbg_uart_address_reg[3]\ => \dbg_uart_address_reg[3]_0\,
      \dbg_uart_address_reg[3]_0\ => \^d\(3),
      \dbg_uart_address_reg[4]\ => \^d\(4),
      \dbg_uart_address_reg[4]_0\(3) => VexRiscv_n_210,
      \dbg_uart_address_reg[4]_0\(2) => VexRiscv_n_211,
      \dbg_uart_address_reg[4]_0\(1) => VexRiscv_n_212,
      \dbg_uart_address_reg[4]_0\(0) => VexRiscv_n_213,
      \dbg_uart_address_reg[5]\ => \^d\(5),
      \dbg_uart_address_reg[7]\(1 downto 0) => mprj_adr_o_core(9 downto 8),
      \dbg_uart_data_reg[31]\(31 downto 0) => \^dbg_uart_data_reg[31]_0\(31 downto 0),
      debug_mode_storage_reg => VexRiscv_n_327,
      debug_oeb => \^debug_oeb\,
      debug_oeb_storage_reg => VexRiscv_n_325,
      debug_resetOut => mgmtsoc_vexriscv_o_resetOut,
      dff2_bus_ack => dff2_bus_ack,
      dff2_bus_ack0 => dff2_bus_ack0,
      dff2_en => dff2_en,
      dff2_we_reg(3 downto 0) => dff2_we_reg(3 downto 0),
      dff_bus_ack => dff_bus_ack,
      dff_bus_ack0 => dff_bus_ack0,
      dff_en => dff_en,
      dff_we_reg(3 downto 0) => dff_we_reg(3 downto 0),
      frame_err => frame_err,
      frame_err_reg => frame_err_reg,
      gpio_ien_storage => \^gpio_ien_storage\,
      gpio_oe_storage => \^gpio_oe_storage\,
      gpioin0_enable_storage => \^gpioin0_enable_storage\,
      gpioin0_enable_storage_reg => VexRiscv_n_318,
      gpioin0_gpioin0_in_pads_n_d => gpioin0_gpioin0_in_pads_n_d,
      gpioin0_gpioin0_pending => \^gpioin0_gpioin0_pending\,
      gpioin1_enable_storage => \^gpioin1_enable_storage\,
      gpioin1_enable_storage_reg => VexRiscv_n_317,
      gpioin1_gpioin1_edge_storage => \^gpioin1_gpioin1_edge_storage\,
      gpioin1_gpioin1_mode_storage => \^gpioin1_gpioin1_mode_storage\,
      gpioin1_gpioin1_pending => \^gpioin1_gpioin1_pending\,
      gpioin2_enable_storage => \^gpioin2_enable_storage\,
      gpioin2_enable_storage_reg => VexRiscv_n_316,
      gpioin2_gpioin2_edge_storage => \^gpioin2_gpioin2_edge_storage\,
      gpioin2_gpioin2_mode_storage => \^gpioin2_gpioin2_mode_storage\,
      gpioin2_gpioin2_pending => \^gpioin2_gpioin2_pending\,
      gpioin3_enable_storage => \^gpioin3_enable_storage\,
      gpioin3_gpioin3_in_pads_n_d => gpioin3_gpioin3_in_pads_n_d,
      gpioin3_gpioin3_pending => \^gpioin3_gpioin3_pending\,
      gpioin3_gpioin3_pending_reg => VexRiscv_n_315,
      gpioin4_enable_storage => \^gpioin4_enable_storage\,
      gpioin4_enable_storage_reg => VexRiscv_n_314,
      gpioin4_gpioin4_in_pads_n_d => gpioin4_gpioin4_in_pads_n_d,
      gpioin4_gpioin4_pending => \^gpioin4_gpioin4_pending\,
      gpioin5_enable_storage => \^gpioin5_enable_storage\,
      gpioin5_gpioin5_in_pads_n_d => gpioin5_gpioin5_in_pads_n_d,
      gpioin5_gpioin5_pending => \^gpioin5_gpioin5_pending\,
      gpioin5_gpioin5_pending_reg => VexRiscv_n_313,
      grant_reg(1 downto 0) => grant_reg(1 downto 0),
      hk_ack_i => hk_ack_i,
      hk_dat_i(15 downto 1) => hk_dat_i(31 downto 17),
      hk_dat_i(0) => hk_dat_i(0),
      int_rst_reg => VexRiscv_n_199,
      int_rst_reg_0(0) => VexRiscv_n_241,
      int_rst_reg_1 => VexRiscv_n_363,
      \interface0_bank_bus_dat_r[31]_i_1\(0) => csrbank0_scratch0_re,
      \interface0_bank_bus_dat_r_reg[1]\ => VexRiscv_n_430,
      \interface0_bank_bus_dat_r_reg[31]\(31 downto 0) => mgmtsoc_scratch_storage(31 downto 0),
      \interface10_bank_bus_dat_r_reg[0]\ => \^csrbank10_ev_status_w\,
      \interface10_bank_bus_dat_r_reg[0]_0\ => \^mgmtsoc_en_storage\,
      \interface10_bank_bus_dat_r_reg[31]\(31 downto 0) => mgmtsoc_value_status(31 downto 0),
      \interface10_bank_bus_dat_r_reg[31]_0\(31 downto 0) => mgmtsoc_load_storage(31 downto 0),
      \interface10_bank_bus_dat_r_reg[31]_1\(31 downto 0) => mgmtsoc_reload_storage(31 downto 0),
      \interface11_bank_bus_dat_r_reg[0]\ => \^uart_rx_fifo_readable\,
      \interface11_bank_bus_dat_r_reg[0]_0\ => \^uart_tx_fifo_readable\,
      \interface11_bank_bus_dat_r_reg[0]_1\ => \interface11_bank_bus_dat_r[0]_i_4_n_0\,
      interface12_bank_bus_dat_r(0) => interface12_bank_bus_dat_r(0),
      \interface13_bank_bus_dat_r[0]_i_2\ => \^gpioin0_gpioin0_edge_storage\,
      \interface13_bank_bus_dat_r[0]_i_2_0\ => \^gpioin0_gpioin0_mode_storage\,
      \interface16_bank_bus_dat_r[0]_i_2\ => \^gpioin3_gpioin3_edge_storage\,
      \interface16_bank_bus_dat_r[0]_i_2_0\ => \^gpioin3_gpioin3_mode_storage\,
      \interface17_bank_bus_dat_r[0]_i_2\ => \^gpioin4_gpioin4_edge_storage\,
      \interface17_bank_bus_dat_r[0]_i_2_0\ => \^gpioin4_gpioin4_mode_storage\,
      \interface18_bank_bus_dat_r[0]_i_2\ => \^gpioin5_gpioin5_edge_storage\,
      \interface18_bank_bus_dat_r[0]_i_2_0\ => \^gpioin5_gpioin5_mode_storage\,
      \interface19_bank_bus_dat_r_reg[0]\ => \user_irq_ena_storage_reg_n_0_[0]\,
      \interface19_bank_bus_dat_r_reg[1]\ => \user_irq_ena_storage_reg_n_0_[1]\,
      \interface19_bank_bus_dat_r_reg[2]\ => \user_irq_ena_storage_reg_n_0_[2]\,
      \interface1_bank_bus_dat_r_reg[0]\ => \^debug_mode_storage_reg_0\,
      interface2_bank_bus_dat_r(0) => interface2_bank_bus_dat_r(0),
      \interface3_bank_bus_dat_r[31]_i_1\(0) => csrbank3_master_phyconfig0_re,
      \interface3_bank_bus_dat_r[31]_i_1_0\(0) => csrbank3_mmap_dummy_bits0_re,
      \interface3_bank_bus_dat_r_reg[0]\ => VexRiscv_n_477,
      \interface3_bank_bus_dat_r_reg[0]_0\ => \interface3_bank_bus_dat_r[0]_i_3_n_0\,
      \interface3_bank_bus_dat_r_reg[10]\ => VexRiscv_n_440,
      \interface3_bank_bus_dat_r_reg[11]\ => VexRiscv_n_441,
      \interface3_bank_bus_dat_r_reg[12]\ => VexRiscv_n_442,
      \interface3_bank_bus_dat_r_reg[13]\ => VexRiscv_n_443,
      \interface3_bank_bus_dat_r_reg[14]\ => VexRiscv_n_444,
      \interface3_bank_bus_dat_r_reg[15]\ => VexRiscv_n_445,
      \interface3_bank_bus_dat_r_reg[16]\ => VexRiscv_n_446,
      \interface3_bank_bus_dat_r_reg[23]\(23 downto 16) => mgmtsoc_master_tx_fifo_sink_payload_mask(7 downto 0),
      \interface3_bank_bus_dat_r_reg[23]\(15) => \mgmtsoc_master_phyconfig_storage_reg_n_0_[15]\,
      \interface3_bank_bus_dat_r_reg[23]\(14) => \mgmtsoc_master_phyconfig_storage_reg_n_0_[14]\,
      \interface3_bank_bus_dat_r_reg[23]\(13) => \mgmtsoc_master_phyconfig_storage_reg_n_0_[13]\,
      \interface3_bank_bus_dat_r_reg[23]\(12) => \mgmtsoc_master_phyconfig_storage_reg_n_0_[12]\,
      \interface3_bank_bus_dat_r_reg[23]\(11 downto 8) => mgmtsoc_master_tx_fifo_sink_payload_width(3 downto 0),
      \interface3_bank_bus_dat_r_reg[23]\(7) => \mgmtsoc_master_phyconfig_storage_reg_n_0_[7]\,
      \interface3_bank_bus_dat_r_reg[23]\(6) => \mgmtsoc_master_phyconfig_storage_reg_n_0_[6]\,
      \interface3_bank_bus_dat_r_reg[23]\(5) => \mgmtsoc_master_phyconfig_storage_reg_n_0_[5]\,
      \interface3_bank_bus_dat_r_reg[23]\(4) => \mgmtsoc_master_phyconfig_storage_reg_n_0_[4]\,
      \interface3_bank_bus_dat_r_reg[23]\(3) => \mgmtsoc_master_phyconfig_storage_reg_n_0_[3]\,
      \interface3_bank_bus_dat_r_reg[23]\(2) => \mgmtsoc_master_phyconfig_storage_reg_n_0_[2]\,
      \interface3_bank_bus_dat_r_reg[23]\(1) => \mgmtsoc_master_phyconfig_storage_reg_n_0_[1]\,
      \interface3_bank_bus_dat_r_reg[23]\(0) => \mgmtsoc_master_phyconfig_storage_reg_n_0_[0]\,
      \interface3_bank_bus_dat_r_reg[7]\(7) => \mgmtsoc_litespimmap_storage_reg_n_0_[7]\,
      \interface3_bank_bus_dat_r_reg[7]\(6) => \mgmtsoc_litespimmap_storage_reg_n_0_[6]\,
      \interface3_bank_bus_dat_r_reg[7]\(5) => \mgmtsoc_litespimmap_storage_reg_n_0_[5]\,
      \interface3_bank_bus_dat_r_reg[7]\(4) => \mgmtsoc_litespimmap_storage_reg_n_0_[4]\,
      \interface3_bank_bus_dat_r_reg[7]\(3) => \mgmtsoc_litespimmap_storage_reg_n_0_[3]\,
      \interface3_bank_bus_dat_r_reg[7]\(2) => \mgmtsoc_litespimmap_storage_reg_n_0_[2]\,
      \interface3_bank_bus_dat_r_reg[7]\(1) => \mgmtsoc_litespimmap_storage_reg_n_0_[1]\,
      \interface3_bank_bus_dat_r_reg[7]\(0) => \mgmtsoc_litespimmap_storage_reg_n_0_[0]\,
      \interface3_bank_bus_dat_r_reg[8]\ => VexRiscv_n_438,
      \interface3_bank_bus_dat_r_reg[9]\ => VexRiscv_n_439,
      \interface5_bank_bus_dat_r[0]_i_2\ => \^gpio_mode1_storage_reg_0\,
      \interface5_bank_bus_dat_r[0]_i_2_0\ => \^gpio_mode0_storage_reg_0\,
      \interface5_bank_bus_dat_r_reg[0]\ => \^gpio_out_storage_reg_0\,
      \interface6_bank_bus_dat_r[31]_i_3\(31) => VexRiscv_n_328,
      \interface6_bank_bus_dat_r[31]_i_3\(30) => VexRiscv_n_329,
      \interface6_bank_bus_dat_r[31]_i_3\(29) => VexRiscv_n_330,
      \interface6_bank_bus_dat_r[31]_i_3\(28) => VexRiscv_n_331,
      \interface6_bank_bus_dat_r[31]_i_3\(27) => VexRiscv_n_332,
      \interface6_bank_bus_dat_r[31]_i_3\(26) => VexRiscv_n_333,
      \interface6_bank_bus_dat_r[31]_i_3\(25) => VexRiscv_n_334,
      \interface6_bank_bus_dat_r[31]_i_3\(24) => VexRiscv_n_335,
      \interface6_bank_bus_dat_r[31]_i_3\(23) => VexRiscv_n_336,
      \interface6_bank_bus_dat_r[31]_i_3\(22) => VexRiscv_n_337,
      \interface6_bank_bus_dat_r[31]_i_3\(21) => VexRiscv_n_338,
      \interface6_bank_bus_dat_r[31]_i_3\(20) => VexRiscv_n_339,
      \interface6_bank_bus_dat_r[31]_i_3\(19) => VexRiscv_n_340,
      \interface6_bank_bus_dat_r[31]_i_3\(18) => VexRiscv_n_341,
      \interface6_bank_bus_dat_r[31]_i_3\(17) => VexRiscv_n_342,
      \interface6_bank_bus_dat_r[31]_i_3\(16) => VexRiscv_n_343,
      \interface6_bank_bus_dat_r[31]_i_3\(15) => VexRiscv_n_344,
      \interface6_bank_bus_dat_r[31]_i_3\(14) => VexRiscv_n_345,
      \interface6_bank_bus_dat_r[31]_i_3\(13) => VexRiscv_n_346,
      \interface6_bank_bus_dat_r[31]_i_3\(12) => VexRiscv_n_347,
      \interface6_bank_bus_dat_r[31]_i_3\(11) => VexRiscv_n_348,
      \interface6_bank_bus_dat_r[31]_i_3\(10) => VexRiscv_n_349,
      \interface6_bank_bus_dat_r[31]_i_3\(9) => VexRiscv_n_350,
      \interface6_bank_bus_dat_r[31]_i_3\(8) => VexRiscv_n_351,
      \interface6_bank_bus_dat_r[31]_i_3\(7) => VexRiscv_n_352,
      \interface6_bank_bus_dat_r[31]_i_3\(6) => VexRiscv_n_353,
      \interface6_bank_bus_dat_r[31]_i_3\(5) => VexRiscv_n_354,
      \interface6_bank_bus_dat_r[31]_i_3\(4) => VexRiscv_n_355,
      \interface6_bank_bus_dat_r[31]_i_3\(3) => VexRiscv_n_356,
      \interface6_bank_bus_dat_r[31]_i_3\(2) => VexRiscv_n_357,
      \interface6_bank_bus_dat_r[31]_i_3\(1) => VexRiscv_n_358,
      \interface6_bank_bus_dat_r[31]_i_3\(0) => VexRiscv_n_359,
      \interface6_bank_bus_dat_r[31]_i_3_0\(127) => \la_out_storage_reg_n_0_[127]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(126) => \la_out_storage_reg_n_0_[126]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(125) => \la_out_storage_reg_n_0_[125]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(124) => \la_out_storage_reg_n_0_[124]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(123) => \la_out_storage_reg_n_0_[123]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(122) => \la_out_storage_reg_n_0_[122]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(121) => \la_out_storage_reg_n_0_[121]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(120) => \la_out_storage_reg_n_0_[120]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(119) => \la_out_storage_reg_n_0_[119]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(118) => \la_out_storage_reg_n_0_[118]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(117) => \la_out_storage_reg_n_0_[117]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(116) => \la_out_storage_reg_n_0_[116]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(115) => \la_out_storage_reg_n_0_[115]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(114) => \la_out_storage_reg_n_0_[114]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(113) => \la_out_storage_reg_n_0_[113]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(112) => \la_out_storage_reg_n_0_[112]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(111) => \la_out_storage_reg_n_0_[111]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(110) => \la_out_storage_reg_n_0_[110]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(109) => \la_out_storage_reg_n_0_[109]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(108) => \la_out_storage_reg_n_0_[108]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(107) => \la_out_storage_reg_n_0_[107]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(106) => \la_out_storage_reg_n_0_[106]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(105) => \la_out_storage_reg_n_0_[105]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(104) => \la_out_storage_reg_n_0_[104]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(103) => \la_out_storage_reg_n_0_[103]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(102) => \la_out_storage_reg_n_0_[102]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(101) => \la_out_storage_reg_n_0_[101]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(100) => \la_out_storage_reg_n_0_[100]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(99) => \la_out_storage_reg_n_0_[99]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(98) => \la_out_storage_reg_n_0_[98]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(97) => \la_out_storage_reg_n_0_[97]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(96) => \la_out_storage_reg_n_0_[96]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(95) => \la_out_storage_reg_n_0_[95]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(94) => \la_out_storage_reg_n_0_[94]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(93) => \la_out_storage_reg_n_0_[93]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(92) => \la_out_storage_reg_n_0_[92]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(91) => \la_out_storage_reg_n_0_[91]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(90) => \la_out_storage_reg_n_0_[90]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(89) => \la_out_storage_reg_n_0_[89]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(88) => \la_out_storage_reg_n_0_[88]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(87) => \la_out_storage_reg_n_0_[87]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(86) => \la_out_storage_reg_n_0_[86]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(85) => \la_out_storage_reg_n_0_[85]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(84) => \la_out_storage_reg_n_0_[84]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(83) => \la_out_storage_reg_n_0_[83]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(82) => \la_out_storage_reg_n_0_[82]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(81) => \la_out_storage_reg_n_0_[81]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(80) => \la_out_storage_reg_n_0_[80]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(79) => \la_out_storage_reg_n_0_[79]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(78) => \la_out_storage_reg_n_0_[78]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(77) => \la_out_storage_reg_n_0_[77]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(76) => \la_out_storage_reg_n_0_[76]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(75) => \la_out_storage_reg_n_0_[75]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(74) => \la_out_storage_reg_n_0_[74]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(73) => \la_out_storage_reg_n_0_[73]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(72) => \la_out_storage_reg_n_0_[72]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(71) => \la_out_storage_reg_n_0_[71]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(70) => \la_out_storage_reg_n_0_[70]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(69) => \la_out_storage_reg_n_0_[69]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(68) => \la_out_storage_reg_n_0_[68]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(67) => \la_out_storage_reg_n_0_[67]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(66) => \la_out_storage_reg_n_0_[66]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(65) => \la_out_storage_reg_n_0_[65]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(64) => \la_out_storage_reg_n_0_[64]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(63) => \la_out_storage_reg_n_0_[63]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(62) => \la_out_storage_reg_n_0_[62]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(61) => \la_out_storage_reg_n_0_[61]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(60) => \la_out_storage_reg_n_0_[60]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(59) => \la_out_storage_reg_n_0_[59]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(58) => \la_out_storage_reg_n_0_[58]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(57) => \la_out_storage_reg_n_0_[57]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(56) => \la_out_storage_reg_n_0_[56]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(55) => \la_out_storage_reg_n_0_[55]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(54) => \la_out_storage_reg_n_0_[54]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(53) => \la_out_storage_reg_n_0_[53]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(52) => \la_out_storage_reg_n_0_[52]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(51) => \la_out_storage_reg_n_0_[51]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(50) => \la_out_storage_reg_n_0_[50]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(49) => \la_out_storage_reg_n_0_[49]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(48) => \la_out_storage_reg_n_0_[48]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(47) => \la_out_storage_reg_n_0_[47]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(46) => \la_out_storage_reg_n_0_[46]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(45) => \la_out_storage_reg_n_0_[45]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(44) => \la_out_storage_reg_n_0_[44]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(43) => \la_out_storage_reg_n_0_[43]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(42) => \la_out_storage_reg_n_0_[42]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(41) => \la_out_storage_reg_n_0_[41]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(40) => \la_out_storage_reg_n_0_[40]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(39) => \la_out_storage_reg_n_0_[39]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(38) => \la_out_storage_reg_n_0_[38]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(37) => \la_out_storage_reg_n_0_[37]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(36) => \la_out_storage_reg_n_0_[36]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(35) => \la_out_storage_reg_n_0_[35]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(34) => \la_out_storage_reg_n_0_[34]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(33) => \la_out_storage_reg_n_0_[33]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(32) => \la_out_storage_reg_n_0_[32]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(31) => \la_out_storage_reg_n_0_[31]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(30) => \la_out_storage_reg_n_0_[30]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(29) => \la_out_storage_reg_n_0_[29]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(28) => \la_out_storage_reg_n_0_[28]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(27) => \la_out_storage_reg_n_0_[27]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(26) => \la_out_storage_reg_n_0_[26]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(25) => \la_out_storage_reg_n_0_[25]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(24) => \la_out_storage_reg_n_0_[24]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(23) => \la_out_storage_reg_n_0_[23]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(22) => \la_out_storage_reg_n_0_[22]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(21) => \la_out_storage_reg_n_0_[21]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(20) => \la_out_storage_reg_n_0_[20]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(19) => \la_out_storage_reg_n_0_[19]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(18) => \la_out_storage_reg_n_0_[18]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(17) => \la_out_storage_reg_n_0_[17]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(16) => \la_out_storage_reg_n_0_[16]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(15) => \la_out_storage_reg_n_0_[15]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(14) => \la_out_storage_reg_n_0_[14]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(13) => \la_out_storage_reg_n_0_[13]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(12) => \la_out_storage_reg_n_0_[12]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(11) => \la_out_storage_reg_n_0_[11]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(10) => \la_out_storage_reg_n_0_[10]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(9) => \la_out_storage_reg_n_0_[9]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(8) => \la_out_storage_reg_n_0_[8]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(7) => \la_out_storage_reg_n_0_[7]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(6) => \la_out_storage_reg_n_0_[6]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(5) => \la_out_storage_reg_n_0_[5]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(4) => \la_out_storage_reg_n_0_[4]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(3) => \la_out_storage_reg_n_0_[3]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(2) => \la_out_storage_reg_n_0_[2]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(1) => \la_out_storage_reg_n_0_[1]\,
      \interface6_bank_bus_dat_r[31]_i_3_0\(0) => \la_out_storage_reg_n_0_[0]\,
      \interface6_bank_bus_dat_r[31]_i_3_1\(127 downto 96) => csrbank6_oe3_w(31 downto 0),
      \interface6_bank_bus_dat_r[31]_i_3_1\(95 downto 64) => csrbank6_oe2_w(31 downto 0),
      \interface6_bank_bus_dat_r[31]_i_3_1\(63 downto 32) => csrbank6_oe1_w(31 downto 0),
      \interface6_bank_bus_dat_r[31]_i_3_1\(31) => \la_oe_storage_reg_n_0_[31]\,
      \interface6_bank_bus_dat_r[31]_i_3_1\(30) => \la_oe_storage_reg_n_0_[30]\,
      \interface6_bank_bus_dat_r[31]_i_3_1\(29) => \la_oe_storage_reg_n_0_[29]\,
      \interface6_bank_bus_dat_r[31]_i_3_1\(28) => \la_oe_storage_reg_n_0_[28]\,
      \interface6_bank_bus_dat_r[31]_i_3_1\(27) => \la_oe_storage_reg_n_0_[27]\,
      \interface6_bank_bus_dat_r[31]_i_3_1\(26) => \la_oe_storage_reg_n_0_[26]\,
      \interface6_bank_bus_dat_r[31]_i_3_1\(25) => \la_oe_storage_reg_n_0_[25]\,
      \interface6_bank_bus_dat_r[31]_i_3_1\(24) => \la_oe_storage_reg_n_0_[24]\,
      \interface6_bank_bus_dat_r[31]_i_3_1\(23) => \la_oe_storage_reg_n_0_[23]\,
      \interface6_bank_bus_dat_r[31]_i_3_1\(22) => \la_oe_storage_reg_n_0_[22]\,
      \interface6_bank_bus_dat_r[31]_i_3_1\(21) => \la_oe_storage_reg_n_0_[21]\,
      \interface6_bank_bus_dat_r[31]_i_3_1\(20) => \la_oe_storage_reg_n_0_[20]\,
      \interface6_bank_bus_dat_r[31]_i_3_1\(19) => \la_oe_storage_reg_n_0_[19]\,
      \interface6_bank_bus_dat_r[31]_i_3_1\(18) => \la_oe_storage_reg_n_0_[18]\,
      \interface6_bank_bus_dat_r[31]_i_3_1\(17) => \la_oe_storage_reg_n_0_[17]\,
      \interface6_bank_bus_dat_r[31]_i_3_1\(16) => \la_oe_storage_reg_n_0_[16]\,
      \interface6_bank_bus_dat_r[31]_i_3_1\(15) => \la_oe_storage_reg_n_0_[15]\,
      \interface6_bank_bus_dat_r[31]_i_3_1\(14) => \la_oe_storage_reg_n_0_[14]\,
      \interface6_bank_bus_dat_r[31]_i_3_1\(13) => \la_oe_storage_reg_n_0_[13]\,
      \interface6_bank_bus_dat_r[31]_i_3_1\(12) => \la_oe_storage_reg_n_0_[12]\,
      \interface6_bank_bus_dat_r[31]_i_3_1\(11) => \la_oe_storage_reg_n_0_[11]\,
      \interface6_bank_bus_dat_r[31]_i_3_1\(10) => \la_oe_storage_reg_n_0_[10]\,
      \interface6_bank_bus_dat_r[31]_i_3_1\(9) => \la_oe_storage_reg_n_0_[9]\,
      \interface6_bank_bus_dat_r[31]_i_3_1\(8) => \la_oe_storage_reg_n_0_[8]\,
      \interface6_bank_bus_dat_r[31]_i_3_1\(7) => \la_oe_storage_reg_n_0_[7]\,
      \interface6_bank_bus_dat_r[31]_i_3_1\(6) => \la_oe_storage_reg_n_0_[6]\,
      \interface6_bank_bus_dat_r[31]_i_3_1\(5) => \la_oe_storage_reg_n_0_[5]\,
      \interface6_bank_bus_dat_r[31]_i_3_1\(4) => \la_oe_storage_reg_n_0_[4]\,
      \interface6_bank_bus_dat_r[31]_i_3_1\(3) => \la_oe_storage_reg_n_0_[3]\,
      \interface6_bank_bus_dat_r[31]_i_3_1\(2) => \la_oe_storage_reg_n_0_[2]\,
      \interface6_bank_bus_dat_r[31]_i_3_1\(1) => \la_oe_storage_reg_n_0_[1]\,
      \interface6_bank_bus_dat_r[31]_i_3_1\(0) => \la_oe_storage_reg_n_0_[0]\,
      \interface6_bank_bus_dat_r[31]_i_3_2\(127 downto 96) => csrbank6_ien3_w(31 downto 0),
      \interface6_bank_bus_dat_r[31]_i_3_2\(95 downto 64) => csrbank6_ien2_w(31 downto 0),
      \interface6_bank_bus_dat_r[31]_i_3_2\(63 downto 32) => csrbank6_ien1_w(31 downto 0),
      \interface6_bank_bus_dat_r[31]_i_3_2\(31) => \la_ien_storage_reg_n_0_[31]\,
      \interface6_bank_bus_dat_r[31]_i_3_2\(30) => \la_ien_storage_reg_n_0_[30]\,
      \interface6_bank_bus_dat_r[31]_i_3_2\(29) => \la_ien_storage_reg_n_0_[29]\,
      \interface6_bank_bus_dat_r[31]_i_3_2\(28) => \la_ien_storage_reg_n_0_[28]\,
      \interface6_bank_bus_dat_r[31]_i_3_2\(27) => \la_ien_storage_reg_n_0_[27]\,
      \interface6_bank_bus_dat_r[31]_i_3_2\(26) => \la_ien_storage_reg_n_0_[26]\,
      \interface6_bank_bus_dat_r[31]_i_3_2\(25) => \la_ien_storage_reg_n_0_[25]\,
      \interface6_bank_bus_dat_r[31]_i_3_2\(24) => \la_ien_storage_reg_n_0_[24]\,
      \interface6_bank_bus_dat_r[31]_i_3_2\(23) => \la_ien_storage_reg_n_0_[23]\,
      \interface6_bank_bus_dat_r[31]_i_3_2\(22) => \la_ien_storage_reg_n_0_[22]\,
      \interface6_bank_bus_dat_r[31]_i_3_2\(21) => \la_ien_storage_reg_n_0_[21]\,
      \interface6_bank_bus_dat_r[31]_i_3_2\(20) => \la_ien_storage_reg_n_0_[20]\,
      \interface6_bank_bus_dat_r[31]_i_3_2\(19) => \la_ien_storage_reg_n_0_[19]\,
      \interface6_bank_bus_dat_r[31]_i_3_2\(18) => \la_ien_storage_reg_n_0_[18]\,
      \interface6_bank_bus_dat_r[31]_i_3_2\(17) => \la_ien_storage_reg_n_0_[17]\,
      \interface6_bank_bus_dat_r[31]_i_3_2\(16) => \la_ien_storage_reg_n_0_[16]\,
      \interface6_bank_bus_dat_r[31]_i_3_2\(15) => \la_ien_storage_reg_n_0_[15]\,
      \interface6_bank_bus_dat_r[31]_i_3_2\(14) => \la_ien_storage_reg_n_0_[14]\,
      \interface6_bank_bus_dat_r[31]_i_3_2\(13) => \la_ien_storage_reg_n_0_[13]\,
      \interface6_bank_bus_dat_r[31]_i_3_2\(12) => \la_ien_storage_reg_n_0_[12]\,
      \interface6_bank_bus_dat_r[31]_i_3_2\(11) => \la_ien_storage_reg_n_0_[11]\,
      \interface6_bank_bus_dat_r[31]_i_3_2\(10) => \la_ien_storage_reg_n_0_[10]\,
      \interface6_bank_bus_dat_r[31]_i_3_2\(9) => \la_ien_storage_reg_n_0_[9]\,
      \interface6_bank_bus_dat_r[31]_i_3_2\(8) => \la_ien_storage_reg_n_0_[8]\,
      \interface6_bank_bus_dat_r[31]_i_3_2\(7) => \la_ien_storage_reg_n_0_[7]\,
      \interface6_bank_bus_dat_r[31]_i_3_2\(6) => \la_ien_storage_reg_n_0_[6]\,
      \interface6_bank_bus_dat_r[31]_i_3_2\(5) => \la_ien_storage_reg_n_0_[5]\,
      \interface6_bank_bus_dat_r[31]_i_3_2\(4) => \la_ien_storage_reg_n_0_[4]\,
      \interface6_bank_bus_dat_r[31]_i_3_2\(3) => \la_ien_storage_reg_n_0_[3]\,
      \interface6_bank_bus_dat_r[31]_i_3_2\(2) => \la_ien_storage_reg_n_0_[2]\,
      \interface6_bank_bus_dat_r[31]_i_3_2\(1) => \la_ien_storage_reg_n_0_[1]\,
      \interface6_bank_bus_dat_r[31]_i_3_2\(0) => \la_ien_storage_reg_n_0_[0]\,
      \interface6_bank_bus_dat_r_reg[2]\ => VexRiscv_n_432,
      interface7_bank_bus_dat_r(0) => interface7_bank_bus_dat_r(0),
      \interface7_bank_bus_dat_r_reg[0]\ => \^mprj_wb_iena_storage_reg_0\,
      interface8_bank_bus_dat_r(0) => interface8_bank_bus_dat_r(0),
      \interface8_bank_bus_dat_r_reg[0]\ => \^spi_enabled_storage_reg_0\,
      \interface9_bank_bus_dat_r[16]_i_1\(0) => csrbank9_control0_re,
      \interface9_bank_bus_dat_r[7]_i_2\(7 downto 0) => spi_master_mosi_storage(7 downto 0),
      \interface9_bank_bus_dat_r[7]_i_2_0\(7 downto 0) => spi_master_miso(7 downto 0),
      \interface9_bank_bus_dat_r_reg[0]\ => \interface9_bank_bus_dat_r[0]_i_6_n_0\,
      \interface9_bank_bus_dat_r_reg[15]\(15 downto 8) => spi_master_length1(7 downto 0),
      \interface9_bank_bus_dat_r_reg[15]\(7) => \spi_master_control_storage_reg_n_0_[7]\,
      \interface9_bank_bus_dat_r_reg[15]\(6) => \spi_master_control_storage_reg_n_0_[6]\,
      \interface9_bank_bus_dat_r_reg[15]\(5) => \spi_master_control_storage_reg_n_0_[5]\,
      \interface9_bank_bus_dat_r_reg[15]\(4) => \spi_master_control_storage_reg_n_0_[4]\,
      \interface9_bank_bus_dat_r_reg[15]\(3) => \spi_master_control_storage_reg_n_0_[3]\,
      \interface9_bank_bus_dat_r_reg[15]\(2) => \spi_master_control_storage_reg_n_0_[2]\,
      \interface9_bank_bus_dat_r_reg[15]\(1) => \spi_master_control_storage_reg_n_0_[1]\,
      \interface9_bank_bus_dat_r_reg[15]\(0) => \spi_master_control_storage_reg_n_0_[0]\,
      \interface9_bank_bus_dat_r_reg[15]_0\(15 downto 0) => spimaster_storage(15 downto 0),
      \interface9_bank_bus_dat_r_reg[16]\(16) => \spi_master_cs_storage_reg_n_0_[16]\,
      \interface9_bank_bus_dat_r_reg[16]\(15) => \spi_master_cs_storage_reg_n_0_[15]\,
      \interface9_bank_bus_dat_r_reg[16]\(14) => \spi_master_cs_storage_reg_n_0_[14]\,
      \interface9_bank_bus_dat_r_reg[16]\(13) => \spi_master_cs_storage_reg_n_0_[13]\,
      \interface9_bank_bus_dat_r_reg[16]\(12) => \spi_master_cs_storage_reg_n_0_[12]\,
      \interface9_bank_bus_dat_r_reg[16]\(11) => \spi_master_cs_storage_reg_n_0_[11]\,
      \interface9_bank_bus_dat_r_reg[16]\(10) => \spi_master_cs_storage_reg_n_0_[10]\,
      \interface9_bank_bus_dat_r_reg[16]\(9) => \spi_master_cs_storage_reg_n_0_[9]\,
      \interface9_bank_bus_dat_r_reg[16]\(8) => \spi_master_cs_storage_reg_n_0_[8]\,
      \interface9_bank_bus_dat_r_reg[16]\(7) => \spi_master_cs_storage_reg_n_0_[7]\,
      \interface9_bank_bus_dat_r_reg[16]\(6) => \spi_master_cs_storage_reg_n_0_[6]\,
      \interface9_bank_bus_dat_r_reg[16]\(5) => \spi_master_cs_storage_reg_n_0_[5]\,
      \interface9_bank_bus_dat_r_reg[16]\(4) => \spi_master_cs_storage_reg_n_0_[4]\,
      \interface9_bank_bus_dat_r_reg[16]\(3) => \spi_master_cs_storage_reg_n_0_[3]\,
      \interface9_bank_bus_dat_r_reg[16]\(2) => \spi_master_cs_storage_reg_n_0_[2]\,
      \interface9_bank_bus_dat_r_reg[16]\(1) => \spi_master_cs_storage_reg_n_0_[1]\,
      \interface9_bank_bus_dat_r_reg[16]\(0) => \spi_master_cs_storage_reg_n_0_[0]\,
      \io_cpu_fetch_data_regNextWhen_reg[31]\(31 downto 0) => mgmtsoc_vexriscv_i_cmd_payload_data(31 downto 0),
      \la_ien_storage[127]_i_4\ => \la_ien_storage[127]_i_4\,
      \la_ien_storage[127]_i_4_0\(3) => VexRiscv_n_215,
      \la_ien_storage[127]_i_4_0\(2) => VexRiscv_n_216,
      \la_ien_storage[127]_i_4_0\(1) => VexRiscv_n_217,
      \la_ien_storage[127]_i_4_0\(0) => VexRiscv_n_218,
      \lineLoader_address_reg[23]\ => \lineLoader_address_reg[23]\,
      \lineLoader_address_reg[28]\ => \lineLoader_address_reg[28]\,
      lineLoader_valid_reg => \mgmtsoc_reset_storage_reg_n_0_[1]\,
      lineLoader_valid_reg_0 => \mgmtsoc_reset_storage_reg_n_0_[0]\,
      litespi_grant_reg => VexRiscv_n_365,
      litespi_grant_reg_rep => VexRiscv_n_461,
      \litespi_state_reg[0]\ => VexRiscv_n_82,
      \litespi_state_reg[0]_0\(3 downto 0) => \^q\(3 downto 0),
      \litespi_state_reg[0]_1\ => \^litespi_grant\,
      \litespi_state_reg[0]_2\ => \^fsm_sequential_litespiphy_state_reg[1]_0\,
      \litespi_state_reg[0]_3\ => \litespi_state[3]_i_4_n_0\,
      \litespi_state_reg[0]_4\ => \litespi_state[3]_i_5_n_0\,
      \litespi_state_reg[2]\ => \^mgmtsoc_litespimmap_burst_cs\,
      \litespi_state_reg[2]_i_2\(29 downto 0) => mgmtsoc_litespimmap_burst_adr(29 downto 0),
      \litespi_state_reg[3]\(0) => VexRiscv_n_208,
      \litespi_state_reg[3]_0\(0) => VexRiscv_n_366,
      \litespi_state_reg[3]_1\(29 downto 0) => mgmtsoc_litespimmap_burst_adr_litespi_next_value1(29 downto 0),
      litespiphy_state(1 downto 0) => litespiphy_state(1 downto 0),
      memdat_3(7 downto 0) => memdat_3(7 downto 0),
      \memdat_3_reg[7]\(7) => VexRiscv_n_305,
      \memdat_3_reg[7]\(6) => VexRiscv_n_306,
      \memdat_3_reg[7]\(5) => VexRiscv_n_307,
      \memdat_3_reg[7]\(4) => VexRiscv_n_308,
      \memdat_3_reg[7]\(3) => VexRiscv_n_309,
      \memdat_3_reg[7]\(2) => VexRiscv_n_310,
      \memdat_3_reg[7]\(1) => VexRiscv_n_311,
      \memdat_3_reg[7]\(0) => VexRiscv_n_312,
      \memory_to_writeBack_MEMORY_READ_DATA[0]_i_2\ => \interface18_bank_bus_dat_r_reg_n_0_[0]\,
      \memory_to_writeBack_MEMORY_READ_DATA[0]_i_2_0\ => \interface16_bank_bus_dat_r_reg_n_0_[0]\,
      \memory_to_writeBack_MEMORY_READ_DATA[0]_i_3_0\ => \interface1_bank_bus_dat_r_reg_n_0_[0]\,
      \memory_to_writeBack_MEMORY_READ_DATA[0]_i_3_1\ => \interface17_bank_bus_dat_r_reg_n_0_[0]\,
      \memory_to_writeBack_MEMORY_READ_DATA[0]_i_3_2\ => \interface14_bank_bus_dat_r_reg_n_0_[0]\,
      \memory_to_writeBack_MEMORY_READ_DATA[0]_i_3_3\ => \interface5_bank_bus_dat_r_reg_n_0_[0]\,
      \memory_to_writeBack_MEMORY_READ_DATA[0]_i_6\(0) => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]\(0),
      \memory_to_writeBack_MEMORY_READ_DATA[0]_i_8_0\ => \interface19_bank_bus_dat_r_reg_n_0_[0]\,
      \memory_to_writeBack_MEMORY_READ_DATA[0]_i_8_1\ => \interface15_bank_bus_dat_r_reg_n_0_[0]\,
      \memory_to_writeBack_MEMORY_READ_DATA[0]_i_8_2\ => \interface13_bank_bus_dat_r_reg_n_0_[0]\,
      \memory_to_writeBack_MEMORY_READ_DATA[16]_i_3\(16 downto 0) => interface9_bank_bus_dat_r(16 downto 0),
      \memory_to_writeBack_MEMORY_READ_DATA[1]_i_3\ => \interface19_bank_bus_dat_r_reg_n_0_[1]\,
      \memory_to_writeBack_MEMORY_READ_DATA[2]_i_3_0\ => \interface19_bank_bus_dat_r_reg_n_0_[2]\,
      \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3\(15 downto 1) => mgmtsoc_vexriscv_debug_bus_dat_r(31 downto 17),
      \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3\(0) => mgmtsoc_vexriscv_debug_bus_dat_r(0),
      \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_0\(31 downto 0) => interface3_bank_bus_dat_r(31 downto 0),
      \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_1\(31 downto 0) => interface0_bank_bus_dat_r(31 downto 0),
      \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_2\(31 downto 0) => interface6_bank_bus_dat_r(31 downto 0),
      \memory_to_writeBack_MEMORY_READ_DATA[31]_i_3_3\(31 downto 0) => interface10_bank_bus_dat_r(31 downto 0),
      \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(4 downto 1) => slave_sel_r(6 downto 3),
      \memory_to_writeBack_MEMORY_READ_DATA_reg[6]_0\(0) => slave_sel_r(0),
      \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0\(7) => \interface4_bank_bus_dat_r_reg_n_0_[7]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0\(6) => \interface4_bank_bus_dat_r_reg_n_0_[6]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0\(5) => \interface4_bank_bus_dat_r_reg_n_0_[5]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0\(4) => \interface4_bank_bus_dat_r_reg_n_0_[4]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0\(3) => \interface4_bank_bus_dat_r_reg_n_0_[3]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0\(2) => \interface4_bank_bus_dat_r_reg_n_0_[2]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0\(1) => \interface4_bank_bus_dat_r_reg_n_0_[1]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_0\(0) => \interface4_bank_bus_dat_r_reg_n_0_[0]\,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[7]_1\(7 downto 0) => interface11_bank_bus_dat_r(7 downto 0),
      mgmtsoc_bus_errors_reg(31 downto 0) => mgmtsoc_bus_errors_reg(31 downto 0),
      mgmtsoc_enable_storage => \^mgmtsoc_enable_storage\,
      mgmtsoc_litespimmap_burst_adr_litespi_next_value10(28 downto 0) => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(29 downto 1),
      \mgmtsoc_litespimmap_burst_adr_reg[29]\ => \mgmtsoc_litespimmap_burst_adr[29]_i_4_n_0\,
      mgmtsoc_litespimmap_burst_cs_reg => mgmtsoc_litespimmap_burst_cs_reg_0,
      mgmtsoc_litespisdrphycore_posedge_reg2 => mgmtsoc_litespisdrphycore_posedge_reg2,
      \mgmtsoc_litespisdrphycore_sr_out[12]_i_3\ => \mgmtsoc_litespisdrphycore_sr_cnt[2]_i_5_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out[23]_i_2\ => \mgmtsoc_litespisdrphycore_sr_cnt[4]_i_4_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out[23]_i_2_0\ => \mgmtsoc_litespisdrphycore_sr_out[30]_i_8_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out[23]_i_2_1\ => \mgmtsoc_litespisdrphycore_sr_cnt[4]_i_3_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out[25]_i_4\ => \mgmtsoc_litespisdrphycore_sr_cnt[2]_i_2_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out[25]_i_4_0\ => \mgmtsoc_litespisdrphycore_sr_cnt[1]_i_5_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out[31]_i_10\(29 downto 0) => mgmtsoc_master_tx_fifo_source_payload_data(31 downto 2),
      \mgmtsoc_litespisdrphycore_sr_out[5]_i_3_0\ => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_9_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out[7]_i_4_0\ => \mgmtsoc_litespisdrphycore_sr_out[13]_i_6_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[10]\ => \mgmtsoc_litespisdrphycore_sr_out[10]_i_2_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[11]\ => \mgmtsoc_litespisdrphycore_sr_out[11]_i_3_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[12]\ => \mgmtsoc_litespisdrphycore_sr_out[12]_i_2_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[13]\ => \mgmtsoc_litespisdrphycore_sr_out[13]_i_3_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[14]\ => \mgmtsoc_litespisdrphycore_sr_out[14]_i_3_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[15]\ => \mgmtsoc_litespisdrphycore_sr_out[15]_i_3_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[16]\ => \mgmtsoc_litespisdrphycore_sr_out[16]_i_2_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[17]\ => \mgmtsoc_litespisdrphycore_sr_out[17]_i_3_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[18]\ => \mgmtsoc_litespisdrphycore_sr_out[18]_i_3_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[19]\ => \mgmtsoc_litespisdrphycore_sr_out[19]_i_3_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[20]\ => \mgmtsoc_litespisdrphycore_sr_out[20]_i_3_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[21]\ => \mgmtsoc_litespisdrphycore_sr_out[21]_i_2_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[22]\ => \mgmtsoc_litespisdrphycore_sr_out[22]_i_2_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[23]\ => \mgmtsoc_litespisdrphycore_sr_out[23]_i_3_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[24]\ => \mgmtsoc_litespisdrphycore_sr_out[24]_i_3_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[25]\ => \mgmtsoc_litespisdrphycore_sr_out[25]_i_3_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[26]\ => \mgmtsoc_litespisdrphycore_sr_out[26]_i_3_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[27]\ => \mgmtsoc_litespisdrphycore_sr_out[27]_i_3_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[28]\ => \mgmtsoc_litespisdrphycore_sr_out[28]_i_3_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[29]\ => \mgmtsoc_litespisdrphycore_sr_out[29]_i_3_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[2]\ => \mgmtsoc_litespisdrphycore_sr_out[3]_i_4_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[2]_0\ => \mgmtsoc_litespisdrphycore_sr_out[2]_i_2_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[2]_1\ => \mgmtsoc_litespisdrphycore_sr_out[2]_i_3_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[30]\ => \mgmtsoc_litespisdrphycore_sr_out[30]_i_4_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[31]\ => \mgmtsoc_litespisdrphycore_sr_out[31]_i_5_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[31]_0\ => \mgmtsoc_litespisdrphycore_sr_cnt[0]_i_3_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[31]_1\ => \mgmtsoc_litespisdrphycore_sr_out[31]_i_7_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[3]\ => \mgmtsoc_litespisdrphycore_sr_out[4]_i_4_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[3]_0\ => \mgmtsoc_litespisdrphycore_sr_out[3]_i_2_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[4]\ => \mgmtsoc_litespisdrphycore_sr_out[4]_i_2_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[5]\ => \mgmtsoc_litespisdrphycore_sr_out[30]_i_3_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[5]_0\ => \mgmtsoc_litespisdrphycore_sr_out[31]_i_6_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[5]_1\ => \mgmtsoc_litespisdrphycore_sr_out[30]_i_5_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[5]_2\ => \mgmtsoc_litespisdrphycore_sr_out[1]_i_5_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[5]_3\ => \mgmtsoc_litespisdrphycore_sr_out[0]_i_4_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[5]_4\ => \mgmtsoc_litespisdrphycore_sr_out[0]_i_3_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[5]_5\ => \mgmtsoc_litespisdrphycore_sr_out[6]_i_4_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[5]_6\ => \mgmtsoc_litespisdrphycore_sr_out[5]_i_2_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[6]\ => \mgmtsoc_litespisdrphycore_sr_out[6]_i_2_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[7]\ => \mgmtsoc_litespisdrphycore_sr_out[7]_i_3_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[8]\ => \mgmtsoc_litespisdrphycore_sr_out[8]_i_2_n_0\,
      \mgmtsoc_litespisdrphycore_sr_out_reg[9]\ => \mgmtsoc_litespisdrphycore_sr_out[9]_i_2_n_0\,
      \mgmtsoc_load_storage[31]_i_2\(0) => csrbank10_reload0_re,
      \mgmtsoc_load_storage[31]_i_2_0\(0) => VexRiscv_n_360,
      \mgmtsoc_master_rx_fifo_source_payload_data_reg[0]\ => litespi_grant_reg_rep_n_0,
      mgmtsoc_master_rx_fifo_source_valid_reg => VexRiscv_n_239,
      mgmtsoc_master_rx_fifo_source_valid_reg_0(0) => litespi_rx_demux_endpoint1_source_ready,
      mgmtsoc_master_status_status(0) => mgmtsoc_master_status_status(1),
      \mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\(31 downto 0) => dbg_uart_data(31 downto 0),
      \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(29) => VexRiscv_n_398,
      \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(28) => VexRiscv_n_399,
      \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(27) => VexRiscv_n_400,
      \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(26) => VexRiscv_n_401,
      \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(25) => VexRiscv_n_402,
      \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(24) => VexRiscv_n_403,
      \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(23) => VexRiscv_n_404,
      \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(22) => VexRiscv_n_405,
      \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(21) => VexRiscv_n_406,
      \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(20) => VexRiscv_n_407,
      \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(19) => VexRiscv_n_408,
      \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(18) => VexRiscv_n_409,
      \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(17) => VexRiscv_n_410,
      \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(16) => VexRiscv_n_411,
      \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(15) => VexRiscv_n_412,
      \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(14) => VexRiscv_n_413,
      \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(13) => VexRiscv_n_414,
      \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(12) => VexRiscv_n_415,
      \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(11) => VexRiscv_n_416,
      \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(10) => VexRiscv_n_417,
      \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(9) => VexRiscv_n_418,
      \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(8) => VexRiscv_n_419,
      \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(7) => VexRiscv_n_420,
      \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(6) => VexRiscv_n_421,
      \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(5) => VexRiscv_n_422,
      \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(4) => VexRiscv_n_423,
      \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(3) => VexRiscv_n_424,
      \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(2) => VexRiscv_n_425,
      \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(1) => VexRiscv_n_426,
      \mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\(0) => VexRiscv_n_427,
      mgmtsoc_reset_re => mgmtsoc_reset_re,
      \mgmtsoc_reset_storage_reg[0]\ => VexRiscv_n_196,
      \mgmtsoc_reset_storage_reg[1]\ => VexRiscv_n_198,
      \mgmtsoc_scratch_storage_reg[31]\(31) => VexRiscv_n_45,
      \mgmtsoc_scratch_storage_reg[31]\(30) => VexRiscv_n_46,
      \mgmtsoc_scratch_storage_reg[31]\(29) => VexRiscv_n_47,
      \mgmtsoc_scratch_storage_reg[31]\(28) => VexRiscv_n_48,
      \mgmtsoc_scratch_storage_reg[31]\(27) => VexRiscv_n_49,
      \mgmtsoc_scratch_storage_reg[31]\(26) => VexRiscv_n_50,
      \mgmtsoc_scratch_storage_reg[31]\(25) => VexRiscv_n_51,
      \mgmtsoc_scratch_storage_reg[31]\(24) => VexRiscv_n_52,
      \mgmtsoc_scratch_storage_reg[31]\(23) => VexRiscv_n_53,
      \mgmtsoc_scratch_storage_reg[31]\(22) => VexRiscv_n_54,
      \mgmtsoc_scratch_storage_reg[31]\(21) => VexRiscv_n_55,
      \mgmtsoc_scratch_storage_reg[31]\(20) => VexRiscv_n_56,
      \mgmtsoc_scratch_storage_reg[31]\(19) => VexRiscv_n_57,
      \mgmtsoc_scratch_storage_reg[31]\(18) => VexRiscv_n_58,
      \mgmtsoc_scratch_storage_reg[31]\(17) => VexRiscv_n_59,
      \mgmtsoc_scratch_storage_reg[31]\(16) => VexRiscv_n_60,
      \mgmtsoc_scratch_storage_reg[31]\(15) => VexRiscv_n_61,
      \mgmtsoc_scratch_storage_reg[31]\(14) => VexRiscv_n_62,
      \mgmtsoc_scratch_storage_reg[31]\(13) => VexRiscv_n_63,
      \mgmtsoc_scratch_storage_reg[31]\(12) => VexRiscv_n_64,
      \mgmtsoc_scratch_storage_reg[31]\(11) => VexRiscv_n_65,
      \mgmtsoc_scratch_storage_reg[31]\(10) => VexRiscv_n_66,
      \mgmtsoc_scratch_storage_reg[31]\(9) => VexRiscv_n_67,
      \mgmtsoc_scratch_storage_reg[31]\(8) => VexRiscv_n_68,
      \mgmtsoc_scratch_storage_reg[31]\(7) => VexRiscv_n_69,
      \mgmtsoc_scratch_storage_reg[31]\(6) => VexRiscv_n_70,
      \mgmtsoc_scratch_storage_reg[31]\(5) => VexRiscv_n_71,
      \mgmtsoc_scratch_storage_reg[31]\(4) => VexRiscv_n_72,
      \mgmtsoc_scratch_storage_reg[31]\(3) => VexRiscv_n_73,
      \mgmtsoc_scratch_storage_reg[31]\(2) => VexRiscv_n_74,
      \mgmtsoc_scratch_storage_reg[31]\(1) => VexRiscv_n_75,
      \mgmtsoc_scratch_storage_reg[31]\(0) => VexRiscv_n_76,
      mgmtsoc_update_value_storage => \^mgmtsoc_update_value_storage\,
      \mgmtsoc_value_status_reg[31]\(31) => VexRiscv_n_273,
      \mgmtsoc_value_status_reg[31]\(30) => VexRiscv_n_274,
      \mgmtsoc_value_status_reg[31]\(29) => VexRiscv_n_275,
      \mgmtsoc_value_status_reg[31]\(28) => VexRiscv_n_276,
      \mgmtsoc_value_status_reg[31]\(27) => VexRiscv_n_277,
      \mgmtsoc_value_status_reg[31]\(26) => VexRiscv_n_278,
      \mgmtsoc_value_status_reg[31]\(25) => VexRiscv_n_279,
      \mgmtsoc_value_status_reg[31]\(24) => VexRiscv_n_280,
      \mgmtsoc_value_status_reg[31]\(23) => VexRiscv_n_281,
      \mgmtsoc_value_status_reg[31]\(22) => VexRiscv_n_282,
      \mgmtsoc_value_status_reg[31]\(21) => VexRiscv_n_283,
      \mgmtsoc_value_status_reg[31]\(20) => VexRiscv_n_284,
      \mgmtsoc_value_status_reg[31]\(19) => VexRiscv_n_285,
      \mgmtsoc_value_status_reg[31]\(18) => VexRiscv_n_286,
      \mgmtsoc_value_status_reg[31]\(17) => VexRiscv_n_287,
      \mgmtsoc_value_status_reg[31]\(16) => VexRiscv_n_288,
      \mgmtsoc_value_status_reg[31]\(15) => VexRiscv_n_289,
      \mgmtsoc_value_status_reg[31]\(14) => VexRiscv_n_290,
      \mgmtsoc_value_status_reg[31]\(13) => VexRiscv_n_291,
      \mgmtsoc_value_status_reg[31]\(12) => VexRiscv_n_292,
      \mgmtsoc_value_status_reg[31]\(11) => VexRiscv_n_293,
      \mgmtsoc_value_status_reg[31]\(10) => VexRiscv_n_294,
      \mgmtsoc_value_status_reg[31]\(9) => VexRiscv_n_295,
      \mgmtsoc_value_status_reg[31]\(8) => VexRiscv_n_296,
      \mgmtsoc_value_status_reg[31]\(7) => VexRiscv_n_297,
      \mgmtsoc_value_status_reg[31]\(6) => VexRiscv_n_298,
      \mgmtsoc_value_status_reg[31]\(5) => VexRiscv_n_299,
      \mgmtsoc_value_status_reg[31]\(4) => VexRiscv_n_300,
      \mgmtsoc_value_status_reg[31]\(3) => VexRiscv_n_301,
      \mgmtsoc_value_status_reg[31]\(2) => VexRiscv_n_302,
      \mgmtsoc_value_status_reg[31]\(1) => VexRiscv_n_303,
      \mgmtsoc_value_status_reg[31]\(0) => VexRiscv_n_304,
      mgmtsoc_vexriscv_debug_reset => mgmtsoc_vexriscv_debug_reset,
      \mgmtsoc_vexriscv_i_cmd_payload_address_reg[7]\ => \^mgmtsoc_vexriscv_transfer_wait_for_ack_reg_0\,
      mgmtsoc_vexriscv_i_cmd_payload_wr_reg => mgmtsoc_vexriscv_i_cmd_payload_wr_reg_n_0,
      mgmtsoc_vexriscv_i_cmd_payload_wr_reg_0 => \^uartwishbonebridge_state\(0),
      mgmtsoc_vexriscv_i_cmd_valid => \^mgmtsoc_vexriscv_i_cmd_valid\,
      mgmtsoc_vexriscv_transfer_complete_reg => mgmtsoc_vexriscv_transfer_complete_reg_0,
      mgmtsoc_vexriscv_transfer_complete_reg_0(0) => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      mgmtsoc_vexriscv_transfer_complete_reg_1 => VexRiscv_n_151,
      mgmtsoc_vexriscv_transfer_complete_reg_2 => \^mgmtsoc_vexriscv_transfer_complete\,
      mgmtsoc_vexriscv_transfer_in_progress => mgmtsoc_vexriscv_transfer_in_progress,
      mgmtsoc_vexriscv_transfer_in_progress_reg => VexRiscv_n_149,
      mgmtsoc_vexriscv_transfer_in_progress_reg_0 => mgmtsoc_vexriscv_i_cmd_payload_wr17_out,
      mgmtsoc_zero_pending => \^mgmtsoc_zero_pending\,
      mprj_ack_i_core => mprj_ack_i_core,
      mprj_wb_iena_storage_reg => VexRiscv_n_323,
      multiregimpl131_regs1 => multiregimpl131_regs1,
      multiregimpl134_regs1 => multiregimpl134_regs1,
      multiregimpl135_regs1 => multiregimpl135_regs1,
      multiregimpl136_regs1 => multiregimpl136_regs1,
      multiregimpl2_regs1 => multiregimpl2_regs1,
      multiregimpl2_regs1_reg => VexRiscv_n_319,
      o_rx_finish_reg => o_rx_finish_reg,
      o_wb_ack_reg => VexRiscv_n_87,
      \o_wb_dat_reg[7]\(1 downto 0) => \o_wb_dat_reg[7]\(1 downto 0),
      \out\(5 downto 0) => \out\(5 downto 0),
      p_0_in(0) => p_0_in(0),
      p_0_in33_in => \^p_0_in33_in\,
      \rx_buffer_reg[7]\(1 downto 0) => \rx_buffer_reg[7]\(1 downto 0),
      \slave_sel_r_reg[3]\ => VexRiscv_n_397,
      \slave_sel_r_reg[5]\ => VexRiscv_n_476,
      \slave_sel_r_reg[6]\ => VexRiscv_n_429,
      \slave_sel_r_reg[6]_0\ => VexRiscv_n_433,
      \slave_sel_r_reg[6]_1\ => VexRiscv_n_434,
      \slave_sel_r_reg[6]_10\ => VexRiscv_n_452,
      \slave_sel_r_reg[6]_11\ => VexRiscv_n_453,
      \slave_sel_r_reg[6]_12\ => VexRiscv_n_454,
      \slave_sel_r_reg[6]_13\ => VexRiscv_n_455,
      \slave_sel_r_reg[6]_14\ => VexRiscv_n_456,
      \slave_sel_r_reg[6]_15\ => VexRiscv_n_457,
      \slave_sel_r_reg[6]_16\ => VexRiscv_n_458,
      \slave_sel_r_reg[6]_17\ => VexRiscv_n_459,
      \slave_sel_r_reg[6]_18\ => VexRiscv_n_460,
      \slave_sel_r_reg[6]_19\(29) => \dbg_uart_address_reg_n_0_[29]\,
      \slave_sel_r_reg[6]_19\(28) => \dbg_uart_address_reg_n_0_[28]\,
      \slave_sel_r_reg[6]_19\(27) => \dbg_uart_address_reg_n_0_[27]\,
      \slave_sel_r_reg[6]_19\(26) => \dbg_uart_address_reg_n_0_[26]\,
      \slave_sel_r_reg[6]_19\(25) => \dbg_uart_address_reg_n_0_[25]\,
      \slave_sel_r_reg[6]_19\(24) => \dbg_uart_address_reg_n_0_[24]\,
      \slave_sel_r_reg[6]_19\(23) => \dbg_uart_address_reg_n_0_[23]\,
      \slave_sel_r_reg[6]_19\(22) => \dbg_uart_address_reg_n_0_[22]\,
      \slave_sel_r_reg[6]_19\(21) => \dbg_uart_address_reg_n_0_[21]\,
      \slave_sel_r_reg[6]_19\(20) => \dbg_uart_address_reg_n_0_[20]\,
      \slave_sel_r_reg[6]_19\(19) => \dbg_uart_address_reg_n_0_[19]\,
      \slave_sel_r_reg[6]_19\(18) => \dbg_uart_address_reg_n_0_[18]\,
      \slave_sel_r_reg[6]_19\(17) => \dbg_uart_address_reg_n_0_[17]\,
      \slave_sel_r_reg[6]_19\(16) => \dbg_uart_address_reg_n_0_[16]\,
      \slave_sel_r_reg[6]_19\(15) => \dbg_uart_address_reg_n_0_[15]\,
      \slave_sel_r_reg[6]_19\(14) => \dbg_uart_address_reg_n_0_[14]\,
      \slave_sel_r_reg[6]_19\(13) => \dbg_uart_address_reg_n_0_[13]\,
      \slave_sel_r_reg[6]_19\(12) => \dbg_uart_address_reg_n_0_[12]\,
      \slave_sel_r_reg[6]_19\(11) => \dbg_uart_address_reg_n_0_[11]\,
      \slave_sel_r_reg[6]_19\(10) => \dbg_uart_address_reg_n_0_[10]\,
      \slave_sel_r_reg[6]_19\(9) => \dbg_uart_address_reg_n_0_[9]\,
      \slave_sel_r_reg[6]_19\(8) => \dbg_uart_address_reg_n_0_[8]\,
      \slave_sel_r_reg[6]_19\(7) => \dbg_uart_address_reg_n_0_[7]\,
      \slave_sel_r_reg[6]_19\(6) => \dbg_uart_address_reg_n_0_[6]\,
      \slave_sel_r_reg[6]_19\(5) => \dbg_uart_address_reg_n_0_[5]\,
      \slave_sel_r_reg[6]_19\(4) => \dbg_uart_address_reg_n_0_[4]\,
      \slave_sel_r_reg[6]_19\(3) => \dbg_uart_address_reg_n_0_[3]\,
      \slave_sel_r_reg[6]_19\(2) => \dbg_uart_address_reg_n_0_[2]\,
      \slave_sel_r_reg[6]_19\(1) => \dbg_uart_address_reg_n_0_[1]\,
      \slave_sel_r_reg[6]_19\(0) => \dbg_uart_address_reg_n_0_[0]\,
      \slave_sel_r_reg[6]_2\ => VexRiscv_n_435,
      \slave_sel_r_reg[6]_3\ => VexRiscv_n_436,
      \slave_sel_r_reg[6]_4\ => VexRiscv_n_437,
      \slave_sel_r_reg[6]_5\ => VexRiscv_n_447,
      \slave_sel_r_reg[6]_6\ => VexRiscv_n_448,
      \slave_sel_r_reg[6]_7\ => VexRiscv_n_449,
      \slave_sel_r_reg[6]_8\ => VexRiscv_n_450,
      \slave_sel_r_reg[6]_9\ => VexRiscv_n_451,
      spi_enabled_storage_reg => VexRiscv_n_322,
      \spi_master_cs_storage_reg[16]\(16) => VexRiscv_n_256,
      \spi_master_cs_storage_reg[16]\(15) => VexRiscv_n_257,
      \spi_master_cs_storage_reg[16]\(14) => VexRiscv_n_258,
      \spi_master_cs_storage_reg[16]\(13) => VexRiscv_n_259,
      \spi_master_cs_storage_reg[16]\(12) => VexRiscv_n_260,
      \spi_master_cs_storage_reg[16]\(11) => VexRiscv_n_261,
      \spi_master_cs_storage_reg[16]\(10) => VexRiscv_n_262,
      \spi_master_cs_storage_reg[16]\(9) => VexRiscv_n_263,
      \spi_master_cs_storage_reg[16]\(8) => VexRiscv_n_264,
      \spi_master_cs_storage_reg[16]\(7) => VexRiscv_n_265,
      \spi_master_cs_storage_reg[16]\(6) => VexRiscv_n_266,
      \spi_master_cs_storage_reg[16]\(5) => VexRiscv_n_267,
      \spi_master_cs_storage_reg[16]\(4) => VexRiscv_n_268,
      \spi_master_cs_storage_reg[16]\(3) => VexRiscv_n_269,
      \spi_master_cs_storage_reg[16]\(2) => VexRiscv_n_270,
      \spi_master_cs_storage_reg[16]\(1) => VexRiscv_n_271,
      \spi_master_cs_storage_reg[16]\(0) => VexRiscv_n_272,
      spi_master_loopback_storage => \^spi_master_loopback_storage\,
      \spi_master_mosi_storage_reg[0]\ => \^state\,
      stat_reg(0) => stat_reg(0),
      state_reg => state_reg_0,
      state_reg_0 => VexRiscv_n_152,
      state_reg_1 => VexRiscv_n_431,
      tx_busy => tx_busy,
      tx_start_clear => tx_start_clear,
      tx_start_local0 => tx_start_local0,
      \uart_enable_storage_reg[0]\ => VexRiscv_n_190,
      \uart_enable_storage_reg[0]_0\ => \uart_enable_storage_reg_n_0_[0]\,
      \uart_enable_storage_reg[1]\ => VexRiscv_n_191,
      \uart_enable_storage_reg[1]_0\ => \uart_enable_storage_reg_n_0_[1]\,
      uart_enabled_storage => \^uart_enabled_storage\,
      uart_enabled_storage_reg => VexRiscv_n_321,
      \uart_pending_r_reg[0]\ => VexRiscv_n_154,
      \uart_pending_r_reg[0]_0\ => \^uart_pending_r_reg[0]_0\,
      \uart_pending_r_reg[1]\ => VexRiscv_n_189,
      \uart_pending_r_reg[1]_0\ => \^uart_pending_r_reg[1]_0\,
      uart_pending_status_reg(1 downto 0) => \^uart_pending_status_reg\(1 downto 0),
      \uart_tx_fifo_level0_reg[4]\(3) => VexRiscv_n_248,
      \uart_tx_fifo_level0_reg[4]\(2) => VexRiscv_n_249,
      \uart_tx_fifo_level0_reg[4]\(1) => VexRiscv_n_250,
      \uart_tx_fifo_level0_reg[4]\(0) => VexRiscv_n_251,
      \uart_tx_fifo_level0_reg[4]_0\(4 downto 0) => uart_tx_fifo_level0_reg(4 downto 0),
      \uart_tx_fifo_produce_reg[0]\ => \^uart_tx_fifo_level0_reg[3]_0\,
      uart_tx_fifo_rdport_re => \^uart_tx_fifo_syncfifo_re\,
      uart_tx_fifo_readable_reg(0) => VexRiscv_n_246,
      \uart_tx_fifo_wrport_we__0\ => \uart_tx_fifo_wrport_we__0\,
      \uartwishbonebridge_state_reg[2]\ => \uartwishbonebridge_state_reg[2]_0\,
      \uartwishbonebridge_state_reg[2]_0\ => VexRiscv_n_110,
      \uartwishbonebridge_state_reg[2]_1\ => VexRiscv_n_112,
      \user_irq_ena_storage_reg[0]\ => VexRiscv_n_101,
      \user_irq_ena_storage_reg[0]_0\ => VexRiscv_n_192,
      \user_irq_ena_storage_reg[1]\ => VexRiscv_n_100,
      \user_irq_ena_storage_reg[1]_0\ => VexRiscv_n_194,
      \user_irq_ena_storage_reg[2]\ => VexRiscv_n_99,
      \user_irq_ena_storage_reg[2]_0\ => VexRiscv_n_195,
      \wb_dat_o_reg[17]\ => VexRiscv_n_475,
      \wb_dat_o_reg[18]\ => VexRiscv_n_474,
      \wb_dat_o_reg[19]\ => VexRiscv_n_473,
      \wb_dat_o_reg[20]\ => VexRiscv_n_472,
      \wb_dat_o_reg[21]\ => VexRiscv_n_471,
      \wb_dat_o_reg[22]\ => VexRiscv_n_470,
      \wb_dat_o_reg[23]\ => VexRiscv_n_469,
      \wb_dat_o_reg[24]\ => VexRiscv_n_468,
      \wb_dat_o_reg[25]\ => VexRiscv_n_467,
      \wb_dat_o_reg[26]\ => VexRiscv_n_466,
      \wb_dat_o_reg[27]\ => VexRiscv_n_465,
      \wb_dat_o_reg[28]\ => VexRiscv_n_464,
      \wb_dat_o_reg[29]\ => VexRiscv_n_463,
      \wb_dat_o_reg[30]\ => VexRiscv_n_462,
      \wb_dat_o_reg[31]\ => VexRiscv_n_428,
      \wbbd_addr[1]_i_3\ => \wbbd_addr[1]_i_3\,
      \wbbd_addr[2]_i_5\ => \wbbd_addr[2]_i_5\,
      \wbbd_addr[3]_i_3\ => \wbbd_addr[3]_i_3\,
      \wbbd_addr[4]_i_3\ => \wbbd_addr[4]_i_3\,
      \wbbd_addr_reg[0]\ => \wbbd_addr_reg[0]\,
      \wbbd_addr_reg[0]_0\ => \wbbd_addr_reg[0]_0\,
      \wbbd_addr_reg[2]\ => \wbbd_addr_reg[2]\,
      \wbbd_addr_reg[2]_0\ => \wbbd_addr_reg[2]_0\,
      \wbbd_addr_reg[3]\ => \wbbd_addr_reg[3]\,
      \wbbd_addr_reg[4]\ => \wbbd_addr_reg[4]\,
      \wbbd_addr_reg[4]_0\ => \wbbd_addr_reg[4]_0\,
      \wbbd_addr_reg[4]_1\ => \wbbd_addr_reg[4]_1\,
      wbbd_write_reg(5 downto 0) => wbbd_write_reg(5 downto 0)
    );
\count[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => VexRiscv_n_364,
      O => \count[0]_i_2_n_0\
    );
\count[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(3),
      O => \count[0]_i_4_n_0\
    );
\count[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(2),
      O => \count[0]_i_5_n_0\
    );
\count[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(1),
      O => \count[0]_i_6_n_0\
    );
\count[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(0),
      O => \count[0]_i_7_n_0\
    );
\count[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(15),
      O => \count[12]_i_2_n_0\
    );
\count[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(14),
      O => \count[12]_i_3_n_0\
    );
\count[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(13),
      O => \count[12]_i_4_n_0\
    );
\count[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(12),
      O => \count[12]_i_5_n_0\
    );
\count[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(19),
      O => \count[16]_i_2_n_0\
    );
\count[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(18),
      O => \count[16]_i_3_n_0\
    );
\count[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(17),
      O => \count[16]_i_4_n_0\
    );
\count[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(16),
      O => \count[16]_i_5_n_0\
    );
\count[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(7),
      O => \count[4]_i_2_n_0\
    );
\count[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(6),
      O => \count[4]_i_3_n_0\
    );
\count[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(5),
      O => \count[4]_i_4_n_0\
    );
\count[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(4),
      O => \count[4]_i_5_n_0\
    );
\count[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(11),
      O => \count[8]_i_2_n_0\
    );
\count[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(10),
      O => \count[8]_i_3_n_0\
    );
\count[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(9),
      O => \count[8]_i_4_n_0\
    );
\count[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(8),
      O => \count[8]_i_5_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \count[0]_i_2_n_0\,
      D => \count_reg[0]_i_3_n_7\,
      Q => count_reg(0),
      R => VexRiscv_n_363
    );
\count_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_3_n_0\,
      CO(2) => \count_reg[0]_i_3_n_1\,
      CO(1) => \count_reg[0]_i_3_n_2\,
      CO(0) => \count_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \count_reg[0]_i_3_n_4\,
      O(2) => \count_reg[0]_i_3_n_5\,
      O(1) => \count_reg[0]_i_3_n_6\,
      O(0) => \count_reg[0]_i_3_n_7\,
      S(3) => \count[0]_i_4_n_0\,
      S(2) => \count[0]_i_5_n_0\,
      S(1) => \count[0]_i_6_n_0\,
      S(0) => \count[0]_i_7_n_0\
    );
\count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \count[0]_i_2_n_0\,
      D => \count_reg[8]_i_1_n_5\,
      Q => count_reg(10),
      R => VexRiscv_n_363
    );
\count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \count[0]_i_2_n_0\,
      D => \count_reg[8]_i_1_n_4\,
      Q => count_reg(11),
      R => VexRiscv_n_363
    );
\count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \count[0]_i_2_n_0\,
      D => \count_reg[12]_i_1_n_7\,
      Q => count_reg(12),
      R => VexRiscv_n_363
    );
\count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[8]_i_1_n_0\,
      CO(3) => \count_reg[12]_i_1_n_0\,
      CO(2) => \count_reg[12]_i_1_n_1\,
      CO(1) => \count_reg[12]_i_1_n_2\,
      CO(0) => \count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \count_reg[12]_i_1_n_4\,
      O(2) => \count_reg[12]_i_1_n_5\,
      O(1) => \count_reg[12]_i_1_n_6\,
      O(0) => \count_reg[12]_i_1_n_7\,
      S(3) => \count[12]_i_2_n_0\,
      S(2) => \count[12]_i_3_n_0\,
      S(1) => \count[12]_i_4_n_0\,
      S(0) => \count[12]_i_5_n_0\
    );
\count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \count[0]_i_2_n_0\,
      D => \count_reg[12]_i_1_n_6\,
      Q => count_reg(13),
      R => VexRiscv_n_363
    );
\count_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => \count[0]_i_2_n_0\,
      D => \count_reg[12]_i_1_n_5\,
      Q => count_reg(14),
      S => VexRiscv_n_363
    );
\count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \count[0]_i_2_n_0\,
      D => \count_reg[12]_i_1_n_4\,
      Q => count_reg(15),
      R => VexRiscv_n_363
    );
\count_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => \count[0]_i_2_n_0\,
      D => \count_reg[16]_i_1_n_7\,
      Q => count_reg(16),
      S => VexRiscv_n_363
    );
\count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[12]_i_1_n_0\,
      CO(3) => \NLW_count_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[16]_i_1_n_1\,
      CO(1) => \count_reg[16]_i_1_n_2\,
      CO(0) => \count_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \count_reg[16]_i_1_n_4\,
      O(2) => \count_reg[16]_i_1_n_5\,
      O(1) => \count_reg[16]_i_1_n_6\,
      O(0) => \count_reg[16]_i_1_n_7\,
      S(3) => \count[16]_i_2_n_0\,
      S(2) => \count[16]_i_3_n_0\,
      S(1) => \count[16]_i_4_n_0\,
      S(0) => \count[16]_i_5_n_0\
    );
\count_reg[17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => \count[0]_i_2_n_0\,
      D => \count_reg[16]_i_1_n_6\,
      Q => count_reg(17),
      S => VexRiscv_n_363
    );
\count_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => \count[0]_i_2_n_0\,
      D => \count_reg[16]_i_1_n_5\,
      Q => count_reg(18),
      S => VexRiscv_n_363
    );
\count_reg[19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => \count[0]_i_2_n_0\,
      D => \count_reg[16]_i_1_n_4\,
      Q => count_reg(19),
      S => VexRiscv_n_363
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \count[0]_i_2_n_0\,
      D => \count_reg[0]_i_3_n_6\,
      Q => count_reg(1),
      R => VexRiscv_n_363
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \count[0]_i_2_n_0\,
      D => \count_reg[0]_i_3_n_5\,
      Q => count_reg(2),
      R => VexRiscv_n_363
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \count[0]_i_2_n_0\,
      D => \count_reg[0]_i_3_n_4\,
      Q => count_reg(3),
      R => VexRiscv_n_363
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \count[0]_i_2_n_0\,
      D => \count_reg[4]_i_1_n_7\,
      Q => count_reg(4),
      R => VexRiscv_n_363
    );
\count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_3_n_0\,
      CO(3) => \count_reg[4]_i_1_n_0\,
      CO(2) => \count_reg[4]_i_1_n_1\,
      CO(1) => \count_reg[4]_i_1_n_2\,
      CO(0) => \count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \count_reg[4]_i_1_n_4\,
      O(2) => \count_reg[4]_i_1_n_5\,
      O(1) => \count_reg[4]_i_1_n_6\,
      O(0) => \count_reg[4]_i_1_n_7\,
      S(3) => \count[4]_i_2_n_0\,
      S(2) => \count[4]_i_3_n_0\,
      S(1) => \count[4]_i_4_n_0\,
      S(0) => \count[4]_i_5_n_0\
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \count[0]_i_2_n_0\,
      D => \count_reg[4]_i_1_n_6\,
      Q => count_reg(5),
      R => VexRiscv_n_363
    );
\count_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => \count[0]_i_2_n_0\,
      D => \count_reg[4]_i_1_n_5\,
      Q => count_reg(6),
      S => VexRiscv_n_363
    );
\count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \count[0]_i_2_n_0\,
      D => \count_reg[4]_i_1_n_4\,
      Q => count_reg(7),
      R => VexRiscv_n_363
    );
\count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \count[0]_i_2_n_0\,
      D => \count_reg[8]_i_1_n_7\,
      Q => count_reg(8),
      R => VexRiscv_n_363
    );
\count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[4]_i_1_n_0\,
      CO(3) => \count_reg[8]_i_1_n_0\,
      CO(2) => \count_reg[8]_i_1_n_1\,
      CO(1) => \count_reg[8]_i_1_n_2\,
      CO(0) => \count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \count_reg[8]_i_1_n_4\,
      O(2) => \count_reg[8]_i_1_n_5\,
      O(1) => \count_reg[8]_i_1_n_6\,
      O(0) => \count_reg[8]_i_1_n_7\,
      S(3) => \count[8]_i_2_n_0\,
      S(2) => \count[8]_i_3_n_0\,
      S(1) => \count[8]_i_4_n_0\,
      S(0) => \count[8]_i_5_n_0\
    );
\count_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => \count[0]_i_2_n_0\,
      D => \count_reg[8]_i_1_n_6\,
      Q => count_reg(9),
      S => VexRiscv_n_363
    );
\dbg_uart_address[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \dbg_uart_address[29]_i_3_n_0\,
      I1 => \dbg_uart_rx_data_reg_n_0_[0]\,
      I2 => \dbg_uart_words_count[7]_i_5_n_0\,
      I3 => dbg_uart_address_uartwishbonebridge_next_value40(0),
      O => dbg_uart_address_uartwishbonebridge_next_value4(0)
    );
\dbg_uart_address[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \dbg_uart_words_count[7]_i_5_n_0\,
      I1 => dbg_uart_address_uartwishbonebridge_next_value40(10),
      I2 => \dbg_uart_address[29]_i_3_n_0\,
      I3 => \dbg_uart_address_reg_n_0_[2]\,
      O => dbg_uart_address_uartwishbonebridge_next_value4(10)
    );
\dbg_uart_address[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \dbg_uart_words_count[7]_i_5_n_0\,
      I1 => dbg_uart_address_uartwishbonebridge_next_value40(11),
      I2 => \dbg_uart_address[29]_i_3_n_0\,
      I3 => \dbg_uart_address_reg_n_0_[3]\,
      O => dbg_uart_address_uartwishbonebridge_next_value4(11)
    );
\dbg_uart_address[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \dbg_uart_words_count[7]_i_5_n_0\,
      I1 => dbg_uart_address_uartwishbonebridge_next_value40(12),
      I2 => \dbg_uart_address[29]_i_3_n_0\,
      I3 => \dbg_uart_address_reg_n_0_[4]\,
      O => dbg_uart_address_uartwishbonebridge_next_value4(12)
    );
\dbg_uart_address[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \dbg_uart_words_count[7]_i_5_n_0\,
      I1 => dbg_uart_address_uartwishbonebridge_next_value40(13),
      I2 => \dbg_uart_address[29]_i_3_n_0\,
      I3 => \dbg_uart_address_reg_n_0_[5]\,
      O => dbg_uart_address_uartwishbonebridge_next_value4(13)
    );
\dbg_uart_address[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \dbg_uart_words_count[7]_i_5_n_0\,
      I1 => dbg_uart_address_uartwishbonebridge_next_value40(14),
      I2 => \dbg_uart_address[29]_i_3_n_0\,
      I3 => \dbg_uart_address_reg_n_0_[6]\,
      O => dbg_uart_address_uartwishbonebridge_next_value4(14)
    );
\dbg_uart_address[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \dbg_uart_words_count[7]_i_5_n_0\,
      I1 => dbg_uart_address_uartwishbonebridge_next_value40(15),
      I2 => \dbg_uart_address[29]_i_3_n_0\,
      I3 => \dbg_uart_address_reg_n_0_[7]\,
      O => dbg_uart_address_uartwishbonebridge_next_value4(15)
    );
\dbg_uart_address[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \dbg_uart_words_count[7]_i_5_n_0\,
      I1 => dbg_uart_address_uartwishbonebridge_next_value40(16),
      I2 => \dbg_uart_address[29]_i_3_n_0\,
      I3 => \dbg_uart_address_reg_n_0_[8]\,
      O => dbg_uart_address_uartwishbonebridge_next_value4(16)
    );
\dbg_uart_address[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \dbg_uart_words_count[7]_i_5_n_0\,
      I1 => dbg_uart_address_uartwishbonebridge_next_value40(17),
      I2 => \dbg_uart_address[29]_i_3_n_0\,
      I3 => \dbg_uart_address_reg_n_0_[9]\,
      O => dbg_uart_address_uartwishbonebridge_next_value4(17)
    );
\dbg_uart_address[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \dbg_uart_words_count[7]_i_5_n_0\,
      I1 => dbg_uart_address_uartwishbonebridge_next_value40(18),
      I2 => \dbg_uart_address[29]_i_3_n_0\,
      I3 => \dbg_uart_address_reg_n_0_[10]\,
      O => dbg_uart_address_uartwishbonebridge_next_value4(18)
    );
\dbg_uart_address[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \dbg_uart_words_count[7]_i_5_n_0\,
      I1 => dbg_uart_address_uartwishbonebridge_next_value40(19),
      I2 => \dbg_uart_address[29]_i_3_n_0\,
      I3 => \dbg_uart_address_reg_n_0_[11]\,
      O => dbg_uart_address_uartwishbonebridge_next_value4(19)
    );
\dbg_uart_address[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \dbg_uart_address[29]_i_3_n_0\,
      I1 => dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1(0),
      I2 => \dbg_uart_words_count[7]_i_5_n_0\,
      I3 => dbg_uart_address_uartwishbonebridge_next_value40(1),
      O => dbg_uart_address_uartwishbonebridge_next_value4(1)
    );
\dbg_uart_address[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \dbg_uart_words_count[7]_i_5_n_0\,
      I1 => dbg_uart_address_uartwishbonebridge_next_value40(20),
      I2 => \dbg_uart_address[29]_i_3_n_0\,
      I3 => \dbg_uart_address_reg_n_0_[12]\,
      O => dbg_uart_address_uartwishbonebridge_next_value4(20)
    );
\dbg_uart_address[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \dbg_uart_words_count[7]_i_5_n_0\,
      I1 => dbg_uart_address_uartwishbonebridge_next_value40(21),
      I2 => \dbg_uart_address[29]_i_3_n_0\,
      I3 => \dbg_uart_address_reg_n_0_[13]\,
      O => dbg_uart_address_uartwishbonebridge_next_value4(21)
    );
\dbg_uart_address[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \dbg_uart_words_count[7]_i_5_n_0\,
      I1 => dbg_uart_address_uartwishbonebridge_next_value40(22),
      I2 => \dbg_uart_address[29]_i_3_n_0\,
      I3 => \dbg_uart_address_reg_n_0_[14]\,
      O => dbg_uart_address_uartwishbonebridge_next_value4(22)
    );
\dbg_uart_address[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \dbg_uart_words_count[7]_i_5_n_0\,
      I1 => dbg_uart_address_uartwishbonebridge_next_value40(23),
      I2 => \dbg_uart_address[29]_i_3_n_0\,
      I3 => \dbg_uart_address_reg_n_0_[15]\,
      O => dbg_uart_address_uartwishbonebridge_next_value4(23)
    );
\dbg_uart_address[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \dbg_uart_words_count[7]_i_5_n_0\,
      I1 => dbg_uart_address_uartwishbonebridge_next_value40(24),
      I2 => \dbg_uart_address[29]_i_3_n_0\,
      I3 => \dbg_uart_address_reg_n_0_[16]\,
      O => dbg_uart_address_uartwishbonebridge_next_value4(24)
    );
\dbg_uart_address[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \dbg_uart_words_count[7]_i_5_n_0\,
      I1 => dbg_uart_address_uartwishbonebridge_next_value40(25),
      I2 => \dbg_uart_address[29]_i_3_n_0\,
      I3 => \dbg_uart_address_reg_n_0_[17]\,
      O => dbg_uart_address_uartwishbonebridge_next_value4(25)
    );
\dbg_uart_address[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \dbg_uart_words_count[7]_i_5_n_0\,
      I1 => dbg_uart_address_uartwishbonebridge_next_value40(26),
      I2 => \dbg_uart_address[29]_i_3_n_0\,
      I3 => \dbg_uart_address_reg_n_0_[18]\,
      O => dbg_uart_address_uartwishbonebridge_next_value4(26)
    );
\dbg_uart_address[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \dbg_uart_words_count[7]_i_5_n_0\,
      I1 => dbg_uart_address_uartwishbonebridge_next_value40(27),
      I2 => \dbg_uart_address[29]_i_3_n_0\,
      I3 => \dbg_uart_address_reg_n_0_[19]\,
      O => dbg_uart_address_uartwishbonebridge_next_value4(27)
    );
\dbg_uart_address[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \dbg_uart_words_count[7]_i_5_n_0\,
      I1 => dbg_uart_address_uartwishbonebridge_next_value40(28),
      I2 => \dbg_uart_address[29]_i_3_n_0\,
      I3 => \dbg_uart_address_reg_n_0_[20]\,
      O => dbg_uart_address_uartwishbonebridge_next_value4(28)
    );
\dbg_uart_address[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \dbg_uart_words_count[7]_i_5_n_0\,
      I1 => \dbg_uart_address[29]_i_3_n_0\,
      O => dbg_uart_address_uartwishbonebridge_next_value_ce4
    );
\dbg_uart_address[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \dbg_uart_words_count[7]_i_5_n_0\,
      I1 => dbg_uart_address_uartwishbonebridge_next_value40(29),
      I2 => \dbg_uart_address[29]_i_3_n_0\,
      I3 => \dbg_uart_address_reg_n_0_[21]\,
      O => dbg_uart_address_uartwishbonebridge_next_value4(29)
    );
\dbg_uart_address[29]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \^uartwishbonebridge_state\(1),
      I1 => \^uartwishbonebridge_state\(2),
      I2 => \^uartwishbonebridge_state\(0),
      I3 => \dbg_uart_bytes_count[0]_i_3_n_0\,
      O => \dbg_uart_address[29]_i_3_n_0\
    );
\dbg_uart_address[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \dbg_uart_address[29]_i_3_n_0\,
      I1 => dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1(1),
      I2 => \dbg_uart_words_count[7]_i_5_n_0\,
      I3 => dbg_uart_address_uartwishbonebridge_next_value40(2),
      O => dbg_uart_address_uartwishbonebridge_next_value4(2)
    );
\dbg_uart_address[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \dbg_uart_address[29]_i_3_n_0\,
      I1 => dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1(2),
      I2 => \dbg_uart_words_count[7]_i_5_n_0\,
      I3 => dbg_uart_address_uartwishbonebridge_next_value40(3),
      O => dbg_uart_address_uartwishbonebridge_next_value4(3)
    );
\dbg_uart_address[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dbg_uart_address_reg_n_0_[0]\,
      I1 => \^dbg_uart_incr\,
      O => \dbg_uart_address[3]_i_3_n_0\
    );
\dbg_uart_address[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \dbg_uart_address[29]_i_3_n_0\,
      I1 => dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1(3),
      I2 => \dbg_uart_words_count[7]_i_5_n_0\,
      I3 => dbg_uart_address_uartwishbonebridge_next_value40(4),
      O => dbg_uart_address_uartwishbonebridge_next_value4(4)
    );
\dbg_uart_address[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \dbg_uart_address[29]_i_3_n_0\,
      I1 => dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1(4),
      I2 => \dbg_uart_words_count[7]_i_5_n_0\,
      I3 => dbg_uart_address_uartwishbonebridge_next_value40(5),
      O => dbg_uart_address_uartwishbonebridge_next_value4(5)
    );
\dbg_uart_address[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \dbg_uart_address[29]_i_3_n_0\,
      I1 => dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1(5),
      I2 => \dbg_uart_words_count[7]_i_5_n_0\,
      I3 => dbg_uart_address_uartwishbonebridge_next_value40(6),
      O => dbg_uart_address_uartwishbonebridge_next_value4(6)
    );
\dbg_uart_address[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \dbg_uart_address[29]_i_3_n_0\,
      I1 => dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1(6),
      I2 => \dbg_uart_words_count[7]_i_5_n_0\,
      I3 => dbg_uart_address_uartwishbonebridge_next_value40(7),
      O => dbg_uart_address_uartwishbonebridge_next_value4(7)
    );
\dbg_uart_address[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \dbg_uart_words_count[7]_i_5_n_0\,
      I1 => dbg_uart_address_uartwishbonebridge_next_value40(8),
      I2 => \dbg_uart_address[29]_i_3_n_0\,
      I3 => \dbg_uart_address_reg_n_0_[0]\,
      O => dbg_uart_address_uartwishbonebridge_next_value4(8)
    );
\dbg_uart_address[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \dbg_uart_words_count[7]_i_5_n_0\,
      I1 => dbg_uart_address_uartwishbonebridge_next_value40(9),
      I2 => \dbg_uart_address[29]_i_3_n_0\,
      I3 => \dbg_uart_address_reg_n_0_[1]\,
      O => dbg_uart_address_uartwishbonebridge_next_value4(9)
    );
\dbg_uart_address_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_address_uartwishbonebridge_next_value_ce4,
      D => dbg_uart_address_uartwishbonebridge_next_value4(0),
      Q => \dbg_uart_address_reg_n_0_[0]\,
      R => \^int_rst\
    );
\dbg_uart_address_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_address_uartwishbonebridge_next_value_ce4,
      D => dbg_uart_address_uartwishbonebridge_next_value4(10),
      Q => \dbg_uart_address_reg_n_0_[10]\,
      R => \^int_rst\
    );
\dbg_uart_address_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_address_uartwishbonebridge_next_value_ce4,
      D => dbg_uart_address_uartwishbonebridge_next_value4(11),
      Q => \dbg_uart_address_reg_n_0_[11]\,
      R => \^int_rst\
    );
\dbg_uart_address_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbg_uart_address_reg[7]_i_2_n_0\,
      CO(3) => \dbg_uart_address_reg[11]_i_2_n_0\,
      CO(2) => \dbg_uart_address_reg[11]_i_2_n_1\,
      CO(1) => \dbg_uart_address_reg[11]_i_2_n_2\,
      CO(0) => \dbg_uart_address_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dbg_uart_address_uartwishbonebridge_next_value40(11 downto 8),
      S(3) => \dbg_uart_address_reg_n_0_[11]\,
      S(2) => \dbg_uart_address_reg_n_0_[10]\,
      S(1) => \dbg_uart_address_reg_n_0_[9]\,
      S(0) => \dbg_uart_address_reg_n_0_[8]\
    );
\dbg_uart_address_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_address_uartwishbonebridge_next_value_ce4,
      D => dbg_uart_address_uartwishbonebridge_next_value4(12),
      Q => \dbg_uart_address_reg_n_0_[12]\,
      R => \^int_rst\
    );
\dbg_uart_address_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_address_uartwishbonebridge_next_value_ce4,
      D => dbg_uart_address_uartwishbonebridge_next_value4(13),
      Q => \dbg_uart_address_reg_n_0_[13]\,
      R => \^int_rst\
    );
\dbg_uart_address_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_address_uartwishbonebridge_next_value_ce4,
      D => dbg_uart_address_uartwishbonebridge_next_value4(14),
      Q => \dbg_uart_address_reg_n_0_[14]\,
      R => \^int_rst\
    );
\dbg_uart_address_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_address_uartwishbonebridge_next_value_ce4,
      D => dbg_uart_address_uartwishbonebridge_next_value4(15),
      Q => \dbg_uart_address_reg_n_0_[15]\,
      R => \^int_rst\
    );
\dbg_uart_address_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbg_uart_address_reg[11]_i_2_n_0\,
      CO(3) => \dbg_uart_address_reg[15]_i_2_n_0\,
      CO(2) => \dbg_uart_address_reg[15]_i_2_n_1\,
      CO(1) => \dbg_uart_address_reg[15]_i_2_n_2\,
      CO(0) => \dbg_uart_address_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dbg_uart_address_uartwishbonebridge_next_value40(15 downto 12),
      S(3) => \dbg_uart_address_reg_n_0_[15]\,
      S(2) => \dbg_uart_address_reg_n_0_[14]\,
      S(1) => \dbg_uart_address_reg_n_0_[13]\,
      S(0) => \dbg_uart_address_reg_n_0_[12]\
    );
\dbg_uart_address_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_address_uartwishbonebridge_next_value_ce4,
      D => dbg_uart_address_uartwishbonebridge_next_value4(16),
      Q => \dbg_uart_address_reg_n_0_[16]\,
      R => \^int_rst\
    );
\dbg_uart_address_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_address_uartwishbonebridge_next_value_ce4,
      D => dbg_uart_address_uartwishbonebridge_next_value4(17),
      Q => \dbg_uart_address_reg_n_0_[17]\,
      R => \^int_rst\
    );
\dbg_uart_address_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_address_uartwishbonebridge_next_value_ce4,
      D => dbg_uart_address_uartwishbonebridge_next_value4(18),
      Q => \dbg_uart_address_reg_n_0_[18]\,
      R => \^int_rst\
    );
\dbg_uart_address_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_address_uartwishbonebridge_next_value_ce4,
      D => dbg_uart_address_uartwishbonebridge_next_value4(19),
      Q => \dbg_uart_address_reg_n_0_[19]\,
      R => \^int_rst\
    );
\dbg_uart_address_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbg_uart_address_reg[15]_i_2_n_0\,
      CO(3) => \dbg_uart_address_reg[19]_i_2_n_0\,
      CO(2) => \dbg_uart_address_reg[19]_i_2_n_1\,
      CO(1) => \dbg_uart_address_reg[19]_i_2_n_2\,
      CO(0) => \dbg_uart_address_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dbg_uart_address_uartwishbonebridge_next_value40(19 downto 16),
      S(3) => \dbg_uart_address_reg_n_0_[19]\,
      S(2) => \dbg_uart_address_reg_n_0_[18]\,
      S(1) => \dbg_uart_address_reg_n_0_[17]\,
      S(0) => \dbg_uart_address_reg_n_0_[16]\
    );
\dbg_uart_address_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_address_uartwishbonebridge_next_value_ce4,
      D => dbg_uart_address_uartwishbonebridge_next_value4(1),
      Q => \dbg_uart_address_reg_n_0_[1]\,
      R => \^int_rst\
    );
\dbg_uart_address_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_address_uartwishbonebridge_next_value_ce4,
      D => dbg_uart_address_uartwishbonebridge_next_value4(20),
      Q => \dbg_uart_address_reg_n_0_[20]\,
      R => \^int_rst\
    );
\dbg_uart_address_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_address_uartwishbonebridge_next_value_ce4,
      D => dbg_uart_address_uartwishbonebridge_next_value4(21),
      Q => \dbg_uart_address_reg_n_0_[21]\,
      R => \^int_rst\
    );
\dbg_uart_address_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_address_uartwishbonebridge_next_value_ce4,
      D => dbg_uart_address_uartwishbonebridge_next_value4(22),
      Q => \dbg_uart_address_reg_n_0_[22]\,
      R => \^int_rst\
    );
\dbg_uart_address_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_address_uartwishbonebridge_next_value_ce4,
      D => dbg_uart_address_uartwishbonebridge_next_value4(23),
      Q => \dbg_uart_address_reg_n_0_[23]\,
      R => \^int_rst\
    );
\dbg_uart_address_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbg_uart_address_reg[19]_i_2_n_0\,
      CO(3) => \dbg_uart_address_reg[23]_i_2_n_0\,
      CO(2) => \dbg_uart_address_reg[23]_i_2_n_1\,
      CO(1) => \dbg_uart_address_reg[23]_i_2_n_2\,
      CO(0) => \dbg_uart_address_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dbg_uart_address_uartwishbonebridge_next_value40(23 downto 20),
      S(3) => \dbg_uart_address_reg_n_0_[23]\,
      S(2) => \dbg_uart_address_reg_n_0_[22]\,
      S(1) => \dbg_uart_address_reg_n_0_[21]\,
      S(0) => \dbg_uart_address_reg_n_0_[20]\
    );
\dbg_uart_address_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_address_uartwishbonebridge_next_value_ce4,
      D => dbg_uart_address_uartwishbonebridge_next_value4(24),
      Q => \dbg_uart_address_reg_n_0_[24]\,
      R => \^int_rst\
    );
\dbg_uart_address_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_address_uartwishbonebridge_next_value_ce4,
      D => dbg_uart_address_uartwishbonebridge_next_value4(25),
      Q => \dbg_uart_address_reg_n_0_[25]\,
      R => \^int_rst\
    );
\dbg_uart_address_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_address_uartwishbonebridge_next_value_ce4,
      D => dbg_uart_address_uartwishbonebridge_next_value4(26),
      Q => \dbg_uart_address_reg_n_0_[26]\,
      R => \^int_rst\
    );
\dbg_uart_address_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_address_uartwishbonebridge_next_value_ce4,
      D => dbg_uart_address_uartwishbonebridge_next_value4(27),
      Q => \dbg_uart_address_reg_n_0_[27]\,
      R => \^int_rst\
    );
\dbg_uart_address_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbg_uart_address_reg[23]_i_2_n_0\,
      CO(3) => \dbg_uart_address_reg[27]_i_2_n_0\,
      CO(2) => \dbg_uart_address_reg[27]_i_2_n_1\,
      CO(1) => \dbg_uart_address_reg[27]_i_2_n_2\,
      CO(0) => \dbg_uart_address_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dbg_uart_address_uartwishbonebridge_next_value40(27 downto 24),
      S(3) => \dbg_uart_address_reg_n_0_[27]\,
      S(2) => \dbg_uart_address_reg_n_0_[26]\,
      S(1) => \dbg_uart_address_reg_n_0_[25]\,
      S(0) => \dbg_uart_address_reg_n_0_[24]\
    );
\dbg_uart_address_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_address_uartwishbonebridge_next_value_ce4,
      D => dbg_uart_address_uartwishbonebridge_next_value4(28),
      Q => \dbg_uart_address_reg_n_0_[28]\,
      R => \^int_rst\
    );
\dbg_uart_address_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_address_uartwishbonebridge_next_value_ce4,
      D => dbg_uart_address_uartwishbonebridge_next_value4(29),
      Q => \dbg_uart_address_reg_n_0_[29]\,
      R => \^int_rst\
    );
\dbg_uart_address_reg[29]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbg_uart_address_reg[27]_i_2_n_0\,
      CO(3 downto 1) => \NLW_dbg_uart_address_reg[29]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \dbg_uart_address_reg[29]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_dbg_uart_address_reg[29]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => dbg_uart_address_uartwishbonebridge_next_value40(29 downto 28),
      S(3 downto 2) => B"00",
      S(1) => \dbg_uart_address_reg_n_0_[29]\,
      S(0) => \dbg_uart_address_reg_n_0_[28]\
    );
\dbg_uart_address_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_address_uartwishbonebridge_next_value_ce4,
      D => dbg_uart_address_uartwishbonebridge_next_value4(2),
      Q => \dbg_uart_address_reg_n_0_[2]\,
      R => \^int_rst\
    );
\dbg_uart_address_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_address_uartwishbonebridge_next_value_ce4,
      D => dbg_uart_address_uartwishbonebridge_next_value4(3),
      Q => \dbg_uart_address_reg_n_0_[3]\,
      R => \^int_rst\
    );
\dbg_uart_address_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dbg_uart_address_reg[3]_i_2_n_0\,
      CO(2) => \dbg_uart_address_reg[3]_i_2_n_1\,
      CO(1) => \dbg_uart_address_reg[3]_i_2_n_2\,
      CO(0) => \dbg_uart_address_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \dbg_uart_address_reg_n_0_[0]\,
      O(3 downto 0) => dbg_uart_address_uartwishbonebridge_next_value40(3 downto 0),
      S(3) => \dbg_uart_address_reg_n_0_[3]\,
      S(2) => \dbg_uart_address_reg_n_0_[2]\,
      S(1) => \dbg_uart_address_reg_n_0_[1]\,
      S(0) => \dbg_uart_address[3]_i_3_n_0\
    );
\dbg_uart_address_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_address_uartwishbonebridge_next_value_ce4,
      D => dbg_uart_address_uartwishbonebridge_next_value4(4),
      Q => \dbg_uart_address_reg_n_0_[4]\,
      R => \^int_rst\
    );
\dbg_uart_address_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_address_uartwishbonebridge_next_value_ce4,
      D => dbg_uart_address_uartwishbonebridge_next_value4(5),
      Q => \dbg_uart_address_reg_n_0_[5]\,
      R => \^int_rst\
    );
\dbg_uart_address_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_address_uartwishbonebridge_next_value_ce4,
      D => dbg_uart_address_uartwishbonebridge_next_value4(6),
      Q => \dbg_uart_address_reg_n_0_[6]\,
      R => \^int_rst\
    );
\dbg_uart_address_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_address_uartwishbonebridge_next_value_ce4,
      D => dbg_uart_address_uartwishbonebridge_next_value4(7),
      Q => \dbg_uart_address_reg_n_0_[7]\,
      R => \^int_rst\
    );
\dbg_uart_address_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbg_uart_address_reg[3]_i_2_n_0\,
      CO(3) => \dbg_uart_address_reg[7]_i_2_n_0\,
      CO(2) => \dbg_uart_address_reg[7]_i_2_n_1\,
      CO(1) => \dbg_uart_address_reg[7]_i_2_n_2\,
      CO(0) => \dbg_uart_address_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dbg_uart_address_uartwishbonebridge_next_value40(7 downto 4),
      S(3) => \dbg_uart_address_reg_n_0_[7]\,
      S(2) => \dbg_uart_address_reg_n_0_[6]\,
      S(1) => \dbg_uart_address_reg_n_0_[5]\,
      S(0) => \dbg_uart_address_reg_n_0_[4]\
    );
\dbg_uart_address_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_address_uartwishbonebridge_next_value_ce4,
      D => dbg_uart_address_uartwishbonebridge_next_value4(8),
      Q => \dbg_uart_address_reg_n_0_[8]\,
      R => \^int_rst\
    );
\dbg_uart_address_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_address_uartwishbonebridge_next_value_ce4,
      D => dbg_uart_address_uartwishbonebridge_next_value4(9),
      Q => \dbg_uart_address_reg_n_0_[9]\,
      R => \^int_rst\
    );
\dbg_uart_bytes_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FC37FC3B000800"
    )
        port map (
      I0 => \^dbg_uart_tx_count_reg[1]_0\,
      I1 => \^uartwishbonebridge_state\(2),
      I2 => \^uartwishbonebridge_state\(0),
      I3 => \^uartwishbonebridge_state\(1),
      I4 => \dbg_uart_bytes_count[0]_i_3_n_0\,
      I5 => dbg_uart_bytes_count(0),
      O => \dbg_uart_bytes_count[0]_i_1_n_0\
    );
\dbg_uart_bytes_count[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => dbg_uart_tx_count_reg(1),
      I1 => dbg_uart_tx_count_reg(0),
      I2 => dbg_uart_tx_count_reg(3),
      I3 => dbg_uart_tx_count_reg(2),
      I4 => \^e\(0),
      I5 => \^uartwishbonebridge_rs232phytx_state\,
      O => \^dbg_uart_tx_count_reg[1]_0\
    );
\dbg_uart_bytes_count[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \^multiregimpl1_regs1\,
      I1 => dbg_uart_rx_count_reg(2),
      I2 => dbg_uart_rx_count_reg(1),
      I3 => dbg_uart_rx_count_reg(3),
      I4 => dbg_uart_rx_count_reg(0),
      I5 => dbg_uart_rx_data,
      O => \dbg_uart_bytes_count[0]_i_3_n_0\
    );
\dbg_uart_bytes_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF8000"
    )
        port map (
      I0 => \dbg_uart_bytes_count[1]_i_2_n_0\,
      I1 => \^uartwishbonebridge_state\(1),
      I2 => dbg_uart_bytes_count(0),
      I3 => dbg_uart_bytes_count_uartwishbonebridge_next_value_ce0,
      I4 => dbg_uart_bytes_count(1),
      O => \dbg_uart_bytes_count[1]_i_1_n_0\
    );
\dbg_uart_bytes_count[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0ACA"
    )
        port map (
      I0 => \dbg_uart_bytes_count[0]_i_3_n_0\,
      I1 => \^dbg_uart_tx_count_reg[1]_0\,
      I2 => \^uartwishbonebridge_state\(2),
      I3 => \^uartwishbonebridge_state\(0),
      O => \dbg_uart_bytes_count[1]_i_2_n_0\
    );
\dbg_uart_bytes_count[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB03C803"
    )
        port map (
      I0 => \^dbg_uart_tx_count_reg[1]_0\,
      I1 => \^uartwishbonebridge_state\(2),
      I2 => \^uartwishbonebridge_state\(0),
      I3 => \^uartwishbonebridge_state\(1),
      I4 => \dbg_uart_bytes_count[0]_i_3_n_0\,
      O => dbg_uart_bytes_count_uartwishbonebridge_next_value_ce0
    );
\dbg_uart_bytes_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_bytes_count[0]_i_1_n_0\,
      Q => dbg_uart_bytes_count(0),
      R => \^int_rst\
    );
\dbg_uart_bytes_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_bytes_count[1]_i_1_n_0\,
      Q => dbg_uart_bytes_count(1),
      R => \^int_rst\
    );
\dbg_uart_cmd[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8100"
    )
        port map (
      I0 => \^uartwishbonebridge_state\(0),
      I1 => \^uartwishbonebridge_state\(2),
      I2 => \^uartwishbonebridge_state\(1),
      I3 => \dbg_uart_bytes_count[0]_i_3_n_0\,
      O => dbg_uart_cmd_uartwishbonebridge_next_value_ce2
    );
\dbg_uart_cmd_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_cmd_uartwishbonebridge_next_value_ce2,
      D => \dbg_uart_rx_data_reg_n_0_[0]\,
      Q => \^dbg_uart_cmd_reg[2]_0\(0),
      R => \^int_rst\
    );
\dbg_uart_cmd_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_cmd_uartwishbonebridge_next_value_ce2,
      D => dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1(0),
      Q => \^dbg_uart_cmd_reg[2]_0\(1),
      R => \^int_rst\
    );
\dbg_uart_cmd_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_cmd_uartwishbonebridge_next_value_ce2,
      D => dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1(1),
      Q => \^dbg_uart_cmd_reg[2]_0\(2),
      R => \^int_rst\
    );
\dbg_uart_cmd_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_cmd_uartwishbonebridge_next_value_ce2,
      D => dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1(2),
      Q => dbg_uart_cmd(3),
      R => \^int_rst\
    );
\dbg_uart_cmd_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_cmd_uartwishbonebridge_next_value_ce2,
      D => dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1(3),
      Q => dbg_uart_cmd(4),
      R => \^int_rst\
    );
\dbg_uart_cmd_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_cmd_uartwishbonebridge_next_value_ce2,
      D => dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1(4),
      Q => dbg_uart_cmd(5),
      R => \^int_rst\
    );
\dbg_uart_cmd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_cmd_uartwishbonebridge_next_value_ce2,
      D => dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1(5),
      Q => dbg_uart_cmd(6),
      R => \^int_rst\
    );
\dbg_uart_cmd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_cmd_uartwishbonebridge_next_value_ce2,
      D => dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1(6),
      Q => dbg_uart_cmd(7),
      R => \^int_rst\
    );
\dbg_uart_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAB"
    )
        port map (
      I0 => \^int_rst\,
      I1 => \^uartwishbonebridge_state\(0),
      I2 => \^uartwishbonebridge_state\(2),
      I3 => \^uartwishbonebridge_state\(1),
      O => \dbg_uart_count[0]_i_1_n_0\
    );
\dbg_uart_count[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => dbg_uart_count_reg(14),
      I1 => dbg_uart_count_reg(15),
      I2 => dbg_uart_count_reg(0),
      I3 => dbg_uart_count_reg(1),
      I4 => \dbg_uart_count[0]_i_11_n_0\,
      I5 => \dbg_uart_count[0]_i_12_n_0\,
      O => \dbg_uart_count[0]_i_10_n_0\
    );
\dbg_uart_count[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dbg_uart_count_reg(19),
      I1 => dbg_uart_count_reg(6),
      I2 => dbg_uart_count_reg(11),
      I3 => dbg_uart_count_reg(2),
      O => \dbg_uart_count[0]_i_11_n_0\
    );
\dbg_uart_count[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dbg_uart_count_reg(17),
      I1 => dbg_uart_count_reg(7),
      I2 => dbg_uart_count_reg(16),
      I3 => dbg_uart_count_reg(3),
      O => \dbg_uart_count[0]_i_12_n_0\
    );
\dbg_uart_count[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dbg_uart_count[0]_i_4_n_0\,
      O => sel
    );
\dbg_uart_count[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \dbg_uart_count[0]_i_9_n_0\,
      I1 => dbg_uart_count_reg(13),
      I2 => dbg_uart_count_reg(9),
      I3 => dbg_uart_count_reg(12),
      I4 => dbg_uart_count_reg(5),
      I5 => \dbg_uart_count[0]_i_10_n_0\,
      O => \dbg_uart_count[0]_i_4_n_0\
    );
\dbg_uart_count[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_uart_count_reg(3),
      O => \dbg_uart_count[0]_i_5_n_0\
    );
\dbg_uart_count[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_uart_count_reg(2),
      O => \dbg_uart_count[0]_i_6_n_0\
    );
\dbg_uart_count[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_uart_count_reg(1),
      O => \dbg_uart_count[0]_i_7_n_0\
    );
\dbg_uart_count[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_uart_count_reg(0),
      O => \dbg_uart_count[0]_i_8_n_0\
    );
\dbg_uart_count[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dbg_uart_count_reg(10),
      I1 => dbg_uart_count_reg(8),
      I2 => dbg_uart_count_reg(18),
      I3 => dbg_uart_count_reg(4),
      O => \dbg_uart_count[0]_i_9_n_0\
    );
\dbg_uart_count[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_uart_count_reg(15),
      O => \dbg_uart_count[12]_i_2_n_0\
    );
\dbg_uart_count[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_uart_count_reg(14),
      O => \dbg_uart_count[12]_i_3_n_0\
    );
\dbg_uart_count[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_uart_count_reg(13),
      O => \dbg_uart_count[12]_i_4_n_0\
    );
\dbg_uart_count[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_uart_count_reg(12),
      O => \dbg_uart_count[12]_i_5_n_0\
    );
\dbg_uart_count[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_uart_count_reg(19),
      O => \dbg_uart_count[16]_i_2_n_0\
    );
\dbg_uart_count[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_uart_count_reg(18),
      O => \dbg_uart_count[16]_i_3_n_0\
    );
\dbg_uart_count[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_uart_count_reg(17),
      O => \dbg_uart_count[16]_i_4_n_0\
    );
\dbg_uart_count[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_uart_count_reg(16),
      O => \dbg_uart_count[16]_i_5_n_0\
    );
\dbg_uart_count[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_uart_count_reg(7),
      O => \dbg_uart_count[4]_i_2_n_0\
    );
\dbg_uart_count[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_uart_count_reg(6),
      O => \dbg_uart_count[4]_i_3_n_0\
    );
\dbg_uart_count[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_uart_count_reg(5),
      O => \dbg_uart_count[4]_i_4_n_0\
    );
\dbg_uart_count[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_uart_count_reg(4),
      O => \dbg_uart_count[4]_i_5_n_0\
    );
\dbg_uart_count[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_uart_count_reg(11),
      O => \dbg_uart_count[8]_i_2_n_0\
    );
\dbg_uart_count[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_uart_count_reg(10),
      O => \dbg_uart_count[8]_i_3_n_0\
    );
\dbg_uart_count[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_uart_count_reg(9),
      O => \dbg_uart_count[8]_i_4_n_0\
    );
\dbg_uart_count[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_uart_count_reg(8),
      O => \dbg_uart_count[8]_i_5_n_0\
    );
\dbg_uart_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => sel,
      D => \dbg_uart_count_reg[0]_i_3_n_7\,
      Q => dbg_uart_count_reg(0),
      R => \dbg_uart_count[0]_i_1_n_0\
    );
\dbg_uart_count_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dbg_uart_count_reg[0]_i_3_n_0\,
      CO(2) => \dbg_uart_count_reg[0]_i_3_n_1\,
      CO(1) => \dbg_uart_count_reg[0]_i_3_n_2\,
      CO(0) => \dbg_uart_count_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \dbg_uart_count_reg[0]_i_3_n_4\,
      O(2) => \dbg_uart_count_reg[0]_i_3_n_5\,
      O(1) => \dbg_uart_count_reg[0]_i_3_n_6\,
      O(0) => \dbg_uart_count_reg[0]_i_3_n_7\,
      S(3) => \dbg_uart_count[0]_i_5_n_0\,
      S(2) => \dbg_uart_count[0]_i_6_n_0\,
      S(1) => \dbg_uart_count[0]_i_7_n_0\,
      S(0) => \dbg_uart_count[0]_i_8_n_0\
    );
\dbg_uart_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => sel,
      D => \dbg_uart_count_reg[8]_i_1_n_5\,
      Q => dbg_uart_count_reg(10),
      R => \dbg_uart_count[0]_i_1_n_0\
    );
\dbg_uart_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => sel,
      D => \dbg_uart_count_reg[8]_i_1_n_4\,
      Q => dbg_uart_count_reg(11),
      R => \dbg_uart_count[0]_i_1_n_0\
    );
\dbg_uart_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => sel,
      D => \dbg_uart_count_reg[12]_i_1_n_7\,
      Q => dbg_uart_count_reg(12),
      R => \dbg_uart_count[0]_i_1_n_0\
    );
\dbg_uart_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbg_uart_count_reg[8]_i_1_n_0\,
      CO(3) => \dbg_uart_count_reg[12]_i_1_n_0\,
      CO(2) => \dbg_uart_count_reg[12]_i_1_n_1\,
      CO(1) => \dbg_uart_count_reg[12]_i_1_n_2\,
      CO(0) => \dbg_uart_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \dbg_uart_count_reg[12]_i_1_n_4\,
      O(2) => \dbg_uart_count_reg[12]_i_1_n_5\,
      O(1) => \dbg_uart_count_reg[12]_i_1_n_6\,
      O(0) => \dbg_uart_count_reg[12]_i_1_n_7\,
      S(3) => \dbg_uart_count[12]_i_2_n_0\,
      S(2) => \dbg_uart_count[12]_i_3_n_0\,
      S(1) => \dbg_uart_count[12]_i_4_n_0\,
      S(0) => \dbg_uart_count[12]_i_5_n_0\
    );
\dbg_uart_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => sel,
      D => \dbg_uart_count_reg[12]_i_1_n_6\,
      Q => dbg_uart_count_reg(13),
      R => \dbg_uart_count[0]_i_1_n_0\
    );
\dbg_uart_count_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => sel,
      D => \dbg_uart_count_reg[12]_i_1_n_5\,
      Q => dbg_uart_count_reg(14),
      S => \dbg_uart_count[0]_i_1_n_0\
    );
\dbg_uart_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => sel,
      D => \dbg_uart_count_reg[12]_i_1_n_4\,
      Q => dbg_uart_count_reg(15),
      R => \dbg_uart_count[0]_i_1_n_0\
    );
\dbg_uart_count_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => sel,
      D => \dbg_uart_count_reg[16]_i_1_n_7\,
      Q => dbg_uart_count_reg(16),
      S => \dbg_uart_count[0]_i_1_n_0\
    );
\dbg_uart_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbg_uart_count_reg[12]_i_1_n_0\,
      CO(3) => \NLW_dbg_uart_count_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \dbg_uart_count_reg[16]_i_1_n_1\,
      CO(1) => \dbg_uart_count_reg[16]_i_1_n_2\,
      CO(0) => \dbg_uart_count_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \dbg_uart_count_reg[16]_i_1_n_4\,
      O(2) => \dbg_uart_count_reg[16]_i_1_n_5\,
      O(1) => \dbg_uart_count_reg[16]_i_1_n_6\,
      O(0) => \dbg_uart_count_reg[16]_i_1_n_7\,
      S(3) => \dbg_uart_count[16]_i_2_n_0\,
      S(2) => \dbg_uart_count[16]_i_3_n_0\,
      S(1) => \dbg_uart_count[16]_i_4_n_0\,
      S(0) => \dbg_uart_count[16]_i_5_n_0\
    );
\dbg_uart_count_reg[17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => sel,
      D => \dbg_uart_count_reg[16]_i_1_n_6\,
      Q => dbg_uart_count_reg(17),
      S => \dbg_uart_count[0]_i_1_n_0\
    );
\dbg_uart_count_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => sel,
      D => \dbg_uart_count_reg[16]_i_1_n_5\,
      Q => dbg_uart_count_reg(18),
      S => \dbg_uart_count[0]_i_1_n_0\
    );
\dbg_uart_count_reg[19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => sel,
      D => \dbg_uart_count_reg[16]_i_1_n_4\,
      Q => dbg_uart_count_reg(19),
      S => \dbg_uart_count[0]_i_1_n_0\
    );
\dbg_uart_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => sel,
      D => \dbg_uart_count_reg[0]_i_3_n_6\,
      Q => dbg_uart_count_reg(1),
      R => \dbg_uart_count[0]_i_1_n_0\
    );
\dbg_uart_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => sel,
      D => \dbg_uart_count_reg[0]_i_3_n_5\,
      Q => dbg_uart_count_reg(2),
      R => \dbg_uart_count[0]_i_1_n_0\
    );
\dbg_uart_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => sel,
      D => \dbg_uart_count_reg[0]_i_3_n_4\,
      Q => dbg_uart_count_reg(3),
      R => \dbg_uart_count[0]_i_1_n_0\
    );
\dbg_uart_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => sel,
      D => \dbg_uart_count_reg[4]_i_1_n_7\,
      Q => dbg_uart_count_reg(4),
      R => \dbg_uart_count[0]_i_1_n_0\
    );
\dbg_uart_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbg_uart_count_reg[0]_i_3_n_0\,
      CO(3) => \dbg_uart_count_reg[4]_i_1_n_0\,
      CO(2) => \dbg_uart_count_reg[4]_i_1_n_1\,
      CO(1) => \dbg_uart_count_reg[4]_i_1_n_2\,
      CO(0) => \dbg_uart_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \dbg_uart_count_reg[4]_i_1_n_4\,
      O(2) => \dbg_uart_count_reg[4]_i_1_n_5\,
      O(1) => \dbg_uart_count_reg[4]_i_1_n_6\,
      O(0) => \dbg_uart_count_reg[4]_i_1_n_7\,
      S(3) => \dbg_uart_count[4]_i_2_n_0\,
      S(2) => \dbg_uart_count[4]_i_3_n_0\,
      S(1) => \dbg_uart_count[4]_i_4_n_0\,
      S(0) => \dbg_uart_count[4]_i_5_n_0\
    );
\dbg_uart_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => sel,
      D => \dbg_uart_count_reg[4]_i_1_n_6\,
      Q => dbg_uart_count_reg(5),
      R => \dbg_uart_count[0]_i_1_n_0\
    );
\dbg_uart_count_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => sel,
      D => \dbg_uart_count_reg[4]_i_1_n_5\,
      Q => dbg_uart_count_reg(6),
      S => \dbg_uart_count[0]_i_1_n_0\
    );
\dbg_uart_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => sel,
      D => \dbg_uart_count_reg[4]_i_1_n_4\,
      Q => dbg_uart_count_reg(7),
      R => \dbg_uart_count[0]_i_1_n_0\
    );
\dbg_uart_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => sel,
      D => \dbg_uart_count_reg[8]_i_1_n_7\,
      Q => dbg_uart_count_reg(8),
      R => \dbg_uart_count[0]_i_1_n_0\
    );
\dbg_uart_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbg_uart_count_reg[4]_i_1_n_0\,
      CO(3) => \dbg_uart_count_reg[8]_i_1_n_0\,
      CO(2) => \dbg_uart_count_reg[8]_i_1_n_1\,
      CO(1) => \dbg_uart_count_reg[8]_i_1_n_2\,
      CO(0) => \dbg_uart_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \dbg_uart_count_reg[8]_i_1_n_4\,
      O(2) => \dbg_uart_count_reg[8]_i_1_n_5\,
      O(1) => \dbg_uart_count_reg[8]_i_1_n_6\,
      O(0) => \dbg_uart_count_reg[8]_i_1_n_7\,
      S(3) => \dbg_uart_count[8]_i_2_n_0\,
      S(2) => \dbg_uart_count[8]_i_3_n_0\,
      S(1) => \dbg_uart_count[8]_i_4_n_0\,
      S(0) => \dbg_uart_count[8]_i_5_n_0\
    );
\dbg_uart_count_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => sel,
      D => \dbg_uart_count_reg[8]_i_1_n_6\,
      Q => dbg_uart_count_reg(9),
      S => \dbg_uart_count[0]_i_1_n_0\
    );
\dbg_uart_data[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF002000"
    )
        port map (
      I0 => \dbg_uart_bytes_count[0]_i_3_n_0\,
      I1 => \^uartwishbonebridge_state\(2),
      I2 => \^uartwishbonebridge_state\(1),
      I3 => \^uartwishbonebridge_state\(0),
      I4 => \dbg_uart_data[31]_i_3_n_0\,
      O => dbg_uart_data_uartwishbonebridge_next_value_ce6
    );
\dbg_uart_data[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^uartwishbonebridge_state\(2),
      I1 => \^uartwishbonebridge_state\(1),
      I2 => grant_reg(1),
      I3 => VexRiscv_n_87,
      O => \dbg_uart_data[31]_i_3_n_0\
    );
\dbg_uart_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_data_uartwishbonebridge_next_value_ce6,
      D => dbg_uart_data_uartwishbonebridge_next_value6(0),
      Q => dbg_uart_data(0),
      R => \^int_rst\
    );
\dbg_uart_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_data_uartwishbonebridge_next_value_ce6,
      D => dbg_uart_data_uartwishbonebridge_next_value6(10),
      Q => dbg_uart_data(10),
      R => \^int_rst\
    );
\dbg_uart_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_data_uartwishbonebridge_next_value_ce6,
      D => dbg_uart_data_uartwishbonebridge_next_value6(11),
      Q => dbg_uart_data(11),
      R => \^int_rst\
    );
\dbg_uart_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_data_uartwishbonebridge_next_value_ce6,
      D => dbg_uart_data_uartwishbonebridge_next_value6(12),
      Q => dbg_uart_data(12),
      R => \^int_rst\
    );
\dbg_uart_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_data_uartwishbonebridge_next_value_ce6,
      D => dbg_uart_data_uartwishbonebridge_next_value6(13),
      Q => dbg_uart_data(13),
      R => \^int_rst\
    );
\dbg_uart_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_data_uartwishbonebridge_next_value_ce6,
      D => dbg_uart_data_uartwishbonebridge_next_value6(14),
      Q => dbg_uart_data(14),
      R => \^int_rst\
    );
\dbg_uart_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_data_uartwishbonebridge_next_value_ce6,
      D => dbg_uart_data_uartwishbonebridge_next_value6(15),
      Q => dbg_uart_data(15),
      R => \^int_rst\
    );
\dbg_uart_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_data_uartwishbonebridge_next_value_ce6,
      D => dbg_uart_data_uartwishbonebridge_next_value6(16),
      Q => dbg_uart_data(16),
      R => \^int_rst\
    );
\dbg_uart_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_data_uartwishbonebridge_next_value_ce6,
      D => dbg_uart_data_uartwishbonebridge_next_value6(17),
      Q => dbg_uart_data(17),
      R => \^int_rst\
    );
\dbg_uart_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_data_uartwishbonebridge_next_value_ce6,
      D => dbg_uart_data_uartwishbonebridge_next_value6(18),
      Q => dbg_uart_data(18),
      R => \^int_rst\
    );
\dbg_uart_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_data_uartwishbonebridge_next_value_ce6,
      D => dbg_uart_data_uartwishbonebridge_next_value6(19),
      Q => dbg_uart_data(19),
      R => \^int_rst\
    );
\dbg_uart_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_data_uartwishbonebridge_next_value_ce6,
      D => dbg_uart_data_uartwishbonebridge_next_value6(1),
      Q => dbg_uart_data(1),
      R => \^int_rst\
    );
\dbg_uart_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_data_uartwishbonebridge_next_value_ce6,
      D => dbg_uart_data_uartwishbonebridge_next_value6(20),
      Q => dbg_uart_data(20),
      R => \^int_rst\
    );
\dbg_uart_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_data_uartwishbonebridge_next_value_ce6,
      D => dbg_uart_data_uartwishbonebridge_next_value6(21),
      Q => dbg_uart_data(21),
      R => \^int_rst\
    );
\dbg_uart_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_data_uartwishbonebridge_next_value_ce6,
      D => dbg_uart_data_uartwishbonebridge_next_value6(22),
      Q => dbg_uart_data(22),
      R => \^int_rst\
    );
\dbg_uart_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_data_uartwishbonebridge_next_value_ce6,
      D => dbg_uart_data_uartwishbonebridge_next_value6(23),
      Q => dbg_uart_data(23),
      R => \^int_rst\
    );
\dbg_uart_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_data_uartwishbonebridge_next_value_ce6,
      D => dbg_uart_data_uartwishbonebridge_next_value6(24),
      Q => dbg_uart_data(24),
      R => \^int_rst\
    );
\dbg_uart_data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_data_uartwishbonebridge_next_value_ce6,
      D => dbg_uart_data_uartwishbonebridge_next_value6(25),
      Q => dbg_uart_data(25),
      R => \^int_rst\
    );
\dbg_uart_data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_data_uartwishbonebridge_next_value_ce6,
      D => dbg_uart_data_uartwishbonebridge_next_value6(26),
      Q => dbg_uart_data(26),
      R => \^int_rst\
    );
\dbg_uart_data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_data_uartwishbonebridge_next_value_ce6,
      D => dbg_uart_data_uartwishbonebridge_next_value6(27),
      Q => dbg_uart_data(27),
      R => \^int_rst\
    );
\dbg_uart_data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_data_uartwishbonebridge_next_value_ce6,
      D => dbg_uart_data_uartwishbonebridge_next_value6(28),
      Q => dbg_uart_data(28),
      R => \^int_rst\
    );
\dbg_uart_data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_data_uartwishbonebridge_next_value_ce6,
      D => dbg_uart_data_uartwishbonebridge_next_value6(29),
      Q => dbg_uart_data(29),
      R => \^int_rst\
    );
\dbg_uart_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_data_uartwishbonebridge_next_value_ce6,
      D => dbg_uart_data_uartwishbonebridge_next_value6(2),
      Q => dbg_uart_data(2),
      R => \^int_rst\
    );
\dbg_uart_data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_data_uartwishbonebridge_next_value_ce6,
      D => dbg_uart_data_uartwishbonebridge_next_value6(30),
      Q => dbg_uart_data(30),
      R => \^int_rst\
    );
\dbg_uart_data_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_data_uartwishbonebridge_next_value_ce6,
      D => dbg_uart_data_uartwishbonebridge_next_value6(31),
      Q => dbg_uart_data(31),
      R => \^int_rst\
    );
\dbg_uart_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_data_uartwishbonebridge_next_value_ce6,
      D => dbg_uart_data_uartwishbonebridge_next_value6(3),
      Q => dbg_uart_data(3),
      R => \^int_rst\
    );
\dbg_uart_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_data_uartwishbonebridge_next_value_ce6,
      D => dbg_uart_data_uartwishbonebridge_next_value6(4),
      Q => dbg_uart_data(4),
      R => \^int_rst\
    );
\dbg_uart_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_data_uartwishbonebridge_next_value_ce6,
      D => dbg_uart_data_uartwishbonebridge_next_value6(5),
      Q => dbg_uart_data(5),
      R => \^int_rst\
    );
\dbg_uart_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_data_uartwishbonebridge_next_value_ce6,
      D => dbg_uart_data_uartwishbonebridge_next_value6(6),
      Q => dbg_uart_data(6),
      R => \^int_rst\
    );
\dbg_uart_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_data_uartwishbonebridge_next_value_ce6,
      D => dbg_uart_data_uartwishbonebridge_next_value6(7),
      Q => dbg_uart_data(7),
      R => \^int_rst\
    );
\dbg_uart_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_data_uartwishbonebridge_next_value_ce6,
      D => dbg_uart_data_uartwishbonebridge_next_value6(8),
      Q => dbg_uart_data(8),
      R => \^int_rst\
    );
\dbg_uart_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_data_uartwishbonebridge_next_value_ce6,
      D => dbg_uart_data_uartwishbonebridge_next_value6(9),
      Q => dbg_uart_data(9),
      R => \^int_rst\
    );
dbg_uart_dbg_uart_tx_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^uartwishbonebridge_state\(1),
      I1 => \^uartwishbonebridge_state\(2),
      I2 => \^uartwishbonebridge_state\(0),
      I3 => \^uartwishbonebridge_rs232phytx_state\,
      O => uartwishbonebridge_rs232phytx_next_state13_out
    );
dbg_uart_dbg_uart_tx_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => '1',
      D => dbg_uart_dbg_uart_tx_reg_0,
      Q => \^dbg_uart_dbg_uart_tx\,
      S => \^int_rst\
    );
dbg_uart_incr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dbg_uart_incr_reg_0,
      I1 => \uartwishbonebridge_state[2]_i_4_n_0\,
      O => dbg_uart_incr_i_1_n_0
    );
dbg_uart_incr_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => dbg_uart_bytes_count(1),
      I1 => dbg_uart_bytes_count(0),
      I2 => \dbg_uart_address[29]_i_3_n_0\,
      O => \dbg_uart_bytes_count_reg[1]_0\
    );
dbg_uart_incr_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => dbg_uart_cmd(4),
      I1 => dbg_uart_cmd(3),
      I2 => dbg_uart_cmd(7),
      I3 => dbg_uart_cmd(6),
      I4 => dbg_uart_cmd(5),
      O => \^dbg_uart_cmd_reg[4]_0\
    );
dbg_uart_incr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => dbg_uart_incr_i_1_n_0,
      Q => \^dbg_uart_incr\,
      R => '0'
    );
\dbg_uart_length[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^uartwishbonebridge_state\(2),
      I1 => \^uartwishbonebridge_state\(1),
      I2 => \dbg_uart_bytes_count[0]_i_3_n_0\,
      I3 => \^uartwishbonebridge_state\(0),
      O => dbg_uart_length_uartwishbonebridge_next_value_ce3
    );
\dbg_uart_length_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_length_uartwishbonebridge_next_value_ce3,
      D => \dbg_uart_rx_data_reg_n_0_[0]\,
      Q => dbg_uart_length(0),
      R => '0'
    );
\dbg_uart_length_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_length_uartwishbonebridge_next_value_ce3,
      D => dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1(0),
      Q => dbg_uart_length(1),
      R => '0'
    );
\dbg_uart_length_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_length_uartwishbonebridge_next_value_ce3,
      D => dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1(1),
      Q => dbg_uart_length(2),
      R => '0'
    );
\dbg_uart_length_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_length_uartwishbonebridge_next_value_ce3,
      D => dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1(2),
      Q => dbg_uart_length(3),
      R => '0'
    );
\dbg_uart_length_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_length_uartwishbonebridge_next_value_ce3,
      D => dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1(3),
      Q => dbg_uart_length(4),
      R => '0'
    );
\dbg_uart_length_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_length_uartwishbonebridge_next_value_ce3,
      D => dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1(4),
      Q => dbg_uart_length(5),
      R => '0'
    );
\dbg_uart_length_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_length_uartwishbonebridge_next_value_ce3,
      D => dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1(5),
      Q => dbg_uart_length(6),
      R => '0'
    );
\dbg_uart_length_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_length_uartwishbonebridge_next_value_ce3,
      D => dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1(6),
      Q => dbg_uart_length(7),
      R => '0'
    );
\dbg_uart_rx_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_uart_rx_count_reg(0),
      O => dbg_uart_rx_count_uartwishbonebridge_rs232phyrx_next_value0(0)
    );
\dbg_uart_rx_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dbg_uart_rx_count_reg(0),
      I1 => dbg_uart_rx_count_reg(1),
      O => dbg_uart_rx_count_uartwishbonebridge_rs232phyrx_next_value0(1)
    );
\dbg_uart_rx_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => dbg_uart_rx_count_reg(2),
      I1 => dbg_uart_rx_count_reg(1),
      I2 => dbg_uart_rx_count_reg(0),
      O => dbg_uart_rx_count_uartwishbonebridge_rs232phyrx_next_value0(2)
    );
\dbg_uart_rx_count[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^uartwishbonebridge_rs232phyrx_state\,
      O => p_42_in
    );
\dbg_uart_rx_count[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => dbg_uart_rx_count_reg(3),
      I1 => dbg_uart_rx_count_reg(0),
      I2 => dbg_uart_rx_count_reg(1),
      I3 => dbg_uart_rx_count_reg(2),
      O => dbg_uart_rx_count_uartwishbonebridge_rs232phyrx_next_value0(3)
    );
\dbg_uart_rx_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_rx_tick,
      D => dbg_uart_rx_count_uartwishbonebridge_rs232phyrx_next_value0(0),
      Q => dbg_uart_rx_count_reg(0),
      R => p_42_in
    );
\dbg_uart_rx_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_rx_tick,
      D => dbg_uart_rx_count_uartwishbonebridge_rs232phyrx_next_value0(1),
      Q => dbg_uart_rx_count_reg(1),
      R => p_42_in
    );
\dbg_uart_rx_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_rx_tick,
      D => dbg_uart_rx_count_uartwishbonebridge_rs232phyrx_next_value0(2),
      Q => dbg_uart_rx_count_reg(2),
      R => p_42_in
    );
\dbg_uart_rx_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_rx_tick,
      D => dbg_uart_rx_count_uartwishbonebridge_rs232phyrx_next_value0(3),
      Q => dbg_uart_rx_count_reg(3),
      R => p_42_in
    );
\dbg_uart_rx_data[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dbg_uart_rx_tick,
      I1 => \^uartwishbonebridge_rs232phyrx_state\,
      O => dbg_uart_rx_data
    );
\dbg_uart_rx_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_rx_data,
      D => dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1(0),
      Q => \dbg_uart_rx_data_reg_n_0_[0]\,
      R => '0'
    );
\dbg_uart_rx_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_rx_data,
      D => dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1(1),
      Q => dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1(0),
      R => '0'
    );
\dbg_uart_rx_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_rx_data,
      D => dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1(2),
      Q => dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1(1),
      R => '0'
    );
\dbg_uart_rx_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_rx_data,
      D => dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1(3),
      Q => dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1(2),
      R => '0'
    );
\dbg_uart_rx_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_rx_data,
      D => dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1(4),
      Q => dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1(3),
      R => '0'
    );
\dbg_uart_rx_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_rx_data,
      D => dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1(5),
      Q => dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1(4),
      R => '0'
    );
\dbg_uart_rx_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_rx_data,
      D => dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1(6),
      Q => dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1(5),
      R => '0'
    );
\dbg_uart_rx_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_rx_data,
      D => \^multiregimpl1_regs1\,
      Q => dbg_uart_rx_data_uartwishbonebridge_rs232phyrx_next_value1(6),
      R => '0'
    );
\dbg_uart_rx_phase[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_uart_rx_phase(0),
      O => \dbg_uart_rx_phase[0]_i_1_n_0\
    );
\dbg_uart_rx_phase[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_uart_rx_phase(12),
      O => \dbg_uart_rx_phase[12]_i_2_n_0\
    );
\dbg_uart_rx_phase[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_uart_rx_phase(11),
      O => \dbg_uart_rx_phase[12]_i_3_n_0\
    );
\dbg_uart_rx_phase[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_uart_rx_phase(15),
      O => \dbg_uart_rx_phase[16]_i_2_n_0\
    );
\dbg_uart_rx_phase[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_uart_rx_phase(14),
      O => \dbg_uart_rx_phase[16]_i_3_n_0\
    );
\dbg_uart_rx_phase[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_uart_rx_phase(13),
      O => \dbg_uart_rx_phase[16]_i_4_n_0\
    );
\dbg_uart_rx_phase[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_uart_rx_phase(20),
      O => \dbg_uart_rx_phase[20]_i_2_n_0\
    );
\dbg_uart_rx_phase[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_uart_rx_phase(17),
      O => \dbg_uart_rx_phase[20]_i_3_n_0\
    );
\dbg_uart_rx_phase[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_uart_rx_phase(23),
      O => \dbg_uart_rx_phase[24]_i_2_n_0\
    );
\dbg_uart_rx_phase[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_uart_rx_phase(22),
      O => \dbg_uart_rx_phase[24]_i_3_n_0\
    );
\dbg_uart_rx_phase[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_uart_rx_phase(21),
      O => \dbg_uart_rx_phase[24]_i_4_n_0\
    );
\dbg_uart_rx_phase[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_uart_rx_phase(25),
      O => \dbg_uart_rx_phase[28]_i_2_n_0\
    );
\dbg_uart_rx_phase[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^int_rst\,
      I1 => \^uartwishbonebridge_rs232phyrx_state\,
      O => \dbg_uart_rx_phase[30]_i_1_n_0\
    );
\dbg_uart_rx_phase[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \dbg_uart_rx_phase_reg[30]_i_2_n_5\,
      I1 => \^uartwishbonebridge_rs232phyrx_state\,
      O => \dbg_uart_rx_phase[31]_i_1_n_0\
    );
\dbg_uart_rx_phase[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_uart_rx_phase(2),
      O => \dbg_uart_rx_phase[4]_i_2_n_0\
    );
\dbg_uart_rx_phase[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_uart_rx_phase(1),
      O => \dbg_uart_rx_phase[4]_i_3_n_0\
    );
\dbg_uart_rx_phase[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_uart_rx_phase(8),
      O => \dbg_uart_rx_phase[8]_i_2_n_0\
    );
\dbg_uart_rx_phase[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_uart_rx_phase(7),
      O => \dbg_uart_rx_phase[8]_i_3_n_0\
    );
\dbg_uart_rx_phase_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_rx_phase[0]_i_1_n_0\,
      Q => dbg_uart_rx_phase(0),
      R => \dbg_uart_rx_phase[30]_i_1_n_0\
    );
\dbg_uart_rx_phase_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_rx_phase_reg[12]_i_1_n_6\,
      Q => dbg_uart_rx_phase(10),
      R => \dbg_uart_rx_phase[30]_i_1_n_0\
    );
\dbg_uart_rx_phase_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_rx_phase_reg[12]_i_1_n_5\,
      Q => dbg_uart_rx_phase(11),
      R => \dbg_uart_rx_phase[30]_i_1_n_0\
    );
\dbg_uart_rx_phase_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_rx_phase_reg[12]_i_1_n_4\,
      Q => dbg_uart_rx_phase(12),
      R => \dbg_uart_rx_phase[30]_i_1_n_0\
    );
\dbg_uart_rx_phase_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbg_uart_rx_phase_reg[8]_i_1_n_0\,
      CO(3) => \dbg_uart_rx_phase_reg[12]_i_1_n_0\,
      CO(2) => \dbg_uart_rx_phase_reg[12]_i_1_n_1\,
      CO(1) => \dbg_uart_rx_phase_reg[12]_i_1_n_2\,
      CO(0) => \dbg_uart_rx_phase_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => dbg_uart_rx_phase(12 downto 11),
      DI(1 downto 0) => B"00",
      O(3) => \dbg_uart_rx_phase_reg[12]_i_1_n_4\,
      O(2) => \dbg_uart_rx_phase_reg[12]_i_1_n_5\,
      O(1) => \dbg_uart_rx_phase_reg[12]_i_1_n_6\,
      O(0) => \dbg_uart_rx_phase_reg[12]_i_1_n_7\,
      S(3) => \dbg_uart_rx_phase[12]_i_2_n_0\,
      S(2) => \dbg_uart_rx_phase[12]_i_3_n_0\,
      S(1 downto 0) => dbg_uart_rx_phase(10 downto 9)
    );
\dbg_uart_rx_phase_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_rx_phase_reg[16]_i_1_n_7\,
      Q => dbg_uart_rx_phase(13),
      R => \dbg_uart_rx_phase[30]_i_1_n_0\
    );
\dbg_uart_rx_phase_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_rx_phase_reg[16]_i_1_n_6\,
      Q => dbg_uart_rx_phase(14),
      R => \dbg_uart_rx_phase[30]_i_1_n_0\
    );
\dbg_uart_rx_phase_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_rx_phase_reg[16]_i_1_n_5\,
      Q => dbg_uart_rx_phase(15),
      R => \dbg_uart_rx_phase[30]_i_1_n_0\
    );
\dbg_uart_rx_phase_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_rx_phase_reg[16]_i_1_n_4\,
      Q => dbg_uart_rx_phase(16),
      R => \dbg_uart_rx_phase[30]_i_1_n_0\
    );
\dbg_uart_rx_phase_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbg_uart_rx_phase_reg[12]_i_1_n_0\,
      CO(3) => \dbg_uart_rx_phase_reg[16]_i_1_n_0\,
      CO(2) => \dbg_uart_rx_phase_reg[16]_i_1_n_1\,
      CO(1) => \dbg_uart_rx_phase_reg[16]_i_1_n_2\,
      CO(0) => \dbg_uart_rx_phase_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => dbg_uart_rx_phase(15 downto 13),
      O(3) => \dbg_uart_rx_phase_reg[16]_i_1_n_4\,
      O(2) => \dbg_uart_rx_phase_reg[16]_i_1_n_5\,
      O(1) => \dbg_uart_rx_phase_reg[16]_i_1_n_6\,
      O(0) => \dbg_uart_rx_phase_reg[16]_i_1_n_7\,
      S(3) => dbg_uart_rx_phase(16),
      S(2) => \dbg_uart_rx_phase[16]_i_2_n_0\,
      S(1) => \dbg_uart_rx_phase[16]_i_3_n_0\,
      S(0) => \dbg_uart_rx_phase[16]_i_4_n_0\
    );
\dbg_uart_rx_phase_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_rx_phase_reg[20]_i_1_n_7\,
      Q => dbg_uart_rx_phase(17),
      R => \dbg_uart_rx_phase[30]_i_1_n_0\
    );
\dbg_uart_rx_phase_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_rx_phase_reg[20]_i_1_n_6\,
      Q => dbg_uart_rx_phase(18),
      R => \dbg_uart_rx_phase[30]_i_1_n_0\
    );
\dbg_uart_rx_phase_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_rx_phase_reg[20]_i_1_n_5\,
      Q => dbg_uart_rx_phase(19),
      R => \dbg_uart_rx_phase[30]_i_1_n_0\
    );
\dbg_uart_rx_phase_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_rx_phase_reg[4]_i_1_n_7\,
      Q => dbg_uart_rx_phase(1),
      R => \dbg_uart_rx_phase[30]_i_1_n_0\
    );
\dbg_uart_rx_phase_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_rx_phase_reg[20]_i_1_n_4\,
      Q => dbg_uart_rx_phase(20),
      R => \dbg_uart_rx_phase[30]_i_1_n_0\
    );
\dbg_uart_rx_phase_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbg_uart_rx_phase_reg[16]_i_1_n_0\,
      CO(3) => \dbg_uart_rx_phase_reg[20]_i_1_n_0\,
      CO(2) => \dbg_uart_rx_phase_reg[20]_i_1_n_1\,
      CO(1) => \dbg_uart_rx_phase_reg[20]_i_1_n_2\,
      CO(0) => \dbg_uart_rx_phase_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => dbg_uart_rx_phase(20),
      DI(2 downto 1) => B"00",
      DI(0) => dbg_uart_rx_phase(17),
      O(3) => \dbg_uart_rx_phase_reg[20]_i_1_n_4\,
      O(2) => \dbg_uart_rx_phase_reg[20]_i_1_n_5\,
      O(1) => \dbg_uart_rx_phase_reg[20]_i_1_n_6\,
      O(0) => \dbg_uart_rx_phase_reg[20]_i_1_n_7\,
      S(3) => \dbg_uart_rx_phase[20]_i_2_n_0\,
      S(2 downto 1) => dbg_uart_rx_phase(19 downto 18),
      S(0) => \dbg_uart_rx_phase[20]_i_3_n_0\
    );
\dbg_uart_rx_phase_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_rx_phase_reg[24]_i_1_n_7\,
      Q => dbg_uart_rx_phase(21),
      R => \dbg_uart_rx_phase[30]_i_1_n_0\
    );
\dbg_uart_rx_phase_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_rx_phase_reg[24]_i_1_n_6\,
      Q => dbg_uart_rx_phase(22),
      R => \dbg_uart_rx_phase[30]_i_1_n_0\
    );
\dbg_uart_rx_phase_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_rx_phase_reg[24]_i_1_n_5\,
      Q => dbg_uart_rx_phase(23),
      R => \dbg_uart_rx_phase[30]_i_1_n_0\
    );
\dbg_uart_rx_phase_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_rx_phase_reg[24]_i_1_n_4\,
      Q => dbg_uart_rx_phase(24),
      R => \dbg_uart_rx_phase[30]_i_1_n_0\
    );
\dbg_uart_rx_phase_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbg_uart_rx_phase_reg[20]_i_1_n_0\,
      CO(3) => \dbg_uart_rx_phase_reg[24]_i_1_n_0\,
      CO(2) => \dbg_uart_rx_phase_reg[24]_i_1_n_1\,
      CO(1) => \dbg_uart_rx_phase_reg[24]_i_1_n_2\,
      CO(0) => \dbg_uart_rx_phase_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => dbg_uart_rx_phase(23 downto 21),
      O(3) => \dbg_uart_rx_phase_reg[24]_i_1_n_4\,
      O(2) => \dbg_uart_rx_phase_reg[24]_i_1_n_5\,
      O(1) => \dbg_uart_rx_phase_reg[24]_i_1_n_6\,
      O(0) => \dbg_uart_rx_phase_reg[24]_i_1_n_7\,
      S(3) => dbg_uart_rx_phase(24),
      S(2) => \dbg_uart_rx_phase[24]_i_2_n_0\,
      S(1) => \dbg_uart_rx_phase[24]_i_3_n_0\,
      S(0) => \dbg_uart_rx_phase[24]_i_4_n_0\
    );
\dbg_uart_rx_phase_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_rx_phase_reg[28]_i_1_n_7\,
      Q => dbg_uart_rx_phase(25),
      R => \dbg_uart_rx_phase[30]_i_1_n_0\
    );
\dbg_uart_rx_phase_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_rx_phase_reg[28]_i_1_n_6\,
      Q => dbg_uart_rx_phase(26),
      R => \dbg_uart_rx_phase[30]_i_1_n_0\
    );
\dbg_uart_rx_phase_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_rx_phase_reg[28]_i_1_n_5\,
      Q => dbg_uart_rx_phase(27),
      R => \dbg_uart_rx_phase[30]_i_1_n_0\
    );
\dbg_uart_rx_phase_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_rx_phase_reg[28]_i_1_n_4\,
      Q => dbg_uart_rx_phase(28),
      R => \dbg_uart_rx_phase[30]_i_1_n_0\
    );
\dbg_uart_rx_phase_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbg_uart_rx_phase_reg[24]_i_1_n_0\,
      CO(3) => \dbg_uart_rx_phase_reg[28]_i_1_n_0\,
      CO(2) => \dbg_uart_rx_phase_reg[28]_i_1_n_1\,
      CO(1) => \dbg_uart_rx_phase_reg[28]_i_1_n_2\,
      CO(0) => \dbg_uart_rx_phase_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => dbg_uart_rx_phase(25),
      O(3) => \dbg_uart_rx_phase_reg[28]_i_1_n_4\,
      O(2) => \dbg_uart_rx_phase_reg[28]_i_1_n_5\,
      O(1) => \dbg_uart_rx_phase_reg[28]_i_1_n_6\,
      O(0) => \dbg_uart_rx_phase_reg[28]_i_1_n_7\,
      S(3 downto 1) => dbg_uart_rx_phase(28 downto 26),
      S(0) => \dbg_uart_rx_phase[28]_i_2_n_0\
    );
\dbg_uart_rx_phase_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_rx_phase_reg[30]_i_2_n_7\,
      Q => dbg_uart_rx_phase(29),
      R => \dbg_uart_rx_phase[30]_i_1_n_0\
    );
\dbg_uart_rx_phase_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_rx_phase_reg[4]_i_1_n_6\,
      Q => dbg_uart_rx_phase(2),
      R => \dbg_uart_rx_phase[30]_i_1_n_0\
    );
\dbg_uart_rx_phase_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_rx_phase_reg[30]_i_2_n_6\,
      Q => dbg_uart_rx_phase(30),
      R => \dbg_uart_rx_phase[30]_i_1_n_0\
    );
\dbg_uart_rx_phase_reg[30]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbg_uart_rx_phase_reg[28]_i_1_n_0\,
      CO(3) => \p_1_in__0\,
      CO(2) => \NLW_dbg_uart_rx_phase_reg[30]_i_2_CO_UNCONNECTED\(2),
      CO(1) => \dbg_uart_rx_phase_reg[30]_i_2_n_2\,
      CO(0) => \dbg_uart_rx_phase_reg[30]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_dbg_uart_rx_phase_reg[30]_i_2_O_UNCONNECTED\(3),
      O(2) => \dbg_uart_rx_phase_reg[30]_i_2_n_5\,
      O(1) => \dbg_uart_rx_phase_reg[30]_i_2_n_6\,
      O(0) => \dbg_uart_rx_phase_reg[30]_i_2_n_7\,
      S(3) => '1',
      S(2 downto 0) => dbg_uart_rx_phase(31 downto 29)
    );
\dbg_uart_rx_phase_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_rx_phase[31]_i_1_n_0\,
      Q => dbg_uart_rx_phase(31),
      R => \^int_rst\
    );
\dbg_uart_rx_phase_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_rx_phase_reg[4]_i_1_n_5\,
      Q => dbg_uart_rx_phase(3),
      R => \dbg_uart_rx_phase[30]_i_1_n_0\
    );
\dbg_uart_rx_phase_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_rx_phase_reg[4]_i_1_n_4\,
      Q => dbg_uart_rx_phase(4),
      R => \dbg_uart_rx_phase[30]_i_1_n_0\
    );
\dbg_uart_rx_phase_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dbg_uart_rx_phase_reg[4]_i_1_n_0\,
      CO(2) => \dbg_uart_rx_phase_reg[4]_i_1_n_1\,
      CO(1) => \dbg_uart_rx_phase_reg[4]_i_1_n_2\,
      CO(0) => \dbg_uart_rx_phase_reg[4]_i_1_n_3\,
      CYINIT => dbg_uart_rx_phase(0),
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => dbg_uart_rx_phase(2 downto 1),
      O(3) => \dbg_uart_rx_phase_reg[4]_i_1_n_4\,
      O(2) => \dbg_uart_rx_phase_reg[4]_i_1_n_5\,
      O(1) => \dbg_uart_rx_phase_reg[4]_i_1_n_6\,
      O(0) => \dbg_uart_rx_phase_reg[4]_i_1_n_7\,
      S(3 downto 2) => dbg_uart_rx_phase(4 downto 3),
      S(1) => \dbg_uart_rx_phase[4]_i_2_n_0\,
      S(0) => \dbg_uart_rx_phase[4]_i_3_n_0\
    );
\dbg_uart_rx_phase_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_rx_phase_reg[8]_i_1_n_7\,
      Q => dbg_uart_rx_phase(5),
      R => \dbg_uart_rx_phase[30]_i_1_n_0\
    );
\dbg_uart_rx_phase_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_rx_phase_reg[8]_i_1_n_6\,
      Q => dbg_uart_rx_phase(6),
      R => \dbg_uart_rx_phase[30]_i_1_n_0\
    );
\dbg_uart_rx_phase_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_rx_phase_reg[8]_i_1_n_5\,
      Q => dbg_uart_rx_phase(7),
      R => \dbg_uart_rx_phase[30]_i_1_n_0\
    );
\dbg_uart_rx_phase_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_rx_phase_reg[8]_i_1_n_4\,
      Q => dbg_uart_rx_phase(8),
      R => \dbg_uart_rx_phase[30]_i_1_n_0\
    );
\dbg_uart_rx_phase_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbg_uart_rx_phase_reg[4]_i_1_n_0\,
      CO(3) => \dbg_uart_rx_phase_reg[8]_i_1_n_0\,
      CO(2) => \dbg_uart_rx_phase_reg[8]_i_1_n_1\,
      CO(1) => \dbg_uart_rx_phase_reg[8]_i_1_n_2\,
      CO(0) => \dbg_uart_rx_phase_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => dbg_uart_rx_phase(8 downto 7),
      DI(1 downto 0) => B"00",
      O(3) => \dbg_uart_rx_phase_reg[8]_i_1_n_4\,
      O(2) => \dbg_uart_rx_phase_reg[8]_i_1_n_5\,
      O(1) => \dbg_uart_rx_phase_reg[8]_i_1_n_6\,
      O(0) => \dbg_uart_rx_phase_reg[8]_i_1_n_7\,
      S(3) => \dbg_uart_rx_phase[8]_i_2_n_0\,
      S(2) => \dbg_uart_rx_phase[8]_i_3_n_0\,
      S(1 downto 0) => dbg_uart_rx_phase(6 downto 5)
    );
\dbg_uart_rx_phase_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_rx_phase_reg[12]_i_1_n_7\,
      Q => dbg_uart_rx_phase(9),
      R => \dbg_uart_rx_phase[30]_i_1_n_0\
    );
dbg_uart_rx_rx_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \^multiregimpl1_regs1\,
      Q => dbg_uart_rx_rx_d,
      R => \^int_rst\
    );
dbg_uart_rx_tick_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \^uartwishbonebridge_rs232phyrx_state\,
      I2 => \^int_rst\,
      O => dbg_uart_rx_tick_i_1_n_0
    );
dbg_uart_rx_tick_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => dbg_uart_rx_tick_i_1_n_0,
      Q => dbg_uart_rx_tick,
      R => '0'
    );
\dbg_uart_tx_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_uart_tx_count_reg(0),
      O => dbg_uart_tx_count_uartwishbonebridge_rs232phytx_next_value0(0)
    );
\dbg_uart_tx_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dbg_uart_tx_count_reg(0),
      I1 => dbg_uart_tx_count_reg(1),
      O => dbg_uart_tx_count_uartwishbonebridge_rs232phytx_next_value0(1)
    );
\dbg_uart_tx_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => dbg_uart_tx_count_reg(2),
      I1 => dbg_uart_tx_count_reg(1),
      I2 => dbg_uart_tx_count_reg(0),
      O => dbg_uart_tx_count_uartwishbonebridge_rs232phytx_next_value0(2)
    );
\dbg_uart_tx_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => dbg_uart_tx_count_reg(3),
      I1 => dbg_uart_tx_count_reg(0),
      I2 => dbg_uart_tx_count_reg(1),
      I3 => dbg_uart_tx_count_reg(2),
      O => dbg_uart_tx_count_uartwishbonebridge_rs232phytx_next_value0(3)
    );
\dbg_uart_tx_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^e\(0),
      D => dbg_uart_tx_count_uartwishbonebridge_rs232phytx_next_value0(0),
      Q => dbg_uart_tx_count_reg(0),
      R => \dbg_uart_tx_phase[31]_i_1_n_0\
    );
\dbg_uart_tx_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^e\(0),
      D => dbg_uart_tx_count_uartwishbonebridge_rs232phytx_next_value0(1),
      Q => dbg_uart_tx_count_reg(1),
      R => \dbg_uart_tx_phase[31]_i_1_n_0\
    );
\dbg_uart_tx_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^e\(0),
      D => dbg_uart_tx_count_uartwishbonebridge_rs232phytx_next_value0(2),
      Q => dbg_uart_tx_count_reg(2),
      R => \dbg_uart_tx_phase[31]_i_1_n_0\
    );
\dbg_uart_tx_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^e\(0),
      D => dbg_uart_tx_count_uartwishbonebridge_rs232phytx_next_value0(3),
      Q => dbg_uart_tx_count_reg(3),
      R => \dbg_uart_tx_phase[31]_i_1_n_0\
    );
\dbg_uart_tx_data[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dbg_uart_tx_data_reg_n_0_[1]\,
      I1 => \^uartwishbonebridge_rs232phytx_state\,
      I2 => \dbg_uart_tx_data[0]_i_2_n_0\,
      O => dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2(0)
    );
\dbg_uart_tx_data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => dbg_uart_data(24),
      I1 => dbg_uart_data(16),
      I2 => dbg_uart_data(8),
      I3 => dbg_uart_bytes_count(1),
      I4 => dbg_uart_bytes_count(0),
      I5 => dbg_uart_data(0),
      O => \dbg_uart_tx_data[0]_i_2_n_0\
    );
\dbg_uart_tx_data[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dbg_uart_tx_data_reg_n_0_[2]\,
      I1 => \^uartwishbonebridge_rs232phytx_state\,
      I2 => \dbg_uart_tx_data[1]_i_2_n_0\,
      O => dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2(1)
    );
\dbg_uart_tx_data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => dbg_uart_data(25),
      I1 => dbg_uart_data(17),
      I2 => dbg_uart_data(9),
      I3 => dbg_uart_bytes_count(1),
      I4 => dbg_uart_bytes_count(0),
      I5 => dbg_uart_data(1),
      O => \dbg_uart_tx_data[1]_i_2_n_0\
    );
\dbg_uart_tx_data[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dbg_uart_tx_data_reg_n_0_[3]\,
      I1 => \^uartwishbonebridge_rs232phytx_state\,
      I2 => \dbg_uart_tx_data[2]_i_2_n_0\,
      O => dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2(2)
    );
\dbg_uart_tx_data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => dbg_uart_data(26),
      I1 => dbg_uart_data(18),
      I2 => dbg_uart_data(10),
      I3 => dbg_uart_bytes_count(1),
      I4 => dbg_uart_bytes_count(0),
      I5 => dbg_uart_data(2),
      O => \dbg_uart_tx_data[2]_i_2_n_0\
    );
\dbg_uart_tx_data[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dbg_uart_tx_data_reg_n_0_[4]\,
      I1 => \^uartwishbonebridge_rs232phytx_state\,
      I2 => \dbg_uart_tx_data[3]_i_2_n_0\,
      O => dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2(3)
    );
\dbg_uart_tx_data[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => dbg_uart_data(27),
      I1 => dbg_uart_data(19),
      I2 => dbg_uart_data(11),
      I3 => dbg_uart_bytes_count(1),
      I4 => dbg_uart_bytes_count(0),
      I5 => dbg_uart_data(3),
      O => \dbg_uart_tx_data[3]_i_2_n_0\
    );
\dbg_uart_tx_data[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dbg_uart_tx_data_reg_n_0_[5]\,
      I1 => \^uartwishbonebridge_rs232phytx_state\,
      I2 => \dbg_uart_tx_data[4]_i_2_n_0\,
      O => dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2(4)
    );
\dbg_uart_tx_data[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => dbg_uart_data(28),
      I1 => dbg_uart_data(20),
      I2 => dbg_uart_data(12),
      I3 => dbg_uart_bytes_count(1),
      I4 => dbg_uart_bytes_count(0),
      I5 => dbg_uart_data(4),
      O => \dbg_uart_tx_data[4]_i_2_n_0\
    );
\dbg_uart_tx_data[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dbg_uart_tx_data_reg_n_0_[6]\,
      I1 => \^uartwishbonebridge_rs232phytx_state\,
      I2 => \dbg_uart_tx_data[5]_i_2_n_0\,
      O => dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2(5)
    );
\dbg_uart_tx_data[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => dbg_uart_data(29),
      I1 => dbg_uart_data(21),
      I2 => dbg_uart_data(13),
      I3 => dbg_uart_bytes_count(1),
      I4 => dbg_uart_bytes_count(0),
      I5 => dbg_uart_data(5),
      O => \dbg_uart_tx_data[5]_i_2_n_0\
    );
\dbg_uart_tx_data[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dbg_uart_tx_data_reg_n_0_[7]\,
      I1 => \^uartwishbonebridge_rs232phytx_state\,
      I2 => \dbg_uart_tx_data[6]_i_2_n_0\,
      O => dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2(6)
    );
\dbg_uart_tx_data[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => dbg_uart_data(30),
      I1 => dbg_uart_data(22),
      I2 => dbg_uart_data(14),
      I3 => dbg_uart_bytes_count(1),
      I4 => dbg_uart_bytes_count(0),
      I5 => dbg_uart_data(6),
      O => \dbg_uart_tx_data[6]_i_2_n_0\
    );
\dbg_uart_tx_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF400040"
    )
        port map (
      I0 => \^uartwishbonebridge_state\(0),
      I1 => \^uartwishbonebridge_state\(2),
      I2 => \^uartwishbonebridge_state\(1),
      I3 => \^uartwishbonebridge_rs232phytx_state\,
      I4 => \^e\(0),
      O => dbg_uart_tx_data0
    );
\dbg_uart_tx_data[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F888FFFF"
    )
        port map (
      I0 => \^uartwishbonebridge_rs232phytx_state\,
      I1 => \^e\(0),
      I2 => \dbg_uart_words_count[7]_i_4_n_0\,
      I3 => dbg_uart_data(7),
      I4 => \dbg_uart_tx_data[7]_i_3_n_0\,
      O => dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2(7)
    );
\dbg_uart_tx_data[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F053FF53"
    )
        port map (
      I0 => dbg_uart_data(15),
      I1 => dbg_uart_data(31),
      I2 => dbg_uart_bytes_count(1),
      I3 => dbg_uart_bytes_count(0),
      I4 => dbg_uart_data(23),
      O => \dbg_uart_tx_data[7]_i_3_n_0\
    );
\dbg_uart_tx_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_tx_data0,
      D => dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2(0),
      Q => \dbg_uart_tx_data_reg[0]_0\(0),
      R => \^int_rst\
    );
\dbg_uart_tx_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_tx_data0,
      D => dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2(1),
      Q => \dbg_uart_tx_data_reg_n_0_[1]\,
      R => \^int_rst\
    );
\dbg_uart_tx_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_tx_data0,
      D => dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2(2),
      Q => \dbg_uart_tx_data_reg_n_0_[2]\,
      R => \^int_rst\
    );
\dbg_uart_tx_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_tx_data0,
      D => dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2(3),
      Q => \dbg_uart_tx_data_reg_n_0_[3]\,
      R => \^int_rst\
    );
\dbg_uart_tx_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_tx_data0,
      D => dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2(4),
      Q => \dbg_uart_tx_data_reg_n_0_[4]\,
      R => \^int_rst\
    );
\dbg_uart_tx_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_tx_data0,
      D => dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2(5),
      Q => \dbg_uart_tx_data_reg_n_0_[5]\,
      R => \^int_rst\
    );
\dbg_uart_tx_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_tx_data0,
      D => dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2(6),
      Q => \dbg_uart_tx_data_reg_n_0_[6]\,
      R => \^int_rst\
    );
\dbg_uart_tx_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_tx_data0,
      D => dbg_uart_tx_data_uartwishbonebridge_rs232phytx_next_value2(7),
      Q => \dbg_uart_tx_data_reg_n_0_[7]\,
      R => \^int_rst\
    );
\dbg_uart_tx_phase[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \dbg_uart_tx_phase_reg_n_0_[0]\,
      I1 => \^uartwishbonebridge_rs232phytx_state\,
      O => \dbg_uart_tx_phase[0]_i_1_n_0\
    );
\dbg_uart_tx_phase[10]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dbg_uart_tx_phase_reg_n_0_[12]\,
      O => \dbg_uart_tx_phase[10]_i_2_n_0\
    );
\dbg_uart_tx_phase[10]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dbg_uart_tx_phase_reg_n_0_[11]\,
      O => \dbg_uart_tx_phase[10]_i_3_n_0\
    );
\dbg_uart_tx_phase[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \dbg_uart_tx_phase_reg[10]_i_1_n_5\,
      I1 => \^uartwishbonebridge_rs232phytx_state\,
      O => \dbg_uart_tx_phase[11]_i_1_n_0\
    );
\dbg_uart_tx_phase[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \dbg_uart_tx_phase_reg[10]_i_1_n_4\,
      I1 => \^uartwishbonebridge_rs232phytx_state\,
      O => \dbg_uart_tx_phase[12]_i_1_n_0\
    );
\dbg_uart_tx_phase[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \dbg_uart_tx_phase_reg[16]_i_1_n_7\,
      I1 => \^uartwishbonebridge_rs232phytx_state\,
      O => \dbg_uart_tx_phase[13]_i_1_n_0\
    );
\dbg_uart_tx_phase[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \dbg_uart_tx_phase_reg[16]_i_1_n_6\,
      I1 => \^uartwishbonebridge_rs232phytx_state\,
      O => \dbg_uart_tx_phase[14]_i_1_n_0\
    );
\dbg_uart_tx_phase[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \dbg_uart_tx_phase_reg[16]_i_1_n_5\,
      I1 => \^uartwishbonebridge_rs232phytx_state\,
      O => \dbg_uart_tx_phase[15]_i_1_n_0\
    );
\dbg_uart_tx_phase[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dbg_uart_tx_phase_reg_n_0_[15]\,
      O => \dbg_uart_tx_phase[16]_i_2_n_0\
    );
\dbg_uart_tx_phase[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dbg_uart_tx_phase_reg_n_0_[14]\,
      O => \dbg_uart_tx_phase[16]_i_3_n_0\
    );
\dbg_uart_tx_phase[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dbg_uart_tx_phase_reg_n_0_[13]\,
      O => \dbg_uart_tx_phase[16]_i_4_n_0\
    );
\dbg_uart_tx_phase[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \dbg_uart_tx_phase_reg[19]_i_1_n_7\,
      I1 => \^uartwishbonebridge_rs232phytx_state\,
      O => \dbg_uart_tx_phase[17]_i_1_n_0\
    );
\dbg_uart_tx_phase[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dbg_uart_tx_phase_reg_n_0_[20]\,
      O => \dbg_uart_tx_phase[19]_i_2_n_0\
    );
\dbg_uart_tx_phase[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dbg_uart_tx_phase_reg_n_0_[17]\,
      O => \dbg_uart_tx_phase[19]_i_3_n_0\
    );
\dbg_uart_tx_phase[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \dbg_uart_tx_phase_reg[4]_i_1_n_7\,
      I1 => \^uartwishbonebridge_rs232phytx_state\,
      O => \dbg_uart_tx_phase[1]_i_1_n_0\
    );
\dbg_uart_tx_phase[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \dbg_uart_tx_phase_reg[19]_i_1_n_4\,
      I1 => \^uartwishbonebridge_rs232phytx_state\,
      O => \dbg_uart_tx_phase[20]_i_1_n_0\
    );
\dbg_uart_tx_phase[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \dbg_uart_tx_phase_reg[24]_i_1_n_7\,
      I1 => \^uartwishbonebridge_rs232phytx_state\,
      O => \dbg_uart_tx_phase[21]_i_1_n_0\
    );
\dbg_uart_tx_phase[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \dbg_uart_tx_phase_reg[24]_i_1_n_6\,
      I1 => \^uartwishbonebridge_rs232phytx_state\,
      O => \dbg_uart_tx_phase[22]_i_1_n_0\
    );
\dbg_uart_tx_phase[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \dbg_uart_tx_phase_reg[24]_i_1_n_5\,
      I1 => \^uartwishbonebridge_rs232phytx_state\,
      O => \dbg_uart_tx_phase[23]_i_1_n_0\
    );
\dbg_uart_tx_phase[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dbg_uart_tx_phase_reg_n_0_[23]\,
      O => \dbg_uart_tx_phase[24]_i_2_n_0\
    );
\dbg_uart_tx_phase[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dbg_uart_tx_phase_reg_n_0_[22]\,
      O => \dbg_uart_tx_phase[24]_i_3_n_0\
    );
\dbg_uart_tx_phase[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dbg_uart_tx_phase_reg_n_0_[21]\,
      O => \dbg_uart_tx_phase[24]_i_4_n_0\
    );
\dbg_uart_tx_phase[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \dbg_uart_tx_phase_reg[28]_i_1_n_7\,
      I1 => \^uartwishbonebridge_rs232phytx_state\,
      O => \dbg_uart_tx_phase[25]_i_1_n_0\
    );
\dbg_uart_tx_phase[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dbg_uart_tx_phase_reg_n_0_[25]\,
      O => \dbg_uart_tx_phase[28]_i_2_n_0\
    );
\dbg_uart_tx_phase[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \dbg_uart_tx_phase_reg[4]_i_1_n_6\,
      I1 => \^uartwishbonebridge_rs232phytx_state\,
      O => \dbg_uart_tx_phase[2]_i_1_n_0\
    );
\dbg_uart_tx_phase[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^int_rst\,
      I1 => \^uartwishbonebridge_rs232phytx_state\,
      O => \dbg_uart_tx_phase[31]_i_1_n_0\
    );
\dbg_uart_tx_phase[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dbg_uart_tx_phase_reg_n_0_[2]\,
      O => \dbg_uart_tx_phase[4]_i_2_n_0\
    );
\dbg_uart_tx_phase[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dbg_uart_tx_phase_reg_n_0_[1]\,
      O => \dbg_uart_tx_phase[4]_i_3_n_0\
    );
\dbg_uart_tx_phase[6]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dbg_uart_tx_phase_reg_n_0_[8]\,
      O => \dbg_uart_tx_phase[6]_i_2_n_0\
    );
\dbg_uart_tx_phase[6]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dbg_uart_tx_phase_reg_n_0_[7]\,
      O => \dbg_uart_tx_phase[6]_i_3_n_0\
    );
\dbg_uart_tx_phase[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \dbg_uart_tx_phase_reg[6]_i_1_n_5\,
      I1 => \^uartwishbonebridge_rs232phytx_state\,
      O => \dbg_uart_tx_phase[7]_i_1_n_0\
    );
\dbg_uart_tx_phase[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \dbg_uart_tx_phase_reg[6]_i_1_n_4\,
      I1 => \^uartwishbonebridge_rs232phytx_state\,
      O => \dbg_uart_tx_phase[8]_i_1_n_0\
    );
\dbg_uart_tx_phase_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_tx_phase[0]_i_1_n_0\,
      Q => \dbg_uart_tx_phase_reg_n_0_[0]\,
      R => \^int_rst\
    );
\dbg_uart_tx_phase_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_tx_phase_reg[10]_i_1_n_6\,
      Q => \dbg_uart_tx_phase_reg_n_0_[10]\,
      R => \dbg_uart_tx_phase[31]_i_1_n_0\
    );
\dbg_uart_tx_phase_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbg_uart_tx_phase_reg[6]_i_1_n_0\,
      CO(3) => \dbg_uart_tx_phase_reg[10]_i_1_n_0\,
      CO(2) => \dbg_uart_tx_phase_reg[10]_i_1_n_1\,
      CO(1) => \dbg_uart_tx_phase_reg[10]_i_1_n_2\,
      CO(0) => \dbg_uart_tx_phase_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dbg_uart_tx_phase_reg_n_0_[12]\,
      DI(2) => \dbg_uart_tx_phase_reg_n_0_[11]\,
      DI(1 downto 0) => B"00",
      O(3) => \dbg_uart_tx_phase_reg[10]_i_1_n_4\,
      O(2) => \dbg_uart_tx_phase_reg[10]_i_1_n_5\,
      O(1) => \dbg_uart_tx_phase_reg[10]_i_1_n_6\,
      O(0) => \dbg_uart_tx_phase_reg[10]_i_1_n_7\,
      S(3) => \dbg_uart_tx_phase[10]_i_2_n_0\,
      S(2) => \dbg_uart_tx_phase[10]_i_3_n_0\,
      S(1) => \dbg_uart_tx_phase_reg_n_0_[10]\,
      S(0) => \dbg_uart_tx_phase_reg_n_0_[9]\
    );
\dbg_uart_tx_phase_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_tx_phase[11]_i_1_n_0\,
      Q => \dbg_uart_tx_phase_reg_n_0_[11]\,
      R => \^int_rst\
    );
\dbg_uart_tx_phase_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_tx_phase[12]_i_1_n_0\,
      Q => \dbg_uart_tx_phase_reg_n_0_[12]\,
      R => \^int_rst\
    );
\dbg_uart_tx_phase_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_tx_phase[13]_i_1_n_0\,
      Q => \dbg_uart_tx_phase_reg_n_0_[13]\,
      R => \^int_rst\
    );
\dbg_uart_tx_phase_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_tx_phase[14]_i_1_n_0\,
      Q => \dbg_uart_tx_phase_reg_n_0_[14]\,
      R => \^int_rst\
    );
\dbg_uart_tx_phase_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_tx_phase[15]_i_1_n_0\,
      Q => \dbg_uart_tx_phase_reg_n_0_[15]\,
      R => \^int_rst\
    );
\dbg_uart_tx_phase_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_tx_phase_reg[16]_i_1_n_4\,
      Q => \dbg_uart_tx_phase_reg_n_0_[16]\,
      R => \dbg_uart_tx_phase[31]_i_1_n_0\
    );
\dbg_uart_tx_phase_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbg_uart_tx_phase_reg[10]_i_1_n_0\,
      CO(3) => \dbg_uart_tx_phase_reg[16]_i_1_n_0\,
      CO(2) => \dbg_uart_tx_phase_reg[16]_i_1_n_1\,
      CO(1) => \dbg_uart_tx_phase_reg[16]_i_1_n_2\,
      CO(0) => \dbg_uart_tx_phase_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \dbg_uart_tx_phase_reg_n_0_[15]\,
      DI(1) => \dbg_uart_tx_phase_reg_n_0_[14]\,
      DI(0) => \dbg_uart_tx_phase_reg_n_0_[13]\,
      O(3) => \dbg_uart_tx_phase_reg[16]_i_1_n_4\,
      O(2) => \dbg_uart_tx_phase_reg[16]_i_1_n_5\,
      O(1) => \dbg_uart_tx_phase_reg[16]_i_1_n_6\,
      O(0) => \dbg_uart_tx_phase_reg[16]_i_1_n_7\,
      S(3) => \dbg_uart_tx_phase_reg_n_0_[16]\,
      S(2) => \dbg_uart_tx_phase[16]_i_2_n_0\,
      S(1) => \dbg_uart_tx_phase[16]_i_3_n_0\,
      S(0) => \dbg_uart_tx_phase[16]_i_4_n_0\
    );
\dbg_uart_tx_phase_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_tx_phase[17]_i_1_n_0\,
      Q => \dbg_uart_tx_phase_reg_n_0_[17]\,
      R => \^int_rst\
    );
\dbg_uart_tx_phase_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_tx_phase_reg[19]_i_1_n_6\,
      Q => \dbg_uart_tx_phase_reg_n_0_[18]\,
      R => \dbg_uart_tx_phase[31]_i_1_n_0\
    );
\dbg_uart_tx_phase_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_tx_phase_reg[19]_i_1_n_5\,
      Q => \dbg_uart_tx_phase_reg_n_0_[19]\,
      R => \dbg_uart_tx_phase[31]_i_1_n_0\
    );
\dbg_uart_tx_phase_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbg_uart_tx_phase_reg[16]_i_1_n_0\,
      CO(3) => \dbg_uart_tx_phase_reg[19]_i_1_n_0\,
      CO(2) => \dbg_uart_tx_phase_reg[19]_i_1_n_1\,
      CO(1) => \dbg_uart_tx_phase_reg[19]_i_1_n_2\,
      CO(0) => \dbg_uart_tx_phase_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dbg_uart_tx_phase_reg_n_0_[20]\,
      DI(2 downto 1) => B"00",
      DI(0) => \dbg_uart_tx_phase_reg_n_0_[17]\,
      O(3) => \dbg_uart_tx_phase_reg[19]_i_1_n_4\,
      O(2) => \dbg_uart_tx_phase_reg[19]_i_1_n_5\,
      O(1) => \dbg_uart_tx_phase_reg[19]_i_1_n_6\,
      O(0) => \dbg_uart_tx_phase_reg[19]_i_1_n_7\,
      S(3) => \dbg_uart_tx_phase[19]_i_2_n_0\,
      S(2) => \dbg_uart_tx_phase_reg_n_0_[19]\,
      S(1) => \dbg_uart_tx_phase_reg_n_0_[18]\,
      S(0) => \dbg_uart_tx_phase[19]_i_3_n_0\
    );
\dbg_uart_tx_phase_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_tx_phase[1]_i_1_n_0\,
      Q => \dbg_uart_tx_phase_reg_n_0_[1]\,
      R => \^int_rst\
    );
\dbg_uart_tx_phase_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_tx_phase[20]_i_1_n_0\,
      Q => \dbg_uart_tx_phase_reg_n_0_[20]\,
      R => \^int_rst\
    );
\dbg_uart_tx_phase_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_tx_phase[21]_i_1_n_0\,
      Q => \dbg_uart_tx_phase_reg_n_0_[21]\,
      R => \^int_rst\
    );
\dbg_uart_tx_phase_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_tx_phase[22]_i_1_n_0\,
      Q => \dbg_uart_tx_phase_reg_n_0_[22]\,
      R => \^int_rst\
    );
\dbg_uart_tx_phase_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_tx_phase[23]_i_1_n_0\,
      Q => \dbg_uart_tx_phase_reg_n_0_[23]\,
      R => \^int_rst\
    );
\dbg_uart_tx_phase_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_tx_phase_reg[24]_i_1_n_4\,
      Q => \dbg_uart_tx_phase_reg_n_0_[24]\,
      R => \dbg_uart_tx_phase[31]_i_1_n_0\
    );
\dbg_uart_tx_phase_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbg_uart_tx_phase_reg[19]_i_1_n_0\,
      CO(3) => \dbg_uart_tx_phase_reg[24]_i_1_n_0\,
      CO(2) => \dbg_uart_tx_phase_reg[24]_i_1_n_1\,
      CO(1) => \dbg_uart_tx_phase_reg[24]_i_1_n_2\,
      CO(0) => \dbg_uart_tx_phase_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \dbg_uart_tx_phase_reg_n_0_[23]\,
      DI(1) => \dbg_uart_tx_phase_reg_n_0_[22]\,
      DI(0) => \dbg_uart_tx_phase_reg_n_0_[21]\,
      O(3) => \dbg_uart_tx_phase_reg[24]_i_1_n_4\,
      O(2) => \dbg_uart_tx_phase_reg[24]_i_1_n_5\,
      O(1) => \dbg_uart_tx_phase_reg[24]_i_1_n_6\,
      O(0) => \dbg_uart_tx_phase_reg[24]_i_1_n_7\,
      S(3) => \dbg_uart_tx_phase_reg_n_0_[24]\,
      S(2) => \dbg_uart_tx_phase[24]_i_2_n_0\,
      S(1) => \dbg_uart_tx_phase[24]_i_3_n_0\,
      S(0) => \dbg_uart_tx_phase[24]_i_4_n_0\
    );
\dbg_uart_tx_phase_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_tx_phase[25]_i_1_n_0\,
      Q => \dbg_uart_tx_phase_reg_n_0_[25]\,
      R => \^int_rst\
    );
\dbg_uart_tx_phase_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_tx_phase_reg[28]_i_1_n_6\,
      Q => \dbg_uart_tx_phase_reg_n_0_[26]\,
      R => \dbg_uart_tx_phase[31]_i_1_n_0\
    );
\dbg_uart_tx_phase_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_tx_phase_reg[28]_i_1_n_5\,
      Q => \dbg_uart_tx_phase_reg_n_0_[27]\,
      R => \dbg_uart_tx_phase[31]_i_1_n_0\
    );
\dbg_uart_tx_phase_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_tx_phase_reg[28]_i_1_n_4\,
      Q => \dbg_uart_tx_phase_reg_n_0_[28]\,
      R => \dbg_uart_tx_phase[31]_i_1_n_0\
    );
\dbg_uart_tx_phase_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbg_uart_tx_phase_reg[24]_i_1_n_0\,
      CO(3) => \dbg_uart_tx_phase_reg[28]_i_1_n_0\,
      CO(2) => \dbg_uart_tx_phase_reg[28]_i_1_n_1\,
      CO(1) => \dbg_uart_tx_phase_reg[28]_i_1_n_2\,
      CO(0) => \dbg_uart_tx_phase_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \dbg_uart_tx_phase_reg_n_0_[25]\,
      O(3) => \dbg_uart_tx_phase_reg[28]_i_1_n_4\,
      O(2) => \dbg_uart_tx_phase_reg[28]_i_1_n_5\,
      O(1) => \dbg_uart_tx_phase_reg[28]_i_1_n_6\,
      O(0) => \dbg_uart_tx_phase_reg[28]_i_1_n_7\,
      S(3) => \dbg_uart_tx_phase_reg_n_0_[28]\,
      S(2) => \dbg_uart_tx_phase_reg_n_0_[27]\,
      S(1) => \dbg_uart_tx_phase_reg_n_0_[26]\,
      S(0) => \dbg_uart_tx_phase[28]_i_2_n_0\
    );
\dbg_uart_tx_phase_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_tx_phase_reg[31]_i_2_n_7\,
      Q => \dbg_uart_tx_phase_reg_n_0_[29]\,
      R => \dbg_uart_tx_phase[31]_i_1_n_0\
    );
\dbg_uart_tx_phase_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_tx_phase[2]_i_1_n_0\,
      Q => \dbg_uart_tx_phase_reg_n_0_[2]\,
      R => \^int_rst\
    );
\dbg_uart_tx_phase_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_tx_phase_reg[31]_i_2_n_6\,
      Q => \dbg_uart_tx_phase_reg_n_0_[30]\,
      R => \dbg_uart_tx_phase[31]_i_1_n_0\
    );
\dbg_uart_tx_phase_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_tx_phase_reg[31]_i_2_n_5\,
      Q => \dbg_uart_tx_phase_reg_n_0_[31]\,
      R => \dbg_uart_tx_phase[31]_i_1_n_0\
    );
\dbg_uart_tx_phase_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbg_uart_tx_phase_reg[28]_i_1_n_0\,
      CO(3) => \dbg_uart_tx_phase_reg[31]_i_2_n_0\,
      CO(2) => \NLW_dbg_uart_tx_phase_reg[31]_i_2_CO_UNCONNECTED\(2),
      CO(1) => \dbg_uart_tx_phase_reg[31]_i_2_n_2\,
      CO(0) => \dbg_uart_tx_phase_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_dbg_uart_tx_phase_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2) => \dbg_uart_tx_phase_reg[31]_i_2_n_5\,
      O(1) => \dbg_uart_tx_phase_reg[31]_i_2_n_6\,
      O(0) => \dbg_uart_tx_phase_reg[31]_i_2_n_7\,
      S(3) => '1',
      S(2) => \dbg_uart_tx_phase_reg_n_0_[31]\,
      S(1) => \dbg_uart_tx_phase_reg_n_0_[30]\,
      S(0) => \dbg_uart_tx_phase_reg_n_0_[29]\
    );
\dbg_uart_tx_phase_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_tx_phase_reg[4]_i_1_n_5\,
      Q => \dbg_uart_tx_phase_reg_n_0_[3]\,
      R => \dbg_uart_tx_phase[31]_i_1_n_0\
    );
\dbg_uart_tx_phase_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_tx_phase_reg[4]_i_1_n_4\,
      Q => \dbg_uart_tx_phase_reg_n_0_[4]\,
      R => \dbg_uart_tx_phase[31]_i_1_n_0\
    );
\dbg_uart_tx_phase_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dbg_uart_tx_phase_reg[4]_i_1_n_0\,
      CO(2) => \dbg_uart_tx_phase_reg[4]_i_1_n_1\,
      CO(1) => \dbg_uart_tx_phase_reg[4]_i_1_n_2\,
      CO(0) => \dbg_uart_tx_phase_reg[4]_i_1_n_3\,
      CYINIT => \dbg_uart_tx_phase_reg_n_0_[0]\,
      DI(3 downto 2) => B"00",
      DI(1) => \dbg_uart_tx_phase_reg_n_0_[2]\,
      DI(0) => \dbg_uart_tx_phase_reg_n_0_[1]\,
      O(3) => \dbg_uart_tx_phase_reg[4]_i_1_n_4\,
      O(2) => \dbg_uart_tx_phase_reg[4]_i_1_n_5\,
      O(1) => \dbg_uart_tx_phase_reg[4]_i_1_n_6\,
      O(0) => \dbg_uart_tx_phase_reg[4]_i_1_n_7\,
      S(3) => \dbg_uart_tx_phase_reg_n_0_[4]\,
      S(2) => \dbg_uart_tx_phase_reg_n_0_[3]\,
      S(1) => \dbg_uart_tx_phase[4]_i_2_n_0\,
      S(0) => \dbg_uart_tx_phase[4]_i_3_n_0\
    );
\dbg_uart_tx_phase_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_tx_phase_reg[6]_i_1_n_7\,
      Q => \dbg_uart_tx_phase_reg_n_0_[5]\,
      R => \dbg_uart_tx_phase[31]_i_1_n_0\
    );
\dbg_uart_tx_phase_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_tx_phase_reg[6]_i_1_n_6\,
      Q => \dbg_uart_tx_phase_reg_n_0_[6]\,
      R => \dbg_uart_tx_phase[31]_i_1_n_0\
    );
\dbg_uart_tx_phase_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dbg_uart_tx_phase_reg[4]_i_1_n_0\,
      CO(3) => \dbg_uart_tx_phase_reg[6]_i_1_n_0\,
      CO(2) => \dbg_uart_tx_phase_reg[6]_i_1_n_1\,
      CO(1) => \dbg_uart_tx_phase_reg[6]_i_1_n_2\,
      CO(0) => \dbg_uart_tx_phase_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dbg_uart_tx_phase_reg_n_0_[8]\,
      DI(2) => \dbg_uart_tx_phase_reg_n_0_[7]\,
      DI(1 downto 0) => B"00",
      O(3) => \dbg_uart_tx_phase_reg[6]_i_1_n_4\,
      O(2) => \dbg_uart_tx_phase_reg[6]_i_1_n_5\,
      O(1) => \dbg_uart_tx_phase_reg[6]_i_1_n_6\,
      O(0) => \dbg_uart_tx_phase_reg[6]_i_1_n_7\,
      S(3) => \dbg_uart_tx_phase[6]_i_2_n_0\,
      S(2) => \dbg_uart_tx_phase[6]_i_3_n_0\,
      S(1) => \dbg_uart_tx_phase_reg_n_0_[6]\,
      S(0) => \dbg_uart_tx_phase_reg_n_0_[5]\
    );
\dbg_uart_tx_phase_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_tx_phase[7]_i_1_n_0\,
      Q => \dbg_uart_tx_phase_reg_n_0_[7]\,
      R => \^int_rst\
    );
\dbg_uart_tx_phase_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_tx_phase[8]_i_1_n_0\,
      Q => \dbg_uart_tx_phase_reg_n_0_[8]\,
      R => \^int_rst\
    );
\dbg_uart_tx_phase_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_tx_phase_reg[10]_i_1_n_7\,
      Q => \dbg_uart_tx_phase_reg_n_0_[9]\,
      R => \dbg_uart_tx_phase[31]_i_1_n_0\
    );
dbg_uart_tx_tick_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \dbg_uart_tx_phase_reg[31]_i_2_n_0\,
      Q => \^e\(0),
      R => \dbg_uart_tx_phase[31]_i_1_n_0\
    );
\dbg_uart_words_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dbg_uart_words_count[7]_i_5_n_0\,
      I1 => dbg_uart_words_count(0),
      O => dbg_uart_words_count_uartwishbonebridge_next_value1(0)
    );
\dbg_uart_words_count[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \dbg_uart_words_count[7]_i_5_n_0\,
      I1 => dbg_uart_words_count(1),
      I2 => dbg_uart_words_count(0),
      O => dbg_uart_words_count_uartwishbonebridge_next_value1(1)
    );
\dbg_uart_words_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \dbg_uart_words_count[7]_i_5_n_0\,
      I1 => dbg_uart_words_count(0),
      I2 => dbg_uart_words_count(1),
      I3 => dbg_uart_words_count(2),
      O => dbg_uart_words_count_uartwishbonebridge_next_value1(2)
    );
\dbg_uart_words_count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \dbg_uart_words_count[7]_i_5_n_0\,
      I1 => dbg_uart_words_count(1),
      I2 => dbg_uart_words_count(0),
      I3 => dbg_uart_words_count(2),
      I4 => dbg_uart_words_count(3),
      O => dbg_uart_words_count_uartwishbonebridge_next_value1(3)
    );
\dbg_uart_words_count[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \dbg_uart_words_count[7]_i_5_n_0\,
      I1 => dbg_uart_words_count(2),
      I2 => dbg_uart_words_count(0),
      I3 => dbg_uart_words_count(1),
      I4 => dbg_uart_words_count(3),
      I5 => dbg_uart_words_count(4),
      O => dbg_uart_words_count_uartwishbonebridge_next_value1(4)
    );
\dbg_uart_words_count[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \dbg_uart_words_count[7]_i_5_n_0\,
      I1 => \dbg_uart_words_count[5]_i_2_n_0\,
      I2 => dbg_uart_words_count(5),
      O => dbg_uart_words_count_uartwishbonebridge_next_value1(5)
    );
\dbg_uart_words_count[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => dbg_uart_words_count(3),
      I1 => dbg_uart_words_count(1),
      I2 => dbg_uart_words_count(0),
      I3 => dbg_uart_words_count(2),
      I4 => dbg_uart_words_count(4),
      O => \dbg_uart_words_count[5]_i_2_n_0\
    );
\dbg_uart_words_count[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \dbg_uart_words_count[7]_i_5_n_0\,
      I1 => \dbg_uart_words_count[7]_i_6_n_0\,
      I2 => dbg_uart_words_count(6),
      O => dbg_uart_words_count_uartwishbonebridge_next_value1(6)
    );
\dbg_uart_words_count[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0D7575757"
    )
        port map (
      I0 => \dbg_uart_words_count[7]_i_3_n_0\,
      I1 => \^uartwishbonebridge_state\(2),
      I2 => \^uartwishbonebridge_state\(1),
      I3 => \dbg_uart_words_count[7]_i_4_n_0\,
      I4 => \^dbg_uart_tx_count_reg[1]_0\,
      I5 => \^uartwishbonebridge_state\(0),
      O => dbg_uart_words_count_uartwishbonebridge_next_value_ce1
    );
\dbg_uart_words_count[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \dbg_uart_words_count[7]_i_5_n_0\,
      I1 => dbg_uart_words_count(6),
      I2 => \dbg_uart_words_count[7]_i_6_n_0\,
      I3 => dbg_uart_words_count(7),
      O => dbg_uart_words_count_uartwishbonebridge_next_value1(7)
    );
\dbg_uart_words_count[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => VexRiscv_n_87,
      I1 => grant_reg(1),
      I2 => \^uartwishbonebridge_state\(1),
      O => \dbg_uart_words_count[7]_i_3_n_0\
    );
\dbg_uart_words_count[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dbg_uart_bytes_count(0),
      I1 => dbg_uart_bytes_count(1),
      O => \dbg_uart_words_count[7]_i_4_n_0\
    );
\dbg_uart_words_count[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5444444444444444"
    )
        port map (
      I0 => \^uartwishbonebridge_state\(0),
      I1 => \dbg_uart_data[31]_i_3_n_0\,
      I2 => \^uartwishbonebridge_state\(2),
      I3 => \^uartwishbonebridge_state\(1),
      I4 => \dbg_uart_words_count[7]_i_4_n_0\,
      I5 => \^dbg_uart_tx_count_reg[1]_0\,
      O => \dbg_uart_words_count[7]_i_5_n_0\
    );
\dbg_uart_words_count[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => dbg_uart_words_count(4),
      I1 => dbg_uart_words_count(2),
      I2 => dbg_uart_words_count(0),
      I3 => dbg_uart_words_count(1),
      I4 => dbg_uart_words_count(3),
      I5 => dbg_uart_words_count(5),
      O => \dbg_uart_words_count[7]_i_6_n_0\
    );
\dbg_uart_words_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_words_count_uartwishbonebridge_next_value_ce1,
      D => dbg_uart_words_count_uartwishbonebridge_next_value1(0),
      Q => dbg_uart_words_count(0),
      R => \^int_rst\
    );
\dbg_uart_words_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_words_count_uartwishbonebridge_next_value_ce1,
      D => dbg_uart_words_count_uartwishbonebridge_next_value1(1),
      Q => dbg_uart_words_count(1),
      R => \^int_rst\
    );
\dbg_uart_words_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_words_count_uartwishbonebridge_next_value_ce1,
      D => dbg_uart_words_count_uartwishbonebridge_next_value1(2),
      Q => dbg_uart_words_count(2),
      R => \^int_rst\
    );
\dbg_uart_words_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_words_count_uartwishbonebridge_next_value_ce1,
      D => dbg_uart_words_count_uartwishbonebridge_next_value1(3),
      Q => dbg_uart_words_count(3),
      R => \^int_rst\
    );
\dbg_uart_words_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_words_count_uartwishbonebridge_next_value_ce1,
      D => dbg_uart_words_count_uartwishbonebridge_next_value1(4),
      Q => dbg_uart_words_count(4),
      R => \^int_rst\
    );
\dbg_uart_words_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_words_count_uartwishbonebridge_next_value_ce1,
      D => dbg_uart_words_count_uartwishbonebridge_next_value1(5),
      Q => dbg_uart_words_count(5),
      R => \^int_rst\
    );
\dbg_uart_words_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_words_count_uartwishbonebridge_next_value_ce1,
      D => dbg_uart_words_count_uartwishbonebridge_next_value1(6),
      Q => dbg_uart_words_count(6),
      R => \^int_rst\
    );
\dbg_uart_words_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => dbg_uart_words_count_uartwishbonebridge_next_value_ce1,
      D => dbg_uart_words_count_uartwishbonebridge_next_value1(7),
      Q => dbg_uart_words_count(7),
      R => \^int_rst\
    );
debug_mode_storage_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => debug_mode_storage_reg_1,
      Q => \^debug_mode_storage_reg_0\,
      R => \^int_rst\
    );
debug_oeb_storage_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => debug_oeb_storage_reg_0,
      Q => \^debug_oeb\,
      R => \^int_rst\
    );
dff2_bus_ack_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => dff2_bus_ack0,
      Q => dff2_bus_ack,
      R => \^int_rst\
    );
dff_bus_ack_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => dff_bus_ack0,
      Q => dff_bus_ack,
      R => \^int_rst\
    );
flash_clk_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_litespisdrphycore_clk,
      Q => flash_clk,
      R => '0'
    );
flash_csb_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB8"
    )
        port map (
      I0 => mprj_i(1),
      I1 => pass_thru_mgmt_delay,
      I2 => mgmtsoc_litespisdrphycore_count_reg(3),
      I3 => mgmtsoc_litespisdrphycore_count_reg(2),
      I4 => mgmtsoc_litespisdrphycore_count_reg(0),
      I5 => mgmtsoc_litespisdrphycore_count_reg(1),
      O => flash_csb
    );
flash_io0_do_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80AAAAAA80AA80"
    )
        port map (
      I0 => flash_io0_do_i_2_n_0,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[28]\,
      I2 => litespi_tx_mux_source_payload_width(2),
      I3 => flash_io0_do_i_3_n_0,
      I4 => p_0_out(0),
      I5 => data0,
      O => mgmtsoc_litespisdrphycore_dq_o
    );
flash_io0_do_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00070778"
    )
        port map (
      I0 => litespi_grant_reg_rep_n_0,
      I1 => mgmtsoc_master_tx_fifo_source_payload_width(3),
      I2 => litespi_tx_mux_source_payload_width(0),
      I3 => litespi_tx_mux_source_payload_width(1),
      I4 => litespi_tx_mux_source_payload_width(2),
      O => flash_io0_do_i_2_n_0
    );
flash_io0_do_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[24]\,
      I1 => mgmtsoc_master_tx_fifo_source_payload_width(3),
      I2 => \^litespi_grant\,
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(1),
      I4 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[30]\,
      O => flash_io0_do_i_3_n_0
    );
flash_io0_do_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88D8"
    )
        port map (
      I0 => \^litespi_grant\,
      I1 => mgmtsoc_master_tx_fifo_source_payload_width(0),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => litespi_tx_mux_source_payload_width(0)
    );
flash_io0_do_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_litespisdrphycore_dq_o,
      Q => flash_io0_do,
      R => '0'
    );
flash_io0_oeb_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FF55FF55C055FF"
    )
        port map (
      I0 => mgmtsoc_master_tx_fifo_source_payload_mask(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => litespi_grant_reg_rep_n_0,
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => flash_io0_oeb_i_1_n_0
    );
flash_io0_oeb_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => flash_io0_oeb_i_1_n_0,
      Q => flash_io0_oeb,
      R => '0'
    );
gpio_ien_storage_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpio_ien_storage_reg_0,
      Q => \^gpio_ien_storage\,
      R => \^int_rst\
    );
gpio_mode0_storage_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpio_mode0_storage_reg_1,
      Q => \^gpio_mode0_storage_reg_0\,
      R => \^int_rst\
    );
gpio_mode1_storage_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpio_mode1_storage_reg_1,
      Q => \^gpio_mode1_storage_reg_0\,
      R => \^int_rst\
    );
gpio_oe_storage_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpio_oe_storage_reg_0,
      Q => \^gpio_oe_storage\,
      R => \^int_rst\
    );
gpio_out_storage_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpio_out_storage_reg_1,
      Q => \^gpio_out_storage_reg_0\,
      R => \^int_rst\
    );
gpioin0_enable_storage_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpioin0_enable_storage_reg_0,
      Q => \^gpioin0_enable_storage\,
      R => \^int_rst\
    );
gpioin0_gpioin0_edge_storage_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpioin0_gpioin0_edge_storage_reg_0,
      Q => \^gpioin0_gpioin0_edge_storage\,
      R => \^int_rst\
    );
gpioin0_gpioin0_in_pads_n_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => multiregimpl131_regs1,
      Q => gpioin0_gpioin0_in_pads_n_d,
      R => \^int_rst\
    );
gpioin0_gpioin0_mode_storage_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpioin0_gpioin0_mode_storage_reg_0,
      Q => \^gpioin0_gpioin0_mode_storage\,
      R => \^int_rst\
    );
gpioin0_gpioin0_pending_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => multiregimpl131_regs1,
      I1 => \^gpioin0_gpioin0_edge_storage\,
      I2 => \^gpioin0_gpioin0_mode_storage\,
      I3 => gpioin0_gpioin0_in_pads_n_d,
      O => multiregimpl131_regs1_reg_0
    );
gpioin0_gpioin0_pending_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpioin0_gpioin0_pending_reg_0,
      Q => \^gpioin0_gpioin0_pending\,
      R => \^int_rst\
    );
gpioin0_gpioin0_trigger_d_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => gpioin0_gpioin0_in_pads_n_d,
      I1 => \^gpioin0_gpioin0_mode_storage\,
      I2 => \^gpioin0_gpioin0_edge_storage\,
      I3 => multiregimpl131_regs1,
      O => gpioin0_gpioin0_trigger
    );
gpioin0_gpioin0_trigger_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpioin0_gpioin0_trigger,
      Q => gpioin0_gpioin0_trigger_d,
      R => \^int_rst\
    );
gpioin0_pending_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpioin0_pending_r_reg_0,
      Q => gpioin0_pending_r,
      R => \^int_rst\
    );
gpioin0_pending_re_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => csrbank13_ev_pending_re,
      Q => gpioin0_pending_re,
      R => \^int_rst\
    );
gpioin1_enable_storage_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpioin1_enable_storage_reg_0,
      Q => \^gpioin1_enable_storage\,
      R => \^int_rst\
    );
gpioin1_gpioin1_edge_storage_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpioin1_gpioin1_edge_storage_reg_0,
      Q => \^gpioin1_gpioin1_edge_storage\,
      R => \^int_rst\
    );
gpioin1_gpioin1_mode_storage_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpioin1_gpioin1_mode_storage_reg_0,
      Q => \^gpioin1_gpioin1_mode_storage\,
      R => \^int_rst\
    );
gpioin1_gpioin1_pending_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpioin1_gpioin1_pending_reg_0,
      Q => \^gpioin1_gpioin1_pending\,
      R => \^int_rst\
    );
gpioin1_gpioin1_trigger_d_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gpioin1_gpioin1_edge_storage\,
      I1 => \^gpioin1_gpioin1_mode_storage\,
      O => gpioin1_gpioin1_trigger
    );
gpioin1_gpioin1_trigger_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpioin1_gpioin1_trigger,
      Q => gpioin1_gpioin1_trigger_d,
      R => \^int_rst\
    );
gpioin1_pending_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpioin1_pending_r_reg_0,
      Q => gpioin1_pending_r,
      R => \^int_rst\
    );
gpioin1_pending_re_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => csrbank14_ev_pending_re,
      Q => gpioin1_pending_re,
      R => \^int_rst\
    );
gpioin2_enable_storage_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpioin2_enable_storage_reg_0,
      Q => \^gpioin2_enable_storage\,
      R => \^int_rst\
    );
gpioin2_gpioin2_edge_storage_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpioin2_gpioin2_edge_storage_reg_0,
      Q => \^gpioin2_gpioin2_edge_storage\,
      R => \^int_rst\
    );
gpioin2_gpioin2_mode_storage_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpioin2_gpioin2_mode_storage_reg_0,
      Q => \^gpioin2_gpioin2_mode_storage\,
      R => \^int_rst\
    );
gpioin2_gpioin2_pending_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpioin2_gpioin2_pending_reg_0,
      Q => \^gpioin2_gpioin2_pending\,
      R => \^int_rst\
    );
gpioin2_gpioin2_trigger_d_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gpioin2_gpioin2_edge_storage\,
      I1 => \^gpioin2_gpioin2_mode_storage\,
      O => gpioin2_gpioin2_trigger
    );
gpioin2_gpioin2_trigger_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpioin2_gpioin2_trigger,
      Q => gpioin2_gpioin2_trigger_d,
      R => \^int_rst\
    );
gpioin2_pending_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpioin2_pending_r_reg_0,
      Q => gpioin2_pending_r,
      R => \^int_rst\
    );
gpioin2_pending_re_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => csrbank15_ev_pending_re,
      Q => gpioin2_pending_re,
      R => \^int_rst\
    );
gpioin3_enable_storage_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpioin3_enable_storage_reg_0,
      Q => \^gpioin3_enable_storage\,
      R => \^int_rst\
    );
gpioin3_gpioin3_edge_storage_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpioin3_gpioin3_edge_storage_reg_0,
      Q => \^gpioin3_gpioin3_edge_storage\,
      R => \^int_rst\
    );
gpioin3_gpioin3_in_pads_n_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => multiregimpl134_regs1,
      Q => gpioin3_gpioin3_in_pads_n_d,
      R => \^int_rst\
    );
gpioin3_gpioin3_mode_storage_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpioin3_gpioin3_mode_storage_reg_0,
      Q => \^gpioin3_gpioin3_mode_storage\,
      R => \^int_rst\
    );
gpioin3_gpioin3_pending_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => multiregimpl134_regs1,
      I1 => \^gpioin3_gpioin3_edge_storage\,
      I2 => \^gpioin3_gpioin3_mode_storage\,
      I3 => gpioin3_gpioin3_in_pads_n_d,
      O => multiregimpl134_regs1_reg_0
    );
gpioin3_gpioin3_pending_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpioin3_gpioin3_pending_reg_0,
      Q => \^gpioin3_gpioin3_pending\,
      R => \^int_rst\
    );
gpioin3_gpioin3_trigger_d_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => gpioin3_gpioin3_in_pads_n_d,
      I1 => \^gpioin3_gpioin3_mode_storage\,
      I2 => \^gpioin3_gpioin3_edge_storage\,
      I3 => multiregimpl134_regs1,
      O => gpioin3_gpioin3_trigger
    );
gpioin3_gpioin3_trigger_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpioin3_gpioin3_trigger,
      Q => gpioin3_gpioin3_trigger_d,
      R => \^int_rst\
    );
gpioin3_pending_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpioin3_pending_r_reg_0,
      Q => gpioin3_pending_r,
      R => \^int_rst\
    );
gpioin3_pending_re_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => csrbank16_ev_pending_re,
      Q => gpioin3_pending_re,
      R => \^int_rst\
    );
gpioin4_enable_storage_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpioin4_enable_storage_reg_0,
      Q => \^gpioin4_enable_storage\,
      R => \^int_rst\
    );
gpioin4_gpioin4_edge_storage_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpioin4_gpioin4_edge_storage_reg_0,
      Q => \^gpioin4_gpioin4_edge_storage\,
      R => \^int_rst\
    );
gpioin4_gpioin4_in_pads_n_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => multiregimpl135_regs1,
      Q => gpioin4_gpioin4_in_pads_n_d,
      R => \^int_rst\
    );
gpioin4_gpioin4_mode_storage_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpioin4_gpioin4_mode_storage_reg_0,
      Q => \^gpioin4_gpioin4_mode_storage\,
      R => \^int_rst\
    );
gpioin4_gpioin4_pending_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => multiregimpl135_regs1,
      I1 => \^gpioin4_gpioin4_edge_storage\,
      I2 => \^gpioin4_gpioin4_mode_storage\,
      I3 => gpioin4_gpioin4_in_pads_n_d,
      O => multiregimpl135_regs1_reg_0
    );
gpioin4_gpioin4_pending_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpioin4_gpioin4_pending_reg_0,
      Q => \^gpioin4_gpioin4_pending\,
      R => \^int_rst\
    );
gpioin4_gpioin4_trigger_d_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => gpioin4_gpioin4_in_pads_n_d,
      I1 => \^gpioin4_gpioin4_mode_storage\,
      I2 => \^gpioin4_gpioin4_edge_storage\,
      I3 => multiregimpl135_regs1,
      O => gpioin4_gpioin4_trigger
    );
gpioin4_gpioin4_trigger_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpioin4_gpioin4_trigger,
      Q => gpioin4_gpioin4_trigger_d,
      R => \^int_rst\
    );
gpioin4_pending_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpioin4_pending_r_reg_0,
      Q => gpioin4_pending_r,
      R => \^int_rst\
    );
gpioin4_pending_re_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => csrbank17_ev_pending_re,
      Q => gpioin4_pending_re,
      R => \^int_rst\
    );
gpioin5_enable_storage_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpioin5_enable_storage_reg_0,
      Q => \^gpioin5_enable_storage\,
      R => \^int_rst\
    );
gpioin5_gpioin5_edge_storage_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpioin5_gpioin5_edge_storage_reg_0,
      Q => \^gpioin5_gpioin5_edge_storage\,
      R => \^int_rst\
    );
gpioin5_gpioin5_in_pads_n_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => multiregimpl136_regs1,
      Q => gpioin5_gpioin5_in_pads_n_d,
      R => \^int_rst\
    );
gpioin5_gpioin5_mode_storage_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpioin5_gpioin5_mode_storage_reg_0,
      Q => \^gpioin5_gpioin5_mode_storage\,
      R => \^int_rst\
    );
gpioin5_gpioin5_pending_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => multiregimpl136_regs1,
      I1 => \^gpioin5_gpioin5_edge_storage\,
      I2 => \^gpioin5_gpioin5_mode_storage\,
      I3 => gpioin5_gpioin5_in_pads_n_d,
      O => multiregimpl136_regs1_reg_0
    );
gpioin5_gpioin5_pending_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpioin5_gpioin5_pending_reg_0,
      Q => \^gpioin5_gpioin5_pending\,
      R => \^int_rst\
    );
gpioin5_gpioin5_trigger_d_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => gpioin5_gpioin5_in_pads_n_d,
      I1 => \^gpioin5_gpioin5_mode_storage\,
      I2 => \^gpioin5_gpioin5_edge_storage\,
      I3 => multiregimpl136_regs1,
      O => gpioin5_gpioin5_trigger
    );
gpioin5_gpioin5_trigger_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpioin5_gpioin5_trigger,
      Q => gpioin5_gpioin5_trigger_d,
      R => \^int_rst\
    );
gpioin5_pending_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpioin5_pending_r_reg_0,
      Q => gpioin5_pending_r,
      R => \^int_rst\
    );
gpioin5_pending_re_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => csrbank18_ev_pending_re,
      Q => gpioin5_pending_re,
      R => \^int_rst\
    );
int_rst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => '1',
      D => wb_rst_i,
      Q => \^int_rst\,
      R => '0'
    );
\interface0_bank_bus_dat_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_76,
      Q => interface0_bank_bus_dat_r(0),
      R => VexRiscv_n_197
    );
\interface0_bank_bus_dat_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_66,
      Q => interface0_bank_bus_dat_r(10),
      R => VexRiscv_n_197
    );
\interface0_bank_bus_dat_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_65,
      Q => interface0_bank_bus_dat_r(11),
      R => VexRiscv_n_197
    );
\interface0_bank_bus_dat_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_64,
      Q => interface0_bank_bus_dat_r(12),
      R => VexRiscv_n_197
    );
\interface0_bank_bus_dat_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_63,
      Q => interface0_bank_bus_dat_r(13),
      R => VexRiscv_n_197
    );
\interface0_bank_bus_dat_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_62,
      Q => interface0_bank_bus_dat_r(14),
      R => VexRiscv_n_197
    );
\interface0_bank_bus_dat_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_61,
      Q => interface0_bank_bus_dat_r(15),
      R => VexRiscv_n_197
    );
\interface0_bank_bus_dat_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_60,
      Q => interface0_bank_bus_dat_r(16),
      R => VexRiscv_n_197
    );
\interface0_bank_bus_dat_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_59,
      Q => interface0_bank_bus_dat_r(17),
      R => VexRiscv_n_197
    );
\interface0_bank_bus_dat_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_58,
      Q => interface0_bank_bus_dat_r(18),
      R => VexRiscv_n_197
    );
\interface0_bank_bus_dat_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_57,
      Q => interface0_bank_bus_dat_r(19),
      R => VexRiscv_n_197
    );
\interface0_bank_bus_dat_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_75,
      Q => interface0_bank_bus_dat_r(1),
      R => VexRiscv_n_197
    );
\interface0_bank_bus_dat_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_56,
      Q => interface0_bank_bus_dat_r(20),
      R => VexRiscv_n_197
    );
\interface0_bank_bus_dat_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_55,
      Q => interface0_bank_bus_dat_r(21),
      R => VexRiscv_n_197
    );
\interface0_bank_bus_dat_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_54,
      Q => interface0_bank_bus_dat_r(22),
      R => VexRiscv_n_197
    );
\interface0_bank_bus_dat_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_53,
      Q => interface0_bank_bus_dat_r(23),
      R => VexRiscv_n_197
    );
\interface0_bank_bus_dat_r_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_52,
      Q => interface0_bank_bus_dat_r(24),
      R => VexRiscv_n_197
    );
\interface0_bank_bus_dat_r_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_51,
      Q => interface0_bank_bus_dat_r(25),
      R => VexRiscv_n_197
    );
\interface0_bank_bus_dat_r_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_50,
      Q => interface0_bank_bus_dat_r(26),
      R => VexRiscv_n_197
    );
\interface0_bank_bus_dat_r_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_49,
      Q => interface0_bank_bus_dat_r(27),
      R => VexRiscv_n_197
    );
\interface0_bank_bus_dat_r_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_48,
      Q => interface0_bank_bus_dat_r(28),
      R => VexRiscv_n_197
    );
\interface0_bank_bus_dat_r_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_47,
      Q => interface0_bank_bus_dat_r(29),
      R => VexRiscv_n_197
    );
\interface0_bank_bus_dat_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_74,
      Q => interface0_bank_bus_dat_r(2),
      R => VexRiscv_n_197
    );
\interface0_bank_bus_dat_r_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_46,
      Q => interface0_bank_bus_dat_r(30),
      R => VexRiscv_n_197
    );
\interface0_bank_bus_dat_r_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_45,
      Q => interface0_bank_bus_dat_r(31),
      R => VexRiscv_n_197
    );
\interface0_bank_bus_dat_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_73,
      Q => interface0_bank_bus_dat_r(3),
      R => VexRiscv_n_197
    );
\interface0_bank_bus_dat_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_72,
      Q => interface0_bank_bus_dat_r(4),
      R => VexRiscv_n_197
    );
\interface0_bank_bus_dat_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_71,
      Q => interface0_bank_bus_dat_r(5),
      R => VexRiscv_n_197
    );
\interface0_bank_bus_dat_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_70,
      Q => interface0_bank_bus_dat_r(6),
      R => VexRiscv_n_197
    );
\interface0_bank_bus_dat_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_69,
      Q => interface0_bank_bus_dat_r(7),
      R => VexRiscv_n_197
    );
\interface0_bank_bus_dat_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_68,
      Q => interface0_bank_bus_dat_r(8),
      R => VexRiscv_n_197
    );
\interface0_bank_bus_dat_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_67,
      Q => interface0_bank_bus_dat_r(9),
      R => VexRiscv_n_197
    );
\interface10_bank_bus_dat_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_304,
      Q => interface10_bank_bus_dat_r(0),
      R => VexRiscv_n_360
    );
\interface10_bank_bus_dat_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_294,
      Q => interface10_bank_bus_dat_r(10),
      R => VexRiscv_n_360
    );
\interface10_bank_bus_dat_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_293,
      Q => interface10_bank_bus_dat_r(11),
      R => VexRiscv_n_360
    );
\interface10_bank_bus_dat_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_292,
      Q => interface10_bank_bus_dat_r(12),
      R => VexRiscv_n_360
    );
\interface10_bank_bus_dat_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_291,
      Q => interface10_bank_bus_dat_r(13),
      R => VexRiscv_n_360
    );
\interface10_bank_bus_dat_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_290,
      Q => interface10_bank_bus_dat_r(14),
      R => VexRiscv_n_360
    );
\interface10_bank_bus_dat_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_289,
      Q => interface10_bank_bus_dat_r(15),
      R => VexRiscv_n_360
    );
\interface10_bank_bus_dat_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_288,
      Q => interface10_bank_bus_dat_r(16),
      R => VexRiscv_n_360
    );
\interface10_bank_bus_dat_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_287,
      Q => interface10_bank_bus_dat_r(17),
      R => VexRiscv_n_360
    );
\interface10_bank_bus_dat_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_286,
      Q => interface10_bank_bus_dat_r(18),
      R => VexRiscv_n_360
    );
\interface10_bank_bus_dat_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_285,
      Q => interface10_bank_bus_dat_r(19),
      R => VexRiscv_n_360
    );
\interface10_bank_bus_dat_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_303,
      Q => interface10_bank_bus_dat_r(1),
      R => VexRiscv_n_360
    );
\interface10_bank_bus_dat_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_284,
      Q => interface10_bank_bus_dat_r(20),
      R => VexRiscv_n_360
    );
\interface10_bank_bus_dat_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_283,
      Q => interface10_bank_bus_dat_r(21),
      R => VexRiscv_n_360
    );
\interface10_bank_bus_dat_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_282,
      Q => interface10_bank_bus_dat_r(22),
      R => VexRiscv_n_360
    );
\interface10_bank_bus_dat_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_281,
      Q => interface10_bank_bus_dat_r(23),
      R => VexRiscv_n_360
    );
\interface10_bank_bus_dat_r_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_280,
      Q => interface10_bank_bus_dat_r(24),
      R => VexRiscv_n_360
    );
\interface10_bank_bus_dat_r_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_279,
      Q => interface10_bank_bus_dat_r(25),
      R => VexRiscv_n_360
    );
\interface10_bank_bus_dat_r_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_278,
      Q => interface10_bank_bus_dat_r(26),
      R => VexRiscv_n_360
    );
\interface10_bank_bus_dat_r_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_277,
      Q => interface10_bank_bus_dat_r(27),
      R => VexRiscv_n_360
    );
\interface10_bank_bus_dat_r_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_276,
      Q => interface10_bank_bus_dat_r(28),
      R => VexRiscv_n_360
    );
\interface10_bank_bus_dat_r_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_275,
      Q => interface10_bank_bus_dat_r(29),
      R => VexRiscv_n_360
    );
\interface10_bank_bus_dat_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_302,
      Q => interface10_bank_bus_dat_r(2),
      R => VexRiscv_n_360
    );
\interface10_bank_bus_dat_r_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_274,
      Q => interface10_bank_bus_dat_r(30),
      R => VexRiscv_n_360
    );
\interface10_bank_bus_dat_r_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_273,
      Q => interface10_bank_bus_dat_r(31),
      R => VexRiscv_n_360
    );
\interface10_bank_bus_dat_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_301,
      Q => interface10_bank_bus_dat_r(3),
      R => VexRiscv_n_360
    );
\interface10_bank_bus_dat_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_300,
      Q => interface10_bank_bus_dat_r(4),
      R => VexRiscv_n_360
    );
\interface10_bank_bus_dat_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_299,
      Q => interface10_bank_bus_dat_r(5),
      R => VexRiscv_n_360
    );
\interface10_bank_bus_dat_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_298,
      Q => interface10_bank_bus_dat_r(6),
      R => VexRiscv_n_360
    );
\interface10_bank_bus_dat_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_297,
      Q => interface10_bank_bus_dat_r(7),
      R => VexRiscv_n_360
    );
\interface10_bank_bus_dat_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_296,
      Q => interface10_bank_bus_dat_r(8),
      R => VexRiscv_n_360
    );
\interface10_bank_bus_dat_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_295,
      Q => interface10_bank_bus_dat_r(9),
      R => VexRiscv_n_360
    );
\interface11_bank_bus_dat_r[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => uart_rx_fifo_level0_reg(3),
      I1 => uart_rx_fifo_level0_reg(2),
      I2 => uart_rx_fifo_level0_reg(1),
      I3 => uart_rx_fifo_level0_reg(0),
      I4 => uart_rx_fifo_level0_reg(4),
      O => \interface11_bank_bus_dat_r[0]_i_4_n_0\
    );
\interface11_bank_bus_dat_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_312,
      Q => interface11_bank_bus_dat_r(0),
      R => VexRiscv_n_188
    );
\interface11_bank_bus_dat_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_311,
      Q => interface11_bank_bus_dat_r(1),
      R => VexRiscv_n_188
    );
\interface11_bank_bus_dat_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_310,
      Q => interface11_bank_bus_dat_r(2),
      R => VexRiscv_n_188
    );
\interface11_bank_bus_dat_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_309,
      Q => interface11_bank_bus_dat_r(3),
      R => VexRiscv_n_188
    );
\interface11_bank_bus_dat_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_308,
      Q => interface11_bank_bus_dat_r(4),
      R => VexRiscv_n_188
    );
\interface11_bank_bus_dat_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_307,
      Q => interface11_bank_bus_dat_r(5),
      R => VexRiscv_n_188
    );
\interface11_bank_bus_dat_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_306,
      Q => interface11_bank_bus_dat_r(6),
      R => VexRiscv_n_188
    );
\interface11_bank_bus_dat_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_305,
      Q => interface11_bank_bus_dat_r(7),
      R => VexRiscv_n_188
    );
\interface12_bank_bus_dat_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_321,
      Q => interface12_bank_bus_dat_r(0),
      R => '0'
    );
\interface13_bank_bus_dat_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_318,
      Q => \interface13_bank_bus_dat_r_reg_n_0_[0]\,
      R => '0'
    );
\interface14_bank_bus_dat_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_317,
      Q => \interface14_bank_bus_dat_r_reg_n_0_[0]\,
      R => '0'
    );
\interface15_bank_bus_dat_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_316,
      Q => \interface15_bank_bus_dat_r_reg_n_0_[0]\,
      R => '0'
    );
\interface16_bank_bus_dat_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_315,
      Q => \interface16_bank_bus_dat_r_reg_n_0_[0]\,
      R => '0'
    );
\interface17_bank_bus_dat_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_314,
      Q => \interface17_bank_bus_dat_r_reg_n_0_[0]\,
      R => '0'
    );
\interface18_bank_bus_dat_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_313,
      Q => \interface18_bank_bus_dat_r_reg_n_0_[0]\,
      R => '0'
    );
\interface19_bank_bus_dat_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_101,
      Q => \interface19_bank_bus_dat_r_reg_n_0_[0]\,
      R => '0'
    );
\interface19_bank_bus_dat_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_100,
      Q => \interface19_bank_bus_dat_r_reg_n_0_[1]\,
      R => '0'
    );
\interface19_bank_bus_dat_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_99,
      Q => \interface19_bank_bus_dat_r_reg_n_0_[2]\,
      R => '0'
    );
\interface1_bank_bus_dat_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_327,
      Q => \interface1_bank_bus_dat_r_reg_n_0_[0]\,
      R => '0'
    );
\interface2_bank_bus_dat_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_325,
      Q => interface2_bank_bus_dat_r(0),
      R => '0'
    );
\interface3_bank_bus_dat_r[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^mgmtsoc_master_tx_fifo_source_valid_reg_0\,
      I1 => litespi_grant_reg_rep_n_0,
      I2 => \^fsm_sequential_litespiphy_state_reg[1]_0\,
      O => \interface3_bank_bus_dat_r[0]_i_3_n_0\
    );
\interface3_bank_bus_dat_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_44,
      Q => interface3_bank_bus_dat_r(0),
      R => \^dbg_uart_address_reg[12]_0\
    );
\interface3_bank_bus_dat_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_34,
      Q => interface3_bank_bus_dat_r(10),
      R => \^dbg_uart_address_reg[12]_0\
    );
\interface3_bank_bus_dat_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_33,
      Q => interface3_bank_bus_dat_r(11),
      R => \^dbg_uart_address_reg[12]_0\
    );
\interface3_bank_bus_dat_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_32,
      Q => interface3_bank_bus_dat_r(12),
      R => \^dbg_uart_address_reg[12]_0\
    );
\interface3_bank_bus_dat_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_31,
      Q => interface3_bank_bus_dat_r(13),
      R => \^dbg_uart_address_reg[12]_0\
    );
\interface3_bank_bus_dat_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_30,
      Q => interface3_bank_bus_dat_r(14),
      R => \^dbg_uart_address_reg[12]_0\
    );
\interface3_bank_bus_dat_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_29,
      Q => interface3_bank_bus_dat_r(15),
      R => \^dbg_uart_address_reg[12]_0\
    );
\interface3_bank_bus_dat_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_28,
      Q => interface3_bank_bus_dat_r(16),
      R => \^dbg_uart_address_reg[12]_0\
    );
\interface3_bank_bus_dat_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_27,
      Q => interface3_bank_bus_dat_r(17),
      R => \^dbg_uart_address_reg[12]_0\
    );
\interface3_bank_bus_dat_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_26,
      Q => interface3_bank_bus_dat_r(18),
      R => \^dbg_uart_address_reg[12]_0\
    );
\interface3_bank_bus_dat_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_25,
      Q => interface3_bank_bus_dat_r(19),
      R => \^dbg_uart_address_reg[12]_0\
    );
\interface3_bank_bus_dat_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_43,
      Q => interface3_bank_bus_dat_r(1),
      R => \^dbg_uart_address_reg[12]_0\
    );
\interface3_bank_bus_dat_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_24,
      Q => interface3_bank_bus_dat_r(20),
      R => \^dbg_uart_address_reg[12]_0\
    );
\interface3_bank_bus_dat_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_23,
      Q => interface3_bank_bus_dat_r(21),
      R => \^dbg_uart_address_reg[12]_0\
    );
\interface3_bank_bus_dat_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_22,
      Q => interface3_bank_bus_dat_r(22),
      R => \^dbg_uart_address_reg[12]_0\
    );
\interface3_bank_bus_dat_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_21,
      Q => interface3_bank_bus_dat_r(23),
      R => \^dbg_uart_address_reg[12]_0\
    );
\interface3_bank_bus_dat_r_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_20,
      Q => interface3_bank_bus_dat_r(24),
      R => \^dbg_uart_address_reg[12]_0\
    );
\interface3_bank_bus_dat_r_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_19,
      Q => interface3_bank_bus_dat_r(25),
      R => \^dbg_uart_address_reg[12]_0\
    );
\interface3_bank_bus_dat_r_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_18,
      Q => interface3_bank_bus_dat_r(26),
      R => \^dbg_uart_address_reg[12]_0\
    );
\interface3_bank_bus_dat_r_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_17,
      Q => interface3_bank_bus_dat_r(27),
      R => \^dbg_uart_address_reg[12]_0\
    );
\interface3_bank_bus_dat_r_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_16,
      Q => interface3_bank_bus_dat_r(28),
      R => \^dbg_uart_address_reg[12]_0\
    );
\interface3_bank_bus_dat_r_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_15,
      Q => interface3_bank_bus_dat_r(29),
      R => \^dbg_uart_address_reg[12]_0\
    );
\interface3_bank_bus_dat_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_42,
      Q => interface3_bank_bus_dat_r(2),
      R => \^dbg_uart_address_reg[12]_0\
    );
\interface3_bank_bus_dat_r_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_14,
      Q => interface3_bank_bus_dat_r(30),
      R => \^dbg_uart_address_reg[12]_0\
    );
\interface3_bank_bus_dat_r_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_13,
      Q => interface3_bank_bus_dat_r(31),
      R => \^dbg_uart_address_reg[12]_0\
    );
\interface3_bank_bus_dat_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_41,
      Q => interface3_bank_bus_dat_r(3),
      R => \^dbg_uart_address_reg[12]_0\
    );
\interface3_bank_bus_dat_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_40,
      Q => interface3_bank_bus_dat_r(4),
      R => \^dbg_uart_address_reg[12]_0\
    );
\interface3_bank_bus_dat_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_39,
      Q => interface3_bank_bus_dat_r(5),
      R => \^dbg_uart_address_reg[12]_0\
    );
\interface3_bank_bus_dat_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_38,
      Q => interface3_bank_bus_dat_r(6),
      R => \^dbg_uart_address_reg[12]_0\
    );
\interface3_bank_bus_dat_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_37,
      Q => interface3_bank_bus_dat_r(7),
      R => \^dbg_uart_address_reg[12]_0\
    );
\interface3_bank_bus_dat_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_36,
      Q => interface3_bank_bus_dat_r(8),
      R => \^dbg_uart_address_reg[12]_0\
    );
\interface3_bank_bus_dat_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_35,
      Q => interface3_bank_bus_dat_r(9),
      R => \^dbg_uart_address_reg[12]_0\
    );
\interface4_bank_bus_dat_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_litespisdrphycore_storage(0),
      Q => \interface4_bank_bus_dat_r_reg_n_0_[0]\,
      R => VexRiscv_n_324
    );
\interface4_bank_bus_dat_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_litespisdrphycore_storage(1),
      Q => \interface4_bank_bus_dat_r_reg_n_0_[1]\,
      R => VexRiscv_n_324
    );
\interface4_bank_bus_dat_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_litespisdrphycore_storage(2),
      Q => \interface4_bank_bus_dat_r_reg_n_0_[2]\,
      R => VexRiscv_n_324
    );
\interface4_bank_bus_dat_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_litespisdrphycore_storage(3),
      Q => \interface4_bank_bus_dat_r_reg_n_0_[3]\,
      R => VexRiscv_n_324
    );
\interface4_bank_bus_dat_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_litespisdrphycore_storage(4),
      Q => \interface4_bank_bus_dat_r_reg_n_0_[4]\,
      R => VexRiscv_n_324
    );
\interface4_bank_bus_dat_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_litespisdrphycore_storage(5),
      Q => \interface4_bank_bus_dat_r_reg_n_0_[5]\,
      R => VexRiscv_n_324
    );
\interface4_bank_bus_dat_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_litespisdrphycore_storage(6),
      Q => \interface4_bank_bus_dat_r_reg_n_0_[6]\,
      R => VexRiscv_n_324
    );
\interface4_bank_bus_dat_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_litespisdrphycore_storage(7),
      Q => \interface4_bank_bus_dat_r_reg_n_0_[7]\,
      R => VexRiscv_n_324
    );
\interface5_bank_bus_dat_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_319,
      Q => \interface5_bank_bus_dat_r_reg_n_0_[0]\,
      R => '0'
    );
\interface6_bank_bus_dat_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_359,
      Q => interface6_bank_bus_dat_r(0),
      R => VexRiscv_n_214
    );
\interface6_bank_bus_dat_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_349,
      Q => interface6_bank_bus_dat_r(10),
      R => VexRiscv_n_214
    );
\interface6_bank_bus_dat_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_348,
      Q => interface6_bank_bus_dat_r(11),
      R => VexRiscv_n_214
    );
\interface6_bank_bus_dat_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_347,
      Q => interface6_bank_bus_dat_r(12),
      R => VexRiscv_n_214
    );
\interface6_bank_bus_dat_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_346,
      Q => interface6_bank_bus_dat_r(13),
      R => VexRiscv_n_214
    );
\interface6_bank_bus_dat_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_345,
      Q => interface6_bank_bus_dat_r(14),
      R => VexRiscv_n_214
    );
\interface6_bank_bus_dat_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_344,
      Q => interface6_bank_bus_dat_r(15),
      R => VexRiscv_n_214
    );
\interface6_bank_bus_dat_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_343,
      Q => interface6_bank_bus_dat_r(16),
      R => VexRiscv_n_214
    );
\interface6_bank_bus_dat_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_342,
      Q => interface6_bank_bus_dat_r(17),
      R => VexRiscv_n_214
    );
\interface6_bank_bus_dat_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_341,
      Q => interface6_bank_bus_dat_r(18),
      R => VexRiscv_n_214
    );
\interface6_bank_bus_dat_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_340,
      Q => interface6_bank_bus_dat_r(19),
      R => VexRiscv_n_214
    );
\interface6_bank_bus_dat_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_358,
      Q => interface6_bank_bus_dat_r(1),
      R => VexRiscv_n_214
    );
\interface6_bank_bus_dat_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_339,
      Q => interface6_bank_bus_dat_r(20),
      R => VexRiscv_n_214
    );
\interface6_bank_bus_dat_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_338,
      Q => interface6_bank_bus_dat_r(21),
      R => VexRiscv_n_214
    );
\interface6_bank_bus_dat_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_337,
      Q => interface6_bank_bus_dat_r(22),
      R => VexRiscv_n_214
    );
\interface6_bank_bus_dat_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_336,
      Q => interface6_bank_bus_dat_r(23),
      R => VexRiscv_n_214
    );
\interface6_bank_bus_dat_r_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_335,
      Q => interface6_bank_bus_dat_r(24),
      R => VexRiscv_n_214
    );
\interface6_bank_bus_dat_r_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_334,
      Q => interface6_bank_bus_dat_r(25),
      R => VexRiscv_n_214
    );
\interface6_bank_bus_dat_r_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_333,
      Q => interface6_bank_bus_dat_r(26),
      R => VexRiscv_n_214
    );
\interface6_bank_bus_dat_r_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_332,
      Q => interface6_bank_bus_dat_r(27),
      R => VexRiscv_n_214
    );
\interface6_bank_bus_dat_r_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_331,
      Q => interface6_bank_bus_dat_r(28),
      R => VexRiscv_n_214
    );
\interface6_bank_bus_dat_r_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_330,
      Q => interface6_bank_bus_dat_r(29),
      R => VexRiscv_n_214
    );
\interface6_bank_bus_dat_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_357,
      Q => interface6_bank_bus_dat_r(2),
      R => VexRiscv_n_214
    );
\interface6_bank_bus_dat_r_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_329,
      Q => interface6_bank_bus_dat_r(30),
      R => VexRiscv_n_214
    );
\interface6_bank_bus_dat_r_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_328,
      Q => interface6_bank_bus_dat_r(31),
      R => VexRiscv_n_214
    );
\interface6_bank_bus_dat_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_356,
      Q => interface6_bank_bus_dat_r(3),
      R => VexRiscv_n_214
    );
\interface6_bank_bus_dat_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_355,
      Q => interface6_bank_bus_dat_r(4),
      R => VexRiscv_n_214
    );
\interface6_bank_bus_dat_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_354,
      Q => interface6_bank_bus_dat_r(5),
      R => VexRiscv_n_214
    );
\interface6_bank_bus_dat_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_353,
      Q => interface6_bank_bus_dat_r(6),
      R => VexRiscv_n_214
    );
\interface6_bank_bus_dat_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_352,
      Q => interface6_bank_bus_dat_r(7),
      R => VexRiscv_n_214
    );
\interface6_bank_bus_dat_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_351,
      Q => interface6_bank_bus_dat_r(8),
      R => VexRiscv_n_214
    );
\interface6_bank_bus_dat_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_350,
      Q => interface6_bank_bus_dat_r(9),
      R => VexRiscv_n_214
    );
\interface7_bank_bus_dat_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_323,
      Q => interface7_bank_bus_dat_r(0),
      R => '0'
    );
\interface8_bank_bus_dat_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_322,
      Q => interface8_bank_bus_dat_r(0),
      R => '0'
    );
\interface9_bank_bus_dat_r[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \spi_master_control_storage_reg_n_0_[0]\,
      I1 => spi_master_control_re,
      I2 => \^spimaster_state\(1),
      I3 => \^spimaster_state\(0),
      O => \interface9_bank_bus_dat_r[0]_i_6_n_0\
    );
\interface9_bank_bus_dat_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_272,
      Q => interface9_bank_bus_dat_r(0),
      R => \^dbg_uart_address_reg[13]_2\
    );
\interface9_bank_bus_dat_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_262,
      Q => interface9_bank_bus_dat_r(10),
      R => \^dbg_uart_address_reg[13]_2\
    );
\interface9_bank_bus_dat_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_261,
      Q => interface9_bank_bus_dat_r(11),
      R => \^dbg_uart_address_reg[13]_2\
    );
\interface9_bank_bus_dat_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_260,
      Q => interface9_bank_bus_dat_r(12),
      R => \^dbg_uart_address_reg[13]_2\
    );
\interface9_bank_bus_dat_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_259,
      Q => interface9_bank_bus_dat_r(13),
      R => \^dbg_uart_address_reg[13]_2\
    );
\interface9_bank_bus_dat_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_258,
      Q => interface9_bank_bus_dat_r(14),
      R => \^dbg_uart_address_reg[13]_2\
    );
\interface9_bank_bus_dat_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_257,
      Q => interface9_bank_bus_dat_r(15),
      R => \^dbg_uart_address_reg[13]_2\
    );
\interface9_bank_bus_dat_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_256,
      Q => interface9_bank_bus_dat_r(16),
      R => \^dbg_uart_address_reg[13]_2\
    );
\interface9_bank_bus_dat_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_271,
      Q => interface9_bank_bus_dat_r(1),
      R => \^dbg_uart_address_reg[13]_2\
    );
\interface9_bank_bus_dat_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_270,
      Q => interface9_bank_bus_dat_r(2),
      R => \^dbg_uart_address_reg[13]_2\
    );
\interface9_bank_bus_dat_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_269,
      Q => interface9_bank_bus_dat_r(3),
      R => \^dbg_uart_address_reg[13]_2\
    );
\interface9_bank_bus_dat_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_268,
      Q => interface9_bank_bus_dat_r(4),
      R => \^dbg_uart_address_reg[13]_2\
    );
\interface9_bank_bus_dat_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_267,
      Q => interface9_bank_bus_dat_r(5),
      R => \^dbg_uart_address_reg[13]_2\
    );
\interface9_bank_bus_dat_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_266,
      Q => interface9_bank_bus_dat_r(6),
      R => \^dbg_uart_address_reg[13]_2\
    );
\interface9_bank_bus_dat_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_265,
      Q => interface9_bank_bus_dat_r(7),
      R => \^dbg_uart_address_reg[13]_2\
    );
\interface9_bank_bus_dat_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_264,
      Q => interface9_bank_bus_dat_r(8),
      R => \^dbg_uart_address_reg[13]_2\
    );
\interface9_bank_bus_dat_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_263,
      Q => interface9_bank_bus_dat_r(9),
      R => \^dbg_uart_address_reg[13]_2\
    );
\la_ien_storage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_218,
      D => \^dbus_cmd_rdata_data_reg[0]\(0),
      Q => \la_ien_storage_reg_n_0_[0]\,
      R => \^int_rst\
    );
\la_ien_storage_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_215,
      D => mgmtsoc_dat_w(4),
      Q => csrbank6_ien3_w(4),
      R => \^int_rst\
    );
\la_ien_storage_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_215,
      D => mgmtsoc_dat_w(5),
      Q => csrbank6_ien3_w(5),
      R => \^int_rst\
    );
\la_ien_storage_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_215,
      D => mgmtsoc_dat_w(6),
      Q => csrbank6_ien3_w(6),
      R => \^int_rst\
    );
\la_ien_storage_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_215,
      D => mgmtsoc_dat_w(7),
      Q => csrbank6_ien3_w(7),
      R => \^int_rst\
    );
\la_ien_storage_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_215,
      D => mgmtsoc_dat_w(8),
      Q => csrbank6_ien3_w(8),
      R => \^int_rst\
    );
\la_ien_storage_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_215,
      D => mgmtsoc_dat_w(9),
      Q => csrbank6_ien3_w(9),
      R => \^int_rst\
    );
\la_ien_storage_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_215,
      D => mgmtsoc_dat_w(10),
      Q => csrbank6_ien3_w(10),
      R => \^int_rst\
    );
\la_ien_storage_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_215,
      D => mgmtsoc_dat_w(11),
      Q => csrbank6_ien3_w(11),
      R => \^int_rst\
    );
\la_ien_storage_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_215,
      D => mgmtsoc_dat_w(12),
      Q => csrbank6_ien3_w(12),
      R => \^int_rst\
    );
\la_ien_storage_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_215,
      D => mgmtsoc_dat_w(13),
      Q => csrbank6_ien3_w(13),
      R => \^int_rst\
    );
\la_ien_storage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_218,
      D => mgmtsoc_dat_w(10),
      Q => \la_ien_storage_reg_n_0_[10]\,
      R => \^int_rst\
    );
\la_ien_storage_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_215,
      D => mgmtsoc_dat_w(14),
      Q => csrbank6_ien3_w(14),
      R => \^int_rst\
    );
\la_ien_storage_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_215,
      D => mgmtsoc_dat_w(15),
      Q => csrbank6_ien3_w(15),
      R => \^int_rst\
    );
\la_ien_storage_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_215,
      D => mgmtsoc_dat_w(16),
      Q => csrbank6_ien3_w(16),
      R => \^int_rst\
    );
\la_ien_storage_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_215,
      D => mgmtsoc_dat_w(17),
      Q => csrbank6_ien3_w(17),
      R => \^int_rst\
    );
\la_ien_storage_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_215,
      D => mgmtsoc_dat_w(18),
      Q => csrbank6_ien3_w(18),
      R => \^int_rst\
    );
\la_ien_storage_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_215,
      D => mgmtsoc_dat_w(19),
      Q => csrbank6_ien3_w(19),
      R => \^int_rst\
    );
\la_ien_storage_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_215,
      D => mgmtsoc_dat_w(20),
      Q => csrbank6_ien3_w(20),
      R => \^int_rst\
    );
\la_ien_storage_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_215,
      D => mgmtsoc_dat_w(21),
      Q => csrbank6_ien3_w(21),
      R => \^int_rst\
    );
\la_ien_storage_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_215,
      D => mgmtsoc_dat_w(22),
      Q => csrbank6_ien3_w(22),
      R => \^int_rst\
    );
\la_ien_storage_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_215,
      D => mgmtsoc_dat_w(23),
      Q => csrbank6_ien3_w(23),
      R => \^int_rst\
    );
\la_ien_storage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_218,
      D => mgmtsoc_dat_w(11),
      Q => \la_ien_storage_reg_n_0_[11]\,
      R => \^int_rst\
    );
\la_ien_storage_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_215,
      D => mgmtsoc_dat_w(24),
      Q => csrbank6_ien3_w(24),
      R => \^int_rst\
    );
\la_ien_storage_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_215,
      D => mgmtsoc_dat_w(25),
      Q => csrbank6_ien3_w(25),
      R => \^int_rst\
    );
\la_ien_storage_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_215,
      D => mgmtsoc_dat_w(26),
      Q => csrbank6_ien3_w(26),
      R => \^int_rst\
    );
\la_ien_storage_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_215,
      D => mgmtsoc_dat_w(27),
      Q => csrbank6_ien3_w(27),
      R => \^int_rst\
    );
\la_ien_storage_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_215,
      D => mgmtsoc_dat_w(28),
      Q => csrbank6_ien3_w(28),
      R => \^int_rst\
    );
\la_ien_storage_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_215,
      D => mgmtsoc_dat_w(29),
      Q => csrbank6_ien3_w(29),
      R => \^int_rst\
    );
\la_ien_storage_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_215,
      D => mgmtsoc_dat_w(30),
      Q => csrbank6_ien3_w(30),
      R => \^int_rst\
    );
\la_ien_storage_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_215,
      D => mgmtsoc_dat_w(31),
      Q => csrbank6_ien3_w(31),
      R => \^int_rst\
    );
\la_ien_storage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_218,
      D => mgmtsoc_dat_w(12),
      Q => \la_ien_storage_reg_n_0_[12]\,
      R => \^int_rst\
    );
\la_ien_storage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_218,
      D => mgmtsoc_dat_w(13),
      Q => \la_ien_storage_reg_n_0_[13]\,
      R => \^int_rst\
    );
\la_ien_storage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_218,
      D => mgmtsoc_dat_w(14),
      Q => \la_ien_storage_reg_n_0_[14]\,
      R => \^int_rst\
    );
\la_ien_storage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_218,
      D => mgmtsoc_dat_w(15),
      Q => \la_ien_storage_reg_n_0_[15]\,
      R => \^int_rst\
    );
\la_ien_storage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_218,
      D => mgmtsoc_dat_w(16),
      Q => \la_ien_storage_reg_n_0_[16]\,
      R => \^int_rst\
    );
\la_ien_storage_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_218,
      D => mgmtsoc_dat_w(17),
      Q => \la_ien_storage_reg_n_0_[17]\,
      R => \^int_rst\
    );
\la_ien_storage_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_218,
      D => mgmtsoc_dat_w(18),
      Q => \la_ien_storage_reg_n_0_[18]\,
      R => \^int_rst\
    );
\la_ien_storage_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_218,
      D => mgmtsoc_dat_w(19),
      Q => \la_ien_storage_reg_n_0_[19]\,
      R => \^int_rst\
    );
\la_ien_storage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_218,
      D => mgmtsoc_dat_w(1),
      Q => \la_ien_storage_reg_n_0_[1]\,
      R => \^int_rst\
    );
\la_ien_storage_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_218,
      D => mgmtsoc_dat_w(20),
      Q => \la_ien_storage_reg_n_0_[20]\,
      R => \^int_rst\
    );
\la_ien_storage_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_218,
      D => mgmtsoc_dat_w(21),
      Q => \la_ien_storage_reg_n_0_[21]\,
      R => \^int_rst\
    );
\la_ien_storage_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_218,
      D => mgmtsoc_dat_w(22),
      Q => \la_ien_storage_reg_n_0_[22]\,
      R => \^int_rst\
    );
\la_ien_storage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_218,
      D => mgmtsoc_dat_w(23),
      Q => \la_ien_storage_reg_n_0_[23]\,
      R => \^int_rst\
    );
\la_ien_storage_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_218,
      D => mgmtsoc_dat_w(24),
      Q => \la_ien_storage_reg_n_0_[24]\,
      R => \^int_rst\
    );
\la_ien_storage_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_218,
      D => mgmtsoc_dat_w(25),
      Q => \la_ien_storage_reg_n_0_[25]\,
      R => \^int_rst\
    );
\la_ien_storage_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_218,
      D => mgmtsoc_dat_w(26),
      Q => \la_ien_storage_reg_n_0_[26]\,
      R => \^int_rst\
    );
\la_ien_storage_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_218,
      D => mgmtsoc_dat_w(27),
      Q => \la_ien_storage_reg_n_0_[27]\,
      R => \^int_rst\
    );
\la_ien_storage_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_218,
      D => mgmtsoc_dat_w(28),
      Q => \la_ien_storage_reg_n_0_[28]\,
      R => \^int_rst\
    );
\la_ien_storage_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_218,
      D => mgmtsoc_dat_w(29),
      Q => \la_ien_storage_reg_n_0_[29]\,
      R => \^int_rst\
    );
\la_ien_storage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_218,
      D => mgmtsoc_dat_w(2),
      Q => \la_ien_storage_reg_n_0_[2]\,
      R => \^int_rst\
    );
\la_ien_storage_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_218,
      D => mgmtsoc_dat_w(30),
      Q => \la_ien_storage_reg_n_0_[30]\,
      R => \^int_rst\
    );
\la_ien_storage_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_218,
      D => mgmtsoc_dat_w(31),
      Q => \la_ien_storage_reg_n_0_[31]\,
      R => \^int_rst\
    );
\la_ien_storage_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_217,
      D => \^dbus_cmd_rdata_data_reg[0]\(0),
      Q => csrbank6_ien1_w(0),
      R => \^int_rst\
    );
\la_ien_storage_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_217,
      D => mgmtsoc_dat_w(1),
      Q => csrbank6_ien1_w(1),
      R => \^int_rst\
    );
\la_ien_storage_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_217,
      D => mgmtsoc_dat_w(2),
      Q => csrbank6_ien1_w(2),
      R => \^int_rst\
    );
\la_ien_storage_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_217,
      D => mgmtsoc_dat_w(3),
      Q => csrbank6_ien1_w(3),
      R => \^int_rst\
    );
\la_ien_storage_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_217,
      D => mgmtsoc_dat_w(4),
      Q => csrbank6_ien1_w(4),
      R => \^int_rst\
    );
\la_ien_storage_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_217,
      D => mgmtsoc_dat_w(5),
      Q => csrbank6_ien1_w(5),
      R => \^int_rst\
    );
\la_ien_storage_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_217,
      D => mgmtsoc_dat_w(6),
      Q => csrbank6_ien1_w(6),
      R => \^int_rst\
    );
\la_ien_storage_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_217,
      D => mgmtsoc_dat_w(7),
      Q => csrbank6_ien1_w(7),
      R => \^int_rst\
    );
\la_ien_storage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_218,
      D => mgmtsoc_dat_w(3),
      Q => \la_ien_storage_reg_n_0_[3]\,
      R => \^int_rst\
    );
\la_ien_storage_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_217,
      D => mgmtsoc_dat_w(8),
      Q => csrbank6_ien1_w(8),
      R => \^int_rst\
    );
\la_ien_storage_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_217,
      D => mgmtsoc_dat_w(9),
      Q => csrbank6_ien1_w(9),
      R => \^int_rst\
    );
\la_ien_storage_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_217,
      D => mgmtsoc_dat_w(10),
      Q => csrbank6_ien1_w(10),
      R => \^int_rst\
    );
\la_ien_storage_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_217,
      D => mgmtsoc_dat_w(11),
      Q => csrbank6_ien1_w(11),
      R => \^int_rst\
    );
\la_ien_storage_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_217,
      D => mgmtsoc_dat_w(12),
      Q => csrbank6_ien1_w(12),
      R => \^int_rst\
    );
\la_ien_storage_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_217,
      D => mgmtsoc_dat_w(13),
      Q => csrbank6_ien1_w(13),
      R => \^int_rst\
    );
\la_ien_storage_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_217,
      D => mgmtsoc_dat_w(14),
      Q => csrbank6_ien1_w(14),
      R => \^int_rst\
    );
\la_ien_storage_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_217,
      D => mgmtsoc_dat_w(15),
      Q => csrbank6_ien1_w(15),
      R => \^int_rst\
    );
\la_ien_storage_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_217,
      D => mgmtsoc_dat_w(16),
      Q => csrbank6_ien1_w(16),
      R => \^int_rst\
    );
\la_ien_storage_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_217,
      D => mgmtsoc_dat_w(17),
      Q => csrbank6_ien1_w(17),
      R => \^int_rst\
    );
\la_ien_storage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_218,
      D => mgmtsoc_dat_w(4),
      Q => \la_ien_storage_reg_n_0_[4]\,
      R => \^int_rst\
    );
\la_ien_storage_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_217,
      D => mgmtsoc_dat_w(18),
      Q => csrbank6_ien1_w(18),
      R => \^int_rst\
    );
\la_ien_storage_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_217,
      D => mgmtsoc_dat_w(19),
      Q => csrbank6_ien1_w(19),
      R => \^int_rst\
    );
\la_ien_storage_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_217,
      D => mgmtsoc_dat_w(20),
      Q => csrbank6_ien1_w(20),
      R => \^int_rst\
    );
\la_ien_storage_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_217,
      D => mgmtsoc_dat_w(21),
      Q => csrbank6_ien1_w(21),
      R => \^int_rst\
    );
\la_ien_storage_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_217,
      D => mgmtsoc_dat_w(22),
      Q => csrbank6_ien1_w(22),
      R => \^int_rst\
    );
\la_ien_storage_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_217,
      D => mgmtsoc_dat_w(23),
      Q => csrbank6_ien1_w(23),
      R => \^int_rst\
    );
\la_ien_storage_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_217,
      D => mgmtsoc_dat_w(24),
      Q => csrbank6_ien1_w(24),
      R => \^int_rst\
    );
\la_ien_storage_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_217,
      D => mgmtsoc_dat_w(25),
      Q => csrbank6_ien1_w(25),
      R => \^int_rst\
    );
\la_ien_storage_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_217,
      D => mgmtsoc_dat_w(26),
      Q => csrbank6_ien1_w(26),
      R => \^int_rst\
    );
\la_ien_storage_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_217,
      D => mgmtsoc_dat_w(27),
      Q => csrbank6_ien1_w(27),
      R => \^int_rst\
    );
\la_ien_storage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_218,
      D => mgmtsoc_dat_w(5),
      Q => \la_ien_storage_reg_n_0_[5]\,
      R => \^int_rst\
    );
\la_ien_storage_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_217,
      D => mgmtsoc_dat_w(28),
      Q => csrbank6_ien1_w(28),
      R => \^int_rst\
    );
\la_ien_storage_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_217,
      D => mgmtsoc_dat_w(29),
      Q => csrbank6_ien1_w(29),
      R => \^int_rst\
    );
\la_ien_storage_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_217,
      D => mgmtsoc_dat_w(30),
      Q => csrbank6_ien1_w(30),
      R => \^int_rst\
    );
\la_ien_storage_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_217,
      D => mgmtsoc_dat_w(31),
      Q => csrbank6_ien1_w(31),
      R => \^int_rst\
    );
\la_ien_storage_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_216,
      D => \^dbus_cmd_rdata_data_reg[0]\(0),
      Q => csrbank6_ien2_w(0),
      R => \^int_rst\
    );
\la_ien_storage_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_216,
      D => mgmtsoc_dat_w(1),
      Q => csrbank6_ien2_w(1),
      R => \^int_rst\
    );
\la_ien_storage_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_216,
      D => mgmtsoc_dat_w(2),
      Q => csrbank6_ien2_w(2),
      R => \^int_rst\
    );
\la_ien_storage_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_216,
      D => mgmtsoc_dat_w(3),
      Q => csrbank6_ien2_w(3),
      R => \^int_rst\
    );
\la_ien_storage_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_216,
      D => mgmtsoc_dat_w(4),
      Q => csrbank6_ien2_w(4),
      R => \^int_rst\
    );
\la_ien_storage_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_216,
      D => mgmtsoc_dat_w(5),
      Q => csrbank6_ien2_w(5),
      R => \^int_rst\
    );
\la_ien_storage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_218,
      D => mgmtsoc_dat_w(6),
      Q => \la_ien_storage_reg_n_0_[6]\,
      R => \^int_rst\
    );
\la_ien_storage_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_216,
      D => mgmtsoc_dat_w(6),
      Q => csrbank6_ien2_w(6),
      R => \^int_rst\
    );
\la_ien_storage_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_216,
      D => mgmtsoc_dat_w(7),
      Q => csrbank6_ien2_w(7),
      R => \^int_rst\
    );
\la_ien_storage_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_216,
      D => mgmtsoc_dat_w(8),
      Q => csrbank6_ien2_w(8),
      R => \^int_rst\
    );
\la_ien_storage_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_216,
      D => mgmtsoc_dat_w(9),
      Q => csrbank6_ien2_w(9),
      R => \^int_rst\
    );
\la_ien_storage_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_216,
      D => mgmtsoc_dat_w(10),
      Q => csrbank6_ien2_w(10),
      R => \^int_rst\
    );
\la_ien_storage_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_216,
      D => mgmtsoc_dat_w(11),
      Q => csrbank6_ien2_w(11),
      R => \^int_rst\
    );
\la_ien_storage_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_216,
      D => mgmtsoc_dat_w(12),
      Q => csrbank6_ien2_w(12),
      R => \^int_rst\
    );
\la_ien_storage_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_216,
      D => mgmtsoc_dat_w(13),
      Q => csrbank6_ien2_w(13),
      R => \^int_rst\
    );
\la_ien_storage_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_216,
      D => mgmtsoc_dat_w(14),
      Q => csrbank6_ien2_w(14),
      R => \^int_rst\
    );
\la_ien_storage_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_216,
      D => mgmtsoc_dat_w(15),
      Q => csrbank6_ien2_w(15),
      R => \^int_rst\
    );
\la_ien_storage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_218,
      D => mgmtsoc_dat_w(7),
      Q => \la_ien_storage_reg_n_0_[7]\,
      R => \^int_rst\
    );
\la_ien_storage_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_216,
      D => mgmtsoc_dat_w(16),
      Q => csrbank6_ien2_w(16),
      R => \^int_rst\
    );
\la_ien_storage_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_216,
      D => mgmtsoc_dat_w(17),
      Q => csrbank6_ien2_w(17),
      R => \^int_rst\
    );
\la_ien_storage_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_216,
      D => mgmtsoc_dat_w(18),
      Q => csrbank6_ien2_w(18),
      R => \^int_rst\
    );
\la_ien_storage_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_216,
      D => mgmtsoc_dat_w(19),
      Q => csrbank6_ien2_w(19),
      R => \^int_rst\
    );
\la_ien_storage_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_216,
      D => mgmtsoc_dat_w(20),
      Q => csrbank6_ien2_w(20),
      R => \^int_rst\
    );
\la_ien_storage_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_216,
      D => mgmtsoc_dat_w(21),
      Q => csrbank6_ien2_w(21),
      R => \^int_rst\
    );
\la_ien_storage_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_216,
      D => mgmtsoc_dat_w(22),
      Q => csrbank6_ien2_w(22),
      R => \^int_rst\
    );
\la_ien_storage_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_216,
      D => mgmtsoc_dat_w(23),
      Q => csrbank6_ien2_w(23),
      R => \^int_rst\
    );
\la_ien_storage_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_216,
      D => mgmtsoc_dat_w(24),
      Q => csrbank6_ien2_w(24),
      R => \^int_rst\
    );
\la_ien_storage_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_216,
      D => mgmtsoc_dat_w(25),
      Q => csrbank6_ien2_w(25),
      R => \^int_rst\
    );
\la_ien_storage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_218,
      D => mgmtsoc_dat_w(8),
      Q => \la_ien_storage_reg_n_0_[8]\,
      R => \^int_rst\
    );
\la_ien_storage_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_216,
      D => mgmtsoc_dat_w(26),
      Q => csrbank6_ien2_w(26),
      R => \^int_rst\
    );
\la_ien_storage_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_216,
      D => mgmtsoc_dat_w(27),
      Q => csrbank6_ien2_w(27),
      R => \^int_rst\
    );
\la_ien_storage_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_216,
      D => mgmtsoc_dat_w(28),
      Q => csrbank6_ien2_w(28),
      R => \^int_rst\
    );
\la_ien_storage_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_216,
      D => mgmtsoc_dat_w(29),
      Q => csrbank6_ien2_w(29),
      R => \^int_rst\
    );
\la_ien_storage_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_216,
      D => mgmtsoc_dat_w(30),
      Q => csrbank6_ien2_w(30),
      R => \^int_rst\
    );
\la_ien_storage_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_216,
      D => mgmtsoc_dat_w(31),
      Q => csrbank6_ien2_w(31),
      R => \^int_rst\
    );
\la_ien_storage_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_215,
      D => \^dbus_cmd_rdata_data_reg[0]\(0),
      Q => csrbank6_ien3_w(0),
      R => \^int_rst\
    );
\la_ien_storage_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_215,
      D => mgmtsoc_dat_w(1),
      Q => csrbank6_ien3_w(1),
      R => \^int_rst\
    );
\la_ien_storage_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_215,
      D => mgmtsoc_dat_w(2),
      Q => csrbank6_ien3_w(2),
      R => \^int_rst\
    );
\la_ien_storage_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_215,
      D => mgmtsoc_dat_w(3),
      Q => csrbank6_ien3_w(3),
      R => \^int_rst\
    );
\la_ien_storage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_218,
      D => mgmtsoc_dat_w(9),
      Q => \la_ien_storage_reg_n_0_[9]\,
      R => \^int_rst\
    );
\la_oe_storage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_225,
      D => \^dbus_cmd_rdata_data_reg[0]\(0),
      Q => \la_oe_storage_reg_n_0_[0]\,
      R => \^int_rst\
    );
\la_oe_storage_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_222,
      D => mgmtsoc_dat_w(4),
      Q => csrbank6_oe3_w(4),
      R => \^int_rst\
    );
\la_oe_storage_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_222,
      D => mgmtsoc_dat_w(5),
      Q => csrbank6_oe3_w(5),
      R => \^int_rst\
    );
\la_oe_storage_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_222,
      D => mgmtsoc_dat_w(6),
      Q => csrbank6_oe3_w(6),
      R => \^int_rst\
    );
\la_oe_storage_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_222,
      D => mgmtsoc_dat_w(7),
      Q => csrbank6_oe3_w(7),
      R => \^int_rst\
    );
\la_oe_storage_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_222,
      D => mgmtsoc_dat_w(8),
      Q => csrbank6_oe3_w(8),
      R => \^int_rst\
    );
\la_oe_storage_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_222,
      D => mgmtsoc_dat_w(9),
      Q => csrbank6_oe3_w(9),
      R => \^int_rst\
    );
\la_oe_storage_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_222,
      D => mgmtsoc_dat_w(10),
      Q => csrbank6_oe3_w(10),
      R => \^int_rst\
    );
\la_oe_storage_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_222,
      D => mgmtsoc_dat_w(11),
      Q => csrbank6_oe3_w(11),
      R => \^int_rst\
    );
\la_oe_storage_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_222,
      D => mgmtsoc_dat_w(12),
      Q => csrbank6_oe3_w(12),
      R => \^int_rst\
    );
\la_oe_storage_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_222,
      D => mgmtsoc_dat_w(13),
      Q => csrbank6_oe3_w(13),
      R => \^int_rst\
    );
\la_oe_storage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_225,
      D => mgmtsoc_dat_w(10),
      Q => \la_oe_storage_reg_n_0_[10]\,
      R => \^int_rst\
    );
\la_oe_storage_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_222,
      D => mgmtsoc_dat_w(14),
      Q => csrbank6_oe3_w(14),
      R => \^int_rst\
    );
\la_oe_storage_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_222,
      D => mgmtsoc_dat_w(15),
      Q => csrbank6_oe3_w(15),
      R => \^int_rst\
    );
\la_oe_storage_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_222,
      D => mgmtsoc_dat_w(16),
      Q => csrbank6_oe3_w(16),
      R => \^int_rst\
    );
\la_oe_storage_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_222,
      D => mgmtsoc_dat_w(17),
      Q => csrbank6_oe3_w(17),
      R => \^int_rst\
    );
\la_oe_storage_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_222,
      D => mgmtsoc_dat_w(18),
      Q => csrbank6_oe3_w(18),
      R => \^int_rst\
    );
\la_oe_storage_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_222,
      D => mgmtsoc_dat_w(19),
      Q => csrbank6_oe3_w(19),
      R => \^int_rst\
    );
\la_oe_storage_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_222,
      D => mgmtsoc_dat_w(20),
      Q => csrbank6_oe3_w(20),
      R => \^int_rst\
    );
\la_oe_storage_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_222,
      D => mgmtsoc_dat_w(21),
      Q => csrbank6_oe3_w(21),
      R => \^int_rst\
    );
\la_oe_storage_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_222,
      D => mgmtsoc_dat_w(22),
      Q => csrbank6_oe3_w(22),
      R => \^int_rst\
    );
\la_oe_storage_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_222,
      D => mgmtsoc_dat_w(23),
      Q => csrbank6_oe3_w(23),
      R => \^int_rst\
    );
\la_oe_storage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_225,
      D => mgmtsoc_dat_w(11),
      Q => \la_oe_storage_reg_n_0_[11]\,
      R => \^int_rst\
    );
\la_oe_storage_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_222,
      D => mgmtsoc_dat_w(24),
      Q => csrbank6_oe3_w(24),
      R => \^int_rst\
    );
\la_oe_storage_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_222,
      D => mgmtsoc_dat_w(25),
      Q => csrbank6_oe3_w(25),
      R => \^int_rst\
    );
\la_oe_storage_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_222,
      D => mgmtsoc_dat_w(26),
      Q => csrbank6_oe3_w(26),
      R => \^int_rst\
    );
\la_oe_storage_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_222,
      D => mgmtsoc_dat_w(27),
      Q => csrbank6_oe3_w(27),
      R => \^int_rst\
    );
\la_oe_storage_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_222,
      D => mgmtsoc_dat_w(28),
      Q => csrbank6_oe3_w(28),
      R => \^int_rst\
    );
\la_oe_storage_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_222,
      D => mgmtsoc_dat_w(29),
      Q => csrbank6_oe3_w(29),
      R => \^int_rst\
    );
\la_oe_storage_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_222,
      D => mgmtsoc_dat_w(30),
      Q => csrbank6_oe3_w(30),
      R => \^int_rst\
    );
\la_oe_storage_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_222,
      D => mgmtsoc_dat_w(31),
      Q => csrbank6_oe3_w(31),
      R => \^int_rst\
    );
\la_oe_storage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_225,
      D => mgmtsoc_dat_w(12),
      Q => \la_oe_storage_reg_n_0_[12]\,
      R => \^int_rst\
    );
\la_oe_storage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_225,
      D => mgmtsoc_dat_w(13),
      Q => \la_oe_storage_reg_n_0_[13]\,
      R => \^int_rst\
    );
\la_oe_storage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_225,
      D => mgmtsoc_dat_w(14),
      Q => \la_oe_storage_reg_n_0_[14]\,
      R => \^int_rst\
    );
\la_oe_storage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_225,
      D => mgmtsoc_dat_w(15),
      Q => \la_oe_storage_reg_n_0_[15]\,
      R => \^int_rst\
    );
\la_oe_storage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_225,
      D => mgmtsoc_dat_w(16),
      Q => \la_oe_storage_reg_n_0_[16]\,
      R => \^int_rst\
    );
\la_oe_storage_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_225,
      D => mgmtsoc_dat_w(17),
      Q => \la_oe_storage_reg_n_0_[17]\,
      R => \^int_rst\
    );
\la_oe_storage_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_225,
      D => mgmtsoc_dat_w(18),
      Q => \la_oe_storage_reg_n_0_[18]\,
      R => \^int_rst\
    );
\la_oe_storage_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_225,
      D => mgmtsoc_dat_w(19),
      Q => \la_oe_storage_reg_n_0_[19]\,
      R => \^int_rst\
    );
\la_oe_storage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_225,
      D => mgmtsoc_dat_w(1),
      Q => \la_oe_storage_reg_n_0_[1]\,
      R => \^int_rst\
    );
\la_oe_storage_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_225,
      D => mgmtsoc_dat_w(20),
      Q => \la_oe_storage_reg_n_0_[20]\,
      R => \^int_rst\
    );
\la_oe_storage_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_225,
      D => mgmtsoc_dat_w(21),
      Q => \la_oe_storage_reg_n_0_[21]\,
      R => \^int_rst\
    );
\la_oe_storage_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_225,
      D => mgmtsoc_dat_w(22),
      Q => \la_oe_storage_reg_n_0_[22]\,
      R => \^int_rst\
    );
\la_oe_storage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_225,
      D => mgmtsoc_dat_w(23),
      Q => \la_oe_storage_reg_n_0_[23]\,
      R => \^int_rst\
    );
\la_oe_storage_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_225,
      D => mgmtsoc_dat_w(24),
      Q => \la_oe_storage_reg_n_0_[24]\,
      R => \^int_rst\
    );
\la_oe_storage_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_225,
      D => mgmtsoc_dat_w(25),
      Q => \la_oe_storage_reg_n_0_[25]\,
      R => \^int_rst\
    );
\la_oe_storage_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_225,
      D => mgmtsoc_dat_w(26),
      Q => \la_oe_storage_reg_n_0_[26]\,
      R => \^int_rst\
    );
\la_oe_storage_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_225,
      D => mgmtsoc_dat_w(27),
      Q => \la_oe_storage_reg_n_0_[27]\,
      R => \^int_rst\
    );
\la_oe_storage_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_225,
      D => mgmtsoc_dat_w(28),
      Q => \la_oe_storage_reg_n_0_[28]\,
      R => \^int_rst\
    );
\la_oe_storage_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_225,
      D => mgmtsoc_dat_w(29),
      Q => \la_oe_storage_reg_n_0_[29]\,
      R => \^int_rst\
    );
\la_oe_storage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_225,
      D => mgmtsoc_dat_w(2),
      Q => \la_oe_storage_reg_n_0_[2]\,
      R => \^int_rst\
    );
\la_oe_storage_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_225,
      D => mgmtsoc_dat_w(30),
      Q => \la_oe_storage_reg_n_0_[30]\,
      R => \^int_rst\
    );
\la_oe_storage_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_225,
      D => mgmtsoc_dat_w(31),
      Q => \la_oe_storage_reg_n_0_[31]\,
      R => \^int_rst\
    );
\la_oe_storage_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_224,
      D => \^dbus_cmd_rdata_data_reg[0]\(0),
      Q => csrbank6_oe1_w(0),
      R => \^int_rst\
    );
\la_oe_storage_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_224,
      D => mgmtsoc_dat_w(1),
      Q => csrbank6_oe1_w(1),
      R => \^int_rst\
    );
\la_oe_storage_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_224,
      D => mgmtsoc_dat_w(2),
      Q => csrbank6_oe1_w(2),
      R => \^int_rst\
    );
\la_oe_storage_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_224,
      D => mgmtsoc_dat_w(3),
      Q => csrbank6_oe1_w(3),
      R => \^int_rst\
    );
\la_oe_storage_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_224,
      D => mgmtsoc_dat_w(4),
      Q => csrbank6_oe1_w(4),
      R => \^int_rst\
    );
\la_oe_storage_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_224,
      D => mgmtsoc_dat_w(5),
      Q => csrbank6_oe1_w(5),
      R => \^int_rst\
    );
\la_oe_storage_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_224,
      D => mgmtsoc_dat_w(6),
      Q => csrbank6_oe1_w(6),
      R => \^int_rst\
    );
\la_oe_storage_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_224,
      D => mgmtsoc_dat_w(7),
      Q => csrbank6_oe1_w(7),
      R => \^int_rst\
    );
\la_oe_storage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_225,
      D => mgmtsoc_dat_w(3),
      Q => \la_oe_storage_reg_n_0_[3]\,
      R => \^int_rst\
    );
\la_oe_storage_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_224,
      D => mgmtsoc_dat_w(8),
      Q => csrbank6_oe1_w(8),
      R => \^int_rst\
    );
\la_oe_storage_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_224,
      D => mgmtsoc_dat_w(9),
      Q => csrbank6_oe1_w(9),
      R => \^int_rst\
    );
\la_oe_storage_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_224,
      D => mgmtsoc_dat_w(10),
      Q => csrbank6_oe1_w(10),
      R => \^int_rst\
    );
\la_oe_storage_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_224,
      D => mgmtsoc_dat_w(11),
      Q => csrbank6_oe1_w(11),
      R => \^int_rst\
    );
\la_oe_storage_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_224,
      D => mgmtsoc_dat_w(12),
      Q => csrbank6_oe1_w(12),
      R => \^int_rst\
    );
\la_oe_storage_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_224,
      D => mgmtsoc_dat_w(13),
      Q => csrbank6_oe1_w(13),
      R => \^int_rst\
    );
\la_oe_storage_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_224,
      D => mgmtsoc_dat_w(14),
      Q => csrbank6_oe1_w(14),
      R => \^int_rst\
    );
\la_oe_storage_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_224,
      D => mgmtsoc_dat_w(15),
      Q => csrbank6_oe1_w(15),
      R => \^int_rst\
    );
\la_oe_storage_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_224,
      D => mgmtsoc_dat_w(16),
      Q => csrbank6_oe1_w(16),
      R => \^int_rst\
    );
\la_oe_storage_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_224,
      D => mgmtsoc_dat_w(17),
      Q => csrbank6_oe1_w(17),
      R => \^int_rst\
    );
\la_oe_storage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_225,
      D => mgmtsoc_dat_w(4),
      Q => \la_oe_storage_reg_n_0_[4]\,
      R => \^int_rst\
    );
\la_oe_storage_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_224,
      D => mgmtsoc_dat_w(18),
      Q => csrbank6_oe1_w(18),
      R => \^int_rst\
    );
\la_oe_storage_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_224,
      D => mgmtsoc_dat_w(19),
      Q => csrbank6_oe1_w(19),
      R => \^int_rst\
    );
\la_oe_storage_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_224,
      D => mgmtsoc_dat_w(20),
      Q => csrbank6_oe1_w(20),
      R => \^int_rst\
    );
\la_oe_storage_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_224,
      D => mgmtsoc_dat_w(21),
      Q => csrbank6_oe1_w(21),
      R => \^int_rst\
    );
\la_oe_storage_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_224,
      D => mgmtsoc_dat_w(22),
      Q => csrbank6_oe1_w(22),
      R => \^int_rst\
    );
\la_oe_storage_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_224,
      D => mgmtsoc_dat_w(23),
      Q => csrbank6_oe1_w(23),
      R => \^int_rst\
    );
\la_oe_storage_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_224,
      D => mgmtsoc_dat_w(24),
      Q => csrbank6_oe1_w(24),
      R => \^int_rst\
    );
\la_oe_storage_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_224,
      D => mgmtsoc_dat_w(25),
      Q => csrbank6_oe1_w(25),
      R => \^int_rst\
    );
\la_oe_storage_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_224,
      D => mgmtsoc_dat_w(26),
      Q => csrbank6_oe1_w(26),
      R => \^int_rst\
    );
\la_oe_storage_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_224,
      D => mgmtsoc_dat_w(27),
      Q => csrbank6_oe1_w(27),
      R => \^int_rst\
    );
\la_oe_storage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_225,
      D => mgmtsoc_dat_w(5),
      Q => \la_oe_storage_reg_n_0_[5]\,
      R => \^int_rst\
    );
\la_oe_storage_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_224,
      D => mgmtsoc_dat_w(28),
      Q => csrbank6_oe1_w(28),
      R => \^int_rst\
    );
\la_oe_storage_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_224,
      D => mgmtsoc_dat_w(29),
      Q => csrbank6_oe1_w(29),
      R => \^int_rst\
    );
\la_oe_storage_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_224,
      D => mgmtsoc_dat_w(30),
      Q => csrbank6_oe1_w(30),
      R => \^int_rst\
    );
\la_oe_storage_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_224,
      D => mgmtsoc_dat_w(31),
      Q => csrbank6_oe1_w(31),
      R => \^int_rst\
    );
\la_oe_storage_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_223,
      D => \^dbus_cmd_rdata_data_reg[0]\(0),
      Q => csrbank6_oe2_w(0),
      R => \^int_rst\
    );
\la_oe_storage_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_223,
      D => mgmtsoc_dat_w(1),
      Q => csrbank6_oe2_w(1),
      R => \^int_rst\
    );
\la_oe_storage_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_223,
      D => mgmtsoc_dat_w(2),
      Q => csrbank6_oe2_w(2),
      R => \^int_rst\
    );
\la_oe_storage_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_223,
      D => mgmtsoc_dat_w(3),
      Q => csrbank6_oe2_w(3),
      R => \^int_rst\
    );
\la_oe_storage_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_223,
      D => mgmtsoc_dat_w(4),
      Q => csrbank6_oe2_w(4),
      R => \^int_rst\
    );
\la_oe_storage_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_223,
      D => mgmtsoc_dat_w(5),
      Q => csrbank6_oe2_w(5),
      R => \^int_rst\
    );
\la_oe_storage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_225,
      D => mgmtsoc_dat_w(6),
      Q => \la_oe_storage_reg_n_0_[6]\,
      R => \^int_rst\
    );
\la_oe_storage_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_223,
      D => mgmtsoc_dat_w(6),
      Q => csrbank6_oe2_w(6),
      R => \^int_rst\
    );
\la_oe_storage_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_223,
      D => mgmtsoc_dat_w(7),
      Q => csrbank6_oe2_w(7),
      R => \^int_rst\
    );
\la_oe_storage_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_223,
      D => mgmtsoc_dat_w(8),
      Q => csrbank6_oe2_w(8),
      R => \^int_rst\
    );
\la_oe_storage_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_223,
      D => mgmtsoc_dat_w(9),
      Q => csrbank6_oe2_w(9),
      R => \^int_rst\
    );
\la_oe_storage_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_223,
      D => mgmtsoc_dat_w(10),
      Q => csrbank6_oe2_w(10),
      R => \^int_rst\
    );
\la_oe_storage_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_223,
      D => mgmtsoc_dat_w(11),
      Q => csrbank6_oe2_w(11),
      R => \^int_rst\
    );
\la_oe_storage_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_223,
      D => mgmtsoc_dat_w(12),
      Q => csrbank6_oe2_w(12),
      R => \^int_rst\
    );
\la_oe_storage_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_223,
      D => mgmtsoc_dat_w(13),
      Q => csrbank6_oe2_w(13),
      R => \^int_rst\
    );
\la_oe_storage_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_223,
      D => mgmtsoc_dat_w(14),
      Q => csrbank6_oe2_w(14),
      R => \^int_rst\
    );
\la_oe_storage_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_223,
      D => mgmtsoc_dat_w(15),
      Q => csrbank6_oe2_w(15),
      R => \^int_rst\
    );
\la_oe_storage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_225,
      D => mgmtsoc_dat_w(7),
      Q => \la_oe_storage_reg_n_0_[7]\,
      R => \^int_rst\
    );
\la_oe_storage_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_223,
      D => mgmtsoc_dat_w(16),
      Q => csrbank6_oe2_w(16),
      R => \^int_rst\
    );
\la_oe_storage_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_223,
      D => mgmtsoc_dat_w(17),
      Q => csrbank6_oe2_w(17),
      R => \^int_rst\
    );
\la_oe_storage_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_223,
      D => mgmtsoc_dat_w(18),
      Q => csrbank6_oe2_w(18),
      R => \^int_rst\
    );
\la_oe_storage_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_223,
      D => mgmtsoc_dat_w(19),
      Q => csrbank6_oe2_w(19),
      R => \^int_rst\
    );
\la_oe_storage_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_223,
      D => mgmtsoc_dat_w(20),
      Q => csrbank6_oe2_w(20),
      R => \^int_rst\
    );
\la_oe_storage_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_223,
      D => mgmtsoc_dat_w(21),
      Q => csrbank6_oe2_w(21),
      R => \^int_rst\
    );
\la_oe_storage_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_223,
      D => mgmtsoc_dat_w(22),
      Q => csrbank6_oe2_w(22),
      R => \^int_rst\
    );
\la_oe_storage_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_223,
      D => mgmtsoc_dat_w(23),
      Q => csrbank6_oe2_w(23),
      R => \^int_rst\
    );
\la_oe_storage_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_223,
      D => mgmtsoc_dat_w(24),
      Q => csrbank6_oe2_w(24),
      R => \^int_rst\
    );
\la_oe_storage_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_223,
      D => mgmtsoc_dat_w(25),
      Q => csrbank6_oe2_w(25),
      R => \^int_rst\
    );
\la_oe_storage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_225,
      D => mgmtsoc_dat_w(8),
      Q => \la_oe_storage_reg_n_0_[8]\,
      R => \^int_rst\
    );
\la_oe_storage_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_223,
      D => mgmtsoc_dat_w(26),
      Q => csrbank6_oe2_w(26),
      R => \^int_rst\
    );
\la_oe_storage_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_223,
      D => mgmtsoc_dat_w(27),
      Q => csrbank6_oe2_w(27),
      R => \^int_rst\
    );
\la_oe_storage_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_223,
      D => mgmtsoc_dat_w(28),
      Q => csrbank6_oe2_w(28),
      R => \^int_rst\
    );
\la_oe_storage_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_223,
      D => mgmtsoc_dat_w(29),
      Q => csrbank6_oe2_w(29),
      R => \^int_rst\
    );
\la_oe_storage_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_223,
      D => mgmtsoc_dat_w(30),
      Q => csrbank6_oe2_w(30),
      R => \^int_rst\
    );
\la_oe_storage_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_223,
      D => mgmtsoc_dat_w(31),
      Q => csrbank6_oe2_w(31),
      R => \^int_rst\
    );
\la_oe_storage_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_222,
      D => \^dbus_cmd_rdata_data_reg[0]\(0),
      Q => csrbank6_oe3_w(0),
      R => \^int_rst\
    );
\la_oe_storage_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_222,
      D => mgmtsoc_dat_w(1),
      Q => csrbank6_oe3_w(1),
      R => \^int_rst\
    );
\la_oe_storage_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_222,
      D => mgmtsoc_dat_w(2),
      Q => csrbank6_oe3_w(2),
      R => \^int_rst\
    );
\la_oe_storage_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_222,
      D => mgmtsoc_dat_w(3),
      Q => csrbank6_oe3_w(3),
      R => \^int_rst\
    );
\la_oe_storage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_225,
      D => mgmtsoc_dat_w(9),
      Q => \la_oe_storage_reg_n_0_[9]\,
      R => \^int_rst\
    );
\la_out_storage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_213,
      D => \^dbus_cmd_rdata_data_reg[0]\(0),
      Q => \la_out_storage_reg_n_0_[0]\,
      R => \^int_rst\
    );
\la_out_storage_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_210,
      D => mgmtsoc_dat_w(4),
      Q => \la_out_storage_reg_n_0_[100]\,
      R => \^int_rst\
    );
\la_out_storage_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_210,
      D => mgmtsoc_dat_w(5),
      Q => \la_out_storage_reg_n_0_[101]\,
      R => \^int_rst\
    );
\la_out_storage_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_210,
      D => mgmtsoc_dat_w(6),
      Q => \la_out_storage_reg_n_0_[102]\,
      R => \^int_rst\
    );
\la_out_storage_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_210,
      D => mgmtsoc_dat_w(7),
      Q => \la_out_storage_reg_n_0_[103]\,
      R => \^int_rst\
    );
\la_out_storage_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_210,
      D => mgmtsoc_dat_w(8),
      Q => \la_out_storage_reg_n_0_[104]\,
      R => \^int_rst\
    );
\la_out_storage_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_210,
      D => mgmtsoc_dat_w(9),
      Q => \la_out_storage_reg_n_0_[105]\,
      R => \^int_rst\
    );
\la_out_storage_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_210,
      D => mgmtsoc_dat_w(10),
      Q => \la_out_storage_reg_n_0_[106]\,
      R => \^int_rst\
    );
\la_out_storage_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_210,
      D => mgmtsoc_dat_w(11),
      Q => \la_out_storage_reg_n_0_[107]\,
      R => \^int_rst\
    );
\la_out_storage_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_210,
      D => mgmtsoc_dat_w(12),
      Q => \la_out_storage_reg_n_0_[108]\,
      R => \^int_rst\
    );
\la_out_storage_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_210,
      D => mgmtsoc_dat_w(13),
      Q => \la_out_storage_reg_n_0_[109]\,
      R => \^int_rst\
    );
\la_out_storage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_213,
      D => mgmtsoc_dat_w(10),
      Q => \la_out_storage_reg_n_0_[10]\,
      R => \^int_rst\
    );
\la_out_storage_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_210,
      D => mgmtsoc_dat_w(14),
      Q => \la_out_storage_reg_n_0_[110]\,
      R => \^int_rst\
    );
\la_out_storage_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_210,
      D => mgmtsoc_dat_w(15),
      Q => \la_out_storage_reg_n_0_[111]\,
      R => \^int_rst\
    );
\la_out_storage_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_210,
      D => mgmtsoc_dat_w(16),
      Q => \la_out_storage_reg_n_0_[112]\,
      R => \^int_rst\
    );
\la_out_storage_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_210,
      D => mgmtsoc_dat_w(17),
      Q => \la_out_storage_reg_n_0_[113]\,
      R => \^int_rst\
    );
\la_out_storage_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_210,
      D => mgmtsoc_dat_w(18),
      Q => \la_out_storage_reg_n_0_[114]\,
      R => \^int_rst\
    );
\la_out_storage_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_210,
      D => mgmtsoc_dat_w(19),
      Q => \la_out_storage_reg_n_0_[115]\,
      R => \^int_rst\
    );
\la_out_storage_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_210,
      D => mgmtsoc_dat_w(20),
      Q => \la_out_storage_reg_n_0_[116]\,
      R => \^int_rst\
    );
\la_out_storage_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_210,
      D => mgmtsoc_dat_w(21),
      Q => \la_out_storage_reg_n_0_[117]\,
      R => \^int_rst\
    );
\la_out_storage_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_210,
      D => mgmtsoc_dat_w(22),
      Q => \la_out_storage_reg_n_0_[118]\,
      R => \^int_rst\
    );
\la_out_storage_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_210,
      D => mgmtsoc_dat_w(23),
      Q => \la_out_storage_reg_n_0_[119]\,
      R => \^int_rst\
    );
\la_out_storage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_213,
      D => mgmtsoc_dat_w(11),
      Q => \la_out_storage_reg_n_0_[11]\,
      R => \^int_rst\
    );
\la_out_storage_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_210,
      D => mgmtsoc_dat_w(24),
      Q => \la_out_storage_reg_n_0_[120]\,
      R => \^int_rst\
    );
\la_out_storage_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_210,
      D => mgmtsoc_dat_w(25),
      Q => \la_out_storage_reg_n_0_[121]\,
      R => \^int_rst\
    );
\la_out_storage_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_210,
      D => mgmtsoc_dat_w(26),
      Q => \la_out_storage_reg_n_0_[122]\,
      R => \^int_rst\
    );
\la_out_storage_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_210,
      D => mgmtsoc_dat_w(27),
      Q => \la_out_storage_reg_n_0_[123]\,
      R => \^int_rst\
    );
\la_out_storage_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_210,
      D => mgmtsoc_dat_w(28),
      Q => \la_out_storage_reg_n_0_[124]\,
      R => \^int_rst\
    );
\la_out_storage_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_210,
      D => mgmtsoc_dat_w(29),
      Q => \la_out_storage_reg_n_0_[125]\,
      R => \^int_rst\
    );
\la_out_storage_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_210,
      D => mgmtsoc_dat_w(30),
      Q => \la_out_storage_reg_n_0_[126]\,
      R => \^int_rst\
    );
\la_out_storage_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_210,
      D => mgmtsoc_dat_w(31),
      Q => \la_out_storage_reg_n_0_[127]\,
      R => \^int_rst\
    );
\la_out_storage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_213,
      D => mgmtsoc_dat_w(12),
      Q => \la_out_storage_reg_n_0_[12]\,
      R => \^int_rst\
    );
\la_out_storage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_213,
      D => mgmtsoc_dat_w(13),
      Q => \la_out_storage_reg_n_0_[13]\,
      R => \^int_rst\
    );
\la_out_storage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_213,
      D => mgmtsoc_dat_w(14),
      Q => \la_out_storage_reg_n_0_[14]\,
      R => \^int_rst\
    );
\la_out_storage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_213,
      D => mgmtsoc_dat_w(15),
      Q => \la_out_storage_reg_n_0_[15]\,
      R => \^int_rst\
    );
\la_out_storage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_213,
      D => mgmtsoc_dat_w(16),
      Q => \la_out_storage_reg_n_0_[16]\,
      R => \^int_rst\
    );
\la_out_storage_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_213,
      D => mgmtsoc_dat_w(17),
      Q => \la_out_storage_reg_n_0_[17]\,
      R => \^int_rst\
    );
\la_out_storage_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_213,
      D => mgmtsoc_dat_w(18),
      Q => \la_out_storage_reg_n_0_[18]\,
      R => \^int_rst\
    );
\la_out_storage_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_213,
      D => mgmtsoc_dat_w(19),
      Q => \la_out_storage_reg_n_0_[19]\,
      R => \^int_rst\
    );
\la_out_storage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_213,
      D => mgmtsoc_dat_w(1),
      Q => \la_out_storage_reg_n_0_[1]\,
      R => \^int_rst\
    );
\la_out_storage_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_213,
      D => mgmtsoc_dat_w(20),
      Q => \la_out_storage_reg_n_0_[20]\,
      R => \^int_rst\
    );
\la_out_storage_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_213,
      D => mgmtsoc_dat_w(21),
      Q => \la_out_storage_reg_n_0_[21]\,
      R => \^int_rst\
    );
\la_out_storage_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_213,
      D => mgmtsoc_dat_w(22),
      Q => \la_out_storage_reg_n_0_[22]\,
      R => \^int_rst\
    );
\la_out_storage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_213,
      D => mgmtsoc_dat_w(23),
      Q => \la_out_storage_reg_n_0_[23]\,
      R => \^int_rst\
    );
\la_out_storage_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_213,
      D => mgmtsoc_dat_w(24),
      Q => \la_out_storage_reg_n_0_[24]\,
      R => \^int_rst\
    );
\la_out_storage_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_213,
      D => mgmtsoc_dat_w(25),
      Q => \la_out_storage_reg_n_0_[25]\,
      R => \^int_rst\
    );
\la_out_storage_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_213,
      D => mgmtsoc_dat_w(26),
      Q => \la_out_storage_reg_n_0_[26]\,
      R => \^int_rst\
    );
\la_out_storage_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_213,
      D => mgmtsoc_dat_w(27),
      Q => \la_out_storage_reg_n_0_[27]\,
      R => \^int_rst\
    );
\la_out_storage_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_213,
      D => mgmtsoc_dat_w(28),
      Q => \la_out_storage_reg_n_0_[28]\,
      R => \^int_rst\
    );
\la_out_storage_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_213,
      D => mgmtsoc_dat_w(29),
      Q => \la_out_storage_reg_n_0_[29]\,
      R => \^int_rst\
    );
\la_out_storage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_213,
      D => mgmtsoc_dat_w(2),
      Q => \la_out_storage_reg_n_0_[2]\,
      R => \^int_rst\
    );
\la_out_storage_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_213,
      D => mgmtsoc_dat_w(30),
      Q => \la_out_storage_reg_n_0_[30]\,
      R => \^int_rst\
    );
\la_out_storage_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_213,
      D => mgmtsoc_dat_w(31),
      Q => \la_out_storage_reg_n_0_[31]\,
      R => \^int_rst\
    );
\la_out_storage_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_212,
      D => \^dbus_cmd_rdata_data_reg[0]\(0),
      Q => \la_out_storage_reg_n_0_[32]\,
      R => \^int_rst\
    );
\la_out_storage_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_212,
      D => mgmtsoc_dat_w(1),
      Q => \la_out_storage_reg_n_0_[33]\,
      R => \^int_rst\
    );
\la_out_storage_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_212,
      D => mgmtsoc_dat_w(2),
      Q => \la_out_storage_reg_n_0_[34]\,
      R => \^int_rst\
    );
\la_out_storage_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_212,
      D => mgmtsoc_dat_w(3),
      Q => \la_out_storage_reg_n_0_[35]\,
      R => \^int_rst\
    );
\la_out_storage_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_212,
      D => mgmtsoc_dat_w(4),
      Q => \la_out_storage_reg_n_0_[36]\,
      R => \^int_rst\
    );
\la_out_storage_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_212,
      D => mgmtsoc_dat_w(5),
      Q => \la_out_storage_reg_n_0_[37]\,
      R => \^int_rst\
    );
\la_out_storage_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_212,
      D => mgmtsoc_dat_w(6),
      Q => \la_out_storage_reg_n_0_[38]\,
      R => \^int_rst\
    );
\la_out_storage_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_212,
      D => mgmtsoc_dat_w(7),
      Q => \la_out_storage_reg_n_0_[39]\,
      R => \^int_rst\
    );
\la_out_storage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_213,
      D => mgmtsoc_dat_w(3),
      Q => \la_out_storage_reg_n_0_[3]\,
      R => \^int_rst\
    );
\la_out_storage_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_212,
      D => mgmtsoc_dat_w(8),
      Q => \la_out_storage_reg_n_0_[40]\,
      R => \^int_rst\
    );
\la_out_storage_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_212,
      D => mgmtsoc_dat_w(9),
      Q => \la_out_storage_reg_n_0_[41]\,
      R => \^int_rst\
    );
\la_out_storage_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_212,
      D => mgmtsoc_dat_w(10),
      Q => \la_out_storage_reg_n_0_[42]\,
      R => \^int_rst\
    );
\la_out_storage_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_212,
      D => mgmtsoc_dat_w(11),
      Q => \la_out_storage_reg_n_0_[43]\,
      R => \^int_rst\
    );
\la_out_storage_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_212,
      D => mgmtsoc_dat_w(12),
      Q => \la_out_storage_reg_n_0_[44]\,
      R => \^int_rst\
    );
\la_out_storage_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_212,
      D => mgmtsoc_dat_w(13),
      Q => \la_out_storage_reg_n_0_[45]\,
      R => \^int_rst\
    );
\la_out_storage_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_212,
      D => mgmtsoc_dat_w(14),
      Q => \la_out_storage_reg_n_0_[46]\,
      R => \^int_rst\
    );
\la_out_storage_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_212,
      D => mgmtsoc_dat_w(15),
      Q => \la_out_storage_reg_n_0_[47]\,
      R => \^int_rst\
    );
\la_out_storage_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_212,
      D => mgmtsoc_dat_w(16),
      Q => \la_out_storage_reg_n_0_[48]\,
      R => \^int_rst\
    );
\la_out_storage_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_212,
      D => mgmtsoc_dat_w(17),
      Q => \la_out_storage_reg_n_0_[49]\,
      R => \^int_rst\
    );
\la_out_storage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_213,
      D => mgmtsoc_dat_w(4),
      Q => \la_out_storage_reg_n_0_[4]\,
      R => \^int_rst\
    );
\la_out_storage_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_212,
      D => mgmtsoc_dat_w(18),
      Q => \la_out_storage_reg_n_0_[50]\,
      R => \^int_rst\
    );
\la_out_storage_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_212,
      D => mgmtsoc_dat_w(19),
      Q => \la_out_storage_reg_n_0_[51]\,
      R => \^int_rst\
    );
\la_out_storage_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_212,
      D => mgmtsoc_dat_w(20),
      Q => \la_out_storage_reg_n_0_[52]\,
      R => \^int_rst\
    );
\la_out_storage_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_212,
      D => mgmtsoc_dat_w(21),
      Q => \la_out_storage_reg_n_0_[53]\,
      R => \^int_rst\
    );
\la_out_storage_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_212,
      D => mgmtsoc_dat_w(22),
      Q => \la_out_storage_reg_n_0_[54]\,
      R => \^int_rst\
    );
\la_out_storage_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_212,
      D => mgmtsoc_dat_w(23),
      Q => \la_out_storage_reg_n_0_[55]\,
      R => \^int_rst\
    );
\la_out_storage_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_212,
      D => mgmtsoc_dat_w(24),
      Q => \la_out_storage_reg_n_0_[56]\,
      R => \^int_rst\
    );
\la_out_storage_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_212,
      D => mgmtsoc_dat_w(25),
      Q => \la_out_storage_reg_n_0_[57]\,
      R => \^int_rst\
    );
\la_out_storage_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_212,
      D => mgmtsoc_dat_w(26),
      Q => \la_out_storage_reg_n_0_[58]\,
      R => \^int_rst\
    );
\la_out_storage_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_212,
      D => mgmtsoc_dat_w(27),
      Q => \la_out_storage_reg_n_0_[59]\,
      R => \^int_rst\
    );
\la_out_storage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_213,
      D => mgmtsoc_dat_w(5),
      Q => \la_out_storage_reg_n_0_[5]\,
      R => \^int_rst\
    );
\la_out_storage_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_212,
      D => mgmtsoc_dat_w(28),
      Q => \la_out_storage_reg_n_0_[60]\,
      R => \^int_rst\
    );
\la_out_storage_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_212,
      D => mgmtsoc_dat_w(29),
      Q => \la_out_storage_reg_n_0_[61]\,
      R => \^int_rst\
    );
\la_out_storage_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_212,
      D => mgmtsoc_dat_w(30),
      Q => \la_out_storage_reg_n_0_[62]\,
      R => \^int_rst\
    );
\la_out_storage_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_212,
      D => mgmtsoc_dat_w(31),
      Q => \la_out_storage_reg_n_0_[63]\,
      R => \^int_rst\
    );
\la_out_storage_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_211,
      D => \^dbus_cmd_rdata_data_reg[0]\(0),
      Q => \la_out_storage_reg_n_0_[64]\,
      R => \^int_rst\
    );
\la_out_storage_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_211,
      D => mgmtsoc_dat_w(1),
      Q => \la_out_storage_reg_n_0_[65]\,
      R => \^int_rst\
    );
\la_out_storage_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_211,
      D => mgmtsoc_dat_w(2),
      Q => \la_out_storage_reg_n_0_[66]\,
      R => \^int_rst\
    );
\la_out_storage_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_211,
      D => mgmtsoc_dat_w(3),
      Q => \la_out_storage_reg_n_0_[67]\,
      R => \^int_rst\
    );
\la_out_storage_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_211,
      D => mgmtsoc_dat_w(4),
      Q => \la_out_storage_reg_n_0_[68]\,
      R => \^int_rst\
    );
\la_out_storage_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_211,
      D => mgmtsoc_dat_w(5),
      Q => \la_out_storage_reg_n_0_[69]\,
      R => \^int_rst\
    );
\la_out_storage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_213,
      D => mgmtsoc_dat_w(6),
      Q => \la_out_storage_reg_n_0_[6]\,
      R => \^int_rst\
    );
\la_out_storage_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_211,
      D => mgmtsoc_dat_w(6),
      Q => \la_out_storage_reg_n_0_[70]\,
      R => \^int_rst\
    );
\la_out_storage_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_211,
      D => mgmtsoc_dat_w(7),
      Q => \la_out_storage_reg_n_0_[71]\,
      R => \^int_rst\
    );
\la_out_storage_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_211,
      D => mgmtsoc_dat_w(8),
      Q => \la_out_storage_reg_n_0_[72]\,
      R => \^int_rst\
    );
\la_out_storage_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_211,
      D => mgmtsoc_dat_w(9),
      Q => \la_out_storage_reg_n_0_[73]\,
      R => \^int_rst\
    );
\la_out_storage_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_211,
      D => mgmtsoc_dat_w(10),
      Q => \la_out_storage_reg_n_0_[74]\,
      R => \^int_rst\
    );
\la_out_storage_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_211,
      D => mgmtsoc_dat_w(11),
      Q => \la_out_storage_reg_n_0_[75]\,
      R => \^int_rst\
    );
\la_out_storage_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_211,
      D => mgmtsoc_dat_w(12),
      Q => \la_out_storage_reg_n_0_[76]\,
      R => \^int_rst\
    );
\la_out_storage_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_211,
      D => mgmtsoc_dat_w(13),
      Q => \la_out_storage_reg_n_0_[77]\,
      R => \^int_rst\
    );
\la_out_storage_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_211,
      D => mgmtsoc_dat_w(14),
      Q => \la_out_storage_reg_n_0_[78]\,
      R => \^int_rst\
    );
\la_out_storage_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_211,
      D => mgmtsoc_dat_w(15),
      Q => \la_out_storage_reg_n_0_[79]\,
      R => \^int_rst\
    );
\la_out_storage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_213,
      D => mgmtsoc_dat_w(7),
      Q => \la_out_storage_reg_n_0_[7]\,
      R => \^int_rst\
    );
\la_out_storage_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_211,
      D => mgmtsoc_dat_w(16),
      Q => \la_out_storage_reg_n_0_[80]\,
      R => \^int_rst\
    );
\la_out_storage_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_211,
      D => mgmtsoc_dat_w(17),
      Q => \la_out_storage_reg_n_0_[81]\,
      R => \^int_rst\
    );
\la_out_storage_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_211,
      D => mgmtsoc_dat_w(18),
      Q => \la_out_storage_reg_n_0_[82]\,
      R => \^int_rst\
    );
\la_out_storage_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_211,
      D => mgmtsoc_dat_w(19),
      Q => \la_out_storage_reg_n_0_[83]\,
      R => \^int_rst\
    );
\la_out_storage_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_211,
      D => mgmtsoc_dat_w(20),
      Q => \la_out_storage_reg_n_0_[84]\,
      R => \^int_rst\
    );
\la_out_storage_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_211,
      D => mgmtsoc_dat_w(21),
      Q => \la_out_storage_reg_n_0_[85]\,
      R => \^int_rst\
    );
\la_out_storage_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_211,
      D => mgmtsoc_dat_w(22),
      Q => \la_out_storage_reg_n_0_[86]\,
      R => \^int_rst\
    );
\la_out_storage_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_211,
      D => mgmtsoc_dat_w(23),
      Q => \la_out_storage_reg_n_0_[87]\,
      R => \^int_rst\
    );
\la_out_storage_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_211,
      D => mgmtsoc_dat_w(24),
      Q => \la_out_storage_reg_n_0_[88]\,
      R => \^int_rst\
    );
\la_out_storage_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_211,
      D => mgmtsoc_dat_w(25),
      Q => \la_out_storage_reg_n_0_[89]\,
      R => \^int_rst\
    );
\la_out_storage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_213,
      D => mgmtsoc_dat_w(8),
      Q => \la_out_storage_reg_n_0_[8]\,
      R => \^int_rst\
    );
\la_out_storage_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_211,
      D => mgmtsoc_dat_w(26),
      Q => \la_out_storage_reg_n_0_[90]\,
      R => \^int_rst\
    );
\la_out_storage_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_211,
      D => mgmtsoc_dat_w(27),
      Q => \la_out_storage_reg_n_0_[91]\,
      R => \^int_rst\
    );
\la_out_storage_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_211,
      D => mgmtsoc_dat_w(28),
      Q => \la_out_storage_reg_n_0_[92]\,
      R => \^int_rst\
    );
\la_out_storage_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_211,
      D => mgmtsoc_dat_w(29),
      Q => \la_out_storage_reg_n_0_[93]\,
      R => \^int_rst\
    );
\la_out_storage_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_211,
      D => mgmtsoc_dat_w(30),
      Q => \la_out_storage_reg_n_0_[94]\,
      R => \^int_rst\
    );
\la_out_storage_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_211,
      D => mgmtsoc_dat_w(31),
      Q => \la_out_storage_reg_n_0_[95]\,
      R => \^int_rst\
    );
\la_out_storage_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_210,
      D => \^dbus_cmd_rdata_data_reg[0]\(0),
      Q => \la_out_storage_reg_n_0_[96]\,
      R => \^int_rst\
    );
\la_out_storage_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_210,
      D => mgmtsoc_dat_w(1),
      Q => \la_out_storage_reg_n_0_[97]\,
      R => \^int_rst\
    );
\la_out_storage_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_210,
      D => mgmtsoc_dat_w(2),
      Q => \la_out_storage_reg_n_0_[98]\,
      R => \^int_rst\
    );
\la_out_storage_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_210,
      D => mgmtsoc_dat_w(3),
      Q => \la_out_storage_reg_n_0_[99]\,
      R => \^int_rst\
    );
\la_out_storage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_213,
      D => mgmtsoc_dat_w(9),
      Q => \la_out_storage_reg_n_0_[9]\,
      R => \^int_rst\
    );
litespi_grant_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => litespi_grant_reg_0,
      Q => \^litespi_grant\,
      R => \^int_rst\
    );
litespi_grant_reg_rep: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => litespi_grant_reg_rep_0,
      Q => litespi_grant_reg_rep_n_0,
      R => \^int_rst\
    );
\litespi_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAFD"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      O => \litespi_state[0]_i_1_n_0\
    );
\litespi_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAF0405FEF55450"
    )
        port map (
      I0 => \^q\(3),
      I1 => \litespi_state[1]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \litespi_state[1]_i_3_n_0\,
      I5 => \^q\(0),
      O => \litespi_state[1]_i_1_n_0\
    );
\litespi_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \litespi_state[1]_i_4_n_0\,
      I2 => \mgmtsoc_litespimmap_storage_reg_n_0_[3]\,
      I3 => \mgmtsoc_litespimmap_storage_reg_n_0_[0]\,
      I4 => \mgmtsoc_litespimmap_storage_reg_n_0_[2]\,
      I5 => \mgmtsoc_litespimmap_storage_reg_n_0_[1]\,
      O => \litespi_state[1]_i_2_n_0\
    );
\litespi_state[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^mgmtsoc_litespimmap_burst_cs\,
      I1 => mgmtsoc_litespimmap_cs2,
      O => \litespi_state[1]_i_3_n_0\
    );
\litespi_state[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mgmtsoc_litespimmap_storage_reg_n_0_[6]\,
      I1 => \mgmtsoc_litespimmap_storage_reg_n_0_[4]\,
      I2 => \mgmtsoc_litespimmap_storage_reg_n_0_[7]\,
      I3 => \mgmtsoc_litespimmap_storage_reg_n_0_[5]\,
      O => \litespi_state[1]_i_4_n_0\
    );
\litespi_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => \litespi_state[3]_i_2_n_0\
    );
\litespi_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000040"
    )
        port map (
      I0 => \^litespi_grant\,
      I1 => litespiphy_state(1),
      I2 => litespiphy_state(0),
      I3 => \litespi_state[3]_i_6_n_0\,
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => \litespi_state[3]_i_4_n_0\
    );
\litespi_state[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => \litespi_state[3]_i_5_n_0\
    );
\litespi_state[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \litespi_state[3]_i_6_n_0\
    );
\litespi_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_208,
      D => \litespi_state[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \^int_rst\
    );
\litespi_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_208,
      D => \litespi_state[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \^int_rst\
    );
\litespi_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_208,
      D => VexRiscv_n_366,
      Q => \^q\(2),
      R => \^int_rst\
    );
\litespi_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_208,
      D => \litespi_state[3]_i_2_n_0\,
      Q => \^q\(3),
      R => \^int_rst\
    );
\memdat_1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDDDDDD0"
    )
        port map (
      I0 => \^uart_tx_fifo_readable\,
      I1 => \^rs232phy_rs232phytx_state_reg_0\,
      I2 => uart_tx_fifo_level0_reg(4),
      I3 => \memdat_1[7]_i_3_n_0\,
      I4 => uart_tx_fifo_level0_reg(2),
      I5 => uart_tx_fifo_level0_reg(3),
      O => \^uart_tx_fifo_syncfifo_re\
    );
\memdat_1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \^rs232phy_rs232phytx_state\,
      I1 => \^uart_phy_tx_tick_reg_0\(0),
      I2 => uart_phy_tx_count_reg(2),
      I3 => uart_phy_tx_count_reg(3),
      I4 => uart_phy_tx_count_reg(1),
      I5 => uart_phy_tx_count_reg(0),
      O => \^rs232phy_rs232phytx_state_reg_0\
    );
\memdat_1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => uart_tx_fifo_level0_reg(1),
      I1 => uart_tx_fifo_level0_reg(0),
      O => \memdat_1[7]_i_3_n_0\
    );
\memdat_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^uart_tx_fifo_syncfifo_re\,
      D => memdat_10(0),
      Q => memdat_1(0),
      R => '0'
    );
\memdat_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^uart_tx_fifo_syncfifo_re\,
      D => memdat_10(1),
      Q => memdat_1(1),
      R => '0'
    );
\memdat_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^uart_tx_fifo_syncfifo_re\,
      D => memdat_10(2),
      Q => memdat_1(2),
      R => '0'
    );
\memdat_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^uart_tx_fifo_syncfifo_re\,
      D => memdat_10(3),
      Q => memdat_1(3),
      R => '0'
    );
\memdat_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^uart_tx_fifo_syncfifo_re\,
      D => memdat_10(4),
      Q => memdat_1(4),
      R => '0'
    );
\memdat_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^uart_tx_fifo_syncfifo_re\,
      D => memdat_10(5),
      Q => memdat_1(5),
      R => '0'
    );
\memdat_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^uart_tx_fifo_syncfifo_re\,
      D => memdat_10(6),
      Q => memdat_1(6),
      R => '0'
    );
\memdat_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^uart_tx_fifo_syncfifo_re\,
      D => memdat_10(7),
      Q => memdat_1(7),
      R => '0'
    );
\memdat_3[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D500D5D5D5D5D5D5"
    )
        port map (
      I0 => \^uart_rx_fifo_readable\,
      I1 => \^uart_pending_r_reg[1]_0\,
      I2 => \^uart_pending_re\,
      I3 => uart_rx_fifo_level0_reg(4),
      I4 => \memdat_3[7]_i_2_n_0\,
      I5 => \memdat_3[7]_i_3_n_0\,
      O => \^uart_rx_fifo_rdport_re\
    );
\memdat_3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => uart_rx_fifo_level0_reg(1),
      I1 => uart_rx_fifo_level0_reg(0),
      O => \memdat_3[7]_i_2_n_0\
    );
\memdat_3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => uart_rx_fifo_level0_reg(2),
      I1 => uart_rx_fifo_level0_reg(3),
      O => \memdat_3[7]_i_3_n_0\
    );
\memdat_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^uart_rx_fifo_rdport_re\,
      D => memdat_30(0),
      Q => memdat_3(0),
      R => '0'
    );
\memdat_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^uart_rx_fifo_rdport_re\,
      D => memdat_30(1),
      Q => memdat_3(1),
      R => '0'
    );
\memdat_3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^uart_rx_fifo_rdport_re\,
      D => memdat_30(2),
      Q => memdat_3(2),
      R => '0'
    );
\memdat_3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^uart_rx_fifo_rdport_re\,
      D => memdat_30(3),
      Q => memdat_3(3),
      R => '0'
    );
\memdat_3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^uart_rx_fifo_rdport_re\,
      D => memdat_30(4),
      Q => memdat_3(4),
      R => '0'
    );
\memdat_3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^uart_rx_fifo_rdport_re\,
      D => memdat_30(5),
      Q => memdat_3(5),
      R => '0'
    );
\memdat_3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^uart_rx_fifo_rdport_re\,
      D => memdat_30(6),
      Q => memdat_3(6),
      R => '0'
    );
\memdat_3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^uart_rx_fifo_rdport_re\,
      D => memdat_30(7),
      Q => memdat_3(7),
      R => '0'
    );
\mgmtsoc_bus_errors[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => VexRiscv_n_364,
      I1 => \mgmtsoc_bus_errors[0]_i_3_n_0\,
      I2 => \mgmtsoc_bus_errors[0]_i_4_n_0\,
      I3 => \mgmtsoc_bus_errors[0]_i_5_n_0\,
      I4 => \mgmtsoc_bus_errors[0]_i_6_n_0\,
      O => mgmtsoc_bus_errors
    );
\mgmtsoc_bus_errors[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => mgmtsoc_bus_errors_reg(19),
      I1 => mgmtsoc_bus_errors_reg(6),
      I2 => mgmtsoc_bus_errors_reg(29),
      I3 => mgmtsoc_bus_errors_reg(18),
      O => \mgmtsoc_bus_errors[0]_i_10_n_0\
    );
\mgmtsoc_bus_errors[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => mgmtsoc_bus_errors_reg(9),
      I1 => mgmtsoc_bus_errors_reg(8),
      I2 => mgmtsoc_bus_errors_reg(5),
      I3 => mgmtsoc_bus_errors_reg(4),
      O => \mgmtsoc_bus_errors[0]_i_11_n_0\
    );
\mgmtsoc_bus_errors[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => mgmtsoc_bus_errors_reg(7),
      I1 => mgmtsoc_bus_errors_reg(25),
      I2 => mgmtsoc_bus_errors_reg(22),
      I3 => mgmtsoc_bus_errors_reg(23),
      I4 => \mgmtsoc_bus_errors[0]_i_8_n_0\,
      O => \mgmtsoc_bus_errors[0]_i_3_n_0\
    );
\mgmtsoc_bus_errors[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => mgmtsoc_bus_errors_reg(10),
      I1 => mgmtsoc_bus_errors_reg(26),
      I2 => mgmtsoc_bus_errors_reg(3),
      I3 => mgmtsoc_bus_errors_reg(12),
      I4 => \mgmtsoc_bus_errors[0]_i_9_n_0\,
      O => \mgmtsoc_bus_errors[0]_i_4_n_0\
    );
\mgmtsoc_bus_errors[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => mgmtsoc_bus_errors_reg(16),
      I1 => mgmtsoc_bus_errors_reg(21),
      I2 => mgmtsoc_bus_errors_reg(24),
      I3 => mgmtsoc_bus_errors_reg(30),
      I4 => \mgmtsoc_bus_errors[0]_i_10_n_0\,
      O => \mgmtsoc_bus_errors[0]_i_5_n_0\
    );
\mgmtsoc_bus_errors[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => mgmtsoc_bus_errors_reg(17),
      I1 => mgmtsoc_bus_errors_reg(20),
      I2 => mgmtsoc_bus_errors_reg(27),
      I3 => mgmtsoc_bus_errors_reg(28),
      I4 => \mgmtsoc_bus_errors[0]_i_11_n_0\,
      O => \mgmtsoc_bus_errors[0]_i_6_n_0\
    );
\mgmtsoc_bus_errors[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mgmtsoc_bus_errors_reg(0),
      O => \mgmtsoc_bus_errors[0]_i_7_n_0\
    );
\mgmtsoc_bus_errors[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => mgmtsoc_bus_errors_reg(31),
      I1 => mgmtsoc_bus_errors_reg(14),
      I2 => mgmtsoc_bus_errors_reg(13),
      I3 => mgmtsoc_bus_errors_reg(11),
      O => \mgmtsoc_bus_errors[0]_i_8_n_0\
    );
\mgmtsoc_bus_errors[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => mgmtsoc_bus_errors_reg(2),
      I1 => mgmtsoc_bus_errors_reg(1),
      I2 => mgmtsoc_bus_errors_reg(15),
      I3 => mgmtsoc_bus_errors_reg(0),
      O => \mgmtsoc_bus_errors[0]_i_9_n_0\
    );
\mgmtsoc_bus_errors_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_bus_errors,
      D => \mgmtsoc_bus_errors_reg[0]_i_2_n_7\,
      Q => mgmtsoc_bus_errors_reg(0),
      R => \^int_rst\
    );
\mgmtsoc_bus_errors_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mgmtsoc_bus_errors_reg[0]_i_2_n_0\,
      CO(2) => \mgmtsoc_bus_errors_reg[0]_i_2_n_1\,
      CO(1) => \mgmtsoc_bus_errors_reg[0]_i_2_n_2\,
      CO(0) => \mgmtsoc_bus_errors_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \mgmtsoc_bus_errors_reg[0]_i_2_n_4\,
      O(2) => \mgmtsoc_bus_errors_reg[0]_i_2_n_5\,
      O(1) => \mgmtsoc_bus_errors_reg[0]_i_2_n_6\,
      O(0) => \mgmtsoc_bus_errors_reg[0]_i_2_n_7\,
      S(3 downto 1) => mgmtsoc_bus_errors_reg(3 downto 1),
      S(0) => \mgmtsoc_bus_errors[0]_i_7_n_0\
    );
\mgmtsoc_bus_errors_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_bus_errors,
      D => \mgmtsoc_bus_errors_reg[8]_i_1_n_5\,
      Q => mgmtsoc_bus_errors_reg(10),
      R => \^int_rst\
    );
\mgmtsoc_bus_errors_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_bus_errors,
      D => \mgmtsoc_bus_errors_reg[8]_i_1_n_4\,
      Q => mgmtsoc_bus_errors_reg(11),
      R => \^int_rst\
    );
\mgmtsoc_bus_errors_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_bus_errors,
      D => \mgmtsoc_bus_errors_reg[12]_i_1_n_7\,
      Q => mgmtsoc_bus_errors_reg(12),
      R => \^int_rst\
    );
\mgmtsoc_bus_errors_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mgmtsoc_bus_errors_reg[8]_i_1_n_0\,
      CO(3) => \mgmtsoc_bus_errors_reg[12]_i_1_n_0\,
      CO(2) => \mgmtsoc_bus_errors_reg[12]_i_1_n_1\,
      CO(1) => \mgmtsoc_bus_errors_reg[12]_i_1_n_2\,
      CO(0) => \mgmtsoc_bus_errors_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mgmtsoc_bus_errors_reg[12]_i_1_n_4\,
      O(2) => \mgmtsoc_bus_errors_reg[12]_i_1_n_5\,
      O(1) => \mgmtsoc_bus_errors_reg[12]_i_1_n_6\,
      O(0) => \mgmtsoc_bus_errors_reg[12]_i_1_n_7\,
      S(3 downto 0) => mgmtsoc_bus_errors_reg(15 downto 12)
    );
\mgmtsoc_bus_errors_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_bus_errors,
      D => \mgmtsoc_bus_errors_reg[12]_i_1_n_6\,
      Q => mgmtsoc_bus_errors_reg(13),
      R => \^int_rst\
    );
\mgmtsoc_bus_errors_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_bus_errors,
      D => \mgmtsoc_bus_errors_reg[12]_i_1_n_5\,
      Q => mgmtsoc_bus_errors_reg(14),
      R => \^int_rst\
    );
\mgmtsoc_bus_errors_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_bus_errors,
      D => \mgmtsoc_bus_errors_reg[12]_i_1_n_4\,
      Q => mgmtsoc_bus_errors_reg(15),
      R => \^int_rst\
    );
\mgmtsoc_bus_errors_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_bus_errors,
      D => \mgmtsoc_bus_errors_reg[16]_i_1_n_7\,
      Q => mgmtsoc_bus_errors_reg(16),
      R => \^int_rst\
    );
\mgmtsoc_bus_errors_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mgmtsoc_bus_errors_reg[12]_i_1_n_0\,
      CO(3) => \mgmtsoc_bus_errors_reg[16]_i_1_n_0\,
      CO(2) => \mgmtsoc_bus_errors_reg[16]_i_1_n_1\,
      CO(1) => \mgmtsoc_bus_errors_reg[16]_i_1_n_2\,
      CO(0) => \mgmtsoc_bus_errors_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mgmtsoc_bus_errors_reg[16]_i_1_n_4\,
      O(2) => \mgmtsoc_bus_errors_reg[16]_i_1_n_5\,
      O(1) => \mgmtsoc_bus_errors_reg[16]_i_1_n_6\,
      O(0) => \mgmtsoc_bus_errors_reg[16]_i_1_n_7\,
      S(3 downto 0) => mgmtsoc_bus_errors_reg(19 downto 16)
    );
\mgmtsoc_bus_errors_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_bus_errors,
      D => \mgmtsoc_bus_errors_reg[16]_i_1_n_6\,
      Q => mgmtsoc_bus_errors_reg(17),
      R => \^int_rst\
    );
\mgmtsoc_bus_errors_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_bus_errors,
      D => \mgmtsoc_bus_errors_reg[16]_i_1_n_5\,
      Q => mgmtsoc_bus_errors_reg(18),
      R => \^int_rst\
    );
\mgmtsoc_bus_errors_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_bus_errors,
      D => \mgmtsoc_bus_errors_reg[16]_i_1_n_4\,
      Q => mgmtsoc_bus_errors_reg(19),
      R => \^int_rst\
    );
\mgmtsoc_bus_errors_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_bus_errors,
      D => \mgmtsoc_bus_errors_reg[0]_i_2_n_6\,
      Q => mgmtsoc_bus_errors_reg(1),
      R => \^int_rst\
    );
\mgmtsoc_bus_errors_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_bus_errors,
      D => \mgmtsoc_bus_errors_reg[20]_i_1_n_7\,
      Q => mgmtsoc_bus_errors_reg(20),
      R => \^int_rst\
    );
\mgmtsoc_bus_errors_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mgmtsoc_bus_errors_reg[16]_i_1_n_0\,
      CO(3) => \mgmtsoc_bus_errors_reg[20]_i_1_n_0\,
      CO(2) => \mgmtsoc_bus_errors_reg[20]_i_1_n_1\,
      CO(1) => \mgmtsoc_bus_errors_reg[20]_i_1_n_2\,
      CO(0) => \mgmtsoc_bus_errors_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mgmtsoc_bus_errors_reg[20]_i_1_n_4\,
      O(2) => \mgmtsoc_bus_errors_reg[20]_i_1_n_5\,
      O(1) => \mgmtsoc_bus_errors_reg[20]_i_1_n_6\,
      O(0) => \mgmtsoc_bus_errors_reg[20]_i_1_n_7\,
      S(3 downto 0) => mgmtsoc_bus_errors_reg(23 downto 20)
    );
\mgmtsoc_bus_errors_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_bus_errors,
      D => \mgmtsoc_bus_errors_reg[20]_i_1_n_6\,
      Q => mgmtsoc_bus_errors_reg(21),
      R => \^int_rst\
    );
\mgmtsoc_bus_errors_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_bus_errors,
      D => \mgmtsoc_bus_errors_reg[20]_i_1_n_5\,
      Q => mgmtsoc_bus_errors_reg(22),
      R => \^int_rst\
    );
\mgmtsoc_bus_errors_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_bus_errors,
      D => \mgmtsoc_bus_errors_reg[20]_i_1_n_4\,
      Q => mgmtsoc_bus_errors_reg(23),
      R => \^int_rst\
    );
\mgmtsoc_bus_errors_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_bus_errors,
      D => \mgmtsoc_bus_errors_reg[24]_i_1_n_7\,
      Q => mgmtsoc_bus_errors_reg(24),
      R => \^int_rst\
    );
\mgmtsoc_bus_errors_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mgmtsoc_bus_errors_reg[20]_i_1_n_0\,
      CO(3) => \mgmtsoc_bus_errors_reg[24]_i_1_n_0\,
      CO(2) => \mgmtsoc_bus_errors_reg[24]_i_1_n_1\,
      CO(1) => \mgmtsoc_bus_errors_reg[24]_i_1_n_2\,
      CO(0) => \mgmtsoc_bus_errors_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mgmtsoc_bus_errors_reg[24]_i_1_n_4\,
      O(2) => \mgmtsoc_bus_errors_reg[24]_i_1_n_5\,
      O(1) => \mgmtsoc_bus_errors_reg[24]_i_1_n_6\,
      O(0) => \mgmtsoc_bus_errors_reg[24]_i_1_n_7\,
      S(3 downto 0) => mgmtsoc_bus_errors_reg(27 downto 24)
    );
\mgmtsoc_bus_errors_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_bus_errors,
      D => \mgmtsoc_bus_errors_reg[24]_i_1_n_6\,
      Q => mgmtsoc_bus_errors_reg(25),
      R => \^int_rst\
    );
\mgmtsoc_bus_errors_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_bus_errors,
      D => \mgmtsoc_bus_errors_reg[24]_i_1_n_5\,
      Q => mgmtsoc_bus_errors_reg(26),
      R => \^int_rst\
    );
\mgmtsoc_bus_errors_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_bus_errors,
      D => \mgmtsoc_bus_errors_reg[24]_i_1_n_4\,
      Q => mgmtsoc_bus_errors_reg(27),
      R => \^int_rst\
    );
\mgmtsoc_bus_errors_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_bus_errors,
      D => \mgmtsoc_bus_errors_reg[28]_i_1_n_7\,
      Q => mgmtsoc_bus_errors_reg(28),
      R => \^int_rst\
    );
\mgmtsoc_bus_errors_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mgmtsoc_bus_errors_reg[24]_i_1_n_0\,
      CO(3) => \NLW_mgmtsoc_bus_errors_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \mgmtsoc_bus_errors_reg[28]_i_1_n_1\,
      CO(1) => \mgmtsoc_bus_errors_reg[28]_i_1_n_2\,
      CO(0) => \mgmtsoc_bus_errors_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mgmtsoc_bus_errors_reg[28]_i_1_n_4\,
      O(2) => \mgmtsoc_bus_errors_reg[28]_i_1_n_5\,
      O(1) => \mgmtsoc_bus_errors_reg[28]_i_1_n_6\,
      O(0) => \mgmtsoc_bus_errors_reg[28]_i_1_n_7\,
      S(3 downto 0) => mgmtsoc_bus_errors_reg(31 downto 28)
    );
\mgmtsoc_bus_errors_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_bus_errors,
      D => \mgmtsoc_bus_errors_reg[28]_i_1_n_6\,
      Q => mgmtsoc_bus_errors_reg(29),
      R => \^int_rst\
    );
\mgmtsoc_bus_errors_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_bus_errors,
      D => \mgmtsoc_bus_errors_reg[0]_i_2_n_5\,
      Q => mgmtsoc_bus_errors_reg(2),
      R => \^int_rst\
    );
\mgmtsoc_bus_errors_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_bus_errors,
      D => \mgmtsoc_bus_errors_reg[28]_i_1_n_5\,
      Q => mgmtsoc_bus_errors_reg(30),
      R => \^int_rst\
    );
\mgmtsoc_bus_errors_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_bus_errors,
      D => \mgmtsoc_bus_errors_reg[28]_i_1_n_4\,
      Q => mgmtsoc_bus_errors_reg(31),
      R => \^int_rst\
    );
\mgmtsoc_bus_errors_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_bus_errors,
      D => \mgmtsoc_bus_errors_reg[0]_i_2_n_4\,
      Q => mgmtsoc_bus_errors_reg(3),
      R => \^int_rst\
    );
\mgmtsoc_bus_errors_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_bus_errors,
      D => \mgmtsoc_bus_errors_reg[4]_i_1_n_7\,
      Q => mgmtsoc_bus_errors_reg(4),
      R => \^int_rst\
    );
\mgmtsoc_bus_errors_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mgmtsoc_bus_errors_reg[0]_i_2_n_0\,
      CO(3) => \mgmtsoc_bus_errors_reg[4]_i_1_n_0\,
      CO(2) => \mgmtsoc_bus_errors_reg[4]_i_1_n_1\,
      CO(1) => \mgmtsoc_bus_errors_reg[4]_i_1_n_2\,
      CO(0) => \mgmtsoc_bus_errors_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mgmtsoc_bus_errors_reg[4]_i_1_n_4\,
      O(2) => \mgmtsoc_bus_errors_reg[4]_i_1_n_5\,
      O(1) => \mgmtsoc_bus_errors_reg[4]_i_1_n_6\,
      O(0) => \mgmtsoc_bus_errors_reg[4]_i_1_n_7\,
      S(3 downto 0) => mgmtsoc_bus_errors_reg(7 downto 4)
    );
\mgmtsoc_bus_errors_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_bus_errors,
      D => \mgmtsoc_bus_errors_reg[4]_i_1_n_6\,
      Q => mgmtsoc_bus_errors_reg(5),
      R => \^int_rst\
    );
\mgmtsoc_bus_errors_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_bus_errors,
      D => \mgmtsoc_bus_errors_reg[4]_i_1_n_5\,
      Q => mgmtsoc_bus_errors_reg(6),
      R => \^int_rst\
    );
\mgmtsoc_bus_errors_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_bus_errors,
      D => \mgmtsoc_bus_errors_reg[4]_i_1_n_4\,
      Q => mgmtsoc_bus_errors_reg(7),
      R => \^int_rst\
    );
\mgmtsoc_bus_errors_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_bus_errors,
      D => \mgmtsoc_bus_errors_reg[8]_i_1_n_7\,
      Q => mgmtsoc_bus_errors_reg(8),
      R => \^int_rst\
    );
\mgmtsoc_bus_errors_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mgmtsoc_bus_errors_reg[4]_i_1_n_0\,
      CO(3) => \mgmtsoc_bus_errors_reg[8]_i_1_n_0\,
      CO(2) => \mgmtsoc_bus_errors_reg[8]_i_1_n_1\,
      CO(1) => \mgmtsoc_bus_errors_reg[8]_i_1_n_2\,
      CO(0) => \mgmtsoc_bus_errors_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mgmtsoc_bus_errors_reg[8]_i_1_n_4\,
      O(2) => \mgmtsoc_bus_errors_reg[8]_i_1_n_5\,
      O(1) => \mgmtsoc_bus_errors_reg[8]_i_1_n_6\,
      O(0) => \mgmtsoc_bus_errors_reg[8]_i_1_n_7\,
      S(3 downto 0) => mgmtsoc_bus_errors_reg(11 downto 8)
    );
\mgmtsoc_bus_errors_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_bus_errors,
      D => \mgmtsoc_bus_errors_reg[8]_i_1_n_6\,
      Q => mgmtsoc_bus_errors_reg(9),
      R => \^int_rst\
    );
mgmtsoc_en_storage_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_en_storage_reg_0,
      Q => \^mgmtsoc_en_storage\,
      R => \^int_rst\
    );
mgmtsoc_enable_storage_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_enable_storage_reg_0,
      Q => \^mgmtsoc_enable_storage\,
      R => \^int_rst\
    );
\mgmtsoc_litespimmap_burst_adr[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABFAA"
    )
        port map (
      I0 => VexRiscv_n_365,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1
    );
\mgmtsoc_litespimmap_burst_adr[29]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      O => \mgmtsoc_litespimmap_burst_adr[29]_i_4_n_0\
    );
\mgmtsoc_litespimmap_burst_adr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1,
      D => mgmtsoc_litespimmap_burst_adr_litespi_next_value1(0),
      Q => mgmtsoc_litespimmap_burst_adr(0),
      R => '0'
    );
\mgmtsoc_litespimmap_burst_adr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1,
      D => mgmtsoc_litespimmap_burst_adr_litespi_next_value1(10),
      Q => mgmtsoc_litespimmap_burst_adr(10),
      R => '0'
    );
\mgmtsoc_litespimmap_burst_adr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1,
      D => mgmtsoc_litespimmap_burst_adr_litespi_next_value1(11),
      Q => mgmtsoc_litespimmap_burst_adr(11),
      R => '0'
    );
\mgmtsoc_litespimmap_burst_adr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1,
      D => mgmtsoc_litespimmap_burst_adr_litespi_next_value1(12),
      Q => mgmtsoc_litespimmap_burst_adr(12),
      R => '0'
    );
\mgmtsoc_litespimmap_burst_adr_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mgmtsoc_litespimmap_burst_adr_reg[8]_i_2_n_0\,
      CO(3) => \mgmtsoc_litespimmap_burst_adr_reg[12]_i_2_n_0\,
      CO(2) => \mgmtsoc_litespimmap_burst_adr_reg[12]_i_2_n_1\,
      CO(1) => \mgmtsoc_litespimmap_burst_adr_reg[12]_i_2_n_2\,
      CO(0) => \mgmtsoc_litespimmap_burst_adr_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(12 downto 9),
      S(3 downto 0) => mgmtsoc_litespimmap_burst_adr(12 downto 9)
    );
\mgmtsoc_litespimmap_burst_adr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1,
      D => mgmtsoc_litespimmap_burst_adr_litespi_next_value1(13),
      Q => mgmtsoc_litespimmap_burst_adr(13),
      R => '0'
    );
\mgmtsoc_litespimmap_burst_adr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1,
      D => mgmtsoc_litespimmap_burst_adr_litespi_next_value1(14),
      Q => mgmtsoc_litespimmap_burst_adr(14),
      R => '0'
    );
\mgmtsoc_litespimmap_burst_adr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1,
      D => mgmtsoc_litespimmap_burst_adr_litespi_next_value1(15),
      Q => mgmtsoc_litespimmap_burst_adr(15),
      R => '0'
    );
\mgmtsoc_litespimmap_burst_adr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1,
      D => mgmtsoc_litespimmap_burst_adr_litespi_next_value1(16),
      Q => mgmtsoc_litespimmap_burst_adr(16),
      R => '0'
    );
\mgmtsoc_litespimmap_burst_adr_reg[16]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \mgmtsoc_litespimmap_burst_adr_reg[12]_i_2_n_0\,
      CO(3) => \mgmtsoc_litespimmap_burst_adr_reg[16]_i_3_n_0\,
      CO(2) => \mgmtsoc_litespimmap_burst_adr_reg[16]_i_3_n_1\,
      CO(1) => \mgmtsoc_litespimmap_burst_adr_reg[16]_i_3_n_2\,
      CO(0) => \mgmtsoc_litespimmap_burst_adr_reg[16]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(16 downto 13),
      S(3 downto 0) => mgmtsoc_litespimmap_burst_adr(16 downto 13)
    );
\mgmtsoc_litespimmap_burst_adr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1,
      D => mgmtsoc_litespimmap_burst_adr_litespi_next_value1(17),
      Q => mgmtsoc_litespimmap_burst_adr(17),
      R => '0'
    );
\mgmtsoc_litespimmap_burst_adr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1,
      D => mgmtsoc_litespimmap_burst_adr_litespi_next_value1(18),
      Q => mgmtsoc_litespimmap_burst_adr(18),
      R => '0'
    );
\mgmtsoc_litespimmap_burst_adr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1,
      D => mgmtsoc_litespimmap_burst_adr_litespi_next_value1(19),
      Q => mgmtsoc_litespimmap_burst_adr(19),
      R => '0'
    );
\mgmtsoc_litespimmap_burst_adr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1,
      D => mgmtsoc_litespimmap_burst_adr_litespi_next_value1(1),
      Q => mgmtsoc_litespimmap_burst_adr(1),
      R => '0'
    );
\mgmtsoc_litespimmap_burst_adr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1,
      D => mgmtsoc_litespimmap_burst_adr_litespi_next_value1(20),
      Q => mgmtsoc_litespimmap_burst_adr(20),
      R => '0'
    );
\mgmtsoc_litespimmap_burst_adr_reg[20]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \mgmtsoc_litespimmap_burst_adr_reg[16]_i_3_n_0\,
      CO(3) => \mgmtsoc_litespimmap_burst_adr_reg[20]_i_3_n_0\,
      CO(2) => \mgmtsoc_litespimmap_burst_adr_reg[20]_i_3_n_1\,
      CO(1) => \mgmtsoc_litespimmap_burst_adr_reg[20]_i_3_n_2\,
      CO(0) => \mgmtsoc_litespimmap_burst_adr_reg[20]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(20 downto 17),
      S(3 downto 0) => mgmtsoc_litespimmap_burst_adr(20 downto 17)
    );
\mgmtsoc_litespimmap_burst_adr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1,
      D => mgmtsoc_litespimmap_burst_adr_litespi_next_value1(21),
      Q => mgmtsoc_litespimmap_burst_adr(21),
      R => '0'
    );
\mgmtsoc_litespimmap_burst_adr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1,
      D => mgmtsoc_litespimmap_burst_adr_litespi_next_value1(22),
      Q => mgmtsoc_litespimmap_burst_adr(22),
      R => '0'
    );
\mgmtsoc_litespimmap_burst_adr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1,
      D => mgmtsoc_litespimmap_burst_adr_litespi_next_value1(23),
      Q => mgmtsoc_litespimmap_burst_adr(23),
      R => '0'
    );
\mgmtsoc_litespimmap_burst_adr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1,
      D => mgmtsoc_litespimmap_burst_adr_litespi_next_value1(24),
      Q => mgmtsoc_litespimmap_burst_adr(24),
      R => '0'
    );
\mgmtsoc_litespimmap_burst_adr_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mgmtsoc_litespimmap_burst_adr_reg[20]_i_3_n_0\,
      CO(3) => \mgmtsoc_litespimmap_burst_adr_reg[24]_i_2_n_0\,
      CO(2) => \mgmtsoc_litespimmap_burst_adr_reg[24]_i_2_n_1\,
      CO(1) => \mgmtsoc_litespimmap_burst_adr_reg[24]_i_2_n_2\,
      CO(0) => \mgmtsoc_litespimmap_burst_adr_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(24 downto 21),
      S(3 downto 0) => mgmtsoc_litespimmap_burst_adr(24 downto 21)
    );
\mgmtsoc_litespimmap_burst_adr_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1,
      D => mgmtsoc_litespimmap_burst_adr_litespi_next_value1(25),
      Q => mgmtsoc_litespimmap_burst_adr(25),
      R => '0'
    );
\mgmtsoc_litespimmap_burst_adr_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1,
      D => mgmtsoc_litespimmap_burst_adr_litespi_next_value1(26),
      Q => mgmtsoc_litespimmap_burst_adr(26),
      R => '0'
    );
\mgmtsoc_litespimmap_burst_adr_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1,
      D => mgmtsoc_litespimmap_burst_adr_litespi_next_value1(27),
      Q => mgmtsoc_litespimmap_burst_adr(27),
      R => '0'
    );
\mgmtsoc_litespimmap_burst_adr_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1,
      D => mgmtsoc_litespimmap_burst_adr_litespi_next_value1(28),
      Q => mgmtsoc_litespimmap_burst_adr(28),
      R => '0'
    );
\mgmtsoc_litespimmap_burst_adr_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mgmtsoc_litespimmap_burst_adr_reg[24]_i_2_n_0\,
      CO(3) => \mgmtsoc_litespimmap_burst_adr_reg[28]_i_2_n_0\,
      CO(2) => \mgmtsoc_litespimmap_burst_adr_reg[28]_i_2_n_1\,
      CO(1) => \mgmtsoc_litespimmap_burst_adr_reg[28]_i_2_n_2\,
      CO(0) => \mgmtsoc_litespimmap_burst_adr_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(28 downto 25),
      S(3 downto 0) => mgmtsoc_litespimmap_burst_adr(28 downto 25)
    );
\mgmtsoc_litespimmap_burst_adr_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1,
      D => mgmtsoc_litespimmap_burst_adr_litespi_next_value1(29),
      Q => mgmtsoc_litespimmap_burst_adr(29),
      R => '0'
    );
\mgmtsoc_litespimmap_burst_adr_reg[29]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \mgmtsoc_litespimmap_burst_adr_reg[28]_i_2_n_0\,
      CO(3 downto 0) => \NLW_mgmtsoc_litespimmap_burst_adr_reg[29]_i_5_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_mgmtsoc_litespimmap_burst_adr_reg[29]_i_5_O_UNCONNECTED\(3 downto 1),
      O(0) => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(29),
      S(3 downto 1) => B"000",
      S(0) => mgmtsoc_litespimmap_burst_adr(29)
    );
\mgmtsoc_litespimmap_burst_adr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1,
      D => mgmtsoc_litespimmap_burst_adr_litespi_next_value1(2),
      Q => mgmtsoc_litespimmap_burst_adr(2),
      R => '0'
    );
\mgmtsoc_litespimmap_burst_adr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1,
      D => mgmtsoc_litespimmap_burst_adr_litespi_next_value1(3),
      Q => mgmtsoc_litespimmap_burst_adr(3),
      R => '0'
    );
\mgmtsoc_litespimmap_burst_adr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1,
      D => mgmtsoc_litespimmap_burst_adr_litespi_next_value1(4),
      Q => mgmtsoc_litespimmap_burst_adr(4),
      R => '0'
    );
\mgmtsoc_litespimmap_burst_adr_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mgmtsoc_litespimmap_burst_adr_reg[4]_i_2_n_0\,
      CO(2) => \mgmtsoc_litespimmap_burst_adr_reg[4]_i_2_n_1\,
      CO(1) => \mgmtsoc_litespimmap_burst_adr_reg[4]_i_2_n_2\,
      CO(0) => \mgmtsoc_litespimmap_burst_adr_reg[4]_i_2_n_3\,
      CYINIT => mgmtsoc_litespimmap_burst_adr(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(4 downto 1),
      S(3 downto 0) => mgmtsoc_litespimmap_burst_adr(4 downto 1)
    );
\mgmtsoc_litespimmap_burst_adr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1,
      D => mgmtsoc_litespimmap_burst_adr_litespi_next_value1(5),
      Q => mgmtsoc_litespimmap_burst_adr(5),
      R => '0'
    );
\mgmtsoc_litespimmap_burst_adr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1,
      D => mgmtsoc_litespimmap_burst_adr_litespi_next_value1(6),
      Q => mgmtsoc_litespimmap_burst_adr(6),
      R => '0'
    );
\mgmtsoc_litespimmap_burst_adr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1,
      D => mgmtsoc_litespimmap_burst_adr_litespi_next_value1(7),
      Q => mgmtsoc_litespimmap_burst_adr(7),
      R => '0'
    );
\mgmtsoc_litespimmap_burst_adr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1,
      D => mgmtsoc_litespimmap_burst_adr_litespi_next_value1(8),
      Q => mgmtsoc_litespimmap_burst_adr(8),
      R => '0'
    );
\mgmtsoc_litespimmap_burst_adr_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mgmtsoc_litespimmap_burst_adr_reg[4]_i_2_n_0\,
      CO(3) => \mgmtsoc_litespimmap_burst_adr_reg[8]_i_2_n_0\,
      CO(2) => \mgmtsoc_litespimmap_burst_adr_reg[8]_i_2_n_1\,
      CO(1) => \mgmtsoc_litespimmap_burst_adr_reg[8]_i_2_n_2\,
      CO(0) => \mgmtsoc_litespimmap_burst_adr_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => mgmtsoc_litespimmap_burst_adr_litespi_next_value10(8 downto 5),
      S(3 downto 0) => mgmtsoc_litespimmap_burst_adr(8 downto 5)
    );
\mgmtsoc_litespimmap_burst_adr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1,
      D => mgmtsoc_litespimmap_burst_adr_litespi_next_value1(9),
      Q => mgmtsoc_litespimmap_burst_adr(9),
      R => '0'
    );
mgmtsoc_litespimmap_burst_cs_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0010FFFF"
    )
        port map (
      I0 => mgmtsoc_litespimmap_count_reg(8),
      I1 => mgmtsoc_litespimmap_count_reg(6),
      I2 => \mgmtsoc_litespimmap_count[8]_i_4_n_0\,
      I3 => mgmtsoc_litespimmap_count_reg(7),
      I4 => \^mgmtsoc_litespimmap_burst_cs\,
      O => \mgmtsoc_litespimmap_count_reg[8]_0\
    );
mgmtsoc_litespimmap_burst_cs_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_litespimmap_burst_cs_reg_1,
      Q => \^mgmtsoc_litespimmap_burst_cs\,
      R => \^int_rst\
    );
\mgmtsoc_litespimmap_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mgmtsoc_litespimmap_count_reg(0),
      O => mgmtsoc_litespimmap_count0(0)
    );
\mgmtsoc_litespimmap_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mgmtsoc_litespimmap_count_reg(0),
      I1 => mgmtsoc_litespimmap_count_reg(1),
      O => \mgmtsoc_litespimmap_count[1]_i_1_n_0\
    );
\mgmtsoc_litespimmap_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => mgmtsoc_litespimmap_count_reg(2),
      I1 => mgmtsoc_litespimmap_count_reg(1),
      I2 => mgmtsoc_litespimmap_count_reg(0),
      O => mgmtsoc_litespimmap_count0(2)
    );
\mgmtsoc_litespimmap_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => mgmtsoc_litespimmap_count_reg(3),
      I1 => mgmtsoc_litespimmap_count_reg(2),
      I2 => mgmtsoc_litespimmap_count_reg(0),
      I3 => mgmtsoc_litespimmap_count_reg(1),
      O => mgmtsoc_litespimmap_count0(3)
    );
\mgmtsoc_litespimmap_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => mgmtsoc_litespimmap_count_reg(4),
      I1 => mgmtsoc_litespimmap_count_reg(1),
      I2 => mgmtsoc_litespimmap_count_reg(0),
      I3 => mgmtsoc_litespimmap_count_reg(2),
      I4 => mgmtsoc_litespimmap_count_reg(3),
      O => \mgmtsoc_litespimmap_count[4]_i_1_n_0\
    );
\mgmtsoc_litespimmap_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => mgmtsoc_litespimmap_count_reg(5),
      I1 => mgmtsoc_litespimmap_count_reg(3),
      I2 => mgmtsoc_litespimmap_count_reg(2),
      I3 => mgmtsoc_litespimmap_count_reg(0),
      I4 => mgmtsoc_litespimmap_count_reg(1),
      I5 => mgmtsoc_litespimmap_count_reg(4),
      O => mgmtsoc_litespimmap_count0(5)
    );
\mgmtsoc_litespimmap_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mgmtsoc_litespimmap_count_reg(6),
      I1 => \mgmtsoc_litespimmap_count[8]_i_4_n_0\,
      O => mgmtsoc_litespimmap_count0(6)
    );
\mgmtsoc_litespimmap_count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => mgmtsoc_litespimmap_count_reg(7),
      I1 => mgmtsoc_litespimmap_count_reg(6),
      I2 => \mgmtsoc_litespimmap_count[8]_i_4_n_0\,
      O => mgmtsoc_litespimmap_count0(7)
    );
\mgmtsoc_litespimmap_count[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBBE"
    )
        port map (
      I0 => \^int_rst\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => \mgmtsoc_litespimmap_count[8]_i_1_n_0\
    );
\mgmtsoc_litespimmap_count[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => mgmtsoc_litespimmap_count_reg(8),
      I1 => mgmtsoc_litespimmap_count_reg(6),
      I2 => \mgmtsoc_litespimmap_count[8]_i_4_n_0\,
      I3 => mgmtsoc_litespimmap_count_reg(7),
      O => mgmtsoc_litespimmap_burst_cs_litespi_next_value01
    );
\mgmtsoc_litespimmap_count[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => mgmtsoc_litespimmap_count_reg(8),
      I1 => mgmtsoc_litespimmap_count_reg(7),
      I2 => \mgmtsoc_litespimmap_count[8]_i_4_n_0\,
      I3 => mgmtsoc_litespimmap_count_reg(6),
      O => mgmtsoc_litespimmap_count0(8)
    );
\mgmtsoc_litespimmap_count[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => mgmtsoc_litespimmap_count_reg(3),
      I1 => mgmtsoc_litespimmap_count_reg(2),
      I2 => mgmtsoc_litespimmap_count_reg(0),
      I3 => mgmtsoc_litespimmap_count_reg(1),
      I4 => mgmtsoc_litespimmap_count_reg(4),
      I5 => mgmtsoc_litespimmap_count_reg(5),
      O => \mgmtsoc_litespimmap_count[8]_i_4_n_0\
    );
\mgmtsoc_litespimmap_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_cs_litespi_next_value01,
      D => mgmtsoc_litespimmap_count0(0),
      Q => mgmtsoc_litespimmap_count_reg(0),
      R => \mgmtsoc_litespimmap_count[8]_i_1_n_0\
    );
\mgmtsoc_litespimmap_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_cs_litespi_next_value01,
      D => \mgmtsoc_litespimmap_count[1]_i_1_n_0\,
      Q => mgmtsoc_litespimmap_count_reg(1),
      R => \mgmtsoc_litespimmap_count[8]_i_1_n_0\
    );
\mgmtsoc_litespimmap_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_cs_litespi_next_value01,
      D => mgmtsoc_litespimmap_count0(2),
      Q => mgmtsoc_litespimmap_count_reg(2),
      R => \mgmtsoc_litespimmap_count[8]_i_1_n_0\
    );
\mgmtsoc_litespimmap_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_cs_litespi_next_value01,
      D => mgmtsoc_litespimmap_count0(3),
      Q => mgmtsoc_litespimmap_count_reg(3),
      R => \mgmtsoc_litespimmap_count[8]_i_1_n_0\
    );
\mgmtsoc_litespimmap_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_cs_litespi_next_value01,
      D => \mgmtsoc_litespimmap_count[4]_i_1_n_0\,
      Q => mgmtsoc_litespimmap_count_reg(4),
      R => \mgmtsoc_litespimmap_count[8]_i_1_n_0\
    );
\mgmtsoc_litespimmap_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_cs_litespi_next_value01,
      D => mgmtsoc_litespimmap_count0(5),
      Q => mgmtsoc_litespimmap_count_reg(5),
      R => \mgmtsoc_litespimmap_count[8]_i_1_n_0\
    );
\mgmtsoc_litespimmap_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_cs_litespi_next_value01,
      D => mgmtsoc_litespimmap_count0(6),
      Q => mgmtsoc_litespimmap_count_reg(6),
      R => \mgmtsoc_litespimmap_count[8]_i_1_n_0\
    );
\mgmtsoc_litespimmap_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_cs_litespi_next_value01,
      D => mgmtsoc_litespimmap_count0(7),
      Q => mgmtsoc_litespimmap_count_reg(7),
      R => \mgmtsoc_litespimmap_count[8]_i_1_n_0\
    );
\mgmtsoc_litespimmap_count_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespimmap_burst_cs_litespi_next_value01,
      D => mgmtsoc_litespimmap_count0(8),
      Q => mgmtsoc_litespimmap_count_reg(8),
      S => \mgmtsoc_litespimmap_count[8]_i_1_n_0\
    );
\mgmtsoc_litespimmap_storage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank3_mmap_dummy_bits0_re,
      D => \^dbus_cmd_rdata_data_reg[0]\(0),
      Q => \mgmtsoc_litespimmap_storage_reg_n_0_[0]\,
      R => \^int_rst\
    );
\mgmtsoc_litespimmap_storage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank3_mmap_dummy_bits0_re,
      D => mgmtsoc_dat_w(1),
      Q => \mgmtsoc_litespimmap_storage_reg_n_0_[1]\,
      R => \^int_rst\
    );
\mgmtsoc_litespimmap_storage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank3_mmap_dummy_bits0_re,
      D => mgmtsoc_dat_w(2),
      Q => \mgmtsoc_litespimmap_storage_reg_n_0_[2]\,
      R => \^int_rst\
    );
\mgmtsoc_litespimmap_storage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank3_mmap_dummy_bits0_re,
      D => mgmtsoc_dat_w(3),
      Q => \mgmtsoc_litespimmap_storage_reg_n_0_[3]\,
      R => \^int_rst\
    );
\mgmtsoc_litespimmap_storage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank3_mmap_dummy_bits0_re,
      D => mgmtsoc_dat_w(4),
      Q => \mgmtsoc_litespimmap_storage_reg_n_0_[4]\,
      R => \^int_rst\
    );
\mgmtsoc_litespimmap_storage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank3_mmap_dummy_bits0_re,
      D => mgmtsoc_dat_w(5),
      Q => \mgmtsoc_litespimmap_storage_reg_n_0_[5]\,
      R => \^int_rst\
    );
\mgmtsoc_litespimmap_storage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank3_mmap_dummy_bits0_re,
      D => mgmtsoc_dat_w(6),
      Q => \mgmtsoc_litespimmap_storage_reg_n_0_[6]\,
      R => \^int_rst\
    );
\mgmtsoc_litespimmap_storage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank3_mmap_dummy_bits0_re,
      D => mgmtsoc_dat_w(7),
      Q => \mgmtsoc_litespimmap_storage_reg_n_0_[7]\,
      R => \^int_rst\
    );
mgmtsoc_litespisdrphycore_clk_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000060"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_clk,
      I1 => \mgmtsoc_litespisdrphycore_cnt_reg[7]_i_3_n_7\,
      I2 => litespiphy_state(0),
      I3 => litespiphy_state(1),
      I4 => \^int_rst\,
      O => mgmtsoc_litespisdrphycore_clk_i_1_n_0
    );
mgmtsoc_litespisdrphycore_clk_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_litespisdrphycore_clk_i_1_n_0,
      Q => mgmtsoc_litespisdrphycore_clk,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_cnt_reg(0),
      O => \mgmtsoc_litespisdrphycore_cnt[0]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_cnt_reg(1),
      I1 => mgmtsoc_litespisdrphycore_cnt_reg(0),
      O => \p_0_in__0\(1)
    );
\mgmtsoc_litespisdrphycore_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_cnt_reg(2),
      I1 => mgmtsoc_litespisdrphycore_cnt_reg(0),
      I2 => mgmtsoc_litespisdrphycore_cnt_reg(1),
      O => \p_0_in__0\(2)
    );
\mgmtsoc_litespisdrphycore_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_cnt_reg(3),
      I1 => mgmtsoc_litespisdrphycore_cnt_reg(1),
      I2 => mgmtsoc_litespisdrphycore_cnt_reg(0),
      I3 => mgmtsoc_litespisdrphycore_cnt_reg(2),
      O => \p_0_in__0\(3)
    );
\mgmtsoc_litespisdrphycore_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_cnt_reg(4),
      I1 => mgmtsoc_litespisdrphycore_cnt_reg(2),
      I2 => mgmtsoc_litespisdrphycore_cnt_reg(0),
      I3 => mgmtsoc_litespisdrphycore_cnt_reg(1),
      I4 => mgmtsoc_litespisdrphycore_cnt_reg(3),
      O => \p_0_in__0\(4)
    );
\mgmtsoc_litespisdrphycore_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_cnt_reg(5),
      I1 => mgmtsoc_litespisdrphycore_cnt_reg(3),
      I2 => mgmtsoc_litespisdrphycore_cnt_reg(1),
      I3 => mgmtsoc_litespisdrphycore_cnt_reg(0),
      I4 => mgmtsoc_litespisdrphycore_cnt_reg(2),
      I5 => mgmtsoc_litespisdrphycore_cnt_reg(4),
      O => \p_0_in__0\(5)
    );
\mgmtsoc_litespisdrphycore_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_cnt_reg(6),
      I1 => \mgmtsoc_litespisdrphycore_cnt[7]_i_4_n_0\,
      O => \p_0_in__0\(6)
    );
\mgmtsoc_litespisdrphycore_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_cnt_reg[7]_i_3_n_7\,
      I1 => litespiphy_state(0),
      I2 => litespiphy_state(1),
      I3 => \^int_rst\,
      O => \mgmtsoc_litespisdrphycore_cnt[7]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_cnt[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_storage(7),
      I1 => mgmtsoc_litespisdrphycore_cnt_reg(7),
      I2 => mgmtsoc_litespisdrphycore_storage(6),
      I3 => mgmtsoc_litespisdrphycore_cnt_reg(6),
      O => \mgmtsoc_litespisdrphycore_cnt[7]_i_10_n_0\
    );
\mgmtsoc_litespisdrphycore_cnt[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_storage(5),
      I1 => mgmtsoc_litespisdrphycore_cnt_reg(5),
      I2 => mgmtsoc_litespisdrphycore_storage(4),
      I3 => mgmtsoc_litespisdrphycore_cnt_reg(4),
      O => \mgmtsoc_litespisdrphycore_cnt[7]_i_11_n_0\
    );
\mgmtsoc_litespisdrphycore_cnt[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_storage(3),
      I1 => mgmtsoc_litespisdrphycore_cnt_reg(3),
      I2 => mgmtsoc_litespisdrphycore_storage(2),
      I3 => mgmtsoc_litespisdrphycore_cnt_reg(2),
      O => \mgmtsoc_litespisdrphycore_cnt[7]_i_12_n_0\
    );
\mgmtsoc_litespisdrphycore_cnt[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_storage(1),
      I1 => mgmtsoc_litespisdrphycore_cnt_reg(1),
      I2 => mgmtsoc_litespisdrphycore_storage(0),
      I3 => mgmtsoc_litespisdrphycore_cnt_reg(0),
      O => \mgmtsoc_litespisdrphycore_cnt[7]_i_13_n_0\
    );
\mgmtsoc_litespisdrphycore_cnt[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_cnt_reg(7),
      I1 => \mgmtsoc_litespisdrphycore_cnt[7]_i_4_n_0\,
      I2 => mgmtsoc_litespisdrphycore_cnt_reg(6),
      O => \p_0_in__0\(7)
    );
\mgmtsoc_litespisdrphycore_cnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_cnt_reg(5),
      I1 => mgmtsoc_litespisdrphycore_cnt_reg(3),
      I2 => mgmtsoc_litespisdrphycore_cnt_reg(1),
      I3 => mgmtsoc_litespisdrphycore_cnt_reg(0),
      I4 => mgmtsoc_litespisdrphycore_cnt_reg(2),
      I5 => mgmtsoc_litespisdrphycore_cnt_reg(4),
      O => \mgmtsoc_litespisdrphycore_cnt[7]_i_4_n_0\
    );
\mgmtsoc_litespisdrphycore_cnt[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_cnt_reg(7),
      I1 => mgmtsoc_litespisdrphycore_storage(7),
      I2 => mgmtsoc_litespisdrphycore_storage(6),
      I3 => mgmtsoc_litespisdrphycore_cnt_reg(6),
      O => \mgmtsoc_litespisdrphycore_cnt[7]_i_6_n_0\
    );
\mgmtsoc_litespisdrphycore_cnt[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_cnt_reg(5),
      I1 => mgmtsoc_litespisdrphycore_storage(5),
      I2 => mgmtsoc_litespisdrphycore_storage(4),
      I3 => mgmtsoc_litespisdrphycore_cnt_reg(4),
      O => \mgmtsoc_litespisdrphycore_cnt[7]_i_7_n_0\
    );
\mgmtsoc_litespisdrphycore_cnt[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_cnt_reg(3),
      I1 => mgmtsoc_litespisdrphycore_storage(3),
      I2 => mgmtsoc_litespisdrphycore_storage(2),
      I3 => mgmtsoc_litespisdrphycore_cnt_reg(2),
      O => \mgmtsoc_litespisdrphycore_cnt[7]_i_8_n_0\
    );
\mgmtsoc_litespisdrphycore_cnt[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_cnt_reg(1),
      I1 => mgmtsoc_litespisdrphycore_storage(1),
      I2 => mgmtsoc_litespisdrphycore_storage(0),
      I3 => mgmtsoc_litespisdrphycore_cnt_reg(0),
      O => \mgmtsoc_litespisdrphycore_cnt[7]_i_9_n_0\
    );
\mgmtsoc_litespisdrphycore_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \mgmtsoc_litespisdrphycore_cnt[0]_i_1_n_0\,
      Q => mgmtsoc_litespisdrphycore_cnt_reg(0),
      R => \mgmtsoc_litespisdrphycore_cnt[7]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => mgmtsoc_litespisdrphycore_cnt_reg(1),
      R => \mgmtsoc_litespisdrphycore_cnt[7]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => mgmtsoc_litespisdrphycore_cnt_reg(2),
      R => \mgmtsoc_litespisdrphycore_cnt[7]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => mgmtsoc_litespisdrphycore_cnt_reg(3),
      R => \mgmtsoc_litespisdrphycore_cnt[7]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => mgmtsoc_litespisdrphycore_cnt_reg(4),
      R => \mgmtsoc_litespisdrphycore_cnt[7]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => mgmtsoc_litespisdrphycore_cnt_reg(5),
      R => \mgmtsoc_litespisdrphycore_cnt[7]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \p_0_in__0\(6),
      Q => mgmtsoc_litespisdrphycore_cnt_reg(6),
      R => \mgmtsoc_litespisdrphycore_cnt[7]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \p_0_in__0\(7),
      Q => mgmtsoc_litespisdrphycore_cnt_reg(7),
      R => \mgmtsoc_litespisdrphycore_cnt[7]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_cnt_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => mgmtsoc_litespisdrphycore_cnt1,
      CO(3 downto 0) => \NLW_mgmtsoc_litespisdrphycore_cnt_reg[7]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_mgmtsoc_litespisdrphycore_cnt_reg[7]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => \mgmtsoc_litespisdrphycore_cnt_reg[7]_i_3_n_7\,
      S(3 downto 0) => B"0001"
    );
\mgmtsoc_litespisdrphycore_cnt_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => mgmtsoc_litespisdrphycore_cnt1,
      CO(2) => \mgmtsoc_litespisdrphycore_cnt_reg[7]_i_5_n_1\,
      CO(1) => \mgmtsoc_litespisdrphycore_cnt_reg[7]_i_5_n_2\,
      CO(0) => \mgmtsoc_litespisdrphycore_cnt_reg[7]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \mgmtsoc_litespisdrphycore_cnt[7]_i_6_n_0\,
      DI(2) => \mgmtsoc_litespisdrphycore_cnt[7]_i_7_n_0\,
      DI(1) => \mgmtsoc_litespisdrphycore_cnt[7]_i_8_n_0\,
      DI(0) => \mgmtsoc_litespisdrphycore_cnt[7]_i_9_n_0\,
      O(3 downto 0) => \NLW_mgmtsoc_litespisdrphycore_cnt_reg[7]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \mgmtsoc_litespisdrphycore_cnt[7]_i_10_n_0\,
      S(2) => \mgmtsoc_litespisdrphycore_cnt[7]_i_11_n_0\,
      S(1) => \mgmtsoc_litespisdrphycore_cnt[7]_i_12_n_0\,
      S(0) => \mgmtsoc_litespisdrphycore_cnt[7]_i_13_n_0\
    );
\mgmtsoc_litespisdrphycore_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_count_reg(0),
      O => mgmtsoc_litespisdrphycore_count0(0)
    );
\mgmtsoc_litespisdrphycore_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_count_reg(0),
      I1 => mgmtsoc_litespisdrphycore_count_reg(1),
      O => \mgmtsoc_litespisdrphycore_count[1]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_count_reg(2),
      I1 => mgmtsoc_litespisdrphycore_count_reg(1),
      I2 => mgmtsoc_litespisdrphycore_count_reg(0),
      O => mgmtsoc_litespisdrphycore_count0(2)
    );
\mgmtsoc_litespisdrphycore_count[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_count_reg(3),
      I1 => mgmtsoc_litespisdrphycore_count_reg(2),
      I2 => mgmtsoc_litespisdrphycore_count_reg(0),
      I3 => mgmtsoc_litespisdrphycore_count_reg(1),
      O => flash_csb_core
    );
\mgmtsoc_litespisdrphycore_count[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_count_reg(3),
      I1 => mgmtsoc_litespisdrphycore_count_reg(2),
      I2 => mgmtsoc_litespisdrphycore_count_reg(0),
      I3 => mgmtsoc_litespisdrphycore_count_reg(1),
      O => mgmtsoc_litespisdrphycore_count0(3)
    );
\mgmtsoc_litespisdrphycore_count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => flash_csb_core,
      D => mgmtsoc_litespisdrphycore_count0(0),
      Q => mgmtsoc_litespisdrphycore_count_reg(0),
      S => VexRiscv_n_88
    );
\mgmtsoc_litespisdrphycore_count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => flash_csb_core,
      D => \mgmtsoc_litespisdrphycore_count[1]_i_1_n_0\,
      Q => mgmtsoc_litespisdrphycore_count_reg(1),
      S => VexRiscv_n_88
    );
\mgmtsoc_litespisdrphycore_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => flash_csb_core,
      D => mgmtsoc_litespisdrphycore_count0(2),
      Q => mgmtsoc_litespisdrphycore_count_reg(2),
      R => VexRiscv_n_88
    );
\mgmtsoc_litespisdrphycore_count_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => flash_csb_core,
      D => mgmtsoc_litespisdrphycore_count0(3),
      Q => mgmtsoc_litespisdrphycore_count_reg(3),
      S => VexRiscv_n_88
    );
\mgmtsoc_litespisdrphycore_dq_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => flash_io1_di,
      Q => mgmtsoc_litespisdrphycore_dq_i(1),
      R => '0'
    );
mgmtsoc_litespisdrphycore_posedge_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_litespisdrphycore_posedge_reg,
      Q => mgmtsoc_litespisdrphycore_posedge_reg2,
      R => \^int_rst\
    );
mgmtsoc_litespisdrphycore_posedge_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_clk,
      I1 => mgmtsoc_litespisdrphycore_posedge_reg_i_2_n_0,
      O => mgmtsoc_litespisdrphycore_posedge_reg_i_1_n_0
    );
mgmtsoc_litespisdrphycore_posedge_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_posedge_reg_i_3_n_0,
      I1 => litespiphy_state(0),
      I2 => litespiphy_state(1),
      I3 => mgmtsoc_litespisdrphycore_posedge_reg_i_4_n_0,
      I4 => mgmtsoc_litespisdrphycore_posedge_reg_i_5_n_0,
      I5 => mgmtsoc_litespisdrphycore_posedge_reg_i_6_n_0,
      O => mgmtsoc_litespisdrphycore_posedge_reg_i_2_n_0
    );
mgmtsoc_litespisdrphycore_posedge_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_storage(1),
      I1 => mgmtsoc_litespisdrphycore_cnt_reg(1),
      I2 => mgmtsoc_litespisdrphycore_storage(0),
      I3 => mgmtsoc_litespisdrphycore_cnt_reg(0),
      O => mgmtsoc_litespisdrphycore_posedge_reg_i_3_n_0
    );
mgmtsoc_litespisdrphycore_posedge_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_storage(3),
      I1 => mgmtsoc_litespisdrphycore_cnt_reg(3),
      I2 => mgmtsoc_litespisdrphycore_storage(2),
      I3 => mgmtsoc_litespisdrphycore_cnt_reg(2),
      O => mgmtsoc_litespisdrphycore_posedge_reg_i_4_n_0
    );
mgmtsoc_litespisdrphycore_posedge_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_storage(7),
      I1 => mgmtsoc_litespisdrphycore_cnt_reg(7),
      I2 => mgmtsoc_litespisdrphycore_storage(6),
      I3 => mgmtsoc_litespisdrphycore_cnt_reg(6),
      O => mgmtsoc_litespisdrphycore_posedge_reg_i_5_n_0
    );
mgmtsoc_litespisdrphycore_posedge_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_storage(5),
      I1 => mgmtsoc_litespisdrphycore_cnt_reg(5),
      I2 => mgmtsoc_litespisdrphycore_storage(4),
      I3 => mgmtsoc_litespisdrphycore_cnt_reg(4),
      O => mgmtsoc_litespisdrphycore_posedge_reg_i_6_n_0
    );
mgmtsoc_litespisdrphycore_posedge_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_litespisdrphycore_posedge_reg_i_1_n_0,
      Q => mgmtsoc_litespisdrphycore_posedge_reg,
      R => \^int_rst\
    );
\mgmtsoc_litespisdrphycore_sr_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90FF9090"
    )
        port map (
      I0 => p_0_out(0),
      I1 => \mgmtsoc_litespisdrphycore_sr_cnt[0]_i_3_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_3_n_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_4_n_0\,
      I4 => mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value0(0),
      O => mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value(0)
    );
\mgmtsoc_litespisdrphycore_sr_cnt[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FBB"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => mgmtsoc_master_tx_fifo_source_payload_width(0),
      I3 => \^litespi_grant\,
      O => p_0_out(0)
    );
\mgmtsoc_litespisdrphycore_sr_cnt[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA00AA30AA00"
    )
        port map (
      I0 => mgmtsoc_master_tx_fifo_source_payload_len(0),
      I1 => \mgmtsoc_litespisdrphycore_sr_cnt[2]_i_5_n_0\,
      I2 => \mgmtsoc_litespimmap_storage_reg_n_0_[0]\,
      I3 => \^litespi_grant\,
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => \mgmtsoc_litespisdrphycore_sr_cnt[0]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6500FFFF65006500"
    )
        port map (
      I0 => litespi_tx_mux_source_payload_width(1),
      I1 => \mgmtsoc_litespisdrphycore_sr_cnt[1]_i_3_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_cnt[1]_i_4_n_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_3_n_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_4_n_0\,
      I5 => mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value0(1),
      O => mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value(1)
    );
\mgmtsoc_litespisdrphycore_sr_cnt[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => litespi_grant_reg_rep_n_0,
      I1 => mgmtsoc_master_tx_fifo_source_payload_width(1),
      O => litespi_tx_mux_source_payload_width(1)
    );
\mgmtsoc_litespisdrphycore_sr_cnt[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000088D8"
    )
        port map (
      I0 => \^litespi_grant\,
      I1 => mgmtsoc_master_tx_fifo_source_payload_width(0),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \mgmtsoc_litespisdrphycore_sr_cnt[1]_i_5_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_cnt[1]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_cnt[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55001010FFFFFFFF"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_cnt[0]_i_3_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(0),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_cnt[2]_i_6_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_cnt[1]_i_4_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_cnt[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF080808"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_8_n_0\,
      I1 => \mgmtsoc_litespimmap_storage_reg_n_0_[1]\,
      I2 => \mgmtsoc_litespisdrphycore_sr_cnt[2]_i_5_n_0\,
      I3 => \^litespi_grant\,
      I4 => mgmtsoc_master_tx_fifo_source_payload_len(1),
      I5 => \mgmtsoc_litespisdrphycore_sr_cnt[0]_i_3_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_cnt[1]_i_5_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F44F4FF444444444"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_4_n_0\,
      I1 => mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value0(2),
      I2 => \mgmtsoc_litespisdrphycore_sr_cnt[2]_i_2_n_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_cnt[2]_i_3_n_0\,
      I4 => litespi_tx_mux_source_payload_width(2),
      I5 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_3_n_0\,
      O => mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value(2)
    );
\mgmtsoc_litespisdrphycore_sr_cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA00AA30AA00"
    )
        port map (
      I0 => mgmtsoc_master_tx_fifo_source_payload_len(2),
      I1 => \mgmtsoc_litespisdrphycore_sr_cnt[2]_i_5_n_0\,
      I2 => \mgmtsoc_litespimmap_storage_reg_n_0_[2]\,
      I3 => \^litespi_grant\,
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => \mgmtsoc_litespisdrphycore_sr_cnt[2]_i_2_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_cnt[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F010101"
    )
        port map (
      I0 => p_0_out(0),
      I1 => \mgmtsoc_litespisdrphycore_sr_cnt[0]_i_3_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_cnt[2]_i_6_n_0\,
      I3 => litespi_grant_reg_rep_n_0,
      I4 => mgmtsoc_master_tx_fifo_source_payload_width(1),
      O => \mgmtsoc_litespisdrphycore_sr_cnt[2]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_cnt[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^litespi_grant\,
      I1 => mgmtsoc_master_tx_fifo_source_payload_width(2),
      O => litespi_tx_mux_source_payload_width(2)
    );
\mgmtsoc_litespisdrphycore_sr_cnt[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \mgmtsoc_litespisdrphycore_sr_cnt[2]_i_5_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_cnt[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA00AA30AA00"
    )
        port map (
      I0 => mgmtsoc_master_tx_fifo_source_payload_len(1),
      I1 => \mgmtsoc_litespisdrphycore_sr_cnt[2]_i_5_n_0\,
      I2 => \mgmtsoc_litespimmap_storage_reg_n_0_[1]\,
      I3 => \^litespi_grant\,
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => \mgmtsoc_litespisdrphycore_sr_cnt[2]_i_6_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4444FFF44444444"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_4_n_0\,
      I1 => mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value0(3),
      I2 => litespi_grant_reg_rep_n_0,
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(3),
      I4 => \mgmtsoc_litespisdrphycore_sr_cnt[3]_i_3_n_0\,
      I5 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_3_n_0\,
      O => mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value(3)
    );
\mgmtsoc_litespisdrphycore_sr_cnt[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DDDB222"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_cnt[2]_i_3_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_cnt[2]_i_2_n_0\,
      I2 => litespi_grant_reg_rep_n_0,
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(2),
      I4 => \mgmtsoc_litespisdrphycore_sr_cnt[4]_i_4_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_cnt[3]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_cnt[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_sr_cnt(3),
      I1 => mgmtsoc_master_tx_fifo_source_payload_width(3),
      I2 => litespi_grant_reg_rep_n_0,
      O => \mgmtsoc_litespisdrphycore_sr_cnt[3]_i_4_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_cnt[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_sr_cnt(2),
      I1 => mgmtsoc_master_tx_fifo_source_payload_width(2),
      I2 => litespi_grant_reg_rep_n_0,
      O => \mgmtsoc_litespisdrphycore_sr_cnt[3]_i_5_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_cnt[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_sr_cnt(1),
      I1 => mgmtsoc_master_tx_fifo_source_payload_width(1),
      I2 => litespi_grant_reg_rep_n_0,
      O => \mgmtsoc_litespisdrphycore_sr_cnt[3]_i_6_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_cnt[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9595A695"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_sr_cnt(0),
      I1 => litespi_grant_reg_rep_n_0,
      I2 => mgmtsoc_master_tx_fifo_source_payload_width(0),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \mgmtsoc_litespisdrphycore_sr_cnt[3]_i_7_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4848FF48"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_cnt[4]_i_2_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_3_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_cnt[4]_i_3_n_0\,
      I3 => mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value0(4),
      I4 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_4_n_0\,
      O => mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value(4)
    );
\mgmtsoc_litespisdrphycore_sr_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0D4FDF4DDDFFFF"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_cnt[2]_i_3_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_cnt[2]_i_2_n_0\,
      I2 => \^litespi_grant\,
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(2),
      I4 => \mgmtsoc_litespisdrphycore_sr_cnt[4]_i_4_n_0\,
      I5 => mgmtsoc_master_tx_fifo_source_payload_width(3),
      O => \mgmtsoc_litespisdrphycore_sr_cnt[4]_i_2_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_cnt[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00ABABAB"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_9_n_0\,
      I1 => \^q\(1),
      I2 => \mgmtsoc_litespimmap_storage_reg_n_0_[4]\,
      I3 => mgmtsoc_master_tx_fifo_source_payload_len(4),
      I4 => \^litespi_grant\,
      O => \mgmtsoc_litespisdrphycore_sr_cnt[4]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_cnt[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FFFF5555C0CC"
    )
        port map (
      I0 => mgmtsoc_master_tx_fifo_source_payload_len(3),
      I1 => \mgmtsoc_litespisdrphycore_sr_cnt[4]_i_5_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_cnt[4]_i_6_n_0\,
      I3 => \mgmtsoc_litespimmap_storage_reg_n_0_[3]\,
      I4 => \^litespi_grant\,
      I5 => \^q\(3),
      O => \mgmtsoc_litespisdrphycore_sr_cnt[4]_i_4_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_cnt[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      O => \mgmtsoc_litespisdrphycore_sr_cnt[4]_i_5_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_cnt[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \mgmtsoc_litespisdrphycore_sr_cnt[4]_i_6_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F22F222"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value0(5),
      I1 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_4_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_6_n_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_3_n_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_5_n_0\,
      O => mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value(5)
    );
\mgmtsoc_litespisdrphycore_sr_cnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_5_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_3_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_6_n_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_4_n_0\,
      I4 => mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value0(6),
      O => mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value(6)
    );
\mgmtsoc_litespisdrphycore_sr_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_3_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_4_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_cnt[7]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_sr_cnt(7),
      O => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_10_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_cnt[7]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_sr_cnt(6),
      O => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_11_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_cnt[7]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_sr_cnt(5),
      O => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_12_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_cnt[7]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_sr_cnt(4),
      O => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_13_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_cnt[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_5_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_3_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_6_n_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_4_n_0\,
      I4 => mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value0(7),
      O => mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value(7)
    );
\mgmtsoc_litespisdrphycore_sr_cnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011111000"
    )
        port map (
      I0 => litespiphy_state(0),
      I1 => litespiphy_state(1),
      I2 => \^mgmtsoc_master_tx_fifo_source_valid_reg_0\,
      I3 => \^litespi_grant\,
      I4 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_8_n_0\,
      I5 => flash_csb_core,
      O => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_cnt[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_posedge_reg_i_2_n_0,
      I1 => mgmtsoc_litespisdrphycore_clk,
      O => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_4_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_cnt[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0007777777777777"
    )
        port map (
      I0 => mgmtsoc_master_tx_fifo_source_payload_len(5),
      I1 => \^litespi_grant\,
      I2 => \mgmtsoc_litespimmap_storage_reg_n_0_[5]\,
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_8_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_5_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_cnt[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAEAFFFFFFEA"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_cnt[4]_i_2_n_0\,
      I1 => litespi_grant_reg_rep_n_0,
      I2 => mgmtsoc_master_tx_fifo_source_payload_len(4),
      I3 => \mgmtsoc_litespimmap_storage_reg_n_0_[4]\,
      I4 => \^q\(1),
      I5 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_9_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_6_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_cnt[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^litespi_grant\,
      I1 => \^q\(0),
      I2 => \^q\(3),
      O => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_8_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_cnt[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF9FF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(0),
      I4 => \^litespi_grant\,
      O => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_9_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_1_n_0\,
      D => mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value(0),
      Q => mgmtsoc_litespisdrphycore_sr_cnt(0),
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_1_n_0\,
      D => mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value(1),
      Q => mgmtsoc_litespisdrphycore_sr_cnt(1),
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_1_n_0\,
      D => mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value(2),
      Q => mgmtsoc_litespisdrphycore_sr_cnt(2),
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_1_n_0\,
      D => mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value(3),
      Q => mgmtsoc_litespisdrphycore_sr_cnt(3),
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_cnt_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mgmtsoc_litespisdrphycore_sr_cnt_reg[3]_i_2_n_0\,
      CO(2) => \mgmtsoc_litespisdrphycore_sr_cnt_reg[3]_i_2_n_1\,
      CO(1) => \mgmtsoc_litespisdrphycore_sr_cnt_reg[3]_i_2_n_2\,
      CO(0) => \mgmtsoc_litespisdrphycore_sr_cnt_reg[3]_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => mgmtsoc_litespisdrphycore_sr_cnt(3 downto 0),
      O(3 downto 0) => mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value0(3 downto 0),
      S(3) => \mgmtsoc_litespisdrphycore_sr_cnt[3]_i_4_n_0\,
      S(2) => \mgmtsoc_litespisdrphycore_sr_cnt[3]_i_5_n_0\,
      S(1) => \mgmtsoc_litespisdrphycore_sr_cnt[3]_i_6_n_0\,
      S(0) => \mgmtsoc_litespisdrphycore_sr_cnt[3]_i_7_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_1_n_0\,
      D => mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value(4),
      Q => mgmtsoc_litespisdrphycore_sr_cnt(4),
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_1_n_0\,
      D => mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value(5),
      Q => mgmtsoc_litespisdrphycore_sr_cnt(5),
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_1_n_0\,
      D => mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value(6),
      Q => mgmtsoc_litespisdrphycore_sr_cnt(6),
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_1_n_0\,
      D => mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value(7),
      Q => mgmtsoc_litespisdrphycore_sr_cnt(7),
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_cnt_reg[7]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \mgmtsoc_litespisdrphycore_sr_cnt_reg[3]_i_2_n_0\,
      CO(3) => \NLW_mgmtsoc_litespisdrphycore_sr_cnt_reg[7]_i_7_CO_UNCONNECTED\(3),
      CO(2) => \mgmtsoc_litespisdrphycore_sr_cnt_reg[7]_i_7_n_1\,
      CO(1) => \mgmtsoc_litespisdrphycore_sr_cnt_reg[7]_i_7_n_2\,
      CO(0) => \mgmtsoc_litespisdrphycore_sr_cnt_reg[7]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => mgmtsoc_litespisdrphycore_sr_cnt(6 downto 4),
      O(3 downto 0) => mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value0(7 downto 4),
      S(3) => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_10_n_0\,
      S(2) => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_11_n_0\,
      S(1) => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_12_n_0\,
      S(0) => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_13_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_in[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080A280"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_dq_i(1),
      I1 => litespi_grant_reg_rep_n_0,
      I2 => mgmtsoc_master_tx_fifo_source_payload_width(0),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \mgmtsoc_litespisdrphycore_sr_in[0]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_in[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABA00AA8A8A"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[8]\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(0),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[9]\,
      O => \mgmtsoc_litespisdrphycore_sr_in[10]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_in[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABA00AA8A8A"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[9]\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(0),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[10]\,
      O => \mgmtsoc_litespisdrphycore_sr_in[11]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_in[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABA00AA8A8A"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[10]\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(0),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[11]\,
      O => \mgmtsoc_litespisdrphycore_sr_in[12]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_in[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABA00AA8A8A"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[11]\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(0),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[12]\,
      O => \mgmtsoc_litespisdrphycore_sr_in[13]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_in[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABA00AA8A8A"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[12]\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(0),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[13]\,
      O => \mgmtsoc_litespisdrphycore_sr_in[14]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_in[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABA00AA8A8A"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[13]\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(0),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[14]\,
      O => \mgmtsoc_litespisdrphycore_sr_in[15]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_in[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABA00AA8A8A"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[14]\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(0),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[15]\,
      O => \mgmtsoc_litespisdrphycore_sr_in[16]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_in[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABA00AA8A8A"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[15]\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(0),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[16]\,
      O => \mgmtsoc_litespisdrphycore_sr_in[17]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_in[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABA00AA8A8A"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[16]\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(0),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[17]\,
      O => \mgmtsoc_litespisdrphycore_sr_in[18]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_in[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABA00AA8A8A"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[17]\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(0),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[18]\,
      O => \mgmtsoc_litespisdrphycore_sr_in[19]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_in[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABA00AA8A8A"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_dq_i(1),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(0),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[0]\,
      O => \mgmtsoc_litespisdrphycore_sr_in[1]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_in[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABA00AA8A8A"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[18]\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(0),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[19]\,
      O => \mgmtsoc_litespisdrphycore_sr_in[20]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_in[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABA00AA8A8A"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[19]\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(0),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[20]\,
      O => \mgmtsoc_litespisdrphycore_sr_in[21]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_in[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABA00AA8A8A"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[20]\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(0),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[21]\,
      O => \mgmtsoc_litespisdrphycore_sr_in[22]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_in[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABA00AA8A8A"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[21]\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(0),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[22]\,
      O => \mgmtsoc_litespisdrphycore_sr_in[23]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_in[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABA00AA8A8A"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[22]\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(0),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[23]\,
      O => \mgmtsoc_litespisdrphycore_sr_in[24]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_in[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABA00AA8A8A"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[23]\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(0),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[24]\,
      O => \mgmtsoc_litespisdrphycore_sr_in[25]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_in[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABA00AA8A8A"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[24]\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(0),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[25]\,
      O => \mgmtsoc_litespisdrphycore_sr_in[26]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_in[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABA00AA8A8A"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[25]\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(0),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[26]\,
      O => \mgmtsoc_litespisdrphycore_sr_in[27]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_in[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABA00AA8A8A"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[26]\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(0),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[27]\,
      O => \mgmtsoc_litespisdrphycore_sr_in[28]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_in[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABA00AA8A8A"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[27]\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(0),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[28]\,
      O => \mgmtsoc_litespisdrphycore_sr_in[29]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_in[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABA00AA8A8A"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[0]\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(0),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[1]\,
      O => \mgmtsoc_litespisdrphycore_sr_in[2]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_in[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABA00AA8A8A"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[28]\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(0),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[29]\,
      O => \mgmtsoc_litespisdrphycore_sr_in[30]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_in[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002028"
    )
        port map (
      I0 => mgmtsoc_litespisdrphycore_posedge_reg2,
      I1 => litespiphy_state(1),
      I2 => litespiphy_state(0),
      I3 => \FSM_sequential_litespiphy_state[0]_i_2_n_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_in[31]_i_3_n_0\,
      O => mgmtsoc_litespisdrphycore_sr_in
    );
\mgmtsoc_litespisdrphycore_sr_in[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABA00AA8A8A"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[29]\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(0),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[30]\,
      O => \mgmtsoc_litespisdrphycore_sr_in[31]_i_2_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_in[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDD6AAAA"
    )
        port map (
      I0 => p_0_out(0),
      I1 => mgmtsoc_master_tx_fifo_source_payload_width(1),
      I2 => mgmtsoc_master_tx_fifo_source_payload_width(3),
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(2),
      I4 => litespi_grant_reg_rep_n_0,
      O => \mgmtsoc_litespisdrphycore_sr_in[31]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_in[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABA00AA8A8A"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[1]\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(0),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[2]\,
      O => \mgmtsoc_litespisdrphycore_sr_in[3]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_in[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABA00AA8A8A"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[2]\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(0),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[3]\,
      O => \mgmtsoc_litespisdrphycore_sr_in[4]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_in[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABA00AA8A8A"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[3]\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(0),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[4]\,
      O => \mgmtsoc_litespisdrphycore_sr_in[5]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_in[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABA00AA8A8A"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[4]\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(0),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[5]\,
      O => \mgmtsoc_litespisdrphycore_sr_in[6]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_in[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABA00AA8A8A"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[5]\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(0),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[6]\,
      O => \mgmtsoc_litespisdrphycore_sr_in[7]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_in[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABA00AA8A8A"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[6]\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(0),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[7]\,
      O => \mgmtsoc_litespisdrphycore_sr_in[8]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_in[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABA00AA8A8A"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[7]\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(0),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[8]\,
      O => \mgmtsoc_litespisdrphycore_sr_in[9]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_in_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespisdrphycore_sr_in,
      D => \mgmtsoc_litespisdrphycore_sr_in[0]_i_1_n_0\,
      Q => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[0]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_in_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespisdrphycore_sr_in,
      D => \mgmtsoc_litespisdrphycore_sr_in[10]_i_1_n_0\,
      Q => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[10]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_in_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespisdrphycore_sr_in,
      D => \mgmtsoc_litespisdrphycore_sr_in[11]_i_1_n_0\,
      Q => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[11]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_in_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespisdrphycore_sr_in,
      D => \mgmtsoc_litespisdrphycore_sr_in[12]_i_1_n_0\,
      Q => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[12]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_in_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespisdrphycore_sr_in,
      D => \mgmtsoc_litespisdrphycore_sr_in[13]_i_1_n_0\,
      Q => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[13]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_in_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespisdrphycore_sr_in,
      D => \mgmtsoc_litespisdrphycore_sr_in[14]_i_1_n_0\,
      Q => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[14]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_in_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespisdrphycore_sr_in,
      D => \mgmtsoc_litespisdrphycore_sr_in[15]_i_1_n_0\,
      Q => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[15]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_in_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespisdrphycore_sr_in,
      D => \mgmtsoc_litespisdrphycore_sr_in[16]_i_1_n_0\,
      Q => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[16]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_in_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespisdrphycore_sr_in,
      D => \mgmtsoc_litespisdrphycore_sr_in[17]_i_1_n_0\,
      Q => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[17]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_in_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespisdrphycore_sr_in,
      D => \mgmtsoc_litespisdrphycore_sr_in[18]_i_1_n_0\,
      Q => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[18]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_in_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespisdrphycore_sr_in,
      D => \mgmtsoc_litespisdrphycore_sr_in[19]_i_1_n_0\,
      Q => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[19]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_in_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespisdrphycore_sr_in,
      D => \mgmtsoc_litespisdrphycore_sr_in[1]_i_1_n_0\,
      Q => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[1]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_in_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespisdrphycore_sr_in,
      D => \mgmtsoc_litespisdrphycore_sr_in[20]_i_1_n_0\,
      Q => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[20]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_in_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespisdrphycore_sr_in,
      D => \mgmtsoc_litespisdrphycore_sr_in[21]_i_1_n_0\,
      Q => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[21]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_in_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespisdrphycore_sr_in,
      D => \mgmtsoc_litespisdrphycore_sr_in[22]_i_1_n_0\,
      Q => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[22]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_in_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespisdrphycore_sr_in,
      D => \mgmtsoc_litespisdrphycore_sr_in[23]_i_1_n_0\,
      Q => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[23]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_in_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespisdrphycore_sr_in,
      D => \mgmtsoc_litespisdrphycore_sr_in[24]_i_1_n_0\,
      Q => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[24]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_in_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespisdrphycore_sr_in,
      D => \mgmtsoc_litespisdrphycore_sr_in[25]_i_1_n_0\,
      Q => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[25]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_in_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespisdrphycore_sr_in,
      D => \mgmtsoc_litespisdrphycore_sr_in[26]_i_1_n_0\,
      Q => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[26]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_in_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespisdrphycore_sr_in,
      D => \mgmtsoc_litespisdrphycore_sr_in[27]_i_1_n_0\,
      Q => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[27]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_in_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespisdrphycore_sr_in,
      D => \mgmtsoc_litespisdrphycore_sr_in[28]_i_1_n_0\,
      Q => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[28]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_in_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespisdrphycore_sr_in,
      D => \mgmtsoc_litespisdrphycore_sr_in[29]_i_1_n_0\,
      Q => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[29]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_in_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespisdrphycore_sr_in,
      D => \mgmtsoc_litespisdrphycore_sr_in[2]_i_1_n_0\,
      Q => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[2]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_in_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespisdrphycore_sr_in,
      D => \mgmtsoc_litespisdrphycore_sr_in[30]_i_1_n_0\,
      Q => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[30]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_in_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespisdrphycore_sr_in,
      D => \mgmtsoc_litespisdrphycore_sr_in[31]_i_2_n_0\,
      Q => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[31]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_in_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespisdrphycore_sr_in,
      D => \mgmtsoc_litespisdrphycore_sr_in[3]_i_1_n_0\,
      Q => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[3]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_in_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespisdrphycore_sr_in,
      D => \mgmtsoc_litespisdrphycore_sr_in[4]_i_1_n_0\,
      Q => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[4]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_in_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespisdrphycore_sr_in,
      D => \mgmtsoc_litespisdrphycore_sr_in[5]_i_1_n_0\,
      Q => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[5]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_in_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespisdrphycore_sr_in,
      D => \mgmtsoc_litespisdrphycore_sr_in[6]_i_1_n_0\,
      Q => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[6]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_in_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespisdrphycore_sr_in,
      D => \mgmtsoc_litespisdrphycore_sr_in[7]_i_1_n_0\,
      Q => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[7]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_in_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespisdrphycore_sr_in,
      D => \mgmtsoc_litespisdrphycore_sr_in[8]_i_1_n_0\,
      Q => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[8]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_in_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_litespisdrphycore_sr_in,
      D => \mgmtsoc_litespisdrphycore_sr_in[9]_i_1_n_0\,
      Q => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[9]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[30]_i_5_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[0]_i_2_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out[0]_i_3_n_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[0]_i_4_n_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out[1]_i_5_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[0]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBFBFAEBFBF"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[6]_i_4_n_0\,
      I1 => \^litespi_grant\,
      I2 => mgmtsoc_master_tx_fifo_source_payload_data(0),
      I3 => \^q\(3),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \mgmtsoc_litespisdrphycore_sr_out[0]_i_2_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_cnt[4]_i_4_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_cnt[1]_i_5_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_cnt[2]_i_2_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[0]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080800F7F7F7"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_8_n_0\,
      I1 => \mgmtsoc_litespimmap_storage_reg_n_0_[2]\,
      I2 => \mgmtsoc_litespisdrphycore_sr_cnt[2]_i_5_n_0\,
      I3 => \^litespi_grant\,
      I4 => mgmtsoc_master_tx_fifo_source_payload_len(2),
      I5 => \mgmtsoc_litespisdrphycore_sr_cnt[1]_i_5_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[0]_i_4_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D0D0D0D0D0D0D"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[9]\,
      I1 => p_0_out(0),
      I2 => \mgmtsoc_litespisdrphycore_sr_out[10]_i_4_n_0\,
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(1),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[8]\,
      O => \mgmtsoc_litespisdrphycore_sr_out[10]_i_2_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => mgmtsoc_master_tx_fifo_source_payload_width(3),
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[2]\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[6]\,
      I3 => \^litespi_grant\,
      I4 => mgmtsoc_master_tx_fifo_source_payload_width(2),
      O => \mgmtsoc_litespisdrphycore_sr_out[10]_i_4_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D0D0D0D0D0D0D"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[10]\,
      I1 => p_0_out(0),
      I2 => \mgmtsoc_litespisdrphycore_sr_out[11]_i_5_n_0\,
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(3),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[3]\,
      O => \mgmtsoc_litespisdrphycore_sr_out[11]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[9]\,
      I1 => mgmtsoc_master_tx_fifo_source_payload_width(1),
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[7]\,
      I3 => \^litespi_grant\,
      I4 => mgmtsoc_master_tx_fifo_source_payload_width(2),
      O => \mgmtsoc_litespisdrphycore_sr_out[11]_i_5_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D0D0D0D0D0D0D"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[11]\,
      I1 => p_0_out(0),
      I2 => \mgmtsoc_litespisdrphycore_sr_out[12]_i_4_n_0\,
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(3),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[4]\,
      O => \mgmtsoc_litespisdrphycore_sr_out[12]_i_2_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[10]\,
      I1 => mgmtsoc_master_tx_fifo_source_payload_width(1),
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[8]\,
      I3 => \^litespi_grant\,
      I4 => mgmtsoc_master_tx_fifo_source_payload_width(2),
      O => \mgmtsoc_litespisdrphycore_sr_out[12]_i_4_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D0D0D0D0D0D0D"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[12]\,
      I1 => p_0_out(0),
      I2 => \mgmtsoc_litespisdrphycore_sr_out[13]_i_5_n_0\,
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(2),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[9]\,
      O => \mgmtsoc_litespisdrphycore_sr_out[13]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[13]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[5]\,
      I1 => mgmtsoc_master_tx_fifo_source_payload_width(3),
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[11]\,
      I3 => \^litespi_grant\,
      I4 => mgmtsoc_master_tx_fifo_source_payload_width(1),
      O => \mgmtsoc_litespisdrphycore_sr_out[13]_i_5_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[13]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^litespi_grant\,
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => \mgmtsoc_litespisdrphycore_sr_out[13]_i_6_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D0D0D0D0D0D0D"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[13]\,
      I1 => p_0_out(0),
      I2 => \mgmtsoc_litespisdrphycore_sr_out[14]_i_5_n_0\,
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(2),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[10]\,
      O => \mgmtsoc_litespisdrphycore_sr_out[14]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[6]\,
      I1 => mgmtsoc_master_tx_fifo_source_payload_width(3),
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[12]\,
      I3 => \^litespi_grant\,
      I4 => mgmtsoc_master_tx_fifo_source_payload_width(1),
      O => \mgmtsoc_litespisdrphycore_sr_out[14]_i_5_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D0D0D0D0D0D0D"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[14]\,
      I1 => p_0_out(0),
      I2 => \mgmtsoc_litespisdrphycore_sr_out[15]_i_5_n_0\,
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(2),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[11]\,
      O => \mgmtsoc_litespisdrphycore_sr_out[15]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[7]\,
      I1 => mgmtsoc_master_tx_fifo_source_payload_width(3),
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[13]\,
      I3 => \^litespi_grant\,
      I4 => mgmtsoc_master_tx_fifo_source_payload_width(1),
      O => \mgmtsoc_litespisdrphycore_sr_out[15]_i_5_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D0D0D0D0D0D0D"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[15]\,
      I1 => p_0_out(0),
      I2 => \mgmtsoc_litespisdrphycore_sr_out[16]_i_4_n_0\,
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(3),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[8]\,
      O => \mgmtsoc_litespisdrphycore_sr_out[16]_i_2_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[12]\,
      I1 => mgmtsoc_master_tx_fifo_source_payload_width(2),
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[14]\,
      I3 => \^litespi_grant\,
      I4 => mgmtsoc_master_tx_fifo_source_payload_width(1),
      O => \mgmtsoc_litespisdrphycore_sr_out[16]_i_4_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D0D0D0D0D0D0D"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[16]\,
      I1 => p_0_out(0),
      I2 => \mgmtsoc_litespisdrphycore_sr_out[17]_i_5_n_0\,
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(2),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[13]\,
      O => \mgmtsoc_litespisdrphycore_sr_out[17]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[17]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[9]\,
      I1 => mgmtsoc_master_tx_fifo_source_payload_width(3),
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[15]\,
      I3 => \^litespi_grant\,
      I4 => mgmtsoc_master_tx_fifo_source_payload_width(1),
      O => \mgmtsoc_litespisdrphycore_sr_out[17]_i_5_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D0D0D0D0D0D0D"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[17]\,
      I1 => p_0_out(0),
      I2 => \mgmtsoc_litespisdrphycore_sr_out[18]_i_5_n_0\,
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(1),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[16]\,
      O => \mgmtsoc_litespisdrphycore_sr_out[18]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[18]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[10]\,
      I1 => mgmtsoc_master_tx_fifo_source_payload_width(3),
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[14]\,
      I3 => \^litespi_grant\,
      I4 => mgmtsoc_master_tx_fifo_source_payload_width(2),
      O => \mgmtsoc_litespisdrphycore_sr_out[18]_i_5_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D0D0D0D0D0D0D"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[18]\,
      I1 => p_0_out(0),
      I2 => \mgmtsoc_litespisdrphycore_sr_out[19]_i_5_n_0\,
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(1),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[17]\,
      O => \mgmtsoc_litespisdrphycore_sr_out[19]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[11]\,
      I1 => mgmtsoc_master_tx_fifo_source_payload_width(3),
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[15]\,
      I3 => \^litespi_grant\,
      I4 => mgmtsoc_master_tx_fifo_source_payload_width(2),
      O => \mgmtsoc_litespisdrphycore_sr_out[19]_i_5_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F4F4FFF4"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[1]_i_2_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[30]_i_5_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out[1]_i_3_n_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[30]_i_3_n_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out[1]_i_4_n_0\,
      I5 => \mgmtsoc_litespisdrphycore_sr_out[1]_i_5_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[1]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[6]_i_4_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[4]_i_4_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out[0]_i_3_n_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[0]_i_4_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[1]_i_2_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000008000800"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_6_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[0]\,
      I2 => \^q\(3),
      I3 => \^q\(0),
      I4 => mgmtsoc_master_tx_fifo_source_payload_width(0),
      I5 => litespi_grant_reg_rep_n_0,
      O => \mgmtsoc_litespisdrphycore_sr_out[1]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[0]_i_2_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[0]_i_3_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out[0]_i_4_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[1]_i_4_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7F7F7FF080808"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_8_n_0\,
      I1 => \mgmtsoc_litespimmap_storage_reg_n_0_[1]\,
      I2 => \mgmtsoc_litespisdrphycore_sr_cnt[2]_i_5_n_0\,
      I3 => \^litespi_grant\,
      I4 => mgmtsoc_master_tx_fifo_source_payload_len(1),
      I5 => \mgmtsoc_litespisdrphycore_sr_cnt[0]_i_3_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[1]_i_5_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D0D0D0D0D0D0D"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[19]\,
      I1 => p_0_out(0),
      I2 => \mgmtsoc_litespisdrphycore_sr_out[20]_i_5_n_0\,
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(2),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[16]\,
      O => \mgmtsoc_litespisdrphycore_sr_out[20]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[20]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[12]\,
      I1 => mgmtsoc_master_tx_fifo_source_payload_width(3),
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[18]\,
      I3 => \^litespi_grant\,
      I4 => mgmtsoc_master_tx_fifo_source_payload_width(1),
      O => \mgmtsoc_litespisdrphycore_sr_out[20]_i_5_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D0D0D0D0D0D0D"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[20]\,
      I1 => p_0_out(0),
      I2 => \mgmtsoc_litespisdrphycore_sr_out[21]_i_4_n_0\,
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(2),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[17]\,
      O => \mgmtsoc_litespisdrphycore_sr_out[21]_i_2_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[21]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[13]\,
      I1 => mgmtsoc_master_tx_fifo_source_payload_width(3),
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[19]\,
      I3 => \^litespi_grant\,
      I4 => mgmtsoc_master_tx_fifo_source_payload_width(1),
      O => \mgmtsoc_litespisdrphycore_sr_out[21]_i_4_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D0D0D0D0D0D0D"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[21]\,
      I1 => p_0_out(0),
      I2 => \mgmtsoc_litespisdrphycore_sr_out[22]_i_4_n_0\,
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(3),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[14]\,
      O => \mgmtsoc_litespisdrphycore_sr_out[22]_i_2_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[18]\,
      I1 => mgmtsoc_master_tx_fifo_source_payload_width(2),
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[20]\,
      I3 => \^litespi_grant\,
      I4 => mgmtsoc_master_tx_fifo_source_payload_width(1),
      O => \mgmtsoc_litespisdrphycore_sr_out[22]_i_4_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D0D0D0D0D0D0D"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[22]\,
      I1 => p_0_out(0),
      I2 => \mgmtsoc_litespisdrphycore_sr_out[23]_i_5_n_0\,
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(2),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[19]\,
      O => \mgmtsoc_litespisdrphycore_sr_out[23]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[15]\,
      I1 => mgmtsoc_master_tx_fifo_source_payload_width(3),
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[21]\,
      I3 => \^litespi_grant\,
      I4 => mgmtsoc_master_tx_fifo_source_payload_width(1),
      O => \mgmtsoc_litespisdrphycore_sr_out[23]_i_5_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D0D0D0D0D0D0D"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[23]\,
      I1 => p_0_out(0),
      I2 => \mgmtsoc_litespisdrphycore_sr_out[24]_i_5_n_0\,
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(3),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[16]\,
      O => \mgmtsoc_litespisdrphycore_sr_out[24]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[24]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[22]\,
      I1 => mgmtsoc_master_tx_fifo_source_payload_width(1),
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[20]\,
      I3 => \^litespi_grant\,
      I4 => mgmtsoc_master_tx_fifo_source_payload_width(2),
      O => \mgmtsoc_litespisdrphycore_sr_out[24]_i_5_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D0D0D0D0D0D0D"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[24]\,
      I1 => p_0_out(0),
      I2 => \mgmtsoc_litespisdrphycore_sr_out[25]_i_5_n_0\,
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(2),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[21]\,
      O => \mgmtsoc_litespisdrphycore_sr_out[25]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[25]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[17]\,
      I1 => mgmtsoc_master_tx_fifo_source_payload_width(3),
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[23]\,
      I3 => \^litespi_grant\,
      I4 => mgmtsoc_master_tx_fifo_source_payload_width(1),
      O => \mgmtsoc_litespisdrphycore_sr_out[25]_i_5_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D0D0D0D0D0D0D"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[25]\,
      I1 => p_0_out(0),
      I2 => \mgmtsoc_litespisdrphycore_sr_out[26]_i_5_n_0\,
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(2),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[22]\,
      O => \mgmtsoc_litespisdrphycore_sr_out[26]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[26]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[18]\,
      I1 => mgmtsoc_master_tx_fifo_source_payload_width(3),
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[24]\,
      I3 => \^litespi_grant\,
      I4 => mgmtsoc_master_tx_fifo_source_payload_width(1),
      O => \mgmtsoc_litespisdrphycore_sr_out[26]_i_5_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D0D0D0D0D0D0D"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[26]\,
      I1 => p_0_out(0),
      I2 => \mgmtsoc_litespisdrphycore_sr_out[27]_i_5_n_0\,
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(3),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[19]\,
      O => \mgmtsoc_litespisdrphycore_sr_out[27]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[23]\,
      I1 => mgmtsoc_master_tx_fifo_source_payload_width(2),
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[25]\,
      I3 => \^litespi_grant\,
      I4 => mgmtsoc_master_tx_fifo_source_payload_width(1),
      O => \mgmtsoc_litespisdrphycore_sr_out[27]_i_5_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D0D0D0D0D0D0D"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[27]\,
      I1 => p_0_out(0),
      I2 => \mgmtsoc_litespisdrphycore_sr_out[28]_i_5_n_0\,
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(1),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[26]\,
      O => \mgmtsoc_litespisdrphycore_sr_out[28]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[28]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[20]\,
      I1 => mgmtsoc_master_tx_fifo_source_payload_width(3),
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[24]\,
      I3 => \^litespi_grant\,
      I4 => mgmtsoc_master_tx_fifo_source_payload_width(2),
      O => \mgmtsoc_litespisdrphycore_sr_out[28]_i_5_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D0D0D0D0D0D0D"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[28]\,
      I1 => p_0_out(0),
      I2 => \mgmtsoc_litespisdrphycore_sr_out[29]_i_5_n_0\,
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(2),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[25]\,
      O => \mgmtsoc_litespisdrphycore_sr_out[29]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[29]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[21]\,
      I1 => mgmtsoc_master_tx_fifo_source_payload_width(3),
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[27]\,
      I3 => \^litespi_grant\,
      I4 => mgmtsoc_master_tx_fifo_source_payload_width(1),
      O => \mgmtsoc_litespisdrphycore_sr_out[29]_i_5_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA08080808080808"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_6_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[1]\,
      I2 => p_0_out(0),
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[0]\,
      I4 => mgmtsoc_master_tx_fifo_source_payload_width(1),
      I5 => \^litespi_grant\,
      O => \mgmtsoc_litespisdrphycore_sr_out[2]_i_2_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[1]_i_5_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[0]_i_4_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out[0]_i_3_n_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[4]_i_4_n_0\,
      I4 => \mgmtsoc_litespisdrphycore_sr_out[6]_i_4_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[2]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[30]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0028"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_cnt[0]_i_3_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_5_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_16_n_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_6_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[30]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D0D0D0D0D0D0D"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[29]\,
      I1 => p_0_out(0),
      I2 => \mgmtsoc_litespisdrphycore_sr_out[30]_i_7_n_0\,
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(2),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[26]\,
      O => \mgmtsoc_litespisdrphycore_sr_out[30]_i_4_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[30]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_5_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_16_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_6_n_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_cnt[0]_i_3_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[30]_i_5_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[30]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[22]\,
      I1 => mgmtsoc_master_tx_fifo_source_payload_width(3),
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[28]\,
      I3 => \^litespi_grant\,
      I4 => mgmtsoc_master_tx_fifo_source_payload_width(1),
      O => \mgmtsoc_litespisdrphycore_sr_out[30]_i_7_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[30]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_cnt[2]_i_2_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_cnt[0]_i_3_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_cnt[2]_i_6_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[30]_i_8_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_3_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_4_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_in[31]_i_3_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2A2A0000002A"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_46_n_0\,
      I1 => \^litespi_grant\,
      I2 => mgmtsoc_master_tx_fifo_source_payload_len(4),
      I3 => \mgmtsoc_litespimmap_storage_reg_n_0_[4]\,
      I4 => \^q\(1),
      I5 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_9_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_16_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[23]\,
      I1 => mgmtsoc_master_tx_fifo_source_payload_width(3),
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[27]\,
      I3 => \^litespi_grant\,
      I4 => mgmtsoc_master_tx_fifo_source_payload_width(2),
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_17_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_cnt[4]_i_4_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_cnt[1]_i_5_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_cnt[2]_i_2_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_46_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_6_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_16_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_5_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_5_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => flash_io0_do_i_2_n_0,
      I1 => \mgmtsoc_litespisdrphycore_sr_cnt[7]_i_4_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_6_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D0D0D0D0D0D0D"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[30]\,
      I1 => p_0_out(0),
      I2 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_17_n_0\,
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(1),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[29]\,
      O => \mgmtsoc_litespisdrphycore_sr_out[31]_i_7_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA08080808080808"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out[31]_i_6_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[2]\,
      I2 => p_0_out(0),
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[1]\,
      I4 => mgmtsoc_master_tx_fifo_source_payload_width(1),
      I5 => \^litespi_grant\,
      O => \mgmtsoc_litespisdrphycore_sr_out[3]_i_2_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFFBFB"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => mgmtsoc_master_tx_fifo_source_payload_data(0),
      I4 => litespi_grant_reg_rep_n_0,
      O => \mgmtsoc_litespisdrphycore_sr_out[3]_i_4_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDD0DDD0DDD"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[3]\,
      I1 => p_0_out(0),
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[2]\,
      I3 => litespi_tx_mux_source_payload_width(1),
      I4 => litespi_tx_mux_source_payload_width(2),
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[0]\,
      O => \mgmtsoc_litespisdrphycore_sr_out[4]_i_2_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888888B8"
    )
        port map (
      I0 => mgmtsoc_master_tx_fifo_source_payload_data(1),
      I1 => litespi_grant_reg_rep_n_0,
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \mgmtsoc_litespisdrphycore_sr_out[4]_i_4_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDD0DDD0DDD"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[4]\,
      I1 => p_0_out(0),
      I2 => litespi_tx_mux_source_payload_width(2),
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[1]\,
      I4 => litespi_tx_mux_source_payload_width(1),
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[3]\,
      O => \mgmtsoc_litespisdrphycore_sr_out[5]_i_2_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDD0DDD0DDD"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[5]\,
      I1 => p_0_out(0),
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[2]\,
      I3 => litespi_tx_mux_source_payload_width(2),
      I4 => litespi_tx_mux_source_payload_width(1),
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[4]\,
      O => \mgmtsoc_litespisdrphycore_sr_out[6]_i_2_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_cnt[4]_i_3_n_0\,
      I1 => \mgmtsoc_litespisdrphycore_sr_cnt[2]_i_2_n_0\,
      I2 => \mgmtsoc_litespisdrphycore_sr_cnt[1]_i_5_n_0\,
      I3 => \mgmtsoc_litespisdrphycore_sr_cnt[4]_i_4_n_0\,
      O => \mgmtsoc_litespisdrphycore_sr_out[6]_i_4_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDD0DDD0DDD"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[6]\,
      I1 => p_0_out(0),
      I2 => litespi_tx_mux_source_payload_width(2),
      I3 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[3]\,
      I4 => litespi_tx_mux_source_payload_width(1),
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[5]\,
      O => \mgmtsoc_litespisdrphycore_sr_out[7]_i_3_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D0D0D0D0D0D0D"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[7]\,
      I1 => p_0_out(0),
      I2 => \mgmtsoc_litespisdrphycore_sr_out[8]_i_4_n_0\,
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(2),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[4]\,
      O => \mgmtsoc_litespisdrphycore_sr_out[8]_i_2_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[0]\,
      I1 => mgmtsoc_master_tx_fifo_source_payload_width(3),
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[6]\,
      I3 => \^litespi_grant\,
      I4 => mgmtsoc_master_tx_fifo_source_payload_width(1),
      O => \mgmtsoc_litespisdrphycore_sr_out[8]_i_4_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D0D0D0D0D0D0D"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[8]\,
      I1 => p_0_out(0),
      I2 => \mgmtsoc_litespisdrphycore_sr_out[9]_i_4_n_0\,
      I3 => mgmtsoc_master_tx_fifo_source_payload_width(3),
      I4 => litespi_grant_reg_rep_n_0,
      I5 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[1]\,
      O => \mgmtsoc_litespisdrphycore_sr_out[9]_i_2_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[5]\,
      I1 => mgmtsoc_master_tx_fifo_source_payload_width(2),
      I2 => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[7]\,
      I3 => \^litespi_grant\,
      I4 => mgmtsoc_master_tx_fifo_source_payload_width(1),
      O => \mgmtsoc_litespisdrphycore_sr_out[9]_i_4_n_0\
    );
\mgmtsoc_litespisdrphycore_sr_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0\,
      D => \mgmtsoc_litespisdrphycore_sr_out[0]_i_1_n_0\,
      Q => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[0]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0\,
      D => VexRiscv_n_419,
      Q => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[10]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0\,
      D => VexRiscv_n_418,
      Q => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[11]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0\,
      D => VexRiscv_n_417,
      Q => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[12]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0\,
      D => VexRiscv_n_416,
      Q => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[13]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0\,
      D => VexRiscv_n_415,
      Q => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[14]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0\,
      D => VexRiscv_n_414,
      Q => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[15]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0\,
      D => VexRiscv_n_413,
      Q => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[16]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0\,
      D => VexRiscv_n_412,
      Q => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[17]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0\,
      D => VexRiscv_n_411,
      Q => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[18]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0\,
      D => VexRiscv_n_410,
      Q => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[19]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0\,
      D => \mgmtsoc_litespisdrphycore_sr_out[1]_i_1_n_0\,
      Q => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[1]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0\,
      D => VexRiscv_n_409,
      Q => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[20]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0\,
      D => VexRiscv_n_408,
      Q => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[21]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0\,
      D => VexRiscv_n_407,
      Q => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[22]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0\,
      D => VexRiscv_n_406,
      Q => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[23]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0\,
      D => VexRiscv_n_405,
      Q => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[24]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0\,
      D => VexRiscv_n_404,
      Q => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[25]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0\,
      D => VexRiscv_n_403,
      Q => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[26]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0\,
      D => VexRiscv_n_402,
      Q => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[27]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0\,
      D => VexRiscv_n_401,
      Q => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[28]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0\,
      D => VexRiscv_n_400,
      Q => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[29]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0\,
      D => VexRiscv_n_427,
      Q => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[2]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0\,
      D => VexRiscv_n_399,
      Q => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[30]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0\,
      D => VexRiscv_n_398,
      Q => data0,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0\,
      D => VexRiscv_n_426,
      Q => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[3]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0\,
      D => VexRiscv_n_425,
      Q => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[4]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0\,
      D => VexRiscv_n_424,
      Q => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[5]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0\,
      D => VexRiscv_n_423,
      Q => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[6]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0\,
      D => VexRiscv_n_422,
      Q => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[7]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0\,
      D => VexRiscv_n_421,
      Q => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[8]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_sr_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0\,
      D => VexRiscv_n_420,
      Q => \mgmtsoc_litespisdrphycore_sr_out_reg_n_0_[9]\,
      R => '0'
    );
\mgmtsoc_litespisdrphycore_storage_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => csrbank4_clk_divisor0_re,
      D => \^dbus_cmd_rdata_data_reg[0]\(0),
      Q => mgmtsoc_litespisdrphycore_storage(0),
      S => \^int_rst\
    );
\mgmtsoc_litespisdrphycore_storage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank4_clk_divisor0_re,
      D => mgmtsoc_dat_w(1),
      Q => mgmtsoc_litespisdrphycore_storage(1),
      R => \^int_rst\
    );
\mgmtsoc_litespisdrphycore_storage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank4_clk_divisor0_re,
      D => mgmtsoc_dat_w(2),
      Q => mgmtsoc_litespisdrphycore_storage(2),
      R => \^int_rst\
    );
\mgmtsoc_litespisdrphycore_storage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank4_clk_divisor0_re,
      D => mgmtsoc_dat_w(3),
      Q => mgmtsoc_litespisdrphycore_storage(3),
      R => \^int_rst\
    );
\mgmtsoc_litespisdrphycore_storage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank4_clk_divisor0_re,
      D => mgmtsoc_dat_w(4),
      Q => mgmtsoc_litespisdrphycore_storage(4),
      R => \^int_rst\
    );
\mgmtsoc_litespisdrphycore_storage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank4_clk_divisor0_re,
      D => mgmtsoc_dat_w(5),
      Q => mgmtsoc_litespisdrphycore_storage(5),
      R => \^int_rst\
    );
\mgmtsoc_litespisdrphycore_storage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank4_clk_divisor0_re,
      D => mgmtsoc_dat_w(6),
      Q => mgmtsoc_litespisdrphycore_storage(6),
      R => \^int_rst\
    );
\mgmtsoc_litespisdrphycore_storage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank4_clk_divisor0_re,
      D => mgmtsoc_dat_w(7),
      Q => mgmtsoc_litespisdrphycore_storage(7),
      R => \^int_rst\
    );
\mgmtsoc_load_storage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_11,
      D => \^dbus_cmd_rdata_data_reg[0]\(0),
      Q => mgmtsoc_load_storage(0),
      R => \^int_rst\
    );
\mgmtsoc_load_storage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_11,
      D => mgmtsoc_dat_w(10),
      Q => mgmtsoc_load_storage(10),
      R => \^int_rst\
    );
\mgmtsoc_load_storage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_11,
      D => mgmtsoc_dat_w(11),
      Q => mgmtsoc_load_storage(11),
      R => \^int_rst\
    );
\mgmtsoc_load_storage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_11,
      D => mgmtsoc_dat_w(12),
      Q => mgmtsoc_load_storage(12),
      R => \^int_rst\
    );
\mgmtsoc_load_storage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_11,
      D => mgmtsoc_dat_w(13),
      Q => mgmtsoc_load_storage(13),
      R => \^int_rst\
    );
\mgmtsoc_load_storage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_11,
      D => mgmtsoc_dat_w(14),
      Q => mgmtsoc_load_storage(14),
      R => \^int_rst\
    );
\mgmtsoc_load_storage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_11,
      D => mgmtsoc_dat_w(15),
      Q => mgmtsoc_load_storage(15),
      R => \^int_rst\
    );
\mgmtsoc_load_storage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_11,
      D => mgmtsoc_dat_w(16),
      Q => mgmtsoc_load_storage(16),
      R => \^int_rst\
    );
\mgmtsoc_load_storage_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_11,
      D => mgmtsoc_dat_w(17),
      Q => mgmtsoc_load_storage(17),
      R => \^int_rst\
    );
\mgmtsoc_load_storage_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_11,
      D => mgmtsoc_dat_w(18),
      Q => mgmtsoc_load_storage(18),
      R => \^int_rst\
    );
\mgmtsoc_load_storage_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_11,
      D => mgmtsoc_dat_w(19),
      Q => mgmtsoc_load_storage(19),
      R => \^int_rst\
    );
\mgmtsoc_load_storage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_11,
      D => mgmtsoc_dat_w(1),
      Q => mgmtsoc_load_storage(1),
      R => \^int_rst\
    );
\mgmtsoc_load_storage_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_11,
      D => mgmtsoc_dat_w(20),
      Q => mgmtsoc_load_storage(20),
      R => \^int_rst\
    );
\mgmtsoc_load_storage_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_11,
      D => mgmtsoc_dat_w(21),
      Q => mgmtsoc_load_storage(21),
      R => \^int_rst\
    );
\mgmtsoc_load_storage_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_11,
      D => mgmtsoc_dat_w(22),
      Q => mgmtsoc_load_storage(22),
      R => \^int_rst\
    );
\mgmtsoc_load_storage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_11,
      D => mgmtsoc_dat_w(23),
      Q => mgmtsoc_load_storage(23),
      R => \^int_rst\
    );
\mgmtsoc_load_storage_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_11,
      D => mgmtsoc_dat_w(24),
      Q => mgmtsoc_load_storage(24),
      R => \^int_rst\
    );
\mgmtsoc_load_storage_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_11,
      D => mgmtsoc_dat_w(25),
      Q => mgmtsoc_load_storage(25),
      R => \^int_rst\
    );
\mgmtsoc_load_storage_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_11,
      D => mgmtsoc_dat_w(26),
      Q => mgmtsoc_load_storage(26),
      R => \^int_rst\
    );
\mgmtsoc_load_storage_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_11,
      D => mgmtsoc_dat_w(27),
      Q => mgmtsoc_load_storage(27),
      R => \^int_rst\
    );
\mgmtsoc_load_storage_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_11,
      D => mgmtsoc_dat_w(28),
      Q => mgmtsoc_load_storage(28),
      R => \^int_rst\
    );
\mgmtsoc_load_storage_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_11,
      D => mgmtsoc_dat_w(29),
      Q => mgmtsoc_load_storage(29),
      R => \^int_rst\
    );
\mgmtsoc_load_storage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_11,
      D => mgmtsoc_dat_w(2),
      Q => mgmtsoc_load_storage(2),
      R => \^int_rst\
    );
\mgmtsoc_load_storage_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_11,
      D => mgmtsoc_dat_w(30),
      Q => mgmtsoc_load_storage(30),
      R => \^int_rst\
    );
\mgmtsoc_load_storage_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_11,
      D => mgmtsoc_dat_w(31),
      Q => mgmtsoc_load_storage(31),
      R => \^int_rst\
    );
\mgmtsoc_load_storage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_11,
      D => mgmtsoc_dat_w(3),
      Q => mgmtsoc_load_storage(3),
      R => \^int_rst\
    );
\mgmtsoc_load_storage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_11,
      D => mgmtsoc_dat_w(4),
      Q => mgmtsoc_load_storage(4),
      R => \^int_rst\
    );
\mgmtsoc_load_storage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_11,
      D => mgmtsoc_dat_w(5),
      Q => mgmtsoc_load_storage(5),
      R => \^int_rst\
    );
\mgmtsoc_load_storage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_11,
      D => mgmtsoc_dat_w(6),
      Q => mgmtsoc_load_storage(6),
      R => \^int_rst\
    );
\mgmtsoc_load_storage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_11,
      D => mgmtsoc_dat_w(7),
      Q => mgmtsoc_load_storage(7),
      R => \^int_rst\
    );
\mgmtsoc_load_storage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_11,
      D => mgmtsoc_dat_w(8),
      Q => mgmtsoc_load_storage(8),
      R => \^int_rst\
    );
\mgmtsoc_load_storage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_11,
      D => mgmtsoc_dat_w(9),
      Q => mgmtsoc_load_storage(9),
      R => \^int_rst\
    );
mgmtsoc_master_cs_storage_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_master_cs_storage_reg_0,
      Q => \^p_0_in33_in\,
      R => \^int_rst\
    );
\mgmtsoc_master_phyconfig_storage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank3_master_phyconfig0_re,
      D => \^dbus_cmd_rdata_data_reg[0]\(0),
      Q => \mgmtsoc_master_phyconfig_storage_reg_n_0_[0]\,
      R => \^int_rst\
    );
\mgmtsoc_master_phyconfig_storage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank3_master_phyconfig0_re,
      D => mgmtsoc_dat_w(10),
      Q => mgmtsoc_master_tx_fifo_sink_payload_width(2),
      R => \^int_rst\
    );
\mgmtsoc_master_phyconfig_storage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank3_master_phyconfig0_re,
      D => mgmtsoc_dat_w(11),
      Q => mgmtsoc_master_tx_fifo_sink_payload_width(3),
      R => \^int_rst\
    );
\mgmtsoc_master_phyconfig_storage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank3_master_phyconfig0_re,
      D => mgmtsoc_dat_w(12),
      Q => \mgmtsoc_master_phyconfig_storage_reg_n_0_[12]\,
      R => \^int_rst\
    );
\mgmtsoc_master_phyconfig_storage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank3_master_phyconfig0_re,
      D => mgmtsoc_dat_w(13),
      Q => \mgmtsoc_master_phyconfig_storage_reg_n_0_[13]\,
      R => \^int_rst\
    );
\mgmtsoc_master_phyconfig_storage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank3_master_phyconfig0_re,
      D => mgmtsoc_dat_w(14),
      Q => \mgmtsoc_master_phyconfig_storage_reg_n_0_[14]\,
      R => \^int_rst\
    );
\mgmtsoc_master_phyconfig_storage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank3_master_phyconfig0_re,
      D => mgmtsoc_dat_w(15),
      Q => \mgmtsoc_master_phyconfig_storage_reg_n_0_[15]\,
      R => \^int_rst\
    );
\mgmtsoc_master_phyconfig_storage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank3_master_phyconfig0_re,
      D => mgmtsoc_dat_w(16),
      Q => mgmtsoc_master_tx_fifo_sink_payload_mask(0),
      R => \^int_rst\
    );
\mgmtsoc_master_phyconfig_storage_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank3_master_phyconfig0_re,
      D => mgmtsoc_dat_w(17),
      Q => mgmtsoc_master_tx_fifo_sink_payload_mask(1),
      R => \^int_rst\
    );
\mgmtsoc_master_phyconfig_storage_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank3_master_phyconfig0_re,
      D => mgmtsoc_dat_w(18),
      Q => mgmtsoc_master_tx_fifo_sink_payload_mask(2),
      R => \^int_rst\
    );
\mgmtsoc_master_phyconfig_storage_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank3_master_phyconfig0_re,
      D => mgmtsoc_dat_w(19),
      Q => mgmtsoc_master_tx_fifo_sink_payload_mask(3),
      R => \^int_rst\
    );
\mgmtsoc_master_phyconfig_storage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank3_master_phyconfig0_re,
      D => mgmtsoc_dat_w(1),
      Q => \mgmtsoc_master_phyconfig_storage_reg_n_0_[1]\,
      R => \^int_rst\
    );
\mgmtsoc_master_phyconfig_storage_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank3_master_phyconfig0_re,
      D => mgmtsoc_dat_w(20),
      Q => mgmtsoc_master_tx_fifo_sink_payload_mask(4),
      R => \^int_rst\
    );
\mgmtsoc_master_phyconfig_storage_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank3_master_phyconfig0_re,
      D => mgmtsoc_dat_w(21),
      Q => mgmtsoc_master_tx_fifo_sink_payload_mask(5),
      R => \^int_rst\
    );
\mgmtsoc_master_phyconfig_storage_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank3_master_phyconfig0_re,
      D => mgmtsoc_dat_w(22),
      Q => mgmtsoc_master_tx_fifo_sink_payload_mask(6),
      R => \^int_rst\
    );
\mgmtsoc_master_phyconfig_storage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank3_master_phyconfig0_re,
      D => mgmtsoc_dat_w(23),
      Q => mgmtsoc_master_tx_fifo_sink_payload_mask(7),
      R => \^int_rst\
    );
\mgmtsoc_master_phyconfig_storage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank3_master_phyconfig0_re,
      D => mgmtsoc_dat_w(2),
      Q => \mgmtsoc_master_phyconfig_storage_reg_n_0_[2]\,
      R => \^int_rst\
    );
\mgmtsoc_master_phyconfig_storage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank3_master_phyconfig0_re,
      D => mgmtsoc_dat_w(3),
      Q => \mgmtsoc_master_phyconfig_storage_reg_n_0_[3]\,
      R => \^int_rst\
    );
\mgmtsoc_master_phyconfig_storage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank3_master_phyconfig0_re,
      D => mgmtsoc_dat_w(4),
      Q => \mgmtsoc_master_phyconfig_storage_reg_n_0_[4]\,
      R => \^int_rst\
    );
\mgmtsoc_master_phyconfig_storage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank3_master_phyconfig0_re,
      D => mgmtsoc_dat_w(5),
      Q => \mgmtsoc_master_phyconfig_storage_reg_n_0_[5]\,
      R => \^int_rst\
    );
\mgmtsoc_master_phyconfig_storage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank3_master_phyconfig0_re,
      D => mgmtsoc_dat_w(6),
      Q => \mgmtsoc_master_phyconfig_storage_reg_n_0_[6]\,
      R => \^int_rst\
    );
\mgmtsoc_master_phyconfig_storage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank3_master_phyconfig0_re,
      D => mgmtsoc_dat_w(7),
      Q => \mgmtsoc_master_phyconfig_storage_reg_n_0_[7]\,
      R => \^int_rst\
    );
\mgmtsoc_master_phyconfig_storage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank3_master_phyconfig0_re,
      D => mgmtsoc_dat_w(8),
      Q => mgmtsoc_master_tx_fifo_sink_payload_width(0),
      R => \^int_rst\
    );
\mgmtsoc_master_phyconfig_storage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank3_master_phyconfig0_re,
      D => mgmtsoc_dat_w(9),
      Q => mgmtsoc_master_tx_fifo_sink_payload_width(1),
      R => \^int_rst\
    );
\mgmtsoc_master_rx_fifo_source_payload_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => litespi_rx_demux_endpoint1_source_ready,
      D => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[0]\,
      Q => \mgmtsoc_master_rx_fifo_source_payload_data__0\(0),
      R => VexRiscv_n_241
    );
\mgmtsoc_master_rx_fifo_source_payload_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => litespi_rx_demux_endpoint1_source_ready,
      D => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[10]\,
      Q => \mgmtsoc_master_rx_fifo_source_payload_data__0\(10),
      R => VexRiscv_n_241
    );
\mgmtsoc_master_rx_fifo_source_payload_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => litespi_rx_demux_endpoint1_source_ready,
      D => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[11]\,
      Q => \mgmtsoc_master_rx_fifo_source_payload_data__0\(11),
      R => VexRiscv_n_241
    );
\mgmtsoc_master_rx_fifo_source_payload_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => litespi_rx_demux_endpoint1_source_ready,
      D => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[12]\,
      Q => \mgmtsoc_master_rx_fifo_source_payload_data__0\(12),
      R => VexRiscv_n_241
    );
\mgmtsoc_master_rx_fifo_source_payload_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => litespi_rx_demux_endpoint1_source_ready,
      D => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[13]\,
      Q => \mgmtsoc_master_rx_fifo_source_payload_data__0\(13),
      R => VexRiscv_n_241
    );
\mgmtsoc_master_rx_fifo_source_payload_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => litespi_rx_demux_endpoint1_source_ready,
      D => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[14]\,
      Q => \mgmtsoc_master_rx_fifo_source_payload_data__0\(14),
      R => VexRiscv_n_241
    );
\mgmtsoc_master_rx_fifo_source_payload_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => litespi_rx_demux_endpoint1_source_ready,
      D => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[15]\,
      Q => \mgmtsoc_master_rx_fifo_source_payload_data__0\(15),
      R => VexRiscv_n_241
    );
\mgmtsoc_master_rx_fifo_source_payload_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => litespi_rx_demux_endpoint1_source_ready,
      D => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[16]\,
      Q => \mgmtsoc_master_rx_fifo_source_payload_data__0\(16),
      R => VexRiscv_n_241
    );
\mgmtsoc_master_rx_fifo_source_payload_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => litespi_rx_demux_endpoint1_source_ready,
      D => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[17]\,
      Q => \mgmtsoc_master_rx_fifo_source_payload_data__0\(17),
      R => VexRiscv_n_241
    );
\mgmtsoc_master_rx_fifo_source_payload_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => litespi_rx_demux_endpoint1_source_ready,
      D => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[18]\,
      Q => \mgmtsoc_master_rx_fifo_source_payload_data__0\(18),
      R => VexRiscv_n_241
    );
\mgmtsoc_master_rx_fifo_source_payload_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => litespi_rx_demux_endpoint1_source_ready,
      D => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[19]\,
      Q => \mgmtsoc_master_rx_fifo_source_payload_data__0\(19),
      R => VexRiscv_n_241
    );
\mgmtsoc_master_rx_fifo_source_payload_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => litespi_rx_demux_endpoint1_source_ready,
      D => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[1]\,
      Q => \mgmtsoc_master_rx_fifo_source_payload_data__0\(1),
      R => VexRiscv_n_241
    );
\mgmtsoc_master_rx_fifo_source_payload_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => litespi_rx_demux_endpoint1_source_ready,
      D => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[20]\,
      Q => \mgmtsoc_master_rx_fifo_source_payload_data__0\(20),
      R => VexRiscv_n_241
    );
\mgmtsoc_master_rx_fifo_source_payload_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => litespi_rx_demux_endpoint1_source_ready,
      D => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[21]\,
      Q => \mgmtsoc_master_rx_fifo_source_payload_data__0\(21),
      R => VexRiscv_n_241
    );
\mgmtsoc_master_rx_fifo_source_payload_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => litespi_rx_demux_endpoint1_source_ready,
      D => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[22]\,
      Q => \mgmtsoc_master_rx_fifo_source_payload_data__0\(22),
      R => VexRiscv_n_241
    );
\mgmtsoc_master_rx_fifo_source_payload_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => litespi_rx_demux_endpoint1_source_ready,
      D => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[23]\,
      Q => \mgmtsoc_master_rx_fifo_source_payload_data__0\(23),
      R => VexRiscv_n_241
    );
\mgmtsoc_master_rx_fifo_source_payload_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => litespi_rx_demux_endpoint1_source_ready,
      D => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[24]\,
      Q => \mgmtsoc_master_rx_fifo_source_payload_data__0\(24),
      R => VexRiscv_n_241
    );
\mgmtsoc_master_rx_fifo_source_payload_data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => litespi_rx_demux_endpoint1_source_ready,
      D => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[25]\,
      Q => \mgmtsoc_master_rx_fifo_source_payload_data__0\(25),
      R => VexRiscv_n_241
    );
\mgmtsoc_master_rx_fifo_source_payload_data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => litespi_rx_demux_endpoint1_source_ready,
      D => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[26]\,
      Q => \mgmtsoc_master_rx_fifo_source_payload_data__0\(26),
      R => VexRiscv_n_241
    );
\mgmtsoc_master_rx_fifo_source_payload_data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => litespi_rx_demux_endpoint1_source_ready,
      D => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[27]\,
      Q => \mgmtsoc_master_rx_fifo_source_payload_data__0\(27),
      R => VexRiscv_n_241
    );
\mgmtsoc_master_rx_fifo_source_payload_data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => litespi_rx_demux_endpoint1_source_ready,
      D => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[28]\,
      Q => \mgmtsoc_master_rx_fifo_source_payload_data__0\(28),
      R => VexRiscv_n_241
    );
\mgmtsoc_master_rx_fifo_source_payload_data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => litespi_rx_demux_endpoint1_source_ready,
      D => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[29]\,
      Q => \mgmtsoc_master_rx_fifo_source_payload_data__0\(29),
      R => VexRiscv_n_241
    );
\mgmtsoc_master_rx_fifo_source_payload_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => litespi_rx_demux_endpoint1_source_ready,
      D => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[2]\,
      Q => \mgmtsoc_master_rx_fifo_source_payload_data__0\(2),
      R => VexRiscv_n_241
    );
\mgmtsoc_master_rx_fifo_source_payload_data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => litespi_rx_demux_endpoint1_source_ready,
      D => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[30]\,
      Q => \mgmtsoc_master_rx_fifo_source_payload_data__0\(30),
      R => VexRiscv_n_241
    );
\mgmtsoc_master_rx_fifo_source_payload_data_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => litespi_rx_demux_endpoint1_source_ready,
      D => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[31]\,
      Q => \mgmtsoc_master_rx_fifo_source_payload_data__0\(31),
      R => VexRiscv_n_241
    );
\mgmtsoc_master_rx_fifo_source_payload_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => litespi_rx_demux_endpoint1_source_ready,
      D => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[3]\,
      Q => \mgmtsoc_master_rx_fifo_source_payload_data__0\(3),
      R => VexRiscv_n_241
    );
\mgmtsoc_master_rx_fifo_source_payload_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => litespi_rx_demux_endpoint1_source_ready,
      D => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[4]\,
      Q => \mgmtsoc_master_rx_fifo_source_payload_data__0\(4),
      R => VexRiscv_n_241
    );
\mgmtsoc_master_rx_fifo_source_payload_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => litespi_rx_demux_endpoint1_source_ready,
      D => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[5]\,
      Q => \mgmtsoc_master_rx_fifo_source_payload_data__0\(5),
      R => VexRiscv_n_241
    );
\mgmtsoc_master_rx_fifo_source_payload_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => litespi_rx_demux_endpoint1_source_ready,
      D => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[6]\,
      Q => \mgmtsoc_master_rx_fifo_source_payload_data__0\(6),
      R => VexRiscv_n_241
    );
\mgmtsoc_master_rx_fifo_source_payload_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => litespi_rx_demux_endpoint1_source_ready,
      D => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[7]\,
      Q => \mgmtsoc_master_rx_fifo_source_payload_data__0\(7),
      R => VexRiscv_n_241
    );
\mgmtsoc_master_rx_fifo_source_payload_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => litespi_rx_demux_endpoint1_source_ready,
      D => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[8]\,
      Q => \mgmtsoc_master_rx_fifo_source_payload_data__0\(8),
      R => VexRiscv_n_241
    );
\mgmtsoc_master_rx_fifo_source_payload_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => litespi_rx_demux_endpoint1_source_ready,
      D => \mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[9]\,
      Q => \mgmtsoc_master_rx_fifo_source_payload_data__0\(9),
      R => VexRiscv_n_241
    );
mgmtsoc_master_rx_fifo_source_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_239,
      Q => mgmtsoc_master_status_status(1),
      R => '0'
    );
\mgmtsoc_master_tx_fifo_source_payload_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => \^dbus_cmd_rdata_data_reg[0]\(0),
      Q => mgmtsoc_master_tx_fifo_source_payload_data(0),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => mgmtsoc_dat_w(10),
      Q => mgmtsoc_master_tx_fifo_source_payload_data(10),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => mgmtsoc_dat_w(11),
      Q => mgmtsoc_master_tx_fifo_source_payload_data(11),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => mgmtsoc_dat_w(12),
      Q => mgmtsoc_master_tx_fifo_source_payload_data(12),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => mgmtsoc_dat_w(13),
      Q => mgmtsoc_master_tx_fifo_source_payload_data(13),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => mgmtsoc_dat_w(14),
      Q => mgmtsoc_master_tx_fifo_source_payload_data(14),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => mgmtsoc_dat_w(15),
      Q => mgmtsoc_master_tx_fifo_source_payload_data(15),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => mgmtsoc_dat_w(16),
      Q => mgmtsoc_master_tx_fifo_source_payload_data(16),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => mgmtsoc_dat_w(17),
      Q => mgmtsoc_master_tx_fifo_source_payload_data(17),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => mgmtsoc_dat_w(18),
      Q => mgmtsoc_master_tx_fifo_source_payload_data(18),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => mgmtsoc_dat_w(19),
      Q => mgmtsoc_master_tx_fifo_source_payload_data(19),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => mgmtsoc_dat_w(1),
      Q => mgmtsoc_master_tx_fifo_source_payload_data(1),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => mgmtsoc_dat_w(20),
      Q => mgmtsoc_master_tx_fifo_source_payload_data(20),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => mgmtsoc_dat_w(21),
      Q => mgmtsoc_master_tx_fifo_source_payload_data(21),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => mgmtsoc_dat_w(22),
      Q => mgmtsoc_master_tx_fifo_source_payload_data(22),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => mgmtsoc_dat_w(23),
      Q => mgmtsoc_master_tx_fifo_source_payload_data(23),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => mgmtsoc_dat_w(24),
      Q => mgmtsoc_master_tx_fifo_source_payload_data(24),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => mgmtsoc_dat_w(25),
      Q => mgmtsoc_master_tx_fifo_source_payload_data(25),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => mgmtsoc_dat_w(26),
      Q => mgmtsoc_master_tx_fifo_source_payload_data(26),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => mgmtsoc_dat_w(27),
      Q => mgmtsoc_master_tx_fifo_source_payload_data(27),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => mgmtsoc_dat_w(28),
      Q => mgmtsoc_master_tx_fifo_source_payload_data(28),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => mgmtsoc_dat_w(29),
      Q => mgmtsoc_master_tx_fifo_source_payload_data(29),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => mgmtsoc_dat_w(2),
      Q => mgmtsoc_master_tx_fifo_source_payload_data(2),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => mgmtsoc_dat_w(30),
      Q => mgmtsoc_master_tx_fifo_source_payload_data(30),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_data_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => mgmtsoc_dat_w(31),
      Q => mgmtsoc_master_tx_fifo_source_payload_data(31),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => mgmtsoc_dat_w(3),
      Q => mgmtsoc_master_tx_fifo_source_payload_data(3),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => mgmtsoc_dat_w(4),
      Q => mgmtsoc_master_tx_fifo_source_payload_data(4),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => mgmtsoc_dat_w(5),
      Q => mgmtsoc_master_tx_fifo_source_payload_data(5),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => mgmtsoc_dat_w(6),
      Q => mgmtsoc_master_tx_fifo_source_payload_data(6),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => mgmtsoc_dat_w(7),
      Q => mgmtsoc_master_tx_fifo_source_payload_data(7),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => mgmtsoc_dat_w(8),
      Q => mgmtsoc_master_tx_fifo_source_payload_data(8),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => mgmtsoc_dat_w(9),
      Q => mgmtsoc_master_tx_fifo_source_payload_data(9),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_len_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => \mgmtsoc_master_phyconfig_storage_reg_n_0_[0]\,
      Q => mgmtsoc_master_tx_fifo_source_payload_len(0),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_len_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => \mgmtsoc_master_phyconfig_storage_reg_n_0_[1]\,
      Q => mgmtsoc_master_tx_fifo_source_payload_len(1),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_len_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => \mgmtsoc_master_phyconfig_storage_reg_n_0_[2]\,
      Q => mgmtsoc_master_tx_fifo_source_payload_len(2),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_len_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => \mgmtsoc_master_phyconfig_storage_reg_n_0_[3]\,
      Q => mgmtsoc_master_tx_fifo_source_payload_len(3),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_len_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => \mgmtsoc_master_phyconfig_storage_reg_n_0_[4]\,
      Q => mgmtsoc_master_tx_fifo_source_payload_len(4),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_len_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => \mgmtsoc_master_phyconfig_storage_reg_n_0_[5]\,
      Q => mgmtsoc_master_tx_fifo_source_payload_len(5),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_mask_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => mgmtsoc_master_tx_fifo_sink_payload_mask(0),
      Q => mgmtsoc_master_tx_fifo_source_payload_mask(0),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_width[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^fsm_sequential_litespiphy_state_reg[1]_0\,
      I1 => \^litespi_grant\,
      I2 => \^mgmtsoc_master_tx_fifo_source_valid_reg_0\,
      O => mgmtsoc_master_tx_fifo_sink_ready
    );
\mgmtsoc_master_tx_fifo_source_payload_width_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => mgmtsoc_master_tx_fifo_sink_payload_width(0),
      Q => mgmtsoc_master_tx_fifo_source_payload_width(0),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_width_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => mgmtsoc_master_tx_fifo_sink_payload_width(1),
      Q => mgmtsoc_master_tx_fifo_source_payload_width(1),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_width_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => mgmtsoc_master_tx_fifo_sink_payload_width(2),
      Q => mgmtsoc_master_tx_fifo_source_payload_width(2),
      R => \^int_rst\
    );
\mgmtsoc_master_tx_fifo_source_payload_width_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_master_tx_fifo_sink_ready,
      D => mgmtsoc_master_tx_fifo_sink_payload_width(3),
      Q => mgmtsoc_master_tx_fifo_source_payload_width(3),
      R => \^int_rst\
    );
mgmtsoc_master_tx_fifo_source_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_master_tx_fifo_source_valid_reg_1,
      Q => \^mgmtsoc_master_tx_fifo_source_valid_reg_0\,
      R => '0'
    );
mgmtsoc_pending_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_pending_r_reg_0,
      Q => mgmtsoc_pending_r,
      R => \^int_rst\
    );
mgmtsoc_pending_re_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_6,
      Q => mgmtsoc_pending_re,
      R => \^int_rst\
    );
\mgmtsoc_reload_storage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank10_reload0_re,
      D => \^dbus_cmd_rdata_data_reg[0]\(0),
      Q => mgmtsoc_reload_storage(0),
      R => \^int_rst\
    );
\mgmtsoc_reload_storage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank10_reload0_re,
      D => mgmtsoc_dat_w(10),
      Q => mgmtsoc_reload_storage(10),
      R => \^int_rst\
    );
\mgmtsoc_reload_storage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank10_reload0_re,
      D => mgmtsoc_dat_w(11),
      Q => mgmtsoc_reload_storage(11),
      R => \^int_rst\
    );
\mgmtsoc_reload_storage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank10_reload0_re,
      D => mgmtsoc_dat_w(12),
      Q => mgmtsoc_reload_storage(12),
      R => \^int_rst\
    );
\mgmtsoc_reload_storage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank10_reload0_re,
      D => mgmtsoc_dat_w(13),
      Q => mgmtsoc_reload_storage(13),
      R => \^int_rst\
    );
\mgmtsoc_reload_storage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank10_reload0_re,
      D => mgmtsoc_dat_w(14),
      Q => mgmtsoc_reload_storage(14),
      R => \^int_rst\
    );
\mgmtsoc_reload_storage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank10_reload0_re,
      D => mgmtsoc_dat_w(15),
      Q => mgmtsoc_reload_storage(15),
      R => \^int_rst\
    );
\mgmtsoc_reload_storage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank10_reload0_re,
      D => mgmtsoc_dat_w(16),
      Q => mgmtsoc_reload_storage(16),
      R => \^int_rst\
    );
\mgmtsoc_reload_storage_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank10_reload0_re,
      D => mgmtsoc_dat_w(17),
      Q => mgmtsoc_reload_storage(17),
      R => \^int_rst\
    );
\mgmtsoc_reload_storage_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank10_reload0_re,
      D => mgmtsoc_dat_w(18),
      Q => mgmtsoc_reload_storage(18),
      R => \^int_rst\
    );
\mgmtsoc_reload_storage_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank10_reload0_re,
      D => mgmtsoc_dat_w(19),
      Q => mgmtsoc_reload_storage(19),
      R => \^int_rst\
    );
\mgmtsoc_reload_storage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank10_reload0_re,
      D => mgmtsoc_dat_w(1),
      Q => mgmtsoc_reload_storage(1),
      R => \^int_rst\
    );
\mgmtsoc_reload_storage_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank10_reload0_re,
      D => mgmtsoc_dat_w(20),
      Q => mgmtsoc_reload_storage(20),
      R => \^int_rst\
    );
\mgmtsoc_reload_storage_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank10_reload0_re,
      D => mgmtsoc_dat_w(21),
      Q => mgmtsoc_reload_storage(21),
      R => \^int_rst\
    );
\mgmtsoc_reload_storage_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank10_reload0_re,
      D => mgmtsoc_dat_w(22),
      Q => mgmtsoc_reload_storage(22),
      R => \^int_rst\
    );
\mgmtsoc_reload_storage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank10_reload0_re,
      D => mgmtsoc_dat_w(23),
      Q => mgmtsoc_reload_storage(23),
      R => \^int_rst\
    );
\mgmtsoc_reload_storage_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank10_reload0_re,
      D => mgmtsoc_dat_w(24),
      Q => mgmtsoc_reload_storage(24),
      R => \^int_rst\
    );
\mgmtsoc_reload_storage_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank10_reload0_re,
      D => mgmtsoc_dat_w(25),
      Q => mgmtsoc_reload_storage(25),
      R => \^int_rst\
    );
\mgmtsoc_reload_storage_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank10_reload0_re,
      D => mgmtsoc_dat_w(26),
      Q => mgmtsoc_reload_storage(26),
      R => \^int_rst\
    );
\mgmtsoc_reload_storage_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank10_reload0_re,
      D => mgmtsoc_dat_w(27),
      Q => mgmtsoc_reload_storage(27),
      R => \^int_rst\
    );
\mgmtsoc_reload_storage_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank10_reload0_re,
      D => mgmtsoc_dat_w(28),
      Q => mgmtsoc_reload_storage(28),
      R => \^int_rst\
    );
\mgmtsoc_reload_storage_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank10_reload0_re,
      D => mgmtsoc_dat_w(29),
      Q => mgmtsoc_reload_storage(29),
      R => \^int_rst\
    );
\mgmtsoc_reload_storage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank10_reload0_re,
      D => mgmtsoc_dat_w(2),
      Q => mgmtsoc_reload_storage(2),
      R => \^int_rst\
    );
\mgmtsoc_reload_storage_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank10_reload0_re,
      D => mgmtsoc_dat_w(30),
      Q => mgmtsoc_reload_storage(30),
      R => \^int_rst\
    );
\mgmtsoc_reload_storage_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank10_reload0_re,
      D => mgmtsoc_dat_w(31),
      Q => mgmtsoc_reload_storage(31),
      R => \^int_rst\
    );
\mgmtsoc_reload_storage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank10_reload0_re,
      D => mgmtsoc_dat_w(3),
      Q => mgmtsoc_reload_storage(3),
      R => \^int_rst\
    );
\mgmtsoc_reload_storage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank10_reload0_re,
      D => mgmtsoc_dat_w(4),
      Q => mgmtsoc_reload_storage(4),
      R => \^int_rst\
    );
\mgmtsoc_reload_storage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank10_reload0_re,
      D => mgmtsoc_dat_w(5),
      Q => mgmtsoc_reload_storage(5),
      R => \^int_rst\
    );
\mgmtsoc_reload_storage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank10_reload0_re,
      D => mgmtsoc_dat_w(6),
      Q => mgmtsoc_reload_storage(6),
      R => \^int_rst\
    );
\mgmtsoc_reload_storage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank10_reload0_re,
      D => mgmtsoc_dat_w(7),
      Q => mgmtsoc_reload_storage(7),
      R => \^int_rst\
    );
\mgmtsoc_reload_storage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank10_reload0_re,
      D => mgmtsoc_dat_w(8),
      Q => mgmtsoc_reload_storage(8),
      R => \^int_rst\
    );
\mgmtsoc_reload_storage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank10_reload0_re,
      D => mgmtsoc_dat_w(9),
      Q => mgmtsoc_reload_storage(9),
      R => \^int_rst\
    );
mgmtsoc_reset_re_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => csrbank0_reset0_re,
      Q => mgmtsoc_reset_re,
      R => \^int_rst\
    );
\mgmtsoc_reset_storage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_196,
      Q => \mgmtsoc_reset_storage_reg_n_0_[0]\,
      R => \^int_rst\
    );
\mgmtsoc_reset_storage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_198,
      Q => \mgmtsoc_reset_storage_reg_n_0_[1]\,
      R => \^int_rst\
    );
\mgmtsoc_scratch_storage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank0_scratch0_re,
      D => \^dbus_cmd_rdata_data_reg[0]\(0),
      Q => mgmtsoc_scratch_storage(0),
      R => \^int_rst\
    );
\mgmtsoc_scratch_storage_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => csrbank0_scratch0_re,
      D => mgmtsoc_dat_w(10),
      Q => mgmtsoc_scratch_storage(10),
      S => \^int_rst\
    );
\mgmtsoc_scratch_storage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank0_scratch0_re,
      D => mgmtsoc_dat_w(11),
      Q => mgmtsoc_scratch_storage(11),
      R => \^int_rst\
    );
\mgmtsoc_scratch_storage_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => csrbank0_scratch0_re,
      D => mgmtsoc_dat_w(12),
      Q => mgmtsoc_scratch_storage(12),
      S => \^int_rst\
    );
\mgmtsoc_scratch_storage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank0_scratch0_re,
      D => mgmtsoc_dat_w(13),
      Q => mgmtsoc_scratch_storage(13),
      R => \^int_rst\
    );
\mgmtsoc_scratch_storage_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => csrbank0_scratch0_re,
      D => mgmtsoc_dat_w(14),
      Q => mgmtsoc_scratch_storage(14),
      S => \^int_rst\
    );
\mgmtsoc_scratch_storage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank0_scratch0_re,
      D => mgmtsoc_dat_w(15),
      Q => mgmtsoc_scratch_storage(15),
      R => \^int_rst\
    );
\mgmtsoc_scratch_storage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank0_scratch0_re,
      D => mgmtsoc_dat_w(16),
      Q => mgmtsoc_scratch_storage(16),
      R => \^int_rst\
    );
\mgmtsoc_scratch_storage_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank0_scratch0_re,
      D => mgmtsoc_dat_w(17),
      Q => mgmtsoc_scratch_storage(17),
      R => \^int_rst\
    );
\mgmtsoc_scratch_storage_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => csrbank0_scratch0_re,
      D => mgmtsoc_dat_w(18),
      Q => mgmtsoc_scratch_storage(18),
      S => \^int_rst\
    );
\mgmtsoc_scratch_storage_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank0_scratch0_re,
      D => mgmtsoc_dat_w(19),
      Q => mgmtsoc_scratch_storage(19),
      R => \^int_rst\
    );
\mgmtsoc_scratch_storage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank0_scratch0_re,
      D => mgmtsoc_dat_w(1),
      Q => mgmtsoc_scratch_storage(1),
      R => \^int_rst\
    );
\mgmtsoc_scratch_storage_reg[20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => csrbank0_scratch0_re,
      D => mgmtsoc_dat_w(20),
      Q => mgmtsoc_scratch_storage(20),
      S => \^int_rst\
    );
\mgmtsoc_scratch_storage_reg[21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => csrbank0_scratch0_re,
      D => mgmtsoc_dat_w(21),
      Q => mgmtsoc_scratch_storage(21),
      S => \^int_rst\
    );
\mgmtsoc_scratch_storage_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank0_scratch0_re,
      D => mgmtsoc_dat_w(22),
      Q => mgmtsoc_scratch_storage(22),
      R => \^int_rst\
    );
\mgmtsoc_scratch_storage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank0_scratch0_re,
      D => mgmtsoc_dat_w(23),
      Q => mgmtsoc_scratch_storage(23),
      R => \^int_rst\
    );
\mgmtsoc_scratch_storage_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank0_scratch0_re,
      D => mgmtsoc_dat_w(24),
      Q => mgmtsoc_scratch_storage(24),
      R => \^int_rst\
    );
\mgmtsoc_scratch_storage_reg[25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => csrbank0_scratch0_re,
      D => mgmtsoc_dat_w(25),
      Q => mgmtsoc_scratch_storage(25),
      S => \^int_rst\
    );
\mgmtsoc_scratch_storage_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank0_scratch0_re,
      D => mgmtsoc_dat_w(26),
      Q => mgmtsoc_scratch_storage(26),
      R => \^int_rst\
    );
\mgmtsoc_scratch_storage_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank0_scratch0_re,
      D => mgmtsoc_dat_w(27),
      Q => mgmtsoc_scratch_storage(27),
      R => \^int_rst\
    );
\mgmtsoc_scratch_storage_reg[28]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => csrbank0_scratch0_re,
      D => mgmtsoc_dat_w(28),
      Q => mgmtsoc_scratch_storage(28),
      S => \^int_rst\
    );
\mgmtsoc_scratch_storage_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank0_scratch0_re,
      D => mgmtsoc_dat_w(29),
      Q => mgmtsoc_scratch_storage(29),
      R => \^int_rst\
    );
\mgmtsoc_scratch_storage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank0_scratch0_re,
      D => mgmtsoc_dat_w(2),
      Q => mgmtsoc_scratch_storage(2),
      R => \^int_rst\
    );
\mgmtsoc_scratch_storage_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank0_scratch0_re,
      D => mgmtsoc_dat_w(30),
      Q => mgmtsoc_scratch_storage(30),
      R => \^int_rst\
    );
\mgmtsoc_scratch_storage_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank0_scratch0_re,
      D => mgmtsoc_dat_w(31),
      Q => mgmtsoc_scratch_storage(31),
      R => \^int_rst\
    );
\mgmtsoc_scratch_storage_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => csrbank0_scratch0_re,
      D => mgmtsoc_dat_w(3),
      Q => mgmtsoc_scratch_storage(3),
      S => \^int_rst\
    );
\mgmtsoc_scratch_storage_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => csrbank0_scratch0_re,
      D => mgmtsoc_dat_w(4),
      Q => mgmtsoc_scratch_storage(4),
      S => \^int_rst\
    );
\mgmtsoc_scratch_storage_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => csrbank0_scratch0_re,
      D => mgmtsoc_dat_w(5),
      Q => mgmtsoc_scratch_storage(5),
      S => \^int_rst\
    );
\mgmtsoc_scratch_storage_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => csrbank0_scratch0_re,
      D => mgmtsoc_dat_w(6),
      Q => mgmtsoc_scratch_storage(6),
      S => \^int_rst\
    );
\mgmtsoc_scratch_storage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank0_scratch0_re,
      D => mgmtsoc_dat_w(7),
      Q => mgmtsoc_scratch_storage(7),
      R => \^int_rst\
    );
\mgmtsoc_scratch_storage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank0_scratch0_re,
      D => mgmtsoc_dat_w(8),
      Q => mgmtsoc_scratch_storage(8),
      R => \^int_rst\
    );
\mgmtsoc_scratch_storage_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => csrbank0_scratch0_re,
      D => mgmtsoc_dat_w(9),
      Q => mgmtsoc_scratch_storage(9),
      S => \^int_rst\
    );
mgmtsoc_update_value_re_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_10,
      Q => mgmtsoc_update_value_re,
      R => \^int_rst\
    );
mgmtsoc_update_value_storage_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_update_value_storage_reg_0,
      Q => \^mgmtsoc_update_value_storage\,
      R => \^int_rst\
    );
\mgmtsoc_value[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D1FFD100"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[0]\,
      I1 => \^csrbank10_ev_status_w\,
      I2 => mgmtsoc_reload_storage(0),
      I3 => \^mgmtsoc_en_storage\,
      I4 => mgmtsoc_load_storage(0),
      O => \mgmtsoc_value[0]_i_1_n_0\
    );
\mgmtsoc_value[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mgmtsoc_reload_storage(10),
      I1 => \^csrbank10_ev_status_w\,
      I2 => \mgmtsoc_value_reg[12]_i_2_n_6\,
      I3 => \^mgmtsoc_en_storage\,
      I4 => mgmtsoc_load_storage(10),
      O => \mgmtsoc_value[10]_i_1_n_0\
    );
\mgmtsoc_value[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mgmtsoc_reload_storage(11),
      I1 => \^csrbank10_ev_status_w\,
      I2 => \mgmtsoc_value_reg[12]_i_2_n_5\,
      I3 => \^mgmtsoc_en_storage\,
      I4 => mgmtsoc_load_storage(11),
      O => \mgmtsoc_value[11]_i_1_n_0\
    );
\mgmtsoc_value[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mgmtsoc_reload_storage(12),
      I1 => \^csrbank10_ev_status_w\,
      I2 => \mgmtsoc_value_reg[12]_i_2_n_4\,
      I3 => \^mgmtsoc_en_storage\,
      I4 => mgmtsoc_load_storage(12),
      O => \mgmtsoc_value[12]_i_1_n_0\
    );
\mgmtsoc_value[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[12]\,
      O => \mgmtsoc_value[12]_i_3_n_0\
    );
\mgmtsoc_value[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[11]\,
      O => \mgmtsoc_value[12]_i_4_n_0\
    );
\mgmtsoc_value[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[10]\,
      O => \mgmtsoc_value[12]_i_5_n_0\
    );
\mgmtsoc_value[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[9]\,
      O => \mgmtsoc_value[12]_i_6_n_0\
    );
\mgmtsoc_value[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mgmtsoc_reload_storage(13),
      I1 => \^csrbank10_ev_status_w\,
      I2 => \mgmtsoc_value_reg[16]_i_2_n_7\,
      I3 => \^mgmtsoc_en_storage\,
      I4 => mgmtsoc_load_storage(13),
      O => \mgmtsoc_value[13]_i_1_n_0\
    );
\mgmtsoc_value[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mgmtsoc_reload_storage(14),
      I1 => \^csrbank10_ev_status_w\,
      I2 => \mgmtsoc_value_reg[16]_i_2_n_6\,
      I3 => \^mgmtsoc_en_storage\,
      I4 => mgmtsoc_load_storage(14),
      O => \mgmtsoc_value[14]_i_1_n_0\
    );
\mgmtsoc_value[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mgmtsoc_reload_storage(15),
      I1 => \^csrbank10_ev_status_w\,
      I2 => \mgmtsoc_value_reg[16]_i_2_n_5\,
      I3 => \^mgmtsoc_en_storage\,
      I4 => mgmtsoc_load_storage(15),
      O => \mgmtsoc_value[15]_i_1_n_0\
    );
\mgmtsoc_value[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mgmtsoc_reload_storage(16),
      I1 => \^csrbank10_ev_status_w\,
      I2 => \mgmtsoc_value_reg[16]_i_2_n_4\,
      I3 => \^mgmtsoc_en_storage\,
      I4 => mgmtsoc_load_storage(16),
      O => \mgmtsoc_value[16]_i_1_n_0\
    );
\mgmtsoc_value[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[16]\,
      O => \mgmtsoc_value[16]_i_3_n_0\
    );
\mgmtsoc_value[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[15]\,
      O => \mgmtsoc_value[16]_i_4_n_0\
    );
\mgmtsoc_value[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[14]\,
      O => \mgmtsoc_value[16]_i_5_n_0\
    );
\mgmtsoc_value[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[13]\,
      O => \mgmtsoc_value[16]_i_6_n_0\
    );
\mgmtsoc_value[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mgmtsoc_reload_storage(17),
      I1 => \^csrbank10_ev_status_w\,
      I2 => \mgmtsoc_value_reg[20]_i_2_n_7\,
      I3 => \^mgmtsoc_en_storage\,
      I4 => mgmtsoc_load_storage(17),
      O => \mgmtsoc_value[17]_i_1_n_0\
    );
\mgmtsoc_value[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mgmtsoc_reload_storage(18),
      I1 => \^csrbank10_ev_status_w\,
      I2 => \mgmtsoc_value_reg[20]_i_2_n_6\,
      I3 => \^mgmtsoc_en_storage\,
      I4 => mgmtsoc_load_storage(18),
      O => \mgmtsoc_value[18]_i_1_n_0\
    );
\mgmtsoc_value[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mgmtsoc_reload_storage(19),
      I1 => \^csrbank10_ev_status_w\,
      I2 => \mgmtsoc_value_reg[20]_i_2_n_5\,
      I3 => \^mgmtsoc_en_storage\,
      I4 => mgmtsoc_load_storage(19),
      O => \mgmtsoc_value[19]_i_1_n_0\
    );
\mgmtsoc_value[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mgmtsoc_reload_storage(1),
      I1 => \^csrbank10_ev_status_w\,
      I2 => \mgmtsoc_value_reg[4]_i_2_n_7\,
      I3 => \^mgmtsoc_en_storage\,
      I4 => mgmtsoc_load_storage(1),
      O => \mgmtsoc_value[1]_i_1_n_0\
    );
\mgmtsoc_value[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mgmtsoc_reload_storage(20),
      I1 => \^csrbank10_ev_status_w\,
      I2 => \mgmtsoc_value_reg[20]_i_2_n_4\,
      I3 => \^mgmtsoc_en_storage\,
      I4 => mgmtsoc_load_storage(20),
      O => \mgmtsoc_value[20]_i_1_n_0\
    );
\mgmtsoc_value[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[20]\,
      O => \mgmtsoc_value[20]_i_3_n_0\
    );
\mgmtsoc_value[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[19]\,
      O => \mgmtsoc_value[20]_i_4_n_0\
    );
\mgmtsoc_value[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[18]\,
      O => \mgmtsoc_value[20]_i_5_n_0\
    );
\mgmtsoc_value[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[17]\,
      O => \mgmtsoc_value[20]_i_6_n_0\
    );
\mgmtsoc_value[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mgmtsoc_reload_storage(21),
      I1 => \^csrbank10_ev_status_w\,
      I2 => \mgmtsoc_value_reg[24]_i_2_n_7\,
      I3 => \^mgmtsoc_en_storage\,
      I4 => mgmtsoc_load_storage(21),
      O => \mgmtsoc_value[21]_i_1_n_0\
    );
\mgmtsoc_value[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mgmtsoc_reload_storage(22),
      I1 => \^csrbank10_ev_status_w\,
      I2 => \mgmtsoc_value_reg[24]_i_2_n_6\,
      I3 => \^mgmtsoc_en_storage\,
      I4 => mgmtsoc_load_storage(22),
      O => \mgmtsoc_value[22]_i_1_n_0\
    );
\mgmtsoc_value[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mgmtsoc_reload_storage(23),
      I1 => \^csrbank10_ev_status_w\,
      I2 => \mgmtsoc_value_reg[24]_i_2_n_5\,
      I3 => \^mgmtsoc_en_storage\,
      I4 => mgmtsoc_load_storage(23),
      O => \mgmtsoc_value[23]_i_1_n_0\
    );
\mgmtsoc_value[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mgmtsoc_reload_storage(24),
      I1 => \^csrbank10_ev_status_w\,
      I2 => \mgmtsoc_value_reg[24]_i_2_n_4\,
      I3 => \^mgmtsoc_en_storage\,
      I4 => mgmtsoc_load_storage(24),
      O => \mgmtsoc_value[24]_i_1_n_0\
    );
\mgmtsoc_value[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[24]\,
      O => \mgmtsoc_value[24]_i_3_n_0\
    );
\mgmtsoc_value[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[23]\,
      O => \mgmtsoc_value[24]_i_4_n_0\
    );
\mgmtsoc_value[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[22]\,
      O => \mgmtsoc_value[24]_i_5_n_0\
    );
\mgmtsoc_value[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[21]\,
      O => \mgmtsoc_value[24]_i_6_n_0\
    );
\mgmtsoc_value[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mgmtsoc_reload_storage(25),
      I1 => \^csrbank10_ev_status_w\,
      I2 => \mgmtsoc_value_reg[28]_i_2_n_7\,
      I3 => \^mgmtsoc_en_storage\,
      I4 => mgmtsoc_load_storage(25),
      O => \mgmtsoc_value[25]_i_1_n_0\
    );
\mgmtsoc_value[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mgmtsoc_reload_storage(26),
      I1 => \^csrbank10_ev_status_w\,
      I2 => \mgmtsoc_value_reg[28]_i_2_n_6\,
      I3 => \^mgmtsoc_en_storage\,
      I4 => mgmtsoc_load_storage(26),
      O => \mgmtsoc_value[26]_i_1_n_0\
    );
\mgmtsoc_value[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mgmtsoc_reload_storage(27),
      I1 => \^csrbank10_ev_status_w\,
      I2 => \mgmtsoc_value_reg[28]_i_2_n_5\,
      I3 => \^mgmtsoc_en_storage\,
      I4 => mgmtsoc_load_storage(27),
      O => \mgmtsoc_value[27]_i_1_n_0\
    );
\mgmtsoc_value[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mgmtsoc_reload_storage(28),
      I1 => \^csrbank10_ev_status_w\,
      I2 => \mgmtsoc_value_reg[28]_i_2_n_4\,
      I3 => \^mgmtsoc_en_storage\,
      I4 => mgmtsoc_load_storage(28),
      O => \mgmtsoc_value[28]_i_1_n_0\
    );
\mgmtsoc_value[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[28]\,
      O => \mgmtsoc_value[28]_i_3_n_0\
    );
\mgmtsoc_value[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[27]\,
      O => \mgmtsoc_value[28]_i_4_n_0\
    );
\mgmtsoc_value[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[26]\,
      O => \mgmtsoc_value[28]_i_5_n_0\
    );
\mgmtsoc_value[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[25]\,
      O => \mgmtsoc_value[28]_i_6_n_0\
    );
\mgmtsoc_value[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mgmtsoc_reload_storage(29),
      I1 => \^csrbank10_ev_status_w\,
      I2 => \mgmtsoc_value_reg[31]_i_2_n_7\,
      I3 => \^mgmtsoc_en_storage\,
      I4 => mgmtsoc_load_storage(29),
      O => \mgmtsoc_value[29]_i_1_n_0\
    );
\mgmtsoc_value[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mgmtsoc_reload_storage(2),
      I1 => \^csrbank10_ev_status_w\,
      I2 => \mgmtsoc_value_reg[4]_i_2_n_6\,
      I3 => \^mgmtsoc_en_storage\,
      I4 => mgmtsoc_load_storage(2),
      O => \mgmtsoc_value[2]_i_1_n_0\
    );
\mgmtsoc_value[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mgmtsoc_reload_storage(30),
      I1 => \^csrbank10_ev_status_w\,
      I2 => \mgmtsoc_value_reg[31]_i_2_n_6\,
      I3 => \^mgmtsoc_en_storage\,
      I4 => mgmtsoc_load_storage(30),
      O => \mgmtsoc_value[30]_i_1_n_0\
    );
\mgmtsoc_value[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mgmtsoc_reload_storage(31),
      I1 => \^csrbank10_ev_status_w\,
      I2 => \mgmtsoc_value_reg[31]_i_2_n_5\,
      I3 => \^mgmtsoc_en_storage\,
      I4 => mgmtsoc_load_storage(31),
      O => \mgmtsoc_value[31]_i_1_n_0\
    );
\mgmtsoc_value[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[31]\,
      O => \mgmtsoc_value[31]_i_3_n_0\
    );
\mgmtsoc_value[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[30]\,
      O => \mgmtsoc_value[31]_i_4_n_0\
    );
\mgmtsoc_value[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[29]\,
      O => \mgmtsoc_value[31]_i_5_n_0\
    );
\mgmtsoc_value[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mgmtsoc_reload_storage(3),
      I1 => \^csrbank10_ev_status_w\,
      I2 => \mgmtsoc_value_reg[4]_i_2_n_5\,
      I3 => \^mgmtsoc_en_storage\,
      I4 => mgmtsoc_load_storage(3),
      O => \mgmtsoc_value[3]_i_1_n_0\
    );
\mgmtsoc_value[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mgmtsoc_reload_storage(4),
      I1 => \^csrbank10_ev_status_w\,
      I2 => \mgmtsoc_value_reg[4]_i_2_n_4\,
      I3 => \^mgmtsoc_en_storage\,
      I4 => mgmtsoc_load_storage(4),
      O => \mgmtsoc_value[4]_i_1_n_0\
    );
\mgmtsoc_value[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[4]\,
      O => \mgmtsoc_value[4]_i_3_n_0\
    );
\mgmtsoc_value[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[3]\,
      O => \mgmtsoc_value[4]_i_4_n_0\
    );
\mgmtsoc_value[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[2]\,
      O => \mgmtsoc_value[4]_i_5_n_0\
    );
\mgmtsoc_value[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[1]\,
      O => \mgmtsoc_value[4]_i_6_n_0\
    );
\mgmtsoc_value[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mgmtsoc_reload_storage(5),
      I1 => \^csrbank10_ev_status_w\,
      I2 => \mgmtsoc_value_reg[8]_i_2_n_7\,
      I3 => \^mgmtsoc_en_storage\,
      I4 => mgmtsoc_load_storage(5),
      O => \mgmtsoc_value[5]_i_1_n_0\
    );
\mgmtsoc_value[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mgmtsoc_reload_storage(6),
      I1 => \^csrbank10_ev_status_w\,
      I2 => \mgmtsoc_value_reg[8]_i_2_n_6\,
      I3 => \^mgmtsoc_en_storage\,
      I4 => mgmtsoc_load_storage(6),
      O => \mgmtsoc_value[6]_i_1_n_0\
    );
\mgmtsoc_value[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mgmtsoc_reload_storage(7),
      I1 => \^csrbank10_ev_status_w\,
      I2 => \mgmtsoc_value_reg[8]_i_2_n_5\,
      I3 => \^mgmtsoc_en_storage\,
      I4 => mgmtsoc_load_storage(7),
      O => \mgmtsoc_value[7]_i_1_n_0\
    );
\mgmtsoc_value[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mgmtsoc_reload_storage(8),
      I1 => \^csrbank10_ev_status_w\,
      I2 => \mgmtsoc_value_reg[8]_i_2_n_4\,
      I3 => \^mgmtsoc_en_storage\,
      I4 => mgmtsoc_load_storage(8),
      O => \mgmtsoc_value[8]_i_1_n_0\
    );
\mgmtsoc_value[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[8]\,
      O => \mgmtsoc_value[8]_i_3_n_0\
    );
\mgmtsoc_value[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[7]\,
      O => \mgmtsoc_value[8]_i_4_n_0\
    );
\mgmtsoc_value[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[6]\,
      O => \mgmtsoc_value[8]_i_5_n_0\
    );
\mgmtsoc_value[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[5]\,
      O => \mgmtsoc_value[8]_i_6_n_0\
    );
\mgmtsoc_value[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mgmtsoc_reload_storage(9),
      I1 => \^csrbank10_ev_status_w\,
      I2 => \mgmtsoc_value_reg[12]_i_2_n_7\,
      I3 => \^mgmtsoc_en_storage\,
      I4 => mgmtsoc_load_storage(9),
      O => \mgmtsoc_value[9]_i_1_n_0\
    );
\mgmtsoc_value_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \mgmtsoc_value[0]_i_1_n_0\,
      Q => \mgmtsoc_value_reg_n_0_[0]\,
      R => \^int_rst\
    );
\mgmtsoc_value_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \mgmtsoc_value[10]_i_1_n_0\,
      Q => \mgmtsoc_value_reg_n_0_[10]\,
      R => \^int_rst\
    );
\mgmtsoc_value_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \mgmtsoc_value[11]_i_1_n_0\,
      Q => \mgmtsoc_value_reg_n_0_[11]\,
      R => \^int_rst\
    );
\mgmtsoc_value_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \mgmtsoc_value[12]_i_1_n_0\,
      Q => \mgmtsoc_value_reg_n_0_[12]\,
      R => \^int_rst\
    );
\mgmtsoc_value_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mgmtsoc_value_reg[8]_i_2_n_0\,
      CO(3) => \mgmtsoc_value_reg[12]_i_2_n_0\,
      CO(2) => \mgmtsoc_value_reg[12]_i_2_n_1\,
      CO(1) => \mgmtsoc_value_reg[12]_i_2_n_2\,
      CO(0) => \mgmtsoc_value_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \mgmtsoc_value_reg_n_0_[12]\,
      DI(2) => \mgmtsoc_value_reg_n_0_[11]\,
      DI(1) => \mgmtsoc_value_reg_n_0_[10]\,
      DI(0) => \mgmtsoc_value_reg_n_0_[9]\,
      O(3) => \mgmtsoc_value_reg[12]_i_2_n_4\,
      O(2) => \mgmtsoc_value_reg[12]_i_2_n_5\,
      O(1) => \mgmtsoc_value_reg[12]_i_2_n_6\,
      O(0) => \mgmtsoc_value_reg[12]_i_2_n_7\,
      S(3) => \mgmtsoc_value[12]_i_3_n_0\,
      S(2) => \mgmtsoc_value[12]_i_4_n_0\,
      S(1) => \mgmtsoc_value[12]_i_5_n_0\,
      S(0) => \mgmtsoc_value[12]_i_6_n_0\
    );
\mgmtsoc_value_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \mgmtsoc_value[13]_i_1_n_0\,
      Q => \mgmtsoc_value_reg_n_0_[13]\,
      R => \^int_rst\
    );
\mgmtsoc_value_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \mgmtsoc_value[14]_i_1_n_0\,
      Q => \mgmtsoc_value_reg_n_0_[14]\,
      R => \^int_rst\
    );
\mgmtsoc_value_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \mgmtsoc_value[15]_i_1_n_0\,
      Q => \mgmtsoc_value_reg_n_0_[15]\,
      R => \^int_rst\
    );
\mgmtsoc_value_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \mgmtsoc_value[16]_i_1_n_0\,
      Q => \mgmtsoc_value_reg_n_0_[16]\,
      R => \^int_rst\
    );
\mgmtsoc_value_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mgmtsoc_value_reg[12]_i_2_n_0\,
      CO(3) => \mgmtsoc_value_reg[16]_i_2_n_0\,
      CO(2) => \mgmtsoc_value_reg[16]_i_2_n_1\,
      CO(1) => \mgmtsoc_value_reg[16]_i_2_n_2\,
      CO(0) => \mgmtsoc_value_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \mgmtsoc_value_reg_n_0_[16]\,
      DI(2) => \mgmtsoc_value_reg_n_0_[15]\,
      DI(1) => \mgmtsoc_value_reg_n_0_[14]\,
      DI(0) => \mgmtsoc_value_reg_n_0_[13]\,
      O(3) => \mgmtsoc_value_reg[16]_i_2_n_4\,
      O(2) => \mgmtsoc_value_reg[16]_i_2_n_5\,
      O(1) => \mgmtsoc_value_reg[16]_i_2_n_6\,
      O(0) => \mgmtsoc_value_reg[16]_i_2_n_7\,
      S(3) => \mgmtsoc_value[16]_i_3_n_0\,
      S(2) => \mgmtsoc_value[16]_i_4_n_0\,
      S(1) => \mgmtsoc_value[16]_i_5_n_0\,
      S(0) => \mgmtsoc_value[16]_i_6_n_0\
    );
\mgmtsoc_value_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \mgmtsoc_value[17]_i_1_n_0\,
      Q => \mgmtsoc_value_reg_n_0_[17]\,
      R => \^int_rst\
    );
\mgmtsoc_value_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \mgmtsoc_value[18]_i_1_n_0\,
      Q => \mgmtsoc_value_reg_n_0_[18]\,
      R => \^int_rst\
    );
\mgmtsoc_value_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \mgmtsoc_value[19]_i_1_n_0\,
      Q => \mgmtsoc_value_reg_n_0_[19]\,
      R => \^int_rst\
    );
\mgmtsoc_value_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \mgmtsoc_value[1]_i_1_n_0\,
      Q => \mgmtsoc_value_reg_n_0_[1]\,
      R => \^int_rst\
    );
\mgmtsoc_value_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \mgmtsoc_value[20]_i_1_n_0\,
      Q => \mgmtsoc_value_reg_n_0_[20]\,
      R => \^int_rst\
    );
\mgmtsoc_value_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mgmtsoc_value_reg[16]_i_2_n_0\,
      CO(3) => \mgmtsoc_value_reg[20]_i_2_n_0\,
      CO(2) => \mgmtsoc_value_reg[20]_i_2_n_1\,
      CO(1) => \mgmtsoc_value_reg[20]_i_2_n_2\,
      CO(0) => \mgmtsoc_value_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \mgmtsoc_value_reg_n_0_[20]\,
      DI(2) => \mgmtsoc_value_reg_n_0_[19]\,
      DI(1) => \mgmtsoc_value_reg_n_0_[18]\,
      DI(0) => \mgmtsoc_value_reg_n_0_[17]\,
      O(3) => \mgmtsoc_value_reg[20]_i_2_n_4\,
      O(2) => \mgmtsoc_value_reg[20]_i_2_n_5\,
      O(1) => \mgmtsoc_value_reg[20]_i_2_n_6\,
      O(0) => \mgmtsoc_value_reg[20]_i_2_n_7\,
      S(3) => \mgmtsoc_value[20]_i_3_n_0\,
      S(2) => \mgmtsoc_value[20]_i_4_n_0\,
      S(1) => \mgmtsoc_value[20]_i_5_n_0\,
      S(0) => \mgmtsoc_value[20]_i_6_n_0\
    );
\mgmtsoc_value_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \mgmtsoc_value[21]_i_1_n_0\,
      Q => \mgmtsoc_value_reg_n_0_[21]\,
      R => \^int_rst\
    );
\mgmtsoc_value_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \mgmtsoc_value[22]_i_1_n_0\,
      Q => \mgmtsoc_value_reg_n_0_[22]\,
      R => \^int_rst\
    );
\mgmtsoc_value_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \mgmtsoc_value[23]_i_1_n_0\,
      Q => \mgmtsoc_value_reg_n_0_[23]\,
      R => \^int_rst\
    );
\mgmtsoc_value_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \mgmtsoc_value[24]_i_1_n_0\,
      Q => \mgmtsoc_value_reg_n_0_[24]\,
      R => \^int_rst\
    );
\mgmtsoc_value_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mgmtsoc_value_reg[20]_i_2_n_0\,
      CO(3) => \mgmtsoc_value_reg[24]_i_2_n_0\,
      CO(2) => \mgmtsoc_value_reg[24]_i_2_n_1\,
      CO(1) => \mgmtsoc_value_reg[24]_i_2_n_2\,
      CO(0) => \mgmtsoc_value_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \mgmtsoc_value_reg_n_0_[24]\,
      DI(2) => \mgmtsoc_value_reg_n_0_[23]\,
      DI(1) => \mgmtsoc_value_reg_n_0_[22]\,
      DI(0) => \mgmtsoc_value_reg_n_0_[21]\,
      O(3) => \mgmtsoc_value_reg[24]_i_2_n_4\,
      O(2) => \mgmtsoc_value_reg[24]_i_2_n_5\,
      O(1) => \mgmtsoc_value_reg[24]_i_2_n_6\,
      O(0) => \mgmtsoc_value_reg[24]_i_2_n_7\,
      S(3) => \mgmtsoc_value[24]_i_3_n_0\,
      S(2) => \mgmtsoc_value[24]_i_4_n_0\,
      S(1) => \mgmtsoc_value[24]_i_5_n_0\,
      S(0) => \mgmtsoc_value[24]_i_6_n_0\
    );
\mgmtsoc_value_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \mgmtsoc_value[25]_i_1_n_0\,
      Q => \mgmtsoc_value_reg_n_0_[25]\,
      R => \^int_rst\
    );
\mgmtsoc_value_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \mgmtsoc_value[26]_i_1_n_0\,
      Q => \mgmtsoc_value_reg_n_0_[26]\,
      R => \^int_rst\
    );
\mgmtsoc_value_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \mgmtsoc_value[27]_i_1_n_0\,
      Q => \mgmtsoc_value_reg_n_0_[27]\,
      R => \^int_rst\
    );
\mgmtsoc_value_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \mgmtsoc_value[28]_i_1_n_0\,
      Q => \mgmtsoc_value_reg_n_0_[28]\,
      R => \^int_rst\
    );
\mgmtsoc_value_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mgmtsoc_value_reg[24]_i_2_n_0\,
      CO(3) => \mgmtsoc_value_reg[28]_i_2_n_0\,
      CO(2) => \mgmtsoc_value_reg[28]_i_2_n_1\,
      CO(1) => \mgmtsoc_value_reg[28]_i_2_n_2\,
      CO(0) => \mgmtsoc_value_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \mgmtsoc_value_reg_n_0_[28]\,
      DI(2) => \mgmtsoc_value_reg_n_0_[27]\,
      DI(1) => \mgmtsoc_value_reg_n_0_[26]\,
      DI(0) => \mgmtsoc_value_reg_n_0_[25]\,
      O(3) => \mgmtsoc_value_reg[28]_i_2_n_4\,
      O(2) => \mgmtsoc_value_reg[28]_i_2_n_5\,
      O(1) => \mgmtsoc_value_reg[28]_i_2_n_6\,
      O(0) => \mgmtsoc_value_reg[28]_i_2_n_7\,
      S(3) => \mgmtsoc_value[28]_i_3_n_0\,
      S(2) => \mgmtsoc_value[28]_i_4_n_0\,
      S(1) => \mgmtsoc_value[28]_i_5_n_0\,
      S(0) => \mgmtsoc_value[28]_i_6_n_0\
    );
\mgmtsoc_value_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \mgmtsoc_value[29]_i_1_n_0\,
      Q => \mgmtsoc_value_reg_n_0_[29]\,
      R => \^int_rst\
    );
\mgmtsoc_value_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \mgmtsoc_value[2]_i_1_n_0\,
      Q => \mgmtsoc_value_reg_n_0_[2]\,
      R => \^int_rst\
    );
\mgmtsoc_value_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \mgmtsoc_value[30]_i_1_n_0\,
      Q => \mgmtsoc_value_reg_n_0_[30]\,
      R => \^int_rst\
    );
\mgmtsoc_value_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \mgmtsoc_value[31]_i_1_n_0\,
      Q => \mgmtsoc_value_reg_n_0_[31]\,
      R => \^int_rst\
    );
\mgmtsoc_value_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mgmtsoc_value_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_mgmtsoc_value_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \mgmtsoc_value_reg[31]_i_2_n_2\,
      CO(0) => \mgmtsoc_value_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \mgmtsoc_value_reg_n_0_[30]\,
      DI(0) => \mgmtsoc_value_reg_n_0_[29]\,
      O(3) => \NLW_mgmtsoc_value_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2) => \mgmtsoc_value_reg[31]_i_2_n_5\,
      O(1) => \mgmtsoc_value_reg[31]_i_2_n_6\,
      O(0) => \mgmtsoc_value_reg[31]_i_2_n_7\,
      S(3) => '0',
      S(2) => \mgmtsoc_value[31]_i_3_n_0\,
      S(1) => \mgmtsoc_value[31]_i_4_n_0\,
      S(0) => \mgmtsoc_value[31]_i_5_n_0\
    );
\mgmtsoc_value_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \mgmtsoc_value[3]_i_1_n_0\,
      Q => \mgmtsoc_value_reg_n_0_[3]\,
      R => \^int_rst\
    );
\mgmtsoc_value_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \mgmtsoc_value[4]_i_1_n_0\,
      Q => \mgmtsoc_value_reg_n_0_[4]\,
      R => \^int_rst\
    );
\mgmtsoc_value_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mgmtsoc_value_reg[4]_i_2_n_0\,
      CO(2) => \mgmtsoc_value_reg[4]_i_2_n_1\,
      CO(1) => \mgmtsoc_value_reg[4]_i_2_n_2\,
      CO(0) => \mgmtsoc_value_reg[4]_i_2_n_3\,
      CYINIT => \mgmtsoc_value_reg_n_0_[0]\,
      DI(3) => \mgmtsoc_value_reg_n_0_[4]\,
      DI(2) => \mgmtsoc_value_reg_n_0_[3]\,
      DI(1) => \mgmtsoc_value_reg_n_0_[2]\,
      DI(0) => \mgmtsoc_value_reg_n_0_[1]\,
      O(3) => \mgmtsoc_value_reg[4]_i_2_n_4\,
      O(2) => \mgmtsoc_value_reg[4]_i_2_n_5\,
      O(1) => \mgmtsoc_value_reg[4]_i_2_n_6\,
      O(0) => \mgmtsoc_value_reg[4]_i_2_n_7\,
      S(3) => \mgmtsoc_value[4]_i_3_n_0\,
      S(2) => \mgmtsoc_value[4]_i_4_n_0\,
      S(1) => \mgmtsoc_value[4]_i_5_n_0\,
      S(0) => \mgmtsoc_value[4]_i_6_n_0\
    );
\mgmtsoc_value_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \mgmtsoc_value[5]_i_1_n_0\,
      Q => \mgmtsoc_value_reg_n_0_[5]\,
      R => \^int_rst\
    );
\mgmtsoc_value_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \mgmtsoc_value[6]_i_1_n_0\,
      Q => \mgmtsoc_value_reg_n_0_[6]\,
      R => \^int_rst\
    );
\mgmtsoc_value_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \mgmtsoc_value[7]_i_1_n_0\,
      Q => \mgmtsoc_value_reg_n_0_[7]\,
      R => \^int_rst\
    );
\mgmtsoc_value_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \mgmtsoc_value[8]_i_1_n_0\,
      Q => \mgmtsoc_value_reg_n_0_[8]\,
      R => \^int_rst\
    );
\mgmtsoc_value_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mgmtsoc_value_reg[4]_i_2_n_0\,
      CO(3) => \mgmtsoc_value_reg[8]_i_2_n_0\,
      CO(2) => \mgmtsoc_value_reg[8]_i_2_n_1\,
      CO(1) => \mgmtsoc_value_reg[8]_i_2_n_2\,
      CO(0) => \mgmtsoc_value_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \mgmtsoc_value_reg_n_0_[8]\,
      DI(2) => \mgmtsoc_value_reg_n_0_[7]\,
      DI(1) => \mgmtsoc_value_reg_n_0_[6]\,
      DI(0) => \mgmtsoc_value_reg_n_0_[5]\,
      O(3) => \mgmtsoc_value_reg[8]_i_2_n_4\,
      O(2) => \mgmtsoc_value_reg[8]_i_2_n_5\,
      O(1) => \mgmtsoc_value_reg[8]_i_2_n_6\,
      O(0) => \mgmtsoc_value_reg[8]_i_2_n_7\,
      S(3) => \mgmtsoc_value[8]_i_3_n_0\,
      S(2) => \mgmtsoc_value[8]_i_4_n_0\,
      S(1) => \mgmtsoc_value[8]_i_5_n_0\,
      S(0) => \mgmtsoc_value[8]_i_6_n_0\
    );
\mgmtsoc_value_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \mgmtsoc_value[9]_i_1_n_0\,
      Q => \mgmtsoc_value_reg_n_0_[9]\,
      R => \^int_rst\
    );
\mgmtsoc_value_status_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_update_value_re,
      D => \mgmtsoc_value_reg_n_0_[0]\,
      Q => mgmtsoc_value_status(0),
      R => \^int_rst\
    );
\mgmtsoc_value_status_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_update_value_re,
      D => \mgmtsoc_value_reg_n_0_[10]\,
      Q => mgmtsoc_value_status(10),
      R => \^int_rst\
    );
\mgmtsoc_value_status_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_update_value_re,
      D => \mgmtsoc_value_reg_n_0_[11]\,
      Q => mgmtsoc_value_status(11),
      R => \^int_rst\
    );
\mgmtsoc_value_status_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_update_value_re,
      D => \mgmtsoc_value_reg_n_0_[12]\,
      Q => mgmtsoc_value_status(12),
      R => \^int_rst\
    );
\mgmtsoc_value_status_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_update_value_re,
      D => \mgmtsoc_value_reg_n_0_[13]\,
      Q => mgmtsoc_value_status(13),
      R => \^int_rst\
    );
\mgmtsoc_value_status_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_update_value_re,
      D => \mgmtsoc_value_reg_n_0_[14]\,
      Q => mgmtsoc_value_status(14),
      R => \^int_rst\
    );
\mgmtsoc_value_status_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_update_value_re,
      D => \mgmtsoc_value_reg_n_0_[15]\,
      Q => mgmtsoc_value_status(15),
      R => \^int_rst\
    );
\mgmtsoc_value_status_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_update_value_re,
      D => \mgmtsoc_value_reg_n_0_[16]\,
      Q => mgmtsoc_value_status(16),
      R => \^int_rst\
    );
\mgmtsoc_value_status_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_update_value_re,
      D => \mgmtsoc_value_reg_n_0_[17]\,
      Q => mgmtsoc_value_status(17),
      R => \^int_rst\
    );
\mgmtsoc_value_status_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_update_value_re,
      D => \mgmtsoc_value_reg_n_0_[18]\,
      Q => mgmtsoc_value_status(18),
      R => \^int_rst\
    );
\mgmtsoc_value_status_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_update_value_re,
      D => \mgmtsoc_value_reg_n_0_[19]\,
      Q => mgmtsoc_value_status(19),
      R => \^int_rst\
    );
\mgmtsoc_value_status_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_update_value_re,
      D => \mgmtsoc_value_reg_n_0_[1]\,
      Q => mgmtsoc_value_status(1),
      R => \^int_rst\
    );
\mgmtsoc_value_status_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_update_value_re,
      D => \mgmtsoc_value_reg_n_0_[20]\,
      Q => mgmtsoc_value_status(20),
      R => \^int_rst\
    );
\mgmtsoc_value_status_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_update_value_re,
      D => \mgmtsoc_value_reg_n_0_[21]\,
      Q => mgmtsoc_value_status(21),
      R => \^int_rst\
    );
\mgmtsoc_value_status_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_update_value_re,
      D => \mgmtsoc_value_reg_n_0_[22]\,
      Q => mgmtsoc_value_status(22),
      R => \^int_rst\
    );
\mgmtsoc_value_status_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_update_value_re,
      D => \mgmtsoc_value_reg_n_0_[23]\,
      Q => mgmtsoc_value_status(23),
      R => \^int_rst\
    );
\mgmtsoc_value_status_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_update_value_re,
      D => \mgmtsoc_value_reg_n_0_[24]\,
      Q => mgmtsoc_value_status(24),
      R => \^int_rst\
    );
\mgmtsoc_value_status_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_update_value_re,
      D => \mgmtsoc_value_reg_n_0_[25]\,
      Q => mgmtsoc_value_status(25),
      R => \^int_rst\
    );
\mgmtsoc_value_status_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_update_value_re,
      D => \mgmtsoc_value_reg_n_0_[26]\,
      Q => mgmtsoc_value_status(26),
      R => \^int_rst\
    );
\mgmtsoc_value_status_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_update_value_re,
      D => \mgmtsoc_value_reg_n_0_[27]\,
      Q => mgmtsoc_value_status(27),
      R => \^int_rst\
    );
\mgmtsoc_value_status_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_update_value_re,
      D => \mgmtsoc_value_reg_n_0_[28]\,
      Q => mgmtsoc_value_status(28),
      R => \^int_rst\
    );
\mgmtsoc_value_status_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_update_value_re,
      D => \mgmtsoc_value_reg_n_0_[29]\,
      Q => mgmtsoc_value_status(29),
      R => \^int_rst\
    );
\mgmtsoc_value_status_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_update_value_re,
      D => \mgmtsoc_value_reg_n_0_[2]\,
      Q => mgmtsoc_value_status(2),
      R => \^int_rst\
    );
\mgmtsoc_value_status_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_update_value_re,
      D => \mgmtsoc_value_reg_n_0_[30]\,
      Q => mgmtsoc_value_status(30),
      R => \^int_rst\
    );
\mgmtsoc_value_status_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_update_value_re,
      D => \mgmtsoc_value_reg_n_0_[31]\,
      Q => mgmtsoc_value_status(31),
      R => \^int_rst\
    );
\mgmtsoc_value_status_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_update_value_re,
      D => \mgmtsoc_value_reg_n_0_[3]\,
      Q => mgmtsoc_value_status(3),
      R => \^int_rst\
    );
\mgmtsoc_value_status_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_update_value_re,
      D => \mgmtsoc_value_reg_n_0_[4]\,
      Q => mgmtsoc_value_status(4),
      R => \^int_rst\
    );
\mgmtsoc_value_status_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_update_value_re,
      D => \mgmtsoc_value_reg_n_0_[5]\,
      Q => mgmtsoc_value_status(5),
      R => \^int_rst\
    );
\mgmtsoc_value_status_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_update_value_re,
      D => \mgmtsoc_value_reg_n_0_[6]\,
      Q => mgmtsoc_value_status(6),
      R => \^int_rst\
    );
\mgmtsoc_value_status_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_update_value_re,
      D => \mgmtsoc_value_reg_n_0_[7]\,
      Q => mgmtsoc_value_status(7),
      R => \^int_rst\
    );
\mgmtsoc_value_status_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_update_value_re,
      D => \mgmtsoc_value_reg_n_0_[8]\,
      Q => mgmtsoc_value_status(8),
      R => \^int_rst\
    );
\mgmtsoc_value_status_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => mgmtsoc_update_value_re,
      D => \mgmtsoc_value_reg_n_0_[9]\,
      Q => mgmtsoc_value_status(9),
      R => \^int_rst\
    );
mgmtsoc_vexriscv_debug_bus_ack_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_vexriscv_debug_bus_ack_reg_1,
      Q => \^mgmtsoc_vexriscv_debug_bus_ack_reg_0\,
      R => '0'
    );
\mgmtsoc_vexriscv_debug_bus_dat_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_vexriscv_o_rsp_data(0),
      Q => mgmtsoc_vexriscv_debug_bus_dat_r(0),
      R => '0'
    );
\mgmtsoc_vexriscv_debug_bus_dat_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_vexriscv_o_rsp_data(10),
      Q => mgmtsoc_vexriscv_debug_bus_dat_r(10),
      R => '0'
    );
\mgmtsoc_vexriscv_debug_bus_dat_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_vexriscv_o_rsp_data(11),
      Q => mgmtsoc_vexriscv_debug_bus_dat_r(11),
      R => '0'
    );
\mgmtsoc_vexriscv_debug_bus_dat_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_vexriscv_o_rsp_data(12),
      Q => mgmtsoc_vexriscv_debug_bus_dat_r(12),
      R => '0'
    );
\mgmtsoc_vexriscv_debug_bus_dat_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_vexriscv_o_rsp_data(13),
      Q => mgmtsoc_vexriscv_debug_bus_dat_r(13),
      R => '0'
    );
\mgmtsoc_vexriscv_debug_bus_dat_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_vexriscv_o_rsp_data(14),
      Q => mgmtsoc_vexriscv_debug_bus_dat_r(14),
      R => '0'
    );
\mgmtsoc_vexriscv_debug_bus_dat_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_vexriscv_o_rsp_data(15),
      Q => mgmtsoc_vexriscv_debug_bus_dat_r(15),
      R => '0'
    );
\mgmtsoc_vexriscv_debug_bus_dat_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_vexriscv_o_rsp_data(16),
      Q => mgmtsoc_vexriscv_debug_bus_dat_r(16),
      R => '0'
    );
\mgmtsoc_vexriscv_debug_bus_dat_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_vexriscv_o_rsp_data(17),
      Q => mgmtsoc_vexriscv_debug_bus_dat_r(17),
      R => '0'
    );
\mgmtsoc_vexriscv_debug_bus_dat_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_vexriscv_o_rsp_data(18),
      Q => mgmtsoc_vexriscv_debug_bus_dat_r(18),
      R => '0'
    );
\mgmtsoc_vexriscv_debug_bus_dat_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_vexriscv_o_rsp_data(19),
      Q => mgmtsoc_vexriscv_debug_bus_dat_r(19),
      R => '0'
    );
\mgmtsoc_vexriscv_debug_bus_dat_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_vexriscv_o_rsp_data(1),
      Q => mgmtsoc_vexriscv_debug_bus_dat_r(1),
      R => '0'
    );
\mgmtsoc_vexriscv_debug_bus_dat_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_vexriscv_o_rsp_data(20),
      Q => mgmtsoc_vexriscv_debug_bus_dat_r(20),
      R => '0'
    );
\mgmtsoc_vexriscv_debug_bus_dat_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_vexriscv_o_rsp_data(21),
      Q => mgmtsoc_vexriscv_debug_bus_dat_r(21),
      R => '0'
    );
\mgmtsoc_vexriscv_debug_bus_dat_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_vexriscv_o_rsp_data(22),
      Q => mgmtsoc_vexriscv_debug_bus_dat_r(22),
      R => '0'
    );
\mgmtsoc_vexriscv_debug_bus_dat_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_vexriscv_o_rsp_data(23),
      Q => mgmtsoc_vexriscv_debug_bus_dat_r(23),
      R => '0'
    );
\mgmtsoc_vexriscv_debug_bus_dat_r_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_vexriscv_o_rsp_data(24),
      Q => mgmtsoc_vexriscv_debug_bus_dat_r(24),
      R => '0'
    );
\mgmtsoc_vexriscv_debug_bus_dat_r_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_vexriscv_o_rsp_data(25),
      Q => mgmtsoc_vexriscv_debug_bus_dat_r(25),
      R => '0'
    );
\mgmtsoc_vexriscv_debug_bus_dat_r_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_vexriscv_o_rsp_data(26),
      Q => mgmtsoc_vexriscv_debug_bus_dat_r(26),
      R => '0'
    );
\mgmtsoc_vexriscv_debug_bus_dat_r_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_vexriscv_o_rsp_data(27),
      Q => mgmtsoc_vexriscv_debug_bus_dat_r(27),
      R => '0'
    );
\mgmtsoc_vexriscv_debug_bus_dat_r_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_vexriscv_o_rsp_data(28),
      Q => mgmtsoc_vexriscv_debug_bus_dat_r(28),
      R => '0'
    );
\mgmtsoc_vexriscv_debug_bus_dat_r_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_vexriscv_o_rsp_data(29),
      Q => mgmtsoc_vexriscv_debug_bus_dat_r(29),
      R => '0'
    );
\mgmtsoc_vexriscv_debug_bus_dat_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_vexriscv_o_rsp_data(2),
      Q => mgmtsoc_vexriscv_debug_bus_dat_r(2),
      R => '0'
    );
\mgmtsoc_vexriscv_debug_bus_dat_r_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_vexriscv_o_rsp_data(30),
      Q => mgmtsoc_vexriscv_debug_bus_dat_r(30),
      R => '0'
    );
\mgmtsoc_vexriscv_debug_bus_dat_r_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_vexriscv_o_rsp_data(31),
      Q => mgmtsoc_vexriscv_debug_bus_dat_r(31),
      R => '0'
    );
\mgmtsoc_vexriscv_debug_bus_dat_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_vexriscv_o_rsp_data(3),
      Q => mgmtsoc_vexriscv_debug_bus_dat_r(3),
      R => '0'
    );
\mgmtsoc_vexriscv_debug_bus_dat_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_vexriscv_o_rsp_data(4),
      Q => mgmtsoc_vexriscv_debug_bus_dat_r(4),
      R => '0'
    );
\mgmtsoc_vexriscv_debug_bus_dat_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_vexriscv_o_rsp_data(5),
      Q => mgmtsoc_vexriscv_debug_bus_dat_r(5),
      R => '0'
    );
\mgmtsoc_vexriscv_debug_bus_dat_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_vexriscv_o_rsp_data(6),
      Q => mgmtsoc_vexriscv_debug_bus_dat_r(6),
      R => '0'
    );
\mgmtsoc_vexriscv_debug_bus_dat_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_vexriscv_o_rsp_data(7),
      Q => mgmtsoc_vexriscv_debug_bus_dat_r(7),
      R => '0'
    );
\mgmtsoc_vexriscv_debug_bus_dat_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_vexriscv_o_rsp_data(8),
      Q => mgmtsoc_vexriscv_debug_bus_dat_r(8),
      R => '0'
    );
\mgmtsoc_vexriscv_debug_bus_dat_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_vexriscv_o_rsp_data(9),
      Q => mgmtsoc_vexriscv_debug_bus_dat_r(9),
      R => '0'
    );
mgmtsoc_vexriscv_debug_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_vexriscv_reset_debug_logic,
      Q => mgmtsoc_vexriscv_debug_reset,
      R => \^int_rst\
    );
\mgmtsoc_vexriscv_i_cmd_payload_address_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      D => \^d\(0),
      Q => mgmtsoc_vexriscv_i_cmd_payload_address(2),
      R => \^int_rst\
    );
\mgmtsoc_vexriscv_i_cmd_payload_address_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      D => \^d\(1),
      Q => mgmtsoc_vexriscv_i_cmd_payload_address(3),
      R => \^int_rst\
    );
\mgmtsoc_vexriscv_i_cmd_payload_address_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      D => \^d\(2),
      Q => mgmtsoc_vexriscv_i_cmd_payload_address(4),
      R => \^int_rst\
    );
\mgmtsoc_vexriscv_i_cmd_payload_address_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      D => \^d\(3),
      Q => mgmtsoc_vexriscv_i_cmd_payload_address(5),
      R => \^int_rst\
    );
\mgmtsoc_vexriscv_i_cmd_payload_address_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      D => \^d\(4),
      Q => mgmtsoc_vexriscv_i_cmd_payload_address(6),
      R => \^int_rst\
    );
\mgmtsoc_vexriscv_i_cmd_payload_address_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      D => \^d\(5),
      Q => mgmtsoc_vexriscv_i_cmd_payload_address(7),
      R => \^int_rst\
    );
\mgmtsoc_vexriscv_i_cmd_payload_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      D => \^dbg_uart_data_reg[31]_0\(0),
      Q => mgmtsoc_vexriscv_i_cmd_payload_data(0),
      R => \^int_rst\
    );
\mgmtsoc_vexriscv_i_cmd_payload_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      D => \^dbg_uart_data_reg[31]_0\(10),
      Q => mgmtsoc_vexriscv_i_cmd_payload_data(10),
      R => \^int_rst\
    );
\mgmtsoc_vexriscv_i_cmd_payload_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      D => \^dbg_uart_data_reg[31]_0\(11),
      Q => mgmtsoc_vexriscv_i_cmd_payload_data(11),
      R => \^int_rst\
    );
\mgmtsoc_vexriscv_i_cmd_payload_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      D => \^dbg_uart_data_reg[31]_0\(12),
      Q => mgmtsoc_vexriscv_i_cmd_payload_data(12),
      R => \^int_rst\
    );
\mgmtsoc_vexriscv_i_cmd_payload_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      D => \^dbg_uart_data_reg[31]_0\(13),
      Q => mgmtsoc_vexriscv_i_cmd_payload_data(13),
      R => \^int_rst\
    );
\mgmtsoc_vexriscv_i_cmd_payload_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      D => \^dbg_uart_data_reg[31]_0\(14),
      Q => mgmtsoc_vexriscv_i_cmd_payload_data(14),
      R => \^int_rst\
    );
\mgmtsoc_vexriscv_i_cmd_payload_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      D => \^dbg_uart_data_reg[31]_0\(15),
      Q => mgmtsoc_vexriscv_i_cmd_payload_data(15),
      R => \^int_rst\
    );
\mgmtsoc_vexriscv_i_cmd_payload_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      D => \^dbg_uart_data_reg[31]_0\(16),
      Q => mgmtsoc_vexriscv_i_cmd_payload_data(16),
      R => \^int_rst\
    );
\mgmtsoc_vexriscv_i_cmd_payload_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      D => \^dbg_uart_data_reg[31]_0\(17),
      Q => mgmtsoc_vexriscv_i_cmd_payload_data(17),
      R => \^int_rst\
    );
\mgmtsoc_vexriscv_i_cmd_payload_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      D => \^dbg_uart_data_reg[31]_0\(18),
      Q => mgmtsoc_vexriscv_i_cmd_payload_data(18),
      R => \^int_rst\
    );
\mgmtsoc_vexriscv_i_cmd_payload_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      D => \^dbg_uart_data_reg[31]_0\(19),
      Q => mgmtsoc_vexriscv_i_cmd_payload_data(19),
      R => \^int_rst\
    );
\mgmtsoc_vexriscv_i_cmd_payload_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      D => \^dbg_uart_data_reg[31]_0\(1),
      Q => mgmtsoc_vexriscv_i_cmd_payload_data(1),
      R => \^int_rst\
    );
\mgmtsoc_vexriscv_i_cmd_payload_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      D => \^dbg_uart_data_reg[31]_0\(20),
      Q => mgmtsoc_vexriscv_i_cmd_payload_data(20),
      R => \^int_rst\
    );
\mgmtsoc_vexriscv_i_cmd_payload_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      D => \^dbg_uart_data_reg[31]_0\(21),
      Q => mgmtsoc_vexriscv_i_cmd_payload_data(21),
      R => \^int_rst\
    );
\mgmtsoc_vexriscv_i_cmd_payload_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      D => \^dbg_uart_data_reg[31]_0\(22),
      Q => mgmtsoc_vexriscv_i_cmd_payload_data(22),
      R => \^int_rst\
    );
\mgmtsoc_vexriscv_i_cmd_payload_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      D => \^dbg_uart_data_reg[31]_0\(23),
      Q => mgmtsoc_vexriscv_i_cmd_payload_data(23),
      R => \^int_rst\
    );
\mgmtsoc_vexriscv_i_cmd_payload_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      D => \^dbg_uart_data_reg[31]_0\(24),
      Q => mgmtsoc_vexriscv_i_cmd_payload_data(24),
      R => \^int_rst\
    );
\mgmtsoc_vexriscv_i_cmd_payload_data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      D => \^dbg_uart_data_reg[31]_0\(25),
      Q => mgmtsoc_vexriscv_i_cmd_payload_data(25),
      R => \^int_rst\
    );
\mgmtsoc_vexriscv_i_cmd_payload_data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      D => \^dbg_uart_data_reg[31]_0\(26),
      Q => mgmtsoc_vexriscv_i_cmd_payload_data(26),
      R => \^int_rst\
    );
\mgmtsoc_vexriscv_i_cmd_payload_data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      D => \^dbg_uart_data_reg[31]_0\(27),
      Q => mgmtsoc_vexriscv_i_cmd_payload_data(27),
      R => \^int_rst\
    );
\mgmtsoc_vexriscv_i_cmd_payload_data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      D => \^dbg_uart_data_reg[31]_0\(28),
      Q => mgmtsoc_vexriscv_i_cmd_payload_data(28),
      R => \^int_rst\
    );
\mgmtsoc_vexriscv_i_cmd_payload_data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      D => \^dbg_uart_data_reg[31]_0\(29),
      Q => mgmtsoc_vexriscv_i_cmd_payload_data(29),
      R => \^int_rst\
    );
\mgmtsoc_vexriscv_i_cmd_payload_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      D => \^dbg_uart_data_reg[31]_0\(2),
      Q => mgmtsoc_vexriscv_i_cmd_payload_data(2),
      R => \^int_rst\
    );
\mgmtsoc_vexriscv_i_cmd_payload_data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      D => \^dbg_uart_data_reg[31]_0\(30),
      Q => mgmtsoc_vexriscv_i_cmd_payload_data(30),
      R => \^int_rst\
    );
\mgmtsoc_vexriscv_i_cmd_payload_data_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      D => \^dbg_uart_data_reg[31]_0\(31),
      Q => mgmtsoc_vexriscv_i_cmd_payload_data(31),
      R => \^int_rst\
    );
\mgmtsoc_vexriscv_i_cmd_payload_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      D => \^dbg_uart_data_reg[31]_0\(3),
      Q => mgmtsoc_vexriscv_i_cmd_payload_data(3),
      R => \^int_rst\
    );
\mgmtsoc_vexriscv_i_cmd_payload_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      D => \^dbg_uart_data_reg[31]_0\(4),
      Q => mgmtsoc_vexriscv_i_cmd_payload_data(4),
      R => \^int_rst\
    );
\mgmtsoc_vexriscv_i_cmd_payload_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      D => \^dbg_uart_data_reg[31]_0\(5),
      Q => mgmtsoc_vexriscv_i_cmd_payload_data(5),
      R => \^int_rst\
    );
\mgmtsoc_vexriscv_i_cmd_payload_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      D => \^dbg_uart_data_reg[31]_0\(6),
      Q => mgmtsoc_vexriscv_i_cmd_payload_data(6),
      R => \^int_rst\
    );
\mgmtsoc_vexriscv_i_cmd_payload_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      D => \^dbg_uart_data_reg[31]_0\(7),
      Q => mgmtsoc_vexriscv_i_cmd_payload_data(7),
      R => \^int_rst\
    );
\mgmtsoc_vexriscv_i_cmd_payload_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      D => \^dbg_uart_data_reg[31]_0\(8),
      Q => mgmtsoc_vexriscv_i_cmd_payload_data(8),
      R => \^int_rst\
    );
\mgmtsoc_vexriscv_i_cmd_payload_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^mgmtsoc_vexriscv_i_cmd_payload_data0\,
      D => \^dbg_uart_data_reg[31]_0\(9),
      Q => mgmtsoc_vexriscv_i_cmd_payload_data(9),
      R => \^int_rst\
    );
mgmtsoc_vexriscv_i_cmd_payload_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_199,
      Q => mgmtsoc_vexriscv_i_cmd_payload_wr_reg_n_0,
      R => '0'
    );
mgmtsoc_vexriscv_i_cmd_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_vexriscv_i_cmd_valid_reg_0,
      Q => \^mgmtsoc_vexriscv_i_cmd_valid\,
      R => \^int_rst\
    );
mgmtsoc_vexriscv_reset_debug_logic_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_vexriscv_o_resetOut,
      Q => mgmtsoc_vexriscv_reset_debug_logic,
      R => \^int_rst\
    );
mgmtsoc_vexriscv_transfer_complete_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_151,
      Q => \^mgmtsoc_vexriscv_transfer_complete\,
      R => '0'
    );
mgmtsoc_vexriscv_transfer_in_progress_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_149,
      Q => mgmtsoc_vexriscv_transfer_in_progress,
      R => \^int_rst\
    );
mgmtsoc_vexriscv_transfer_wait_for_ack_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_vexriscv_transfer_wait_for_ack_reg_1,
      Q => \^mgmtsoc_vexriscv_transfer_wait_for_ack_reg_0\,
      R => \^int_rst\
    );
mgmtsoc_zero_pending_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mgmtsoc_zero_pending_reg_0,
      Q => \^mgmtsoc_zero_pending\,
      R => \^int_rst\
    );
mgmtsoc_zero_trigger_d_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => mgmtsoc_zero_trigger_d_i_2_n_0,
      I1 => mgmtsoc_zero_trigger_d_i_3_n_0,
      I2 => mgmtsoc_zero_trigger_d_i_4_n_0,
      I3 => mgmtsoc_zero_trigger_d_i_5_n_0,
      O => \^csrbank10_ev_status_w\
    );
mgmtsoc_zero_trigger_d_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[10]\,
      I1 => \mgmtsoc_value_reg_n_0_[9]\,
      I2 => \mgmtsoc_value_reg_n_0_[8]\,
      I3 => \mgmtsoc_value_reg_n_0_[11]\,
      I4 => mgmtsoc_zero_trigger_d_i_6_n_0,
      O => mgmtsoc_zero_trigger_d_i_2_n_0
    );
mgmtsoc_zero_trigger_d_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[3]\,
      I1 => \mgmtsoc_value_reg_n_0_[0]\,
      I2 => \mgmtsoc_value_reg_n_0_[2]\,
      I3 => \mgmtsoc_value_reg_n_0_[1]\,
      I4 => mgmtsoc_zero_trigger_d_i_7_n_0,
      O => mgmtsoc_zero_trigger_d_i_3_n_0
    );
mgmtsoc_zero_trigger_d_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[26]\,
      I1 => \mgmtsoc_value_reg_n_0_[25]\,
      I2 => \mgmtsoc_value_reg_n_0_[24]\,
      I3 => \mgmtsoc_value_reg_n_0_[27]\,
      I4 => mgmtsoc_zero_trigger_d_i_8_n_0,
      O => mgmtsoc_zero_trigger_d_i_4_n_0
    );
mgmtsoc_zero_trigger_d_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[20]\,
      I1 => \mgmtsoc_value_reg_n_0_[23]\,
      I2 => \mgmtsoc_value_reg_n_0_[21]\,
      I3 => \mgmtsoc_value_reg_n_0_[22]\,
      I4 => mgmtsoc_zero_trigger_d_i_9_n_0,
      O => mgmtsoc_zero_trigger_d_i_5_n_0
    );
mgmtsoc_zero_trigger_d_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[13]\,
      I1 => \mgmtsoc_value_reg_n_0_[12]\,
      I2 => \mgmtsoc_value_reg_n_0_[15]\,
      I3 => \mgmtsoc_value_reg_n_0_[14]\,
      O => mgmtsoc_zero_trigger_d_i_6_n_0
    );
mgmtsoc_zero_trigger_d_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[4]\,
      I1 => \mgmtsoc_value_reg_n_0_[5]\,
      I2 => \mgmtsoc_value_reg_n_0_[6]\,
      I3 => \mgmtsoc_value_reg_n_0_[7]\,
      O => mgmtsoc_zero_trigger_d_i_7_n_0
    );
mgmtsoc_zero_trigger_d_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[29]\,
      I1 => \mgmtsoc_value_reg_n_0_[28]\,
      I2 => \mgmtsoc_value_reg_n_0_[31]\,
      I3 => \mgmtsoc_value_reg_n_0_[30]\,
      O => mgmtsoc_zero_trigger_d_i_8_n_0
    );
mgmtsoc_zero_trigger_d_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mgmtsoc_value_reg_n_0_[16]\,
      I1 => \mgmtsoc_value_reg_n_0_[17]\,
      I2 => \mgmtsoc_value_reg_n_0_[18]\,
      I3 => \mgmtsoc_value_reg_n_0_[19]\,
      O => mgmtsoc_zero_trigger_d_i_9_n_0
    );
mgmtsoc_zero_trigger_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \^csrbank10_ev_status_w\,
      Q => mgmtsoc_zero_trigger_d,
      R => \^int_rst\
    );
\mprj_o[35]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^spi_sdo\,
      I1 => \^spi_enabled_storage_reg_0\,
      I2 => \mprj_o[35]_0\(1),
      O => mgmt_io_out_hk(1)
    );
\mprj_o[35]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^spi_cs_n\,
      I1 => \^spi_enabled_storage_reg_0\,
      I2 => \mprj_o[35]\(0),
      O => mgmt_io_oeb_hk(0)
    );
\mprj_o[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCAFFFACCCA000"
    )
        port map (
      I0 => \^dbg_uart_dbg_uart_tx\,
      I1 => \^sys_uart_tx\,
      I2 => mprj_i(0),
      I3 => \^debug_mode_storage_reg_0\,
      I4 => \^uart_enabled_storage\,
      I5 => \mprj_o[35]_0\(0),
      O => mgmt_io_out_hk(0)
    );
mprj_wb_iena_storage_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => mprj_wb_iena_storage_reg_1,
      Q => \^mprj_wb_iena_storage_reg_0\,
      R => \^int_rst\
    );
multiregimpl0_regs0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => multiregimpl0_regs0_reg_0,
      Q => multiregimpl0_regs0,
      R => '0'
    );
multiregimpl0_regs1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => multiregimpl0_regs0,
      Q => \^multiregimpl0_regs1\,
      R => '0'
    );
multiregimpl131_regs0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => user_irq(0),
      Q => multiregimpl131_regs0,
      R => '0'
    );
multiregimpl131_regs1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => multiregimpl131_regs0,
      Q => multiregimpl131_regs1,
      R => '0'
    );
multiregimpl134_regs0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => user_irq(1),
      Q => multiregimpl134_regs0,
      R => '0'
    );
multiregimpl134_regs1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => multiregimpl134_regs0,
      Q => multiregimpl134_regs1,
      R => '0'
    );
multiregimpl135_regs0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => user_irq(2),
      Q => multiregimpl135_regs0,
      R => '0'
    );
multiregimpl135_regs1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => multiregimpl135_regs0,
      Q => multiregimpl135_regs1,
      R => '0'
    );
multiregimpl136_regs0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => user_irq(3),
      Q => multiregimpl136_regs0,
      R => '0'
    );
multiregimpl136_regs1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => multiregimpl136_regs0,
      Q => multiregimpl136_regs1,
      R => '0'
    );
multiregimpl1_regs0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mprj_i(2),
      I1 => mprj_i(0),
      I2 => \^debug_mode_storage_reg_0\,
      O => dbg_uart_dbg_uart_rx
    );
multiregimpl1_regs0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => dbg_uart_dbg_uart_rx,
      Q => multiregimpl1_regs0,
      R => '0'
    );
multiregimpl1_regs1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => multiregimpl1_regs0,
      Q => \^multiregimpl1_regs1\,
      R => '0'
    );
multiregimpl2_regs0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => gpio,
      Q => multiregimpl2_regs0,
      R => '0'
    );
multiregimpl2_regs1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => multiregimpl2_regs0,
      Q => multiregimpl2_regs1,
      R => '0'
    );
rs232phy_rs232phyrx_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => rs232phy_rs232phyrx_state_reg_1,
      Q => \^rs232phy_rs232phyrx_state\,
      R => \^int_rst\
    );
rs232phy_rs232phytx_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => rs232phy_rs232phytx_state_reg_1,
      Q => \^rs232phy_rs232phytx_state\,
      R => \^int_rst\
    );
\slave_sel_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => slave_sel_reg(0),
      Q => slave_sel_r(0),
      R => \^int_rst\
    );
\slave_sel_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => slave_sel_reg(1),
      Q => slave_sel_r(1),
      R => \^int_rst\
    );
\slave_sel_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => slave_sel_reg(2),
      Q => slave_sel_r(2),
      R => \^int_rst\
    );
\slave_sel_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => slave_sel_reg(3),
      Q => slave_sel_r(3),
      R => \^int_rst\
    );
\slave_sel_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => slave_sel_reg(4),
      Q => slave_sel_r(4),
      R => \^int_rst\
    );
\slave_sel_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => slave_sel_reg(5),
      Q => slave_sel_r(5),
      R => \^int_rst\
    );
\slave_sel_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => slave_sel_reg(6),
      Q => slave_sel_r(6),
      R => \^int_rst\
    );
spi_clk_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000303000AA"
    )
        port map (
      I0 => \^spi_sck\,
      I1 => \^spimaster_state\(0),
      I2 => \^spimaster_state\(1),
      I3 => \^o671\(0),
      I4 => spi_master_clk_rise,
      I5 => \^int_rst\,
      O => spi_clk_i_1_n_0
    );
spi_clk_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => spi_clk_i_1_n_0,
      Q => \^spi_sck\,
      R => '0'
    );
spi_cs_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555557F"
    )
        port map (
      I0 => \spi_master_cs_storage_reg_n_0_[0]\,
      I1 => \^o671\(0),
      I2 => \^spimaster_state\(0),
      I3 => \^spimaster_state\(1),
      I4 => \spi_master_cs_storage_reg_n_0_[16]\,
      O => spi_cs_n_i_1_n_0
    );
spi_cs_n_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => spi_cs_n_i_1_n_0,
      Q => \^spi_cs_n\,
      R => \^int_rst\
    );
spi_enabled_storage_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spi_enabled_storage_reg_1,
      Q => \^spi_enabled_storage_reg_0\,
      R => \^int_rst\
    );
\spi_master_clk_divider1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^int_rst\,
      I1 => spi_master_clk_rise,
      I2 => \^o671\(0),
      O => \spi_master_clk_divider1[0]_i_1_n_0\
    );
\spi_master_clk_divider1[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => spi_master_clk_divider1_reg(0),
      O => \spi_master_clk_divider1[0]_i_3_n_0\
    );
\spi_master_clk_divider1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \spi_master_clk_divider1_reg[0]_i_2_n_7\,
      Q => spi_master_clk_divider1_reg(0),
      R => \spi_master_clk_divider1[0]_i_1_n_0\
    );
\spi_master_clk_divider1_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \spi_master_clk_divider1_reg[0]_i_2_n_0\,
      CO(2) => \spi_master_clk_divider1_reg[0]_i_2_n_1\,
      CO(1) => \spi_master_clk_divider1_reg[0]_i_2_n_2\,
      CO(0) => \spi_master_clk_divider1_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \spi_master_clk_divider1_reg[0]_i_2_n_4\,
      O(2) => \spi_master_clk_divider1_reg[0]_i_2_n_5\,
      O(1) => \spi_master_clk_divider1_reg[0]_i_2_n_6\,
      O(0) => \spi_master_clk_divider1_reg[0]_i_2_n_7\,
      S(3 downto 1) => spi_master_clk_divider1_reg(3 downto 1),
      S(0) => \spi_master_clk_divider1[0]_i_3_n_0\
    );
\spi_master_clk_divider1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \spi_master_clk_divider1_reg[8]_i_1_n_5\,
      Q => spi_master_clk_divider1_reg(10),
      R => \spi_master_clk_divider1[0]_i_1_n_0\
    );
\spi_master_clk_divider1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \spi_master_clk_divider1_reg[8]_i_1_n_4\,
      Q => spi_master_clk_divider1_reg(11),
      R => \spi_master_clk_divider1[0]_i_1_n_0\
    );
\spi_master_clk_divider1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \spi_master_clk_divider1_reg[12]_i_1_n_7\,
      Q => spi_master_clk_divider1_reg(12),
      R => \spi_master_clk_divider1[0]_i_1_n_0\
    );
\spi_master_clk_divider1_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \spi_master_clk_divider1_reg[8]_i_1_n_0\,
      CO(3) => \NLW_spi_master_clk_divider1_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \spi_master_clk_divider1_reg[12]_i_1_n_1\,
      CO(1) => \spi_master_clk_divider1_reg[12]_i_1_n_2\,
      CO(0) => \spi_master_clk_divider1_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \spi_master_clk_divider1_reg[12]_i_1_n_4\,
      O(2) => \spi_master_clk_divider1_reg[12]_i_1_n_5\,
      O(1) => \spi_master_clk_divider1_reg[12]_i_1_n_6\,
      O(0) => \spi_master_clk_divider1_reg[12]_i_1_n_7\,
      S(3 downto 0) => spi_master_clk_divider1_reg(15 downto 12)
    );
\spi_master_clk_divider1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \spi_master_clk_divider1_reg[12]_i_1_n_6\,
      Q => spi_master_clk_divider1_reg(13),
      R => \spi_master_clk_divider1[0]_i_1_n_0\
    );
\spi_master_clk_divider1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \spi_master_clk_divider1_reg[12]_i_1_n_5\,
      Q => spi_master_clk_divider1_reg(14),
      R => \spi_master_clk_divider1[0]_i_1_n_0\
    );
\spi_master_clk_divider1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \spi_master_clk_divider1_reg[12]_i_1_n_4\,
      Q => spi_master_clk_divider1_reg(15),
      R => \spi_master_clk_divider1[0]_i_1_n_0\
    );
\spi_master_clk_divider1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \spi_master_clk_divider1_reg[0]_i_2_n_6\,
      Q => spi_master_clk_divider1_reg(1),
      R => \spi_master_clk_divider1[0]_i_1_n_0\
    );
\spi_master_clk_divider1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \spi_master_clk_divider1_reg[0]_i_2_n_5\,
      Q => spi_master_clk_divider1_reg(2),
      R => \spi_master_clk_divider1[0]_i_1_n_0\
    );
\spi_master_clk_divider1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \spi_master_clk_divider1_reg[0]_i_2_n_4\,
      Q => spi_master_clk_divider1_reg(3),
      R => \spi_master_clk_divider1[0]_i_1_n_0\
    );
\spi_master_clk_divider1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \spi_master_clk_divider1_reg[4]_i_1_n_7\,
      Q => spi_master_clk_divider1_reg(4),
      R => \spi_master_clk_divider1[0]_i_1_n_0\
    );
\spi_master_clk_divider1_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \spi_master_clk_divider1_reg[0]_i_2_n_0\,
      CO(3) => \spi_master_clk_divider1_reg[4]_i_1_n_0\,
      CO(2) => \spi_master_clk_divider1_reg[4]_i_1_n_1\,
      CO(1) => \spi_master_clk_divider1_reg[4]_i_1_n_2\,
      CO(0) => \spi_master_clk_divider1_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \spi_master_clk_divider1_reg[4]_i_1_n_4\,
      O(2) => \spi_master_clk_divider1_reg[4]_i_1_n_5\,
      O(1) => \spi_master_clk_divider1_reg[4]_i_1_n_6\,
      O(0) => \spi_master_clk_divider1_reg[4]_i_1_n_7\,
      S(3 downto 0) => spi_master_clk_divider1_reg(7 downto 4)
    );
\spi_master_clk_divider1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \spi_master_clk_divider1_reg[4]_i_1_n_6\,
      Q => spi_master_clk_divider1_reg(5),
      R => \spi_master_clk_divider1[0]_i_1_n_0\
    );
\spi_master_clk_divider1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \spi_master_clk_divider1_reg[4]_i_1_n_5\,
      Q => spi_master_clk_divider1_reg(6),
      R => \spi_master_clk_divider1[0]_i_1_n_0\
    );
\spi_master_clk_divider1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \spi_master_clk_divider1_reg[4]_i_1_n_4\,
      Q => spi_master_clk_divider1_reg(7),
      R => \spi_master_clk_divider1[0]_i_1_n_0\
    );
\spi_master_clk_divider1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \spi_master_clk_divider1_reg[8]_i_1_n_7\,
      Q => spi_master_clk_divider1_reg(8),
      R => \spi_master_clk_divider1[0]_i_1_n_0\
    );
\spi_master_clk_divider1_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \spi_master_clk_divider1_reg[4]_i_1_n_0\,
      CO(3) => \spi_master_clk_divider1_reg[8]_i_1_n_0\,
      CO(2) => \spi_master_clk_divider1_reg[8]_i_1_n_1\,
      CO(1) => \spi_master_clk_divider1_reg[8]_i_1_n_2\,
      CO(0) => \spi_master_clk_divider1_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \spi_master_clk_divider1_reg[8]_i_1_n_4\,
      O(2) => \spi_master_clk_divider1_reg[8]_i_1_n_5\,
      O(1) => \spi_master_clk_divider1_reg[8]_i_1_n_6\,
      O(0) => \spi_master_clk_divider1_reg[8]_i_1_n_7\,
      S(3 downto 0) => spi_master_clk_divider1_reg(11 downto 8)
    );
\spi_master_clk_divider1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \spi_master_clk_divider1_reg[8]_i_1_n_6\,
      Q => spi_master_clk_divider1_reg(9),
      R => \spi_master_clk_divider1[0]_i_1_n_0\
    );
spi_master_control_re_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => csrbank9_control0_re,
      Q => spi_master_control_re,
      R => \^int_rst\
    );
\spi_master_control_storage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_control0_re,
      D => \^dbus_cmd_rdata_data_reg[0]\(0),
      Q => \spi_master_control_storage_reg_n_0_[0]\,
      R => \^int_rst\
    );
\spi_master_control_storage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_control0_re,
      D => mgmtsoc_dat_w(10),
      Q => spi_master_length1(2),
      R => \^int_rst\
    );
\spi_master_control_storage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_control0_re,
      D => mgmtsoc_dat_w(11),
      Q => spi_master_length1(3),
      R => \^int_rst\
    );
\spi_master_control_storage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_control0_re,
      D => mgmtsoc_dat_w(12),
      Q => spi_master_length1(4),
      R => \^int_rst\
    );
\spi_master_control_storage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_control0_re,
      D => mgmtsoc_dat_w(13),
      Q => spi_master_length1(5),
      R => \^int_rst\
    );
\spi_master_control_storage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_control0_re,
      D => mgmtsoc_dat_w(14),
      Q => spi_master_length1(6),
      R => \^int_rst\
    );
\spi_master_control_storage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_control0_re,
      D => mgmtsoc_dat_w(15),
      Q => spi_master_length1(7),
      R => \^int_rst\
    );
\spi_master_control_storage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_control0_re,
      D => mgmtsoc_dat_w(1),
      Q => \spi_master_control_storage_reg_n_0_[1]\,
      R => \^int_rst\
    );
\spi_master_control_storage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_control0_re,
      D => mgmtsoc_dat_w(2),
      Q => \spi_master_control_storage_reg_n_0_[2]\,
      R => \^int_rst\
    );
\spi_master_control_storage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_control0_re,
      D => mgmtsoc_dat_w(3),
      Q => \spi_master_control_storage_reg_n_0_[3]\,
      R => \^int_rst\
    );
\spi_master_control_storage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_control0_re,
      D => mgmtsoc_dat_w(4),
      Q => \spi_master_control_storage_reg_n_0_[4]\,
      R => \^int_rst\
    );
\spi_master_control_storage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_control0_re,
      D => mgmtsoc_dat_w(5),
      Q => \spi_master_control_storage_reg_n_0_[5]\,
      R => \^int_rst\
    );
\spi_master_control_storage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_control0_re,
      D => mgmtsoc_dat_w(6),
      Q => \spi_master_control_storage_reg_n_0_[6]\,
      R => \^int_rst\
    );
\spi_master_control_storage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_control0_re,
      D => mgmtsoc_dat_w(7),
      Q => \spi_master_control_storage_reg_n_0_[7]\,
      R => \^int_rst\
    );
\spi_master_control_storage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_control0_re,
      D => mgmtsoc_dat_w(8),
      Q => spi_master_length1(0),
      R => \^int_rst\
    );
\spi_master_control_storage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_control0_re,
      D => mgmtsoc_dat_w(9),
      Q => spi_master_length1(1),
      R => \^int_rst\
    );
\spi_master_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C708"
    )
        port map (
      I0 => \^o671\(0),
      I1 => \^spimaster_state\(1),
      I2 => \^spimaster_state\(0),
      I3 => spi_master_count(0),
      O => \spi_master_count[0]_i_1_n_0\
    );
\spi_master_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F07F0080"
    )
        port map (
      I0 => spi_master_count(0),
      I1 => \^o671\(0),
      I2 => \^spimaster_state\(1),
      I3 => \^spimaster_state\(0),
      I4 => spi_master_count(1),
      O => \spi_master_count[1]_i_1_n_0\
    );
\spi_master_count[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF007FFF00008000"
    )
        port map (
      I0 => spi_master_count(0),
      I1 => spi_master_count(1),
      I2 => \^o671\(0),
      I3 => \^spimaster_state\(1),
      I4 => \^spimaster_state\(0),
      I5 => spi_master_count(2),
      O => \spi_master_count[2]_i_1_n_0\
    );
\spi_master_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \spi_master_count[0]_i_1_n_0\,
      Q => spi_master_count(0),
      R => \^int_rst\
    );
\spi_master_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \spi_master_count[1]_i_1_n_0\,
      Q => spi_master_count(1),
      R => \^int_rst\
    );
\spi_master_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \spi_master_count[2]_i_1_n_0\,
      Q => spi_master_count(2),
      R => \^int_rst\
    );
\spi_master_cs_storage_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => csrbank9_cs0_re,
      D => \^dbus_cmd_rdata_data_reg[0]\(0),
      Q => \spi_master_cs_storage_reg_n_0_[0]\,
      S => \^int_rst\
    );
\spi_master_cs_storage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_cs0_re,
      D => mgmtsoc_dat_w(10),
      Q => \spi_master_cs_storage_reg_n_0_[10]\,
      R => \^int_rst\
    );
\spi_master_cs_storage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_cs0_re,
      D => mgmtsoc_dat_w(11),
      Q => \spi_master_cs_storage_reg_n_0_[11]\,
      R => \^int_rst\
    );
\spi_master_cs_storage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_cs0_re,
      D => mgmtsoc_dat_w(12),
      Q => \spi_master_cs_storage_reg_n_0_[12]\,
      R => \^int_rst\
    );
\spi_master_cs_storage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_cs0_re,
      D => mgmtsoc_dat_w(13),
      Q => \spi_master_cs_storage_reg_n_0_[13]\,
      R => \^int_rst\
    );
\spi_master_cs_storage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_cs0_re,
      D => mgmtsoc_dat_w(14),
      Q => \spi_master_cs_storage_reg_n_0_[14]\,
      R => \^int_rst\
    );
\spi_master_cs_storage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_cs0_re,
      D => mgmtsoc_dat_w(15),
      Q => \spi_master_cs_storage_reg_n_0_[15]\,
      R => \^int_rst\
    );
\spi_master_cs_storage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_cs0_re,
      D => mgmtsoc_dat_w(16),
      Q => \spi_master_cs_storage_reg_n_0_[16]\,
      R => \^int_rst\
    );
\spi_master_cs_storage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_cs0_re,
      D => mgmtsoc_dat_w(1),
      Q => \spi_master_cs_storage_reg_n_0_[1]\,
      R => \^int_rst\
    );
\spi_master_cs_storage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_cs0_re,
      D => mgmtsoc_dat_w(2),
      Q => \spi_master_cs_storage_reg_n_0_[2]\,
      R => \^int_rst\
    );
\spi_master_cs_storage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_cs0_re,
      D => mgmtsoc_dat_w(3),
      Q => \spi_master_cs_storage_reg_n_0_[3]\,
      R => \^int_rst\
    );
\spi_master_cs_storage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_cs0_re,
      D => mgmtsoc_dat_w(4),
      Q => \spi_master_cs_storage_reg_n_0_[4]\,
      R => \^int_rst\
    );
\spi_master_cs_storage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_cs0_re,
      D => mgmtsoc_dat_w(5),
      Q => \spi_master_cs_storage_reg_n_0_[5]\,
      R => \^int_rst\
    );
\spi_master_cs_storage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_cs0_re,
      D => mgmtsoc_dat_w(6),
      Q => \spi_master_cs_storage_reg_n_0_[6]\,
      R => \^int_rst\
    );
\spi_master_cs_storage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_cs0_re,
      D => mgmtsoc_dat_w(7),
      Q => \spi_master_cs_storage_reg_n_0_[7]\,
      R => \^int_rst\
    );
\spi_master_cs_storage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_cs0_re,
      D => mgmtsoc_dat_w(8),
      Q => \spi_master_cs_storage_reg_n_0_[8]\,
      R => \^int_rst\
    );
\spi_master_cs_storage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_cs0_re,
      D => mgmtsoc_dat_w(9),
      Q => \spi_master_cs_storage_reg_n_0_[9]\,
      R => \^int_rst\
    );
spi_master_loopback_storage_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spi_master_loopback_storage_reg_0,
      Q => \^spi_master_loopback_storage\,
      R => \^int_rst\
    );
\spi_master_miso[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^spimaster_state\(1),
      I1 => \^spimaster_state\(0),
      I2 => spi_master_clk_rise,
      O => spi_master_miso_latch
    );
\spi_master_miso_data[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^spi_sdo\,
      I1 => \^spi_master_loopback_storage\,
      I2 => \^spi_enabled_storage_reg_0\,
      I3 => mprj_i(3),
      O => \spi_master_miso_data[0]_i_1_n_0\
    );
\spi_master_miso_data[7]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => spimaster_storage(15),
      O => \spi_master_miso_data[7]_i_13_n_0\
    );
\spi_master_miso_data[7]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => spimaster_storage(14),
      O => \spi_master_miso_data[7]_i_14_n_0\
    );
\spi_master_miso_data[7]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => spimaster_storage(13),
      O => \spi_master_miso_data[7]_i_15_n_0\
    );
\spi_master_miso_data[7]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => spimaster_storage(12),
      O => \spi_master_miso_data[7]_i_16_n_0\
    );
\spi_master_miso_data[7]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => spimaster_storage(11),
      O => \spi_master_miso_data[7]_i_17_n_0\
    );
\spi_master_miso_data[7]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => spimaster_storage(10),
      O => \spi_master_miso_data[7]_i_18_n_0\
    );
\spi_master_miso_data[7]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => spimaster_storage(9),
      O => \spi_master_miso_data[7]_i_19_n_0\
    );
\spi_master_miso_data[7]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => spimaster_storage(8),
      O => \spi_master_miso_data[7]_i_20_n_0\
    );
\spi_master_miso_data[7]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => spimaster_storage(7),
      O => \spi_master_miso_data[7]_i_21_n_0\
    );
\spi_master_miso_data[7]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => spimaster_storage(6),
      O => \spi_master_miso_data[7]_i_22_n_0\
    );
\spi_master_miso_data[7]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => spimaster_storage(5),
      O => \spi_master_miso_data[7]_i_23_n_0\
    );
\spi_master_miso_data[7]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => spimaster_storage(4),
      O => \spi_master_miso_data[7]_i_24_n_0\
    );
\spi_master_miso_data[7]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => spimaster_storage(3),
      O => \spi_master_miso_data[7]_i_25_n_0\
    );
\spi_master_miso_data[7]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => spimaster_storage(2),
      O => \spi_master_miso_data[7]_i_26_n_0\
    );
\spi_master_miso_data[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \spi_master_miso_data_reg[7]_i_9_n_1\,
      I1 => spi_master_clk_divider1_reg(15),
      O => \spi_master_miso_data[7]_i_3_n_0\
    );
\spi_master_miso_data[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => spi_master_clk_divider1_reg(12),
      I1 => spi_master_clk_rise0(12),
      I2 => spi_master_clk_divider1_reg(13),
      I3 => spi_master_clk_rise0(13),
      I4 => spi_master_clk_rise0(14),
      I5 => spi_master_clk_divider1_reg(14),
      O => \spi_master_miso_data[7]_i_4_n_0\
    );
\spi_master_miso_data[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => spi_master_clk_rise0(11),
      I1 => spi_master_clk_divider1_reg(11),
      I2 => spi_master_clk_divider1_reg(10),
      I3 => spi_master_clk_rise0(10),
      I4 => spi_master_clk_divider1_reg(9),
      I5 => spi_master_clk_rise0(9),
      O => \spi_master_miso_data[7]_i_5_n_0\
    );
\spi_master_miso_data[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => spi_master_clk_rise0(8),
      I1 => spi_master_clk_divider1_reg(8),
      I2 => spi_master_clk_divider1_reg(6),
      I3 => spi_master_clk_rise0(6),
      I4 => spi_master_clk_divider1_reg(7),
      I5 => spi_master_clk_rise0(7),
      O => \spi_master_miso_data[7]_i_6_n_0\
    );
\spi_master_miso_data[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => spi_master_clk_rise0(5),
      I1 => spi_master_clk_divider1_reg(5),
      I2 => spi_master_clk_divider1_reg(4),
      I3 => spi_master_clk_rise0(4),
      I4 => spi_master_clk_divider1_reg(3),
      I5 => spi_master_clk_rise0(3),
      O => \spi_master_miso_data[7]_i_7_n_0\
    );
\spi_master_miso_data[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => spi_master_clk_rise0(2),
      I1 => spi_master_clk_divider1_reg(2),
      I2 => spi_master_clk_divider1_reg(0),
      I3 => spimaster_storage(1),
      I4 => spi_master_clk_divider1_reg(1),
      I5 => spi_master_clk_rise0(1),
      O => \spi_master_miso_data[7]_i_8_n_0\
    );
\spi_master_miso_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spi_master_clk_rise,
      D => \spi_master_miso_data[0]_i_1_n_0\,
      Q => spi_master_miso_data(0),
      R => \^int_rst\
    );
\spi_master_miso_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spi_master_clk_rise,
      D => spi_master_miso_data(0),
      Q => spi_master_miso_data(1),
      R => \^int_rst\
    );
\spi_master_miso_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spi_master_clk_rise,
      D => spi_master_miso_data(1),
      Q => spi_master_miso_data(2),
      R => \^int_rst\
    );
\spi_master_miso_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spi_master_clk_rise,
      D => spi_master_miso_data(2),
      Q => spi_master_miso_data(3),
      R => \^int_rst\
    );
\spi_master_miso_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spi_master_clk_rise,
      D => spi_master_miso_data(3),
      Q => spi_master_miso_data(4),
      R => \^int_rst\
    );
\spi_master_miso_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spi_master_clk_rise,
      D => spi_master_miso_data(4),
      Q => spi_master_miso_data(5),
      R => \^int_rst\
    );
\spi_master_miso_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spi_master_clk_rise,
      D => spi_master_miso_data(5),
      Q => spi_master_miso_data(6),
      R => \^int_rst\
    );
\spi_master_miso_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spi_master_clk_rise,
      D => spi_master_miso_data(6),
      Q => spi_master_miso_data(7),
      R => \^int_rst\
    );
\spi_master_miso_data_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \spi_master_miso_data_reg[7]_i_2_n_0\,
      CO(3 downto 2) => \NLW_spi_master_miso_data_reg[7]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => spi_master_clk_rise,
      CO(0) => \spi_master_miso_data_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_spi_master_miso_data_reg[7]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \spi_master_miso_data[7]_i_3_n_0\,
      S(0) => \spi_master_miso_data[7]_i_4_n_0\
    );
\spi_master_miso_data_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \spi_master_miso_data_reg[7]_i_11_n_0\,
      CO(3) => \spi_master_miso_data_reg[7]_i_10_n_0\,
      CO(2) => \spi_master_miso_data_reg[7]_i_10_n_1\,
      CO(1) => \spi_master_miso_data_reg[7]_i_10_n_2\,
      CO(0) => \spi_master_miso_data_reg[7]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => spimaster_storage(13 downto 10),
      O(3 downto 0) => spi_master_clk_rise0(12 downto 9),
      S(3) => \spi_master_miso_data[7]_i_15_n_0\,
      S(2) => \spi_master_miso_data[7]_i_16_n_0\,
      S(1) => \spi_master_miso_data[7]_i_17_n_0\,
      S(0) => \spi_master_miso_data[7]_i_18_n_0\
    );
\spi_master_miso_data_reg[7]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \spi_master_miso_data_reg[7]_i_12_n_0\,
      CO(3) => \spi_master_miso_data_reg[7]_i_11_n_0\,
      CO(2) => \spi_master_miso_data_reg[7]_i_11_n_1\,
      CO(1) => \spi_master_miso_data_reg[7]_i_11_n_2\,
      CO(0) => \spi_master_miso_data_reg[7]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => spimaster_storage(9 downto 6),
      O(3 downto 0) => spi_master_clk_rise0(8 downto 5),
      S(3) => \spi_master_miso_data[7]_i_19_n_0\,
      S(2) => \spi_master_miso_data[7]_i_20_n_0\,
      S(1) => \spi_master_miso_data[7]_i_21_n_0\,
      S(0) => \spi_master_miso_data[7]_i_22_n_0\
    );
\spi_master_miso_data_reg[7]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \spi_master_miso_data_reg[7]_i_12_n_0\,
      CO(2) => \spi_master_miso_data_reg[7]_i_12_n_1\,
      CO(1) => \spi_master_miso_data_reg[7]_i_12_n_2\,
      CO(0) => \spi_master_miso_data_reg[7]_i_12_n_3\,
      CYINIT => spimaster_storage(1),
      DI(3 downto 0) => spimaster_storage(5 downto 2),
      O(3 downto 0) => spi_master_clk_rise0(4 downto 1),
      S(3) => \spi_master_miso_data[7]_i_23_n_0\,
      S(2) => \spi_master_miso_data[7]_i_24_n_0\,
      S(1) => \spi_master_miso_data[7]_i_25_n_0\,
      S(0) => \spi_master_miso_data[7]_i_26_n_0\
    );
\spi_master_miso_data_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \spi_master_miso_data_reg[7]_i_2_n_0\,
      CO(2) => \spi_master_miso_data_reg[7]_i_2_n_1\,
      CO(1) => \spi_master_miso_data_reg[7]_i_2_n_2\,
      CO(0) => \spi_master_miso_data_reg[7]_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_spi_master_miso_data_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \spi_master_miso_data[7]_i_5_n_0\,
      S(2) => \spi_master_miso_data[7]_i_6_n_0\,
      S(1) => \spi_master_miso_data[7]_i_7_n_0\,
      S(0) => \spi_master_miso_data[7]_i_8_n_0\
    );
\spi_master_miso_data_reg[7]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \spi_master_miso_data_reg[7]_i_10_n_0\,
      CO(3) => \NLW_spi_master_miso_data_reg[7]_i_9_CO_UNCONNECTED\(3),
      CO(2) => \spi_master_miso_data_reg[7]_i_9_n_1\,
      CO(1) => \NLW_spi_master_miso_data_reg[7]_i_9_CO_UNCONNECTED\(1),
      CO(0) => \spi_master_miso_data_reg[7]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => spimaster_storage(15 downto 14),
      O(3 downto 2) => \NLW_spi_master_miso_data_reg[7]_i_9_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => spi_master_clk_rise0(14 downto 13),
      S(3 downto 2) => B"01",
      S(1) => \spi_master_miso_data[7]_i_13_n_0\,
      S(0) => \spi_master_miso_data[7]_i_14_n_0\
    );
\spi_master_miso_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spi_master_miso_latch,
      D => spi_master_miso_data(0),
      Q => spi_master_miso(0),
      R => \^int_rst\
    );
\spi_master_miso_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spi_master_miso_latch,
      D => spi_master_miso_data(1),
      Q => spi_master_miso(1),
      R => \^int_rst\
    );
\spi_master_miso_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spi_master_miso_latch,
      D => spi_master_miso_data(2),
      Q => spi_master_miso(2),
      R => \^int_rst\
    );
\spi_master_miso_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spi_master_miso_latch,
      D => spi_master_miso_data(3),
      Q => spi_master_miso(3),
      R => \^int_rst\
    );
\spi_master_miso_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spi_master_miso_latch,
      D => spi_master_miso_data(4),
      Q => spi_master_miso(4),
      R => \^int_rst\
    );
\spi_master_miso_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spi_master_miso_latch,
      D => spi_master_miso_data(5),
      Q => spi_master_miso(5),
      R => \^int_rst\
    );
\spi_master_miso_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spi_master_miso_latch,
      D => spi_master_miso_data(6),
      Q => spi_master_miso(6),
      R => \^int_rst\
    );
\spi_master_miso_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spi_master_miso_latch,
      D => spi_master_miso_data(7),
      Q => spi_master_miso(7),
      R => \^int_rst\
    );
\spi_master_mosi_data[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \spi_master_control_storage_reg_n_0_[0]\,
      I1 => spi_master_control_re,
      I2 => \^spimaster_state\(1),
      I3 => \^spimaster_state\(0),
      O => spi_master_mosi_latch
    );
\spi_master_mosi_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spi_master_mosi_latch,
      D => spi_master_mosi_storage(0),
      Q => \spi_master_mosi_data_reg_n_0_[0]\,
      R => \^int_rst\
    );
\spi_master_mosi_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spi_master_mosi_latch,
      D => spi_master_mosi_storage(1),
      Q => \spi_master_mosi_data_reg_n_0_[1]\,
      R => \^int_rst\
    );
\spi_master_mosi_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spi_master_mosi_latch,
      D => spi_master_mosi_storage(2),
      Q => data2,
      R => \^int_rst\
    );
\spi_master_mosi_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spi_master_mosi_latch,
      D => spi_master_mosi_storage(3),
      Q => \spi_master_mosi_data_reg_n_0_[3]\,
      R => \^int_rst\
    );
\spi_master_mosi_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spi_master_mosi_latch,
      D => spi_master_mosi_storage(4),
      Q => \spi_master_mosi_data_reg_n_0_[4]\,
      R => \^int_rst\
    );
\spi_master_mosi_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spi_master_mosi_latch,
      D => spi_master_mosi_storage(5),
      Q => data5,
      R => \^int_rst\
    );
\spi_master_mosi_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spi_master_mosi_latch,
      D => spi_master_mosi_storage(6),
      Q => data6,
      R => \^int_rst\
    );
\spi_master_mosi_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spi_master_mosi_latch,
      D => spi_master_mosi_storage(7),
      Q => data7,
      R => \^int_rst\
    );
\spi_master_mosi_sel[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57555555ABAAAAAA"
    )
        port map (
      I0 => \^o671\(0),
      I1 => \^spimaster_state\(0),
      I2 => \^spimaster_state\(1),
      I3 => spi_master_control_re,
      I4 => \spi_master_control_storage_reg_n_0_[0]\,
      I5 => spi_master_mosi_sel(0),
      O => \spi_master_mosi_sel[0]_i_1_n_0\
    );
\spi_master_mosi_sel[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF4"
    )
        port map (
      I0 => spi_master_mosi_sel(0),
      I1 => \^o671\(0),
      I2 => spi_master_mosi_latch,
      I3 => spi_master_mosi_sel(1),
      O => \spi_master_mosi_sel[1]_i_1_n_0\
    );
\spi_master_mosi_sel[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFF10"
    )
        port map (
      I0 => spi_master_mosi_sel(0),
      I1 => spi_master_mosi_sel(1),
      I2 => \^o671\(0),
      I3 => spi_master_mosi_latch,
      I4 => spi_master_mosi_sel(2),
      O => \spi_master_mosi_sel[2]_i_1_n_0\
    );
\spi_master_mosi_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \spi_master_mosi_sel[0]_i_1_n_0\,
      Q => spi_master_mosi_sel(0),
      R => \^int_rst\
    );
\spi_master_mosi_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \spi_master_mosi_sel[1]_i_1_n_0\,
      Q => spi_master_mosi_sel(1),
      R => \^int_rst\
    );
\spi_master_mosi_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \spi_master_mosi_sel[2]_i_1_n_0\,
      Q => spi_master_mosi_sel(2),
      R => \^int_rst\
    );
\spi_master_mosi_storage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_mosi0_re,
      D => \^dbg_uart_data_reg[31]_0\(0),
      Q => spi_master_mosi_storage(0),
      R => VexRiscv_n_152
    );
\spi_master_mosi_storage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_mosi0_re,
      D => \^dbg_uart_data_reg[31]_0\(1),
      Q => spi_master_mosi_storage(1),
      R => VexRiscv_n_152
    );
\spi_master_mosi_storage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_mosi0_re,
      D => \^dbg_uart_data_reg[31]_0\(2),
      Q => spi_master_mosi_storage(2),
      R => VexRiscv_n_152
    );
\spi_master_mosi_storage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_mosi0_re,
      D => \^dbg_uart_data_reg[31]_0\(3),
      Q => spi_master_mosi_storage(3),
      R => VexRiscv_n_152
    );
\spi_master_mosi_storage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_mosi0_re,
      D => \^dbg_uart_data_reg[31]_0\(4),
      Q => spi_master_mosi_storage(4),
      R => VexRiscv_n_152
    );
\spi_master_mosi_storage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_mosi0_re,
      D => \^dbg_uart_data_reg[31]_0\(5),
      Q => spi_master_mosi_storage(5),
      R => VexRiscv_n_152
    );
\spi_master_mosi_storage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_mosi0_re,
      D => \^dbg_uart_data_reg[31]_0\(6),
      Q => spi_master_mosi_storage(6),
      R => VexRiscv_n_152
    );
\spi_master_mosi_storage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_mosi0_re,
      D => \^dbg_uart_data_reg[31]_0\(7),
      Q => spi_master_mosi_storage(7),
      R => VexRiscv_n_152
    );
spi_mosi_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \spi_master_mosi_data_reg_n_0_[3]\,
      I1 => data2,
      I2 => spi_master_mosi_sel(1),
      I3 => \spi_master_mosi_data_reg_n_0_[1]\,
      I4 => spi_master_mosi_sel(0),
      I5 => \spi_master_mosi_data_reg_n_0_[0]\,
      O => spi_mosi_i_3_n_0
    );
spi_mosi_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7,
      I1 => data6,
      I2 => spi_master_mosi_sel(1),
      I3 => data5,
      I4 => spi_master_mosi_sel(0),
      I5 => \spi_master_mosi_data_reg_n_0_[4]\,
      O => spi_mosi_i_4_n_0
    );
spi_mosi_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => spi_mosi_reg_0,
      Q => \^spi_sdo\,
      R => \^int_rst\
    );
spi_mosi_reg_i_2: unisim.vcomponents.MUXF7
     port map (
      I0 => spi_mosi_i_3_n_0,
      I1 => spi_mosi_i_4_n_0,
      O => sync_array_muxed,
      S => spi_master_mosi_sel(2)
    );
\spimaster_storage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_clk_divider0_re,
      D => \^dbus_cmd_rdata_data_reg[0]\(0),
      Q => spimaster_storage(0),
      R => \^int_rst\
    );
\spimaster_storage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_clk_divider0_re,
      D => mgmtsoc_dat_w(10),
      Q => spimaster_storage(10),
      R => \^int_rst\
    );
\spimaster_storage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_clk_divider0_re,
      D => mgmtsoc_dat_w(11),
      Q => spimaster_storage(11),
      R => \^int_rst\
    );
\spimaster_storage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_clk_divider0_re,
      D => mgmtsoc_dat_w(12),
      Q => spimaster_storage(12),
      R => \^int_rst\
    );
\spimaster_storage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_clk_divider0_re,
      D => mgmtsoc_dat_w(13),
      Q => spimaster_storage(13),
      R => \^int_rst\
    );
\spimaster_storage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_clk_divider0_re,
      D => mgmtsoc_dat_w(14),
      Q => spimaster_storage(14),
      R => \^int_rst\
    );
\spimaster_storage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_clk_divider0_re,
      D => mgmtsoc_dat_w(15),
      Q => spimaster_storage(15),
      R => \^int_rst\
    );
\spimaster_storage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_clk_divider0_re,
      D => mgmtsoc_dat_w(1),
      Q => spimaster_storage(1),
      R => \^int_rst\
    );
\spimaster_storage_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => csrbank9_clk_divider0_re,
      D => mgmtsoc_dat_w(2),
      Q => spimaster_storage(2),
      S => \^int_rst\
    );
\spimaster_storage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_clk_divider0_re,
      D => mgmtsoc_dat_w(3),
      Q => spimaster_storage(3),
      R => \^int_rst\
    );
\spimaster_storage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_clk_divider0_re,
      D => mgmtsoc_dat_w(4),
      Q => spimaster_storage(4),
      R => \^int_rst\
    );
\spimaster_storage_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => csrbank9_clk_divider0_re,
      D => mgmtsoc_dat_w(5),
      Q => spimaster_storage(5),
      S => \^int_rst\
    );
\spimaster_storage_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => csrbank9_clk_divider0_re,
      D => mgmtsoc_dat_w(6),
      Q => spimaster_storage(6),
      S => \^int_rst\
    );
\spimaster_storage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_clk_divider0_re,
      D => mgmtsoc_dat_w(7),
      Q => spimaster_storage(7),
      R => \^int_rst\
    );
\spimaster_storage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_clk_divider0_re,
      D => mgmtsoc_dat_w(8),
      Q => spimaster_storage(8),
      R => \^int_rst\
    );
\spimaster_storage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => csrbank9_clk_divider0_re,
      D => mgmtsoc_dat_w(9),
      Q => spimaster_storage(9),
      R => \^int_rst\
    );
state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => state_reg_1,
      Q => \^state\,
      R => \^int_rst\
    );
storage_1_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => uart_rx_fifo_consume(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => uart_rx_fifo_consume(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => uart_rx_fifo_consume(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => uart_rx_fifo_produce_reg(3 downto 0),
      DIA(1 downto 0) => uart_rx_fifo_syncfifo_din(1 downto 0),
      DIB(1 downto 0) => uart_rx_fifo_syncfifo_din(3 downto 2),
      DIC(1 downto 0) => uart_rx_fifo_syncfifo_din(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => memdat_30(1 downto 0),
      DOB(1 downto 0) => memdat_30(3 downto 2),
      DOC(1 downto 0) => memdat_30(5 downto 4),
      DOD(1 downto 0) => NLW_storage_1_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clock,
      WE => \uart_rx_fifo_wrport_we__0\
    );
storage_1_reg_0_15_0_5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444440444"
    )
        port map (
      I0 => \^rs232phy_rs232phyrx_state_reg_0\,
      I1 => \^multiregimpl0_regs1\,
      I2 => uart_rx_fifo_level0_reg(4),
      I3 => \memdat_3[7]_i_2_n_0\,
      I4 => uart_rx_fifo_level0_reg(2),
      I5 => uart_rx_fifo_level0_reg(3),
      O => \uart_rx_fifo_wrport_we__0\
    );
storage_1_reg_0_15_0_5_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => uart_phy_rx_data_rs232phy_rs232phyrx_next_value1(0),
      I1 => \^rs232phy_rs232phyrx_state_reg_0\,
      O => uart_rx_fifo_syncfifo_din(1)
    );
storage_1_reg_0_15_0_5_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \uart_phy_rx_data_reg_n_0_[0]\,
      I1 => \^rs232phy_rs232phyrx_state_reg_0\,
      O => uart_rx_fifo_syncfifo_din(0)
    );
storage_1_reg_0_15_0_5_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => uart_phy_rx_data_rs232phy_rs232phyrx_next_value1(2),
      I1 => \^rs232phy_rs232phyrx_state_reg_0\,
      O => uart_rx_fifo_syncfifo_din(3)
    );
storage_1_reg_0_15_0_5_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => uart_phy_rx_data_rs232phy_rs232phyrx_next_value1(1),
      I1 => \^rs232phy_rs232phyrx_state_reg_0\,
      O => uart_rx_fifo_syncfifo_din(2)
    );
storage_1_reg_0_15_0_5_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => uart_phy_rx_data_rs232phy_rs232phyrx_next_value1(4),
      I1 => \^rs232phy_rs232phyrx_state_reg_0\,
      O => uart_rx_fifo_syncfifo_din(5)
    );
storage_1_reg_0_15_0_5_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => uart_phy_rx_data_rs232phy_rs232phyrx_next_value1(3),
      I1 => \^rs232phy_rs232phyrx_state_reg_0\,
      O => uart_rx_fifo_syncfifo_din(4)
    );
storage_1_reg_0_15_0_5_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \^rs232phy_rs232phyrx_state\,
      I1 => uart_phy_rx_tick,
      I2 => uart_phy_rx_count_reg(0),
      I3 => uart_phy_rx_count_reg(3),
      I4 => uart_phy_rx_count_reg(1),
      I5 => uart_phy_rx_count_reg(2),
      O => \^rs232phy_rs232phyrx_state_reg_0\
    );
storage_1_reg_0_15_6_9: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => uart_rx_fifo_consume(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => uart_rx_fifo_consume(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => uart_rx_fifo_consume(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => uart_rx_fifo_produce_reg(3 downto 0),
      DIA(1 downto 0) => uart_rx_fifo_syncfifo_din(7 downto 6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => memdat_30(7 downto 6),
      DOB(1) => storage_1_reg_0_15_6_9_n_2,
      DOB(0) => storage_1_reg_0_15_6_9_n_3,
      DOC(1 downto 0) => NLW_storage_1_reg_0_15_6_9_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_storage_1_reg_0_15_6_9_DOD_UNCONNECTED(1 downto 0),
      WCLK => clock,
      WE => \uart_rx_fifo_wrport_we__0\
    );
storage_1_reg_0_15_6_9_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => uart_phy_rx_data_rs232phy_rs232phyrx_next_value1(6),
      I1 => \^rs232phy_rs232phyrx_state_reg_0\,
      O => uart_rx_fifo_syncfifo_din(7)
    );
storage_1_reg_0_15_6_9_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => uart_phy_rx_data_rs232phy_rs232phyrx_next_value1(5),
      I1 => \^rs232phy_rs232phyrx_state_reg_0\,
      O => uart_rx_fifo_syncfifo_din(6)
    );
storage_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => uart_tx_fifo_consume(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => uart_tx_fifo_consume(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => uart_tx_fifo_consume(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => uart_tx_fifo_produce_reg(3 downto 0),
      DIA(1) => mgmtsoc_dat_w(1),
      DIA(0) => \^dbus_cmd_rdata_data_reg[0]\(0),
      DIB(1 downto 0) => mgmtsoc_dat_w(3 downto 2),
      DIC(1 downto 0) => mgmtsoc_dat_w(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => memdat_10(1 downto 0),
      DOB(1 downto 0) => memdat_10(3 downto 2),
      DOC(1 downto 0) => memdat_10(5 downto 4),
      DOD(1 downto 0) => NLW_storage_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clock,
      WE => \uart_tx_fifo_wrport_we__0\
    );
storage_reg_0_15_0_5_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => uart_tx_fifo_level0_reg(3),
      I1 => uart_tx_fifo_level0_reg(2),
      I2 => uart_tx_fifo_level0_reg(4),
      I3 => uart_tx_fifo_level0_reg(1),
      I4 => uart_tx_fifo_level0_reg(0),
      O => \^uart_tx_fifo_level0_reg[3]_0\
    );
storage_reg_0_15_6_9: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => uart_tx_fifo_consume(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => uart_tx_fifo_consume(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => uart_tx_fifo_consume(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => uart_tx_fifo_produce_reg(3 downto 0),
      DIA(1 downto 0) => mgmtsoc_dat_w(7 downto 6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => memdat_10(7 downto 6),
      DOB(1) => storage_reg_0_15_6_9_n_2,
      DOB(0) => storage_reg_0_15_6_9_n_3,
      DOC(1 downto 0) => NLW_storage_reg_0_15_6_9_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_storage_reg_0_15_6_9_DOD_UNCONNECTED(1 downto 0),
      WCLK => clock,
      WE => \uart_tx_fifo_wrport_we__0\
    );
sys_uart_tx_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => '1',
      D => sys_uart_tx_reg_0,
      Q => \^sys_uart_tx\,
      S => \^int_rst\
    );
\uart_enable_storage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_190,
      Q => \uart_enable_storage_reg_n_0_[0]\,
      R => \^int_rst\
    );
\uart_enable_storage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_191,
      Q => \uart_enable_storage_reg_n_0_[1]\,
      R => \^int_rst\
    );
uart_enabled_storage_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_enabled_storage_reg_0,
      Q => \^uart_enabled_storage\,
      R => \^int_rst\
    );
\uart_pending_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_154,
      Q => \^uart_pending_r_reg[0]_0\,
      R => \^int_rst\
    );
\uart_pending_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_189,
      Q => \^uart_pending_r_reg[1]_0\,
      R => \^int_rst\
    );
uart_pending_re_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => csrbank11_ev_pending_re,
      Q => \^uart_pending_re\,
      R => \^int_rst\
    );
\uart_phy_rx_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => uart_phy_rx_count_reg(0),
      O => uart_phy_rx_count_rs232phy_rs232phyrx_next_value0(0)
    );
\uart_phy_rx_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => uart_phy_rx_count_reg(0),
      I1 => uart_phy_rx_count_reg(1),
      O => uart_phy_rx_count_rs232phy_rs232phyrx_next_value0(1)
    );
\uart_phy_rx_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => uart_phy_rx_count_reg(2),
      I1 => uart_phy_rx_count_reg(1),
      I2 => uart_phy_rx_count_reg(0),
      O => uart_phy_rx_count_rs232phy_rs232phyrx_next_value0(2)
    );
\uart_phy_rx_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => uart_phy_rx_count_reg(3),
      I1 => uart_phy_rx_count_reg(0),
      I2 => uart_phy_rx_count_reg(1),
      I3 => uart_phy_rx_count_reg(2),
      O => uart_phy_rx_count_rs232phy_rs232phyrx_next_value0(3)
    );
\uart_phy_rx_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => uart_phy_rx_tick,
      D => uart_phy_rx_count_rs232phy_rs232phyrx_next_value0(0),
      Q => uart_phy_rx_count_reg(0),
      R => p_27_in
    );
\uart_phy_rx_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => uart_phy_rx_tick,
      D => uart_phy_rx_count_rs232phy_rs232phyrx_next_value0(1),
      Q => uart_phy_rx_count_reg(1),
      R => p_27_in
    );
\uart_phy_rx_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => uart_phy_rx_tick,
      D => uart_phy_rx_count_rs232phy_rs232phyrx_next_value0(2),
      Q => uart_phy_rx_count_reg(2),
      R => p_27_in
    );
\uart_phy_rx_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => uart_phy_rx_tick,
      D => uart_phy_rx_count_rs232phy_rs232phyrx_next_value0(3),
      Q => uart_phy_rx_count_reg(3),
      R => p_27_in
    );
\uart_phy_rx_data[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => uart_phy_rx_tick,
      I1 => \^rs232phy_rs232phyrx_state\,
      O => uart_phy_rx_data
    );
\uart_phy_rx_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => uart_phy_rx_data,
      D => uart_phy_rx_data_rs232phy_rs232phyrx_next_value1(0),
      Q => \uart_phy_rx_data_reg_n_0_[0]\,
      R => '0'
    );
\uart_phy_rx_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => uart_phy_rx_data,
      D => uart_phy_rx_data_rs232phy_rs232phyrx_next_value1(1),
      Q => uart_phy_rx_data_rs232phy_rs232phyrx_next_value1(0),
      R => '0'
    );
\uart_phy_rx_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => uart_phy_rx_data,
      D => uart_phy_rx_data_rs232phy_rs232phyrx_next_value1(2),
      Q => uart_phy_rx_data_rs232phy_rs232phyrx_next_value1(1),
      R => '0'
    );
\uart_phy_rx_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => uart_phy_rx_data,
      D => uart_phy_rx_data_rs232phy_rs232phyrx_next_value1(3),
      Q => uart_phy_rx_data_rs232phy_rs232phyrx_next_value1(2),
      R => '0'
    );
\uart_phy_rx_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => uart_phy_rx_data,
      D => uart_phy_rx_data_rs232phy_rs232phyrx_next_value1(4),
      Q => uart_phy_rx_data_rs232phy_rs232phyrx_next_value1(3),
      R => '0'
    );
\uart_phy_rx_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => uart_phy_rx_data,
      D => uart_phy_rx_data_rs232phy_rs232phyrx_next_value1(5),
      Q => uart_phy_rx_data_rs232phy_rs232phyrx_next_value1(4),
      R => '0'
    );
\uart_phy_rx_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => uart_phy_rx_data,
      D => uart_phy_rx_data_rs232phy_rs232phyrx_next_value1(6),
      Q => uart_phy_rx_data_rs232phy_rs232phyrx_next_value1(5),
      R => '0'
    );
\uart_phy_rx_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => uart_phy_rx_data,
      D => \^multiregimpl0_regs1\,
      Q => uart_phy_rx_data_rs232phy_rs232phyrx_next_value1(6),
      R => '0'
    );
\uart_phy_rx_phase[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => uart_phy_rx_phase(11),
      O => \uart_phy_rx_phase[11]_i_2_n_0\
    );
\uart_phy_rx_phase[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => uart_phy_rx_phase(9),
      O => \uart_phy_rx_phase[11]_i_3_n_0\
    );
\uart_phy_rx_phase[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => uart_phy_rx_phase(15),
      O => \uart_phy_rx_phase[15]_i_2_n_0\
    );
\uart_phy_rx_phase[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => uart_phy_rx_phase(14),
      O => \uart_phy_rx_phase[15]_i_3_n_0\
    );
\uart_phy_rx_phase[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => uart_phy_rx_phase(13),
      O => \uart_phy_rx_phase[15]_i_4_n_0\
    );
\uart_phy_rx_phase[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => uart_phy_rx_phase(19),
      O => \uart_phy_rx_phase[19]_i_2_n_0\
    );
\uart_phy_rx_phase[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => uart_phy_rx_phase(18),
      O => \uart_phy_rx_phase[19]_i_3_n_0\
    );
\uart_phy_rx_phase[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => uart_phy_rx_phase(17),
      O => \uart_phy_rx_phase[19]_i_4_n_0\
    );
\uart_phy_rx_phase[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => uart_phy_rx_phase(21),
      O => \uart_phy_rx_phase[23]_i_2_n_0\
    );
\uart_phy_rx_phase[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => uart_phy_rx_phase(20),
      O => \uart_phy_rx_phase[23]_i_3_n_0\
    );
\uart_phy_rx_phase[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rs232phy_rs232phyrx_state\,
      O => p_27_in
    );
\uart_phy_rx_phase[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => uart_phy_rx_phase(5),
      O => \uart_phy_rx_phase[7]_i_2_n_0\
    );
\uart_phy_rx_phase_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_rx_phase0(10),
      Q => uart_phy_rx_phase(10),
      R => p_27_in
    );
\uart_phy_rx_phase_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_rx_phase0(11),
      Q => uart_phy_rx_phase(11),
      R => p_27_in
    );
\uart_phy_rx_phase_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \uart_phy_rx_phase_reg[7]_i_1_n_0\,
      CO(3) => \uart_phy_rx_phase_reg[11]_i_1_n_0\,
      CO(2) => \uart_phy_rx_phase_reg[11]_i_1_n_1\,
      CO(1) => \uart_phy_rx_phase_reg[11]_i_1_n_2\,
      CO(0) => \uart_phy_rx_phase_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => uart_phy_rx_phase(11),
      DI(2) => '0',
      DI(1) => uart_phy_rx_phase(9),
      DI(0) => '0',
      O(3 downto 0) => uart_phy_rx_phase0(11 downto 8),
      S(3) => \uart_phy_rx_phase[11]_i_2_n_0\,
      S(2) => uart_phy_rx_phase(10),
      S(1) => \uart_phy_rx_phase[11]_i_3_n_0\,
      S(0) => uart_phy_rx_phase(8)
    );
\uart_phy_rx_phase_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_rx_phase0(12),
      Q => uart_phy_rx_phase(12),
      R => p_27_in
    );
\uart_phy_rx_phase_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_rx_phase0(13),
      Q => uart_phy_rx_phase(13),
      R => p_27_in
    );
\uart_phy_rx_phase_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_rx_phase0(14),
      Q => uart_phy_rx_phase(14),
      R => p_27_in
    );
\uart_phy_rx_phase_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_rx_phase0(15),
      Q => uart_phy_rx_phase(15),
      R => p_27_in
    );
\uart_phy_rx_phase_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \uart_phy_rx_phase_reg[11]_i_1_n_0\,
      CO(3) => \uart_phy_rx_phase_reg[15]_i_1_n_0\,
      CO(2) => \uart_phy_rx_phase_reg[15]_i_1_n_1\,
      CO(1) => \uart_phy_rx_phase_reg[15]_i_1_n_2\,
      CO(0) => \uart_phy_rx_phase_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => uart_phy_rx_phase(15 downto 13),
      DI(0) => '0',
      O(3 downto 0) => uart_phy_rx_phase0(15 downto 12),
      S(3) => \uart_phy_rx_phase[15]_i_2_n_0\,
      S(2) => \uart_phy_rx_phase[15]_i_3_n_0\,
      S(1) => \uart_phy_rx_phase[15]_i_4_n_0\,
      S(0) => uart_phy_rx_phase(12)
    );
\uart_phy_rx_phase_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_rx_phase0(16),
      Q => uart_phy_rx_phase(16),
      R => p_27_in
    );
\uart_phy_rx_phase_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_rx_phase0(17),
      Q => uart_phy_rx_phase(17),
      R => p_27_in
    );
\uart_phy_rx_phase_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_rx_phase0(18),
      Q => uart_phy_rx_phase(18),
      R => p_27_in
    );
\uart_phy_rx_phase_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_rx_phase0(19),
      Q => uart_phy_rx_phase(19),
      R => p_27_in
    );
\uart_phy_rx_phase_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \uart_phy_rx_phase_reg[15]_i_1_n_0\,
      CO(3) => \uart_phy_rx_phase_reg[19]_i_1_n_0\,
      CO(2) => \uart_phy_rx_phase_reg[19]_i_1_n_1\,
      CO(1) => \uart_phy_rx_phase_reg[19]_i_1_n_2\,
      CO(0) => \uart_phy_rx_phase_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => uart_phy_rx_phase(19 downto 17),
      DI(0) => '0',
      O(3 downto 0) => uart_phy_rx_phase0(19 downto 16),
      S(3) => \uart_phy_rx_phase[19]_i_2_n_0\,
      S(2) => \uart_phy_rx_phase[19]_i_3_n_0\,
      S(1) => \uart_phy_rx_phase[19]_i_4_n_0\,
      S(0) => uart_phy_rx_phase(16)
    );
\uart_phy_rx_phase_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_rx_phase0(20),
      Q => uart_phy_rx_phase(20),
      R => p_27_in
    );
\uart_phy_rx_phase_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_rx_phase0(21),
      Q => uart_phy_rx_phase(21),
      R => p_27_in
    );
\uart_phy_rx_phase_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_rx_phase0(22),
      Q => uart_phy_rx_phase(22),
      R => p_27_in
    );
\uart_phy_rx_phase_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_rx_phase0(23),
      Q => uart_phy_rx_phase(23),
      R => p_27_in
    );
\uart_phy_rx_phase_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \uart_phy_rx_phase_reg[19]_i_1_n_0\,
      CO(3) => \uart_phy_rx_phase_reg[23]_i_1_n_0\,
      CO(2) => \uart_phy_rx_phase_reg[23]_i_1_n_1\,
      CO(1) => \uart_phy_rx_phase_reg[23]_i_1_n_2\,
      CO(0) => \uart_phy_rx_phase_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => uart_phy_rx_phase(21 downto 20),
      O(3 downto 0) => uart_phy_rx_phase0(23 downto 20),
      S(3 downto 2) => uart_phy_rx_phase(23 downto 22),
      S(1) => \uart_phy_rx_phase[23]_i_2_n_0\,
      S(0) => \uart_phy_rx_phase[23]_i_3_n_0\
    );
\uart_phy_rx_phase_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_rx_phase0(24),
      Q => uart_phy_rx_phase(24),
      R => p_27_in
    );
\uart_phy_rx_phase_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_rx_phase0(25),
      Q => uart_phy_rx_phase(25),
      R => p_27_in
    );
\uart_phy_rx_phase_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_rx_phase0(26),
      Q => uart_phy_rx_phase(26),
      R => p_27_in
    );
\uart_phy_rx_phase_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_rx_phase0(27),
      Q => uart_phy_rx_phase(27),
      R => p_27_in
    );
\uart_phy_rx_phase_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \uart_phy_rx_phase_reg[23]_i_1_n_0\,
      CO(3) => \uart_phy_rx_phase_reg[27]_i_1_n_0\,
      CO(2) => \uart_phy_rx_phase_reg[27]_i_1_n_1\,
      CO(1) => \uart_phy_rx_phase_reg[27]_i_1_n_2\,
      CO(0) => \uart_phy_rx_phase_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => uart_phy_rx_phase0(27 downto 24),
      S(3 downto 0) => uart_phy_rx_phase(27 downto 24)
    );
\uart_phy_rx_phase_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_rx_phase0(28),
      Q => uart_phy_rx_phase(28),
      R => p_27_in
    );
\uart_phy_rx_phase_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_rx_phase0(29),
      Q => uart_phy_rx_phase(29),
      R => p_27_in
    );
\uart_phy_rx_phase_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_rx_phase0(30),
      Q => uart_phy_rx_phase(30),
      R => p_27_in
    );
\uart_phy_rx_phase_reg[31]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_rx_phase0(31),
      Q => uart_phy_rx_phase(31),
      S => p_27_in
    );
\uart_phy_rx_phase_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \uart_phy_rx_phase_reg[27]_i_1_n_0\,
      CO(3) => \uart_phy_rx_phase_reg[31]_i_2_n_0\,
      CO(2) => \uart_phy_rx_phase_reg[31]_i_2_n_1\,
      CO(1) => \uart_phy_rx_phase_reg[31]_i_2_n_2\,
      CO(0) => \uart_phy_rx_phase_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => uart_phy_rx_phase0(31 downto 28),
      S(3 downto 0) => uart_phy_rx_phase(31 downto 28)
    );
\uart_phy_rx_phase_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_rx_phase0(5),
      Q => uart_phy_rx_phase(5),
      R => p_27_in
    );
\uart_phy_rx_phase_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_rx_phase0(6),
      Q => uart_phy_rx_phase(6),
      R => p_27_in
    );
\uart_phy_rx_phase_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_rx_phase0(7),
      Q => uart_phy_rx_phase(7),
      R => p_27_in
    );
\uart_phy_rx_phase_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \uart_phy_rx_phase_reg[7]_i_1_n_0\,
      CO(2) => \uart_phy_rx_phase_reg[7]_i_1_n_1\,
      CO(1) => \uart_phy_rx_phase_reg[7]_i_1_n_2\,
      CO(0) => \uart_phy_rx_phase_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => uart_phy_rx_phase(5),
      DI(0) => '0',
      O(3 downto 1) => uart_phy_rx_phase0(7 downto 5),
      O(0) => \NLW_uart_phy_rx_phase_reg[7]_i_1_O_UNCONNECTED\(0),
      S(3 downto 2) => uart_phy_rx_phase(7 downto 6),
      S(1) => \uart_phy_rx_phase[7]_i_2_n_0\,
      S(0) => '0'
    );
\uart_phy_rx_phase_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_rx_phase0(8),
      Q => uart_phy_rx_phase(8),
      R => p_27_in
    );
\uart_phy_rx_phase_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_rx_phase0(9),
      Q => uart_phy_rx_phase(9),
      R => p_27_in
    );
uart_phy_rx_rx_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \^multiregimpl0_regs1\,
      Q => uart_phy_rx_rx_d,
      R => \^int_rst\
    );
uart_phy_rx_tick_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \uart_phy_rx_phase0__0\(32),
      I1 => \^rs232phy_rs232phyrx_state\,
      I2 => \^int_rst\,
      O => uart_phy_rx_tick_i_1_n_0
    );
uart_phy_rx_tick_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_rx_tick_i_1_n_0,
      Q => uart_phy_rx_tick,
      R => '0'
    );
uart_phy_rx_tick_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => \uart_phy_rx_phase_reg[31]_i_2_n_0\,
      CO(3 downto 1) => NLW_uart_phy_rx_tick_reg_i_2_CO_UNCONNECTED(3 downto 1),
      CO(0) => \uart_phy_rx_phase0__0\(32),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_uart_phy_rx_tick_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\uart_phy_tx_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => uart_phy_tx_count_reg(0),
      O => uart_phy_tx_count_rs232phy_rs232phytx_next_value0(0)
    );
\uart_phy_tx_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => uart_phy_tx_count_reg(0),
      I1 => uart_phy_tx_count_reg(1),
      O => uart_phy_tx_count_rs232phy_rs232phytx_next_value0(1)
    );
\uart_phy_tx_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => uart_phy_tx_count_reg(2),
      I1 => uart_phy_tx_count_reg(1),
      I2 => uart_phy_tx_count_reg(0),
      O => uart_phy_tx_count_rs232phy_rs232phytx_next_value0(2)
    );
\uart_phy_tx_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => uart_phy_tx_count_reg(3),
      I1 => uart_phy_tx_count_reg(0),
      I2 => uart_phy_tx_count_reg(1),
      I3 => uart_phy_tx_count_reg(2),
      O => uart_phy_tx_count_rs232phy_rs232phytx_next_value0(3)
    );
\uart_phy_tx_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^uart_phy_tx_tick_reg_0\(0),
      D => uart_phy_tx_count_rs232phy_rs232phytx_next_value0(0),
      Q => uart_phy_tx_count_reg(0),
      R => p_23_in
    );
\uart_phy_tx_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^uart_phy_tx_tick_reg_0\(0),
      D => uart_phy_tx_count_rs232phy_rs232phytx_next_value0(1),
      Q => uart_phy_tx_count_reg(1),
      R => p_23_in
    );
\uart_phy_tx_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^uart_phy_tx_tick_reg_0\(0),
      D => uart_phy_tx_count_rs232phy_rs232phytx_next_value0(2),
      Q => uart_phy_tx_count_reg(2),
      R => p_23_in
    );
\uart_phy_tx_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^uart_phy_tx_tick_reg_0\(0),
      D => uart_phy_tx_count_rs232phy_rs232phytx_next_value0(3),
      Q => uart_phy_tx_count_reg(3),
      R => p_23_in
    );
\uart_phy_tx_data[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \uart_phy_tx_data_reg_n_0_[1]\,
      I1 => \^rs232phy_rs232phytx_state\,
      I2 => memdat_1(0),
      O => uart_phy_tx_data_rs232phy_rs232phytx_next_value2(0)
    );
\uart_phy_tx_data[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \uart_phy_tx_data_reg_n_0_[2]\,
      I1 => \^rs232phy_rs232phytx_state\,
      I2 => memdat_1(1),
      O => uart_phy_tx_data_rs232phy_rs232phytx_next_value2(1)
    );
\uart_phy_tx_data[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \uart_phy_tx_data_reg_n_0_[3]\,
      I1 => \^rs232phy_rs232phytx_state\,
      I2 => memdat_1(2),
      O => uart_phy_tx_data_rs232phy_rs232phytx_next_value2(2)
    );
\uart_phy_tx_data[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \uart_phy_tx_data_reg_n_0_[4]\,
      I1 => \^rs232phy_rs232phytx_state\,
      I2 => memdat_1(3),
      O => uart_phy_tx_data_rs232phy_rs232phytx_next_value2(3)
    );
\uart_phy_tx_data[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \uart_phy_tx_data_reg_n_0_[5]\,
      I1 => \^rs232phy_rs232phytx_state\,
      I2 => memdat_1(4),
      O => uart_phy_tx_data_rs232phy_rs232phytx_next_value2(4)
    );
\uart_phy_tx_data[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \uart_phy_tx_data_reg_n_0_[6]\,
      I1 => \^rs232phy_rs232phytx_state\,
      I2 => memdat_1(5),
      O => uart_phy_tx_data_rs232phy_rs232phytx_next_value2(5)
    );
\uart_phy_tx_data[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^uart_phy_tx_tick_reg_0\(0),
      I1 => \^rs232phy_rs232phytx_state\,
      I2 => \^uart_tx_fifo_readable\,
      O => uart_phy_tx_data1_in0
    );
\uart_phy_tx_data[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \uart_phy_tx_data_reg_n_0_[7]\,
      I1 => \^rs232phy_rs232phytx_state\,
      I2 => memdat_1(6),
      O => uart_phy_tx_data_rs232phy_rs232phytx_next_value2(6)
    );
\uart_phy_tx_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE2AAE2"
    )
        port map (
      I0 => \uart_phy_tx_data_reg_n_0_[7]\,
      I1 => \^uart_tx_fifo_readable\,
      I2 => memdat_1(7),
      I3 => \^rs232phy_rs232phytx_state\,
      I4 => \^uart_phy_tx_tick_reg_0\(0),
      O => \uart_phy_tx_data[7]_i_1_n_0\
    );
\uart_phy_tx_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => uart_phy_tx_data1_in0,
      D => uart_phy_tx_data_rs232phy_rs232phytx_next_value2(0),
      Q => \uart_phy_tx_data_reg[0]_0\,
      R => '0'
    );
\uart_phy_tx_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => uart_phy_tx_data1_in0,
      D => uart_phy_tx_data_rs232phy_rs232phytx_next_value2(1),
      Q => \uart_phy_tx_data_reg_n_0_[1]\,
      R => '0'
    );
\uart_phy_tx_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => uart_phy_tx_data1_in0,
      D => uart_phy_tx_data_rs232phy_rs232phytx_next_value2(2),
      Q => \uart_phy_tx_data_reg_n_0_[2]\,
      R => '0'
    );
\uart_phy_tx_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => uart_phy_tx_data1_in0,
      D => uart_phy_tx_data_rs232phy_rs232phytx_next_value2(3),
      Q => \uart_phy_tx_data_reg_n_0_[3]\,
      R => '0'
    );
\uart_phy_tx_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => uart_phy_tx_data1_in0,
      D => uart_phy_tx_data_rs232phy_rs232phytx_next_value2(4),
      Q => \uart_phy_tx_data_reg_n_0_[4]\,
      R => '0'
    );
\uart_phy_tx_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => uart_phy_tx_data1_in0,
      D => uart_phy_tx_data_rs232phy_rs232phytx_next_value2(5),
      Q => \uart_phy_tx_data_reg_n_0_[5]\,
      R => '0'
    );
\uart_phy_tx_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => uart_phy_tx_data1_in0,
      D => uart_phy_tx_data_rs232phy_rs232phytx_next_value2(6),
      Q => \uart_phy_tx_data_reg_n_0_[6]\,
      R => '0'
    );
\uart_phy_tx_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \uart_phy_tx_data[7]_i_1_n_0\,
      Q => \uart_phy_tx_data_reg_n_0_[7]\,
      R => '0'
    );
\uart_phy_tx_phase[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => uart_phy_tx_phase(11),
      O => \uart_phy_tx_phase[11]_i_2_n_0\
    );
\uart_phy_tx_phase[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => uart_phy_tx_phase(9),
      O => \uart_phy_tx_phase[11]_i_3_n_0\
    );
\uart_phy_tx_phase[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => uart_phy_tx_phase(15),
      O => \uart_phy_tx_phase[15]_i_2_n_0\
    );
\uart_phy_tx_phase[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => uart_phy_tx_phase(14),
      O => \uart_phy_tx_phase[15]_i_3_n_0\
    );
\uart_phy_tx_phase[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => uart_phy_tx_phase(13),
      O => \uart_phy_tx_phase[15]_i_4_n_0\
    );
\uart_phy_tx_phase[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => uart_phy_tx_phase(19),
      O => \uart_phy_tx_phase[19]_i_2_n_0\
    );
\uart_phy_tx_phase[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => uart_phy_tx_phase(18),
      O => \uart_phy_tx_phase[19]_i_3_n_0\
    );
\uart_phy_tx_phase[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => uart_phy_tx_phase(17),
      O => \uart_phy_tx_phase[19]_i_4_n_0\
    );
\uart_phy_tx_phase[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => uart_phy_tx_phase(21),
      O => \uart_phy_tx_phase[23]_i_2_n_0\
    );
\uart_phy_tx_phase[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => uart_phy_tx_phase(20),
      O => \uart_phy_tx_phase[23]_i_3_n_0\
    );
\uart_phy_tx_phase[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rs232phy_rs232phytx_state\,
      O => p_23_in
    );
\uart_phy_tx_phase[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => uart_phy_tx_phase(5),
      O => \uart_phy_tx_phase[7]_i_2_n_0\
    );
\uart_phy_tx_phase_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_tx_phase0(10),
      Q => uart_phy_tx_phase(10),
      R => p_23_in
    );
\uart_phy_tx_phase_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_tx_phase0(11),
      Q => uart_phy_tx_phase(11),
      S => p_23_in
    );
\uart_phy_tx_phase_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \uart_phy_tx_phase_reg[7]_i_1_n_0\,
      CO(3) => \uart_phy_tx_phase_reg[11]_i_1_n_0\,
      CO(2) => \uart_phy_tx_phase_reg[11]_i_1_n_1\,
      CO(1) => \uart_phy_tx_phase_reg[11]_i_1_n_2\,
      CO(0) => \uart_phy_tx_phase_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => uart_phy_tx_phase(11),
      DI(2) => '0',
      DI(1) => uart_phy_tx_phase(9),
      DI(0) => '0',
      O(3 downto 0) => uart_phy_tx_phase0(11 downto 8),
      S(3) => \uart_phy_tx_phase[11]_i_2_n_0\,
      S(2) => uart_phy_tx_phase(10),
      S(1) => \uart_phy_tx_phase[11]_i_3_n_0\,
      S(0) => uart_phy_tx_phase(8)
    );
\uart_phy_tx_phase_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_tx_phase0(12),
      Q => uart_phy_tx_phase(12),
      R => p_23_in
    );
\uart_phy_tx_phase_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_tx_phase0(13),
      Q => uart_phy_tx_phase(13),
      S => p_23_in
    );
\uart_phy_tx_phase_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_tx_phase0(14),
      Q => uart_phy_tx_phase(14),
      S => p_23_in
    );
\uart_phy_tx_phase_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_tx_phase0(15),
      Q => uart_phy_tx_phase(15),
      S => p_23_in
    );
\uart_phy_tx_phase_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \uart_phy_tx_phase_reg[11]_i_1_n_0\,
      CO(3) => \uart_phy_tx_phase_reg[15]_i_1_n_0\,
      CO(2) => \uart_phy_tx_phase_reg[15]_i_1_n_1\,
      CO(1) => \uart_phy_tx_phase_reg[15]_i_1_n_2\,
      CO(0) => \uart_phy_tx_phase_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => uart_phy_tx_phase(15 downto 13),
      DI(0) => '0',
      O(3 downto 0) => uart_phy_tx_phase0(15 downto 12),
      S(3) => \uart_phy_tx_phase[15]_i_2_n_0\,
      S(2) => \uart_phy_tx_phase[15]_i_3_n_0\,
      S(1) => \uart_phy_tx_phase[15]_i_4_n_0\,
      S(0) => uart_phy_tx_phase(12)
    );
\uart_phy_tx_phase_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_tx_phase0(16),
      Q => uart_phy_tx_phase(16),
      R => p_23_in
    );
\uart_phy_tx_phase_reg[17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_tx_phase0(17),
      Q => uart_phy_tx_phase(17),
      S => p_23_in
    );
\uart_phy_tx_phase_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_tx_phase0(18),
      Q => uart_phy_tx_phase(18),
      S => p_23_in
    );
\uart_phy_tx_phase_reg[19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_tx_phase0(19),
      Q => uart_phy_tx_phase(19),
      S => p_23_in
    );
\uart_phy_tx_phase_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \uart_phy_tx_phase_reg[15]_i_1_n_0\,
      CO(3) => \uart_phy_tx_phase_reg[19]_i_1_n_0\,
      CO(2) => \uart_phy_tx_phase_reg[19]_i_1_n_1\,
      CO(1) => \uart_phy_tx_phase_reg[19]_i_1_n_2\,
      CO(0) => \uart_phy_tx_phase_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => uart_phy_tx_phase(19 downto 17),
      DI(0) => '0',
      O(3 downto 0) => uart_phy_tx_phase0(19 downto 16),
      S(3) => \uart_phy_tx_phase[19]_i_2_n_0\,
      S(2) => \uart_phy_tx_phase[19]_i_3_n_0\,
      S(1) => \uart_phy_tx_phase[19]_i_4_n_0\,
      S(0) => uart_phy_tx_phase(16)
    );
\uart_phy_tx_phase_reg[20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_tx_phase0(20),
      Q => uart_phy_tx_phase(20),
      S => p_23_in
    );
\uart_phy_tx_phase_reg[21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_tx_phase0(21),
      Q => uart_phy_tx_phase(21),
      S => p_23_in
    );
\uart_phy_tx_phase_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_tx_phase0(22),
      Q => uart_phy_tx_phase(22),
      R => p_23_in
    );
\uart_phy_tx_phase_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_tx_phase0(23),
      Q => uart_phy_tx_phase(23),
      R => p_23_in
    );
\uart_phy_tx_phase_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \uart_phy_tx_phase_reg[19]_i_1_n_0\,
      CO(3) => \uart_phy_tx_phase_reg[23]_i_1_n_0\,
      CO(2) => \uart_phy_tx_phase_reg[23]_i_1_n_1\,
      CO(1) => \uart_phy_tx_phase_reg[23]_i_1_n_2\,
      CO(0) => \uart_phy_tx_phase_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => uart_phy_tx_phase(21 downto 20),
      O(3 downto 0) => uart_phy_tx_phase0(23 downto 20),
      S(3 downto 2) => uart_phy_tx_phase(23 downto 22),
      S(1) => \uart_phy_tx_phase[23]_i_2_n_0\,
      S(0) => \uart_phy_tx_phase[23]_i_3_n_0\
    );
\uart_phy_tx_phase_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_tx_phase0(24),
      Q => uart_phy_tx_phase(24),
      R => p_23_in
    );
\uart_phy_tx_phase_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_tx_phase0(25),
      Q => uart_phy_tx_phase(25),
      R => p_23_in
    );
\uart_phy_tx_phase_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_tx_phase0(26),
      Q => uart_phy_tx_phase(26),
      R => p_23_in
    );
\uart_phy_tx_phase_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_tx_phase0(27),
      Q => uart_phy_tx_phase(27),
      R => p_23_in
    );
\uart_phy_tx_phase_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \uart_phy_tx_phase_reg[23]_i_1_n_0\,
      CO(3) => \uart_phy_tx_phase_reg[27]_i_1_n_0\,
      CO(2) => \uart_phy_tx_phase_reg[27]_i_1_n_1\,
      CO(1) => \uart_phy_tx_phase_reg[27]_i_1_n_2\,
      CO(0) => \uart_phy_tx_phase_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => uart_phy_tx_phase0(27 downto 24),
      S(3 downto 0) => uart_phy_tx_phase(27 downto 24)
    );
\uart_phy_tx_phase_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_tx_phase0(28),
      Q => uart_phy_tx_phase(28),
      R => p_23_in
    );
\uart_phy_tx_phase_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_tx_phase0(29),
      Q => uart_phy_tx_phase(29),
      R => p_23_in
    );
\uart_phy_tx_phase_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_tx_phase0(30),
      Q => uart_phy_tx_phase(30),
      R => p_23_in
    );
\uart_phy_tx_phase_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_tx_phase0(31),
      Q => uart_phy_tx_phase(31),
      R => p_23_in
    );
\uart_phy_tx_phase_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \uart_phy_tx_phase_reg[27]_i_1_n_0\,
      CO(3) => \uart_phy_tx_phase_reg[31]_i_2_n_0\,
      CO(2) => \uart_phy_tx_phase_reg[31]_i_2_n_1\,
      CO(1) => \uart_phy_tx_phase_reg[31]_i_2_n_2\,
      CO(0) => \uart_phy_tx_phase_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => uart_phy_tx_phase0(31 downto 28),
      S(3 downto 0) => uart_phy_tx_phase(31 downto 28)
    );
\uart_phy_tx_phase_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_tx_phase0(5),
      Q => uart_phy_tx_phase(5),
      S => p_23_in
    );
\uart_phy_tx_phase_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_tx_phase0(6),
      Q => uart_phy_tx_phase(6),
      R => p_23_in
    );
\uart_phy_tx_phase_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_tx_phase0(7),
      Q => uart_phy_tx_phase(7),
      R => p_23_in
    );
\uart_phy_tx_phase_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \uart_phy_tx_phase_reg[7]_i_1_n_0\,
      CO(2) => \uart_phy_tx_phase_reg[7]_i_1_n_1\,
      CO(1) => \uart_phy_tx_phase_reg[7]_i_1_n_2\,
      CO(0) => \uart_phy_tx_phase_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => uart_phy_tx_phase(5),
      DI(0) => '0',
      O(3 downto 1) => uart_phy_tx_phase0(7 downto 5),
      O(0) => \NLW_uart_phy_tx_phase_reg[7]_i_1_O_UNCONNECTED\(0),
      S(3 downto 2) => uart_phy_tx_phase(7 downto 6),
      S(1) => \uart_phy_tx_phase[7]_i_2_n_0\,
      S(0) => '0'
    );
\uart_phy_tx_phase_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_tx_phase0(8),
      Q => uart_phy_tx_phase(8),
      R => p_23_in
    );
\uart_phy_tx_phase_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_tx_phase0(9),
      Q => uart_phy_tx_phase(9),
      S => p_23_in
    );
uart_phy_tx_tick_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \uart_phy_tx_phase0__0\(32),
      I1 => \^rs232phy_rs232phytx_state\,
      I2 => \^int_rst\,
      O => uart_phy_tx_tick_i_1_n_0
    );
uart_phy_tx_tick_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_phy_tx_tick_i_1_n_0,
      Q => \^uart_phy_tx_tick_reg_0\(0),
      R => '0'
    );
uart_phy_tx_tick_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => \uart_phy_tx_phase_reg[31]_i_2_n_0\,
      CO(3 downto 1) => NLW_uart_phy_tx_tick_reg_i_2_CO_UNCONNECTED(3 downto 1),
      CO(0) => \uart_phy_tx_phase0__0\(32),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_uart_phy_tx_tick_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\uart_rx_fifo_consume[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => uart_rx_fifo_consume(0),
      O => \uart_rx_fifo_consume[0]_i_1_n_0\
    );
\uart_rx_fifo_consume[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => uart_rx_fifo_consume(0),
      I1 => uart_rx_fifo_consume(1),
      O => \uart_rx_fifo_consume[1]_i_1_n_0\
    );
\uart_rx_fifo_consume[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => uart_rx_fifo_consume(2),
      I1 => uart_rx_fifo_consume(1),
      I2 => uart_rx_fifo_consume(0),
      O => \uart_rx_fifo_consume[2]_i_1_n_0\
    );
\uart_rx_fifo_consume[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => uart_rx_fifo_consume(3),
      I1 => uart_rx_fifo_consume(0),
      I2 => uart_rx_fifo_consume(1),
      I3 => uart_rx_fifo_consume(2),
      O => \uart_rx_fifo_consume[3]_i_1_n_0\
    );
\uart_rx_fifo_consume_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^uart_rx_fifo_rdport_re\,
      D => \uart_rx_fifo_consume[0]_i_1_n_0\,
      Q => uart_rx_fifo_consume(0),
      R => \^int_rst\
    );
\uart_rx_fifo_consume_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^uart_rx_fifo_rdport_re\,
      D => \uart_rx_fifo_consume[1]_i_1_n_0\,
      Q => uart_rx_fifo_consume(1),
      R => \^int_rst\
    );
\uart_rx_fifo_consume_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^uart_rx_fifo_rdport_re\,
      D => \uart_rx_fifo_consume[2]_i_1_n_0\,
      Q => uart_rx_fifo_consume(2),
      R => \^int_rst\
    );
\uart_rx_fifo_consume_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^uart_rx_fifo_rdport_re\,
      D => \uart_rx_fifo_consume[3]_i_1_n_0\,
      Q => uart_rx_fifo_consume(3),
      R => \^int_rst\
    );
\uart_rx_fifo_level0[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => uart_rx_fifo_level0_reg(0),
      O => \uart_rx_fifo_level0[0]_i_1_n_0\
    );
\uart_rx_fifo_level0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \uart_rx_fifo_wrport_we__0\,
      I1 => uart_rx_fifo_level0_reg(0),
      I2 => uart_rx_fifo_level0_reg(1),
      O => \uart_rx_fifo_level0[1]_i_1_n_0\
    );
\uart_rx_fifo_level0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA9AAAAA55"
    )
        port map (
      I0 => uart_rx_fifo_level0_reg(2),
      I1 => \^rs232phy_rs232phyrx_state_reg_0\,
      I2 => \^multiregimpl0_regs1\,
      I3 => uart_rx_fifo_level0_reg(0),
      I4 => uart_rx_fifo_level0_reg(1),
      I5 => \uart_rx_fifo_wrport_we__0\,
      O => \uart_rx_fifo_level0[2]_i_1_n_0\
    );
\uart_rx_fifo_level0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F8080FEFE0301"
    )
        port map (
      I0 => \uart_rx_fifo_level0[4]_i_3_n_0\,
      I1 => uart_rx_fifo_level0_reg(0),
      I2 => uart_rx_fifo_level0_reg(1),
      I3 => uart_rx_fifo_level0_reg(4),
      I4 => uart_rx_fifo_level0_reg(3),
      I5 => uart_rx_fifo_level0_reg(2),
      O => \uart_rx_fifo_level0[3]_i_1_n_0\
    );
\uart_rx_fifo_level0[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \uart_rx_fifo_wrport_we__0\,
      I1 => \^uart_rx_fifo_rdport_re\,
      O => \uart_rx_fifo_level0[4]_i_1_n_0\
    );
\uart_rx_fifo_level0[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FF00FF00FC01"
    )
        port map (
      I0 => \uart_rx_fifo_level0[4]_i_3_n_0\,
      I1 => uart_rx_fifo_level0_reg(0),
      I2 => uart_rx_fifo_level0_reg(1),
      I3 => uart_rx_fifo_level0_reg(4),
      I4 => uart_rx_fifo_level0_reg(2),
      I5 => uart_rx_fifo_level0_reg(3),
      O => \uart_rx_fifo_level0[4]_i_2_n_0\
    );
\uart_rx_fifo_level0[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multiregimpl0_regs1\,
      I1 => \^rs232phy_rs232phyrx_state_reg_0\,
      O => \uart_rx_fifo_level0[4]_i_3_n_0\
    );
\uart_rx_fifo_level0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \uart_rx_fifo_level0[4]_i_1_n_0\,
      D => \uart_rx_fifo_level0[0]_i_1_n_0\,
      Q => uart_rx_fifo_level0_reg(0),
      R => \^int_rst\
    );
\uart_rx_fifo_level0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \uart_rx_fifo_level0[4]_i_1_n_0\,
      D => \uart_rx_fifo_level0[1]_i_1_n_0\,
      Q => uart_rx_fifo_level0_reg(1),
      R => \^int_rst\
    );
\uart_rx_fifo_level0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \uart_rx_fifo_level0[4]_i_1_n_0\,
      D => \uart_rx_fifo_level0[2]_i_1_n_0\,
      Q => uart_rx_fifo_level0_reg(2),
      R => \^int_rst\
    );
\uart_rx_fifo_level0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \uart_rx_fifo_level0[4]_i_1_n_0\,
      D => \uart_rx_fifo_level0[3]_i_1_n_0\,
      Q => uart_rx_fifo_level0_reg(3),
      R => \^int_rst\
    );
\uart_rx_fifo_level0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \uart_rx_fifo_level0[4]_i_1_n_0\,
      D => \uart_rx_fifo_level0[4]_i_2_n_0\,
      Q => uart_rx_fifo_level0_reg(4),
      R => \^int_rst\
    );
\uart_rx_fifo_produce[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => uart_rx_fifo_produce_reg(0),
      O => p_0_in_0(0)
    );
\uart_rx_fifo_produce[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => uart_rx_fifo_produce_reg(0),
      I1 => uart_rx_fifo_produce_reg(1),
      O => p_0_in_0(1)
    );
\uart_rx_fifo_produce[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => uart_rx_fifo_produce_reg(2),
      I1 => uart_rx_fifo_produce_reg(1),
      I2 => uart_rx_fifo_produce_reg(0),
      O => p_0_in_0(2)
    );
\uart_rx_fifo_produce[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => uart_rx_fifo_produce_reg(3),
      I1 => uart_rx_fifo_produce_reg(0),
      I2 => uart_rx_fifo_produce_reg(1),
      I3 => uart_rx_fifo_produce_reg(2),
      O => p_0_in_0(3)
    );
\uart_rx_fifo_produce_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \uart_rx_fifo_wrport_we__0\,
      D => p_0_in_0(0),
      Q => uart_rx_fifo_produce_reg(0),
      R => \^int_rst\
    );
\uart_rx_fifo_produce_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \uart_rx_fifo_wrport_we__0\,
      D => p_0_in_0(1),
      Q => uart_rx_fifo_produce_reg(1),
      R => \^int_rst\
    );
\uart_rx_fifo_produce_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \uart_rx_fifo_wrport_we__0\,
      D => p_0_in_0(2),
      Q => uart_rx_fifo_produce_reg(2),
      R => \^int_rst\
    );
\uart_rx_fifo_produce_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \uart_rx_fifo_wrport_we__0\,
      D => p_0_in_0(3),
      Q => uart_rx_fifo_produce_reg(3),
      R => \^int_rst\
    );
uart_rx_fifo_readable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_rx_fifo_readable_reg_0,
      Q => \^uart_rx_fifo_readable\,
      R => \^int_rst\
    );
uart_rx_pending_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_rx_pending_reg_0,
      Q => \^uart_pending_status_reg\(1),
      R => \^int_rst\
    );
uart_rx_trigger_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \^uart_rx_fifo_readable\,
      Q => uart_rx_trigger_d,
      R => \^int_rst\
    );
\uart_tx_fifo_consume[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => uart_tx_fifo_consume(0),
      O => \uart_tx_fifo_consume[0]_i_1_n_0\
    );
\uart_tx_fifo_consume[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => uart_tx_fifo_consume(0),
      I1 => uart_tx_fifo_consume(1),
      O => \uart_tx_fifo_consume[1]_i_1_n_0\
    );
\uart_tx_fifo_consume[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => uart_tx_fifo_consume(2),
      I1 => uart_tx_fifo_consume(1),
      I2 => uart_tx_fifo_consume(0),
      O => \uart_tx_fifo_consume[2]_i_1_n_0\
    );
\uart_tx_fifo_consume[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => uart_tx_fifo_consume(3),
      I1 => uart_tx_fifo_consume(0),
      I2 => uart_tx_fifo_consume(1),
      I3 => uart_tx_fifo_consume(2),
      O => \uart_tx_fifo_consume[3]_i_1_n_0\
    );
\uart_tx_fifo_consume_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^uart_tx_fifo_syncfifo_re\,
      D => \uart_tx_fifo_consume[0]_i_1_n_0\,
      Q => uart_tx_fifo_consume(0),
      R => \^int_rst\
    );
\uart_tx_fifo_consume_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^uart_tx_fifo_syncfifo_re\,
      D => \uart_tx_fifo_consume[1]_i_1_n_0\,
      Q => uart_tx_fifo_consume(1),
      R => \^int_rst\
    );
\uart_tx_fifo_consume_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^uart_tx_fifo_syncfifo_re\,
      D => \uart_tx_fifo_consume[2]_i_1_n_0\,
      Q => uart_tx_fifo_consume(2),
      R => \^int_rst\
    );
\uart_tx_fifo_consume_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \^uart_tx_fifo_syncfifo_re\,
      D => \uart_tx_fifo_consume[3]_i_1_n_0\,
      Q => uart_tx_fifo_consume(3),
      R => \^int_rst\
    );
\uart_tx_fifo_level0[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => uart_tx_fifo_level0_reg(0),
      O => \uart_tx_fifo_level0[0]_i_1_n_0\
    );
\uart_tx_fifo_level0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_246,
      D => \uart_tx_fifo_level0[0]_i_1_n_0\,
      Q => uart_tx_fifo_level0_reg(0),
      R => \^int_rst\
    );
\uart_tx_fifo_level0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_246,
      D => VexRiscv_n_251,
      Q => uart_tx_fifo_level0_reg(1),
      R => \^int_rst\
    );
\uart_tx_fifo_level0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_246,
      D => VexRiscv_n_250,
      Q => uart_tx_fifo_level0_reg(2),
      R => \^int_rst\
    );
\uart_tx_fifo_level0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_246,
      D => VexRiscv_n_249,
      Q => uart_tx_fifo_level0_reg(3),
      R => \^int_rst\
    );
\uart_tx_fifo_level0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => VexRiscv_n_246,
      D => VexRiscv_n_248,
      Q => uart_tx_fifo_level0_reg(4),
      R => \^int_rst\
    );
\uart_tx_fifo_produce[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => uart_tx_fifo_produce_reg(0),
      O => \p_0_in__1\(0)
    );
\uart_tx_fifo_produce[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => uart_tx_fifo_produce_reg(0),
      I1 => uart_tx_fifo_produce_reg(1),
      O => \p_0_in__1\(1)
    );
\uart_tx_fifo_produce[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => uart_tx_fifo_produce_reg(2),
      I1 => uart_tx_fifo_produce_reg(1),
      I2 => uart_tx_fifo_produce_reg(0),
      O => \p_0_in__1\(2)
    );
\uart_tx_fifo_produce[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => uart_tx_fifo_produce_reg(3),
      I1 => uart_tx_fifo_produce_reg(0),
      I2 => uart_tx_fifo_produce_reg(1),
      I3 => uart_tx_fifo_produce_reg(2),
      O => \p_0_in__1\(3)
    );
\uart_tx_fifo_produce_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \uart_tx_fifo_wrport_we__0\,
      D => \p_0_in__1\(0),
      Q => uart_tx_fifo_produce_reg(0),
      R => \^int_rst\
    );
\uart_tx_fifo_produce_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \uart_tx_fifo_wrport_we__0\,
      D => \p_0_in__1\(1),
      Q => uart_tx_fifo_produce_reg(1),
      R => \^int_rst\
    );
\uart_tx_fifo_produce_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \uart_tx_fifo_wrport_we__0\,
      D => \p_0_in__1\(2),
      Q => uart_tx_fifo_produce_reg(2),
      R => \^int_rst\
    );
\uart_tx_fifo_produce_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \uart_tx_fifo_wrport_we__0\,
      D => \p_0_in__1\(3),
      Q => uart_tx_fifo_produce_reg(3),
      R => \^int_rst\
    );
uart_tx_fifo_readable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_tx_fifo_readable_reg_0,
      Q => \^uart_tx_fifo_readable\,
      R => \^int_rst\
    );
uart_tx_pending_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_tx_pending_reg_0,
      Q => \^uart_pending_status_reg\(0),
      R => \^int_rst\
    );
uart_tx_trigger_d_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => uart_tx_fifo_level0_reg(0),
      I1 => uart_tx_fifo_level0_reg(1),
      I2 => uart_tx_fifo_level0_reg(4),
      I3 => uart_tx_fifo_level0_reg(2),
      I4 => uart_tx_fifo_level0_reg(3),
      O => uart_tx_fifo_syncfifo_writable
    );
uart_tx_trigger_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uart_tx_fifo_syncfifo_writable,
      Q => uart_tx_trigger_d,
      R => \^int_rst\
    );
uartwishbonebridge_rs232phyrx_state_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \^uartwishbonebridge_rs232phyrx_state\,
      I1 => dbg_uart_rx_tick,
      I2 => dbg_uart_rx_count_reg(0),
      I3 => dbg_uart_rx_count_reg(3),
      I4 => dbg_uart_rx_count_reg(1),
      I5 => dbg_uart_rx_count_reg(2),
      O => uartwishbonebridge_rs232phyrx_state_reg_0
    );
uartwishbonebridge_rs232phyrx_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uartwishbonebridge_rs232phyrx_state_reg_1,
      Q => \^uartwishbonebridge_rs232phyrx_state\,
      R => \^int_rst\
    );
uartwishbonebridge_rs232phytx_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => uartwishbonebridge_rs232phytx_state_reg_0,
      Q => \^uartwishbonebridge_rs232phytx_state\,
      R => \^int_rst\
    );
\uartwishbonebridge_state[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \uartwishbonebridge_state[0]_i_2_n_0\,
      I1 => \uartwishbonebridge_state[2]_i_4_n_0\,
      O => \uartwishbonebridge_state[0]_i_1_n_0\
    );
\uartwishbonebridge_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00FFFFAABF0000"
    )
        port map (
      I0 => \uartwishbonebridge_state[1]_i_3_n_0\,
      I1 => \^uartwishbonebridge_state\(1),
      I2 => \uartwishbonebridge_state[0]_i_3_n_0\,
      I3 => \^uartwishbonebridge_state\(2),
      I4 => uartwishbonebridge_next_state,
      I5 => \^uartwishbonebridge_state\(0),
      O => \uartwishbonebridge_state[0]_i_2_n_0\
    );
\uartwishbonebridge_state[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCF9"
    )
        port map (
      I0 => \^dbg_uart_cmd_reg[2]_0\(1),
      I1 => \^dbg_uart_cmd_reg[2]_0\(2),
      I2 => \^dbg_uart_cmd_reg[4]_0\,
      I3 => \^dbg_uart_cmd_reg[2]_0\(0),
      O => \uartwishbonebridge_state[0]_i_3_n_0\
    );
\uartwishbonebridge_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6E6E6E2"
    )
        port map (
      I0 => \^uartwishbonebridge_state\(1),
      I1 => uartwishbonebridge_next_state,
      I2 => \uartwishbonebridge_state[1]_i_2_n_0\,
      I3 => \uartwishbonebridge_state[1]_i_3_n_0\,
      I4 => \^uartwishbonebridge_state\(0),
      I5 => \uartwishbonebridge_state[2]_i_4_n_0\,
      O => \uartwishbonebridge_state[1]_i_1_n_0\
    );
\uartwishbonebridge_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \uartwishbonebridge_state[1]_i_4_n_0\,
      I1 => \^dbg_uart_cmd_reg[2]_0\(0),
      I2 => \^uartwishbonebridge_state\(1),
      I3 => \^uartwishbonebridge_state\(2),
      I4 => \^uartwishbonebridge_state\(0),
      O => \uartwishbonebridge_state[1]_i_2_n_0\
    );
\uartwishbonebridge_state[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^uartwishbonebridge_state\(2),
      I1 => \uartwishbonebridge_state[2]_i_6_n_0\,
      O => \uartwishbonebridge_state[1]_i_3_n_0\
    );
\uartwishbonebridge_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^dbg_uart_cmd_reg[2]_0\(2),
      I1 => dbg_uart_cmd(5),
      I2 => dbg_uart_cmd(6),
      I3 => dbg_uart_cmd(7),
      I4 => dbg_uart_cmd(3),
      I5 => dbg_uart_cmd(4),
      O => \uartwishbonebridge_state[1]_i_4_n_0\
    );
\uartwishbonebridge_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^uartwishbonebridge_state\(2),
      I1 => uartwishbonebridge_next_state,
      I2 => \uartwishbonebridge_state[2]_i_3_n_0\,
      I3 => \uartwishbonebridge_state[2]_i_4_n_0\,
      O => \uartwishbonebridge_state[2]_i_1_n_0\
    );
\uartwishbonebridge_state[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => dbg_uart_length(4),
      I1 => dbg_uart_length(2),
      I2 => dbg_uart_length(0),
      I3 => dbg_uart_length(1),
      I4 => dbg_uart_length(3),
      I5 => dbg_uart_length(5),
      O => \uartwishbonebridge_state[2]_i_10_n_0\
    );
\uartwishbonebridge_state[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => dbg_uart_length(2),
      I1 => dbg_uart_length(0),
      I2 => dbg_uart_length(1),
      I3 => dbg_uart_length(3),
      O => \uartwishbonebridge_state[2]_i_11_n_0\
    );
\uartwishbonebridge_state[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBEEEEEEEEB"
    )
        port map (
      I0 => \uartwishbonebridge_state[2]_i_13_n_0\,
      I1 => dbg_uart_length(3),
      I2 => dbg_uart_length(2),
      I3 => dbg_uart_length(0),
      I4 => dbg_uart_length(1),
      I5 => dbg_uart_words_count(3),
      O => \uartwishbonebridge_state[2]_i_12_n_0\
    );
\uartwishbonebridge_state[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFDEFF7F7BFFDEF"
    )
        port map (
      I0 => dbg_uart_words_count(0),
      I1 => dbg_uart_words_count(2),
      I2 => dbg_uart_length(0),
      I3 => dbg_uart_length(1),
      I4 => dbg_uart_length(2),
      I5 => dbg_uart_words_count(1),
      O => \uartwishbonebridge_state[2]_i_13_n_0\
    );
\uartwishbonebridge_state[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \dbg_uart_data[31]_i_3_n_0\,
      I1 => \uartwishbonebridge_state[2]_i_5_n_0\,
      O => uartwishbonebridge_next_state
    );
\uartwishbonebridge_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF00FF050005030"
    )
        port map (
      I0 => \uartwishbonebridge_state[2]_i_6_n_0\,
      I1 => \uartwishbonebridge_state[2]_i_7_n_0\,
      I2 => \^uartwishbonebridge_state\(1),
      I3 => \^uartwishbonebridge_state\(2),
      I4 => \uartwishbonebridge_state[2]_i_8_n_0\,
      I5 => \^uartwishbonebridge_state\(0),
      O => \uartwishbonebridge_state[2]_i_3_n_0\
    );
\uartwishbonebridge_state[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^int_rst\,
      I1 => \dbg_uart_count[0]_i_4_n_0\,
      O => \uartwishbonebridge_state[2]_i_4_n_0\
    );
\uartwishbonebridge_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAC00000A0A0AAAA"
    )
        port map (
      I0 => \dbg_uart_bytes_count[0]_i_3_n_0\,
      I1 => \^dbg_uart_tx_count_reg[1]_0\,
      I2 => \dbg_uart_words_count[7]_i_4_n_0\,
      I3 => \^uartwishbonebridge_state\(0),
      I4 => \^uartwishbonebridge_state\(1),
      I5 => \^uartwishbonebridge_state\(2),
      O => \uartwishbonebridge_state[2]_i_5_n_0\
    );
\uartwishbonebridge_state[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0820200882000082"
    )
        port map (
      I0 => \uartwishbonebridge_state[2]_i_9_n_0\,
      I1 => dbg_uart_length(6),
      I2 => \uartwishbonebridge_state[2]_i_10_n_0\,
      I3 => dbg_uart_words_count(7),
      I4 => dbg_uart_length(7),
      I5 => dbg_uart_words_count(6),
      O => \uartwishbonebridge_state[2]_i_6_n_0\
    );
\uartwishbonebridge_state[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dbg_uart_cmd_reg[2]_0\(0),
      I1 => \uartwishbonebridge_state[1]_i_4_n_0\,
      O => \uartwishbonebridge_state[2]_i_7_n_0\
    );
\uartwishbonebridge_state[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFED"
    )
        port map (
      I0 => \^dbg_uart_cmd_reg[2]_0\(1),
      I1 => \^dbg_uart_cmd_reg[2]_0\(0),
      I2 => \^dbg_uart_cmd_reg[2]_0\(2),
      I3 => \^dbg_uart_cmd_reg[4]_0\,
      O => \uartwishbonebridge_state[2]_i_8_n_0\
    );
\uartwishbonebridge_state[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000009906009"
    )
        port map (
      I0 => dbg_uart_length(5),
      I1 => dbg_uart_words_count(5),
      I2 => dbg_uart_words_count(4),
      I3 => \uartwishbonebridge_state[2]_i_11_n_0\,
      I4 => dbg_uart_length(4),
      I5 => \uartwishbonebridge_state[2]_i_12_n_0\,
      O => \uartwishbonebridge_state[2]_i_9_n_0\
    );
\uartwishbonebridge_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \uartwishbonebridge_state[0]_i_1_n_0\,
      Q => \^uartwishbonebridge_state\(0),
      R => '0'
    );
\uartwishbonebridge_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \uartwishbonebridge_state[1]_i_1_n_0\,
      Q => \^uartwishbonebridge_state\(1),
      R => '0'
    );
\uartwishbonebridge_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \uartwishbonebridge_state[2]_i_1_n_0\,
      Q => \^uartwishbonebridge_state\(2),
      R => '0'
    );
\user_irq_ena_storage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_192,
      Q => \user_irq_ena_storage_reg_n_0_[0]\,
      R => \^int_rst\
    );
\user_irq_ena_storage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_194,
      Q => \user_irq_ena_storage_reg_n_0_[1]\,
      R => \^int_rst\
    );
\user_irq_ena_storage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => VexRiscv_n_195,
      Q => \user_irq_ena_storage_reg_n_0_[2]\,
      R => \^int_rst\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_user_project_wrapper is
  port (
    mprj_ack_i_core : out STD_LOGIC;
    frame_err : out STD_LOGIC;
    \stat_reg_reg[0]\ : out STD_LOGIC;
    stat_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_busy : out STD_LOGIC;
    user_irq_core : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_start_clear : out STD_LOGIC;
    user_io_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_wb_dat_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clock : in STD_LOGIC;
    wb_rst_i : in STD_LOGIC;
    wb_valid : in STD_LOGIC;
    o_rx_finish_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_start_local0 : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \o_wb_dat_reg[0]\ : in STD_LOGIC;
    \o_wb_dat_reg[0]_0\ : in STD_LOGIC;
    mprj_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \o_wb_dat_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \o_wb_dat_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_user_project_wrapper : entity is "user_project_wrapper";
end design_1_caravel_0_0_user_project_wrapper;

architecture STRUCTURE of design_1_caravel_0_0_user_project_wrapper is
begin
uart: entity work.design_1_caravel_0_0_uart
     port map (
      D(0) => tx_busy,
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      clear_req_reg => tx_start_clear,
      clock => clock,
      frame_err_reg => frame_err,
      irq_reg => user_irq_core(0),
      mprj_ack_i_core => mprj_ack_i_core,
      mprj_i(0) => mprj_i(0),
      o_rx_finish_reg => o_rx_finish_reg,
      \o_wb_dat_reg[0]\ => \o_wb_dat_reg[0]\,
      \o_wb_dat_reg[0]_0\ => \o_wb_dat_reg[0]_0\,
      \o_wb_dat_reg[0]_1\(0) => \o_wb_dat_reg[0]_1\(0),
      \o_wb_dat_reg[7]\(7 downto 0) => \o_wb_dat_reg[7]\(7 downto 0),
      \o_wb_dat_reg[7]_0\(1 downto 0) => \o_wb_dat_reg[7]_0\(1 downto 0),
      p_0_in(0) => p_0_in(0),
      \stat_reg_reg[0]\ => \stat_reg_reg[0]\,
      \stat_reg_reg[1]\ => stat_reg(0),
      \tx_buffer_reg[7]\(7 downto 0) => D(7 downto 0),
      tx_start_local0 => tx_start_local0,
      user_io_out(0) => user_io_out(0),
      wb_rst_i => wb_rst_i,
      wb_valid => wb_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_mgmt_core_wrapper is
  port (
    \FSM_onehot_grant_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wb_valid : out STD_LOGIC;
    \dbg_uart_address_reg[19]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \dbg_uart_address_reg[19]_0\ : out STD_LOGIC;
    \dBus_cmd_rData_address_reg[2]\ : out STD_LOGIC;
    \lineLoader_address_reg[23]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_start_local0 : out STD_LOGIC;
    frame_err_reg : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_grant_reg[1]\ : out STD_LOGIC;
    \rx_buffer_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_grant_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_onehot_wbbd_state_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[3]\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_wbbd_state_reg[1]_0\ : out STD_LOGIC;
    mgmt_io_oeb_hk : out STD_LOGIC_VECTOR ( 0 to 0 );
    spi_cs_n : out STD_LOGIC;
    spi_enabled : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_wbbd_state_reg[1]_1\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[3]_0\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[3]_1\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[3]_2\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[3]_3\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[3]_4\ : out STD_LOGIC;
    \FSM_onehot_wbbd_state_reg[5]\ : out STD_LOGIC;
    mgmt_io_out_hk : out STD_LOGIC_VECTOR ( 1 downto 0 );
    debug_mode : out STD_LOGIC;
    flash_csb : out STD_LOGIC;
    mprj_dat_o_core : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_rst_i : out STD_LOGIC;
    flash_clk : out STD_LOGIC;
    flash_io0_oeb : out STD_LOGIC;
    flash_io0_do : out STD_LOGIC;
    debug_oeb : out STD_LOGIC;
    spi_sck : out STD_LOGIC;
    \wbbd_addr[2]_i_5\ : in STD_LOGIC;
    tx_start_clear : in STD_LOGIC;
    frame_err : in STD_LOGIC;
    o_rx_finish_reg : in STD_LOGIC;
    stat_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_busy : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wbbd_write_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \mprj_o[35]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \wbbd_addr_reg[0]\ : in STD_LOGIC;
    \wbbd_addr_reg[4]\ : in STD_LOGIC;
    \wbbd_addr_reg[4]_0\ : in STD_LOGIC;
    \wbbd_addr_reg[3]\ : in STD_LOGIC;
    \wbbd_addr[3]_i_3\ : in STD_LOGIC;
    \wbbd_addr_reg[4]_1\ : in STD_LOGIC;
    \wbbd_addr[4]_i_3\ : in STD_LOGIC;
    \wbbd_addr_reg[2]\ : in STD_LOGIC;
    \wbbd_addr_reg[2]_0\ : in STD_LOGIC;
    \wbbd_addr_reg[0]_0\ : in STD_LOGIC;
    \wbbd_addr[1]_i_3\ : in STD_LOGIC;
    mprj_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mprj_o[35]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pass_thru_mgmt_delay : in STD_LOGIC;
    clock : in STD_LOGIC;
    flash_io1_di : in STD_LOGIC;
    gpio : in STD_LOGIC;
    user_irq : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mprj_ack_i_core : in STD_LOGIC;
    hk_ack_i : in STD_LOGIC;
    hk_dat_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \memory_to_writeBack_MEMORY_READ_DATA_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    int_rst_reg : in STD_LOGIC;
    int_rst_reg_0 : in STD_LOGIC;
    resetb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_mgmt_core_wrapper : entity is "mgmt_core_wrapper";
end design_1_caravel_0_0_mgmt_core_wrapper;

architecture STRUCTURE of design_1_caravel_0_0_mgmt_core_wrapper is
  signal core_n_101 : STD_LOGIC;
  signal core_n_108 : STD_LOGIC;
  signal core_n_109 : STD_LOGIC;
  signal core_n_110 : STD_LOGIC;
  signal core_n_111 : STD_LOGIC;
  signal core_n_112 : STD_LOGIC;
  signal core_n_114 : STD_LOGIC;
  signal core_n_118 : STD_LOGIC;
  signal core_n_127 : STD_LOGIC;
  signal core_n_128 : STD_LOGIC;
  signal core_n_129 : STD_LOGIC;
  signal core_n_130 : STD_LOGIC;
  signal core_n_131 : STD_LOGIC;
  signal core_n_135 : STD_LOGIC;
  signal core_n_136 : STD_LOGIC;
  signal core_n_139 : STD_LOGIC;
  signal core_n_140 : STD_LOGIC;
  signal core_n_141 : STD_LOGIC;
  signal core_n_142 : STD_LOGIC;
  signal core_n_143 : STD_LOGIC;
  signal core_n_144 : STD_LOGIC;
  signal core_n_149 : STD_LOGIC;
  signal core_n_184 : STD_LOGIC;
  signal core_n_217 : STD_LOGIC;
  signal core_n_218 : STD_LOGIC;
  signal core_n_219 : STD_LOGIC;
  signal core_n_220 : STD_LOGIC;
  signal core_n_221 : STD_LOGIC;
  signal core_n_222 : STD_LOGIC;
  signal core_n_224 : STD_LOGIC;
  signal core_n_225 : STD_LOGIC;
  signal core_n_226 : STD_LOGIC;
  signal core_n_227 : STD_LOGIC;
  signal core_n_228 : STD_LOGIC;
  signal core_n_229 : STD_LOGIC;
  signal core_n_230 : STD_LOGIC;
  signal core_n_231 : STD_LOGIC;
  signal core_n_232 : STD_LOGIC;
  signal core_n_233 : STD_LOGIC;
  signal core_n_234 : STD_LOGIC;
  signal core_n_236 : STD_LOGIC;
  signal core_n_237 : STD_LOGIC;
  signal core_n_238 : STD_LOGIC;
  signal core_n_34 : STD_LOGIC;
  signal core_n_35 : STD_LOGIC;
  signal core_n_37 : STD_LOGIC;
  signal core_n_42 : STD_LOGIC;
  signal core_n_43 : STD_LOGIC;
  signal core_n_44 : STD_LOGIC;
  signal core_n_47 : STD_LOGIC;
  signal core_n_95 : STD_LOGIC;
  signal csrbank10_ev_status_w : STD_LOGIC;
  signal \^dbg_uart_address_reg[19]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dbg_uart_cmd : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dbg_uart_dbg_uart_tx : STD_LOGIC;
  signal dbg_uart_dbg_uart_tx_i_1_n_0 : STD_LOGIC;
  signal dbg_uart_incr : STD_LOGIC;
  signal dbg_uart_incr_i_2_n_0 : STD_LOGIC;
  signal dbg_uart_rx_rx_d : STD_LOGIC;
  signal dbg_uart_tx_tick : STD_LOGIC;
  signal \^debug_mode\ : STD_LOGIC;
  signal debug_mode_storage_i_1_n_0 : STD_LOGIC;
  signal \^debug_oeb\ : STD_LOGIC;
  signal debug_oeb_storage_i_1_n_0 : STD_LOGIC;
  signal gpio_ien_storage : STD_LOGIC;
  signal gpio_ien_storage_i_1_n_0 : STD_LOGIC;
  signal gpio_mode0_storage_i_1_n_0 : STD_LOGIC;
  signal gpio_mode1_storage_i_1_n_0 : STD_LOGIC;
  signal gpio_oe_storage : STD_LOGIC;
  signal gpio_oe_storage_i_1_n_0 : STD_LOGIC;
  signal gpio_out_storage_i_1_n_0 : STD_LOGIC;
  signal gpioin0_enable_storage : STD_LOGIC;
  signal gpioin0_enable_storage_i_1_n_0 : STD_LOGIC;
  signal gpioin0_gpioin0_edge_storage : STD_LOGIC;
  signal gpioin0_gpioin0_edge_storage_i_1_n_0 : STD_LOGIC;
  signal gpioin0_gpioin0_mode_storage : STD_LOGIC;
  signal gpioin0_gpioin0_mode_storage_i_1_n_0 : STD_LOGIC;
  signal gpioin0_gpioin0_pending : STD_LOGIC;
  signal gpioin0_gpioin0_pending_i_1_n_0 : STD_LOGIC;
  signal gpioin0_gpioin0_trigger_d : STD_LOGIC;
  signal gpioin0_pending_r : STD_LOGIC;
  signal gpioin0_pending_r_i_1_n_0 : STD_LOGIC;
  signal gpioin0_pending_re : STD_LOGIC;
  signal gpioin1_enable_storage : STD_LOGIC;
  signal gpioin1_enable_storage_i_1_n_0 : STD_LOGIC;
  signal gpioin1_gpioin1_edge_storage : STD_LOGIC;
  signal gpioin1_gpioin1_edge_storage_i_1_n_0 : STD_LOGIC;
  signal gpioin1_gpioin1_mode_storage : STD_LOGIC;
  signal gpioin1_gpioin1_mode_storage_i_1_n_0 : STD_LOGIC;
  signal gpioin1_gpioin1_pending : STD_LOGIC;
  signal gpioin1_gpioin1_pending_i_1_n_0 : STD_LOGIC;
  signal gpioin1_gpioin1_trigger_d : STD_LOGIC;
  signal gpioin1_pending_r : STD_LOGIC;
  signal gpioin1_pending_r_i_1_n_0 : STD_LOGIC;
  signal gpioin1_pending_re : STD_LOGIC;
  signal gpioin2_enable_storage : STD_LOGIC;
  signal gpioin2_enable_storage_i_1_n_0 : STD_LOGIC;
  signal gpioin2_gpioin2_edge_storage : STD_LOGIC;
  signal gpioin2_gpioin2_edge_storage_i_1_n_0 : STD_LOGIC;
  signal gpioin2_gpioin2_mode_storage : STD_LOGIC;
  signal gpioin2_gpioin2_mode_storage_i_1_n_0 : STD_LOGIC;
  signal gpioin2_gpioin2_pending : STD_LOGIC;
  signal gpioin2_gpioin2_pending_i_1_n_0 : STD_LOGIC;
  signal gpioin2_gpioin2_trigger_d : STD_LOGIC;
  signal gpioin2_pending_r : STD_LOGIC;
  signal gpioin2_pending_r_i_1_n_0 : STD_LOGIC;
  signal gpioin2_pending_re : STD_LOGIC;
  signal gpioin3_enable_storage : STD_LOGIC;
  signal gpioin3_enable_storage_i_1_n_0 : STD_LOGIC;
  signal gpioin3_gpioin3_edge_storage : STD_LOGIC;
  signal gpioin3_gpioin3_edge_storage_i_1_n_0 : STD_LOGIC;
  signal gpioin3_gpioin3_mode_storage : STD_LOGIC;
  signal gpioin3_gpioin3_mode_storage_i_1_n_0 : STD_LOGIC;
  signal gpioin3_gpioin3_pending : STD_LOGIC;
  signal gpioin3_gpioin3_pending_i_1_n_0 : STD_LOGIC;
  signal gpioin3_gpioin3_trigger_d : STD_LOGIC;
  signal gpioin3_pending_r : STD_LOGIC;
  signal gpioin3_pending_r_i_1_n_0 : STD_LOGIC;
  signal gpioin3_pending_re : STD_LOGIC;
  signal gpioin4_enable_storage : STD_LOGIC;
  signal gpioin4_enable_storage_i_1_n_0 : STD_LOGIC;
  signal gpioin4_gpioin4_edge_storage : STD_LOGIC;
  signal gpioin4_gpioin4_edge_storage_i_1_n_0 : STD_LOGIC;
  signal gpioin4_gpioin4_mode_storage : STD_LOGIC;
  signal gpioin4_gpioin4_mode_storage_i_1_n_0 : STD_LOGIC;
  signal gpioin4_gpioin4_pending : STD_LOGIC;
  signal gpioin4_gpioin4_pending_i_1_n_0 : STD_LOGIC;
  signal gpioin4_gpioin4_trigger_d : STD_LOGIC;
  signal gpioin4_pending_r : STD_LOGIC;
  signal gpioin4_pending_r_i_1_n_0 : STD_LOGIC;
  signal gpioin4_pending_re : STD_LOGIC;
  signal gpioin5_enable_storage : STD_LOGIC;
  signal gpioin5_enable_storage_i_1_n_0 : STD_LOGIC;
  signal gpioin5_gpioin5_edge_storage : STD_LOGIC;
  signal gpioin5_gpioin5_edge_storage_i_1_n_0 : STD_LOGIC;
  signal gpioin5_gpioin5_mode_storage : STD_LOGIC;
  signal gpioin5_gpioin5_mode_storage_i_1_n_0 : STD_LOGIC;
  signal gpioin5_gpioin5_pending : STD_LOGIC;
  signal gpioin5_gpioin5_pending_i_1_n_0 : STD_LOGIC;
  signal gpioin5_gpioin5_trigger_d : STD_LOGIC;
  signal gpioin5_pending_r : STD_LOGIC;
  signal gpioin5_pending_r_i_1_n_0 : STD_LOGIC;
  signal gpioin5_pending_re : STD_LOGIC;
  signal int_rst : STD_LOGIC;
  signal litespi_grant : STD_LOGIC;
  signal litespi_grant_i_1_n_0 : STD_LOGIC;
  signal litespi_grant_rep_i_1_n_0 : STD_LOGIC;
  signal litespi_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mgmtsoc_dat_w : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mgmtsoc_en_storage : STD_LOGIC;
  signal mgmtsoc_en_storage_i_1_n_0 : STD_LOGIC;
  signal mgmtsoc_enable_storage : STD_LOGIC;
  signal mgmtsoc_enable_storage_i_1_n_0 : STD_LOGIC;
  signal mgmtsoc_litespimmap_burst_cs : STD_LOGIC;
  signal mgmtsoc_litespimmap_burst_cs_i_1_n_0 : STD_LOGIC;
  signal mgmtsoc_master_cs_storage_i_1_n_0 : STD_LOGIC;
  signal mgmtsoc_master_tx_fifo_source_valid_i_1_n_0 : STD_LOGIC;
  signal mgmtsoc_pending_r : STD_LOGIC;
  signal mgmtsoc_pending_r_i_1_n_0 : STD_LOGIC;
  signal mgmtsoc_pending_re : STD_LOGIC;
  signal mgmtsoc_update_value_storage : STD_LOGIC;
  signal mgmtsoc_update_value_storage_i_1_n_0 : STD_LOGIC;
  signal mgmtsoc_vexriscv_debug_bus_ack_i_1_n_0 : STD_LOGIC;
  signal mgmtsoc_vexriscv_i_cmd_payload_data0 : STD_LOGIC;
  signal mgmtsoc_vexriscv_i_cmd_payload_wr17_out : STD_LOGIC;
  signal mgmtsoc_vexriscv_i_cmd_valid : STD_LOGIC;
  signal mgmtsoc_vexriscv_i_cmd_valid_i_1_n_0 : STD_LOGIC;
  signal mgmtsoc_vexriscv_transfer_complete : STD_LOGIC;
  signal mgmtsoc_vexriscv_transfer_wait_for_ack_i_1_n_0 : STD_LOGIC;
  signal mgmtsoc_zero_pending : STD_LOGIC;
  signal mgmtsoc_zero_pending_i_1_n_0 : STD_LOGIC;
  signal mgmtsoc_zero_trigger_d : STD_LOGIC;
  signal mprj_adr_o_core : STD_LOGIC_VECTOR ( 13 to 13 );
  signal mprj_wb_iena_storage_i_1_n_0 : STD_LOGIC;
  signal multiregimpl0_regs0_i_1_n_0 : STD_LOGIC;
  signal multiregimpl0_regs1 : STD_LOGIC;
  signal multiregimpl1_regs1 : STD_LOGIC;
  signal p_0_in33_in : STD_LOGIC;
  signal rs232phy_rs232phyrx_state : STD_LOGIC;
  signal rs232phy_rs232phyrx_state_i_1_n_0 : STD_LOGIC;
  signal rs232phy_rs232phytx_state : STD_LOGIC;
  signal rs232phy_rs232phytx_state_i_1_n_0 : STD_LOGIC;
  signal \^spi_enabled\ : STD_LOGIC;
  signal spi_enabled_storage_i_1_n_0 : STD_LOGIC;
  signal spi_master_clk_fall : STD_LOGIC;
  signal spi_master_loopback_storage : STD_LOGIC;
  signal spi_master_loopback_storage_i_1_n_0 : STD_LOGIC;
  signal spi_mosi_i_1_n_0 : STD_LOGIC;
  signal spi_sdo : STD_LOGIC;
  signal spimaster_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal state : STD_LOGIC;
  signal state_i_1_n_0 : STD_LOGIC;
  signal sync_array_muxed : STD_LOGIC;
  signal sys_uart_tx : STD_LOGIC;
  signal sys_uart_tx_i_1_n_0 : STD_LOGIC;
  signal uart_enabled_storage : STD_LOGIC;
  signal uart_enabled_storage_i_1_n_0 : STD_LOGIC;
  signal uart_pending_re : STD_LOGIC;
  signal uart_pending_status_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal uart_phy_rx_rx_d : STD_LOGIC;
  signal uart_phy_tx_tick : STD_LOGIC;
  signal uart_rx_fifo_rdport_re : STD_LOGIC;
  signal uart_rx_fifo_readable : STD_LOGIC;
  signal uart_rx_fifo_readable_i_1_n_0 : STD_LOGIC;
  signal uart_rx_pending_i_1_n_0 : STD_LOGIC;
  signal uart_rx_trigger_d : STD_LOGIC;
  signal uart_tx_fifo_readable : STD_LOGIC;
  signal uart_tx_fifo_readable_i_1_n_0 : STD_LOGIC;
  signal uart_tx_fifo_syncfifo_re : STD_LOGIC;
  signal uart_tx_pending_i_1_n_0 : STD_LOGIC;
  signal uart_tx_trigger_d : STD_LOGIC;
  signal uartwishbonebridge_rs232phyrx_state : STD_LOGIC;
  signal uartwishbonebridge_rs232phyrx_state_i_1_n_0 : STD_LOGIC;
  signal uartwishbonebridge_rs232phytx_next_state13_out : STD_LOGIC;
  signal uartwishbonebridge_rs232phytx_state : STD_LOGIC;
  signal uartwishbonebridge_rs232phytx_state_i_1_n_0 : STD_LOGIC;
  signal uartwishbonebridge_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^wb_rst_i\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rs232phy_rs232phytx_state_i_1 : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of uart_tx_fifo_readable_i_1 : label is "soft_lutpair391";
begin
  \dbg_uart_address_reg[19]\(7 downto 0) <= \^dbg_uart_address_reg[19]\(7 downto 0);
  debug_mode <= \^debug_mode\;
  debug_oeb <= \^debug_oeb\;
  spi_enabled <= \^spi_enabled\;
  wb_rst_i <= \^wb_rst_i\;
core: entity work.design_1_caravel_0_0_mgmt_core
     port map (
      D(5 downto 0) => \^dbg_uart_address_reg[19]\(5 downto 0),
      E(0) => dbg_uart_tx_tick,
      \FSM_onehot_grant_reg[1]_0\ => \FSM_onehot_grant_reg[1]\,
      \FSM_onehot_grant_reg[1]_1\ => \FSM_onehot_grant_reg[1]_0\,
      \FSM_onehot_grant_reg[1]_2\ => core_n_228,
      \FSM_onehot_grant_reg[1]_3\ => core_n_232,
      \FSM_onehot_grant_reg[2]_0\(0) => \FSM_onehot_grant_reg[2]\(0),
      \FSM_onehot_wbbd_state_reg[0]\ => \FSM_onehot_wbbd_state_reg[0]\,
      \FSM_onehot_wbbd_state_reg[0]_0\(0) => \FSM_onehot_wbbd_state_reg[0]_0\(0),
      \FSM_onehot_wbbd_state_reg[1]\(0) => \FSM_onehot_wbbd_state_reg[1]\(0),
      \FSM_onehot_wbbd_state_reg[1]_0\ => \FSM_onehot_wbbd_state_reg[1]_0\,
      \FSM_onehot_wbbd_state_reg[1]_1\ => \FSM_onehot_wbbd_state_reg[1]_1\,
      \FSM_onehot_wbbd_state_reg[3]\ => \FSM_onehot_wbbd_state_reg[3]\,
      \FSM_onehot_wbbd_state_reg[3]_0\ => \FSM_onehot_wbbd_state_reg[3]_0\,
      \FSM_onehot_wbbd_state_reg[3]_1\ => \FSM_onehot_wbbd_state_reg[3]_1\,
      \FSM_onehot_wbbd_state_reg[3]_2\ => \FSM_onehot_wbbd_state_reg[3]_2\,
      \FSM_onehot_wbbd_state_reg[3]_3\ => \FSM_onehot_wbbd_state_reg[3]_3\,
      \FSM_onehot_wbbd_state_reg[3]_4\ => \FSM_onehot_wbbd_state_reg[3]_4\,
      \FSM_onehot_wbbd_state_reg[5]\ => \FSM_onehot_wbbd_state_reg[5]\,
      \FSM_sequential_litespiphy_state_reg[1]_0\ => core_n_149,
      O671(0) => spi_master_clk_fall,
      Q(3 downto 0) => litespi_state(3 downto 0),
      \_zz_iBusWishbone_ADR_reg[2]\ => core_n_109,
      clear_req_reg(0) => E(0),
      clock => clock,
      csrbank10_ev_status_w => csrbank10_ev_status_w,
      \dBus_cmd_rData_address_reg[11]\ => core_n_226,
      \dBus_cmd_rData_address_reg[12]\ => core_n_112,
      \dBus_cmd_rData_address_reg[12]_0\ => core_n_221,
      \dBus_cmd_rData_address_reg[12]_1\ => core_n_225,
      \dBus_cmd_rData_address_reg[12]_2\ => core_n_227,
      \dBus_cmd_rData_address_reg[2]\ => \dBus_cmd_rData_address_reg[2]\,
      \dBus_cmd_rData_address_reg[2]_0\ => core_n_218,
      \dBus_cmd_rData_address_reg[2]_1\ => core_n_224,
      \dBus_cmd_rData_address_reg[3]\ => core_n_217,
      \dBus_cmd_rData_data_reg[0]\(0) => mgmtsoc_dat_w(0),
      \dBus_cmd_rData_data_reg[7]\(7 downto 0) => D(7 downto 0),
      \dbg_uart_address_reg[11]_0\(0) => mprj_adr_o_core(13),
      \dbg_uart_address_reg[11]_1\ => core_n_231,
      \dbg_uart_address_reg[12]_0\ => core_n_184,
      \dbg_uart_address_reg[13]_0\ => core_n_110,
      \dbg_uart_address_reg[13]_1\ => core_n_139,
      \dbg_uart_address_reg[13]_2\ => core_n_140,
      \dbg_uart_address_reg[13]_3\ => core_n_141,
      \dbg_uart_address_reg[13]_4\ => core_n_142,
      \dbg_uart_address_reg[13]_5\ => core_n_143,
      \dbg_uart_address_reg[13]_6\ => core_n_144,
      \dbg_uart_address_reg[13]_7\ => core_n_230,
      \dbg_uart_address_reg[18]_0\ => \^dbg_uart_address_reg[19]\(6),
      \dbg_uart_address_reg[19]_0\ => \dbg_uart_address_reg[19]_0\,
      \dbg_uart_address_reg[19]_1\ => \^dbg_uart_address_reg[19]\(7),
      \dbg_uart_address_reg[3]_0\ => core_n_101,
      \dbg_uart_bytes_count_reg[1]_0\ => core_n_233,
      \dbg_uart_cmd_reg[2]_0\(2 downto 0) => dbg_uart_cmd(2 downto 0),
      \dbg_uart_cmd_reg[4]_0\ => core_n_238,
      \dbg_uart_data_reg[31]_0\(31 downto 0) => mprj_dat_o_core(31 downto 0),
      dbg_uart_dbg_uart_tx => dbg_uart_dbg_uart_tx,
      dbg_uart_dbg_uart_tx_reg_0 => dbg_uart_dbg_uart_tx_i_1_n_0,
      dbg_uart_incr => dbg_uart_incr,
      dbg_uart_incr_reg_0 => dbg_uart_incr_i_2_n_0,
      dbg_uart_rx_rx_d => dbg_uart_rx_rx_d,
      \dbg_uart_tx_count_reg[1]_0\ => core_n_118,
      \dbg_uart_tx_data_reg[0]_0\(0) => core_n_222,
      debug_mode_storage_reg_0 => \^debug_mode\,
      debug_mode_storage_reg_1 => debug_mode_storage_i_1_n_0,
      debug_oeb => \^debug_oeb\,
      debug_oeb_storage_reg_0 => debug_oeb_storage_i_1_n_0,
      flash_clk => flash_clk,
      flash_csb => flash_csb,
      flash_io0_do => flash_io0_do,
      flash_io0_oeb => flash_io0_oeb,
      flash_io1_di => flash_io1_di,
      frame_err => frame_err,
      frame_err_reg => frame_err_reg,
      gpio => gpio,
      gpio_ien_storage => gpio_ien_storage,
      gpio_ien_storage_reg_0 => gpio_ien_storage_i_1_n_0,
      gpio_mode0_storage_reg_0 => core_n_43,
      gpio_mode0_storage_reg_1 => gpio_mode0_storage_i_1_n_0,
      gpio_mode1_storage_reg_0 => core_n_42,
      gpio_mode1_storage_reg_1 => gpio_mode1_storage_i_1_n_0,
      gpio_oe_storage => gpio_oe_storage,
      gpio_oe_storage_reg_0 => gpio_oe_storage_i_1_n_0,
      gpio_out_storage_reg_0 => core_n_44,
      gpio_out_storage_reg_1 => gpio_out_storage_i_1_n_0,
      gpioin0_enable_storage => gpioin0_enable_storage,
      gpioin0_enable_storage_reg_0 => gpioin0_enable_storage_i_1_n_0,
      gpioin0_gpioin0_edge_storage => gpioin0_gpioin0_edge_storage,
      gpioin0_gpioin0_edge_storage_reg_0 => gpioin0_gpioin0_edge_storage_i_1_n_0,
      gpioin0_gpioin0_mode_storage => gpioin0_gpioin0_mode_storage,
      gpioin0_gpioin0_mode_storage_reg_0 => gpioin0_gpioin0_mode_storage_i_1_n_0,
      gpioin0_gpioin0_pending => gpioin0_gpioin0_pending,
      gpioin0_gpioin0_pending_reg_0 => gpioin0_gpioin0_pending_i_1_n_0,
      gpioin0_gpioin0_trigger_d => gpioin0_gpioin0_trigger_d,
      gpioin0_pending_r => gpioin0_pending_r,
      gpioin0_pending_r_reg_0 => gpioin0_pending_r_i_1_n_0,
      gpioin0_pending_re => gpioin0_pending_re,
      gpioin1_enable_storage => gpioin1_enable_storage,
      gpioin1_enable_storage_reg_0 => gpioin1_enable_storage_i_1_n_0,
      gpioin1_gpioin1_edge_storage => gpioin1_gpioin1_edge_storage,
      gpioin1_gpioin1_edge_storage_reg_0 => gpioin1_gpioin1_edge_storage_i_1_n_0,
      gpioin1_gpioin1_mode_storage => gpioin1_gpioin1_mode_storage,
      gpioin1_gpioin1_mode_storage_reg_0 => gpioin1_gpioin1_mode_storage_i_1_n_0,
      gpioin1_gpioin1_pending => gpioin1_gpioin1_pending,
      gpioin1_gpioin1_pending_reg_0 => gpioin1_gpioin1_pending_i_1_n_0,
      gpioin1_gpioin1_trigger_d => gpioin1_gpioin1_trigger_d,
      gpioin1_pending_r => gpioin1_pending_r,
      gpioin1_pending_r_reg_0 => gpioin1_pending_r_i_1_n_0,
      gpioin1_pending_re => gpioin1_pending_re,
      gpioin2_enable_storage => gpioin2_enable_storage,
      gpioin2_enable_storage_reg_0 => gpioin2_enable_storage_i_1_n_0,
      gpioin2_gpioin2_edge_storage => gpioin2_gpioin2_edge_storage,
      gpioin2_gpioin2_edge_storage_reg_0 => gpioin2_gpioin2_edge_storage_i_1_n_0,
      gpioin2_gpioin2_mode_storage => gpioin2_gpioin2_mode_storage,
      gpioin2_gpioin2_mode_storage_reg_0 => gpioin2_gpioin2_mode_storage_i_1_n_0,
      gpioin2_gpioin2_pending => gpioin2_gpioin2_pending,
      gpioin2_gpioin2_pending_reg_0 => gpioin2_gpioin2_pending_i_1_n_0,
      gpioin2_gpioin2_trigger_d => gpioin2_gpioin2_trigger_d,
      gpioin2_pending_r => gpioin2_pending_r,
      gpioin2_pending_r_reg_0 => gpioin2_pending_r_i_1_n_0,
      gpioin2_pending_re => gpioin2_pending_re,
      gpioin3_enable_storage => gpioin3_enable_storage,
      gpioin3_enable_storage_reg_0 => gpioin3_enable_storage_i_1_n_0,
      gpioin3_gpioin3_edge_storage => gpioin3_gpioin3_edge_storage,
      gpioin3_gpioin3_edge_storage_reg_0 => gpioin3_gpioin3_edge_storage_i_1_n_0,
      gpioin3_gpioin3_mode_storage => gpioin3_gpioin3_mode_storage,
      gpioin3_gpioin3_mode_storage_reg_0 => gpioin3_gpioin3_mode_storage_i_1_n_0,
      gpioin3_gpioin3_pending => gpioin3_gpioin3_pending,
      gpioin3_gpioin3_pending_reg_0 => gpioin3_gpioin3_pending_i_1_n_0,
      gpioin3_gpioin3_trigger_d => gpioin3_gpioin3_trigger_d,
      gpioin3_pending_r => gpioin3_pending_r,
      gpioin3_pending_r_reg_0 => gpioin3_pending_r_i_1_n_0,
      gpioin3_pending_re => gpioin3_pending_re,
      gpioin4_enable_storage => gpioin4_enable_storage,
      gpioin4_enable_storage_reg_0 => gpioin4_enable_storage_i_1_n_0,
      gpioin4_gpioin4_edge_storage => gpioin4_gpioin4_edge_storage,
      gpioin4_gpioin4_edge_storage_reg_0 => gpioin4_gpioin4_edge_storage_i_1_n_0,
      gpioin4_gpioin4_mode_storage => gpioin4_gpioin4_mode_storage,
      gpioin4_gpioin4_mode_storage_reg_0 => gpioin4_gpioin4_mode_storage_i_1_n_0,
      gpioin4_gpioin4_pending => gpioin4_gpioin4_pending,
      gpioin4_gpioin4_pending_reg_0 => gpioin4_gpioin4_pending_i_1_n_0,
      gpioin4_gpioin4_trigger_d => gpioin4_gpioin4_trigger_d,
      gpioin4_pending_r => gpioin4_pending_r,
      gpioin4_pending_r_reg_0 => gpioin4_pending_r_i_1_n_0,
      gpioin4_pending_re => gpioin4_pending_re,
      gpioin5_enable_storage => gpioin5_enable_storage,
      gpioin5_enable_storage_reg_0 => gpioin5_enable_storage_i_1_n_0,
      gpioin5_gpioin5_edge_storage => gpioin5_gpioin5_edge_storage,
      gpioin5_gpioin5_edge_storage_reg_0 => gpioin5_gpioin5_edge_storage_i_1_n_0,
      gpioin5_gpioin5_mode_storage => gpioin5_gpioin5_mode_storage,
      gpioin5_gpioin5_mode_storage_reg_0 => gpioin5_gpioin5_mode_storage_i_1_n_0,
      gpioin5_gpioin5_pending => gpioin5_gpioin5_pending,
      gpioin5_gpioin5_pending_reg_0 => gpioin5_gpioin5_pending_i_1_n_0,
      gpioin5_gpioin5_trigger_d => gpioin5_gpioin5_trigger_d,
      gpioin5_pending_r => gpioin5_pending_r,
      gpioin5_pending_r_reg_0 => gpioin5_pending_r_i_1_n_0,
      gpioin5_pending_re => gpioin5_pending_re,
      hk_ack_i => hk_ack_i,
      hk_dat_i(31 downto 0) => hk_dat_i(31 downto 0),
      int_rst => int_rst,
      \la_ien_storage[127]_i_4\ => core_n_111,
      \lineLoader_address_reg[23]\ => \lineLoader_address_reg[23]\,
      \lineLoader_address_reg[28]\ => wb_valid,
      litespi_grant => litespi_grant,
      litespi_grant_reg_0 => litespi_grant_i_1_n_0,
      litespi_grant_reg_rep_0 => litespi_grant_rep_i_1_n_0,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[7]\(7 downto 0) => \memory_to_writeBack_MEMORY_READ_DATA_reg[7]\(7 downto 0),
      mgmt_io_oeb_hk(0) => mgmt_io_oeb_hk(0),
      mgmt_io_out_hk(1 downto 0) => mgmt_io_out_hk(1 downto 0),
      mgmtsoc_en_storage => mgmtsoc_en_storage,
      mgmtsoc_en_storage_reg_0 => mgmtsoc_en_storage_i_1_n_0,
      mgmtsoc_enable_storage => mgmtsoc_enable_storage,
      mgmtsoc_enable_storage_reg_0 => mgmtsoc_enable_storage_i_1_n_0,
      mgmtsoc_litespimmap_burst_cs => mgmtsoc_litespimmap_burst_cs,
      mgmtsoc_litespimmap_burst_cs_reg_0 => core_n_135,
      mgmtsoc_litespimmap_burst_cs_reg_1 => mgmtsoc_litespimmap_burst_cs_i_1_n_0,
      \mgmtsoc_litespimmap_count_reg[8]_0\ => core_n_131,
      mgmtsoc_master_cs_storage_reg_0 => mgmtsoc_master_cs_storage_i_1_n_0,
      mgmtsoc_master_tx_fifo_source_valid_reg_0 => core_n_37,
      mgmtsoc_master_tx_fifo_source_valid_reg_1 => mgmtsoc_master_tx_fifo_source_valid_i_1_n_0,
      mgmtsoc_pending_r => mgmtsoc_pending_r,
      mgmtsoc_pending_r_reg_0 => mgmtsoc_pending_r_i_1_n_0,
      mgmtsoc_pending_re => mgmtsoc_pending_re,
      mgmtsoc_update_value_storage => mgmtsoc_update_value_storage,
      mgmtsoc_update_value_storage_reg_0 => mgmtsoc_update_value_storage_i_1_n_0,
      mgmtsoc_vexriscv_debug_bus_ack_reg_0 => core_n_35,
      mgmtsoc_vexriscv_debug_bus_ack_reg_1 => mgmtsoc_vexriscv_debug_bus_ack_i_1_n_0,
      mgmtsoc_vexriscv_i_cmd_payload_data0 => mgmtsoc_vexriscv_i_cmd_payload_data0,
      mgmtsoc_vexriscv_i_cmd_payload_wr17_out => mgmtsoc_vexriscv_i_cmd_payload_wr17_out,
      mgmtsoc_vexriscv_i_cmd_valid => mgmtsoc_vexriscv_i_cmd_valid,
      mgmtsoc_vexriscv_i_cmd_valid_reg_0 => mgmtsoc_vexriscv_i_cmd_valid_i_1_n_0,
      mgmtsoc_vexriscv_transfer_complete => mgmtsoc_vexriscv_transfer_complete,
      mgmtsoc_vexriscv_transfer_complete_reg_0 => core_n_136,
      mgmtsoc_vexriscv_transfer_wait_for_ack_reg_0 => core_n_34,
      mgmtsoc_vexriscv_transfer_wait_for_ack_reg_1 => mgmtsoc_vexriscv_transfer_wait_for_ack_i_1_n_0,
      mgmtsoc_zero_pending => mgmtsoc_zero_pending,
      mgmtsoc_zero_pending_reg_0 => mgmtsoc_zero_pending_i_1_n_0,
      mgmtsoc_zero_trigger_d => mgmtsoc_zero_trigger_d,
      mprj_ack_i_core => mprj_ack_i_core,
      mprj_i(3 downto 0) => mprj_i(3 downto 0),
      \mprj_o[35]\(0) => \mprj_o[35]\(0),
      \mprj_o[35]_0\(1 downto 0) => \mprj_o[35]_0\(1 downto 0),
      mprj_wb_iena_storage_reg_0 => core_n_47,
      mprj_wb_iena_storage_reg_1 => mprj_wb_iena_storage_i_1_n_0,
      multiregimpl0_regs0_reg_0 => multiregimpl0_regs0_i_1_n_0,
      multiregimpl0_regs1 => multiregimpl0_regs1,
      multiregimpl131_regs1_reg_0 => core_n_127,
      multiregimpl134_regs1_reg_0 => core_n_128,
      multiregimpl135_regs1_reg_0 => core_n_129,
      multiregimpl136_regs1_reg_0 => core_n_130,
      multiregimpl1_regs1 => multiregimpl1_regs1,
      o_rx_finish_reg => o_rx_finish_reg,
      \o_wb_dat_reg[7]\(1 downto 0) => Q(1 downto 0),
      \out\(5 downto 0) => \out\(5 downto 0),
      p_0_in(0) => p_0_in(0),
      p_0_in33_in => p_0_in33_in,
      pass_thru_mgmt_delay => pass_thru_mgmt_delay,
      rs232phy_rs232phyrx_state => rs232phy_rs232phyrx_state,
      rs232phy_rs232phyrx_state_reg_0 => core_n_236,
      rs232phy_rs232phyrx_state_reg_1 => rs232phy_rs232phyrx_state_i_1_n_0,
      rs232phy_rs232phytx_state => rs232phy_rs232phytx_state,
      rs232phy_rs232phytx_state_reg_0 => core_n_237,
      rs232phy_rs232phytx_state_reg_1 => rs232phy_rs232phytx_state_i_1_n_0,
      \rx_buffer_reg[7]\(1 downto 0) => \rx_buffer_reg[7]\(1 downto 0),
      spi_cs_n => spi_cs_n,
      spi_enabled_storage_reg_0 => \^spi_enabled\,
      spi_enabled_storage_reg_1 => spi_enabled_storage_i_1_n_0,
      spi_master_loopback_storage => spi_master_loopback_storage,
      spi_master_loopback_storage_reg_0 => spi_master_loopback_storage_i_1_n_0,
      spi_mosi_reg_0 => spi_mosi_i_1_n_0,
      spi_sck => spi_sck,
      spi_sdo => spi_sdo,
      spimaster_state(1 downto 0) => spimaster_state(1 downto 0),
      stat_reg(0) => stat_reg(0),
      state => state,
      state_reg_0 => core_n_108,
      state_reg_1 => state_i_1_n_0,
      sync_array_muxed => sync_array_muxed,
      sys_uart_tx => sys_uart_tx,
      sys_uart_tx_reg_0 => sys_uart_tx_i_1_n_0,
      tx_busy => tx_busy,
      tx_start_clear => tx_start_clear,
      tx_start_local0 => tx_start_local0,
      uart_enabled_storage => uart_enabled_storage,
      uart_enabled_storage_reg_0 => uart_enabled_storage_i_1_n_0,
      \uart_pending_r_reg[0]_0\ => core_n_219,
      \uart_pending_r_reg[1]_0\ => core_n_220,
      uart_pending_re => uart_pending_re,
      uart_pending_status_reg(1 downto 0) => uart_pending_status_reg(1 downto 0),
      uart_phy_rx_rx_d => uart_phy_rx_rx_d,
      \uart_phy_tx_data_reg[0]_0\ => core_n_95,
      uart_phy_tx_tick_reg_0(0) => uart_phy_tx_tick,
      uart_rx_fifo_rdport_re => uart_rx_fifo_rdport_re,
      uart_rx_fifo_readable => uart_rx_fifo_readable,
      uart_rx_fifo_readable_reg_0 => uart_rx_fifo_readable_i_1_n_0,
      uart_rx_pending_reg_0 => uart_rx_pending_i_1_n_0,
      uart_rx_trigger_d => uart_rx_trigger_d,
      \uart_tx_fifo_level0_reg[3]_0\ => core_n_229,
      uart_tx_fifo_readable => uart_tx_fifo_readable,
      uart_tx_fifo_readable_reg_0 => uart_tx_fifo_readable_i_1_n_0,
      uart_tx_fifo_syncfifo_re => uart_tx_fifo_syncfifo_re,
      uart_tx_pending_reg_0 => uart_tx_pending_i_1_n_0,
      uart_tx_trigger_d => uart_tx_trigger_d,
      uartwishbonebridge_rs232phyrx_state => uartwishbonebridge_rs232phyrx_state,
      uartwishbonebridge_rs232phyrx_state_reg_0 => core_n_234,
      uartwishbonebridge_rs232phyrx_state_reg_1 => uartwishbonebridge_rs232phyrx_state_i_1_n_0,
      uartwishbonebridge_rs232phytx_next_state13_out => uartwishbonebridge_rs232phytx_next_state13_out,
      uartwishbonebridge_rs232phytx_state => uartwishbonebridge_rs232phytx_state,
      uartwishbonebridge_rs232phytx_state_reg_0 => uartwishbonebridge_rs232phytx_state_i_1_n_0,
      uartwishbonebridge_state(2 downto 0) => uartwishbonebridge_state(2 downto 0),
      \uartwishbonebridge_state_reg[2]_0\ => core_n_114,
      user_irq(3 downto 0) => user_irq(3 downto 0),
      wb_rst_i => \^wb_rst_i\,
      \wbbd_addr[1]_i_3\ => \wbbd_addr[1]_i_3\,
      \wbbd_addr[2]_i_5\ => \wbbd_addr[2]_i_5\,
      \wbbd_addr[3]_i_3\ => \wbbd_addr[3]_i_3\,
      \wbbd_addr[4]_i_3\ => \wbbd_addr[4]_i_3\,
      \wbbd_addr_reg[0]\ => \wbbd_addr_reg[0]\,
      \wbbd_addr_reg[0]_0\ => \wbbd_addr_reg[0]_0\,
      \wbbd_addr_reg[2]\ => \wbbd_addr_reg[2]\,
      \wbbd_addr_reg[2]_0\ => \wbbd_addr_reg[2]_0\,
      \wbbd_addr_reg[3]\ => \wbbd_addr_reg[3]\,
      \wbbd_addr_reg[4]\ => \wbbd_addr_reg[4]\,
      \wbbd_addr_reg[4]_0\ => \wbbd_addr_reg[4]_0\,
      \wbbd_addr_reg[4]_1\ => \wbbd_addr_reg[4]_1\,
      wbbd_write_reg(5 downto 0) => wbbd_write_reg(5 downto 0)
    );
dbg_uart_dbg_uart_tx_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F332033"
    )
        port map (
      I0 => core_n_222,
      I1 => uartwishbonebridge_rs232phytx_next_state13_out,
      I2 => dbg_uart_tx_tick,
      I3 => uartwishbonebridge_rs232phytx_state,
      I4 => dbg_uart_dbg_uart_tx,
      O => dbg_uart_dbg_uart_tx_i_1_n_0
    );
dbg_uart_incr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FDFF00020008"
    )
        port map (
      I0 => core_n_233,
      I1 => dbg_uart_cmd(0),
      I2 => core_n_238,
      I3 => dbg_uart_cmd(2),
      I4 => dbg_uart_cmd(1),
      I5 => dbg_uart_incr,
      O => dbg_uart_incr_i_2_n_0
    );
debug_mode_storage_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_111,
      I2 => mprj_adr_o_core(13),
      I3 => core_n_112,
      I4 => core_n_230,
      I5 => \^debug_mode\,
      O => debug_mode_storage_i_1_n_0
    );
debug_oeb_storage_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_111,
      I2 => mprj_adr_o_core(13),
      I3 => core_n_232,
      I4 => core_n_230,
      I5 => \^debug_oeb\,
      O => debug_oeb_storage_i_1_n_0
    );
gpio_ien_storage_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_217,
      I2 => core_n_231,
      I3 => gpio_ien_storage,
      O => gpio_ien_storage_i_1_n_0
    );
gpio_mode0_storage_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_224,
      I2 => core_n_231,
      I3 => core_n_43,
      O => gpio_mode0_storage_i_1_n_0
    );
gpio_mode1_storage_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_111,
      I2 => core_n_231,
      I3 => core_n_42,
      O => gpio_mode1_storage_i_1_n_0
    );
gpio_oe_storage_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_228,
      I2 => core_n_231,
      I3 => gpio_oe_storage,
      O => gpio_oe_storage_i_1_n_0
    );
gpio_out_storage_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_101,
      I2 => \^dbg_uart_address_reg[19]\(1),
      I3 => core_n_109,
      I4 => core_n_231,
      I5 => core_n_44,
      O => gpio_out_storage_i_1_n_0
    );
gpioin0_enable_storage_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_101,
      I2 => \^dbg_uart_address_reg[19]\(1),
      I3 => core_n_109,
      I4 => core_n_142,
      I5 => gpioin0_enable_storage,
      O => gpioin0_enable_storage_i_1_n_0
    );
gpioin0_gpioin0_edge_storage_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_217,
      I2 => core_n_142,
      I3 => gpioin0_gpioin0_edge_storage,
      O => gpioin0_gpioin0_edge_storage_i_1_n_0
    );
gpioin0_gpioin0_mode_storage_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_224,
      I2 => core_n_142,
      I3 => gpioin0_gpioin0_mode_storage,
      O => gpioin0_gpioin0_mode_storage_i_1_n_0
    );
gpioin0_gpioin0_pending_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FFF1111"
    )
        port map (
      I0 => core_n_127,
      I1 => gpioin0_gpioin0_trigger_d,
      I2 => gpioin0_pending_r,
      I3 => gpioin0_pending_re,
      I4 => gpioin0_gpioin0_pending,
      O => gpioin0_gpioin0_pending_i_1_n_0
    );
gpioin0_pending_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_218,
      I2 => \^dbg_uart_address_reg[19]\(1),
      I3 => core_n_109,
      I4 => core_n_142,
      I5 => gpioin0_pending_r,
      O => gpioin0_pending_r_i_1_n_0
    );
gpioin1_enable_storage_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_101,
      I2 => \^dbg_uart_address_reg[19]\(1),
      I3 => core_n_109,
      I4 => core_n_143,
      I5 => gpioin1_enable_storage,
      O => gpioin1_enable_storage_i_1_n_0
    );
gpioin1_gpioin1_edge_storage_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_217,
      I2 => core_n_143,
      I3 => gpioin1_gpioin1_edge_storage,
      O => gpioin1_gpioin1_edge_storage_i_1_n_0
    );
gpioin1_gpioin1_mode_storage_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_224,
      I2 => core_n_143,
      I3 => gpioin1_gpioin1_mode_storage,
      O => gpioin1_gpioin1_mode_storage_i_1_n_0
    );
gpioin1_gpioin1_pending_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FFFFFF04040404"
    )
        port map (
      I0 => gpioin1_gpioin1_trigger_d,
      I1 => gpioin1_gpioin1_edge_storage,
      I2 => gpioin1_gpioin1_mode_storage,
      I3 => gpioin1_pending_r,
      I4 => gpioin1_pending_re,
      I5 => gpioin1_gpioin1_pending,
      O => gpioin1_gpioin1_pending_i_1_n_0
    );
gpioin1_pending_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_218,
      I2 => \^dbg_uart_address_reg[19]\(1),
      I3 => core_n_109,
      I4 => core_n_143,
      I5 => gpioin1_pending_r,
      O => gpioin1_pending_r_i_1_n_0
    );
gpioin2_enable_storage_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_101,
      I2 => \^dbg_uart_address_reg[19]\(1),
      I3 => core_n_109,
      I4 => core_n_144,
      I5 => gpioin2_enable_storage,
      O => gpioin2_enable_storage_i_1_n_0
    );
gpioin2_gpioin2_edge_storage_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_217,
      I2 => core_n_144,
      I3 => gpioin2_gpioin2_edge_storage,
      O => gpioin2_gpioin2_edge_storage_i_1_n_0
    );
gpioin2_gpioin2_mode_storage_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_224,
      I2 => core_n_144,
      I3 => gpioin2_gpioin2_mode_storage,
      O => gpioin2_gpioin2_mode_storage_i_1_n_0
    );
gpioin2_gpioin2_pending_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FFFFFF04040404"
    )
        port map (
      I0 => gpioin2_gpioin2_trigger_d,
      I1 => gpioin2_gpioin2_edge_storage,
      I2 => gpioin2_gpioin2_mode_storage,
      I3 => gpioin2_pending_r,
      I4 => gpioin2_pending_re,
      I5 => gpioin2_gpioin2_pending,
      O => gpioin2_gpioin2_pending_i_1_n_0
    );
gpioin2_pending_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_218,
      I2 => \^dbg_uart_address_reg[19]\(1),
      I3 => core_n_109,
      I4 => core_n_144,
      I5 => gpioin2_pending_r,
      O => gpioin2_pending_r_i_1_n_0
    );
gpioin3_enable_storage_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_101,
      I2 => \^dbg_uart_address_reg[19]\(1),
      I3 => core_n_109,
      I4 => core_n_227,
      I5 => gpioin3_enable_storage,
      O => gpioin3_enable_storage_i_1_n_0
    );
gpioin3_gpioin3_edge_storage_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_217,
      I2 => core_n_227,
      I3 => gpioin3_gpioin3_edge_storage,
      O => gpioin3_gpioin3_edge_storage_i_1_n_0
    );
gpioin3_gpioin3_mode_storage_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_224,
      I2 => core_n_227,
      I3 => gpioin3_gpioin3_mode_storage,
      O => gpioin3_gpioin3_mode_storage_i_1_n_0
    );
gpioin3_gpioin3_pending_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FFF1111"
    )
        port map (
      I0 => core_n_128,
      I1 => gpioin3_gpioin3_trigger_d,
      I2 => gpioin3_pending_r,
      I3 => gpioin3_pending_re,
      I4 => gpioin3_gpioin3_pending,
      O => gpioin3_gpioin3_pending_i_1_n_0
    );
gpioin3_pending_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_218,
      I2 => \^dbg_uart_address_reg[19]\(1),
      I3 => core_n_109,
      I4 => core_n_227,
      I5 => gpioin3_pending_r,
      O => gpioin3_pending_r_i_1_n_0
    );
gpioin4_enable_storage_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_101,
      I2 => \^dbg_uart_address_reg[19]\(1),
      I3 => core_n_109,
      I4 => core_n_226,
      I5 => gpioin4_enable_storage,
      O => gpioin4_enable_storage_i_1_n_0
    );
gpioin4_gpioin4_edge_storage_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_217,
      I2 => core_n_226,
      I3 => gpioin4_gpioin4_edge_storage,
      O => gpioin4_gpioin4_edge_storage_i_1_n_0
    );
gpioin4_gpioin4_mode_storage_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_224,
      I2 => core_n_226,
      I3 => gpioin4_gpioin4_mode_storage,
      O => gpioin4_gpioin4_mode_storage_i_1_n_0
    );
gpioin4_gpioin4_pending_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FFF1111"
    )
        port map (
      I0 => core_n_129,
      I1 => gpioin4_gpioin4_trigger_d,
      I2 => gpioin4_pending_r,
      I3 => gpioin4_pending_re,
      I4 => gpioin4_gpioin4_pending,
      O => gpioin4_gpioin4_pending_i_1_n_0
    );
gpioin4_pending_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_218,
      I2 => \^dbg_uart_address_reg[19]\(1),
      I3 => core_n_109,
      I4 => core_n_226,
      I5 => gpioin4_pending_r,
      O => gpioin4_pending_r_i_1_n_0
    );
gpioin5_enable_storage_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_101,
      I2 => \^dbg_uart_address_reg[19]\(1),
      I3 => core_n_109,
      I4 => core_n_225,
      I5 => gpioin5_enable_storage,
      O => gpioin5_enable_storage_i_1_n_0
    );
gpioin5_gpioin5_edge_storage_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_217,
      I2 => core_n_225,
      I3 => gpioin5_gpioin5_edge_storage,
      O => gpioin5_gpioin5_edge_storage_i_1_n_0
    );
gpioin5_gpioin5_mode_storage_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_224,
      I2 => core_n_225,
      I3 => gpioin5_gpioin5_mode_storage,
      O => gpioin5_gpioin5_mode_storage_i_1_n_0
    );
gpioin5_gpioin5_pending_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FFF1111"
    )
        port map (
      I0 => core_n_130,
      I1 => gpioin5_gpioin5_trigger_d,
      I2 => gpioin5_pending_r,
      I3 => gpioin5_pending_re,
      I4 => gpioin5_gpioin5_pending,
      O => gpioin5_gpioin5_pending_i_1_n_0
    );
gpioin5_pending_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_218,
      I2 => \^dbg_uart_address_reg[19]\(1),
      I3 => core_n_109,
      I4 => core_n_225,
      I5 => gpioin5_pending_r,
      O => gpioin5_pending_r_i_1_n_0
    );
int_rst_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => int_rst_reg,
      I1 => pass_thru_mgmt_delay,
      I2 => int_rst_reg_0,
      I3 => resetb,
      O => \^wb_rst_i\
    );
litespi_grant_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => litespi_grant,
      I1 => p_0_in33_in,
      I2 => core_n_135,
      O => litespi_grant_i_1_n_0
    );
litespi_grant_rep_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => litespi_grant,
      I1 => p_0_in33_in,
      I2 => core_n_135,
      O => litespi_grant_rep_i_1_n_0
    );
mgmtsoc_en_storage_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_217,
      I2 => core_n_110,
      I3 => mgmtsoc_en_storage,
      O => mgmtsoc_en_storage_i_1_n_0
    );
mgmtsoc_enable_storage_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => \^dbg_uart_address_reg[19]\(1),
      I2 => core_n_109,
      I3 => core_n_101,
      I4 => core_n_110,
      I5 => mgmtsoc_enable_storage,
      O => mgmtsoc_enable_storage_i_1_n_0
    );
mgmtsoc_litespimmap_burst_cs_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FF57FD553C5401"
    )
        port map (
      I0 => core_n_131,
      I1 => litespi_state(2),
      I2 => litespi_state(1),
      I3 => litespi_state(3),
      I4 => litespi_state(0),
      I5 => mgmtsoc_litespimmap_burst_cs,
      O => mgmtsoc_litespimmap_burst_cs_i_1_n_0
    );
mgmtsoc_master_cs_storage_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_224,
      I2 => core_n_184,
      I3 => p_0_in33_in,
      O => mgmtsoc_master_cs_storage_i_1_n_0
    );
mgmtsoc_master_tx_fifo_source_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020F0F0F02020202"
    )
        port map (
      I0 => core_n_228,
      I1 => core_n_184,
      I2 => int_rst,
      I3 => core_n_149,
      I4 => litespi_grant,
      I5 => core_n_37,
      O => mgmtsoc_master_tx_fifo_source_valid_i_1_n_0
    );
mgmtsoc_pending_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_218,
      I2 => \^dbg_uart_address_reg[19]\(1),
      I3 => core_n_109,
      I4 => core_n_110,
      I5 => mgmtsoc_pending_r,
      O => mgmtsoc_pending_r_i_1_n_0
    );
mgmtsoc_update_value_storage_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_228,
      I2 => core_n_110,
      I3 => mgmtsoc_update_value_storage,
      O => mgmtsoc_update_value_storage_i_1_n_0
    );
mgmtsoc_vexriscv_debug_bus_ack_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => core_n_35,
      I1 => core_n_136,
      I2 => mgmtsoc_vexriscv_transfer_complete,
      I3 => mgmtsoc_vexriscv_i_cmd_payload_data0,
      I4 => int_rst,
      O => mgmtsoc_vexriscv_debug_bus_ack_i_1_n_0
    );
mgmtsoc_vexriscv_i_cmd_valid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => mgmtsoc_vexriscv_i_cmd_payload_wr17_out,
      I1 => mgmtsoc_vexriscv_i_cmd_payload_data0,
      I2 => mgmtsoc_vexriscv_i_cmd_valid,
      O => mgmtsoc_vexriscv_i_cmd_valid_i_1_n_0
    );
mgmtsoc_vexriscv_transfer_wait_for_ack_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mgmtsoc_vexriscv_transfer_complete,
      I1 => core_n_136,
      I2 => core_n_34,
      O => mgmtsoc_vexriscv_transfer_wait_for_ack_i_1_n_0
    );
mgmtsoc_zero_pending_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FFF4444"
    )
        port map (
      I0 => mgmtsoc_zero_trigger_d,
      I1 => csrbank10_ev_status_w,
      I2 => mgmtsoc_pending_r,
      I3 => mgmtsoc_pending_re,
      I4 => mgmtsoc_zero_pending,
      O => mgmtsoc_zero_pending_i_1_n_0
    );
mprj_wb_iena_storage_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_111,
      I2 => core_n_221,
      I3 => mprj_adr_o_core(13),
      I4 => core_n_230,
      I5 => core_n_47,
      O => mprj_wb_iena_storage_i_1_n_0
    );
multiregimpl0_regs0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => mprj_i(2),
      I1 => uart_enabled_storage,
      I2 => mprj_i(0),
      I3 => \^debug_mode\,
      O => multiregimpl0_regs0_i_1_n_0
    );
rs232phy_rs232phyrx_state_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => multiregimpl0_regs1,
      I1 => uart_phy_rx_rx_d,
      I2 => rs232phy_rs232phyrx_state,
      I3 => core_n_236,
      O => rs232phy_rs232phyrx_state_i_1_n_0
    );
rs232phy_rs232phytx_state_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => core_n_237,
      I1 => rs232phy_rs232phytx_state,
      I2 => uart_tx_fifo_readable,
      O => rs232phy_rs232phytx_state_i_1_n_0
    );
spi_enabled_storage_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_111,
      I2 => core_n_139,
      I3 => \^spi_enabled\,
      O => spi_enabled_storage_i_1_n_0
    );
spi_master_loopback_storage_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_101,
      I2 => \^dbg_uart_address_reg[19]\(1),
      I3 => core_n_109,
      I4 => core_n_140,
      I5 => spi_master_loopback_storage,
      O => spi_master_loopback_storage_i_1_n_0
    );
spi_mosi_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => sync_array_muxed,
      I1 => spi_master_clk_fall,
      I2 => spimaster_state(1),
      I3 => spimaster_state(0),
      I4 => spi_sdo,
      O => spi_mosi_i_1_n_0
    );
state_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => core_n_108,
      I1 => state,
      I2 => core_n_114,
      O => state_i_1_n_0
    );
sys_uart_tx_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AF33A033"
    )
        port map (
      I0 => core_n_95,
      I1 => uart_tx_fifo_readable,
      I2 => uart_phy_tx_tick,
      I3 => rs232phy_rs232phytx_state,
      I4 => sys_uart_tx,
      O => sys_uart_tx_i_1_n_0
    );
uart_enabled_storage_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => mgmtsoc_dat_w(0),
      I1 => core_n_111,
      I2 => core_n_141,
      I3 => uart_enabled_storage,
      O => uart_enabled_storage_i_1_n_0
    );
uart_rx_fifo_readable_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => uart_pending_re,
      I1 => core_n_220,
      I2 => uart_rx_fifo_rdport_re,
      I3 => uart_rx_fifo_readable,
      O => uart_rx_fifo_readable_i_1_n_0
    );
uart_rx_pending_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F770F00"
    )
        port map (
      I0 => uart_pending_re,
      I1 => core_n_220,
      I2 => uart_rx_trigger_d,
      I3 => uart_rx_fifo_readable,
      I4 => uart_pending_status_reg(1),
      O => uart_rx_pending_i_1_n_0
    );
uart_tx_fifo_readable_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => core_n_237,
      I1 => uart_tx_fifo_syncfifo_re,
      I2 => uart_tx_fifo_readable,
      O => uart_tx_fifo_readable_i_1_n_0
    );
uart_tx_pending_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FFF1111"
    )
        port map (
      I0 => core_n_229,
      I1 => uart_tx_trigger_d,
      I2 => core_n_219,
      I3 => uart_pending_re,
      I4 => uart_pending_status_reg(0),
      O => uart_tx_pending_i_1_n_0
    );
uartwishbonebridge_rs232phyrx_state_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => multiregimpl1_regs1,
      I1 => dbg_uart_rx_rx_d,
      I2 => uartwishbonebridge_rs232phyrx_state,
      I3 => core_n_234,
      O => uartwishbonebridge_rs232phyrx_state_i_1_n_0
    );
uartwishbonebridge_rs232phytx_state_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000BAAA"
    )
        port map (
      I0 => uartwishbonebridge_rs232phytx_state,
      I1 => uartwishbonebridge_state(0),
      I2 => uartwishbonebridge_state(2),
      I3 => uartwishbonebridge_state(1),
      I4 => core_n_118,
      O => uartwishbonebridge_rs232phytx_state_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0_caravel is
  port (
    mprj_en : out STD_LOGIC_VECTOR ( 37 downto 0 );
    flash_io0 : out STD_LOGIC;
    flash_csb : out STD_LOGIC;
    flash_clk : out STD_LOGIC;
    mprj_o : out STD_LOGIC_VECTOR ( 37 downto 0 );
    resetb : in STD_LOGIC;
    mprj_i : in STD_LOGIC_VECTOR ( 37 downto 0 );
    flash_io1 : in STD_LOGIC;
    clock : in STD_LOGIC;
    gpio : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_caravel_0_0_caravel : entity is "caravel";
end design_1_caravel_0_0_caravel;

architecture STRUCTURE of design_1_caravel_0_0_caravel is
  signal debug_mode : STD_LOGIC;
  signal debug_oeb : STD_LOGIC;
  signal flash_clk_core : STD_LOGIC;
  signal flash_io0_do_core : STD_LOGIC;
  signal flash_io0_oeb_core : STD_LOGIC;
  signal \gpio_control_bidir_1_gate__0_n_0\ : STD_LOGIC;
  signal gpio_control_bidir_1_gate_n_0 : STD_LOGIC;
  signal \gpio_control_bidir_2_gate__0_n_0\ : STD_LOGIC;
  signal \gpio_control_bidir_2_gate__1_n_0\ : STD_LOGIC;
  signal gpio_control_bidir_2_gate_n_0 : STD_LOGIC;
  signal \gpio_control_bidir__n_0_1[0]\ : STD_LOGIC;
  signal \gpio_control_bidir__n_0_1[1]\ : STD_LOGIC;
  signal \gpio_control_bidir__n_0_2[0]\ : STD_LOGIC;
  signal \gpio_control_bidir__n_0_2[1]\ : STD_LOGIC;
  signal \gpio_control_bidir__n_0_2[2]\ : STD_LOGIC;
  signal \gpio_control_bidir__n_1_1[0]\ : STD_LOGIC;
  signal \gpio_control_bidir__n_1_1[1]\ : STD_LOGIC;
  signal \gpio_control_bidir__n_2_1[1]\ : STD_LOGIC;
  signal \gpio_control_bidir__n_3_1[1]\ : STD_LOGIC;
  signal gpio_control_in_1_c_0_n_0 : STD_LOGIC;
  signal gpio_control_in_1_c_1_n_0 : STD_LOGIC;
  signal gpio_control_in_1_c_2_n_0 : STD_LOGIC;
  signal gpio_control_in_1_c_3_n_0 : STD_LOGIC;
  signal gpio_control_in_1_c_4_n_0 : STD_LOGIC;
  signal gpio_control_in_1_c_5_n_0 : STD_LOGIC;
  signal gpio_control_in_1_c_6_n_0 : STD_LOGIC;
  signal gpio_control_in_1_c_n_0 : STD_LOGIC;
  signal \gpio_control_in_1_gate__0_n_0\ : STD_LOGIC;
  signal \gpio_control_in_1_gate__1_n_0\ : STD_LOGIC;
  signal \gpio_control_in_1_gate__2_n_0\ : STD_LOGIC;
  signal \gpio_control_in_1_gate__3_n_0\ : STD_LOGIC;
  signal \gpio_control_in_1_gate__4_n_0\ : STD_LOGIC;
  signal \gpio_control_in_1_gate__5_n_0\ : STD_LOGIC;
  signal \gpio_control_in_1_gate__6_n_0\ : STD_LOGIC;
  signal \gpio_control_in_1_gate__7_n_0\ : STD_LOGIC;
  signal \gpio_control_in_1_gate__8_n_0\ : STD_LOGIC;
  signal \gpio_control_in_1_gate__9_n_0\ : STD_LOGIC;
  signal gpio_control_in_1_gate_n_0 : STD_LOGIC;
  signal \gpio_control_in_1a_gate__0_n_0\ : STD_LOGIC;
  signal \gpio_control_in_1a_gate__1_n_0\ : STD_LOGIC;
  signal \gpio_control_in_1a_gate__2_n_0\ : STD_LOGIC;
  signal \gpio_control_in_1a_gate__3_n_0\ : STD_LOGIC;
  signal \gpio_control_in_1a_gate__4_n_0\ : STD_LOGIC;
  signal gpio_control_in_1a_gate_n_0 : STD_LOGIC;
  signal \gpio_control_in_1a_n_0_[0]\ : STD_LOGIC;
  signal \gpio_control_in_1a_n_0_[1]\ : STD_LOGIC;
  signal \gpio_control_in_1a_n_0_[2]\ : STD_LOGIC;
  signal \gpio_control_in_1a_n_0_[3]\ : STD_LOGIC;
  signal \gpio_control_in_1a_n_0_[4]\ : STD_LOGIC;
  signal \gpio_control_in_1a_n_0_[5]\ : STD_LOGIC;
  signal \gpio_control_in_1a_n_1_[0]\ : STD_LOGIC;
  signal \gpio_control_in_1a_n_1_[1]\ : STD_LOGIC;
  signal \gpio_control_in_1a_n_1_[2]\ : STD_LOGIC;
  signal \gpio_control_in_1a_n_1_[4]\ : STD_LOGIC;
  signal \gpio_control_in_1a_n_1_[5]\ : STD_LOGIC;
  signal \gpio_control_in_1a_n_2_[3]\ : STD_LOGIC;
  signal \gpio_control_in_2_gate__0_n_0\ : STD_LOGIC;
  signal \gpio_control_in_2_gate__10_n_0\ : STD_LOGIC;
  signal \gpio_control_in_2_gate__11_n_0\ : STD_LOGIC;
  signal \gpio_control_in_2_gate__12_n_0\ : STD_LOGIC;
  signal \gpio_control_in_2_gate__13_n_0\ : STD_LOGIC;
  signal \gpio_control_in_2_gate__14_n_0\ : STD_LOGIC;
  signal \gpio_control_in_2_gate__1_n_0\ : STD_LOGIC;
  signal \gpio_control_in_2_gate__2_n_0\ : STD_LOGIC;
  signal \gpio_control_in_2_gate__3_n_0\ : STD_LOGIC;
  signal \gpio_control_in_2_gate__4_n_0\ : STD_LOGIC;
  signal \gpio_control_in_2_gate__5_n_0\ : STD_LOGIC;
  signal \gpio_control_in_2_gate__6_n_0\ : STD_LOGIC;
  signal \gpio_control_in_2_gate__7_n_0\ : STD_LOGIC;
  signal \gpio_control_in_2_gate__8_n_0\ : STD_LOGIC;
  signal \gpio_control_in_2_gate__9_n_0\ : STD_LOGIC;
  signal gpio_control_in_2_gate_n_0 : STD_LOGIC;
  signal \gpio_control_in__n_0_1[0]\ : STD_LOGIC;
  signal \gpio_control_in__n_0_1[10]\ : STD_LOGIC;
  signal \gpio_control_in__n_0_1[1]\ : STD_LOGIC;
  signal \gpio_control_in__n_0_1[2]\ : STD_LOGIC;
  signal \gpio_control_in__n_0_1[3]\ : STD_LOGIC;
  signal \gpio_control_in__n_0_1[4]\ : STD_LOGIC;
  signal \gpio_control_in__n_0_1[5]\ : STD_LOGIC;
  signal \gpio_control_in__n_0_1[6]\ : STD_LOGIC;
  signal \gpio_control_in__n_0_1[7]\ : STD_LOGIC;
  signal \gpio_control_in__n_0_1[8]\ : STD_LOGIC;
  signal \gpio_control_in__n_0_1[9]\ : STD_LOGIC;
  signal \gpio_control_in__n_0_2[0]\ : STD_LOGIC;
  signal \gpio_control_in__n_0_2[10]\ : STD_LOGIC;
  signal \gpio_control_in__n_0_2[11]\ : STD_LOGIC;
  signal \gpio_control_in__n_0_2[12]\ : STD_LOGIC;
  signal \gpio_control_in__n_0_2[13]\ : STD_LOGIC;
  signal \gpio_control_in__n_0_2[14]\ : STD_LOGIC;
  signal \gpio_control_in__n_0_2[15]\ : STD_LOGIC;
  signal \gpio_control_in__n_0_2[1]\ : STD_LOGIC;
  signal \gpio_control_in__n_0_2[2]\ : STD_LOGIC;
  signal \gpio_control_in__n_0_2[3]\ : STD_LOGIC;
  signal \gpio_control_in__n_0_2[4]\ : STD_LOGIC;
  signal \gpio_control_in__n_0_2[5]\ : STD_LOGIC;
  signal \gpio_control_in__n_0_2[6]\ : STD_LOGIC;
  signal \gpio_control_in__n_0_2[7]\ : STD_LOGIC;
  signal \gpio_control_in__n_0_2[8]\ : STD_LOGIC;
  signal \gpio_control_in__n_0_2[9]\ : STD_LOGIC;
  signal \gpio_control_in__n_1_1[0]\ : STD_LOGIC;
  signal \gpio_control_in__n_1_1[1]\ : STD_LOGIC;
  signal \gpio_control_in__n_1_1[2]\ : STD_LOGIC;
  signal \gpio_control_in__n_1_1[3]\ : STD_LOGIC;
  signal \gpio_control_in__n_1_1[4]\ : STD_LOGIC;
  signal \gpio_control_in__n_1_1[5]\ : STD_LOGIC;
  signal \gpio_control_in__n_1_1[6]\ : STD_LOGIC;
  signal \gpio_control_in__n_1_1[7]\ : STD_LOGIC;
  signal \gpio_control_in__n_1_1[8]\ : STD_LOGIC;
  signal \gpio_control_in__n_1_1[9]\ : STD_LOGIC;
  signal gpio_serial_link_2 : STD_LOGIC_VECTOR ( 18 downto 1 );
  signal hk_ack_i : STD_LOGIC;
  signal hk_dat_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal housekeeping_n_0 : STD_LOGIC;
  signal housekeeping_n_10 : STD_LOGIC;
  signal housekeeping_n_109 : STD_LOGIC;
  signal housekeeping_n_11 : STD_LOGIC;
  signal housekeeping_n_110 : STD_LOGIC;
  signal housekeeping_n_111 : STD_LOGIC;
  signal housekeeping_n_112 : STD_LOGIC;
  signal housekeeping_n_113 : STD_LOGIC;
  signal housekeeping_n_114 : STD_LOGIC;
  signal housekeeping_n_115 : STD_LOGIC;
  signal housekeeping_n_116 : STD_LOGIC;
  signal housekeeping_n_117 : STD_LOGIC;
  signal housekeeping_n_118 : STD_LOGIC;
  signal housekeeping_n_119 : STD_LOGIC;
  signal housekeeping_n_12 : STD_LOGIC;
  signal housekeeping_n_13 : STD_LOGIC;
  signal housekeeping_n_14 : STD_LOGIC;
  signal housekeeping_n_17 : STD_LOGIC;
  signal housekeeping_n_53 : STD_LOGIC;
  signal housekeeping_n_54 : STD_LOGIC;
  signal housekeeping_n_55 : STD_LOGIC;
  signal housekeeping_n_56 : STD_LOGIC;
  signal housekeeping_n_57 : STD_LOGIC;
  signal housekeeping_n_59 : STD_LOGIC;
  signal housekeeping_n_60 : STD_LOGIC;
  signal housekeeping_n_61 : STD_LOGIC;
  signal housekeeping_n_62 : STD_LOGIC;
  signal housekeeping_n_63 : STD_LOGIC;
  signal housekeeping_n_64 : STD_LOGIC;
  signal housekeeping_n_65 : STD_LOGIC;
  signal housekeeping_n_66 : STD_LOGIC;
  signal housekeeping_n_67 : STD_LOGIC;
  signal housekeeping_n_68 : STD_LOGIC;
  signal housekeeping_n_69 : STD_LOGIC;
  signal housekeeping_n_70 : STD_LOGIC;
  signal housekeeping_n_71 : STD_LOGIC;
  signal housekeeping_n_72 : STD_LOGIC;
  signal housekeeping_n_73 : STD_LOGIC;
  signal housekeeping_n_74 : STD_LOGIC;
  signal housekeeping_n_75 : STD_LOGIC;
  signal housekeeping_n_76 : STD_LOGIC;
  signal housekeeping_n_8 : STD_LOGIC;
  signal housekeeping_n_9 : STD_LOGIC;
  signal irq_spi : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mgmt_io_oeb_hk : STD_LOGIC_VECTOR ( 35 downto 1 );
  signal mgmt_io_out_hk : STD_LOGIC_VECTOR ( 37 downto 1 );
  signal mprj_ack_i_core : STD_LOGIC;
  signal mprj_adr_o_core : STD_LOGIC_VECTOR ( 21 downto 2 );
  signal mprj_dat_i_core : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mprj_dat_o_core : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mprj_io_loader_clock : STD_LOGIC;
  signal mprj_io_loader_data_1 : STD_LOGIC;
  signal mprj_io_loader_data_2 : STD_LOGIC;
  signal mprj_io_loader_strobe : STD_LOGIC;
  signal mprj_n_2 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 to 4 );
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_45_in : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal pass_thru_mgmt_delay : STD_LOGIC;
  signal pass_thru_user : STD_LOGIC;
  signal \pass_thru_user_delay__0\ : STD_LOGIC;
  signal rx_buffer : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal soc_n_0 : STD_LOGIC;
  signal soc_n_10 : STD_LOGIC;
  signal soc_n_11 : STD_LOGIC;
  signal soc_n_12 : STD_LOGIC;
  signal soc_n_13 : STD_LOGIC;
  signal soc_n_15 : STD_LOGIC;
  signal soc_n_17 : STD_LOGIC;
  signal soc_n_18 : STD_LOGIC;
  signal soc_n_19 : STD_LOGIC;
  signal soc_n_20 : STD_LOGIC;
  signal soc_n_29 : STD_LOGIC;
  signal soc_n_30 : STD_LOGIC;
  signal soc_n_32 : STD_LOGIC;
  signal soc_n_36 : STD_LOGIC;
  signal soc_n_37 : STD_LOGIC;
  signal soc_n_38 : STD_LOGIC;
  signal soc_n_39 : STD_LOGIC;
  signal soc_n_40 : STD_LOGIC;
  signal soc_n_41 : STD_LOGIC;
  signal soc_n_42 : STD_LOGIC;
  signal soc_n_43 : STD_LOGIC;
  signal spi_csb : STD_LOGIC;
  signal spi_enabled : STD_LOGIC;
  signal spi_sck : STD_LOGIC;
  signal trap_output_dest : STD_LOGIC;
  signal \uart/ctrl/stat_reg\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \uart/ctrl/tx_start_local0\ : STD_LOGIC;
  signal \uart/frame_err\ : STD_LOGIC;
  signal \uart/tx_busy\ : STD_LOGIC;
  signal \uart/tx_start_clear\ : STD_LOGIC;
  signal \uart/wb_valid\ : STD_LOGIC;
  signal user_io_out : STD_LOGIC_VECTOR ( 6 to 6 );
  signal user_irq_core : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wb_rst_i : STD_LOGIC;
  signal wbbd_data : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of gpio_control_bidir_1_gate : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \gpio_control_bidir_1_gate__0\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of gpio_control_bidir_2_gate : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \gpio_control_bidir_2_gate__0\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \gpio_control_bidir_2_gate__1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of gpio_control_in_1_gate : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \gpio_control_in_1_gate__0\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \gpio_control_in_1_gate__1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \gpio_control_in_1_gate__2\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \gpio_control_in_1_gate__3\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \gpio_control_in_1_gate__4\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \gpio_control_in_1_gate__5\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \gpio_control_in_1_gate__6\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \gpio_control_in_1_gate__7\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \gpio_control_in_1_gate__8\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \gpio_control_in_1_gate__9\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of gpio_control_in_1a_gate : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \gpio_control_in_1a_gate__0\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \gpio_control_in_1a_gate__1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \gpio_control_in_1a_gate__2\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \gpio_control_in_1a_gate__3\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \gpio_control_in_1a_gate__4\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of gpio_control_in_2_gate : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \gpio_control_in_2_gate__0\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \gpio_control_in_2_gate__1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \gpio_control_in_2_gate__10\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \gpio_control_in_2_gate__11\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \gpio_control_in_2_gate__12\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \gpio_control_in_2_gate__13\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \gpio_control_in_2_gate__14\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \gpio_control_in_2_gate__2\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \gpio_control_in_2_gate__3\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \gpio_control_in_2_gate__4\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \gpio_control_in_2_gate__5\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \gpio_control_in_2_gate__6\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \gpio_control_in_2_gate__7\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \gpio_control_in_2_gate__8\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \gpio_control_in_2_gate__9\ : label is "soft_lutpair408";
begin
\gpio_control_bidir_1[0]\: entity work.design_1_caravel_0_0_gpio_control_block
     port map (
      D(0) => mprj_io_loader_data_1,
      Q(0) => housekeeping_n_119,
      debug_mode => debug_mode,
      debug_oeb => debug_oeb,
      gpio_outenb_reg_P_0 => housekeeping_n_57,
      mprj_en(0) => mprj_en(0),
      \mprj_en[0]\(0) => housekeeping_n_53,
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      mprj_o(0) => mprj_o(0),
      serial_data_out => \gpio_control_bidir__n_1_1[0]\,
      \shift_register_reg[10]_0\ => \gpio_control_bidir_1_gate__0_n_0\,
      \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ => \gpio_control_bidir__n_0_1[0]\
    );
\gpio_control_bidir_1[1]\: entity work.design_1_caravel_0_0_gpio_control_block_0
     port map (
      D(0) => \gpio_control_bidir__n_1_1[0]\,
      gpio_outenb_reg_P_0 => \gpio_control_bidir__n_3_1[1]\,
      gpio_outenb_reg_P_1 => housekeeping_n_57,
      mgmt_ena_reg_P_0 => \gpio_control_bidir__n_2_1[1]\,
      mgmt_io_oeb_hk(0) => mgmt_io_oeb_hk(1),
      mgmt_io_out_hk(0) => mgmt_io_out_hk(1),
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      mprj_o(0) => mprj_o(1),
      serial_data_in => \gpio_control_bidir__n_1_1[1]\,
      \shift_register_reg[10]_0\ => gpio_control_bidir_1_gate_n_0,
      \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ => \gpio_control_bidir__n_0_1[1]\
    );
gpio_control_bidir_1_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpio_control_bidir__n_0_1[1]\,
      I1 => gpio_control_in_1_c_6_n_0,
      O => gpio_control_bidir_1_gate_n_0
    );
\gpio_control_bidir_1_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpio_control_bidir__n_0_1[0]\,
      I1 => gpio_control_in_1_c_6_n_0,
      O => \gpio_control_bidir_1_gate__0_n_0\
    );
\gpio_control_bidir_2[0]\: entity work.design_1_caravel_0_0_gpio_control_block_1
     port map (
      Q(0) => housekeeping_n_55,
      gpio_outenb_reg_P_0 => housekeeping_n_57,
      mgmt_io_oeb_hk(0) => mgmt_io_oeb_hk(35),
      mgmt_io_out_hk(0) => mgmt_io_out_hk(35),
      mprj_en(0) => mprj_en(35),
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      mprj_o(0) => mprj_o(35),
      serial_data_out => gpio_serial_link_2(17),
      serial_data_out_reg_0 => gpio_serial_link_2(16),
      \shift_register_reg[10]_0\ => \gpio_control_bidir_2_gate__1_n_0\,
      \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ => \gpio_control_bidir__n_0_2[0]\,
      spi_cs_n => spi_csb,
      spi_enabled => spi_enabled
    );
\gpio_control_bidir_2[1]\: entity work.design_1_caravel_0_0_gpio_control_block_2
     port map (
      Q(0) => housekeeping_n_54,
      gpio_outenb_reg_P_0 => housekeeping_n_57,
      mgmt_gpio_out(0) => mgmt_io_out_hk(36),
      mprj_en(0) => mprj_en(36),
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      mprj_o(0) => mprj_o(36),
      serial_data_out => gpio_serial_link_2(18),
      serial_data_out_reg_0 => gpio_serial_link_2(17),
      \shift_register_reg[10]_0\ => \gpio_control_bidir_2_gate__0_n_0\,
      \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ => \gpio_control_bidir__n_0_2[1]\
    );
\gpio_control_bidir_2[2]\: entity work.design_1_caravel_0_0_gpio_control_block_3
     port map (
      D(0) => mprj_io_loader_data_2,
      Q(0) => housekeeping_n_56,
      gpio_outenb_reg_P_0 => housekeeping_n_57,
      mgmt_gpio_out(0) => mgmt_io_out_hk(37),
      mprj_en(0) => mprj_en(37),
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      mprj_o(0) => mprj_o(37),
      serial_data_out => gpio_serial_link_2(18),
      \shift_register_reg[10]_0\ => gpio_control_bidir_2_gate_n_0,
      \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ => \gpio_control_bidir__n_0_2[2]\
    );
gpio_control_bidir_2_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpio_control_bidir__n_0_2[2]\,
      I1 => gpio_control_in_1_c_6_n_0,
      O => gpio_control_bidir_2_gate_n_0
    );
\gpio_control_bidir_2_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpio_control_bidir__n_0_2[1]\,
      I1 => gpio_control_in_1_c_6_n_0,
      O => \gpio_control_bidir_2_gate__0_n_0\
    );
\gpio_control_bidir_2_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpio_control_bidir__n_0_2[0]\,
      I1 => gpio_control_in_1_c_6_n_0,
      O => \gpio_control_bidir_2_gate__1_n_0\
    );
\gpio_control_in_1[0]\: entity work.design_1_caravel_0_0_gpio_control_block_4
     port map (
      Q(0) => housekeeping_n_117,
      gpio_outenb_reg_P_0 => housekeeping_n_57,
      mprj_en(0) => mprj_en(8),
      mprj_i(0) => mprj_i(3),
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      mprj_o(0) => mprj_o(8),
      \pass_thru_user_delay__0\ => \pass_thru_user_delay__0\,
      serial_data_out => \gpio_control_in_1a_n_1_[5]\,
      serial_data_out_reg_0 => \gpio_control_in__n_1_1[0]\,
      \shift_register_reg[10]_0\ => \gpio_control_in_1_gate__9_n_0\,
      \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ => \gpio_control_in__n_0_1[0]\
    );
\gpio_control_in_1[10]\: entity work.design_1_caravel_0_0_gpio_control_block_5
     port map (
      mgmt_ena_reg_P_0 => housekeeping_n_57,
      mgmt_gpio_out(0) => mgmt_io_out_hk(18),
      mprj_en(0) => mprj_en(18),
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      mprj_o(0) => mprj_o(18),
      serial_data_out => \gpio_control_in__n_1_1[9]\,
      \shift_register_reg[10]_0\ => gpio_control_in_1_gate_n_0,
      \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ => \gpio_control_in__n_0_1[10]\
    );
\gpio_control_in_1[1]\: entity work.design_1_caravel_0_0_gpio_control_block_6
     port map (
      D(0) => \gpio_control_in__n_1_1[0]\,
      Q(0) => housekeeping_n_116,
      gpio_outenb_reg_P_0 => housekeeping_n_57,
      mprj_en(0) => mprj_en(9),
      mprj_i(0) => mprj_i(4),
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      mprj_o(0) => mprj_o(9),
      pass_thru_user => pass_thru_user,
      serial_data_out => \gpio_control_in__n_1_1[1]\,
      \shift_register_reg[10]_0\ => \gpio_control_in_1_gate__8_n_0\,
      \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ => \gpio_control_in__n_0_1[1]\
    );
\gpio_control_in_1[2]\: entity work.design_1_caravel_0_0_gpio_control_block_7
     port map (
      D(0) => \gpio_control_in__n_1_1[1]\,
      Q(0) => housekeeping_n_115,
      gpio_outenb_reg_P_0 => housekeeping_n_57,
      mprj_en(0) => mprj_en(10),
      mprj_i(0) => mprj_i(2),
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      mprj_o(0) => mprj_o(10),
      \pass_thru_user_delay__0\ => \pass_thru_user_delay__0\,
      serial_data_out => \gpio_control_in__n_1_1[2]\,
      \shift_register_reg[10]_0\ => \gpio_control_in_1_gate__7_n_0\,
      \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ => \gpio_control_in__n_0_1[2]\
    );
\gpio_control_in_1[3]\: entity work.design_1_caravel_0_0_gpio_control_block_8
     port map (
      D(0) => \gpio_control_in__n_1_1[2]\,
      gpio_outenb_reg_P_0 => housekeeping_n_57,
      mgmt_gpio_out(0) => mgmt_io_out_hk(11),
      mprj_en(0) => mprj_en(11),
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      mprj_o(0) => mprj_o(11),
      serial_data_out => \gpio_control_in__n_1_1[3]\,
      \shift_register_reg[10]_0\ => \gpio_control_in_1_gate__6_n_0\,
      \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ => \gpio_control_in__n_0_1[3]\
    );
\gpio_control_in_1[4]\: entity work.design_1_caravel_0_0_gpio_control_block_9
     port map (
      D(0) => \gpio_control_in__n_1_1[3]\,
      gpio_outenb_reg_P_0 => housekeeping_n_57,
      mgmt_gpio_out(0) => mgmt_io_out_hk(12),
      mprj_en(0) => mprj_en(12),
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      mprj_o(0) => mprj_o(12),
      serial_data_out => \gpio_control_in__n_1_1[4]\,
      \shift_register_reg[10]_0\ => \gpio_control_in_1_gate__5_n_0\,
      \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ => \gpio_control_in__n_0_1[4]\
    );
\gpio_control_in_1[5]\: entity work.design_1_caravel_0_0_gpio_control_block_10
     port map (
      D(0) => \gpio_control_in__n_1_1[4]\,
      Q(0) => housekeeping_n_114,
      gpio_outenb_reg_P_0 => housekeeping_n_57,
      mprj_en(0) => mprj_en(13),
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      mprj_o(0) => mprj_o(13),
      serial_data_out => \gpio_control_in__n_1_1[5]\,
      \shift_register_reg[10]_0\ => \gpio_control_in_1_gate__4_n_0\,
      \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ => \gpio_control_in__n_0_1[5]\,
      trap_output_dest => trap_output_dest
    );
\gpio_control_in_1[6]\: entity work.design_1_caravel_0_0_gpio_control_block_11
     port map (
      D(0) => \gpio_control_in__n_1_1[5]\,
      Q(0) => housekeeping_n_113,
      clock => clock,
      gpio_outenb_reg_P_0 => housekeeping_n_57,
      mprj_en(0) => mprj_en(14),
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      mprj_o(0) => mprj_o(14),
      p_45_in(0) => p_45_in(2),
      serial_data_out => \gpio_control_in__n_1_1[6]\,
      \shift_register_reg[10]_0\ => \gpio_control_in_1_gate__3_n_0\,
      \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ => \gpio_control_in__n_0_1[6]\
    );
\gpio_control_in_1[7]\: entity work.design_1_caravel_0_0_gpio_control_block_12
     port map (
      D(0) => \gpio_control_in__n_1_1[6]\,
      Q(0) => housekeeping_n_112,
      clock => clock,
      gpio_outenb_reg_P_0 => housekeeping_n_57,
      mprj_en(0) => mprj_en(15),
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      mprj_o(0) => mprj_o(15),
      p_45_in(0) => p_45_in(1),
      serial_data_out => \gpio_control_in__n_1_1[7]\,
      \shift_register_reg[10]_0\ => \gpio_control_in_1_gate__2_n_0\,
      \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ => \gpio_control_in__n_0_1[7]\
    );
\gpio_control_in_1[8]\: entity work.design_1_caravel_0_0_gpio_control_block_13
     port map (
      D(0) => \gpio_control_in__n_1_1[7]\,
      gpio_outenb_reg_P_0 => housekeeping_n_57,
      mgmt_gpio_out(0) => mgmt_io_out_hk(16),
      mprj_en(0) => mprj_en(16),
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      mprj_o(0) => mprj_o(16),
      serial_data_out => \gpio_control_in__n_1_1[8]\,
      \shift_register_reg[10]_0\ => \gpio_control_in_1_gate__1_n_0\,
      \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ => \gpio_control_in__n_0_1[8]\
    );
\gpio_control_in_1[9]\: entity work.design_1_caravel_0_0_gpio_control_block_14
     port map (
      D(0) => \gpio_control_in__n_1_1[8]\,
      gpio_outenb_reg_P_0 => housekeeping_n_57,
      mgmt_gpio_out(0) => mgmt_io_out_hk(17),
      mprj_en(0) => mprj_en(17),
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      mprj_o(0) => mprj_o(17),
      serial_data_out => \gpio_control_in__n_1_1[9]\,
      \shift_register_reg[10]_0\ => \gpio_control_in_1_gate__0_n_0\,
      \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ => \gpio_control_in__n_0_1[9]\
    );
gpio_control_in_1_c: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => housekeeping_n_57,
      D => '1',
      Q => gpio_control_in_1_c_n_0
    );
gpio_control_in_1_c_0: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => housekeeping_n_57,
      D => gpio_control_in_1_c_n_0,
      Q => gpio_control_in_1_c_0_n_0
    );
gpio_control_in_1_c_1: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => housekeeping_n_57,
      D => gpio_control_in_1_c_0_n_0,
      Q => gpio_control_in_1_c_1_n_0
    );
gpio_control_in_1_c_2: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => housekeeping_n_57,
      D => gpio_control_in_1_c_1_n_0,
      Q => gpio_control_in_1_c_2_n_0
    );
gpio_control_in_1_c_3: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => housekeeping_n_57,
      D => gpio_control_in_1_c_2_n_0,
      Q => gpio_control_in_1_c_3_n_0
    );
gpio_control_in_1_c_4: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => housekeeping_n_57,
      D => gpio_control_in_1_c_3_n_0,
      Q => gpio_control_in_1_c_4_n_0
    );
gpio_control_in_1_c_5: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => housekeeping_n_57,
      D => gpio_control_in_1_c_4_n_0,
      Q => gpio_control_in_1_c_5_n_0
    );
gpio_control_in_1_c_6: unisim.vcomponents.FDCE
     port map (
      C => mprj_io_loader_clock,
      CE => '1',
      CLR => housekeeping_n_57,
      D => gpio_control_in_1_c_5_n_0,
      Q => gpio_control_in_1_c_6_n_0
    );
gpio_control_in_1_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpio_control_in__n_0_1[10]\,
      I1 => gpio_control_in_1_c_6_n_0,
      O => gpio_control_in_1_gate_n_0
    );
\gpio_control_in_1_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpio_control_in__n_0_1[9]\,
      I1 => gpio_control_in_1_c_6_n_0,
      O => \gpio_control_in_1_gate__0_n_0\
    );
\gpio_control_in_1_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpio_control_in__n_0_1[8]\,
      I1 => gpio_control_in_1_c_6_n_0,
      O => \gpio_control_in_1_gate__1_n_0\
    );
\gpio_control_in_1_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpio_control_in__n_0_1[7]\,
      I1 => gpio_control_in_1_c_6_n_0,
      O => \gpio_control_in_1_gate__2_n_0\
    );
\gpio_control_in_1_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpio_control_in__n_0_1[6]\,
      I1 => gpio_control_in_1_c_6_n_0,
      O => \gpio_control_in_1_gate__3_n_0\
    );
\gpio_control_in_1_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpio_control_in__n_0_1[5]\,
      I1 => gpio_control_in_1_c_6_n_0,
      O => \gpio_control_in_1_gate__4_n_0\
    );
\gpio_control_in_1_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpio_control_in__n_0_1[4]\,
      I1 => gpio_control_in_1_c_6_n_0,
      O => \gpio_control_in_1_gate__5_n_0\
    );
\gpio_control_in_1_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpio_control_in__n_0_1[3]\,
      I1 => gpio_control_in_1_c_6_n_0,
      O => \gpio_control_in_1_gate__6_n_0\
    );
\gpio_control_in_1_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpio_control_in__n_0_1[2]\,
      I1 => gpio_control_in_1_c_6_n_0,
      O => \gpio_control_in_1_gate__7_n_0\
    );
\gpio_control_in_1_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpio_control_in__n_0_1[1]\,
      I1 => gpio_control_in_1_c_6_n_0,
      O => \gpio_control_in_1_gate__8_n_0\
    );
\gpio_control_in_1_gate__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpio_control_in__n_0_1[0]\,
      I1 => gpio_control_in_1_c_6_n_0,
      O => \gpio_control_in_1_gate__9_n_0\
    );
\gpio_control_in_1a[0]\: entity work.design_1_caravel_0_0_gpio_control_block_15
     port map (
      D(0) => \gpio_control_bidir__n_1_1[1]\,
      gpio_outenb_reg_P_0 => housekeeping_n_57,
      mgmt_gpio_out(0) => mgmt_io_out_hk(2),
      mprj_en(0) => mprj_en(2),
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      mprj_o(0) => mprj_o(2),
      serial_data_out => \gpio_control_in_1a_n_1_[0]\,
      \shift_register_reg[10]_0\ => \gpio_control_in_1a_gate__4_n_0\,
      \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ => \gpio_control_in_1a_n_0_[0]\
    );
\gpio_control_in_1a[1]\: entity work.design_1_caravel_0_0_gpio_control_block_16
     port map (
      D(0) => \gpio_control_in_1a_n_1_[0]\,
      gpio_outenb_reg_C_0 => housekeeping_n_57,
      mgmt_gpio_out(0) => mgmt_io_out_hk(3),
      mprj_en(0) => mprj_en(3),
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      mprj_o(0) => mprj_o(3),
      serial_data_out => \gpio_control_in_1a_n_1_[1]\,
      \shift_register_reg[10]_0\ => \gpio_control_in_1a_gate__3_n_0\,
      \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ => \gpio_control_in_1a_n_0_[1]\
    );
\gpio_control_in_1a[2]\: entity work.design_1_caravel_0_0_gpio_control_block_17
     port map (
      D(0) => \gpio_control_in_1a_n_1_[1]\,
      gpio_outenb_reg_P_0 => housekeeping_n_57,
      mgmt_gpio_out(0) => mgmt_io_out_hk(4),
      mprj_en(0) => mprj_en(4),
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      mprj_o(0) => mprj_o(4),
      serial_data_out => \gpio_control_in_1a_n_1_[2]\,
      \shift_register_reg[10]_0\ => \gpio_control_in_1a_gate__2_n_0\,
      \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ => \gpio_control_in_1a_n_0_[2]\
    );
\gpio_control_in_1a[3]\: entity work.design_1_caravel_0_0_gpio_control_block_18
     port map (
      D(0) => \gpio_control_in_1a_n_1_[2]\,
      gpio_outenb_reg_P_0 => housekeeping_n_57,
      mgmt_gpio_out(0) => mgmt_io_out_hk(5),
      mprj_en(0) => mprj_en(5),
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      mprj_o(0) => mprj_o(5),
      serial_data_out => \gpio_control_in_1a_n_2_[3]\,
      \shift_register_reg[10]_0\ => \gpio_control_in_1a_gate__1_n_0\,
      \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ => \gpio_control_in_1a_n_0_[3]\
    );
\gpio_control_in_1a[4]\: entity work.design_1_caravel_0_0_gpio_control_block_19
     port map (
      D(0) => \gpio_control_in_1a_n_2_[3]\,
      gpio_outenb_reg_P_0 => housekeeping_n_57,
      mgmt_io_out_hk(0) => mgmt_io_out_hk(6),
      mprj_en(0) => mprj_en(6),
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      mprj_o(0) => mprj_o(6),
      serial_data_out => \gpio_control_in_1a_n_1_[4]\,
      \shift_register_reg[10]_0\ => \gpio_control_in_1a_gate__0_n_0\,
      \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ => \gpio_control_in_1a_n_0_[4]\,
      user_io_out(0) => user_io_out(6)
    );
\gpio_control_in_1a[5]\: entity work.design_1_caravel_0_0_gpio_control_block_20
     port map (
      D(0) => \gpio_control_in_1a_n_1_[4]\,
      gpio_outenb_reg_P_0 => housekeeping_n_57,
      mgmt_gpio_out(0) => mgmt_io_out_hk(7),
      mprj_en(0) => mprj_en(7),
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      mprj_o(0) => mprj_o(7),
      serial_data_out => \gpio_control_in_1a_n_1_[5]\,
      \shift_register_reg[10]_0\ => gpio_control_in_1a_gate_n_0,
      \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ => \gpio_control_in_1a_n_0_[5]\
    );
gpio_control_in_1a_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpio_control_in_1a_n_0_[5]\,
      I1 => gpio_control_in_1_c_6_n_0,
      O => gpio_control_in_1a_gate_n_0
    );
\gpio_control_in_1a_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpio_control_in_1a_n_0_[4]\,
      I1 => gpio_control_in_1_c_6_n_0,
      O => \gpio_control_in_1a_gate__0_n_0\
    );
\gpio_control_in_1a_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpio_control_in_1a_n_0_[3]\,
      I1 => gpio_control_in_1_c_6_n_0,
      O => \gpio_control_in_1a_gate__1_n_0\
    );
\gpio_control_in_1a_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpio_control_in_1a_n_0_[2]\,
      I1 => gpio_control_in_1_c_6_n_0,
      O => \gpio_control_in_1a_gate__2_n_0\
    );
\gpio_control_in_1a_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpio_control_in_1a_n_0_[1]\,
      I1 => gpio_control_in_1_c_6_n_0,
      O => \gpio_control_in_1a_gate__3_n_0\
    );
\gpio_control_in_1a_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpio_control_in_1a_n_0_[0]\,
      I1 => gpio_control_in_1_c_6_n_0,
      O => \gpio_control_in_1a_gate__4_n_0\
    );
\gpio_control_in_2[0]\: entity work.design_1_caravel_0_0_gpio_control_block_21
     port map (
      gpio_outenb_reg_P_0 => housekeeping_n_57,
      mgmt_gpio_out(0) => mgmt_io_out_hk(19),
      mprj_en(0) => mprj_en(19),
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      mprj_o(0) => mprj_o(19),
      serial_data_out => gpio_serial_link_2(1),
      \shift_register_reg[10]_0\ => \gpio_control_in_2_gate__14_n_0\,
      \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ => \gpio_control_in__n_0_2[0]\
    );
\gpio_control_in_2[10]\: entity work.design_1_caravel_0_0_gpio_control_block_22
     port map (
      gpio_outenb_reg_P_0 => housekeeping_n_57,
      mgmt_gpio_out(0) => mgmt_io_out_hk(29),
      mprj_en(0) => mprj_en(29),
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      mprj_o(0) => mprj_o(29),
      serial_data_out => gpio_serial_link_2(11),
      serial_data_out_reg_0 => gpio_serial_link_2(10),
      \shift_register_reg[10]_0\ => \gpio_control_in_2_gate__4_n_0\,
      \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ => \gpio_control_in__n_0_2[10]\
    );
\gpio_control_in_2[11]\: entity work.design_1_caravel_0_0_gpio_control_block_23
     port map (
      gpio_outenb_reg_P_0 => housekeeping_n_57,
      mgmt_gpio_out(0) => mgmt_io_out_hk(30),
      mprj_en(0) => mprj_en(30),
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      mprj_o(0) => mprj_o(30),
      serial_data_out => gpio_serial_link_2(12),
      serial_data_out_reg_0 => gpio_serial_link_2(11),
      \shift_register_reg[10]_0\ => \gpio_control_in_2_gate__3_n_0\,
      \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ => \gpio_control_in__n_0_2[11]\
    );
\gpio_control_in_2[12]\: entity work.design_1_caravel_0_0_gpio_control_block_24
     port map (
      gpio_outenb_reg_P_0 => housekeeping_n_57,
      mgmt_gpio_out(0) => mgmt_io_out_hk(31),
      mprj_en(0) => mprj_en(31),
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      mprj_o(0) => mprj_o(31),
      serial_data_out => gpio_serial_link_2(13),
      serial_data_out_reg_0 => gpio_serial_link_2(12),
      \shift_register_reg[10]_0\ => \gpio_control_in_2_gate__2_n_0\,
      \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ => \gpio_control_in__n_0_2[12]\
    );
\gpio_control_in_2[13]\: entity work.design_1_caravel_0_0_gpio_control_block_25
     port map (
      Q(0) => housekeeping_n_111,
      gpio_outenb_reg_P_0 => housekeeping_n_57,
      mprj_en(0) => mprj_en(32),
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      mprj_o(0) => mprj_o(32),
      serial_data_out => gpio_serial_link_2(14),
      serial_data_out_reg_0 => gpio_serial_link_2(13),
      \shift_register_reg[10]_0\ => \gpio_control_in_2_gate__1_n_0\,
      \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ => \gpio_control_in__n_0_2[13]\,
      spi_enabled => spi_enabled,
      spi_sck => spi_sck
    );
\gpio_control_in_2[14]\: entity work.design_1_caravel_0_0_gpio_control_block_26
     port map (
      Q(0) => housekeeping_n_110,
      gpio_outenb_reg_P_0 => housekeeping_n_57,
      mprj_en(0) => mprj_en(33),
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      mprj_o(0) => mprj_o(33),
      serial_data_out => gpio_serial_link_2(15),
      serial_data_out_reg_0 => gpio_serial_link_2(14),
      \shift_register_reg[10]_0\ => \gpio_control_in_2_gate__0_n_0\,
      \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ => \gpio_control_in__n_0_2[14]\,
      spi_cs_n => spi_csb,
      spi_enabled => spi_enabled
    );
\gpio_control_in_2[15]\: entity work.design_1_caravel_0_0_gpio_control_block_27
     port map (
      D(0) => gpio_serial_link_2(16),
      gpio_outenb_reg_P_0 => housekeeping_n_57,
      mgmt_gpio_out(0) => mgmt_io_out_hk(34),
      mprj_en(0) => mprj_en(34),
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      mprj_o(0) => mprj_o(34),
      serial_data_out => gpio_serial_link_2(15),
      \shift_register_reg[10]_0\ => gpio_control_in_2_gate_n_0,
      \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ => \gpio_control_in__n_0_2[15]\
    );
\gpio_control_in_2[1]\: entity work.design_1_caravel_0_0_gpio_control_block_28
     port map (
      gpio_outenb_reg_P_0 => housekeeping_n_57,
      mgmt_gpio_out(0) => mgmt_io_out_hk(20),
      mprj_en(0) => mprj_en(20),
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      mprj_o(0) => mprj_o(20),
      serial_data_out => gpio_serial_link_2(2),
      serial_data_out_reg_0 => gpio_serial_link_2(1),
      \shift_register_reg[10]_0\ => \gpio_control_in_2_gate__13_n_0\,
      \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ => \gpio_control_in__n_0_2[1]\
    );
\gpio_control_in_2[2]\: entity work.design_1_caravel_0_0_gpio_control_block_29
     port map (
      gpio_outenb_reg_P_0 => housekeeping_n_57,
      mgmt_gpio_out(0) => mgmt_io_out_hk(21),
      mprj_en(0) => mprj_en(21),
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      mprj_o(0) => mprj_o(21),
      serial_data_out => gpio_serial_link_2(3),
      serial_data_out_reg_0 => gpio_serial_link_2(2),
      \shift_register_reg[10]_0\ => \gpio_control_in_2_gate__12_n_0\,
      \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ => \gpio_control_in__n_0_2[2]\
    );
\gpio_control_in_2[3]\: entity work.design_1_caravel_0_0_gpio_control_block_30
     port map (
      gpio_outenb_reg_P_0 => housekeeping_n_57,
      mgmt_gpio_out(0) => mgmt_io_out_hk(22),
      mprj_en(0) => mprj_en(22),
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      mprj_o(0) => mprj_o(22),
      serial_data_out => gpio_serial_link_2(4),
      serial_data_out_reg_0 => gpio_serial_link_2(3),
      \shift_register_reg[10]_0\ => \gpio_control_in_2_gate__11_n_0\,
      \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ => \gpio_control_in__n_0_2[3]\
    );
\gpio_control_in_2[4]\: entity work.design_1_caravel_0_0_gpio_control_block_31
     port map (
      gpio_outenb_reg_P_0 => housekeeping_n_57,
      mgmt_gpio_out(0) => mgmt_io_out_hk(23),
      mprj_en(0) => mprj_en(23),
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      mprj_o(0) => mprj_o(23),
      serial_data_out => gpio_serial_link_2(5),
      serial_data_out_reg_0 => gpio_serial_link_2(4),
      \shift_register_reg[10]_0\ => \gpio_control_in_2_gate__10_n_0\,
      \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ => \gpio_control_in__n_0_2[4]\
    );
\gpio_control_in_2[5]\: entity work.design_1_caravel_0_0_gpio_control_block_32
     port map (
      gpio_outenb_reg_P_0 => housekeeping_n_57,
      mgmt_gpio_out(0) => mgmt_io_out_hk(24),
      mprj_en(0) => mprj_en(24),
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      mprj_o(0) => mprj_o(24),
      serial_data_out => gpio_serial_link_2(6),
      serial_data_out_reg_0 => gpio_serial_link_2(5),
      \shift_register_reg[10]_0\ => \gpio_control_in_2_gate__9_n_0\,
      \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ => \gpio_control_in__n_0_2[5]\
    );
\gpio_control_in_2[6]\: entity work.design_1_caravel_0_0_gpio_control_block_33
     port map (
      gpio_outenb_reg_P_0 => housekeeping_n_57,
      mgmt_gpio_out(0) => mgmt_io_out_hk(25),
      mprj_en(0) => mprj_en(25),
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      mprj_o(0) => mprj_o(25),
      serial_data_out => gpio_serial_link_2(7),
      serial_data_out_reg_0 => gpio_serial_link_2(6),
      \shift_register_reg[10]_0\ => \gpio_control_in_2_gate__8_n_0\,
      \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ => \gpio_control_in__n_0_2[6]\
    );
\gpio_control_in_2[7]\: entity work.design_1_caravel_0_0_gpio_control_block_34
     port map (
      gpio_outenb_reg_P_0 => housekeeping_n_57,
      mgmt_gpio_out(0) => mgmt_io_out_hk(26),
      mprj_en(0) => mprj_en(26),
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      mprj_o(0) => mprj_o(26),
      serial_data_out => gpio_serial_link_2(8),
      serial_data_out_reg_0 => gpio_serial_link_2(7),
      \shift_register_reg[10]_0\ => \gpio_control_in_2_gate__7_n_0\,
      \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ => \gpio_control_in__n_0_2[7]\
    );
\gpio_control_in_2[8]\: entity work.design_1_caravel_0_0_gpio_control_block_35
     port map (
      gpio_outenb_reg_P_0 => housekeeping_n_57,
      mgmt_gpio_out(0) => mgmt_io_out_hk(27),
      mprj_en(0) => mprj_en(27),
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      mprj_o(0) => mprj_o(27),
      serial_data_out => gpio_serial_link_2(9),
      serial_data_out_reg_0 => gpio_serial_link_2(8),
      \shift_register_reg[10]_0\ => \gpio_control_in_2_gate__6_n_0\,
      \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ => \gpio_control_in__n_0_2[8]\
    );
\gpio_control_in_2[9]\: entity work.design_1_caravel_0_0_gpio_control_block_36
     port map (
      D(0) => gpio_serial_link_2(10),
      gpio_outenb_reg_P_0 => housekeeping_n_57,
      mgmt_gpio_out(0) => mgmt_io_out_hk(28),
      mprj_en(0) => mprj_en(28),
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      mprj_o(0) => mprj_o(28),
      serial_data_out => gpio_serial_link_2(9),
      \shift_register_reg[10]_0\ => \gpio_control_in_2_gate__5_n_0\,
      \shift_register_reg[9]_inst_gpio_control_in_1_c_6_0\ => \gpio_control_in__n_0_2[9]\
    );
gpio_control_in_2_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpio_control_in__n_0_2[15]\,
      I1 => gpio_control_in_1_c_6_n_0,
      O => gpio_control_in_2_gate_n_0
    );
\gpio_control_in_2_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpio_control_in__n_0_2[14]\,
      I1 => gpio_control_in_1_c_6_n_0,
      O => \gpio_control_in_2_gate__0_n_0\
    );
\gpio_control_in_2_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpio_control_in__n_0_2[13]\,
      I1 => gpio_control_in_1_c_6_n_0,
      O => \gpio_control_in_2_gate__1_n_0\
    );
\gpio_control_in_2_gate__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpio_control_in__n_0_2[4]\,
      I1 => gpio_control_in_1_c_6_n_0,
      O => \gpio_control_in_2_gate__10_n_0\
    );
\gpio_control_in_2_gate__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpio_control_in__n_0_2[3]\,
      I1 => gpio_control_in_1_c_6_n_0,
      O => \gpio_control_in_2_gate__11_n_0\
    );
\gpio_control_in_2_gate__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpio_control_in__n_0_2[2]\,
      I1 => gpio_control_in_1_c_6_n_0,
      O => \gpio_control_in_2_gate__12_n_0\
    );
\gpio_control_in_2_gate__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpio_control_in__n_0_2[1]\,
      I1 => gpio_control_in_1_c_6_n_0,
      O => \gpio_control_in_2_gate__13_n_0\
    );
\gpio_control_in_2_gate__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpio_control_in__n_0_2[0]\,
      I1 => gpio_control_in_1_c_6_n_0,
      O => \gpio_control_in_2_gate__14_n_0\
    );
\gpio_control_in_2_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpio_control_in__n_0_2[12]\,
      I1 => gpio_control_in_1_c_6_n_0,
      O => \gpio_control_in_2_gate__2_n_0\
    );
\gpio_control_in_2_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpio_control_in__n_0_2[11]\,
      I1 => gpio_control_in_1_c_6_n_0,
      O => \gpio_control_in_2_gate__3_n_0\
    );
\gpio_control_in_2_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpio_control_in__n_0_2[10]\,
      I1 => gpio_control_in_1_c_6_n_0,
      O => \gpio_control_in_2_gate__4_n_0\
    );
\gpio_control_in_2_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpio_control_in__n_0_2[9]\,
      I1 => gpio_control_in_1_c_6_n_0,
      O => \gpio_control_in_2_gate__5_n_0\
    );
\gpio_control_in_2_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpio_control_in__n_0_2[8]\,
      I1 => gpio_control_in_1_c_6_n_0,
      O => \gpio_control_in_2_gate__6_n_0\
    );
\gpio_control_in_2_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpio_control_in__n_0_2[7]\,
      I1 => gpio_control_in_1_c_6_n_0,
      O => \gpio_control_in_2_gate__7_n_0\
    );
\gpio_control_in_2_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpio_control_in__n_0_2[6]\,
      I1 => gpio_control_in_1_c_6_n_0,
      O => \gpio_control_in_2_gate__8_n_0\
    );
\gpio_control_in_2_gate__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gpio_control_in__n_0_2[5]\,
      I1 => gpio_control_in_1_c_6_n_0,
      O => \gpio_control_in_2_gate__9_n_0\
    );
housekeeping: entity work.design_1_caravel_0_0_housekeeping
     port map (
      D(0) => mprj_io_loader_data_1,
      E(0) => wbbd_data,
      \FSM_onehot_wbbd_state_reg[0]_0\ => soc_n_29,
      Q(5) => housekeeping_n_9,
      Q(4) => housekeeping_n_10,
      Q(3) => housekeeping_n_11,
      Q(2) => housekeeping_n_12,
      Q(1) => housekeeping_n_13,
      Q(0) => housekeeping_n_14,
      clock => clock,
      \dBus_cmd_rData_address_reg[2]\ => housekeeping_n_73,
      \dBus_cmd_rData_address_reg[2]_0\ => housekeeping_n_74,
      \dBus_cmd_rData_address_reg[3]\ => housekeeping_n_71,
      \dBus_cmd_rData_address_reg[3]_0\ => housekeeping_n_75,
      \dbg_uart_address_reg[18]\ => housekeeping_n_69,
      \dbg_uart_address_reg[18]_0\ => housekeeping_n_72,
      \dbg_uart_address_reg[19]\ => housekeeping_n_76,
      \dbg_uart_address_reg[2]\ => housekeeping_n_68,
      \dbg_uart_address_reg[3]\ => housekeeping_n_59,
      \dbg_uart_address_reg[3]_0\ => housekeeping_n_60,
      \dbg_uart_address_reg[3]_1\ => housekeeping_n_61,
      \dbg_uart_address_reg[3]_2\ => housekeeping_n_70,
      flash_clk => flash_clk,
      flash_clk_0 => flash_clk_core,
      flash_io0 => flash_io0,
      flash_io0_0 => flash_io0_do_core,
      flash_io0_oeb => flash_io0_oeb_core,
      flash_io1 => flash_io1,
      flash_io1_di => housekeeping_n_17,
      \gpio_configure_reg[0][3]_0\(0) => housekeeping_n_53,
      \gpio_configure_reg[35][3]_0\(0) => housekeeping_n_55,
      \gpio_configure_reg[36][3]_0\(0) => housekeeping_n_54,
      \gpio_configure_reg[37][3]_0\(0) => housekeeping_n_56,
      hk_ack_i => hk_ack_i,
      hk_dat_i(31 downto 0) => hk_dat_i(31 downto 0),
      \mgmt_gpio_data_reg[35]_0\(10) => housekeeping_n_109,
      \mgmt_gpio_data_reg[35]_0\(9) => housekeeping_n_110,
      \mgmt_gpio_data_reg[35]_0\(8) => housekeeping_n_111,
      \mgmt_gpio_data_reg[35]_0\(7) => housekeeping_n_112,
      \mgmt_gpio_data_reg[35]_0\(6) => housekeeping_n_113,
      \mgmt_gpio_data_reg[35]_0\(5) => housekeeping_n_114,
      \mgmt_gpio_data_reg[35]_0\(4) => housekeeping_n_115,
      \mgmt_gpio_data_reg[35]_0\(3) => housekeeping_n_116,
      \mgmt_gpio_data_reg[35]_0\(2) => housekeeping_n_117,
      \mgmt_gpio_data_reg[35]_0\(1) => housekeeping_n_118,
      \mgmt_gpio_data_reg[35]_0\(0) => housekeeping_n_119,
      mgmt_io_oeb_hk(0) => mgmt_io_oeb_hk(1),
      mgmt_io_out_hk(26 downto 25) => mgmt_io_out_hk(37 downto 36),
      mgmt_io_out_hk(24) => mgmt_io_out_hk(34),
      mgmt_io_out_hk(23 downto 8) => mgmt_io_out_hk(31 downto 16),
      mgmt_io_out_hk(7 downto 6) => mgmt_io_out_hk(12 downto 11),
      mgmt_io_out_hk(5) => mgmt_io_out_hk(7),
      mgmt_io_out_hk(4 downto 0) => mgmt_io_out_hk(5 downto 1),
      mprj_adr_o_core(7 downto 6) => mprj_adr_o_core(21 downto 20),
      mprj_adr_o_core(5 downto 0) => mprj_adr_o_core(7 downto 2),
      mprj_dat_o_core(31 downto 0) => mprj_dat_o_core(31 downto 0),
      mprj_en(0) => mprj_en(1),
      \mprj_en[1]\ => \gpio_control_bidir__n_2_1[1]\,
      \mprj_en[1]_0\ => \gpio_control_bidir__n_3_1[1]\,
      mprj_i(37 downto 0) => mprj_i(37 downto 0),
      mprj_io_loader_clock => mprj_io_loader_clock,
      mprj_io_loader_strobe => mprj_io_loader_strobe,
      \out\(5) => housekeeping_n_62,
      \out\(4) => housekeeping_n_63,
      \out\(3) => housekeeping_n_64,
      \out\(2) => housekeeping_n_65,
      \out\(1) => housekeeping_n_66,
      \out\(0) => housekeeping_n_67,
      p_45_in(1 downto 0) => p_45_in(2 downto 1),
      pass_thru_mgmt_delay => pass_thru_mgmt_delay,
      pass_thru_user => pass_thru_user,
      \pass_thru_user_delay__0\ => \pass_thru_user_delay__0\,
      pre_pass_thru_mgmt_reg => housekeeping_n_0,
      reset_reg_reg_0 => housekeeping_n_8,
      resetb => resetb,
      serial_bb_data_2_reg_0(0) => mprj_io_loader_data_2,
      serial_resetn_pre_reg_0 => housekeeping_n_57,
      trap_output_dest => trap_output_dest,
      user_irq(2 downto 0) => irq_spi(2 downto 0),
      wb_rst_i => wb_rst_i,
      \wbbd_addr_reg[0]_0\(0) => soc_n_36,
      \wbbd_addr_reg[1]_0\ => soc_n_12,
      \wbbd_addr_reg[1]_1\ => soc_n_41,
      \wbbd_addr_reg[1]_2\ => soc_n_10,
      \wbbd_addr_reg[2]_0\ => soc_n_43,
      \wbbd_addr_reg[2]_1\ => soc_n_11,
      \wbbd_addr_reg[3]_0\ => soc_n_38,
      \wbbd_addr_reg[4]_0\ => soc_n_37,
      \wbbd_addr_reg[4]_1\ => soc_n_42,
      \wbbd_addr_reg[5]_0\ => soc_n_40,
      \wbbd_addr_reg[6]_0\ => soc_n_39,
      wbbd_write_reg_0 => soc_n_32,
      wbbd_write_reg_1 => soc_n_30
    );
mprj: entity work.design_1_caravel_0_0_user_project_wrapper
     port map (
      D(7 downto 0) => p_2_in(7 downto 0),
      E(0) => soc_n_13,
      Q(1 downto 0) => rx_buffer(7 downto 6),
      clock => clock,
      frame_err => \uart/frame_err\,
      mprj_ack_i_core => mprj_ack_i_core,
      mprj_i(0) => mprj_i(5),
      o_rx_finish_reg => soc_n_15,
      \o_wb_dat_reg[0]\ => soc_n_17,
      \o_wb_dat_reg[0]_0\ => soc_n_20,
      \o_wb_dat_reg[0]_1\(0) => soc_n_0,
      \o_wb_dat_reg[7]\(7 downto 0) => mprj_dat_i_core(7 downto 0),
      \o_wb_dat_reg[7]_0\(1) => soc_n_18,
      \o_wb_dat_reg[7]_0\(0) => soc_n_19,
      p_0_in(0) => p_0_in(4),
      stat_reg(0) => \uart/ctrl/stat_reg\(1),
      \stat_reg_reg[0]\ => mprj_n_2,
      tx_busy => \uart/tx_busy\,
      tx_start_clear => \uart/tx_start_clear\,
      tx_start_local0 => \uart/ctrl/tx_start_local0\,
      user_io_out(0) => user_io_out(6),
      user_irq_core(0) => user_irq_core(0),
      wb_rst_i => wb_rst_i,
      wb_valid => \uart/wb_valid\
    );
soc: entity work.design_1_caravel_0_0_mgmt_core_wrapper
     port map (
      D(7 downto 0) => p_2_in(7 downto 0),
      E(0) => soc_n_13,
      \FSM_onehot_grant_reg[1]\ => soc_n_17,
      \FSM_onehot_grant_reg[1]_0\ => soc_n_20,
      \FSM_onehot_grant_reg[2]\(0) => soc_n_0,
      \FSM_onehot_wbbd_state_reg[0]\ => soc_n_29,
      \FSM_onehot_wbbd_state_reg[0]_0\(0) => soc_n_36,
      \FSM_onehot_wbbd_state_reg[1]\(0) => wbbd_data,
      \FSM_onehot_wbbd_state_reg[1]_0\ => soc_n_32,
      \FSM_onehot_wbbd_state_reg[1]_1\ => soc_n_37,
      \FSM_onehot_wbbd_state_reg[3]\ => soc_n_30,
      \FSM_onehot_wbbd_state_reg[3]_0\ => soc_n_38,
      \FSM_onehot_wbbd_state_reg[3]_1\ => soc_n_39,
      \FSM_onehot_wbbd_state_reg[3]_2\ => soc_n_40,
      \FSM_onehot_wbbd_state_reg[3]_3\ => soc_n_41,
      \FSM_onehot_wbbd_state_reg[3]_4\ => soc_n_42,
      \FSM_onehot_wbbd_state_reg[5]\ => soc_n_43,
      Q(1 downto 0) => rx_buffer(7 downto 6),
      clock => clock,
      \dBus_cmd_rData_address_reg[2]\ => soc_n_11,
      \dbg_uart_address_reg[19]\(7 downto 6) => mprj_adr_o_core(21 downto 20),
      \dbg_uart_address_reg[19]\(5 downto 0) => mprj_adr_o_core(7 downto 2),
      \dbg_uart_address_reg[19]_0\ => soc_n_10,
      debug_mode => debug_mode,
      debug_oeb => debug_oeb,
      flash_clk => flash_clk_core,
      flash_csb => flash_csb,
      flash_io0_do => flash_io0_do_core,
      flash_io0_oeb => flash_io0_oeb_core,
      flash_io1_di => housekeeping_n_17,
      frame_err => \uart/frame_err\,
      frame_err_reg => soc_n_15,
      gpio => gpio,
      hk_ack_i => hk_ack_i,
      hk_dat_i(31 downto 0) => hk_dat_i(31 downto 0),
      int_rst_reg => housekeeping_n_0,
      int_rst_reg_0 => housekeeping_n_8,
      \lineLoader_address_reg[23]\ => soc_n_12,
      \memory_to_writeBack_MEMORY_READ_DATA_reg[7]\(7 downto 0) => mprj_dat_i_core(7 downto 0),
      mgmt_io_oeb_hk(0) => mgmt_io_oeb_hk(35),
      mgmt_io_out_hk(1) => mgmt_io_out_hk(35),
      mgmt_io_out_hk(0) => mgmt_io_out_hk(6),
      mprj_ack_i_core => mprj_ack_i_core,
      mprj_dat_o_core(31 downto 0) => mprj_dat_o_core(31 downto 0),
      mprj_i(3) => mprj_i(34),
      mprj_i(2) => mprj_i(5),
      mprj_i(1) => mprj_i(3),
      mprj_i(0) => mprj_i(0),
      \mprj_o[35]\(0) => housekeeping_n_55,
      \mprj_o[35]_0\(1) => housekeeping_n_109,
      \mprj_o[35]_0\(0) => housekeeping_n_118,
      o_rx_finish_reg => mprj_n_2,
      \out\(5) => housekeeping_n_62,
      \out\(4) => housekeeping_n_63,
      \out\(3) => housekeeping_n_64,
      \out\(2) => housekeeping_n_65,
      \out\(1) => housekeeping_n_66,
      \out\(0) => housekeeping_n_67,
      p_0_in(0) => p_0_in(4),
      pass_thru_mgmt_delay => pass_thru_mgmt_delay,
      resetb => resetb,
      \rx_buffer_reg[7]\(1) => soc_n_18,
      \rx_buffer_reg[7]\(0) => soc_n_19,
      spi_cs_n => spi_csb,
      spi_enabled => spi_enabled,
      spi_sck => spi_sck,
      stat_reg(0) => \uart/ctrl/stat_reg\(1),
      tx_busy => \uart/tx_busy\,
      tx_start_clear => \uart/tx_start_clear\,
      tx_start_local0 => \uart/ctrl/tx_start_local0\,
      user_irq(3 downto 1) => irq_spi(2 downto 0),
      user_irq(0) => user_irq_core(0),
      wb_rst_i => wb_rst_i,
      wb_valid => \uart/wb_valid\,
      \wbbd_addr[1]_i_3\ => housekeeping_n_71,
      \wbbd_addr[2]_i_5\ => housekeeping_n_76,
      \wbbd_addr[3]_i_3\ => housekeeping_n_74,
      \wbbd_addr[4]_i_3\ => housekeeping_n_75,
      \wbbd_addr_reg[0]\ => housekeeping_n_59,
      \wbbd_addr_reg[0]_0\ => housekeeping_n_68,
      \wbbd_addr_reg[2]\ => housekeeping_n_73,
      \wbbd_addr_reg[2]_0\ => housekeeping_n_69,
      \wbbd_addr_reg[3]\ => housekeeping_n_72,
      \wbbd_addr_reg[4]\ => housekeeping_n_61,
      \wbbd_addr_reg[4]_0\ => housekeeping_n_60,
      \wbbd_addr_reg[4]_1\ => housekeeping_n_70,
      wbbd_write_reg(5) => housekeeping_n_9,
      wbbd_write_reg(4) => housekeeping_n_10,
      wbbd_write_reg(3) => housekeeping_n_11,
      wbbd_write_reg(2) => housekeeping_n_12,
      wbbd_write_reg(1) => housekeeping_n_13,
      wbbd_write_reg(0) => housekeeping_n_14
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_caravel_0_0 is
  port (
    gpio : inout STD_LOGIC;
    mprj_i : in STD_LOGIC_VECTOR ( 37 downto 0 );
    mprj_o : out STD_LOGIC_VECTOR ( 37 downto 0 );
    mprj_en : out STD_LOGIC_VECTOR ( 37 downto 0 );
    clock : in STD_LOGIC;
    resetb : in STD_LOGIC;
    flash_csb : out STD_LOGIC;
    flash_clk : out STD_LOGIC;
    flash_io0 : out STD_LOGIC;
    flash_io1 : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_caravel_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_caravel_0_0 : entity is "design_1_caravel_0_0,caravel,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_caravel_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of design_1_caravel_0_0 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_caravel_0_0 : entity is "caravel,Vivado 2022.1";
end design_1_caravel_0_0;

architecture STRUCTURE of design_1_caravel_0_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clock : signal is "xilinx.com:signal:clock:1.0 clock CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clock : signal is "XIL_INTERFACENAME clock, FREQ_HZ 10000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of flash_clk : signal is "xilinx.com:signal:clock:1.0 flash_clk CLK";
  attribute X_INTERFACE_PARAMETER of flash_clk : signal is "XIL_INTERFACENAME flash_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_caravel_0_0_flash_clk, INSERT_VIP 0";
begin
inst: entity work.design_1_caravel_0_0_caravel
     port map (
      clock => clock,
      flash_clk => flash_clk,
      flash_csb => flash_csb,
      flash_io0 => flash_io0,
      flash_io1 => flash_io1,
      gpio => gpio,
      mprj_en(37 downto 0) => mprj_en(37 downto 0),
      mprj_i(37 downto 0) => mprj_i(37 downto 0),
      mprj_o(37 downto 0) => mprj_o(37 downto 0),
      resetb => resetb
    );
end STRUCTURE;
