/dts-v1/;

#include "pentagram-sp7021-achip.dtsi"

#include <dt-bindings/interrupt-controller/arm-gic.h>

/ {
	model = "Sunplus SC7021 EMU (CA7) PinCtrl test";
	compatible = "sunplus,sc7021-achip";

	chosen {
		bootargs = "console=ttyS0,115200 root=/dev/ram rw loglevel=8 earlyprintk";
	};

	memory {
		reg = <0x00000000 0x20000000>; /* 512MB */
	};
};

&hdmitx {
 pinctrl-names = "default";
 pinctrl-0 = <&hdmi_A_tx3>;
};

&sdio {
 pinctrl-names = "default";
 pinctrl-0 = <&pins_sdio>;
};
&l2sw {
 pinctrl-names = "default";
 pinctrl-0 = <&ethA_pins &eth0_pins &eth1_pins>;
};

&i2cm0 {
 pinctrl-names = "default";
 pinctrl-0 = <&i2cm0_pins>;
};
&i2cm1 {
 pinctrl-names = "default";
 pinctrl-0 = <&i2cm1_pins>;
 status = "disabled";
};
&i2cm2 {
 pinctrl-names = "default";
 pinctrl-0 = <&i2cm2_pins>;
 status = "disabled";
};
&i2cm3 {
 pinctrl-names = "default";
 pinctrl-0 = <&i2cm3_pins>;
 status = "disabled";
};

&mmc0 {
 pinctrl-names = "default";
 pinctrl-0 = <&emmc_mux>;
};
&mmc1 {
 pinctrl-names = "default";
 pinctrl-0 = <&mmc1_mux>;
};

&sp_spinor0 {
 pinctrl-names = "default";
 /* this is default main boot for NOR without EMMC */
 /* pinctrl-0 = <&spi_flash2_mux &spi_fla4b2_mux>; */
 /* second NOR pinout - for test in parallel with EMMC */
 pinctrl-0 = <&spi_flash1_mux &spi_fla4b1_mux>;
 status = "disabled";
};

&spi_master0 {
 pinctrl-names = "default";
 pinctrl-0 = <&spim0_pins>;
};
&spi_master1 {
 pinctrl-names = "default";
 pinctrl-0 = <&spim1_pins>;
 status = "disabled";
};
&spi_master2 {
 pinctrl-names = "default";
 pinctrl-0 = <&spim2_pins>;
 status = "disabled";
};
&spi_master3 {
 pinctrl-names = "default";
 pinctrl-0 = <&spim3_pins>;
 status = "disabled";
};

&sp_uphy0 {
  pinctrl-names = "default";
  pinctrl-0 = <&pins_vbus_usb0>;
  vbus-gpio = <&pctl 90 GPIO_ACTIVE_HIGH>;
};

&sp_uphy1 {
  pinctrl-names = "default";
  pinctrl-0 = <&pins_vbus_usb1>;
  vbus-gpio = <&pctl 91 GPIO_ACTIVE_HIGH>;
};

&pctl {
 /*** all non-device binded that you want to set mode ***/
 pinctrl-names = "default";
 pinctrl-0 = <&nodevbinded_iopp_example &nodevbinded_gpio_example>;

 nodevbinded_iopp_example: nodevbinded_iopp_example {
    sppctl,pins = <
      SP7021_IOPAD(97,SP7021_PCTL_G_IOPP,0,0)
      SP7021_IOPAD(98,SP7021_PCTL_G_IOPP,0,0)
    >;
 };

 nodevbinded_gpio_example: nodevbinded_gpio_example {
    sppctl,pins = <
      SP7021_IOPAD(95,SP7021_PCTL_G_GPIO,0,0)
      SP7021_IOPAD(96,SP7021_PCTL_G_GPIO,0,0)
    >;
 };

 /* for SDIO */
 pins_sdio: pins_sdio {
  sppctl,pins = <
       SP7021_IOPAD(17,SP7021_PCTL_G_PMUX,MUXF_SDIO_D1,0)
       SP7021_IOPAD(19,SP7021_PCTL_G_PMUX,MUXF_SDIO_D0,0)
       SP7021_IOPAD(21,SP7021_PCTL_G_PMUX,MUXF_SDIO_CLK,0)
       SP7021_IOPAD(23,SP7021_PCTL_G_PMUX,MUXF_SDIO_CMD,0)
       SP7021_IOPAD(25,SP7021_PCTL_G_PMUX,MUXF_SDIO_D3,0)
       SP7021_IOPAD(27,SP7021_PCTL_G_PMUX,MUXF_SDIO_D2,0)
  >;
 };
 /* for all eth */
 ethA_pins: pinmux_ethA_pins {
  sppctl,pins = <
       SP7021_IOPAD(47,SP7021_PCTL_G_PMUX,MUXF_L2SW_CLK_OUT,0)
       SP7021_IOPAD(41,SP7021_PCTL_G_PMUX,MUXF_L2SW_MAC_SMI_MDC,0)
       SP7021_IOPAD(40,SP7021_PCTL_G_PMUX,MUXF_L2SW_MAC_SMI_MDIO,0)
  >;
 };
 eth0_pins: pinmux_eth0_pins {
  sppctl,pins = <
       SP7021_IOPAD(42,SP7021_PCTL_G_PMUX,MUXF_L2SW_LED_FLASH0,0)
       SP7021_IOPAD(51,SP7021_PCTL_G_PMUX,MUXF_L2SW_LED_ON0,0)

       SP7021_IOPAD(50,SP7021_PCTL_G_PMUX,MUXF_L2SW_P0_MAC_RMII_TXEN,0)
       SP7021_IOPAD(48,SP7021_PCTL_G_PMUX,MUXF_L2SW_P0_MAC_RMII_TXD0,0)
       SP7021_IOPAD(49,SP7021_PCTL_G_PMUX,MUXF_L2SW_P0_MAC_RMII_TXD1,0)
       SP7021_IOPAD(44,SP7021_PCTL_G_PMUX,MUXF_L2SW_P0_MAC_RMII_CRSDV,0)
       SP7021_IOPAD(45,SP7021_PCTL_G_PMUX,MUXF_L2SW_P0_MAC_RMII_RXD0,0)
       SP7021_IOPAD(46,SP7021_PCTL_G_PMUX,MUXF_L2SW_P0_MAC_RMII_RXD1,0)
       SP7021_IOPAD(43,SP7021_PCTL_G_PMUX,MUXF_L2SW_P0_MAC_RMII_RXER,0)
  >;
 };
 eth1_pins: pinmux_eth1_pins {
  sppctl,pins = <
       SP7021_IOPAD(30,SP7021_PCTL_G_PMUX,MUXF_L2SW_LED_FLASH1,0)
       SP7021_IOPAD(39,SP7021_PCTL_G_PMUX,MUXF_L2SW_LED_ON1,0)

       SP7021_IOPAD(38,SP7021_PCTL_G_PMUX,MUXF_L2SW_P1_MAC_RMII_TXEN,0)
       SP7021_IOPAD(36,SP7021_PCTL_G_PMUX,MUXF_L2SW_P1_MAC_RMII_TXD0,0)
       SP7021_IOPAD(37,SP7021_PCTL_G_PMUX,MUXF_L2SW_P1_MAC_RMII_TXD1,0)
       SP7021_IOPAD(32,SP7021_PCTL_G_PMUX,MUXF_L2SW_P1_MAC_RMII_CRSDV,0)
       SP7021_IOPAD(33,SP7021_PCTL_G_PMUX,MUXF_L2SW_P1_MAC_RMII_RXD0,0)
       SP7021_IOPAD(34,SP7021_PCTL_G_PMUX,MUXF_L2SW_P1_MAC_RMII_RXD1,0)
       SP7021_IOPAD(31,SP7021_PCTL_G_PMUX,MUXF_L2SW_P1_MAC_RMII_RXER,0)
  >;
 };

 pins_vbus_usb0: pins_vbus_usb0 {
	sppctl,pins = <
	  SP7021_IOPAD(90,SP7021_PCTL_G_GPIO,0,SP7021_PCTL_L_OUT)
	>;
 };
 pins_vbus_usb1: pins_vbus_usb1 {
    sppctl,pins = <
	  SP7021_IOPAD(91,SP7021_PCTL_G_GPIO,0,SP7021_PCTL_L_OUT)
	>;
 };

 leds_s0_def: user_leds_s0_def {
    sppctl,pins = <
      SP7021_IOPAD(8,SP7021_PCTL_G_GPIO,MUXF_GPIO,SP7021_PCTL_L_INV)
      SP7021_IOPAD(9,SP7021_PCTL_G_GPIO,0,SP7021_PCTL_L_INV)
    >;
 };
 leds_s0_slp: user_leds_s0_slp {
    sppctl,pins = <
      SP7021_IOPAD(8,SP7021_PCTL_G_GPIO,0,0)
      SP7021_IOPAD(9,SP7021_PCTL_G_GPIO,0,0)
    >;
 };
 
 hdmi_A_tx1: hdmi_A_tx1_pins {
    sppctl,groups = "HDMI_TX1";
    sppctl,function = "HDMI_TX";
 };
 hdmi_A_tx2: hdmi_A_tx2_pins {
    sppctl,groups = "HDMI_TX2";
    sppctl,function = "HDMI_TX";
 };
 hdmi_A_tx3: hdmi_A_tx3_pins {
    sppctl,groups = "HDMI_TX3";
    sppctl,function = "HDMI_TX";
 };

 i2cm0_pins: i2cm0_pins {
    sppctl,pins = <
      SP7021_IOPAD(60,SP7021_PCTL_G_PMUX,MUXF_ICM0_D,0)
      SP7021_IOPAD(61,SP7021_PCTL_G_PMUX,MUXF_ICM0_CLK,0)
    >;
 };
 i2cm1_pins: i2cm1_pins {
    sppctl,pins = <
      SP7021_IOPAD(62,SP7021_PCTL_G_PMUX,MUXF_ICM1_D,0)
      SP7021_IOPAD(63,SP7021_PCTL_G_PMUX,MUXF_ICM1_CLK,0)
    >;
 };
 i2cm2_pins: i2cm2_pins {
    sppctl,pins = <
      SP7021_IOPAD(64,SP7021_PCTL_G_PMUX,MUXF_ICM2_D,0)
      SP7021_IOPAD(65,SP7021_PCTL_G_PMUX,MUXF_ICM2_CLK,0)
    >;
 };
 i2cm3_pins: i2cm3_pins {
    sppctl,pins = <
      SP7021_IOPAD(66,SP7021_PCTL_G_PMUX,MUXF_ICM3_D,0)
      SP7021_IOPAD(67,SP7021_PCTL_G_PMUX,MUXF_ICM3_CLK,0)
    >;
 };

 emmc_mux: emmc_mux {
    sppctl,groups = "CARD0_EMMC";
    sppctl,function = "CARD0_EMMC";
 };
 mmc1_mux: mmc1_mux {
    sppctl,groups = "SD_CARD";
    sppctl,function = "SD_CARD";
    sppctl,pins = <
      SP7021_IOPAD(71,SP7021_PCTL_G_GPIO,0,0)
    >;
 };

 spi_flash1_mux: spi_flash1_mux {
    sppctl,groups = "SPI_FLASH1";
    sppctl,function = "SPI_FLASH";
 };
 spi_flash2_mux: spi_flash2_mux {
    sppctl,groups = "SPI_FLASH2";
    sppctl,function = "SPI_FLASH";
 };
 spi_fla4b2_mux: spi_fla4b2_mux {
    sppctl,groups = "SPI_FLASH_4BIT2";
    sppctl,function = "SPI_FLASH_4BIT";
 };
 spi_fla4b1_mux: spi_fla4b1_mux {
    sppctl,groups = "SPI_FLASH_4BIT1";
    sppctl,function = "SPI_FLASH_4BIT";
 };

 spim0_pins: spim0_pins {
  sppctl,pins = <
       SP7021_IOPAD(60,SP7021_PCTL_G_PMUX,MUXF_SPIM0_INT,0)
       SP7021_IOPAD(61,SP7021_PCTL_G_PMUX,MUXF_SPIM0_CLK,0)
       SP7021_IOPAD(61,SP7021_PCTL_G_PMUX,MUXF_SPIM0_EN,0)
       SP7021_IOPAD(63,SP7021_PCTL_G_PMUX,MUXF_SPIM0_DO,0)
       SP7021_IOPAD(64,SP7021_PCTL_G_PMUX,MUXF_SPIM0_DI,0)
  >;
 };
 spim1_pins: spim1_pins {
  sppctl,pins = <
       SP7021_IOPAD(18,SP7021_PCTL_G_PMUX,MUXF_SPIM1_INT,0)
       SP7021_IOPAD(19,SP7021_PCTL_G_PMUX,MUXF_SPIM1_CLK,0)
       SP7021_IOPAD(20,SP7021_PCTL_G_PMUX,MUXF_SPIM1_EN,0)
       SP7021_IOPAD(21,SP7021_PCTL_G_PMUX,MUXF_SPIM1_DO,0)
       SP7021_IOPAD(22,SP7021_PCTL_G_PMUX,MUXF_SPIM1_DI,0)
  >;
 };
 spim2_pins: spim2_pins {
  sppctl,pins = <
       SP7021_IOPAD(11,SP7021_PCTL_G_PMUX,MUXF_SPIM2_INT,0)
       SP7021_IOPAD(14,SP7021_PCTL_G_PMUX,MUXF_SPIM2_CLK,0)
       SP7021_IOPAD(15,SP7021_PCTL_G_PMUX,MUXF_SPIM2_EN,0)
       SP7021_IOPAD(16,SP7021_PCTL_G_PMUX,MUXF_SPIM2_DO,0)
       SP7021_IOPAD(17,SP7021_PCTL_G_PMUX,MUXF_SPIM2_DI,0)
  >;
 };
 spim3_pins: spim3_pins {
  sppctl,pins = <
       SP7021_IOPAD(6,SP7021_PCTL_G_PMUX,MUXF_SPIM3_INT,0)
       SP7021_IOPAD(7,SP7021_PCTL_G_PMUX,MUXF_SPIM3_CLK,0)
       SP7021_IOPAD(8,SP7021_PCTL_G_PMUX,MUXF_SPIM3_EN,0)
       SP7021_IOPAD(9,SP7021_PCTL_G_PMUX,MUXF_SPIM3_DO,0)
       SP7021_IOPAD(10,SP7021_PCTL_G_PMUX,MUXF_SPIM3_DI,0)
  >;
 };

};

/* ----
 next one requires:

 CONFIG_NEW_LEDS=y
 CONFIG_LEDS_CLASS=y
 CONFIG_LEDS_GPIO=y
 CONFIG_LEDS_TRIGGERS=y
 CONFIG_LEDS_TRIGGER_HEARTBEAT=y
*/

/ {
	soc@B {
		leds {
		    pinctrl-names = "default", "sleep";
		    pinctrl-0 = <&leds_s0_def>;
		    pinctrl-1 = <&leds_s0_slp>;
		    compatible = "gpio-leds";
		    led@2 {
			label = "SG";
			gpios = <&pctl 8 GPIO_ACTIVE_HIGH>;
			linux,default-trigger = "heartbeat";
			default-state = "off";
		    };
		};
	};
};
