Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Aug  8 14:37:10 2018
| Host         : WYU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FPGA_Top_timing_summary_routed.rpt -pb FPGA_Top_timing_summary_routed.pb -rpx FPGA_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : FPGA_Top
| Device       : 7a100t-fgg484
| Speed File   : -2L  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: Acquisition/AD9220Control/Ad9220Control/data_ready_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Command/AcquisitionStartStopSet/CommandOut_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Command/AcquisitionStartStopSet/CommandOut_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Command/AcquisitionStartStopSet/CommandOut_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Command/AcquisitionStartStopSet/CommandOut_reg[3]/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: Command/DaqModeSelect/CommandOut_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet3to0/CommandOut_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet3to0/CommandOut_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet3to0/CommandOut_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet3to0/CommandOut_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet7to4/CommandOut_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet7to4/CommandOut_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet7to4/CommandOut_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet7to4/CommandOut_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[100]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[101]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[102]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[103]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[104]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[105]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[106]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[107]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[108]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[109]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[110]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[111]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[112]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[113]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[114]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[115]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[116]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[117]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[118]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[119]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[120]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[121]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[122]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[123]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[124]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[125]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[126]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[127]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[128]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[129]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[130]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[131]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[132]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[133]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[134]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[135]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[136]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[137]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[138]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[139]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[140]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[141]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[142]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[143]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[144]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[145]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[146]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[147]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[148]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[149]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[150]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[151]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[152]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[153]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[154]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[155]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[156]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[157]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[158]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[159]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[160]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[161]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[162]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[163]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[164]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[165]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[166]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[167]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[168]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[169]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[170]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[171]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[172]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[173]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[174]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[175]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[176]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[177]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[178]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[179]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[180]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[181]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[182]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[183]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[184]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[185]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[186]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[187]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[188]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[189]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[190]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[191]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[192]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[193]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[194]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[195]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[196]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[197]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[198]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[199]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[200]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[201]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[202]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[203]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[204]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[205]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[206]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[207]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[208]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[209]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[210]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[211]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[212]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[213]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[214]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[215]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[216]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[217]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[218]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[219]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[220]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[221]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[222]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[223]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[224]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[225]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[226]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[227]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[228]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[229]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[230]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[231]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[232]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[233]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[234]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[235]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[236]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[237]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[238]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[239]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[240]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[241]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[242]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[243]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[244]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[245]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[246]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[247]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[248]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[249]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[250]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[251]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[252]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[253]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[254]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[255]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[64]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[65]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[66]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[67]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[68]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[69]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[70]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[71]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[72]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[73]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[74]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[75]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[76]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[77]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[78]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[79]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[80]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[81]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[82]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[83]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[84]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[85]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[86]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[87]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[88]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[89]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[90]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[91]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[92]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[93]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[94]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[95]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[96]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[97]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[98]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[99]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain1/MicrorocDaq/AutoDaqControl/Once_end_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain1/MicrorocDaq/SlaveDaqControl/OnceEnd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain1/SynchronousDataEnableToSystem/SynchronousReg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain1/SynchronousDataEnableToSystem/SynchronousReg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain2/MicrorocDaq/AutoDaqControl/Once_end_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain2/MicrorocDaq/SlaveDaqControl/OnceEnd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain2/SynchronousDataEnableToSystem/SynchronousReg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain2/SynchronousDataEnableToSystem/SynchronousReg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain3/MicrorocDaq/AutoDaqControl/Once_end_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain3/MicrorocDaq/SlaveDaqControl/OnceEnd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain3/SynchronousDataEnableToSystem/SynchronousReg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain3/SynchronousDataEnableToSystem/SynchronousReg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain4/MicrorocDaq/AutoDaqControl/Once_end_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain4/MicrorocDaq/SlaveDaqControl/OnceEnd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain4/SynchronousDataEnableToSystem/SynchronousReg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain4/SynchronousDataEnableToSystem/SynchronousReg_reg[2]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: TriggerSwitcher/TriggerExternal_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 352 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.661       -1.330                      7                54271       -0.638       -4.450                      8                54187        4.500        0.000                       0                 29545  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
CLKOUT                                                                                      {0.000 10.417}       20.833          48.001          
Clk40M                                                                                      {0.000 12.500}       25.000          40.000          
  ClockFeedback                                                                             {0.000 25.000}       50.000          20.000          
  Mmcm100M                                                                                  {0.000 5.000}        10.000          100.000         
  Mmcm40M                                                                                   {0.000 12.500}       25.000          40.000          
  Mmcm5M                                                                                    {0.000 100.000}      200.000         5.000           
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLKOUT                                                                                            4.840        0.000                      0                32851        0.062        0.000                      0                32851        9.286        0.000                       0                 18535  
Clk40M                                                                                                                                                                                                                                        7.500        0.000                       0                     1  
  ClockFeedback                                                                                                                                                                                                                              48.751        0.000                       0                     2  
  Mmcm100M                                                                                        5.996        0.000                      0                  256        0.166        0.000                      0                  256        4.500        0.000                       0                   262  
  Mmcm40M                                                                                         3.363        0.000                      0                18626        0.055        0.000                      0                18626       11.646        0.000                       0                  9745  
  Mmcm5M                                                                                         96.532        0.000                      0                  705        0.105        0.000                      0                  705       13.360        0.000                       0                   515  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.647        0.000                      0                  931        0.075        0.000                      0                  931       15.370        0.000                       0                   485  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
Mmcm40M       CLKOUT              0.455        0.000                      0                   19        0.070        0.000                      0                    1  
Mmcm40M       Mmcm100M            0.655        0.000                      0                    1        0.860        0.000                      0                    1  
CLKOUT        Mmcm40M            -0.661       -1.330                      7                   25        1.692        0.000                      0                    7  
Mmcm100M      Mmcm40M             0.766        0.000                      0                    5        0.452        0.000                      0                    5  
Mmcm5M        Mmcm40M             8.076        0.000                      0                  246       -0.638       -4.450                      8                  222  
Mmcm40M       Mmcm5M             19.328        0.000                      0                   61        0.127        0.000                      0                   37  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           CLKOUT                                                                                      CLKOUT                                                                                           17.799        0.000                      0                   97        0.336        0.000                      0                   97  
**async_default**                                                                           Mmcm40M                                                                                     Mmcm40M                                                                                          19.883        0.000                      0                  566        0.511        0.000                      0                  566  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.208        0.000                      0                  100        0.197        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT
  To Clock:  CLKOUT

Setup :            0  Failing Endpoints,  Worst Slack        4.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.840ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        5.262ns  (logic 2.243ns (42.629%)  route 3.019ns (57.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 25.225 - 20.833 ) 
    Source Clock Delay      (SCD):    4.624ns = ( 15.041 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.409    15.041    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X1Y13         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125    17.166 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.148    18.313    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[9]
    SLICE_X70Y70         LUT3 (Prop_lut3_I2_O)        0.118    18.431 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[9]_INST_0/O
                         net (fo=3, routed)           1.871    20.303    usb_cy7c68013A/in_from_ext_fifo_dout[9]
    SLICE_X86Y103        FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.336    25.225    usb_cy7c68013A/IFCLK
    SLICE_X86Y103        FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[1]/C
                         clock pessimism              0.159    25.384    
                         clock uncertainty           -0.035    25.348    
    SLICE_X86Y103        FDRE (Setup_fdre_C_D)       -0.206    25.142    usb_cy7c68013A/FD_BUS_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         25.142    
                         arrival time                         -20.303    
  -------------------------------------------------------------------
                         slack                                  4.840    

Slack (MET) :             4.924ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        5.264ns  (logic 2.230ns (42.365%)  route 3.034ns (57.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 25.223 - 20.833 ) 
    Source Clock Delay      (SCD):    4.694ns = ( 15.111 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.479    15.111    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X2Y13         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      2.125    17.236 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           1.157    18.393    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[8]
    SLICE_X70Y70         LUT3 (Prop_lut3_I2_O)        0.105    18.498 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[8]_INST_0/O
                         net (fo=3, routed)           1.877    20.375    usb_cy7c68013A/in_from_ext_fifo_dout[8]
    SLICE_X85Y105        FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.334    25.223    usb_cy7c68013A/IFCLK
    SLICE_X85Y105        FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[0]/C
                         clock pessimism              0.159    25.382    
                         clock uncertainty           -0.035    25.346    
    SLICE_X85Y105        FDRE (Setup_fdre_C_D)       -0.047    25.299    usb_cy7c68013A/FD_BUS_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         25.299    
                         arrival time                         -20.375    
  -------------------------------------------------------------------
                         slack                                  4.924    

Slack (MET) :             4.960ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        5.118ns  (logic 2.250ns (43.964%)  route 2.868ns (56.036%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 25.225 - 20.833 ) 
    Source Clock Delay      (SCD):    4.624ns = ( 15.041 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.409    15.041    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X1Y13         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.125    17.166 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           0.958    18.124    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[13]
    SLICE_X63Y72         LUT3 (Prop_lut3_I2_O)        0.125    18.249 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[13]_INST_0/O
                         net (fo=3, routed)           1.910    20.159    usb_cy7c68013A/in_from_ext_fifo_dout[13]
    SLICE_X86Y105        FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.336    25.225    usb_cy7c68013A/IFCLK
    SLICE_X86Y105        FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[5]/C
                         clock pessimism              0.159    25.384    
                         clock uncertainty           -0.035    25.348    
    SLICE_X86Y105        FDRE (Setup_fdre_C_D)       -0.229    25.119    usb_cy7c68013A/FD_BUS_OUT_reg[5]
  -------------------------------------------------------------------
                         required time                         25.119    
                         arrival time                         -20.159    
  -------------------------------------------------------------------
                         slack                                  4.960    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/shadow_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT rise@20.833ns - CLKOUT rise@0.000ns)
  Data Path Delay:        15.878ns  (logic 0.538ns (3.388%)  route 15.340ns (96.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 25.169 - 20.833 ) 
    Source Clock Delay      (SCD):    4.590ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.376     4.590    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X50Y93         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.433     5.023 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[6]/Q
                         net (fo=183, routed)        15.340    20.363    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/s_di_o[6]
    SLICE_X12Y93         LUT6 (Prop_lut6_I0_O)        0.105    20.468 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/shadow[6]_i_1__101/O
                         net (fo=1, routed)           0.000    20.468    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/shadow[6]
    SLICE_X12Y93         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/shadow_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.280    25.169    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/s_dclk_o
    SLICE_X12Y93         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/shadow_reg[6]/C
                         clock pessimism              0.226    25.394    
                         clock uncertainty           -0.035    25.359    
    SLICE_X12Y93         FDRE (Setup_fdre_C_D)        0.076    25.435    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/shadow_reg[6]
  -------------------------------------------------------------------
                         required time                         25.435    
                         arrival time                         -20.468    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             4.975ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        5.318ns  (logic 2.230ns (41.934%)  route 3.088ns (58.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 25.223 - 20.833 ) 
    Source Clock Delay      (SCD):    4.624ns = ( 15.041 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.409    15.041    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X1Y13         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.125    17.166 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.004    18.170    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[14]
    SLICE_X63Y72         LUT3 (Prop_lut3_I2_O)        0.105    18.275 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[14]_INST_0/O
                         net (fo=3, routed)           2.084    20.359    usb_cy7c68013A/in_from_ext_fifo_dout[14]
    SLICE_X84Y105        FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.334    25.223    usb_cy7c68013A/IFCLK
    SLICE_X84Y105        FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[6]/C
                         clock pessimism              0.159    25.382    
                         clock uncertainty           -0.035    25.346    
    SLICE_X84Y105        FDRE (Setup_fdre_C_D)       -0.012    25.334    usb_cy7c68013A/FD_BUS_OUT_reg[6]
  -------------------------------------------------------------------
                         required time                         25.334    
                         arrival time                         -20.359    
  -------------------------------------------------------------------
                         slack                                  4.975    

Slack (MET) :             4.997ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        5.263ns  (logic 2.230ns (42.372%)  route 3.033ns (57.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 25.225 - 20.833 ) 
    Source Clock Delay      (SCD):    4.624ns = ( 15.041 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.409    15.041    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X1Y13         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.125    17.166 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.153    18.319    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[12]
    SLICE_X63Y72         LUT3 (Prop_lut3_I2_O)        0.105    18.424 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0/O
                         net (fo=3, routed)           1.880    20.304    usb_cy7c68013A/in_from_ext_fifo_dout[12]
    SLICE_X86Y105        FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.336    25.225    usb_cy7c68013A/IFCLK
    SLICE_X86Y105        FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[4]/C
                         clock pessimism              0.159    25.384    
                         clock uncertainty           -0.035    25.348    
    SLICE_X86Y105        FDRE (Setup_fdre_C_D)       -0.047    25.301    usb_cy7c68013A/FD_BUS_OUT_reg[4]
  -------------------------------------------------------------------
                         required time                         25.301    
                         arrival time                         -20.304    
  -------------------------------------------------------------------
                         slack                                  4.997    

Slack (MET) :             5.050ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        5.202ns  (logic 2.335ns (44.891%)  route 2.867ns (55.109%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 25.137 - 20.833 ) 
    Source Clock Delay      (SCD):    4.624ns = ( 15.041 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.409    15.041    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X1Y13         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.125    17.166 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.004    18.170    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[14]
    SLICE_X63Y72         LUT3 (Prop_lut3_I2_O)        0.105    18.275 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[14]_INST_0/O
                         net (fo=3, routed)           1.862    20.137    u_ila_1/inst/ila_core_inst/probe0[14]
    SLICE_X67Y105        LUT3 (Prop_lut3_I1_O)        0.105    20.242 r  u_ila_1/inst/ila_core_inst/probeDelay1[14]_i_1/O
                         net (fo=1, routed)           0.000    20.242    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[14]
    SLICE_X67Y105        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.248    25.137    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X67Y105        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/C
                         clock pessimism              0.159    25.296    
                         clock uncertainty           -0.035    25.260    
    SLICE_X67Y105        FDRE (Setup_fdre_C_D)        0.032    25.292    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]
  -------------------------------------------------------------------
                         required time                         25.292    
                         arrival time                         -20.242    
  -------------------------------------------------------------------
                         slack                                  5.050    

Slack (MET) :             5.052ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        5.127ns  (logic 2.230ns (43.499%)  route 2.897ns (56.501%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 25.225 - 20.833 ) 
    Source Clock Delay      (SCD):    4.694ns = ( 15.111 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.479    15.111    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X2Y13         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.125    17.236 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           1.142    18.378    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[4]
    SLICE_X72Y71         LUT3 (Prop_lut3_I2_O)        0.105    18.483 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[4]_INST_0/O
                         net (fo=3, routed)           1.754    20.238    usb_cy7c68013A/in_from_ext_fifo_dout[4]
    SLICE_X87Y105        FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.336    25.225    usb_cy7c68013A/IFCLK
    SLICE_X87Y105        FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[12]/C
                         clock pessimism              0.159    25.384    
                         clock uncertainty           -0.035    25.348    
    SLICE_X87Y105        FDRE (Setup_fdre_C_D)       -0.059    25.289    usb_cy7c68013A/FD_BUS_OUT_reg[12]
  -------------------------------------------------------------------
                         required time                         25.289    
                         arrival time                         -20.238    
  -------------------------------------------------------------------
                         slack                                  5.052    

Slack (MET) :             5.163ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        5.115ns  (logic 2.230ns (43.599%)  route 2.885ns (56.401%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 25.223 - 20.833 ) 
    Source Clock Delay      (SCD):    4.624ns = ( 15.041 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.409    15.041    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X1Y13         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.125    17.166 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.024    18.190    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[10]
    SLICE_X63Y72         LUT3 (Prop_lut3_I2_O)        0.105    18.295 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[10]_INST_0/O
                         net (fo=3, routed)           1.861    20.156    usb_cy7c68013A/in_from_ext_fifo_dout[10]
    SLICE_X84Y105        FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.334    25.223    usb_cy7c68013A/IFCLK
    SLICE_X84Y105        FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[2]/C
                         clock pessimism              0.159    25.382    
                         clock uncertainty           -0.035    25.346    
    SLICE_X84Y105        FDRE (Setup_fdre_C_D)       -0.027    25.319    usb_cy7c68013A/FD_BUS_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         25.319    
                         arrival time                         -20.156    
  -------------------------------------------------------------------
                         slack                                  5.163    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        4.836ns  (logic 2.244ns (46.401%)  route 2.592ns (53.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 25.225 - 20.833 ) 
    Source Clock Delay      (SCD):    4.694ns = ( 15.111 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.479    15.111    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X2Y13         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.125    17.236 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.019    18.255    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[3]
    SLICE_X72Y72         LUT3 (Prop_lut3_I2_O)        0.119    18.374 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[3]_INST_0/O
                         net (fo=3, routed)           1.573    19.947    usb_cy7c68013A/in_from_ext_fifo_dout[3]
    SLICE_X87Y105        FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.336    25.225    usb_cy7c68013A/IFCLK
    SLICE_X87Y105        FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[11]/C
                         clock pessimism              0.159    25.384    
                         clock uncertainty           -0.035    25.348    
    SLICE_X87Y105        FDRE (Setup_fdre_C_D)       -0.217    25.131    usb_cy7c68013A/FD_BUS_OUT_reg[11]
  -------------------------------------------------------------------
                         required time                         25.131    
                         arrival time                         -19.947    
  -------------------------------------------------------------------
                         slack                                  5.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.634%)  route 0.081ns (36.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.567     1.490    u_ila_1/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/S_DCLK_O
    SLICE_X61Y99         FDRE                                         r  u_ila_1/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  u_ila_1/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[0]/Q
                         net (fo=4, routed)           0.081     1.712    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_0_2/DIA
    SLICE_X60Y99         RAMD64E                                      r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.838     2.007    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_0_2/WCLK
    SLICE_X60Y99         RAMD64E                                      r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_0_2/RAMA/CLK
                         clock pessimism             -0.504     1.503    
    SLICE_X60Y99         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.650    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/shadow_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.798%)  route 0.166ns (47.202%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.632     1.556    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/s_dclk_o
    SLICE_X51Y49         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/current_state_reg[1]/Q
                         net (fo=21, routed)          0.166     1.863    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/current_state[1]
    SLICE_X51Y50         LUT4 (Prop_lut4_I1_O)        0.045     1.908 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/shadow[15]_i_1__71/O
                         net (fo=1, routed)           0.000     1.908    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/shadow[15]_i_1__71_n_0
    SLICE_X51Y50         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/shadow_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.836     2.005    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/s_dclk_o
    SLICE_X51Y50         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/shadow_reg[15]/C
                         clock pessimism             -0.251     1.754    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.091     1.845    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/shadow_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.260ns (58.707%)  route 0.183ns (41.293%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.561     1.484    u_ila_1/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X48Y102        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[7]/Q
                         net (fo=1, routed)           0.183     1.808    u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg_n_0_[7]
    SLICE_X57Y102        LUT5 (Prop_lut5_I0_O)        0.045     1.853 r  u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[7]_i_3/O
                         net (fo=1, routed)           0.000     1.853    u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[7]_i_3_n_0
    SLICE_X57Y102        MUXF7 (Prop_muxf7_I1_O)      0.074     1.927 r  u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.927    u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[7]
    SLICE_X57Y102        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.830     1.999    u_ila_1/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X57Y102        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[7]/C
                         clock pessimism             -0.251     1.748    
    SLICE_X57Y102        FDRE (Hold_fdre_C_D)         0.105     1.853    u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.888%)  route 0.147ns (51.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.591     1.514    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/S_DCLK_O
    SLICE_X73Y63         FDRE                                         r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y63         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[5]/Q
                         net (fo=162, routed)         0.147     1.803    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/ADDRD5
    SLICE_X74Y64         RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.865     2.034    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/WCLK
    SLICE_X74Y64         RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.480     1.554    
    SLICE_X74Y64         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.724    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.888%)  route 0.147ns (51.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.591     1.514    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/S_DCLK_O
    SLICE_X73Y63         FDRE                                         r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y63         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[5]/Q
                         net (fo=162, routed)         0.147     1.803    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/ADDRD5
    SLICE_X74Y64         RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.865     2.034    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/WCLK
    SLICE_X74Y64         RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/RAMB/CLK
                         clock pessimism             -0.480     1.554    
    SLICE_X74Y64         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.724    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.888%)  route 0.147ns (51.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.591     1.514    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/S_DCLK_O
    SLICE_X73Y63         FDRE                                         r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y63         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[5]/Q
                         net (fo=162, routed)         0.147     1.803    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/ADDRD5
    SLICE_X74Y64         RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.865     2.034    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/WCLK
    SLICE_X74Y64         RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/RAMC/CLK
                         clock pessimism             -0.480     1.554    
    SLICE_X74Y64         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.724    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.888%)  route 0.147ns (51.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.591     1.514    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/S_DCLK_O
    SLICE_X73Y63         FDRE                                         r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y63         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[5]/Q
                         net (fo=162, routed)         0.147     1.803    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/ADDRD5
    SLICE_X74Y64         RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.865     2.034    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/WCLK
    SLICE_X74Y64         RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/RAMD/CLK
                         clock pessimism             -0.480     1.554    
    SLICE_X74Y64         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.724    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.251ns (56.175%)  route 0.196ns (43.825%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.560     1.483    u_ila_1/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X47Y104        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[11]/Q
                         net (fo=1, routed)           0.196     1.820    u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg_n_0_[11]
    SLICE_X55Y105        LUT5 (Prop_lut5_I0_O)        0.045     1.865 r  u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[11]_i_3/O
                         net (fo=1, routed)           0.000     1.865    u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[11]_i_3_n_0
    SLICE_X55Y105        MUXF7 (Prop_muxf7_I1_O)      0.065     1.930 r  u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.930    u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[11]
    SLICE_X55Y105        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.827     1.997    u_ila_1/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X55Y105        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[11]/C
                         clock pessimism             -0.251     1.746    
    SLICE_X55Y105        FDRE (Hold_fdre_C_D)         0.105     1.851    u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.248ns (55.129%)  route 0.202ns (44.871%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.565     1.488    u_ila_1/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X53Y99         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[4]/Q
                         net (fo=1, routed)           0.202     1.831    u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[4]
    SLICE_X57Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.876 r  u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[4]_i_2/O
                         net (fo=1, routed)           0.000     1.876    u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[4]_i_2_n_0
    SLICE_X57Y100        MUXF7 (Prop_muxf7_I0_O)      0.062     1.938 r  u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.938    u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[4]
    SLICE_X57Y100        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.830     1.999    u_ila_1/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X57Y100        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[4]/C
                         clock pessimism             -0.246     1.753    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105     1.858    u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.871%)  route 0.180ns (56.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.570     1.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X13Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141     1.634 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1_reg/Q
                         net (fo=4, routed)           0.180     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1
    SLICE_X13Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.847     2.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X13Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                         clock pessimism             -0.246     1.770    
    SLICE_X13Y97         FDRE (Hold_fdre_C_CE)       -0.039     1.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { CLKOUT }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.833      18.361     RAMB36_X1Y6    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.833      18.361     RAMB36_X1Y7    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.833      18.361     RAMB36_X2Y5    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.833      18.361     RAMB36_X1Y4    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.833      18.361     RAMB36_X2Y4    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.833      18.361     RAMB36_X2Y18   u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.833      18.361     RAMB36_X2Y18   u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.833      18.361     RAMB36_X2Y6    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.833      18.361     RAMB36_X1Y5    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.833      18.663     RAMB36_X1Y13   UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.416      9.286      SLICE_X62Y103  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_15_17/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.416      9.286      SLICE_X62Y103  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_15_17/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.416      9.286      SLICE_X62Y103  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_15_17/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.416      9.286      SLICE_X62Y103  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_15_17/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.416      9.286      SLICE_X62Y104  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_15_17/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.416      9.286      SLICE_X62Y104  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_15_17/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.416      9.286      SLICE_X62Y104  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_15_17/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.416      9.286      SLICE_X62Y104  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_15_17/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.416      9.286      SLICE_X62Y105  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_18_20/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.416      9.286      SLICE_X62Y105  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_18_20/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.417      9.287      SLICE_X58Y112  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_15_17/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.417      9.287      SLICE_X56Y114  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_18_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.417      9.287      SLICE_X56Y114  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_18_20/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.417      9.287      SLICE_X56Y114  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_18_20/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.417      9.287      SLICE_X56Y114  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_18_20/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.417      9.287      SLICE_X58Y110  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.417      9.287      SLICE_X58Y110  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.417      9.287      SLICE_X58Y110  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.417      9.287      SLICE_X58Y110  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.417      9.287      SLICE_X58Y105  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_6_8/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Clk40M
  To Clock:  Clk40M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk40M
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { Clk40M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ClockFeedback
  To Clock:  ClockFeedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClockFeedback
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ClockGenerator/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  Mmcm100M
  To Clock:  Mmcm100M

Setup :            0  Failing Endpoints,  Worst Slack        5.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.996ns  (required time - arrival time)
  Source:                 TriggerSwitcher/InternalTrigger2_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.890ns (22.151%)  route 3.128ns (77.849%))
  Logic Levels:           3  (BUFG=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 15.358 - 10.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.376     5.462    TriggerSwitcher/SyncClk
    SLICE_X47Y88         FDCE                                         r  TriggerSwitcher/InternalTrigger2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.379     5.841 r  TriggerSwitcher/InternalTrigger2_reg/Q
                         net (fo=1, routed)           0.659     6.500    TriggerSwitcher/InternalTrigger2
    SLICE_X48Y88         LUT6 (Prop_lut6_I1_O)        0.105     6.605 r  TriggerSwitcher/BUFG_TRIGGER_i_2/O
                         net (fo=1, routed)           0.000     6.605    TriggerSwitcher/BUFG_TRIGGER_i_2_n_0
    SLICE_X48Y88         MUXF7 (Prop_muxf7_I0_O)      0.178     6.783 r  TriggerSwitcher/BUFG_TRIGGER_i_1/O
                         net (fo=1, routed)           0.759     7.542    TriggerSwitcher/TriggerSelected
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.228     7.770 r  TriggerSwitcher/BUFG_TRIGGER/O
                         net (fo=2, routed)           1.710     9.480    CommonControlSignalGenerator/HoldGen/D[0]
    SLICE_X2Y21          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.474    15.358    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X2Y21          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/C
                         clock pessimism              0.210    15.567    
                         clock uncertainty           -0.058    15.509    
    SLICE_X2Y21          FDCE (Setup_fdce_C_D)       -0.033    15.476    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         15.476    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                  5.996    

Slack (MET) :             8.423ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[217]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[218]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.358ns  (logic 0.348ns (25.635%)  route 1.010ns (74.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.360ns = ( 15.360 - 10.000 ) 
    Source Clock Delay      (SCD):    5.678ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.592     5.678    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X5Y19          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[217]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.348     6.026 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[217]/Q
                         net (fo=2, routed)           1.010     7.036    CommonControlSignalGenerator/HoldGen/TriggerShift[217]
    SLICE_X5Y19          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[218]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.476    15.360    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X5Y19          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[218]/C
                         clock pessimism              0.319    15.678    
                         clock uncertainty           -0.058    15.620    
    SLICE_X5Y19          FDCE (Setup_fdce_C_D)       -0.161    15.459    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[218]
  -------------------------------------------------------------------
                         required time                         15.459    
                         arrival time                          -7.036    
  -------------------------------------------------------------------
                         slack                                  8.423    

Slack (MET) :             8.596ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[224]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[225]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.433ns (34.739%)  route 0.813ns (65.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.362ns = ( 15.362 - 10.000 ) 
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.594     5.680    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X6Y17          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDCE (Prop_fdce_C_Q)         0.433     6.113 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[224]/Q
                         net (fo=2, routed)           0.813     6.927    CommonControlSignalGenerator/HoldGen/TriggerShift[224]
    SLICE_X4Y17          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[225]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.478    15.362    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X4Y17          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[225]/C
                         clock pessimism              0.294    15.655    
                         clock uncertainty           -0.058    15.597    
    SLICE_X4Y17          FDCE (Setup_fdce_C_D)       -0.074    15.523    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[225]
  -------------------------------------------------------------------
                         required time                         15.523    
                         arrival time                          -6.927    
  -------------------------------------------------------------------
                         slack                                  8.596    

Slack (MET) :             8.610ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[162]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[163]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.433ns (35.054%)  route 0.802ns (64.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns = ( 15.364 - 10.000 ) 
    Source Clock Delay      (SCD):    5.683ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.597     5.683    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X2Y15          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[162]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.433     6.116 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[162]/Q
                         net (fo=2, routed)           0.802     6.919    CommonControlSignalGenerator/HoldGen/TriggerShift[162]
    SLICE_X3Y16          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[163]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.480    15.364    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X3Y16          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[163]/C
                         clock pessimism              0.294    15.657    
                         clock uncertainty           -0.058    15.599    
    SLICE_X3Y16          FDCE (Setup_fdce_C_D)       -0.070    15.529    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[163]
  -------------------------------------------------------------------
                         required time                         15.529    
                         arrival time                          -6.919    
  -------------------------------------------------------------------
                         slack                                  8.610    

Slack (MET) :             8.647ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[159]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[160]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.348ns (31.765%)  route 0.748ns (68.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns = ( 15.364 - 10.000 ) 
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.600     5.686    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X1Y13          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[159]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.348     6.034 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[159]/Q
                         net (fo=2, routed)           0.748     6.782    CommonControlSignalGenerator/HoldGen/TriggerShift[159]
    SLICE_X2Y15          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[160]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.480    15.364    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X2Y15          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[160]/C
                         clock pessimism              0.294    15.657    
                         clock uncertainty           -0.058    15.599    
    SLICE_X2Y15          FDCE (Setup_fdce_C_D)       -0.170    15.429    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[160]
  -------------------------------------------------------------------
                         required time                         15.429    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                  8.647    

Slack (MET) :             8.649ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[86]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[87]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.348ns (30.694%)  route 0.786ns (69.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.361ns = ( 15.361 - 10.000 ) 
    Source Clock Delay      (SCD):    5.679ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.593     5.679    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X1Y19          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.348     6.027 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[86]/Q
                         net (fo=2, routed)           0.786     6.813    CommonControlSignalGenerator/HoldGen/TriggerShift[86]
    SLICE_X1Y19          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.477    15.361    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X1Y19          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[87]/C
                         clock pessimism              0.319    15.679    
                         clock uncertainty           -0.058    15.621    
    SLICE_X1Y19          FDCE (Setup_fdce_C_D)       -0.159    15.462    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[87]
  -------------------------------------------------------------------
                         required time                         15.462    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                  8.649    

Slack (MET) :             8.694ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.348ns (32.029%)  route 0.739ns (67.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 15.355 - 10.000 ) 
    Source Clock Delay      (SCD):    5.672ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.586     5.672    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X4Y23          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.348     6.020 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[43]/Q
                         net (fo=2, routed)           0.739     6.759    CommonControlSignalGenerator/HoldGen/TriggerShift[43]
    SLICE_X4Y23          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.471    15.355    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X4Y23          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[44]/C
                         clock pessimism              0.318    15.672    
                         clock uncertainty           -0.058    15.614    
    SLICE_X4Y23          FDCE (Setup_fdce_C_D)       -0.161    15.453    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[44]
  -------------------------------------------------------------------
                         required time                         15.453    
                         arrival time                          -6.759    
  -------------------------------------------------------------------
                         slack                                  8.694    

Slack (MET) :             8.712ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.379ns (33.895%)  route 0.739ns (66.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 15.358 - 10.000 ) 
    Source Clock Delay      (SCD):    5.671ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.585     5.671    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X5Y24          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.379     6.050 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[48]/Q
                         net (fo=2, routed)           0.739     6.789    CommonControlSignalGenerator/HoldGen/TriggerShift[48]
    SLICE_X0Y22          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.474    15.358    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X0Y22          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[49]/C
                         clock pessimism              0.277    15.634    
                         clock uncertainty           -0.058    15.576    
    SLICE_X0Y22          FDCE (Setup_fdce_C_D)       -0.075    15.501    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[49]
  -------------------------------------------------------------------
                         required time                         15.501    
                         arrival time                          -6.789    
  -------------------------------------------------------------------
                         slack                                  8.712    

Slack (MET) :             8.720ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[110]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[111]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.433ns (36.369%)  route 0.758ns (63.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.362ns = ( 15.362 - 10.000 ) 
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.594     5.680    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X2Y18          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.433     6.113 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[110]/Q
                         net (fo=2, routed)           0.758     6.871    CommonControlSignalGenerator/HoldGen/TriggerShift[110]
    SLICE_X2Y18          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.478    15.362    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X2Y18          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[111]/C
                         clock pessimism              0.319    15.680    
                         clock uncertainty           -0.058    15.622    
    SLICE_X2Y18          FDCE (Setup_fdce_C_D)       -0.031    15.591    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[111]
  -------------------------------------------------------------------
                         required time                         15.591    
                         arrival time                          -6.871    
  -------------------------------------------------------------------
                         slack                                  8.720    

Slack (MET) :             8.728ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.379ns (33.240%)  route 0.761ns (66.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.357ns = ( 15.357 - 10.000 ) 
    Source Clock Delay      (SCD):    5.675ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.589     5.675    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X4Y21          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.379     6.054 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[12]/Q
                         net (fo=2, routed)           0.761     6.816    CommonControlSignalGenerator/HoldGen/TriggerShift[12]
    SLICE_X4Y21          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.473    15.357    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X4Y21          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[13]/C
                         clock pessimism              0.319    15.675    
                         clock uncertainty           -0.058    15.617    
    SLICE_X4Y21          FDCE (Setup_fdce_C_D)       -0.073    15.544    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[13]
  -------------------------------------------------------------------
                         required time                         15.544    
                         arrival time                          -6.816    
  -------------------------------------------------------------------
                         slack                                  8.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[96]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[97]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.144%)  route 0.110ns (43.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.662     1.929    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X0Y19          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     2.070 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[96]/Q
                         net (fo=2, routed)           0.110     2.180    CommonControlSignalGenerator/HoldGen/TriggerShift[96]
    SLICE_X3Y19          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.937     2.482    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X3Y19          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[97]/C
                         clock pessimism             -0.539     1.943    
    SLICE_X3Y19          FDCE (Hold_fdce_C_D)         0.071     2.014    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[97]
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[117]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[118]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.090%)  route 0.125ns (46.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.663     1.930    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X3Y18          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.141     2.071 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[117]/Q
                         net (fo=2, routed)           0.125     2.195    CommonControlSignalGenerator/HoldGen/TriggerShift[117]
    SLICE_X4Y18          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.937     2.482    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X4Y18          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[118]/C
                         clock pessimism             -0.516     1.966    
    SLICE_X4Y18          FDCE (Hold_fdce_C_D)         0.046     2.012    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[118]
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[241]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[242]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.164ns (63.806%)  route 0.093ns (36.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.481ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.661     1.928    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X2Y20          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[241]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.164     2.092 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[241]/Q
                         net (fo=2, routed)           0.093     2.185    CommonControlSignalGenerator/HoldGen/TriggerShift[241]
    SLICE_X3Y20          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[242]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.936     2.481    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X3Y20          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[242]/C
                         clock pessimism             -0.540     1.941    
    SLICE_X3Y20          FDCE (Hold_fdce_C_D)         0.057     1.998    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[242]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[148]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[149]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.762%)  route 0.126ns (47.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.666     1.933    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X0Y14          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[148]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141     2.074 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[148]/Q
                         net (fo=2, routed)           0.126     2.200    CommonControlSignalGenerator/HoldGen/TriggerShift[148]
    SLICE_X0Y14          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[149]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.942     2.487    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X0Y14          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[149]/C
                         clock pessimism             -0.554     1.933    
    SLICE_X0Y14          FDCE (Hold_fdce_C_D)         0.075     2.008    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[149]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[60]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.591%)  route 0.127ns (47.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.660     1.927    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X0Y22          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.141     2.068 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[60]/Q
                         net (fo=2, routed)           0.127     2.195    CommonControlSignalGenerator/HoldGen/TriggerShift[60]
    SLICE_X0Y22          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.934     2.479    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X0Y22          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[61]/C
                         clock pessimism             -0.552     1.927    
    SLICE_X0Y22          FDCE (Hold_fdce_C_D)         0.075     2.002    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[61]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[133]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[134]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.578%)  route 0.127ns (47.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.665     1.932    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X0Y16          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[133]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     2.073 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[133]/Q
                         net (fo=2, routed)           0.127     2.200    CommonControlSignalGenerator/HoldGen/TriggerShift[133]
    SLICE_X0Y16          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[134]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.940     2.485    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X0Y16          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[134]/C
                         clock pessimism             -0.553     1.932    
    SLICE_X0Y16          FDCE (Hold_fdce_C_D)         0.075     2.007    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[134]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[121]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[122]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.061%)  route 0.130ns (47.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.662     1.929    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X4Y18          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     2.070 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[121]/Q
                         net (fo=2, routed)           0.130     2.199    CommonControlSignalGenerator/HoldGen/TriggerShift[121]
    SLICE_X4Y18          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.937     2.482    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X4Y18          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[122]/C
                         clock pessimism             -0.553     1.929    
    SLICE_X4Y18          FDCE (Hold_fdce_C_D)         0.075     2.004    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[122]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.061%)  route 0.130ns (47.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.659     1.926    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X4Y21          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.141     2.067 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[14]/Q
                         net (fo=2, routed)           0.130     2.196    CommonControlSignalGenerator/HoldGen/TriggerShift[14]
    SLICE_X4Y21          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.934     2.479    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X4Y21          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[15]/C
                         clock pessimism             -0.553     1.926    
    SLICE_X4Y21          FDCE (Hold_fdce_C_D)         0.075     2.001    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[228]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[229]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.061%)  route 0.130ns (47.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.663     1.930    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X4Y17          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[228]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDCE (Prop_fdce_C_Q)         0.141     2.071 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[228]/Q
                         net (fo=2, routed)           0.130     2.200    CommonControlSignalGenerator/HoldGen/TriggerShift[228]
    SLICE_X4Y17          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[229]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.938     2.483    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X4Y17          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[229]/C
                         clock pessimism             -0.553     1.930    
    SLICE_X4Y17          FDCE (Hold_fdce_C_D)         0.075     2.005    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[229]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[53]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.061%)  route 0.130ns (47.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.481ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.661     1.928    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X0Y20          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     2.069 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[53]/Q
                         net (fo=2, routed)           0.130     2.198    CommonControlSignalGenerator/HoldGen/TriggerShift[53]
    SLICE_X0Y20          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.936     2.481    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X0Y20          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[54]/C
                         clock pessimism             -0.553     1.928    
    SLICE_X0Y20          FDCE (Hold_fdce_C_D)         0.075     2.003    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Mmcm100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockGenerator/MMCME2_BASE_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y19   ClockGenerator/BUFG_SyncClk/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X47Y88     TriggerSwitcher/InternalTrigger0_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X47Y88     TriggerSwitcher/InternalTrigger1_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X47Y88     TriggerSwitcher/InternalTrigger2_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X47Y87     TriggerSwitcher/TriggerExternal_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y21      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y19      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[100]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y19      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[101]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y19      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[102]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y24      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[47]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y24      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[48]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y21      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y21      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y18      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[118]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y18      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[119]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y21      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y18      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[120]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y18      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[121]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y18      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[122]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y19      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[100]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y19      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[101]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y19      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[102]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y19      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[103]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y19      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[104]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y19      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[105]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[106]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[107]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[108]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y18      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[109]/C



---------------------------------------------------------------------------------------------------
From Clock:  Mmcm40M
  To Clock:  Mmcm40M

Setup :            0  Failing Endpoints,  Worst Slack        3.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.363ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/ResetMicrorocAcq/CommandOut_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.862ns  (logic 2.230ns (25.165%)  route 6.632ns (74.835%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.293ns = ( 30.293 - 25.000 ) 
    Source Clock Delay      (SCD):    5.688ns = ( 18.188 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.602    18.188    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y14         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.313 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=177, routed)         6.198    26.511    Command/ResetMicrorocAcq/dout[0]
    SLICE_X26Y33         LUT5 (Prop_lut5_I0_O)        0.105    26.616 r  Command/ResetMicrorocAcq/CommandOut[0]_i_1__35/O
                         net (fo=1, routed)           0.434    27.050    Command/ResetMicrorocAcq/CommandOut[0]_i_1__35_n_0
    SLICE_X26Y33         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.409    30.293    Command/ResetMicrorocAcq/Clk
    SLICE_X26Y33         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                         clock pessimism              0.217    30.509    
                         clock uncertainty           -0.065    30.445    
    SLICE_X26Y33         FDCE (Setup_fdce_C_D)       -0.032    30.413    Command/ResetMicrorocAcq/CommandOut_reg[0]
  -------------------------------------------------------------------
                         required time                         30.413    
                         arrival time                         -27.050    
  -------------------------------------------------------------------
                         slack                                  3.363    

Slack (MET) :             3.723ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/HoldTimeSet15to12/CommandOut_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.589ns  (logic 2.125ns (24.741%)  route 6.464ns (75.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.363ns = ( 30.363 - 25.000 ) 
    Source Clock Delay      (SCD):    5.688ns = ( 18.188 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.602    18.188    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y14         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.313 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=177, routed)         6.464    26.777    Command/HoldTimeSet15to12/dout[0]
    SLICE_X2Y32          FDCE                                         r  Command/HoldTimeSet15to12/CommandOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.479    30.363    Command/HoldTimeSet15to12/Clk
    SLICE_X2Y32          FDCE                                         r  Command/HoldTimeSet15to12/CommandOut_reg[0]/C
                         clock pessimism              0.217    30.579    
                         clock uncertainty           -0.065    30.515    
    SLICE_X2Y32          FDCE (Setup_fdce_C_D)       -0.015    30.500    Command/HoldTimeSet15to12/CommandOut_reg[0]
  -------------------------------------------------------------------
                         required time                         30.500    
                         arrival time                         -26.777    
  -------------------------------------------------------------------
                         slack                                  3.723    

Slack (MET) :             3.773ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/CTestOrInputSelect/CommandOut_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.432ns  (logic 2.125ns (25.201%)  route 6.307ns (74.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns = ( 30.289 - 25.000 ) 
    Source Clock Delay      (SCD):    5.688ns = ( 18.188 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.602    18.188    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y14         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.313 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=177, routed)         6.307    26.620    Command/CTestOrInputSelect/dout[0]
    SLICE_X33Y34         FDPE                                         r  Command/CTestOrInputSelect/CommandOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.405    30.289    Command/CTestOrInputSelect/Clk
    SLICE_X33Y34         FDPE                                         r  Command/CTestOrInputSelect/CommandOut_reg[0]/C
                         clock pessimism              0.217    30.505    
                         clock uncertainty           -0.065    30.441    
    SLICE_X33Y34         FDPE (Setup_fdpe_C_D)       -0.047    30.394    Command/CTestOrInputSelect/CommandOut_reg[0]
  -------------------------------------------------------------------
                         required time                         30.394    
                         arrival time                         -26.620    
  -------------------------------------------------------------------
                         slack                                  3.773    

Slack (MET) :             3.816ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/ReadScopeChannel3to0/CommandOut_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.402ns  (logic 2.125ns (25.292%)  route 6.277ns (74.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 30.301 - 25.000 ) 
    Source Clock Delay      (SCD):    5.688ns = ( 18.188 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.602    18.188    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y14         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.125    20.313 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=123, routed)         6.277    26.590    Command/ReadScopeChannel3to0/dout[2]
    SLICE_X15Y6          FDCE                                         r  Command/ReadScopeChannel3to0/CommandOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.417    30.301    Command/ReadScopeChannel3to0/Clk
    SLICE_X15Y6          FDCE                                         r  Command/ReadScopeChannel3to0/CommandOut_reg[2]/C
                         clock pessimism              0.217    30.517    
                         clock uncertainty           -0.065    30.453    
    SLICE_X15Y6          FDCE (Setup_fdce_C_D)       -0.047    30.406    Command/ReadScopeChannel3to0/CommandOut_reg[2]
  -------------------------------------------------------------------
                         required time                         30.406    
                         arrival time                         -26.590    
  -------------------------------------------------------------------
                         slack                                  3.816    

Slack (MET) :             3.834ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/TestSignalColumnSelect/CommandOut_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.480ns  (logic 2.125ns (25.059%)  route 6.355ns (74.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.365ns = ( 30.365 - 25.000 ) 
    Source Clock Delay      (SCD):    5.688ns = ( 18.188 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.602    18.188    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y14         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125    20.313 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=138, routed)         6.355    26.668    Command/TestSignalColumnSelect/dout[1]
    SLICE_X2Y35          FDCE                                         r  Command/TestSignalColumnSelect/CommandOut_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.481    30.365    Command/TestSignalColumnSelect/Clk
    SLICE_X2Y35          FDCE                                         r  Command/TestSignalColumnSelect/CommandOut_reg[1]_lopt_replica/C
                         clock pessimism              0.217    30.581    
                         clock uncertainty           -0.065    30.517    
    SLICE_X2Y35          FDCE (Setup_fdce_C_D)       -0.015    30.502    Command/TestSignalColumnSelect/CommandOut_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         30.502    
                         arrival time                         -26.668    
  -------------------------------------------------------------------
                         slack                                  3.834    

Slack (MET) :             3.842ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/SweepDacEndValue7to4/CommandOut_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.363ns  (logic 2.125ns (25.408%)  route 6.238ns (74.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns = ( 30.289 - 25.000 ) 
    Source Clock Delay      (SCD):    5.688ns = ( 18.188 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.602    18.188    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y14         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.313 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=177, routed)         6.238    26.551    Command/SweepDacEndValue7to4/dout[0]
    SLICE_X13Y21         FDPE                                         r  Command/SweepDacEndValue7to4/CommandOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.405    30.289    Command/SweepDacEndValue7to4/Clk
    SLICE_X13Y21         FDPE                                         r  Command/SweepDacEndValue7to4/CommandOut_reg[0]/C
                         clock pessimism              0.217    30.505    
                         clock uncertainty           -0.065    30.441    
    SLICE_X13Y21         FDPE (Setup_fdpe_C_D)       -0.047    30.394    Command/SweepDacEndValue7to4/CommandOut_reg[0]
  -------------------------------------------------------------------
                         required time                         30.394    
                         arrival time                         -26.551    
  -------------------------------------------------------------------
                         slack                                  3.842    

Slack (MET) :             3.856ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/TimeStampReset/CommandOut_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.431ns  (logic 2.230ns (26.450%)  route 6.201ns (73.550%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.293ns = ( 30.293 - 25.000 ) 
    Source Clock Delay      (SCD):    5.688ns = ( 18.188 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.602    18.188    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y14         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.313 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=177, routed)         6.201    26.514    Command/TimeStampReset/dout[0]
    SLICE_X26Y33         LUT5 (Prop_lut5_I0_O)        0.105    26.619 r  Command/TimeStampReset/CommandOut[0]_i_1__4/O
                         net (fo=1, routed)           0.000    26.619    Command/TimeStampReset/CommandOut[0]_i_1__4_n_0
    SLICE_X26Y33         FDCE                                         r  Command/TimeStampReset/CommandOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.409    30.293    Command/TimeStampReset/Clk
    SLICE_X26Y33         FDCE                                         r  Command/TimeStampReset/CommandOut_reg[0]/C
                         clock pessimism              0.217    30.509    
                         clock uncertainty           -0.065    30.445    
    SLICE_X26Y33         FDCE (Setup_fdce_C_D)        0.030    30.475    Command/TimeStampReset/CommandOut_reg[0]
  -------------------------------------------------------------------
                         required time                         30.475    
                         arrival time                         -26.619    
  -------------------------------------------------------------------
                         slack                                  3.856    

Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/Dac2Vth9to8/CommandOut_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.327ns  (logic 2.125ns (25.519%)  route 6.202ns (74.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.292ns = ( 30.292 - 25.000 ) 
    Source Clock Delay      (SCD):    5.688ns = ( 18.188 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.602    18.188    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y14         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.313 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=177, routed)         6.202    26.515    Command/Dac2Vth9to8/dout[0]
    SLICE_X16Y19         FDCE                                         r  Command/Dac2Vth9to8/CommandOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.408    30.292    Command/Dac2Vth9to8/Clk
    SLICE_X16Y19         FDCE                                         r  Command/Dac2Vth9to8/CommandOut_reg[0]/C
                         clock pessimism              0.217    30.508    
                         clock uncertainty           -0.065    30.444    
    SLICE_X16Y19         FDCE (Setup_fdce_C_D)       -0.047    30.397    Command/Dac2Vth9to8/CommandOut_reg[0]
  -------------------------------------------------------------------
                         required time                         30.397    
                         arrival time                         -26.515    
  -------------------------------------------------------------------
                         slack                                  3.882    

Slack (MET) :             3.894ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/HoldTimeSet7to4/CommandOut_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.382ns  (logic 2.125ns (25.353%)  route 6.257ns (74.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns = ( 30.359 - 25.000 ) 
    Source Clock Delay      (SCD):    5.688ns = ( 18.188 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.602    18.188    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y14         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.313 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=177, routed)         6.257    26.570    Command/HoldTimeSet7to4/dout[0]
    SLICE_X5Y29          FDCE                                         r  Command/HoldTimeSet7to4/CommandOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.475    30.359    Command/HoldTimeSet7to4/Clk
    SLICE_X5Y29          FDCE                                         r  Command/HoldTimeSet7to4/CommandOut_reg[0]/C
                         clock pessimism              0.217    30.575    
                         clock uncertainty           -0.065    30.511    
    SLICE_X5Y29          FDCE (Setup_fdce_C_D)       -0.047    30.464    Command/HoldTimeSet7to4/CommandOut_reg[0]
  -------------------------------------------------------------------
                         required time                         30.464    
                         arrival time                         -26.570    
  -------------------------------------------------------------------
                         slack                                  3.894    

Slack (MET) :             3.895ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/TriggerDelaySet/CommandOut_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.376ns  (logic 2.125ns (25.370%)  route 6.251ns (74.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.354ns = ( 30.354 - 25.000 ) 
    Source Clock Delay      (SCD):    5.688ns = ( 18.188 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.602    18.188    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y14         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.313 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=177, routed)         6.251    26.564    Command/TriggerDelaySet/dout[0]
    SLICE_X4Y25          FDPE                                         r  Command/TriggerDelaySet/CommandOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.470    30.354    Command/TriggerDelaySet/Clk
    SLICE_X4Y25          FDPE                                         r  Command/TriggerDelaySet/CommandOut_reg[0]/C
                         clock pessimism              0.217    30.570    
                         clock uncertainty           -0.065    30.506    
    SLICE_X4Y25          FDPE (Setup_fdpe_C_D)       -0.047    30.459    Command/TriggerDelaySet/CommandOut_reg[0]
  -------------------------------------------------------------------
                         required time                         30.459    
                         arrival time                         -26.564    
  -------------------------------------------------------------------
                         slack                                  3.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][64]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.126%)  route 0.245ns (59.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.629     1.896    u_ila_0/inst/ila_core_inst/out
    SLICE_X62Y33         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.164     2.060 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][64]/Q
                         net (fo=1, routed)           0.245     2.304    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/shifted_data_in_reg[8][70][9]
    RAMB36_X1Y7          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.945     2.490    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/out
    RAMB36_X1Y7          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.537     1.953    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.296     2.249    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Command/SingleChannelMask_reg[100]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/MicrorocChannelDiscriminatorMask_reg[100]/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.828%)  route 0.238ns (56.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.631     1.898    Command/Clk
    SLICE_X53Y1          FDPE                                         r  Command/SingleChannelMask_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDPE (Prop_fdpe_C_Q)         0.141     2.039 r  Command/SingleChannelMask_reg[100]/Q
                         net (fo=1, routed)           0.238     2.277    Command/MaskSet/Q[100]
    SLICE_X48Y6          LUT5 (Prop_lut5_I4_O)        0.045     2.322 r  Command/MaskSet/MicrorocChannelDiscriminatorMask[100]_i_1/O
                         net (fo=1, routed)           0.000     2.322    Command/MaskSet_n_97
    SLICE_X48Y6          FDPE                                         r  Command/MicrorocChannelDiscriminatorMask_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.907     2.452    Command/Clk
    SLICE_X48Y6          FDPE                                         r  Command/MicrorocChannelDiscriminatorMask_reg[100]/C
                         clock pessimism             -0.287     2.165    
    SLICE_X48Y6          FDPE (Hold_fdpe_C_D)         0.092     2.257    Command/MicrorocChannelDiscriminatorMask_reg[100]
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ConfigurationSelect/MicrorocChannelDiscriminatorMask_Output_reg[119]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[456]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.614%)  route 0.221ns (51.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.633     1.900    ConfigurationSelect/Clk
    SLICE_X46Y1          FDCE                                         r  ConfigurationSelect/MicrorocChannelDiscriminatorMask_Output_reg[119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDCE (Prop_fdce_C_Q)         0.164     2.064 r  ConfigurationSelect/MicrorocChannelDiscriminatorMask_Output_reg[119]/Q
                         net (fo=1, routed)           0.221     2.285    MicrorocChain1/SlowControlAndReadScope/ParameterGen/ChannelDiscriminatorMask[119]
    SLICE_X52Y0          LUT3 (Prop_lut3_I0_O)        0.045     2.330 r  MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[456]_i_1/O
                         net (fo=1, routed)           0.000     2.330    MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[456]_i_1_n_0
    SLICE_X52Y0          FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[456]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.905     2.450    MicrorocChain1/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X52Y0          FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[456]/C
                         clock pessimism             -0.287     2.163    
    SLICE_X52Y0          FDCE (Hold_fdce_C_D)         0.091     2.254    MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[456]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ConfigurationSelect/MicrorocChannelDiscriminatorMask_Output_reg[149]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[486]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.209ns (48.115%)  route 0.225ns (51.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.632     1.899    ConfigurationSelect/Clk
    SLICE_X56Y2          FDCE                                         r  ConfigurationSelect/MicrorocChannelDiscriminatorMask_Output_reg[149]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDCE (Prop_fdce_C_Q)         0.164     2.063 r  ConfigurationSelect/MicrorocChannelDiscriminatorMask_Output_reg[149]/Q
                         net (fo=1, routed)           0.225     2.288    MicrorocChain1/SlowControlAndReadScope/ParameterGen/ChannelDiscriminatorMask[149]
    SLICE_X51Y4          LUT3 (Prop_lut3_I0_O)        0.045     2.333 r  MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[486]_i_1/O
                         net (fo=1, routed)           0.000     2.333    MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[486]_i_1_n_0
    SLICE_X51Y4          FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[486]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.905     2.450    MicrorocChain1/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X51Y4          FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[486]/C
                         clock pessimism             -0.287     2.163    
    SLICE_X51Y4          FDCE (Hold_fdce_C_D)         0.092     2.255    MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[486]
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ConfigurationSelect/MicrorocCTestChannel_Output_reg[163]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.227ns (52.465%)  route 0.206ns (47.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.621     1.888    ConfigurationSelect/Clk
    SLICE_X53Y29         FDCE                                         r  ConfigurationSelect/MicrorocCTestChannel_Output_reg[163]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDCE (Prop_fdce_C_Q)         0.128     2.016 r  ConfigurationSelect/MicrorocCTestChannel_Output_reg[163]/Q
                         net (fo=1, routed)           0.206     2.221    MicrorocChain3/SlowControlAndReadScope/ParameterGen/CTestChannel[35]
    SLICE_X51Y28         LUT3 (Prop_lut3_I0_O)        0.099     2.320 r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[35]_i_1/O
                         net (fo=1, routed)           0.000     2.320    MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[35]_i_1_n_0
    SLICE_X51Y28         FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.893     2.438    MicrorocChain3/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X51Y28         FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[35]/C
                         clock pessimism             -0.287     2.151    
    SLICE_X51Y28         FDCE (Hold_fdce_C_D)         0.091     2.242    MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[35]
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[103]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[119]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.835%)  route 0.248ns (57.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.619     1.886    MicrorocChain3/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X49Y24         FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24         FDCE (Prop_fdce_C_Q)         0.141     2.027 r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[103]/Q
                         net (fo=1, routed)           0.248     2.275    MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg_n_0_[103]
    SLICE_X59Y24         LUT3 (Prop_lut3_I2_O)        0.045     2.320 r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[119]_i_1/O
                         net (fo=1, routed)           0.000     2.320    MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[119]_i_1_n_0
    SLICE_X59Y24         FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.891     2.436    MicrorocChain3/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X59Y24         FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[119]/C
                         clock pessimism             -0.287     2.149    
    SLICE_X59Y24         FDCE (Hold_fdce_C_D)         0.092     2.241    MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[119]
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[341]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[357]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.631%)  route 0.230ns (52.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.631     1.898    MicrorocChain3/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X56Y5          FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[341]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y5          FDCE (Prop_fdce_C_Q)         0.164     2.062 r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[341]/Q
                         net (fo=1, routed)           0.230     2.291    MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg_n_0_[341]
    SLICE_X47Y5          LUT3 (Prop_lut3_I2_O)        0.045     2.336 r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[357]_i_1/O
                         net (fo=1, routed)           0.000     2.336    MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[357]_i_1_n_0
    SLICE_X47Y5          FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[357]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.907     2.452    MicrorocChain3/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X47Y5          FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[357]/C
                         clock pessimism             -0.287     2.165    
    SLICE_X47Y5          FDCE (Hold_fdce_C_D)         0.091     2.256    MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[357]
  -------------------------------------------------------------------
                         required time                         -2.256    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Command/SingleChannelMask_reg[162]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/MicrorocChannelDiscriminatorMask_reg[162]/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.439%)  route 0.232ns (52.561%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.631     1.898    Command/Clk
    SLICE_X58Y8          FDPE                                         r  Command/SingleChannelMask_reg[162]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDPE (Prop_fdpe_C_Q)         0.164     2.062 r  Command/SingleChannelMask_reg[162]/Q
                         net (fo=1, routed)           0.232     2.293    Command/MaskSet/Q[162]
    SLICE_X51Y8          LUT5 (Prop_lut5_I4_O)        0.045     2.338 r  Command/MaskSet/MicrorocChannelDiscriminatorMask[162]_i_1/O
                         net (fo=1, routed)           0.000     2.338    Command/MaskSet_n_35
    SLICE_X51Y8          FDPE                                         r  Command/MicrorocChannelDiscriminatorMask_reg[162]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.904     2.449    Command/Clk
    SLICE_X51Y8          FDPE                                         r  Command/MicrorocChannelDiscriminatorMask_reg[162]/C
                         clock pessimism             -0.287     2.162    
    SLICE_X51Y8          FDPE (Hold_fdpe_C_D)         0.091     2.253    Command/MicrorocChannelDiscriminatorMask_reg[162]
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ConfigurationSelect/MicrorocCTestChannel_Output_reg[184]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.227ns (51.416%)  route 0.214ns (48.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.622     1.889    ConfigurationSelect/Clk
    SLICE_X48Y21         FDCE                                         r  ConfigurationSelect/MicrorocCTestChannel_Output_reg[184]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDCE (Prop_fdce_C_Q)         0.128     2.017 r  ConfigurationSelect/MicrorocCTestChannel_Output_reg[184]/Q
                         net (fo=1, routed)           0.214     2.231    MicrorocChain3/SlowControlAndReadScope/ParameterGen/CTestChannel[56]
    SLICE_X53Y26         LUT3 (Prop_lut3_I0_O)        0.099     2.330 r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[56]_i_1/O
                         net (fo=1, routed)           0.000     2.330    MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[56]_i_1_n_0
    SLICE_X53Y26         FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.889     2.434    MicrorocChain3/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X53Y26         FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[56]/C
                         clock pessimism             -0.287     2.147    
    SLICE_X53Y26         FDCE (Hold_fdce_C_D)         0.092     2.239    MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[56]
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[441]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[457]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.209ns (46.390%)  route 0.242ns (53.610%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.632     1.899    MicrorocChain1/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X56Y1          FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[441]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y1          FDCE (Prop_fdce_C_Q)         0.164     2.063 r  MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[441]/Q
                         net (fo=1, routed)           0.242     2.304    MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg_n_0_[441]
    SLICE_X47Y0          LUT3 (Prop_lut3_I2_O)        0.045     2.349 r  MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[457]_i_1/O
                         net (fo=1, routed)           0.000     2.349    MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[457]_i_1_n_0
    SLICE_X47Y0          FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[457]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.908     2.453    MicrorocChain1/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X47Y0          FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[457]/C
                         clock pessimism             -0.287     2.166    
    SLICE_X47Y0          FDCE (Hold_fdce_C_D)         0.091     2.257    MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[457]
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Mmcm40M
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { ClockGenerator/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y10     Acquisition/MicrorocSCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y10     Acquisition/MicrorocSCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X1Y6      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X1Y13     UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X1Y7      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X1Y14     UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X2Y5      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X1Y4      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X2Y4      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y14     Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X62Y22     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][104]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X62Y22     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X62Y22     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X62Y22     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][107]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X62Y22     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][108]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X62Y22     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][109]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X62Y22     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][110]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X62Y22     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][111]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X30Y30     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X30Y30     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X74Y33     Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X6Y35      Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X10Y34     Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X10Y34     Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X14Y31     Acquisition/AcquisitionDataSwitcher/MicrorocChain4DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X74Y33     Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X70Y87     UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X70Y87     UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X42Y32     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X62Y24     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Mmcm5M
  To Clock:  Mmcm5M

Setup :            0  Failing Endpoints,  Worst Slack       96.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.532ns  (required time - arrival time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.400ns  (logic 2.230ns (65.584%)  route 1.170ns (34.416%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 205.369 - 200.000 ) 
    Source Clock Delay      (SCD):    5.659ns = ( 105.659 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.573   105.659    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y3          RAMB18E1                                     r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.125   107.784 r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           1.170   108.954    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/dout[8]
    SLICE_X4Y7           LUT4 (Prop_lut4_I0_O)        0.105   109.059 r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/ShiftData[8]_i_1/O
                         net (fo=1, routed)           0.000   109.059    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/ShiftData[8]
    SLICE_X4Y7           FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.485   205.369    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X4Y7           FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[8]/C
                         clock pessimism              0.277   205.645    
                         clock uncertainty           -0.085   205.561    
    SLICE_X4Y7           FDCE (Setup_fdce_C_D)        0.030   205.591    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[8]
  -------------------------------------------------------------------
                         required time                        205.591    
                         arrival time                        -109.059    
  -------------------------------------------------------------------
                         slack                                 96.532    

Slack (MET) :             96.563ns  (required time - arrival time)
  Source:                 MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.371ns  (logic 2.230ns (66.151%)  route 1.141ns (33.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 205.366 - 200.000 ) 
    Source Clock Delay      (SCD):    5.656ns = ( 105.656 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.570   105.656    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y4          RAMB18E1                                     r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.125   107.781 r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           1.141   108.922    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/dout[12]
    SLICE_X7Y12          LUT4 (Prop_lut4_I0_O)        0.105   109.027 r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ShiftData[12]_i_1/O
                         net (fo=1, routed)           0.000   109.027    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ShiftData[12]
    SLICE_X7Y12          FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.482   205.366    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X7Y12          FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[12]/C
                         clock pessimism              0.277   205.642    
                         clock uncertainty           -0.085   205.558    
    SLICE_X7Y12          FDCE (Setup_fdce_C_D)        0.032   205.590    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[12]
  -------------------------------------------------------------------
                         required time                        205.590    
                         arrival time                        -109.027    
  -------------------------------------------------------------------
                         slack                                 96.563    

Slack (MET) :             96.569ns  (required time - arrival time)
  Source:                 MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.366ns  (logic 2.230ns (66.245%)  route 1.136ns (33.755%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 205.367 - 200.000 ) 
    Source Clock Delay      (SCD):    5.656ns = ( 105.656 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.570   105.656    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y4          RAMB18E1                                     r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125   107.781 r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           1.136   108.917    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/dout[3]
    SLICE_X5Y10          LUT4 (Prop_lut4_I0_O)        0.105   109.022 r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ShiftData[3]_i_1/O
                         net (fo=1, routed)           0.000   109.022    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ShiftData[3]
    SLICE_X5Y10          FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.483   205.367    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X5Y10          FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[3]/C
                         clock pessimism              0.277   205.643    
                         clock uncertainty           -0.085   205.559    
    SLICE_X5Y10          FDCE (Setup_fdce_C_D)        0.032   205.591    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[3]
  -------------------------------------------------------------------
                         required time                        205.591    
                         arrival time                        -109.022    
  -------------------------------------------------------------------
                         slack                                 96.569    

Slack (MET) :             96.670ns  (required time - arrival time)
  Source:                 MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.264ns  (logic 2.230ns (68.331%)  route 1.034ns (31.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 205.366 - 200.000 ) 
    Source Clock Delay      (SCD):    5.656ns = ( 105.656 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.570   105.656    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y4          RAMB18E1                                     r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      2.125   107.781 r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=1, routed)           1.034   108.815    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/dout[13]
    SLICE_X7Y12          LUT4 (Prop_lut4_I0_O)        0.105   108.920 r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ShiftData[13]_i_1/O
                         net (fo=1, routed)           0.000   108.920    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ShiftData[13]
    SLICE_X7Y12          FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.482   205.366    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X7Y12          FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[13]/C
                         clock pessimism              0.277   205.642    
                         clock uncertainty           -0.085   205.558    
    SLICE_X7Y12          FDCE (Setup_fdce_C_D)        0.032   205.590    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[13]
  -------------------------------------------------------------------
                         required time                        205.590    
                         arrival time                        -108.920    
  -------------------------------------------------------------------
                         slack                                 96.670    

Slack (MET) :             96.671ns  (required time - arrival time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.260ns  (logic 2.230ns (68.395%)  route 1.031ns (31.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 205.369 - 200.000 ) 
    Source Clock Delay      (SCD):    5.659ns = ( 105.659 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.573   105.659    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y3          RAMB18E1                                     r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.125   107.784 r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           1.031   108.815    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/dout[11]
    SLICE_X5Y7           LUT4 (Prop_lut4_I0_O)        0.105   108.920 r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/ShiftData[11]_i_1/O
                         net (fo=1, routed)           0.000   108.920    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/ShiftData[11]
    SLICE_X5Y7           FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.485   205.369    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X5Y7           FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[11]/C
                         clock pessimism              0.277   205.645    
                         clock uncertainty           -0.085   205.561    
    SLICE_X5Y7           FDCE (Setup_fdce_C_D)        0.030   205.591    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[11]
  -------------------------------------------------------------------
                         required time                        205.591    
                         arrival time                        -108.920    
  -------------------------------------------------------------------
                         slack                                 96.671    

Slack (MET) :             96.683ns  (required time - arrival time)
  Source:                 MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.250ns  (logic 2.230ns (68.614%)  route 1.020ns (31.386%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 205.367 - 200.000 ) 
    Source Clock Delay      (SCD):    5.656ns = ( 105.656 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.570   105.656    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y4          RAMB18E1                                     r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.125   107.781 r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[10]
                         net (fo=1, routed)           1.020   108.801    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/dout[6]
    SLICE_X4Y10          LUT4 (Prop_lut4_I0_O)        0.105   108.906 r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ShiftData[6]_i_1/O
                         net (fo=1, routed)           0.000   108.906    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ShiftData[6]
    SLICE_X4Y10          FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.483   205.367    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X4Y10          FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[6]/C
                         clock pessimism              0.277   205.643    
                         clock uncertainty           -0.085   205.559    
    SLICE_X4Y10          FDCE (Setup_fdce_C_D)        0.030   205.589    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[6]
  -------------------------------------------------------------------
                         required time                        205.589    
                         arrival time                        -108.906    
  -------------------------------------------------------------------
                         slack                                 96.683    

Slack (MET) :             96.700ns  (required time - arrival time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.179ns  (logic 2.230ns (70.147%)  route 0.949ns (29.853%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.287ns = ( 205.287 - 200.000 ) 
    Source Clock Delay      (SCD):    5.649ns = ( 105.649 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.563   105.649    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X1Y0          RAMB18E1                                     r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.125   107.774 r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           0.949   108.723    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/dout[11]
    SLICE_X63Y0          LUT4 (Prop_lut4_I0_O)        0.105   108.828 r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/ShiftData[11]_i_1/O
                         net (fo=1, routed)           0.000   108.828    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/ShiftData[11]
    SLICE_X63Y0          FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.403   205.287    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X63Y0          FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[11]/C
                         clock pessimism              0.296   205.582    
                         clock uncertainty           -0.085   205.498    
    SLICE_X63Y0          FDCE (Setup_fdce_C_D)        0.030   205.528    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[11]
  -------------------------------------------------------------------
                         required time                        205.528    
                         arrival time                        -108.828    
  -------------------------------------------------------------------
                         slack                                 96.700    

Slack (MET) :             96.702ns  (required time - arrival time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.231ns  (logic 2.230ns (69.027%)  route 1.001ns (30.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 205.368 - 200.000 ) 
    Source Clock Delay      (SCD):    5.659ns = ( 105.659 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.573   105.659    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y3          RAMB18E1                                     r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125   107.784 r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.001   108.785    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/dout[0]
    SLICE_X7Y9           LUT2 (Prop_lut2_I1_O)        0.105   108.890 r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/ShiftData[0]_i_1/O
                         net (fo=1, routed)           0.000   108.890    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/ShiftData[0]
    SLICE_X7Y9           FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.484   205.368    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X7Y9           FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[0]/C
                         clock pessimism              0.277   205.644    
                         clock uncertainty           -0.085   205.560    
    SLICE_X7Y9           FDCE (Setup_fdce_C_D)        0.032   205.592    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[0]
  -------------------------------------------------------------------
                         required time                        205.592    
                         arrival time                        -108.890    
  -------------------------------------------------------------------
                         slack                                 96.702    

Slack (MET) :             96.710ns  (required time - arrival time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.171ns  (logic 2.230ns (70.331%)  route 0.941ns (29.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.287ns = ( 205.287 - 200.000 ) 
    Source Clock Delay      (SCD):    5.649ns = ( 105.649 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.563   105.649    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X1Y0          RAMB18E1                                     r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.125   107.774 r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           0.941   108.715    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/dout[12]
    SLICE_X63Y0          LUT4 (Prop_lut4_I0_O)        0.105   108.820 r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/ShiftData[12]_i_1/O
                         net (fo=1, routed)           0.000   108.820    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/ShiftData[12]
    SLICE_X63Y0          FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.403   205.287    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X63Y0          FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[12]/C
                         clock pessimism              0.296   205.582    
                         clock uncertainty           -0.085   205.498    
    SLICE_X63Y0          FDCE (Setup_fdce_C_D)        0.032   205.530    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[12]
  -------------------------------------------------------------------
                         required time                        205.530    
                         arrival time                        -108.820    
  -------------------------------------------------------------------
                         slack                                 96.710    

Slack (MET) :             96.711ns  (required time - arrival time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.261ns  (logic 2.230ns (68.393%)  route 1.031ns (31.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 205.369 - 200.000 ) 
    Source Clock Delay      (SCD):    5.661ns = ( 105.661 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.575   105.661    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y1          RAMB18E1                                     r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125   107.786 r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           1.031   108.817    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/dout[4]
    SLICE_X6Y2           LUT4 (Prop_lut4_I0_O)        0.105   108.922 r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/ShiftData[4]_i_1/O
                         net (fo=1, routed)           0.000   108.922    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/ShiftData[4]
    SLICE_X6Y2           FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.485   205.369    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X6Y2           FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[4]/C
                         clock pessimism              0.277   205.645    
                         clock uncertainty           -0.085   205.561    
    SLICE_X6Y2           FDCE (Setup_fdce_C_D)        0.072   205.633    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[4]
  -------------------------------------------------------------------
                         required time                        205.633    
                         arrival time                        -108.922    
  -------------------------------------------------------------------
                         slack                                 96.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         0.635     1.902    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X63Y0          FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y0          FDCE (Prop_fdce_C_Q)         0.141     2.043 r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[4]/Q
                         net (fo=1, routed)           0.053     2.096    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg_n_0_[4]
    SLICE_X62Y0          LUT4 (Prop_lut4_I2_O)        0.045     2.141 r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/ShiftData[5]_i_1/O
                         net (fo=1, routed)           0.000     2.141    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/ShiftData[5]
    SLICE_X62Y0          FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         0.910     2.455    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X62Y0          FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[5]/C
                         clock pessimism             -0.540     1.915    
    SLICE_X62Y0          FDCE (Hold_fdce_C_D)         0.121     2.036    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/ShiftData_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns = ( 102.459 - 100.000 ) 
    Source Clock Delay      (SCD):    1.906ns = ( 101.906 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         0.639   101.906    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y1          FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_fdre_C_Q)         0.146   102.052 r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/Q
                         net (fo=1, routed)           0.055   102.107    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[0]
    SLICE_X29Y1          FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         0.914   102.459    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y1          FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.553   101.906    
    SLICE_X29Y1          FDRE (Hold_fdre_C_D)         0.085   101.991    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                       -101.991    
                         arrival time                         102.107    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns = ( 102.492 - 100.000 ) 
    Source Clock Delay      (SCD):    1.937ns = ( 101.937 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         0.670   101.937    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y1           FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.146   102.083 r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055   102.138    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X5Y1           FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         0.947   102.492    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y1           FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C  (IS_INVERTED)
                         clock pessimism             -0.555   101.937    
    SLICE_X5Y1           FDRE (Hold_fdre_C_D)         0.085   102.022    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                       -102.022    
                         arrival time                         102.138    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns = ( 102.492 - 100.000 ) 
    Source Clock Delay      (SCD):    1.937ns = ( 101.937 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         0.670   101.937    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y1           FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.146   102.083 r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055   102.138    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X5Y1           FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         0.947   102.492    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y1           FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C  (IS_INVERTED)
                         clock pessimism             -0.555   101.937    
    SLICE_X5Y1           FDRE (Hold_fdre_C_D)         0.083   102.020    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                       -102.020    
                         arrival time                         102.138    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns = ( 102.457 - 100.000 ) 
    Source Clock Delay      (SCD):    1.905ns = ( 101.905 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         0.638   101.905    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X37Y2          FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.146   102.051 r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055   102.106    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X37Y2          FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         0.912   102.457    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X37Y2          FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C  (IS_INVERTED)
                         clock pessimism             -0.552   101.905    
    SLICE_X37Y2          FDRE (Hold_fdre_C_D)         0.083   101.988    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                       -101.988    
                         arrival time                         102.106    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns = ( 102.456 - 100.000 ) 
    Source Clock Delay      (SCD):    1.902ns = ( 101.902 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         0.635   101.902    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X39Y0          FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.146   102.048 r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055   102.103    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X39Y0          FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         0.911   102.456    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X39Y0          FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C  (IS_INVERTED)
                         clock pessimism             -0.554   101.902    
    SLICE_X39Y0          FDRE (Hold_fdre_C_D)         0.082   101.984    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                       -101.984    
                         arrival time                         102.103    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns = ( 102.459 - 100.000 ) 
    Source Clock Delay      (SCD):    1.906ns = ( 101.906 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         0.639   101.906    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X29Y2          FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.146   102.052 r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055   102.107    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X29Y2          FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         0.914   102.459    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X29Y2          FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.553   101.906    
    SLICE_X29Y2          FDRE (Hold_fdre_C_D)         0.082   101.988    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                       -101.988    
                         arrival time                         102.107    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns = ( 102.459 - 100.000 ) 
    Source Clock Delay      (SCD):    1.906ns = ( 101.906 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         0.639   101.906    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X29Y1          FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_fdre_C_Q)         0.146   102.052 r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055   102.107    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X29Y1          FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         0.914   102.459    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X29Y1          FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.553   101.906    
    SLICE_X29Y1          FDRE (Hold_fdre_C_D)         0.082   101.988    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                       -101.988    
                         arrival time                         102.107    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns = ( 102.492 - 100.000 ) 
    Source Clock Delay      (SCD):    1.937ns = ( 101.937 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         0.670   101.937    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y1           FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.146   102.083 r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055   102.138    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X5Y1           FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         0.947   102.492    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y1           FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C  (IS_INVERTED)
                         clock pessimism             -0.555   101.937    
    SLICE_X5Y1           FDRE (Hold_fdre_C_D)         0.082   102.019    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                       -102.019    
                         arrival time                         102.138    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns = ( 102.493 - 100.000 ) 
    Source Clock Delay      (SCD):    1.938ns = ( 101.938 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         0.671   101.938    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y0           FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.146   102.084 r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055   102.139    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X3Y0           FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         0.948   102.493    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y0           FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C  (IS_INVERTED)
                         clock pessimism             -0.555   101.938    
    SLICE_X3Y0           FDRE (Hold_fdre_C_D)         0.082   102.020    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                       -102.020    
                         arrival time                         102.139    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Mmcm5M
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { ClockGenerator/MMCME2_BASE_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         200.000     197.830    RAMB18_X0Y4      MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         200.000     197.830    RAMB18_X1Y0      MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         200.000     197.830    RAMB18_X0Y1      MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         200.000     197.830    RAMB18_X0Y3      MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         200.000     198.408    BUFGCTRL_X0Y18   ClockGenerator/BUFG_5M/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X22Y30     Acquisition/MicrorocSCurveTest/Clk_1K_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X24Y30     Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X24Y31     Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X24Y31     Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X6Y62      MicrorocChain2/ReadOnChipRam/AsicDatain_r2_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X6Y85      MicrorocChain4/ReadOnChipRam/AsicDatain_r2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X6Y85      MicrorocChain4/ReadOnChipRam/AsicDatain_r2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X2Y13      MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X8Y54      MicrorocChain3/ReadOnChipRam/AsicDatain_r2_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X6Y62      MicrorocChain2/ReadOnChipRam/AsicDatain_r2_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X2Y13      MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X30Y2      MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X30Y2      MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X10Y38     MicrorocChain1/ReadOnChipRam/AsicDatain_r2_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X6Y62      MicrorocChain2/ReadOnChipRam/AsicDatain_r2_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X30Y2      MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X10Y38     MicrorocChain1/ReadOnChipRam/AsicDatain_r2_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X8Y54      MicrorocChain3/ReadOnChipRam/AsicDatain_r2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X10Y38     MicrorocChain1/ReadOnChipRam/AsicDatain_r2_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X2Y4       MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X2Y4       MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X10Y2      MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X6Y85      MicrorocChain4/ReadOnChipRam/AsicDatain_r2_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X2Y13      MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.647ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.647ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 1.355ns (25.274%)  route 4.006ns (74.726%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 35.793 - 33.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.455     3.136    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y97          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.348     3.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.628     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X4Y100         LUT4 (Prop_lut4_I3_O)        0.242     5.354 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.796     6.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X3Y98          LUT6 (Prop_lut6_I3_O)        0.105     6.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.255    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.712    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.810 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.583     8.392    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X6Y98          LUT5 (Prop_lut5_I2_O)        0.105     8.497 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X6Y98          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.345    35.793    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y98          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.315    36.108    
                         clock uncertainty           -0.035    36.073    
    SLICE_X6Y98          FDRE (Setup_fdre_C_D)        0.072    36.145    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.145    
                         arrival time                          -8.497    
  -------------------------------------------------------------------
                         slack                                 27.647    

Slack (MET) :             27.988ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.848ns  (logic 0.799ns (16.482%)  route 4.049ns (83.518%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 35.717 - 33.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.374     3.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X9Y101         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.379     3.435 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=9, routed)           1.537     4.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/p_0_in
    SLICE_X37Y95         LUT2 (Prop_lut2_I1_O)        0.105     5.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count[3]_i_1/O
                         net (fo=5, routed)           0.782     5.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/SR[0]
    SLICE_X37Y92         LUT6 (Prop_lut6_I4_O)        0.105     5.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          1.103     7.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X44Y92         LUT6 (Prop_lut6_I0_O)        0.105     7.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3/O
                         net (fo=1, routed)           0.218     7.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I5_O)        0.105     7.495 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_1/O
                         net (fo=2, routed)           0.409     7.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1_reg[1]
    SLICE_X41Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.269    35.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_bscan_tck[0]
    SLICE_X41Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.233    35.950    
                         clock uncertainty           -0.035    35.915    
    SLICE_X41Y92         FDCE (Setup_fdce_C_D)       -0.024    35.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         35.891    
                         arrival time                          -7.903    
  -------------------------------------------------------------------
                         slack                                 27.988    

Slack (MET) :             28.007ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 1.355ns (27.312%)  route 3.606ns (72.688%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 35.793 - 33.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.455     3.136    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y97          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.348     3.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.628     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X4Y100         LUT4 (Prop_lut4_I3_O)        0.242     5.354 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.796     6.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X3Y98          LUT6 (Prop_lut6_I3_O)        0.105     6.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.255    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.712    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.810 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.183     7.992    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I2_O)        0.105     8.097 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X5Y97          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.345    35.793    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y97          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.315    36.108    
                         clock uncertainty           -0.035    36.073    
    SLICE_X5Y97          FDRE (Setup_fdre_C_D)        0.032    36.105    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.105    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                 28.007    

Slack (MET) :             28.113ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.707ns  (logic 0.799ns (16.973%)  route 3.908ns (83.027%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 35.717 - 33.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.374     3.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X9Y101         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.379     3.435 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=9, routed)           1.537     4.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/p_0_in
    SLICE_X37Y95         LUT2 (Prop_lut2_I1_O)        0.105     5.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count[3]_i_1/O
                         net (fo=5, routed)           0.782     5.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/SR[0]
    SLICE_X37Y92         LUT6 (Prop_lut6_I4_O)        0.105     5.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          1.103     7.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X44Y92         LUT6 (Prop_lut6_I0_O)        0.105     7.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3/O
                         net (fo=1, routed)           0.218     7.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I5_O)        0.105     7.495 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_1/O
                         net (fo=2, routed)           0.269     7.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1_reg[1]
    SLICE_X40Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.269    35.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_bscan_tck[0]
    SLICE_X40Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.233    35.950    
                         clock uncertainty           -0.035    35.915    
    SLICE_X40Y92         FDCE (Setup_fdce_C_D)       -0.039    35.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         35.876    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                 28.113    

Slack (MET) :             28.125ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 1.355ns (27.735%)  route 3.531ns (72.265%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 35.793 - 33.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.455     3.136    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y97          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.348     3.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.628     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X4Y100         LUT4 (Prop_lut4_I3_O)        0.242     5.354 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.796     6.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X3Y98          LUT6 (Prop_lut6_I3_O)        0.105     6.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.255    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.712    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.810 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.107     7.917    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X6Y98          LUT5 (Prop_lut5_I2_O)        0.105     8.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.022    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X6Y98          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.345    35.793    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y98          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.315    36.108    
                         clock uncertainty           -0.035    36.073    
    SLICE_X6Y98          FDRE (Setup_fdre_C_D)        0.074    36.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.147    
                         arrival time                          -8.022    
  -------------------------------------------------------------------
                         slack                                 28.125    

Slack (MET) :             28.139ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 1.355ns (27.815%)  route 3.517ns (72.185%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 35.793 - 33.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.455     3.136    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y97          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.348     3.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.628     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X4Y100         LUT4 (Prop_lut4_I3_O)        0.242     5.354 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.796     6.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X3Y98          LUT6 (Prop_lut6_I3_O)        0.105     6.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.255    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.712    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.810 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.093     7.903    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X6Y98          LUT5 (Prop_lut5_I2_O)        0.105     8.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.008    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X6Y98          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.345    35.793    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y98          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.315    36.108    
                         clock uncertainty           -0.035    36.073    
    SLICE_X6Y98          FDRE (Setup_fdre_C_D)        0.074    36.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.147    
                         arrival time                          -8.008    
  -------------------------------------------------------------------
                         slack                                 28.139    

Slack (MET) :             28.163ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 1.355ns (28.046%)  route 3.476ns (71.954%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 35.793 - 33.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.455     3.136    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y97          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.348     3.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.628     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X4Y100         LUT4 (Prop_lut4_I3_O)        0.242     5.354 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.796     6.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X3Y98          LUT6 (Prop_lut6_I3_O)        0.105     6.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.255    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.712    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.810 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.053     7.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X7Y97          LUT6 (Prop_lut6_I4_O)        0.105     7.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X7Y97          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.345    35.793    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y97          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.343    36.136    
                         clock uncertainty           -0.035    36.101    
    SLICE_X7Y97          FDRE (Setup_fdre_C_D)        0.030    36.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.131    
                         arrival time                          -7.968    
  -------------------------------------------------------------------
                         slack                                 28.163    

Slack (MET) :             28.171ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 1.355ns (28.252%)  route 3.441ns (71.748%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 35.793 - 33.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.455     3.136    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y97          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.348     3.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.628     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X4Y100         LUT4 (Prop_lut4_I3_O)        0.242     5.354 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.796     6.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X3Y98          LUT6 (Prop_lut6_I3_O)        0.105     6.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.255    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.712    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.810 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.017     7.827    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I2_O)        0.105     7.932 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     7.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X5Y97          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.345    35.793    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y97          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.315    36.108    
                         clock uncertainty           -0.035    36.073    
    SLICE_X5Y97          FDRE (Setup_fdre_C_D)        0.030    36.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.103    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                 28.171    

Slack (MET) :             28.191ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 1.355ns (28.376%)  route 3.420ns (71.624%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 35.793 - 33.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.455     3.136    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y97          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.348     3.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.628     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X4Y100         LUT4 (Prop_lut4_I3_O)        0.242     5.354 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.796     6.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X3Y98          LUT6 (Prop_lut6_I3_O)        0.105     6.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.255    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.712    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.810 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.997     7.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X4Y97          LUT5 (Prop_lut5_I3_O)        0.105     7.911 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X4Y97          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.345    35.793    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y97          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.315    36.108    
                         clock uncertainty           -0.035    36.073    
    SLICE_X4Y97          FDRE (Setup_fdre_C_D)        0.030    36.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.103    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                 28.191    

Slack (MET) :             28.243ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 1.355ns (28.685%)  route 3.369ns (71.315%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 35.793 - 33.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.455     3.136    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y97          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.348     3.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.628     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X4Y100         LUT4 (Prop_lut4_I3_O)        0.242     5.354 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.796     6.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X3Y98          LUT6 (Prop_lut6_I3_O)        0.105     6.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.255    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.712    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.810 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.945     7.755    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I4_O)        0.105     7.860 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X4Y98          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.345    35.793    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y98          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.315    36.108    
                         clock uncertainty           -0.035    36.073    
    SLICE_X4Y98          FDRE (Setup_fdre_C_D)        0.030    36.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.103    
                         arrival time                          -7.860    
  -------------------------------------------------------------------
                         slack                                 28.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.176%)  route 0.260ns (64.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.565     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X44Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDCE (Prop_fdce_C_Q)         0.141     1.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.260     1.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X42Y93         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.836     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y93         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.378     1.362    
    SLICE_X42Y93         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.176%)  route 0.260ns (64.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.565     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X44Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDCE (Prop_fdce_C_Q)         0.141     1.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.260     1.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X42Y93         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.836     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y93         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.378     1.362    
    SLICE_X42Y93         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.176%)  route 0.260ns (64.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.565     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X44Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDCE (Prop_fdce_C_Q)         0.141     1.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.260     1.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X42Y93         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.836     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y93         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.378     1.362    
    SLICE_X42Y93         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.176%)  route 0.260ns (64.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.565     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X44Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDCE (Prop_fdce_C_Q)         0.141     1.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.260     1.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X42Y93         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.836     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y93         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.378     1.362    
    SLICE_X42Y93         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.176%)  route 0.260ns (64.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.565     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X44Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDCE (Prop_fdce_C_Q)         0.141     1.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.260     1.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X42Y93         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.836     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y93         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.378     1.362    
    SLICE_X42Y93         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.176%)  route 0.260ns (64.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.565     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X44Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDCE (Prop_fdce_C_Q)         0.141     1.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.260     1.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X42Y93         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.836     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y93         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.378     1.362    
    SLICE_X42Y93         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.176%)  route 0.260ns (64.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.565     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X44Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDCE (Prop_fdce_C_Q)         0.141     1.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.260     1.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X42Y93         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.836     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y93         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.378     1.362    
    SLICE_X42Y93         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.176%)  route 0.260ns (64.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.565     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X44Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDCE (Prop_fdce_C_Q)         0.141     1.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.260     1.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X42Y93         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.836     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y93         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.378     1.362    
    SLICE_X42Y93         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.327%)  route 0.071ns (35.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.566     1.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X43Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDCE (Prop_fdce_C_Q)         0.128     1.474 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.071     1.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X42Y93         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.836     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y93         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.381     1.359    
    SLICE_X42Y93         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     1.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.980%)  route 0.193ns (54.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.574     1.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X8Y99          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     1.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/Q
                         net (fo=5, routed)           0.193     1.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp
    SLICE_X8Y102         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.843     1.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X8Y102         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/C
                         clock pessimism             -0.124     1.623    
    SLICE_X8Y102         FDRE (Hold_fdre_C_CE)       -0.016     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X29Y94   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X14Y96   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X28Y94   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X28Y94   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X28Y94   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X15Y99   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X13Y99   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X13Y99   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X14Y99   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X42Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X42Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X42Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X42Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X42Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X42Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X42Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X42Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X34Y96   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X34Y96   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X42Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X42Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X42Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X42Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X42Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X42Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X42Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X42Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X42Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X42Y93   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Mmcm40M
  To Clock:  CLKOUT

Setup :            0  Failing Endpoints,  Worst Slack        0.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 Command/RunningModeSelect/CommandOut_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_cy7c68013A/Acq_Start_Stop_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.834ns  (CLKOUT rise@20728.834ns - Mmcm40M rise@20725.000ns)
  Data Path Delay:        2.073ns  (logic 0.589ns (28.407%)  route 1.484ns (71.593%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -1.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 20733.299 - 20728.834 ) 
    Source Clock Delay      (SCD):    5.609ns = ( 20730.609 - 20725.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)20725.000 20725.000 r  
    K4                                                0.000 20725.000 r  Clk40M (IN)
                         net (fo=0)                   0.000 20725.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415 20726.414 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065 20727.479    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077 20727.555 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449 20729.004    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081 20729.084 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.523 20730.607    Command/RunningModeSelect/Clk
    SLICE_X29Y32         FDCE                                         r  Command/RunningModeSelect/CommandOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDCE (Prop_fdce_C_Q)         0.379 20730.986 f  Command/RunningModeSelect/CommandOut_reg[3]/Q
                         net (fo=7, routed)           0.628 20731.613    Acquisition/MicrorocSCurveTest/ModeSelect[3]
    SLICE_X30Y33         LUT4 (Prop_lut4_I0_O)        0.105 20731.719 r  Acquisition/MicrorocSCurveTest/OutTestData[15]_INST_0_i_2/O
                         net (fo=138, routed)         0.857 20732.576    Acquisition/MicrorocSCurveTest_n_29
    SLICE_X26Y34         LUT5 (Prop_lut5_I2_O)        0.105 20732.682 r  Acquisition/OutUsbStartStop_INST_0/O
                         net (fo=3, routed)           0.000 20732.682    usb_cy7c68013A/Acq_Start_Stop
    SLICE_X26Y34         FDRE                                         r  usb_cy7c68013A/Acq_Start_Stop_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge) 20728.834 20728.834 r  
    H4                                                0.000 20728.834 r  CLKOUT (IN)
                         net (fo=0)                   0.000 20728.834    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351 20730.186 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628 20731.814    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077 20731.891 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.409 20733.299    usb_cy7c68013A/IFCLK
    SLICE_X26Y34         FDRE                                         r  usb_cy7c68013A/Acq_Start_Stop_sync1_reg/C
                         clock pessimism              0.000 20733.299    
                         clock uncertainty           -0.195 20733.104    
    SLICE_X26Y34         FDRE (Setup_fdre_C_D)        0.033 20733.137    usb_cy7c68013A/Acq_Start_Stop_sync1_reg
  -------------------------------------------------------------------
                         required time                      20733.139    
                         arrival time                       -20732.684    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             24.053ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.876ns  (logic 0.384ns (43.848%)  route 0.492ns (56.152%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y34                                      0.000     0.000 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X77Y34         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.492     0.876    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X81Y33         FDRE                                         r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X81Y33         FDRE (Setup_fdre_C_D)       -0.071    24.929    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         24.929    
                         arrival time                          -0.876    
  -------------------------------------------------------------------
                         slack                                 24.053    

Slack (MET) :             24.055ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.874ns  (logic 0.384ns (43.929%)  route 0.490ns (56.071%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y34                                      0.000     0.000 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X77Y34         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.490     0.874    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X81Y36         FDRE                                         r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X81Y36         FDRE (Setup_fdre_C_D)       -0.071    24.929    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         24.929    
                         arrival time                          -0.874    
  -------------------------------------------------------------------
                         slack                                 24.055    

Slack (MET) :             24.057ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.737ns  (logic 0.353ns (47.900%)  route 0.384ns (52.100%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y34                                      0.000     0.000 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X77Y34         FDRE (Prop_fdre_C_Q)         0.353     0.353 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.384     0.737    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X81Y33         FDRE                                         r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X81Y33         FDRE (Setup_fdre_C_D)       -0.206    24.794    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         24.794    
                         arrival time                          -0.737    
  -------------------------------------------------------------------
                         slack                                 24.057    

Slack (MET) :             24.060ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.885ns  (logic 0.384ns (43.403%)  route 0.501ns (56.597%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y83                                      0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X71Y83         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.501     0.885    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X71Y82         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X71Y82         FDRE (Setup_fdre_C_D)       -0.055    24.945    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         24.945    
                         arrival time                          -0.885    
  -------------------------------------------------------------------
                         slack                                 24.060    

Slack (MET) :             24.087ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.842ns  (logic 0.384ns (45.628%)  route 0.458ns (54.372%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y85                                      0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X69Y85         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.458     0.842    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X69Y84         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X69Y84         FDRE (Setup_fdre_C_D)       -0.071    24.929    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         24.929    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                 24.087    

Slack (MET) :             24.091ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.874ns  (logic 0.384ns (43.935%)  route 0.490ns (56.065%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y83                                      0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X73Y83         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.490     0.874    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X72Y83         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X72Y83         FDRE (Setup_fdre_C_D)       -0.035    24.965    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         24.965    
                         arrival time                          -0.874    
  -------------------------------------------------------------------
                         slack                                 24.091    

Slack (MET) :             24.097ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.874ns  (logic 0.384ns (43.953%)  route 0.490ns (56.047%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y34                                      0.000     0.000 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X77Y34         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.490     0.874    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X80Y33         FDRE                                         r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X80Y33         FDRE (Setup_fdre_C_D)       -0.029    24.971    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         24.971    
                         arrival time                          -0.874    
  -------------------------------------------------------------------
                         slack                                 24.097    

Slack (MET) :             24.104ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.861ns  (logic 0.384ns (44.615%)  route 0.477ns (55.385%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82                                      0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.477     0.861    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X72Y84         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X72Y84         FDRE (Setup_fdre_C_D)       -0.035    24.965    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         24.965    
                         arrival time                          -0.861    
  -------------------------------------------------------------------
                         slack                                 24.104    

Slack (MET) :             24.108ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.867ns  (logic 0.384ns (44.307%)  route 0.483ns (55.693%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y34                                      0.000     0.000 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X77Y34         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.483     0.867    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X80Y33         FDRE                                         r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X80Y33         FDRE (Setup_fdre_C_D)       -0.025    24.975    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         24.975    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                 24.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Command/ExternalAdcStartStop/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_cy7c68013A/Acq_Start_Stop_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.939%)  route 0.346ns (65.061%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.635     1.902    Command/ExternalAdcStartStop/Clk
    SLICE_X26Y35         FDCE                                         r  Command/ExternalAdcStartStop/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y35         FDCE (Prop_fdce_C_Q)         0.141     2.043 r  Command/ExternalAdcStartStop/CommandOut_reg[0]/Q
                         net (fo=5, routed)           0.346     2.389    Acquisition/CommandAdcStartStop
    SLICE_X26Y34         LUT5 (Prop_lut5_I3_O)        0.045     2.434 r  Acquisition/OutUsbStartStop_INST_0/O
                         net (fo=3, routed)           0.000     2.434    usb_cy7c68013A/Acq_Start_Stop
    SLICE_X26Y34         FDRE                                         r  usb_cy7c68013A/Acq_Start_Stop_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.909     2.078    usb_cy7c68013A/IFCLK
    SLICE_X26Y34         FDRE                                         r  usb_cy7c68013A/Acq_Start_Stop_sync1_reg/C
                         clock pessimism              0.000     2.078    
                         clock uncertainty            0.195     2.272    
    SLICE_X26Y34         FDRE (Hold_fdre_C_D)         0.092     2.364    usb_cy7c68013A/Acq_Start_Stop_sync1_reg
  -------------------------------------------------------------------
                         required time                         -2.364    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.070    





---------------------------------------------------------------------------------------------------
From Clock:  Mmcm40M
  To Clock:  Mmcm100M

Setup :            0  Failing Endpoints,  Worst Slack        0.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.860ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 Command/TriggerCoincidenceSet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm100M rise@30.000ns - Mmcm40M rise@25.000ns)
  Data Path Delay:        4.154ns  (logic 0.894ns (21.520%)  route 3.260ns (78.480%))
  Logic Levels:           3  (BUFG=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 35.358 - 30.000 ) 
    Source Clock Delay      (SCD):    5.462ns = ( 30.462 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    26.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    27.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    27.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    29.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    29.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.376    30.462    Command/TriggerCoincidenceSet/Clk
    SLICE_X48Y87         FDCE                                         r  Command/TriggerCoincidenceSet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDCE (Prop_fdce_C_Q)         0.379    30.841 r  Command/TriggerCoincidenceSet/CommandOut_reg[0]/Q
                         net (fo=2, routed)           0.791    31.632    TriggerSwitcher/TriggerCoincidence[0]
    SLICE_X48Y88         LUT5 (Prop_lut5_I3_O)        0.105    31.737 r  TriggerSwitcher/BUFG_TRIGGER_i_3/O
                         net (fo=1, routed)           0.000    31.737    TriggerSwitcher/BUFG_TRIGGER_i_3_n_0
    SLICE_X48Y88         MUXF7 (Prop_muxf7_I1_O)      0.182    31.919 r  TriggerSwitcher/BUFG_TRIGGER_i_1/O
                         net (fo=1, routed)           0.759    32.678    TriggerSwitcher/TriggerSelected
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.228    32.906 r  TriggerSwitcher/BUFG_TRIGGER/O
                         net (fo=2, routed)           1.710    34.616    CommonControlSignalGenerator/HoldGen/D[0]
    SLICE_X2Y21          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     30.000    30.000 r  
    K4                                                0.000    30.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    30.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    31.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    32.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    32.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    33.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    33.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.474    35.358    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X2Y21          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/C
                         clock pessimism              0.131    35.489    
                         clock uncertainty           -0.185    35.304    
    SLICE_X2Y21          FDCE (Setup_fdce_C_D)       -0.033    35.271    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         35.271    
                         arrival time                         -34.616    
  -------------------------------------------------------------------
                         slack                                  0.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 Command/TriggerCoincidenceSet/CommandOut_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 0.340ns (22.104%)  route 1.198ns (77.896%))
  Logic Levels:           3  (BUFG=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.564     1.830    Command/TriggerCoincidenceSet/Clk
    SLICE_X48Y89         FDCE                                         r  Command/TriggerCoincidenceSet/CommandOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDCE (Prop_fdce_C_Q)         0.141     1.971 r  Command/TriggerCoincidenceSet/CommandOut_reg[2]/Q
                         net (fo=2, routed)           0.123     2.094    TriggerSwitcher/TriggerCoincidence[2]
    SLICE_X48Y88         LUT5 (Prop_lut5_I2_O)        0.045     2.139 r  TriggerSwitcher/BUFG_TRIGGER_i_3/O
                         net (fo=1, routed)           0.000     2.139    TriggerSwitcher/BUFG_TRIGGER_i_3_n_0
    SLICE_X48Y88         MUXF7 (Prop_muxf7_I1_O)      0.065     2.204 r  TriggerSwitcher/BUFG_TRIGGER_i_1/O
                         net (fo=1, routed)           0.360     2.564    TriggerSwitcher/TriggerSelected
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.089     2.653 r  TriggerSwitcher/BUFG_TRIGGER/O
                         net (fo=2, routed)           0.715     3.368    CommonControlSignalGenerator/HoldGen/D[0]
    SLICE_X2Y21          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.935     2.480    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X2Y21          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/C
                         clock pessimism             -0.231     2.249    
                         clock uncertainty            0.185     2.433    
    SLICE_X2Y21          FDCE (Hold_fdce_C_D)         0.075     2.508    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           3.368    
  -------------------------------------------------------------------
                         slack                                  0.860    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT
  To Clock:  Mmcm40M

Setup :            7  Failing Endpoints,  Worst Slack       -0.661ns,  Total Violation       -1.330ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.692ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.661ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.084ns  (Mmcm40M rise@75.000ns - CLKOUT fall@72.916ns)
  Data Path Delay:        1.453ns  (logic 0.379ns (26.078%)  route 1.074ns (73.922%))
  Logic Levels:           0  
  Clock Path Skew:        -1.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.272ns = ( 80.272 - 75.000 ) 
    Source Clock Delay      (SCD):    6.332ns = ( 79.248 - 72.916 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    72.916    72.916 f  
    H4                                                0.000    72.916 f  CLKOUT (IN)
                         net (fo=0)                   0.000    72.916    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    74.333 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    76.049    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    76.131 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.915    78.046    IFCLK_OBUF
    SLICE_X49Y61         LUT1 (Prop_lut1_I0_O)        0.105    78.151 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           1.098    79.248    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X44Y36         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDSE (Prop_fdse_C_Q)         0.379    79.627 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           1.074    80.702    u_ila_0/inst/ila_core_inst/TRIGGER_I[102]
    SLICE_X62Y24         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   75.000    75.000 r  
    K4                                                0.000    75.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    75.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    76.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    77.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    77.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    78.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    78.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.388    80.272    u_ila_0/inst/ila_core_inst/out
    SLICE_X62Y24         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl8/CLK
                         clock pessimism              0.000    80.272    
                         clock uncertainty           -0.195    80.077    
    SLICE_X62Y24         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036    80.041    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl8
  -------------------------------------------------------------------
                         required time                         80.041    
                         arrival time                         -80.702    
  -------------------------------------------------------------------
                         slack                                 -0.661    

Slack (VIOLATED) :        -0.353ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Command/SweepTestStartStop_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.084ns  (Mmcm40M rise@75.000ns - CLKOUT fall@72.916ns)
  Data Path Delay:        1.233ns  (logic 0.484ns (39.265%)  route 0.749ns (60.735%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 80.291 - 75.000 ) 
    Source Clock Delay      (SCD):    6.332ns = ( 79.248 - 72.916 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    72.916    72.916 f  
    H4                                                0.000    72.916 f  CLKOUT (IN)
                         net (fo=0)                   0.000    72.916    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    74.333 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    76.049    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    76.131 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.915    78.046    IFCLK_OBUF
    SLICE_X49Y61         LUT1 (Prop_lut1_I0_O)        0.105    78.151 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           1.098    79.248    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X44Y36         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDSE (Prop_fdse_C_Q)         0.379    79.627 f  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.749    80.376    Command/SweepTestStartStopSet/UsbFifoEmpty
    SLICE_X26Y31         LUT3 (Prop_lut3_I2_O)        0.105    80.481 r  Command/SweepTestStartStopSet/SweepTestStartStop_i_1/O
                         net (fo=1, routed)           0.000    80.481    Command/SweepTestStartStopSet_n_0
    SLICE_X26Y31         FDCE                                         r  Command/SweepTestStartStop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   75.000    75.000 r  
    K4                                                0.000    75.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    75.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    76.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    77.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    77.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    78.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    78.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.407    80.291    Command/Clk
    SLICE_X26Y31         FDCE                                         r  Command/SweepTestStartStop_reg/C
                         clock pessimism              0.000    80.291    
                         clock uncertainty           -0.195    80.096    
    SLICE_X26Y31         FDCE (Setup_fdce_C_D)        0.032    80.128    Command/SweepTestStartStop_reg
  -------------------------------------------------------------------
                         required time                         80.128    
                         arrival time                         -80.481    
  -------------------------------------------------------------------
                         slack                                 -0.353    

Slack (VIOLATED) :        -0.158ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[68].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.084ns  (Mmcm40M rise@75.000ns - CLKOUT fall@72.916ns)
  Data Path Delay:        0.981ns  (logic 0.379ns (38.627%)  route 0.602ns (61.372%))
  Logic Levels:           0  
  Clock Path Skew:        -1.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.290ns = ( 80.290 - 75.000 ) 
    Source Clock Delay      (SCD):    6.332ns = ( 79.248 - 72.916 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    72.916    72.916 f  
    H4                                                0.000    72.916 f  CLKOUT (IN)
                         net (fo=0)                   0.000    72.916    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    74.333 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    76.049    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    76.131 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.915    78.046    IFCLK_OBUF
    SLICE_X49Y61         LUT1 (Prop_lut1_I0_O)        0.105    78.151 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           1.098    79.248    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X44Y36         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDSE (Prop_fdse_C_Q)         0.379    79.627 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.602    80.229    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[68].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[0]
    SLICE_X35Y36         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[68].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   75.000    75.000 r  
    K4                                                0.000    75.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    75.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    76.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    77.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    77.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    78.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    78.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.406    80.290    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[68].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X35Y36         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[68].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    80.290    
                         clock uncertainty           -0.195    80.095    
    SLICE_X35Y36         FDRE (Setup_fdre_C_D)       -0.024    80.071    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[68].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         80.071    
                         arrival time                         -80.229    
  -------------------------------------------------------------------
                         slack                                 -0.158    

Slack (VIOLATED) :        -0.093ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            MicrorocChain1/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.084ns  (Mmcm40M rise@75.000ns - CLKOUT fall@72.916ns)
  Data Path Delay:        1.004ns  (logic 0.489ns (48.694%)  route 0.515ns (51.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.286ns = ( 80.286 - 75.000 ) 
    Source Clock Delay      (SCD):    6.332ns = ( 79.248 - 72.916 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    72.916    72.916 f  
    H4                                                0.000    72.916 f  CLKOUT (IN)
                         net (fo=0)                   0.000    72.916    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    74.333 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    76.049    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    76.131 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.915    78.046    IFCLK_OBUF
    SLICE_X49Y61         LUT1 (Prop_lut1_I0_O)        0.105    78.151 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           1.098    79.248    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X44Y36         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDSE (Prop_fdse_C_Q)         0.379    79.627 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.515    80.143    MicrorocChain1/MicrorocDaq/SlaveDaqControl/ExternalFifoEmpty
    SLICE_X45Y35         LUT2 (Prop_lut2_I0_O)        0.110    80.253 r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/SlaveDaq_ResetUsbStart_n_inv_i_1/O
                         net (fo=1, routed)           0.000    80.253    MicrorocChain1/MicrorocDaq/SlaveDaqControl_n_23
    SLICE_X45Y35         FDPE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   75.000    75.000 r  
    K4                                                0.000    75.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    75.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    76.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    77.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    77.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    78.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    78.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.402    80.286    MicrorocChain1/MicrorocDaq/Clk
    SLICE_X45Y35         FDPE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/C
                         clock pessimism              0.000    80.286    
                         clock uncertainty           -0.195    80.091    
    SLICE_X45Y35         FDPE (Setup_fdpe_C_D)        0.069    80.160    MicrorocChain1/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv
  -------------------------------------------------------------------
                         required time                         80.160    
                         arrival time                         -80.253    
  -------------------------------------------------------------------
                         slack                                 -0.093    

Slack (VIOLATED) :        -0.024ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            MicrorocChain2/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.084ns  (Mmcm40M rise@75.000ns - CLKOUT fall@72.916ns)
  Data Path Delay:        0.901ns  (logic 0.484ns (53.704%)  route 0.417ns (46.296%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.288ns = ( 80.288 - 75.000 ) 
    Source Clock Delay      (SCD):    6.332ns = ( 79.248 - 72.916 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    72.916    72.916 f  
    H4                                                0.000    72.916 f  CLKOUT (IN)
                         net (fo=0)                   0.000    72.916    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    74.333 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    76.049    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    76.131 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.915    78.046    IFCLK_OBUF
    SLICE_X49Y61         LUT1 (Prop_lut1_I0_O)        0.105    78.151 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           1.098    79.248    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X44Y36         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDSE (Prop_fdse_C_Q)         0.379    79.627 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.417    80.045    MicrorocChain2/MicrorocDaq/SlaveDaqControl/ExternalFifoEmpty
    SLICE_X43Y38         LUT2 (Prop_lut2_I0_O)        0.105    80.150 r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/SlaveDaq_ResetUsbStart_n_inv_i_1/O
                         net (fo=1, routed)           0.000    80.150    MicrorocChain2/MicrorocDaq/SlaveDaqControl_n_23
    SLICE_X43Y38         FDPE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   75.000    75.000 r  
    K4                                                0.000    75.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    75.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    76.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    77.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    77.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    78.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    78.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.404    80.288    MicrorocChain2/MicrorocDaq/Clk
    SLICE_X43Y38         FDPE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/C
                         clock pessimism              0.000    80.288    
                         clock uncertainty           -0.195    80.093    
    SLICE_X43Y38         FDPE (Setup_fdpe_C_D)        0.033    80.126    MicrorocChain2/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv
  -------------------------------------------------------------------
                         required time                         80.126    
                         arrival time                         -80.150    
  -------------------------------------------------------------------
                         slack                                 -0.024    

Slack (VIOLATED) :        -0.021ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            MicrorocChain3/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.084ns  (Mmcm40M rise@75.000ns - CLKOUT fall@72.916ns)
  Data Path Delay:        0.896ns  (logic 0.484ns (54.015%)  route 0.412ns (45.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.288ns = ( 80.288 - 75.000 ) 
    Source Clock Delay      (SCD):    6.332ns = ( 79.248 - 72.916 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    72.916    72.916 f  
    H4                                                0.000    72.916 f  CLKOUT (IN)
                         net (fo=0)                   0.000    72.916    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    74.333 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    76.049    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    76.131 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.915    78.046    IFCLK_OBUF
    SLICE_X49Y61         LUT1 (Prop_lut1_I0_O)        0.105    78.151 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           1.098    79.248    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X44Y36         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDSE (Prop_fdse_C_Q)         0.379    79.627 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.412    80.039    MicrorocChain3/MicrorocDaq/SlaveDaqControl/ExternalFifoEmpty
    SLICE_X43Y38         LUT2 (Prop_lut2_I0_O)        0.105    80.144 r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/SlaveDaq_ResetUsbStart_n_inv_i_1/O
                         net (fo=1, routed)           0.000    80.144    MicrorocChain3/MicrorocDaq/SlaveDaqControl_n_23
    SLICE_X43Y38         FDPE                                         r  MicrorocChain3/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   75.000    75.000 r  
    K4                                                0.000    75.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    75.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    76.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    77.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    77.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    78.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    78.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.404    80.288    MicrorocChain3/MicrorocDaq/Clk
    SLICE_X43Y38         FDPE                                         r  MicrorocChain3/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/C
                         clock pessimism              0.000    80.288    
                         clock uncertainty           -0.195    80.093    
    SLICE_X43Y38         FDPE (Setup_fdpe_C_D)        0.030    80.123    MicrorocChain3/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv
  -------------------------------------------------------------------
                         required time                         80.123    
                         arrival time                         -80.144    
  -------------------------------------------------------------------
                         slack                                 -0.021    

Slack (VIOLATED) :        -0.021ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            MicrorocChain4/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.084ns  (Mmcm40M rise@75.000ns - CLKOUT fall@72.916ns)
  Data Path Delay:        0.897ns  (logic 0.484ns (53.943%)  route 0.413ns (46.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.288ns = ( 80.288 - 75.000 ) 
    Source Clock Delay      (SCD):    6.332ns = ( 79.248 - 72.916 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    72.916    72.916 f  
    H4                                                0.000    72.916 f  CLKOUT (IN)
                         net (fo=0)                   0.000    72.916    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    74.333 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    76.049    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    76.131 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.915    78.046    IFCLK_OBUF
    SLICE_X49Y61         LUT1 (Prop_lut1_I0_O)        0.105    78.151 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           1.098    79.248    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X44Y36         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDSE (Prop_fdse_C_Q)         0.379    79.627 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.413    80.041    MicrorocChain4/MicrorocDaq/SlaveDaqControl/ExternalFifoEmpty
    SLICE_X43Y38         LUT2 (Prop_lut2_I0_O)        0.105    80.146 r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/SlaveDaq_ResetUsbStart_n_inv_i_1/O
                         net (fo=1, routed)           0.000    80.146    MicrorocChain4/MicrorocDaq/SlaveDaqControl_n_23
    SLICE_X43Y38         FDPE                                         r  MicrorocChain4/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   75.000    75.000 r  
    K4                                                0.000    75.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    75.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    76.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    77.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    77.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    78.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    78.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.404    80.288    MicrorocChain4/MicrorocDaq/Clk
    SLICE_X43Y38         FDPE                                         r  MicrorocChain4/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/C
                         clock pessimism              0.000    80.288    
                         clock uncertainty           -0.195    80.093    
    SLICE_X43Y38         FDPE (Setup_fdpe_C_D)        0.032    80.125    MicrorocChain4/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv
  -------------------------------------------------------------------
                         required time                         80.125    
                         arrival time                         -80.146    
  -------------------------------------------------------------------
                         slack                                 -0.021    

Slack (MET) :             19.764ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        1.000ns  (logic 0.384ns (38.383%)  route 0.616ns (61.617%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y84                                      0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X72Y84         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.616     1.000    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X79Y84         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X79Y84         FDRE (Setup_fdre_C_D)       -0.069    20.764    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         20.764    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                 19.764    

Slack (MET) :             19.771ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        0.994ns  (logic 0.384ns (38.614%)  route 0.610ns (61.386%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y84                                      0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X73Y84         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.610     0.994    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X79Y84         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X79Y84         FDRE (Setup_fdre_C_D)       -0.068    20.765    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         20.765    
                         arrival time                          -0.994    
  -------------------------------------------------------------------
                         slack                                 19.771    

Slack (MET) :             19.773ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        0.896ns  (logic 0.353ns (39.413%)  route 0.543ns (60.587%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y34                                      0.000     0.000 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X79Y34         FDRE (Prop_fdre_C_Q)         0.353     0.353 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.543     0.896    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X78Y34         FDRE                                         r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X78Y34         FDRE (Setup_fdre_C_D)       -0.164    20.669    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         20.669    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                 19.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.692ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            MicrorocChain4/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.751ns  (Mmcm40M rise@20799.998ns - CLKOUT fall@20801.750ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.241%)  route 0.216ns (53.759%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns = ( 20802.449 - 20799.998 ) 
    Source Clock Delay      (SCD):    2.277ns = ( 20804.027 - 20801.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge) 20801.750 20801.750 f  
    H4                                                0.000 20801.750 f  CLKOUT (IN)
                         net (fo=0)                   0.000 20801.750    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253 20802.004 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644 20802.648    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026 20802.674 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.785 20803.459    IFCLK_OBUF
    SLICE_X49Y61         LUT1 (Prop_lut1_I0_O)        0.045 20803.504 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           0.524 20804.027    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X44Y36         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDSE (Prop_fdse_C_Q)         0.141 20804.168 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.216 20804.385    MicrorocChain4/MicrorocDaq/SlaveDaqControl/ExternalFifoEmpty
    SLICE_X43Y38         LUT2 (Prop_lut2_I0_O)        0.045 20804.430 r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/SlaveDaq_ResetUsbStart_n_inv_i_1/O
                         net (fo=1, routed)           0.000 20804.430    MicrorocChain4/MicrorocDaq/SlaveDaqControl_n_23
    SLICE_X43Y38         FDPE                                         r  MicrorocChain4/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)20799.998 20799.998 r  
    K4                                                0.000 20799.998 r  Clk40M (IN)
                         net (fo=0)                   0.000 20799.998    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439 20800.438 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480 20800.918    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053 20800.971 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544 20801.514    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029 20801.543 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.907 20802.449    MicrorocChain4/MicrorocDaq/Clk
    SLICE_X43Y38         FDPE                                         r  MicrorocChain4/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/C
                         clock pessimism              0.000 20802.449    
                         clock uncertainty            0.195 20802.645    
    SLICE_X43Y38         FDPE (Hold_fdpe_C_D)         0.092 20802.736    MicrorocChain4/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv
  -------------------------------------------------------------------
                         required time                      -20802.736    
                         arrival time                       20804.430    
  -------------------------------------------------------------------
                         slack                                  1.692    

Slack (MET) :             1.694ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            MicrorocChain3/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.751ns  (Mmcm40M rise@20799.998ns - CLKOUT fall@20801.750ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.149%)  route 0.217ns (53.851%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns = ( 20802.449 - 20799.998 ) 
    Source Clock Delay      (SCD):    2.277ns = ( 20804.027 - 20801.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge) 20801.750 20801.750 f  
    H4                                                0.000 20801.750 f  CLKOUT (IN)
                         net (fo=0)                   0.000 20801.750    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253 20802.004 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644 20802.648    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026 20802.674 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.785 20803.459    IFCLK_OBUF
    SLICE_X49Y61         LUT1 (Prop_lut1_I0_O)        0.045 20803.504 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           0.524 20804.027    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X44Y36         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDSE (Prop_fdse_C_Q)         0.141 20804.168 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.217 20804.385    MicrorocChain3/MicrorocDaq/SlaveDaqControl/ExternalFifoEmpty
    SLICE_X43Y38         LUT2 (Prop_lut2_I0_O)        0.045 20804.430 r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/SlaveDaq_ResetUsbStart_n_inv_i_1/O
                         net (fo=1, routed)           0.000 20804.430    MicrorocChain3/MicrorocDaq/SlaveDaqControl_n_23
    SLICE_X43Y38         FDPE                                         r  MicrorocChain3/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)20799.998 20799.998 r  
    K4                                                0.000 20799.998 r  Clk40M (IN)
                         net (fo=0)                   0.000 20799.998    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439 20800.438 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480 20800.918    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053 20800.971 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544 20801.514    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029 20801.543 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.907 20802.449    MicrorocChain3/MicrorocDaq/Clk
    SLICE_X43Y38         FDPE                                         r  MicrorocChain3/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/C
                         clock pessimism              0.000 20802.449    
                         clock uncertainty            0.195 20802.645    
    SLICE_X43Y38         FDPE (Hold_fdpe_C_D)         0.091 20802.736    MicrorocChain3/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv
  -------------------------------------------------------------------
                         required time                      -20802.736    
                         arrival time                       20804.430    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.695ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            MicrorocChain2/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.751ns  (Mmcm40M rise@20799.998ns - CLKOUT fall@20801.750ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.899%)  route 0.219ns (54.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns = ( 20802.449 - 20799.998 ) 
    Source Clock Delay      (SCD):    2.277ns = ( 20804.027 - 20801.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge) 20801.750 20801.750 f  
    H4                                                0.000 20801.750 f  CLKOUT (IN)
                         net (fo=0)                   0.000 20801.750    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253 20802.004 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644 20802.648    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026 20802.674 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.785 20803.459    IFCLK_OBUF
    SLICE_X49Y61         LUT1 (Prop_lut1_I0_O)        0.045 20803.504 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           0.524 20804.027    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X44Y36         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDSE (Prop_fdse_C_Q)         0.141 20804.168 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.219 20804.387    MicrorocChain2/MicrorocDaq/SlaveDaqControl/ExternalFifoEmpty
    SLICE_X43Y38         LUT2 (Prop_lut2_I0_O)        0.045 20804.432 r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/SlaveDaq_ResetUsbStart_n_inv_i_1/O
                         net (fo=1, routed)           0.000 20804.432    MicrorocChain2/MicrorocDaq/SlaveDaqControl_n_23
    SLICE_X43Y38         FDPE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)20799.998 20799.998 r  
    K4                                                0.000 20799.998 r  Clk40M (IN)
                         net (fo=0)                   0.000 20799.998    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439 20800.438 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480 20800.918    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053 20800.971 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544 20801.514    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029 20801.543 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.907 20802.449    MicrorocChain2/MicrorocDaq/Clk
    SLICE_X43Y38         FDPE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/C
                         clock pessimism              0.000 20802.449    
                         clock uncertainty            0.195 20802.645    
    SLICE_X43Y38         FDPE (Hold_fdpe_C_D)         0.092 20802.736    MicrorocChain2/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv
  -------------------------------------------------------------------
                         required time                      -20802.736    
                         arrival time                       20804.432    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.716ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            MicrorocChain1/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.751ns  (Mmcm40M rise@20799.998ns - CLKOUT fall@20801.750ns)
  Data Path Delay:        0.438ns  (logic 0.192ns (43.813%)  route 0.246ns (56.187%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns = ( 20802.447 - 20799.998 ) 
    Source Clock Delay      (SCD):    2.277ns = ( 20804.027 - 20801.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge) 20801.750 20801.750 f  
    H4                                                0.000 20801.750 f  CLKOUT (IN)
                         net (fo=0)                   0.000 20801.750    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253 20802.004 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644 20802.648    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026 20802.674 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.785 20803.459    IFCLK_OBUF
    SLICE_X49Y61         LUT1 (Prop_lut1_I0_O)        0.045 20803.504 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           0.524 20804.027    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X44Y36         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDSE (Prop_fdse_C_Q)         0.141 20804.168 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.246 20804.414    MicrorocChain1/MicrorocDaq/SlaveDaqControl/ExternalFifoEmpty
    SLICE_X45Y35         LUT2 (Prop_lut2_I0_O)        0.051 20804.465 r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/SlaveDaq_ResetUsbStart_n_inv_i_1/O
                         net (fo=1, routed)           0.000 20804.465    MicrorocChain1/MicrorocDaq/SlaveDaqControl_n_23
    SLICE_X45Y35         FDPE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)20799.998 20799.998 r  
    K4                                                0.000 20799.998 r  Clk40M (IN)
                         net (fo=0)                   0.000 20799.998    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439 20800.438 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480 20800.918    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053 20800.971 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544 20801.514    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029 20801.543 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.904 20802.447    MicrorocChain1/MicrorocDaq/Clk
    SLICE_X45Y35         FDPE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/C
                         clock pessimism              0.000 20802.447    
                         clock uncertainty            0.195 20802.643    
    SLICE_X45Y35         FDPE (Hold_fdpe_C_D)         0.107 20802.750    MicrorocChain1/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv
  -------------------------------------------------------------------
                         required time                      -20802.748    
                         arrival time                       20804.465    
  -------------------------------------------------------------------
                         slack                                  1.716    

Slack (MET) :             1.760ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[68].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.751ns  (Mmcm40M rise@20799.998ns - CLKOUT fall@20801.750ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.978%)  route 0.314ns (69.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns = ( 20802.449 - 20799.998 ) 
    Source Clock Delay      (SCD):    2.277ns = ( 20804.027 - 20801.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge) 20801.750 20801.750 f  
    H4                                                0.000 20801.750 f  CLKOUT (IN)
                         net (fo=0)                   0.000 20801.750    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253 20802.004 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644 20802.648    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026 20802.674 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.785 20803.459    IFCLK_OBUF
    SLICE_X49Y61         LUT1 (Prop_lut1_I0_O)        0.045 20803.504 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           0.524 20804.027    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X44Y36         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDSE (Prop_fdse_C_Q)         0.141 20804.168 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.314 20804.482    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[68].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[0]
    SLICE_X35Y36         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[68].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)20799.998 20799.998 r  
    K4                                                0.000 20799.998 r  Clk40M (IN)
                         net (fo=0)                   0.000 20799.998    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439 20800.438 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480 20800.918    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053 20800.971 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544 20801.514    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029 20801.543 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.906 20802.449    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[68].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X35Y36         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[68].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000 20802.449    
                         clock uncertainty            0.195 20802.645    
    SLICE_X35Y36         FDRE (Hold_fdre_C_D)         0.078 20802.723    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[68].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                      -20802.721    
                         arrival time                       20804.482    
  -------------------------------------------------------------------
                         slack                                  1.760    

Slack (MET) :             1.879ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Command/SweepTestStartStop_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.751ns  (Mmcm40M rise@20799.998ns - CLKOUT fall@20801.750ns)
  Data Path Delay:        0.588ns  (logic 0.186ns (31.652%)  route 0.402ns (68.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns = ( 20802.449 - 20799.998 ) 
    Source Clock Delay      (SCD):    2.277ns = ( 20804.027 - 20801.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge) 20801.750 20801.750 f  
    H4                                                0.000 20801.750 f  CLKOUT (IN)
                         net (fo=0)                   0.000 20801.750    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253 20802.004 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644 20802.648    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026 20802.674 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.785 20803.459    IFCLK_OBUF
    SLICE_X49Y61         LUT1 (Prop_lut1_I0_O)        0.045 20803.504 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           0.524 20804.027    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X44Y36         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDSE (Prop_fdse_C_Q)         0.141 20804.168 f  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.402 20804.570    Command/SweepTestStartStopSet/UsbFifoEmpty
    SLICE_X26Y31         LUT3 (Prop_lut3_I2_O)        0.045 20804.615 r  Command/SweepTestStartStopSet/SweepTestStartStop_i_1/O
                         net (fo=1, routed)           0.000 20804.615    Command/SweepTestStartStopSet_n_0
    SLICE_X26Y31         FDCE                                         r  Command/SweepTestStartStop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)20799.998 20799.998 r  
    K4                                                0.000 20799.998 r  Clk40M (IN)
                         net (fo=0)                   0.000 20799.998    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439 20800.438 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480 20800.918    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053 20800.971 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544 20801.514    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029 20801.543 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.906 20802.449    Command/Clk
    SLICE_X26Y31         FDCE                                         r  Command/SweepTestStartStop_reg/C
                         clock pessimism              0.000 20802.449    
                         clock uncertainty            0.195 20802.645    
    SLICE_X26Y31         FDCE (Hold_fdce_C_D)         0.092 20802.736    Command/SweepTestStartStop_reg
  -------------------------------------------------------------------
                         required time                      -20802.736    
                         arrival time                       20804.615    
  -------------------------------------------------------------------
                         slack                                  1.879    

Slack (MET) :             2.037ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.751ns  (Mmcm40M rise@20799.998ns - CLKOUT fall@20801.750ns)
  Data Path Delay:        0.749ns  (logic 0.141ns (18.816%)  route 0.608ns (81.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns = ( 20802.436 - 20799.998 ) 
    Source Clock Delay      (SCD):    2.277ns = ( 20804.027 - 20801.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge) 20801.750 20801.750 f  
    H4                                                0.000 20801.750 f  CLKOUT (IN)
                         net (fo=0)                   0.000 20801.750    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253 20802.004 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644 20802.648    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026 20802.674 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.785 20803.459    IFCLK_OBUF
    SLICE_X49Y61         LUT1 (Prop_lut1_I0_O)        0.045 20803.504 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           0.524 20804.027    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X44Y36         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDSE (Prop_fdse_C_Q)         0.141 20804.168 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.608 20804.775    u_ila_0/inst/ila_core_inst/TRIGGER_I[102]
    SLICE_X62Y24         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)20799.998 20799.998 r  
    K4                                                0.000 20799.998 r  Clk40M (IN)
                         net (fo=0)                   0.000 20799.998    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439 20800.438 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480 20800.918    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053 20800.971 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544 20801.514    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029 20801.543 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.893 20802.436    u_ila_0/inst/ila_core_inst/out
    SLICE_X62Y24         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl8/CLK
                         clock pessimism              0.000 20802.436    
                         clock uncertainty            0.195 20802.631    
    SLICE_X62Y24         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109 20802.740    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl8
  -------------------------------------------------------------------
                         required time                      -20802.740    
                         arrival time                       20804.777    
  -------------------------------------------------------------------
                         slack                                  2.037    





---------------------------------------------------------------------------------------------------
From Clock:  Mmcm100M
  To Clock:  Mmcm40M

Setup :            0  Failing Endpoints,  Worst Slack        0.766ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.452ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 TriggerSwitcher/InternalTrigger2_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm40M rise@25.000ns - Mmcm100M rise@20.000ns)
  Data Path Delay:        4.032ns  (logic 0.890ns (22.075%)  route 3.142ns (77.925%))
  Logic Levels:           3  (BUFG=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 30.355 - 25.000 ) 
    Source Clock Delay      (SCD):    5.462ns = ( 25.462 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                     20.000    20.000 r  
    K4                                                0.000    20.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    20.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    21.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    22.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    22.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449    24.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    24.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.376    25.462    TriggerSwitcher/SyncClk
    SLICE_X47Y88         FDCE                                         r  TriggerSwitcher/InternalTrigger2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.379    25.841 r  TriggerSwitcher/InternalTrigger2_reg/Q
                         net (fo=1, routed)           0.659    26.500    TriggerSwitcher/InternalTrigger2
    SLICE_X48Y88         LUT6 (Prop_lut6_I1_O)        0.105    26.605 r  TriggerSwitcher/BUFG_TRIGGER_i_2/O
                         net (fo=1, routed)           0.000    26.605    TriggerSwitcher/BUFG_TRIGGER_i_2_n_0
    SLICE_X48Y88         MUXF7 (Prop_muxf7_I0_O)      0.178    26.783 r  TriggerSwitcher/BUFG_TRIGGER_i_1/O
                         net (fo=1, routed)           0.759    27.542    TriggerSwitcher/TriggerSelected
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.228    27.770 r  TriggerSwitcher/BUFG_TRIGGER/O
                         net (fo=2, routed)           1.724    29.494    CommonControlSignalGenerator/ExternalRazGen/D[0]
    SLICE_X5Y26          FDCE                                         r  CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.471    30.355    CommonControlSignalGenerator/ExternalRazGen/Clk
    SLICE_X5Y26          FDCE                                         r  CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg/C
                         clock pessimism              0.131    30.486    
                         clock uncertainty           -0.185    30.301    
    SLICE_X5Y26          FDCE (Setup_fdce_C_D)       -0.042    30.259    CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg
  -------------------------------------------------------------------
                         required time                         30.259    
                         arrival time                         -29.494    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             1.710ns  (required time - arrival time)
  Source:                 TriggerSwitcher/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm40M rise@25.000ns - Mmcm100M rise@20.000ns)
  Data Path Delay:        3.094ns  (logic 0.484ns (15.646%)  route 2.610ns (84.355%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 30.366 - 25.000 ) 
    Source Clock Delay      (SCD):    5.462ns = ( 25.462 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                     20.000    20.000 r  
    K4                                                0.000    20.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    20.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    21.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    22.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    22.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449    24.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    24.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.376    25.462    TriggerSwitcher/SyncClk
    SLICE_X47Y87         FDCE                                         r  TriggerSwitcher/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDCE (Prop_fdce_C_Q)         0.379    25.841 r  TriggerSwitcher/TriggerExternal_reg/Q
                         net (fo=5, routed)           1.747    27.588    MicrorocChain1/MicrorocDaq/SlaveDaqControl/lopt
    SLICE_X14Y43         LUT2 (Prop_lut2_I0_O)        0.105    27.693 r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_i_1/O
                         net (fo=27, routed)          0.863    28.556    MicrorocChain1/MicrorocDaq/SlaveDaqControl/SingleStart
    SLICE_X7Y37          FDCE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.482    30.366    MicrorocChain1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X7Y37          FDCE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/C
                         clock pessimism              0.131    30.497    
                         clock uncertainty           -0.185    30.312    
    SLICE_X7Y37          FDCE (Setup_fdce_C_D)       -0.047    30.265    MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg
  -------------------------------------------------------------------
                         required time                         30.265    
                         arrival time                         -28.556    
  -------------------------------------------------------------------
                         slack                                  1.710    

Slack (MET) :             1.924ns  (required time - arrival time)
  Source:                 TriggerSwitcher/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicrorocChain4/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm40M rise@25.000ns - Mmcm100M rise@20.000ns)
  Data Path Delay:        2.656ns  (logic 0.485ns (18.260%)  route 2.171ns (81.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 30.301 - 25.000 ) 
    Source Clock Delay      (SCD):    5.462ns = ( 25.462 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                     20.000    20.000 r  
    K4                                                0.000    20.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    20.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    21.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    22.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    22.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449    24.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    24.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.376    25.462    TriggerSwitcher/SyncClk
    SLICE_X47Y87         FDCE                                         r  TriggerSwitcher/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDCE (Prop_fdce_C_Q)         0.379    25.841 r  TriggerSwitcher/TriggerExternal_reg/Q
                         net (fo=5, routed)           1.747    27.588    MicrorocChain4/MicrorocDaq/SlaveDaqControl/lopt
    SLICE_X14Y43         LUT2 (Prop_lut2_I0_O)        0.106    27.694 r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/AcqStart_r1_i_1/O
                         net (fo=27, routed)          0.424    28.118    MicrorocChain4/MicrorocDaq/SlaveDaqControl/SingleStart
    SLICE_X18Y43         FDCE                                         r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.417    30.301    MicrorocChain4/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X18Y43         FDCE                                         r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/C
                         clock pessimism              0.131    30.432    
                         clock uncertainty           -0.185    30.247    
    SLICE_X18Y43         FDCE (Setup_fdce_C_D)       -0.205    30.042    MicrorocChain4/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg
  -------------------------------------------------------------------
                         required time                         30.042    
                         arrival time                         -28.118    
  -------------------------------------------------------------------
                         slack                                  1.924    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 TriggerSwitcher/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicrorocChain2/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm40M rise@25.000ns - Mmcm100M rise@20.000ns)
  Data Path Delay:        2.748ns  (logic 0.484ns (17.613%)  route 2.264ns (82.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 30.301 - 25.000 ) 
    Source Clock Delay      (SCD):    5.462ns = ( 25.462 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                     20.000    20.000 r  
    K4                                                0.000    20.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    20.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    21.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    22.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    22.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449    24.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    24.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.376    25.462    TriggerSwitcher/SyncClk
    SLICE_X47Y87         FDCE                                         r  TriggerSwitcher/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDCE (Prop_fdce_C_Q)         0.379    25.841 r  TriggerSwitcher/TriggerExternal_reg/Q
                         net (fo=5, routed)           1.751    27.592    MicrorocChain2/MicrorocDaq/SlaveDaqControl/lopt
    SLICE_X14Y43         LUT2 (Prop_lut2_I0_O)        0.105    27.697 r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/AcqStart_r1_i_1/O
                         net (fo=27, routed)          0.513    28.210    MicrorocChain2/MicrorocDaq/SlaveDaqControl/SingleStart
    SLICE_X12Y46         FDCE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.417    30.301    MicrorocChain2/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X12Y46         FDCE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/C
                         clock pessimism              0.131    30.432    
                         clock uncertainty           -0.185    30.247    
    SLICE_X12Y46         FDCE (Setup_fdce_C_D)       -0.004    30.243    MicrorocChain2/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg
  -------------------------------------------------------------------
                         required time                         30.243    
                         arrival time                         -28.210    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 TriggerSwitcher/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicrorocChain3/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm40M rise@25.000ns - Mmcm100M rise@20.000ns)
  Data Path Delay:        2.442ns  (logic 0.484ns (19.823%)  route 1.958ns (80.177%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 30.300 - 25.000 ) 
    Source Clock Delay      (SCD):    5.462ns = ( 25.462 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                     20.000    20.000 r  
    K4                                                0.000    20.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    20.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    21.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    22.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    22.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449    24.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    24.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.376    25.462    TriggerSwitcher/SyncClk
    SLICE_X47Y87         FDCE                                         r  TriggerSwitcher/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDCE (Prop_fdce_C_Q)         0.379    25.841 r  TriggerSwitcher/TriggerExternal_reg/Q
                         net (fo=5, routed)           1.532    27.373    MicrorocChain3/MicrorocDaq/SlaveDaqControl/lopt
    SLICE_X21Y47         LUT2 (Prop_lut2_I0_O)        0.105    27.478 r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/AcqStart_r1_i_1/O
                         net (fo=27, routed)          0.426    27.904    MicrorocChain3/MicrorocDaq/SlaveDaqControl/SingleStart
    SLICE_X21Y48         FDCE                                         r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.416    30.300    MicrorocChain3/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X21Y48         FDCE                                         r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/C
                         clock pessimism              0.131    30.431    
                         clock uncertainty           -0.185    30.246    
    SLICE_X21Y48         FDCE (Setup_fdce_C_D)       -0.032    30.214    MicrorocChain3/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg
  -------------------------------------------------------------------
                         required time                         30.214    
                         arrival time                         -27.904    
  -------------------------------------------------------------------
                         slack                                  2.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 TriggerSwitcher/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicrorocChain3/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.186ns (16.702%)  route 0.928ns (83.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.563     1.829    TriggerSwitcher/SyncClk
    SLICE_X47Y87         FDCE                                         r  TriggerSwitcher/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDCE (Prop_fdce_C_Q)         0.141     1.970 r  TriggerSwitcher/TriggerExternal_reg/Q
                         net (fo=5, routed)           0.730     2.700    MicrorocChain3/MicrorocDaq/SlaveDaqControl/lopt
    SLICE_X21Y47         LUT2 (Prop_lut2_I0_O)        0.045     2.745 r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/AcqStart_r1_i_1/O
                         net (fo=27, routed)          0.198     2.943    MicrorocChain3/MicrorocDaq/SlaveDaqControl/SingleStart
    SLICE_X21Y48         FDCE                                         r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.917     2.462    MicrorocChain3/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X21Y48         FDCE                                         r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/C
                         clock pessimism             -0.231     2.231    
                         clock uncertainty            0.185     2.415    
    SLICE_X21Y48         FDCE (Hold_fdce_C_D)         0.075     2.490    MicrorocChain3/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg
  -------------------------------------------------------------------
                         required time                         -2.490    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 TriggerSwitcher/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicrorocChain2/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.186ns (14.953%)  route 1.058ns (85.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.563     1.829    TriggerSwitcher/SyncClk
    SLICE_X47Y87         FDCE                                         r  TriggerSwitcher/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDCE (Prop_fdce_C_Q)         0.141     1.970 r  TriggerSwitcher/TriggerExternal_reg/Q
                         net (fo=5, routed)           0.824     2.794    MicrorocChain2/MicrorocDaq/SlaveDaqControl/lopt
    SLICE_X14Y43         LUT2 (Prop_lut2_I0_O)        0.045     2.839 r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/AcqStart_r1_i_1/O
                         net (fo=27, routed)          0.234     3.073    MicrorocChain2/MicrorocDaq/SlaveDaqControl/SingleStart
    SLICE_X12Y46         FDCE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.916     2.461    MicrorocChain2/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X12Y46         FDCE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/C
                         clock pessimism             -0.231     2.230    
                         clock uncertainty            0.185     2.414    
    SLICE_X12Y46         FDCE (Hold_fdce_C_D)         0.060     2.474    MicrorocChain2/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg
  -------------------------------------------------------------------
                         required time                         -2.474    
                         arrival time                           3.073    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 TriggerSwitcher/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicrorocChain4/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.190ns (15.676%)  route 1.022ns (84.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.563     1.829    TriggerSwitcher/SyncClk
    SLICE_X47Y87         FDCE                                         r  TriggerSwitcher/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDCE (Prop_fdce_C_Q)         0.141     1.970 r  TriggerSwitcher/TriggerExternal_reg/Q
                         net (fo=5, routed)           0.833     2.803    MicrorocChain4/MicrorocDaq/SlaveDaqControl/lopt
    SLICE_X14Y43         LUT2 (Prop_lut2_I0_O)        0.049     2.852 r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/AcqStart_r1_i_1/O
                         net (fo=27, routed)          0.189     3.041    MicrorocChain4/MicrorocDaq/SlaveDaqControl/SingleStart
    SLICE_X18Y43         FDCE                                         r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.916     2.461    MicrorocChain4/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X18Y43         FDCE                                         r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/C
                         clock pessimism             -0.231     2.230    
                         clock uncertainty            0.185     2.414    
    SLICE_X18Y43         FDCE (Hold_fdce_C_D)         0.002     2.416    MicrorocChain4/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg
  -------------------------------------------------------------------
                         required time                         -2.416    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 TriggerSwitcher/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.480ns  (logic 0.186ns (12.571%)  route 1.294ns (87.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.563     1.829    TriggerSwitcher/SyncClk
    SLICE_X47Y87         FDCE                                         r  TriggerSwitcher/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDCE (Prop_fdce_C_Q)         0.141     1.970 r  TriggerSwitcher/TriggerExternal_reg/Q
                         net (fo=5, routed)           0.833     2.803    MicrorocChain1/MicrorocDaq/SlaveDaqControl/lopt
    SLICE_X14Y43         LUT2 (Prop_lut2_I0_O)        0.045     2.848 r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_i_1/O
                         net (fo=27, routed)          0.461     3.309    MicrorocChain1/MicrorocDaq/SlaveDaqControl/SingleStart
    SLICE_X7Y37          FDCE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.942     2.487    MicrorocChain1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X7Y37          FDCE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/C
                         clock pessimism             -0.231     2.256    
                         clock uncertainty            0.185     2.440    
    SLICE_X7Y37          FDCE (Hold_fdce_C_D)         0.070     2.510    MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           3.309    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 TriggerSwitcher/InternalTrigger0_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.337ns (22.189%)  route 1.182ns (77.811%))
  Logic Levels:           3  (BUFG=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.564     1.830    TriggerSwitcher/SyncClk
    SLICE_X47Y88         FDCE                                         r  TriggerSwitcher/InternalTrigger0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.141     1.971 r  TriggerSwitcher/InternalTrigger0_reg/Q
                         net (fo=2, routed)           0.110     2.081    TriggerSwitcher/InternalTrigger0
    SLICE_X48Y88         LUT6 (Prop_lut6_I0_O)        0.045     2.126 r  TriggerSwitcher/BUFG_TRIGGER_i_2/O
                         net (fo=1, routed)           0.000     2.126    TriggerSwitcher/BUFG_TRIGGER_i_2_n_0
    SLICE_X48Y88         MUXF7 (Prop_muxf7_I0_O)      0.062     2.188 r  TriggerSwitcher/BUFG_TRIGGER_i_1/O
                         net (fo=1, routed)           0.360     2.547    TriggerSwitcher/TriggerSelected
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.089     2.636 r  TriggerSwitcher/BUFG_TRIGGER/O
                         net (fo=2, routed)           0.712     3.349    CommonControlSignalGenerator/ExternalRazGen/D[0]
    SLICE_X5Y26          FDCE                                         r  CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.931     2.476    CommonControlSignalGenerator/ExternalRazGen/Clk
    SLICE_X5Y26          FDCE                                         r  CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg/C
                         clock pessimism             -0.231     2.245    
                         clock uncertainty            0.185     2.429    
    SLICE_X5Y26          FDCE (Hold_fdce_C_D)         0.070     2.499    CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           3.349    
  -------------------------------------------------------------------
                         slack                                  0.849    





---------------------------------------------------------------------------------------------------
From Clock:  Mmcm5M
  To Clock:  Mmcm40M

Setup :            0  Failing Endpoints,  Worst Slack        8.076ns,  Total Violation        0.000ns
Hold  :            8  Failing Endpoints,  Worst Slack       -0.638ns,  Total Violation       -4.450ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.076ns  (required time - arrival time)
  Source:                 MicrorocChain4/ReadOnChipRam/ExternalFifoData_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/AcquisitionDataSwitcher/MicrorocChain4DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[13]
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M fall@12.500ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 0.870ns (25.397%)  route 2.556ns (74.603%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 17.836 - 12.500 ) 
    Source Clock Delay      (SCD):    5.616ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.530     5.616    MicrorocChain4/ReadOnChipRam/SlowClock_Debug
    SLICE_X25Y37         FDRE                                         r  MicrorocChain4/ReadOnChipRam/ExternalFifoData_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDRE (Prop_fdre_C_Q)         0.379     5.995 r  MicrorocChain4/ReadOnChipRam/ExternalFifoData_reg[13]/Q
                         net (fo=4, routed)           0.845     6.841    MicrorocChain4/MicrorocData[13]
    SLICE_X24Y37         LUT2 (Prop_lut2_I0_O)        0.119     6.960 r  MicrorocChain4/ExternalFifoData[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.544     7.504    MicrorocChain4/MicrorocDaq/SlaveDaqControl/ExternalFifoData_reg[13]
    SLICE_X25Y37         LUT6 (Prop_lut6_I0_O)        0.267     7.771 r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/ExternalFifoData[13]_INST_0_i_2/O
                         net (fo=1, routed)           0.346     8.117    MicrorocChain4/MicrorocDaq/SlaveDaqControl/ExternalFifoData[13]_INST_0_i_2_n_0
    SLICE_X25Y37         LUT5 (Prop_lut5_I4_O)        0.105     8.222 r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/ExternalFifoData[13]_INST_0/O
                         net (fo=3, routed)           0.820     9.042    Acquisition/AcquisitionDataSwitcher/MicrorocChain4DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[13]
    RAMB18_X0Y15         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain4DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    13.849 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    14.852    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.925 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    16.307    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.384 f  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.453    17.836    Acquisition/AcquisitionDataSwitcher/MicrorocChain4DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y15         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain4DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.127    17.964    
                         clock uncertainty           -0.205    17.759    
    RAMB18_X0Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[13])
                                                     -0.641    17.118    Acquisition/AcquisitionDataSwitcher/MicrorocChain4DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.118    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  8.076    

Slack (MET) :             8.257ns  (required time - arrival time)
  Source:                 MicrorocChain3/ReadOnChipRam/ExternalFifoData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M fall@12.500ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.875ns (27.020%)  route 2.363ns (72.980%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 17.833 - 12.500 ) 
    Source Clock Delay      (SCD):    5.620ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.534     5.620    MicrorocChain3/ReadOnChipRam/SlowClock_Debug
    SLICE_X24Y44         FDRE                                         r  MicrorocChain3/ReadOnChipRam/ExternalFifoData_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.379     5.999 r  MicrorocChain3/ReadOnChipRam/ExternalFifoData_reg[7]/Q
                         net (fo=3, routed)           0.536     6.535    MicrorocChain3/MicrorocData[7]
    SLICE_X24Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.659 r  MicrorocChain3/ExternalFifoData[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.518     7.177    MicrorocChain3/MicrorocDaq/SlaveDaqControl/ExternalFifoData_reg[7]
    SLICE_X25Y45         LUT6 (Prop_lut6_I4_O)        0.267     7.444 f  MicrorocChain3/MicrorocDaq/SlaveDaqControl/ExternalFifoData[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.343     7.786    MicrorocChain3/MicrorocDaq/SlaveDaqControl/ExternalFifoData[7]_INST_0_i_1_n_0
    SLICE_X25Y45         LUT6 (Prop_lut6_I0_O)        0.105     7.891 r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/ExternalFifoData[7]_INST_0/O
                         net (fo=3, routed)           0.967     8.859    Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X0Y13         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    13.849 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    14.852    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.925 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    16.307    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.384 f  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.450    17.833    Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y13         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.127    17.961    
                         clock uncertainty           -0.205    17.756    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.641    17.115    Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.115    
                         arrival time                          -8.859    
  -------------------------------------------------------------------
                         slack                                  8.257    

Slack (MET) :             8.314ns  (required time - arrival time)
  Source:                 MicrorocChain1/ReadOnChipRam/ExternalFifoData_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[13]
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M fall@12.500ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.877ns (27.503%)  route 2.312ns (72.497%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 17.836 - 12.500 ) 
    Source Clock Delay      (SCD):    5.615ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.529     5.615    MicrorocChain1/ReadOnChipRam/SlowClock_Debug
    SLICE_X16Y35         FDRE                                         r  MicrorocChain1/ReadOnChipRam/ExternalFifoData_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y35         FDRE (Prop_fdre_C_Q)         0.379     5.994 r  MicrorocChain1/ReadOnChipRam/ExternalFifoData_reg[13]/Q
                         net (fo=4, routed)           1.027     7.021    MicrorocChain1/MicrorocData[13]
    SLICE_X4Y36          LUT2 (Prop_lut2_I0_O)        0.126     7.147 r  MicrorocChain1/ExternalFifoData[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.352     7.498    MicrorocChain1/MicrorocDaq/SlaveDaqControl/ExternalFifoData_reg[13]
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.267     7.765 r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/ExternalFifoData[13]_INST_0_i_2/O
                         net (fo=1, routed)           0.346     8.111    MicrorocChain1/MicrorocDaq/SlaveDaqControl/ExternalFifoData[13]_INST_0_i_2_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I4_O)        0.105     8.216 r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/ExternalFifoData[13]_INST_0/O
                         net (fo=3, routed)           0.588     8.804    Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[13]
    RAMB18_X0Y14         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    13.849 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    14.852    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.925 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    16.307    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.384 f  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.453    17.836    Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y14         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.127    17.964    
                         clock uncertainty           -0.205    17.759    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[13])
                                                     -0.641    17.118    Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.118    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                  8.314    

Slack (MET) :             8.485ns  (required time - arrival time)
  Source:                 MicrorocChain3/ReadOnChipRam/ExternalFifoData_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[14]
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M fall@12.500ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 0.694ns (23.062%)  route 2.315ns (76.938%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 17.833 - 12.500 ) 
    Source Clock Delay      (SCD):    5.621ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.535     5.621    MicrorocChain3/ReadOnChipRam/SlowClock_Debug
    SLICE_X22Y44         FDRE                                         r  MicrorocChain3/ReadOnChipRam/ExternalFifoData_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.379     6.000 r  MicrorocChain3/ReadOnChipRam/ExternalFifoData_reg[14]/Q
                         net (fo=4, routed)           0.681     6.681    MicrorocChain3/MicrorocData[14]
    SLICE_X22Y45         LUT2 (Prop_lut2_I0_O)        0.105     6.786 r  MicrorocChain3/ExternalFifoData[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.552     7.338    MicrorocChain3/MicrorocDaq/SlaveDaqControl/ExternalFifoData_reg[14]
    SLICE_X22Y45         LUT6 (Prop_lut6_I5_O)        0.105     7.443 r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/ExternalFifoData[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.120     7.563    MicrorocChain3/MicrorocDaq/SlaveDaqControl/ExternalFifoData[14]_INST_0_i_2_n_0
    SLICE_X22Y45         LUT6 (Prop_lut6_I2_O)        0.105     7.668 r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/ExternalFifoData[14]_INST_0/O
                         net (fo=3, routed)           0.963     8.631    Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[14]
    RAMB18_X0Y13         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    13.849 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    14.852    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.925 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    16.307    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.384 f  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.450    17.833    Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y13         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.127    17.961    
                         clock uncertainty           -0.205    17.756    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[14])
                                                     -0.641    17.115    Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.115    
                         arrival time                          -8.631    
  -------------------------------------------------------------------
                         slack                                  8.485    

Slack (MET) :             8.547ns  (required time - arrival time)
  Source:                 MicrorocChain3/ReadOnChipRam/ExternalFifoData_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[12]
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M fall@12.500ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.694ns (23.539%)  route 2.254ns (76.461%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 17.833 - 12.500 ) 
    Source Clock Delay      (SCD):    5.620ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.534     5.620    MicrorocChain3/ReadOnChipRam/SlowClock_Debug
    SLICE_X24Y44         FDRE                                         r  MicrorocChain3/ReadOnChipRam/ExternalFifoData_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.379     5.999 r  MicrorocChain3/ReadOnChipRam/ExternalFifoData_reg[12]/Q
                         net (fo=4, routed)           0.359     6.358    MicrorocChain3/MicrorocData[12]
    SLICE_X24Y45         LUT2 (Prop_lut2_I0_O)        0.105     6.463 r  MicrorocChain3/ExternalFifoData[12]_INST_0_i_3/O
                         net (fo=1, routed)           0.552     7.015    MicrorocChain3/MicrorocDaq/SlaveDaqControl/ExternalFifoData_reg[12]
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.105     7.120 r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/ExternalFifoData[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.346     7.466    MicrorocChain3/MicrorocDaq/SlaveDaqControl/ExternalFifoData[12]_INST_0_i_2_n_0
    SLICE_X24Y45         LUT5 (Prop_lut5_I4_O)        0.105     7.571 r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/ExternalFifoData[12]_INST_0/O
                         net (fo=3, routed)           0.997     8.569    Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[12]
    RAMB18_X0Y13         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    13.849 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    14.852    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.925 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    16.307    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.384 f  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.450    17.833    Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y13         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.127    17.961    
                         clock uncertainty           -0.205    17.756    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[12])
                                                     -0.641    17.115    Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.115    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                  8.547    

Slack (MET) :             8.648ns  (required time - arrival time)
  Source:                 MicrorocChain1/ReadOnChipRam/ExternalFifoData_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[14]
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M fall@12.500ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 0.694ns (24.307%)  route 2.161ns (75.693%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 17.836 - 12.500 ) 
    Source Clock Delay      (SCD):    5.615ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.529     5.615    MicrorocChain1/ReadOnChipRam/SlowClock_Debug
    SLICE_X13Y35         FDRE                                         r  MicrorocChain1/ReadOnChipRam/ExternalFifoData_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.379     5.994 r  MicrorocChain1/ReadOnChipRam/ExternalFifoData_reg[14]/Q
                         net (fo=4, routed)           0.699     6.693    MicrorocChain1/MicrorocData[14]
    SLICE_X4Y36          LUT2 (Prop_lut2_I0_O)        0.105     6.798 r  MicrorocChain1/ExternalFifoData[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.354     7.152    MicrorocChain1/MicrorocDaq/SlaveDaqControl/ExternalFifoData_reg[14]
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.105     7.257 r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/ExternalFifoData[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.507     7.764    MicrorocChain1/MicrorocDaq/SlaveDaqControl/ExternalFifoData[14]_INST_0_i_2_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I2_O)        0.105     7.869 r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/ExternalFifoData[14]_INST_0/O
                         net (fo=3, routed)           0.601     8.470    Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[14]
    RAMB18_X0Y14         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    13.849 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    14.852    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.925 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    16.307    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.384 f  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.453    17.836    Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y14         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.127    17.964    
                         clock uncertainty           -0.205    17.759    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[14])
                                                     -0.641    17.118    Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.118    
                         arrival time                          -8.470    
  -------------------------------------------------------------------
                         slack                                  8.648    

Slack (MET) :             8.665ns  (required time - arrival time)
  Source:                 MicrorocChain2/ReadOnChipRam/ExternalFifoData_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[13]
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M fall@12.500ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        2.832ns  (logic 0.875ns (30.894%)  route 1.957ns (69.106%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 17.833 - 12.500 ) 
    Source Clock Delay      (SCD):    5.618ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.532     5.618    MicrorocChain2/ReadOnChipRam/SlowClock_Debug
    SLICE_X18Y38         FDRE                                         r  MicrorocChain2/ReadOnChipRam/ExternalFifoData_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDRE (Prop_fdre_C_Q)         0.379     5.997 r  MicrorocChain2/ReadOnChipRam/ExternalFifoData_reg[13]/Q
                         net (fo=4, routed)           0.546     6.543    MicrorocChain2/MicrorocData[13]
    SLICE_X18Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.667 r  MicrorocChain2/ExternalFifoData[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.352     7.019    MicrorocChain2/MicrorocDaq/SlaveDaqControl/ExternalFifoData_reg[13]
    SLICE_X18Y39         LUT6 (Prop_lut6_I0_O)        0.267     7.286 r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/ExternalFifoData[13]_INST_0_i_2/O
                         net (fo=1, routed)           0.346     7.631    MicrorocChain2/MicrorocDaq/SlaveDaqControl/ExternalFifoData[13]_INST_0_i_2_n_0
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.105     7.736 r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/ExternalFifoData[13]_INST_0/O
                         net (fo=3, routed)           0.714     8.451    Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[13]
    RAMB18_X0Y12         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    13.849 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    14.852    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.925 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    16.307    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.384 f  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.450    17.833    Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y12         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.127    17.961    
                         clock uncertainty           -0.205    17.756    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[13])
                                                     -0.641    17.115    Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.115    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  8.665    

Slack (MET) :             8.719ns  (required time - arrival time)
  Source:                 MicrorocChain2/ReadOnChipRam/ExternalFifoData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M fall@12.500ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 0.875ns (31.459%)  route 1.906ns (68.541%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 17.833 - 12.500 ) 
    Source Clock Delay      (SCD):    5.615ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.529     5.615    MicrorocChain2/ReadOnChipRam/SlowClock_Debug
    SLICE_X18Y35         FDRE                                         r  MicrorocChain2/ReadOnChipRam/ExternalFifoData_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDRE (Prop_fdre_C_Q)         0.379     5.994 r  MicrorocChain2/ReadOnChipRam/ExternalFifoData_reg[7]/Q
                         net (fo=3, routed)           0.529     6.523    MicrorocChain2/MicrorocData[7]
    SLICE_X17Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.647 r  MicrorocChain2/ExternalFifoData[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.339     6.986    MicrorocChain2/MicrorocDaq/SlaveDaqControl/ExternalFifoData_reg[7]
    SLICE_X16Y36         LUT6 (Prop_lut6_I4_O)        0.267     7.253 f  MicrorocChain2/MicrorocDaq/SlaveDaqControl/ExternalFifoData[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.353     7.607    MicrorocChain2/MicrorocDaq/SlaveDaqControl/ExternalFifoData[7]_INST_0_i_1_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.105     7.712 r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/ExternalFifoData[7]_INST_0/O
                         net (fo=3, routed)           0.685     8.397    Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X0Y12         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    13.849 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    14.852    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.925 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    16.307    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.384 f  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.450    17.833    Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y12         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.127    17.961    
                         clock uncertainty           -0.205    17.756    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.641    17.115    Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.115    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                  8.719    

Slack (MET) :             8.759ns  (required time - arrival time)
  Source:                 MicrorocChain1/ReadOnChipRam/ExternalFifoData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M fall@12.500ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.694ns (25.292%)  route 2.050ns (74.708%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 17.836 - 12.500 ) 
    Source Clock Delay      (SCD):    5.615ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.529     5.615    MicrorocChain1/ReadOnChipRam/SlowClock_Debug
    SLICE_X13Y35         FDRE                                         r  MicrorocChain1/ReadOnChipRam/ExternalFifoData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.379     5.994 r  MicrorocChain1/ReadOnChipRam/ExternalFifoData_reg[2]/Q
                         net (fo=4, routed)           0.658     6.652    MicrorocChain1/MicrorocData[2]
    SLICE_X10Y37         LUT2 (Prop_lut2_I0_O)        0.105     6.757 r  MicrorocChain1/ExternalFifoData[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.551     7.308    MicrorocChain1/MicrorocDaq/SlaveDaqControl/ExternalFifoData_reg[2]
    SLICE_X10Y37         LUT6 (Prop_lut6_I2_O)        0.105     7.413 r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/ExternalFifoData[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.361     7.774    MicrorocChain1/MicrorocDaq/SlaveDaqControl/ExternalFifoData[2]_INST_0_i_1_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I0_O)        0.105     7.879 r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/ExternalFifoData[2]_INST_0/O
                         net (fo=3, routed)           0.481     8.359    Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X0Y14         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    13.849 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    14.852    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.925 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    16.307    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.384 f  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.453    17.836    Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y14         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.127    17.964    
                         clock uncertainty           -0.205    17.759    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.641    17.118    Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.118    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  8.759    

Slack (MET) :             8.827ns  (required time - arrival time)
  Source:                 MicrorocChain2/ReadOnChipRam/ExternalFifoData_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[14]
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M fall@12.500ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.694ns (25.993%)  route 1.976ns (74.007%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 17.833 - 12.500 ) 
    Source Clock Delay      (SCD):    5.618ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.532     5.618    MicrorocChain2/ReadOnChipRam/SlowClock_Debug
    SLICE_X18Y38         FDRE                                         r  MicrorocChain2/ReadOnChipRam/ExternalFifoData_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDRE (Prop_fdre_C_Q)         0.379     5.997 r  MicrorocChain2/ReadOnChipRam/ExternalFifoData_reg[14]/Q
                         net (fo=4, routed)           0.490     6.488    MicrorocChain2/MicrorocData[14]
    SLICE_X18Y39         LUT2 (Prop_lut2_I0_O)        0.105     6.593 r  MicrorocChain2/ExternalFifoData[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.448     7.040    MicrorocChain2/MicrorocDaq/SlaveDaqControl/ExternalFifoData_reg[14]
    SLICE_X16Y39         LUT6 (Prop_lut6_I5_O)        0.105     7.145 r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/ExternalFifoData[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.353     7.499    MicrorocChain2/MicrorocDaq/SlaveDaqControl/ExternalFifoData[14]_INST_0_i_2_n_0
    SLICE_X16Y39         LUT6 (Prop_lut6_I2_O)        0.105     7.604 r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/ExternalFifoData[14]_INST_0/O
                         net (fo=3, routed)           0.685     8.288    Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[14]
    RAMB18_X0Y12         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    13.849 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    14.852    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.925 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    16.307    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.384 f  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.450    17.833    Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y12         RAMB18E1                                     r  Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.127    17.961    
                         clock uncertainty           -0.205    17.756    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[14])
                                                     -0.641    17.115    Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.115    
                         arrival time                          -8.288    
  -------------------------------------------------------------------
                         slack                                  8.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.638ns  (arrival time - required time)
  Source:                 ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                            (clock source 'Mmcm5M'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][111]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        1.217ns  (logic 0.026ns (2.136%)  route 1.191ns (97.864%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns = ( 102.441 - 100.000 ) 
    Source Clock Delay      (SCD):    0.742ns = ( 100.742 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         0.692   101.959    u_ila_0/inst/ila_core_inst/TRIGGER_I[111]
    SLICE_X62Y22         SRL16E                                       f  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][111]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)  100.000   100.000 r  
    K4                                                0.000   100.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053   100.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   101.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.896   102.441    u_ila_0/inst/ila_core_inst/out
    SLICE_X62Y22         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][111]_srl8/CLK
                         clock pessimism             -0.231   102.210    
                         clock uncertainty            0.205   102.414    
    SLICE_X62Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183   102.597    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][111]_srl8
  -------------------------------------------------------------------
                         required time                       -102.597    
                         arrival time                         101.959    
  -------------------------------------------------------------------
                         slack                                 -0.638    

Slack (VIOLATED) :        -0.572ns  (arrival time - required time)
  Source:                 ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                            (clock source 'Mmcm5M'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][108]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.026ns (2.136%)  route 1.191ns (97.864%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    0.742ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         0.692     1.959    u_ila_0/inst/ila_core_inst/TRIGGER_I[108]
    SLICE_X62Y22         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][108]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.896     2.441    u_ila_0/inst/ila_core_inst/out
    SLICE_X62Y22         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][108]_srl8/CLK
                         clock pessimism             -0.231     2.210    
                         clock uncertainty            0.205     2.414    
    SLICE_X62Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.531    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][108]_srl8
  -------------------------------------------------------------------
                         required time                         -2.531    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                 -0.572    

Slack (VIOLATED) :        -0.570ns  (arrival time - required time)
  Source:                 ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                            (clock source 'Mmcm5M'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][109]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        1.217ns  (logic 0.026ns (2.136%)  route 1.191ns (97.864%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns = ( 102.441 - 100.000 ) 
    Source Clock Delay      (SCD):    0.742ns = ( 100.742 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         0.692   101.959    u_ila_0/inst/ila_core_inst/TRIGGER_I[109]
    SLICE_X62Y22         SRL16E                                       f  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][109]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)  100.000   100.000 r  
    K4                                                0.000   100.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053   100.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   101.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.896   102.441    u_ila_0/inst/ila_core_inst/out
    SLICE_X62Y22         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][109]_srl8/CLK
                         clock pessimism             -0.231   102.210    
                         clock uncertainty            0.205   102.414    
    SLICE_X62Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115   102.529    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][109]_srl8
  -------------------------------------------------------------------
                         required time                       -102.529    
                         arrival time                         101.959    
  -------------------------------------------------------------------
                         slack                                 -0.570    

Slack (VIOLATED) :        -0.564ns  (arrival time - required time)
  Source:                 ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                            (clock source 'Mmcm5M'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][110]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.026ns (2.136%)  route 1.191ns (97.864%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    0.742ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         0.692     1.959    u_ila_0/inst/ila_core_inst/TRIGGER_I[110]
    SLICE_X62Y22         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][110]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.896     2.441    u_ila_0/inst/ila_core_inst/out
    SLICE_X62Y22         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][110]_srl8/CLK
                         clock pessimism             -0.231     2.210    
                         clock uncertainty            0.205     2.414    
    SLICE_X62Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.523    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][110]_srl8
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                 -0.564    

Slack (VIOLATED) :        -0.534ns  (arrival time - required time)
  Source:                 ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                            (clock source 'Mmcm5M'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[96].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        1.146ns  (logic 0.026ns (2.270%)  route 1.120ns (97.731%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns = ( 102.378 - 100.000 ) 
    Source Clock Delay      (SCD):    0.742ns = ( 100.742 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         0.621   101.887    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[96].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[0]
    SLICE_X32Y81         FDRE                                         f  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[96].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)  100.000   100.000 r  
    K4                                                0.000   100.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053   100.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   101.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.833   102.378    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[96].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X32Y81         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[96].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.231   102.147    
                         clock uncertainty            0.205   102.351    
    SLICE_X32Y81         FDRE (Hold_fdre_C_D)         0.070   102.421    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[96].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                       -102.421    
                         arrival time                         101.887    
  -------------------------------------------------------------------
                         slack                                 -0.534    

Slack (VIOLATED) :        -0.533ns  (arrival time - required time)
  Source:                 ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                            (clock source 'Mmcm5M'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[92].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        1.141ns  (logic 0.026ns (2.280%)  route 1.115ns (97.720%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns = ( 102.372 - 100.000 ) 
    Source Clock Delay      (SCD):    0.742ns = ( 100.742 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         0.616   101.882    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[92].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[0]
    SLICE_X33Y73         FDRE                                         f  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[92].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)  100.000   100.000 r  
    K4                                                0.000   100.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053   100.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   101.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.827   102.372    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[92].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X33Y73         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[92].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.231   102.141    
                         clock uncertainty            0.205   102.345    
    SLICE_X33Y73         FDRE (Hold_fdre_C_D)         0.070   102.415    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[92].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                       -102.415    
                         arrival time                         101.882    
  -------------------------------------------------------------------
                         slack                                 -0.533    

Slack (VIOLATED) :        -0.519ns  (arrival time - required time)
  Source:                 ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                            (clock source 'Mmcm5M'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[104].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        1.157ns  (logic 0.026ns (2.248%)  route 1.131ns (97.752%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns = ( 102.378 - 100.000 ) 
    Source Clock Delay      (SCD):    0.742ns = ( 100.742 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         0.632   101.898    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[104].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[0]
    SLICE_X32Y81         FDRE                                         f  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[104].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)  100.000   100.000 r  
    K4                                                0.000   100.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053   100.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   101.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.833   102.378    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[104].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X32Y81         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[104].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.231   102.147    
                         clock uncertainty            0.205   102.351    
    SLICE_X32Y81         FDRE (Hold_fdre_C_D)         0.066   102.417    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[104].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                       -102.417    
                         arrival time                         101.898    
  -------------------------------------------------------------------
                         slack                                 -0.519    

Slack (VIOLATED) :        -0.518ns  (arrival time - required time)
  Source:                 ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                            (clock source 'Mmcm5M'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[100].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        1.162ns  (logic 0.026ns (2.238%)  route 1.136ns (97.762%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns = ( 102.378 - 100.000 ) 
    Source Clock Delay      (SCD):    0.742ns = ( 100.742 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         0.637   101.903    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[100].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[0]
    SLICE_X32Y81         FDRE                                         f  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[100].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)  100.000   100.000 r  
    K4                                                0.000   100.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053   100.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   101.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.833   102.378    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[100].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X32Y81         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[100].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.231   102.147    
                         clock uncertainty            0.205   102.351    
    SLICE_X32Y81         FDRE (Hold_fdre_C_D)         0.070   102.421    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[100].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                       -102.421    
                         arrival time                         101.903    
  -------------------------------------------------------------------
                         slack                                 -0.518    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 MicrorocChain1/ReadOnChipRam/ExternalFifoData_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.235%)  route 0.581ns (75.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         0.636     1.903    MicrorocChain1/ReadOnChipRam/SlowClock_Debug
    SLICE_X17Y35         FDRE                                         r  MicrorocChain1/ReadOnChipRam/ExternalFifoData_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDRE (Prop_fdre_C_Q)         0.141     2.044 r  MicrorocChain1/ReadOnChipRam/ExternalFifoData_reg[8]/Q
                         net (fo=4, routed)           0.171     2.214    MicrorocChain1/MicrorocDaq/SlaveDaqControl/ExternalFifoData_reg[15][8]
    SLICE_X12Y35         LUT5 (Prop_lut5_I1_O)        0.045     2.259 r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/ExternalFifoData[8]_INST_0/O
                         net (fo=3, routed)           0.411     2.670    u_ila_0/inst/ila_core_inst/TRIGGER_I[24]
    SLICE_X30Y30         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.902     2.447    u_ila_0/inst/ila_core_inst/out
    SLICE_X30Y30         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/CLK
                         clock pessimism             -0.231     2.216    
                         clock uncertainty            0.205     2.420    
    SLICE_X30Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.522    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 MicrorocChain2/SynchronousDataEnableToSystem/Toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain2/SynchronousDataEnableToSystem/SynchronousReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.689%)  route 0.599ns (76.311%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         0.639     1.906    MicrorocChain2/SynchronousDataEnableToSystem/SlowClock
    SLICE_X20Y40         FDCE                                         r  MicrorocChain2/SynchronousDataEnableToSystem/Toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDCE (Prop_fdce_C_Q)         0.141     2.047 r  MicrorocChain2/SynchronousDataEnableToSystem/Toggle_reg/Q
                         net (fo=2, routed)           0.599     2.646    MicrorocChain2/SynchronousDataEnableToSystem/Toggle
    SLICE_X18Y40         LUT2 (Prop_lut2_I0_O)        0.045     2.691 r  MicrorocChain2/SynchronousDataEnableToSystem/SynchronousReg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.691    MicrorocChain2/SynchronousDataEnableToSystem/SynchronousReg[0]_i_1_n_0
    SLICE_X18Y40         FDRE                                         r  MicrorocChain2/SynchronousDataEnableToSystem/SynchronousReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.915     2.460    MicrorocChain2/SynchronousDataEnableToSystem/Clk
    SLICE_X18Y40         FDRE                                         r  MicrorocChain2/SynchronousDataEnableToSystem/SynchronousReg_reg[0]/C
                         clock pessimism             -0.231     2.229    
                         clock uncertainty            0.205     2.433    
    SLICE_X18Y40         FDRE (Hold_fdre_C_D)         0.091     2.524    MicrorocChain2/SynchronousDataEnableToSystem/SynchronousReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  0.167    





---------------------------------------------------------------------------------------------------
From Clock:  Mmcm40M
  To Clock:  Mmcm5M

Setup :            0  Failing Endpoints,  Worst Slack       19.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.328ns  (required time - arrival time)
  Source:                 ConfigurationSelect/MicrorocReadRedundancy_Output_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain4/ReadOnChipRam/AsicDatain_r2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by Mmcm5M'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M fall@100.000ns - Mmcm40M rise@75.000ns)
  Data Path Delay:        5.893ns  (logic 0.498ns (8.450%)  route 5.395ns (91.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.123ns = ( 106.123 - 100.000 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 80.612 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   75.000    75.000 r  
    K4                                                0.000    75.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    75.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    76.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    77.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    77.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    79.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    79.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.526    80.612    ConfigurationSelect/Clk
    SLICE_X11Y31         FDCE                                         r  ConfigurationSelect/MicrorocReadRedundancy_Output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.379    80.991 r  ConfigurationSelect/MicrorocReadRedundancy_Output_reg[3]/Q
                         net (fo=6, routed)           2.992    83.984    MicrorocChain4/ReadoutChannelSelect
    SLICE_X0Y142         LUT3 (Prop_lut3_I1_O)        0.119    84.103 r  MicrorocChain4/ReadOnChipRam_i_1/O
                         net (fo=1, routed)           2.403    86.506    MicrorocChain4/ReadOnChipRam/AsicDin
    SLICE_X6Y85          SRL16E                                       r  MicrorocChain4/ReadOnChipRam/AsicDatain_r2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   101.349 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   102.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   102.425 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   103.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   103.884 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.787   105.671    MicrorocChain4/ReadOnChipRam/SlowClock_Debug
    SLICE_X7Y85          LUT1 (Prop_lut1_I0_O)        0.084   105.755 r  MicrorocChain4/ReadOnChipRam/AsicDatain_r2_reg_srl2_i_1/O
                         net (fo=1, routed)           0.368   106.123    MicrorocChain4/ReadOnChipRam/AsicDatain_r2_reg_srl2_i_1_n_0
    SLICE_X6Y85          SRL16E                                       r  MicrorocChain4/ReadOnChipRam/AsicDatain_r2_reg_srl2/CLK
                         clock pessimism              0.127   106.250    
                         clock uncertainty           -0.205   106.046    
    SLICE_X6Y85          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.212   105.834    MicrorocChain4/ReadOnChipRam/AsicDatain_r2_reg_srl2
  -------------------------------------------------------------------
                         required time                        105.834    
                         arrival time                         -86.506    
  -------------------------------------------------------------------
                         slack                                 19.328    

Slack (MET) :             21.083ns  (required time - arrival time)
  Source:                 ConfigurationSelect/MicrorocReadRedundancy_Output_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain4/ReadOnChipRam/TransmitOn_r1_reg/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M fall@100.000ns - Mmcm40M rise@75.000ns)
  Data Path Delay:        3.476ns  (logic 0.484ns (13.923%)  route 2.992ns (86.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.215ns = ( 105.215 - 100.000 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 80.612 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   75.000    75.000 r  
    K4                                                0.000    75.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    75.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    76.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    77.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    77.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    79.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    79.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.526    80.612    ConfigurationSelect/Clk
    SLICE_X11Y31         FDCE                                         r  ConfigurationSelect/MicrorocReadRedundancy_Output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.379    80.991 r  ConfigurationSelect/MicrorocReadRedundancy_Output_reg[3]/Q
                         net (fo=6, routed)           2.992    83.984    MicrorocChain4/ReadoutChannelSelect
    SLICE_X0Y142         LUT3 (Prop_lut3_I1_O)        0.105    84.089 r  MicrorocChain4/ReadOnChipRam_i_2/O
                         net (fo=1, routed)           0.000    84.089    MicrorocChain4/ReadOnChipRam/TransmitOn
    SLICE_X0Y142         FDRE                                         r  MicrorocChain4/ReadOnChipRam/TransmitOn_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   101.349 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   102.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   102.425 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   103.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   103.884 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.331   105.215    MicrorocChain4/ReadOnChipRam/SlowClock_Debug
    SLICE_X0Y142         FDRE                                         r  MicrorocChain4/ReadOnChipRam/TransmitOn_r1_reg/C  (IS_INVERTED)
                         clock pessimism              0.127   105.342    
                         clock uncertainty           -0.205   105.138    
    SLICE_X0Y142         FDRE (Setup_fdre_C_D)        0.034   105.172    MicrorocChain4/ReadOnChipRam/TransmitOn_r1_reg
  -------------------------------------------------------------------
                         required time                        105.172    
                         arrival time                         -84.089    
  -------------------------------------------------------------------
                         slack                                 21.083    

Slack (MET) :             21.134ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.312ns  (logic 0.484ns (14.611%)  route 2.828ns (85.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.290ns = ( 205.290 - 200.000 ) 
    Source Clock Delay      (SCD):    5.602ns = ( 180.602 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.516   180.602    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X22Y25         FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDPE (Prop_fdpe_C_Q)         0.379   180.981 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          1.923   182.905    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X24Y31         LUT2 (Prop_lut2_I1_O)        0.105   183.010 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.905   183.915    Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1_n_0
    SLICE_X24Y30         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.406   205.290    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X24Y30         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]/C
                         clock pessimism              0.131   205.421    
                         clock uncertainty           -0.205   205.217    
    SLICE_X24Y30         FDCE (Setup_fdce_C_CE)      -0.168   205.049    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        205.049    
                         arrival time                        -183.915    
  -------------------------------------------------------------------
                         slack                                 21.134    

Slack (MET) :             21.134ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.312ns  (logic 0.484ns (14.611%)  route 2.828ns (85.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.290ns = ( 205.290 - 200.000 ) 
    Source Clock Delay      (SCD):    5.602ns = ( 180.602 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.516   180.602    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X22Y25         FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDPE (Prop_fdpe_C_Q)         0.379   180.981 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          1.923   182.905    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X24Y31         LUT2 (Prop_lut2_I1_O)        0.105   183.010 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.905   183.915    Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1_n_0
    SLICE_X24Y30         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.406   205.290    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X24Y30         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[4]/C
                         clock pessimism              0.131   205.421    
                         clock uncertainty           -0.205   205.217    
    SLICE_X24Y30         FDCE (Setup_fdce_C_CE)      -0.168   205.049    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        205.049    
                         arrival time                        -183.915    
  -------------------------------------------------------------------
                         slack                                 21.134    

Slack (MET) :             21.134ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.312ns  (logic 0.484ns (14.611%)  route 2.828ns (85.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.290ns = ( 205.290 - 200.000 ) 
    Source Clock Delay      (SCD):    5.602ns = ( 180.602 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.516   180.602    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X22Y25         FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDPE (Prop_fdpe_C_Q)         0.379   180.981 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          1.923   182.905    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X24Y31         LUT2 (Prop_lut2_I1_O)        0.105   183.010 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.905   183.915    Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1_n_0
    SLICE_X24Y30         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.406   205.290    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X24Y30         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[5]/C
                         clock pessimism              0.131   205.421    
                         clock uncertainty           -0.205   205.217    
    SLICE_X24Y30         FDCE (Setup_fdce_C_CE)      -0.168   205.049    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        205.049    
                         arrival time                        -183.915    
  -------------------------------------------------------------------
                         slack                                 21.134    

Slack (MET) :             21.134ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.312ns  (logic 0.484ns (14.611%)  route 2.828ns (85.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.290ns = ( 205.290 - 200.000 ) 
    Source Clock Delay      (SCD):    5.602ns = ( 180.602 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.516   180.602    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X22Y25         FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDPE (Prop_fdpe_C_Q)         0.379   180.981 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          1.923   182.905    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X24Y31         LUT2 (Prop_lut2_I1_O)        0.105   183.010 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.905   183.915    Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1_n_0
    SLICE_X24Y30         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.406   205.290    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X24Y30         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[6]/C
                         clock pessimism              0.131   205.421    
                         clock uncertainty           -0.205   205.217    
    SLICE_X24Y30         FDCE (Setup_fdce_C_CE)      -0.168   205.049    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        205.049    
                         arrival time                        -183.915    
  -------------------------------------------------------------------
                         slack                                 21.134    

Slack (MET) :             21.134ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.312ns  (logic 0.484ns (14.611%)  route 2.828ns (85.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.290ns = ( 205.290 - 200.000 ) 
    Source Clock Delay      (SCD):    5.602ns = ( 180.602 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.516   180.602    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X22Y25         FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDPE (Prop_fdpe_C_Q)         0.379   180.981 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          1.923   182.905    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X24Y31         LUT2 (Prop_lut2_I1_O)        0.105   183.010 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.905   183.915    Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1_n_0
    SLICE_X24Y30         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.406   205.290    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X24Y30         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[7]/C
                         clock pessimism              0.131   205.421    
                         clock uncertainty           -0.205   205.217    
    SLICE_X24Y30         FDCE (Setup_fdce_C_CE)      -0.168   205.049    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        205.049    
                         arrival time                        -183.915    
  -------------------------------------------------------------------
                         slack                                 21.134    

Slack (MET) :             21.243ns  (required time - arrival time)
  Source:                 ConfigurationSelect/MicrorocReadRedundancy_Output_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain1/ReadOnChipRam/AsicDatain_r2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by Mmcm5M'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M fall@100.000ns - Mmcm40M rise@75.000ns)
  Data Path Delay:        4.066ns  (logic 0.494ns (12.148%)  route 3.572ns (87.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.075ns = ( 106.075 - 100.000 ) 
    Source Clock Delay      (SCD):    5.613ns = ( 80.613 - 75.000 ) 
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   75.000    75.000 r  
    K4                                                0.000    75.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    75.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    76.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    77.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    77.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    79.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    79.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.527    80.613    ConfigurationSelect/Clk
    SLICE_X9Y33          FDCE                                         r  ConfigurationSelect/MicrorocReadRedundancy_Output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.379    80.992 r  ConfigurationSelect/MicrorocReadRedundancy_Output_reg[0]/Q
                         net (fo=6, routed)           2.228    83.221    MicrorocChain1/ReadoutChannelSelect
    SLICE_X1Y38          LUT3 (Prop_lut3_I1_O)        0.115    83.336 r  MicrorocChain1/ReadOnChipRam_i_1/O
                         net (fo=1, routed)           1.344    84.680    MicrorocChain1/ReadOnChipRam/AsicDin
    SLICE_X10Y38         SRL16E                                       r  MicrorocChain1/ReadOnChipRam/AsicDatain_r2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   101.349 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   102.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   102.425 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   103.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   103.884 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.766   105.650    MicrorocChain1/ReadOnChipRam/SlowClock_Debug
    SLICE_X10Y37         LUT1 (Prop_lut1_I0_O)        0.098   105.748 r  MicrorocChain1/ReadOnChipRam/AsicDatain_r2_reg_srl2_i_1/O
                         net (fo=1, routed)           0.327   106.075    MicrorocChain1/ReadOnChipRam/AsicDatain_r2_reg_srl2_i_1_n_0
    SLICE_X10Y38         SRL16E                                       r  MicrorocChain1/ReadOnChipRam/AsicDatain_r2_reg_srl2/CLK
                         clock pessimism              0.127   106.202    
                         clock uncertainty           -0.205   105.998    
    SLICE_X10Y38         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.075   105.923    MicrorocChain1/ReadOnChipRam/AsicDatain_r2_reg_srl2
  -------------------------------------------------------------------
                         required time                        105.923    
                         arrival time                         -84.680    
  -------------------------------------------------------------------
                         slack                                 21.243    

Slack (MET) :             21.386ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.059ns  (logic 0.484ns (15.822%)  route 2.575ns (84.178%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns = ( 205.289 - 200.000 ) 
    Source Clock Delay      (SCD):    5.602ns = ( 180.602 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.516   180.602    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X22Y25         FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDPE (Prop_fdpe_C_Q)         0.379   180.981 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          1.923   182.905    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X24Y31         LUT2 (Prop_lut2_I1_O)        0.105   183.010 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.652   183.661    Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1_n_0
    SLICE_X24Y29         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.405   205.289    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X24Y29         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]/C
                         clock pessimism              0.131   205.420    
                         clock uncertainty           -0.205   205.216    
    SLICE_X24Y29         FDCE (Setup_fdce_C_CE)      -0.168   205.048    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        205.048    
                         arrival time                        -183.661    
  -------------------------------------------------------------------
                         slack                                 21.386    

Slack (MET) :             21.386ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.059ns  (logic 0.484ns (15.822%)  route 2.575ns (84.178%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns = ( 205.289 - 200.000 ) 
    Source Clock Delay      (SCD):    5.602ns = ( 180.602 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.516   180.602    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X22Y25         FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDPE (Prop_fdpe_C_Q)         0.379   180.981 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          1.923   182.905    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X24Y31         LUT2 (Prop_lut2_I1_O)        0.105   183.010 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.652   183.661    Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1_n_0
    SLICE_X24Y29         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.405   205.289    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X24Y29         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[2]/C
                         clock pessimism              0.131   205.420    
                         clock uncertainty           -0.205   205.216    
    SLICE_X24Y29         FDCE (Setup_fdce_C_CE)      -0.168   205.048    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        205.048    
                         arrival time                        -183.661    
  -------------------------------------------------------------------
                         slack                                 21.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/PulseSync/Toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (24.012%)  route 0.589ns (75.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.633     1.900    MicrorocChain3/SlowControlAndReadScope/PulseSync/Clk
    SLICE_X11Y19         FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/PulseSync/Toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDCE (Prop_fdce_C_Q)         0.141     2.041 r  MicrorocChain3/SlowControlAndReadScope/PulseSync/Toggle_reg/Q
                         net (fo=2, routed)           0.589     2.629    MicrorocChain3/SlowControlAndReadScope/PulseSync/Toggle
    SLICE_X7Y18          LUT2 (Prop_lut2_I0_O)        0.045     2.674 r  MicrorocChain3/SlowControlAndReadScope/PulseSync/SynchronousReg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.674    MicrorocChain3/SlowControlAndReadScope/PulseSync/SynchronousReg[0]_i_1_n_0
    SLICE_X7Y18          FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         0.937     2.482    MicrorocChain3/SlowControlAndReadScope/PulseSync/Clk5M
    SLICE_X7Y18          FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/C
                         clock pessimism             -0.231     2.251    
                         clock uncertainty            0.205     2.455    
    SLICE_X7Y18          FDRE (Hold_fdre_C_D)         0.092     2.547    MicrorocChain3/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.547    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 MicrorocChain2/SlowControlAndReadScope/PulseSync/Toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.186ns (20.975%)  route 0.701ns (79.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.665     1.932    MicrorocChain2/SlowControlAndReadScope/PulseSync/Clk
    SLICE_X5Y13          FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/PulseSync/Toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.141     2.073 r  MicrorocChain2/SlowControlAndReadScope/PulseSync/Toggle_reg/Q
                         net (fo=2, routed)           0.701     2.773    MicrorocChain2/SlowControlAndReadScope/PulseSync/Toggle
    SLICE_X5Y14          LUT2 (Prop_lut2_I0_O)        0.045     2.818 r  MicrorocChain2/SlowControlAndReadScope/PulseSync/SynchronousReg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.818    MicrorocChain2/SlowControlAndReadScope/PulseSync/SynchronousReg[0]_i_1_n_0
    SLICE_X5Y14          FDRE                                         r  MicrorocChain2/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         0.941     2.486    MicrorocChain2/SlowControlAndReadScope/PulseSync/Clk5M
    SLICE_X5Y14          FDRE                                         r  MicrorocChain2/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/C
                         clock pessimism             -0.231     2.255    
                         clock uncertainty            0.205     2.459    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.091     2.550    MicrorocChain2/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.550    
                         arrival time                           2.818    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/PulseSync/Toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.186ns (20.525%)  route 0.720ns (79.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.638     1.905    MicrorocChain4/SlowControlAndReadScope/PulseSync/Clk
    SLICE_X22Y11         FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/PulseSync/Toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y11         FDCE (Prop_fdce_C_Q)         0.141     2.046 r  MicrorocChain4/SlowControlAndReadScope/PulseSync/Toggle_reg/Q
                         net (fo=2, routed)           0.720     2.766    MicrorocChain4/SlowControlAndReadScope/PulseSync/Toggle
    SLICE_X27Y10         LUT2 (Prop_lut2_I0_O)        0.045     2.811 r  MicrorocChain4/SlowControlAndReadScope/PulseSync/SynchronousReg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.811    MicrorocChain4/SlowControlAndReadScope/PulseSync/SynchronousReg[0]_i_1_n_0
    SLICE_X27Y10         FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         0.913     2.458    MicrorocChain4/SlowControlAndReadScope/PulseSync/Clk5M
    SLICE_X27Y10         FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/C
                         clock pessimism             -0.231     2.227    
                         clock uncertainty            0.205     2.431    
    SLICE_X27Y10         FDRE (Hold_fdre_C_D)         0.091     2.522    MicrorocChain4/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 ConfigurationSelect/MicrorocReadRedundancy_Output_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain3/ReadOnChipRam/AsicDatain_r2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by Mmcm5M'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm40M rise@100.000ns)
  Data Path Delay:        1.436ns  (logic 0.189ns (13.164%)  route 1.247ns (86.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.990ns = ( 102.990 - 100.000 ) 
    Source Clock Delay      (SCD):    1.899ns = ( 101.899 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  100.000   100.000 r  
    K4                                                0.000   100.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050   100.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   101.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.632   101.899    ConfigurationSelect/Clk
    SLICE_X9Y29          FDCE                                         r  ConfigurationSelect/MicrorocReadRedundancy_Output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141   102.040 r  ConfigurationSelect/MicrorocReadRedundancy_Output_reg[2]/Q
                         net (fo=6, routed)           0.862   102.902    MicrorocChain3/ReadoutChannelSelect
    SLICE_X0Y58          LUT3 (Prop_lut3_I1_O)        0.048   102.950 r  MicrorocChain3/ReadOnChipRam_i_1/O
                         net (fo=1, routed)           0.385   103.334    MicrorocChain3/ReadOnChipRam/AsicDin
    SLICE_X8Y54          SRL16E                                       r  MicrorocChain3/ReadOnChipRam/AsicDatain_r2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.131   102.676    MicrorocChain3/ReadOnChipRam/SlowClock_Debug
    SLICE_X8Y54          LUT1 (Prop_lut1_I0_O)        0.056   102.732 r  MicrorocChain3/ReadOnChipRam/AsicDatain_r2_reg_srl2_i_1/O
                         net (fo=1, routed)           0.258   102.990    MicrorocChain3/ReadOnChipRam/AsicDatain_r2_reg_srl2_i_1_n_0
    SLICE_X8Y54          SRL16E                                       r  MicrorocChain3/ReadOnChipRam/AsicDatain_r2_reg_srl2/CLK
                         clock pessimism             -0.228   102.762    
                         clock uncertainty            0.205   102.967    
    SLICE_X8Y54          SRL16E (Hold_srl16e_CLK_D)
                                                      0.040   103.007    MicrorocChain3/ReadOnChipRam/AsicDatain_r2_reg_srl2
  -------------------------------------------------------------------
                         required time                       -103.007    
                         arrival time                         103.334    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clk_1K_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.186ns (18.675%)  route 0.810ns (81.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.627     1.894    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X22Y25         FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDPE (Prop_fdpe_C_Q)         0.141     2.035 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          0.810     2.845    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X22Y30         LUT3 (Prop_lut3_I0_O)        0.045     2.890 r  Acquisition/MicrorocSCurveTest/Clk_1K_i_1/O
                         net (fo=1, routed)           0.000     2.890    Acquisition/MicrorocSCurveTest/Clk_1K_i_1_n_0
    SLICE_X22Y30         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clk_1K_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         0.906     2.451    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X22Y30         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clk_1K_reg/C
                         clock pessimism             -0.231     2.220    
                         clock uncertainty            0.205     2.424    
    SLICE_X22Y30         FDCE (Hold_fdce_C_D)         0.091     2.515    Acquisition/MicrorocSCurveTest/Clk_1K_reg
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.890    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 ConfigurationSelect/MicrorocReadRedundancy_Output_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/ReadOnChipRam/AsicDatain_r2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by Mmcm5M'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm40M rise@100.000ns)
  Data Path Delay:        1.560ns  (logic 0.206ns (13.203%)  route 1.354ns (86.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 103.045 - 100.000 ) 
    Source Clock Delay      (SCD):    1.902ns = ( 101.902 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  100.000   100.000 r  
    K4                                                0.000   100.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050   100.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   101.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.635   101.902    ConfigurationSelect/Clk
    SLICE_X8Y32          FDCE                                         r  ConfigurationSelect/MicrorocReadRedundancy_Output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.164   102.066 r  ConfigurationSelect/MicrorocReadRedundancy_Output_reg[1]/Q
                         net (fo=6, routed)           0.881   102.947    MicrorocChain2/ReadoutChannelSelect
    SLICE_X0Y65          LUT3 (Prop_lut3_I1_O)        0.042   102.989 r  MicrorocChain2/ReadOnChipRam_i_1/O
                         net (fo=1, routed)           0.473   103.462    MicrorocChain2/ReadOnChipRam/AsicDin
    SLICE_X6Y62          SRL16E                                       r  MicrorocChain2/ReadOnChipRam/AsicDatain_r2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         1.148   102.693    MicrorocChain2/ReadOnChipRam/SlowClock_Debug
    SLICE_X6Y62          LUT1 (Prop_lut1_I0_O)        0.056   102.749 r  MicrorocChain2/ReadOnChipRam/AsicDatain_r2_reg_srl2_i_1/O
                         net (fo=1, routed)           0.296   103.045    MicrorocChain2/ReadOnChipRam/AsicDatain_r2_reg_srl2_i_1_n_0
    SLICE_X6Y62          SRL16E                                       r  MicrorocChain2/ReadOnChipRam/AsicDatain_r2_reg_srl2/CLK
                         clock pessimism             -0.228   102.817    
                         clock uncertainty            0.205   103.022    
    SLICE_X6Y62          SRL16E (Hold_srl16e_CLK_D)
                                                      0.040   103.062    MicrorocChain2/ReadOnChipRam/AsicDatain_r2_reg_srl2
  -------------------------------------------------------------------
                         required time                       -103.062    
                         arrival time                         103.462    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 ConfigurationSelect/MicrorocReadRedundancy_Output_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain3/ReadOnChipRam/TransmitOn_r1_reg/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm40M rise@100.000ns)
  Data Path Delay:        1.048ns  (logic 0.186ns (17.747%)  route 0.862ns (82.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns = ( 102.421 - 100.000 ) 
    Source Clock Delay      (SCD):    1.899ns = ( 101.899 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  100.000   100.000 r  
    K4                                                0.000   100.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050   100.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   101.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.632   101.899    ConfigurationSelect/Clk
    SLICE_X9Y29          FDCE                                         r  ConfigurationSelect/MicrorocReadRedundancy_Output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141   102.040 r  ConfigurationSelect/MicrorocReadRedundancy_Output_reg[2]/Q
                         net (fo=6, routed)           0.862   102.902    MicrorocChain3/ReadoutChannelSelect
    SLICE_X0Y58          LUT3 (Prop_lut3_I1_O)        0.045   102.947 r  MicrorocChain3/ReadOnChipRam_i_2/O
                         net (fo=1, routed)           0.000   102.947    MicrorocChain3/ReadOnChipRam/TransmitOn
    SLICE_X0Y58          FDRE                                         r  MicrorocChain3/ReadOnChipRam/TransmitOn_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         0.876   102.421    MicrorocChain3/ReadOnChipRam/SlowClock_Debug
    SLICE_X0Y58          FDRE                                         r  MicrorocChain3/ReadOnChipRam/TransmitOn_r1_reg/C  (IS_INVERTED)
                         clock pessimism             -0.228   102.193    
                         clock uncertainty            0.205   102.397    
    SLICE_X0Y58          FDRE (Hold_fdre_C_D)         0.098   102.495    MicrorocChain3/ReadOnChipRam/TransmitOn_r1_reg
  -------------------------------------------------------------------
                         required time                       -102.495    
                         arrival time                         102.947    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/PulseSync/Toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.186ns (16.960%)  route 0.911ns (83.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.663     1.930    MicrorocChain1/SlowControlAndReadScope/PulseSync/Clk
    SLICE_X7Y17          FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/PulseSync/Toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.141     2.071 r  MicrorocChain1/SlowControlAndReadScope/PulseSync/Toggle_reg/Q
                         net (fo=2, routed)           0.911     2.981    MicrorocChain1/SlowControlAndReadScope/PulseSync/Toggle
    SLICE_X7Y18          LUT2 (Prop_lut2_I0_O)        0.045     3.026 r  MicrorocChain1/SlowControlAndReadScope/PulseSync/SynchronousReg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.026    MicrorocChain1/SlowControlAndReadScope/PulseSync/SynchronousReg[0]_i_1_n_0
    SLICE_X7Y18          FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         0.937     2.482    MicrorocChain1/SlowControlAndReadScope/PulseSync/Clk5M
    SLICE_X7Y18          FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/C
                         clock pessimism             -0.231     2.251    
                         clock uncertainty            0.205     2.455    
    SLICE_X7Y18          FDRE (Hold_fdre_C_D)         0.091     2.546    MicrorocChain1/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.546    
                         arrival time                           3.026    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 ConfigurationSelect/MicrorocReadRedundancy_Output_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/ReadOnChipRam/TransmitOn_r1_reg/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm40M rise@100.000ns)
  Data Path Delay:        1.090ns  (logic 0.209ns (19.176%)  route 0.881ns (80.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns = ( 102.416 - 100.000 ) 
    Source Clock Delay      (SCD):    1.902ns = ( 101.902 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  100.000   100.000 r  
    K4                                                0.000   100.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050   100.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   101.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.635   101.902    ConfigurationSelect/Clk
    SLICE_X8Y32          FDCE                                         r  ConfigurationSelect/MicrorocReadRedundancy_Output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.164   102.066 r  ConfigurationSelect/MicrorocReadRedundancy_Output_reg[1]/Q
                         net (fo=6, routed)           0.881   102.947    MicrorocChain2/ReadoutChannelSelect
    SLICE_X0Y65          LUT3 (Prop_lut3_I1_O)        0.045   102.992 r  MicrorocChain2/ReadOnChipRam_i_2/O
                         net (fo=1, routed)           0.000   102.992    MicrorocChain2/ReadOnChipRam/TransmitOn
    SLICE_X0Y65          FDRE                                         r  MicrorocChain2/ReadOnChipRam/TransmitOn_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         0.871   102.416    MicrorocChain2/ReadOnChipRam/SlowClock_Debug
    SLICE_X0Y65          FDRE                                         r  MicrorocChain2/ReadOnChipRam/TransmitOn_r1_reg/C  (IS_INVERTED)
                         clock pessimism             -0.228   102.188    
                         clock uncertainty            0.205   102.392    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.098   102.490    MicrorocChain2/ReadOnChipRam/TransmitOn_r1_reg
  -------------------------------------------------------------------
                         required time                       -102.490    
                         arrival time                         102.992    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 ConfigurationSelect/MicrorocReadRedundancy_Output_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain1/ReadOnChipRam/TransmitOn_r1_reg/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm40M rise@100.000ns)
  Data Path Delay:        1.296ns  (logic 0.186ns (14.349%)  route 1.110ns (85.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns = ( 102.490 - 100.000 ) 
    Source Clock Delay      (SCD):    1.903ns = ( 101.903 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  100.000   100.000 r  
    K4                                                0.000   100.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050   100.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   101.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.636   101.903    ConfigurationSelect/Clk
    SLICE_X9Y33          FDCE                                         r  ConfigurationSelect/MicrorocReadRedundancy_Output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.141   102.044 r  ConfigurationSelect/MicrorocReadRedundancy_Output_reg[0]/Q
                         net (fo=6, routed)           1.110   103.154    MicrorocChain1/ReadoutChannelSelect
    SLICE_X1Y38          LUT3 (Prop_lut3_I1_O)        0.045   103.199 r  MicrorocChain1/ReadOnChipRam_i_2/O
                         net (fo=1, routed)           0.000   103.199    MicrorocChain1/ReadOnChipRam/TransmitOn
    SLICE_X1Y38          FDRE                                         r  MicrorocChain1/ReadOnChipRam/TransmitOn_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=518, routed)         0.945   102.490    MicrorocChain1/ReadOnChipRam/SlowClock_Debug
    SLICE_X1Y38          FDRE                                         r  MicrorocChain1/ReadOnChipRam/TransmitOn_r1_reg/C  (IS_INVERTED)
                         clock pessimism             -0.228   102.262    
                         clock uncertainty            0.205   102.466    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.099   102.565    MicrorocChain1/ReadOnChipRam/TransmitOn_r1_reg
  -------------------------------------------------------------------
                         required time                       -102.565    
                         arrival time                         103.199    
  -------------------------------------------------------------------
                         slack                                  0.634    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT
  To Clock:  CLKOUT

Setup :            0  Failing Endpoints,  Worst Slack       17.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.799ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT rise@20.833ns - CLKOUT rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.379ns (14.455%)  route 2.243ns (85.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 25.163 - 20.833 ) 
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.387     4.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X28Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.379     4.980 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         2.243     7.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X33Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.274    25.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism              0.226    25.388    
                         clock uncertainty           -0.035    25.353    
    SLICE_X33Y95         FDCE (Recov_fdce_C_CLR)     -0.331    25.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         25.022    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 17.799    

Slack (MET) :             17.799ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/CLR
                            (recovery check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT rise@20.833ns - CLKOUT rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.379ns (14.455%)  route 2.243ns (85.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 25.163 - 20.833 ) 
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.387     4.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X28Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.379     4.980 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         2.243     7.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X33Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.274    25.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/C
                         clock pessimism              0.226    25.388    
                         clock uncertainty           -0.035    25.353    
    SLICE_X33Y95         FDCE (Recov_fdce_C_CLR)     -0.331    25.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]
  -------------------------------------------------------------------
                         required time                         25.022    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 17.799    

Slack (MET) :             17.799ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT rise@20.833ns - CLKOUT rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.379ns (14.455%)  route 2.243ns (85.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 25.163 - 20.833 ) 
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.387     4.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X28Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.379     4.980 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         2.243     7.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X33Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.274    25.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/C
                         clock pessimism              0.226    25.388    
                         clock uncertainty           -0.035    25.353    
    SLICE_X33Y95         FDCE (Recov_fdce_C_CLR)     -0.331    25.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]
  -------------------------------------------------------------------
                         required time                         25.022    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 17.799    

Slack (MET) :             18.046ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT rise@20.833ns - CLKOUT rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.379ns (15.960%)  route 1.996ns (84.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 25.163 - 20.833 ) 
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.387     4.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X28Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.379     4.980 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.996     6.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.274    25.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.226    25.388    
                         clock uncertainty           -0.035    25.353    
    SLICE_X31Y96         FDCE (Recov_fdce_C_CLR)     -0.331    25.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         25.022    
                         arrival time                          -6.976    
  -------------------------------------------------------------------
                         slack                                 18.046    

Slack (MET) :             18.046ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT rise@20.833ns - CLKOUT rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.379ns (15.960%)  route 1.996ns (84.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 25.163 - 20.833 ) 
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.387     4.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X28Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.379     4.980 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.996     6.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.274    25.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.226    25.388    
                         clock uncertainty           -0.035    25.353    
    SLICE_X31Y96         FDCE (Recov_fdce_C_CLR)     -0.331    25.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         25.022    
                         arrival time                          -6.976    
  -------------------------------------------------------------------
                         slack                                 18.046    

Slack (MET) :             18.348ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT rise@20.833ns - CLKOUT rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.379ns (18.121%)  route 1.713ns (81.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 25.164 - 20.833 ) 
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.387     4.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X28Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.379     4.980 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.713     6.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X28Y97         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.275    25.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X28Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.244    25.407    
                         clock uncertainty           -0.035    25.372    
    SLICE_X28Y97         FDCE (Recov_fdce_C_CLR)     -0.331    25.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         25.041    
                         arrival time                          -6.693    
  -------------------------------------------------------------------
                         slack                                 18.348    

Slack (MET) :             18.348ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT rise@20.833ns - CLKOUT rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.379ns (18.121%)  route 1.713ns (81.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 25.164 - 20.833 ) 
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.387     4.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X28Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.379     4.980 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.713     6.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X28Y97         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.275    25.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X28Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism              0.244    25.407    
                         clock uncertainty           -0.035    25.372    
    SLICE_X28Y97         FDCE (Recov_fdce_C_CLR)     -0.331    25.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         25.041    
                         arrival time                          -6.693    
  -------------------------------------------------------------------
                         slack                                 18.348    

Slack (MET) :             18.352ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT rise@20.833ns - CLKOUT rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 0.379ns (18.153%)  route 1.709ns (81.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 25.164 - 20.833 ) 
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.387     4.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X28Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.379     4.980 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.709     6.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y97         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.275    25.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.244    25.407    
                         clock uncertainty           -0.035    25.372    
    SLICE_X29Y97         FDCE (Recov_fdce_C_CLR)     -0.331    25.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         25.041    
                         arrival time                          -6.689    
  -------------------------------------------------------------------
                         slack                                 18.352    

Slack (MET) :             18.352ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT rise@20.833ns - CLKOUT rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 0.379ns (18.153%)  route 1.709ns (81.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 25.164 - 20.833 ) 
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.387     4.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X28Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.379     4.980 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.709     6.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y97         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.275    25.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.244    25.407    
                         clock uncertainty           -0.035    25.372    
    SLICE_X29Y97         FDCE (Recov_fdce_C_CLR)     -0.331    25.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         25.041    
                         arrival time                          -6.689    
  -------------------------------------------------------------------
                         slack                                 18.352    

Slack (MET) :             18.352ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT rise@20.833ns - CLKOUT rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 0.379ns (18.153%)  route 1.709ns (81.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 25.164 - 20.833 ) 
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.387     4.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X28Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.379     4.980 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.709     6.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y97         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       1.275    25.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.244    25.407    
                         clock uncertainty           -0.035    25.372    
    SLICE_X29Y97         FDCE (Recov_fdce_C_CLR)     -0.331    25.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         25.041    
                         arrival time                          -6.689    
  -------------------------------------------------------------------
                         slack                                 18.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.165%)  route 0.119ns (45.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.567     1.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.631 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.119     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X40Y90         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.839     2.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X40Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.502     1.506    
    SLICE_X40Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.165%)  route 0.119ns (45.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.567     1.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.631 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.119     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X40Y90         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.839     2.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X40Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.502     1.506    
    SLICE_X40Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.165%)  route 0.119ns (45.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.567     1.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.631 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.119     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X40Y90         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.839     2.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X40Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.502     1.506    
    SLICE_X40Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.165%)  route 0.119ns (45.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.567     1.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.631 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.119     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X40Y90         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.839     2.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X40Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.502     1.506    
    SLICE_X40Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.165%)  route 0.119ns (45.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.567     1.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.631 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.119     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X40Y90         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.839     2.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X40Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.502     1.506    
    SLICE_X40Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.165%)  route 0.119ns (45.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.567     1.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.631 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.119     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X40Y90         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.839     2.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X40Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.502     1.506    
    SLICE_X40Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.165%)  route 0.119ns (45.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.567     1.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.631 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.119     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X40Y90         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.839     2.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X40Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.502     1.506    
    SLICE_X40Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.130%)  route 0.179ns (55.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.572     1.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.636 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.179     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X37Y97         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.842     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.480     1.531    
    SLICE_X37Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.130%)  route 0.179ns (55.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.572     1.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.636 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.179     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X37Y97         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.842     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.480     1.531    
    SLICE_X37Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.130%)  route 0.179ns (55.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.572     1.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.636 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.179     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X37Y97         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=18533, routed)       0.842     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.480     1.531    
    SLICE_X37Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.376    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Mmcm40M
  To Clock:  Mmcm40M

Setup :            0  Failing Endpoints,  Worst Slack       19.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.883ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 0.348ns (7.533%)  route 4.271ns (92.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 30.370 - 25.000 ) 
    Source Clock Delay      (SCD):    5.611ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.525     5.611    Command/ResetMicrorocAcq/Clk
    SLICE_X26Y33         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDCE (Prop_fdce_C_Q)         0.348     5.959 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         4.271    10.231    MicrorocChain2/MicrorocDaq/AutoDaqControl/CommandOut_reg[0]
    SLICE_X0Y47          FDCE                                         f  MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.486    30.370    MicrorocChain2/MicrorocDaq/AutoDaqControl/Clk
    SLICE_X0Y47          FDCE                                         r  MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_reg[0]/C
                         clock pessimism              0.277    30.646    
                         clock uncertainty           -0.065    30.582    
    SLICE_X0Y47          FDCE (Recov_fdce_C_CLR)     -0.468    30.114    MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         30.114    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                 19.883    

Slack (MET) :             19.883ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 0.348ns (7.533%)  route 4.271ns (92.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 30.370 - 25.000 ) 
    Source Clock Delay      (SCD):    5.611ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.525     5.611    Command/ResetMicrorocAcq/Clk
    SLICE_X26Y33         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDCE (Prop_fdce_C_Q)         0.348     5.959 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         4.271    10.231    MicrorocChain2/MicrorocDaq/AutoDaqControl/CommandOut_reg[0]
    SLICE_X0Y47          FDCE                                         f  MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.486    30.370    MicrorocChain2/MicrorocDaq/AutoDaqControl/Clk
    SLICE_X0Y47          FDCE                                         r  MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_reg[2]/C
                         clock pessimism              0.277    30.646    
                         clock uncertainty           -0.065    30.582    
    SLICE_X0Y47          FDCE (Recov_fdce_C_CLR)     -0.468    30.114    MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         30.114    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                 19.883    

Slack (MET) :             19.883ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 0.348ns (7.533%)  route 4.271ns (92.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 30.370 - 25.000 ) 
    Source Clock Delay      (SCD):    5.611ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.525     5.611    Command/ResetMicrorocAcq/Clk
    SLICE_X26Y33         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDCE (Prop_fdce_C_Q)         0.348     5.959 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         4.271    10.231    MicrorocChain2/MicrorocDaq/AutoDaqControl/CommandOut_reg[0]
    SLICE_X0Y47          FDCE                                         f  MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.486    30.370    MicrorocChain2/MicrorocDaq/AutoDaqControl/Clk
    SLICE_X0Y47          FDCE                                         r  MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_reg[3]/C
                         clock pessimism              0.277    30.646    
                         clock uncertainty           -0.065    30.582    
    SLICE_X0Y47          FDCE (Recov_fdce_C_CLR)     -0.468    30.114    MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         30.114    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                 19.883    

Slack (MET) :             19.883ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 0.348ns (7.533%)  route 4.271ns (92.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 30.370 - 25.000 ) 
    Source Clock Delay      (SCD):    5.611ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.525     5.611    Command/ResetMicrorocAcq/Clk
    SLICE_X26Y33         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDCE (Prop_fdce_C_Q)         0.348     5.959 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         4.271    10.231    MicrorocChain2/MicrorocDaq/AutoDaqControl/CommandOut_reg[0]
    SLICE_X0Y47          FDCE                                         f  MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.486    30.370    MicrorocChain2/MicrorocDaq/AutoDaqControl/Clk
    SLICE_X0Y47          FDCE                                         r  MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_reg[4]/C
                         clock pessimism              0.277    30.646    
                         clock uncertainty           -0.065    30.582    
    SLICE_X0Y47          FDCE (Recov_fdce_C_CLR)     -0.468    30.114    MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         30.114    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                 19.883    

Slack (MET) :             19.883ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 0.348ns (7.533%)  route 4.271ns (92.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 30.370 - 25.000 ) 
    Source Clock Delay      (SCD):    5.611ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.525     5.611    Command/ResetMicrorocAcq/Clk
    SLICE_X26Y33         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDCE (Prop_fdce_C_Q)         0.348     5.959 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         4.271    10.231    MicrorocChain2/MicrorocDaq/AutoDaqControl/CommandOut_reg[0]
    SLICE_X0Y47          FDCE                                         f  MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.486    30.370    MicrorocChain2/MicrorocDaq/AutoDaqControl/Clk
    SLICE_X0Y47          FDCE                                         r  MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_reg[6]/C
                         clock pessimism              0.277    30.646    
                         clock uncertainty           -0.065    30.582    
    SLICE_X0Y47          FDCE (Recov_fdce_C_CLR)     -0.468    30.114    MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         30.114    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                 19.883    

Slack (MET) :             19.883ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 0.348ns (7.533%)  route 4.271ns (92.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 30.370 - 25.000 ) 
    Source Clock Delay      (SCD):    5.611ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.525     5.611    Command/ResetMicrorocAcq/Clk
    SLICE_X26Y33         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDCE (Prop_fdce_C_Q)         0.348     5.959 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         4.271    10.231    MicrorocChain2/MicrorocDaq/AutoDaqControl/CommandOut_reg[0]
    SLICE_X0Y47          FDCE                                         f  MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.486    30.370    MicrorocChain2/MicrorocDaq/AutoDaqControl/Clk
    SLICE_X0Y47          FDCE                                         r  MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_reg[7]/C
                         clock pessimism              0.277    30.646    
                         clock uncertainty           -0.065    30.582    
    SLICE_X0Y47          FDCE (Recov_fdce_C_CLR)     -0.468    30.114    MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         30.114    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                 19.883    

Slack (MET) :             19.883ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 0.348ns (7.533%)  route 4.271ns (92.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 30.370 - 25.000 ) 
    Source Clock Delay      (SCD):    5.611ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.525     5.611    Command/ResetMicrorocAcq/Clk
    SLICE_X26Y33         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDCE (Prop_fdce_C_Q)         0.348     5.959 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         4.271    10.231    MicrorocChain2/MicrorocDaq/AutoDaqControl/CommandOut_reg[0]
    SLICE_X0Y47          FDCE                                         f  MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.486    30.370    MicrorocChain2/MicrorocDaq/AutoDaqControl/Clk
    SLICE_X0Y47          FDCE                                         r  MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_reg[8]/C
                         clock pessimism              0.277    30.646    
                         clock uncertainty           -0.065    30.582    
    SLICE_X0Y47          FDCE (Recov_fdce_C_CLR)     -0.468    30.114    MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         30.114    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                 19.883    

Slack (MET) :             19.883ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 0.348ns (7.533%)  route 4.271ns (92.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 30.370 - 25.000 ) 
    Source Clock Delay      (SCD):    5.611ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.525     5.611    Command/ResetMicrorocAcq/Clk
    SLICE_X26Y33         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDCE (Prop_fdce_C_Q)         0.348     5.959 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         4.271    10.231    MicrorocChain2/MicrorocDaq/AutoDaqControl/CommandOut_reg[0]
    SLICE_X0Y47          FDCE                                         f  MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.486    30.370    MicrorocChain2/MicrorocDaq/AutoDaqControl/Clk
    SLICE_X0Y47          FDCE                                         r  MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_reg[9]/C
                         clock pessimism              0.277    30.646    
                         clock uncertainty           -0.065    30.582    
    SLICE_X0Y47          FDCE (Recov_fdce_C_CLR)     -0.468    30.114    MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         30.114    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                 19.883    

Slack (MET) :             19.929ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain3/MicrorocDaq/AutoDaqControl/Start_Readout_reg/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 0.348ns (7.965%)  route 4.021ns (92.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.233ns = ( 30.233 - 25.000 ) 
    Source Clock Delay      (SCD):    5.611ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.525     5.611    Command/ResetMicrorocAcq/Clk
    SLICE_X26Y33         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDCE (Prop_fdce_C_Q)         0.348     5.959 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         4.021     9.981    MicrorocChain3/MicrorocDaq/AutoDaqControl/CommandOut_reg[0]
    SLICE_X0Y51          FDCE                                         f  MicrorocChain3/MicrorocDaq/AutoDaqControl/Start_Readout_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.349    30.233    MicrorocChain3/MicrorocDaq/AutoDaqControl/Clk
    SLICE_X0Y51          FDCE                                         r  MicrorocChain3/MicrorocDaq/AutoDaqControl/Start_Readout_reg/C
                         clock pessimism              0.210    30.442    
                         clock uncertainty           -0.065    30.377    
    SLICE_X0Y51          FDCE (Recov_fdce_C_CLR)     -0.468    29.909    MicrorocChain3/MicrorocDaq/AutoDaqControl/Start_Readout_reg
  -------------------------------------------------------------------
                         required time                         29.909    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                 19.929    

Slack (MET) :             19.933ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/MicrorocDaq/AutoDaqControl/Start_Acq_reg/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.348ns (7.972%)  route 4.018ns (92.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.233ns = ( 30.233 - 25.000 ) 
    Source Clock Delay      (SCD):    5.611ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.525     5.611    Command/ResetMicrorocAcq/Clk
    SLICE_X26Y33         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDCE (Prop_fdce_C_Q)         0.348     5.959 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         4.018     9.977    MicrorocChain2/MicrorocDaq/AutoDaqControl/CommandOut_reg[0]
    SLICE_X1Y51          FDCE                                         f  MicrorocChain2/MicrorocDaq/AutoDaqControl/Start_Acq_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        1.349    30.233    MicrorocChain2/MicrorocDaq/AutoDaqControl/Clk
    SLICE_X1Y51          FDCE                                         r  MicrorocChain2/MicrorocDaq/AutoDaqControl/Start_Acq_reg/C
                         clock pessimism              0.210    30.442    
                         clock uncertainty           -0.065    30.377    
    SLICE_X1Y51          FDCE (Recov_fdce_C_CLR)     -0.468    29.909    MicrorocChain2/MicrorocDaq/AutoDaqControl/Start_Acq_reg
  -------------------------------------------------------------------
                         required time                         29.909    
                         arrival time                          -9.977    
  -------------------------------------------------------------------
                         slack                                 19.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[6]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.597%)  route 0.277ns (68.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.634     1.901    Command/ResetMicrorocAcq/Clk
    SLICE_X26Y33         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDCE (Prop_fdce_C_Q)         0.128     2.029 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         0.277     2.306    MicrorocChain4/MicrorocDaq/SlaveDaqControl/MicrorocReset_n
    SLICE_X23Y37         FDCE                                         f  MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.912     2.457    MicrorocChain4/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X23Y37         FDCE                                         r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[6]/C
                         clock pessimism             -0.516     1.941    
    SLICE_X23Y37         FDCE (Remov_fdce_C_CLR)     -0.146     1.795    MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[12]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.128ns (29.373%)  route 0.308ns (70.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.634     1.901    Command/ResetMicrorocAcq/Clk
    SLICE_X26Y33         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDCE (Prop_fdce_C_Q)         0.128     2.029 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         0.308     2.336    MicrorocChain4/MicrorocDaq/SlaveDaqControl/MicrorocReset_n
    SLICE_X24Y39         FDCE                                         f  MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.913     2.458    MicrorocChain4/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X24Y39         FDCE                                         r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[12]/C
                         clock pessimism             -0.538     1.920    
    SLICE_X24Y39         FDCE (Remov_fdce_C_CLR)     -0.146     1.774    MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[7]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.128ns (29.373%)  route 0.308ns (70.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.634     1.901    Command/ResetMicrorocAcq/Clk
    SLICE_X26Y33         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDCE (Prop_fdce_C_Q)         0.128     2.029 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         0.308     2.336    MicrorocChain4/MicrorocDaq/SlaveDaqControl/MicrorocReset_n
    SLICE_X24Y39         FDCE                                         f  MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.913     2.458    MicrorocChain4/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X24Y39         FDCE                                         r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[7]/C
                         clock pessimism             -0.538     1.920    
    SLICE_X24Y39         FDCE (Remov_fdce_C_CLR)     -0.146     1.774    MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[14]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.128ns (27.374%)  route 0.340ns (72.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.634     1.901    Command/ResetMicrorocAcq/Clk
    SLICE_X26Y33         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDCE (Prop_fdce_C_Q)         0.128     2.029 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         0.340     2.368    MicrorocChain4/MicrorocDaq/SlaveDaqControl/MicrorocReset_n
    SLICE_X24Y37         FDCE                                         f  MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.911     2.456    MicrorocChain4/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X24Y37         FDCE                                         r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[14]/C
                         clock pessimism             -0.538     1.918    
    SLICE_X24Y37         FDCE (Remov_fdce_C_CLR)     -0.146     1.772    MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[11]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.128ns (25.689%)  route 0.370ns (74.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.634     1.901    Command/ResetMicrorocAcq/Clk
    SLICE_X26Y33         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDCE (Prop_fdce_C_Q)         0.128     2.029 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         0.370     2.399    MicrorocChain3/MicrorocDaq/SlaveDaqControl/MicrorocReset_n
    SLICE_X23Y45         FDCE                                         f  MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.916     2.461    MicrorocChain3/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X23Y45         FDCE                                         r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[11]/C
                         clock pessimism             -0.516     1.945    
    SLICE_X23Y45         FDCE (Remov_fdce_C_CLR)     -0.146     1.799    MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[15]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.128ns (25.689%)  route 0.370ns (74.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.634     1.901    Command/ResetMicrorocAcq/Clk
    SLICE_X26Y33         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDCE (Prop_fdce_C_Q)         0.128     2.029 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         0.370     2.399    MicrorocChain3/MicrorocDaq/SlaveDaqControl/MicrorocReset_n
    SLICE_X23Y45         FDCE                                         f  MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.916     2.461    MicrorocChain3/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X23Y45         FDCE                                         r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[15]/C
                         clock pessimism             -0.516     1.945    
    SLICE_X23Y45         FDCE (Remov_fdce_C_CLR)     -0.146     1.799    MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[19]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.128ns (25.689%)  route 0.370ns (74.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.634     1.901    Command/ResetMicrorocAcq/Clk
    SLICE_X26Y33         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDCE (Prop_fdce_C_Q)         0.128     2.029 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         0.370     2.399    MicrorocChain3/MicrorocDaq/SlaveDaqControl/MicrorocReset_n
    SLICE_X23Y45         FDCE                                         f  MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.916     2.461    MicrorocChain3/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X23Y45         FDCE                                         r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[19]/C
                         clock pessimism             -0.516     1.945    
    SLICE_X23Y45         FDCE (Remov_fdce_C_CLR)     -0.146     1.799    MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[3]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.128ns (25.689%)  route 0.370ns (74.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.634     1.901    Command/ResetMicrorocAcq/Clk
    SLICE_X26Y33         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDCE (Prop_fdce_C_Q)         0.128     2.029 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         0.370     2.399    MicrorocChain3/MicrorocDaq/SlaveDaqControl/MicrorocReset_n
    SLICE_X23Y45         FDCE                                         f  MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.916     2.461    MicrorocChain3/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X23Y45         FDCE                                         r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[3]/C
                         clock pessimism             -0.516     1.945    
    SLICE_X23Y45         FDCE (Remov_fdce_C_CLR)     -0.146     1.799    MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[14]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.128ns (25.498%)  route 0.374ns (74.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.634     1.901    Command/ResetMicrorocAcq/Clk
    SLICE_X26Y33         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDCE (Prop_fdce_C_Q)         0.128     2.029 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         0.374     2.403    MicrorocChain3/MicrorocDaq/SlaveDaqControl/MicrorocReset_n
    SLICE_X22Y45         FDCE                                         f  MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.916     2.461    MicrorocChain3/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X22Y45         FDCE                                         r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[14]/C
                         clock pessimism             -0.516     1.945    
    SLICE_X22Y45         FDCE (Remov_fdce_C_CLR)     -0.146     1.799    MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[17]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.128ns (24.386%)  route 0.397ns (75.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.634     1.901    Command/ResetMicrorocAcq/Clk
    SLICE_X26Y33         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDCE (Prop_fdce_C_Q)         0.128     2.029 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=408, routed)         0.397     2.426    MicrorocChain4/MicrorocDaq/SlaveDaqControl/MicrorocReset_n
    SLICE_X20Y39         FDCE                                         f  MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9723, routed)        0.914     2.459    MicrorocChain4/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X20Y39         FDCE                                         r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[17]/C
                         clock pessimism             -0.516     1.943    
    SLICE_X20Y39         FDCE (Remov_fdce_C_CLR)     -0.146     1.797    MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.629    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.208ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 0.718ns (17.187%)  route 3.460ns (82.813%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 35.779 - 33.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.455     3.136    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y97          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.348     3.484 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.250     4.734    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X6Y97          LUT4 (Prop_lut4_I2_O)        0.242     4.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.119     6.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X4Y98          LUT1 (Prop_lut1_I0_O)        0.128     6.223 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.091     7.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X6Y101         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.331    35.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y101         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.233    36.013    
                         clock uncertainty           -0.035    35.977    
    SLICE_X6Y101         FDCE (Recov_fdce_C_CLR)     -0.455    35.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.522    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                 28.208    

Slack (MET) :             28.242ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 0.718ns (17.187%)  route 3.460ns (82.813%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 35.779 - 33.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.455     3.136    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y97          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.348     3.484 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.250     4.734    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X6Y97          LUT4 (Prop_lut4_I2_O)        0.242     4.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.119     6.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X4Y98          LUT1 (Prop_lut1_I0_O)        0.128     6.223 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.091     7.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X6Y101         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.331    35.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y101         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.233    36.013    
                         clock uncertainty           -0.035    35.977    
    SLICE_X6Y101         FDCE (Recov_fdce_C_CLR)     -0.421    35.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.556    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                 28.242    

Slack (MET) :             28.242ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 0.718ns (17.187%)  route 3.460ns (82.813%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 35.779 - 33.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.455     3.136    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y97          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.348     3.484 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.250     4.734    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X6Y97          LUT4 (Prop_lut4_I2_O)        0.242     4.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.119     6.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X4Y98          LUT1 (Prop_lut1_I0_O)        0.128     6.223 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.091     7.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X6Y101         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.331    35.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y101         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.233    36.013    
                         clock uncertainty           -0.035    35.977    
    SLICE_X6Y101         FDCE (Recov_fdce_C_CLR)     -0.421    35.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.556    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                 28.242    

Slack (MET) :             28.242ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 0.718ns (17.187%)  route 3.460ns (82.813%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 35.779 - 33.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.455     3.136    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y97          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.348     3.484 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.250     4.734    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X6Y97          LUT4 (Prop_lut4_I2_O)        0.242     4.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.119     6.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X4Y98          LUT1 (Prop_lut1_I0_O)        0.128     6.223 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.091     7.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X6Y101         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.331    35.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y101         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.233    36.013    
                         clock uncertainty           -0.035    35.977    
    SLICE_X6Y101         FDCE (Recov_fdce_C_CLR)     -0.421    35.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.556    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                 28.242    

Slack (MET) :             28.242ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 0.718ns (17.187%)  route 3.460ns (82.813%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 35.779 - 33.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.455     3.136    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y97          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.348     3.484 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.250     4.734    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X6Y97          LUT4 (Prop_lut4_I2_O)        0.242     4.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.119     6.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X4Y98          LUT1 (Prop_lut1_I0_O)        0.128     6.223 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.091     7.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X6Y101         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.331    35.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y101         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.233    36.013    
                         clock uncertainty           -0.035    35.977    
    SLICE_X6Y101         FDCE (Recov_fdce_C_CLR)     -0.421    35.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.556    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                 28.242    

Slack (MET) :             28.443ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 0.718ns (18.209%)  route 3.225ns (81.791%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 35.779 - 33.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.455     3.136    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y97          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.348     3.484 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.250     4.734    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X6Y97          LUT4 (Prop_lut4_I2_O)        0.242     4.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.119     6.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X4Y98          LUT1 (Prop_lut1_I0_O)        0.128     6.223 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.856     7.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X6Y100         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.331    35.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.233    36.013    
                         clock uncertainty           -0.035    35.977    
    SLICE_X6Y100         FDCE (Recov_fdce_C_CLR)     -0.455    35.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.522    
                         arrival time                          -7.079    
  -------------------------------------------------------------------
                         slack                                 28.443    

Slack (MET) :             28.477ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 0.718ns (18.209%)  route 3.225ns (81.791%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 35.779 - 33.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.455     3.136    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y97          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.348     3.484 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.250     4.734    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X6Y97          LUT4 (Prop_lut4_I2_O)        0.242     4.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.119     6.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X4Y98          LUT1 (Prop_lut1_I0_O)        0.128     6.223 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.856     7.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X6Y100         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.331    35.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.233    36.013    
                         clock uncertainty           -0.035    35.977    
    SLICE_X6Y100         FDCE (Recov_fdce_C_CLR)     -0.421    35.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.556    
                         arrival time                          -7.079    
  -------------------------------------------------------------------
                         slack                                 28.477    

Slack (MET) :             28.477ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 0.718ns (18.209%)  route 3.225ns (81.791%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 35.779 - 33.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.455     3.136    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y97          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.348     3.484 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.250     4.734    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X6Y97          LUT4 (Prop_lut4_I2_O)        0.242     4.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.119     6.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X4Y98          LUT1 (Prop_lut1_I0_O)        0.128     6.223 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.856     7.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X6Y100         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.331    35.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.233    36.013    
                         clock uncertainty           -0.035    35.977    
    SLICE_X6Y100         FDCE (Recov_fdce_C_CLR)     -0.421    35.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.556    
                         arrival time                          -7.079    
  -------------------------------------------------------------------
                         slack                                 28.477    

Slack (MET) :             28.477ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 0.718ns (18.209%)  route 3.225ns (81.791%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 35.779 - 33.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.455     3.136    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y97          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.348     3.484 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.250     4.734    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X6Y97          LUT4 (Prop_lut4_I2_O)        0.242     4.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.119     6.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X4Y98          LUT1 (Prop_lut1_I0_O)        0.128     6.223 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.856     7.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X6Y100         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.331    35.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.233    36.013    
                         clock uncertainty           -0.035    35.977    
    SLICE_X6Y100         FDCE (Recov_fdce_C_CLR)     -0.421    35.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.556    
                         arrival time                          -7.079    
  -------------------------------------------------------------------
                         slack                                 28.477    

Slack (MET) :             28.477ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 0.718ns (18.209%)  route 3.225ns (81.791%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 35.779 - 33.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.455     3.136    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y97          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.348     3.484 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.250     4.734    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X6Y97          LUT4 (Prop_lut4_I2_O)        0.242     4.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.119     6.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X4Y98          LUT1 (Prop_lut1_I0_O)        0.128     6.223 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.856     7.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X6Y100         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.331    35.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.233    36.013    
                         clock uncertainty           -0.035    35.977    
    SLICE_X6Y100         FDCE (Recov_fdce_C_CLR)     -0.421    35.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.556    
                         arrival time                          -7.079    
  -------------------------------------------------------------------
                         slack                                 28.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.756%)  route 0.232ns (62.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.569     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X36Y99         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.232     1.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X35Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.838     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X35Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.124     1.618    
    SLICE_X35Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.756%)  route 0.232ns (62.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.569     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X36Y99         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.232     1.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X35Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.838     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X35Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.124     1.618    
    SLICE_X35Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.756%)  route 0.232ns (62.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.569     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X36Y99         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.232     1.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X35Y100        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.838     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X35Y100        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.124     1.618    
    SLICE_X35Y100        FDPE (Remov_fdpe_C_PRE)     -0.095     1.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.141%)  route 0.239ns (62.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.569     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X36Y99         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.239     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X39Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.837     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X39Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.124     1.617    
    SLICE_X39Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.141%)  route 0.239ns (62.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.569     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X36Y99         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.239     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X39Y100        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.837     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X39Y100        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.124     1.617    
    SLICE_X39Y100        FDPE (Remov_fdpe_C_PRE)     -0.095     1.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.141%)  route 0.239ns (62.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.569     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X36Y99         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.239     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X39Y100        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.837     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X39Y100        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.124     1.617    
    SLICE_X39Y100        FDPE (Remov_fdpe_C_PRE)     -0.095     1.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.141%)  route 0.239ns (62.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.569     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X36Y99         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.239     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X39Y100        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.837     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X39Y100        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.124     1.617    
    SLICE_X39Y100        FDPE (Remov_fdpe_C_PRE)     -0.095     1.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.141%)  route 0.239ns (62.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.569     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X36Y99         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.239     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X39Y100        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.837     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X39Y100        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.124     1.617    
    SLICE_X39Y100        FDPE (Remov_fdpe_C_PRE)     -0.095     1.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.141%)  route 0.239ns (62.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.569     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X36Y99         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.239     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X39Y100        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.837     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X39Y100        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.124     1.617    
    SLICE_X39Y100        FDPE (Remov_fdpe_C_PRE)     -0.095     1.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.141%)  route 0.239ns (62.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.569     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X36Y99         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.239     1.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X39Y100        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.837     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X39Y100        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.124     1.617    
    SLICE_X39Y100        FDPE (Remov_fdpe_C_PRE)     -0.095     1.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.207    





