7:57:08 PM
"C:\lscc\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "AmbientLightSensor_syn.prj" -log "AmbientLightSensor_Implmnt/AmbientLightSensor.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of AmbientLightSensor_Implmnt/AmbientLightSensor.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\lscc\SBTools\synpbase
#OS: Windows 8 6.2
#Hostname: SLICKXPS

#Implementation: AmbientLightSensor_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys Verilog Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\lscc\SBTools\synpbase\lib\generic\sb_ice40.v"
@I::"C:\lscc\SBTools\synpbase\lib\vlog\umr_capim.v"
@I::"C:\lscc\SBTools\synpbase\lib\vlog\scemi_objects.v"
@I::"C:\lscc\SBTools\synpbase\lib\vlog\scemi_pipes.svh"
@I::"C:\lscc\SBTools\synpbase\lib\vlog\hypermods.v"
@I::"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v"
@I::"C:\Users\Russell\Dropbox\nandland\modules\SPI_Master_Slave\source\SPI_Master.v"
@I::"C:\Users\Russell\Dropbox\nandland\modules\SPI_Master_Slave\source\SPI_Master_With_Single_CS.v"
@I::"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v"
Verilog syntax check successful!
File C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v changed - recompiling
Selecting top level module Light_Sensor_ALS
@N: CG364 :"C:\Users\Russell\Dropbox\nandland\modules\SPI_Master_Slave\source\SPI_Master.v":33:7:33:16|Synthesizing module SPI_Master

	SPI_MODE=32'b00000000000000000000000000000011
	CLKS_PER_HALF_BIT=32'b00000000000000000000000000000101
   Generated name = SPI_Master_3s_5s

@W: CL169 :"C:\Users\Russell\Dropbox\nandland\modules\SPI_Master_Slave\source\SPI_Master.v":144:2:144:7|Pruning register r_TX_DV 

@N: CG364 :"C:\Users\Russell\Dropbox\nandland\modules\SPI_Master_Slave\source\SPI_Master_With_Single_CS.v":35:7:35:31|Synthesizing module SPI_Master_With_Single_CS

	SPI_MODE=32'b00000000000000000000000000000011
	CLKS_PER_HALF_BIT=32'b00000000000000000000000000000101
	MAX_BYTES_PER_CS=32'b00000000000000000000000000000010
	CS_INACTIVE_CLKS=32'b00000000000000000000000001100100
	IDLE=2'b00
	TRANSFER=2'b01
	CS_INACTIVE=2'b10
   Generated name = SPI_Master_With_Single_CS_3s_5s_2s_100s_0_1_2

@N: CG364 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":14:7:14:13|Synthesizing module UART_TX

	CLKS_PER_BIT=32'b00000000000000000000000011011001
	IDLE=3'b000
	TX_START_BIT=3'b001
	TX_DATA_BITS=3'b010
	TX_STOP_BIT=3'b011
	CLEANUP=3'b100
   Generated name = UART_TX_217s_0_1_2_3_4

@A: CL282 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Feedback mux created for signal r_TX_Data[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Feedback mux created for signal r_Clock_Count[8:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Feedback mux created for signal r_Bit_Index[2:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Feedback mux created for signal o_TX_Serial -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Feedback mux created for signal o_TX_Active -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N: CG364 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":14:7:14:22|Synthesizing module Light_Sensor_ALS

@E: CG906 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":125:28:125:42|Reference to unknown variable i_Rst_L.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 15 19:59:35 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 15 19:59:35 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "AmbientLightSensor_syn.prj" -log "AmbientLightSensor_Implmnt/AmbientLightSensor.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of AmbientLightSensor_Implmnt/AmbientLightSensor.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\lscc\SBTools\synpbase
#OS: Windows 8 6.2
#Hostname: SLICKXPS

#Implementation: AmbientLightSensor_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys Verilog Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\lscc\SBTools\synpbase\lib\generic\sb_ice40.v"
@I::"C:\lscc\SBTools\synpbase\lib\vlog\umr_capim.v"
@I::"C:\lscc\SBTools\synpbase\lib\vlog\scemi_objects.v"
@I::"C:\lscc\SBTools\synpbase\lib\vlog\scemi_pipes.svh"
@I::"C:\lscc\SBTools\synpbase\lib\vlog\hypermods.v"
@I::"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v"
@I::"C:\Users\Russell\Dropbox\nandland\modules\SPI_Master_Slave\source\SPI_Master.v"
@I::"C:\Users\Russell\Dropbox\nandland\modules\SPI_Master_Slave\source\SPI_Master_With_Single_CS.v"
@I::"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v"
Verilog syntax check successful!
Selecting top level module Light_Sensor_ALS
@N: CG364 :"C:\Users\Russell\Dropbox\nandland\modules\SPI_Master_Slave\source\SPI_Master.v":33:7:33:16|Synthesizing module SPI_Master

	SPI_MODE=32'b00000000000000000000000000000011
	CLKS_PER_HALF_BIT=32'b00000000000000000000000000000101
   Generated name = SPI_Master_3s_5s

@W: CL169 :"C:\Users\Russell\Dropbox\nandland\modules\SPI_Master_Slave\source\SPI_Master.v":144:2:144:7|Pruning register r_TX_DV 

@N: CG364 :"C:\Users\Russell\Dropbox\nandland\modules\SPI_Master_Slave\source\SPI_Master_With_Single_CS.v":35:7:35:31|Synthesizing module SPI_Master_With_Single_CS

	SPI_MODE=32'b00000000000000000000000000000011
	CLKS_PER_HALF_BIT=32'b00000000000000000000000000000101
	MAX_BYTES_PER_CS=32'b00000000000000000000000000000010
	CS_INACTIVE_CLKS=32'b00000000000000000000000001100100
	IDLE=2'b00
	TRANSFER=2'b01
	CS_INACTIVE=2'b10
   Generated name = SPI_Master_With_Single_CS_3s_5s_2s_100s_0_1_2

@N: CG364 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":14:7:14:13|Synthesizing module UART_TX

	CLKS_PER_BIT=32'b00000000000000000000000011011001
	IDLE=3'b000
	TX_START_BIT=3'b001
	TX_DATA_BITS=3'b010
	TX_STOP_BIT=3'b011
	CLEANUP=3'b100
   Generated name = UART_TX_217s_0_1_2_3_4

@A: CL282 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Feedback mux created for signal r_TX_Data[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Feedback mux created for signal r_Clock_Count[8:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Feedback mux created for signal r_Bit_Index[2:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Feedback mux created for signal o_TX_Serial -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Feedback mux created for signal o_TX_Active -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N: CG364 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":14:7:14:22|Synthesizing module Light_Sensor_ALS

@E: CG478 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":127:9:127:16|Expression size is either 0 or could not be determined.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 15 19:59:48 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 15 19:59:48 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "AmbientLightSensor_syn.prj" -log "AmbientLightSensor_Implmnt/AmbientLightSensor.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of AmbientLightSensor_Implmnt/AmbientLightSensor.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\lscc\SBTools\synpbase
#OS: Windows 8 6.2
#Hostname: SLICKXPS

#Implementation: AmbientLightSensor_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys Verilog Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\lscc\SBTools\synpbase\lib\generic\sb_ice40.v"
@I::"C:\lscc\SBTools\synpbase\lib\vlog\umr_capim.v"
@I::"C:\lscc\SBTools\synpbase\lib\vlog\scemi_objects.v"
@I::"C:\lscc\SBTools\synpbase\lib\vlog\scemi_pipes.svh"
@I::"C:\lscc\SBTools\synpbase\lib\vlog\hypermods.v"
@I::"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v"
@I::"C:\Users\Russell\Dropbox\nandland\modules\SPI_Master_Slave\source\SPI_Master.v"
@I::"C:\Users\Russell\Dropbox\nandland\modules\SPI_Master_Slave\source\SPI_Master_With_Single_CS.v"
@I::"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v"
Verilog syntax check successful!
Selecting top level module Light_Sensor_ALS
@N: CG364 :"C:\Users\Russell\Dropbox\nandland\modules\SPI_Master_Slave\source\SPI_Master.v":33:7:33:16|Synthesizing module SPI_Master

	SPI_MODE=32'b00000000000000000000000000000011
	CLKS_PER_HALF_BIT=32'b00000000000000000000000000000101
   Generated name = SPI_Master_3s_5s

@W: CL169 :"C:\Users\Russell\Dropbox\nandland\modules\SPI_Master_Slave\source\SPI_Master.v":144:2:144:7|Pruning register r_TX_DV 

@N: CG364 :"C:\Users\Russell\Dropbox\nandland\modules\SPI_Master_Slave\source\SPI_Master_With_Single_CS.v":35:7:35:31|Synthesizing module SPI_Master_With_Single_CS

	SPI_MODE=32'b00000000000000000000000000000011
	CLKS_PER_HALF_BIT=32'b00000000000000000000000000000101
	MAX_BYTES_PER_CS=32'b00000000000000000000000000000010
	CS_INACTIVE_CLKS=32'b00000000000000000000000001100100
	IDLE=2'b00
	TRANSFER=2'b01
	CS_INACTIVE=2'b10
   Generated name = SPI_Master_With_Single_CS_3s_5s_2s_100s_0_1_2

@N: CG364 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":14:7:14:13|Synthesizing module UART_TX

	CLKS_PER_BIT=32'b00000000000000000000000011011001
	IDLE=3'b000
	TX_START_BIT=3'b001
	TX_DATA_BITS=3'b010
	TX_STOP_BIT=3'b011
	CLEANUP=3'b100
   Generated name = UART_TX_217s_0_1_2_3_4

@A: CL282 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Feedback mux created for signal r_TX_Data[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Feedback mux created for signal r_Clock_Count[8:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Feedback mux created for signal r_Bit_Index[2:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Feedback mux created for signal o_TX_Serial -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Feedback mux created for signal o_TX_Active -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N: CG364 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":14:7:14:22|Synthesizing module Light_Sensor_ALS

@W: CL271 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":104:2:104:7|Pruning bits 15 to 13 of r_ADC_Word_6[15:0] -- not in use ...

@W: CL271 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":104:2:104:7|Pruning bits 4 to 0 of r_ADC_Word_6[15:0] -- not in use ...

@A: CL282 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":125:2:125:7|Feedback mux created for signal r_LED_Enable -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":125:2:125:7|Feedback mux created for signal r_LED_Count[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@W: CL189 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Register bit r_Clock_Count[8] is always 0, optimizing ...
@W: CL260 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Pruning register bit 8 of r_Clock_Count[8:0] 

@N: CL201 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Trying to extract state machine for register r_SM_Main
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL201 :"C:\Users\Russell\Dropbox\nandland\modules\SPI_Master_Slave\source\SPI_Master_With_Single_CS.v":100:2:100:7|Trying to extract state machine for register r_SM_CS
Extracted state machine for register r_SM_CS
State machine has 3 reachable states with original encodings of:
   00
   01
   10

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 15 20:00:04 2019

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":14:7:14:22|Selected library: work cell: Light_Sensor_ALS view verilog as top level
@N: NF107 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":14:7:14:22|Selected library: work cell: Light_Sensor_ALS view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 15 20:00:04 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 15 20:00:04 2019

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 64-bit mode
File C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\synwork\AmbientLightSensor_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":14:7:14:22|Selected library: work cell: Light_Sensor_ALS view verilog as top level
@N: NF107 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":14:7:14:22|Selected library: work cell: Light_Sensor_ALS view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 15 20:00:05 2019

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:52:26
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\Go_Board_Clock_Constraint.sdc
@L: C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\AmbientLightSensor_scck.rpt 
Printing clock  summary report in "C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\AmbientLightSensor_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\russell\dropbox\nandland\modules\uart\verilog\source\uart_tx.v":39:2:39:7|Removing sequential instance o_TX_Done of view:PrimLib.dffre(prim) in hierarchy view:work.UART_TX_217s_0_1_2_3_4(verilog) because there are no references to its outputs 

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Light_Sensor_ALS

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Summary
****************

Start     Requested     Requested     Clock        Clock           
Clock     Frequency     Period        Type         Group           
-------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup
===================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\AmbientLightSensor.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 15 20:00:06 2019

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:52:26
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@N: BN362 :"c:\users\russell\dropbox\nandland\modules\spi_master_slave\source\spi_master.v":86:2:86:7|Removing sequential instance r_Leading_Edge of view:PrimLib.dffr(prim) in hierarchy view:work.SPI_Master_3s_5s(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\russell\dropbox\nandland\modules\spi_master_slave\source\spi_master.v":164:2:164:7|Removing sequential instance r_TX_Bit_Count[2:0] of view:PrimLib.dffs(prim) in hierarchy view:work.SPI_Master_3s_5s(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\russell\dropbox\nandland\modules\uart\verilog\source\uart_tx.v":39:2:39:7|Removing sequential instance o_TX_Active of view:PrimLib.dffe(prim) in hierarchy view:work.UART_TX_217s_0_1_2_3_4(verilog) because there are no references to its outputs 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)

@N:"c:\users\russell\dropbox\nandland\modules\ambientlightsensor\source\light_sensor_als.v":125:2:125:7|Found counter in view:work.Light_Sensor_ALS(verilog) inst r_LED_Count[7:0]
Encoding state machine r_SM_CS[2:0] (view:work.SPI_Master_With_Single_CS_3s_5s_2s_100s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:"c:\users\russell\dropbox\nandland\modules\spi_master_slave\source\spi_master_with_single_cs.v":100:2:100:7|Found counter in view:work.SPI_Master_With_Single_CS_3s_5s_2s_100s_0_1_2(verilog) inst r_CS_Inactive_Count[6:0]
@N:"c:\users\russell\dropbox\nandland\modules\spi_master_slave\source\spi_master.v":86:2:86:7|Found counter in view:work.SPI_Master_3s_5s(verilog) inst r_SPI_Clk_Edges[4:0]
Encoding state machine r_SM_Main[4:0] (view:work.UART_TX_217s_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------

@N: FX1016 :"c:\users\russell\dropbox\nandland\modules\ambientlightsensor\source\light_sensor_als.v":18:10:18:14|SB_GB_IO inserted on the port i_Clk.
@N: FX1016 :"c:\users\russell\dropbox\nandland\modules\ambientlightsensor\source\light_sensor_als.v":17:10:17:19|SB_GB_IO inserted on the port i_Switch_1.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 84 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               84         r_LED_Count[0] 
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\AmbientLightSensor.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing Analyst data base C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\synwork\AmbientLightSensor_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

Found clock i_Clk with period 40.00ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 15 20:00:08 2019
#


Top view:               Light_Sensor_ALS
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: 26.827

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      75.9 MHz      40.000        13.173        26.827     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      26.827  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                                                          Starting                                                  Arrival           
Instance                                                  Reference     Type         Pin     Net                    Time        Slack 
                                                          Clock                                                                       
--------------------------------------------------------------------------------------------------------------------------------------
UART_TX_Inst.r_Clock_Count[3]                             i_Clk         SB_DFFSR     Q       r_Clock_Count[3]       0.540       26.827
UART_TX_Inst.r_Clock_Count[4]                             i_Clk         SB_DFFSR     Q       r_Clock_Count[4]       0.540       26.834
UART_TX_Inst.r_Clock_Count[5]                             i_Clk         SB_DFFSR     Q       r_Clock_Count[5]       0.540       28.633
UART_TX_Inst.r_Clock_Count[6]                             i_Clk         SB_DFFSR     Q       r_Clock_Count[6]       0.540       28.654
UART_TX_Inst.r_Clock_Count[7]                             i_Clk         SB_DFFSR     Q       r_Clock_Count[7]       0.540       28.717
SPI_Master_CS_Inst.SPI_Master_Inst.r_SPI_Clk_Edges[3]     i_Clk         SB_DFFR      Q       r_SPI_Clk_Edges[3]     0.540       30.343
SPI_Master_CS_Inst.SPI_Master_Inst.r_SPI_Clk_Edges[4]     i_Clk         SB_DFFR      Q       r_SPI_Clk_Edges[4]     0.540       30.379
UART_TX_Inst.r_Bit_Index[1]                               i_Clk         SB_DFF       Q       r_Bit_Index[1]         0.540       30.404
UART_TX_Inst.r_Bit_Index[2]                               i_Clk         SB_DFF       Q       r_Bit_Index[2]         0.540       30.453
UART_TX_Inst.r_SM_Main[2]                                 i_Clk         SB_DFFR      Q       r_SM_Main[2]           0.540       30.453
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                                          Starting                                                    Required           
Instance                                                  Reference     Type        Pin     Net                       Time         Slack 
                                                          Clock                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------
UART_TX_Inst.r_Bit_Index[0]                               i_Clk         SB_DFF      D       r_Bit_Index               39.895       26.827
UART_TX_Inst.r_Bit_Index[1]                               i_Clk         SB_DFF      D       r_Bit_Index_0             39.895       26.827
UART_TX_Inst.r_Bit_Index[2]                               i_Clk         SB_DFF      D       r_Bit_Index_1             39.895       28.633
SPI_Master_CS_Inst.SPI_Master_Inst.r_SPI_Clk_Count[3]     i_Clk         SB_DFFR     D       r_SPI_Clk_Count_6[3]      39.895       30.343
UART_TX_Inst.o_TX_Serial                                  i_Clk         SB_DFFE     D       N_18_i                    39.895       30.404
SPI_Master_CS_Inst.SPI_Master_Inst.r_SPI_Clk_Count[2]     i_Clk         SB_DFFR     D       r_SPI_Clk_Count_6[2]      39.895       30.484
SPI_Master_CS_Inst.r_CS_Inactive_Count[0]                 i_Clk         SB_DFFR     D       r_CS_Inactive_Count_0     39.895       30.544
SPI_Master_CS_Inst.r_CS_Inactive_Count[1]                 i_Clk         SB_DFFR     D       r_CS_Inactive_Count_1     39.895       30.544
SPI_Master_CS_Inst.r_CS_Inactive_Count[2]                 i_Clk         SB_DFFS     D       r_CS_Inactive_Count_2     39.895       30.544
SPI_Master_CS_Inst.r_CS_Inactive_Count[3]                 i_Clk         SB_DFFR     D       r_CS_Inactive_Count_3     39.895       30.544
=========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      13.068
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     26.827

    Number of logic level(s):                6
    Starting point:                          UART_TX_Inst.r_Clock_Count[3] / Q
    Ending point:                            UART_TX_Inst.r_Bit_Index[0] / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
UART_TX_Inst.r_Clock_Count[3]             SB_DFFSR     Q        Out     0.540     0.540       -         
r_Clock_Count[3]                          Net          -        -       1.599     -           3         
UART_TX_Inst.r_Clock_Count_RNI59GB[3]     SB_LUT4      I0       In      -         2.139       -         
UART_TX_Inst.r_Clock_Count_RNI59GB[3]     SB_LUT4      O        Out     0.386     2.525       -         
N_124_li                                  Net          -        -       1.371     -           1         
UART_TX_Inst.r_Clock_Count_RNIKUOS[7]     SB_LUT4      I0       In      -         3.896       -         
UART_TX_Inst.r_Clock_Count_RNIKUOS[7]     SB_LUT4      O        Out     0.449     4.345       -         
N_56                                      Net          -        -       1.371     -           6         
UART_TX_Inst.r_SM_Main_RNIJ1EF1[2]        SB_LUT4      I0       In      -         5.715       -         
UART_TX_Inst.r_SM_Main_RNIJ1EF1[2]        SB_LUT4      O        Out     0.449     6.164       -         
N_58                                      Net          -        -       1.371     -           3         
UART_TX_Inst.r_Bit_Index_RNIM6DA2[0]      SB_LUT4      I0       In      -         7.535       -         
UART_TX_Inst.r_Bit_Index_RNIM6DA2[0]      SB_LUT4      O        Out     0.449     7.984       -         
N_62                                      Net          -        -       1.371     -           2         
UART_TX_Inst.r_SM_Main_RNIMRHA3[0]        SB_LUT4      I0       In      -         9.355       -         
UART_TX_Inst.r_SM_Main_RNIMRHA3[0]        SB_LUT4      O        Out     0.386     9.741       -         
N_33                                      Net          -        -       1.371     -           2         
UART_TX_Inst.r_Bit_Index_RNO[0]           SB_LUT4      I0       In      -         11.112      -         
UART_TX_Inst.r_Bit_Index_RNO[0]           SB_LUT4      O        Out     0.449     11.561      -         
r_Bit_Index                               Net          -        -       1.507     -           1         
UART_TX_Inst.r_Bit_Index[0]               SB_DFF       D        In      -         13.068      -         
========================================================================================================
Total path delay (propagation time + setup) of 13.173 is 3.212(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for Light_Sensor_ALS 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             3 uses
SB_CARRY        35 uses
SB_DFF          14 uses
SB_DFFE         18 uses
SB_DFFER        8 uses
SB_DFFR         25 uses
SB_DFFS         11 uses
SB_DFFSR        8 uses
VCC             3 uses
SB_LUT4         116 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       2 uses
SB_IO          9 uses

I/O Register bits:                  0
Register bits not including I/Os:   84 (6%)
Total load per clock:
   i_Clk: 1

Mapping Summary:
Total  LUTs: 116 (9%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 116 = 116 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 56MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 15 20:00:08 2019

###########################################################]


Synthesis exit by 0.
Current Implementation AmbientLightSensor_Implmnt its sbt path: C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/SBTools/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt/AmbientLightSensor.edf " "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt/AmbientLightSensor.edf...
Parsing constraint file: C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/Go_Board_Constraints.pcf ...
Warning: pin o_SPI_MISO doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/Go_Board_Constraints.pcf 
Warning: pin i_SPI_MOSI doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/Go_Board_Constraints.pcf 
parse file C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt/AmbientLightSensor.scf
sdc_reader OK C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt/AmbientLightSensor.scf
Stored edif netlist at C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS...
Warning: The terminal r_LED_Test:D is driven by non-default constant value VCC

write Timing Constraint to C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Light_Sensor_ALS

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/lscc/SBTools/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS" --outdir "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\SBTools\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\placer\Light_Sensor_ALS_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\SBTools\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS --outdir C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\placer --device-file C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\SBTools\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\placer\Light_Sensor_ALS_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS
SDC file             - C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\SBTools\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	116
    Number of DFFs      	:	84
    Number of Carrys    	:	35
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	12
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	20
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'i_Switch_1_ibuf_gb_io' is assigned to a non-GB pin '53'. Replacing it with SB_IO 'i_Switch_1_ibuf_gb_io' and SB_GB 'i_Switch_1_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	137
    Number of DFFs      	:	84
    Number of Carrys    	:	35

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	67
        LUT, DFF and CARRY	:	17
    Combinational LogicCells
        Only LUT         	:	37
        CARRY Only       	:	2
        LUT with CARRY   	:	16
    LogicCells                  :	139/1280
    PLBs                        :	20/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.9 (sec)

Final Design Statistics
    Number of LUTs      	:	137
    Number of DFFs      	:	84
    Number of Carrys    	:	35
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	139/1280
    PLBs                        :	35/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 177.62 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS" --package VQ100 --outdir "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\placer\Light_Sensor_ALS_pl.sdc" --dst_sdc_file "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\packer\Light_Sensor_ALS_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 362
used logic cells: 139
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS" --package VQ100 --outdir "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\packer" --translator "C:\lscc\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\placer\Light_Sensor_ALS_pl.sdc" --dst_sdc_file "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\packer\Light_Sensor_ALS_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 362
used logic cells: 139
Translating sdc file C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\placer\Light_Sensor_ALS_pl.sdc...
Translated sdc file is C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\packer\Light_Sensor_ALS_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev" "C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS" "C:\lscc\SBTools\sbt_backend\devices\ice40HX1K.lib" "C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\sbt\outputs\packer\Light_Sensor_ALS_pk.sdc" --outdir "C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\simulation_netlist\Light_Sensor_ALS_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS C:\lscc\SBTools\sbt_backend\devices\ice40HX1K.lib C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\sbt\outputs\packer\Light_Sensor_ALS_pk.sdc --outdir C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\sbt\outputs\router --sdf_file C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\simulation_netlist\Light_Sensor_ALS_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design Light_Sensor_ALS
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 175 
I1212: Iteration  1 :    25 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Light_Sensor_ALS
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/SBTools/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\simulation_netlist\Light_Sensor_ALS_sbt.v" --vhdl "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt/sbt/outputs/simulation_netlist\Light_Sensor_ALS_sbt.vhd" --lib "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS" --view rt --device "C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\packer\Light_Sensor_ALS_pk.sdc" --out-sdc-file "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\netlister\Light_Sensor_ALS_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\simulation_netlist\Light_Sensor_ALS_sbt.v
Writing C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt/sbt/outputs/simulation_netlist\Light_Sensor_ALS_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/SBTools/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS" --lib-file "C:\lscc\SBTools\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\netlister\Light_Sensor_ALS_sbt.sdc" --sdf-file "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\simulation_netlist\Light_Sensor_ALS_sbt.sdf" --report-file "C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\sbt\outputs\timer\Light_Sensor_ALS_timing.rpt" --device-file "C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\SBTools\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS --lib-file C:\lscc\SBTools\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\netlister\Light_Sensor_ALS_sbt.sdc --sdf-file C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\simulation_netlist\Light_Sensor_ALS_sbt.sdf --report-file C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\sbt\outputs\timer\Light_Sensor_ALS_timing.rpt --device-file C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/SBTools/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "AmbientLightSensor_syn.prj" -log "AmbientLightSensor_Implmnt/AmbientLightSensor.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of AmbientLightSensor_Implmnt/AmbientLightSensor.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\lscc\SBTools\synpbase
#OS: Windows 8 6.2
#Hostname: SLICKXPS

#Implementation: AmbientLightSensor_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys Verilog Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\lscc\SBTools\synpbase\lib\generic\sb_ice40.v"
@I::"C:\lscc\SBTools\synpbase\lib\vlog\umr_capim.v"
@I::"C:\lscc\SBTools\synpbase\lib\vlog\scemi_objects.v"
@I::"C:\lscc\SBTools\synpbase\lib\vlog\scemi_pipes.svh"
@I::"C:\lscc\SBTools\synpbase\lib\vlog\hypermods.v"
@I::"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v"
@I::"C:\Users\Russell\Dropbox\nandland\modules\SPI_Master_Slave\source\SPI_Master.v"
@I::"C:\Users\Russell\Dropbox\nandland\modules\SPI_Master_Slave\source\SPI_Master_With_Single_CS.v"
@I::"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v"
Verilog syntax check successful!
File C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v changed - recompiling
Selecting top level module Light_Sensor_ALS
@N: CG364 :"C:\Users\Russell\Dropbox\nandland\modules\SPI_Master_Slave\source\SPI_Master.v":33:7:33:16|Synthesizing module SPI_Master

	SPI_MODE=32'b00000000000000000000000000000011
	CLKS_PER_HALF_BIT=32'b00000000000000000000000000000101
   Generated name = SPI_Master_3s_5s

@W: CL169 :"C:\Users\Russell\Dropbox\nandland\modules\SPI_Master_Slave\source\SPI_Master.v":144:2:144:7|Pruning register r_TX_DV 

@N: CG364 :"C:\Users\Russell\Dropbox\nandland\modules\SPI_Master_Slave\source\SPI_Master_With_Single_CS.v":35:7:35:31|Synthesizing module SPI_Master_With_Single_CS

	SPI_MODE=32'b00000000000000000000000000000011
	CLKS_PER_HALF_BIT=32'b00000000000000000000000000000101
	MAX_BYTES_PER_CS=32'b00000000000000000000000000000010
	CS_INACTIVE_CLKS=32'b00000000000000000000000001100100
	IDLE=2'b00
	TRANSFER=2'b01
	CS_INACTIVE=2'b10
   Generated name = SPI_Master_With_Single_CS_3s_5s_2s_100s_0_1_2

@N: CG364 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":14:7:14:13|Synthesizing module UART_TX

	CLKS_PER_BIT=32'b00000000000000000000000011011001
	IDLE=3'b000
	TX_START_BIT=3'b001
	TX_DATA_BITS=3'b010
	TX_STOP_BIT=3'b011
	CLEANUP=3'b100
   Generated name = UART_TX_217s_0_1_2_3_4

@A: CL282 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Feedback mux created for signal r_TX_Data[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Feedback mux created for signal r_Clock_Count[8:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Feedback mux created for signal r_Bit_Index[2:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Feedback mux created for signal o_TX_Serial -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Feedback mux created for signal o_TX_Active -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N: CG364 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":14:7:14:22|Synthesizing module Light_Sensor_ALS

@W: CL271 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":103:2:103:7|Pruning bits 15 to 13 of r_ADC_Word_6[15:0] -- not in use ...

@W: CL271 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":103:2:103:7|Pruning bits 4 to 0 of r_ADC_Word_6[15:0] -- not in use ...

@A: CL282 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":124:2:124:7|Feedback mux created for signal r_LED_Enable -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":124:2:124:7|Feedback mux created for signal r_LED_Count[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@W: CL189 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Register bit r_Clock_Count[8] is always 0, optimizing ...
@W: CL260 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Pruning register bit 8 of r_Clock_Count[8:0] 

@N: CL201 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Trying to extract state machine for register r_SM_Main
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL201 :"C:\Users\Russell\Dropbox\nandland\modules\SPI_Master_Slave\source\SPI_Master_With_Single_CS.v":100:2:100:7|Trying to extract state machine for register r_SM_CS
Extracted state machine for register r_SM_CS
State machine has 3 reachable states with original encodings of:
   00
   01
   10

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 15 20:03:15 2019

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":14:7:14:22|Selected library: work cell: Light_Sensor_ALS view verilog as top level
@N: NF107 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":14:7:14:22|Selected library: work cell: Light_Sensor_ALS view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 15 20:03:15 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 15 20:03:15 2019

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 64-bit mode
File C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\synwork\AmbientLightSensor_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":14:7:14:22|Selected library: work cell: Light_Sensor_ALS view verilog as top level
@N: NF107 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":14:7:14:22|Selected library: work cell: Light_Sensor_ALS view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 15 20:03:16 2019

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:52:26
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\Go_Board_Clock_Constraint.sdc
@L: C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\AmbientLightSensor_scck.rpt 
Printing clock  summary report in "C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\AmbientLightSensor_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\russell\dropbox\nandland\modules\uart\verilog\source\uart_tx.v":39:2:39:7|Removing sequential instance o_TX_Done of view:PrimLib.dffre(prim) in hierarchy view:work.UART_TX_217s_0_1_2_3_4(verilog) because there are no references to its outputs 

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Light_Sensor_ALS

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Summary
****************

Start     Requested     Requested     Clock        Clock           
Clock     Frequency     Period        Type         Group           
-------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup
===================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\AmbientLightSensor.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 15 20:03:17 2019

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:52:26
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@N: BN362 :"c:\users\russell\dropbox\nandland\modules\spi_master_slave\source\spi_master.v":86:2:86:7|Removing sequential instance r_Leading_Edge of view:PrimLib.dffr(prim) in hierarchy view:work.SPI_Master_3s_5s(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\russell\dropbox\nandland\modules\spi_master_slave\source\spi_master.v":164:2:164:7|Removing sequential instance r_TX_Bit_Count[2:0] of view:PrimLib.dffs(prim) in hierarchy view:work.SPI_Master_3s_5s(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\russell\dropbox\nandland\modules\uart\verilog\source\uart_tx.v":39:2:39:7|Removing sequential instance o_TX_Active of view:PrimLib.dffe(prim) in hierarchy view:work.UART_TX_217s_0_1_2_3_4(verilog) because there are no references to its outputs 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)

@N:"c:\users\russell\dropbox\nandland\modules\ambientlightsensor\source\light_sensor_als.v":124:2:124:7|Found counter in view:work.Light_Sensor_ALS(verilog) inst r_LED_Count[7:0]
Encoding state machine r_SM_CS[2:0] (view:work.SPI_Master_With_Single_CS_3s_5s_2s_100s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:"c:\users\russell\dropbox\nandland\modules\spi_master_slave\source\spi_master_with_single_cs.v":100:2:100:7|Found counter in view:work.SPI_Master_With_Single_CS_3s_5s_2s_100s_0_1_2(verilog) inst r_CS_Inactive_Count[6:0]
@N:"c:\users\russell\dropbox\nandland\modules\spi_master_slave\source\spi_master.v":86:2:86:7|Found counter in view:work.SPI_Master_3s_5s(verilog) inst r_SPI_Clk_Edges[4:0]
Encoding state machine r_SM_Main[4:0] (view:work.UART_TX_217s_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------

@N: FX1016 :"c:\users\russell\dropbox\nandland\modules\ambientlightsensor\source\light_sensor_als.v":18:10:18:14|SB_GB_IO inserted on the port i_Clk.
@N: FX1016 :"c:\users\russell\dropbox\nandland\modules\ambientlightsensor\source\light_sensor_als.v":17:10:17:19|SB_GB_IO inserted on the port i_Switch_1.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 84 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               84         r_LED_Count[0] 
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\AmbientLightSensor.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing Analyst data base C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\synwork\AmbientLightSensor_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

Found clock i_Clk with period 40.00ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 15 20:03:18 2019
#


Top view:               Light_Sensor_ALS
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: 26.827

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      75.9 MHz      40.000        13.173        26.827     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      26.827  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                                                          Starting                                                  Arrival           
Instance                                                  Reference     Type         Pin     Net                    Time        Slack 
                                                          Clock                                                                       
--------------------------------------------------------------------------------------------------------------------------------------
UART_TX_Inst.r_Clock_Count[3]                             i_Clk         SB_DFFSR     Q       r_Clock_Count[3]       0.540       26.827
UART_TX_Inst.r_Clock_Count[4]                             i_Clk         SB_DFFSR     Q       r_Clock_Count[4]       0.540       26.834
UART_TX_Inst.r_Clock_Count[5]                             i_Clk         SB_DFFSR     Q       r_Clock_Count[5]       0.540       28.633
UART_TX_Inst.r_Clock_Count[6]                             i_Clk         SB_DFFSR     Q       r_Clock_Count[6]       0.540       28.654
UART_TX_Inst.r_Clock_Count[7]                             i_Clk         SB_DFFSR     Q       r_Clock_Count[7]       0.540       28.717
SPI_Master_CS_Inst.SPI_Master_Inst.r_SPI_Clk_Edges[3]     i_Clk         SB_DFFR      Q       r_SPI_Clk_Edges[3]     0.540       30.343
SPI_Master_CS_Inst.SPI_Master_Inst.r_SPI_Clk_Edges[4]     i_Clk         SB_DFFR      Q       r_SPI_Clk_Edges[4]     0.540       30.379
UART_TX_Inst.r_Bit_Index[1]                               i_Clk         SB_DFF       Q       r_Bit_Index[1]         0.540       30.404
UART_TX_Inst.r_Bit_Index[2]                               i_Clk         SB_DFF       Q       r_Bit_Index[2]         0.540       30.453
UART_TX_Inst.r_SM_Main[2]                                 i_Clk         SB_DFFR      Q       r_SM_Main[2]           0.540       30.453
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                                          Starting                                                    Required           
Instance                                                  Reference     Type        Pin     Net                       Time         Slack 
                                                          Clock                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------
UART_TX_Inst.r_Bit_Index[0]                               i_Clk         SB_DFF      D       r_Bit_Index               39.895       26.827
UART_TX_Inst.r_Bit_Index[1]                               i_Clk         SB_DFF      D       r_Bit_Index_0             39.895       26.827
UART_TX_Inst.r_Bit_Index[2]                               i_Clk         SB_DFF      D       r_Bit_Index_1             39.895       28.633
SPI_Master_CS_Inst.SPI_Master_Inst.r_SPI_Clk_Count[3]     i_Clk         SB_DFFR     D       r_SPI_Clk_Count_6[3]      39.895       30.343
UART_TX_Inst.o_TX_Serial                                  i_Clk         SB_DFFE     D       N_18_i                    39.895       30.404
SPI_Master_CS_Inst.SPI_Master_Inst.r_SPI_Clk_Count[2]     i_Clk         SB_DFFR     D       r_SPI_Clk_Count_6[2]      39.895       30.484
SPI_Master_CS_Inst.r_CS_Inactive_Count[0]                 i_Clk         SB_DFFR     D       r_CS_Inactive_Count_0     39.895       30.544
SPI_Master_CS_Inst.r_CS_Inactive_Count[1]                 i_Clk         SB_DFFR     D       r_CS_Inactive_Count_1     39.895       30.544
SPI_Master_CS_Inst.r_CS_Inactive_Count[2]                 i_Clk         SB_DFFS     D       r_CS_Inactive_Count_2     39.895       30.544
SPI_Master_CS_Inst.r_CS_Inactive_Count[3]                 i_Clk         SB_DFFR     D       r_CS_Inactive_Count_3     39.895       30.544
=========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      13.068
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     26.827

    Number of logic level(s):                6
    Starting point:                          UART_TX_Inst.r_Clock_Count[3] / Q
    Ending point:                            UART_TX_Inst.r_Bit_Index[0] / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
UART_TX_Inst.r_Clock_Count[3]             SB_DFFSR     Q        Out     0.540     0.540       -         
r_Clock_Count[3]                          Net          -        -       1.599     -           3         
UART_TX_Inst.r_Clock_Count_RNI59GB[3]     SB_LUT4      I0       In      -         2.139       -         
UART_TX_Inst.r_Clock_Count_RNI59GB[3]     SB_LUT4      O        Out     0.386     2.525       -         
N_124_li                                  Net          -        -       1.371     -           1         
UART_TX_Inst.r_Clock_Count_RNIKUOS[7]     SB_LUT4      I0       In      -         3.896       -         
UART_TX_Inst.r_Clock_Count_RNIKUOS[7]     SB_LUT4      O        Out     0.449     4.345       -         
N_56                                      Net          -        -       1.371     -           6         
UART_TX_Inst.r_SM_Main_RNIJ1EF1[2]        SB_LUT4      I0       In      -         5.715       -         
UART_TX_Inst.r_SM_Main_RNIJ1EF1[2]        SB_LUT4      O        Out     0.449     6.164       -         
N_58                                      Net          -        -       1.371     -           3         
UART_TX_Inst.r_Bit_Index_RNIM6DA2[0]      SB_LUT4      I0       In      -         7.535       -         
UART_TX_Inst.r_Bit_Index_RNIM6DA2[0]      SB_LUT4      O        Out     0.449     7.984       -         
N_62                                      Net          -        -       1.371     -           2         
UART_TX_Inst.r_SM_Main_RNIMRHA3[0]        SB_LUT4      I0       In      -         9.355       -         
UART_TX_Inst.r_SM_Main_RNIMRHA3[0]        SB_LUT4      O        Out     0.386     9.741       -         
N_33                                      Net          -        -       1.371     -           2         
UART_TX_Inst.r_Bit_Index_RNO[0]           SB_LUT4      I0       In      -         11.112      -         
UART_TX_Inst.r_Bit_Index_RNO[0]           SB_LUT4      O        Out     0.449     11.561      -         
r_Bit_Index                               Net          -        -       1.507     -           1         
UART_TX_Inst.r_Bit_Index[0]               SB_DFF       D        In      -         13.068      -         
========================================================================================================
Total path delay (propagation time + setup) of 13.173 is 3.212(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for Light_Sensor_ALS 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             3 uses
SB_CARRY        35 uses
SB_DFF          14 uses
SB_DFFE         18 uses
SB_DFFER        8 uses
SB_DFFR         25 uses
SB_DFFS         11 uses
SB_DFFSR        8 uses
VCC             3 uses
SB_LUT4         116 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       2 uses
SB_IO          9 uses

I/O Register bits:                  0
Register bits not including I/Os:   84 (6%)
Total load per clock:
   i_Clk: 1

Mapping Summary:
Total  LUTs: 116 (9%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 116 = 116 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 56MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 15 20:03:18 2019

###########################################################]


Synthesis exit by 0.
Current Implementation AmbientLightSensor_Implmnt its sbt path: C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/SBTools/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt/AmbientLightSensor.edf " "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt/AmbientLightSensor.edf...
Parsing constraint file: C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/Go_Board_Constraints.pcf ...
Warning: pin o_SPI_MISO doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/Go_Board_Constraints.pcf 
Warning: pin i_SPI_MOSI doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/Go_Board_Constraints.pcf 
parse file C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt/AmbientLightSensor.scf
sdc_reader OK C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt/AmbientLightSensor.scf
Stored edif netlist at C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS...
Warning: The terminal r_LED_Test:D is driven by non-default constant value VCC

write Timing Constraint to C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Light_Sensor_ALS

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/SBTools/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS" --outdir "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\SBTools\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\placer\Light_Sensor_ALS_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\SBTools\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS --outdir C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\placer --device-file C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\SBTools\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\placer\Light_Sensor_ALS_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS
SDC file             - C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\SBTools\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	116
    Number of DFFs      	:	84
    Number of Carrys    	:	35
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	12
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	20
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'i_Switch_1_ibuf_gb_io' is assigned to a non-GB pin '53'. Replacing it with SB_IO 'i_Switch_1_ibuf_gb_io' and SB_GB 'i_Switch_1_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	137
    Number of DFFs      	:	84
    Number of Carrys    	:	35

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	67
        LUT, DFF and CARRY	:	17
    Combinational LogicCells
        Only LUT         	:	37
        CARRY Only       	:	2
        LUT with CARRY   	:	16
    LogicCells                  :	139/1280
    PLBs                        :	20/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.3 (sec)

Final Design Statistics
    Number of LUTs      	:	137
    Number of DFFs      	:	84
    Number of Carrys    	:	35
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	139/1280
    PLBs                        :	35/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 177.62 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 13.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS" --package VQ100 --outdir "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\placer\Light_Sensor_ALS_pl.sdc" --dst_sdc_file "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\packer\Light_Sensor_ALS_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 362
used logic cells: 139
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS" --package VQ100 --outdir "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\packer" --translator "C:\lscc\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\placer\Light_Sensor_ALS_pl.sdc" --dst_sdc_file "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\packer\Light_Sensor_ALS_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 362
used logic cells: 139
Translating sdc file C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\placer\Light_Sensor_ALS_pl.sdc...
Translated sdc file is C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\packer\Light_Sensor_ALS_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev" "C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS" "C:\lscc\SBTools\sbt_backend\devices\ice40HX1K.lib" "C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\sbt\outputs\packer\Light_Sensor_ALS_pk.sdc" --outdir "C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\simulation_netlist\Light_Sensor_ALS_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS C:\lscc\SBTools\sbt_backend\devices\ice40HX1K.lib C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\sbt\outputs\packer\Light_Sensor_ALS_pk.sdc --outdir C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\sbt\outputs\router --sdf_file C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\simulation_netlist\Light_Sensor_ALS_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design Light_Sensor_ALS
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 175 
I1212: Iteration  1 :    25 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Light_Sensor_ALS
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/SBTools/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\simulation_netlist\Light_Sensor_ALS_sbt.v" --vhdl "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt/sbt/outputs/simulation_netlist\Light_Sensor_ALS_sbt.vhd" --lib "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS" --view rt --device "C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\packer\Light_Sensor_ALS_pk.sdc" --out-sdc-file "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\netlister\Light_Sensor_ALS_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\simulation_netlist\Light_Sensor_ALS_sbt.v
Writing C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt/sbt/outputs/simulation_netlist\Light_Sensor_ALS_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/SBTools/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS" --lib-file "C:\lscc\SBTools\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\netlister\Light_Sensor_ALS_sbt.sdc" --sdf-file "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\simulation_netlist\Light_Sensor_ALS_sbt.sdf" --report-file "C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\sbt\outputs\timer\Light_Sensor_ALS_timing.rpt" --device-file "C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\SBTools\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS --lib-file C:\lscc\SBTools\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\netlister\Light_Sensor_ALS_sbt.sdc --sdf-file C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\simulation_netlist\Light_Sensor_ALS_sbt.sdf --report-file C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\sbt\outputs\timer\Light_Sensor_ALS_timing.rpt --device-file C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/SBTools/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "AmbientLightSensor_syn.prj" -log "AmbientLightSensor_Implmnt/AmbientLightSensor.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of AmbientLightSensor_Implmnt/AmbientLightSensor.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\lscc\SBTools\synpbase
#OS: Windows 8 6.2
#Hostname: SLICKXPS

#Implementation: AmbientLightSensor_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys Verilog Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\lscc\SBTools\synpbase\lib\generic\sb_ice40.v"
@I::"C:\lscc\SBTools\synpbase\lib\vlog\umr_capim.v"
@I::"C:\lscc\SBTools\synpbase\lib\vlog\scemi_objects.v"
@I::"C:\lscc\SBTools\synpbase\lib\vlog\scemi_pipes.svh"
@I::"C:\lscc\SBTools\synpbase\lib\vlog\hypermods.v"
@I::"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v"
@I::"C:\Users\Russell\Dropbox\nandland\modules\SPI_Master_Slave\source\SPI_Master.v"
@I::"C:\Users\Russell\Dropbox\nandland\modules\SPI_Master_Slave\source\SPI_Master_With_Single_CS.v"
@I::"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v"
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module Light_Sensor_ALS
@N: CG364 :"C:\Users\Russell\Dropbox\nandland\modules\SPI_Master_Slave\source\SPI_Master.v":33:7:33:16|Synthesizing module SPI_Master

	SPI_MODE=32'b00000000000000000000000000000011
	CLKS_PER_HALF_BIT=32'b00000000000000000000000000000101
   Generated name = SPI_Master_3s_5s

@W: CL169 :"C:\Users\Russell\Dropbox\nandland\modules\SPI_Master_Slave\source\SPI_Master.v":144:2:144:7|Pruning register r_TX_DV 

@N: CG364 :"C:\Users\Russell\Dropbox\nandland\modules\SPI_Master_Slave\source\SPI_Master_With_Single_CS.v":35:7:35:31|Synthesizing module SPI_Master_With_Single_CS

	SPI_MODE=32'b00000000000000000000000000000011
	CLKS_PER_HALF_BIT=32'b00000000000000000000000000000101
	MAX_BYTES_PER_CS=32'b00000000000000000000000000000010
	CS_INACTIVE_CLKS=32'b00000000000000000000000001100100
	IDLE=2'b00
	TRANSFER=2'b01
	CS_INACTIVE=2'b10
   Generated name = SPI_Master_With_Single_CS_3s_5s_2s_100s_0_1_2

@N: CG364 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":14:7:14:13|Synthesizing module UART_TX

	CLKS_PER_BIT=32'b00000000000000000000000011011001
	IDLE=3'b000
	TX_START_BIT=3'b001
	TX_DATA_BITS=3'b010
	TX_STOP_BIT=3'b011
	CLEANUP=3'b100
   Generated name = UART_TX_217s_0_1_2_3_4

@A: CL282 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Feedback mux created for signal r_TX_Data[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Feedback mux created for signal r_Clock_Count[8:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Feedback mux created for signal r_Bit_Index[2:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Feedback mux created for signal o_TX_Serial -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Feedback mux created for signal o_TX_Active -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N: CG364 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":14:7:14:22|Synthesizing module Light_Sensor_ALS

@W: CL271 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":103:2:103:7|Pruning bits 15 to 13 of r_ADC_Word_6[15:0] -- not in use ...

@W: CL271 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":103:2:103:7|Pruning bits 4 to 0 of r_ADC_Word_6[15:0] -- not in use ...

@A: CL282 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":124:2:124:7|Feedback mux created for signal r_LED_Enable -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":124:2:124:7|Feedback mux created for signal r_LED_Count[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@W: CL189 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Register bit r_Clock_Count[8] is always 0, optimizing ...
@W: CL260 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Pruning register bit 8 of r_Clock_Count[8:0] 

@N: CL201 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Trying to extract state machine for register r_SM_Main
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL201 :"C:\Users\Russell\Dropbox\nandland\modules\SPI_Master_Slave\source\SPI_Master_With_Single_CS.v":100:2:100:7|Trying to extract state machine for register r_SM_CS
Extracted state machine for register r_SM_CS
State machine has 3 reachable states with original encodings of:
   00
   01
   10

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 15 20:06:46 2019

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":14:7:14:22|Selected library: work cell: Light_Sensor_ALS view verilog as top level
@N: NF107 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":14:7:14:22|Selected library: work cell: Light_Sensor_ALS view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 15 20:06:47 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 15 20:06:47 2019

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 64-bit mode
File C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\synwork\AmbientLightSensor_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":14:7:14:22|Selected library: work cell: Light_Sensor_ALS view verilog as top level
@N: NF107 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":14:7:14:22|Selected library: work cell: Light_Sensor_ALS view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 15 20:06:48 2019

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:52:26
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\Go_Board_Clock_Constraint.sdc
@L: C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\AmbientLightSensor_scck.rpt 
Printing clock  summary report in "C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\AmbientLightSensor_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\russell\dropbox\nandland\modules\uart\verilog\source\uart_tx.v":39:2:39:7|Removing sequential instance o_TX_Done of view:PrimLib.dffre(prim) in hierarchy view:work.UART_TX_217s_0_1_2_3_4(verilog) because there are no references to its outputs 

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Light_Sensor_ALS

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Summary
****************

Start     Requested     Requested     Clock        Clock           
Clock     Frequency     Period        Type         Group           
-------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup
===================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\AmbientLightSensor.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 15 20:06:49 2019

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:52:26
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@N: BN362 :"c:\users\russell\dropbox\nandland\modules\spi_master_slave\source\spi_master.v":86:2:86:7|Removing sequential instance r_Leading_Edge of view:PrimLib.dffr(prim) in hierarchy view:work.SPI_Master_3s_5s(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\russell\dropbox\nandland\modules\spi_master_slave\source\spi_master.v":164:2:164:7|Removing sequential instance r_TX_Bit_Count[2:0] of view:PrimLib.dffs(prim) in hierarchy view:work.SPI_Master_3s_5s(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\russell\dropbox\nandland\modules\uart\verilog\source\uart_tx.v":39:2:39:7|Removing sequential instance o_TX_Active of view:PrimLib.dffe(prim) in hierarchy view:work.UART_TX_217s_0_1_2_3_4(verilog) because there are no references to its outputs 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)

@N:"c:\users\russell\dropbox\nandland\modules\ambientlightsensor\source\light_sensor_als.v":124:2:124:7|Found counter in view:work.Light_Sensor_ALS(verilog) inst r_LED_Count[7:0]
Encoding state machine r_SM_CS[2:0] (view:work.SPI_Master_With_Single_CS_3s_5s_2s_100s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:"c:\users\russell\dropbox\nandland\modules\spi_master_slave\source\spi_master_with_single_cs.v":100:2:100:7|Found counter in view:work.SPI_Master_With_Single_CS_3s_5s_2s_100s_0_1_2(verilog) inst r_CS_Inactive_Count[6:0]
@N:"c:\users\russell\dropbox\nandland\modules\spi_master_slave\source\spi_master.v":86:2:86:7|Found counter in view:work.SPI_Master_3s_5s(verilog) inst r_SPI_Clk_Edges[4:0]
Encoding state machine r_SM_Main[4:0] (view:work.UART_TX_217s_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------

@N: FX1016 :"c:\users\russell\dropbox\nandland\modules\ambientlightsensor\source\light_sensor_als.v":18:10:18:14|SB_GB_IO inserted on the port i_Clk.
@N: FX1016 :"c:\users\russell\dropbox\nandland\modules\ambientlightsensor\source\light_sensor_als.v":17:10:17:19|SB_GB_IO inserted on the port i_Switch_1.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 84 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               84         r_LED_Count[0] 
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\AmbientLightSensor.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing Analyst data base C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\synwork\AmbientLightSensor_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

Found clock i_Clk with period 40.00ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 15 20:06:50 2019
#


Top view:               Light_Sensor_ALS
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: 26.827

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      75.9 MHz      40.000        13.173        26.827     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      26.827  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                                                          Starting                                                  Arrival           
Instance                                                  Reference     Type         Pin     Net                    Time        Slack 
                                                          Clock                                                                       
--------------------------------------------------------------------------------------------------------------------------------------
UART_TX_Inst.r_Clock_Count[3]                             i_Clk         SB_DFFSR     Q       r_Clock_Count[3]       0.540       26.827
UART_TX_Inst.r_Clock_Count[4]                             i_Clk         SB_DFFSR     Q       r_Clock_Count[4]       0.540       26.834
UART_TX_Inst.r_Clock_Count[5]                             i_Clk         SB_DFFSR     Q       r_Clock_Count[5]       0.540       28.633
UART_TX_Inst.r_Clock_Count[6]                             i_Clk         SB_DFFSR     Q       r_Clock_Count[6]       0.540       28.654
UART_TX_Inst.r_Clock_Count[7]                             i_Clk         SB_DFFSR     Q       r_Clock_Count[7]       0.540       28.717
SPI_Master_CS_Inst.SPI_Master_Inst.r_SPI_Clk_Edges[3]     i_Clk         SB_DFFR      Q       r_SPI_Clk_Edges[3]     0.540       30.343
SPI_Master_CS_Inst.SPI_Master_Inst.r_SPI_Clk_Edges[4]     i_Clk         SB_DFFR      Q       r_SPI_Clk_Edges[4]     0.540       30.379
UART_TX_Inst.r_Bit_Index[1]                               i_Clk         SB_DFF       Q       r_Bit_Index[1]         0.540       30.404
UART_TX_Inst.r_Bit_Index[2]                               i_Clk         SB_DFF       Q       r_Bit_Index[2]         0.540       30.453
UART_TX_Inst.r_SM_Main[2]                                 i_Clk         SB_DFFR      Q       r_SM_Main[2]           0.540       30.453
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                                          Starting                                                    Required           
Instance                                                  Reference     Type        Pin     Net                       Time         Slack 
                                                          Clock                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------
UART_TX_Inst.r_Bit_Index[0]                               i_Clk         SB_DFF      D       r_Bit_Index               39.895       26.827
UART_TX_Inst.r_Bit_Index[1]                               i_Clk         SB_DFF      D       r_Bit_Index_0             39.895       26.827
UART_TX_Inst.r_Bit_Index[2]                               i_Clk         SB_DFF      D       r_Bit_Index_1             39.895       28.633
SPI_Master_CS_Inst.SPI_Master_Inst.r_SPI_Clk_Count[3]     i_Clk         SB_DFFR     D       r_SPI_Clk_Count_6[3]      39.895       30.343
UART_TX_Inst.o_TX_Serial                                  i_Clk         SB_DFFE     D       N_18_i                    39.895       30.404
SPI_Master_CS_Inst.SPI_Master_Inst.r_SPI_Clk_Count[2]     i_Clk         SB_DFFR     D       r_SPI_Clk_Count_6[2]      39.895       30.484
SPI_Master_CS_Inst.r_CS_Inactive_Count[0]                 i_Clk         SB_DFFR     D       r_CS_Inactive_Count_0     39.895       30.544
SPI_Master_CS_Inst.r_CS_Inactive_Count[1]                 i_Clk         SB_DFFR     D       r_CS_Inactive_Count_1     39.895       30.544
SPI_Master_CS_Inst.r_CS_Inactive_Count[2]                 i_Clk         SB_DFFS     D       r_CS_Inactive_Count_2     39.895       30.544
SPI_Master_CS_Inst.r_CS_Inactive_Count[3]                 i_Clk         SB_DFFR     D       r_CS_Inactive_Count_3     39.895       30.544
=========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      13.068
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     26.827

    Number of logic level(s):                6
    Starting point:                          UART_TX_Inst.r_Clock_Count[3] / Q
    Ending point:                            UART_TX_Inst.r_Bit_Index[0] / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
UART_TX_Inst.r_Clock_Count[3]             SB_DFFSR     Q        Out     0.540     0.540       -         
r_Clock_Count[3]                          Net          -        -       1.599     -           3         
UART_TX_Inst.r_Clock_Count_RNI59GB[3]     SB_LUT4      I0       In      -         2.139       -         
UART_TX_Inst.r_Clock_Count_RNI59GB[3]     SB_LUT4      O        Out     0.386     2.525       -         
N_124_li                                  Net          -        -       1.371     -           1         
UART_TX_Inst.r_Clock_Count_RNIKUOS[7]     SB_LUT4      I0       In      -         3.896       -         
UART_TX_Inst.r_Clock_Count_RNIKUOS[7]     SB_LUT4      O        Out     0.449     4.345       -         
N_56                                      Net          -        -       1.371     -           6         
UART_TX_Inst.r_SM_Main_RNIJ1EF1[2]        SB_LUT4      I0       In      -         5.715       -         
UART_TX_Inst.r_SM_Main_RNIJ1EF1[2]        SB_LUT4      O        Out     0.449     6.164       -         
N_58                                      Net          -        -       1.371     -           3         
UART_TX_Inst.r_Bit_Index_RNIM6DA2[0]      SB_LUT4      I0       In      -         7.535       -         
UART_TX_Inst.r_Bit_Index_RNIM6DA2[0]      SB_LUT4      O        Out     0.449     7.984       -         
N_62                                      Net          -        -       1.371     -           2         
UART_TX_Inst.r_SM_Main_RNIMRHA3[0]        SB_LUT4      I0       In      -         9.355       -         
UART_TX_Inst.r_SM_Main_RNIMRHA3[0]        SB_LUT4      O        Out     0.386     9.741       -         
N_33                                      Net          -        -       1.371     -           2         
UART_TX_Inst.r_Bit_Index_RNO[0]           SB_LUT4      I0       In      -         11.112      -         
UART_TX_Inst.r_Bit_Index_RNO[0]           SB_LUT4      O        Out     0.449     11.561      -         
r_Bit_Index                               Net          -        -       1.507     -           1         
UART_TX_Inst.r_Bit_Index[0]               SB_DFF       D        In      -         13.068      -         
========================================================================================================
Total path delay (propagation time + setup) of 13.173 is 3.212(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for Light_Sensor_ALS 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             3 uses
SB_CARRY        35 uses
SB_DFF          14 uses
SB_DFFE         18 uses
SB_DFFER        8 uses
SB_DFFR         25 uses
SB_DFFS         11 uses
SB_DFFSR        8 uses
VCC             3 uses
SB_LUT4         116 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       2 uses
SB_IO          9 uses

I/O Register bits:                  0
Register bits not including I/Os:   84 (6%)
Total load per clock:
   i_Clk: 1

Mapping Summary:
Total  LUTs: 116 (9%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 116 = 116 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 56MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 15 20:06:50 2019

###########################################################]


Synthesis exit by 0.
Current Implementation AmbientLightSensor_Implmnt its sbt path: C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/lscc/SBTools/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt/AmbientLightSensor.edf " "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt/AmbientLightSensor.edf...
Parsing constraint file: C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/Go_Board_Constraints.pcf ...
start to read sdc/scf file C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt/AmbientLightSensor.scf
sdc_reader OK C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt/AmbientLightSensor.scf
Stored edif netlist at C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS...
Warning: The terminal r_LED_Test:D is driven by non-default constant value VCC

write Timing Constraint to C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Light_Sensor_ALS

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/lscc/SBTools/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS" --outdir "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\SBTools\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\placer\Light_Sensor_ALS_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\SBTools\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS --outdir C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\placer --device-file C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\SBTools\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\placer\Light_Sensor_ALS_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS
SDC file             - C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\SBTools\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	116
    Number of DFFs      	:	84
    Number of Carrys    	:	35
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	12
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	20
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
W2216: SB_GB_IO 'i_Switch_1_ibuf_gb_io' is assigned to a non-GB pin '53'. Replacing it with SB_IO 'i_Switch_1_ibuf_gb_io' and SB_GB 'i_Switch_1_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	137
    Number of DFFs      	:	84
    Number of Carrys    	:	35

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	67
        LUT, DFF and CARRY	:	17
    Combinational LogicCells
        Only LUT         	:	37
        CARRY Only       	:	2
        LUT with CARRY   	:	16
    LogicCells                  :	139/1280
    PLBs                        :	20/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.0 (sec)

Final Design Statistics
    Number of LUTs      	:	137
    Number of DFFs      	:	84
    Number of Carrys    	:	35
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	139/1280
    PLBs                        :	31/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 174.83 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 13.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS" --package VQ100 --outdir "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\placer\Light_Sensor_ALS_pl.sdc" --dst_sdc_file "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\packer\Light_Sensor_ALS_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 292
used logic cells: 139
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/SBTools/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev" "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS" --package VQ100 --outdir "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\packer" --translator "C:\lscc\SBTools\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\placer\Light_Sensor_ALS_pl.sdc" --dst_sdc_file "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\packer\Light_Sensor_ALS_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 292
used logic cells: 139
Translating sdc file C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\placer\Light_Sensor_ALS_pl.sdc...
Translated sdc file is C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\packer\Light_Sensor_ALS_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev" "C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS" "C:\lscc\SBTools\sbt_backend\devices\ice40HX1K.lib" "C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\sbt\outputs\packer\Light_Sensor_ALS_pk.sdc" --outdir "C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\simulation_netlist\Light_Sensor_ALS_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\SBTools\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS C:\lscc\SBTools\sbt_backend\devices\ice40HX1K.lib C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\sbt\outputs\packer\Light_Sensor_ALS_pk.sdc --outdir C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\sbt\outputs\router --sdf_file C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\simulation_netlist\Light_Sensor_ALS_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design Light_Sensor_ALS
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 175 
I1212: Iteration  1 :    25 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Light_Sensor_ALS
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/SBTools/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\simulation_netlist\Light_Sensor_ALS_sbt.v" --vhdl "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt/sbt/outputs/simulation_netlist\Light_Sensor_ALS_sbt.vhd" --lib "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS" --view rt --device "C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\packer\Light_Sensor_ALS_pk.sdc" --out-sdc-file "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\netlister\Light_Sensor_ALS_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\simulation_netlist\Light_Sensor_ALS_sbt.v
Writing C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt/sbt/outputs/simulation_netlist\Light_Sensor_ALS_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/SBTools/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS" --lib-file "C:\lscc\SBTools\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\netlister\Light_Sensor_ALS_sbt.sdc" --sdf-file "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\simulation_netlist\Light_Sensor_ALS_sbt.sdf" --report-file "C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\sbt\outputs\timer\Light_Sensor_ALS_timing.rpt" --device-file "C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\SBTools\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS --lib-file C:\lscc\SBTools\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\netlister\Light_Sensor_ALS_sbt.sdc --sdf-file C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\simulation_netlist\Light_Sensor_ALS_sbt.sdf --report-file C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\sbt\outputs\timer\Light_Sensor_ALS_timing.rpt --device-file C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/SBTools/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\SBTools\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "AmbientLightSensor_syn.prj" -log "AmbientLightSensor_Implmnt/AmbientLightSensor.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of AmbientLightSensor_Implmnt/AmbientLightSensor.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\lscc\SBTools\synpbase
#OS: Windows 8 6.2
#Hostname: SLICKXPS

#Implementation: AmbientLightSensor_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys Verilog Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\lscc\SBTools\synpbase\lib\generic\sb_ice40.v"
@I::"C:\lscc\SBTools\synpbase\lib\vlog\umr_capim.v"
@I::"C:\lscc\SBTools\synpbase\lib\vlog\scemi_objects.v"
@I::"C:\lscc\SBTools\synpbase\lib\vlog\scemi_pipes.svh"
@I::"C:\lscc\SBTools\synpbase\lib\vlog\hypermods.v"
@I::"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v"
@I::"C:\Users\Russell\Dropbox\nandland\modules\SPI_Master_Slave\source\SPI_Master.v"
@I::"C:\Users\Russell\Dropbox\nandland\modules\SPI_Master_Slave\source\SPI_Master_With_Single_CS.v"
@I::"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v"
Verilog syntax check successful!
File C:\Users\Russell\Dropbox\nandland\modules\SPI_Master_Slave\source\SPI_Master_With_Single_CS.v changed - recompiling
Selecting top level module Light_Sensor_ALS
@N: CG364 :"C:\Users\Russell\Dropbox\nandland\modules\SPI_Master_Slave\source\SPI_Master.v":33:7:33:16|Synthesizing module SPI_Master

	SPI_MODE=32'b00000000000000000000000000000011
	CLKS_PER_HALF_BIT=32'b00000000000000000000000000000101
   Generated name = SPI_Master_3s_5s

@W: CL169 :"C:\Users\Russell\Dropbox\nandland\modules\SPI_Master_Slave\source\SPI_Master.v":144:2:144:7|Pruning register r_TX_DV 

@N: CG364 :"C:\Users\Russell\Dropbox\nandland\modules\SPI_Master_Slave\source\SPI_Master_With_Single_CS.v":35:7:35:31|Synthesizing module SPI_Master_With_Single_CS

	SPI_MODE=32'b00000000000000000000000000000011
	CLKS_PER_HALF_BIT=32'b00000000000000000000000000000101
	MAX_BYTES_PER_CS=32'b00000000000000000000000000000010
	CS_INACTIVE_CLKS=32'b00000000000000000000000001100100
	IDLE=2'b00
	TRANSFER=2'b01
	CS_INACTIVE=2'b10
   Generated name = SPI_Master_With_Single_CS_3s_5s_2s_100s_0_1_2

@N: CG364 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":14:7:14:13|Synthesizing module UART_TX

	CLKS_PER_BIT=32'b00000000000000000000000011011001
	IDLE=3'b000
	TX_START_BIT=3'b001
	TX_DATA_BITS=3'b010
	TX_STOP_BIT=3'b011
	CLEANUP=3'b100
   Generated name = UART_TX_217s_0_1_2_3_4

@A: CL282 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Feedback mux created for signal r_TX_Data[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Feedback mux created for signal r_Clock_Count[8:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Feedback mux created for signal r_Bit_Index[2:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Feedback mux created for signal o_TX_Serial -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Feedback mux created for signal o_TX_Active -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N: CG364 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":14:7:14:22|Synthesizing module Light_Sensor_ALS

@W: CL271 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":103:2:103:7|Pruning bits 15 to 13 of r_ADC_Word_6[15:0] -- not in use ...

@W: CL271 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":103:2:103:7|Pruning bits 4 to 0 of r_ADC_Word_6[15:0] -- not in use ...

@A: CL282 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":124:2:124:7|Feedback mux created for signal r_LED_Enable -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":124:2:124:7|Feedback mux created for signal r_LED_Count[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@W: CL189 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Register bit r_Clock_Count[8] is always 0, optimizing ...
@W: CL260 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Pruning register bit 8 of r_Clock_Count[8:0] 

@N: CL201 :"C:\Users\Russell\Dropbox\nandland\modules\UART\Verilog\source\UART_TX.v":39:2:39:7|Trying to extract state machine for register r_SM_Main
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL201 :"C:\Users\Russell\Dropbox\nandland\modules\SPI_Master_Slave\source\SPI_Master_With_Single_CS.v":100:2:100:7|Trying to extract state machine for register r_SM_CS
Extracted state machine for register r_SM_CS
State machine has 3 reachable states with original encodings of:
   00
   01
   10

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 15 20:13:11 2019

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":14:7:14:22|Selected library: work cell: Light_Sensor_ALS view verilog as top level
@N: NF107 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":14:7:14:22|Selected library: work cell: Light_Sensor_ALS view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 15 20:13:11 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 15 20:13:11 2019

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 64-bit mode
File C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\synwork\AmbientLightSensor_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":14:7:14:22|Selected library: work cell: Light_Sensor_ALS view verilog as top level
@N: NF107 :"C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\source\Light_Sensor_ALS.v":14:7:14:22|Selected library: work cell: Light_Sensor_ALS view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 15 20:13:12 2019

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:52:26
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\Go_Board_Clock_Constraint.sdc
@L: C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\AmbientLightSensor_scck.rpt 
Printing clock  summary report in "C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\AmbientLightSensor_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\russell\dropbox\nandland\modules\uart\verilog\source\uart_tx.v":39:2:39:7|Removing sequential instance o_TX_Done of view:PrimLib.dffre(prim) in hierarchy view:work.UART_TX_217s_0_1_2_3_4(verilog) because there are no references to its outputs 

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist Light_Sensor_ALS

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Summary
****************

Start     Requested     Requested     Clock        Clock           
Clock     Frequency     Period        Type         Group           
-------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup
===================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt\AmbientLightSensor.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 15 20:13:13 2019

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:52:26
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@N: BN362 :"c:\users\russell\dropbox\nandland\modules\spi_master_slave\source\spi_master.v":86:2:86:7|Removing sequential instance r_Leading_Edge of view:PrimLib.dffr(prim) in hierarchy view:work.SPI_Master_3s_5s(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\russell\dropbox\nandland\modules\spi_master_slave\source\spi_master.v":164:2:164:7|Removing sequential instance r_TX_Bit_Count[2:0] of view:PrimLib.dffs(prim) in hierarchy view:work.SPI_Master_3s_5s(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\russell\dropbox\nandland\modules\uart\verilog\source\uart_tx.v":39:2:39:7|Removing sequential instance o_TX_Active of view:PrimLib.dffe(prim) in hierarchy view:work.UART_TX_217s_0_1_2_3_4(verilog) because there are no references to its outputs 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)

@N:"c:\users\russell\dropbox\nandland\modules\ambientlightsensor\source\light_sensor_als.v":124:2:124:7|Found counter in view:work.Light_Sensor_ALS(verilog) inst r_LED_Count[7:0]
Encoding state machine r_SM_CS[2:0] (view:work.SPI_Master_With_Single_CS_3s_5s_2s_100s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:"c:\users\russell\dropbox\nandland\modules\spi_master_slave\source\spi_master_with_single_cs.v":100:2:100:7|Found counter in view:work.SPI_Master_With_Single_CS_3s_5s_2s_100s_0_1_2(verilog) inst r_CS_Inactive_Count[6:0]
@N:"c:\users\russell\dropbox\nandland\modules\spi_master_slave\source\spi_master.v":86:2:86:7|Found counter in view:work.SPI_Master_3s_5s(verilog) inst r_SPI_Clk_Edges[4:0]
Encoding state machine r_SM_Main[4:0] (view:work.UART_TX_217s_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------

@N: FX1016 :"c:\users\russell\dropbox\nandland\modules\ambientlightsensor\source\light_sensor_als.v":18:10:18:14|SB_GB_IO inserted on the port i_Clk.
@N: FX1016 :"c:\users\russell\dropbox\nandland\modules\ambientlightsensor\source\light_sensor_als.v":17:10:17:19|SB_GB_IO inserted on the port i_Switch_1.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Error Code [nlsim.c:2536 VCD file C:\Users\Russell\Dropbox\nandland\modules\AmbientLightSensor\go-board-project\AmbientLightSensor\AmbientLightSensor_Implmnt/syntmp/sim.vcd cannot be opened, check disk space/write permission.]
While running 64-bit - Windows build
@E::Internal Error in m_generic.exe
Stack trace
===========
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x7FF95F363DB0
0x7FF95FEA3670
Please open a web case about this problem. A Synopsys CAE will then contact you.

Instructions to open a web-case:
1.  Go to the Synopsys support web site, https://solvnet.synopsys.com. 
2.  Login with your user name and password. If you do not have an account, please register and set one up.
3.  Click the `Enter A Call' link.
4.  Provide a detailed description of the problem, and fill in all required fields.
5.  Attach any test cases or archived project files required to reproduce the problem. 
Stack trace
===========
0x7FF95FEA3670
0x7FF95FEA3670
0x7FF95FEA3670
0x7FF95FEA3670
0x7FF95FEA3670
0x7FF95FEA3670
0x7FF95FEA3670
0x7FF95FEA3670
0x7FF95FEA3670
0x7FF95FEA3670
0x7FF95FEA3670
0x7FF95FEA3670
0x7FF95FEA3670
0x7FF95FEA3670
0x7FF95F363DB0
0x7FF95FEA3670
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 15 20:13:13 2019

###########################################################]


Synthesis exit by 3.
Synthesis failed.
Synthesis batch mode runtime 5 seconds8:13:50 PM
