

================================================================
== Vivado HLS Report for 'image_filter_Loop_1_proc'
================================================================
* Date:           Thu Jun  4 17:29:34 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        image_filter
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.00|      5.08|        0.75|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|        23|          1|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    975|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     575|    887|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    149|
|Register         |        -|      -|     963|      2|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1538|   2013|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------------+---------+-------+-----+-----+
    |                    Instance                   |                   Module                  | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------------------+-------------------------------------------+---------+-------+-----+-----+
    |image_filter_fmul_32ns_32ns_32_5_max_dsp_U52   |image_filter_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  325|
    |image_filter_fpext_32ns_64_2_U53               |image_filter_fpext_32ns_64_2               |        0|      0|  100|  138|
    |image_filter_fsub_32ns_32ns_32_9_full_dsp_U51  |image_filter_fsub_32ns_32ns_32_9_full_dsp  |        0|      2|  324|  424|
    +-----------------------------------------------+-------------------------------------------+---------+-------+-----+-----+
    |Total                                          |                                           |        0|      5|  575|  887|
    +-----------------------------------------------+-------------------------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+-----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+-----+------------+------------+
    |acc_V_fu_493_p2               |     +    |      0|  0|   64|          64|          64|
    |asd_fu_212_p2                 |     +    |      0|  0|   10|          10|           1|
    |i_fu_193_p2                   |     +    |      0|  0|    9|           9|           1|
    |p_Val2_5_fu_429_p2            |     +    |      0|  0|   55|          55|          55|
    |tmp_21_fu_297_p2              |     +    |      0|  0|   12|           7|          12|
    |tmp_34_fu_315_p2              |     +    |      0|  0|   12|           7|          12|
    |F2_fu_285_p2                  |     -    |      0|  0|   12|          11|          12|
    |man_V_1_fu_267_p2             |     -    |      0|  0|   54|           1|          54|
    |tmp_22_fu_303_p2              |     -    |      0|  0|   12|           6|          12|
    |newSel3_fu_460_p3             |  Select  |      0|  0|   54|           1|          54|
    |newSel_fu_469_p3              |  Select  |      0|  0|   64|           1|          64|
    |p_Val2_3_fu_417_p3            |  Select  |      0|  0|   54|           1|          54|
    |p_Val2_44_fu_273_p3           |  Select  |      0|  0|   54|           1|          54|
    |p_Val2_45_fu_482_p3           |  Select  |      0|  0|   64|           1|          64|
    |qb_fu_385_p3                  |  Select  |      0|  0|    1|           1|           1|
    |sh_amt_fu_333_p3              |  Select  |      0|  0|   12|           1|          12|
    |this_assign_cast_fu_373_p3    |  Select  |      0|  0|    2|           1|           2|
    |or_cond_45_fu_187_p2          |    and   |      0|  0|    1|           1|           1|
    |sel_tmp14_fu_455_p2           |    and   |      0|  0|    1|           1|           1|
    |sel_tmp2_fu_396_p2            |    and   |      0|  0|    1|           1|           1|
    |sel_tmp7_fu_440_p2            |    and   |      0|  0|    1|           1|           1|
    |tmp_29_fu_368_p2              |   ashr   |      0|  0|  160|          54|          54|
    |icmp_fu_358_p2                |   icmp   |      0|  0|    3|           6|           1|
    |tmp_18_fu_280_p2              |   icmp   |      0|  0|   22|          63|           1|
    |tmp_1_fu_176_p2               |   icmp   |      0|  0|    3|           9|           7|
    |tmp_20_fu_291_p2              |   icmp   |      0|  0|    5|          12|           6|
    |tmp_23_fu_309_p2              |   icmp   |      0|  0|    5|          12|           6|
    |tmp_25_fu_342_p2              |   icmp   |      0|  0|    5|          12|           6|
    |tmp_33_fu_380_p2              |   icmp   |      0|  0|    5|          12|           6|
    |tmp_3_fu_182_p2               |   icmp   |      0|  0|    5|          12|          12|
    |tmp_6_fu_206_p2               |   icmp   |      0|  0|    4|          10|          10|
    |tmp_8_fu_218_p2               |   icmp   |      0|  0|    5|          12|          12|
    |ap_sig_bdd_48                 |    or    |      0|  0|    1|           1|           1|
    |ap_sig_bdd_87                 |    or    |      0|  0|    1|           1|           1|
    |or_cond_fu_475_p2             |    or    |      0|  0|    1|           1|           1|
    |sel_tmp13_demorgan_fu_445_p2  |    or    |      0|  0|    1|           1|           1|
    |sel_tmp6_demorgan_fu_401_p2   |    or    |      0|  0|    1|           1|           1|
    |tmp_32_fu_411_p2              |    shl   |      0|  0|  193|          64|          64|
    |sel_tmp13_fu_449_p2           |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp1_fu_391_p2            |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp6_fu_435_p2            |    xor   |      0|  0|    2|           1|           2|
    +------------------------------+----------+-------+---+-----+------------+------------+
    |Total                         |          |      0|  0|  975|         468|         728|
    +------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |acc_V_1_fu_96           |  64|          2|   64|        128|
    |ap_NS_fsm               |   1|          5|    1|          5|
    |ap_reg_ppiten_pp0_it22  |   1|          2|    1|          2|
    |asd_0_i_reg_139         |  10|          2|   10|         20|
    |i_0_i_reg_128           |   9|          2|    9|         18|
    |p_Val2_s_fu_100         |  64|          2|   64|        128|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 149|         15|  149|        301|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |acc_V_1_fu_96                            |  64|   0|   64|          0|
    |ap_CS_fsm                                |   4|   0|    4|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it10                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it11                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it12                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it13                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it14                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it15                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it16                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it17                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it18                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it19                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it20                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it21                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it22                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it9                    |   1|   0|    1|          0|
    |ap_reg_ppstg_isneg_reg_580_pp0_it18      |   1|   0|    1|          0|
    |ap_reg_ppstg_p_Val2_44_reg_597_pp0_it19  |  54|   0|   54|          0|
    |ap_reg_ppstg_tmp_20_reg_610_pp0_it19     |   1|   0|    1|          0|
    |asd_0_i_reg_139                          |  10|   0|   10|          0|
    |exp_tmp_V_reg_587                        |  11|   0|   11|          0|
    |i_0_i_reg_128                            |   9|   0|    9|          0|
    |i_reg_536                                |   9|   0|    9|          0|
    |icmp_reg_649                             |   1|   0|    1|          0|
    |img_0_2_data_stream_0_V_read_reg_559     |  32|   0|   32|          0|
    |img_resized_data_stream_0_V_r_reg_554    |  32|   0|   32|          0|
    |isneg_reg_580                            |   1|   0|    1|          0|
    |newSel3_reg_701                          |  54|   0|   54|          0|
    |p_Val2_44_reg_597                        |  54|   0|   54|          0|
    |p_Val2_45_reg_706                        |  64|   0|   64|          0|
    |p_Val2_5_reg_685                         |  55|   0|   55|          0|
    |p_Val2_s_fu_100                          |  64|   0|   64|          0|
    |qb_reg_664                               |   1|   0|    1|          0|
    |sel_tmp14_reg_695                        |   1|   0|    1|          0|
    |sel_tmp2_reg_669                         |   1|   0|    1|          0|
    |sel_tmp6_demorgan_reg_674                |   1|   0|    1|          0|
    |sel_tmp7_reg_690                         |   1|   0|    1|          0|
    |sh_amt_cast_reg_639                      |  32|   0|   32|          0|
    |temp_reg_564                             |  32|   0|   32|          0|
    |this_assign_cast_reg_659                 |  54|   0|   54|          0|
    |tmp_147_reg_575                          |  63|   0|   63|          0|
    |tmp_149_reg_592                          |  52|   0|   52|          0|
    |tmp_151_reg_634                          |   1|   0|    1|          0|
    |tmp_18_reg_604                           |   1|   0|    1|          0|
    |tmp_20_reg_610                           |   1|   0|    1|          0|
    |tmp_21_reg_617                           |  12|   0|   12|          0|
    |tmp_22_reg_623                           |  12|   0|   12|          0|
    |tmp_23_reg_628                           |   1|   0|    1|          0|
    |tmp_25_reg_644                           |   1|   0|    1|          0|
    |tmp_29_reg_654                           |  54|   0|   54|          0|
    |tmp_32_reg_680                           |  64|   0|   64|          0|
    |tmp_6_reg_541                            |   1|   0|    1|          0|
    |tmp_8_reg_550                            |   1|   0|    1|          0|
    |v_assign_reg_570                         |  32|   0|   32|          0|
    |tmp_6_reg_541                            |   0|   1|    1|          0|
    |tmp_8_reg_550                            |   0|   1|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 963|   2|  965|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+-----------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+-------------------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                               |  in |    1| ap_ctrl_hs |   image_filter_Loop_1_proc  | return value |
|ap_rst                               |  in |    1| ap_ctrl_hs |   image_filter_Loop_1_proc  | return value |
|ap_start                             |  in |    1| ap_ctrl_hs |   image_filter_Loop_1_proc  | return value |
|ap_done                              | out |    1| ap_ctrl_hs |   image_filter_Loop_1_proc  | return value |
|ap_continue                          |  in |    1| ap_ctrl_hs |   image_filter_Loop_1_proc  | return value |
|ap_idle                              | out |    1| ap_ctrl_hs |   image_filter_Loop_1_proc  | return value |
|ap_ready                             | out |    1| ap_ctrl_hs |   image_filter_Loop_1_proc  | return value |
|ap_return                            | out |   64| ap_ctrl_hs |   image_filter_Loop_1_proc  | return value |
|img_resized_data_stream_0_V_dout     |  in |   32|   ap_fifo  | img_resized_data_stream_0_V |    pointer   |
|img_resized_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  | img_resized_data_stream_0_V |    pointer   |
|img_resized_data_stream_0_V_read     | out |    1|   ap_fifo  | img_resized_data_stream_0_V |    pointer   |
|img_0_2_data_stream_0_V_dout         |  in |   32|   ap_fifo  |   img_0_2_data_stream_0_V   |    pointer   |
|img_0_2_data_stream_0_V_empty_n      |  in |    1|   ap_fifo  |   img_0_2_data_stream_0_V   |    pointer   |
|img_0_2_data_stream_0_V_read         | out |    1|   ap_fifo  |   img_0_2_data_stream_0_V   |    pointer   |
|p_read                               |  in |   12|   ap_none  |            p_read           |    scalar    |
|p_read1                              |  in |   12|   ap_none  |           p_read1           |    scalar    |
+-------------------------------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 26
* Pipeline: 1
  Pipeline-0: II = 1, D = 23, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (or_cond_45)
3 --> 
	26  / (!tmp_6) | (tmp_6 & !tmp_8)
	4  / (tmp_6 & tmp_8)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	3  / true
26 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: acc_V_1 [1/1] 0.00ns
newFuncRoot:0  %acc_V_1 = alloca i64, align 8

ST_1: p_Val2_s [1/1] 0.00ns
newFuncRoot:1  %p_Val2_s = alloca i64, align 8

ST_1: stg_29 [1/1] 0.00ns
newFuncRoot:2  call void (...)* @_ssdm_op_SpecInterface(float* %img_0_2_data_stream_0_V, [8 x i8]* @str60, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str61, [1 x i8]* @str61, [8 x i8]* @str60)

ST_1: stg_30 [1/1] 0.00ns
newFuncRoot:3  call void (...)* @_ssdm_op_SpecInterface(float* %img_resized_data_stream_0_V, [8 x i8]* @str56, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str57, [1 x i8]* @str57, [8 x i8]* @str56)

ST_1: p_read_3 [1/1] 0.00ns
newFuncRoot:4  %p_read_3 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_read1)

ST_1: p_read_4 [1/1] 0.00ns
newFuncRoot:5  %p_read_4 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_read)

ST_1: stg_33 [1/1] 1.57ns
newFuncRoot:6  store i64 0, i64* %p_Val2_s, align 8

ST_1: stg_34 [1/1] 1.57ns
newFuncRoot:7  store i64 0, i64* %acc_V_1, align 8

ST_1: stg_35 [1/1] 1.57ns
newFuncRoot:8  br label %0


 <State 2>: 5.08ns
ST_2: i_0_i [1/1] 0.00ns
:0  %i_0_i = phi i9 [ 0, %newFuncRoot ], [ %i, %.loopexit.i ]

ST_2: i_0_i_cast_cast [1/1] 0.00ns
:1  %i_0_i_cast_cast = zext i9 %i_0_i to i12

ST_2: tmp_1 [1/1] 2.03ns
:2  %tmp_1 = icmp ult i9 %i_0_i, -32

ST_2: tmp_3 [1/1] 2.14ns
:3  %tmp_3 = icmp ult i12 %i_0_i_cast_cast, %p_read_3

ST_2: or_cond_45 [1/1] 1.37ns
:4  %or_cond_45 = and i1 %tmp_1, %tmp_3

ST_2: i [1/1] 1.84ns
:5  %i = add i9 %i_0_i, 1

ST_2: stg_42 [1/1] 1.57ns
:6  br i1 %or_cond_45, label %.preheader.i, label %.loopexit24.i.exitStub

ST_2: acc_V_1_load [1/1] 0.00ns
.loopexit24.i.exitStub:0  %acc_V_1_load = load i64* %acc_V_1, align 8

ST_2: stg_44 [1/1] 0.00ns
.loopexit24.i.exitStub:1  ret i64 %acc_V_1_load


 <State 3>: 3.44ns
ST_3: asd_0_i [1/1] 0.00ns
.preheader.i:0  %asd_0_i = phi i10 [ %asd, %_ifconv ], [ 0, %0 ]

ST_3: asd_0_i_cast_cast [1/1] 0.00ns
.preheader.i:1  %asd_0_i_cast_cast = zext i10 %asd_0_i to i12

ST_3: tmp_6 [1/1] 2.07ns
.preheader.i:2  %tmp_6 = icmp ult i10 %asd_0_i, -384

ST_3: asd [1/1] 1.84ns
.preheader.i:3  %asd = add i10 %asd_0_i, 1

ST_3: stg_49 [1/1] 0.00ns
.preheader.i:4  br i1 %tmp_6, label %1, label %.loopexit.i

ST_3: tmp [1/1] 0.00ns
:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1807)

ST_3: tmp_8 [1/1] 2.14ns
:1  %tmp_8 = icmp ult i12 %asd_0_i_cast_cast, %p_read_4

ST_3: stg_52 [1/1] 0.00ns
:2  br i1 %tmp_8, label %_ifconv, label %.loopexit.i


 <State 4>: 2.62ns
ST_4: tmp_9 [1/1] 0.00ns
_ifconv:2  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1843)

ST_4: stg_54 [1/1] 0.00ns
_ifconv:3  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: img_resized_data_stream_0_V_r [1/1] 2.62ns
_ifconv:4  %img_resized_data_stream_0_V_r = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %img_resized_data_stream_0_V)

ST_4: empty [1/1] 0.00ns
_ifconv:5  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1843, i32 %tmp_9)

ST_4: img_0_2_data_stream_0_V_read [1/1] 2.62ns
_ifconv:8  %img_0_2_data_stream_0_V_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %img_0_2_data_stream_0_V)


 <State 5>: 4.35ns
ST_5: temp [9/9] 4.35ns
_ifconv:9  %temp = fsub float %img_resized_data_stream_0_V_r, %img_0_2_data_stream_0_V_read


 <State 6>: 4.35ns
ST_6: temp [8/9] 4.35ns
_ifconv:9  %temp = fsub float %img_resized_data_stream_0_V_r, %img_0_2_data_stream_0_V_read


 <State 7>: 4.35ns
ST_7: temp [7/9] 4.35ns
_ifconv:9  %temp = fsub float %img_resized_data_stream_0_V_r, %img_0_2_data_stream_0_V_read


 <State 8>: 4.35ns
ST_8: temp [6/9] 4.35ns
_ifconv:9  %temp = fsub float %img_resized_data_stream_0_V_r, %img_0_2_data_stream_0_V_read


 <State 9>: 4.35ns
ST_9: temp [5/9] 4.35ns
_ifconv:9  %temp = fsub float %img_resized_data_stream_0_V_r, %img_0_2_data_stream_0_V_read


 <State 10>: 4.35ns
ST_10: temp [4/9] 4.35ns
_ifconv:9  %temp = fsub float %img_resized_data_stream_0_V_r, %img_0_2_data_stream_0_V_read


 <State 11>: 4.35ns
ST_11: temp [3/9] 4.35ns
_ifconv:9  %temp = fsub float %img_resized_data_stream_0_V_r, %img_0_2_data_stream_0_V_read


 <State 12>: 4.35ns
ST_12: temp [2/9] 4.35ns
_ifconv:9  %temp = fsub float %img_resized_data_stream_0_V_r, %img_0_2_data_stream_0_V_read


 <State 13>: 4.35ns
ST_13: temp [1/9] 4.35ns
_ifconv:9  %temp = fsub float %img_resized_data_stream_0_V_r, %img_0_2_data_stream_0_V_read


 <State 14>: 4.35ns
ST_14: v_assign [5/5] 4.35ns
_ifconv:10  %v_assign = fmul float %temp, %temp


 <State 15>: 4.35ns
ST_15: v_assign [4/5] 4.35ns
_ifconv:10  %v_assign = fmul float %temp, %temp


 <State 16>: 4.35ns
ST_16: v_assign [3/5] 4.35ns
_ifconv:10  %v_assign = fmul float %temp, %temp


 <State 17>: 4.35ns
ST_17: v_assign [2/5] 4.35ns
_ifconv:10  %v_assign = fmul float %temp, %temp


 <State 18>: 4.35ns
ST_18: v_assign [1/5] 4.35ns
_ifconv:10  %v_assign = fmul float %temp, %temp


 <State 19>: 4.44ns
ST_19: d_assign [2/2] 4.44ns
_ifconv:11  %d_assign = fpext float %v_assign to double


 <State 20>: 4.44ns
ST_20: d_assign [1/2] 4.44ns
_ifconv:11  %d_assign = fpext float %v_assign to double

ST_20: ireg_V [1/1] 0.00ns
_ifconv:12  %ireg_V = bitcast double %d_assign to i64

ST_20: tmp_147 [1/1] 0.00ns
_ifconv:13  %tmp_147 = trunc i64 %ireg_V to i63

ST_20: isneg [1/1] 0.00ns
_ifconv:15  %isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

ST_20: exp_tmp_V [1/1] 0.00ns
_ifconv:16  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

ST_20: tmp_149 [1/1] 0.00ns
_ifconv:18  %tmp_149 = trunc i64 %ireg_V to i52


 <State 21>: 4.53ns
ST_21: tmp_15 [1/1] 0.00ns
_ifconv:17  %tmp_15 = zext i11 %exp_tmp_V to i12

ST_21: tmp_16 [1/1] 0.00ns
_ifconv:19  %tmp_16 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_149)

ST_21: p_Result_s [1/1] 0.00ns
_ifconv:20  %p_Result_s = zext i53 %tmp_16 to i54

ST_21: man_V_1 [1/1] 3.16ns
_ifconv:21  %man_V_1 = sub i54 0, %p_Result_s

ST_21: p_Val2_44 [1/1] 1.37ns
_ifconv:22  %p_Val2_44 = select i1 %isneg, i54 %man_V_1, i54 %p_Result_s

ST_21: tmp_18 [1/1] 2.70ns
_ifconv:23  %tmp_18 = icmp eq i63 %tmp_147, 0

ST_21: F2 [1/1] 1.84ns
_ifconv:24  %F2 = sub i12 1075, %tmp_15

ST_21: tmp_20 [1/1] 2.14ns
_ifconv:25  %tmp_20 = icmp sgt i12 %F2, 32

ST_21: tmp_21 [1/1] 1.84ns
_ifconv:26  %tmp_21 = add i12 -32, %F2

ST_21: tmp_22 [1/1] 1.84ns
_ifconv:27  %tmp_22 = sub i12 32, %F2

ST_21: tmp_23 [1/1] 2.14ns
_ifconv:30  %tmp_23 = icmp eq i12 %F2, 32

ST_21: tmp_34 [1/1] 1.84ns
_ifconv:43  %tmp_34 = add i12 -33, %F2

ST_21: tmp_34_cast [1/1] 0.00ns
_ifconv:44  %tmp_34_cast = zext i12 %tmp_34 to i32

ST_21: tmp_151 [1/1] 0.00ns
_ifconv:45  %tmp_151 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_44, i32 %tmp_34_cast)


 <State 22>: 4.93ns
ST_22: sh_amt [1/1] 1.37ns
_ifconv:28  %sh_amt = select i1 %tmp_20, i12 %tmp_21, i12 %tmp_22

ST_22: sh_amt_cast [1/1] 0.00ns
_ifconv:29  %sh_amt_cast = sext i12 %sh_amt to i32

ST_22: tmp_25 [1/1] 2.14ns
_ifconv:32  %tmp_25 = icmp ult i12 %sh_amt, 54

ST_22: tmp_150 [1/1] 0.00ns
_ifconv:33  %tmp_150 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %sh_amt, i32 6, i32 11)

ST_22: icmp [1/1] 1.94ns
_ifconv:34  %icmp = icmp eq i6 %tmp_150, 0

ST_22: tmp_28 [1/1] 0.00ns
_ifconv:35  %tmp_28 = zext i32 %sh_amt_cast to i54

ST_22: tmp_29 [1/1] 3.56ns
_ifconv:36  %tmp_29 = ashr i54 %p_Val2_44, %tmp_28

ST_22: this_assign_cast [1/1] 1.37ns
_ifconv:37  %this_assign_cast = select i1 %isneg, i54 -1, i54 0

ST_22: tmp_33 [1/1] 2.14ns
_ifconv:42  %tmp_33 = icmp sgt i12 %tmp_21, 54

ST_22: qb [1/1] 1.37ns
_ifconv:46  %qb = select i1 %tmp_33, i1 %isneg, i1 %tmp_151

ST_22: sel_tmp1 [1/1] 1.37ns
_ifconv:50  %sel_tmp1 = xor i1 %tmp_18, true

ST_22: sel_tmp2 [1/1] 1.37ns
_ifconv:51  %sel_tmp2 = and i1 %tmp_23, %sel_tmp1

ST_22: sel_tmp6_demorgan [1/1] 1.37ns
_ifconv:52  %sel_tmp6_demorgan = or i1 %tmp_18, %tmp_23


 <State 23>: 4.53ns
ST_23: tmp_24 [1/1] 0.00ns
_ifconv:31  %tmp_24 = sext i54 %p_Val2_44 to i64

ST_23: tmp_31 [1/1] 0.00ns
_ifconv:38  %tmp_31 = zext i32 %sh_amt_cast to i64

ST_23: tmp_32 [1/1] 3.56ns
_ifconv:39  %tmp_32 = shl i64 %tmp_24, %tmp_31

ST_23: p_Val2_3 [1/1] 1.37ns
_ifconv:40  %p_Val2_3 = select i1 %tmp_25, i54 %tmp_29, i54 %this_assign_cast

ST_23: p_Val2_3_cast [1/1] 0.00ns
_ifconv:41  %p_Val2_3_cast = sext i54 %p_Val2_3 to i55

ST_23: tmp_37_cast [1/1] 0.00ns
_ifconv:47  %tmp_37_cast = zext i1 %qb to i55

ST_23: p_Val2_5 [1/1] 3.16ns
_ifconv:48  %p_Val2_5 = add i55 %tmp_37_cast, %p_Val2_3_cast

ST_23: sel_tmp6 [1/1] 1.37ns
_ifconv:53  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true

ST_23: sel_tmp7 [1/1] 1.37ns
_ifconv:54  %sel_tmp7 = and i1 %tmp_20, %sel_tmp6

ST_23: sel_tmp13_demorgan [1/1] 1.37ns
_ifconv:55  %sel_tmp13_demorgan = or i1 %sel_tmp6_demorgan, %tmp_20

ST_23: sel_tmp13 [1/1] 1.37ns
_ifconv:56  %sel_tmp13 = xor i1 %sel_tmp13_demorgan, true

ST_23: sel_tmp14 [1/1] 1.37ns
_ifconv:57  %sel_tmp14 = and i1 %icmp, %sel_tmp13

ST_23: newSel3 [1/1] 1.37ns
_ifconv:60  %newSel3 = select i1 %sel_tmp2, i54 %p_Val2_44, i54 0


 <State 24>: 2.74ns
ST_24: p_Val2_5_cast [1/1] 0.00ns
_ifconv:49  %p_Val2_5_cast = sext i55 %p_Val2_5 to i64

ST_24: newSel [1/1] 1.37ns
_ifconv:58  %newSel = select i1 %sel_tmp14, i64 %tmp_32, i64 %p_Val2_5_cast

ST_24: or_cond [1/1] 1.37ns
_ifconv:59  %or_cond = or i1 %sel_tmp14, %sel_tmp7

ST_24: newSel3_cast [1/1] 0.00ns
_ifconv:61  %newSel3_cast = sext i54 %newSel3 to i64

ST_24: p_Val2_45 [1/1] 1.37ns
_ifconv:62  %p_Val2_45 = select i1 %or_cond, i64 %newSel, i64 %newSel3_cast


 <State 25>: 4.97ns
ST_25: p_Val2_load [1/1] 0.00ns
_ifconv:0  %p_Val2_load = load i64* %p_Val2_s, align 8

ST_25: stg_125 [1/1] 0.00ns
_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_25: tmp_12 [1/1] 0.00ns
_ifconv:6  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1843)

ST_25: stg_127 [1/1] 0.00ns
_ifconv:7  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_25: empty_46 [1/1] 0.00ns
_ifconv:14  %empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1843, i32 %tmp_12)

ST_25: acc_V [1/1] 3.40ns
_ifconv:63  %acc_V = add i64 %p_Val2_load, %p_Val2_45

ST_25: empty_47 [1/1] 0.00ns
_ifconv:64  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1807, i32 %tmp)

ST_25: stg_131 [1/1] 1.57ns
_ifconv:65  store i64 %acc_V, i64* %p_Val2_s, align 8

ST_25: stg_132 [1/1] 1.57ns
_ifconv:66  store i64 %acc_V, i64* %acc_V_1, align 8

ST_25: stg_133 [1/1] 0.00ns
_ifconv:67  br label %.preheader.i


 <State 26>: 0.00ns
ST_26: stg_134 [1/1] 0.00ns
.loopexit.i:0  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_resized_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x7f08c2c29e90; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_0_2_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x7f08c2c2a460; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f08c2c2aa30; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f08c2c2b000; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc_V_1                       (alloca         ) [ 011111111111111111111111111]
p_Val2_s                      (alloca         ) [ 011111111111111111111111111]
stg_29                        (specinterface  ) [ 000000000000000000000000000]
stg_30                        (specinterface  ) [ 000000000000000000000000000]
p_read_3                      (read           ) [ 001111111111111111111111111]
p_read_4                      (read           ) [ 001111111111111111111111111]
stg_33                        (store          ) [ 000000000000000000000000000]
stg_34                        (store          ) [ 000000000000000000000000000]
stg_35                        (br             ) [ 011111111111111111111111111]
i_0_i                         (phi            ) [ 001000000000000000000000000]
i_0_i_cast_cast               (zext           ) [ 000000000000000000000000000]
tmp_1                         (icmp           ) [ 000000000000000000000000000]
tmp_3                         (icmp           ) [ 000000000000000000000000000]
or_cond_45                    (and            ) [ 001111111111111111111111111]
i                             (add            ) [ 011111111111111111111111111]
stg_42                        (br             ) [ 001111111111111111111111111]
acc_V_1_load                  (load           ) [ 000000000000000000000000000]
stg_44                        (ret            ) [ 000000000000000000000000000]
asd_0_i                       (phi            ) [ 000100000000000000000000000]
asd_0_i_cast_cast             (zext           ) [ 000000000000000000000000000]
tmp_6                         (icmp           ) [ 001111111111111111111111111]
asd                           (add            ) [ 001111111111111111111111111]
stg_49                        (br             ) [ 000000000000000000000000000]
tmp                           (specregionbegin) [ 000111111111111111111111110]
tmp_8                         (icmp           ) [ 001111111111111111111111111]
stg_52                        (br             ) [ 000000000000000000000000000]
tmp_9                         (specregionbegin) [ 000000000000000000000000000]
stg_54                        (specprotocol   ) [ 000000000000000000000000000]
img_resized_data_stream_0_V_r (read           ) [ 000101111111110000000000000]
empty                         (specregionend  ) [ 000000000000000000000000000]
img_0_2_data_stream_0_V_read  (read           ) [ 000101111111110000000000000]
temp                          (fsub           ) [ 000100000000001111100000000]
v_assign                      (fmul           ) [ 000100000000000000011000000]
d_assign                      (fpext          ) [ 000000000000000000000000000]
ireg_V                        (bitcast        ) [ 000000000000000000000000000]
tmp_147                       (trunc          ) [ 000100000000000000000100000]
isneg                         (bitselect      ) [ 000100000000000000000110000]
exp_tmp_V                     (partselect     ) [ 000100000000000000000100000]
tmp_149                       (trunc          ) [ 000100000000000000000100000]
tmp_15                        (zext           ) [ 000000000000000000000000000]
tmp_16                        (bitconcatenate ) [ 000000000000000000000000000]
p_Result_s                    (zext           ) [ 000000000000000000000000000]
man_V_1                       (sub            ) [ 000000000000000000000000000]
p_Val2_44                     (select         ) [ 000100000000000000000011000]
tmp_18                        (icmp           ) [ 000100000000000000000010000]
F2                            (sub            ) [ 000000000000000000000000000]
tmp_20                        (icmp           ) [ 000100000000000000000011000]
tmp_21                        (add            ) [ 000100000000000000000010000]
tmp_22                        (sub            ) [ 000100000000000000000010000]
tmp_23                        (icmp           ) [ 000100000000000000000010000]
tmp_34                        (add            ) [ 000000000000000000000000000]
tmp_34_cast                   (zext           ) [ 000000000000000000000000000]
tmp_151                       (bitselect      ) [ 000100000000000000000010000]
sh_amt                        (select         ) [ 000000000000000000000000000]
sh_amt_cast                   (sext           ) [ 000100000000000000000001000]
tmp_25                        (icmp           ) [ 000100000000000000000001000]
tmp_150                       (partselect     ) [ 000000000000000000000000000]
icmp                          (icmp           ) [ 000100000000000000000001000]
tmp_28                        (zext           ) [ 000000000000000000000000000]
tmp_29                        (ashr           ) [ 000100000000000000000001000]
this_assign_cast              (select         ) [ 000100000000000000000001000]
tmp_33                        (icmp           ) [ 000000000000000000000000000]
qb                            (select         ) [ 000100000000000000000001000]
sel_tmp1                      (xor            ) [ 000000000000000000000000000]
sel_tmp2                      (and            ) [ 000100000000000000000001000]
sel_tmp6_demorgan             (or             ) [ 000100000000000000000001000]
tmp_24                        (sext           ) [ 000000000000000000000000000]
tmp_31                        (zext           ) [ 000000000000000000000000000]
tmp_32                        (shl            ) [ 000100000000000000000000100]
p_Val2_3                      (select         ) [ 000000000000000000000000000]
p_Val2_3_cast                 (sext           ) [ 000000000000000000000000000]
tmp_37_cast                   (zext           ) [ 000000000000000000000000000]
p_Val2_5                      (add            ) [ 000100000000000000000000100]
sel_tmp6                      (xor            ) [ 000000000000000000000000000]
sel_tmp7                      (and            ) [ 000100000000000000000000100]
sel_tmp13_demorgan            (or             ) [ 000000000000000000000000000]
sel_tmp13                     (xor            ) [ 000000000000000000000000000]
sel_tmp14                     (and            ) [ 000100000000000000000000100]
newSel3                       (select         ) [ 000100000000000000000000100]
p_Val2_5_cast                 (sext           ) [ 000000000000000000000000000]
newSel                        (select         ) [ 000000000000000000000000000]
or_cond                       (or             ) [ 000000000000000000000000000]
newSel3_cast                  (sext           ) [ 000000000000000000000000000]
p_Val2_45                     (select         ) [ 000100000000000000000000010]
p_Val2_load                   (load           ) [ 000000000000000000000000000]
stg_125                       (specpipeline   ) [ 000000000000000000000000000]
tmp_12                        (specregionbegin) [ 000000000000000000000000000]
stg_127                       (specprotocol   ) [ 000000000000000000000000000]
empty_46                      (specregionend  ) [ 000000000000000000000000000]
acc_V                         (add            ) [ 000000000000000000000000000]
empty_47                      (specregionend  ) [ 000000000000000000000000000]
stg_131                       (store          ) [ 000000000000000000000000000]
stg_132                       (store          ) [ 000000000000000000000000000]
stg_133                       (br             ) [ 001111111111111111111111111]
stg_134                       (br             ) [ 011111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_resized_data_stream_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_resized_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_0_2_data_stream_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0_2_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str60"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str61"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str56"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str57"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1843"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="acc_V_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_V_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_Val2_s_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_read_3_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="12" slack="0"/>
<pin id="106" dir="0" index="1" bw="12" slack="0"/>
<pin id="107" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_read_4_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="12" slack="0"/>
<pin id="112" dir="0" index="1" bw="12" slack="0"/>
<pin id="113" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="img_resized_data_stream_0_V_r_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_resized_data_stream_0_V_r/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="img_0_2_data_stream_0_V_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_0_2_data_stream_0_V_read/4 "/>
</bind>
</comp>

<comp id="128" class="1005" name="i_0_i_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="9" slack="1"/>
<pin id="130" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="i_0_i_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="9" slack="0"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="139" class="1005" name="asd_0_i_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="10" slack="1"/>
<pin id="141" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="asd_0_i (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="asd_0_i_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="10" slack="0"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="1" slack="1"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="asd_0_i/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="0" index="1" bw="32" slack="1"/>
<pin id="154" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="temp/5 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="0" index="1" bw="32" slack="1"/>
<pin id="158" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v_assign/14 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_assign/19 "/>
</bind>
</comp>

<comp id="162" class="1004" name="stg_33_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_33/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="stg_34_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_34/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="i_0_i_cast_cast_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="9" slack="0"/>
<pin id="174" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_0_i_cast_cast/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="9" slack="0"/>
<pin id="178" dir="0" index="1" bw="9" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_3_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="12" slack="0"/>
<pin id="184" dir="0" index="1" bw="12" slack="1"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="or_cond_45_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_45/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="i_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="9" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="acc_V_1_load_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="64" slack="1"/>
<pin id="201" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_V_1_load/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="asd_0_i_cast_cast_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="10" slack="0"/>
<pin id="204" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="asd_0_i_cast_cast/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_6_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="0"/>
<pin id="208" dir="0" index="1" bw="10" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="asd_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="asd/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_8_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="12" slack="0"/>
<pin id="220" dir="0" index="1" bw="12" slack="2"/>
<pin id="221" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="ireg_V_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="0"/>
<pin id="225" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/20 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_147_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="0"/>
<pin id="229" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_147/20 "/>
</bind>
</comp>

<comp id="231" class="1004" name="isneg_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="64" slack="0"/>
<pin id="234" dir="0" index="2" bw="7" slack="0"/>
<pin id="235" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/20 "/>
</bind>
</comp>

<comp id="239" class="1004" name="exp_tmp_V_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="11" slack="0"/>
<pin id="241" dir="0" index="1" bw="64" slack="0"/>
<pin id="242" dir="0" index="2" bw="7" slack="0"/>
<pin id="243" dir="0" index="3" bw="7" slack="0"/>
<pin id="244" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/20 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_149_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="0"/>
<pin id="251" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_149/20 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_15_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="11" slack="1"/>
<pin id="255" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/21 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_16_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="53" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="52" slack="1"/>
<pin id="260" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/21 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_Result_s_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="53" slack="0"/>
<pin id="265" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_s/21 "/>
</bind>
</comp>

<comp id="267" class="1004" name="man_V_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="53" slack="0"/>
<pin id="270" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/21 "/>
</bind>
</comp>

<comp id="273" class="1004" name="p_Val2_44_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="0" index="1" bw="54" slack="0"/>
<pin id="276" dir="0" index="2" bw="54" slack="0"/>
<pin id="277" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_44/21 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_18_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="63" slack="1"/>
<pin id="282" dir="0" index="1" bw="63" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/21 "/>
</bind>
</comp>

<comp id="285" class="1004" name="F2_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="12" slack="0"/>
<pin id="287" dir="0" index="1" bw="11" slack="0"/>
<pin id="288" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/21 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_20_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="12" slack="0"/>
<pin id="293" dir="0" index="1" bw="12" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_20/21 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_21_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="6" slack="0"/>
<pin id="299" dir="0" index="1" bw="12" slack="0"/>
<pin id="300" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/21 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_22_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="7" slack="0"/>
<pin id="305" dir="0" index="1" bw="12" slack="0"/>
<pin id="306" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_22/21 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_23_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="12" slack="0"/>
<pin id="311" dir="0" index="1" bw="12" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23/21 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_34_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="7" slack="0"/>
<pin id="317" dir="0" index="1" bw="12" slack="0"/>
<pin id="318" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_34/21 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_34_cast_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="12" slack="0"/>
<pin id="323" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34_cast/21 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_151_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="54" slack="0"/>
<pin id="328" dir="0" index="2" bw="12" slack="0"/>
<pin id="329" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_151/21 "/>
</bind>
</comp>

<comp id="333" class="1004" name="sh_amt_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="0" index="1" bw="12" slack="1"/>
<pin id="336" dir="0" index="2" bw="12" slack="1"/>
<pin id="337" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/22 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sh_amt_cast_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="12" slack="0"/>
<pin id="340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_amt_cast/22 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_25_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="12" slack="0"/>
<pin id="344" dir="0" index="1" bw="12" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25/22 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_150_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="6" slack="0"/>
<pin id="350" dir="0" index="1" bw="12" slack="0"/>
<pin id="351" dir="0" index="2" bw="4" slack="0"/>
<pin id="352" dir="0" index="3" bw="5" slack="0"/>
<pin id="353" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_150/22 "/>
</bind>
</comp>

<comp id="358" class="1004" name="icmp_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="6" slack="0"/>
<pin id="360" dir="0" index="1" bw="6" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/22 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_28_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="12" slack="0"/>
<pin id="366" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28/22 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_29_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="54" slack="1"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_29/22 "/>
</bind>
</comp>

<comp id="373" class="1004" name="this_assign_cast_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="2"/>
<pin id="375" dir="0" index="1" bw="54" slack="0"/>
<pin id="376" dir="0" index="2" bw="54" slack="0"/>
<pin id="377" dir="1" index="3" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="this_assign_cast/22 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_33_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="12" slack="1"/>
<pin id="382" dir="0" index="1" bw="12" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_33/22 "/>
</bind>
</comp>

<comp id="385" class="1004" name="qb_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="2"/>
<pin id="388" dir="0" index="2" bw="1" slack="1"/>
<pin id="389" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="qb/22 "/>
</bind>
</comp>

<comp id="391" class="1004" name="sel_tmp1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="1"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/22 "/>
</bind>
</comp>

<comp id="396" class="1004" name="sel_tmp2_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="1"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/22 "/>
</bind>
</comp>

<comp id="401" class="1004" name="sel_tmp6_demorgan_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="1"/>
<pin id="403" dir="0" index="1" bw="1" slack="1"/>
<pin id="404" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp6_demorgan/22 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_24_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="54" slack="2"/>
<pin id="407" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_24/23 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_31_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="12" slack="1"/>
<pin id="410" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31/23 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_32_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="54" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_32/23 "/>
</bind>
</comp>

<comp id="417" class="1004" name="p_Val2_3_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="1"/>
<pin id="419" dir="0" index="1" bw="54" slack="1"/>
<pin id="420" dir="0" index="2" bw="54" slack="1"/>
<pin id="421" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_3/23 "/>
</bind>
</comp>

<comp id="422" class="1004" name="p_Val2_3_cast_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="54" slack="0"/>
<pin id="424" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_3_cast/23 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_37_cast_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="1"/>
<pin id="428" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_37_cast/23 "/>
</bind>
</comp>

<comp id="429" class="1004" name="p_Val2_5_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="54" slack="0"/>
<pin id="432" dir="1" index="2" bw="55" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_5/23 "/>
</bind>
</comp>

<comp id="435" class="1004" name="sel_tmp6_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="1"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/23 "/>
</bind>
</comp>

<comp id="440" class="1004" name="sel_tmp7_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="2"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/23 "/>
</bind>
</comp>

<comp id="445" class="1004" name="sel_tmp13_demorgan_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="1"/>
<pin id="447" dir="0" index="1" bw="1" slack="2"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp13_demorgan/23 "/>
</bind>
</comp>

<comp id="449" class="1004" name="sel_tmp13_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp13/23 "/>
</bind>
</comp>

<comp id="455" class="1004" name="sel_tmp14_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="1"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp14/23 "/>
</bind>
</comp>

<comp id="460" class="1004" name="newSel3_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="1"/>
<pin id="462" dir="0" index="1" bw="54" slack="2"/>
<pin id="463" dir="0" index="2" bw="54" slack="0"/>
<pin id="464" dir="1" index="3" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel3/23 "/>
</bind>
</comp>

<comp id="466" class="1004" name="p_Val2_5_cast_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="55" slack="1"/>
<pin id="468" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_5_cast/24 "/>
</bind>
</comp>

<comp id="469" class="1004" name="newSel_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="1"/>
<pin id="471" dir="0" index="1" bw="64" slack="1"/>
<pin id="472" dir="0" index="2" bw="64" slack="0"/>
<pin id="473" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/24 "/>
</bind>
</comp>

<comp id="475" class="1004" name="or_cond_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="1"/>
<pin id="477" dir="0" index="1" bw="1" slack="1"/>
<pin id="478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/24 "/>
</bind>
</comp>

<comp id="479" class="1004" name="newSel3_cast_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="54" slack="1"/>
<pin id="481" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="newSel3_cast/24 "/>
</bind>
</comp>

<comp id="482" class="1004" name="p_Val2_45_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="64" slack="0"/>
<pin id="485" dir="0" index="2" bw="64" slack="0"/>
<pin id="486" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_45/24 "/>
</bind>
</comp>

<comp id="490" class="1004" name="p_Val2_load_load_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="64" slack="24"/>
<pin id="492" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/25 "/>
</bind>
</comp>

<comp id="493" class="1004" name="acc_V_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="64" slack="0"/>
<pin id="495" dir="0" index="1" bw="64" slack="1"/>
<pin id="496" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_V/25 "/>
</bind>
</comp>

<comp id="498" class="1004" name="stg_131_store_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="0"/>
<pin id="500" dir="0" index="1" bw="64" slack="24"/>
<pin id="501" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_131/25 "/>
</bind>
</comp>

<comp id="503" class="1004" name="stg_132_store_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="64" slack="0"/>
<pin id="505" dir="0" index="1" bw="64" slack="24"/>
<pin id="506" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_132/25 "/>
</bind>
</comp>

<comp id="508" class="1005" name="acc_V_1_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="64" slack="0"/>
<pin id="510" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="acc_V_1 "/>
</bind>
</comp>

<comp id="515" class="1005" name="p_Val2_s_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="64" slack="0"/>
<pin id="517" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="522" class="1005" name="p_read_3_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="12" slack="1"/>
<pin id="524" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="527" class="1005" name="p_read_4_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="12" slack="2"/>
<pin id="529" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="532" class="1005" name="or_cond_45_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="1"/>
<pin id="534" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_45 "/>
</bind>
</comp>

<comp id="536" class="1005" name="i_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="9" slack="0"/>
<pin id="538" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="541" class="1005" name="tmp_6_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="1"/>
<pin id="543" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="545" class="1005" name="asd_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="10" slack="0"/>
<pin id="547" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="asd "/>
</bind>
</comp>

<comp id="550" class="1005" name="tmp_8_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="1"/>
<pin id="552" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="554" class="1005" name="img_resized_data_stream_0_V_r_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="1"/>
<pin id="556" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="img_resized_data_stream_0_V_r "/>
</bind>
</comp>

<comp id="559" class="1005" name="img_0_2_data_stream_0_V_read_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="1"/>
<pin id="561" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="img_0_2_data_stream_0_V_read "/>
</bind>
</comp>

<comp id="564" class="1005" name="temp_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="1"/>
<pin id="566" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="570" class="1005" name="v_assign_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="1"/>
<pin id="572" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_assign "/>
</bind>
</comp>

<comp id="575" class="1005" name="tmp_147_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="63" slack="1"/>
<pin id="577" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp_147 "/>
</bind>
</comp>

<comp id="580" class="1005" name="isneg_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="1"/>
<pin id="582" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="587" class="1005" name="exp_tmp_V_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="11" slack="1"/>
<pin id="589" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="exp_tmp_V "/>
</bind>
</comp>

<comp id="592" class="1005" name="tmp_149_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="52" slack="1"/>
<pin id="594" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_149 "/>
</bind>
</comp>

<comp id="597" class="1005" name="p_Val2_44_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="54" slack="1"/>
<pin id="599" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_44 "/>
</bind>
</comp>

<comp id="604" class="1005" name="tmp_18_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="1"/>
<pin id="606" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="610" class="1005" name="tmp_20_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="1"/>
<pin id="612" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="617" class="1005" name="tmp_21_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="12" slack="1"/>
<pin id="619" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="623" class="1005" name="tmp_22_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="12" slack="1"/>
<pin id="625" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="628" class="1005" name="tmp_23_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="1"/>
<pin id="630" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="634" class="1005" name="tmp_151_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="1"/>
<pin id="636" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_151 "/>
</bind>
</comp>

<comp id="639" class="1005" name="sh_amt_cast_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="1"/>
<pin id="641" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt_cast "/>
</bind>
</comp>

<comp id="644" class="1005" name="tmp_25_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="1"/>
<pin id="646" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="649" class="1005" name="icmp_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="1"/>
<pin id="651" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="654" class="1005" name="tmp_29_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="54" slack="1"/>
<pin id="656" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="659" class="1005" name="this_assign_cast_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="54" slack="1"/>
<pin id="661" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="this_assign_cast "/>
</bind>
</comp>

<comp id="664" class="1005" name="qb_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="1"/>
<pin id="666" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="qb "/>
</bind>
</comp>

<comp id="669" class="1005" name="sel_tmp2_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="1"/>
<pin id="671" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp2 "/>
</bind>
</comp>

<comp id="674" class="1005" name="sel_tmp6_demorgan_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="1"/>
<pin id="676" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp6_demorgan "/>
</bind>
</comp>

<comp id="680" class="1005" name="tmp_32_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="64" slack="1"/>
<pin id="682" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="685" class="1005" name="p_Val2_5_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="55" slack="1"/>
<pin id="687" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="690" class="1005" name="sel_tmp7_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="1"/>
<pin id="692" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp7 "/>
</bind>
</comp>

<comp id="695" class="1005" name="sel_tmp14_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="1"/>
<pin id="697" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp14 "/>
</bind>
</comp>

<comp id="701" class="1005" name="newSel3_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="54" slack="1"/>
<pin id="703" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="newSel3 "/>
</bind>
</comp>

<comp id="706" class="1005" name="p_Val2_45_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="64" slack="1"/>
<pin id="708" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_45 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="22" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="48" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="48" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="132" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="132" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="172" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="176" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="182" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="132" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="30" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="143" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="143" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="34" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="143" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="36" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="202" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="159" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="52" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="223" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="54" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="245"><net_src comp="56" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="223" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="247"><net_src comp="58" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="248"><net_src comp="60" pin="0"/><net_sink comp="239" pin=3"/></net>

<net id="252"><net_src comp="223" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="261"><net_src comp="62" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="64" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="256" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="66" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="263" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="267" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="279"><net_src comp="263" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="68" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="70" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="253" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="285" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="72" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="74" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="285" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="72" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="285" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="285" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="72" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="76" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="285" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="315" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="78" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="273" pin="3"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="321" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="341"><net_src comp="333" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="333" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="80" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="354"><net_src comp="82" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="333" pin="3"/><net_sink comp="348" pin=1"/></net>

<net id="356"><net_src comp="84" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="357"><net_src comp="86" pin="0"/><net_sink comp="348" pin=3"/></net>

<net id="362"><net_src comp="348" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="88" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="338" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="364" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="90" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="379"><net_src comp="66" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="384"><net_src comp="80" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="380" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="64" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="391" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="415"><net_src comp="405" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="408" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="425"><net_src comp="417" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="433"><net_src comp="426" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="422" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="64" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="435" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="453"><net_src comp="445" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="64" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="449" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="66" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="474"><net_src comp="466" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="487"><net_src comp="475" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="469" pin="3"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="479" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="497"><net_src comp="490" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="502"><net_src comp="493" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="507"><net_src comp="493" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="511"><net_src comp="96" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="514"><net_src comp="508" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="518"><net_src comp="100" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="520"><net_src comp="515" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="521"><net_src comp="515" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="525"><net_src comp="104" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="530"><net_src comp="110" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="535"><net_src comp="187" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="193" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="544"><net_src comp="206" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="212" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="553"><net_src comp="218" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="116" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="562"><net_src comp="122" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="567"><net_src comp="151" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="569"><net_src comp="564" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="573"><net_src comp="155" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="578"><net_src comp="227" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="583"><net_src comp="231" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="586"><net_src comp="580" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="590"><net_src comp="239" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="595"><net_src comp="249" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="600"><net_src comp="273" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="602"><net_src comp="597" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="603"><net_src comp="597" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="607"><net_src comp="280" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="613"><net_src comp="291" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="616"><net_src comp="610" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="620"><net_src comp="297" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="622"><net_src comp="617" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="626"><net_src comp="303" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="631"><net_src comp="309" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="637"><net_src comp="325" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="642"><net_src comp="338" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="647"><net_src comp="342" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="652"><net_src comp="358" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="657"><net_src comp="368" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="662"><net_src comp="373" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="667"><net_src comp="385" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="672"><net_src comp="396" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="677"><net_src comp="401" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="683"><net_src comp="411" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="688"><net_src comp="429" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="693"><net_src comp="440" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="698"><net_src comp="455" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="700"><net_src comp="695" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="704"><net_src comp="460" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="709"><net_src comp="482" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="493" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		stg_33 : 1
		stg_34 : 1
	State 2
		i_0_i_cast_cast : 1
		tmp_1 : 1
		tmp_3 : 2
		or_cond_45 : 3
		i : 1
		stg_42 : 3
		stg_44 : 1
	State 3
		asd_0_i_cast_cast : 1
		tmp_6 : 1
		asd : 1
		stg_49 : 2
		tmp_8 : 2
		stg_52 : 3
	State 4
		empty : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		ireg_V : 1
		tmp_147 : 2
		isneg : 2
		exp_tmp_V : 2
		tmp_149 : 2
	State 21
		p_Result_s : 1
		man_V_1 : 2
		p_Val2_44 : 3
		F2 : 1
		tmp_20 : 2
		tmp_21 : 2
		tmp_22 : 2
		tmp_23 : 2
		tmp_34 : 2
		tmp_34_cast : 3
		tmp_151 : 4
	State 22
		sh_amt_cast : 1
		tmp_25 : 1
		tmp_150 : 1
		icmp : 2
		tmp_28 : 2
		tmp_29 : 3
		qb : 1
	State 23
		tmp_32 : 1
		p_Val2_3_cast : 1
		p_Val2_5 : 2
	State 24
		newSel : 1
		p_Val2_45 : 2
	State 25
		empty_46 : 1
		acc_V : 1
		stg_131 : 2
		stg_132 : 2
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit              |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|
|   fadd   |                 grp_fu_151                |    2    |   324   |   424   |
|----------|-------------------------------------------|---------|---------|---------|
|   fmul   |                 grp_fu_155                |    3    |   151   |   325   |
|----------|-------------------------------------------|---------|---------|---------|
|          |              p_Val2_44_fu_273             |    0    |    0    |    54   |
|          |               sh_amt_fu_333               |    0    |    0    |    12   |
|          |          this_assign_cast_fu_373          |    0    |    0    |    54   |
|  select  |                 qb_fu_385                 |    0    |    0    |    1    |
|          |              p_Val2_3_fu_417              |    0    |    0    |    54   |
|          |               newSel3_fu_460              |    0    |    0    |    54   |
|          |               newSel_fu_469               |    0    |    0    |    64   |
|          |              p_Val2_45_fu_482             |    0    |    0    |    64   |
|----------|-------------------------------------------|---------|---------|---------|
|   fpext  |                 grp_fu_159                |    0    |   100   |   138   |
|----------|-------------------------------------------|---------|---------|---------|
|          |                  i_fu_193                 |    0    |    0    |    9    |
|          |                 asd_fu_212                |    0    |    0    |    10   |
|    add   |               tmp_21_fu_297               |    0    |    0    |    12   |
|          |               tmp_34_fu_315               |    0    |    0    |    12   |
|          |              p_Val2_5_fu_429              |    0    |    0    |    54   |
|          |                acc_V_fu_493               |    0    |    0    |    64   |
|----------|-------------------------------------------|---------|---------|---------|
|   ashr   |               tmp_29_fu_368               |    0    |    0    |   160   |
|----------|-------------------------------------------|---------|---------|---------|
|    shl   |               tmp_32_fu_411               |    0    |    0    |   160   |
|----------|-------------------------------------------|---------|---------|---------|
|          |               man_V_1_fu_267              |    0    |    0    |    53   |
|    sub   |                 F2_fu_285                 |    0    |    0    |    12   |
|          |               tmp_22_fu_303               |    0    |    0    |    12   |
|----------|-------------------------------------------|---------|---------|---------|
|          |                tmp_1_fu_176               |    0    |    0    |    3    |
|          |                tmp_3_fu_182               |    0    |    0    |    5    |
|          |                tmp_6_fu_206               |    0    |    0    |    4    |
|          |                tmp_8_fu_218               |    0    |    0    |    5    |
|   icmp   |               tmp_18_fu_280               |    0    |    0    |    22   |
|          |               tmp_20_fu_291               |    0    |    0    |    5    |
|          |               tmp_23_fu_309               |    0    |    0    |    5    |
|          |               tmp_25_fu_342               |    0    |    0    |    5    |
|          |                icmp_fu_358                |    0    |    0    |    3    |
|          |               tmp_33_fu_380               |    0    |    0    |    5    |
|----------|-------------------------------------------|---------|---------|---------|
|          |             or_cond_45_fu_187             |    0    |    0    |    1    |
|    and   |              sel_tmp2_fu_396              |    0    |    0    |    1    |
|          |              sel_tmp7_fu_440              |    0    |    0    |    1    |
|          |              sel_tmp14_fu_455             |    0    |    0    |    1    |
|----------|-------------------------------------------|---------|---------|---------|
|          |              sel_tmp1_fu_391              |    0    |    0    |    1    |
|    xor   |              sel_tmp6_fu_435              |    0    |    0    |    1    |
|          |              sel_tmp13_fu_449             |    0    |    0    |    1    |
|----------|-------------------------------------------|---------|---------|---------|
|          |          sel_tmp6_demorgan_fu_401         |    0    |    0    |    1    |
|    or    |         sel_tmp13_demorgan_fu_445         |    0    |    0    |    1    |
|          |               or_cond_fu_475              |    0    |    0    |    1    |
|----------|-------------------------------------------|---------|---------|---------|
|          |            p_read_3_read_fu_104           |    0    |    0    |    0    |
|   read   |            p_read_4_read_fu_110           |    0    |    0    |    0    |
|          | img_resized_data_stream_0_V_r_read_fu_116 |    0    |    0    |    0    |
|          |  img_0_2_data_stream_0_V_read_read_fu_122 |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |           i_0_i_cast_cast_fu_172          |    0    |    0    |    0    |
|          |          asd_0_i_cast_cast_fu_202         |    0    |    0    |    0    |
|          |               tmp_15_fu_253               |    0    |    0    |    0    |
|   zext   |             p_Result_s_fu_263             |    0    |    0    |    0    |
|          |             tmp_34_cast_fu_321            |    0    |    0    |    0    |
|          |               tmp_28_fu_364               |    0    |    0    |    0    |
|          |               tmp_31_fu_408               |    0    |    0    |    0    |
|          |             tmp_37_cast_fu_426            |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   trunc  |               tmp_147_fu_227              |    0    |    0    |    0    |
|          |               tmp_149_fu_249              |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
| bitselect|                isneg_fu_231               |    0    |    0    |    0    |
|          |               tmp_151_fu_325              |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|partselect|              exp_tmp_V_fu_239             |    0    |    0    |    0    |
|          |               tmp_150_fu_348              |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|bitconcatenate|               tmp_16_fu_256               |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |             sh_amt_cast_fu_338            |    0    |    0    |    0    |
|          |               tmp_24_fu_405               |    0    |    0    |    0    |
|   sext   |            p_Val2_3_cast_fu_422           |    0    |    0    |    0    |
|          |            p_Val2_5_cast_fu_466           |    0    |    0    |    0    |
|          |            newSel3_cast_fu_479            |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   Total  |                                           |    5    |   575   |   1874  |
|----------|-------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|           acc_V_1_reg_508           |   64   |
|           asd_0_i_reg_139           |   10   |
|             asd_reg_545             |   10   |
|          exp_tmp_V_reg_587          |   11   |
|            i_0_i_reg_128            |    9   |
|              i_reg_536              |    9   |
|             icmp_reg_649            |    1   |
| img_0_2_data_stream_0_V_read_reg_559|   32   |
|img_resized_data_stream_0_V_r_reg_554|   32   |
|            isneg_reg_580            |    1   |
|           newSel3_reg_701           |   54   |
|          or_cond_45_reg_532         |    1   |
|          p_Val2_44_reg_597          |   54   |
|          p_Val2_45_reg_706          |   64   |
|           p_Val2_5_reg_685          |   55   |
|           p_Val2_s_reg_515          |   64   |
|           p_read_3_reg_522          |   12   |
|           p_read_4_reg_527          |   12   |
|              qb_reg_664             |    1   |
|          sel_tmp14_reg_695          |    1   |
|           sel_tmp2_reg_669          |    1   |
|      sel_tmp6_demorgan_reg_674      |    1   |
|           sel_tmp7_reg_690          |    1   |
|         sh_amt_cast_reg_639         |   32   |
|             temp_reg_564            |   32   |
|       this_assign_cast_reg_659      |   54   |
|           tmp_147_reg_575           |   63   |
|           tmp_149_reg_592           |   52   |
|           tmp_151_reg_634           |    1   |
|            tmp_18_reg_604           |    1   |
|            tmp_20_reg_610           |    1   |
|            tmp_21_reg_617           |   12   |
|            tmp_22_reg_623           |   12   |
|            tmp_23_reg_628           |    1   |
|            tmp_25_reg_644           |    1   |
|            tmp_29_reg_654           |   54   |
|            tmp_32_reg_680           |   64   |
|            tmp_6_reg_541            |    1   |
|            tmp_8_reg_550            |    1   |
|           v_assign_reg_570          |   32   |
+-------------------------------------+--------+
|                Total                |   914  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    5   |   575  |  1874  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   914  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |  1489  |  1874  |
+-----------+--------+--------+--------+
