\hypertarget{struct_u_s_a_r_t___clock_init_type_def}{}\section{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def Struct Reference}
\label{struct_u_s_a_r_t___clock_init_type_def}\index{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def}}


U\+S\+A\+RT Clock Init Structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+usart.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint16\+\_\+t \hyperlink{struct_u_s_a_r_t___clock_init_type_def_a17b0a201922d9d4bad57583b9766904a}{U\+S\+A\+R\+T\+\_\+\+Clock}
\item 
uint16\+\_\+t \hyperlink{struct_u_s_a_r_t___clock_init_type_def_ab6507c7489a2e05e4ef1ade9fbf057d5}{U\+S\+A\+R\+T\+\_\+\+C\+P\+OL}
\item 
uint16\+\_\+t \hyperlink{struct_u_s_a_r_t___clock_init_type_def_ae8d00e2e6f99439097a1b56cd33dd9f4}{U\+S\+A\+R\+T\+\_\+\+C\+P\+HA}
\item 
uint16\+\_\+t \hyperlink{struct_u_s_a_r_t___clock_init_type_def_a998735e29b6f77d3e993d8d34c74cbca}{U\+S\+A\+R\+T\+\_\+\+Last\+Bit}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
U\+S\+A\+RT Clock Init Structure definition. 

Definition at line 81 of file stm32f4xx\+\_\+usart.\+h.



\subsection{Field Documentation}
\mbox{\Hypertarget{struct_u_s_a_r_t___clock_init_type_def_a17b0a201922d9d4bad57583b9766904a}\label{struct_u_s_a_r_t___clock_init_type_def_a17b0a201922d9d4bad57583b9766904a}} 
\index{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def}!U\+S\+A\+R\+T\+\_\+\+Clock@{U\+S\+A\+R\+T\+\_\+\+Clock}}
\index{U\+S\+A\+R\+T\+\_\+\+Clock@{U\+S\+A\+R\+T\+\_\+\+Clock}!U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+Clock}{USART\_Clock}}
{\footnotesize\ttfamily uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+Clock}

Specifies whether the U\+S\+A\+RT clock is enabled or disabled. This parameter can be a value of \hyperlink{group___u_s_a_r_t___clock}{U\+S\+A\+R\+T\+\_\+\+Clock} 

Definition at line 84 of file stm32f4xx\+\_\+usart.\+h.

\mbox{\Hypertarget{struct_u_s_a_r_t___clock_init_type_def_ae8d00e2e6f99439097a1b56cd33dd9f4}\label{struct_u_s_a_r_t___clock_init_type_def_ae8d00e2e6f99439097a1b56cd33dd9f4}} 
\index{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def}!U\+S\+A\+R\+T\+\_\+\+C\+P\+HA@{U\+S\+A\+R\+T\+\_\+\+C\+P\+HA}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+P\+HA@{U\+S\+A\+R\+T\+\_\+\+C\+P\+HA}!U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+P\+HA}{USART\_CPHA}}
{\footnotesize\ttfamily uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+C\+P\+HA}

Specifies the clock transition on which the bit capture is made. This parameter can be a value of \hyperlink{group___u_s_a_r_t___clock___phase}{U\+S\+A\+R\+T\+\_\+\+Clock\+\_\+\+Phase} 

Definition at line 90 of file stm32f4xx\+\_\+usart.\+h.

\mbox{\Hypertarget{struct_u_s_a_r_t___clock_init_type_def_ab6507c7489a2e05e4ef1ade9fbf057d5}\label{struct_u_s_a_r_t___clock_init_type_def_ab6507c7489a2e05e4ef1ade9fbf057d5}} 
\index{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def}!U\+S\+A\+R\+T\+\_\+\+C\+P\+OL@{U\+S\+A\+R\+T\+\_\+\+C\+P\+OL}}
\index{U\+S\+A\+R\+T\+\_\+\+C\+P\+OL@{U\+S\+A\+R\+T\+\_\+\+C\+P\+OL}!U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+C\+P\+OL}{USART\_CPOL}}
{\footnotesize\ttfamily uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+C\+P\+OL}

Specifies the steady state of the serial clock. This parameter can be a value of \hyperlink{group___u_s_a_r_t___clock___polarity}{U\+S\+A\+R\+T\+\_\+\+Clock\+\_\+\+Polarity} 

Definition at line 87 of file stm32f4xx\+\_\+usart.\+h.

\mbox{\Hypertarget{struct_u_s_a_r_t___clock_init_type_def_a998735e29b6f77d3e993d8d34c74cbca}\label{struct_u_s_a_r_t___clock_init_type_def_a998735e29b6f77d3e993d8d34c74cbca}} 
\index{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def}!U\+S\+A\+R\+T\+\_\+\+Last\+Bit@{U\+S\+A\+R\+T\+\_\+\+Last\+Bit}}
\index{U\+S\+A\+R\+T\+\_\+\+Last\+Bit@{U\+S\+A\+R\+T\+\_\+\+Last\+Bit}!U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Clock\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+Last\+Bit}{USART\_LastBit}}
{\footnotesize\ttfamily uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+Last\+Bit}

Specifies whether the clock pulse corresponding to the last transmitted data bit (M\+SB) has to be output on the S\+C\+LK pin in synchronous mode. This parameter can be a value of \hyperlink{group___u_s_a_r_t___last___bit}{U\+S\+A\+R\+T\+\_\+\+Last\+\_\+\+Bit} 

Definition at line 93 of file stm32f4xx\+\_\+usart.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+lib/include/\hyperlink{stm32f4xx__usart_8h}{stm32f4xx\+\_\+usart.\+h}\end{DoxyCompactItemize}
