$date
	Sun Oct 23 08:34:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#803781
b110 !
1"
#803782
b110 &
b110 %
1$
#803783
0"
#803786
b11 &
b11 %
#803790
b1010 &
b1010 %
#803794
b101 &
b101 %
#803798
b10000 &
b10000 %
#803802
b1000 &
b1000 %
#803806
b100 &
b100 %
#803810
b10 &
b10 %
#803814
b1 &
1#
b1 %
#803818
b0 &
b0 %
0#
0$
#1876345
b1101 !
1"
#1876346
b1101 &
b1101 %
1$
#1876347
0"
#1876350
b101000 &
b101000 %
#1876354
b10100 &
b10100 %
#1876358
b1010 &
b1010 %
#1876362
b101 &
b101 %
#1876366
b10000 &
b10000 %
#1876370
b1000 &
b1000 %
#1876374
b100 &
b100 %
#1876378
b10 &
b10 %
#1876382
b1 &
1#
b1 %
#1876386
b0 &
b0 %
0#
0$
#2788936
b100 !
1"
#2788938
b100 &
b100 %
1$
#2788939
0"
#2788942
b10 &
b10 %
#2788946
b1 &
b1 %
1#
#2788950
b0 &
0#
b0 %
0$
#4500012
