<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="Sweet32_clkgen" module="Sweet32_clkgen" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2015 10 25 14:06:47.586" version="5.6" type="Module" synthesis="synplify" source_format="VHDL">
  <Package>
		<File name="Sweet32_clkgen.lpc" type="lpc" modified="2015 10 25 14:06:46.797"/>
		<File name="Sweet32_clkgen.vhd" type="top_level_vhdl" modified="2015 10 25 14:06:46.881"/>
		<File name="Sweet32_clkgen_tmpl.vhd" type="template_vhdl" modified="2015 10 25 14:06:46.884"/>
  </Package>
</DiamondModule>
