<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Smart Car Parking Managment System: I2C SR1 Register Bit Definitions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Smart Car Parking Managment System
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">I2C SR1 Register Bit Definitions<div class="ingroups"><a class="el" href="group__STM32F401XX__HEADER.html">STM32F401xx MCU Header File</a> &raquo; <a class="el" href="group__I2C__Registers.html">I2C Registers</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for I2C SR1 Register Bit Definitions:</div>
<div class="dyncontent">
<div class="center"><img src="group__I2C__SR1__Register__Bit__Definitions.png" border="0" usemap="#agroup____I2C____SR1____Register____Bit____Definitions" alt=""/></div>
<map name="agroup____I2C____SR1____Register____Bit____Definitions" id="agroup____I2C____SR1____Register____Bit____Definitions">
<area shape="rect" href="group__I2C__Registers.html" title="Bit definitions for the I2C peripheral registers." alt="" coords="5,13,113,38"/>
<area shape="rect" title=" " alt="" coords="161,5,313,45"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga67ed7d8c3e9dc642c2c70c834aeec6ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga67ed7d8c3e9dc642c2c70c834aeec6ea">I2C_SR1_SB_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ga67ed7d8c3e9dc642c2c70c834aeec6ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for the I2C_SR1 register.  <a href="group__I2C__SR1__Register__Bit__Definitions.html#ga67ed7d8c3e9dc642c2c70c834aeec6ea">More...</a><br /></td></tr>
<tr class="separator:ga67ed7d8c3e9dc642c2c70c834aeec6ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9d2227f20b51eda4af2fb9e9dd4f6df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gab9d2227f20b51eda4af2fb9e9dd4f6df">I2C_SR1_SB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga67ed7d8c3e9dc642c2c70c834aeec6ea">I2C_SR1_SB_Pos</a>)</td></tr>
<tr class="separator:gab9d2227f20b51eda4af2fb9e9dd4f6df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6935c920da59d755d0cf834548a70ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga6935c920da59d755d0cf834548a70ec4">I2C_SR1_SB</a>&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gab9d2227f20b51eda4af2fb9e9dd4f6df">I2C_SR1_SB_Msk</a></td></tr>
<tr class="separator:ga6935c920da59d755d0cf834548a70ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4662fc1d4534a406d3e4e417dcaa29c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga4662fc1d4534a406d3e4e417dcaa29c1">I2C_SR1_ADDR_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga4662fc1d4534a406d3e4e417dcaa29c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga387882c1ac38b5af80a88ac6c5c8961f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga387882c1ac38b5af80a88ac6c5c8961f">I2C_SR1_ADDR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga4662fc1d4534a406d3e4e417dcaa29c1">I2C_SR1_ADDR_Pos</a>)</td></tr>
<tr class="separator:ga387882c1ac38b5af80a88ac6c5c8961f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3db361a4d9dd84b187085a11d933b45d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga3db361a4d9dd84b187085a11d933b45d">I2C_SR1_ADDR</a>&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga387882c1ac38b5af80a88ac6c5c8961f">I2C_SR1_ADDR_Msk</a></td></tr>
<tr class="separator:ga3db361a4d9dd84b187085a11d933b45d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c662220a2fc8d437b929ac360b7b6d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga3c662220a2fc8d437b929ac360b7b6d3">I2C_SR1_BTF_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga3c662220a2fc8d437b929ac360b7b6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9da3a67ef386eb3c7fc5be2016a1f0b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga9da3a67ef386eb3c7fc5be2016a1f0b1">I2C_SR1_BTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga3c662220a2fc8d437b929ac360b7b6d3">I2C_SR1_BTF_Pos</a>)</td></tr>
<tr class="separator:ga9da3a67ef386eb3c7fc5be2016a1f0b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb279f85d78cfe5abd3eeb0b40a65ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gafb279f85d78cfe5abd3eeb0b40a65ab1">I2C_SR1_BTF</a>&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga9da3a67ef386eb3c7fc5be2016a1f0b1">I2C_SR1_BTF_Msk</a></td></tr>
<tr class="separator:gafb279f85d78cfe5abd3eeb0b40a65ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57e3e98939884a675f561bd0133c73f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga57e3e98939884a675f561bd0133c73f7">I2C_SR1_ADD10_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga57e3e98939884a675f561bd0133c73f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc01a4be991adeeffbdf18b5767ea30b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gabc01a4be991adeeffbdf18b5767ea30b">I2C_SR1_ADD10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga57e3e98939884a675f561bd0133c73f7">I2C_SR1_ADD10_Pos</a>)</td></tr>
<tr class="separator:gabc01a4be991adeeffbdf18b5767ea30b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6faaa55a1e48aa7c1f2b69669901445d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga6faaa55a1e48aa7c1f2b69669901445d">I2C_SR1_ADD10</a>&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gabc01a4be991adeeffbdf18b5767ea30b">I2C_SR1_ADD10_Msk</a></td></tr>
<tr class="separator:ga6faaa55a1e48aa7c1f2b69669901445d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga508dc538aee33bf854cfbe3b7f4a7ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga508dc538aee33bf854cfbe3b7f4a7ba9">I2C_SR1_STOPF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga508dc538aee33bf854cfbe3b7f4a7ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1679ebac13f8ad5aad54acd446f70e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gad1679ebac13f8ad5aad54acd446f70e4">I2C_SR1_STOPF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga508dc538aee33bf854cfbe3b7f4a7ba9">I2C_SR1_STOPF_Pos</a>)</td></tr>
<tr class="separator:gad1679ebac13f8ad5aad54acd446f70e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafcea4cdbe2f6da31566c897fa893a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gaafcea4cdbe2f6da31566c897fa893a7c">I2C_SR1_STOPF</a>&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gad1679ebac13f8ad5aad54acd446f70e4">I2C_SR1_STOPF_Msk</a></td></tr>
<tr class="separator:gaafcea4cdbe2f6da31566c897fa893a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga380b3695a5b03ae70e411ba048a04e49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga380b3695a5b03ae70e411ba048a04e49">I2C_SR1_RXNE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga380b3695a5b03ae70e411ba048a04e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf56d0f5cc9b333a2d287baf96e1ca62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gacf56d0f5cc9b333a2d287baf96e1ca62">I2C_SR1_RXNE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga380b3695a5b03ae70e411ba048a04e49">I2C_SR1_RXNE_Pos</a>)</td></tr>
<tr class="separator:gacf56d0f5cc9b333a2d287baf96e1ca62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ebe33c992611bc2e25bbb01c1441a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gaf6ebe33c992611bc2e25bbb01c1441a5">I2C_SR1_RXNE</a>&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gacf56d0f5cc9b333a2d287baf96e1ca62">I2C_SR1_RXNE_Msk</a></td></tr>
<tr class="separator:gaf6ebe33c992611bc2e25bbb01c1441a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdceff8db6df40c017f96a5e606ea884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gabdceff8db6df40c017f96a5e606ea884">I2C_SR1_TXE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gabdceff8db6df40c017f96a5e606ea884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga835a04e1e2c43a4462b9b5cd04b2b4ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga835a04e1e2c43a4462b9b5cd04b2b4ea">I2C_SR1_TXE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gabdceff8db6df40c017f96a5e606ea884">I2C_SR1_TXE_Pos</a>)</td></tr>
<tr class="separator:ga835a04e1e2c43a4462b9b5cd04b2b4ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc4da49c163910203255e384591b6f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gafdc4da49c163910203255e384591b6f7">I2C_SR1_TXE</a>&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga835a04e1e2c43a4462b9b5cd04b2b4ea">I2C_SR1_TXE_Msk</a></td></tr>
<tr class="separator:gafdc4da49c163910203255e384591b6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a1c615024c02d5ea5bcb3717ff6863d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga0a1c615024c02d5ea5bcb3717ff6863d">I2C_SR1_BERR_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga0a1c615024c02d5ea5bcb3717ff6863d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga591f9c02dd6c1b393f295ddd9be5f28d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga591f9c02dd6c1b393f295ddd9be5f28d">I2C_SR1_BERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga0a1c615024c02d5ea5bcb3717ff6863d">I2C_SR1_BERR_Pos</a>)</td></tr>
<tr class="separator:ga591f9c02dd6c1b393f295ddd9be5f28d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d12990c90ab0757dcfea150ea50b227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga1d12990c90ab0757dcfea150ea50b227">I2C_SR1_BERR</a>&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga591f9c02dd6c1b393f295ddd9be5f28d">I2C_SR1_BERR_Msk</a></td></tr>
<tr class="separator:ga1d12990c90ab0757dcfea150ea50b227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafab03fd640b6661848addb3cd9d38519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gafab03fd640b6661848addb3cd9d38519">I2C_SR1_ARLO_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gafab03fd640b6661848addb3cd9d38519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7859c854cc27fefc075eb3a6d67410da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga7859c854cc27fefc075eb3a6d67410da">I2C_SR1_ARLO_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gafab03fd640b6661848addb3cd9d38519">I2C_SR1_ARLO_Pos</a>)</td></tr>
<tr class="separator:ga7859c854cc27fefc075eb3a6d67410da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbc52f6ec6172c71d8b026a22c2f69d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gacbc52f6ec6172c71d8b026a22c2f69d2">I2C_SR1_ARLO</a>&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga7859c854cc27fefc075eb3a6d67410da">I2C_SR1_ARLO_Msk</a></td></tr>
<tr class="separator:gacbc52f6ec6172c71d8b026a22c2f69d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb0a33028b96b10708bd881b21c17dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gafb0a33028b96b10708bd881b21c17dae">I2C_SR1_AF_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gafb0a33028b96b10708bd881b21c17dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae64af2b76c8fc655547f07d0eda3c8d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gae64af2b76c8fc655547f07d0eda3c8d6">I2C_SR1_AF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gafb0a33028b96b10708bd881b21c17dae">I2C_SR1_AF_Pos</a>)</td></tr>
<tr class="separator:gae64af2b76c8fc655547f07d0eda3c8d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62aa2496d4b3955214a16a7bd998fd88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga62aa2496d4b3955214a16a7bd998fd88">I2C_SR1_AF</a>&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gae64af2b76c8fc655547f07d0eda3c8d6">I2C_SR1_AF_Msk</a></td></tr>
<tr class="separator:ga62aa2496d4b3955214a16a7bd998fd88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga628a0e0ea5fa7dd31b68d2bac80b8b20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga628a0e0ea5fa7dd31b68d2bac80b8b20">I2C_SR1_OVR_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga628a0e0ea5fa7dd31b68d2bac80b8b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeca6c423a2a9d7495c35517b3cc9a9b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gaeca6c423a2a9d7495c35517b3cc9a9b8">I2C_SR1_OVR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga628a0e0ea5fa7dd31b68d2bac80b8b20">I2C_SR1_OVR_Pos</a>)</td></tr>
<tr class="separator:gaeca6c423a2a9d7495c35517b3cc9a9b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42d2435d2e64bf710c701c9b17adfb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gad42d2435d2e64bf710c701c9b17adfb4">I2C_SR1_OVR</a>&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gaeca6c423a2a9d7495c35517b3cc9a9b8">I2C_SR1_OVR_Msk</a></td></tr>
<tr class="separator:gad42d2435d2e64bf710c701c9b17adfb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f1e78360bc478a00ca5c8176dcd0b22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga1f1e78360bc478a00ca5c8176dcd0b22">I2C_SR1_PECERR_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga1f1e78360bc478a00ca5c8176dcd0b22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafd640f94fa388e27d4747c5eb8fc938"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gaafd640f94fa388e27d4747c5eb8fc938">I2C_SR1_PECERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga1f1e78360bc478a00ca5c8176dcd0b22">I2C_SR1_PECERR_Pos</a>)</td></tr>
<tr class="separator:gaafd640f94fa388e27d4747c5eb8fc938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b2976279024e832e53ad12796a7bb71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga4b2976279024e832e53ad12796a7bb71">I2C_SR1_PECERR</a>&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gaafd640f94fa388e27d4747c5eb8fc938">I2C_SR1_PECERR_Msk</a></td></tr>
<tr class="separator:ga4b2976279024e832e53ad12796a7bb71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80a7d5a7ab0b5eb4bbbcf59d64e9e58e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga80a7d5a7ab0b5eb4bbbcf59d64e9e58e">I2C_SR1_TIMEOUT_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga80a7d5a7ab0b5eb4bbbcf59d64e9e58e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c0209188a2791eddad0c143ac7f9416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga7c0209188a2791eddad0c143ac7f9416">I2C_SR1_TIMEOUT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga80a7d5a7ab0b5eb4bbbcf59d64e9e58e">I2C_SR1_TIMEOUT_Pos</a>)</td></tr>
<tr class="separator:ga7c0209188a2791eddad0c143ac7f9416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef3a1e4921d7c509d1b639c67882c4c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gaef3a1e4921d7c509d1b639c67882c4c9">I2C_SR1_TIMEOUT</a>&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga7c0209188a2791eddad0c143ac7f9416">I2C_SR1_TIMEOUT_Msk</a></td></tr>
<tr class="separator:gaef3a1e4921d7c509d1b639c67882c4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0c047e24fefb89f3928b37b7695aa55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gad0c047e24fefb89f3928b37b7695aa55">I2C_SR1_SMBALERT_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gad0c047e24fefb89f3928b37b7695aa55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga617464b325a3649c9a36ad80386558b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga617464b325a3649c9a36ad80386558b6">I2C_SR1_SMBALERT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gad0c047e24fefb89f3928b37b7695aa55">I2C_SR1_SMBALERT_Pos</a>)</td></tr>
<tr class="separator:ga617464b325a3649c9a36ad80386558b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8df36c38deb8791d0ac3cb5881298c1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga8df36c38deb8791d0ac3cb5881298c1c">I2C_SR1_SMBALERT</a>&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga617464b325a3649c9a36ad80386558b6">I2C_SR1_SMBALERT_Msk</a></td></tr>
<tr class="separator:ga8df36c38deb8791d0ac3cb5881298c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga6faaa55a1e48aa7c1f2b69669901445d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6faaa55a1e48aa7c1f2b69669901445d">&#9670;&nbsp;</a></span>I2C_SR1_ADD10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_ADD10&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gabc01a4be991adeeffbdf18b5767ea30b">I2C_SR1_ADD10_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>10-bit Address Header Sent (Master mode) </p>

</div>
</div>
<a id="gabc01a4be991adeeffbdf18b5767ea30b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc01a4be991adeeffbdf18b5767ea30b">&#9670;&nbsp;</a></span>I2C_SR1_ADD10_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_ADD10_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga57e3e98939884a675f561bd0133c73f7">I2C_SR1_ADD10_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for 10-bit Address Header Sent </p>

</div>
</div>
<a id="ga57e3e98939884a675f561bd0133c73f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57e3e98939884a675f561bd0133c73f7">&#9670;&nbsp;</a></span>I2C_SR1_ADD10_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_ADD10_Pos&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Position of 10-bit Address Header Sent (Master mode) </p>

</div>
</div>
<a id="ga3db361a4d9dd84b187085a11d933b45d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3db361a4d9dd84b187085a11d933b45d">&#9670;&nbsp;</a></span>I2C_SR1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_ADDR&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga387882c1ac38b5af80a88ac6c5c8961f">I2C_SR1_ADDR_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Address Sent (Master mode) or Matched (Slave mode) </p>

</div>
</div>
<a id="ga387882c1ac38b5af80a88ac6c5c8961f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga387882c1ac38b5af80a88ac6c5c8961f">&#9670;&nbsp;</a></span>I2C_SR1_ADDR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_ADDR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga4662fc1d4534a406d3e4e417dcaa29c1">I2C_SR1_ADDR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for Address Sent or Matched </p>

</div>
</div>
<a id="ga4662fc1d4534a406d3e4e417dcaa29c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4662fc1d4534a406d3e4e417dcaa29c1">&#9670;&nbsp;</a></span>I2C_SR1_ADDR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_ADDR_Pos&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Position of Address Sent (Master mode) or Matched (Slave mode) </p>

</div>
</div>
<a id="ga62aa2496d4b3955214a16a7bd998fd88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62aa2496d4b3955214a16a7bd998fd88">&#9670;&nbsp;</a></span>I2C_SR1_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_AF&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gae64af2b76c8fc655547f07d0eda3c8d6">I2C_SR1_AF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Acknowledge Failure </p>

</div>
</div>
<a id="gae64af2b76c8fc655547f07d0eda3c8d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae64af2b76c8fc655547f07d0eda3c8d6">&#9670;&nbsp;</a></span>I2C_SR1_AF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_AF_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gafb0a33028b96b10708bd881b21c17dae">I2C_SR1_AF_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for Acknowledge Failure </p>

</div>
</div>
<a id="gafb0a33028b96b10708bd881b21c17dae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb0a33028b96b10708bd881b21c17dae">&#9670;&nbsp;</a></span>I2C_SR1_AF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_AF_Pos&#160;&#160;&#160;(10U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Position of Acknowledge Failure bit </p>

</div>
</div>
<a id="gacbc52f6ec6172c71d8b026a22c2f69d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbc52f6ec6172c71d8b026a22c2f69d2">&#9670;&nbsp;</a></span>I2C_SR1_ARLO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_ARLO&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga7859c854cc27fefc075eb3a6d67410da">I2C_SR1_ARLO_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Arbitration Lost (Master mode) </p>

</div>
</div>
<a id="ga7859c854cc27fefc075eb3a6d67410da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7859c854cc27fefc075eb3a6d67410da">&#9670;&nbsp;</a></span>I2C_SR1_ARLO_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_ARLO_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gafab03fd640b6661848addb3cd9d38519">I2C_SR1_ARLO_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for Arbitration Lost (Master mode) </p>

</div>
</div>
<a id="gafab03fd640b6661848addb3cd9d38519"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafab03fd640b6661848addb3cd9d38519">&#9670;&nbsp;</a></span>I2C_SR1_ARLO_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_ARLO_Pos&#160;&#160;&#160;(9U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Position of Arbitration Lost (Master mode) </p>

</div>
</div>
<a id="ga1d12990c90ab0757dcfea150ea50b227"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d12990c90ab0757dcfea150ea50b227">&#9670;&nbsp;</a></span>I2C_SR1_BERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_BERR&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga591f9c02dd6c1b393f295ddd9be5f28d">I2C_SR1_BERR_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bus Error </p>

</div>
</div>
<a id="ga591f9c02dd6c1b393f295ddd9be5f28d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga591f9c02dd6c1b393f295ddd9be5f28d">&#9670;&nbsp;</a></span>I2C_SR1_BERR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_BERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga0a1c615024c02d5ea5bcb3717ff6863d">I2C_SR1_BERR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for Bus Error </p>

</div>
</div>
<a id="ga0a1c615024c02d5ea5bcb3717ff6863d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a1c615024c02d5ea5bcb3717ff6863d">&#9670;&nbsp;</a></span>I2C_SR1_BERR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_BERR_Pos&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Position of Bus Error bit </p>

</div>
</div>
<a id="gafb279f85d78cfe5abd3eeb0b40a65ab1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb279f85d78cfe5abd3eeb0b40a65ab1">&#9670;&nbsp;</a></span>I2C_SR1_BTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_BTF&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga9da3a67ef386eb3c7fc5be2016a1f0b1">I2C_SR1_BTF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Byte Transfer Finished </p>

</div>
</div>
<a id="ga9da3a67ef386eb3c7fc5be2016a1f0b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9da3a67ef386eb3c7fc5be2016a1f0b1">&#9670;&nbsp;</a></span>I2C_SR1_BTF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_BTF_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga3c662220a2fc8d437b929ac360b7b6d3">I2C_SR1_BTF_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for Byte Transfer Finished </p>

</div>
</div>
<a id="ga3c662220a2fc8d437b929ac360b7b6d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c662220a2fc8d437b929ac360b7b6d3">&#9670;&nbsp;</a></span>I2C_SR1_BTF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_BTF_Pos&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Position of Byte Transfer Finished bit </p>

</div>
</div>
<a id="gad42d2435d2e64bf710c701c9b17adfb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad42d2435d2e64bf710c701c9b17adfb4">&#9670;&nbsp;</a></span>I2C_SR1_OVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_OVR&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gaeca6c423a2a9d7495c35517b3cc9a9b8">I2C_SR1_OVR_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Overrun/Underrun </p>

</div>
</div>
<a id="gaeca6c423a2a9d7495c35517b3cc9a9b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeca6c423a2a9d7495c35517b3cc9a9b8">&#9670;&nbsp;</a></span>I2C_SR1_OVR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_OVR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga628a0e0ea5fa7dd31b68d2bac80b8b20">I2C_SR1_OVR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for Overrun/Underrun </p>

</div>
</div>
<a id="ga628a0e0ea5fa7dd31b68d2bac80b8b20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga628a0e0ea5fa7dd31b68d2bac80b8b20">&#9670;&nbsp;</a></span>I2C_SR1_OVR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_OVR_Pos&#160;&#160;&#160;(11U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Position of Overrun/Underrun bit </p>

</div>
</div>
<a id="ga4b2976279024e832e53ad12796a7bb71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b2976279024e832e53ad12796a7bb71">&#9670;&nbsp;</a></span>I2C_SR1_PECERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_PECERR&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gaafd640f94fa388e27d4747c5eb8fc938">I2C_SR1_PECERR_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PEC Error in Reception </p>

</div>
</div>
<a id="gaafd640f94fa388e27d4747c5eb8fc938"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafd640f94fa388e27d4747c5eb8fc938">&#9670;&nbsp;</a></span>I2C_SR1_PECERR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_PECERR_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga1f1e78360bc478a00ca5c8176dcd0b22">I2C_SR1_PECERR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for PEC Error in Reception </p>

</div>
</div>
<a id="ga1f1e78360bc478a00ca5c8176dcd0b22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f1e78360bc478a00ca5c8176dcd0b22">&#9670;&nbsp;</a></span>I2C_SR1_PECERR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_PECERR_Pos&#160;&#160;&#160;(12U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Position of PEC Error in Reception bit </p>

</div>
</div>
<a id="gaf6ebe33c992611bc2e25bbb01c1441a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6ebe33c992611bc2e25bbb01c1441a5">&#9670;&nbsp;</a></span>I2C_SR1_RXNE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_RXNE&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gacf56d0f5cc9b333a2d287baf96e1ca62">I2C_SR1_RXNE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Register Not Empty (Receiver) </p>

</div>
</div>
<a id="gacf56d0f5cc9b333a2d287baf96e1ca62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf56d0f5cc9b333a2d287baf96e1ca62">&#9670;&nbsp;</a></span>I2C_SR1_RXNE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_RXNE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga380b3695a5b03ae70e411ba048a04e49">I2C_SR1_RXNE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for Data Register Not Empty (Receiver) </p>

</div>
</div>
<a id="ga380b3695a5b03ae70e411ba048a04e49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga380b3695a5b03ae70e411ba048a04e49">&#9670;&nbsp;</a></span>I2C_SR1_RXNE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_RXNE_Pos&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Position of Data Register Not Empty (Receiver) </p>

</div>
</div>
<a id="ga6935c920da59d755d0cf834548a70ec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6935c920da59d755d0cf834548a70ec4">&#9670;&nbsp;</a></span>I2C_SR1_SB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_SB&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gab9d2227f20b51eda4af2fb9e9dd4f6df">I2C_SR1_SB_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Start Bit (Master mode) </p>

</div>
</div>
<a id="gab9d2227f20b51eda4af2fb9e9dd4f6df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9d2227f20b51eda4af2fb9e9dd4f6df">&#9670;&nbsp;</a></span>I2C_SR1_SB_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_SB_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga67ed7d8c3e9dc642c2c70c834aeec6ea">I2C_SR1_SB_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for Start Bit (Master mode) </p>

</div>
</div>
<a id="ga67ed7d8c3e9dc642c2c70c834aeec6ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67ed7d8c3e9dc642c2c70c834aeec6ea">&#9670;&nbsp;</a></span>I2C_SR1_SB_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_SB_Pos&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit definitions for the I2C_SR1 register. </p>
<p>Position of Start Bit (Master mode) </p>

</div>
</div>
<a id="ga8df36c38deb8791d0ac3cb5881298c1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8df36c38deb8791d0ac3cb5881298c1c">&#9670;&nbsp;</a></span>I2C_SR1_SMBALERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_SMBALERT&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga617464b325a3649c9a36ad80386558b6">I2C_SR1_SMBALERT_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMBus Alert </p>

</div>
</div>
<a id="ga617464b325a3649c9a36ad80386558b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga617464b325a3649c9a36ad80386558b6">&#9670;&nbsp;</a></span>I2C_SR1_SMBALERT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_SMBALERT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gad0c047e24fefb89f3928b37b7695aa55">I2C_SR1_SMBALERT_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for SMBus Alert </p>

</div>
</div>
<a id="gad0c047e24fefb89f3928b37b7695aa55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0c047e24fefb89f3928b37b7695aa55">&#9670;&nbsp;</a></span>I2C_SR1_SMBALERT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_SMBALERT_Pos&#160;&#160;&#160;(15U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Position of SMBus Alert bit </p>

</div>
</div>
<a id="gaafcea4cdbe2f6da31566c897fa893a7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafcea4cdbe2f6da31566c897fa893a7c">&#9670;&nbsp;</a></span>I2C_SR1_STOPF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_STOPF&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gad1679ebac13f8ad5aad54acd446f70e4">I2C_SR1_STOPF_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Stop Detection (Slave mode) </p>

</div>
</div>
<a id="gad1679ebac13f8ad5aad54acd446f70e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1679ebac13f8ad5aad54acd446f70e4">&#9670;&nbsp;</a></span>I2C_SR1_STOPF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_STOPF_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga508dc538aee33bf854cfbe3b7f4a7ba9">I2C_SR1_STOPF_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for Stop Detection (Slave mode) </p>

</div>
</div>
<a id="ga508dc538aee33bf854cfbe3b7f4a7ba9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga508dc538aee33bf854cfbe3b7f4a7ba9">&#9670;&nbsp;</a></span>I2C_SR1_STOPF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_STOPF_Pos&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Position of Stop Detection (Slave mode) </p>

</div>
</div>
<a id="gaef3a1e4921d7c509d1b639c67882c4c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef3a1e4921d7c509d1b639c67882c4c9">&#9670;&nbsp;</a></span>I2C_SR1_TIMEOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_TIMEOUT&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga7c0209188a2791eddad0c143ac7f9416">I2C_SR1_TIMEOUT_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timeout or Tlow Error </p>

</div>
</div>
<a id="ga7c0209188a2791eddad0c143ac7f9416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c0209188a2791eddad0c143ac7f9416">&#9670;&nbsp;</a></span>I2C_SR1_TIMEOUT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_TIMEOUT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga80a7d5a7ab0b5eb4bbbcf59d64e9e58e">I2C_SR1_TIMEOUT_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for Timeout or Tlow Error </p>

</div>
</div>
<a id="ga80a7d5a7ab0b5eb4bbbcf59d64e9e58e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80a7d5a7ab0b5eb4bbbcf59d64e9e58e">&#9670;&nbsp;</a></span>I2C_SR1_TIMEOUT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_TIMEOUT_Pos&#160;&#160;&#160;(14U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Position of Timeout or Tlow Error bit </p>

</div>
</div>
<a id="gafdc4da49c163910203255e384591b6f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdc4da49c163910203255e384591b6f7">&#9670;&nbsp;</a></span>I2C_SR1_TXE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_TXE&#160;&#160;&#160;<a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#ga835a04e1e2c43a4462b9b5cd04b2b4ea">I2C_SR1_TXE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Register Empty (Transmitter) </p>

</div>
</div>
<a id="ga835a04e1e2c43a4462b9b5cd04b2b4ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga835a04e1e2c43a4462b9b5cd04b2b4ea">&#9670;&nbsp;</a></span>I2C_SR1_TXE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_TXE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__SR1__Register__Bit__Definitions.html#gabdceff8db6df40c017f96a5e606ea884">I2C_SR1_TXE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for Data Register Empty (Transmitter) </p>

</div>
</div>
<a id="gabdceff8db6df40c017f96a5e606ea884"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdceff8db6df40c017f96a5e606ea884">&#9670;&nbsp;</a></span>I2C_SR1_TXE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SR1_TXE_Pos&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Position of Data Register Empty (Transmitter) </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
