E:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  E:\gowin_projects\myproj\myproj_blue\src\SR_800_16\temp\RAM_Based_Shift_Register\rev_1   -part GW2AR_18  -package eLQFP144  -grade -8    -maxfan 10000 -RWCheckOnRam 1 -block -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile E:\gowin_projects\myproj\myproj_blue\src\SR_800_16\temp\RAM_Based_Shift_Register\rev_1\synlog\report\SR_800_16_fpga_mapper.xml -merge_inferred_clocks 0  -implementation  rev_1  -flow mapping  -multisrs  -ovm  E:\gowin_projects\myproj\myproj_blue\src\SR_800_16\temp\RAM_Based_Shift_Register\rev_1\SR_800_16.vm   -autoconstraint  -freq 150.000   E:\gowin_projects\myproj\myproj_blue\src\SR_800_16\temp\RAM_Based_Shift_Register\rev_1\synwork\SR_800_16_prem.srd  -sap  E:\gowin_projects\myproj\myproj_blue\src\SR_800_16\temp\RAM_Based_Shift_Register\rev_1\SR_800_16.sap  -otap  E:\gowin_projects\myproj\myproj_blue\src\SR_800_16\temp\RAM_Based_Shift_Register\rev_1\SR_800_16.tap  -omap  E:\gowin_projects\myproj\myproj_blue\src\SR_800_16\temp\RAM_Based_Shift_Register\rev_1\SR_800_16.map  -devicelib  E:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw2a.v  -ologparam  E:\gowin_projects\myproj\myproj_blue\src\SR_800_16\temp\RAM_Based_Shift_Register\rev_1\syntmp\SR_800_16.plg  -osyn  E:\gowin_projects\myproj\myproj_blue\src\SR_800_16\temp\RAM_Based_Shift_Register\rev_1\SR_800_16.srm  -prjdir  E:\gowin_projects\myproj\myproj_blue\src\SR_800_16\temp\RAM_Based_Shift_Register\  -prjname  RAM_Based_Shift_Register  -log  E:\gowin_projects\myproj\myproj_blue\src\SR_800_16\temp\RAM_Based_Shift_Register\rev_1\synlog\SR_800_16_fpga_mapper.srr  -sn  2019.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\..\Gowin\Gowin_V1.9.2Beta\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\rev_1 -part GW2AR_18 -package eLQFP144 -grade -8 -maxfan 10000 -RWCheckOnRam 1 -block -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile ..\synlog\report\SR_800_16_fpga_mapper.xml -merge_inferred_clocks 0 -implementation rev_1 -flow mapping -multisrs -ovm ..\SR_800_16.vm -autoconstraint -freq 150.000 ..\synwork\SR_800_16_prem.srd -sap ..\SR_800_16.sap -otap ..\SR_800_16.tap -omap ..\SR_800_16.map -devicelib ..\..\..\..\..\..\..\..\..\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw2a.v -ologparam SR_800_16.plg -osyn ..\SR_800_16.srm -prjdir ..\..\ -prjname RAM_Based_Shift_Register -log ..\synlog\SR_800_16_fpga_mapper.srr -sn 2019.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:8
file:..\SR_800_16.vm|io:o|time:1573896679|size:14270|exec:0|csum:
file:..\synwork\SR_800_16_prem.srd|io:i|time:1573896672|size:14557|exec:0|csum:79725C4CC31D0D1A2A0715495C1D21D7
file:..\SR_800_16.sap|io:o|time:1573896673|size:175|exec:0|csum:
file:..\SR_800_16.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\SR_800_16.map|io:o|time:1573896681|size:28|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw2a.v|io:i|time:1564767964|size:120730|exec:0|csum:E2B897C94FCEA96C10FD3386E2E04249
file:SR_800_16.plg|io:o|time:1573896681|size:505|exec:0|csum:
file:..\SR_800_16.srm|io:o|time:1573896678|size:3980|exec:0|csum:
file:..\synlog\SR_800_16_fpga_mapper.srr|io:o|time:1573896681|size:35738|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\Gowin\Gowin_V1.9.2Beta\SynplifyPro\bin64\m_generic.exe|io:i|time:1566997978|size:39921152|exec:1|csum:0AEF8A2DA98D066C6220B9163A1DDE13
