// Seed: 499238978
`define pp_10 0
module module_0 (
    output reg id_0,
    input id_1,
    input logic id_2,
    input logic id_3,
    output logic id_4,
    output id_5,
    input logic id_6,
    input id_7,
    output id_8,
    input logic id_9
);
  always @((id_2) or posedge id_1) begin
    id_0 <= 1;
  end
endmodule
