

================================================================
== Vitis HLS Report for 'matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1'
================================================================
* Date:           Sat Apr 12 12:18:46 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.394 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       12|       12|  0.120 us|  0.120 us|   11|   11|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_71_1  |       10|       10|         2|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.84>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_04 = alloca i32 1" [../layer.h:71]   --->   Operation 5 'alloca' 'i_04' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%conv7_i_3_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %conv7_i_3"   --->   Operation 6 'read' 'conv7_i_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%conv7_i_2_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %conv7_i_2"   --->   Operation 7 'read' 'conv7_i_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%conv7_i_1_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %conv7_i_1"   --->   Operation 8 'read' 'conv7_i_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%conv7_i_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %conv7_i"   --->   Operation 9 'read' 'conv7_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%conv7_i_3_cast = sext i25 %conv7_i_3_read"   --->   Operation 10 'sext' 'conv7_i_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%conv7_i_2_cast = sext i25 %conv7_i_2_read"   --->   Operation 11 'sext' 'conv7_i_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%conv7_i_1_cast = sext i25 %conv7_i_1_read"   --->   Operation 12 'sext' 'conv7_i_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%conv7_i_cast = sext i25 %conv7_i_read"   --->   Operation 13 'sext' 'conv7_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln71 = store i4 0, i4 %i_04" [../layer.h:71]   --->   Operation 14 'store' 'store_ln71' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_72_2"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = load i4 %i_04" [../layer.h:71]   --->   Operation 16 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.86ns)   --->   "%icmp_ln71 = icmp_eq  i4 %i, i4 10" [../layer.h:71]   --->   Operation 17 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.86ns)   --->   "%i_12 = add i4 %i, i4 1" [../layer.h:71]   --->   Operation 18 'add' 'i_12' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %fpga_resource_hint.VITIS_LOOP_72_2.30, void %for.end21.exitStub" [../layer.h:71]   --->   Operation 19 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i4 %i" [../layer.h:71]   --->   Operation 20 'zext' 'zext_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr i25 %A_0, i64 0, i64 %zext_ln71" [../layer.h:71]   --->   Operation 21 'getelementptr' 'A_0_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.79ns)   --->   "%A_0_load = load i4 %A_0_addr" [../layer.h:71]   --->   Operation 22 'load' 'A_0_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 23 [1/1] (0.48ns)   --->   "%store_ln71 = store i4 %i_12, i4 %i_04" [../layer.h:71]   --->   Operation 23 'store' 'store_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.48>
ST_1 : Operation 58 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln71)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 5.39>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln71 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75" [../layer.h:71]   --->   Operation 24 'specpipeline' 'specpipeline_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln71 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [../layer.h:71]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_87" [../layer.h:71]   --->   Operation 26 'specloopname' 'specloopname_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (0.79ns)   --->   "%A_0_load = load i4 %A_0_addr" [../layer.h:71]   --->   Operation 27 'load' 'A_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%conv_i = sext i25 %A_0_load" [../layer.h:71]   --->   Operation 28 'sext' 'conv_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_101" [../layer.h:74]   --->   Operation 29 'specregionbegin' 'rbegin17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (3.81ns)   --->   "%mul_ln79 = mul i50 %conv_i, i50 %conv7_i_cast" [../layer.h:79]   --->   Operation 30 'mul' 'mul_ln79' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 31 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 32 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%temp = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %mul_ln79, i32 17, i32 41" [../layer.h:79]   --->   Operation 33 'partselect' 'temp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%rend18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_101, i32 %rbegin17" [../layer.h:79]   --->   Operation 34 'specregionend' 'rend18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%agg_result_0_addr = getelementptr i25 %agg_result_0, i64 0, i64 %zext_ln71" [../layer.h:81]   --->   Operation 35 'getelementptr' 'agg_result_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%agg_result_1_addr = getelementptr i25 %agg_result_1, i64 0, i64 %zext_ln71" [../layer.h:81]   --->   Operation 36 'getelementptr' 'agg_result_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%agg_result_2_addr = getelementptr i25 %agg_result_2, i64 0, i64 %zext_ln71" [../layer.h:81]   --->   Operation 37 'getelementptr' 'agg_result_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_100" [../layer.h:74]   --->   Operation 38 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (3.81ns)   --->   "%mul_ln79_71 = mul i50 %conv_i, i50 %conv7_i_1_cast" [../layer.h:79]   --->   Operation 39 'mul' 'mul_ln79_71' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_71, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 40 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_71, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 41 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%temp_72 = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %mul_ln79_71, i32 17, i32 41" [../layer.h:79]   --->   Operation 42 'partselect' 'temp_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (3.81ns)   --->   "%mul_ln79_72 = mul i50 %conv_i, i50 %conv7_i_2_cast" [../layer.h:79]   --->   Operation 43 'mul' 'mul_ln79_72' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_72, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 44 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_72, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 45 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%temp_1 = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %mul_ln79_72, i32 17, i32 41" [../layer.h:79]   --->   Operation 46 'partselect' 'temp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (3.81ns)   --->   "%mul_ln79_73 = mul i50 %conv_i, i50 %conv7_i_3_cast" [../layer.h:79]   --->   Operation 47 'mul' 'mul_ln79_73' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_73, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 48 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_73, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 49 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%temp_2 = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %mul_ln79_73, i32 17, i32 41" [../layer.h:79]   --->   Operation 50 'partselect' 'temp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_100, i32 %rbegin3" [../layer.h:79]   --->   Operation 51 'specregionend' 'rend4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%agg_result_3_addr = getelementptr i25 %agg_result_3, i64 0, i64 %zext_ln71" [../layer.h:81]   --->   Operation 52 'getelementptr' 'agg_result_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp, i4 %agg_result_0_addr" [../layer.h:81]   --->   Operation 53 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 54 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_72, i4 %agg_result_1_addr" [../layer.h:81]   --->   Operation 54 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 55 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_1, i4 %agg_result_2_addr" [../layer.h:81]   --->   Operation 55 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 56 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_2, i4 %agg_result_3_addr" [../layer.h:81]   --->   Operation 56 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln71 = br void %VITIS_LOOP_72_2" [../layer.h:71]   --->   Operation 57 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 1.846ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln71', ../layer.h:71) of constant 0 on local variable 'i', ../layer.h:71 [19]  (0.489 ns)
	'load' operation 4 bit ('i', ../layer.h:71) on local variable 'i', ../layer.h:71 [22]  (0.000 ns)
	'add' operation 4 bit ('i', ../layer.h:71) [24]  (0.868 ns)
	'store' operation 0 bit ('store_ln71', ../layer.h:71) of variable 'i', ../layer.h:71 on local variable 'i', ../layer.h:71 [62]  (0.489 ns)

 <State 2>: 5.394ns
The critical path consists of the following:
	'load' operation 25 bit ('A_0_load', ../layer.h:71) on array 'A_0' [32]  (0.790 ns)
	'mul' operation 50 bit ('mul_ln79', ../layer.h:79) [35]  (3.814 ns)
	'store' operation 0 bit ('store_ln81', ../layer.h:81) of variable 'temp', ../layer.h:79 on array 'agg_result_0' [58]  (0.790 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
