/* Generated by Yosys 0.51 (git sha1 c4b519022, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3) */

(* src = "../rtl/riscv-dbg/debug_rom/debug_rom.sv:17.8" *)
module \debug_rom$dm_top.i_dm_mem.gen_rom_snd_scratch.i_debug_rom (clk_i, rst_ni, req_i, addr_i, rdata_o);
  wire \$auto$builder.cc:338:Biop$1479 ;
  wire [63:0] \$auto$rtlil.cc:2874:Mux$1487 ;
  wire [49:0] \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$a$4827 ;
  wire [49:0] \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 ;
  wire [49:0] \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 ;
  wire [49:0] \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 ;
  wire [49:0] \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$a$4836 ;
  wire [49:0] \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 ;
  wire [49:0] \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 ;
  wire [49:0] \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 ;
  (* src = "../rtl/riscv-dbg/debug_rom/debug_rom.sv:21.24" *)
  input [63:0] addr_i;
  wire [63:0] addr_i;
  (* src = "../rtl/riscv-dbg/debug_rom/debug_rom.sv:51.39" *)
  reg [4:0] addr_q;
  (* src = "../rtl/riscv-dbg/debug_rom/debug_rom.sv:18.24" *)
  input clk_i;
  wire clk_i;
  (* src = "../rtl/riscv-dbg/debug_rom/debug_rom.sv:22.24" *)
  output [63:0] rdata_o;
  wire [63:0] rdata_o;
  (* src = "../rtl/riscv-dbg/debug_rom/debug_rom.sv:20.24" *)
  input req_i;
  wire req_i;
  (* src = "../rtl/riscv-dbg/debug_rom/debug_rom.sv:19.24" *)
  input rst_ni;
  wire rst_ni;
  assign \$auto$builder.cc:338:Biop$1479  = addr_q < 5'h14;
  (* src = "../rtl/riscv-dbg/debug_rom/debug_rom.sv:55.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) addr_q <= 5'h00;
    else if (req_i) addr_q <= addr_i[7:3];
  assign { \$auto$rtlil.cc:2874:Mux$1487 [63:62], \$auto$rtlil.cc:2874:Mux$1487 [60:59], \$auto$rtlil.cc:2874:Mux$1487 [57], \$auto$rtlil.cc:2874:Mux$1487 [61], \$auto$rtlil.cc:2874:Mux$1487 [55:53], \$auto$rtlil.cc:2874:Mux$1487 [50], \$auto$rtlil.cc:2874:Mux$1487 [48], \$auto$rtlil.cc:2874:Mux$1487 [46:42], \$auto$rtlil.cc:2874:Mux$1487 [40], \$auto$rtlil.cc:2874:Mux$1487 [38:36], \$auto$rtlil.cc:2874:Mux$1487 [34], \$auto$rtlil.cc:2874:Mux$1487 [31:20], \$auto$rtlil.cc:2874:Mux$1487 [18], \$auto$rtlil.cc:2874:Mux$1487 [16], \$auto$rtlil.cc:2874:Mux$1487 [19], \$auto$rtlil.cc:2874:Mux$1487 [14:12], \$auto$rtlil.cc:2874:Mux$1487 [52], \$auto$rtlil.cc:2874:Mux$1487 [10], \$auto$rtlil.cc:2874:Mux$1487 [8], \$auto$rtlil.cc:2874:Mux$1487 [58], \$auto$rtlil.cc:2874:Mux$1487 [6:2] } = addr_q[4] ? { \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [49], 2'h3, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [46], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [46], 2'h2, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [46], 3'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [37], 2'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [37], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [33], 4'he, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [27:26], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [46], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [27], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [26], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [26], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [20], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [27], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [17], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [20], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [20], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [49], 1'h1, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [33], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [27], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [7], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [26], 1'h1, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [27], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [49] } : { \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$a$4827 [49:45], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$a$4827 [46], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$a$4827 [43:26], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$a$4827 [26], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$a$4827 [24:15], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$a$4827 [13:11], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$a$4827 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$a$4827 [9], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$a$4827 [7], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$a$4827 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$a$4827 [5:1] };
  assign { \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$a$4827 [48:47], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$a$4827 [45], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$a$4827 [46], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$a$4827 [43:26], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$a$4827 [24:15], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$a$4827 [13:11], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$a$4827 [9], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$a$4827 [7], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$a$4827 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$a$4827 [5:1] } = addr_q[3] ? { \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [48:47], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [45], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [43:30], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [28:26], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [48], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [21:16], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [20], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [13:11], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [9], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [7], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [5], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [5], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [3], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [33] } : { \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [48:46], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [46], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [43:42], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [46], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [40], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [43], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [38:36], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [34:33], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [46], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [47], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [30:29], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [37], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [27], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [27], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [24:18], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [22], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [34:33], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [42], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [37], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [33], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [9], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [42], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [5:2], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [2] };
  assign { \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [40], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [43], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [38], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [36], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [46], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [47], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [30:29], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [27], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [24:23], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [21:18], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [22], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [34], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [37], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [33], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [9], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [42], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [5:2] } = addr_q[2] ? { \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [40], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [43], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [42], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [47], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [33], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [29], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [27], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [29], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [27], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [20], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [43], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [18], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [29], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [34], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [47], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [33], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [40], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [42], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [27], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [4], 2'h2 } : { \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$a$4836 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$a$4836 [48], 2'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$a$4836 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$a$4836 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$a$4836 [48], 3'h4, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$a$4836 [24:23], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$a$4836 [21:20], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$a$4836 [24], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$a$4836 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$a$4836 [48], 5'h00, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$a$4836 [5], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$a$4836 [5], 2'h1 };
  assign { \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [47], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [45], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [43:34], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [32:30], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [28:26], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [21], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [19:16], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [20], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [13:11], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [9], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [7], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [5], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [3], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [33] } = addr_q[2] ? { \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [47], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [43], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [43], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [40], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [40], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [43], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [47], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [43], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [35], 1'h1, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [48:47], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [27], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [35], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [17], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [35], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [35], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [35], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [9], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [9], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [17], 1'h1, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [43] } : { \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [45], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [43], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [41], 1'h1, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [38], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [38], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [36], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [45], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [34], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [32:31], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [41], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [28:27], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [28], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [43], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [43], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [45], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [36], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [13:12], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [32], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [34], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [28], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [12], 1'h0 };
  assign { \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$a$4836 [23], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$a$4836 [21:20], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$a$4836 [24], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$a$4836 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$a$4836 [5] } = addr_q[1] ? { 2'h3, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [20], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [20], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [20], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [27] } : { 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [13], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [13], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [28], 2'h1 };
  assign { \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [43], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [18], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [29], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [34], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [47], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [33], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [40], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [42], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [4] } = addr_q[1] ? { \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [20], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [27], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [20], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [20], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [27], 4'h5 } : { 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [20], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [27], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [27], 3'h5, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [20], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [20], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [27] };
  assign { \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [38], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [31], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [41], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [27], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [43], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [45], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [36], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [32], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [34], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [12] } = addr_q[1] ? { 1'h1, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [28], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [13], 4'h9, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [28], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [13], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [28], 1'h0 } : { 2'h1, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [28], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [28], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [28], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [13], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [13], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [13], 3'h5 };
  assign { \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [40], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [47], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [35], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [9], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [17], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [43] } = addr_q[1] ? { \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [20], 1'h1, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [27], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [27], 2'h2 } : { 1'h1, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [20], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [20], 2'h2, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [27] };
  assign { \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [37], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [46], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [17], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [20], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [33], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [7], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [26], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [27], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [49] } = addr_q[1] ? { \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [13], 2'h2, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [13], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [13], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [28], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [28], 1'h0 } : { 1'h1, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [13], 1'h1, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [28], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [13], 1'h1, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [13], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [28] };
  assign { \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [13], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [28] } = addr_q[0] ? 2'h1 : 2'h2;
  assign { \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [20], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [27] } = addr_q[0] ? 2'h2 : 2'h1;
  assign { rdata_o[63:62], rdata_o[60:59], rdata_o[57], rdata_o[61], rdata_o[55:53], rdata_o[50], rdata_o[48], rdata_o[46:42], rdata_o[40], rdata_o[38:36], rdata_o[34], rdata_o[31:20], rdata_o[18], rdata_o[16], rdata_o[19], rdata_o[14:12], rdata_o[52], rdata_o[10], rdata_o[8], rdata_o[58], rdata_o[6:2], rdata_o[33] } = \$auto$builder.cc:338:Biop$1479  ? (* src = "../rtl/riscv-dbg/debug_rom/debug_rom.sv:68.7-68.29|../rtl/riscv-dbg/debug_rom/debug_rom.sv:67.5-69.8" *) { \$auto$rtlil.cc:2874:Mux$1487 [63:62], \$auto$rtlil.cc:2874:Mux$1487 [60:59], \$auto$rtlil.cc:2874:Mux$1487 [57], \$auto$rtlil.cc:2874:Mux$1487 [61], \$auto$rtlil.cc:2874:Mux$1487 [55:53], \$auto$rtlil.cc:2874:Mux$1487 [50], \$auto$rtlil.cc:2874:Mux$1487 [48], \$auto$rtlil.cc:2874:Mux$1487 [46:42], \$auto$rtlil.cc:2874:Mux$1487 [40], \$auto$rtlil.cc:2874:Mux$1487 [38:36], \$auto$rtlil.cc:2874:Mux$1487 [34], \$auto$rtlil.cc:2874:Mux$1487 [31:20], \$auto$rtlil.cc:2874:Mux$1487 [18], \$auto$rtlil.cc:2874:Mux$1487 [16], \$auto$rtlil.cc:2874:Mux$1487 [19], \$auto$rtlil.cc:2874:Mux$1487 [14:12], \$auto$rtlil.cc:2874:Mux$1487 [52], \$auto$rtlil.cc:2874:Mux$1487 [10], \$auto$rtlil.cc:2874:Mux$1487 [8], \$auto$rtlil.cc:2874:Mux$1487 [58], \$auto$rtlil.cc:2874:Mux$1487 [6:2], 1'h1 } : 49'h0000000000000;
  assign { \$auto$rtlil.cc:2874:Mux$1487 [56], \$auto$rtlil.cc:2874:Mux$1487 [51], \$auto$rtlil.cc:2874:Mux$1487 [49], \$auto$rtlil.cc:2874:Mux$1487 [47], \$auto$rtlil.cc:2874:Mux$1487 [41], \$auto$rtlil.cc:2874:Mux$1487 [39], \$auto$rtlil.cc:2874:Mux$1487 [35], \$auto$rtlil.cc:2874:Mux$1487 [33:32], \$auto$rtlil.cc:2874:Mux$1487 [17], \$auto$rtlil.cc:2874:Mux$1487 [15], \$auto$rtlil.cc:2874:Mux$1487 [11], \$auto$rtlil.cc:2874:Mux$1487 [9], \$auto$rtlil.cc:2874:Mux$1487 [7], \$auto$rtlil.cc:2874:Mux$1487 [1:0] } = { \$auto$rtlil.cc:2874:Mux$1487 [61], \$auto$rtlil.cc:2874:Mux$1487 [58], \$auto$rtlil.cc:2874:Mux$1487 [58], \$auto$rtlil.cc:2874:Mux$1487 [58], 2'h0, \$auto$rtlil.cc:2874:Mux$1487 [58], 2'h3, \$auto$rtlil.cc:2874:Mux$1487 [19], \$auto$rtlil.cc:2874:Mux$1487 [19], \$auto$rtlil.cc:2874:Mux$1487 [52], 1'h0, \$auto$rtlil.cc:2874:Mux$1487 [58], 2'h3 };
  assign { \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$a$4827 [44], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$a$4827 [25], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$a$4827 [14], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$a$4827 [10], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$a$4827 [8], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$a$4827 [6], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$a$4827 [0] } = { \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$a$4827 [46], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$a$4827 [26], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$a$4827 [49], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$a$4827 [49], 1'h1 };
  assign { \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [48:47], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [45:38], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [36:34], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [32:28], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [25:21], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [19:18], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [16:8], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [6:0] } = { 2'h3, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [46], 2'h2, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [46], 5'h00, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [37], 4'he, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [46], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [27], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [26], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [26], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [27], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [20], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [20], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [49], 1'h1, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [33], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [27], 2'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [26], 1'h1, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [27], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][0][0]$b$4828 [49], 1'h1 };
  assign { \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [45:44], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [41], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [39], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [35], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [32:31], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [28], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [26:25], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [17:10], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [8:6], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [1:0] } = { 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [46], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [46], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [46], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [43], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [46], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [47], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [37], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [27], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [27], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [22], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [34:33], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [42], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [37], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [33], 2'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [42], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$a$4830 [2], 1'h1 };
  assign { \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [46], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [44], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [29], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [25:22], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [15:14], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [10], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [8], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [6], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [4], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [2:0] } = { \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [26], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [48], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [20], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [49], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [5], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][1][0]$b$4831 [33], 1'h1 };
  assign { \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$a$4836 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$a$4836 [47:25], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$a$4836 [22], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$a$4836 [19:6], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$a$4836 [4:0] } = { 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$a$4836 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$a$4836 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$a$4836 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$a$4836 [48], 2'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$a$4836 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$a$4836 [48], 3'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$a$4836 [48], 3'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$a$4836 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$a$4836 [48], 6'h20, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$a$4836 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$a$4836 [24], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$a$4836 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$a$4836 [48], 11'h000, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$a$4836 [5], 4'h7 };
  assign { \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [46:44], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [41], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [39:35], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [32:30], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [28], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [26:21], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [19], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [17:5], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [3:0] } = { 5'h00, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [43], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [48:47], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [42], 2'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [47], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [33], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [47], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [27], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [27], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [29], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [29], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [27], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [43], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [29], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [34:33], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [42], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [47], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [33], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [40], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [42], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [27], 4'h9 };
  assign { \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [48:46], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [44], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [42], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [40:39], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [37], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [35], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [33], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [30:29], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [26:14], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [11:0] } = { \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [49], 1'h1, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [38], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [45], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [41], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [28], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [28], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [49], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [43], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [43], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [45], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [36], 2'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [32], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [34], 2'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [28], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [28], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$a$4839 [12], 3'h1 };
  assign { \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [49], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [46:44], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [42:41], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [39:36], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [34:18], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [16:10], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [8:0] } = { 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [43], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [40], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [43], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [47], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [43], 1'h1, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [43], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [48:47], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][0]$b$4837 [27], 2'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [48], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [35], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [35], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [35], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [35], 2'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [48], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [35], 2'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [9], 1'h0, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [17], \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [17], 2'h2, \$memory$auto$memory_bmux2rom.cc:63:execute$4821$rdmux[0][2][1]$b$4840 [43], 1'h1 };
  assign { rdata_o[56], rdata_o[51], rdata_o[49], rdata_o[47], rdata_o[41], rdata_o[39], rdata_o[35], rdata_o[32], rdata_o[17], rdata_o[15], rdata_o[11], rdata_o[9], rdata_o[7], rdata_o[1:0] } = { rdata_o[61], rdata_o[58], rdata_o[58], rdata_o[58], 2'h0, rdata_o[58], rdata_o[33], rdata_o[19], rdata_o[19], rdata_o[52], 1'h0, rdata_o[58], rdata_o[33], rdata_o[33] };
endmodule

(* src = "../rtl/riscv-dbg/dm_csrs.sv:18.8" *)
module \dm_csrs$dm_top.i_dm_csrs (clk_i, rst_ni, next_dm_addr_i, testmode_i, ndmreset_o, ndmreset_ack_i, dmactive_o, unavailable_i, hartinfo_i, dmi_rst_ni, dmi_req_valid_i, dmi_req_ready_o, dmi_req_i, dmi_resp_valid_o, dmi_resp_ready_i, dmi_resp_o, halted_i, resumeack_i, hartsel_o, haltreq_o, resumereq_o
, clear_resumeack_o, cmd_valid_o, cmd_o, cmderror_valid_i, cmderror_i, cmdbusy_i, progbuf_o, data_o, data_i, data_valid_i, sbaddress_o, sbaddress_i, sbaddress_write_valid_o, sbreadonaddr_o, sbautoincrement_o, sbaccess_o, sbreadondata_o, sbdata_o, sbdata_read_valid_o, sbdata_write_valid_o, sbdata_i
, sbdata_valid_i, sbbusy_i, sberror_valid_i, sberror_i);
  wire [7:0] \$auto$bmuxmap.cc:84:execute$4919 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$4928 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$4933 ;
  wire \$auto$bmuxmap.cc:84:execute$4936 ;
  wire [127:0] \$auto$bmuxmap.cc:84:execute$4938 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$4943 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$4946 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$4948 ;
  wire [3:0] \$auto$bmuxmap.cc:84:execute$4957 ;
  wire [1:0] \$auto$bmuxmap.cc:84:execute$4962 ;
  wire \$auto$bmuxmap.cc:84:execute$4965 ;
  wire \$auto$builder.cc:338:Biop$166 ;
  wire \$auto$builder.cc:338:Biop$168 ;
  wire \$auto$builder.cc:338:Biop$170 ;
  wire \$auto$builder.cc:338:Biop$196 ;
  wire \$auto$builder.cc:338:Biop$270 ;
  wire \$auto$builder.cc:338:Biop$274 ;
  wire \$auto$builder.cc:338:Biop$299 ;
  wire \$auto$builder.cc:338:Biop$301 ;
  wire [2:0] \$auto$builder.cc:338:Biop$379 ;
  wire \$auto$builder.cc:338:Biop$464 ;
  wire \$auto$builder.cc:338:Biop$571 ;
  wire \$auto$builder.cc:364:Unop$110 ;
  wire \$auto$builder.cc:364:Unop$136 ;
  wire [2:0] \$auto$builder.cc:364:Unop$377 ;
  wire \$auto$builder.cc:364:Unop$462 ;
  wire \$auto$builder.cc:364:Unop$466 ;
  wire \$auto$builder.cc:364:Unop$564 ;
  wire \$auto$builder.cc:364:Unop$609 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4515 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4517 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4519 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4524 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4526 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4533 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4535 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4537 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4539 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4566 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4568 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4570 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4572 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4574 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4601 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4603 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4673 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4687 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4689 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4691 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4705 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4707 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4723 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4725 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$4521 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$4530 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$4541 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$4576 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$4607 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$4677 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$4693 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$4711 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$4729 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$4810 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$4439 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$4443 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$4447 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$4449 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$4814 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$4820 ;
  wire \$auto$opt_share.cc:222:merge_operators$4798 ;
  wire \$auto$rtlil.cc:2792:Le$174 ;
  wire \$auto$rtlil.cc:2792:Le$224 ;
  wire \$auto$rtlil.cc:2793:Eq$204 ;
  wire \$auto$rtlil.cc:2793:Eq$206 ;
  wire \$auto$rtlil.cc:2793:Eq$208 ;
  wire \$auto$rtlil.cc:2793:Eq$216 ;
  wire \$auto$rtlil.cc:2793:Eq$218 ;
  wire \$auto$rtlil.cc:2793:Eq$220 ;
  wire \$auto$rtlil.cc:2793:Eq$222 ;
  wire \$auto$rtlil.cc:2793:Eq$254 ;
  wire \$auto$rtlil.cc:2793:Eq$256 ;
  wire \$auto$rtlil.cc:2793:Eq$258 ;
  wire \$auto$rtlil.cc:2793:Eq$260 ;
  wire \$auto$rtlil.cc:2793:Eq$262 ;
  wire \$auto$rtlil.cc:2793:Eq$264 ;
  wire \$auto$rtlil.cc:2793:Eq$266 ;
  wire \$auto$rtlil.cc:2793:Eq$268 ;
  wire \$auto$rtlil.cc:2793:Eq$279 ;
  wire \$auto$rtlil.cc:2797:Ge$176 ;
  wire \$auto$rtlil.cc:2797:Ge$226 ;
  wire \$auto$rtlil.cc:2806:LogicAnd$178 ;
  wire \$auto$rtlil.cc:2806:LogicAnd$228 ;
  wire [31:0] \$auto$rtlil.cc:2874:Mux$184 ;
  wire \$auto$rtlil.cc:2874:Mux$194 ;
  wire [31:0] \$auto$rtlil.cc:2874:Mux$234 ;
  wire \$auto$rtlil.cc:2874:Mux$244 ;
  wire [63:0] \$auto$rtlil.cc:2875:Bwmux$327 ;
  wire \$auto$rtlil.cc:2876:Pmux$4800 ;
  wire [63:0] \$auto$rtlil.cc:2896:Demux$323 ;
  wire [255:0] \$auto$rtlil.cc:2896:Demux$437 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:629.7-664.10" *)
  wire [31:0] \$auto$slang_frontend.cc:694:finish$\abstractauto_q$625 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:300.11-309.14" *)
  wire \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$201 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:320.11-331.14" *)
  wire \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$251 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:297.7-366.14" *)
  wire \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$288 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:296.5-367.8" *)
  wire \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$293 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:375.13-385.16" *)
  wire \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$340 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:416.11-426.14" *)
  wire \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$400 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:444.11-457.14" *)
  wire \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$454 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14" *)
  wire \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$521 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:629.7-664.10" *)
  wire \$auto$slang_frontend.cc:694:finish$\cmd_valid_q$624 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:306.13-308.16" *)
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\cmderr_d$199 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:300.11-309.14" *)
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\cmderr_d$200 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:297.7-366.14" *)
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\cmderr_d$287 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:296.5-367.8" *)
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\cmderr_d$292 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:382.15-384.18" *)
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\cmderr_d$338 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:375.13-385.16" *)
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\cmderr_d$339 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:405.11-412.14" *)
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\cmderr_d$385 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14" *)
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\cmderr_d$519 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:370.5-512.8" *)
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\cmderr_d$535 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:629.7-664.10" *)
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\cmderr_q$622 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:629.7-664.10" *)
  wire [31:0] \$auto$slang_frontend.cc:694:finish$\command_q$623 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:629.7-664.10" *)
  wire [63:0] \$auto$slang_frontend.cc:694:finish$\data_q$630 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14" *)
  wire [31:0] \$auto$slang_frontend.cc:694:finish$\dmcontrol_d$518 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:370.5-512.8" *)
  (* unused_bits = "0 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29" *)
  wire [31:0] \$auto$slang_frontend.cc:694:finish$\dmcontrol_d$534 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:629.7-664.10" *)
  (* unused_bits = "0" *)
  wire [31:0] \$auto$slang_frontend.cc:694:finish$\dmcontrol_q$621 ;
  wire \$auto$slang_frontend.cc:694:finish$\havereset_d_aligned$365 ;
  wire \$auto$slang_frontend.cc:694:finish$\havereset_d_aligned$529 ;
  wire \$auto$slang_frontend.cc:694:finish$\havereset_d_aligned$545 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:629.7-664.10" *)
  wire [255:0] \$auto$slang_frontend.cc:694:finish$\progbuf_q$629 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:348.11-354.14" *)
  wire [33:0] \$auto$slang_frontend.cc:694:finish$\resp_queue_inp$277 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:358.11-363.14" *)
  wire [33:0] \$auto$slang_frontend.cc:694:finish$\resp_queue_inp$285 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:297.7-366.14" *)
  wire [33:0] \$auto$slang_frontend.cc:694:finish$\resp_queue_inp$290 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:296.5-367.8" *)
  wire [33:0] \$auto$slang_frontend.cc:694:finish$\resp_queue_inp$295 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14" *)
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\resp_queue_inp[0]$528 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14" *)
  wire [63:0] \$auto$slang_frontend.cc:694:finish$\sbaddr_d$524 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:474.11-480.14" *)
  wire [31:0] \$auto$slang_frontend.cc:694:finish$\sbaddr_d[0]$484 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:484.11-489.14" *)
  wire [31:0] \$auto$slang_frontend.cc:694:finish$\sbaddr_d[32]$493 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:629.7-664.10" *)
  wire [63:0] \$auto$slang_frontend.cc:694:finish$\sbaddr_q$627 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:474.11-480.14" *)
  wire \$auto$slang_frontend.cc:694:finish$\sbaddress_write_valid_o$482 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14" *)
  wire \$auto$slang_frontend.cc:694:finish$\sbaddress_write_valid_o$516 ;
  wire [28:0] \$auto$slang_frontend.cc:694:finish$\sbcs_d$471 ;
  wire [28:0] \$auto$slang_frontend.cc:694:finish$\sbcs_d$523 ;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 21" *)
  wire [28:0] \$auto$slang_frontend.cc:694:finish$\sbcs_d$539 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:348.11-354.14" *)
  wire \$auto$slang_frontend.cc:694:finish$\sbcs_d[22]$276 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:297.7-366.14" *)
  wire \$auto$slang_frontend.cc:694:finish$\sbcs_d[22]$289 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:296.5-367.8" *)
  wire \$auto$slang_frontend.cc:694:finish$\sbcs_d[22]$294 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:474.11-480.14" *)
  wire \$auto$slang_frontend.cc:694:finish$\sbcs_d[22]$483 ;
  wire [29:0] \$auto$slang_frontend.cc:694:finish$\sbcs_q$626 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:629.7-664.10" *)
  wire [63:0] \$auto$slang_frontend.cc:694:finish$\sbdata_q$628 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:297.7-366.14" *)
  wire \$auto$slang_frontend.cc:694:finish$\sbdata_read_valid_o$286 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:171.39" *)
  wire [31:0] abstractauto_q;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:219.15" *)
  wire [3:0] autoexecdata_idx;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:50.45" *)
  output clear_resumeack_o;
  wire clear_resumeack_o;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:23.45" *)
  input clk_i;
  wire clk_i;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:53.45" *)
  output [31:0] cmd_o;
  reg [31:0] cmd_o;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:170.23" *)
  wire cmd_valid_d;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:52.45" *)
  output cmd_valid_o;
  reg cmd_valid_o;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:56.45" *)
  input cmdbusy_i;
  wire cmdbusy_i;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:168.23" *)
  wire [2:0] cmderr_d;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:168.33" *)
  reg [2:0] cmderr_q;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:55.45" *)
  input [2:0] cmderror_i;
  wire [2:0] cmderror_i;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:54.45" *)
  input cmderror_valid_i;
  wire cmderror_valid_i;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:179.35" *)
  wire [63:0] data_d;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:61.45" *)
  input [63:0] data_i;
  wire [63:0] data_i;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:59.45" *)
  output [63:0] data_o;
  reg [63:0] data_o;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:62.45" *)
  input data_valid_i;
  wire data_valid_i;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:39.45" *)
  output dmactive_o;
  reg dmactive_o;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:166.23" *)
  (* unused_bits = "0" *)
  wire [31:0] dmcontrol_d;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:31.45" *)
  input [40:0] dmi_req_i;
  wire [40:0] dmi_req_i;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:30.45" *)
  output dmi_req_ready_o;
  wire dmi_req_ready_o;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:29.45" *)
  input dmi_req_valid_i;
  wire dmi_req_valid_i;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:35.45" *)
  output [33:0] dmi_resp_o;
  wire [33:0] dmi_resp_o;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:34.45" *)
  input dmi_resp_ready_i;
  wire dmi_resp_ready_i;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:33.45" *)
  output dmi_resp_valid_o;
  wire dmi_resp_valid_o;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:27.45" *)
  input dmi_rst_ni;
  wire dmi_rst_ni;
  wire [19:0] dmstatus;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:43.45" *)
  input halted_i;
  wire halted_i;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:48.45" *)
  output haltreq_o;
  reg haltreq_o;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:42.45" *)
  input [31:0] hartinfo_i;
  wire [31:0] hartinfo_i;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:47.45" *)
  output [19:0] hartsel_o;
  wire [19:0] hartsel_o;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:176.23" *)
  wire havereset_d;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:176.36" *)
  reg havereset_q;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:38.45" *)
  input ndmreset_ack_i;
  wire ndmreset_ack_i;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:37.45" *)
  output ndmreset_o;
  reg ndmreset_o;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:25.45" *)
  input [31:0] next_dm_addr_i;
  wire [31:0] next_dm_addr_i;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:178.37" *)
  wire [255:0] progbuf_d;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:58.45" *)
  output [255:0] progbuf_o;
  reg [255:0] progbuf_o;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:92.16" *)
  wire resp_queue_empty;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:91.16" *)
  wire resp_queue_full;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:183.18" *)
  wire [33:0] resp_queue_inp;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:94.16" *)
  wire resp_queue_pop;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:93.16" *)
  wire resp_queue_push;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:45.45" *)
  input resumeack_i;
  wire resumeack_i;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:49.45" *)
  output resumereq_o;
  reg resumereq_o;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:24.45" *)
  input rst_ni;
  wire rst_ni;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:70.45" *)
  output [2:0] sbaccess_o;
  reg [2:0] sbaccess_o;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:173.23" *)
  wire [63:0] sbaddr_d;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:173.33" *)
  reg [63:0] sbaddr_q;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:65.45" *)
  input [31:0] sbaddress_i;
  wire [31:0] sbaddress_i;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:64.45" *)
  output [31:0] sbaddress_o;
  wire [31:0] sbaddress_o;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:66.45" *)
  output sbaddress_write_valid_o;
  wire sbaddress_write_valid_o;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:69.45" *)
  output sbautoincrement_o;
  reg sbautoincrement_o;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:80.45" *)
  input sbbusy_i;
  wire sbbusy_i;
  wire [28:0] sbcs_d;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:172.31" *)
  wire [31:0] sbcs_q;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:174.23" *)
  wire [63:0] sbdata_d;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:77.45" *)
  input [31:0] sbdata_i;
  wire [31:0] sbdata_i;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:73.45" *)
  output [31:0] sbdata_o;
  reg [31:0] sbdata_o;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:174.33" *)
  wire [63:0] sbdata_q;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:74.45" *)
  output sbdata_read_valid_o;
  wire sbdata_read_valid_o;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:78.45" *)
  input sbdata_valid_i;
  wire sbdata_valid_i;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:75.45" *)
  output sbdata_write_valid_o;
  wire sbdata_write_valid_o;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:82.45" *)
  input [2:0] sberror_i;
  wire [2:0] sberror_i;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:81.45" *)
  input sberror_valid_i;
  wire sberror_valid_i;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:68.45" *)
  output sbreadonaddr_o;
  reg sbreadonaddr_o;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:72.45" *)
  output sbreadondata_o;
  reg sbreadondata_o;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:26.45" *)
  input testmode_i;
  wire testmode_i;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:44.45" *)
  input unavailable_i;
  wire unavailable_i;
  assign \$auto$bmuxmap.cc:84:execute$4919 [0] = dmi_req_i[34] ? abstractauto_q[1] : abstractauto_q[0];
  assign \$auto$bmuxmap.cc:84:execute$4919 [1] = dmi_req_i[34] ? 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$4919 [2] = dmi_req_i[34] ? 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$4919 [3] = dmi_req_i[34] ? 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$4919 [4] = dmi_req_i[34] ? 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$4919 [5] = dmi_req_i[34] ? 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$4919 [6] = dmi_req_i[34] ? 1'hx : 1'hx;
  assign \$auto$bmuxmap.cc:84:execute$4919 [7] = dmi_req_i[34] ? 1'hx : 1'hx;
  assign \$auto$bmuxmap.cc:84:execute$4928 [0] = dmi_req_i[35] ? \$auto$bmuxmap.cc:84:execute$4919 [1] : \$auto$bmuxmap.cc:84:execute$4919 [0];
  assign \$auto$bmuxmap.cc:84:execute$4928 [1] = dmi_req_i[35] ? \$auto$bmuxmap.cc:84:execute$4919 [3] : \$auto$bmuxmap.cc:84:execute$4919 [2];
  assign \$auto$bmuxmap.cc:84:execute$4928 [2] = dmi_req_i[35] ? \$auto$bmuxmap.cc:84:execute$4919 [5] : \$auto$bmuxmap.cc:84:execute$4919 [4];
  assign \$auto$bmuxmap.cc:84:execute$4928 [3] = dmi_req_i[35] ? \$auto$bmuxmap.cc:84:execute$4919 [7] : \$auto$bmuxmap.cc:84:execute$4919 [6];
  assign \$auto$bmuxmap.cc:84:execute$4933 [0] = autoexecdata_idx[2] ? \$auto$bmuxmap.cc:84:execute$4928 [1] : \$auto$bmuxmap.cc:84:execute$4928 [0];
  assign \$auto$bmuxmap.cc:84:execute$4933 [1] = autoexecdata_idx[2] ? \$auto$bmuxmap.cc:84:execute$4928 [3] : \$auto$bmuxmap.cc:84:execute$4928 [2];
  assign \$auto$bmuxmap.cc:84:execute$4936  = autoexecdata_idx[3] ? \$auto$bmuxmap.cc:84:execute$4933 [1] : \$auto$bmuxmap.cc:84:execute$4933 [0];
  assign \$auto$bmuxmap.cc:84:execute$4938 [31:0] = dmi_req_i[34] ? progbuf_o[63:32] : progbuf_o[31:0];
  assign \$auto$bmuxmap.cc:84:execute$4938 [63:32] = dmi_req_i[34] ? progbuf_o[127:96] : progbuf_o[95:64];
  assign \$auto$bmuxmap.cc:84:execute$4938 [95:64] = dmi_req_i[34] ? progbuf_o[191:160] : progbuf_o[159:128];
  assign \$auto$bmuxmap.cc:84:execute$4938 [127:96] = dmi_req_i[34] ? progbuf_o[255:224] : progbuf_o[223:192];
  assign \$auto$bmuxmap.cc:84:execute$4943 [31:0] = dmi_req_i[35] ? \$auto$bmuxmap.cc:84:execute$4938 [63:32] : \$auto$bmuxmap.cc:84:execute$4938 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$4943 [63:32] = dmi_req_i[35] ? \$auto$bmuxmap.cc:84:execute$4938 [127:96] : \$auto$bmuxmap.cc:84:execute$4938 [95:64];
  assign \$auto$bmuxmap.cc:84:execute$4946  = dmi_req_i[36] ? \$auto$bmuxmap.cc:84:execute$4943 [63:32] : \$auto$bmuxmap.cc:84:execute$4943 [31:0];
  assign \$auto$bmuxmap.cc:84:execute$4948 [0] = dmi_req_i[34] ? abstractauto_q[17] : abstractauto_q[16];
  assign \$auto$bmuxmap.cc:84:execute$4948 [1] = dmi_req_i[34] ? abstractauto_q[19] : abstractauto_q[18];
  assign \$auto$bmuxmap.cc:84:execute$4948 [2] = dmi_req_i[34] ? abstractauto_q[21] : abstractauto_q[20];
  assign \$auto$bmuxmap.cc:84:execute$4948 [3] = dmi_req_i[34] ? abstractauto_q[23] : abstractauto_q[22];
  assign \$auto$bmuxmap.cc:84:execute$4948 [4] = dmi_req_i[34] ? 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$4948 [5] = dmi_req_i[34] ? 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$4948 [6] = dmi_req_i[34] ? 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$4948 [7] = dmi_req_i[34] ? 1'h0 : 1'h0;
  assign \$auto$bmuxmap.cc:84:execute$4957 [0] = dmi_req_i[35] ? \$auto$bmuxmap.cc:84:execute$4948 [1] : \$auto$bmuxmap.cc:84:execute$4948 [0];
  assign \$auto$bmuxmap.cc:84:execute$4957 [1] = dmi_req_i[35] ? \$auto$bmuxmap.cc:84:execute$4948 [3] : \$auto$bmuxmap.cc:84:execute$4948 [2];
  assign \$auto$bmuxmap.cc:84:execute$4957 [2] = dmi_req_i[35] ? \$auto$bmuxmap.cc:84:execute$4948 [5] : \$auto$bmuxmap.cc:84:execute$4948 [4];
  assign \$auto$bmuxmap.cc:84:execute$4957 [3] = dmi_req_i[35] ? \$auto$bmuxmap.cc:84:execute$4948 [7] : \$auto$bmuxmap.cc:84:execute$4948 [6];
  assign \$auto$bmuxmap.cc:84:execute$4962 [0] = dmi_req_i[36] ? \$auto$bmuxmap.cc:84:execute$4957 [1] : \$auto$bmuxmap.cc:84:execute$4957 [0];
  assign \$auto$bmuxmap.cc:84:execute$4962 [1] = dmi_req_i[36] ? \$auto$bmuxmap.cc:84:execute$4957 [3] : \$auto$bmuxmap.cc:84:execute$4957 [2];
  assign \$auto$bmuxmap.cc:84:execute$4965  = dmi_req_i[37] ? \$auto$bmuxmap.cc:84:execute$4962 [1] : \$auto$bmuxmap.cc:84:execute$4962 [0];
  \$bwmux  #(
    .WIDTH(32'd64)
  ) \$auto$builder.cc:128:Bwmux$326  (
    .A(data_o),
    .B({ dmi_req_i[31:0], dmi_req_i[31:0] }),
    .S({ \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31] }),
    .Y(\$auto$rtlil.cc:2875:Bwmux$327 )
  );
  \$bwmux  #(
    .WIDTH(32'd256)
  ) \$auto$builder.cc:128:Bwmux$440  (
    .A(progbuf_o),
    .B({ dmi_req_i[31:0], dmi_req_i[31:0], dmi_req_i[31:0], dmi_req_i[31:0], dmi_req_i[31:0], dmi_req_i[31:0], dmi_req_i[31:0], dmi_req_i[31:0] }),
    .S({ \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31] }),
    .Y(progbuf_d)
  );
  assign \$auto$rtlil.cc:2874:Mux$184  = dmi_req_i[34] ? data_o[63:32] : data_o[31:0];
  assign dmstatus[9] = halted_i & \$auto$builder.cc:364:Unop$110 ;
  assign dmstatus[11] = \$auto$builder.cc:364:Unop$136  & \$auto$builder.cc:364:Unop$110 ;
  assign \$auto$builder.cc:338:Biop$166  = dmi_req_ready_o && dmi_req_valid_i;
  assign \$auto$builder.cc:338:Biop$168  = dmi_req_i[33:32] == 1'h1;
  assign \$auto$builder.cc:338:Biop$170  = \$auto$builder.cc:338:Biop$166  && \$auto$builder.cc:338:Biop$168 ;
  assign \$auto$builder.cc:338:Biop$196  = ! cmderr_q;
  assign \$auto$builder.cc:338:Biop$270  = sbbusy_i || sbcs_q[22];
  assign \$auto$builder.cc:338:Biop$274  = ! sbcs_q[14:12];
  assign \$auto$builder.cc:338:Biop$299  = dmi_req_i[33:32] == 2'h2;
  assign \$auto$builder.cc:338:Biop$301  = \$auto$builder.cc:338:Biop$166  && \$auto$builder.cc:338:Biop$299 ;
  assign \$auto$builder.cc:338:Biop$379  = \$auto$builder.cc:364:Unop$377  & cmderr_q;
  assign \$auto$builder.cc:338:Biop$464  = sbcs_q[22] & \$auto$builder.cc:364:Unop$462 ;
  assign resp_queue_push = dmi_req_valid_i & dmi_req_ready_o;
  assign autoexecdata_idx[3:2] = dmi_req_i[37:36] - 1'h1;
  assign clear_resumeack_o = \$auto$builder.cc:364:Unop$564  && \$auto$slang_frontend.cc:694:finish$\dmcontrol_d$534 [30];
  assign \$auto$builder.cc:338:Biop$571  = resumereq_o && resumeack_i;
  assign resp_queue_pop = dmi_resp_ready_i & dmi_resp_valid_o;
  assign \$auto$builder.cc:364:Unop$110  = ~ unavailable_i;
  assign \$auto$builder.cc:364:Unop$136  = ~ halted_i;
  assign \$auto$builder.cc:364:Unop$377  = ~ dmi_req_i[10:8];
  assign \$auto$builder.cc:364:Unop$462  = ~ dmi_req_i[22];
  assign \$auto$builder.cc:364:Unop$466  = | dmi_req_i[14:12];
  assign dmi_resp_valid_o = ~ resp_queue_empty;
  assign dmi_req_ready_o = ~ resp_queue_full;
  assign \$auto$builder.cc:364:Unop$564  = ! resumereq_o;
  assign \$auto$builder.cc:364:Unop$609  = ~ dmi_rst_ni;
  assign \$auto$rtlil.cc:2792:Le$174  = dmi_req_i[40:34] <= 3'h5;
  assign \$auto$rtlil.cc:2792:Le$224  = dmi_req_i[40:34] <= 6'h27;
  assign \$auto$rtlil.cc:2793:Eq$204  = dmi_req_i[40:34] == 5'h10;
  assign \$auto$rtlil.cc:2793:Eq$206  = dmi_req_i[40:34] == 5'h11;
  assign \$auto$rtlil.cc:2793:Eq$208  = dmi_req_i[40:34] == 5'h12;
  assign \$auto$rtlil.cc:2793:Eq$216  = dmi_req_i[40:34] == 5'h16;
  assign \$auto$rtlil.cc:2793:Eq$218  = dmi_req_i[40:34] == 5'h18;
  assign \$auto$rtlil.cc:2793:Eq$220  = dmi_req_i[40:34] == 5'h17;
  assign \$auto$rtlil.cc:2793:Eq$222  = dmi_req_i[40:34] == 5'h1d;
  assign \$auto$rtlil.cc:2793:Eq$254  = dmi_req_i[40:34] == 7'h40;
  assign \$auto$rtlil.cc:2793:Eq$256  = dmi_req_i[40:34] == 5'h13;
  assign \$auto$rtlil.cc:2793:Eq$258  = dmi_req_i[40:34] == 6'h34;
  assign \$auto$rtlil.cc:2793:Eq$260  = dmi_req_i[40:34] == 6'h35;
  assign \$auto$rtlil.cc:2793:Eq$262  = dmi_req_i[40:34] == 6'h38;
  assign \$auto$rtlil.cc:2793:Eq$264  = dmi_req_i[40:34] == 6'h39;
  assign \$auto$rtlil.cc:2793:Eq$266  = dmi_req_i[40:34] == 6'h3a;
  assign \$auto$rtlil.cc:2793:Eq$268  = dmi_req_i[40:34] == 6'h3c;
  assign \$auto$rtlil.cc:2793:Eq$279  = dmi_req_i[40:34] == 6'h3d;
  assign \$auto$rtlil.cc:2806:LogicAnd$178  = \$auto$rtlil.cc:2797:Ge$176  && \$auto$rtlil.cc:2792:Le$174 ;
  assign \$auto$rtlil.cc:2806:LogicAnd$228  = \$auto$rtlil.cc:2797:Ge$226  && \$auto$rtlil.cc:2792:Le$224 ;
  assign \$auto$rtlil.cc:2896:Demux$323 [31] = dmi_req_i[34] == 1'h0;
  assign \$auto$rtlil.cc:2896:Demux$323 [63] = dmi_req_i[34] == 1'h1;
  assign \$auto$rtlil.cc:2896:Demux$437 [31] = dmi_req_i[36:34] == 3'h0;
  assign \$auto$rtlil.cc:2896:Demux$437 [63] = dmi_req_i[36:34] == 3'h1;
  assign \$auto$rtlil.cc:2896:Demux$437 [95] = dmi_req_i[36:34] == 3'h2;
  assign \$auto$rtlil.cc:2896:Demux$437 [127] = dmi_req_i[36:34] == 3'h3;
  assign \$auto$rtlil.cc:2896:Demux$437 [159] = dmi_req_i[36:34] == 3'h4;
  assign \$auto$rtlil.cc:2896:Demux$437 [191] = dmi_req_i[36:34] == 3'h5;
  assign \$auto$rtlil.cc:2896:Demux$437 [223] = dmi_req_i[36:34] == 3'h6;
  assign \$auto$rtlil.cc:2896:Demux$437 [255] = dmi_req_i[36:34] == 3'h7;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sbdata_o <= 32'd0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$4521 ) sbdata_o <= \$auto$slang_frontend.cc:694:finish$\sbdata_q$628 [31:0];
  reg [31:0] \$auto$ff.cc:266:slice$4523 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \$auto$ff.cc:266:slice$4523  <= 32'd0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$4530 ) \$auto$ff.cc:266:slice$4523  <= \$auto$slang_frontend.cc:694:finish$\sbdata_q$628 [63:32];
  assign sbdata_q[63:32] = \$auto$ff.cc:266:slice$4523 ;
  reg [5:0] \$auto$ff.cc:266:slice$4532 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \$auto$ff.cc:266:slice$4532  <= 6'h00;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$4541 ) \$auto$ff.cc:266:slice$4532  <= \$auto$slang_frontend.cc:694:finish$\sbcs_q$626 [28:23];
  assign sbcs_q[28:23] = \$auto$ff.cc:266:slice$4532 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sbreadondata_o <= 1'h0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$4541 ) sbreadondata_o <= \$auto$slang_frontend.cc:694:finish$\sbcs_q$626 [15];
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sbreadonaddr_o <= 1'h0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$4541 ) sbreadonaddr_o <= \$auto$slang_frontend.cc:694:finish$\sbcs_q$626 [20];
  reg [2:0] \$auto$ff.cc:266:slice$4565 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \$auto$ff.cc:266:slice$4565  <= 3'h0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$4576 ) \$auto$ff.cc:266:slice$4565  <= \$auto$slang_frontend.cc:694:finish$\sbcs_q$626 [14:12];
  assign sbcs_q[14:12] = \$auto$ff.cc:266:slice$4565 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sbautoincrement_o <= 1'h0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$4541 ) sbautoincrement_o <= \$auto$slang_frontend.cc:694:finish$\sbcs_q$626 [16];
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sbaccess_o <= 3'h2;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$4541 ) sbaccess_o <= \$auto$slang_frontend.cc:694:finish$\sbcs_q$626 [19:17];
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) progbuf_o[255:224] <= 32'd0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$4607 ) progbuf_o[255:224] <= \$auto$slang_frontend.cc:694:finish$\progbuf_q$629 [255:224];
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) progbuf_o[223:192] <= 32'd0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$4607 ) progbuf_o[223:192] <= \$auto$slang_frontend.cc:694:finish$\progbuf_q$629 [223:192];
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) progbuf_o[191:160] <= 32'd0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$4607 ) progbuf_o[191:160] <= \$auto$slang_frontend.cc:694:finish$\progbuf_q$629 [191:160];
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) progbuf_o[159:128] <= 32'd0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$4607 ) progbuf_o[159:128] <= \$auto$slang_frontend.cc:694:finish$\progbuf_q$629 [159:128];
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) progbuf_o[127:96] <= 32'd0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$4607 ) progbuf_o[127:96] <= \$auto$slang_frontend.cc:694:finish$\progbuf_q$629 [127:96];
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) progbuf_o[95:64] <= 32'd0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$4607 ) progbuf_o[95:64] <= \$auto$slang_frontend.cc:694:finish$\progbuf_q$629 [95:64];
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) progbuf_o[63:32] <= 32'd0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$4607 ) progbuf_o[63:32] <= \$auto$slang_frontend.cc:694:finish$\progbuf_q$629 [63:32];
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) progbuf_o[31:0] <= 32'd0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$4607 ) progbuf_o[31:0] <= \$auto$slang_frontend.cc:694:finish$\progbuf_q$629 [31:0];
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) ndmreset_o <= 1'h0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$4677 ) ndmreset_o <= \$auto$slang_frontend.cc:694:finish$\dmcontrol_q$621 [1];
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) haltreq_o <= 1'h0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$4677 ) haltreq_o <= \$auto$slang_frontend.cc:694:finish$\dmcontrol_q$621 [31];
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_o[63:32] <= 32'd0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$4693 ) data_o[63:32] <= \$auto$slang_frontend.cc:694:finish$\data_q$630 [63:32];
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) data_o[31:0] <= 32'd0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$4693 ) data_o[31:0] <= \$auto$slang_frontend.cc:694:finish$\data_q$630 [31:0];
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) cmd_o[23:0] <= 24'h000000;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$4711 ) cmd_o[23:0] <= \$auto$slang_frontend.cc:694:finish$\command_q$623 [23:0];
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) cmd_o[31:24] <= 8'h00;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$4711 ) cmd_o[31:24] <= \$auto$slang_frontend.cc:694:finish$\command_q$623 [31:24];
  reg \$auto$ff.cc:266:slice$4740 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \$auto$ff.cc:266:slice$4740  <= 1'h0;
    else \$auto$ff.cc:266:slice$4740  <= \$auto$slang_frontend.cc:694:finish$\sbcs_q$626 [29];
  assign sbcs_q[29] = \$auto$ff.cc:266:slice$4740 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) dmactive_o <= 1'h0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$4810 ) dmactive_o <= dmi_req_i[0];
  reg [7:0] \$auto$ff.cc:266:slice$4817 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \$auto$ff.cc:266:slice$4817  <= 8'h00;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$4729 ) \$auto$ff.cc:266:slice$4817  <= \$auto$slang_frontend.cc:694:finish$\abstractauto_q$625 [23:16];
  assign abstractauto_q[23:16] = \$auto$ff.cc:266:slice$4817 ;
  reg [1:0] \$auto$ff.cc:266:slice$4818 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \$auto$ff.cc:266:slice$4818  <= 2'h0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$4729 ) \$auto$ff.cc:266:slice$4818  <= \$auto$slang_frontend.cc:694:finish$\abstractauto_q$625 [1:0];
  assign abstractauto_q[1:0] = \$auto$ff.cc:266:slice$4818 ;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4515  = { \$auto$builder.cc:338:Biop$301 , \$auto$rtlil.cc:2793:Eq$268 , dmactive_o, sbdata_valid_i } != 4'ha;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4517  = { \$auto$builder.cc:338:Biop$301 , \$auto$builder.cc:338:Biop$270 , \$auto$rtlil.cc:2793:Eq$268 , dmactive_o, sbdata_valid_i } != 5'h1e;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4519  = { \$auto$builder.cc:338:Biop$301 , dmactive_o, sbdata_valid_i } != 3'h2;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4524  = { \$auto$builder.cc:338:Biop$301 , \$auto$rtlil.cc:2793:Eq$279 , \$auto$builder.cc:338:Biop$270 , dmactive_o, sbdata_valid_i } != 5'h1e;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4526  = { \$auto$builder.cc:338:Biop$301 , \$auto$rtlil.cc:2793:Eq$279 , dmactive_o, sbdata_valid_i } != 4'ha;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4533  = { \$auto$builder.cc:338:Biop$301 , \$auto$rtlil.cc:2793:Eq$262 , dmactive_o, sbbusy_i } != 4'hf;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4535  = { \$auto$opt_reduce.cc:137:opt_pmux$4439 , \$auto$builder.cc:338:Biop$301 , \$auto$rtlil.cc:2793:Eq$262 , dmactive_o } != 4'h5;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4537  = { \$auto$builder.cc:338:Biop$301 , dmactive_o } != 2'h1;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4539  = { \$auto$opt_reduce.cc:137:opt_pmux$4439 , \$auto$builder.cc:338:Biop$301 , dmactive_o } != 3'h7;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4566  = { \$auto$builder.cc:364:Unop$466 , \$auto$builder.cc:338:Biop$301 , \$auto$rtlil.cc:2793:Eq$262 , dmactive_o, sberror_valid_i, sbbusy_i } != 6'h1c;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4568  = { \$auto$builder.cc:338:Biop$301 , \$auto$rtlil.cc:2793:Eq$262 , dmactive_o, sberror_valid_i, sbbusy_i } != 5'h1d;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4570  = { \$auto$opt_reduce.cc:137:opt_pmux$4439 , \$auto$builder.cc:338:Biop$301 , \$auto$rtlil.cc:2793:Eq$262 , dmactive_o, sberror_valid_i } != 5'h0a;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4572  = { \$auto$builder.cc:338:Biop$301 , dmactive_o, sberror_valid_i } != 3'h2;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4574  = { \$auto$opt_reduce.cc:137:opt_pmux$4439 , \$auto$builder.cc:338:Biop$301 , dmactive_o, sberror_valid_i } != 4'he;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4601  = { \$auto$builder.cc:338:Biop$301 , \$auto$rtlil.cc:2806:LogicAnd$228 , dmactive_o, cmdbusy_i } != 4'hf;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4603  = { \$auto$builder.cc:338:Biop$301 , \$auto$rtlil.cc:2806:LogicAnd$228 , dmactive_o } != 3'h5;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4673  = { \$auto$builder.cc:338:Biop$301 , \$auto$rtlil.cc:2793:Eq$204 , dmactive_o } != 3'h5;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4687  = { \$auto$builder.cc:338:Biop$301 , \$auto$rtlil.cc:2806:LogicAnd$178 , dmactive_o, data_valid_i, cmdbusy_i } != 5'h1d;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4689  = { \$auto$builder.cc:338:Biop$301 , \$auto$rtlil.cc:2806:LogicAnd$178 , dmactive_o, data_valid_i } != 4'ha;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4691  = { \$auto$builder.cc:338:Biop$301 , dmactive_o, data_valid_i } != 3'h2;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4705  = { \$auto$builder.cc:338:Biop$301 , \$auto$rtlil.cc:2793:Eq$220 , dmactive_o, cmdbusy_i } != 4'hf;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4707  = { \$auto$builder.cc:338:Biop$301 , \$auto$rtlil.cc:2793:Eq$220 , dmactive_o } != 3'h5;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4723  = { \$auto$builder.cc:338:Biop$301 , \$auto$rtlil.cc:2793:Eq$218 , dmactive_o, cmdbusy_i } != 4'hf;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4725  = { \$auto$builder.cc:338:Biop$301 , \$auto$rtlil.cc:2793:Eq$218 , dmactive_o } != 3'h5;
  assign \$auto$opt_dff.cc:219:make_patterns_logic$4521  = & { \$auto$opt_dff.cc:194:make_patterns_logic$4515 , \$auto$opt_dff.cc:194:make_patterns_logic$4517 , \$auto$opt_dff.cc:194:make_patterns_logic$4519  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$4530  = & { \$auto$opt_dff.cc:194:make_patterns_logic$4519 , \$auto$opt_dff.cc:194:make_patterns_logic$4524 , \$auto$opt_dff.cc:194:make_patterns_logic$4526  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$4541  = & { \$auto$opt_dff.cc:194:make_patterns_logic$4539 , \$auto$opt_dff.cc:194:make_patterns_logic$4537 , \$auto$opt_dff.cc:194:make_patterns_logic$4533 , \$auto$opt_dff.cc:194:make_patterns_logic$4535  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$4576  = & { \$auto$opt_dff.cc:194:make_patterns_logic$4570 , \$auto$opt_dff.cc:194:make_patterns_logic$4566 , \$auto$opt_dff.cc:194:make_patterns_logic$4568 , \$auto$opt_dff.cc:194:make_patterns_logic$4572 , \$auto$opt_dff.cc:194:make_patterns_logic$4574  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$4607  = & { \$auto$opt_dff.cc:194:make_patterns_logic$4537 , \$auto$opt_dff.cc:194:make_patterns_logic$4601 , \$auto$opt_dff.cc:194:make_patterns_logic$4603  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$4677  = & { \$auto$opt_dff.cc:194:make_patterns_logic$4537 , \$auto$opt_dff.cc:194:make_patterns_logic$4673  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$4693  = & { \$auto$opt_dff.cc:194:make_patterns_logic$4689 , \$auto$opt_dff.cc:194:make_patterns_logic$4687 , \$auto$opt_dff.cc:194:make_patterns_logic$4691  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$4711  = & { \$auto$opt_dff.cc:194:make_patterns_logic$4537 , \$auto$opt_dff.cc:194:make_patterns_logic$4705 , \$auto$opt_dff.cc:194:make_patterns_logic$4707  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$4729  = & { \$auto$opt_dff.cc:194:make_patterns_logic$4537 , \$auto$opt_dff.cc:194:make_patterns_logic$4725 , \$auto$opt_dff.cc:194:make_patterns_logic$4723  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$4810  = & { \$auto$builder.cc:338:Biop$301 , \$auto$rtlil.cc:2793:Eq$204  };
  assign \$auto$rtlil.cc:2797:Ge$176  = | dmi_req_i[40:36];
  assign \$auto$rtlil.cc:2797:Ge$226  = | dmi_req_i[40:39];
  assign \$auto$opt_reduce.cc:137:opt_pmux$4443  = | { \$auto$rtlil.cc:2806:LogicAnd$228 , \$auto$rtlil.cc:2793:Eq$220 , \$auto$rtlil.cc:2793:Eq$218 , \$auto$rtlil.cc:2806:LogicAnd$178  };
  assign \$auto$opt_reduce.cc:137:opt_pmux$4439  = | { \$auto$rtlil.cc:2793:Eq$279 , \$auto$rtlil.cc:2793:Eq$268 , \$auto$rtlil.cc:2793:Eq$266 , \$auto$rtlil.cc:2793:Eq$264  };
  assign \$auto$opt_reduce.cc:137:opt_pmux$4447  = | { \$auto$rtlil.cc:2806:LogicAnd$228 , \$auto$rtlil.cc:2806:LogicAnd$178  };
  assign \$auto$opt_reduce.cc:137:opt_pmux$4449  = | { \$auto$rtlil.cc:2793:Eq$279 , \$auto$rtlil.cc:2793:Eq$268  };
  assign \$auto$opt_reduce.cc:137:opt_pmux$4814  = | { \$auto$rtlil.cc:2793:Eq$279 , \$auto$rtlil.cc:2793:Eq$268 , \$auto$rtlil.cc:2793:Eq$266 , \$auto$rtlil.cc:2793:Eq$264 , \$auto$rtlil.cc:2793:Eq$262 , \$auto$rtlil.cc:2806:LogicAnd$228 , \$auto$rtlil.cc:2793:Eq$220 , \$auto$rtlil.cc:2793:Eq$218 , \$auto$rtlil.cc:2793:Eq$216 , \$auto$rtlil.cc:2806:LogicAnd$178  };
  assign \$auto$opt_reduce.cc:137:opt_pmux$4820  = | { \$auto$rtlil.cc:2793:Eq$260 , \$auto$rtlil.cc:2793:Eq$258 , \$auto$rtlil.cc:2793:Eq$256 , \$auto$rtlil.cc:2793:Eq$254  };
  function [0:0] \$auto$opt_share.cc:246:merge_operators$4799 ;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* parallel_case *)
    casez (s)
      2'b?1:
        \$auto$opt_share.cc:246:merge_operators$4799  = b[0:0];
      2'b1?:
        \$auto$opt_share.cc:246:merge_operators$4799  = b[1:1];
      default:
        \$auto$opt_share.cc:246:merge_operators$4799  = a;
    endcase
  endfunction
  assign \$auto$rtlil.cc:2876:Pmux$4800  = \$auto$opt_share.cc:246:merge_operators$4799 (cmdbusy_i, { sbbusy_i, \$auto$builder.cc:338:Biop$270  }, { \$auto$rtlil.cc:2793:Eq$262 , \$auto$opt_reduce.cc:137:opt_pmux$4439  });
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) cmd_valid_o <= 1'h0;
    else cmd_valid_o <= \$auto$slang_frontend.cc:694:finish$\cmd_valid_q$624 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) cmderr_q <= 3'h0;
    else cmderr_q <= \$auto$slang_frontend.cc:694:finish$\cmderr_q$622 ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) resumereq_o <= 1'h0;
    else resumereq_o <= \$auto$slang_frontend.cc:694:finish$\dmcontrol_q$621 [30];
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) havereset_q <= 1'h1;
    else havereset_q <= havereset_d;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) sbaddr_q <= 64'h0000000000000000;
    else sbaddr_q <= \$auto$slang_frontend.cc:694:finish$\sbaddr_q$627 ;
  reg \$driver$sbcs_q.sbbusy ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \$driver$sbcs_q.sbbusy  <= 1'h0;
    else \$driver$sbcs_q.sbbusy  <= \$auto$slang_frontend.cc:694:finish$\sbcs_q$626 [21];
  assign sbcs_q[21] = \$driver$sbcs_q.sbbusy ;
  reg \$driver$sbcs_q.sbbusyerror ;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \$driver$sbcs_q.sbbusyerror  <= 1'h0;
    else \$driver$sbcs_q.sbbusyerror  <= \$auto$slang_frontend.cc:694:finish$\sbcs_q$626 [22];
  assign sbcs_q[22] = \$driver$sbcs_q.sbbusyerror ;
  assign dmcontrol_d[30] = \$auto$builder.cc:338:Biop$571  ? (* src = "../rtl/riscv-dbg/dm_csrs.sv:554.7-554.36|../rtl/riscv-dbg/dm_csrs.sv:553.5-555.8" *) 1'h0 : \$auto$slang_frontend.cc:694:finish$\dmcontrol_d$534 [30];
  assign sbdata_d = sbdata_valid_i ? (* src = "../rtl/riscv-dbg/dm_csrs.sv:536.7-536.32|../rtl/riscv-dbg/dm_csrs.sv:535.5-537.8" *) { 32'h00000000, sbdata_i } : { dmi_req_i[31:0], dmi_req_i[31:0] };
  assign sbcs_d[14:12] = sberror_valid_i ? (* src = "../rtl/riscv-dbg/dm_csrs.sv:532.7-532.34|../rtl/riscv-dbg/dm_csrs.sv:531.5-533.8" *) sberror_i : { \$auto$slang_frontend.cc:694:finish$\sbcs_d$539 [14], \$auto$slang_frontend.cc:694:finish$\sbcs_d$539 [14], \$auto$slang_frontend.cc:694:finish$\sbcs_d$539 [14] };
  assign havereset_d = \$auto$slang_frontend.cc:694:finish$\havereset_d_aligned$545  | (* src = "../rtl/riscv-dbg/dm_csrs.sv:525.7-525.45|../rtl/riscv-dbg/dm_csrs.sv:524.5-526.8" *) ndmreset_ack_i;
  assign data_d = data_valid_i ? (* src = "../rtl/riscv-dbg/dm_csrs.sv:520.7-520.23|../rtl/riscv-dbg/dm_csrs.sv:519.5-521.8" *) data_i : \$auto$rtlil.cc:2875:Bwmux$327 ;
  assign cmderr_d = cmderror_valid_i ? (* src = "../rtl/riscv-dbg/dm_csrs.sv:515.7-515.29|../rtl/riscv-dbg/dm_csrs.sv:514.5-516.8" *) cmderror_i : \$auto$slang_frontend.cc:694:finish$\cmderr_d$535 ;
  assign \$auto$slang_frontend.cc:694:finish$\sbcs_d[22]$483  = \$auto$slang_frontend.cc:694:finish$\sbcs_d[22]$294  | (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_csrs.sv:503.47-506.14|../rtl/riscv-dbg/dm_csrs.sv:503.11-508.14" *) \$auto$builder.cc:338:Biop$270 ;
  assign \$auto$slang_frontend.cc:694:finish$\sbaddr_d$524 [63:32] = \$auto$rtlil.cc:2793:Eq$266  ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_csrs.sv:484.11-489.14|../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14" *) \$auto$slang_frontend.cc:694:finish$\sbaddr_d[32]$493  : 32'd0;
  assign \$auto$slang_frontend.cc:694:finish$\sbaddr_d$524 [31:0] = \$auto$rtlil.cc:2793:Eq$264  ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_csrs.sv:474.11-480.14|../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14" *) \$auto$slang_frontend.cc:694:finish$\sbaddr_d[0]$484  : sbaddress_i;
  assign \$auto$slang_frontend.cc:694:finish$\sbaddress_write_valid_o$482  = \$auto$builder.cc:338:Biop$270  ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_csrs.sv:493.47-496.14|../rtl/riscv-dbg/dm_csrs.sv:493.11-499.14" *) 1'h0 : \$auto$builder.cc:338:Biop$274 ;
  assign \$auto$opt_share.cc:222:merge_operators$4798  = \$auto$slang_frontend.cc:694:finish$\resp_queue_inp$295 [1] | (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_csrs.sv:503.47-506.14|../rtl/riscv-dbg/dm_csrs.sv:503.11-508.14" *) \$auto$rtlil.cc:2876:Pmux$4800 ;
  assign \$auto$slang_frontend.cc:694:finish$\sbaddr_d[32]$493  = \$auto$builder.cc:338:Biop$270  ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_csrs.sv:484.47-487.14|../rtl/riscv-dbg/dm_csrs.sv:484.11-489.14" *) 32'd0 : dmi_req_i[31:0];
  assign \$auto$slang_frontend.cc:694:finish$\sbaddr_d[0]$484  = \$auto$builder.cc:338:Biop$270  ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_csrs.sv:474.47-477.14|../rtl/riscv-dbg/dm_csrs.sv:474.11-480.14" *) sbaddress_i : dmi_req_i[31:0];
  assign { \$auto$slang_frontend.cc:694:finish$\sbcs_d$471 [21:14], \$auto$slang_frontend.cc:694:finish$\sbcs_d$471 [11:0] } = sbbusy_i ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_csrs.sv:461.25-464.14|../rtl/riscv-dbg/dm_csrs.sv:461.11-470.14" *) { sbcs_q[21], 8'bxxxxxxx0, sbcs_q[29], 7'h00, sbcs_q[29], sbcs_q[29], sbcs_q[29] } : { dmi_req_i[21:15], 1'h0, dmi_req_i[11:0] };
  assign \$auto$slang_frontend.cc:694:finish$\sbcs_d$471 [22] = \$auto$builder.cc:338:Biop$464  | (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_csrs.sv:461.25-464.14|../rtl/riscv-dbg/dm_csrs.sv:461.11-470.14" *) sbbusy_i;
  assign \$auto$slang_frontend.cc:694:finish$\cmderr_d$338  = \$auto$builder.cc:338:Biop$196  ? (* src = "../rtl/riscv-dbg/dm_csrs.sv:455.15-455.41|../rtl/riscv-dbg/dm_csrs.sv:454.13-456.16" *) 3'h1 : \$auto$slang_frontend.cc:694:finish$\cmderr_d$292 ;
  assign \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$454  = cmdbusy_i ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_csrs.sv:444.27-452.14|../rtl/riscv-dbg/dm_csrs.sv:444.11-457.14" *) \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$293  : \$auto$rtlil.cc:2874:Mux$244 ;
  assign \$auto$slang_frontend.cc:694:finish$\cmderr_d$339  = cmdbusy_i ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_csrs.sv:444.27-452.14|../rtl/riscv-dbg/dm_csrs.sv:444.11-457.14" *) \$auto$slang_frontend.cc:694:finish$\cmderr_d$338  : \$auto$slang_frontend.cc:694:finish$\cmderr_d$292 ;
  assign \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$400  = cmdbusy_i ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_csrs.sv:416.27-421.14|../rtl/riscv-dbg/dm_csrs.sv:416.11-426.14" *) \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$293  : 1'h1;
  assign \$auto$slang_frontend.cc:694:finish$\cmderr_d$385  = cmdbusy_i ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_csrs.sv:406.13-406.71|../rtl/riscv-dbg/dm_csrs.sv:405.11-412.14" *) \$auto$slang_frontend.cc:694:finish$\cmderr_d$338  : \$auto$builder.cc:338:Biop$379 ;
  assign \$auto$slang_frontend.cc:694:finish$\havereset_d_aligned$365  = dmi_req_i[28] ? (* src = "../rtl/riscv-dbg/dm_csrs.sv:392.13-392.55|../rtl/riscv-dbg/dm_csrs.sv:391.11-393.14" *) 1'h0 : havereset_q;
  assign \$auto$slang_frontend.cc:694:finish$\resp_queue_inp[0]$528 [1] = \$auto$opt_reduce.cc:137:opt_pmux$4814  ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_csrs.sv:503.11-508.14|../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14" *) \$auto$opt_share.cc:222:merge_operators$4798  : \$auto$slang_frontend.cc:694:finish$\resp_queue_inp$295 [1];
  function [0:0] \$procmux$3515 ;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../rtl/riscv-dbg/dm_csrs.sv:444.11-457.14|../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$procmux$3515  = b[0:0];
      3'b?1?:
        \$procmux$3515  = b[1:1];
      3'b1??:
        \$procmux$3515  = b[2:2];
      default:
        \$procmux$3515  = a;
    endcase
  endfunction
  assign \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$521  = \$procmux$3515 (\$auto$slang_frontend.cc:694:finish$\cmd_valid_d$293 , { \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$340 , \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$400 , \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$454  }, { \$auto$rtlil.cc:2806:LogicAnd$178 , \$auto$rtlil.cc:2793:Eq$220 , \$auto$rtlil.cc:2806:LogicAnd$228  });
  function [2:0] \$procmux$3539 ;
    input [2:0] a;
    input [5:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../rtl/riscv-dbg/dm_csrs.sv:444.11-457.14|../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        \$procmux$3539  = b[2:0];
      2'b1?:
        \$procmux$3539  = b[5:3];
      default:
        \$procmux$3539  = a;
    endcase
  endfunction
  assign \$auto$slang_frontend.cc:694:finish$\cmderr_d$519  = \$procmux$3539 (\$auto$slang_frontend.cc:694:finish$\cmderr_d$292 , { \$auto$slang_frontend.cc:694:finish$\cmderr_d$385 , \$auto$slang_frontend.cc:694:finish$\cmderr_d$339  }, { \$auto$rtlil.cc:2793:Eq$216 , \$auto$opt_reduce.cc:137:opt_pmux$4443  });
  assign \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$340  = cmdbusy_i ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_csrs.sv:375.29-380.16|../rtl/riscv-dbg/dm_csrs.sv:375.13-385.16" *) \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$293  : \$auto$rtlil.cc:2874:Mux$194 ;
  assign \$auto$slang_frontend.cc:694:finish$\havereset_d_aligned$529  = \$auto$rtlil.cc:2793:Eq$204  ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_csrs.sv:388.24-394.12|../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14" *) \$auto$slang_frontend.cc:694:finish$\havereset_d_aligned$365  : havereset_q;
  function [26:0] \$procmux$3856 ;
    input [26:0] a;
    input [53:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../rtl/riscv-dbg/dm_csrs.sv:503.11-508.14|../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        \$procmux$3856  = b[26:0];
      2'b1?:
        \$procmux$3856  = b[53:27];
      default:
        \$procmux$3856  = a;
    endcase
  endfunction
  assign { \$auto$slang_frontend.cc:694:finish$\sbcs_d$523 [28:14], \$auto$slang_frontend.cc:694:finish$\sbcs_d$523 [11:0] } = \$procmux$3856 ({ 6'hxx, \$auto$slang_frontend.cc:694:finish$\sbcs_d[22]$294 , sbcs_q[21], 8'bxxxxxxx0, sbcs_q[29], 7'h00, sbcs_q[29], sbcs_q[29], sbcs_q[29] }, { dmi_req_i[28:23], \$auto$slang_frontend.cc:694:finish$\sbcs_d$471 [22:14], \$auto$slang_frontend.cc:694:finish$\sbcs_d$471 [11:0], 6'hxx, \$auto$slang_frontend.cc:694:finish$\sbcs_d[22]$483 , sbcs_q[21], 8'bxxxxxxx0, sbcs_q[29], 7'h00, sbcs_q[29], sbcs_q[29], sbcs_q[29] }, { \$auto$rtlil.cc:2793:Eq$262 , \$auto$opt_reduce.cc:137:opt_pmux$4439  });
  assign \$auto$slang_frontend.cc:694:finish$\dmcontrol_d$518  = \$auto$rtlil.cc:2793:Eq$204  ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_csrs.sv:388.24-394.12|../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14" *) dmi_req_i[31:0] : { 1'hx, resumereq_o, 29'b0000000000000000000000000000x, dmactive_o };
  assign \$auto$slang_frontend.cc:694:finish$\sbdata_read_valid_o$286  = \$auto$rtlil.cc:2793:Eq$268  & (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_csrs.sv:493.11-499.14|../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14" *) \$auto$slang_frontend.cc:694:finish$\sbaddress_write_valid_o$482 ;
  assign \$auto$slang_frontend.cc:694:finish$\sbaddress_write_valid_o$516  = \$auto$rtlil.cc:2793:Eq$264  & (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_csrs.sv:474.11-480.14|../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14" *) \$auto$slang_frontend.cc:694:finish$\sbaddress_write_valid_o$482 ;
  assign \$auto$slang_frontend.cc:694:finish$\havereset_d_aligned$545  = \$auto$builder.cc:338:Biop$301  ? (* src = "../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14|../rtl/riscv-dbg/dm_csrs.sv:370.5-512.8" *) \$auto$slang_frontend.cc:694:finish$\havereset_d_aligned$529  : havereset_q;
  assign resp_queue_inp[1] = \$auto$builder.cc:338:Biop$301  ? (* src = "../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14|../rtl/riscv-dbg/dm_csrs.sv:370.5-512.8" *) \$auto$slang_frontend.cc:694:finish$\resp_queue_inp[0]$528 [1] : \$auto$slang_frontend.cc:694:finish$\resp_queue_inp$295 [1];
  assign sbaddr_d = \$auto$builder.cc:338:Biop$301  ? (* src = "../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14|../rtl/riscv-dbg/dm_csrs.sv:370.5-512.8" *) \$auto$slang_frontend.cc:694:finish$\sbaddr_d$524  : { 32'h00000000, sbaddress_i };
  assign { sbcs_d[28:22], \$auto$slang_frontend.cc:694:finish$\sbcs_d$539 [21], sbcs_d[20:15], \$auto$slang_frontend.cc:694:finish$\sbcs_d$539 [14], \$auto$slang_frontend.cc:694:finish$\sbcs_d$539 [11:0] } = \$auto$builder.cc:338:Biop$301  ? (* src = "../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14|../rtl/riscv-dbg/dm_csrs.sv:370.5-512.8" *) { \$auto$slang_frontend.cc:694:finish$\sbcs_d$523 [28:14], \$auto$slang_frontend.cc:694:finish$\sbcs_d$523 [11:0] } : { 6'hxx, \$auto$slang_frontend.cc:694:finish$\sbcs_d[22]$294 , sbcs_q[21], 8'bxxxxxxx0, sbcs_q[29], 7'h00, sbcs_q[29], sbcs_q[29], sbcs_q[29] };
  assign cmd_valid_d = \$auto$builder.cc:338:Biop$301  ? (* src = "../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14|../rtl/riscv-dbg/dm_csrs.sv:370.5-512.8" *) \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$521  : \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$293 ;
  assign \$auto$slang_frontend.cc:694:finish$\cmderr_d$535  = \$auto$builder.cc:338:Biop$301  ? (* src = "../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14|../rtl/riscv-dbg/dm_csrs.sv:370.5-512.8" *) \$auto$slang_frontend.cc:694:finish$\cmderr_d$519  : \$auto$slang_frontend.cc:694:finish$\cmderr_d$292 ;
  assign { dmcontrol_d[31], \$auto$slang_frontend.cc:694:finish$\dmcontrol_d$534 [30:2], dmcontrol_d[1:0] } = \$auto$builder.cc:338:Biop$301  ? (* src = "../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14|../rtl/riscv-dbg/dm_csrs.sv:370.5-512.8" *) \$auto$slang_frontend.cc:694:finish$\dmcontrol_d$518  : { 1'hx, resumereq_o, 29'b0000000000000000000000000000x, dmactive_o };
  assign sbdata_write_valid_o = \$auto$builder.cc:338:Biop$301  & (* src = "../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14|../rtl/riscv-dbg/dm_csrs.sv:370.5-512.8" *) \$auto$slang_frontend.cc:694:finish$\sbdata_read_valid_o$286 ;
  assign sbaddress_write_valid_o = \$auto$builder.cc:338:Biop$301  & (* src = "../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14|../rtl/riscv-dbg/dm_csrs.sv:370.5-512.8" *) \$auto$slang_frontend.cc:694:finish$\sbaddress_write_valid_o$516 ;
  assign \$auto$slang_frontend.cc:694:finish$\resp_queue_inp$285 [33:2] = \$auto$builder.cc:338:Biop$270  ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_csrs.sv:358.47-361.14|../rtl/riscv-dbg/dm_csrs.sv:358.11-363.14" *) 32'd0 : sbdata_q[63:32];
  assign \$auto$slang_frontend.cc:694:finish$\sbcs_d[22]$276  = sbcs_q[22] | (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_csrs.sv:358.47-361.14|../rtl/riscv-dbg/dm_csrs.sv:358.11-363.14" *) \$auto$builder.cc:338:Biop$270 ;
  assign \$auto$slang_frontend.cc:694:finish$\resp_queue_inp$277 [33:2] = \$auto$builder.cc:338:Biop$270  ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_csrs.sv:348.47-351.14|../rtl/riscv-dbg/dm_csrs.sv:348.11-354.14" *) 32'd0 : sbdata_o;
  assign \$auto$slang_frontend.cc:694:finish$\cmderr_d$199  = \$auto$builder.cc:338:Biop$196  ? (* src = "../rtl/riscv-dbg/dm_csrs.sv:329.15-329.41|../rtl/riscv-dbg/dm_csrs.sv:328.13-330.16" *) 3'h1 : cmderr_q;
  assign \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$251  = cmdbusy_i ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_csrs.sv:323.13-323.87|../rtl/riscv-dbg/dm_csrs.sv:320.11-331.14" *) 1'h0 : \$auto$rtlil.cc:2874:Mux$244 ;
  assign \$auto$slang_frontend.cc:694:finish$\cmderr_d$200  = cmdbusy_i ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_csrs.sv:323.13-323.87|../rtl/riscv-dbg/dm_csrs.sv:320.11-331.14" *) \$auto$slang_frontend.cc:694:finish$\cmderr_d$199  : cmderr_q;
  function [32:0] \$procmux$4159 ;
    input [32:0] a;
    input [461:0] b;
    input [13:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../rtl/riscv-dbg/dm_csrs.sv:358.11-363.14|../rtl/riscv-dbg/dm_csrs.sv:297.7-366.14" *)
    (* parallel_case *)
    casez (s)
      14'b?????????????1:
        \$procmux$4159  = b[32:0];
      14'b????????????1?:
        \$procmux$4159  = b[65:33];
      14'b???????????1??:
        \$procmux$4159  = b[98:66];
      14'b??????????1???:
        \$procmux$4159  = b[131:99];
      14'b?????????1????:
        \$procmux$4159  = b[164:132];
      14'b????????1?????:
        \$procmux$4159  = b[197:165];
      14'b???????1??????:
        \$procmux$4159  = b[230:198];
      14'b??????1???????:
        \$procmux$4159  = b[263:231];
      14'b?????1????????:
        \$procmux$4159  = b[296:264];
      14'b????1?????????:
        \$procmux$4159  = b[329:297];
      14'b???1??????????:
        \$procmux$4159  = b[362:330];
      14'b??1???????????:
        \$procmux$4159  = b[395:363];
      14'b?1????????????:
        \$procmux$4159  = b[428:396];
      14'b1?????????????:
        \$procmux$4159  = b[461:429];
      default:
        \$procmux$4159  = a;
    endcase
  endfunction
  assign \$auto$slang_frontend.cc:694:finish$\resp_queue_inp$290 [33:1] = \$procmux$4159 (33'h000000000, { \$auto$rtlil.cc:2874:Mux$184 , cmdbusy_i, haltreq_o, resumereq_o, 28'h0000000, ndmreset_o, dmactive_o, 13'h0000, havereset_q, havereset_q, resumeack_i, resumeack_i, 2'h0, unavailable_i, unavailable_i, dmstatus[11], dmstatus[11], dmstatus[9], dmstatus[9], 9'h104, hartinfo_i, 20'h04000, cmdbusy_i, 1'h0, cmderr_q, 17'h00400, abstractauto_q[23:16], 14'h0000, abstractauto_q[1:0], 1'h0, next_dm_addr_i, 1'h0, \$auto$rtlil.cc:2874:Mux$234 , cmdbusy_i, 31'h00000000, halted_i, 3'h0, sbcs_q[29:21], sbreadonaddr_o, sbaccess_o, sbautoincrement_o, sbreadondata_o, sbcs_q[14:12], 1'h0, sbcs_q[29], 7'h00, sbcs_q[29], sbcs_q[29], sbcs_q[29], 1'h0, sbaddr_q[31:0], 1'h0, sbaddr_q[63:32], 1'h0, \$auto$slang_frontend.cc:694:finish$\resp_queue_inp$277 [33:2], \$auto$builder.cc:338:Biop$270 , \$auto$slang_frontend.cc:694:finish$\resp_queue_inp$285 [33:2], \$auto$builder.cc:338:Biop$270  }, { \$auto$rtlil.cc:2806:LogicAnd$178 , \$auto$rtlil.cc:2793:Eq$204 , \$auto$rtlil.cc:2793:Eq$206 , \$auto$rtlil.cc:2793:Eq$208 , \$auto$rtlil.cc:2793:Eq$216 , \$auto$rtlil.cc:2793:Eq$218 , \$auto$rtlil.cc:2793:Eq$222 , \$auto$rtlil.cc:2806:LogicAnd$228 , \$auto$opt_reduce.cc:137:opt_pmux$4820 , \$auto$rtlil.cc:2793:Eq$262 , \$auto$rtlil.cc:2793:Eq$264 , \$auto$rtlil.cc:2793:Eq$266 , \$auto$rtlil.cc:2793:Eq$268 , \$auto$rtlil.cc:2793:Eq$279  });
  function [0:0] \$procmux$4195 ;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../rtl/riscv-dbg/dm_csrs.sv:318.38-332.12|../rtl/riscv-dbg/dm_csrs.sv:297.7-366.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        \$procmux$4195  = b[0:0];
      2'b1?:
        \$procmux$4195  = b[1:1];
      default:
        \$procmux$4195  = a;
    endcase
  endfunction
  assign \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$288  = \$procmux$4195 (1'h0, { \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$201 , \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$251  }, { \$auto$rtlil.cc:2806:LogicAnd$178 , \$auto$rtlil.cc:2806:LogicAnd$228  });
  assign \$auto$slang_frontend.cc:694:finish$\cmderr_d$287  = \$auto$opt_reduce.cc:137:opt_pmux$4447  ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_csrs.sv:318.38-332.12|../rtl/riscv-dbg/dm_csrs.sv:297.7-366.14" *) \$auto$slang_frontend.cc:694:finish$\cmderr_d$200  : cmderr_q;
  assign \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$201  = cmdbusy_i ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_csrs.sv:302.13-302.73|../rtl/riscv-dbg/dm_csrs.sv:300.11-309.14" *) 1'h0 : \$auto$rtlil.cc:2874:Mux$194 ;
  assign \$auto$slang_frontend.cc:694:finish$\sbcs_d[22]$289  = \$auto$opt_reduce.cc:137:opt_pmux$4449  ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_csrs.sv:358.11-363.14|../rtl/riscv-dbg/dm_csrs.sv:297.7-366.14" *) \$auto$slang_frontend.cc:694:finish$\sbcs_d[22]$276  : sbcs_q[22];
  assign { resp_queue_inp[33:2], \$auto$slang_frontend.cc:694:finish$\resp_queue_inp$295 [1] } = \$auto$builder.cc:338:Biop$170  ? (* src = "../rtl/riscv-dbg/dm_csrs.sv:297.7-366.14|../rtl/riscv-dbg/dm_csrs.sv:296.5-367.8" *) \$auto$slang_frontend.cc:694:finish$\resp_queue_inp$290 [33:1] : 33'h000000000;
  assign \$auto$slang_frontend.cc:694:finish$\sbcs_d[22]$294  = \$auto$builder.cc:338:Biop$170  ? (* src = "../rtl/riscv-dbg/dm_csrs.sv:297.7-366.14|../rtl/riscv-dbg/dm_csrs.sv:296.5-367.8" *) \$auto$slang_frontend.cc:694:finish$\sbcs_d[22]$289  : sbcs_q[22];
  assign \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$293  = \$auto$builder.cc:338:Biop$170  & (* src = "../rtl/riscv-dbg/dm_csrs.sv:297.7-366.14|../rtl/riscv-dbg/dm_csrs.sv:296.5-367.8" *) \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$288 ;
  assign \$auto$slang_frontend.cc:694:finish$\cmderr_d$292  = \$auto$builder.cc:338:Biop$170  ? (* src = "../rtl/riscv-dbg/dm_csrs.sv:297.7-366.14|../rtl/riscv-dbg/dm_csrs.sv:296.5-367.8" *) \$auto$slang_frontend.cc:694:finish$\cmderr_d$287  : cmderr_q;
  assign sbdata_read_valid_o = \$auto$builder.cc:338:Biop$170  & (* src = "../rtl/riscv-dbg/dm_csrs.sv:297.7-366.14|../rtl/riscv-dbg/dm_csrs.sv:296.5-367.8" *) \$auto$slang_frontend.cc:694:finish$\sbdata_read_valid_o$286 ;
  assign \$auto$slang_frontend.cc:694:finish$\data_q$630  = dmactive_o ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_csrs.sv:629.34-653.10|../rtl/riscv-dbg/dm_csrs.sv:629.7-664.10" *) data_d : 64'h0000000000000000;
  assign \$auto$slang_frontend.cc:694:finish$\progbuf_q$629  = dmactive_o ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_csrs.sv:629.34-653.10|../rtl/riscv-dbg/dm_csrs.sv:629.7-664.10" *) progbuf_d : 256'h0000000000000000000000000000000000000000000000000000000000000000;
  assign \$auto$slang_frontend.cc:694:finish$\sbdata_q$628  = dmactive_o ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_csrs.sv:629.34-653.10|../rtl/riscv-dbg/dm_csrs.sv:629.7-664.10" *) sbdata_d : 64'h0000000000000000;
  assign \$auto$slang_frontend.cc:694:finish$\sbaddr_q$627  = dmactive_o ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_csrs.sv:629.34-653.10|../rtl/riscv-dbg/dm_csrs.sv:629.7-664.10" *) sbaddr_d : 64'h0000000000000000;
  assign { \$auto$slang_frontend.cc:694:finish$\sbcs_q$626 [28:12], \$auto$slang_frontend.cc:694:finish$\sbcs_q$626 [29] } = dmactive_o ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_csrs.sv:629.34-653.10|../rtl/riscv-dbg/dm_csrs.sv:629.7-664.10" *) { sbcs_d[28:22], sbbusy_i, sbcs_d[20:12], 1'h1 } : 18'h00080;
  assign { \$auto$slang_frontend.cc:694:finish$\abstractauto_q$625 [23:16], \$auto$slang_frontend.cc:694:finish$\abstractauto_q$625 [1:0] } = dmactive_o ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_csrs.sv:629.34-653.10|../rtl/riscv-dbg/dm_csrs.sv:629.7-664.10" *) { dmi_req_i[23:16], dmi_req_i[1:0] } : 10'h000;
  assign \$auto$slang_frontend.cc:694:finish$\cmd_valid_q$624  = dmactive_o & (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_csrs.sv:629.34-653.10|../rtl/riscv-dbg/dm_csrs.sv:629.7-664.10" *) cmd_valid_d;
  assign \$auto$slang_frontend.cc:694:finish$\command_q$623  = dmactive_o ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_csrs.sv:629.34-653.10|../rtl/riscv-dbg/dm_csrs.sv:629.7-664.10" *) dmi_req_i[31:0] : 32'd0;
  assign \$auto$slang_frontend.cc:694:finish$\cmderr_q$622  = dmactive_o ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_csrs.sv:629.34-653.10|../rtl/riscv-dbg/dm_csrs.sv:629.7-664.10" *) cmderr_d : 3'h0;
  assign { \$auto$slang_frontend.cc:694:finish$\dmcontrol_q$621 [31:30], \$auto$slang_frontend.cc:694:finish$\dmcontrol_q$621 [1] } = dmactive_o ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_csrs.sv:629.34-653.10|../rtl/riscv-dbg/dm_csrs.sv:629.7-664.10" *) { dmcontrol_d[31:30], dmcontrol_d[1] } : 3'h0;
  (* src = "../rtl/riscv-dbg/dm_csrs.sv:596.5" *)
  \fifo_v3$dm_top.i_dm_csrs.i_fifo  i_fifo (
    .clk_i(clk_i),
    .data_i({ resp_queue_inp[33:1], resp_queue_inp[1] }),
    .data_o(dmi_resp_o),
    .empty_o(resp_queue_empty),
    .flush_i(\$auto$builder.cc:364:Unop$609 ),
    .full_o(resp_queue_full),
    .pop_i(resp_queue_pop),
    .push_i(resp_queue_push),
    .rst_ni(rst_ni),
    .testmode_i(testmode_i)
  );
  assign { \$auto$rtlil.cc:2896:Demux$323 [62:32], \$auto$rtlil.cc:2896:Demux$323 [30:0] } = { \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31] };
  assign { \$auto$rtlil.cc:2896:Demux$437 [254:224], \$auto$rtlil.cc:2896:Demux$437 [222:192], \$auto$rtlil.cc:2896:Demux$437 [190:160], \$auto$rtlil.cc:2896:Demux$437 [158:128], \$auto$rtlil.cc:2896:Demux$437 [126:96], \$auto$rtlil.cc:2896:Demux$437 [94:64], \$auto$rtlil.cc:2896:Demux$437 [62:32], \$auto$rtlil.cc:2896:Demux$437 [30:0] } = { \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31] };
  assign { \$auto$slang_frontend.cc:694:finish$\abstractauto_q$625 [31:24], \$auto$slang_frontend.cc:694:finish$\abstractauto_q$625 [15:2] } = 22'h000000;
  assign { \$auto$slang_frontend.cc:694:finish$\dmcontrol_d$534 [31], \$auto$slang_frontend.cc:694:finish$\dmcontrol_d$534 [1:0] } = { dmcontrol_d[31], dmcontrol_d[1:0] };
  assign { \$auto$slang_frontend.cc:694:finish$\dmcontrol_q$621 [29:2], \$auto$slang_frontend.cc:694:finish$\dmcontrol_q$621 [0] } = { 28'h0000000, dmcontrol_d[0] };
  assign \$auto$slang_frontend.cc:694:finish$\resp_queue_inp$277 [1:0] = { \$auto$builder.cc:338:Biop$270 , \$auto$builder.cc:338:Biop$270  };
  assign \$auto$slang_frontend.cc:694:finish$\resp_queue_inp$285 [1:0] = { \$auto$builder.cc:338:Biop$270 , \$auto$builder.cc:338:Biop$270  };
  assign \$auto$slang_frontend.cc:694:finish$\resp_queue_inp$290 [0] = \$auto$slang_frontend.cc:694:finish$\resp_queue_inp$290 [1];
  assign { \$auto$slang_frontend.cc:694:finish$\resp_queue_inp$295 [33:2], \$auto$slang_frontend.cc:694:finish$\resp_queue_inp$295 [0] } = { resp_queue_inp[33:2], \$auto$slang_frontend.cc:694:finish$\resp_queue_inp$295 [1] };
  assign \$auto$slang_frontend.cc:694:finish$\resp_queue_inp[0]$528 [0] = \$auto$slang_frontend.cc:694:finish$\resp_queue_inp[0]$528 [1];
  assign { \$auto$slang_frontend.cc:694:finish$\sbcs_d$471 [28:23], \$auto$slang_frontend.cc:694:finish$\sbcs_d$471 [13:12] } = { dmi_req_i[28:23], \$auto$slang_frontend.cc:694:finish$\sbcs_d$471 [14], \$auto$slang_frontend.cc:694:finish$\sbcs_d$471 [14] };
  assign \$auto$slang_frontend.cc:694:finish$\sbcs_d$523 [13:12] = { \$auto$slang_frontend.cc:694:finish$\sbcs_d$523 [14], \$auto$slang_frontend.cc:694:finish$\sbcs_d$523 [14] };
  assign { \$auto$slang_frontend.cc:694:finish$\sbcs_d$539 [28:22], \$auto$slang_frontend.cc:694:finish$\sbcs_d$539 [20:15], \$auto$slang_frontend.cc:694:finish$\sbcs_d$539 [13:12] } = { sbcs_d[28:22], sbcs_d[20:15], \$auto$slang_frontend.cc:694:finish$\sbcs_d$539 [14], \$auto$slang_frontend.cc:694:finish$\sbcs_d$539 [14] };
  assign \$auto$slang_frontend.cc:694:finish$\sbcs_q$626 [11:0] = { 1'h0, \$auto$slang_frontend.cc:694:finish$\sbcs_q$626 [29], 7'h00, \$auto$slang_frontend.cc:694:finish$\sbcs_q$626 [29], \$auto$slang_frontend.cc:694:finish$\sbcs_q$626 [29], \$auto$slang_frontend.cc:694:finish$\sbcs_q$626 [29] };
  assign { abstractauto_q[31:24], abstractauto_q[15:2] } = 22'h000000;
  assign autoexecdata_idx[1:0] = dmi_req_i[35:34];
  assign dmcontrol_d[29:2] = 28'h0000000;
  assign { dmstatus[19:12], dmstatus[10], dmstatus[8:0] } = { havereset_q, havereset_q, resumeack_i, resumeack_i, 2'h0, unavailable_i, unavailable_i, dmstatus[11], dmstatus[9], 8'h82 };
  assign hartsel_o = 20'h00000;
  assign resp_queue_inp[0] = resp_queue_inp[1];
  assign sbaddress_o = sbaddr_q[31:0];
  assign { sbcs_d[21], sbcs_d[11:0] } = { sbbusy_i, 12'h407 };
  assign { sbcs_q[31:30], sbcs_q[20:15], sbcs_q[11:0] } = { 2'h0, sbreadonaddr_o, sbaccess_o, sbautoincrement_o, sbreadondata_o, 1'h0, sbcs_q[29], 7'h00, sbcs_q[29], sbcs_q[29], sbcs_q[29] };
  assign sbdata_q[31:0] = sbdata_o;
  assign \$auto$rtlil.cc:2874:Mux$194  = \$auto$bmuxmap.cc:84:execute$4936 ;
  assign \$auto$rtlil.cc:2874:Mux$234  = \$auto$bmuxmap.cc:84:execute$4946 ;
  assign \$auto$rtlil.cc:2874:Mux$244  = \$auto$bmuxmap.cc:84:execute$4965 ;
endmodule

(* src = "../rtl/riscv-dbg/dm_mem.sv:19.8" *)
module \dm_mem$dm_top.i_dm_mem (clk_i, rst_ni, debug_req_o, data_o, data_i, ndmreset_i, hartsel_i, haltreq_i, resumereq_i, clear_resumeack_i, halted_o, resuming_o, progbuf_i, data_valid_o, cmd_valid_i, cmd_i, cmderror_valid_o, cmderror_o, cmdbusy_o, req_i, we_i
, addr_i, wdata_i, be_i, rdata_o);
  wire [127:0] \$auto$bmuxmap.cc:84:execute$4967 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$4970 ;
  wire [195:0] \$auto$bmuxmap.cc:84:execute$4972 ;
  wire [97:0] \$auto$bmuxmap.cc:84:execute$4977 ;
  wire [48:0] \$auto$bmuxmap.cc:84:execute$4980 ;
  wire [31:0] \$auto$builder.cc:338:Biop$1014 ;
  wire \$auto$builder.cc:338:Biop$1016 ;
  wire \$auto$builder.cc:338:Biop$1063 ;
  wire \$auto$builder.cc:338:Biop$1067 ;
  wire \$auto$builder.cc:338:Biop$1069 ;
  wire [2:0] \$auto$builder.cc:338:Biop$1123 ;
  wire [11:0] \$auto$builder.cc:338:Biop$1137 ;
  wire \$auto$builder.cc:338:Biop$1141 ;
  wire \$auto$builder.cc:338:Biop$1187 ;
  wire \$auto$builder.cc:338:Biop$1189 ;
  wire \$auto$builder.cc:338:Biop$1191 ;
  wire \$auto$builder.cc:338:Biop$1195 ;
  wire \$auto$builder.cc:338:Biop$1203 ;
  wire \$auto$builder.cc:338:Biop$1205 ;
  wire \$auto$builder.cc:338:Biop$1207 ;
  wire \$auto$builder.cc:338:Biop$1255 ;
  wire \$auto$builder.cc:338:Biop$1313 ;
  wire \$auto$builder.cc:338:Biop$1317 ;
  wire \$auto$builder.cc:338:Biop$1331 ;
  wire \$auto$builder.cc:338:Biop$787 ;
  wire \$auto$builder.cc:338:Biop$791 ;
  wire \$auto$builder.cc:338:Biop$816 ;
  wire \$auto$builder.cc:338:Biop$826 ;
  wire \$auto$builder.cc:338:Biop$834 ;
  wire \$auto$builder.cc:338:Biop$866 ;
  wire \$auto$builder.cc:338:Biop$986 ;
  wire \$auto$builder.cc:364:Unop$1065 ;
  wire \$auto$builder.cc:364:Unop$1201 ;
  wire \$auto$builder.cc:364:Unop$1253 ;
  wire \$auto$builder.cc:364:Unop$1329 ;
  wire \$auto$builder.cc:364:Unop$789 ;
  wire \$auto$builder.cc:364:Unop$814 ;
  wire \$auto$builder.cc:364:Unop$824 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4742 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4744 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4746 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4748 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4753 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4755 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4762 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4764 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4766 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$4750 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$4759 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$4768 ;
  wire [3:0] \$auto$opt_expr.cc:205:group_cell_inputs$4508 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$4797 ;
  wire \$auto$rtlil.cc:2739:Not$4399 ;
  wire \$auto$rtlil.cc:2739:Not$4405 ;
  wire \$auto$rtlil.cc:2739:Not$4758 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$1058 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$848 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$857 ;
  wire [1:0] \$auto$rtlil.cc:2786:And$4397 ;
  wire \$auto$rtlil.cc:2786:And$4401 ;
  wire \$auto$rtlil.cc:2786:And$4407 ;
  wire \$auto$rtlil.cc:2787:Or$4403 ;
  (* unused_bits = "1" *)
  wire [1:0] \$auto$rtlil.cc:2787:Or$4409 ;
  wire \$auto$rtlil.cc:2792:Le$1075 ;
  wire \$auto$rtlil.cc:2792:Le$1103 ;
  wire \$auto$rtlil.cc:2792:Le$1117 ;
  wire \$auto$rtlil.cc:2792:Le$1131 ;
  wire \$auto$rtlil.cc:2793:Eq$1050 ;
  wire \$auto$rtlil.cc:2793:Eq$911 ;
  wire \$auto$rtlil.cc:2793:Eq$941 ;
  wire \$auto$rtlil.cc:2793:Eq$943 ;
  wire \$auto$rtlil.cc:2793:Eq$973 ;
  wire \$auto$rtlil.cc:2797:Ge$1077 ;
  wire \$auto$rtlil.cc:2797:Ge$1105 ;
  wire \$auto$rtlil.cc:2797:Ge$1119 ;
  wire \$auto$rtlil.cc:2797:Ge$1133 ;
  wire \$auto$rtlil.cc:2806:LogicAnd$1079 ;
  wire \$auto$rtlil.cc:2806:LogicAnd$1107 ;
  wire \$auto$rtlil.cc:2806:LogicAnd$1121 ;
  wire \$auto$rtlil.cc:2806:LogicAnd$1135 ;
  wire [63:0] \$auto$rtlil.cc:2874:Mux$1115 ;
  wire [63:0] \$auto$rtlil.cc:2874:Mux$1129 ;
  wire \$auto$rtlil.cc:2874:Mux$785 ;
  wire \$auto$rtlil.cc:2874:Mux$806 ;
  wire \$auto$rtlil.cc:2874:Mux$822 ;
  wire [15:0] \$auto$rtlil.cc:2896:Demux$1155 ;
  wire [30:0] \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1245 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:418.18-467.12" *)
  wire [31:0] \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:377.9-467.12" *)
  wire [31:0] \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 ;
  wire [126:0] \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 ;
  wire [126:0] \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:381.11-417.14" *)
  wire [127:0] \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 ;
  wire [126:0] \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:429.20-460.14" *)
  wire [127:0] \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:424.11-460.14" *)
  wire [127:0] \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:418.18-467.12" *)
  wire [127:0] \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:377.9-467.12" *)
  wire [127:0] \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:473.9-476.12" *)
  wire [31:0] \$auto$slang_frontend.cc:694:finish$\abstract_cmd[288]$1334 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:148.9-155.12" *)
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\cmderror_o$799 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:145.5-192.12" *)
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\cmderror_o$860 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:196.5-199.8" *)
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\cmderror_o$870 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:196.5-199.8" *)
  wire \$auto$slang_frontend.cc:694:finish$\cmderror_valid_o$869 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:249.9-285.16" *)
  wire [63:0] \$auto$slang_frontend.cc:694:finish$\data_bits$1048 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:248.7-340.10" *)
  wire [63:0] \$auto$slang_frontend.cc:694:finish$\data_bits$1170 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:269.15-281.18" *)
  wire [31:0] \$auto$slang_frontend.cc:694:finish$\data_bits[0]$1011 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:271.19-279.22" *)
  wire [7:0] \$auto$slang_frontend.cc:694:finish$\data_bits[0]$995 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:271.19-279.22" *)
  wire [7:0] \$auto$slang_frontend.cc:694:finish$\data_bits[16]$1005 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:271.19-279.22" *)
  wire [7:0] \$auto$slang_frontend.cc:694:finish$\data_bits[24]$1010 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:271.19-279.22" *)
  wire [7:0] \$auto$slang_frontend.cc:694:finish$\data_bits[32]$1025 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:269.15-281.18" *)
  wire [31:0] \$auto$slang_frontend.cc:694:finish$\data_bits[32]$1041 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:271.19-279.22" *)
  wire [7:0] \$auto$slang_frontend.cc:694:finish$\data_bits[40]$1030 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:271.19-279.22" *)
  wire [7:0] \$auto$slang_frontend.cc:694:finish$\data_bits[48]$1035 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:271.19-279.22" *)
  wire [7:0] \$auto$slang_frontend.cc:694:finish$\data_bits[56]$1040 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:271.19-279.22" *)
  wire [7:0] \$auto$slang_frontend.cc:694:finish$\data_bits[8]$1000 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:248.7-340.10" *)
  wire \$auto$slang_frontend.cc:694:finish$\data_valid_o$1163 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:248.7-340.10" *)
  wire \$auto$slang_frontend.cc:694:finish$\exception$1166 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:145.5-192.12" *)
  wire \$auto$slang_frontend.cc:694:finish$\go$864 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:248.7-340.10" *)
  wire \$auto$slang_frontend.cc:694:finish$\going$1165 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:249.9-285.16" *)
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\halted_aligned$1043 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:248.7-340.10" *)
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\halted_aligned$1164 ;
  wire \$auto$slang_frontend.cc:694:finish$\halted_d_aligned$1046 ;
  wire [57:0] \$auto$slang_frontend.cc:694:finish$\rdata$1160 ;
  wire [26:0] \$auto$slang_frontend.cc:694:finish$\rdata_d$1072 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:298.13-308.16" *)
  wire [63:0] \$auto$slang_frontend.cc:694:finish$\rdata_d$1073 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:289.9-339.16" *)
  wire [63:0] \$auto$slang_frontend.cc:694:finish$\rdata_d$1161 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:145.5-192.12" *)
  wire \$auto$slang_frontend.cc:694:finish$\resume$863 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:249.9-285.16" *)
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\resuming_d_aligned$1047 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:248.7-340.10" *)
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\resuming_d_aligned$1169 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:246.5-341.8" *)
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\resuming_d_aligned$1178 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:242.5-244.8" *)
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\resuming_d_aligned$905 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:158.9-161.12" *)
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$837 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:145.5-192.12" *)
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$862 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:418.18-467.12" *)
  wire \$auto$slang_frontend.cc:694:finish$\unsupported_command$1324 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:377.9-467.12" *)
  wire \$auto$slang_frontend.cc:694:finish$\unsupported_command$1327 ;
  wire \$procmux$2456_CMP ;
  wire [319:0] abstract_cmd;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:56.44" *)
  input [31:0] addr_i;
  wire [31:0] addr_i;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:58.44" *)
  input [3:0] be_i;
  wire [3:0] be_i;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:34.44" *)
  input clear_resumeack_i;
  wire clear_resumeack_i;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:25.44" *)
  input clk_i;
  wire clk_i;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:47.44" *)
  input [31:0] cmd_i;
  wire [31:0] cmd_i;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:46.44" *)
  input cmd_valid_i;
  wire cmd_valid_i;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:50.44" *)
  output cmdbusy_o;
  wire cmdbusy_o;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:49.44" *)
  output [2:0] cmderror_o;
  wire [2:0] cmderror_o;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:48.44" *)
  output cmderror_valid_o;
  wire cmderror_valid_o;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:42.44" *)
  input [63:0] data_i;
  wire [63:0] data_i;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:43.44" *)
  output [63:0] data_o;
  wire [63:0] data_o;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:44.44" *)
  output data_valid_o;
  wire data_valid_o;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:28.44" *)
  output debug_req_o;
  wire debug_req_o;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:91.9" *)
  wire exception;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:121.20" *)
  reg fwd_rom_q;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:89.31" *)
  wire go;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:89.35" *)
  wire going;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:107.30" *)
  wire [1:0] halted_aligned;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:87.23" *)
  wire halted_d;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:37.44" *)
  output halted_o;
  reg halted_o;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:32.44" *)
  input haltreq_i;
  wire haltreq_i;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:30.44" *)
  input [19:0] hartsel_i;
  wire [19:0] hartsel_i;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:29.44" *)
  input ndmreset_i;
  wire ndmreset_i;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:40.44" *)
  input [255:0] progbuf_i;
  wire [255:0] progbuf_i;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:59.44" *)
  output [31:0] rdata_o;
  wire [31:0] rdata_o;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:95.25" *)
  reg [63:0] rdata_q;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:54.44" *)
  input req_i;
  wire req_i;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:89.23" *)
  wire resume;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:33.44" *)
  input resumereq_i;
  wire resumereq_i;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:88.23" *)
  wire resuming_d;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:38.44" *)
  output resuming_o;
  reg resuming_o;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:94.16" *)
  wire [63:0] rom_rdata;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:26.44" *)
  input rst_ni;
  wire rst_ni;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:134.11" *)
  wire [1:0] state_d;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:134.20" *)
  reg [1:0] state_q;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:92.9" *)
  wire unsupported_command;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:57.44" *)
  input [31:0] wdata_i;
  wire [31:0] wdata_i;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:55.44" *)
  input we_i;
  wire we_i;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:96.16" *)
  reg word_enable32_q;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:215.16" *)
  wire [63:0] word_mux;
  assign \$auto$bmuxmap.cc:84:execute$4967 [63:0] = addr_i[3] ? progbuf_i[127:64] : progbuf_i[63:0];
  assign \$auto$bmuxmap.cc:84:execute$4967 [127:64] = addr_i[3] ? progbuf_i[255:192] : progbuf_i[191:128];
  assign \$auto$bmuxmap.cc:84:execute$4970  = addr_i[4] ? \$auto$bmuxmap.cc:84:execute$4967 [127:64] : \$auto$bmuxmap.cc:84:execute$4967 [63:0];
  assign \$auto$bmuxmap.cc:84:execute$4972 [48:0] = \$auto$builder.cc:338:Biop$1123 [0] ? 49'h00193a8067545 : { 23'h00006e, abstract_cmd[30], abstract_cmd[30], abstract_cmd[30], abstract_cmd[30], 1'h0, abstract_cmd[30], abstract_cmd[30], 2'h0, abstract_cmd[30], abstract_cmd[20], abstract_cmd[30], abstract_cmd[30], 2'h0, abstract_cmd[30], 5'h00, abstract_cmd[20], abstract_cmd[20], abstract_cmd[20], 1'h0, abstract_cmd[20] };
  assign \$auto$bmuxmap.cc:84:execute$4972 [97:49] = \$auto$builder.cc:338:Biop$1123 [0] ? { 1'h0, abstract_cmd[254], abstract_cmd[254], abstract_cmd[254], abstract_cmd[254], 1'h0, abstract_cmd[254], abstract_cmd[254], 2'h0, abstract_cmd[254], 3'h0, abstract_cmd[254], 1'h0, abstract_cmd[254], 1'h0, abstract_cmd[254], 3'h5, abstract_cmd[223:212], abstract_cmd[254], abstract_cmd[208], abstract_cmd[206:204], 5'h00, abstract_cmd[198], abstract_cmd[254], abstract_cmd[196], 2'h1 } : { abstract_cmd[191:180], abstract_cmd[198], abstract_cmd[174:172], abstract_cmd[254], 1'h0, abstract_cmd[208], abstract_cmd[164], 3'h2, abstract_cmd[158:157], abstract_cmd[157], abstract_cmd[157], 1'h0, abstract_cmd[158], abstract_cmd[152:148], abstract_cmd[157], abstract_cmd[144], abstract_cmd[142:135], abstract_cmd[158], abstract_cmd[133:132], abstract_cmd[130], 1'h1 };
  assign \$auto$bmuxmap.cc:84:execute$4972 [146:98] = \$auto$builder.cc:338:Biop$1123 [0] ? 49'h0000000000000 : { 11'h000, abstract_cmd[308], 6'h00, abstract_cmd[308], 30'h2bd9895d };
  assign \$auto$bmuxmap.cc:84:execute$4972 [195:147] = \$auto$builder.cc:338:Biop$1123 [0] ? 49'h0000000000000 : 49'h0000000000000;
  assign \$auto$bmuxmap.cc:84:execute$4977 [48:0] = \$auto$builder.cc:338:Biop$1123 [1] ? \$auto$bmuxmap.cc:84:execute$4972 [97:49] : \$auto$bmuxmap.cc:84:execute$4972 [48:0];
  assign \$auto$bmuxmap.cc:84:execute$4977 [97:49] = \$auto$builder.cc:338:Biop$1123 [1] ? \$auto$bmuxmap.cc:84:execute$4972 [195:147] : \$auto$bmuxmap.cc:84:execute$4972 [146:98];
  assign \$auto$bmuxmap.cc:84:execute$4980  = \$auto$builder.cc:338:Biop$1123 [2] ? \$auto$bmuxmap.cc:84:execute$4977 [97:49] : \$auto$bmuxmap.cc:84:execute$4977 [48:0];
  assign \$auto$rtlil.cc:2746:ReduceBool$1058  = wdata_i[0] ? 1'h0 : resumereq_i;
  assign \$auto$rtlil.cc:2874:Mux$785  = hartsel_i[0] ? 1'h0 : halted_o;
  assign \$auto$rtlil.cc:2874:Mux$806  = hartsel_i[0] ? 1'h0 : resumereq_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$848  = hartsel_i[0] ? 1'h0 : resuming_o;
  assign \$auto$rtlil.cc:2874:Mux$822  = hartsel_i[0] ? 1'h0 : haltreq_i;
  assign \$auto$rtlil.cc:2746:ReduceBool$857  = hartsel_i[0] ? halted_aligned[1] : halted_aligned[0];
  assign { \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [9:5] } = addr_i[11:7] - 3'h7;
  assign \$auto$builder.cc:338:Biop$1016  = { \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [9:5], addr_i[6:2] } == 1'h1;
  assign \$auto$builder.cc:338:Biop$1063  = ! cmd_i[31:24];
  assign \$auto$builder.cc:338:Biop$1067  = \$auto$builder.cc:338:Biop$1063  && \$auto$builder.cc:364:Unop$1065 ;
  assign \$auto$builder.cc:338:Biop$1069  = \$auto$builder.cc:338:Biop$1067  && cmd_i[18];
  assign \$auto$builder.cc:338:Biop$1123  = addr_i[5:3] - 3'h7;
  assign \$auto$builder.cc:338:Biop$1137 [11:10] = addr_i[11:10] - 1'h1;
  assign \$auto$builder.cc:338:Biop$1141  = ! { \$auto$builder.cc:338:Biop$1137 [11:10], addr_i[9:3] };
  assign \$auto$builder.cc:338:Biop$1187  = cmd_i[22:20] < 2'h3;
  assign \$auto$builder.cc:338:Biop$1189  = \$auto$builder.cc:338:Biop$1187  && cmd_i[17];
  assign \$auto$builder.cc:338:Biop$1191  = \$auto$builder.cc:338:Biop$1189  && cmd_i[16];
  assign \$auto$builder.cc:338:Biop$1195  = | cmd_i[15:14];
  assign \$auto$builder.cc:338:Biop$1203  = cmd_i[12] && \$auto$builder.cc:364:Unop$1201 ;
  assign \$auto$builder.cc:338:Biop$1205  = cmd_i[4:0] == 4'ha;
  assign \$auto$builder.cc:338:Biop$1207  = \$auto$builder.cc:338:Biop$1203  && \$auto$builder.cc:338:Biop$1205 ;
  assign \$auto$builder.cc:338:Biop$1255  = \$auto$builder.cc:338:Biop$1189  && \$auto$builder.cc:364:Unop$1253 ;
  assign \$auto$builder.cc:338:Biop$1313  = cmd_i[22:20] >= 2'h3;
  assign \$auto$builder.cc:338:Biop$1317  = \$auto$builder.cc:338:Biop$1313  || cmd_i[19];
  assign \$auto$builder.cc:338:Biop$1331  = cmd_i[18] && \$auto$builder.cc:364:Unop$1329 ;
  assign \$auto$builder.cc:338:Biop$787  = cmd_valid_i && \$auto$rtlil.cc:2874:Mux$785 ;
  assign \$auto$builder.cc:338:Biop$791  = \$auto$builder.cc:338:Biop$787  && \$auto$builder.cc:364:Unop$789 ;
  assign \$auto$builder.cc:338:Biop$816  = \$auto$rtlil.cc:2874:Mux$806  && \$auto$builder.cc:364:Unop$814 ;
  assign \$auto$builder.cc:338:Biop$826  = \$auto$builder.cc:338:Biop$816  && \$auto$builder.cc:364:Unop$824 ;
  assign \$auto$builder.cc:338:Biop$834  = \$auto$builder.cc:338:Biop$826  && \$auto$rtlil.cc:2874:Mux$785 ;
  assign \$auto$builder.cc:338:Biop$866  = unsupported_command && cmd_valid_i;
  assign \$auto$builder.cc:338:Biop$986  = ! { \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [9:5], addr_i[6:2] };
  assign \$auto$builder.cc:364:Unop$1065  = ! cmd_i[17];
  assign \$auto$builder.cc:364:Unop$1201  = ! cmd_i[5];
  assign \$auto$builder.cc:364:Unop$1253  = ! cmd_i[16];
  assign \$auto$builder.cc:364:Unop$1329  = ! \$auto$slang_frontend.cc:694:finish$\unsupported_command$1327 ;
  assign \$auto$builder.cc:364:Unop$789  = ! unsupported_command;
  assign \$auto$builder.cc:364:Unop$814  = ! \$auto$rtlil.cc:2746:ReduceBool$848 ;
  assign \$auto$builder.cc:364:Unop$824  = ! \$auto$rtlil.cc:2874:Mux$822 ;
  assign \$auto$rtlil.cc:2792:Le$1075  = addr_i[11:0] <= 10'h387;
  assign \$auto$rtlil.cc:2792:Le$1103  = addr_i[11:0] <= 10'h37f;
  assign \$auto$rtlil.cc:2792:Le$1117  = addr_i[11:0] <= 10'h35f;
  assign \$auto$rtlil.cc:2792:Le$1131  = addr_i[11:0] <= 11'h7ff;
  assign \$auto$rtlil.cc:2797:Ge$1077  = addr_i[11:0] >= 10'h380;
  assign \$auto$rtlil.cc:2797:Ge$1105  = addr_i[11:0] >= 10'h360;
  assign \$auto$rtlil.cc:2797:Ge$1119  = addr_i[11:0] >= 10'h338;
  assign \$auto$rtlil.cc:2793:Eq$1050  = addr_i[11:0] == 10'h300;
  assign \$auto$rtlil.cc:2793:Eq$911  = addr_i[11:0] == 9'h100;
  assign \$auto$rtlil.cc:2793:Eq$941  = addr_i[11:0] == 9'h108;
  assign \$auto$rtlil.cc:2793:Eq$943  = addr_i[11:0] == 9'h110;
  assign \$auto$rtlil.cc:2793:Eq$973  = addr_i[11:0] == 9'h118;
  assign \$auto$rtlil.cc:2806:LogicAnd$1079  = \$auto$rtlil.cc:2797:Ge$1077  && \$auto$rtlil.cc:2792:Le$1075 ;
  assign \$auto$rtlil.cc:2806:LogicAnd$1107  = \$auto$rtlil.cc:2797:Ge$1105  && \$auto$rtlil.cc:2792:Le$1103 ;
  assign \$auto$rtlil.cc:2806:LogicAnd$1121  = \$auto$rtlil.cc:2797:Ge$1119  && \$auto$rtlil.cc:2792:Le$1117 ;
  assign \$auto$rtlil.cc:2806:LogicAnd$1135  = \$auto$rtlil.cc:2797:Ge$1133  && \$auto$rtlil.cc:2792:Le$1131 ;
  assign \$auto$rtlil.cc:2896:Demux$1155 [7] = hartsel_i[0] == 1'h0;
  assign \$auto$rtlil.cc:2896:Demux$1155 [15] = hartsel_i[0] == 1'h1;
  assign \$auto$rtlil.cc:2786:And$4397 [0] = wdata_i[0] == 1'h0;
  assign \$auto$rtlil.cc:2786:And$4397 [1] = wdata_i[0] == 1'h1;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:522.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) state_q <= 2'h0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$4750 ) state_q <= state_d;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:522.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) rdata_q <= 64'h0000000000000000;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$4759 ) rdata_q <= \$auto$slang_frontend.cc:694:finish$\rdata_d$1161 ;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:536.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) halted_o <= 1'h0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$4768 ) halted_o <= halted_d;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4742  = { \$auto$slang_frontend.cc:694:finish$\go$864 , going, ndmreset_i } != 3'h4;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4744  = | { \$auto$slang_frontend.cc:694:finish$\go$864 , \$auto$slang_frontend.cc:694:finish$\resume$863 , \$procmux$2456_CMP , \$auto$builder.cc:338:Biop$834 , \$auto$builder.cc:338:Biop$791 , ndmreset_i };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4746  = { \$auto$slang_frontend.cc:694:finish$\resume$863 , \$auto$rtlil.cc:2746:ReduceBool$848 , ndmreset_i } != 3'h4;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4748  = { \$procmux$2456_CMP , \$auto$rtlil.cc:2746:ReduceBool$857 , ndmreset_i } != 3'h4;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4753  = | { \$auto$rtlil.cc:2806:LogicAnd$1135 , \$auto$rtlil.cc:2806:LogicAnd$1121 , \$auto$rtlil.cc:2806:LogicAnd$1107 , \$auto$rtlil.cc:2806:LogicAnd$1079 , \$auto$rtlil.cc:2793:Eq$1050  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4755  = { cmdbusy_o, \$auto$rtlil.cc:2746:ReduceBool$1058 , \$auto$rtlil.cc:2793:Eq$1050  } != 3'h1;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4762  = | { req_i, ndmreset_i };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4764  = { we_i, req_i, ndmreset_i } != 3'h2;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4766  = { \$auto$rtlil.cc:2793:Eq$943 , \$auto$rtlil.cc:2793:Eq$911 , we_i, req_i, ndmreset_i } != 5'h06;
  assign \$auto$rtlil.cc:2739:Not$4758  = ~ we_i;
  assign \$auto$opt_dff.cc:219:make_patterns_logic$4750  = & { \$auto$opt_dff.cc:194:make_patterns_logic$4744 , \$auto$opt_dff.cc:194:make_patterns_logic$4748 , \$auto$opt_dff.cc:194:make_patterns_logic$4742 , \$auto$opt_dff.cc:194:make_patterns_logic$4746  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$4759  = & { \$auto$rtlil.cc:2739:Not$4758 , \$auto$opt_dff.cc:194:make_patterns_logic$4755 , \$auto$opt_dff.cc:194:make_patterns_logic$4753 , req_i };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$4768  = & { \$auto$opt_dff.cc:194:make_patterns_logic$4766 , \$auto$opt_dff.cc:194:make_patterns_logic$4764 , \$auto$opt_dff.cc:194:make_patterns_logic$4762  };
  assign \$auto$rtlil.cc:2797:Ge$1133  = | addr_i[11:10];
  assign \$auto$opt_expr.cc:205:group_cell_inputs$4508  = { go, go, resume, resume } & { \$auto$rtlil.cc:2896:Demux$1155 [15], \$auto$rtlil.cc:2896:Demux$1155 [7], \$auto$rtlil.cc:2896:Demux$1155 [15], \$auto$rtlil.cc:2896:Demux$1155 [7] };
  assign \$auto$rtlil.cc:2739:Not$4399  = ~ \$auto$rtlil.cc:2896:Demux$1155 [7];
  assign \$auto$rtlil.cc:2786:And$4401  = resuming_o & \$auto$rtlil.cc:2739:Not$4399 ;
  assign \$auto$rtlil.cc:2739:Not$4405  = ~ \$auto$rtlil.cc:2786:And$4397 [0];
  assign \$auto$rtlil.cc:2786:And$4407  = halted_o & \$auto$rtlil.cc:2739:Not$4405 ;
  assign \$auto$rtlil.cc:2787:Or$4403  = halted_o | \$auto$rtlil.cc:2786:And$4397 [0];
  assign \$auto$rtlil.cc:2787:Or$4409 [0] = \$auto$slang_frontend.cc:694:finish$\resuming_d_aligned$905 [0] | \$auto$rtlil.cc:2786:And$4397 [0];
  assign cmdbusy_o = | { \$procmux$2456_CMP , \$auto$slang_frontend.cc:694:finish$\go$864 , \$auto$slang_frontend.cc:694:finish$\resume$863  };
  assign \$auto$opt_reduce.cc:137:opt_pmux$4797  = | { \$procmux$2456_CMP , \$auto$slang_frontend.cc:694:finish$\resume$863  };
  assign word_mux = fwd_rom_q ? rom_rdata : rdata_q;
  assign rdata_o = word_enable32_q ? word_mux[63:32] : word_mux[31:0];
  (* src = "../rtl/riscv-dbg/dm_mem.sv:522.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) fwd_rom_q <= 1'h0;
    else fwd_rom_q <= addr_i[11];
  (* src = "../rtl/riscv-dbg/dm_mem.sv:536.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) resuming_o <= 1'h0;
    else resuming_o <= resuming_d;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:522.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) word_enable32_q <= 1'h0;
    else word_enable32_q <= addr_i[2];
  assign unsupported_command = \$auto$builder.cc:338:Biop$1063  ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_mem.sv:376.27-477.10|../rtl/riscv-dbg/dm_mem.sv:372.5-485.12" *) \$auto$slang_frontend.cc:694:finish$\unsupported_command$1327  : 1'h1;
  assign abstract_cmd[308] = \$auto$builder.cc:338:Biop$1063  ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_mem.sv:376.27-477.10|../rtl/riscv-dbg/dm_mem.sv:372.5-485.12" *) \$auto$slang_frontend.cc:694:finish$\abstract_cmd[288]$1334 [20] : 1'h1;
  assign { abstract_cmd[223:212], abstract_cmd[206:204], abstract_cmd[196], abstract_cmd[191:180], abstract_cmd[198], abstract_cmd[174:172], abstract_cmd[254], abstract_cmd[208], abstract_cmd[164], abstract_cmd[152:148], abstract_cmd[157], abstract_cmd[144], abstract_cmd[142:135], abstract_cmd[158], abstract_cmd[133:132], abstract_cmd[130] } = \$auto$builder.cc:338:Biop$1063  ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_mem.sv:376.27-477.10|../rtl/riscv-dbg/dm_mem.sv:372.5-485.12" *) { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [95:84], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [78:76], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [68], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [63:52], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [70], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [46:44], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [80], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [36], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [24:20], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [29], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [16], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [14:7], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [5:4], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [2] } : 54'h00004000080002;
  assign { abstract_cmd[30], abstract_cmd[20] } = \$auto$builder.cc:338:Biop$1063  ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_mem.sv:376.27-477.10|../rtl/riscv-dbg/dm_mem.sv:372.5-485.12" *) { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [20] } : 2'h1;
  assign \$auto$slang_frontend.cc:694:finish$\abstract_cmd[288]$1334 [20] = ~ (* src = "../rtl/riscv-dbg/dm_mem.sv:475.11-475.46|../rtl/riscv-dbg/dm_mem.sv:473.9-476.12" *) \$auto$builder.cc:338:Biop$1331 ;
  assign \$auto$slang_frontend.cc:694:finish$\unsupported_command$1324  = \$auto$builder.cc:338:Biop$1255  ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_mem.sv:418.85-461.12|../rtl/riscv-dbg/dm_mem.sv:418.18-467.12" *) \$auto$builder.cc:338:Biop$1195  : \$auto$builder.cc:338:Biop$1317 ;
  assign { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [78:76], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [68], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [63:52], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [24:20], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [16], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [14:12], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [30:29], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [4], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [2] } = \$auto$builder.cc:338:Biop$1255  ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_mem.sv:418.85-461.12|../rtl/riscv-dbg/dm_mem.sv:418.18-467.12" *) { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [78:76], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [68], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [63:52], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [24:20], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [16], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [14:12], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [30:29], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [4], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [2] } : 30'h04000002;
  assign { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [20] } = \$auto$builder.cc:338:Biop$1255  ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_mem.sv:418.85-461.12|../rtl/riscv-dbg/dm_mem.sv:418.18-467.12" *) { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1245 [30], 1'h1 } : { 1'h0, \$auto$builder.cc:338:Biop$1317  };
  assign { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [78:76], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [68], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [63:52], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126] } = cmd_i[12] ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_mem.sv:442.13-448.16|../rtl/riscv-dbg/dm_mem.sv:440.20-460.14" *) 17'h02000 : { cmd_i[22:20], 1'h0, cmd_i[11:0], 1'h1 };
  assign { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [24:20], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [16], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [14:12], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [2] } = cmd_i[12] ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_mem.sv:442.13-448.16|../rtl/riscv-dbg/dm_mem.sv:440.20-460.14" *) { cmd_i[4:0], 1'h1, cmd_i[22:20], 1'h0, cmd_i[5] } : 11'h486;
  assign { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [78:76], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [68], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [63:52], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [24:20], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [16], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [14:12], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [2] } = \$auto$builder.cc:338:Biop$1207  ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_mem.sv:430.52-440.14|../rtl/riscv-dbg/dm_mem.sv:429.20-460.14" *) { cmd_i[22:20], 25'h07b3c86 } : { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [78:76], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [68], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [63:52], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [24:20], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [16], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [14:12], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [2] };
  assign \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1245 [30] = ~ (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_mem.sv:424.41-429.14|../rtl/riscv-dbg/dm_mem.sv:424.11-460.14" *) \$auto$builder.cc:338:Biop$1195 ;
  assign { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [78:76], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [68], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [63:52], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [24:20], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [16], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [14:12], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [30:29], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [4], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [2] } = \$auto$builder.cc:338:Biop$1195  ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_mem.sv:424.41-429.14|../rtl/riscv-dbg/dm_mem.sv:424.11-460.14" *) 30'h04000002 : { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [78:76], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [68], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [63:52], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [24:20], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [16], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [14:12], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [30], 1'h1, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [2] };
  assign \$auto$slang_frontend.cc:694:finish$\unsupported_command$1327  = \$auto$builder.cc:338:Biop$1191  ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_mem.sv:377.75-418.12|../rtl/riscv-dbg/dm_mem.sv:377.9-467.12" *) \$auto$builder.cc:338:Biop$1195  : \$auto$slang_frontend.cc:694:finish$\unsupported_command$1324 ;
  assign { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [95:84], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [78:76], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [68], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [63:52], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [70], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [46:44], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [80], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [36], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [24:20], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [29], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [16], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [14:7], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [5:4], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [2] } = \$auto$builder.cc:338:Biop$1191  ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_mem.sv:377.75-418.12|../rtl/riscv-dbg/dm_mem.sv:377.9-467.12" *) { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [95:84], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], 3'h4, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], 7'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [46:44], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [36], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [30], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [30], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [29], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [16], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [14:7], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [4], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [2] } : { 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [78:76], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [68], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [63:52], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], 1'h1, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [24:20], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [29], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [16], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [14:12], 5'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [30:29], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [4], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [2] };
  assign { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [20] } = \$auto$builder.cc:338:Biop$1191  ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_mem.sv:377.75-418.12|../rtl/riscv-dbg/dm_mem.sv:377.9-467.12" *) { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1245 [30], 1'h1 } : { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [20] };
  assign { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [95:84], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [46:44], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [36] } = cmd_i[12] ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_mem.sv:399.13-405.16|../rtl/riscv-dbg/dm_mem.sv:397.20-417.14" *) 17'h00001 : { cmd_i[11:0], cmd_i[22:20], 2'h2 };
  assign { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [16], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [14:7], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [2] } = cmd_i[12] ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_mem.sv:399.13-405.16|../rtl/riscv-dbg/dm_mem.sv:397.20-417.14" *) { 1'h1, cmd_i[22:20], cmd_i[4:0], 1'h0, cmd_i[5] } : 11'h082;
  assign { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [95:84], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [46:44], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [36], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [16], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [14:7], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [2] } = \$auto$builder.cc:338:Biop$1207  ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_mem.sv:387.52-397.14|../rtl/riscv-dbg/dm_mem.sv:386.20-417.14" *) { 12'h7b3, cmd_i[22:20], 13'h1082 } : { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [95:84], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [46:44], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [36], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [16], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [14:7], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [2] };
  assign { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [95:84], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [46:44], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [36], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [29], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [16], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [14:7], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [4], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [2] } = \$auto$builder.cc:338:Biop$1195  ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_mem.sv:381.41-386.14|../rtl/riscv-dbg/dm_mem.sv:381.11-417.14" *) 30'h00002002 : { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [95:84], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [46:44], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [36], 1'h1, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [16], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [14:7], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [2] };
  assign resuming_d = ndmreset_i ? (* src = "../rtl/riscv-dbg/dm_mem.sv:343.21-347.8|../rtl/riscv-dbg/dm_mem.sv:343.5-347.8" *) 1'h0 : \$auto$slang_frontend.cc:694:finish$\resuming_d_aligned$1178 [0];
  assign halted_d = ndmreset_i ? (* src = "../rtl/riscv-dbg/dm_mem.sv:343.21-347.8|../rtl/riscv-dbg/dm_mem.sv:343.5-347.8" *) 1'h0 : \$auto$slang_frontend.cc:694:finish$\halted_d_aligned$1046 ;
  assign { \$auto$slang_frontend.cc:694:finish$\rdata$1160 [9:8], \$auto$slang_frontend.cc:694:finish$\rdata$1160 [1:0] } = \$auto$builder.cc:338:Biop$1141  ? (* src = "../rtl/riscv-dbg/dm_mem.sv:334.15-334.94|../rtl/riscv-dbg/dm_mem.sv:332.13-335.16" *) { \$auto$opt_expr.cc:205:group_cell_inputs$4508 [1], \$auto$opt_expr.cc:205:group_cell_inputs$4508 [3], \$auto$opt_expr.cc:205:group_cell_inputs$4508 [0], \$auto$opt_expr.cc:205:group_cell_inputs$4508 [2] } : 4'h0;
  function [63:0] \$procmux$1880 ;
    input [63:0] a;
    input [255:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../rtl/riscv-dbg/dm_mem.sv:330.41-337.14|../rtl/riscv-dbg/dm_mem.sv:289.9-339.16" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        \$procmux$1880  = b[63:0];
      4'b??1?:
        \$procmux$1880  = b[127:64];
      4'b?1??:
        \$procmux$1880  = b[191:128];
      4'b1???:
        \$procmux$1880  = b[255:192];
      default:
        \$procmux$1880  = a;
    endcase
  endfunction
  assign \$auto$slang_frontend.cc:694:finish$\rdata_d$1161  = \$procmux$1880 ({ 33'h000000000, \$auto$slang_frontend.cc:694:finish$\rdata_d$1073 [30], 1'h0, \$auto$slang_frontend.cc:694:finish$\rdata_d$1073 [30], 1'h0, \$auto$slang_frontend.cc:694:finish$\rdata_d$1073 [26:23], 23'h00006f }, { data_i, \$auto$rtlil.cc:2874:Mux$1115 , \$auto$rtlil.cc:2874:Mux$1129 [63:52], 1'h0, \$auto$rtlil.cc:2874:Mux$1129 [50], 1'h0, \$auto$rtlil.cc:2874:Mux$1129 [50], 1'h0, \$auto$rtlil.cc:2874:Mux$1129 [46:44], 1'h0, \$auto$rtlil.cc:2874:Mux$1129 [42], 1'h0, \$auto$rtlil.cc:2874:Mux$1129 [40], 1'h0, \$auto$rtlil.cc:2874:Mux$1129 [38], \$auto$rtlil.cc:2874:Mux$1129 [38], \$auto$rtlil.cc:2874:Mux$1129 [36], 1'h0, \$auto$rtlil.cc:2874:Mux$1129 [34:33], \$auto$rtlil.cc:2874:Mux$1129 [33], \$auto$rtlil.cc:2874:Mux$1129 [31:20], 1'h0, \$auto$rtlil.cc:2874:Mux$1129 [18], 1'h0, \$auto$rtlil.cc:2874:Mux$1129 [16], 1'h0, \$auto$rtlil.cc:2874:Mux$1129 [14:4], 1'h0, \$auto$rtlil.cc:2874:Mux$1129 [2:1], \$auto$rtlil.cc:2874:Mux$1129 [1], 54'h00000000000000, \$auto$slang_frontend.cc:694:finish$\rdata$1160 [9:8], 6'h00, \$auto$slang_frontend.cc:694:finish$\rdata$1160 [1:0] }, { \$auto$rtlil.cc:2806:LogicAnd$1079 , \$auto$rtlil.cc:2806:LogicAnd$1107 , \$auto$rtlil.cc:2806:LogicAnd$1121 , \$auto$rtlil.cc:2806:LogicAnd$1135  });
  assign { \$auto$slang_frontend.cc:694:finish$\rdata_d$1072 [26], \$auto$slang_frontend.cc:694:finish$\rdata_d$1072 [24] } = \$auto$builder.cc:338:Biop$1069  ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_mem.sv:303.17-303.87|../rtl/riscv-dbg/dm_mem.sv:301.15-307.18" *) 2'h2 : 2'h1;
  assign { \$auto$slang_frontend.cc:694:finish$\rdata_d$1073 [30], \$auto$slang_frontend.cc:694:finish$\rdata_d$1073 [26:23] } = cmdbusy_o ? (* src = "../rtl/riscv-dbg/dm_mem.sv:301.15-307.18|../rtl/riscv-dbg/dm_mem.sv:298.13-308.16" *) { 1'h0, \$auto$slang_frontend.cc:694:finish$\rdata_d$1072 [26], 1'h1, \$auto$slang_frontend.cc:694:finish$\rdata_d$1072 [24], \$auto$slang_frontend.cc:694:finish$\rdata_d$1072 [24] } : 5'h11;
  assign \$auto$slang_frontend.cc:694:finish$\data_bits$1170  = we_i ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_mem.sv:249.9-285.16|../rtl/riscv-dbg/dm_mem.sv:248.7-340.10" *) \$auto$slang_frontend.cc:694:finish$\data_bits$1048  : data_i;
  assign \$auto$slang_frontend.cc:694:finish$\resuming_d_aligned$1169 [0] = we_i ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_mem.sv:249.9-285.16|../rtl/riscv-dbg/dm_mem.sv:248.7-340.10" *) \$auto$slang_frontend.cc:694:finish$\resuming_d_aligned$1047 [0] : \$auto$slang_frontend.cc:694:finish$\resuming_d_aligned$905 [0];
  assign \$auto$slang_frontend.cc:694:finish$\exception$1166  = we_i & (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_mem.sv:249.9-285.16|../rtl/riscv-dbg/dm_mem.sv:248.7-340.10" *) \$auto$rtlil.cc:2793:Eq$973 ;
  assign \$auto$slang_frontend.cc:694:finish$\going$1165  = we_i & (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_mem.sv:249.9-285.16|../rtl/riscv-dbg/dm_mem.sv:248.7-340.10" *) \$auto$rtlil.cc:2793:Eq$941 ;
  assign \$auto$slang_frontend.cc:694:finish$\halted_aligned$1164  = we_i ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_mem.sv:249.9-285.16|../rtl/riscv-dbg/dm_mem.sv:248.7-340.10" *) \$auto$slang_frontend.cc:694:finish$\halted_aligned$1043  : 2'h0;
  assign \$auto$slang_frontend.cc:694:finish$\data_valid_o$1163  = we_i & (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_mem.sv:249.9-285.16|../rtl/riscv-dbg/dm_mem.sv:248.7-340.10" *) \$auto$rtlil.cc:2806:LogicAnd$1079 ;
  assign \$auto$slang_frontend.cc:694:finish$\data_bits[56]$1040  = be_i[3] ? (* src = "../rtl/riscv-dbg/dm_mem.sv:272.21-278.24|../rtl/riscv-dbg/dm_mem.sv:271.19-279.22" *) wdata_i[31:24] : data_i[63:56];
  assign \$auto$slang_frontend.cc:694:finish$\data_bits[48]$1035  = be_i[2] ? (* src = "../rtl/riscv-dbg/dm_mem.sv:272.21-278.24|../rtl/riscv-dbg/dm_mem.sv:271.19-279.22" *) wdata_i[23:16] : data_i[55:48];
  assign \$auto$slang_frontend.cc:694:finish$\data_bits[40]$1030  = be_i[1] ? (* src = "../rtl/riscv-dbg/dm_mem.sv:272.21-278.24|../rtl/riscv-dbg/dm_mem.sv:271.19-279.22" *) wdata_i[15:8] : data_i[47:40];
  assign \$auto$slang_frontend.cc:694:finish$\data_bits[32]$1025  = be_i[0] ? (* src = "../rtl/riscv-dbg/dm_mem.sv:272.21-278.24|../rtl/riscv-dbg/dm_mem.sv:271.19-279.22" *) wdata_i[7:0] : data_i[39:32];
  assign \$auto$slang_frontend.cc:694:finish$\data_bits[32]$1041  = \$auto$builder.cc:338:Biop$1016  ? (* src = "../rtl/riscv-dbg/dm_mem.sv:270.17-280.20|../rtl/riscv-dbg/dm_mem.sv:269.15-281.18" *) { \$auto$slang_frontend.cc:694:finish$\data_bits[56]$1040 , \$auto$slang_frontend.cc:694:finish$\data_bits[48]$1035 , \$auto$slang_frontend.cc:694:finish$\data_bits[40]$1030 , \$auto$slang_frontend.cc:694:finish$\data_bits[32]$1025  } : data_i[63:32];
  assign \$auto$slang_frontend.cc:694:finish$\data_bits[24]$1010  = be_i[3] ? (* src = "../rtl/riscv-dbg/dm_mem.sv:272.21-278.24|../rtl/riscv-dbg/dm_mem.sv:271.19-279.22" *) wdata_i[31:24] : data_i[31:24];
  assign \$auto$slang_frontend.cc:694:finish$\data_bits[16]$1005  = be_i[2] ? (* src = "../rtl/riscv-dbg/dm_mem.sv:272.21-278.24|../rtl/riscv-dbg/dm_mem.sv:271.19-279.22" *) wdata_i[23:16] : data_i[23:16];
  assign \$auto$slang_frontend.cc:694:finish$\data_bits[8]$1000  = be_i[1] ? (* src = "../rtl/riscv-dbg/dm_mem.sv:272.21-278.24|../rtl/riscv-dbg/dm_mem.sv:271.19-279.22" *) wdata_i[15:8] : data_i[15:8];
  assign \$auto$slang_frontend.cc:694:finish$\data_bits[0]$995  = be_i[0] ? (* src = "../rtl/riscv-dbg/dm_mem.sv:272.21-278.24|../rtl/riscv-dbg/dm_mem.sv:271.19-279.22" *) wdata_i[7:0] : data_i[7:0];
  assign \$auto$slang_frontend.cc:694:finish$\data_bits[0]$1011  = \$auto$builder.cc:338:Biop$986  ? (* src = "../rtl/riscv-dbg/dm_mem.sv:270.17-280.20|../rtl/riscv-dbg/dm_mem.sv:269.15-281.18" *) { \$auto$slang_frontend.cc:694:finish$\data_bits[24]$1010 , \$auto$slang_frontend.cc:694:finish$\data_bits[16]$1005 , \$auto$slang_frontend.cc:694:finish$\data_bits[8]$1000 , \$auto$slang_frontend.cc:694:finish$\data_bits[0]$995  } : data_i[31:0];
  assign \$auto$slang_frontend.cc:694:finish$\halted_d_aligned$1046  = \$auto$rtlil.cc:2793:Eq$943  ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_mem.sv:257.25-262.14|../rtl/riscv-dbg/dm_mem.sv:249.9-285.16" *) \$auto$rtlil.cc:2786:And$4407  : \$auto$rtlil.cc:2787:Or$4403 ;
  assign \$auto$slang_frontend.cc:694:finish$\halted_aligned$1043  = \$auto$rtlil.cc:2793:Eq$911  ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_mem.sv:250.23-253.14|../rtl/riscv-dbg/dm_mem.sv:249.9-285.16" *) \$auto$rtlil.cc:2786:And$4397  : 2'h0;
  assign \$auto$slang_frontend.cc:694:finish$\data_bits$1048  = \$auto$rtlil.cc:2806:LogicAnd$1079  ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_mem.sv:266.39-283.14|../rtl/riscv-dbg/dm_mem.sv:249.9-285.16" *) { \$auto$slang_frontend.cc:694:finish$\data_bits[32]$1041 , \$auto$slang_frontend.cc:694:finish$\data_bits[0]$1011  } : data_i;
  assign \$auto$slang_frontend.cc:694:finish$\resuming_d_aligned$1047 [0] = \$auto$rtlil.cc:2793:Eq$943  ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_mem.sv:257.25-262.14|../rtl/riscv-dbg/dm_mem.sv:249.9-285.16" *) \$auto$rtlil.cc:2787:Or$4409 [0] : \$auto$slang_frontend.cc:694:finish$\resuming_d_aligned$905 [0];
  assign data_o = req_i ? (* src = "../rtl/riscv-dbg/dm_mem.sv:248.7-340.10|../rtl/riscv-dbg/dm_mem.sv:246.5-341.8" *) \$auto$slang_frontend.cc:694:finish$\data_bits$1170  : data_i;
  assign \$auto$slang_frontend.cc:694:finish$\resuming_d_aligned$1178 [0] = req_i ? (* src = "../rtl/riscv-dbg/dm_mem.sv:248.7-340.10|../rtl/riscv-dbg/dm_mem.sv:246.5-341.8" *) \$auto$slang_frontend.cc:694:finish$\resuming_d_aligned$1169 [0] : \$auto$slang_frontend.cc:694:finish$\resuming_d_aligned$905 [0];
  assign exception = req_i & (* src = "../rtl/riscv-dbg/dm_mem.sv:248.7-340.10|../rtl/riscv-dbg/dm_mem.sv:246.5-341.8" *) \$auto$slang_frontend.cc:694:finish$\exception$1166 ;
  assign going = req_i & (* src = "../rtl/riscv-dbg/dm_mem.sv:248.7-340.10|../rtl/riscv-dbg/dm_mem.sv:246.5-341.8" *) \$auto$slang_frontend.cc:694:finish$\going$1165 ;
  assign halted_aligned = req_i ? (* src = "../rtl/riscv-dbg/dm_mem.sv:248.7-340.10|../rtl/riscv-dbg/dm_mem.sv:246.5-341.8" *) \$auto$slang_frontend.cc:694:finish$\halted_aligned$1164  : 2'h0;
  assign data_valid_o = req_i & (* src = "../rtl/riscv-dbg/dm_mem.sv:248.7-340.10|../rtl/riscv-dbg/dm_mem.sv:246.5-341.8" *) \$auto$slang_frontend.cc:694:finish$\data_valid_o$1163 ;
  assign \$auto$slang_frontend.cc:694:finish$\resuming_d_aligned$905 [0] = clear_resumeack_i ? (* src = "../rtl/riscv-dbg/dm_mem.sv:243.7-243.42|../rtl/riscv-dbg/dm_mem.sv:242.5-244.8" *) \$auto$rtlil.cc:2786:And$4401  : resuming_o;
  assign go = ndmreset_i ? (* src = "../rtl/riscv-dbg/dm_mem.sv:206.21-211.8|../rtl/riscv-dbg/dm_mem.sv:206.5-211.8" *) 1'h0 : \$auto$slang_frontend.cc:694:finish$\go$864 ;
  assign resume = ndmreset_i ? (* src = "../rtl/riscv-dbg/dm_mem.sv:206.21-211.8|../rtl/riscv-dbg/dm_mem.sv:206.5-211.8" *) 1'h0 : \$auto$slang_frontend.cc:694:finish$\resume$863 ;
  assign state_d = ndmreset_i ? (* src = "../rtl/riscv-dbg/dm_mem.sv:206.21-211.8|../rtl/riscv-dbg/dm_mem.sv:206.5-211.8" *) 2'h0 : \$auto$slang_frontend.cc:694:finish$\state_d$862 ;
  assign cmderror_o = exception ? (* src = "../rtl/riscv-dbg/dm_mem.sv:201.20-204.8|../rtl/riscv-dbg/dm_mem.sv:201.5-204.8" *) 3'h3 : { \$auto$slang_frontend.cc:694:finish$\cmderror_o$870 [2:1], 1'h0 };
  assign cmderror_valid_o = \$auto$slang_frontend.cc:694:finish$\cmderror_valid_o$869  | (* src = "../rtl/riscv-dbg/dm_mem.sv:201.20-204.8|../rtl/riscv-dbg/dm_mem.sv:201.5-204.8" *) exception;
  assign \$auto$slang_frontend.cc:694:finish$\cmderror_o$870 [2:1] = \$auto$builder.cc:338:Biop$866  ? (* src = "../rtl/riscv-dbg/dm_mem.sv:196.45-199.8|../rtl/riscv-dbg/dm_mem.sv:196.5-199.8" *) 2'h1 : { \$auto$slang_frontend.cc:694:finish$\cmderror_o$860 [2], 1'h0 };
  assign \$auto$slang_frontend.cc:694:finish$\cmderror_valid_o$869  = \$auto$slang_frontend.cc:694:finish$\cmderror_o$860 [2] | (* src = "../rtl/riscv-dbg/dm_mem.sv:196.45-199.8|../rtl/riscv-dbg/dm_mem.sv:196.5-199.8" *) \$auto$builder.cc:338:Biop$866 ;
  assign \$procmux$2456_CMP  = state_q == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_mem.sv:182.21-189.10|../rtl/riscv-dbg/dm_mem.sv:145.5-192.12" *) 2'h3;
  assign \$auto$slang_frontend.cc:694:finish$\resume$863  = state_q == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_mem.sv:174.15-180.10|../rtl/riscv-dbg/dm_mem.sv:145.5-192.12" *) 2'h2;
  assign \$auto$slang_frontend.cc:694:finish$\go$864  = state_q == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_mem.sv:164.11-172.10|../rtl/riscv-dbg/dm_mem.sv:145.5-192.12" *) 1'h1;
  function [1:0] \$procmux$2469 ;
    input [1:0] a;
    input [3:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../rtl/riscv-dbg/dm_mem.sv:182.21-189.10|../rtl/riscv-dbg/dm_mem.sv:145.5-192.12" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        \$procmux$2469  = b[1:0];
      2'b1?:
        \$procmux$2469  = b[3:2];
      default:
        \$procmux$2469  = a;
    endcase
  endfunction
  assign \$auto$slang_frontend.cc:694:finish$\state_d$862  = \$procmux$2469 (\$auto$slang_frontend.cc:694:finish$\state_d$837 , 4'hc, { \$auto$slang_frontend.cc:694:finish$\go$864 , \$auto$opt_reduce.cc:137:opt_pmux$4797  });
  assign \$auto$slang_frontend.cc:694:finish$\cmderror_o$860 [2] = cmdbusy_o ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_mem.sv:182.21-189.10|../rtl/riscv-dbg/dm_mem.sv:145.5-192.12" *) 1'h0 : \$auto$slang_frontend.cc:694:finish$\cmderror_o$799 [2];
  assign \$auto$slang_frontend.cc:694:finish$\state_d$837  = \$auto$builder.cc:338:Biop$834  ? (* src = "../rtl/riscv-dbg/dm_mem.sv:160.11-160.28|../rtl/riscv-dbg/dm_mem.sv:158.9-161.12" *) 2'h2 : 2'h1;
  assign \$auto$slang_frontend.cc:694:finish$\cmderror_o$799 [2] = \$auto$builder.cc:338:Biop$791  ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_mem.sv:150.11-150.24|../rtl/riscv-dbg/dm_mem.sv:148.9-155.12" *) 1'h0 : cmd_valid_i;
  (* src = "../rtl/riscv-dbg/dm_mem.sv:498.15" *)
  \debug_rom$dm_top.i_dm_mem.gen_rom_snd_scratch.i_debug_rom  \gen_rom_snd_scratch.i_debug_rom  (
    .addr_i({ 32'h00000000, addr_i }),
    .clk_i(clk_i),
    .rdata_o(rom_rdata),
    .req_i(req_i),
    .rst_ni(rst_ni)
  );
  assign { \$auto$rtlil.cc:2874:Mux$1129 [51], \$auto$rtlil.cc:2874:Mux$1129 [49:47], \$auto$rtlil.cc:2874:Mux$1129 [43], \$auto$rtlil.cc:2874:Mux$1129 [41], \$auto$rtlil.cc:2874:Mux$1129 [39], \$auto$rtlil.cc:2874:Mux$1129 [37], \$auto$rtlil.cc:2874:Mux$1129 [35], \$auto$rtlil.cc:2874:Mux$1129 [32], \$auto$rtlil.cc:2874:Mux$1129 [19], \$auto$rtlil.cc:2874:Mux$1129 [17], \$auto$rtlil.cc:2874:Mux$1129 [15], \$auto$rtlil.cc:2874:Mux$1129 [3], \$auto$rtlil.cc:2874:Mux$1129 [0] } = { 2'h0, \$auto$rtlil.cc:2874:Mux$1129 [50], 4'h0, \$auto$rtlil.cc:2874:Mux$1129 [38], 1'h0, \$auto$rtlil.cc:2874:Mux$1129 [33], 4'h0, \$auto$rtlil.cc:2874:Mux$1129 [1] };
  assign { \$auto$rtlil.cc:2896:Demux$1155 [14:8], \$auto$rtlil.cc:2896:Demux$1155 [6:0] } = { \$auto$rtlil.cc:2896:Demux$1155 [15], \$auto$rtlil.cc:2896:Demux$1155 [15], \$auto$rtlil.cc:2896:Demux$1155 [15], \$auto$rtlil.cc:2896:Demux$1155 [15], \$auto$rtlil.cc:2896:Demux$1155 [15], \$auto$rtlil.cc:2896:Demux$1155 [15], \$auto$rtlil.cc:2896:Demux$1155 [15], \$auto$rtlil.cc:2896:Demux$1155 [7], \$auto$rtlil.cc:2896:Demux$1155 [7], \$auto$rtlil.cc:2896:Demux$1155 [7], \$auto$rtlil.cc:2896:Demux$1155 [7], \$auto$rtlil.cc:2896:Demux$1155 [7], \$auto$rtlil.cc:2896:Demux$1155 [7], \$auto$rtlil.cc:2896:Demux$1155 [7] };
  assign \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1245 [29:0] = { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1245 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1245 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1245 [30], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1245 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1245 [30], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1245 [30], 2'h2, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1245 [30], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1245 [30], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1245 [30], 12'h073 };
  assign { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [31], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [29:21], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [19:0] } = { 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [30], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [30], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [30], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [30], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [30], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [30], 5'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [20], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [20], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [20], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [20], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [20] };
  assign { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [31], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [29:21], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [19:0] } = { 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [30], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [30], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [30], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [30], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [30], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [30], 5'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [20], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [20], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [20], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [20], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [20] };
  assign { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [125:96], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [83:47], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [43:37], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [35:31], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [29:17], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [15], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [6:3], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [1:0] } = { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], 7'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], 6'h26, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], 5'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], 5'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], 7'h4c, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], 8'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], 14'h006e, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [30], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [30], 5'h04, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [30], 3'h3 };
  assign { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [125:96], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [83:47], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [43:37], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [35:31], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [29:17], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [15], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [6:3], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [1:0] } = { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], 7'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], 6'h26, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], 5'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], 5'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], 7'h4c, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], 8'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], 14'h006e, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [30], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [30], 5'h04, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [30], 3'h3 };
  assign { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [127], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [125:96], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [83:47], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [43:37], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [35:31], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [28:17], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [15], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [6:5], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [3], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [1:0] } = { 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], 7'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], 6'h26, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], 5'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], 5'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], 7'h4c, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], 8'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], 10'h006, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [29], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [29], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [30], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [30], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [29], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [30], 3'h3 };
  assign { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [125:79], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [75:69], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [67:64], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [51:31], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [29:25], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [19:17], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [15], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [11:3], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [1:0] } = { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], 7'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], 7'h4c, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], 4'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], 7'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], 10'h0c0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], 10'h26e, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [30], 9'h080, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [30], 1'h1, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [30], 3'h3 };
  assign { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [127], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [125:79], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [75:69], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [67:64], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [51:31], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [29:25], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [19:17], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [15], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [11:3], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [1:0] } = { 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], 7'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], 7'h4c, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], 4'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], 7'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], 10'h0c0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], 10'h26e, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [30], 9'h080, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [30], 1'h1, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [30], 3'h3 };
  assign { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [127], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [125:79], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [75:69], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [67:64], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [51:31], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [28:25], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [19:17], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [15], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [11:5], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [3], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [1:0] } = { 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], 7'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], 7'h4c, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], 4'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], 7'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], 10'h0c0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], 6'h26, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [29], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [29], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [30], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [29], 7'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [30:29], 3'h3 };
  assign { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [127], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [125:79], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [75:69], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [67:64], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [51:31], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [28:25], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [19:17], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [15], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [11:5], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [3], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [1:0] } = { 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], 7'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], 7'h4c, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], 4'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], 7'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], 10'h0c0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], 6'h26, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [29], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [29], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [30], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [29], 7'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [30:29], 3'h3 };
  assign { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [127], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [125:96], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [83:81], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [79], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [75:71], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [69], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [67:64], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [51:47], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [43:37], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [35:31], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [28:25], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [19:17], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [15], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [6], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [3], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [1:0] } = { 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [126], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [126], 7'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [126], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [126], 6'h26, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [126], 7'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [126], 5'h06, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [70], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [70], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [126], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [80], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [80], 5'h06, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [29], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [29], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [30], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [29], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [30], 3'h3 };
  assign { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[288]$1334 [31:21], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[288]$1334 [19:0] } = { 24'h000000, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[288]$1334 [20], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[288]$1334 [20], 5'h13 };
  assign \$auto$slang_frontend.cc:694:finish$\cmderror_o$799 [1:0] = 2'h0;
  assign \$auto$slang_frontend.cc:694:finish$\cmderror_o$860 [1:0] = 2'h0;
  assign \$auto$slang_frontend.cc:694:finish$\cmderror_o$870 [0] = 1'h0;
  assign { \$auto$slang_frontend.cc:694:finish$\rdata$1160 [57:10], \$auto$slang_frontend.cc:694:finish$\rdata$1160 [7:2] } = 54'h00000000000000;
  assign { \$auto$slang_frontend.cc:694:finish$\rdata_d$1072 [25], \$auto$slang_frontend.cc:694:finish$\rdata_d$1072 [23:0] } = { 1'h1, \$auto$slang_frontend.cc:694:finish$\rdata_d$1072 [24], 23'h00006f };
  assign { \$auto$slang_frontend.cc:694:finish$\rdata_d$1073 [63:31], \$auto$slang_frontend.cc:694:finish$\rdata_d$1073 [29:27], \$auto$slang_frontend.cc:694:finish$\rdata_d$1073 [22:0] } = { 34'h000000000, \$auto$slang_frontend.cc:694:finish$\rdata_d$1073 [30], 24'h00006f };
  assign \$auto$slang_frontend.cc:694:finish$\resuming_d_aligned$1047 [1] = 1'hx;
  assign \$auto$slang_frontend.cc:694:finish$\resuming_d_aligned$1169 [1] = 1'hx;
  assign \$auto$slang_frontend.cc:694:finish$\resuming_d_aligned$1178 [1] = 1'hx;
  assign \$auto$slang_frontend.cc:694:finish$\resuming_d_aligned$905 [1] = 1'hx;
  assign { abstract_cmd[319:309], abstract_cmd[307:255], abstract_cmd[253:224], abstract_cmd[211:209], abstract_cmd[207], abstract_cmd[203:199], abstract_cmd[197], abstract_cmd[195:192], abstract_cmd[179:175], abstract_cmd[171:165], abstract_cmd[163:159], abstract_cmd[156:153], abstract_cmd[147:145], abstract_cmd[143], abstract_cmd[134], abstract_cmd[131], abstract_cmd[129:31], abstract_cmd[29:21], abstract_cmd[19:0] } = { 24'h000000, abstract_cmd[308], abstract_cmd[308], 38'h26f6604ae6, abstract_cmd[254], abstract_cmd[254], abstract_cmd[254], 1'h0, abstract_cmd[254], abstract_cmd[254], 2'h0, abstract_cmd[254], 7'h00, abstract_cmd[254], 2'h0, abstract_cmd[254], 3'h0, abstract_cmd[254], abstract_cmd[254], 6'h26, abstract_cmd[254], 7'h00, abstract_cmd[254], 5'h06, abstract_cmd[198], 1'h0, abstract_cmd[198], 2'h0, abstract_cmd[254], 3'h0, abstract_cmd[208], abstract_cmd[208], 5'h06, abstract_cmd[157], abstract_cmd[157], 1'h0, abstract_cmd[158], 1'h0, abstract_cmd[157], 2'h0, abstract_cmd[158], 100'h6018a2a26018aaa2600000a2e, abstract_cmd[30], abstract_cmd[30], abstract_cmd[30], 1'h0, abstract_cmd[30], abstract_cmd[30], 2'h0, abstract_cmd[30], 1'h0, abstract_cmd[30], 1'h0, abstract_cmd[30], 3'h0, abstract_cmd[30], 5'h00, abstract_cmd[20], abstract_cmd[20], abstract_cmd[20], 2'h0, abstract_cmd[20], abstract_cmd[20] };
  assign debug_req_o = haltreq_i;
  assign \$auto$builder.cc:338:Biop$1137 [9:0] = { addr_i[9:3], 3'h0 };
  assign { \$auto$builder.cc:338:Biop$1014 [30:10], \$auto$builder.cc:338:Biop$1014 [4:0] } = { \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], addr_i[6:2] };
  assign \$auto$rtlil.cc:2874:Mux$1115  = \$auto$bmuxmap.cc:84:execute$4970 ;
  assign { \$auto$rtlil.cc:2874:Mux$1129 [63:52], \$auto$rtlil.cc:2874:Mux$1129 [50], \$auto$rtlil.cc:2874:Mux$1129 [46:44], \$auto$rtlil.cc:2874:Mux$1129 [42], \$auto$rtlil.cc:2874:Mux$1129 [40], \$auto$rtlil.cc:2874:Mux$1129 [38], \$auto$rtlil.cc:2874:Mux$1129 [36], \$auto$rtlil.cc:2874:Mux$1129 [34:33], \$auto$rtlil.cc:2874:Mux$1129 [31:20], \$auto$rtlil.cc:2874:Mux$1129 [18], \$auto$rtlil.cc:2874:Mux$1129 [16], \$auto$rtlil.cc:2874:Mux$1129 [14:4], \$auto$rtlil.cc:2874:Mux$1129 [2:1] } = \$auto$bmuxmap.cc:84:execute$4980 ;
endmodule

(* src = "../rtl/riscv-dbg/dm_sba.sv:18.8" *)
module \dm_sba$dm_top.i_dm_sba (clk_i, rst_ni, master_req_o, master_add_o, master_we_o, master_wdata_o, master_be_o, master_gnt_i, master_r_valid_i, master_r_err_i, master_r_other_err_i, master_r_rdata_i, sbaddress_o, sbaddress_i, sbdata_o, sbdata_i, dmactive_i, sbaddress_write_valid_i, sbreadonaddr_i, sbautoincrement_i, sbaccess_i
, sbreadondata_i, sbdata_read_valid_i, sbdata_write_valid_i, sbdata_valid_o, sbbusy_o, sberror_valid_o, sberror_o);
  wire [3:0] \$auto$builder.cc:154:Shift$650 ;
  wire [3:0] \$auto$builder.cc:173:Shiftx$654 ;
  wire [32:0] \$auto$builder.cc:183:Neg$648 ;
  wire [31:0] \$auto$builder.cc:338:Biop$675 ;
  wire \$auto$builder.cc:338:Biop$682 ;
  wire \$auto$builder.cc:338:Biop$690 ;
  wire \$auto$builder.cc:338:Biop$737 ;
  wire \$auto$builder.cc:338:Biop$741 ;
  wire [31:0] \$auto$builder.cc:338:Biop$751 ;
  wire \$auto$builder.cc:338:Biop$757 ;
  wire [31:0] \$auto$builder.cc:364:Unop$749 ;
  wire \$auto$builder.cc:364:Unop$753 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4771 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4773 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4775 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4777 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$4779 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$4433 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$4437 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$4451 ;
  wire [3:0] \$auto$rtlil.cc:2786:And$4413 ;
  wire [3:0] \$auto$rtlil.cc:2786:And$4415 ;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:138.9-151.12" *)
  wire \$auto$slang_frontend.cc:694:finish$\addr_incr_en$714 ;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:175.5-180.8" *)
  wire \$auto$slang_frontend.cc:694:finish$\req$747 ;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:143.11-150.14" *)
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\sberror_o$710 ;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:138.9-151.12" *)
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\sberror_o$712 ;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:114.5-172.12" *)
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\sberror_o$730 ;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:175.5-180.8" *)
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\sberror_o$745 ;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:143.11-150.14" *)
  wire \$auto$slang_frontend.cc:694:finish$\sberror_valid_o$709 ;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:138.9-151.12" *)
  wire \$auto$slang_frontend.cc:694:finish$\sberror_valid_o$711 ;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:114.5-172.12" *)
  wire \$auto$slang_frontend.cc:694:finish$\sberror_valid_o$729 ;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:175.5-180.8" *)
  wire \$auto$slang_frontend.cc:694:finish$\sberror_valid_o$744 ;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:119.9-119.55" *)
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\state_d$688 ;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:121.9-121.71" *)
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\state_d$693 ;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:114.5-172.12" *)
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\state_d$731 ;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:175.5-180.8" *)
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\state_d$746 ;
  wire \$procmux$2612_CMP ;
  wire \$procmux$2675_CMP ;
  wire \$procmux$2749_CMP ;
  wire \$procmux$2769_CMP ;
  wire \$procmux$2849_CMP ;
  wire \$procmux$2852_CMP ;
  wire \$procmux$2854_CMP ;
  wire \$procmux$2855_CMP ;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:95.24" *)
  wire [31:0] addr_incr;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:94.9" *)
  wire addr_incr_en;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:200.26" *)
  wire [1:0] be_idx_masked;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:66.34" *)
  wire [3:0] be_mask;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:22.34" *)
  input clk_i;
  wire clk_i;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:24.34" *)
  input dmactive_i;
  wire dmactive_i;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:27.34" *)
  output [31:0] master_add_o;
  wire [31:0] master_add_o;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:30.34" *)
  output [3:0] master_be_o;
  wire [3:0] master_be_o;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:31.34" *)
  input master_gnt_i;
  wire master_gnt_i;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:33.34" *)
  input master_r_err_i;
  wire master_r_err_i;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:34.34" *)
  input master_r_other_err_i;
  wire master_r_other_err_i;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:35.34" *)
  input [31:0] master_r_rdata_i;
  wire [31:0] master_r_rdata_i;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:32.34" *)
  input master_r_valid_i;
  wire master_r_valid_i;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:26.34" *)
  output master_req_o;
  wire master_req_o;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:29.34" *)
  output [31:0] master_wdata_o;
  wire [31:0] master_wdata_o;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:28.34" *)
  output master_we_o;
  wire master_we_o;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:23.34" *)
  input rst_ni;
  wire rst_ni;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:43.34" *)
  input [2:0] sbaccess_i;
  wire [2:0] sbaccess_i;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:91.24" *)
  wire [31:0] sbaccess_mask;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:37.34" *)
  input [31:0] sbaddress_i;
  wire [31:0] sbaddress_i;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:41.34" *)
  output [31:0] sbaddress_o;
  wire [31:0] sbaddress_o;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:38.34" *)
  input sbaddress_write_valid_i;
  wire sbaddress_write_valid_i;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:42.34" *)
  input sbautoincrement_i;
  wire sbautoincrement_i;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:53.34" *)
  output sbbusy_o;
  wire sbbusy_o;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:46.34" *)
  input [31:0] sbdata_i;
  wire [31:0] sbdata_i;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:50.34" *)
  output [31:0] sbdata_o;
  wire [31:0] sbdata_o;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:47.34" *)
  input sbdata_read_valid_i;
  wire sbdata_read_valid_i;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:51.34" *)
  output sbdata_valid_o;
  wire sbdata_valid_o;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:48.34" *)
  input sbdata_write_valid_i;
  wire sbdata_write_valid_i;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:55.34" *)
  output [2:0] sberror_o;
  wire [2:0] sberror_o;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:54.34" *)
  output sberror_valid_o;
  wire sberror_valid_o;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:40.34" *)
  input sbreadonaddr_i;
  wire sbreadonaddr_i;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:45.34" *)
  input sbreadondata_i;
  wire sbreadondata_i;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:59.19" *)
  wire [2:0] state_d;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:59.28" *)
  reg [2:0] state_q;
  assign \$auto$builder.cc:154:Shift$650  = $signed(\$auto$builder.cc:183:Neg$648 ) < 0 ? 2'h3 << - \$auto$builder.cc:183:Neg$648  : 2'h3 >> \$auto$builder.cc:183:Neg$648 ;
  wire [1:0] _0_ = 2'h3;
  assign \$auto$builder.cc:173:Shiftx$654  = _0_[$signed(\$auto$builder.cc:183:Neg$648 ) +: 4];
  assign \$auto$builder.cc:183:Neg$648  = - $signed({ sbaddress_i[1], 1'h0 });
  assign sbbusy_o = | state_q;
  assign sbaccess_mask = 32'd4294967295 << sbaccess_i;
  assign \$auto$builder.cc:338:Biop$675  = 1'h1 << sbaccess_i;
  assign sbaddress_o = sbaddress_i + addr_incr;
  assign \$auto$builder.cc:338:Biop$682  = sbaddress_write_valid_i && sbreadonaddr_i;
  assign \$auto$builder.cc:338:Biop$690  = sbdata_read_valid_i && sbreadondata_i;
  assign \$auto$builder.cc:338:Biop$737  = sbaccess_i > 2'h2;
  assign \$auto$builder.cc:338:Biop$741  = \$auto$builder.cc:338:Biop$737  && sbbusy_o;
  assign \$auto$builder.cc:338:Biop$751  = sbaddress_i & \$auto$builder.cc:364:Unop$749 ;
  assign \$auto$builder.cc:338:Biop$757  = \$auto$builder.cc:364:Unop$753  && sbbusy_o;
  assign be_idx_masked = sbaddress_i[1:0] & sbaccess_mask[1:0];
  assign master_wdata_o = sbdata_i << { be_idx_masked, 3'h0 };
  assign sbdata_o = master_r_rdata_i >> { be_idx_masked, 3'h0 };
  assign \$auto$builder.cc:364:Unop$749  = ~ sbaccess_mask;
  assign \$auto$builder.cc:364:Unop$753  = | \$auto$builder.cc:338:Biop$751 ;
  assign \$auto$rtlil.cc:2786:And$4413 [0] = sbaddress_i[1:0] == 2'h0;
  assign \$auto$rtlil.cc:2786:And$4413 [1] = sbaddress_i[1:0] == 2'h1;
  assign \$auto$rtlil.cc:2786:And$4413 [2] = sbaddress_i[1:0] == 2'h2;
  assign \$auto$rtlil.cc:2786:And$4413 [3] = sbaddress_i[1:0] == 2'h3;
  (* src = "../rtl/riscv-dbg/dm_sba.sv:192.3" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) state_q <= 3'h0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$4779 ) state_q <= state_d;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4771  = { master_we_o, \$auto$builder.cc:338:Biop$757 , \$auto$builder.cc:338:Biop$741 , master_gnt_i } != 4'h8;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4773  = { \$procmux$2749_CMP , \$auto$builder.cc:338:Biop$757 , \$auto$builder.cc:338:Biop$741 , master_gnt_i } != 4'h8;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4775  = { \$auto$opt_reduce.cc:137:opt_pmux$4451 , \$auto$builder.cc:338:Biop$757 , \$auto$builder.cc:338:Biop$741 , master_r_valid_i } != 4'h8;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4777  = { \$procmux$2769_CMP , \$auto$builder.cc:338:Biop$757 , \$auto$builder.cc:338:Biop$741 , \$auto$builder.cc:338:Biop$690 , \$auto$builder.cc:338:Biop$682 , sbdata_write_valid_i } != 6'h20;
  assign \$auto$opt_dff.cc:219:make_patterns_logic$4779  = & { \$auto$opt_dff.cc:194:make_patterns_logic$4777 , \$auto$opt_dff.cc:194:make_patterns_logic$4775 , \$auto$opt_dff.cc:194:make_patterns_logic$4773 , \$auto$opt_dff.cc:194:make_patterns_logic$4771  };
  assign \$auto$rtlil.cc:2786:And$4415  = \$auto$builder.cc:173:Shiftx$654  & \$auto$builder.cc:154:Shift$650 ;
  assign \$auto$opt_reduce.cc:137:opt_pmux$4433  = | { \$procmux$2749_CMP , master_we_o };
  assign \$auto$opt_reduce.cc:137:opt_pmux$4437  = | { \$procmux$2852_CMP , \$procmux$2849_CMP  };
  assign \$auto$opt_reduce.cc:137:opt_pmux$4451  = | { \$procmux$2675_CMP , \$procmux$2612_CMP  };
  assign addr_incr = addr_incr_en ? \$auto$builder.cc:338:Biop$675  : 32'd0;
  assign master_req_o = \$auto$builder.cc:338:Biop$757  ? (* src = "../rtl/riscv-dbg/dm_sba.sv:183.65-188.8|../rtl/riscv-dbg/dm_sba.sv:183.5-188.8" *) 1'h0 : \$auto$slang_frontend.cc:694:finish$\req$747 ;
  assign state_d = \$auto$builder.cc:338:Biop$757  ? (* src = "../rtl/riscv-dbg/dm_sba.sv:183.65-188.8|../rtl/riscv-dbg/dm_sba.sv:183.5-188.8" *) 3'h0 : \$auto$slang_frontend.cc:694:finish$\state_d$746 ;
  assign sberror_o = \$auto$builder.cc:338:Biop$757  ? (* src = "../rtl/riscv-dbg/dm_sba.sv:183.65-188.8|../rtl/riscv-dbg/dm_sba.sv:183.5-188.8" *) 3'h3 : \$auto$slang_frontend.cc:694:finish$\sberror_o$745 ;
  assign sberror_valid_o = \$auto$slang_frontend.cc:694:finish$\sberror_valid_o$744  | (* src = "../rtl/riscv-dbg/dm_sba.sv:183.65-188.8|../rtl/riscv-dbg/dm_sba.sv:183.5-188.8" *) \$auto$builder.cc:338:Biop$757 ;
  assign \$auto$slang_frontend.cc:694:finish$\req$747  = \$auto$builder.cc:338:Biop$741  ? (* src = "../rtl/riscv-dbg/dm_sba.sv:175.62-180.8|../rtl/riscv-dbg/dm_sba.sv:175.5-180.8" *) 1'h0 : \$auto$opt_reduce.cc:137:opt_pmux$4433 ;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$746  = \$auto$builder.cc:338:Biop$741  ? (* src = "../rtl/riscv-dbg/dm_sba.sv:175.62-180.8|../rtl/riscv-dbg/dm_sba.sv:175.5-180.8" *) 3'h0 : \$auto$slang_frontend.cc:694:finish$\state_d$731 ;
  assign \$auto$slang_frontend.cc:694:finish$\sberror_o$745  = \$auto$builder.cc:338:Biop$741  ? (* src = "../rtl/riscv-dbg/dm_sba.sv:175.62-180.8|../rtl/riscv-dbg/dm_sba.sv:175.5-180.8" *) 3'h4 : { \$auto$slang_frontend.cc:694:finish$\sberror_o$730 [2:1], \$auto$slang_frontend.cc:694:finish$\sberror_o$730 [2] };
  assign \$auto$slang_frontend.cc:694:finish$\sberror_valid_o$744  = \$auto$slang_frontend.cc:694:finish$\sberror_valid_o$729  | (* src = "../rtl/riscv-dbg/dm_sba.sv:175.62-180.8|../rtl/riscv-dbg/dm_sba.sv:175.5-180.8" *) \$auto$builder.cc:338:Biop$741 ;
  assign \$procmux$2612_CMP  = state_q == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_sba.sv:155.9-168.12|../rtl/riscv-dbg/dm_sba.sv:114.5-172.12" *) 3'h4;
  assign { \$auto$slang_frontend.cc:694:finish$\sberror_o$710 [1], \$auto$slang_frontend.cc:694:finish$\sberror_o$710 [2] } = master_r_other_err_i ? (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_sba.sv:160.37-164.14|../rtl/riscv-dbg/dm_sba.sv:160.11-167.14" *) 2'h3 : { master_r_err_i, 1'h0 };
  assign \$auto$slang_frontend.cc:694:finish$\sberror_valid_o$709  = master_r_err_i | (* full_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_sba.sv:160.37-164.14|../rtl/riscv-dbg/dm_sba.sv:160.11-167.14" *) master_r_other_err_i;
  assign \$auto$slang_frontend.cc:694:finish$\addr_incr_en$714  = master_r_valid_i & (* src = "../rtl/riscv-dbg/dm_sba.sv:155.29-168.12|../rtl/riscv-dbg/dm_sba.sv:155.9-168.12" *) sbautoincrement_i;
  assign \$procmux$2675_CMP  = state_q == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_sba.sv:138.9-151.12|../rtl/riscv-dbg/dm_sba.sv:114.5-172.12" *) 2'h3;
  assign { \$auto$slang_frontend.cc:694:finish$\sberror_o$712 [1], \$auto$slang_frontend.cc:694:finish$\sberror_o$712 [2] } = master_r_valid_i ? (* src = "../rtl/riscv-dbg/dm_sba.sv:138.29-151.12|../rtl/riscv-dbg/dm_sba.sv:138.9-151.12" *) { \$auto$slang_frontend.cc:694:finish$\sberror_o$710 [1], \$auto$slang_frontend.cc:694:finish$\sberror_o$710 [2] } : 2'h0;
  assign \$auto$slang_frontend.cc:694:finish$\sberror_valid_o$711  = master_r_valid_i & (* src = "../rtl/riscv-dbg/dm_sba.sv:138.29-151.12|../rtl/riscv-dbg/dm_sba.sv:138.9-151.12" *) \$auto$slang_frontend.cc:694:finish$\sberror_valid_o$709 ;
  assign master_we_o = state_q == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_sba.sv:130.18-135.10|../rtl/riscv-dbg/dm_sba.sv:114.5-172.12" *) 2'h2;
  assign \$procmux$2749_CMP  = state_q == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_sba.sv:124.17-128.10|../rtl/riscv-dbg/dm_sba.sv:114.5-172.12" *) 1'h1;
  function [2:0] \$procmux$2758 ;
    input [2:0] a;
    input [8:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../rtl/riscv-dbg/dm_sba.sv:155.9-168.12|../rtl/riscv-dbg/dm_sba.sv:114.5-172.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$procmux$2758  = b[2:0];
      3'b?1?:
        \$procmux$2758  = b[5:3];
      3'b1??:
        \$procmux$2758  = b[8:6];
      default:
        \$procmux$2758  = a;
    endcase
  endfunction
  assign \$auto$slang_frontend.cc:694:finish$\state_d$731  = \$procmux$2758 (3'h0, { 1'h0, \$auto$slang_frontend.cc:694:finish$\state_d$693 [1:0], 6'h1c }, { \$procmux$2769_CMP , \$procmux$2749_CMP , master_we_o });
  assign \$procmux$2769_CMP  = ! (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_sba.sv:115.17-122.10|../rtl/riscv-dbg/dm_sba.sv:114.5-172.12" *) state_q;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$693 [1:0] = \$auto$builder.cc:338:Biop$690  ? (* src = "../rtl/riscv-dbg/dm_sba.sv:121.52-121.71|../rtl/riscv-dbg/dm_sba.sv:121.9-121.71" *) 2'h1 : \$auto$slang_frontend.cc:694:finish$\state_d$688 [1:0];
  assign \$auto$slang_frontend.cc:694:finish$\state_d$688 [1:0] = sbdata_write_valid_i ? (* src = "../rtl/riscv-dbg/dm_sba.sv:119.35-119.55|../rtl/riscv-dbg/dm_sba.sv:119.9-119.55" *) 2'h2 : 2'h1;
  assign addr_incr_en = \$auto$opt_reduce.cc:137:opt_pmux$4451  & (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_sba.sv:155.9-168.12|../rtl/riscv-dbg/dm_sba.sv:114.5-172.12" *) \$auto$slang_frontend.cc:694:finish$\addr_incr_en$714 ;
  assign master_be_o = \$auto$opt_reduce.cc:137:opt_pmux$4433  ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_sba.sv:130.18-135.10|../rtl/riscv-dbg/dm_sba.sv:114.5-172.12" *) be_mask : 4'h0;
  assign { \$auto$slang_frontend.cc:694:finish$\sberror_o$730 [1], \$auto$slang_frontend.cc:694:finish$\sberror_o$730 [2] } = \$auto$opt_reduce.cc:137:opt_pmux$4451  ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_sba.sv:155.9-168.12|../rtl/riscv-dbg/dm_sba.sv:114.5-172.12" *) { \$auto$slang_frontend.cc:694:finish$\sberror_o$712 [1], \$auto$slang_frontend.cc:694:finish$\sberror_o$712 [2] } : 2'h0;
  assign \$auto$slang_frontend.cc:694:finish$\sberror_valid_o$729  = \$auto$opt_reduce.cc:137:opt_pmux$4451  & (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_sba.sv:155.9-168.12|../rtl/riscv-dbg/dm_sba.sv:114.5-172.12" *) \$auto$slang_frontend.cc:694:finish$\sberror_valid_o$711 ;
  assign \$procmux$2849_CMP  = sbaccess_i == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_sba.sv:83.9-84.46|../rtl/riscv-dbg/dm_sba.sv:75.5-88.12" *) 2'h2;
  function [3:0] \$procmux$2851 ;
    input [3:0] a;
    input [11:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../rtl/riscv-dbg/dm_sba.sv:86.15-86.28|../rtl/riscv-dbg/dm_sba.sv:75.5-88.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        \$procmux$2851  = b[3:0];
      3'b?1?:
        \$procmux$2851  = b[7:4];
      3'b1??:
        \$procmux$2851  = b[11:8];
      default:
        \$procmux$2851  = a;
    endcase
  endfunction
  assign be_mask = \$procmux$2851 (4'h0, { \$auto$rtlil.cc:2786:And$4413 , \$auto$rtlil.cc:2786:And$4415 , 4'hf }, { \$procmux$2855_CMP , \$procmux$2854_CMP , \$auto$opt_reduce.cc:137:opt_pmux$4437  });
  assign \$procmux$2852_CMP  = sbaccess_i == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_sba.sv:86.15-86.28|../rtl/riscv-dbg/dm_sba.sv:75.5-88.12" *) 2'h3;
  assign \$procmux$2854_CMP  = sbaccess_i == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_sba.sv:80.9-80.66|../rtl/riscv-dbg/dm_sba.sv:75.5-88.12" *) 1'h1;
  assign \$procmux$2855_CMP  = ! (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../rtl/riscv-dbg/dm_sba.sv:77.9-77.30|../rtl/riscv-dbg/dm_sba.sv:75.5-88.12" *) sbaccess_i;
  assign \$auto$slang_frontend.cc:694:finish$\sberror_o$710 [0] = \$auto$slang_frontend.cc:694:finish$\sberror_o$710 [2];
  assign \$auto$slang_frontend.cc:694:finish$\sberror_o$712 [0] = \$auto$slang_frontend.cc:694:finish$\sberror_o$712 [2];
  assign \$auto$slang_frontend.cc:694:finish$\sberror_o$730 [0] = \$auto$slang_frontend.cc:694:finish$\sberror_o$730 [2];
  assign \$auto$slang_frontend.cc:694:finish$\state_d$688 [2] = 1'h0;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$693 [2] = 1'h0;
  assign master_add_o = sbaddress_i;
  assign sbdata_valid_o = master_r_valid_i;
endmodule

(* top =  1  *)
(* src = "../rtl/riscv-dbg/dm_top.sv:20.8" *)
module dm_top(clk_i, rst_ni, next_dm_addr_i, testmode_i, ndmreset_o, ndmreset_ack_i, dmactive_o, debug_req_o, unavailable_i, hartinfo_i, slave_req_i, slave_we_i, slave_addr_i, slave_be_i, slave_wdata_i, slave_rdata_o, master_req_o, master_add_o, master_we_o, master_wdata_o, master_be_o
, master_gnt_i, master_r_valid_i, master_r_err_i, master_r_other_err_i, master_r_rdata_i, dmi_rst_ni, dmi_req_valid_i, dmi_req_ready_o, dmi_req_i, dmi_resp_valid_o, dmi_resp_ready_i, dmi_resp_o);
  (* src = "../rtl/riscv-dbg/dm_top.sv:85.37" *)
  wire clear_resumeack;
  (* src = "../rtl/riscv-dbg/dm_top.sv:30.33" *)
  input clk_i;
  wire clk_i;
  (* src = "../rtl/riscv-dbg/dm_top.sv:87.37" *)
  wire [31:0] cmd;
  (* src = "../rtl/riscv-dbg/dm_top.sv:86.37" *)
  wire cmd_valid;
  (* src = "../rtl/riscv-dbg/dm_top.sv:91.37" *)
  wire cmdbusy;
  (* src = "../rtl/riscv-dbg/dm_top.sv:90.37" *)
  wire [2:0] cmderror;
  (* src = "../rtl/riscv-dbg/dm_top.sv:89.37" *)
  wire cmderror_valid;
  (* src = "../rtl/riscv-dbg/dm_top.sv:93.37" *)
  wire [63:0] data_csrs_mem;
  (* src = "../rtl/riscv-dbg/dm_top.sv:94.37" *)
  wire [63:0] data_mem_csrs;
  (* src = "../rtl/riscv-dbg/dm_top.sv:95.37" *)
  wire data_valid;
  (* src = "../rtl/riscv-dbg/dm_top.sv:43.33" *)
  output debug_req_o;
  wire debug_req_o;
  (* src = "../rtl/riscv-dbg/dm_top.sv:42.33" *)
  output dmactive_o;
  wire dmactive_o;
  (* src = "../rtl/riscv-dbg/dm_top.sv:72.33" *)
  input [40:0] dmi_req_i;
  wire [40:0] dmi_req_i;
  (* src = "../rtl/riscv-dbg/dm_top.sv:71.33" *)
  output dmi_req_ready_o;
  wire dmi_req_ready_o;
  (* src = "../rtl/riscv-dbg/dm_top.sv:70.33" *)
  input dmi_req_valid_i;
  wire dmi_req_valid_i;
  (* src = "../rtl/riscv-dbg/dm_top.sv:76.33" *)
  output [33:0] dmi_resp_o;
  wire [33:0] dmi_resp_o;
  (* src = "../rtl/riscv-dbg/dm_top.sv:75.33" *)
  input dmi_resp_ready_i;
  wire dmi_resp_ready_i;
  (* src = "../rtl/riscv-dbg/dm_top.sv:74.33" *)
  output dmi_resp_valid_o;
  wire dmi_resp_valid_o;
  (* src = "../rtl/riscv-dbg/dm_top.sv:67.33" *)
  input dmi_rst_ni;
  wire dmi_rst_ni;
  (* src = "../rtl/riscv-dbg/dm_top.sv:80.37" *)
  wire halted;
  (* src = "../rtl/riscv-dbg/dm_top.sv:83.37" *)
  wire haltreq;
  (* src = "../rtl/riscv-dbg/dm_top.sv:46.39" *)
  input [31:0] hartinfo_i;
  wire [31:0] hartinfo_i;
  (* src = "../rtl/riscv-dbg/dm_top.sv:97.37" *)
  wire [19:0] hartsel;
  (* src = "../rtl/riscv-dbg/dm_top.sv:56.33" *)
  output [31:0] master_add_o;
  wire [31:0] master_add_o;
  (* src = "../rtl/riscv-dbg/dm_top.sv:59.33" *)
  output [3:0] master_be_o;
  wire [3:0] master_be_o;
  (* src = "../rtl/riscv-dbg/dm_top.sv:60.33" *)
  input master_gnt_i;
  wire master_gnt_i;
  (* src = "../rtl/riscv-dbg/dm_top.sv:62.33" *)
  input master_r_err_i;
  wire master_r_err_i;
  (* src = "../rtl/riscv-dbg/dm_top.sv:63.33" *)
  input master_r_other_err_i;
  wire master_r_other_err_i;
  (* src = "../rtl/riscv-dbg/dm_top.sv:64.33" *)
  input [31:0] master_r_rdata_i;
  wire [31:0] master_r_rdata_i;
  (* src = "../rtl/riscv-dbg/dm_top.sv:61.33" *)
  input master_r_valid_i;
  wire master_r_valid_i;
  (* src = "../rtl/riscv-dbg/dm_top.sv:55.33" *)
  output master_req_o;
  wire master_req_o;
  (* src = "../rtl/riscv-dbg/dm_top.sv:58.33" *)
  output [31:0] master_wdata_o;
  wire [31:0] master_wdata_o;
  (* src = "../rtl/riscv-dbg/dm_top.sv:57.33" *)
  output master_we_o;
  wire master_we_o;
  (* src = "../rtl/riscv-dbg/dm_top.sv:41.33" *)
  input ndmreset_ack_i;
  wire ndmreset_ack_i;
  (* src = "../rtl/riscv-dbg/dm_top.sv:40.33" *)
  output ndmreset_o;
  wire ndmreset_o;
  (* src = "../rtl/riscv-dbg/dm_top.sv:38.33" *)
  input [31:0] next_dm_addr_i;
  wire [31:0] next_dm_addr_i;
  (* src = "../rtl/riscv-dbg/dm_top.sv:92.37" *)
  wire [255:0] progbuf;
  (* src = "../rtl/riscv-dbg/dm_top.sv:82.37" *)
  wire resumeack;
  (* src = "../rtl/riscv-dbg/dm_top.sv:84.37" *)
  wire resumereq;
  (* src = "../rtl/riscv-dbg/dm_top.sv:32.33" *)
  input rst_ni;
  wire rst_ni;
  (* src = "../rtl/riscv-dbg/dm_top.sv:104.37" *)
  wire [2:0] sbaccess;
  (* src = "../rtl/riscv-dbg/dm_top.sv:99.37" *)
  wire [31:0] sbaddress_csrs_sba;
  (* src = "../rtl/riscv-dbg/dm_top.sv:100.37" *)
  wire [31:0] sbaddress_sba_csrs;
  (* src = "../rtl/riscv-dbg/dm_top.sv:101.37" *)
  wire sbaddress_write_valid;
  (* src = "../rtl/riscv-dbg/dm_top.sv:103.37" *)
  wire sbautoincrement;
  (* src = "../rtl/riscv-dbg/dm_top.sv:111.37" *)
  wire sbbusy;
  (* src = "../rtl/riscv-dbg/dm_top.sv:109.37" *)
  wire [31:0] sbdata_read;
  (* src = "../rtl/riscv-dbg/dm_top.sv:107.37" *)
  wire sbdata_read_valid;
  (* src = "../rtl/riscv-dbg/dm_top.sv:110.37" *)
  wire sbdata_valid;
  (* src = "../rtl/riscv-dbg/dm_top.sv:106.37" *)
  wire [31:0] sbdata_write;
  (* src = "../rtl/riscv-dbg/dm_top.sv:108.37" *)
  wire sbdata_write_valid;
  (* src = "../rtl/riscv-dbg/dm_top.sv:113.37" *)
  wire [2:0] sberror;
  (* src = "../rtl/riscv-dbg/dm_top.sv:112.37" *)
  wire sberror_valid;
  (* src = "../rtl/riscv-dbg/dm_top.sv:102.37" *)
  wire sbreadonaddr;
  (* src = "../rtl/riscv-dbg/dm_top.sv:105.37" *)
  wire sbreadondata;
  (* src = "../rtl/riscv-dbg/dm_top.sv:50.33" *)
  input [31:0] slave_addr_i;
  wire [31:0] slave_addr_i;
  (* src = "../rtl/riscv-dbg/dm_top.sv:51.33" *)
  input [3:0] slave_be_i;
  wire [3:0] slave_be_i;
  (* src = "../rtl/riscv-dbg/dm_top.sv:53.33" *)
  output [31:0] slave_rdata_o;
  wire [31:0] slave_rdata_o;
  (* src = "../rtl/riscv-dbg/dm_top.sv:48.33" *)
  input slave_req_i;
  wire slave_req_i;
  (* src = "../rtl/riscv-dbg/dm_top.sv:52.33" *)
  input [31:0] slave_wdata_i;
  wire [31:0] slave_wdata_i;
  (* src = "../rtl/riscv-dbg/dm_top.sv:49.33" *)
  input slave_we_i;
  wire slave_we_i;
  (* src = "../rtl/riscv-dbg/dm_top.sv:39.33" *)
  input testmode_i;
  wire testmode_i;
  (* src = "../rtl/riscv-dbg/dm_top.sv:45.33" *)
  input unavailable_i;
  wire unavailable_i;
  (* src = "../rtl/riscv-dbg/dm_top.sv:121.5" *)
  \dm_csrs$dm_top.i_dm_csrs  i_dm_csrs (
    .clear_resumeack_o(clear_resumeack),
    .clk_i(clk_i),
    .cmd_o(cmd),
    .cmd_valid_o(cmd_valid),
    .cmdbusy_i(cmdbusy),
    .cmderror_i(cmderror),
    .cmderror_valid_i(cmderror_valid),
    .data_i(data_mem_csrs),
    .data_o(data_csrs_mem),
    .data_valid_i(data_valid),
    .dmactive_o(dmactive_o),
    .dmi_req_i(dmi_req_i),
    .dmi_req_ready_o(dmi_req_ready_o),
    .dmi_req_valid_i(dmi_req_valid_i),
    .dmi_resp_o(dmi_resp_o),
    .dmi_resp_ready_i(dmi_resp_ready_i),
    .dmi_resp_valid_o(dmi_resp_valid_o),
    .dmi_rst_ni(dmi_rst_ni),
    .halted_i(halted),
    .haltreq_o(haltreq),
    .hartinfo_i(hartinfo_i),
    .hartsel_o(hartsel),
    .ndmreset_ack_i(ndmreset_ack_i),
    .ndmreset_o(ndmreset_o),
    .next_dm_addr_i(next_dm_addr_i),
    .progbuf_o(progbuf),
    .resumeack_i(resumeack),
    .resumereq_o(resumereq),
    .rst_ni(rst_ni),
    .sbaccess_o(sbaccess),
    .sbaddress_i(sbaddress_sba_csrs),
    .sbaddress_o(sbaddress_csrs_sba),
    .sbaddress_write_valid_o(sbaddress_write_valid),
    .sbautoincrement_o(sbautoincrement),
    .sbbusy_i(sbbusy),
    .sbdata_i(sbdata_read),
    .sbdata_o(sbdata_write),
    .sbdata_read_valid_o(sbdata_read_valid),
    .sbdata_valid_i(sbdata_valid),
    .sbdata_write_valid_o(sbdata_write_valid),
    .sberror_i(sberror),
    .sberror_valid_i(sberror_valid),
    .sbreadonaddr_o(sbreadonaddr),
    .sbreadondata_o(sbreadondata),
    .testmode_i(testmode_i),
    .unavailable_i(unavailable_i)
  );
  (* src = "../rtl/riscv-dbg/dm_top.sv:211.5" *)
  \dm_mem$dm_top.i_dm_mem  i_dm_mem (
    .addr_i(slave_addr_i),
    .be_i(slave_be_i),
    .clear_resumeack_i(clear_resumeack),
    .clk_i(clk_i),
    .cmd_i(cmd),
    .cmd_valid_i(cmd_valid),
    .cmdbusy_o(cmdbusy),
    .cmderror_o(cmderror),
    .cmderror_valid_o(cmderror_valid),
    .data_i(data_csrs_mem),
    .data_o(data_mem_csrs),
    .data_valid_o(data_valid),
    .debug_req_o(debug_req_o),
    .halted_o(halted),
    .haltreq_i(haltreq),
    .hartsel_i(hartsel),
    .ndmreset_i(ndmreset_o),
    .progbuf_i(progbuf),
    .rdata_o(slave_rdata_o),
    .req_i(slave_req_i),
    .resumereq_i(resumereq),
    .resuming_o(resumeack),
    .rst_ni(rst_ni),
    .wdata_i(slave_wdata_i),
    .we_i(slave_we_i)
  );
  (* src = "../rtl/riscv-dbg/dm_top.sv:173.5" *)
  \dm_sba$dm_top.i_dm_sba  i_dm_sba (
    .clk_i(clk_i),
    .dmactive_i(dmactive_o),
    .master_add_o(master_add_o),
    .master_be_o(master_be_o),
    .master_gnt_i(master_gnt_i),
    .master_r_err_i(master_r_err_i),
    .master_r_other_err_i(master_r_other_err_i),
    .master_r_rdata_i(master_r_rdata_i),
    .master_r_valid_i(master_r_valid_i),
    .master_req_o(master_req_o),
    .master_wdata_o(master_wdata_o),
    .master_we_o(master_we_o),
    .rst_ni(rst_ni),
    .sbaccess_i(sbaccess),
    .sbaddress_i(sbaddress_csrs_sba),
    .sbaddress_o(sbaddress_sba_csrs),
    .sbaddress_write_valid_i(sbaddress_write_valid),
    .sbautoincrement_i(sbautoincrement),
    .sbbusy_o(sbbusy),
    .sbdata_i(sbdata_write),
    .sbdata_o(sbdata_read),
    .sbdata_read_valid_i(sbdata_read_valid),
    .sbdata_valid_o(sbdata_valid),
    .sbdata_write_valid_i(sbdata_write_valid),
    .sberror_o(sberror),
    .sberror_valid_o(sberror_valid),
    .sbreadonaddr_i(sbreadonaddr),
    .sbreadondata_i(sbreadondata)
  );
endmodule

(* src = "../rtl/common_cells/fifo_v3.sv:15.8" *)
module \fifo_v3$dm_top.i_dm_csrs.i_fifo (clk_i, rst_ni, testmode_i, data_o, data_i, flush_i, full_o, empty_o, push_i, pop_i, usage_o);
  wire \$auto$builder.cc:338:Biop$1379 ;
  wire \$auto$builder.cc:338:Biop$1412 ;
  wire \$auto$builder.cc:338:Biop$1427 ;
  wire \$auto$builder.cc:338:Biop$1431 ;
  wire \$auto$builder.cc:338:Biop$1435 ;
  wire \$auto$builder.cc:364:Unop$1377 ;
  wire \$auto$builder.cc:364:Unop$1410 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4782 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4785 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4787 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4792 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$4789 ;
  wire [1:0] \$auto$rtlil.cc:2874:Mux$4808 ;
  wire [67:0] \$auto$rtlil.cc:2896:Demux$1391 ;
  (* src = "../rtl/common_cells/fifo_v3.sv:122.13-130.16" *)
  wire \$auto$slang_frontend.cc:694:finish$\read_pointer_q$1455 ;
  (* src = "../rtl/common_cells/fifo_v3.sv:122.13-130.16" *)
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\status_cnt_q$1457 ;
  (* src = "../rtl/common_cells/fifo_v3.sv:122.13-130.16" *)
  wire \$auto$slang_frontend.cc:694:finish$\write_pointer_q$1456 ;
  (* src = "../rtl/common_cells/fifo_v3.sv:23.19" *)
  input clk_i;
  wire clk_i;
  (* src = "../rtl/common_cells/fifo_v3.sv:32.19" *)
  input [33:0] data_i;
  wire [33:0] data_i;
  (* src = "../rtl/common_cells/fifo_v3.sv:35.19" *)
  output [33:0] data_o;
  wire [33:0] data_o;
  (* src = "../rtl/common_cells/fifo_v3.sv:29.19" *)
  output empty_o;
  wire empty_o;
  (* src = "../rtl/common_cells/fifo_v3.sv:25.19" *)
  input flush_i;
  wire flush_i;
  (* src = "../rtl/common_cells/fifo_v3.sv:28.19" *)
  output full_o;
  wire full_o;
  (* src = "../rtl/common_cells/fifo_v3.sv:49.29" *)
  wire [67:0] mem_n;
  (* src = "../rtl/common_cells/fifo_v3.sv:49.36" *)
  reg [67:0] mem_q;
  (* src = "../rtl/common_cells/fifo_v3.sv:36.19" *)
  input pop_i;
  wire pop_i;
  (* src = "../rtl/common_cells/fifo_v3.sv:33.19" *)
  input push_i;
  wire push_i;
  (* src = "../rtl/common_cells/fifo_v3.sv:44.30" *)
  wire read_pointer_n;
  (* src = "../rtl/common_cells/fifo_v3.sv:44.46" *)
  reg read_pointer_q;
  (* src = "../rtl/common_cells/fifo_v3.sv:24.19" *)
  input rst_ni;
  wire rst_ni;
  (* src = "../rtl/common_cells/fifo_v3.sv:47.26" *)
  wire [1:0] status_cnt_n;
  (* src = "../rtl/common_cells/fifo_v3.sv:47.40" *)
  reg [1:0] status_cnt_q;
  (* src = "../rtl/common_cells/fifo_v3.sv:26.19" *)
  input testmode_i;
  wire testmode_i;
  (* src = "../rtl/common_cells/fifo_v3.sv:30.36" *)
  output usage_o;
  wire usage_o;
  (* src = "../rtl/common_cells/fifo_v3.sv:44.62" *)
  wire write_pointer_n;
  (* src = "../rtl/common_cells/fifo_v3.sv:44.79" *)
  reg write_pointer_q;
  \$bwmux  #(
    .WIDTH(32'd68)
  ) \$auto$builder.cc:128:Bwmux$1394  (
    .A(mem_q),
    .B({ data_i, data_i }),
    .S({ \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33] }),
    .Y(mem_n)
  );
  assign data_o = read_pointer_q ? mem_q[67:34] : mem_q[33:0];
  assign full_o = status_cnt_q == 2'h2;
  assign empty_o = ! status_cnt_q;
  assign \$auto$builder.cc:338:Biop$1379  = push_i && \$auto$builder.cc:364:Unop$1377 ;
  assign write_pointer_n = write_pointer_q + 1'h1;
  assign \$auto$builder.cc:338:Biop$1412  = pop_i && \$auto$builder.cc:364:Unop$1410 ;
  assign read_pointer_n = read_pointer_q + 1'h1;
  assign status_cnt_n = status_cnt_q - { \$auto$rtlil.cc:2874:Mux$4808 [1], 1'h1 };
  assign \$auto$builder.cc:338:Biop$1427  = push_i && pop_i;
  assign \$auto$builder.cc:338:Biop$1431  = \$auto$builder.cc:338:Biop$1427  && \$auto$builder.cc:364:Unop$1377 ;
  assign \$auto$builder.cc:338:Biop$1435  = \$auto$builder.cc:338:Biop$1431  && \$auto$builder.cc:364:Unop$1410 ;
  assign \$auto$builder.cc:364:Unop$1377  = ~ full_o;
  assign \$auto$builder.cc:364:Unop$1410  = ~ empty_o;
  assign \$auto$rtlil.cc:2896:Demux$1391 [33] = write_pointer_q == 1'h0;
  assign \$auto$rtlil.cc:2896:Demux$1391 [67] = write_pointer_q == 1'h1;
  (* src = "../rtl/common_cells/fifo_v3.sv:116.5" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) write_pointer_q <= 1'h0;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$4782 ) write_pointer_q <= \$auto$slang_frontend.cc:694:finish$\write_pointer_q$1456 ;
  (* src = "../rtl/common_cells/fifo_v3.sv:116.5" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) status_cnt_q <= 2'h0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$4789 ) status_cnt_q <= \$auto$slang_frontend.cc:694:finish$\status_cnt_q$1457 ;
  (* src = "../rtl/common_cells/fifo_v3.sv:116.5" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) read_pointer_q <= 1'h0;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$4792 ) read_pointer_q <= \$auto$slang_frontend.cc:694:finish$\read_pointer_q$1455 ;
  (* src = "../rtl/common_cells/fifo_v3.sv:134.5" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) mem_q[67:34] <= 34'h000000000;
    else if (\$auto$builder.cc:338:Biop$1379 ) mem_q[67:34] <= mem_n[67:34];
  (* src = "../rtl/common_cells/fifo_v3.sv:134.5" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) mem_q[33:0] <= 34'h000000000;
    else if (\$auto$builder.cc:338:Biop$1379 ) mem_q[33:0] <= mem_n[33:0];
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4782  = | { \$auto$builder.cc:338:Biop$1379 , flush_i };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4785  = | { \$auto$builder.cc:338:Biop$1435 , \$auto$builder.cc:338:Biop$1412 , \$auto$builder.cc:338:Biop$1379 , flush_i };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4787  = { \$auto$builder.cc:338:Biop$1435 , flush_i } != 2'h2;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$4792  = | { \$auto$builder.cc:338:Biop$1412 , flush_i };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$4789  = & { \$auto$opt_dff.cc:194:make_patterns_logic$4787 , \$auto$opt_dff.cc:194:make_patterns_logic$4785  };
  assign \$auto$rtlil.cc:2874:Mux$4808 [1] = ~ \$auto$builder.cc:338:Biop$1412 ;
  assign \$auto$slang_frontend.cc:694:finish$\status_cnt_q$1457  = flush_i ? (* full_case = 32'd1 *) (* src = "../rtl/common_cells/fifo_v3.sv:122.26-126.17|../rtl/common_cells/fifo_v3.sv:122.13-130.16" *) 2'h0 : status_cnt_n;
  assign \$auto$slang_frontend.cc:694:finish$\write_pointer_q$1456  = flush_i ? (* full_case = 32'd1 *) (* src = "../rtl/common_cells/fifo_v3.sv:122.26-126.17|../rtl/common_cells/fifo_v3.sv:122.13-130.16" *) 1'h0 : write_pointer_n;
  assign \$auto$slang_frontend.cc:694:finish$\read_pointer_q$1455  = flush_i ? (* full_case = 32'd1 *) (* src = "../rtl/common_cells/fifo_v3.sv:122.26-126.17|../rtl/common_cells/fifo_v3.sv:122.13-130.16" *) 1'h0 : read_pointer_n;
  assign \$auto$rtlil.cc:2874:Mux$4808 [0] = 1'h1;
  assign { \$auto$rtlil.cc:2896:Demux$1391 [66:34], \$auto$rtlil.cc:2896:Demux$1391 [32:0] } = { \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33] };
  assign usage_o = status_cnt_q[0];
endmodule
