<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/x86/assembler_x86.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="assembler_x86.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="macroAssembler_x86.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/x86/assembler_x86.hpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
  24 
  25 #ifndef CPU_X86_ASSEMBLER_X86_HPP
  26 #define CPU_X86_ASSEMBLER_X86_HPP
  27 
  28 #include &quot;asm/register.hpp&quot;
  29 #include &quot;runtime/vm_version.hpp&quot;
  30 #include &quot;utilities/powerOfTwo.hpp&quot;
  31 
  32 class BiasedLockingCounters;
  33 
  34 // Contains all the definitions needed for x86 assembly code generation.
  35 
  36 // Calling convention
  37 class Argument {
  38  public:
  39   enum {
  40 #ifdef _LP64
  41 #ifdef _WIN64
  42     n_int_register_parameters_c   = 4, // rcx, rdx, r8, r9 (c_rarg0, c_rarg1, ...)
  43     n_float_register_parameters_c = 4,  // xmm0 - xmm3 (c_farg0, c_farg1, ... )


  44 #else
  45     n_int_register_parameters_c   = 6, // rdi, rsi, rdx, rcx, r8, r9 (c_rarg0, c_rarg1, ...)
  46     n_float_register_parameters_c = 8,  // xmm0 - xmm7 (c_farg0, c_farg1, ... )


  47 #endif // _WIN64
  48     n_int_register_parameters_j   = 6, // j_rarg0, j_rarg1, ...
  49     n_float_register_parameters_j = 8  // j_farg0, j_farg1, ...
  50 #else
  51     n_register_parameters = 0   // 0 registers used to pass arguments
  52 #endif // _LP64
  53   };
  54 };
  55 
  56 
  57 #ifdef _LP64
  58 // Symbolically name the register arguments used by the c calling convention.
  59 // Windows is different from linux/solaris. So much for standards...
  60 
  61 #ifdef _WIN64
  62 
  63 REGISTER_DECLARATION(Register, c_rarg0, rcx);
  64 REGISTER_DECLARATION(Register, c_rarg1, rdx);
  65 REGISTER_DECLARATION(Register, c_rarg2, r8);
  66 REGISTER_DECLARATION(Register, c_rarg3, r9);
</pre>
<hr />
<pre>
1148   //Abs of packed Integer values
1149   void pabsb(XMMRegister dst, XMMRegister src);
1150   void pabsw(XMMRegister dst, XMMRegister src);
1151   void pabsd(XMMRegister dst, XMMRegister src);
1152   void vpabsb(XMMRegister dst, XMMRegister src, int vector_len);
1153   void vpabsw(XMMRegister dst, XMMRegister src, int vector_len);
1154   void vpabsd(XMMRegister dst, XMMRegister src, int vector_len);
1155   void evpabsq(XMMRegister dst, XMMRegister src, int vector_len);
1156 
1157   // Divide Scalar Double-Precision Floating-Point Values
1158   void divsd(XMMRegister dst, Address src);
1159   void divsd(XMMRegister dst, XMMRegister src);
1160 
1161   // Divide Scalar Single-Precision Floating-Point Values
1162   void divss(XMMRegister dst, Address src);
1163   void divss(XMMRegister dst, XMMRegister src);
1164 
1165 
1166 #ifndef _LP64
1167  private:
<span class="line-removed">1168   // operands that only take the original 32bit registers</span>
<span class="line-removed">1169   void emit_operand32(Register reg, Address adr);</span>
1170 
1171   void emit_farith(int b1, int b2, int i);
1172 
1173  public:
1174   void emms();
1175 
1176   void fabs();
1177 
1178   void fadd(int i);
1179 
1180   void fadd_d(Address src);
1181   void fadd_s(Address src);
1182 
1183   // &quot;Alternate&quot; versions of x87 instructions place result down in FPU
1184   // stack instead of on TOS
1185 
1186   void fadda(int i); // &quot;alternate&quot; fadd
1187   void faddp(int i = 1);
1188 
1189   void fchs();
</pre>
<hr />
<pre>
1215   void fdivrp(int i = 1);
1216 
1217   void ffree(int i = 0);
1218 
1219   void fild_d(Address adr);
1220   void fild_s(Address adr);
1221 
1222   void fincstp();
1223 
1224   void finit();
1225 
1226   void fist_s (Address adr);
1227   void fistp_d(Address adr);
1228   void fistp_s(Address adr);
1229 
1230   void fld1();
1231 
1232   void fld_d(Address adr);
1233   void fld_s(Address adr);
1234   void fld_s(int index);
<span class="line-removed">1235   void fld_x(Address adr);  // extended-precision (80-bit) format</span>
1236 
1237   void fldcw(Address src);
1238 
1239   void fldenv(Address src);
1240 
1241   void fldlg2();
1242 
1243   void fldln2();
1244 
1245   void fldz();
1246 
1247   void flog();
1248   void flog10();
1249 
1250   void fmul(int i);
1251 
1252   void fmul_d(Address src);
1253   void fmul_s(Address src);
1254 
1255   void fmula(int i);  // &quot;alternate&quot; fmul
</pre>
<hr />
<pre>
1260 
1261   void fnstcw(Address src);
1262 
1263   void fnstsw_ax();
1264 
1265   void fprem();
1266   void fprem1();
1267 
1268   void frstor(Address src);
1269 
1270   void fsin();
1271 
1272   void fsqrt();
1273 
1274   void fst_d(Address adr);
1275   void fst_s(Address adr);
1276 
1277   void fstp_d(Address adr);
1278   void fstp_d(int index);
1279   void fstp_s(Address adr);
<span class="line-removed">1280   void fstp_x(Address adr); // extended-precision (80-bit) format</span>
1281 
1282   void fsub(int i);
1283   void fsub_d(Address src);
1284   void fsub_s(Address src);
1285 
1286   void fsuba(int i);  // &quot;alternate&quot; fsub
1287 
1288   void fsubp(int i = 1);
1289 
1290   void fsubr(int i);
1291   void fsubr_d(Address src);
1292   void fsubr_s(Address src);
1293 
1294   void fsubra(int i); // &quot;alternate&quot; reversed fsub
1295 
1296   void fsubrp(int i = 1);
1297 
1298   void ftan();
1299 
1300   void ftst();
1301 
1302   void fucomi(int i = 1);
1303   void fucomip(int i = 1);
1304 
1305   void fwait();
1306 
1307   void fxch(int i = 1);
1308 
1309   void fyl2x();
1310   void frndint();
1311   void f2xm1();
1312   void fldl2e();
1313 #endif // !_LP64
1314 





1315   void fxrstor(Address src);
1316   void xrstor(Address src);
1317 
1318   void fxsave(Address dst);
1319   void xsave(Address dst);
1320 
1321   void hlt();
1322 
1323   void idivl(Register src);
1324   void divl(Register src); // Unsigned division
1325 
1326 #ifdef _LP64
1327   void idivq(Register src);
1328 #endif
1329 
1330   void imull(Register src);
1331   void imull(Register dst, Register src);
1332   void imull(Register dst, Register src, int value);
1333   void imull(Register dst, Address src);
1334 
</pre>
</td>
<td>
<hr />
<pre>
  24 
  25 #ifndef CPU_X86_ASSEMBLER_X86_HPP
  26 #define CPU_X86_ASSEMBLER_X86_HPP
  27 
  28 #include &quot;asm/register.hpp&quot;
  29 #include &quot;runtime/vm_version.hpp&quot;
  30 #include &quot;utilities/powerOfTwo.hpp&quot;
  31 
  32 class BiasedLockingCounters;
  33 
  34 // Contains all the definitions needed for x86 assembly code generation.
  35 
  36 // Calling convention
  37 class Argument {
  38  public:
  39   enum {
  40 #ifdef _LP64
  41 #ifdef _WIN64
  42     n_int_register_parameters_c   = 4, // rcx, rdx, r8, r9 (c_rarg0, c_rarg1, ...)
  43     n_float_register_parameters_c = 4,  // xmm0 - xmm3 (c_farg0, c_farg1, ... )
<span class="line-added">  44     n_int_register_returns_c = 1, // rax</span>
<span class="line-added">  45     n_float_register_returns_c = 1, // xmm0</span>
  46 #else
  47     n_int_register_parameters_c   = 6, // rdi, rsi, rdx, rcx, r8, r9 (c_rarg0, c_rarg1, ...)
  48     n_float_register_parameters_c = 8,  // xmm0 - xmm7 (c_farg0, c_farg1, ... )
<span class="line-added">  49     n_int_register_returns_c = 2, // rax, rdx</span>
<span class="line-added">  50     n_float_register_returns_c = 2, // xmm0, xmm1</span>
  51 #endif // _WIN64
  52     n_int_register_parameters_j   = 6, // j_rarg0, j_rarg1, ...
  53     n_float_register_parameters_j = 8  // j_farg0, j_farg1, ...
  54 #else
  55     n_register_parameters = 0   // 0 registers used to pass arguments
  56 #endif // _LP64
  57   };
  58 };
  59 
  60 
  61 #ifdef _LP64
  62 // Symbolically name the register arguments used by the c calling convention.
  63 // Windows is different from linux/solaris. So much for standards...
  64 
  65 #ifdef _WIN64
  66 
  67 REGISTER_DECLARATION(Register, c_rarg0, rcx);
  68 REGISTER_DECLARATION(Register, c_rarg1, rdx);
  69 REGISTER_DECLARATION(Register, c_rarg2, r8);
  70 REGISTER_DECLARATION(Register, c_rarg3, r9);
</pre>
<hr />
<pre>
1152   //Abs of packed Integer values
1153   void pabsb(XMMRegister dst, XMMRegister src);
1154   void pabsw(XMMRegister dst, XMMRegister src);
1155   void pabsd(XMMRegister dst, XMMRegister src);
1156   void vpabsb(XMMRegister dst, XMMRegister src, int vector_len);
1157   void vpabsw(XMMRegister dst, XMMRegister src, int vector_len);
1158   void vpabsd(XMMRegister dst, XMMRegister src, int vector_len);
1159   void evpabsq(XMMRegister dst, XMMRegister src, int vector_len);
1160 
1161   // Divide Scalar Double-Precision Floating-Point Values
1162   void divsd(XMMRegister dst, Address src);
1163   void divsd(XMMRegister dst, XMMRegister src);
1164 
1165   // Divide Scalar Single-Precision Floating-Point Values
1166   void divss(XMMRegister dst, Address src);
1167   void divss(XMMRegister dst, XMMRegister src);
1168 
1169 
1170 #ifndef _LP64
1171  private:


1172 
1173   void emit_farith(int b1, int b2, int i);
1174 
1175  public:
1176   void emms();
1177 
1178   void fabs();
1179 
1180   void fadd(int i);
1181 
1182   void fadd_d(Address src);
1183   void fadd_s(Address src);
1184 
1185   // &quot;Alternate&quot; versions of x87 instructions place result down in FPU
1186   // stack instead of on TOS
1187 
1188   void fadda(int i); // &quot;alternate&quot; fadd
1189   void faddp(int i = 1);
1190 
1191   void fchs();
</pre>
<hr />
<pre>
1217   void fdivrp(int i = 1);
1218 
1219   void ffree(int i = 0);
1220 
1221   void fild_d(Address adr);
1222   void fild_s(Address adr);
1223 
1224   void fincstp();
1225 
1226   void finit();
1227 
1228   void fist_s (Address adr);
1229   void fistp_d(Address adr);
1230   void fistp_s(Address adr);
1231 
1232   void fld1();
1233 
1234   void fld_d(Address adr);
1235   void fld_s(Address adr);
1236   void fld_s(int index);

1237 
1238   void fldcw(Address src);
1239 
1240   void fldenv(Address src);
1241 
1242   void fldlg2();
1243 
1244   void fldln2();
1245 
1246   void fldz();
1247 
1248   void flog();
1249   void flog10();
1250 
1251   void fmul(int i);
1252 
1253   void fmul_d(Address src);
1254   void fmul_s(Address src);
1255 
1256   void fmula(int i);  // &quot;alternate&quot; fmul
</pre>
<hr />
<pre>
1261 
1262   void fnstcw(Address src);
1263 
1264   void fnstsw_ax();
1265 
1266   void fprem();
1267   void fprem1();
1268 
1269   void frstor(Address src);
1270 
1271   void fsin();
1272 
1273   void fsqrt();
1274 
1275   void fst_d(Address adr);
1276   void fst_s(Address adr);
1277 
1278   void fstp_d(Address adr);
1279   void fstp_d(int index);
1280   void fstp_s(Address adr);

1281 
1282   void fsub(int i);
1283   void fsub_d(Address src);
1284   void fsub_s(Address src);
1285 
1286   void fsuba(int i);  // &quot;alternate&quot; fsub
1287 
1288   void fsubp(int i = 1);
1289 
1290   void fsubr(int i);
1291   void fsubr_d(Address src);
1292   void fsubr_s(Address src);
1293 
1294   void fsubra(int i); // &quot;alternate&quot; reversed fsub
1295 
1296   void fsubrp(int i = 1);
1297 
1298   void ftan();
1299 
1300   void ftst();
1301 
1302   void fucomi(int i = 1);
1303   void fucomip(int i = 1);
1304 
1305   void fwait();
1306 
1307   void fxch(int i = 1);
1308 
1309   void fyl2x();
1310   void frndint();
1311   void f2xm1();
1312   void fldl2e();
1313 #endif // !_LP64
1314 
<span class="line-added">1315   // operands that only take the original 32bit registers</span>
<span class="line-added">1316   void emit_operand32(Register reg, Address adr);</span>
<span class="line-added">1317 </span>
<span class="line-added">1318   void fld_x(Address adr);  // extended-precision (80-bit) format</span>
<span class="line-added">1319   void fstp_x(Address adr); // extended-precision (80-bit) format</span>
1320   void fxrstor(Address src);
1321   void xrstor(Address src);
1322 
1323   void fxsave(Address dst);
1324   void xsave(Address dst);
1325 
1326   void hlt();
1327 
1328   void idivl(Register src);
1329   void divl(Register src); // Unsigned division
1330 
1331 #ifdef _LP64
1332   void idivq(Register src);
1333 #endif
1334 
1335   void imull(Register src);
1336   void imull(Register dst, Register src);
1337   void imull(Register dst, Register src, int value);
1338   void imull(Register dst, Address src);
1339 
</pre>
</td>
</tr>
</table>
<center><a href="assembler_x86.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="macroAssembler_x86.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>