Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Mar 22 22:31:50 2019
| Host         : JosephSurface running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   232 |
| Unused register locations in slices containing registers |   894 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           25 |
|      4 |           16 |
|      5 |           17 |
|      6 |           10 |
|      7 |           12 |
|      8 |            9 |
|      9 |           17 |
|     10 |           26 |
|     11 |           31 |
|     12 |            3 |
|     13 |            1 |
|     14 |            2 |
|     15 |            3 |
|    16+ |           60 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2488 |          992 |
| No           | No                    | Yes                    |              47 |           31 |
| No           | Yes                   | No                     |            1613 |          762 |
| Yes          | No                    | No                     |            1060 |          586 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              42 |           37 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+--------------------------------------------------+-------------------------------------------+------------------+----------------+
|              Clock Signal              |                   Enable Signal                  |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+----------------------------------------+--------------------------------------------------+-------------------------------------------+------------------+----------------+
|  TOP_0/INSTR_MEMORY_2/pc_out_reg[7]_12 |                                                  |                                           |                1 |              1 |
|  clk_BUFG                              |                                                  | pc_reg[5]_LDC_i_2_n_0                     |                1 |              1 |
|  clk_BUFG                              |                                                  | pc_reg[5]_LDC_i_1_n_0                     |                1 |              1 |
|  clk_BUFG                              |                                                  | pc_reg[0]_LDC_i_1_n_0                     |                1 |              1 |
|  clk_BUFG                              |                                                  | pc_reg[0]_LDC_i_2_n_0                     |                1 |              1 |
|  clk_BUFG                              |                                                  | pc_reg[1]_LDC_i_2_n_0                     |                1 |              1 |
|  clk_BUFG                              |                                                  | pc_reg[1]_LDC_i_1_n_0                     |                1 |              1 |
|  clk_BUFG                              |                                                  | pc_reg[4]_LDC_i_2_n_0                     |                1 |              1 |
|  clk_BUFG                              |                                                  | pc_reg[3]_LDC_i_1_n_0                     |                1 |              1 |
|  pc_reg[2]_LDC_i_1_n_0                 |                                                  | pc_reg[2]_LDC_i_2_n_0                     |                1 |              1 |
|  pc_reg[3]_LDC_i_1_n_0                 |                                                  | pc_reg[3]_LDC_i_2_n_0                     |                1 |              1 |
|  pc_reg[4]_LDC_i_1_n_0                 |                                                  | pc_reg[4]_LDC_i_2_n_0                     |                1 |              1 |
|  clk_BUFG                              |                                                  | pc_reg[2]_LDC_i_1_n_0                     |                1 |              1 |
|  pc_reg[1]_LDC_i_1_n_0                 |                                                  | pc_reg[1]_LDC_i_2_n_0                     |                1 |              1 |
|  clk_BUFG                              |                                                  | pc_reg[3]_LDC_i_2_n_0                     |                1 |              1 |
|  pc_reg[0]_LDC_i_1_n_0                 |                                                  | pc_reg[0]_LDC_i_2_n_0                     |                1 |              1 |
|  clk_BUFG                              |                                                  | pc_reg[2]_LDC_i_2_n_0                     |                1 |              1 |
|  pc_reg[5]_LDC_i_1_n_0                 |                                                  | pc_reg[5]_LDC_i_2_n_0                     |                1 |              1 |
|  pc_reg[7]_LDC_i_1_n_0                 |                                                  | pc_reg[7]_LDC_i_2_n_0                     |                1 |              1 |
|  pc_reg[6]_LDC_i_1_n_0                 |                                                  | pc_reg[6]_LDC_i_2_n_0                     |                1 |              1 |
|  clk_BUFG                              |                                                  | pc_reg[4]_LDC_i_1_n_0                     |                1 |              1 |
|  clk_BUFG                              |                                                  | pc_reg[7]_LDC_i_1_n_0                     |                1 |              1 |
|  clk_BUFG                              |                                                  | pc_reg[6]_LDC_i_2_n_0                     |                1 |              1 |
|  clk_BUFG                              |                                                  | pc_reg[7]_LDC_i_2_n_0                     |                1 |              1 |
|  clk_BUFG                              |                                                  | pc_reg[6]_LDC_i_1_n_0                     |                1 |              1 |
|  clk_BUFG                              | reset_IBUF                                       | TOP_0/INSTR_MEMORY_2/ct[3]_i_1_n_0        |                1 |              4 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/RAM[226][28]_i_1_n_0        | TOP_0/INSTR_MEMORY_2/RAM[226][24]_i_1_n_0 |                4 |              4 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/RAM[190][10]_i_1_n_0        | TOP_0/INSTR_MEMORY_2/RAM[190][30]_i_1_n_0 |                3 |              4 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[12][31]_i_1_n_0  |                3 |              4 |
|  clk_BUFG                              | reset_IBUF                                       |                                           |                4 |              4 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[134][30]_i_1_n_0 |                3 |              4 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[38][30]_i_1_n_0  |                2 |              4 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[238][30]_i_1_n_0 |                2 |              4 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[164][24]_i_1_n_0 |                2 |              4 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[164][23]_i_1_n_0 |                1 |              4 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[68][24]_i_1_n_0  |                2 |              4 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[10][24]_i_1_n_0  |                2 |              4 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[114][22]_i_1_n_0 |                1 |              4 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[204][30]_i_1_n_0 |                4 |              4 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[172][30]_i_1_n_0 |                2 |              4 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[90][30]_i_1_n_0  |                3 |              4 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[4][31]_i_1_n_0   |                2 |              5 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[76][19]_i_1_n_0  |                3 |              5 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[76][30]_i_1_n_0  |                5 |              5 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[78][24]_i_1_n_0  |                2 |              5 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[8][16]_i_1_n_0   |                2 |              5 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[178][30]_i_1_n_0 |                1 |              5 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[8][30]_i_1_n_0   |                2 |              5 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[136][30]_i_1_n_0 |                1 |              5 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/RAM[154][24]_i_1_n_0        | TOP_0/INSTR_MEMORY_2/RAM[154][10]_i_1_n_0 |                5 |              5 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[222][24]_i_1_n_0 |                3 |              5 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/RAM[184][11]_i_1_n_0        | TOP_0/INSTR_MEMORY_2/RAM[184][28]_i_1_n_0 |                5 |              5 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[32][30]_i_1_n_0  |                2 |              5 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[226][28]_i_1_n_0 |                2 |              5 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[226][24]_i_1_n_0 |                2 |              5 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[196][30]_i_1_n_0 |                2 |              5 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[246][22]_i_1_n_0 |                4 |              5 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[10][30]_i_1_n_0  |                1 |              5 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[178][28]_i_1_n_0 |                2 |              6 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[184][28]_i_1_n_0 |                2 |              6 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[32][28]_i_1_n_0  |                2 |              6 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[42][30]_i_1_n_0  |                3 |              6 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[46][10]_i_1_n_0  |                2 |              6 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[220][30]_i_1_n_0 |                3 |              6 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[224][30]_i_1_n_0 |                2 |              6 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[156][30]_i_1_n_0 |                2 |              6 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[26][24]_i_1_n_0  |                2 |              6 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[26][28]_i_1_n_0  |                3 |              6 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[238][24]_i_1_n_0 |                2 |              7 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[198][28]_i_1_n_0 |                3 |              7 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[12][9]_i_1_n_0   |                3 |              7 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[154][24]_i_1_n_0 |                2 |              7 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[218][28]_i_1_n_0 |                2 |              7 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[114][30]_i_1_n_0 |                6 |              7 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[224][23]_i_1_n_0 |                4 |              7 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[38][23]_i_1_n_0  |                4 |              7 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[150][11]_i_1_n_0 |                4 |              7 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[186][30]_i_1_n_0 |                5 |              7 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[228][30]_i_1_n_0 |                2 |              7 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[244][11]_i_1_n_0 |                3 |              7 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[108][11]_i_1_n_0 |                3 |              8 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[210][24]_i_1_n_0 |                2 |              8 |
|  clk_BUFG                              | reg_2[7]_i_1_n_0                                 |                                           |                3 |              8 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[44][28]_i_1_n_0  |                3 |              8 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[42][28]_i_1_n_0  |                2 |              8 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[6][28]_i_1_n_0   |                5 |              8 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[98][28]_i_1_n_0  |                6 |              8 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[6][24]_i_1_n_0   |                5 |              8 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[146][24]_i_1_n_0 |                3 |              8 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[192][28]_i_1_n_0 |                3 |              9 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[104][24]_i_1_n_0 |                4 |              9 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[106][24]_i_1_n_0 |                3 |              9 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[234][10]_i_1_n_0 |                3 |              9 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[112][30]_i_1_n_0 |                5 |              9 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[250][28]_i_1_n_0 |                4 |              9 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[122][28]_i_1_n_0 |                3 |              9 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[252][10]_i_1_n_0 |                5 |              9 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[138][24]_i_1_n_0 |                8 |              9 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[142][24]_i_1_n_0 |                5 |              9 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[88][24]_i_1_n_0  |                4 |              9 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[78][23]_i_1_n_0  |                4 |              9 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[62][24]_i_1_n_0  |                3 |              9 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[64][28]_i_1_n_0  |                5 |              9 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[66][24]_i_1_n_0  |                4 |              9 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[68][23]_i_1_n_0  |                6 |              9 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[248][10]_i_1_n_0 |                4 |              9 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[20][28]_i_1_n_0  |                2 |             10 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[58][28]_i_1_n_0  |                4 |             10 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[14][28]_i_1_n_0  |                6 |             10 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[52][28]_i_1_n_0  |                4 |             10 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[170][28]_i_1_n_0 |                4 |             10 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[16][28]_i_1_n_0  |                9 |             10 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[240][28]_i_1_n_0 |                3 |             10 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[130][28]_i_1_n_0 |                5 |             10 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[126][28]_i_1_n_0 |                7 |             10 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[24][28]_i_1_n_0  |                3 |             10 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[182][28]_i_1_n_0 |                3 |             10 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[120][30]_i_1_n_0 |                3 |             10 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[188][28]_i_1_n_0 |                3 |             10 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[118][11]_i_1_n_0 |                4 |             10 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[90][24]_i_1_n_0  |                7 |             10 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/RAM[100][11]_i_1_n_0        | TOP_0/INSTR_MEMORY_2/RAM[100][28]_i_1_n_0 |               10 |             10 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[48][28]_i_1_n_0  |                3 |             10 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[34][28]_i_1_n_0  |                4 |             10 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[110][11]_i_1_n_0 |                3 |             10 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[56][28]_i_1_n_0  |                3 |             10 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[82][28]_i_1_n_0  |                6 |             10 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[30][28]_i_1_n_0  |                9 |             10 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/RAM[176][11]_i_2_n_0        | TOP_0/INSTR_MEMORY_2/RAM[176][11]_i_1_n_0 |                9 |             10 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[100][28]_i_1_n_0 |                5 |             10 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[144][28]_i_1_n_0 |                3 |             10 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[18][28]_i_1_n_0  |                6 |             10 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[166][30]_i_1_n_0 |                9 |             11 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[12][30]_i_1_n_0  |                4 |             11 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[148][30]_i_1_n_0 |                3 |             11 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[150][30]_i_1_n_0 |                6 |             11 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[152][30]_i_1_n_0 |                3 |             11 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[158][30]_i_1_n_0 |                8 |             11 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[160][30]_i_1_n_0 |                4 |             11 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[162][30]_i_1_n_0 |                3 |             11 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[176][30]_i_1_n_0 |                3 |             11 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[180][30]_i_1_n_0 |                4 |             11 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[28][30]_i_1_n_0  |                4 |             11 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[40][30]_i_1_n_0  |                4 |             11 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[46][30]_i_1_n_0  |                8 |             11 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[80][30]_i_1_n_0  |                9 |             11 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[50][30]_i_1_n_0  |                6 |             11 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[252][30]_i_1_n_0 |               10 |             11 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[74][30]_i_1_n_0  |                6 |             11 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[60][30]_i_1_n_0  |                7 |             11 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[234][30]_i_1_n_0 |                9 |             11 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[248][30]_i_1_n_0 |                3 |             11 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[96][30]_i_1_n_0  |               11 |             11 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[244][30]_i_1_n_0 |                5 |             11 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[242][30]_i_1_n_0 |                5 |             11 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[232][30]_i_1_n_0 |                3 |             11 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[214][30]_i_1_n_0 |               11 |             11 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[128][30]_i_1_n_0 |                5 |             11 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[108][30]_i_1_n_0 |                6 |             11 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[110][30]_i_1_n_0 |                6 |             11 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[194][30]_i_1_n_0 |               11 |             11 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[118][30]_i_1_n_0 |                4 |             11 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[124][30]_i_1_n_0 |                6 |             11 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/RAM[0][11]_i_1_n_0          |                                           |               10 |             12 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[4][30]_i_1_n_0   |                7 |             12 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/RAM[2][11]_i_1_n_0          |                                           |               12 |             12 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[134][24]_i_1_n_0 |                4 |             13 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[230][23]_i_1_n_0 |                4 |             14 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[228][15]_i_1_n_0 |                7 |             14 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[0][11]_i_1_n_0   |                8 |             15 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[2][11]_i_1_n_0   |                9 |             15 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[136][24]_i_1_n_0 |                6 |             15 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[190][30]_i_1_n_0 |                6 |             17 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[204][23]_i_1_n_0 |                8 |             17 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[132][22]_i_1_n_0 |                8 |             17 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[22][30]_i_1_n_0  |                7 |             17 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[54][30]_i_1_n_0  |                7 |             18 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[174][23]_i_1_n_0 |                6 |             18 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[208][24]_i_1_n_0 |                8 |             19 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[236][24]_i_1_n_0 |                5 |             19 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[116][30]_i_1_n_0 |                8 |             19 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[102][28]_i_1_n_0 |               10 |             20 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[212][28]_i_1_n_0 |                9 |             20 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[216][28]_i_1_n_0 |                9 |             20 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[70][28]_i_1_n_0  |                9 |             20 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[140][28]_i_1_n_0 |               11 |             20 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[36][28]_i_1_n_0  |                7 |             20 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[206][28]_i_1_n_0 |                7 |             20 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[202][28]_i_1_n_0 |               10 |             20 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[200][28]_i_1_n_0 |               12 |             20 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[94][28]_i_1_n_0  |               11 |             20 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[84][30]_i_1_n_0  |               11 |             20 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[168][28]_i_1_n_0 |                6 |             20 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[86][30]_i_1_n_0  |                7 |             20 |
|  clk_BUFG                              |                                                  | TOP_0/INSTR_MEMORY_2/RAM[254][30]_i_1_n_0 |                6 |             21 |
|  mclk_IBUF_BUFG                        |                                                  |                                           |                7 |             26 |
|  clk_BUFG                              |                                                  | reset_IBUF                                |               15 |             31 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/register_file[27][31]_i_2_0 |                                           |               20 |             32 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/register_file[23][31]_i_2_0 |                                           |               22 |             32 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/register_file[30][31]_i_2_0 |                                           |               16 |             32 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/register_file[23][31]_i_2_4 |                                           |               16 |             32 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/register_file[23][31]_i_2_6 |                                           |               15 |             32 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/register_file[23][31]_i_2_5 |                                           |               14 |             32 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/register_file[23][31]_i_2_1 |                                           |               16 |             32 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/register_file[7][31]_i_2_3  |                                           |               21 |             32 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/register_file[31][31]_i_4_0 |                                           |               25 |             32 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/register_file[23][31]_i_2_7 |                                           |               19 |             32 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/register_file[25][31]_i_2_0 |                                           |               11 |             32 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/register_file[7][31]_i_2_1  |                                           |               23 |             32 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/register_file[23][31]_i_2_2 |                                           |               11 |             32 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/register_file[7][31]_i_2_5  |                                           |               19 |             32 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/register_file[23][31]_i_2_3 |                                           |               13 |             32 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/register_file[26][31]_i_2_0 |                                           |               15 |             32 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/register_file[7][31]_i_2_2  |                                           |               11 |             32 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/register_file[7][31]_i_2_6  |                                           |               17 |             32 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/register_file[7][31]_i_2_4  |                                           |               18 |             32 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/register_file[28][31]_i_2_0 |                                           |               15 |             32 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/register_file[7][31]_i_2_7  |                                           |               26 |             32 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/we                          |                                           |                8 |             32 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/register_file[15][31]_i_2_7 |                                           |               25 |             32 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/register_file[15][31]_i_2_0 |                                           |               19 |             32 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/register_file[15][31]_i_2_3 |                                           |               14 |             32 |
|  TOP_0n_0_15246_BUFG                   |                                                  |                                           |               14 |             32 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/register_file[15][31]_i_2_1 |                                           |               23 |             32 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/register_file[15][31]_i_2_2 |                                           |               15 |             32 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/register_file[15][31]_i_2_4 |                                           |               15 |             32 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/register_file[15][31]_i_2_5 |                                           |               14 |             32 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/register_file[15][31]_i_2_6 |                                           |               14 |             32 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/register_file[24][31]_i_2_0 |                                           |               11 |             32 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/register_file[29][31]_i_2_0 |                                           |               19 |             32 |
|  clk_BUFG                              | TOP_0/INSTR_MEMORY_2/register_file[7][31]_i_2_0  |                                           |               25 |             32 |
|  clk_BUFG                              |                                                  |                                           |              970 |           2429 |
+----------------------------------------+--------------------------------------------------+-------------------------------------------+------------------+----------------+


