{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762895446963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762895446964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 11 16:10:46 2025 " "Processing started: Tue Nov 11 16:10:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762895446964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762895446964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6_kg -c lab6_kg " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6_kg -c lab6_kg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762895446964 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762895447427 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762895447427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762895455414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762895455414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762895455416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762895455416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762895455418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762895455418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762895455420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762895455420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.sv 1 1 " "Found 1 design units, including 1 entities, in source file display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762895455423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762895455423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_memtoreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_memtoreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_memtoreg " "Found entity 1: mux_memtoreg" {  } { { "mux_memtoreg.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/mux_memtoreg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762895455425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762895455425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_alusrc.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_alusrc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_alusrc " "Found entity 1: mux_alusrc" {  } { { "mux_alusrc.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/mux_alusrc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762895455426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762895455426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_regdst.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_regdst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_regdst " "Found entity 1: mux_regdst" {  } { { "mux_regdst.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/mux_regdst.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762895455427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762895455427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/sign_extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762895455429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762895455429 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762895455457 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top.sv(32) " "Verilog HDL Case Statement information at top.sv(32): all case item expressions in this case statement are onehot" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 32 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1762895455460 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:u_se " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:u_se\"" {  } { { "top.sv" "u_se" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762895455461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_regdst mux_regdst:u_mux_regdst " "Elaborating entity \"mux_regdst\" for hierarchy \"mux_regdst:u_mux_regdst\"" {  } { { "top.sv" "u_mux_regdst" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762895455462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:u_rf " "Elaborating entity \"register_file\" for hierarchy \"register_file:u_rf\"" {  } { { "top.sv" "u_rf" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762895455462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_alusrc mux_alusrc:u_mux_alusrc " "Elaborating entity \"mux_alusrc\" for hierarchy \"mux_alusrc:u_mux_alusrc\"" {  } { { "top.sv" "u_mux_alusrc" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762895455470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:u_alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:u_alu\"" {  } { { "top.sv" "u_alu" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762895455471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:u_dm " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:u_dm\"" {  } { { "top.sv" "u_dm" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762895455472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_memtoreg mux_memtoreg:u_mux_m2r " "Elaborating entity \"mux_memtoreg\" for hierarchy \"mux_memtoreg:u_mux_m2r\"" {  } { { "top.sv" "u_mux_m2r" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762895455473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:u_disp " "Elaborating entity \"display\" for hierarchy \"display:u_disp\"" {  } { { "top.sv" "u_disp" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762895455473 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_memory:u_dm\|mem " "RAM logic \"data_memory:u_dm\|mem\" is uninferred due to asynchronous read logic" {  } { { "data_memory.sv" "mem" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/data_memory.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1762895455695 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1762895455695 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[0\] GND " "Pin \"ALUResult\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|ALUResult[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[2\] GND " "Pin \"ALUResult\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|ALUResult[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[4\] GND " "Pin \"ALUResult\[4\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|ALUResult[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[5\] GND " "Pin \"ALUResult\[5\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|ALUResult[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[6\] GND " "Pin \"ALUResult\[6\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|ALUResult[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[7\] GND " "Pin \"ALUResult\[7\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|ALUResult[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[8\] GND " "Pin \"ALUResult\[8\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|ALUResult[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[9\] GND " "Pin \"ALUResult\[9\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|ALUResult[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[10\] GND " "Pin \"ALUResult\[10\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|ALUResult[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[11\] GND " "Pin \"ALUResult\[11\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|ALUResult[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[12\] GND " "Pin \"ALUResult\[12\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|ALUResult[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[13\] GND " "Pin \"ALUResult\[13\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|ALUResult[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[14\] GND " "Pin \"ALUResult\[14\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|ALUResult[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[15\] GND " "Pin \"ALUResult\[15\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|ALUResult[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[16\] GND " "Pin \"ALUResult\[16\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|ALUResult[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[17\] GND " "Pin \"ALUResult\[17\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|ALUResult[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[18\] GND " "Pin \"ALUResult\[18\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|ALUResult[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[19\] GND " "Pin \"ALUResult\[19\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|ALUResult[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[20\] GND " "Pin \"ALUResult\[20\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|ALUResult[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[21\] GND " "Pin \"ALUResult\[21\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|ALUResult[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[22\] GND " "Pin \"ALUResult\[22\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|ALUResult[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[23\] GND " "Pin \"ALUResult\[23\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|ALUResult[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[24\] GND " "Pin \"ALUResult\[24\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|ALUResult[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[25\] GND " "Pin \"ALUResult\[25\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|ALUResult[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[26\] GND " "Pin \"ALUResult\[26\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|ALUResult[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[27\] GND " "Pin \"ALUResult\[27\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|ALUResult[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[28\] GND " "Pin \"ALUResult\[28\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|ALUResult[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[29\] GND " "Pin \"ALUResult\[29\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|ALUResult[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[30\] GND " "Pin \"ALUResult\[30\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|ALUResult[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[31\] GND " "Pin \"ALUResult\[31\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|ALUResult[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[0\] GND " "Pin \"RD1\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|RD1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[1\] GND " "Pin \"RD1\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|RD1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[2\] GND " "Pin \"RD1\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|RD1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[3\] GND " "Pin \"RD1\[3\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|RD1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[4\] GND " "Pin \"RD1\[4\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|RD1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[5\] GND " "Pin \"RD1\[5\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|RD1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[6\] GND " "Pin \"RD1\[6\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|RD1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[7\] GND " "Pin \"RD1\[7\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|RD1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[8\] GND " "Pin \"RD1\[8\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|RD1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[9\] GND " "Pin \"RD1\[9\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|RD1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[10\] GND " "Pin \"RD1\[10\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|RD1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[11\] GND " "Pin \"RD1\[11\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|RD1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[12\] GND " "Pin \"RD1\[12\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|RD1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[13\] GND " "Pin \"RD1\[13\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|RD1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[14\] GND " "Pin \"RD1\[14\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|RD1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[15\] GND " "Pin \"RD1\[15\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|RD1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[16\] GND " "Pin \"RD1\[16\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|RD1[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[17\] GND " "Pin \"RD1\[17\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|RD1[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[18\] GND " "Pin \"RD1\[18\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|RD1[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[19\] GND " "Pin \"RD1\[19\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|RD1[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[20\] GND " "Pin \"RD1\[20\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|RD1[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[21\] GND " "Pin \"RD1\[21\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|RD1[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[22\] GND " "Pin \"RD1\[22\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|RD1[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[23\] GND " "Pin \"RD1\[23\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|RD1[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[24\] GND " "Pin \"RD1\[24\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|RD1[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[25\] GND " "Pin \"RD1\[25\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|RD1[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[26\] GND " "Pin \"RD1\[26\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|RD1[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[27\] GND " "Pin \"RD1\[27\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|RD1[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[28\] GND " "Pin \"RD1\[28\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|RD1[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[29\] GND " "Pin \"RD1\[29\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|RD1[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[30\] GND " "Pin \"RD1\[30\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|RD1[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[31\] GND " "Pin \"RD1\[31\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762895456308 "|top|RD1[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1762895456308 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1762895456380 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8832 " "8832 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1762895456616 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1762895456774 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762895456774 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762895456904 "|top|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1762895456904 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "344 " "Implemented 344 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1762895456904 ""} { "Info" "ICUT_CUT_TM_OPINS" "167 " "Implemented 167 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1762895456904 ""} { "Info" "ICUT_CUT_TM_LCELLS" "173 " "Implemented 173 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1762895456904 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1762895456904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762895456927 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 11 16:10:56 2025 " "Processing ended: Tue Nov 11 16:10:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762895456927 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762895456927 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762895456927 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762895456927 ""}
