Analysis & Synthesis report for SingleCycle
Wed May 11 18:47:10 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Mux2x1:inst81
 13. Parameter Settings for User Entity Instance: ALU:inst90
 14. Parameter Settings for User Entity Instance: ALU:inst90|FullAdder_O:FullAdder_O_0
 15. Parameter Settings for User Entity Instance: ALU:inst90|Mux2x1:Mux2x1_ArOp
 16. Parameter Settings for User Entity Instance: ALU:inst90|Mux2x1:Mux2x1_SelOut
 17. Parameter Settings for User Entity Instance: RegisterFile:inst97
 18. Parameter Settings for User Entity Instance: RegisterFile:inst97|Reg_RWE:Reg_RWE_1
 19. Parameter Settings for User Entity Instance: RegisterFile:inst97|Reg_RWE:Reg_RWE_2
 20. Parameter Settings for User Entity Instance: RegisterFile:inst97|Reg_RWE:Reg_RWE_3
 21. Parameter Settings for User Entity Instance: RegisterFile:inst97|Reg_RWE:Reg_RWE_4
 22. Parameter Settings for User Entity Instance: RegisterFile:inst97|Reg_RWE:Reg_RWE_5
 23. Parameter Settings for User Entity Instance: RegisterFile:inst97|Reg_RWE:Reg_RWE_6
 24. Parameter Settings for User Entity Instance: RegisterFile:inst97|Reg_RWE:Reg_RWE_7
 25. Parameter Settings for User Entity Instance: RegisterFile:inst97|Reg_RWE:Reg_RWE_8
 26. Parameter Settings for User Entity Instance: RegisterFile:inst97|Reg_RWE:Reg_RWE_9
 27. Parameter Settings for User Entity Instance: RegisterFile:inst97|Reg_RWE:Reg_RWE_10
 28. Parameter Settings for User Entity Instance: RegisterFile:inst97|Reg_RWE:Reg_RWE_11
 29. Parameter Settings for User Entity Instance: RegisterFile:inst97|Reg_RWE:Reg_RWE_12
 30. Parameter Settings for User Entity Instance: RegisterFile:inst97|Reg_RWE:Reg_RWE_13
 31. Parameter Settings for User Entity Instance: RegisterFile:inst97|Reg_RWE:Reg_RWE_14
 32. Parameter Settings for User Entity Instance: RegisterFile:inst97|Reg_RWE:Reg_RWE_15
 33. Parameter Settings for User Entity Instance: RegisterFile:inst97|Mux16x1:Mux16x1_DO1
 34. Parameter Settings for User Entity Instance: RegisterFile:inst97|Mux16x1:Mux16x1_DO1|Mux4x1:Mux4x1_inst1
 35. Parameter Settings for User Entity Instance: RegisterFile:inst97|Mux16x1:Mux16x1_DO1|Mux4x1:Mux4x1_inst2
 36. Parameter Settings for User Entity Instance: RegisterFile:inst97|Mux16x1:Mux16x1_DO1|Mux4x1:Mux4x1_inst3
 37. Parameter Settings for User Entity Instance: RegisterFile:inst97|Mux16x1:Mux16x1_DO1|Mux4x1:Mux4x1_inst4
 38. Parameter Settings for User Entity Instance: RegisterFile:inst97|Mux16x1:Mux16x1_DO1|Mux4x1:Mux4x1_inst5
 39. Parameter Settings for User Entity Instance: RegisterFile:inst97|Mux16x1:Mux16x1_DO2
 40. Parameter Settings for User Entity Instance: RegisterFile:inst97|Mux16x1:Mux16x1_DO2|Mux4x1:Mux4x1_inst1
 41. Parameter Settings for User Entity Instance: RegisterFile:inst97|Mux16x1:Mux16x1_DO2|Mux4x1:Mux4x1_inst2
 42. Parameter Settings for User Entity Instance: RegisterFile:inst97|Mux16x1:Mux16x1_DO2|Mux4x1:Mux4x1_inst3
 43. Parameter Settings for User Entity Instance: RegisterFile:inst97|Mux16x1:Mux16x1_DO2|Mux4x1:Mux4x1_inst4
 44. Parameter Settings for User Entity Instance: RegisterFile:inst97|Mux16x1:Mux16x1_DO2|Mux4x1:Mux4x1_inst5
 45. Parameter Settings for User Entity Instance: Mux2x1:inst91
 46. Parameter Settings for User Entity Instance: AsyncMemory:inst98
 47. Parameter Settings for User Entity Instance: Reg_RWE:PC
 48. Parameter Settings for User Entity Instance: Mux2x1:inst84
 49. Parameter Settings for User Entity Instance: FullAdder_O:inst99
 50. Parameter Settings for User Entity Instance: ConstantValueGenerator:inst95
 51. Parameter Settings for User Entity Instance: ConstantValueGenerator:inst94
 52. Parameter Settings for User Entity Instance: Mux2x1:inst92
 53. Parameter Settings for User Entity Instance: FullAdder_O:inst85
 54. Parameter Settings for User Entity Instance: Shifter:inst89
 55. Parameter Settings for User Entity Instance: Mux2x1:inst88
 56. Parameter Settings for User Entity Instance: Extender:inst93
 57. Parameter Settings for User Entity Instance: Mux2x1:inst75
 58. Parameter Settings for User Entity Instance: SyncMemory:inst96
 59. Port Connectivity Checks: "RegisterFile:inst97|Decoder4x16_Cond:Decoder4x16_Cond_WE"
 60. Post-Synthesis Netlist Statistics for Top Partition
 61. Elapsed Time Per Partition
 62. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 11 18:47:10 2022       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; SingleCycle                                 ;
; Top-level Entity Name              ; SingleCycle                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,544                                       ;
;     Total combinational functions  ; 1,323                                       ;
;     Dedicated logic registers      ; 1,286                                       ;
; Total registers                    ; 1286                                        ;
; Total pins                         ; 33                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; SingleCycle        ; SingleCycle        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 4                  ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                    ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                          ; Library ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------+---------+
; SingleCycle.bdf                  ; yes             ; User Block Diagram/Schematic File  ; D:/EE/EE446/Lab3/SingleCycle/SingleCycle.bdf          ;         ;
; SyncMemory.v                     ; yes             ; User Verilog HDL File              ; D:/EE/EE446/Lab3/SingleCycle/SyncMemory.v             ;         ;
; SingleCycleDecoder.v             ; yes             ; User Verilog HDL File              ; D:/EE/EE446/Lab3/SingleCycle/SingleCycleDecoder.v     ;         ;
; SingleCycleController.v          ; yes             ; User Verilog HDL File              ; D:/EE/EE446/Lab3/SingleCycle/SingleCycleController.v  ;         ;
; Shifter.v                        ; yes             ; User Verilog HDL File              ; D:/EE/EE446/Lab3/SingleCycle/Shifter.v                ;         ;
; Reg_RWE.v                        ; yes             ; User Verilog HDL File              ; D:/EE/EE446/Lab3/SingleCycle/Reg_RWE.v                ;         ;
; RegisterFile.v                   ; yes             ; User Verilog HDL File              ; D:/EE/EE446/Lab3/SingleCycle/RegisterFile.v           ;         ;
; Mux4x1.v                         ; yes             ; User Verilog HDL File              ; D:/EE/EE446/Lab3/SingleCycle/Mux4x1.v                 ;         ;
; Mux2x1.v                         ; yes             ; User Verilog HDL File              ; D:/EE/EE446/Lab3/SingleCycle/Mux2x1.v                 ;         ;
; Mux16x1.v                        ; yes             ; User Verilog HDL File              ; D:/EE/EE446/Lab3/SingleCycle/Mux16x1.v                ;         ;
; FullAdder_O.v                    ; yes             ; User Verilog HDL File              ; D:/EE/EE446/Lab3/SingleCycle/FullAdder_O.v            ;         ;
; Extender.v                       ; yes             ; User Verilog HDL File              ; D:/EE/EE446/Lab3/SingleCycle/Extender.v               ;         ;
; Decoder4x16_Cond.v               ; yes             ; User Verilog HDL File              ; D:/EE/EE446/Lab3/SingleCycle/Decoder4x16_Cond.v       ;         ;
; ConstantValueGenerator.v         ; yes             ; User Verilog HDL File              ; D:/EE/EE446/Lab3/SingleCycle/ConstantValueGenerator.v ;         ;
; AsyncMemory.v                    ; yes             ; User Verilog HDL File              ; D:/EE/EE446/Lab3/SingleCycle/AsyncMemory.v            ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File              ; D:/EE/EE446/Lab3/SingleCycle/ALU.v                    ;         ;
; deneme.txt                       ; yes             ; Auto-Found File                    ; D:/EE/EE446/Lab3/SingleCycle/deneme.txt               ;         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 2,544     ;
;                                             ;           ;
; Total combinational functions               ; 1323      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1106      ;
;     -- 3 input functions                    ; 167       ;
;     -- <=2 input functions                  ; 50        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1291      ;
;     -- arithmetic mode                      ; 32        ;
;                                             ;           ;
; Total registers                             ; 1286      ;
;     -- Dedicated logic registers            ; 1286      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 33        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 1286      ;
; Total fan-out                               ; 8951      ;
; Average fan-out                             ; 3.35      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                          ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                   ; Entity Name           ; Library Name ;
+-----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+-----------------------+--------------+
; |SingleCycle                                        ; 1323 (0)            ; 1286 (0)                  ; 0           ; 0            ; 0       ; 0         ; 33   ; 0            ; |SingleCycle                                                                          ; SingleCycle           ; work         ;
;    |ALU:inst90|                                     ; 136 (39)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycle|ALU:inst90                                                               ; ALU                   ; work         ;
;       |FullAdder_O:FullAdder_O_0|                   ; 97 (97)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycle|ALU:inst90|FullAdder_O:FullAdder_O_0                                     ; FullAdder_O           ; work         ;
;    |AsyncMemory:inst98|                             ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycle|AsyncMemory:inst98                                                       ; AsyncMemory           ; work         ;
;    |FullAdder_O:inst99|                             ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycle|FullAdder_O:inst99                                                       ; FullAdder_O           ; work         ;
;    |Mux2x1:inst75|                                  ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycle|Mux2x1:inst75                                                            ; Mux2x1                ; work         ;
;    |Mux2x1:inst81|                                  ; 95 (95)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycle|Mux2x1:inst81                                                            ; Mux2x1                ; work         ;
;    |Mux2x1:inst88|                                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycle|Mux2x1:inst88                                                            ; Mux2x1                ; work         ;
;    |Mux2x1:inst92|                                  ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycle|Mux2x1:inst92                                                            ; Mux2x1                ; work         ;
;    |Reg_RWE:PC|                                     ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycle|Reg_RWE:PC                                                               ; Reg_RWE               ; work         ;
;    |RegisterFile:inst97|                            ; 244 (0)             ; 256 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycle|RegisterFile:inst97                                                      ; RegisterFile          ; work         ;
;       |Decoder4x16_Cond:Decoder4x16_Cond_WE|        ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycle|RegisterFile:inst97|Decoder4x16_Cond:Decoder4x16_Cond_WE                 ; Decoder4x16_Cond      ; work         ;
;       |Mux16x1:Mux16x1_DO1|                         ; 64 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycle|RegisterFile:inst97|Mux16x1:Mux16x1_DO1                                  ; Mux16x1               ; work         ;
;          |Mux4x1:Mux4x1_inst1|                      ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycle|RegisterFile:inst97|Mux16x1:Mux16x1_DO1|Mux4x1:Mux4x1_inst1              ; Mux4x1                ; work         ;
;       |Mux16x1:Mux16x1_DO2|                         ; 165 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycle|RegisterFile:inst97|Mux16x1:Mux16x1_DO2                                  ; Mux16x1               ; work         ;
;          |Mux4x1:Mux4x1_inst5|                      ; 165 (165)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycle|RegisterFile:inst97|Mux16x1:Mux16x1_DO2|Mux4x1:Mux4x1_inst5              ; Mux4x1                ; work         ;
;       |Reg_RWE:Reg_RWE_1|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycle|RegisterFile:inst97|Reg_RWE:Reg_RWE_1                                    ; Reg_RWE               ; work         ;
;       |Reg_RWE:Reg_RWE_2|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycle|RegisterFile:inst97|Reg_RWE:Reg_RWE_2                                    ; Reg_RWE               ; work         ;
;       |Reg_RWE:Reg_RWE_3|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycle|RegisterFile:inst97|Reg_RWE:Reg_RWE_3                                    ; Reg_RWE               ; work         ;
;       |Reg_RWE:Reg_RWE_4|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycle|RegisterFile:inst97|Reg_RWE:Reg_RWE_4                                    ; Reg_RWE               ; work         ;
;       |Reg_RWE:Reg_RWE_5|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycle|RegisterFile:inst97|Reg_RWE:Reg_RWE_5                                    ; Reg_RWE               ; work         ;
;       |Reg_RWE:Reg_RWE_6|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycle|RegisterFile:inst97|Reg_RWE:Reg_RWE_6                                    ; Reg_RWE               ; work         ;
;       |Reg_RWE:Reg_RWE_7|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycle|RegisterFile:inst97|Reg_RWE:Reg_RWE_7                                    ; Reg_RWE               ; work         ;
;       |Reg_RWE:Reg_RWE_8|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycle|RegisterFile:inst97|Reg_RWE:Reg_RWE_8                                    ; Reg_RWE               ; work         ;
;    |Shifter:inst89|                                 ; 85 (85)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycle|Shifter:inst89                                                           ; Shifter               ; work         ;
;    |SingleCycleController:inst78|                   ; 32 (25)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycle|SingleCycleController:inst78                                             ; SingleCycleController ; work         ;
;       |SingleCycleDecoder:SingleCycleDecoder_inst0| ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycle|SingleCycleController:inst78|SingleCycleDecoder:SingleCycleDecoder_inst0 ; SingleCycleDecoder    ; work         ;
;    |SyncMemory:inst96|                              ; 689 (689)           ; 1024 (1024)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycle|SyncMemory:inst96                                                        ; SyncMemory            ; work         ;
+-----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------+
; Registers Removed During Synthesis                                  ;
+------------------------------------------------+--------------------+
; Register name                                  ; Reason for Removal ;
+------------------------------------------------+--------------------+
; SingleCycleController:inst78|Status[0,1,3]     ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_14|Out[29] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_13|Out[29] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_15|Out[29] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_11|Out[29] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_10|Out[29] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_9|Out[29]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_12|Out[29] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_14|Out[31] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_13|Out[31] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_15|Out[31] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_11|Out[31] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_10|Out[31] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_9|Out[31]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_12|Out[31] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_14|Out[0]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_10|Out[0]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_15|Out[0]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_11|Out[0]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_13|Out[0]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_9|Out[0]   ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_12|Out[0]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_10|Out[4]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_15|Out[4]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_11|Out[4]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_13|Out[4]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_9|Out[4]   ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_12|Out[4]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_15|Out[2]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_11|Out[2]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_14|Out[2]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_10|Out[2]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_13|Out[2]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_9|Out[2]   ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_12|Out[2]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_15|Out[3]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_11|Out[3]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_14|Out[3]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_10|Out[3]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_13|Out[3]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_9|Out[3]   ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_12|Out[3]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_14|Out[1]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_10|Out[1]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_15|Out[1]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_11|Out[1]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_13|Out[1]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_9|Out[1]   ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_12|Out[1]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_14|Out[5]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_13|Out[5]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_15|Out[5]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_11|Out[5]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_10|Out[5]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_9|Out[5]   ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_12|Out[5]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_14|Out[6]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_13|Out[6]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_15|Out[6]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_10|Out[6]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_11|Out[6]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_9|Out[6]   ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_12|Out[6]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_14|Out[28] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_13|Out[28] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_15|Out[28] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_10|Out[28] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_11|Out[28] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_9|Out[28]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_12|Out[28] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_14|Out[30] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_13|Out[30] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_15|Out[30] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_10|Out[30] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_11|Out[30] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_9|Out[30]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_12|Out[30] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_14|Out[27] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_13|Out[27] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_15|Out[27] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_11|Out[27] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_10|Out[27] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_9|Out[27]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_12|Out[27] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_14|Out[26] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_13|Out[26] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_15|Out[26] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_10|Out[26] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_11|Out[26] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_9|Out[26]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_12|Out[26] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_14|Out[25] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_13|Out[25] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_15|Out[25] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_11|Out[25] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_10|Out[25] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_9|Out[25]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_12|Out[25] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_14|Out[24] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_13|Out[24] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_15|Out[24] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_10|Out[24] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_11|Out[24] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_9|Out[24]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_12|Out[24] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_14|Out[23] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_13|Out[23] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_15|Out[23] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_11|Out[23] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_10|Out[23] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_9|Out[23]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_12|Out[23] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_14|Out[22] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_13|Out[22] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_15|Out[22] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_10|Out[22] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_11|Out[22] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_9|Out[22]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_12|Out[22] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_14|Out[21] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_13|Out[21] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_15|Out[21] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_11|Out[21] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_10|Out[21] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_9|Out[21]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_12|Out[21] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_14|Out[20] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_13|Out[20] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_15|Out[20] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_10|Out[20] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_11|Out[20] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_9|Out[20]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_12|Out[20] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_14|Out[19] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_13|Out[19] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_15|Out[19] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_11|Out[19] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_10|Out[19] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_9|Out[19]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_12|Out[19] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_14|Out[18] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_13|Out[18] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_15|Out[18] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_10|Out[18] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_11|Out[18] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_9|Out[18]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_12|Out[18] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_14|Out[17] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_13|Out[17] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_15|Out[17] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_11|Out[17] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_10|Out[17] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_9|Out[17]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_12|Out[17] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_14|Out[16] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_13|Out[16] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_15|Out[16] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_10|Out[16] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_11|Out[16] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_9|Out[16]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_12|Out[16] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_14|Out[15] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_13|Out[15] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_15|Out[15] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_11|Out[15] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_10|Out[15] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_9|Out[15]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_12|Out[15] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_14|Out[14] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_13|Out[14] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_15|Out[14] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_10|Out[14] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_11|Out[14] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_9|Out[14]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_12|Out[14] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_14|Out[13] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_13|Out[13] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_15|Out[13] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_11|Out[13] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_10|Out[13] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_9|Out[13]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_12|Out[13] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_14|Out[12] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_13|Out[12] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_15|Out[12] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_10|Out[12] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_11|Out[12] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_9|Out[12]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_12|Out[12] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_14|Out[11] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_13|Out[11] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_15|Out[11] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_11|Out[11] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_10|Out[11] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_9|Out[11]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_12|Out[11] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_14|Out[10] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_13|Out[10] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_15|Out[10] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_10|Out[10] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_11|Out[10] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_9|Out[10]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_12|Out[10] ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_14|Out[9]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_13|Out[9]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_15|Out[9]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_11|Out[9]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_10|Out[9]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_9|Out[9]   ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_12|Out[9]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_14|Out[8]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_13|Out[8]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_15|Out[8]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_10|Out[8]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_11|Out[8]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_9|Out[8]   ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_12|Out[8]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_14|Out[7]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_13|Out[7]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_15|Out[7]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_11|Out[7]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_10|Out[7]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_9|Out[7]   ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_12|Out[7]  ; Lost fanout        ;
; RegisterFile:inst97|Reg_RWE:Reg_RWE_14|Out[4]  ; Lost fanout        ;
; Total Number of Removed Registers = 227        ;                    ;
+------------------------------------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                        ;
+-----------------------------------------------+--------------------+-----------------------------------------------+
; Register name                                 ; Reason for Removal ; Registers Removed due to This Register        ;
+-----------------------------------------------+--------------------+-----------------------------------------------+
; RegisterFile:inst97|Reg_RWE:Reg_RWE_10|Out[4] ; Lost Fanouts       ; RegisterFile:inst97|Reg_RWE:Reg_RWE_14|Out[4] ;
+-----------------------------------------------+--------------------+-----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1286  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1280  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; 3:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |SingleCycle|Mux2x1:inst81|Out[21]                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |SingleCycle|RegisterFile:inst97|Mux16x1:Mux16x1_DO1|Mux4x1:Mux4x1_inst1|Out[28] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |SingleCycle|ALU:inst90|Mux2x1:Mux2x1_SelOut|Out[16]                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |SingleCycle|Shifter:inst89|Out[30]                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |SingleCycle|Shifter:inst89|Out[0]                                               ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |SingleCycle|Shifter:inst89|Out[29]                                              ;
; 16:1               ; 27 bits   ; 270 LEs       ; 270 LEs              ; 0 LEs                  ; No         ; |SingleCycle|RegisterFile:inst97|Mux16x1:Mux16x1_DO2|Mux4x1:Mux4x1_inst5|Out[30] ;
; 16:1               ; 5 bits    ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |SingleCycle|RegisterFile:inst97|Mux16x1:Mux16x1_DO2|Mux4x1:Mux4x1_inst5|Out[0]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2x1:inst81 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; W              ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst90 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; W              ; 32    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst90|FullAdder_O:FullAdder_O_0 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; W              ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst90|Mux2x1:Mux2x1_ArOp ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; W              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst90|Mux2x1:Mux2x1_SelOut ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; W              ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst97 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; W              ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst97|Reg_RWE:Reg_RWE_1 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; W              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst97|Reg_RWE:Reg_RWE_2 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; W              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst97|Reg_RWE:Reg_RWE_3 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; W              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst97|Reg_RWE:Reg_RWE_4 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; W              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst97|Reg_RWE:Reg_RWE_5 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; W              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst97|Reg_RWE:Reg_RWE_6 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; W              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst97|Reg_RWE:Reg_RWE_7 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; W              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst97|Reg_RWE:Reg_RWE_8 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; W              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst97|Reg_RWE:Reg_RWE_9 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; W              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst97|Reg_RWE:Reg_RWE_10 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst97|Reg_RWE:Reg_RWE_11 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst97|Reg_RWE:Reg_RWE_12 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst97|Reg_RWE:Reg_RWE_13 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst97|Reg_RWE:Reg_RWE_14 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst97|Reg_RWE:Reg_RWE_15 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst97|Mux16x1:Mux16x1_DO1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst97|Mux16x1:Mux16x1_DO1|Mux4x1:Mux4x1_inst1 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst97|Mux16x1:Mux16x1_DO1|Mux4x1:Mux4x1_inst2 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst97|Mux16x1:Mux16x1_DO1|Mux4x1:Mux4x1_inst3 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst97|Mux16x1:Mux16x1_DO1|Mux4x1:Mux4x1_inst4 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst97|Mux16x1:Mux16x1_DO1|Mux4x1:Mux4x1_inst5 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst97|Mux16x1:Mux16x1_DO2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst97|Mux16x1:Mux16x1_DO2|Mux4x1:Mux4x1_inst1 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst97|Mux16x1:Mux16x1_DO2|Mux4x1:Mux4x1_inst2 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst97|Mux16x1:Mux16x1_DO2|Mux4x1:Mux4x1_inst3 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst97|Mux16x1:Mux16x1_DO2|Mux4x1:Mux4x1_inst4 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:inst97|Mux16x1:Mux16x1_DO2|Mux4x1:Mux4x1_inst5 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2x1:inst91 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; W              ; 4     ; Unsigned Integer                  ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AsyncMemory:inst98 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                         ;
; ADDR_WIDTH     ; 5     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_RWE:PC ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; W              ; 5     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2x1:inst84 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; W              ; 5     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullAdder_O:inst99 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; W              ; 5     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ConstantValueGenerator:inst95 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                    ;
; VALUE          ; 1     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ConstantValueGenerator:inst94 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 4     ; Unsigned Integer                                  ;
; VALUE          ; 15    ; Unsigned Integer                                  ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2x1:inst92 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; W              ; 4     ; Unsigned Integer                  ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FullAdder_O:inst85 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; W              ; 5     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Shifter:inst89 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; WIDTH          ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2x1:inst88 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; W              ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Extender:inst93 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2x1:inst75 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; W              ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SyncMemory:inst96 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 32    ; Signed Integer                        ;
; ADDR_W         ; 5     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:inst97|Decoder4x16_Cond:Decoder4x16_Cond_WE"                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Out[15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 33                          ;
; cycloneiii_ff         ; 1286                        ;
;     ENA               ; 1280                        ;
;     SLD               ; 5                           ;
;     plain             ; 1                           ;
; cycloneiii_lcell_comb ; 1323                        ;
;     arith             ; 32                          ;
;         3 data inputs ; 32                          ;
;     normal            ; 1291                        ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 49                          ;
;         3 data inputs ; 135                         ;
;         4 data inputs ; 1106                        ;
;                       ;                             ;
; Max LUT depth         ; 17.80                       ;
; Average LUT depth     ; 10.79                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Wed May 11 18:46:55 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycle -c SingleCycle
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 1 design units, including 1 entities, in source file singlecycle.bdf
    Info (12023): Found entity 1: SingleCycle
Info (12021): Found 1 design units, including 1 entities, in source file syncmemory.v
    Info (12023): Found entity 1: SyncMemory File: D:/EE/EE446/Lab3/SingleCycle/SyncMemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file singlecycledecoder.v
    Info (12023): Found entity 1: SingleCycleDecoder File: D:/EE/EE446/Lab3/SingleCycle/SingleCycleDecoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file singlecyclecontroller.v
    Info (12023): Found entity 1: SingleCycleController File: D:/EE/EE446/Lab3/SingleCycle/SingleCycleController.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shifter.v
    Info (12023): Found entity 1: Shifter File: D:/EE/EE446/Lab3/SingleCycle/Shifter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_rwe.v
    Info (12023): Found entity 1: Reg_RWE File: D:/EE/EE446/Lab3/SingleCycle/Reg_RWE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.v
    Info (12023): Found entity 1: RegisterFile File: D:/EE/EE446/Lab3/SingleCycle/RegisterFile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4x1.v
    Info (12023): Found entity 1: Mux4x1 File: D:/EE/EE446/Lab3/SingleCycle/Mux4x1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2x2.v
    Info (12023): Found entity 1: Mux2x2 File: D:/EE/EE446/Lab3/SingleCycle/Mux2x2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2x1.v
    Info (12023): Found entity 1: Mux2x1 File: D:/EE/EE446/Lab3/SingleCycle/Mux2x1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file mux16x1.v
    Info (12023): Found entity 1: Mux16x1 File: D:/EE/EE446/Lab3/SingleCycle/Mux16x1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fulladder_o.v
    Info (12023): Found entity 1: FullAdder_O File: D:/EE/EE446/Lab3/SingleCycle/FullAdder_O.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extender.v
    Info (12023): Found entity 1: Extender File: D:/EE/EE446/Lab3/SingleCycle/Extender.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder4x16_cond.v
    Info (12023): Found entity 1: Decoder4x16_Cond File: D:/EE/EE446/Lab3/SingleCycle/Decoder4x16_Cond.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file constantvaluegenerator.v
    Info (12023): Found entity 1: ConstantValueGenerator File: D:/EE/EE446/Lab3/SingleCycle/ConstantValueGenerator.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file barrelshifter.v
    Info (12023): Found entity 1: BarrelShifter File: D:/EE/EE446/Lab3/SingleCycle/BarrelShifter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file asyncmemory.v
    Info (12023): Found entity 1: AsyncMemory File: D:/EE/EE446/Lab3/SingleCycle/AsyncMemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: D:/EE/EE446/Lab3/SingleCycle/ALU.v Line: 1
Info (12127): Elaborating entity "SingleCycle" for the top level hierarchy
Info (12128): Elaborating entity "Mux2x1" for hierarchy "Mux2x1:inst81"
Info (12128): Elaborating entity "SingleCycleController" for hierarchy "SingleCycleController:inst78"
Info (12128): Elaborating entity "SingleCycleDecoder" for hierarchy "SingleCycleController:inst78|SingleCycleDecoder:SingleCycleDecoder_inst0" File: D:/EE/EE446/Lab3/SingleCycle/SingleCycleController.v Line: 52
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:inst90"
Info (12128): Elaborating entity "FullAdder_O" for hierarchy "ALU:inst90|FullAdder_O:FullAdder_O_0" File: D:/EE/EE446/Lab3/SingleCycle/ALU.v Line: 36
Info (12128): Elaborating entity "RegisterFile" for hierarchy "RegisterFile:inst97"
Info (12128): Elaborating entity "Decoder4x16_Cond" for hierarchy "RegisterFile:inst97|Decoder4x16_Cond:Decoder4x16_Cond_WE" File: D:/EE/EE446/Lab3/SingleCycle/RegisterFile.v Line: 56
Info (12128): Elaborating entity "Reg_RWE" for hierarchy "RegisterFile:inst97|Reg_RWE:Reg_RWE_1" File: D:/EE/EE446/Lab3/SingleCycle/RegisterFile.v Line: 68
Info (12128): Elaborating entity "Mux16x1" for hierarchy "RegisterFile:inst97|Mux16x1:Mux16x1_DO1" File: D:/EE/EE446/Lab3/SingleCycle/RegisterFile.v Line: 232
Info (12128): Elaborating entity "Mux4x1" for hierarchy "RegisterFile:inst97|Mux16x1:Mux16x1_DO1|Mux4x1:Mux4x1_inst1" File: D:/EE/EE446/Lab3/SingleCycle/Mux16x1.v Line: 38
Info (12128): Elaborating entity "Mux2x1" for hierarchy "Mux2x1:inst91"
Info (12128): Elaborating entity "AsyncMemory" for hierarchy "AsyncMemory:inst98"
Warning (10030): Net "rom.data_a" at AsyncMemory.v(9) has no driver or initial value, using a default initial value '0' File: D:/EE/EE446/Lab3/SingleCycle/AsyncMemory.v Line: 9
Warning (10030): Net "rom.waddr_a" at AsyncMemory.v(9) has no driver or initial value, using a default initial value '0' File: D:/EE/EE446/Lab3/SingleCycle/AsyncMemory.v Line: 9
Warning (10030): Net "rom.we_a" at AsyncMemory.v(9) has no driver or initial value, using a default initial value '0' File: D:/EE/EE446/Lab3/SingleCycle/AsyncMemory.v Line: 9
Info (12128): Elaborating entity "Reg_RWE" for hierarchy "Reg_RWE:PC"
Info (12128): Elaborating entity "Mux2x1" for hierarchy "Mux2x1:inst84"
Info (12128): Elaborating entity "FullAdder_O" for hierarchy "FullAdder_O:inst99"
Info (12128): Elaborating entity "ConstantValueGenerator" for hierarchy "ConstantValueGenerator:inst95"
Warning (10230): Verilog HDL assignment warning at ConstantValueGenerator.v(21): truncated value with size 32 to match size of target (5) File: D:/EE/EE446/Lab3/SingleCycle/ConstantValueGenerator.v Line: 21
Info (12128): Elaborating entity "ConstantValueGenerator" for hierarchy "ConstantValueGenerator:inst94"
Warning (10230): Verilog HDL assignment warning at ConstantValueGenerator.v(21): truncated value with size 32 to match size of target (4) File: D:/EE/EE446/Lab3/SingleCycle/ConstantValueGenerator.v Line: 21
Info (12128): Elaborating entity "Shifter" for hierarchy "Shifter:inst89"
Info (12128): Elaborating entity "Extender" for hierarchy "Extender:inst93"
Info (12128): Elaborating entity "SyncMemory" for hierarchy "SyncMemory:inst96"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "SyncMemory:inst96|memory" is uninferred due to asynchronous read logic File: D:/EE/EE446/Lab3/SingleCycle/SyncMemory.v Line: 11
Info (286030): Timing-Driven Synthesis is running
Info (17049): 227 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2641 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 2608 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4793 megabytes
    Info: Processing ended: Wed May 11 18:47:10 2022
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:30


