; NOTE: Assertions have been autogenerated by utils/intel_update_vplan_checks.py
; RUN: opt -S -vplan-vec -vplan-enable-all-zero-bypass-non-loops=false -debug-only=ovls -vplan-enable-masked-vectorized-remainder=0 -vplan-enable-non-masked-vectorized-remainder=0 < %s 2>&1 | FileCheck %s
; REQUIRES: asserts

; The test is supposed to check that OptVLS works correctly in masked basic
; blocks. It is checked that a masked group-wide load is generated with the
; correct access mask.

target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

define void @foo(<2 x i32>* nocapture %src, <2 x i32>* nocapture %dst) {
;  typedef int32_t v2i32 __attribute__((vector_size(8)));
;  v2i32 *ary, t0, t1, t2;
;  for (i = 0; i < 1024; i += 3) {
;    if (dst[i][0] & 1) {
;      t0 = src[i + 0] + 7;
;      t1 = src[i + 1] + 11;
;      t2 = src[i + 2] + 12;
;      dst[i + 0] = t0;
;      dst[i + 1] = t1;
;      dst[i + 2] = t2;
;    }
;  }
;
; CHECK:         Printing Groups- Total Groups 3
; CHECK-NEXT:    Group#1:
; CHECK-NEXT:      Vector Length(in bytes): 64
; CHECK-NEXT:      AccType: SLoad, Stride (in bytes): 24
; CHECK-NEXT:      AccessMask(per byte, R to L): 1111
; CHECK-NEXT:   #1 <4 x 32> SLoad
; CHECK-NEXT:  Group#2
; CHECK-NEXT:      Vector Length(in bytes): 64
; CHECK-NEXT:      AccType: SLoad, Stride (in bytes): 24
; CHECK-NEXT:      AccessMask(per byte, R to L): 111111111111111111111111
; CHECK-NEXT:   #2 <4 x 64> SLoad
; CHECK-NEXT:   #3 <4 x 64> SLoad
; CHECK-NEXT:   #4 <4 x 64> SLoad
; CHECK-NEXT:  Group#3
; CHECK-NEXT:      Vector Length(in bytes): 64
; CHECK-NEXT:      AccType: SStore, Stride (in bytes): 24
; CHECK-NEXT:      AccessMask(per byte, R to L): 111111111111111111111111
; CHECK-NEXT:   #5 <4 x 64> SStore
; CHECK-NEXT:   #6 <4 x 64> SStore
; CHECK-NEXT:   #7 <4 x 64> SStore
;
; CHECK-LABEL: @foo(
; CHECK:         [[SCALAR_GEP0:%.*]] = getelementptr inbounds <2 x i32>, <2 x i32>* [[DST0:%.*]], i64 [[UNI_PHI40:%.*]]
; CHECK-NEXT:    [[MM_VECTORGEP0:%.*]] = getelementptr inbounds <2 x i32>, <4 x <2 x i32>*> [[BROADCAST_SPLAT0:%.*]], <4 x i64> [[VEC_PHI0:%.*]]
; CHECK-NEXT:    [[TMP0:%.*]] = bitcast <4 x <2 x i32>*> [[MM_VECTORGEP0]] to <4 x i32*>
; CHECK-NEXT:    [[WIDE_MASKED_GATHER0:%.*]] = call <4 x i32> @llvm.masked.gather.v4i32.v4p0i32(<4 x i32*> [[TMP0]], i32 4, <4 x i1> <i1 true, i1 true, i1 true, i1 true>, <4 x i32> poison)
; CHECK-NEXT:    [[TMP1:%.*]] = and <4 x i32> [[WIDE_MASKED_GATHER0]], <i32 1, i32 1, i32 1, i32 1>
; CHECK-NEXT:    [[TMP2:%.*]] = icmp eq <4 x i32> [[TMP1]], zeroinitializer
; CHECK-NEXT:    [[TMP3:%.*]] = xor <4 x i1> [[TMP2]], <i1 true, i1 true, i1 true, i1 true>
; CHECK-NEXT:    br label [[VPLANNEDBB50:%.*]]
; CHECK-EMPTY:
; CHECK-NEXT:  VPlannedBB5:
; CHECK-NEXT:    [[SCALAR_GEP60:%.*]] = getelementptr inbounds <2 x i32>, <2 x i32>* [[SRC0:%.*]], i64 [[UNI_PHI40]]
; CHECK-NEXT:    [[TMP4:%.*]] = bitcast <2 x i32>* [[SCALAR_GEP60]] to <16 x i64>*
; CHECK-NEXT:    [[TMP5:%.*]] = shufflevector <4 x i1> [[TMP3]], <4 x i1> zeroinitializer, <16 x i32> <i32 0, i32 0, i32 0, i32 1, i32 1, i32 1, i32 2, i32 2, i32 2, i32 3, i32 3, i32 3, i32 4, i32 4, i32 4, i32 4>
; CHECK-NEXT:    [[VLS_LOAD0:%.*]] = call <16 x i64> @llvm.masked.load.v16i64.p0v16i64(<16 x i64>* [[TMP4]], i32 4, <16 x i1> [[TMP5]], <16 x i64> poison)
; CHECK-NEXT:    [[VP_SRC_0_VAL0:%.*]] = shufflevector <16 x i64> [[VLS_LOAD0]], <16 x i64> [[VLS_LOAD0]], <4 x i32> <i32 0, i32 3, i32 6, i32 9>
; CHECK-NEXT:    [[TMP6:%.*]] = bitcast <4 x i64> [[VP_SRC_0_VAL0]] to <8 x i32>
; CHECK-NEXT:    [[VP_SRC_1_VAL0:%.*]] = shufflevector <16 x i64> [[VLS_LOAD0]], <16 x i64> [[VLS_LOAD0]], <4 x i32> <i32 1, i32 4, i32 7, i32 10>
; CHECK-NEXT:    [[TMP7:%.*]] = bitcast <4 x i64> [[VP_SRC_1_VAL0]] to <8 x i32>
; CHECK-NEXT:    [[VP_SRC_2_VAL0:%.*]] = shufflevector <16 x i64> [[VLS_LOAD0]], <16 x i64> [[VLS_LOAD0]], <4 x i32> <i32 2, i32 5, i32 8, i32 11>
; CHECK-NEXT:    [[TMP8:%.*]] = bitcast <4 x i64> [[VP_SRC_2_VAL0]] to <8 x i32>
; CHECK-NEXT:    [[TMP9:%.*]] = add <8 x i32> [[TMP6]], <i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7>
; CHECK-NEXT:    [[TMP10:%.*]] = add <8 x i32> [[TMP7]], <i32 11, i32 11, i32 11, i32 11, i32 11, i32 11, i32 11, i32 11>
; CHECK-NEXT:    [[TMP11:%.*]] = add <8 x i32> [[TMP8]], <i32 12, i32 12, i32 12, i32 12, i32 12, i32 12, i32 12, i32 12>
; CHECK-NEXT:    [[TMP12:%.*]] = bitcast <8 x i32> [[TMP9]] to <4 x i64>
; CHECK-NEXT:    [[EXTENDED_0:%.*]] = shufflevector <4 x i64> [[TMP12]], <4 x i64> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
; CHECK-NEXT:    [[TMP13:%.*]] = shufflevector <16 x i64> undef, <16 x i64> [[EXTENDED_0]], <16 x i32> <i32 16, i32 1, i32 2, i32 17, i32 4, i32 5, i32 18, i32 7, i32 8, i32 19, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
; CHECK-NEXT:    [[TMP14:%.*]] = bitcast <8 x i32> [[TMP10]] to <4 x i64>
; CHECK-NEXT:    [[EXTENDED_70:%.*]] = shufflevector <4 x i64> [[TMP14]], <4 x i64> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
; CHECK-NEXT:    [[TMP15:%.*]] = shufflevector <16 x i64> [[TMP13]], <16 x i64> [[EXTENDED_70]], <16 x i32> <i32 0, i32 16, i32 2, i32 3, i32 17, i32 5, i32 6, i32 18, i32 8, i32 9, i32 19, i32 11, i32 12, i32 13, i32 14, i32 15>
; CHECK-NEXT:    [[TMP16:%.*]] = bitcast <8 x i32> [[TMP11]] to <4 x i64>
; CHECK-NEXT:    [[EXTENDED_80:%.*]] = shufflevector <4 x i64> [[TMP16]], <4 x i64> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
; CHECK-NEXT:    [[TMP17:%.*]] = shufflevector <16 x i64> [[TMP15]], <16 x i64> [[EXTENDED_80]], <16 x i32> <i32 0, i32 1, i32 16, i32 3, i32 4, i32 17, i32 6, i32 7, i32 18, i32 9, i32 10, i32 19, i32 12, i32 13, i32 14, i32 15>
; CHECK-NEXT:    [[TMP18:%.*]] = bitcast <2 x i32>* [[SCALAR_GEP0]] to <16 x i64>*
; CHECK-NEXT:    [[TMP19:%.*]] = shufflevector <4 x i1> [[TMP3]], <4 x i1> zeroinitializer, <16 x i32> <i32 0, i32 0, i32 0, i32 1, i32 1, i32 1, i32 2, i32 2, i32 2, i32 3, i32 3, i32 3, i32 4, i32 4, i32 4, i32 4>
; CHECK-NEXT:    call void @llvm.masked.store.v16i64.p0v16i64(<16 x i64> [[TMP17]], <16 x i64>* [[TMP18]], i32 4, <16 x i1> [[TMP19]])
;
entry:
  %entry.region = call token @llvm.directive.region.entry() [ "DIR.OMP.SIMD"(), "QUAL.OMP.SIMDLEN"(i32 4) ]
  br label %for.body

for.body:                                         ; preds = %entry, %for.inc
  %indvars.iv = phi i64 [ 0, %entry ], [ %indvars.iv.next, %for.inc ]

  ; if (dst[i][0] & 1) {
  %dst_0 = getelementptr inbounds <2 x i32>, <2 x i32>* %dst, i64 %indvars.iv
  %dst_0_0 = bitcast <2 x i32>* %dst_0 to i32*
  %dst_0_0.val = load i32, i32* %dst_0_0, align 4
  %and = and i32 %dst_0_0.val, 1
  %tobool = icmp eq i32 %and, 0
  br i1 %tobool, label %for.inc, label %if.then

if.then:                                          ; preds = %for.body
  ;   t0 = src[i + 0] + 7;
  %src_0 = getelementptr inbounds <2 x i32>, <2 x i32>* %src, i64 %indvars.iv
  %src_0.val = load <2 x i32>, <2 x i32>* %src_0, align 4
  %t0 = add <2 x i32> %src_0.val, <i32 7, i32 7>

  ;   t1 = src[i + 1] + 11;
  %i1 = add nsw nuw i64 %indvars.iv, 1
  %src_1 = getelementptr inbounds <2 x i32>, <2 x i32>* %src, i64 %i1
  %src_1.val = load <2 x i32>, <2 x i32>* %src_1, align 4
  %t1 = add <2 x i32> %src_1.val, <i32 11, i32 11>

  ;   t2 = src[i + 2] + 12;
  %i2 = add nsw nuw i64 %indvars.iv, 2
  %src_2 = getelementptr inbounds <2 x i32>, <2 x i32>* %src, i64 %i2
  %src_2.val = load <2 x i32>, <2 x i32>* %src_2, align 4
  %t2 = add <2 x i32> %src_2.val, <i32 12, i32 12>

  ;   dst[i + 0] = t0;
  store <2 x i32> %t0, <2 x i32>* %dst_0, align 4

  ;   dst[i + 1] = t1;
  %dst_1 = getelementptr inbounds <2 x i32>, <2 x i32>* %dst, i64 %i1
  store <2 x i32> %t1, <2 x i32>* %dst_1, align 4

  ;   dst[i + 2] = t2;
  %dst_2 = getelementptr inbounds <2 x i32>, <2 x i32>* %dst, i64 %i2
  store <2 x i32> %t2, <2 x i32>* %dst_2, align 4

  br label %for.inc

for.inc:                                          ; preds = %for.body, %if.then
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 3
  %cmp = icmp ult i64 %indvars.iv.next, 1024
  br i1 %cmp, label %for.body, label %for.end

for.end:                                          ; preds = %for.body
  call void @llvm.directive.region.exit(token %entry.region) [ "DIR.OMP.END.SIMD"() ]
  ret void
}

declare token @llvm.directive.region.entry()
declare void @llvm.directive.region.exit(token)
