

================================================================
== Vivado HLS Report for 'pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_s'
================================================================
* Date:           Fri Aug  5 17:06:39 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.542 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   360001|   878401| 1.800 ms | 4.392 ms |  360001|  878401|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                |                                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                            Instance                            |                        Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_fu_311  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s  |      363|      363| 1.815 us | 1.815 us |  363|  363|   none  |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- Loop 1         |   360000|   878400| 400 ~ 976 |          -|          -|   900|    no    |
        | + Loop 1.1      |       32|       32|          1|          -|          -|    32|    no    |
        | + Loop 1.2      |      576|      576|         18|          -|          -|    32|    no    |
        |  ++ Loop 1.2.1  |        8|        8|          2|          -|          -|     4|    no    |
        |  ++ Loop 1.2.2  |        6|        6|          2|          -|          -|     3|    no    |
        +-----------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 3 
4 --> 5 
5 --> 6 11 
6 --> 7 8 
7 --> 6 
8 --> 9 
9 --> 10 5 
10 --> 9 
11 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.83>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str249, i32 0, i32 0, [1 x i8]* @p_str250, [1 x i8]* @p_str251, [1 x i8]* @p_str252, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str253, [1 x i8]* @p_str254)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str242, i32 0, i32 0, [1 x i8]* @p_str243, [1 x i8]* @p_str244, [1 x i8]* @p_str245, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str246, [1 x i8]* @p_str247)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.69ns)   --->   "%tmpdata_V = alloca [32 x i16], align 2" [firmware/nnet_utils/nnet_pooling_stream.h:481]   --->   Operation 14 'alloca' 'tmpdata_V' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 15 [1/1] (0.69ns)   --->   "%pool_V = alloca [4 x i16], align 2" [firmware/nnet_utils/nnet_pooling_stream.h:503]   --->   Operation 15 'alloca' 'pool_V' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%pool_V_addr = getelementptr [4 x i16]* %pool_V, i64 0, i64 0" [firmware/nnet_utils/nnet_pooling_stream.h:511]   --->   Operation 16 'getelementptr' 'pool_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.83ns)   --->   "br label %.preheader56" [firmware/nnet_utils/nnet_pooling_stream.h:484]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.83>

State 2 <SV = 1> <Delay = 1.31>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_ih_0 = phi i10 [ %i_ih, %11 ], [ 0, %codeRepl ]"   --->   Operation 18 'phi' 'i_ih_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.86ns)   --->   "%icmp_ln484 = icmp eq i10 %i_ih_0, -124" [firmware/nnet_utils/nnet_pooling_stream.h:484]   --->   Operation 19 'icmp' 'icmp_ln484' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 900, i64 900, i64 900)"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.31ns)   --->   "%i_ih = add i10 %i_ih_0, 1" [firmware/nnet_utils/nnet_pooling_stream.h:484]   --->   Operation 21 'add' 'i_ih' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln484, label %12, label %.preheader55.preheader" [firmware/nnet_utils/nnet_pooling_stream.h:484]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.83ns)   --->   "br label %.preheader55" [firmware/nnet_utils/nnet_pooling_stream.h:489]   --->   Operation 23 'br' <Predicate = (!icmp_ln484)> <Delay = 0.83>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_pooling_stream.h:542]   --->   Operation 24 'ret' <Predicate = (icmp_ln484)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.88>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%i0_0 = phi i6 [ %i0, %0 ], [ 0, %.preheader55.preheader ]"   --->   Operation 25 'phi' 'i0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.84ns)   --->   "%icmp_ln489 = icmp eq i6 %i0_0, -32" [firmware/nnet_utils/nnet_pooling_stream.h:489]   --->   Operation 26 'icmp' 'icmp_ln489' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 27 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.11ns)   --->   "%i0 = add i6 %i0_0, 1" [firmware/nnet_utils/nnet_pooling_stream.h:489]   --->   Operation 28 'add' 'i0' <Predicate = true> <Delay = 1.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln489, label %1, label %0" [firmware/nnet_utils/nnet_pooling_stream.h:489]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.18ns)   --->   "%tmp_V_11 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:491]   --->   Operation 30 'read' 'tmp_V_11' <Predicate = (!icmp_ln489)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln492 = zext i6 %i0_0 to i64" [firmware/nnet_utils/nnet_pooling_stream.h:492]   --->   Operation 31 'zext' 'zext_ln492' <Predicate = (!icmp_ln489)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmpdata_V_addr = getelementptr [32 x i16]* %tmpdata_V, i64 0, i64 %zext_ln492" [firmware/nnet_utils/nnet_pooling_stream.h:492]   --->   Operation 32 'getelementptr' 'tmpdata_V_addr' <Predicate = (!icmp_ln489)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.69ns)   --->   "store i16 %tmp_V_11, i16* %tmpdata_V_addr, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:492]   --->   Operation 33 'store' <Predicate = (!icmp_ln489)> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %.preheader55" [firmware/nnet_utils/nnet_pooling_stream.h:489]   --->   Operation 34 'br' <Predicate = (!icmp_ln489)> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (0.00ns)   --->   "call fastcc void @"cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config8>"([32 x i16]* %tmpdata_V, [128 x i16]* @layer_in_V_5)" [firmware/nnet_utils/nnet_pooling_stream.h:497]   --->   Operation 35 'call' <Predicate = (icmp_ln489)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.47>
ST_4 : Operation 36 [1/2] (0.00ns)   --->   "call fastcc void @"cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config8>"([32 x i16]* %tmpdata_V, [128 x i16]* @layer_in_V_5)" [firmware/nnet_utils/nnet_pooling_stream.h:497]   --->   Operation 36 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%sX_load = load i32* @sX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 37 'load' 'sX_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.14ns)   --->   "%icmp_ln498 = icmp eq i32 %sX_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 38 'icmp' 'icmp_ln498' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%sY_load = load i32* @sY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 39 'load' 'sY_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.14ns)   --->   "%icmp_ln498_1 = icmp eq i32 %sY_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 40 'icmp' 'icmp_ln498_1' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%pY_load = load i32* @pY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 41 'load' 'pY_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.14ns)   --->   "%icmp_ln498_2 = icmp sgt i32 %pY_load, 0" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 42 'icmp' 'icmp_ln498_2' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%pX_load = load i32* @pX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 43 'load' 'pX_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.14ns)   --->   "%icmp_ln498_3 = icmp sgt i32 %pX_load, 0" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 44 'icmp' 'icmp_ln498_3' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln498_2)   --->   "%and_ln498 = and i1 %icmp_ln498, %icmp_ln498_1" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 45 'and' 'and_ln498' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln498_2)   --->   "%and_ln498_1 = and i1 %icmp_ln498_2, %icmp_ln498_3" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 46 'and' 'and_ln498_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln498_2 = and i1 %and_ln498_1, %and_ln498" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 47 'and' 'and_ln498_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %and_ln498_2, label %.preheader54.preheader, label %.loopexit" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.83ns)   --->   "br label %.preheader54" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 49 'br' <Predicate = (and_ln498_2)> <Delay = 0.83>

State 5 <SV = 4> <Delay = 2.76>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%i1_0 = phi i6 [ %i1, %5 ], [ 0, %.preheader54.preheader ]"   --->   Operation 50 'phi' 'i1_0' <Predicate = (and_ln498_2)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln500 = zext i6 %i1_0 to i7" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 51 'zext' 'zext_ln500' <Predicate = (and_ln498_2)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.84ns)   --->   "%icmp_ln500 = icmp eq i6 %i1_0, -32" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 52 'icmp' 'icmp_ln500' <Predicate = (and_ln498_2)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 53 'speclooptripcount' 'empty_47' <Predicate = (and_ln498_2)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.11ns)   --->   "%i1 = add i6 %i1_0, 1" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 54 'add' 'i1' <Predicate = (and_ln498_2)> <Delay = 1.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln500, label %.loopexit.loopexit, label %.preheader.preheader" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 55 'br' <Predicate = (and_ln498_2)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.83ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_pooling_stream.h:506]   --->   Operation 56 'br' <Predicate = (and_ln498_2 & !icmp_ln500)> <Delay = 0.83>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 57 'br' <Predicate = (and_ln498_2 & icmp_ln500)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.14ns)   --->   "%icmp_ln522 = icmp eq i32 %pX_load, 29" [firmware/nnet_utils/nnet_pooling_stream.h:522]   --->   Operation 58 'icmp' 'icmp_ln522' <Predicate = (icmp_ln500) | (!and_ln498_2)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln522, label %6, label %10" [firmware/nnet_utils/nnet_pooling_stream.h:522]   --->   Operation 59 'br' <Predicate = (icmp_ln500) | (!and_ln498_2)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.48ns)   --->   "%add_ln535 = add nsw i32 %pX_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:535]   --->   Operation 60 'add' 'add_ln535' <Predicate = (icmp_ln500 & !icmp_ln522) | (!and_ln498_2 & !icmp_ln522)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.83ns)   --->   "store i32 %add_ln535, i32* @pX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:535]   --->   Operation 61 'store' <Predicate = (icmp_ln500 & !icmp_ln522) | (!and_ln498_2 & !icmp_ln522)> <Delay = 0.83>
ST_5 : Operation 62 [1/1] (1.48ns)   --->   "%add_ln537 = add i32 %sX_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:537]   --->   Operation 62 'add' 'add_ln537' <Predicate = (icmp_ln500 & !icmp_ln522 & !icmp_ln498) | (!and_ln498_2 & !icmp_ln522 & !icmp_ln498)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.44ns)   --->   "%select_ln537 = select i1 %icmp_ln498, i32 0, i32 %add_ln537" [firmware/nnet_utils/nnet_pooling_stream.h:537]   --->   Operation 63 'select' 'select_ln537' <Predicate = (icmp_ln500 & !icmp_ln522) | (!and_ln498_2 & !icmp_ln522)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.83ns)   --->   "store i32 %select_ln537, i32* @sX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:537]   --->   Operation 64 'store' <Predicate = (icmp_ln500 & !icmp_ln522) | (!and_ln498_2 & !icmp_ln522)> <Delay = 0.83>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 65 'br' <Predicate = (icmp_ln500 & !icmp_ln522) | (!and_ln498_2 & !icmp_ln522)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.83ns)   --->   "store i32 0, i32* @pX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:524]   --->   Operation 66 'store' <Predicate = (icmp_ln500 & icmp_ln522) | (!and_ln498_2 & icmp_ln522)> <Delay = 0.83>
ST_5 : Operation 67 [1/1] (0.83ns)   --->   "store i32 0, i32* @sX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:525]   --->   Operation 67 'store' <Predicate = (icmp_ln500 & icmp_ln522) | (!and_ln498_2 & icmp_ln522)> <Delay = 0.83>
ST_5 : Operation 68 [1/1] (1.14ns)   --->   "%icmp_ln526 = icmp eq i32 %pY_load, 29" [firmware/nnet_utils/nnet_pooling_stream.h:526]   --->   Operation 68 'icmp' 'icmp_ln526' <Predicate = (icmp_ln500 & icmp_ln522) | (!and_ln498_2 & icmp_ln522)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln526, label %7, label %8" [firmware/nnet_utils/nnet_pooling_stream.h:526]   --->   Operation 69 'br' <Predicate = (icmp_ln500 & icmp_ln522) | (!and_ln498_2 & icmp_ln522)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.48ns)   --->   "%add_ln530 = add nsw i32 %pY_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:530]   --->   Operation 70 'add' 'add_ln530' <Predicate = (icmp_ln500 & icmp_ln522 & !icmp_ln526) | (!and_ln498_2 & icmp_ln522 & !icmp_ln526)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.83ns)   --->   "store i32 %add_ln530, i32* @pY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:530]   --->   Operation 71 'store' <Predicate = (icmp_ln500 & icmp_ln522 & !icmp_ln526) | (!and_ln498_2 & icmp_ln522 & !icmp_ln526)> <Delay = 0.83>
ST_5 : Operation 72 [1/1] (1.48ns)   --->   "%add_ln532 = add i32 %sY_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:532]   --->   Operation 72 'add' 'add_ln532' <Predicate = (icmp_ln500 & icmp_ln522 & !icmp_ln526 & !icmp_ln498_1) | (!and_ln498_2 & icmp_ln522 & !icmp_ln526 & !icmp_ln498_1)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.44ns)   --->   "%select_ln532 = select i1 %icmp_ln498_1, i32 0, i32 %add_ln532" [firmware/nnet_utils/nnet_pooling_stream.h:532]   --->   Operation 73 'select' 'select_ln532' <Predicate = (icmp_ln500 & icmp_ln522 & !icmp_ln526) | (!and_ln498_2 & icmp_ln522 & !icmp_ln526)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.83ns)   --->   "br label %9"   --->   Operation 74 'br' <Predicate = (icmp_ln500 & icmp_ln522 & !icmp_ln526) | (!and_ln498_2 & icmp_ln522 & !icmp_ln526)> <Delay = 0.83>
ST_5 : Operation 75 [1/1] (0.83ns)   --->   "store i32 0, i32* @pY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:527]   --->   Operation 75 'store' <Predicate = (icmp_ln500 & icmp_ln522 & icmp_ln526) | (!and_ln498_2 & icmp_ln522 & icmp_ln526)> <Delay = 0.83>
ST_5 : Operation 76 [1/1] (0.83ns)   --->   "br label %9" [firmware/nnet_utils/nnet_pooling_stream.h:529]   --->   Operation 76 'br' <Predicate = (icmp_ln500 & icmp_ln522 & icmp_ln526) | (!and_ln498_2 & icmp_ln522 & icmp_ln526)> <Delay = 0.83>

State 6 <SV = 5> <Delay = 2.97>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%i2_0 = phi i3 [ %i2, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 77 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.72ns)   --->   "%icmp_ln506 = icmp eq i3 %i2_0, -4" [firmware/nnet_utils/nnet_pooling_stream.h:506]   --->   Operation 78 'icmp' 'icmp_ln506' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 79 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.83ns)   --->   "%i2 = add i3 %i2_0, 1" [firmware/nnet_utils/nnet_pooling_stream.h:506]   --->   Operation 80 'add' 'i2' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %icmp_ln506, label %3, label %2" [firmware/nnet_utils/nnet_pooling_stream.h:506]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln508 = trunc i3 %i2_0 to i2" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 82 'trunc' 'trunc_ln508' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %trunc_ln508, i5 0)" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 83 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (1.20ns)   --->   "%add_ln508 = add i7 %zext_ln500, %shl_ln" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 84 'add' 'add_ln508' <Predicate = (!icmp_ln506)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln508_1 = zext i7 %add_ln508 to i64" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 85 'zext' 'zext_ln508_1' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%layer_in_V_5_addr = getelementptr [128 x i16]* @layer_in_V_5, i64 0, i64 %zext_ln508_1" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 86 'getelementptr' 'layer_in_V_5_addr' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_6 : Operation 87 [2/2] (1.77ns)   --->   "%layer_in_V_5_load = load i16* %layer_in_V_5_addr, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 87 'load' 'layer_in_V_5_load' <Predicate = (!icmp_ln506)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_6 : Operation 88 [2/2] (0.69ns)   --->   "%pool_res_V = load i16* %pool_V_addr, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:511]   --->   Operation 88 'load' 'pool_res_V' <Predicate = (icmp_ln506)> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 7 <SV = 6> <Delay = 2.46>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln508 = zext i3 %i2_0 to i64" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 89 'zext' 'zext_ln508' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/2] (1.77ns)   --->   "%layer_in_V_5_load = load i16* %layer_in_V_5_addr, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 90 'load' 'layer_in_V_5_load' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%pool_V_addr_1 = getelementptr [4 x i16]* %pool_V, i64 0, i64 %zext_ln508" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 91 'getelementptr' 'pool_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.69ns)   --->   "store i16 %layer_in_V_5_load, i16* %pool_V_addr_1, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 92 'store' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_pooling_stream.h:506]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 0.83>
ST_8 : Operation 94 [1/2] (0.69ns)   --->   "%pool_res_V = load i16* %pool_V_addr, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:511]   --->   Operation 94 'load' 'pool_res_V' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_8 : Operation 95 [1/1] (0.83ns)   --->   "br label %4" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.83>

State 9 <SV = 7> <Delay = 2.18>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_V = phi i16 [ %pool_res_V, %3 ], [ %pool_res_V_1, %._crit_edge66 ]"   --->   Operation 96 'phi' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 1, %3 ], [ %i, %._crit_edge66 ]"   --->   Operation 97 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.72ns)   --->   "%icmp_ln512 = icmp eq i3 %i_0, -4" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 98 'icmp' 'icmp_ln512' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 99 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %icmp_ln512, label %5, label %._crit_edge66" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln513 = zext i3 %i_0 to i64" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 101 'zext' 'zext_ln513' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%pool_V_addr_2 = getelementptr [4 x i16]* %pool_V, i64 0, i64 %zext_ln513" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 102 'getelementptr' 'pool_V_addr_2' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_9 : Operation 103 [2/2] (0.69ns)   --->   "%pool_V_load = load i16* %pool_V_addr_2, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 103 'load' 'pool_V_load' <Predicate = (!icmp_ln512)> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_9 : Operation 104 [1/1] (0.83ns)   --->   "%i = add i3 %i_0, 1" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 104 'add' 'i' <Predicate = (!icmp_ln512)> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_V_V, i16 %tmp_V)" [firmware/nnet_utils/nnet_pooling_stream.h:516]   --->   Operation 105 'write' <Predicate = (icmp_ln512)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "br label %.preheader54" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 106 'br' <Predicate = (icmp_ln512)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 2.20>
ST_10 : Operation 107 [1/2] (0.69ns)   --->   "%pool_V_load = load i16* %pool_V_addr_2, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 107 'load' 'pool_V_load' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_10 : Operation 108 [1/1] (1.09ns)   --->   "%icmp_ln1494 = icmp sgt i16 %pool_V_load, %tmp_V" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 108 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (0.41ns)   --->   "%pool_res_V_1 = select i1 %icmp_ln1494, i16 %pool_V_load, i16 %tmp_V" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 109 'select' 'pool_res_V_1' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "br label %4" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 5> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%storemerge = phi i32 [ %select_ln532, %8 ], [ 0, %7 ]" [firmware/nnet_utils/nnet_pooling_stream.h:532]   --->   Operation 111 'phi' 'storemerge' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "store i32 %storemerge, i32* @sY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:528]   --->   Operation 112 'store' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "br label %11" [firmware/nnet_utils/nnet_pooling_stream.h:534]   --->   Operation 113 'br' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "br label %.preheader56" [firmware/nnet_utils/nnet_pooling_stream.h:484]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer_in_row_Array_V_5_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_5_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_5_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_5_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_5_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_5_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_5_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_5_0_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_5_0_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_5_0_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_5_0_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_5_0_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_5_0_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_5_0_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_5_0_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_5_0_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_5_0_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_5_0_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_5_0_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_5_0_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_5_0_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_5_0_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_5_0_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_5_0_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_5_0_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_5_0_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_5_0_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_5_0_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_5_0_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_5_0_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_5_0_30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_5_0_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_V_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sX]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000]
tmpdata_V         (alloca           ) [ 001111111111]
pool_V            (alloca           ) [ 001111111111]
pool_V_addr       (getelementptr    ) [ 001111111111]
br_ln484          (br               ) [ 011111111111]
i_ih_0            (phi              ) [ 001000000000]
icmp_ln484        (icmp             ) [ 001111111111]
empty             (speclooptripcount) [ 000000000000]
i_ih              (add              ) [ 011111111111]
br_ln484          (br               ) [ 000000000000]
br_ln489          (br               ) [ 001111111111]
ret_ln542         (ret              ) [ 000000000000]
i0_0              (phi              ) [ 000100000000]
icmp_ln489        (icmp             ) [ 001111111111]
empty_46          (speclooptripcount) [ 000000000000]
i0                (add              ) [ 001111111111]
br_ln489          (br               ) [ 000000000000]
tmp_V_11          (read             ) [ 000000000000]
zext_ln492        (zext             ) [ 000000000000]
tmpdata_V_addr    (getelementptr    ) [ 000000000000]
store_ln492       (store            ) [ 000000000000]
br_ln489          (br               ) [ 001111111111]
call_ln497        (call             ) [ 000000000000]
sX_load           (load             ) [ 000001111110]
icmp_ln498        (icmp             ) [ 000001111110]
sY_load           (load             ) [ 000001111110]
icmp_ln498_1      (icmp             ) [ 000001111110]
pY_load           (load             ) [ 000001111110]
icmp_ln498_2      (icmp             ) [ 000000000000]
pX_load           (load             ) [ 000001111110]
icmp_ln498_3      (icmp             ) [ 000000000000]
and_ln498         (and              ) [ 000000000000]
and_ln498_1       (and              ) [ 000000000000]
and_ln498_2       (and              ) [ 001111111111]
br_ln498          (br               ) [ 000000000000]
br_ln500          (br               ) [ 001111111111]
i1_0              (phi              ) [ 000001000000]
zext_ln500        (zext             ) [ 000000110000]
icmp_ln500        (icmp             ) [ 001111111111]
empty_47          (speclooptripcount) [ 000000000000]
i1                (add              ) [ 001111111111]
br_ln500          (br               ) [ 000000000000]
br_ln506          (br               ) [ 001111111111]
br_ln0            (br               ) [ 000000000000]
icmp_ln522        (icmp             ) [ 001111111111]
br_ln522          (br               ) [ 000000000000]
add_ln535         (add              ) [ 000000000000]
store_ln535       (store            ) [ 000000000000]
add_ln537         (add              ) [ 000000000000]
select_ln537      (select           ) [ 000000000000]
store_ln537       (store            ) [ 000000000000]
br_ln0            (br               ) [ 000000000000]
store_ln524       (store            ) [ 000000000000]
store_ln525       (store            ) [ 000000000000]
icmp_ln526        (icmp             ) [ 001111111111]
br_ln526          (br               ) [ 000000000000]
add_ln530         (add              ) [ 000000000000]
store_ln530       (store            ) [ 000000000000]
add_ln532         (add              ) [ 000000000000]
select_ln532      (select           ) [ 001111111111]
br_ln0            (br               ) [ 001111111111]
store_ln527       (store            ) [ 000000000000]
br_ln529          (br               ) [ 001111111111]
i2_0              (phi              ) [ 000000110000]
icmp_ln506        (icmp             ) [ 001111111111]
empty_48          (speclooptripcount) [ 000000000000]
i2                (add              ) [ 001111111111]
br_ln506          (br               ) [ 000000000000]
trunc_ln508       (trunc            ) [ 000000000000]
shl_ln            (bitconcatenate   ) [ 000000000000]
add_ln508         (add              ) [ 000000000000]
zext_ln508_1      (zext             ) [ 000000000000]
layer_in_V_5_addr (getelementptr    ) [ 000000010000]
zext_ln508        (zext             ) [ 000000000000]
layer_in_V_5_load (load             ) [ 000000000000]
pool_V_addr_1     (getelementptr    ) [ 000000000000]
store_ln508       (store            ) [ 000000000000]
br_ln506          (br               ) [ 001111111111]
pool_res_V        (load             ) [ 001111111111]
br_ln512          (br               ) [ 001111111111]
tmp_V             (phi              ) [ 000000000110]
i_0               (phi              ) [ 000000000100]
icmp_ln512        (icmp             ) [ 001111111111]
empty_49          (speclooptripcount) [ 000000000000]
br_ln512          (br               ) [ 000000000000]
zext_ln513        (zext             ) [ 000000000000]
pool_V_addr_2     (getelementptr    ) [ 000000000010]
i                 (add              ) [ 001111111111]
write_ln516       (write            ) [ 000000000000]
br_ln500          (br               ) [ 001111111111]
pool_V_load       (load             ) [ 000000000000]
icmp_ln1494       (icmp             ) [ 000000000000]
pool_res_V_1      (select           ) [ 001111111111]
br_ln512          (br               ) [ 001111111111]
storemerge        (phi              ) [ 000000000001]
store_ln528       (store            ) [ 000000000000]
br_ln534          (br               ) [ 000000000000]
br_ln484          (br               ) [ 011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer_in_row_Array_V_5_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_5_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer_in_row_Array_V_5_0_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_5_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer_in_row_Array_V_5_0_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_5_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer_in_row_Array_V_5_0_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_5_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer_in_row_Array_V_5_0_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_5_0_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer_in_row_Array_V_5_0_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_5_0_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer_in_row_Array_V_5_0_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_5_0_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer_in_row_Array_V_5_0_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_5_0_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer_in_row_Array_V_5_0_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_5_0_8"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layer_in_row_Array_V_5_0_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_5_0_9"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="layer_in_row_Array_V_5_0_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_5_0_10"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="layer_in_row_Array_V_5_0_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_5_0_11"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="layer_in_row_Array_V_5_0_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_5_0_12"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="layer_in_row_Array_V_5_0_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_5_0_13"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="layer_in_row_Array_V_5_0_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_5_0_14"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="layer_in_row_Array_V_5_0_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_5_0_15"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="layer_in_row_Array_V_5_0_16">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_5_0_16"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="layer_in_row_Array_V_5_0_17">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_5_0_17"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="layer_in_row_Array_V_5_0_18">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_5_0_18"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="layer_in_row_Array_V_5_0_19">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_5_0_19"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="layer_in_row_Array_V_5_0_20">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_5_0_20"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="layer_in_row_Array_V_5_0_21">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_5_0_21"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="layer_in_row_Array_V_5_0_22">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_5_0_22"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="layer_in_row_Array_V_5_0_23">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_5_0_23"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="layer_in_row_Array_V_5_0_24">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_5_0_24"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="layer_in_row_Array_V_5_0_25">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_5_0_25"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="layer_in_row_Array_V_5_0_26">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_5_0_26"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="layer_in_row_Array_V_5_0_27">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_5_0_27"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="layer_in_row_Array_V_5_0_28">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_5_0_28"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="layer_in_row_Array_V_5_0_29">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_5_0_29"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="layer_in_row_Array_V_5_0_30">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_5_0_30"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="layer_in_row_Array_V_5_0_31">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_5_0_31"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="layer_in_V_5">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_V_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="sX">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="sY">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="pY">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="pX">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str249"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str250"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str251"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str252"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str253"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str254"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str242"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str243"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str244"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str245"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str246"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str247"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config8>"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="158" class="1004" name="tmpdata_V_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmpdata_V/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="pool_V_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool_V/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_V_11_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="0"/>
<pin id="169" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_11/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln516_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="0" index="2" bw="16" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln516/9 "/>
</bind>
</comp>

<comp id="179" class="1004" name="pool_V_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="1" slack="0"/>
<pin id="183" dir="1" index="3" bw="2" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool_V_addr/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmpdata_V_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="6" slack="0"/>
<pin id="191" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmpdata_V_addr/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln492_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="0"/>
<pin id="195" dir="0" index="1" bw="16" slack="0"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln492/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="layer_in_V_5_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="7" slack="0"/>
<pin id="204" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_in_V_5_addr/6 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_in_V_5_load/6 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="2" slack="0"/>
<pin id="215" dir="0" index="1" bw="16" slack="0"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="pool_res_V/6 store_ln508/7 pool_V_load/9 "/>
</bind>
</comp>

<comp id="218" class="1004" name="pool_V_addr_1_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="3" slack="0"/>
<pin id="222" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool_V_addr_1/7 "/>
</bind>
</comp>

<comp id="226" class="1004" name="pool_V_addr_2_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="3" slack="0"/>
<pin id="230" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool_V_addr_2/9 "/>
</bind>
</comp>

<comp id="233" class="1005" name="i_ih_0_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="10" slack="1"/>
<pin id="235" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_ih_0 (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="i_ih_0_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="10" slack="0"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="1" slack="1"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_ih_0/2 "/>
</bind>
</comp>

<comp id="244" class="1005" name="i0_0_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="6" slack="1"/>
<pin id="246" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i0_0 (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="i0_0_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="6" slack="0"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="1" slack="1"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i0_0/3 "/>
</bind>
</comp>

<comp id="255" class="1005" name="i1_0_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="6" slack="1"/>
<pin id="257" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="i1_0_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="0"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="1" slack="1"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/5 "/>
</bind>
</comp>

<comp id="266" class="1005" name="i2_0_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="3" slack="1"/>
<pin id="268" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="i2_0_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="3" slack="0"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="1" slack="1"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/6 "/>
</bind>
</comp>

<comp id="278" class="1005" name="tmp_V_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="1"/>
<pin id="280" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_V_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="1"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="16" slack="1"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V/9 "/>
</bind>
</comp>

<comp id="289" class="1005" name="i_0_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="1"/>
<pin id="291" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="i_0_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="3" slack="0"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/9 "/>
</bind>
</comp>

<comp id="300" class="1005" name="storemerge_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="storemerge_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="1" slack="1"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/11 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="0" slack="0"/>
<pin id="313" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="16" slack="0"/>
<pin id="315" dir="0" index="3" bw="16" slack="0"/>
<pin id="316" dir="0" index="4" bw="16" slack="0"/>
<pin id="317" dir="0" index="5" bw="16" slack="0"/>
<pin id="318" dir="0" index="6" bw="16" slack="0"/>
<pin id="319" dir="0" index="7" bw="16" slack="0"/>
<pin id="320" dir="0" index="8" bw="16" slack="0"/>
<pin id="321" dir="0" index="9" bw="16" slack="0"/>
<pin id="322" dir="0" index="10" bw="16" slack="0"/>
<pin id="323" dir="0" index="11" bw="16" slack="0"/>
<pin id="324" dir="0" index="12" bw="16" slack="0"/>
<pin id="325" dir="0" index="13" bw="16" slack="0"/>
<pin id="326" dir="0" index="14" bw="16" slack="0"/>
<pin id="327" dir="0" index="15" bw="16" slack="0"/>
<pin id="328" dir="0" index="16" bw="16" slack="0"/>
<pin id="329" dir="0" index="17" bw="16" slack="0"/>
<pin id="330" dir="0" index="18" bw="16" slack="0"/>
<pin id="331" dir="0" index="19" bw="16" slack="0"/>
<pin id="332" dir="0" index="20" bw="16" slack="0"/>
<pin id="333" dir="0" index="21" bw="16" slack="0"/>
<pin id="334" dir="0" index="22" bw="16" slack="0"/>
<pin id="335" dir="0" index="23" bw="16" slack="0"/>
<pin id="336" dir="0" index="24" bw="16" slack="0"/>
<pin id="337" dir="0" index="25" bw="16" slack="0"/>
<pin id="338" dir="0" index="26" bw="16" slack="0"/>
<pin id="339" dir="0" index="27" bw="16" slack="0"/>
<pin id="340" dir="0" index="28" bw="16" slack="0"/>
<pin id="341" dir="0" index="29" bw="16" slack="0"/>
<pin id="342" dir="0" index="30" bw="16" slack="0"/>
<pin id="343" dir="0" index="31" bw="16" slack="0"/>
<pin id="344" dir="0" index="32" bw="16" slack="0"/>
<pin id="345" dir="0" index="33" bw="16" slack="0"/>
<pin id="346" dir="0" index="34" bw="16" slack="0"/>
<pin id="347" dir="1" index="35" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln497/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="icmp_ln484_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="10" slack="0"/>
<pin id="384" dir="0" index="1" bw="8" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln484/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="i_ih_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="10" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_ih/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="icmp_ln489_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="6" slack="0"/>
<pin id="396" dir="0" index="1" bw="6" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln489/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="i0_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="6" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i0/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln492_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="6" slack="0"/>
<pin id="408" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln492/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="sX_load_load_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_load/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="icmp_ln498_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln498/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="sY_load_load_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_load/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="icmp_ln498_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln498_1/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="pY_load_load_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_load/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="icmp_ln498_2_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln498_2/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="pX_load_load_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_load/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="icmp_ln498_3_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln498_3/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="and_ln498_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln498/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="and_ln498_1_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln498_1/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="and_ln498_2_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln498_2/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="zext_ln500_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="6" slack="0"/>
<pin id="471" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln500/5 "/>
</bind>
</comp>

<comp id="473" class="1004" name="icmp_ln500_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="6" slack="0"/>
<pin id="475" dir="0" index="1" bw="6" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln500/5 "/>
</bind>
</comp>

<comp id="479" class="1004" name="i1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="6" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i1/5 "/>
</bind>
</comp>

<comp id="485" class="1004" name="icmp_ln522_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="1"/>
<pin id="487" dir="0" index="1" bw="6" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln522/5 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln535_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="1"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln535/5 "/>
</bind>
</comp>

<comp id="495" class="1004" name="store_ln535_store_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="0"/>
<pin id="498" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln535/5 "/>
</bind>
</comp>

<comp id="501" class="1004" name="add_ln537_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="1"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln537/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="select_ln537_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="1"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="0" index="2" bw="32" slack="0"/>
<pin id="510" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln537/5 "/>
</bind>
</comp>

<comp id="513" class="1004" name="store_ln537_store_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="0"/>
<pin id="515" dir="0" index="1" bw="32" slack="0"/>
<pin id="516" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln537/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="store_ln524_store_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="32" slack="0"/>
<pin id="522" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln524/5 "/>
</bind>
</comp>

<comp id="525" class="1004" name="store_ln525_store_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="32" slack="0"/>
<pin id="528" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln525/5 "/>
</bind>
</comp>

<comp id="531" class="1004" name="icmp_ln526_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="1"/>
<pin id="533" dir="0" index="1" bw="6" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln526/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="add_ln530_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="1"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln530/5 "/>
</bind>
</comp>

<comp id="541" class="1004" name="store_ln530_store_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="0"/>
<pin id="543" dir="0" index="1" bw="32" slack="0"/>
<pin id="544" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln530/5 "/>
</bind>
</comp>

<comp id="547" class="1004" name="add_ln532_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="1"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln532/5 "/>
</bind>
</comp>

<comp id="552" class="1004" name="select_ln532_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="1"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="0" index="2" bw="32" slack="0"/>
<pin id="556" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln532/5 "/>
</bind>
</comp>

<comp id="559" class="1004" name="store_ln527_store_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="32" slack="0"/>
<pin id="562" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln527/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="icmp_ln506_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="3" slack="0"/>
<pin id="567" dir="0" index="1" bw="3" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln506/6 "/>
</bind>
</comp>

<comp id="571" class="1004" name="i2_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="3" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i2/6 "/>
</bind>
</comp>

<comp id="577" class="1004" name="trunc_ln508_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="3" slack="0"/>
<pin id="579" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln508/6 "/>
</bind>
</comp>

<comp id="581" class="1004" name="shl_ln_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="7" slack="0"/>
<pin id="583" dir="0" index="1" bw="2" slack="0"/>
<pin id="584" dir="0" index="2" bw="1" slack="0"/>
<pin id="585" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/6 "/>
</bind>
</comp>

<comp id="589" class="1004" name="add_ln508_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="6" slack="1"/>
<pin id="591" dir="0" index="1" bw="7" slack="0"/>
<pin id="592" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln508/6 "/>
</bind>
</comp>

<comp id="594" class="1004" name="zext_ln508_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="7" slack="0"/>
<pin id="596" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln508_1/6 "/>
</bind>
</comp>

<comp id="599" class="1004" name="zext_ln508_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="3" slack="1"/>
<pin id="601" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln508/7 "/>
</bind>
</comp>

<comp id="604" class="1004" name="icmp_ln512_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="3" slack="0"/>
<pin id="606" dir="0" index="1" bw="3" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln512/9 "/>
</bind>
</comp>

<comp id="610" class="1004" name="zext_ln513_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="3" slack="0"/>
<pin id="612" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln513/9 "/>
</bind>
</comp>

<comp id="615" class="1004" name="i_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="3" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/9 "/>
</bind>
</comp>

<comp id="621" class="1004" name="icmp_ln1494_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="16" slack="0"/>
<pin id="623" dir="0" index="1" bw="16" slack="1"/>
<pin id="624" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/10 "/>
</bind>
</comp>

<comp id="627" class="1004" name="pool_res_V_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="16" slack="0"/>
<pin id="630" dir="0" index="2" bw="16" slack="1"/>
<pin id="631" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pool_res_V_1/10 "/>
</bind>
</comp>

<comp id="635" class="1004" name="store_ln528_store_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="0"/>
<pin id="637" dir="0" index="1" bw="32" slack="0"/>
<pin id="638" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln528/11 "/>
</bind>
</comp>

<comp id="641" class="1005" name="pool_V_addr_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="2" slack="5"/>
<pin id="643" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="pool_V_addr "/>
</bind>
</comp>

<comp id="649" class="1005" name="i_ih_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="10" slack="0"/>
<pin id="651" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_ih "/>
</bind>
</comp>

<comp id="657" class="1005" name="i0_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="6" slack="0"/>
<pin id="659" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i0 "/>
</bind>
</comp>

<comp id="662" class="1005" name="sX_load_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="1"/>
<pin id="664" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sX_load "/>
</bind>
</comp>

<comp id="667" class="1005" name="icmp_ln498_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="1"/>
<pin id="669" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln498 "/>
</bind>
</comp>

<comp id="672" class="1005" name="sY_load_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="1"/>
<pin id="674" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sY_load "/>
</bind>
</comp>

<comp id="677" class="1005" name="icmp_ln498_1_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="1"/>
<pin id="679" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln498_1 "/>
</bind>
</comp>

<comp id="682" class="1005" name="pY_load_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="1"/>
<pin id="684" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pY_load "/>
</bind>
</comp>

<comp id="688" class="1005" name="pX_load_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="1"/>
<pin id="690" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pX_load "/>
</bind>
</comp>

<comp id="694" class="1005" name="and_ln498_2_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="1"/>
<pin id="696" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln498_2 "/>
</bind>
</comp>

<comp id="698" class="1005" name="zext_ln500_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="7" slack="1"/>
<pin id="700" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln500 "/>
</bind>
</comp>

<comp id="706" class="1005" name="i1_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="6" slack="0"/>
<pin id="708" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

<comp id="711" class="1005" name="icmp_ln522_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="1"/>
<pin id="713" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln522 "/>
</bind>
</comp>

<comp id="718" class="1005" name="select_ln532_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="1"/>
<pin id="720" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln532 "/>
</bind>
</comp>

<comp id="726" class="1005" name="i2_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="3" slack="0"/>
<pin id="728" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i2 "/>
</bind>
</comp>

<comp id="731" class="1005" name="layer_in_V_5_addr_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="7" slack="1"/>
<pin id="733" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer_in_V_5_addr "/>
</bind>
</comp>

<comp id="736" class="1005" name="pool_res_V_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="16" slack="1"/>
<pin id="738" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_res_V "/>
</bind>
</comp>

<comp id="744" class="1005" name="pool_V_addr_2_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="2" slack="1"/>
<pin id="746" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="pool_V_addr_2 "/>
</bind>
</comp>

<comp id="749" class="1005" name="i_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="3" slack="0"/>
<pin id="751" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="754" class="1005" name="pool_res_V_1_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="16" slack="1"/>
<pin id="756" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_res_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="161"><net_src comp="112" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="112" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="134" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="156" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="2" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="162" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="114" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="114" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="192"><net_src comp="114" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="166" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="199"><net_src comp="187" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="205"><net_src comp="68" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="114" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="200" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="223"><net_src comp="114" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="224"><net_src comp="207" pin="3"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="218" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="231"><net_src comp="114" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="232"><net_src comp="226" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="236"><net_src comp="116" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="247"><net_src comp="126" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="258"><net_src comp="126" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="269"><net_src comp="142" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="277"><net_src comp="270" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="287"><net_src comp="281" pin="4"/><net_sink comp="172" pin=2"/></net>

<net id="288"><net_src comp="281" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="292"><net_src comp="148" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="82" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="348"><net_src comp="136" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="349"><net_src comp="68" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="350"><net_src comp="4" pin="0"/><net_sink comp="311" pin=3"/></net>

<net id="351"><net_src comp="6" pin="0"/><net_sink comp="311" pin=4"/></net>

<net id="352"><net_src comp="8" pin="0"/><net_sink comp="311" pin=5"/></net>

<net id="353"><net_src comp="10" pin="0"/><net_sink comp="311" pin=6"/></net>

<net id="354"><net_src comp="12" pin="0"/><net_sink comp="311" pin=7"/></net>

<net id="355"><net_src comp="14" pin="0"/><net_sink comp="311" pin=8"/></net>

<net id="356"><net_src comp="16" pin="0"/><net_sink comp="311" pin=9"/></net>

<net id="357"><net_src comp="18" pin="0"/><net_sink comp="311" pin=10"/></net>

<net id="358"><net_src comp="20" pin="0"/><net_sink comp="311" pin=11"/></net>

<net id="359"><net_src comp="22" pin="0"/><net_sink comp="311" pin=12"/></net>

<net id="360"><net_src comp="24" pin="0"/><net_sink comp="311" pin=13"/></net>

<net id="361"><net_src comp="26" pin="0"/><net_sink comp="311" pin=14"/></net>

<net id="362"><net_src comp="28" pin="0"/><net_sink comp="311" pin=15"/></net>

<net id="363"><net_src comp="30" pin="0"/><net_sink comp="311" pin=16"/></net>

<net id="364"><net_src comp="32" pin="0"/><net_sink comp="311" pin=17"/></net>

<net id="365"><net_src comp="34" pin="0"/><net_sink comp="311" pin=18"/></net>

<net id="366"><net_src comp="36" pin="0"/><net_sink comp="311" pin=19"/></net>

<net id="367"><net_src comp="38" pin="0"/><net_sink comp="311" pin=20"/></net>

<net id="368"><net_src comp="40" pin="0"/><net_sink comp="311" pin=21"/></net>

<net id="369"><net_src comp="42" pin="0"/><net_sink comp="311" pin=22"/></net>

<net id="370"><net_src comp="44" pin="0"/><net_sink comp="311" pin=23"/></net>

<net id="371"><net_src comp="46" pin="0"/><net_sink comp="311" pin=24"/></net>

<net id="372"><net_src comp="48" pin="0"/><net_sink comp="311" pin=25"/></net>

<net id="373"><net_src comp="50" pin="0"/><net_sink comp="311" pin=26"/></net>

<net id="374"><net_src comp="52" pin="0"/><net_sink comp="311" pin=27"/></net>

<net id="375"><net_src comp="54" pin="0"/><net_sink comp="311" pin=28"/></net>

<net id="376"><net_src comp="56" pin="0"/><net_sink comp="311" pin=29"/></net>

<net id="377"><net_src comp="58" pin="0"/><net_sink comp="311" pin=30"/></net>

<net id="378"><net_src comp="60" pin="0"/><net_sink comp="311" pin=31"/></net>

<net id="379"><net_src comp="62" pin="0"/><net_sink comp="311" pin=32"/></net>

<net id="380"><net_src comp="64" pin="0"/><net_sink comp="311" pin=33"/></net>

<net id="381"><net_src comp="66" pin="0"/><net_sink comp="311" pin=34"/></net>

<net id="386"><net_src comp="237" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="118" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="237" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="124" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="248" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="128" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="248" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="132" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="248" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="414"><net_src comp="70" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="411" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="138" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="72" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="421" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="138" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="74" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="431" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="82" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="76" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="441" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="82" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="415" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="425" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="435" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="445" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="457" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="451" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="472"><net_src comp="259" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="477"><net_src comp="259" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="128" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="259" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="132" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="140" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="494"><net_src comp="138" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="490" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="76" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="138" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="82" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="512"><net_src comp="501" pin="2"/><net_sink comp="506" pin=2"/></net>

<net id="517"><net_src comp="506" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="70" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="82" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="76" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="82" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="70" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="140" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="138" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="536" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="74" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="138" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="82" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="558"><net_src comp="547" pin="2"/><net_sink comp="552" pin=2"/></net>

<net id="563"><net_src comp="82" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="74" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="270" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="144" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="270" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="148" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="580"><net_src comp="270" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="586"><net_src comp="150" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="577" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="152" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="593"><net_src comp="581" pin="3"/><net_sink comp="589" pin=1"/></net>

<net id="597"><net_src comp="589" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="602"><net_src comp="266" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="608"><net_src comp="293" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="144" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="613"><net_src comp="293" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="619"><net_src comp="293" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="148" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="213" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="278" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="632"><net_src comp="621" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="633"><net_src comp="213" pin="3"/><net_sink comp="627" pin=1"/></net>

<net id="634"><net_src comp="278" pin="1"/><net_sink comp="627" pin=2"/></net>

<net id="639"><net_src comp="304" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="72" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="644"><net_src comp="179" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="652"><net_src comp="388" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="660"><net_src comp="400" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="665"><net_src comp="411" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="670"><net_src comp="415" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="675"><net_src comp="421" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="680"><net_src comp="425" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="685"><net_src comp="431" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="687"><net_src comp="682" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="691"><net_src comp="441" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="693"><net_src comp="688" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="697"><net_src comp="463" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="469" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="709"><net_src comp="479" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="714"><net_src comp="485" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="721"><net_src comp="552" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="729"><net_src comp="571" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="734"><net_src comp="200" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="739"><net_src comp="213" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="747"><net_src comp="226" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="752"><net_src comp="615" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="757"><net_src comp="627" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="281" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_V | {9 }
	Port: layer_in_V_5 | {3 4 }
	Port: sX | {5 }
	Port: sY | {11 }
	Port: pY | {5 }
	Port: pX | {5 }
 - Input state : 
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : data_V_V | {3 }
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : layer_in_V_5 | {3 4 6 7 }
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : sX | {4 }
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : sY | {4 }
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : pY | {4 }
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : pX | {4 }
  - Chain level:
	State 1
		pool_V_addr : 1
	State 2
		icmp_ln484 : 1
		i_ih : 1
		br_ln484 : 2
	State 3
		icmp_ln489 : 1
		i0 : 1
		br_ln489 : 2
		zext_ln492 : 1
		tmpdata_V_addr : 2
		store_ln492 : 3
	State 4
		icmp_ln498 : 1
		icmp_ln498_1 : 1
		icmp_ln498_2 : 1
		icmp_ln498_3 : 1
		and_ln498 : 2
		and_ln498_1 : 2
		and_ln498_2 : 2
		br_ln498 : 2
	State 5
		zext_ln500 : 1
		icmp_ln500 : 1
		i1 : 1
		br_ln500 : 2
		br_ln522 : 1
		store_ln535 : 1
		select_ln537 : 1
		store_ln537 : 2
		br_ln526 : 1
		store_ln530 : 1
		select_ln532 : 1
	State 6
		icmp_ln506 : 1
		i2 : 1
		br_ln506 : 2
		trunc_ln508 : 1
		shl_ln : 2
		add_ln508 : 3
		zext_ln508_1 : 4
		layer_in_V_5_addr : 5
		layer_in_V_5_load : 6
	State 7
		pool_V_addr_1 : 1
		store_ln508 : 2
	State 8
	State 9
		icmp_ln512 : 1
		br_ln512 : 2
		zext_ln513 : 1
		pool_V_addr_2 : 2
		pool_V_load : 3
		i : 1
		write_ln516 : 1
	State 10
		icmp_ln1494 : 1
		pool_res_V_1 : 2
	State 11
		store_ln528 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                         Functional Unit                        |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_fu_311 |    1    |  6.179  |   629   |   250   |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                           i_ih_fu_388                          |    0    |    0    |    0    |    17   |    0    |
|          |                            i0_fu_400                           |    0    |    0    |    0    |    15   |    0    |
|          |                            i1_fu_479                           |    0    |    0    |    0    |    15   |    0    |
|          |                        add_ln535_fu_490                        |    0    |    0    |    0    |    39   |    0    |
|    add   |                        add_ln537_fu_501                        |    0    |    0    |    0    |    39   |    0    |
|          |                        add_ln530_fu_536                        |    0    |    0    |    0    |    39   |    0    |
|          |                        add_ln532_fu_547                        |    0    |    0    |    0    |    39   |    0    |
|          |                            i2_fu_571                           |    0    |    0    |    0    |    11   |    0    |
|          |                        add_ln508_fu_589                        |    0    |    0    |    0    |    15   |    0    |
|          |                            i_fu_615                            |    0    |    0    |    0    |    11   |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                        icmp_ln484_fu_382                       |    0    |    0    |    0    |    13   |    0    |
|          |                        icmp_ln489_fu_394                       |    0    |    0    |    0    |    11   |    0    |
|          |                        icmp_ln498_fu_415                       |    0    |    0    |    0    |    20   |    0    |
|          |                       icmp_ln498_1_fu_425                      |    0    |    0    |    0    |    20   |    0    |
|          |                       icmp_ln498_2_fu_435                      |    0    |    0    |    0    |    20   |    0    |
|   icmp   |                       icmp_ln498_3_fu_445                      |    0    |    0    |    0    |    20   |    0    |
|          |                        icmp_ln500_fu_473                       |    0    |    0    |    0    |    11   |    0    |
|          |                        icmp_ln522_fu_485                       |    0    |    0    |    0    |    20   |    0    |
|          |                        icmp_ln526_fu_531                       |    0    |    0    |    0    |    20   |    0    |
|          |                        icmp_ln506_fu_565                       |    0    |    0    |    0    |    9    |    0    |
|          |                        icmp_ln512_fu_604                       |    0    |    0    |    0    |    9    |    0    |
|          |                       icmp_ln1494_fu_621                       |    0    |    0    |    0    |    13   |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                       select_ln537_fu_506                      |    0    |    0    |    0    |    32   |    0    |
|  select  |                       select_ln532_fu_552                      |    0    |    0    |    0    |    32   |    0    |
|          |                       pool_res_V_1_fu_627                      |    0    |    0    |    0    |    16   |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                        and_ln498_fu_451                        |    0    |    0    |    0    |    2    |    0    |
|    and   |                       and_ln498_1_fu_457                       |    0    |    0    |    0    |    2    |    0    |
|          |                       and_ln498_2_fu_463                       |    0    |    0    |    0    |    2    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|
|   read   |                      tmp_V_11_read_fu_166                      |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|
|   write  |                    write_ln516_write_fu_172                    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                        zext_ln492_fu_406                       |    0    |    0    |    0    |    0    |    0    |
|          |                        zext_ln500_fu_469                       |    0    |    0    |    0    |    0    |    0    |
|   zext   |                       zext_ln508_1_fu_594                      |    0    |    0    |    0    |    0    |    0    |
|          |                        zext_ln508_fu_599                       |    0    |    0    |    0    |    0    |    0    |
|          |                        zext_ln513_fu_610                       |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|
|   trunc  |                       trunc_ln508_fu_577                       |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|                          shl_ln_fu_581                         |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                                |    1    |  6.179  |   629   |   762   |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|  pool_V |    0   |   32   |    1   |    0   |
|tmpdata_V|    0   |   32   |    8   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    0   |   64   |    9   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   and_ln498_2_reg_694   |    1   |
|       i0_0_reg_244      |    6   |
|        i0_reg_657       |    6   |
|       i1_0_reg_255      |    6   |
|        i1_reg_706       |    6   |
|       i2_0_reg_266      |    3   |
|        i2_reg_726       |    3   |
|       i_0_reg_289       |    3   |
|      i_ih_0_reg_233     |   10   |
|       i_ih_reg_649      |   10   |
|        i_reg_749        |    3   |
|   icmp_ln498_1_reg_677  |    1   |
|    icmp_ln498_reg_667   |    1   |
|    icmp_ln522_reg_711   |    1   |
|layer_in_V_5_addr_reg_731|    7   |
|     pX_load_reg_688     |   32   |
|     pY_load_reg_682     |   32   |
|  pool_V_addr_2_reg_744  |    2   |
|   pool_V_addr_reg_641   |    2   |
|   pool_res_V_1_reg_754  |   16   |
|    pool_res_V_reg_736   |   16   |
|     sX_load_reg_662     |   32   |
|     sY_load_reg_672     |   32   |
|   select_ln532_reg_718  |   32   |
|    storemerge_reg_300   |   32   |
|      tmp_V_reg_278      |   16   |
|    zext_ln500_reg_698   |    7   |
+-------------------------+--------+
|          Total          |   318  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_207 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_213 |  p0  |   4  |   2  |    8   ||    21   |
|    i2_0_reg_266   |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   28   ||  2.672  ||    39   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    1   |    6   |   629  |   762  |    0   |
|   Memory  |    0   |    -   |   64   |    9   |    0   |
|Multiplexer|    -   |    2   |    -   |   39   |    -   |
|  Register |    -   |    -   |   318  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    8   |  1011  |   810  |    0   |
+-----------+--------+--------+--------+--------+--------+
