<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html>
<head>
<title>Patent US5883396 - High-frequency wireless communication system on a single ultrathin silicon ... - Google Patents</title>
<script>(function(){var a=function(e){this.t={};this.tick=function(e,i,d){d=void 0!=d?d:(new Date).getTime();this.t[e]=[d,i]};this.tick("start",null,e)},b=new a;window.jstiming={Timer:a,load:b};if(window.performance&&window.performance.timing){var c=window.performance.timing,f=window.jstiming.load,g=c.navigationStart,h=c.responseStart;0<g&&h>=g&&(f.tick("_wtsrt",void 0,g),f.tick("wtsrt_","_wtsrt",h),f.tick("tbsd_","wtsrt_"))}
try{var j=null;window.chrome&&window.chrome.csi&&(j=Math.floor(window.chrome.csi().pageT),f&&0<g&&(f.tick("_tbnd",void 0,window.chrome.csi().startE),f.tick("tbnd_","_tbnd",g)));null==j&&window.gtbExternal&&(j=window.gtbExternal.pageT());null==j&&window.external&&(j=window.external.pageT,f&&0<g&&(f.tick("_tbnd",void 0,window.external.startE),f.tick("tbnd_","_tbnd",g)));j&&(window.jstiming.pt=j)}catch(k){};})();
</script><link rel="stylesheet" href="/patents/css/_173f3eb08751494e5351928575aaa593/kl_patents_bundle.css" type="text/css">
<script type="text/javascript" src="/books/atb_173f3eb08751494e5351928575aaa593.js"></script><script type="text/javascript">_OC_addMsgs({21697:"View sample", 20198:"Web", 22224:"Sample eBook", 19688:"%1$s More", 18955:"Private bookshelf", 18138:"Back Cover", 21936:"eReader", 22144:"Added to {$count} shelves", 22084:"Good for:", 18871:"Less", 18802:"PDF", 18870:"More", 22087:"Read the first chapter - FREE!", 21825:"Tablet / iPad", 22233:"You have not made this book available for reading offline.", 21808:"Help with devices \x26 formats", 22192:"This book is not available offline.", 18764:"Purchased", 21713:"Delete forever", 26364:"Flowing text", 18464:"Add to my library", 21833:"This eBook, like all Google eBooks, is formatted to be readable on tablet devices like Android tablets and the iPad.", 19696:"Discuss this patent on Stack Exchange", 18295:"Download", 22103:"Cancelled - price change", 18278:"Limited preview", 19097:"Some pages are omitted from this book preview.", 22254:"Buy and read instantly wherever you go with books on Google Play", 18519:"Embed", 22105:"Cancelled - publisher cancellation", 18279:"Snippet view", 18497:"Write review", 22036:"Pre-ordered", 18898:"EPUB", 18277:"Full view", 19697:"Discuss this application on Stack Exchange", 18632:"Paste link in \x3cb\x3eemail\x3c/b\x3e or \x3cb\x3eIM\x3c/b\x3e", 21832:"This eBook, like all Google eBooks, is formatted to be readable on the web.", 21919:"Make available offline", 22011:"Pre-order eBook - %1$s", 22143:"Added to {$shelf}", 22001:"eBook - FREE", 18163:"Page %1$s", 22223:"Sample print book", 22170:"The format of this book is currently unknown. We will update this when we receive the information from the publisher.", 26365:"Pages %1$s to %2$s are not shown in this preview.", 22226:"Read the book for FREE", 21846:"This eBook does not include scanned pages, which retain the format of a printed book. Instead, the text can be  adjusted and it flows to fit any screen.", 22161:"Help with pre-orders", 22160:"Available on: %1$s", 18299:"%1$d pages", 22002:"eBook - %1$s", 19690:"Find prior art", 18242:"Loading...", 18140:"Contents", 22000:"preview it", 21841:"This eBook may be hard to read on smartphones like Android and iPhone / iPod touch.", 21843:"This eBook includes flowing text, so you can adjust the font size and style to read comfortably on any device.", 19144:"No preview", 21861:"Scroll right", 21837:"This eBook is good for smartphones like Android and iPhone / iPod touch.", 18768:"Selection text", 22249:"Learn more about books on Google Play", 22080:"Cancelled", 18516:"Share this clip", 18287:"more \x26raquo;", 22089:"read eReader instructions", 18523:"Image", 21663:"Scanned pages", 26380:"Page %1$s is not part of this book preview.", 18385:"Download PDF", 22104:"Cancelled - problem with eBook", 21840:"This Google eBook does not include flowing text, so you cannot adjust the font on an eReader.", 18137:"Front Cover", 21909:"This book is not available for reading offline.", 18244:"Learn more", 18631:"This is a preview. The total pages displayed will be limited.", 18042:"Buy this book", 18108:"You have either reached a page that is unavailable for viewing or reached your viewing limit for this book.", 18130:"Page", 18005:"Search in this patent", 22085:"Features:", 22234:"This book has not completely downloaded for reading offline.", 22221:"There was an error downloading this volume.", 19713:"View PDF", 18370:"%1$d reviews", 21844:"This book does not include flowing text, so you cannot adjust the font. Instead, you see images of pages, with a fixed layout. This is good for larger screens,  but not always ideal for eReaders and smartphones.", 19251:"Preview", 22102:"Cancelled - by customer request", 21918:"Remove from My eBooks", 21769:"Could not contact server. Please check your Internet connection.", 21809:"Web", 21827:"Smartphone", 18954:"Public bookshelf", 19694:"Discuss this patent", 21835:"This Google eBook includes flowing text, so you can adjust the font to read comfortably on an eReader.", 21862:"Scroll left", 19695:"Discuss this application", 19111:"\x3ca href\x3d\x22%1$s\x22 class\x3d\x22%2$s\x22\x3eView order\x3c/a\x3e", 21672:"Sample", 19154:"Read now", 21845:"This eBook includes scanned pages, so pages appear as they would in a printed book.", 21838:"This Google eBook includes flowing text  so you can adjust the font to read comfortably on the small screen of a smartphone.", 19689:"Less", 19113:"Credit card declined:", 18891:"Translate", 22206:"Gift Received", 22222:"Sorry, the publisher limits downloads of this book to {$number} devices or computers, and you have reached this limit. Please remove this book from other readers, wait a few minutes, and try again.", 21994:"Available on: \x3cb\x3e%1$s\x3c/b\x3e", 18849:"No preview available for this page."});</script><script type="text/javascript">function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: 'en',gaTrack: true,gaId: "UA-27188110-1"});}</script><script type="text/javascript" src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><link rel="canonical" href="http://www.google.com/patents/US5883396">
<meta property="og:url" content="http://www.google.com/patents/US5883396">
<meta name="title" content="Patent US5883396 - High-frequency wireless communication system on a single ultrathin silicon on sapphire chip">
<meta name="description" content="A high-frequency wireless communication system on a single ultrathin silicon on sapphire chip is presented. This system incorporates analog, digital (logic and memory) and high radio frequency circuits on a single ultrathin silicon on sapphire chip. The devices are fabricated using conventional bulk silicon CMOS processing techniques. Advantages include single chip architecture, superior high frequency performance, low power consumption and cost effective fabrication.">
<meta property="og:title" content="Patent US5883396 - High-frequency wireless communication system on a single ultrathin silicon on sapphire chip">
<meta property="og:type" content="book">
<meta property="og:site_name" content="Google Books">
<meta property="og:image" content="http://www.google.com/patents?id=Rs0XAAAAEBAJ&amp;printsec=frontcover&amp;img=1&amp;zoom=1">
<link rel="image_src" href="http://www.google.com/patents?id=Rs0XAAAAEBAJ&amp;printsec=frontcover&amp;img=1&amp;zoom=1">
<script>if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}@media all{.gb1{height:22;margin-right:.5em;vertical-align:top}#gbar{float:left}}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb4{color:#00c !important}.gbi .gb4{color:#dd8e27 !important}.gbf .gb4{color:#900 !important}
#gbar { padding:.3em .6em !important;}</style>
</head>
<body topmargin="3" marginheight="3">
<div id="gbar"><nobr><a class="gb1" href="http://www.google.com/search?hl=en&amp;sa=N&amp;tab=tw">Search</a> <a class="gb1" href="http://www.google.com/search?hl=en&amp;tbm=isch&amp;source=og&amp;sa=N&amp;tab=ti">Images</a> <a class="gb1" href="http://maps.google.com/maps?hl=en&amp;sa=N&amp;tab=tl">Maps</a> <a class="gb1" href="https://play.google.com/?hl=en&amp;tab=t8">Play</a> <a class="gb1" href="http://www.youtube.com/results?sa=N&amp;tab=t1">YouTube</a> <a class="gb1" href="http://news.google.com/nwshp?hl=en&amp;tab=tn">News</a> <a class="gb1" href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a class="gb1" href="https://drive.google.com/?tab=to">Drive</a> <a class="gb1" style="text-decoration:none" href="http://www.google.com/intl/en/options/"><u>More</u> &raquo;</a></nobr></div>
<div id="guser" width="100%"><nobr><span id="gbn" class="gbi"></span><span id="gbf" class="gbf"></span><span id="gbe"><a href="http://www.google.com/advanced_patent_search?ie=ISO-8859-1" class="gb4">Advanced Patent Search</a> | </span><a href="http://www.google.com/history/optout?hl=en" class="gb4">Web History</a> | <a target="_top" id="gb_70" href="https://www.google.com/accounts/Login?service=&amp;continue=http://www.google.com/patents%3Fhl%3Den&amp;hl=en" class="gb4">Sign in</a></nobr></div>
<div class="gbh" style="left:0"></div>
<div class="gbh" style="right:0"></div>
<div id="guser"><nobr></nobr></div>
<div style="clear:both;"></div>
<div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr>
<td class="logo"><a href="http://www.google.com/patents?ie=ISO-8859-1" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"></a></td>
<td><form action="http://www.google.com/search" name="f" id="vheadf" method="get">
<span id="hf"></span><input type="hidden" name="tbm" value="pts"><input type="hidden" name="tbo" value="1"><input type="hidden" name="hl" value="en"><table><tr>
<td><div class="inputs"><table><tr>
<td><div class="text-input">
<input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script>
</div></td>
<td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""></div></td>
</tr></table></div></td>
<td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search?ie=ISO-8859-1"><nobr>Advanced Patent Search</nobr></a></div></td>
</tr></table>
</form></td>
</tr></table></div>
<div class="kd-appbar">
<h2 class="kd-appname"><a href="/patents">Patents</a></h2>
<div class="kd-buttonbar left" id="left-toolbar-buttons">
<a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US5883396"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=Rs0XAAAAEBAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS5883396&amp;usg=AFQjCNEkPvswspU4MAXD_OlRCTEQB51yRQ" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/a/google.com/viewer?url=www.google.com/patents/US5883396.pdf"></a><a id="appbar-download-pdf-link" href="/patents/US5883396.pdf"></a>
</div>
<div class="kd-buttonbar right" id="right-toolbar-buttons"></div>
</div>
<div id="books-microdata" itemscope="" itemtype="http://schema.org/Book" itemid="http://www.google.com/patents/US5883396" style="display:none">
<span itemprop="description">A high-frequency wireless communication system on a single ultrathin silicon on sapphire chip is presented. This system incorporates analog, digital (logic and memory) and high radio frequency circuits on a single ultrathin silicon on sapphire chip. The devices are fabricated using conventional bulk...</span><span itemprop="url">http://www.google.com/patents/US5883396?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US5883396 - High-frequency wireless communication system on a single ultrathin silicon on sapphire chip</span><img itemprop="image" src="http://www.google.com/patents?id=Rs0XAAAAEBAJ&amp;printsec=frontcover&amp;img=1&amp;zoom=1" alt="Patent US5883396 - High-frequency wireless communication system on a single ultrathin silicon on sapphire chip" title="Patent US5883396 - High-frequency wireless communication system on a single ultrathin silicon on sapphire chip">
</div>
<table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr>
<td id="menu_td" class="menu_td"><div id="menu_container"><div class="menu" id="menu">
<div class="menu_content" style="margin-bottom:6px">
<div id="volume-info-sidebar">
<span class="gb-survey-link"></span><h1 class="gb-volume-title" dir="ltr">High-frequency wireless communication system on a single ultrathin silicon ...</h1>&nbsp;<span class="addmd">Ronald E. Reedy et al</span>
</div>
<table style="margin-bottom:4px"><tr class="sidebarnav">
<td class="sidebarcover"><a href="http://www.google.com/patents?id=Rs0XAAAAEBAJ&amp;printsec=abstract&amp;zoom=4&amp;ie=ISO-8859-1"><img src="http://bks5.books.google.com/patents?id=Rs0XAAAAEBAJ&amp;printsec=abstract&amp;img=1&amp;zoom=1&amp;sig=ACfU3U2DuhN1ixW32bOJiMqTFVx4uRhN9A" alt="Abstract" title="Abstract" width="102" border="1" id="summary-frontcover"></a></td>
<td class="sidebarlinks">
<span class="nolink">&rsaquo;&nbsp;Overview</span><br><a href="/patents/US5883396?printsec=abstract&amp;ie=ISO-8859-1">Abstract</a><br><a href="/patents/US5883396?printsec=drawing&amp;ie=ISO-8859-1">Drawings</a><br><a href="/patents/US5883396?printsec=description&amp;ie=ISO-8859-1">Description</a><br><a href="/patents/US5883396?printsec=claims&amp;ie=ISO-8859-1">Claims</a><br><span id="gb-atb-patents-plusone-container"></span>
</td>
</tr></table>
</div>
<div style="clear:both"></div>
<div style="margin-left:10px"><form action="/patents" id="search_form" style="margin:0px;padding:0px;" method="get"> <input type="hidden" name="ie" value="ISO-8859-1"><input type="hidden" name="id" value="Rs0XAAAAEBAJ"><table cellpadding="0" cellspacing="0" class="swv-table"><tr>
<td width="100%" class="swv-td-search"><span><input id="search_form_input" type="text" maxlength="1024" class="text_flat swv-input-search" name="q" value="" title="Go" accesskey="i"></span></td>
<td class="swv-td-space">&nbsp;&nbsp;</td>
<td><input type="submit" value="Go"></td>
</tr></table>
<script type="text/javascript">if (window['_OC_autoDir']) {_OC_autoDir('search_form_input');}</script>
</form></div>
<div id="menu_scroll"><div id="metadata_content" class="menu_content"><div id="metadata_v"><div class="patent_bibdata"><p><b>Patent number</b>: 5883396<br><b>Filing date</b>: Oct 17, 1996<br><b>Issue date</b>: Mar 16, 1999<br></p></div></div></div></div>
</div></div></td>
<td id="viewport_td">
<div class="vertical_module_list_row"><div id="overview" class="about_content"><div id="overview_v"><table id="summarytable" cellpadding="0" cellspacing="0" border="0" width="100%"><tr><td valign="top">
<p class="patent_abstract_text">A high-frequency wireless communication system on a single ultrathin silicon on sapphire chip is presented. This system incorporates analog, digital (logic and memory) and high radio frequency circuits on a single ultrathin silicon on sapphire chip. The devices are fabricated using conventional bulk silicon CMOS processing techniques. Advantages include single chip architecture, superior high frequency performance, low power consumption and cost effective fabrication.</p>
<div class="patent_bibdata">
<b>Inventors</b>:&nbsp;<a href="http://www.google.com/search?tbo=p&amp;tbm=pts&amp;hl=en&amp;q=ininventor:%22Ronald+E.+Reedy%22">Ronald E. Reedy</a>, <a href="http://www.google.com/search?tbo=p&amp;tbm=pts&amp;hl=en&amp;q=ininventor:%22Mark+L.+Burgener%22">Mark L. Burgener</a><br><b>Original Assignee</b>:&nbsp;<a href="http://www.google.com/search?tbo=p&amp;tbm=pts&amp;hl=en&amp;q=inassignee:%22Peregrine+Semiconductor+Corporation%22">Peregrine Semiconductor Corporation</a><br><b>Current U.S. Classification</b>:&nbsp;<a href="http://www.google.com/url?id=Rs0XAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&amp;usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S009000">257/9</a>; <a href="http://www.google.com/url?id=Rs0XAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&amp;usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S213000">257/213</a>; <a href="http://www.google.com/url?id=Rs0XAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&amp;usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S280000">257/280</a>; <a href="http://www.google.com/url?id=Rs0XAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&amp;usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S327000">257/327</a>; <a href="http://www.google.com/url?id=Rs0XAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&amp;usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S347000">257/347</a>; <a href="http://www.google.com/url?id=Rs0XAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&amp;usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S350000">257/350</a>; <a href="http://www.google.com/url?id=Rs0XAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&amp;usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S369000">257/369</a>; <a href="http://www.google.com/url?id=Rs0XAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&amp;usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21004">257/E21.004</a>; <a href="http://www.google.com/url?id=Rs0XAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&amp;usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21121">257/E21.121</a>; <a href="http://www.google.com/url?id=Rs0XAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&amp;usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21133">257/E21.133</a>; <a href="http://www.google.com/url?id=Rs0XAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&amp;usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21704">257/E21.704</a>; <a href="http://www.google.com/url?id=Rs0XAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&amp;usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE27101">257/E27.101</a>; <a href="http://www.google.com/url?id=Rs0XAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&amp;usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE27111">257/E27.111</a>; <a href="http://www.google.com/url?id=Rs0XAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&amp;usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE27112">257/E27.112</a>; <a href="http://www.google.com/url?id=Rs0XAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&amp;usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE29278">257/E29.278</a>; <a href="http://www.google.com/url?id=Rs0XAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&amp;usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE29286">257/E29.286</a>; <a href="http://www.google.com/url?id=Rs0XAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&amp;usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE29287">257/E29.287</a><br><b>International Classification</b>:&nbsp;H01L 2972<br><br><a href="http://www.google.com/url?id=Rs0XAAAAEBAJ&amp;q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/5883396&amp;usg=AFQjCNFlD3QnE_Ge2VlSbqZ1JAccaIoLiw">View patent at USPTO</a><br><a href="http://www.google.com/url?id=Rs0XAAAAEBAJ&amp;q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D5883396&amp;usg=AFQjCNHjUor_LIk2CVnY255KLanVVmBZtQ">Search USPTO Assignment Database</a><br>
</div>
</td></tr></table></div></div></div>
<div class="vertical_module_list_row">
<h3 class="about_title">
<a name="patent_citations_anchor"></a>Citations</h3>
<div id="patent_citations" class="about_content"><div id="patent_citations_v"><table class="rel_patent" style="border-spacing:10px 0" cellpadding="4">
<tr>
<td class="rel_patent_header"><b>Cited Patent</b></td>
<td class="rel_patent_header"><b>Filing date</b></td>
<td class="rel_patent_header"><b>Issue date</b></td>
<td class="rel_patent_header"><b>Original Assignee</b></td>
<td class="rel_patent_header rel_patent_title"><b>Title</b></td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US3562608?ie=ISO-8859-1">US3562608</a></td>
<td valign="top" nowrap></td>
<td valign="top" nowrap>1971</td>
<td valign="top"></td>
<td class="rel_patent_title" valign="top">VARIABLE INTEGRATED COUPLER</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US3829881?ie=ISO-8859-1">US3829881</a></td>
<td valign="top" nowrap>Jul 10, 1972</td>
<td valign="top" nowrap>Aug 1, 1974</td>
<td valign="top"></td>
<td class="rel_patent_title" valign="top">VARIABLE CAPACITANCE DEVICE</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US4177084?ie=ISO-8859-1">US4177084</a></td>
<td valign="top" nowrap>Jun 9, 1978</td>
<td valign="top" nowrap>Dec 4, 1979</td>
<td valign="top">Hewlett-Packard Company</td>
<td class="rel_patent_title" valign="top">Method for producing a low defect layer of silicon-on-sapphire wafer</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US4198649?ie=ISO-8859-1">US4198649</a></td>
<td valign="top" nowrap>Jul 3, 1978</td>
<td valign="top" nowrap>Apr 15, 1980</td>
<td valign="top">Fairchild Camera and Instrument Corporation</td>
<td class="rel_patent_title" valign="top">Memory cell structure utilizing conductive buried regions</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US4385937?ie=ISO-8859-1">US4385937</a></td>
<td valign="top" nowrap>May 14, 1981</td>
<td valign="top" nowrap>May 31, 1983</td>
<td valign="top">Tokyo Shibaura Denki Kabushiki Kaisha</td>
<td class="rel_patent_title" valign="top">Regrowing selectively formed ion amorphosized regions by thermal gradient</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US4418470?ie=ISO-8859-1">US4418470</a></td>
<td valign="top" nowrap>Oct 21, 1981</td>
<td valign="top" nowrap>Dec 6, 1983</td>
<td valign="top">General Electric Company</td>
<td class="rel_patent_title" valign="top">Method for fabricating silicon-on-sapphire monolithic microwave integrated circuits</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US4425700?ie=ISO-8859-1">US4425700</a></td>
<td valign="top" nowrap>Aug 7, 1981</td>
<td valign="top" nowrap>Jan 17, 1984</td>
<td valign="top">Fujitsu Limited</td>
<td class="rel_patent_title" valign="top">Semiconductor device and method for manufacturing the same</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US4463492?ie=ISO-8859-1">US4463492</a></td>
<td valign="top" nowrap>Sep 24, 1982</td>
<td valign="top" nowrap>Aug 7, 1984</td>
<td valign="top">Tokyo Shibaura Denki Kabushiki Kaisha</td>
<td class="rel_patent_title" valign="top">Method of forming a semiconductor device on insulating substrate by selective amorphosization followed by simultaneous activation and reconversion to single crystal state</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US4509990?ie=ISO-8859-1">US4509990</a></td>
<td valign="top" nowrap>Nov 15, 1982</td>
<td valign="top" nowrap>Apr 9, 1985</td>
<td valign="top">Hughes Aircraft Company</td>
<td class="rel_patent_title" valign="top">Solid phase epitaxy and regrowth process with controlled defect density profiling for heteroepitaxial semiconductor on insulator composite substrates</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US4523963?ie=ISO-8859-1">US4523963</a></td>
<td valign="top" nowrap>Feb 27, 1984</td>
<td valign="top" nowrap>Jun 18, 1985</td>
<td valign="top">Tokyo Shibaura Denki Kabushiki Kaisha</td>
<td class="rel_patent_title" valign="top">Method of fabricating MOS device on a SOS wafer by stabilizing interface region with silicon and oxygen implant</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US4588447?ie=ISO-8859-1">US4588447</a></td>
<td valign="top" nowrap>Jun 25, 1984</td>
<td valign="top" nowrap>May 13, 1986</td>
<td valign="top">Rockwell International Corporation</td>
<td class="rel_patent_title" valign="top">Method of eliminating p-type electrical activity and increasing channel mobility of Si-implanted and recrystallized SOS films</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US4607176?ie=ISO-8859-1">US4607176</a></td>
<td valign="top" nowrap>Aug 22, 1984</td>
<td valign="top" nowrap>Aug 19, 1986</td>
<td valign="top">The United States of America as represented by the Secretary of the Air Force</td>
<td class="rel_patent_title" valign="top">Tally cell circuit</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US4615762?ie=ISO-8859-1">US4615762</a></td>
<td valign="top" nowrap>Apr 30, 1985</td>
<td valign="top" nowrap>Oct 7, 1986</td>
<td valign="top">RCA Corporation</td>
<td class="rel_patent_title" valign="top">Method for thinning silicon</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US4617066?ie=ISO-8859-1">US4617066</a></td>
<td valign="top" nowrap>Nov 26, 1984</td>
<td valign="top" nowrap>Oct 14, 1986</td>
<td valign="top">Hughes Aircraft Company</td>
<td class="rel_patent_title" valign="top">Process of making semiconductors having shallow, hyperabrupt doped regions by implantation and two step annealing</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US4659392?ie=ISO-8859-1">US4659392</a></td>
<td valign="top" nowrap>Jul 30, 1986</td>
<td valign="top" nowrap>Apr 21, 1987</td>
<td valign="top">Hughes Aircraft Company</td>
<td class="rel_patent_title" valign="top">Selective area double epitaxial process for fabricating silicon-on-insulator structures for use with MOS devices and integrated circuits</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US4766482?ie=ISO-8859-1">US4766482</a></td>
<td valign="top" nowrap>Dec 9, 1986</td>
<td valign="top" nowrap>Aug 23, 1988</td>
<td valign="top">General Electric Company</td>
<td class="rel_patent_title" valign="top">Semiconductor device and method of making the same</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US4775641?ie=ISO-8859-1">US4775641</a></td>
<td valign="top" nowrap>Sep 25, 1986</td>
<td valign="top" nowrap>Oct 4, 1988</td>
<td valign="top">General Electric Company</td>
<td class="rel_patent_title" valign="top">Method of making silicon-on-sapphire semiconductor devices</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US4843448?ie=ISO-8859-1">US4843448</a></td>
<td valign="top" nowrap>Apr 18, 1988</td>
<td valign="top" nowrap>Jun 27, 1989</td>
<td valign="top">The United States of America as represented by the Secretary of the Navy</td>
<td class="rel_patent_title" valign="top">Thin-film integrated injection logic</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5027171?ie=ISO-8859-1">US5027171</a></td>
<td valign="top" nowrap>Aug 28, 1989</td>
<td valign="top" nowrap>Jun 25, 1991</td>
<td valign="top">The United States of America as represented by the Secretary of the Navy</td>
<td class="rel_patent_title" valign="top">Dual polarity floating gate MOS analog memory device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5141882?ie=ISO-8859-1">US5141882</a></td>
<td valign="top" nowrap>Dec 30, 1991</td>
<td valign="top" nowrap>Aug 25, 1992</td>
<td valign="top">Mitsubishi Denki Kabushiki Kaisha</td>
<td class="rel_patent_title" valign="top">Semiconductor field effect device having channel stop and channel region formed in a well and manufacturing method therefor</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5229644?ie=ISO-8859-1">US5229644</a></td>
<td valign="top" nowrap>Feb 5, 1992</td>
<td valign="top" nowrap>Jul 20, 1993</td>
<td valign="top">Casio Computer Co., Ltd.</td>
<td class="rel_patent_title" valign="top">Thin film transistor having a transparent electrode and substrate</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5294823?ie=ISO-8859-1">US5294823</a></td>
<td valign="top" nowrap>Apr 9, 1992</td>
<td valign="top" nowrap>Mar 15, 1994</td>
<td valign="top">Texas Instruments Incorporated</td>
<td class="rel_patent_title" valign="top">SOI BICMOS process</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5300443?ie=ISO-8859-1">US5300443</a></td>
<td valign="top" nowrap>Jun 30, 1993</td>
<td valign="top" nowrap>Apr 5, 1994</td>
<td valign="top">The United States of America as represented by the Secretary of the Navy</td>
<td class="rel_patent_title" valign="top">Method for fabricating complementary enhancement and depletion mode field effect transistors on a single substrate</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5572040?ie=ISO-8859-1">US5572040</a></td>
<td valign="top" nowrap>Mar 25, 1994</td>
<td valign="top" nowrap>Nov 5, 1996</td>
<td valign="top">Peregrine Semiconductor Corporation</td>
<td class="rel_patent_title" valign="top">High-frequency wireless communication system on a single ultrathin silicon on sapphire chip</td>
</tr>
</table></div></div>
</div>
<div class="vertical_module_list_row">
<h3 class="about_title">
<a name="patent_referenced_by_anchor"></a>Referenced by</h3>
<div id="patent_referenced_by" class="about_content"><div id="patent_referenced_by_v"><table class="rel_patent" style="border-spacing:10px 0" cellpadding="4">
<tr>
<td class="rel_patent_header"><b>Citing Patent</b></td>
<td class="rel_patent_header"><b>Filing date</b></td>
<td class="rel_patent_header"><b>Issue date</b></td>
<td class="rel_patent_header"><b>Original Assignee</b></td>
<td class="rel_patent_header rel_patent_title"><b>Title</b></td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6037619?ie=ISO-8859-1">US6037619</a></td>
<td valign="top" nowrap>Mar 10, 1998</td>
<td valign="top" nowrap>Mar 14, 2000</td>
<td valign="top">Kabushiki Kaisha Toshiba</td>
<td class="rel_patent_title" valign="top">Field effect transistor and high-frequency power amplifier having same</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6043560?ie=ISO-8859-1">US6043560</a></td>
<td valign="top" nowrap>Dec 3, 1997</td>
<td valign="top" nowrap>Mar 28, 2000</td>
<td valign="top">Intel Corporation</td>
<td class="rel_patent_title" valign="top">Thermal interface thickness control for a microprocessor</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6054336?ie=ISO-8859-1">US6054336</a></td>
<td valign="top" nowrap>May 26, 1998</td>
<td valign="top" nowrap>Apr 25, 2000</td>
<td valign="top">U.S. Philips Corporation</td>
<td class="rel_patent_title" valign="top">Method of manufacturing an electronic device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6057555?ie=ISO-8859-1">US6057555</a></td>
<td valign="top" nowrap>Oct 26, 1998</td>
<td valign="top" nowrap>May 2, 2000</td>
<td valign="top">Peregrine Semiconductor Corporation</td>
<td class="rel_patent_title" valign="top">High-frequency wireless communication system on a single ultrathin silicon on sapphire chip</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6160293?ie=ISO-8859-1">US6160293</a></td>
<td valign="top" nowrap>Oct 22, 1998</td>
<td valign="top" nowrap>Dec 12, 2000</td>
<td valign="top">NEC Corporation</td>
<td class="rel_patent_title" valign="top">Sub-quarter micron silicon-on-insulator MOS field effect transistor with deep silicide contact layers</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6222229?ie=ISO-8859-1">US6222229</a></td>
<td valign="top" nowrap>Jun 14, 1999</td>
<td valign="top" nowrap>Apr 24, 2001</td>
<td valign="top">CREE, Inc.</td>
<td class="rel_patent_title" valign="top">Self-aligned shield structure for realizing high frequency power MOSFET devices with improved reliability</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6583445?ie=ISO-8859-1">US6583445</a></td>
<td valign="top" nowrap>Sep 8, 2000</td>
<td valign="top" nowrap>Jun 24, 2003</td>
<td valign="top">Peregrine Semiconductor Corporation<br>George Mason University<br>John Hopkins University<br>The United States of America as represented by the Secretary of the Army</td>
<td class="rel_patent_title" valign="top">Integrated electronic-optoelectronic devices and method of making the same</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6653885?ie=ISO-8859-1">US6653885</a></td>
<td valign="top" nowrap>Oct 30, 2001</td>
<td valign="top" nowrap>Nov 25, 2003</td>
<td valign="top">Peregrine Semiconductor Corporation</td>
<td class="rel_patent_title" valign="top">On-chip integrated mixer with balun circuit and method of making the same</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6667506?ie=ISO-8859-1">US6667506</a></td>
<td valign="top" nowrap>Mar 25, 2000</td>
<td valign="top" nowrap>Dec 23, 2003</td>
<td valign="top">Peregrine Semiconductor Corporation</td>
<td class="rel_patent_title" valign="top">Variable capacitor with programmability</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6690056?ie=ISO-8859-1">US6690056</a></td>
<td valign="top" nowrap>Oct 19, 1999</td>
<td valign="top" nowrap>Feb 10, 2004</td>
<td valign="top">Peregrine Semiconductor Corporation</td>
<td class="rel_patent_title" valign="top">EEPROM cell on SOI</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6804502?ie=ISO-8859-1">US6804502</a></td>
<td valign="top" nowrap>Oct 8, 2002</td>
<td valign="top" nowrap>Oct 12, 2004</td>
<td valign="top">Peregrine Semiconductor Corporation</td>
<td class="rel_patent_title" valign="top">Switch circuit and method of switching radio frequency signals</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6869229?ie=ISO-8859-1">US6869229</a></td>
<td valign="top" nowrap>Mar 15, 2002</td>
<td valign="top" nowrap>Mar 22, 2005</td>
<td valign="top">Peregrine Semiconductor Corporation</td>
<td class="rel_patent_title" valign="top">Coupled optical and optoelectronic devices, and method of making the same</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7123898?ie=ISO-8859-1">US7123898</a></td>
<td valign="top" nowrap>Aug 18, 2004</td>
<td valign="top" nowrap>Oct 17, 2006</td>
<td valign="top">Peregrine Semiconductor Corporation</td>
<td class="rel_patent_title" valign="top">Switch circuit and method of switching radio frequency signals</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7211825?ie=ISO-8859-1">US7211825</a></td>
<td valign="top" nowrap>Jun 14, 2004</td>
<td valign="top" nowrap>May 1, 2007</td>
<td valign="top"></td>
<td class="rel_patent_title" valign="top">Indium oxide-based thin film transistors and circuits</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7355262?ie=ISO-8859-1">US7355262</a></td>
<td valign="top" nowrap>Mar 17, 2006</td>
<td valign="top" nowrap>Apr 8, 2008</td>
<td valign="top">Taiwan Semiconductor Manufacturing Company, Ltd.</td>
<td class="rel_patent_title" valign="top">Diffusion topography engineering for high performance CMOS fabrication</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7460852?ie=ISO-8859-1">US7460852</a></td>
<td valign="top" nowrap>Oct 16, 2006</td>
<td valign="top" nowrap>Dec 2, 2008</td>
<td valign="top">Peregrine Semiconductor Corporation</td>
<td class="rel_patent_title" valign="top">Switch circuit and method of switching radio frequency signals</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7516320?ie=ISO-8859-1">US7516320</a></td>
<td valign="top" nowrap>Mar 27, 2006</td>
<td valign="top" nowrap>Apr 7, 2009</td>
<td valign="top">Quartics, Inc.</td>
<td class="rel_patent_title" valign="top">Distributed processing architecture with scalable processing layers</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7613442?ie=ISO-8859-1">US7613442</a></td>
<td valign="top" nowrap>May 11, 2005</td>
<td valign="top" nowrap>Nov 3, 2009</td>
<td valign="top">Peregrine Semiconductor Corporation</td>
<td class="rel_patent_title" valign="top">Switch circuit and method of switching radio frequency signals</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7619462?ie=ISO-8859-1">US7619462</a></td>
<td valign="top" nowrap>Feb 9, 2006</td>
<td valign="top" nowrap>Nov 17, 2009</td>
<td valign="top">Peregrine Semiconductor Corporation</td>
<td class="rel_patent_title" valign="top">Unpowered switch and bleeder circuit</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7795968?ie=ISO-8859-1">US7795968</a></td>
<td valign="top" nowrap>Jan 12, 2009</td>
<td valign="top" nowrap>Sep 14, 2010</td>
<td valign="top">Peregrine Semiconductor Corporation</td>
<td class="rel_patent_title" valign="top">Power ranging transmit RF power amplifier</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7796969?ie=ISO-8859-1">US7796969</a></td>
<td valign="top" nowrap>Feb 3, 2006</td>
<td valign="top" nowrap>Sep 14, 2010</td>
<td valign="top">Peregrine Semiconductor Corporation</td>
<td class="rel_patent_title" valign="top">Symmetrically and asymmetrically stacked transistor group RF switch</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7835280?ie=ISO-8859-1">US7835280</a></td>
<td valign="top" nowrap>Jan 8, 2009</td>
<td valign="top" nowrap>Nov 16, 2010</td>
<td valign="top">Quartics, Inc.</td>
<td class="rel_patent_title" valign="top">Methods and systems for managing variable delays in packet transmission</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7860499?ie=ISO-8859-1">US7860499</a></td>
<td valign="top" nowrap>Dec 1, 2008</td>
<td valign="top" nowrap>Dec 28, 2010</td>
<td valign="top">Peregrine Semiconductor Corporation</td>
<td class="rel_patent_title" valign="top">Switch circuit and method of switching radio frequency signals</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7890891?ie=ISO-8859-1">US7890891</a></td>
<td valign="top" nowrap>Sep 14, 2006</td>
<td valign="top" nowrap>Feb 15, 2011</td>
<td valign="top">Peregrine Semiconductor Corporation</td>
<td class="rel_patent_title" valign="top">Method and apparatus improving gate oxide reliability by controlling accumulated charge</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7910993?ie=ISO-8859-1">US7910993</a></td>
<td valign="top" nowrap>Jul 10, 2006</td>
<td valign="top" nowrap>Mar 22, 2011</td>
<td valign="top">Peregrine Semiconductor Corporation</td>
<td class="rel_patent_title" valign="top">Method and apparatus for use in improving linearity of MOSFET's using an accumulated charge sink</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US8129787?ie=ISO-8859-1">US8129787</a></td>
<td valign="top" nowrap>Mar 22, 2011</td>
<td valign="top" nowrap>Mar 6, 2012</td>
<td valign="top">Peregrine Semiconductor Corporation</td>
<td class="rel_patent_title" valign="top">Method and apparatus for use in improving linearity of MOSFETs using an accumulated charge sink</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US8131251?ie=ISO-8859-1">US8131251</a></td>
<td valign="top" nowrap>Aug 7, 2006</td>
<td valign="top" nowrap>Mar 6, 2012</td>
<td valign="top">Peregrine Semiconductor Corporation</td>
<td class="rel_patent_title" valign="top">Integrated RF front end with stacked transistor switch</td>
</tr>
</table></div></div>
</div>
<div class="vertical_module_list_row">
<h3 class="about_title">
<a name="patent_claims_anchor"></a>Claims</h3>
<div id="patent_claims" class="about_content"><div id="patent_claims_v">
<p>1. In combination:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">an insulating substrate;</dd>
<dd style="margin-left:1em;">a layer of silicon formed on said insulating substrate wherein said silicon layer is less than approximately 1000 .ANG. thick and is substantially free of electrically active states achieved by controlling the temperature of said silicon layer to temperatures of less than or equal to approximately 950.degree. C. during any processing of said silicon layer which exposes said silicon layer to a non-oxidizing ambient environment; and</dd>
<dd style="margin-left:1em;">a logic component fabricated in said silicon layer wherein said logic component is selected from the group including a NAND gate, a NOR gate and a transmission gate.</dd>
</dl>
<p>2. The combination defined in claim 1 wherein said insulating substrate comprises sapphire.</p>
<p>3. The combination defined in claim 1 wherein said layer of silicon has an areal density of electrically active states which is less than approximately 5.times.10.sup.11 cm.sup.-2.</p>
<p>4. The combination defined in claim 1 wherein said logic component selected from the group including a NAND gate, a NOR gate and a transmission gate further comprises P-channel transistors and N-channel transistors fabricated in said layer of silicon formed on said insulating substrate.</p>
<p>5. The combination defined in claim 4 wherein said logic component comprises CMOS FET transistors.</p>
<p>6. An electronic memory comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">an insulating substrate;</dd>
<dd style="margin-left:1em;">a layer of silicon formed on said insulating substrate wherein said layer of silicon is less than approximately 1000 .ANG. thick and is substantially free of electrically active states achieved by controlling the temperature of said layer of silicon to temperatures of less than or equal to approximately 950.degree. C. during any processing of said layer of silicon which exposes said layer of silicon to a non-oxidizing ambient environment;</dd>
<dd style="margin-left:1em;">a first N-channel transistor fabricated in said layer of silicon formed on said insulating substrate;</dd>
<dd style="margin-left:1em;">a first P-channel transistor fabricated in said layer of silicon formed on said insulating substrate;</dd>
<dd style="margin-left:1em;">a second N-channel transistor fabricated in said layer of silicon formed on said insulating substrate;</dd>
<dd style="margin-left:1em;">a second P-channel transistor fabricated in said layer of silicon formed on said insulating substrate, wherein said first N-channel transistor, said first P-channel transistor, said second N-channel transistor and said second P-channel transistor are interconnected to form a cross coupled inverter; and</dd>
<dd style="margin-left:1em;">a transmission gate electrically connected to said cross coupled inverter wherein said transmission gate comprises either one of a third P-channel transistor or a third N-channel transistor fabricated in said layer of silicon formed on said insulating substrate.</dd>
</dl>
<p>7. A microelectronic circuit comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">an electrically insulating substrate;</dd>
<dd style="margin-left:1em;">a semiconductive silicon layer that is formed on the substrate and has a thickness of less than approximately 110 nanometers and an areal density of electrically active states less than approximately 5.times.10.sup.11 cm.sup.-2 achieved by controlling the temperature of said semiconductive silicon layer to temperatures of less than or equal to approximately 950.degree. C. during any processing of said semiconductive silicon layer which exposes said semiconductive silicon layer to a non-oxidizing ambient environment; and</dd>
<dd style="margin-left:1em;">a field effect transistor formed in the semiconductive silicon layer.</dd>
</dl>
<p>8. A circuit as in claim 7 in which the electrically insulating substrate comprises sapphire.</p>
<p>9. A circuit as in claim 7 in which the field effect transistor has a gate length of less than approximately 0.8 micrometers.</p>
<p>10. An electronic memory circuit comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">an electrically insulating substrate;</dd>
<dd style="margin-left:1em;">a semiconductive silicon layer that is formed on the substrate and has a thickness of less than approximately 110 nanometers and an areal density of electrically active states less than approximately 5.times.10.sup.11 cm.sup.-2 achieved by controlling the temperature of said semiconductive silicon layer to temperatures of less than or equal to approximately 950.degree. C. during any processing of said semiconductive silicon layer which exposes said semiconductive silicon layer to a non-oxidizing ambient environment;</dd>
<dd style="margin-left:1em;">a first N-channel transistor fabricated in said semiconductive silicon layer formed on said insulating substrate;</dd>
<dd style="margin-left:1em;">a first P-channel transistor fabricated in said semiconductive silicon layer formed on said insulating substrate;</dd>
<dd style="margin-left:1em;">a second N-channel transistor fabricated in said semiconductive silicon layer formed on said insulating substrate; and</dd>
<dd style="margin-left:1em;">a second P-channel transistor fabricated in said semiconductive silicon layer formed on said insulating substrate, wherein said first N-channel transistor, said first P-channel transistor, said second N-channel transistor and said second P-channel transistor are interconnected to form a flip-flop circuit element.</dd>
</dl>
<p>11. A circuit as in claim 10 in which the memory element further comprises a transmission gate electrically connected to said flip-flop circuit element wherein said transmission gate comprises either one of a third P-channel transistor or a third N-channel transistor fabricated in said semiconductive silicon layer formed on said insulating substrate.</p>
<p>12. A MOS device comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">an insulating substrate;</dd>
<dd style="margin-left:1em;">a silicon layer formed on said insulating substrate wherein said silicon layer is less than approximately 1000 .ANG. thick and is substantially free of electrically active states achieved by controlling the temperature of said silicon layer to temperatures of less than or equal to approximately 950.degree. C. during any processing of said silicon layer which exposes said silicon layer to a non-oxidizing ambient environment;</dd>
<dd style="margin-left:1em;">a source region formed in said silicon layer;</dd>
<dd style="margin-left:1em;">a drain region formed in said silicon layer;</dd>
<dd style="margin-left:1em;">a channel region formed in said silicon layer between said source region and said drain region; and</dd>
<dd style="margin-left:1em;">a gate positioned adjacent said channel region.</dd>
</dl>
<p>13. A MOS device as defined in claim 12 wherein said insulating substrate comprises sapphire.</p>
<p>14. A MOS device as defined in claim 12 wherein said silicon layer has an areal density of electrically active states which is less than approximately 5.times.10.sup.11 cm.sup.-2.</p>
<p>15. A MOS device as defined in claim 12 wherein said channel has a length of less than approximately 0.8 .mu.m.</p>
<p>16. A MOS device as defined in claim 12 wherein said source region and said drain region overlap said gate by less than approximately 0.06 .mu.m.</p>
<p>17. A NAND gate comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">an insulating substrate;</dd>
<dd style="margin-left:1em;">a layer of silicon formed on said insulating substrate wherein said layer of silicon is less than approximately 1000 .ANG. thick and is substantially free of electrically active states achieved by controlling the temperature of said layer of silicon to temperatures of less than or equal to approximately 950.degree. C. during any processing of said layer of silicon which exposes said layer of silicon to a non-oxidizing ambient environment;</dd>
<dd style="margin-left:1em;">first and second P-channel transistors fabricated in said layer of silicon formed on said insulating substrate wherein said first and second P-channel transistors have widths of less than approximately 1.3 .mu.m and lengths of less than approximately 0.7 .mu.m;</dd>
<dd style="margin-left:1em;">a first N-channel transistor fabricated in said layer of silicon formed on said insulating substrate wherein said first N-channel transistor has a width of less than approximately 0.9 .mu.m and a length of less than approximately 0.8 .mu.m; and</dd>
<dd style="margin-left:1em;">a second N-channel transistor fabricated in said layer of silicon formed on said insulating substrate wherein said second N-channel transistor has a width of less than approximately 1.0 .mu.m and a length of less than approximately 0.8 .mu.m.</dd>
</dl>
<p>18. A NOR gate comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">an insulating substrate;</dd>
<dd style="margin-left:1em;">a layer of silicon formed on said insulating substrate wherein said layer of silicon is less than approximately 1000 .ANG. thick and is substantially free of electrically active states achieved by controlling the temperature of said layer of silicon to temperatures of less than or equal to approximately 950.degree. C. during any processing of said layer of silicon which exposes said layer of silicon to a non-oxidizing ambient environment;</dd>
<dd style="margin-left:1em;">first and second PMOS transistors fabricated in said layer of silicon formed on said insulating substrate wherein said first and second PMOS transistors have widths of less than approximately 1.5 .mu.m and lengths of less than approximately 0.7 .mu.m; and</dd>
<dd style="margin-left:1em;">first and second NMOS transistors fabricated in said layer of silicon formed on said insulating substrate wherein said first and second NMOS transistors have widths of less than approximately 1.0 .mu.m and lengths of less than approximately 0.8 .mu.m.</dd>
</dl>
<p>19. A logic component comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">an insulating substrate;</dd>
<dd style="margin-left:1em;">a layer of silicon formed on said insulating substrate wherein said silicon layer is less than approximately 1000 .ANG. thick and is substantially free of electrically active states achieved by controlling the temperature of said layer of silicon to temperatures of less than or equal to approximately 950.degree. C. during any processing of said layer of silicon which exposes said layer of silicon to a non-oxidizing ambient environment;</dd>
<dd style="margin-left:1em;">a first N-channel transistor fabricated in said layer of silicon formed on said insulating substrate;</dd>
<dd style="margin-left:1em;">a first P-channel transistor fabricated in said layer of silicon formed on said insulating substrate;</dd>
<dd style="margin-left:1em;">a second N-channel transistor fabricated in said layer of silicon formed on said insulating substrate; and</dd>
<dd style="margin-left:1em;">a second P-channel transistor fabricated in said layer of silicon formed on said insulating substrate, wherein said first N-channel transistor, said first P-channel transistor, said second N-channel transistor and said second P-channel transistor are interconnected to form a flip-flop element.</dd>
</dl>
<p>20. A logic component as defined in claim 19 further comprising a transmission gate electrically connected to said flip-flop element wherein said transmission gate comprises either one of a third P-channel transistor or a third N-channel transistor fabricated in said layer of silicon formed on said insulating substrate.</p>
<p>21. A logic component comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">an insulating substrate;</dd>
<dd style="margin-left:1em;">a layer of silicon formed on said insulating substrate wherein said silicon layer is less than approximately 1000 .ANG. thick and is substantially free of electrically active states achieved by controlling the temperature of said layer of silicon to temperatures of less than or equal to approximately 950.degree. C. during any processing of said layer of silicon which exposes said layer of silicon to a non-oxidizing ambient environment;</dd>
<dd style="margin-left:1em;">a first N-channel transistor fabricated in said layer of silicon formed on said insulating substrate;</dd>
<dd style="margin-left:1em;">a first resistor fabricated in said layer of silicon formed on said insulating substrate;</dd>
<dd style="margin-left:1em;">a second N-channel transistor fabricated in said layer of silicon formed on said insulating substrate; and</dd>
<dd style="margin-left:1em;">a second resistor fabricated in said layer of silicon formed on said insulating substrate, wherein said first N-channel transistor, said first resistor, said second N-channel transistor and said second resistor are interconnected to form a flip-flop element.</dd>
</dl>
<p>22. A logic component as defined in claim 21 further comprising a transmission gate electrically connected to said flip-flop element wherein said transmission gate comprises either one of a first P-channel transistor or a third N-channel transistor fabricated in said layer of silicon formed on said insulating substrate.</p>
<p>23. A MOS device comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">an insulating substrate;</dd>
<dd style="margin-left:1em;">a silicon layer formed on said sapphire substrate wherein said silicon layer is less than approximately 1000 .ANG. thick and is substantially free of electrically active states achieved by controlling the temperature of said silicon layer to temperatures of less than or equal to approximately 950.degree. C. during any processing of said silicon layer which exposes said silicon layer to a non-oxidizing ambient environment;</dd>
<dd style="margin-left:1em;">a source region formed in said silicon layer, wherein a voltage V.sub.S is applied to said source region;</dd>
<dd style="margin-left:1em;">a drain region formed in said silicon layer, wherein a voltage V.sub.D is applied to said drain region;</dd>
<dd style="margin-left:1em;">a channel region formed in said silicon layer between said source region and said drain region; and</dd>
<dd style="margin-left:1em;">a gate positioned adjacent said channel region, wherein a voltage V.sub.G is applied to said source region to control current flowing between said source and said drain, I.sub.DS.</dd>
</dl>
<p>24. A MOS device as defined in claim 23 wherein said current flowing through said channel from said source to said drain, I.sub.DS, is a linear function of the voltage difference between said source and said drain, V.sub.D -V.sub.S =V.sub.DS.</p>
<p>25. A MOS device as defined in claim 23 wherein said channel is fully depleted.</p>
<p>26. A digital electronic circuit comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">an electrically insulating substrate;</dd>
<dd style="margin-left:1em;">a semiconductive silicon layer that is formed on the substrate and has a thickness of less than approximately 110 nanometers and an areal density of electrically active states less than approximately 5.times.10.sup.11 cm.sup.-2 achieved by controlling the temperature of said semiconductive silicon layer to temperatures of less than or equal to approximately 950.degree. C. during any processing of said semiconductive silicon layer which exposes said semiconductive silicon layer to a non-oxidizing ambient environment; and</dd>
<dd style="margin-left:1em;">a digital field effect transistor element that is formed in the semiconductive silicon layer and includes:</dd>
<dd style="margin-left:1em;"><dl>
<dd style="margin-left:1em;">an N-type source;</dd>
<dd style="margin-left:1em;">an N-type drain; and</dd>
<dd style="margin-left:1em;">a P-type channel having a gate length of less than approximately 0.8 micrometers, negligible source-body effect and a mobility higher than approximately 180 cm/volt-second; and</dd>
<dd style="margin-left:1em;">a gate formed over the channel.</dd>
</dl></dd>
</dl>
</div></div>
</div>
<div class="vertical_module_list_row">
<h3 class="about_title">
<a name="selected_pages_anchor"></a>Drawings</h3>
<div id="selected_pages" class="about_content"><div id="selected_pages_v">
<div class="selectedpagesthumbnail">
<a href="http://www.google.com/patents?id=Rs0XAAAAEBAJ&amp;pg=PA3&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4"><img src="http://bks5.books.google.com/patents?id=Rs0XAAAAEBAJ&amp;pg=PA3&amp;img=1&amp;zoom=1&amp;sig=ACfU3U1FlL4SD0H72HkJnqJ9yFsBHkB2sA" alt="Drawings" title="Drawings" height="160" border="1"></a><br><a class="primary" href="http://www.google.com/patents?id=Rs0XAAAAEBAJ&amp;pg=PA3&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4">Drawings</a>
</div>
<div class="selectedpagesthumbnail">
<a href="http://www.google.com/patents?id=Rs0XAAAAEBAJ&amp;pg=PA4&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4"><img src="http://bks5.books.google.com/patents?id=Rs0XAAAAEBAJ&amp;pg=PA4&amp;img=1&amp;zoom=1&amp;sig=ACfU3U1K4oRu0S5yijCmTJHFrwhAfC3M8g" alt="Drawings" title="Drawings" height="160" border="1"></a><br><a class="primary" href="http://www.google.com/patents?id=Rs0XAAAAEBAJ&amp;pg=PA4&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4">Drawings</a>
</div>
<div class="selectedpagesthumbnail">
<a href="http://www.google.com/patents?id=Rs0XAAAAEBAJ&amp;pg=PA5&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4"><img src="http://bks5.books.google.com/patents?id=Rs0XAAAAEBAJ&amp;pg=PA5&amp;img=1&amp;zoom=1&amp;sig=ACfU3U0X2ZuHmfcfCTHW6FapePwymNxKTw" alt="Drawings" title="Drawings" height="160" border="1"></a><br><a class="primary" href="http://www.google.com/patents?id=Rs0XAAAAEBAJ&amp;pg=PA5&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4">Drawings</a>
</div>
<div class="selectedpagesthumbnail">
<a href="http://www.google.com/patents?id=Rs0XAAAAEBAJ&amp;pg=PA6&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4"><img src="http://bks5.books.google.com/patents?id=Rs0XAAAAEBAJ&amp;pg=PA6&amp;img=1&amp;zoom=1&amp;sig=ACfU3U0bIanHWxg-HD5555sC2a2GvseI-w" alt="Drawings" title="Drawings" height="160" border="1"></a><br><a class="primary" href="http://www.google.com/patents?id=Rs0XAAAAEBAJ&amp;pg=PA6&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4">Drawings</a>
</div>
<div class="selectedpagesthumbnail">
<a href="http://www.google.com/patents?id=Rs0XAAAAEBAJ&amp;pg=PA7&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4"><img src="http://bks5.books.google.com/patents?id=Rs0XAAAAEBAJ&amp;pg=PA7&amp;img=1&amp;zoom=1&amp;sig=ACfU3U0Z79g5LFLhqvf5Xge6ryzTu-1DUw" alt="Drawings" title="Drawings" height="160" border="1"></a><br><a class="primary" href="http://www.google.com/patents?id=Rs0XAAAAEBAJ&amp;pg=PA7&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4">Drawings</a>
</div>
<div style="clear:both;"></div>
</div></div>
</div>
</td>
</tr></table>
<script type="text/javascript">_OC_addFlags({LockSrc:"/books/javascript/lock_173f3eb08751494e5351928575aaa593.js", IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsGeoLayerEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:0, IsRatingsOnBookcardsEnabled:1, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_addMsgs();_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026ie=ISO-8859-1\u0026sig=ACfU3U0sBsV1-BYiYkz_MMxrkzbxscR8rQ\u0026id=Rs0XAAAAEBAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026ie=ISO-8859-1\u0026sig=ACfU3U33Bx8H0-8SXR_LhlKl1W-iEjR1Wg\u0026id=Rs0XAAAAEBAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026ie=ISO-8859-1\u0026sig=ACfU3U1lb_6W3uMXhSMiQbC2rw4lhNPXiw","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/5883396_High_frequency_wireless_communic.pdf?id=Rs0XAAAAEBAJ\u0026ie=ISO-8859-1\u0026output=pdf\u0026sig=ACfU3U2QRKxOsXEFhByUZS-ZkThX3FbcOw"},"sample_url":"http://www.google.com/patents/reader?id=Rs0XAAAAEBAJ\u0026ie=ISO-8859-1\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em">
<div style="margin-bottom:8px">
<a href="http://www.google.com/"><nobr>Google&nbsp;Home</nobr></a> - <a href="//www.google.com/patents/sitemap/"><nobr>Sitemap</nobr></a> - <a href="http://www.google.com/googlebooks/uspto.html"><nobr>USPTO Bulk Downloads</nobr></a> - <a href="/intl/en/privacy/"><nobr>Privacy Policy</nobr></a> - <a href="/intl/en/policies/terms/"><nobr>Terms of Service</nobr></a> - <a href="//support.google.com/contact/bin/answer.py?hl=en&amp;answer=2539193"><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a>
</div>
<span>&copy;2012 Google</span>
</div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script>
</body>
</html>
