INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/eleun/Desktop/ese_da_scrivere/esercizio_8_omega/esercizio_8_omega.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
