# do ejercicio_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# 
# vcom -93 -work work {/home/alph4/QuartusProyects/ejercicio/ejercicio.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:12:20 on Sep 18,2022
# vcom -reportprogress 300 -93 -work work /home/alph4/QuartusProyects/ejercicio/ejercicio.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ejercicio
# -- Compiling architecture seleccion of ejercicio
# End time: 09:12:20 on Sep 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/alph4/QuartusProyects/ejercicio/multiplexor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:12:20 on Sep 18,2022
# vcom -reportprogress 300 -93 -work work /home/alph4/QuartusProyects/ejercicio/multiplexor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplexor
# -- Compiling architecture Behavioral of multiplexor
# End time: 09:12:20 on Sep 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/alph4/QuartusProyects/ejercicio/demultiplexor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:12:20 on Sep 18,2022
# vcom -reportprogress 300 -93 -work work /home/alph4/QuartusProyects/ejercicio/demultiplexor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity demultiplexor
# -- Compiling architecture seleccion_demux of demultiplexor
# End time: 09:12:20 on Sep 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.demultiplexor
# vsim work.demultiplexor 
# Start time: 09:12:24 on Sep 18,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.demultiplexor(seleccion_demux)
add wave -position end  sim:/demultiplexor/S
add wave -position end  sim:/demultiplexor/Y
add wave -position end  sim:/demultiplexor/Z
# End time: 09:12:40 on Sep 18,2022, Elapsed time: 0:00:16
# Errors: 0, Warnings: 0
