Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test.qsys --block-symbol-file --output-directory=/home/maciej/Pulpit/FPGA/l6/zad3/Memory_test --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading zad3/Memory_test.qsys
Progress: Reading input file
Progress: Adding Avalon_Master_Memory_0 [Avalon_Master_Memory 0.2]
Progress: Parameterizing module Avalon_Master_Memory_0
Progress: Adding clk_0 [clock_source 19.1]
Progress: Parameterizing module clk_0
Progress: Adding master_0 [altera_jtag_avalon_master 19.1]
Progress: Parameterizing module master_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 19.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test.qsys --synthesis=VERILOG --output-directory=/home/maciej/Pulpit/FPGA/l6/zad3/Memory_test/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading zad3/Memory_test.qsys
Progress: Reading input file
Progress: Adding Avalon_Master_Memory_0 [Avalon_Master_Memory 0.2]
Progress: Parameterizing module Avalon_Master_Memory_0
Progress: Adding clk_0 [clock_source 19.1]
Progress: Parameterizing module clk_0
Progress: Adding master_0 [altera_jtag_avalon_master 19.1]
Progress: Parameterizing module master_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 19.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Memory_test: Generating Memory_test "Memory_test" for QUARTUS_SYNTH
Info: Avalon_Master_Memory_0: "Memory_test" instantiated Avalon_Master_Memory "Avalon_Master_Memory_0"
Info: master_0: "Memory_test" instantiated altera_jtag_avalon_master "master_0"
Info: onchip_memory2_0: Starting RTL generation for module 'Memory_test_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/maciej/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/maciej/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/maciej/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Memory_test_onchip_memory2_0 --dir=/tmp/alt8225_5852267692756690127.dir/0005_onchip_memory2_0_gen/ --quartus_dir=/home/maciej/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8225_5852267692756690127.dir/0005_onchip_memory2_0_gen//Memory_test_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'Memory_test_onchip_memory2_0'
Info: onchip_memory2_0: "Memory_test" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Memory_test" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info: fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info: rst_controller: "master_0" instantiated altera_reset_controller "rst_controller"
Info: Avalon_Master_Memory_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "Avalon_Master_Memory_0_avalon_master_translator"
Info: onchip_memory2_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info: Avalon_Master_Memory_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "Avalon_Master_Memory_0_avalon_master_agent"
Info: onchip_memory2_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_memory2_0_s1_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: onchip_memory2_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "onchip_memory2_0_s1_burst_adapter"
Info: Reusing file /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test/synthesis/submodules/altera_merlin_arbitrator.sv
Info: master_0_master_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "master_0_master_rsp_width_adapter"
Info: Reusing file /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/maciej/Pulpit/FPGA/l6/zad3/Memory_test/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Memory_test: Done "Memory_test" with 29 modules, 50 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
