
*** Running vivado
    with args -log Main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Main.tcl -notrace
Command: synth_design -top Main -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15268 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 282.477 ; gain = 72.262
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Main' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/Main.vhd:50]
INFO: [Synth 8-3491] module 'divider8' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/grsdfsfes.vhd:32' bound to instance 'impartire' of component 'divider8' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/Main.vhd:132]
INFO: [Synth 8-638] synthesizing module 'divider8' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/grsdfsfes.vhd:42]
INFO: [Synth 8-3491] module 'full_sub_8bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/fsfses.vhd:32' bound to instance 'U0' of component 'full_sub_8bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/grsdfsfes.vhd:58]
INFO: [Synth 8-638] synthesizing module 'full_sub_8bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/fsfses.vhd:39]
INFO: [Synth 8-3491] module 'full_sub' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/scs.vhd:32' bound to instance 'U1' of component 'full_sub' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/fsfses.vhd:55]
INFO: [Synth 8-638] synthesizing module 'full_sub' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/scs.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'full_sub' (1#1) [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/scs.vhd:40]
INFO: [Synth 8-3491] module 'full_sub' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/scs.vhd:32' bound to instance 'U2' of component 'full_sub' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/fsfses.vhd:56]
INFO: [Synth 8-3491] module 'full_sub' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/scs.vhd:32' bound to instance 'U3' of component 'full_sub' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/fsfses.vhd:57]
INFO: [Synth 8-3491] module 'full_sub' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/scs.vhd:32' bound to instance 'U4' of component 'full_sub' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/fsfses.vhd:58]
INFO: [Synth 8-3491] module 'full_sub' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/scs.vhd:32' bound to instance 'U5' of component 'full_sub' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/fsfses.vhd:59]
INFO: [Synth 8-3491] module 'full_sub' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/scs.vhd:32' bound to instance 'U6' of component 'full_sub' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/fsfses.vhd:60]
INFO: [Synth 8-3491] module 'full_sub' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/scs.vhd:32' bound to instance 'U7' of component 'full_sub' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/fsfses.vhd:61]
INFO: [Synth 8-3491] module 'full_sub' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/scs.vhd:32' bound to instance 'U8' of component 'full_sub' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/fsfses.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'full_sub_8bit' (2#1) [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/fsfses.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'divider8' (3#1) [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/grsdfsfes.vhd:42]
INFO: [Synth 8-3491] module 'multiplier_8bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:32' bound to instance 'inmultire' of component 'multiplier_8bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/Main.vhd:133]
INFO: [Synth 8-638] synthesizing module 'multiplier_8bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:38]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA1' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:134]
INFO: [Synth 8-638] synthesizing module 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'full_adder1bit' (4#1) [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:40]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA2' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:135]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA3' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:136]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA4' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:137]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA5' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:138]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA6' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:139]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA7' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:141]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA8' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:142]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA9' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:143]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA10' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:144]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA11' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:145]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA12' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:146]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA13' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:147]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA14' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:149]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA15' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:150]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA16' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:151]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA17' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:152]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA18' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:153]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA19' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:154]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA20' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:155]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA21' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:157]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA22' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:158]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA23' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:159]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA24' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:160]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA25' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:161]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA26' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:162]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA27' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:163]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA28' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:165]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA29' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:166]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA30' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:167]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA31' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:168]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA32' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:169]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA33' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:170]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA34' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:171]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA35' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:173]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA36' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:174]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA37' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:175]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA38' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:176]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA39' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:177]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA40' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:178]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA41' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:179]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA42' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:182]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA43' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:183]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA44' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:184]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA45' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:185]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA46' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:186]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA47' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:187]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'FA48' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:188]
INFO: [Synth 8-3491] module 'half_adder' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/efsfsrf.vhd:32' bound to instance 'HA1' of component 'half_adder' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:190]
INFO: [Synth 8-638] synthesizing module 'half_adder' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/efsfsrf.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'half_adder' (5#1) [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/efsfsrf.vhd:39]
INFO: [Synth 8-3491] module 'half_adder' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/efsfsrf.vhd:32' bound to instance 'HA2' of component 'half_adder' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:191]
INFO: [Synth 8-3491] module 'half_adder' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/efsfsrf.vhd:32' bound to instance 'HA3' of component 'half_adder' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:192]
INFO: [Synth 8-3491] module 'half_adder' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/efsfsrf.vhd:32' bound to instance 'HA4' of component 'half_adder' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:193]
INFO: [Synth 8-3491] module 'half_adder' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/efsfsrf.vhd:32' bound to instance 'HA5' of component 'half_adder' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:194]
INFO: [Synth 8-3491] module 'half_adder' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/efsfsrf.vhd:32' bound to instance 'HA6' of component 'half_adder' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:195]
INFO: [Synth 8-3491] module 'half_adder' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/efsfsrf.vhd:32' bound to instance 'HA7' of component 'half_adder' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:196]
INFO: [Synth 8-3491] module 'half_adder' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/efsfsrf.vhd:32' bound to instance 'HA8' of component 'half_adder' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'multiplier_8bit' (6#1) [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/sfesfes.vhd:38]
INFO: [Synth 8-3491] module 'full_adder8bit_1' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/fsfs.vhd:32' bound to instance 'adunare' of component 'full_adder8bit_1' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/Main.vhd:134]
INFO: [Synth 8-638] synthesizing module 'full_adder8bit_1' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/fsfs.vhd:40]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'generare' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/fsfs.vhd:62]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'generare' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/fsfs.vhd:62]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'generare' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/fsfs.vhd:62]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'generare' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/fsfs.vhd:62]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'generare' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/fsfs.vhd:62]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'generare' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/fsfs.vhd:62]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'generare' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/fsfs.vhd:62]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/xsdea.vhd:32' bound to instance 'generare' of component 'full_adder1bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/fsfs.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'full_adder8bit_1' (7#1) [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/fsfs.vhd:40]
INFO: [Synth 8-3491] module 'full_sub_8bit' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/fsfses.vhd:32' bound to instance 'scadere' of component 'full_sub_8bit' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/Main.vhd:135]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'square_root' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/fdsfrsfs.vhd:6' bound to instance 'radical' of component 'square_root' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/Main.vhd:136]
INFO: [Synth 8-638] synthesizing module 'square_root' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/fdsfrsfs.vhd:17]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'square_root' (8#1) [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/fdsfrsfs.vhd:17]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/debouncer.vhd:16' bound to instance 'impartireButon' of component 'debouncer' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/Main.vhd:139]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/debouncer.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (9#1) [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/debouncer.vhd:23]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/debouncer.vhd:16' bound to instance 'inmultireButon' of component 'debouncer' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/Main.vhd:140]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/debouncer.vhd:16' bound to instance 'adunareButon' of component 'debouncer' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/Main.vhd:141]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/debouncer.vhd:16' bound to instance 'scadereButon' of component 'debouncer' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/Main.vhd:142]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/debouncer.vhd:16' bound to instance 'radicalButon' of component 'debouncer' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/Main.vhd:143]
INFO: [Synth 8-3491] module 'SSD' declared at 'C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/SSD.vhd:5' bound to instance 'display' of component 'SSD' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/Main.vhd:161]
INFO: [Synth 8-638] synthesizing module 'SSD' [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/SSD.vhd:12]
INFO: [Synth 8-226] default block is never used [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/SSD.vhd:31]
INFO: [Synth 8-226] default block is never used [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/SSD.vhd:46]
INFO: [Synth 8-226] default block is never used [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/SSD.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'SSD' (10#1) [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/SSD.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Main' (11#1) [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/Main.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 320.855 ; gain = 110.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 320.855 ; gain = 110.641
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/sergi/TESTSsc/TESTSsc.srcs/constrs_1/new/constrangeri.xdc]
Finished Parsing XDC File [C:/Users/sergi/TESTSsc/TESTSsc.srcs/constrs_1/new/constrangeri.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/sergi/TESTSsc/TESTSsc.srcs/constrs_1/new/constrangeri.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 631.949 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 631.949 ; gain = 421.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 631.949 ; gain = 421.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 631.949 ; gain = 421.734
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/sergi/TESTSsc/TESTSsc.srcs/sources_1/new/fdsfrsfs.vhd:46]
INFO: [Synth 8-5545] ROM "done" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "done" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 631.949 ; gain = 421.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 72    
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module full_sub 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
Module divider8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module full_adder1bit 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module half_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module square_root 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module SSD 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "radical/i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "radical/done" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radical/a_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radical/a_reg[1] )
WARNING: [Synth 8-3332] Sequential element (impartireButon/Q1_reg) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (impartireButon/Q2_reg) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (impartireButon/Q3_reg) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (inmultireButon/Q1_reg) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (inmultireButon/Q2_reg) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (inmultireButon/Q3_reg) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (adunareButon/Q1_reg) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (adunareButon/Q2_reg) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (adunareButon/Q3_reg) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (scadereButon/Q1_reg) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (scadereButon/Q2_reg) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (scadereButon/Q3_reg) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (radicalButon/Q1_reg) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (radicalButon/Q2_reg) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (radicalButon/Q3_reg) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (radical/a_reg[1]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (radical/a_reg[0]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (radical/r_reg[4]) is unused and will be removed from module Main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 631.949 ; gain = 421.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 631.949 ; gain = 421.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 726.246 ; gain = 516.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 730.059 ; gain = 519.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 730.059 ; gain = 519.844
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 730.059 ; gain = 519.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 730.059 ; gain = 519.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 730.059 ; gain = 519.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 730.059 ; gain = 519.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 730.059 ; gain = 519.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    18|
|3     |LUT1   |    49|
|4     |LUT2   |    68|
|5     |LUT3   |    65|
|6     |LUT4   |    35|
|7     |LUT5   |    39|
|8     |LUT6   |   131|
|9     |FDRE   |    93|
|10    |IBUF   |    22|
|11    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+------------+------------+------+
|      |Instance    |Module      |Cells |
+------+------------+------------+------+
|1     |top         |            |   536|
|2     |  display   |SSD         |    76|
|3     |  impartire |divider8    |    68|
|4     |  radical   |square_root |   185|
+------+------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 730.059 ; gain = 519.844
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 730.059 ; gain = 208.750
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 730.059 ; gain = 519.844
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
140 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 730.059 ; gain = 519.844
INFO: [Common 17-1381] The checkpoint 'C:/Users/sergi/TESTSsc/TESTSsc.runs/synth_1/Main.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 730.059 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec 12 08:11:46 2023...
