{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port ddr_clock -pg 1 -y 390 -defaultsOSRD
preplace port reset_n -pg 1 -y 180 -defaultsOSRD
preplace inst data_mem_ctrl -pg 1 -lvl 3 -y 3550 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 3 -y 800 -defaultsOSRD
preplace inst core_wrapper_0 -pg 1 -lvl 3 -y 4600 -defaultsOSRD
preplace inst instr_mem -pg 1 -lvl 3 -y 1180 -defaultsOSRD
preplace inst instr_mem_ctrl -pg 1 -lvl 3 -y 3690 -defaultsOSRD
preplace inst data_mem -pg 1 -lvl 3 -y 1300 -defaultsOSRD
preplace inst rst_clk_wiz_100M -pg 1 -lvl 3 -y 1030 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -y 3160 -defaultsOSRD
preplace inst jtag_master -pg 1 -lvl 1 -y 840 -defaultsOSRD
preplace inst core_top_wrapper_0 -pg 1 -lvl 3 -y 4130 -defaultsOSRD
preplace netloc data_mem_ctrl_BRAM_PORTB 1 2 2 1380 1400 1960
preplace netloc core_top_wrapper_0_o_instr_wlast 1 1 3 520 2220 N 2220 1950
preplace netloc core_top_wrapper_0_o_data_araddr 1 1 3 370 4290 1090 3310 2130
preplace netloc clk_wiz_locked 1 2 2 1380 730 2220
preplace netloc core_top_wrapper_0_o_instr_wdata 1 1 3 540 2210 N 2210 2020
preplace netloc core_top_wrapper_0_o_instr_bready 1 1 3 330 2190 N 2190 2100
preplace netloc axi_interconnect_0_S00_AXI_rdata 1 1 2 430 4140 N
preplace netloc ddr_clock_1 1 0 3 NJ 390 NJ 390 1230
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 2 2 1350 1370 2060
preplace netloc core_top_wrapper_0_o_data_bready 1 1 3 340 4320 1170 3360 2120
preplace netloc axi_interconnect_0_S01_AXI_wready 1 1 2 440 4210 1340
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 2 2 1360 1380 2050
preplace netloc core_wrapper_0_m_instr 1 1 3 530 4100 1120 3470 1980
preplace netloc core_top_wrapper_0_o_instr_awlen 1 1 3 530 2170 N 2170 1930
preplace netloc core_top_wrapper_0_o_instr_arvalid 1 1 3 220 4420 1350 3420 1850
preplace netloc axi_interconnect_0_S01_AXI_rvalid 1 1 2 540 4260 N
preplace netloc axi_interconnect_0_S01_AXI_rlast 1 1 2 520 4280 N
preplace netloc axi_interconnect_0_S01_AXI_bvalid 1 1 2 460 4220 N
preplace netloc core_top_wrapper_0_o_instr_awvalid 1 1 3 450 2180 N 2180 1910
preplace netloc core_top_wrapper_0_o_instr_arsize 1 1 3 210 4400 1330 3410 1870
preplace netloc core_top_wrapper_0_o_data_wvalid 1 1 3 280 4360 1160 3300 2140
preplace netloc core_top_wrapper_0_o_data_wstrb 1 1 3 270 4350 1130 3290 2160
preplace netloc axi_interconnect_0_S01_AXI_bresp 1 1 2 420 4240 N
preplace netloc axi_interconnect_0_S00_AXI_wready 1 1 2 310 4180 1250
preplace netloc jtag_master_M_AXI 1 1 1 150
preplace netloc core_top_wrapper_0_o_data_awaddr 1 1 3 250 2100 N 2100 2210
preplace netloc core_top_wrapper_0_o_data_arburst 1 1 3 510 4250 1070 3320 2070
preplace netloc axi_interconnect_0_S01_AXI_rdata 1 1 2 470 4300 N
preplace netloc axi_interconnect_0_S00_AXI_arready 1 1 2 390 4150 1190
preplace netloc axi_interconnect_0_S01_AXI_awready 1 1 2 400 4200 1310
preplace netloc axi_interconnect_0_S00_AXI_awready 1 1 2 300 4160 1180
preplace netloc core_top_wrapper_0_o_instr_awburst 1 1 3 360 2160 N 2160 1920
preplace netloc core_top_wrapper_0_o_instr_awaddr 1 1 3 170 4410 1360 3430 1840
preplace netloc core_top_wrapper_0_o_instr_arlen 1 1 3 200 4390 1300 3400 1890
preplace netloc core_top_wrapper_0_o_data_rready 1 1 3 480 4330 1220 3370 2110
preplace netloc core_top_wrapper_0_o_data_arsize 1 1 3 380 4310 1150 3340 2030
preplace netloc axi_interconnect_0_S00_AXI_bresp 1 1 2 350 4110 1210
preplace netloc S00_AXI_awsize_1 1 1 3 300 2090 N 2090 2040
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 1190
preplace netloc core_top_wrapper_0_o_instr_araddr 1 1 3 190 4380 1280 3380 1900
preplace netloc core_top_wrapper_0_o_data_wlast 1 1 3 290 4340 1110 3280 2170
preplace netloc core_top_wrapper_0_o_data_awburst 1 1 3 240 2110 N 2110 2190
preplace netloc core_top_wrapper_0_o_data_arvalid 1 1 3 490 4270 1140 3350 1990
preplace netloc axi_interconnect_0_S01_AXI_arready 1 1 2 550 4190 1320
preplace netloc axi_interconnect_0_M01_AXI 1 2 1 1180
preplace netloc core_top_wrapper_0_o_instr_wstrb 1 1 3 550 2230 N 2230 1940
preplace netloc core_top_wrapper_0_o_instr_arburst 1 1 3 230 4370 1290 3390 1880
preplace netloc core_top_wrapper_0_o_data_wdata 1 1 3 270 2150 N 2150 2220
preplace netloc core_top_wrapper_0_o_data_awvalid 1 1 3 260 2140 N 2140 2150
preplace netloc core_top_wrapper_0_o_data_awsize 1 1 3 290 2130 N 2130 2180
preplace netloc core_wrapper_0_m_data 1 1 3 320 4090 1100 3460 2010
preplace netloc core_top_wrapper_0_o_data_awlen 1 1 3 280 2120 N 2120 2200
preplace netloc reset_1 1 0 3 NJ 180 N 180 1370
preplace netloc data_mem_ctrl_BRAM_PORTA 1 2 2 1370 1390 1970
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 0 4 -60 3830 140 4460 1240 2240 1980
preplace netloc core_top_wrapper_0_o_unused 1 1 3 160 4450 1380 3450 2000
preplace netloc core_top_wrapper_0_o_instr_wvalid 1 1 3 180 4430 1370 3440 1860
preplace netloc core_top_wrapper_0_o_instr_rready 1 1 3 340 2200 N 2200 2090
preplace netloc core_top_wrapper_0_o_data_arlen 1 1 3 500 4230 1080 3330 2080
preplace netloc clk_wiz_clk_out1 1 0 4 -70 3810 150 4440 1230 930 2210
preplace netloc axi_interconnect_0_S00_AXI_rvalid 1 1 2 410 4170 1270
preplace netloc axi_interconnect_0_S00_AXI_rlast 1 1 2 450 4130 1260
preplace netloc axi_interconnect_0_S00_AXI_bvalid 1 1 2 360 4120 1200
levelinfo -pg 1 -90 40 890 1670 2240 2270 -top -2810 -bot 6990
"
}
{
   "da_axi4_cnt":"1",
   "da_clkrst_cnt":"1"
}
