Loading plugins phase: Elapsed time ==> 0s.968ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\jebush2\Desktop\Gyro PSoC\PSoC Projects\CMG.cydsn\CMG.cyprj -d CY8C5888LTI-LP097 -s C:\Users\jebush2\Desktop\Gyro PSoC\PSoC Projects\CMG.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.682ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.076ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  CMG.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jebush2\Desktop\Gyro PSoC\PSoC Projects\CMG.cydsn\CMG.cyprj -dcpsoc3 CMG.v -verilog
======================================================================

======================================================================
Compiling:  CMG.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jebush2\Desktop\Gyro PSoC\PSoC Projects\CMG.cydsn\CMG.cyprj -dcpsoc3 CMG.v -verilog
======================================================================

======================================================================
Compiling:  CMG.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jebush2\Desktop\Gyro PSoC\PSoC Projects\CMG.cydsn\CMG.cyprj -dcpsoc3 -verilog CMG.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Jan 23 15:07:32 2019


======================================================================
Compiling:  CMG.v
Program  :   vpp
Options  :    -yv2 -q10 CMG.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Jan 23 15:07:32 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'CMG.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  CMG.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jebush2\Desktop\Gyro PSoC\PSoC Projects\CMG.cydsn\CMG.cyprj -dcpsoc3 -verilog CMG.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Jan 23 15:07:33 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\jebush2\Desktop\Gyro PSoC\PSoC Projects\CMG.cydsn\codegentemp\CMG.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\jebush2\Desktop\Gyro PSoC\PSoC Projects\CMG.cydsn\codegentemp\CMG.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  CMG.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jebush2\Desktop\Gyro PSoC\PSoC Projects\CMG.cydsn\CMG.cyprj -dcpsoc3 -verilog CMG.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Jan 23 15:07:34 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\jebush2\Desktop\Gyro PSoC\PSoC Projects\CMG.cydsn\codegentemp\CMG.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\jebush2\Desktop\Gyro PSoC\PSoC Projects\CMG.cydsn\codegentemp\CMG.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_CMG:PWMUDB:km_run\
	\PWM_CMG:PWMUDB:ctrl_cmpmode2_2\
	\PWM_CMG:PWMUDB:ctrl_cmpmode2_1\
	\PWM_CMG:PWMUDB:ctrl_cmpmode2_0\
	\PWM_CMG:PWMUDB:ctrl_cmpmode1_2\
	\PWM_CMG:PWMUDB:ctrl_cmpmode1_1\
	\PWM_CMG:PWMUDB:ctrl_cmpmode1_0\
	\PWM_CMG:PWMUDB:capt_rising\
	\PWM_CMG:PWMUDB:capt_falling\
	\PWM_CMG:PWMUDB:trig_rise\
	\PWM_CMG:PWMUDB:trig_fall\
	\PWM_CMG:PWMUDB:sc_kill\
	\PWM_CMG:PWMUDB:min_kill\
	\PWM_CMG:PWMUDB:km_tc\
	\PWM_CMG:PWMUDB:db_tc\
	\PWM_CMG:PWMUDB:dith_sel\
	\PWM_CMG:Net_101\
	\PWM_CMG:Net_96\
	\PWM_CMG:PWMUDB:MODULE_1:b_31\
	\PWM_CMG:PWMUDB:MODULE_1:b_30\
	\PWM_CMG:PWMUDB:MODULE_1:b_29\
	\PWM_CMG:PWMUDB:MODULE_1:b_28\
	\PWM_CMG:PWMUDB:MODULE_1:b_27\
	\PWM_CMG:PWMUDB:MODULE_1:b_26\
	\PWM_CMG:PWMUDB:MODULE_1:b_25\
	\PWM_CMG:PWMUDB:MODULE_1:b_24\
	\PWM_CMG:PWMUDB:MODULE_1:b_23\
	\PWM_CMG:PWMUDB:MODULE_1:b_22\
	\PWM_CMG:PWMUDB:MODULE_1:b_21\
	\PWM_CMG:PWMUDB:MODULE_1:b_20\
	\PWM_CMG:PWMUDB:MODULE_1:b_19\
	\PWM_CMG:PWMUDB:MODULE_1:b_18\
	\PWM_CMG:PWMUDB:MODULE_1:b_17\
	\PWM_CMG:PWMUDB:MODULE_1:b_16\
	\PWM_CMG:PWMUDB:MODULE_1:b_15\
	\PWM_CMG:PWMUDB:MODULE_1:b_14\
	\PWM_CMG:PWMUDB:MODULE_1:b_13\
	\PWM_CMG:PWMUDB:MODULE_1:b_12\
	\PWM_CMG:PWMUDB:MODULE_1:b_11\
	\PWM_CMG:PWMUDB:MODULE_1:b_10\
	\PWM_CMG:PWMUDB:MODULE_1:b_9\
	\PWM_CMG:PWMUDB:MODULE_1:b_8\
	\PWM_CMG:PWMUDB:MODULE_1:b_7\
	\PWM_CMG:PWMUDB:MODULE_1:b_6\
	\PWM_CMG:PWMUDB:MODULE_1:b_5\
	\PWM_CMG:PWMUDB:MODULE_1:b_4\
	\PWM_CMG:PWMUDB:MODULE_1:b_3\
	\PWM_CMG:PWMUDB:MODULE_1:b_2\
	\PWM_CMG:PWMUDB:MODULE_1:b_1\
	\PWM_CMG:PWMUDB:MODULE_1:b_0\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_96
	Net_90
	Net_87
	\PWM_CMG:Net_113\
	\PWM_CMG:Net_107\
	\PWM_CMG:Net_114\
	\UART:BUART:reset_sr\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	Net_114
	\UART:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_6:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_6:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_6:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_6:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_6:lt\
	\UART:BUART:sRX:MODULE_6:eq\
	\UART:BUART:sRX:MODULE_6:gt\
	\UART:BUART:sRX:MODULE_6:gte\
	\UART:BUART:sRX:MODULE_6:lte\
	Net_134
	\Gimbal_Encoder:Net_1129\
	\Gimbal_Encoder:Cnt16:Net_82\
	\Gimbal_Encoder:Cnt16:Net_95\
	\Gimbal_Encoder:Cnt16:Net_91\
	\Gimbal_Encoder:Cnt16:Net_102\
	\Gimbal_Encoder:Cnt16:CounterUDB:ctrl_cmod_2\
	\Gimbal_Encoder:Cnt16:CounterUDB:ctrl_cmod_1\
	\Gimbal_Encoder:Cnt16:CounterUDB:ctrl_cmod_0\
	\Handle_Encoder:Net_1129\
	\Handle_Encoder:Cnt16:Net_82\
	\Handle_Encoder:Cnt16:Net_95\
	\Handle_Encoder:Cnt16:Net_91\
	\Handle_Encoder:Cnt16:Net_102\
	\Handle_Encoder:Cnt16:CounterUDB:ctrl_cmod_2\
	\Handle_Encoder:Cnt16:CounterUDB:ctrl_cmod_1\
	\Handle_Encoder:Cnt16:CounterUDB:ctrl_cmod_0\
	Net_275
	\PWM_Steer:PWMUDB:km_run\
	\PWM_Steer:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Steer:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Steer:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Steer:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Steer:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Steer:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Steer:PWMUDB:capt_rising\
	\PWM_Steer:PWMUDB:capt_falling\
	\PWM_Steer:PWMUDB:trig_rise\
	\PWM_Steer:PWMUDB:trig_fall\
	\PWM_Steer:PWMUDB:sc_kill\
	\PWM_Steer:PWMUDB:min_kill\
	\PWM_Steer:PWMUDB:km_tc\
	\PWM_Steer:PWMUDB:db_tc\
	\PWM_Steer:PWMUDB:dith_sel\
	\PWM_Steer:PWMUDB:compare2\
	\PWM_Steer:Net_101\
	Net_994
	Net_995
	\PWM_Steer:PWMUDB:MODULE_7:b_31\
	\PWM_Steer:PWMUDB:MODULE_7:b_30\
	\PWM_Steer:PWMUDB:MODULE_7:b_29\
	\PWM_Steer:PWMUDB:MODULE_7:b_28\
	\PWM_Steer:PWMUDB:MODULE_7:b_27\
	\PWM_Steer:PWMUDB:MODULE_7:b_26\
	\PWM_Steer:PWMUDB:MODULE_7:b_25\
	\PWM_Steer:PWMUDB:MODULE_7:b_24\
	\PWM_Steer:PWMUDB:MODULE_7:b_23\
	\PWM_Steer:PWMUDB:MODULE_7:b_22\
	\PWM_Steer:PWMUDB:MODULE_7:b_21\
	\PWM_Steer:PWMUDB:MODULE_7:b_20\
	\PWM_Steer:PWMUDB:MODULE_7:b_19\
	\PWM_Steer:PWMUDB:MODULE_7:b_18\
	\PWM_Steer:PWMUDB:MODULE_7:b_17\
	\PWM_Steer:PWMUDB:MODULE_7:b_16\
	\PWM_Steer:PWMUDB:MODULE_7:b_15\
	\PWM_Steer:PWMUDB:MODULE_7:b_14\
	\PWM_Steer:PWMUDB:MODULE_7:b_13\
	\PWM_Steer:PWMUDB:MODULE_7:b_12\
	\PWM_Steer:PWMUDB:MODULE_7:b_11\
	\PWM_Steer:PWMUDB:MODULE_7:b_10\
	\PWM_Steer:PWMUDB:MODULE_7:b_9\
	\PWM_Steer:PWMUDB:MODULE_7:b_8\
	\PWM_Steer:PWMUDB:MODULE_7:b_7\
	\PWM_Steer:PWMUDB:MODULE_7:b_6\
	\PWM_Steer:PWMUDB:MODULE_7:b_5\
	\PWM_Steer:PWMUDB:MODULE_7:b_4\
	\PWM_Steer:PWMUDB:MODULE_7:b_3\
	\PWM_Steer:PWMUDB:MODULE_7:b_2\
	\PWM_Steer:PWMUDB:MODULE_7:b_1\
	\PWM_Steer:PWMUDB:MODULE_7:b_0\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_31\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_30\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_29\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_28\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_27\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_26\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_25\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_24\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_31\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_30\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_29\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_28\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_27\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_26\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_25\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_24\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_23\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_22\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_21\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_20\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_19\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_18\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_17\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_16\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_15\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_14\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_13\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_12\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_11\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_10\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_9\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_8\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_7\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_6\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_5\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_4\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_3\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_2\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_1\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_0\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_31\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_30\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_29\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_28\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_27\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_26\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_25\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_24\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_23\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_22\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_21\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_20\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_19\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_18\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_17\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_16\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_15\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_14\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_13\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_12\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_11\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_10\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_9\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_8\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_7\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_6\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_5\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_4\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_3\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_2\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_996
	Net_993
	\PWM_Steer:Net_113\
	\PWM_Steer:Net_107\
	\PWM_Steer:Net_114\

    Synthesized names
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_31\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_30\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_29\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_28\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_27\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_26\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_25\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_24\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_23\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_22\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_21\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_20\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_19\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_18\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_17\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_16\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_15\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_14\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_13\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_12\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_11\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_10\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_9\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_8\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_7\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_6\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_5\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_4\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_3\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_2\

Deleted 310 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_CMG:PWMUDB:hwCapture\ to zero
Aliasing \PWM_CMG:PWMUDB:trig_out\ to one
Aliasing Net_166 to zero
Aliasing \PWM_CMG:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_CMG:PWMUDB:ltch_kill_reg\\R\ to \PWM_CMG:PWMUDB:runmode_enable\\R\
Aliasing \PWM_CMG:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_CMG:PWMUDB:min_kill_reg\\R\ to \PWM_CMG:PWMUDB:runmode_enable\\R\
Aliasing \PWM_CMG:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_CMG:PWMUDB:final_kill\ to one
Aliasing \PWM_CMG:PWMUDB:dith_count_1\\R\ to \PWM_CMG:PWMUDB:runmode_enable\\R\
Aliasing \PWM_CMG:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_CMG:PWMUDB:dith_count_0\\R\ to \PWM_CMG:PWMUDB:runmode_enable\\R\
Aliasing \PWM_CMG:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_CMG:PWMUDB:status_6\ to zero
Aliasing \PWM_CMG:PWMUDB:status_4\ to zero
Aliasing \PWM_CMG:PWMUDB:cmp1_status_reg\\R\ to \PWM_CMG:PWMUDB:runmode_enable\\R\
Aliasing \PWM_CMG:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_CMG:PWMUDB:cmp2_status_reg\\R\ to \PWM_CMG:PWMUDB:runmode_enable\\R\
Aliasing \PWM_CMG:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_CMG:PWMUDB:final_kill_reg\\R\ to \PWM_CMG:PWMUDB:runmode_enable\\R\
Aliasing \PWM_CMG:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_CMG:PWMUDB:cs_addr_0\ to \PWM_CMG:PWMUDB:runmode_enable\\R\
Aliasing \PWM_CMG:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__flywheel_motor_net_0 to one
Aliasing tmpOE__gimbal_motor_net_0 to one
Aliasing tmpOE__gimbal_direction_net_0 to one
Aliasing Net_117 to zero
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_1\ to \UART:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_0\ to \UART:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\ to one
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_RPi_net_0 to one
Aliasing tmpOE__Tx_RPi_net_0 to one
Aliasing \VDAC8_1:Net_83\ to zero
Aliasing \VDAC8_1:Net_81\ to zero
Aliasing \VDAC8_1:Net_82\ to zero
Aliasing Net_128 to zero
Aliasing \Gimbal_Timer:Net_260\ to zero
Aliasing \Gimbal_Timer:Net_102\ to one
Aliasing tmpOE__Gimbal_Encoder_A_net_0 to one
Aliasing tmpOE__SW1_net_0 to one
Aliasing tmpOE__LED1_net_0 to one
Aliasing \Gimbal_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Gimbal_Encoder:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Gimbal_Encoder:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \Gimbal_Encoder:Cnt16:CounterUDB:underflow\ to \Gimbal_Encoder:Cnt16:CounterUDB:status_1\
Aliasing \Gimbal_Encoder:Cnt16:CounterUDB:tc_i\ to \Gimbal_Encoder:Cnt16:CounterUDB:reload_tc\
Aliasing \Gimbal_Encoder:bQuadDec:status_4\ to zero
Aliasing \Gimbal_Encoder:bQuadDec:status_5\ to zero
Aliasing \Gimbal_Encoder:bQuadDec:status_6\ to zero
Aliasing \Gimbal_Encoder:Net_1229\ to one
Aliasing tmpOE__Gimbal_Encoder_B_net_0 to one
Aliasing \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Handle_Encoder:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \Handle_Encoder:Cnt16:CounterUDB:underflow\ to \Handle_Encoder:Cnt16:CounterUDB:status_1\
Aliasing \Handle_Encoder:Cnt16:CounterUDB:tc_i\ to \Handle_Encoder:Cnt16:CounterUDB:reload_tc\
Aliasing \Handle_Encoder:bQuadDec:status_4\ to zero
Aliasing \Handle_Encoder:bQuadDec:status_5\ to zero
Aliasing \Handle_Encoder:bQuadDec:status_6\ to zero
Aliasing \Handle_Encoder:Net_1229\ to one
Aliasing tmpOE__Handle_Encoder_A_net_0 to one
Aliasing tmpOE__Handle_Encoder_B_net_0 to one
Aliasing \Steering_Timer:Net_260\ to zero
Aliasing Net_291 to zero
Aliasing \Steering_Timer:Net_102\ to one
Aliasing tmpOE__Steering_PWM_net_0 to one
Aliasing tmpOE__Steering_Dir_net_0 to one
Aliasing \PWM_Steer:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Steer:PWMUDB:trig_out\ to one
Aliasing Net_312 to zero
Aliasing \PWM_Steer:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Steer:PWMUDB:ltch_kill_reg\\R\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Steer:PWMUDB:min_kill_reg\\R\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Steer:PWMUDB:final_kill\ to one
Aliasing \PWM_Steer:PWMUDB:dith_count_1\\R\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Steer:PWMUDB:dith_count_0\\R\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Steer:PWMUDB:status_6\ to zero
Aliasing \PWM_Steer:PWMUDB:status_4\ to zero
Aliasing \PWM_Steer:PWMUDB:cmp2\ to zero
Aliasing \PWM_Steer:PWMUDB:cmp1_status_reg\\R\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_Steer:PWMUDB:cmp2_status_reg\\R\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_Steer:PWMUDB:final_kill_reg\\R\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_Steer:PWMUDB:cs_addr_0\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Steer:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \PWM_CMG:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_CMG:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_CMG:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_CMG:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_CMG:PWMUDB:tc_i_reg\\D\ to \PWM_CMG:PWMUDB:status_2\
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Aliasing \Gimbal_Encoder:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \Handle_Encoder:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \Handle_Encoder:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \Handle_Encoder:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \PWM_Steer:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_Steer:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Steer:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Steer:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_Steer:PWMUDB:prevCompare1\\D\ to \PWM_Steer:PWMUDB:pwm_temp\
Aliasing \PWM_Steer:PWMUDB:tc_i_reg\\D\ to \PWM_Steer:PWMUDB:status_2\
Removing Lhs of wire \PWM_CMG:PWMUDB:ctrl_enable\[16] = \PWM_CMG:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM_CMG:PWMUDB:hwCapture\[26] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:hwEnable\[27] = \PWM_CMG:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM_CMG:PWMUDB:trig_out\[31] = one[4]
Removing Lhs of wire \PWM_CMG:PWMUDB:runmode_enable\\R\[33] = zero[7]
Removing Lhs of wire Net_166[34] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:runmode_enable\\S\[35] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:final_enable\[36] = \PWM_CMG:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \PWM_CMG:PWMUDB:ltch_kill_reg\\R\[40] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:ltch_kill_reg\\S\[41] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:min_kill_reg\\R\[42] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:min_kill_reg\\S\[43] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:final_kill\[46] = one[4]
Removing Lhs of wire \PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_1\[50] = \PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_1\[338]
Removing Lhs of wire \PWM_CMG:PWMUDB:add_vi_vv_MODGEN_1_0\[52] = \PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_0\[339]
Removing Lhs of wire \PWM_CMG:PWMUDB:dith_count_1\\R\[53] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:dith_count_1\\S\[54] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:dith_count_0\\R\[55] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:dith_count_0\\S\[56] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:status_6\[59] = zero[7]
Removing Rhs of wire \PWM_CMG:PWMUDB:status_5\[60] = \PWM_CMG:PWMUDB:final_kill_reg\[75]
Removing Lhs of wire \PWM_CMG:PWMUDB:status_4\[61] = zero[7]
Removing Rhs of wire \PWM_CMG:PWMUDB:status_3\[62] = \PWM_CMG:PWMUDB:fifo_full\[82]
Removing Rhs of wire \PWM_CMG:PWMUDB:status_1\[64] = \PWM_CMG:PWMUDB:cmp2_status_reg\[74]
Removing Rhs of wire \PWM_CMG:PWMUDB:status_0\[65] = \PWM_CMG:PWMUDB:cmp1_status_reg\[73]
Removing Lhs of wire \PWM_CMG:PWMUDB:cmp1_status_reg\\R\[76] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:cmp1_status_reg\\S\[77] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:cmp2_status_reg\\R\[78] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:cmp2_status_reg\\S\[79] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:final_kill_reg\\R\[80] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:final_kill_reg\\S\[81] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:cs_addr_2\[83] = \PWM_CMG:PWMUDB:tc_i\[38]
Removing Lhs of wire \PWM_CMG:PWMUDB:cs_addr_1\[84] = \PWM_CMG:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \PWM_CMG:PWMUDB:cs_addr_0\[85] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:compare1\[166] = \PWM_CMG:PWMUDB:cmp1_less\[137]
Removing Lhs of wire \PWM_CMG:PWMUDB:compare2\[167] = \PWM_CMG:PWMUDB:cmp2_less\[140]
Removing Rhs of wire Net_88[177] = \PWM_CMG:PWMUDB:pwm1_i_reg\[170]
Removing Rhs of wire Net_89[178] = \PWM_CMG:PWMUDB:pwm2_i_reg\[172]
Removing Lhs of wire \PWM_CMG:PWMUDB:pwm_temp\[179] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_23\[220] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_22\[221] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_21\[222] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_20\[223] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_19\[224] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_18\[225] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_17\[226] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_16\[227] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_15\[228] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_14\[229] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_13\[230] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_12\[231] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_11\[232] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_10\[233] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_9\[234] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_8\[235] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_7\[236] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_6\[237] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_5\[238] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_4\[239] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_3\[240] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_2\[241] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_1\[242] = \PWM_CMG:PWMUDB:MODIN1_1\[243]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODIN1_1\[243] = \PWM_CMG:PWMUDB:dith_count_1\[49]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:a_0\[244] = \PWM_CMG:PWMUDB:MODIN1_0\[245]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODIN1_0\[245] = \PWM_CMG:PWMUDB:dith_count_0\[51]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[377] = one[4]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[378] = one[4]
Removing Lhs of wire tmpOE__flywheel_motor_net_0[387] = one[4]
Removing Lhs of wire tmpOE__gimbal_motor_net_0[393] = one[4]
Removing Lhs of wire tmpOE__gimbal_direction_net_0[399] = one[4]
Removing Rhs of wire Net_118[405] = \UART:BUART:tx_interrupt_out\[425]
Removing Lhs of wire \UART:Net_61\[408] = \UART:Net_9\[407]
Removing Lhs of wire Net_117[412] = zero[7]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[413] = zero[7]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[414] = zero[7]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[415] = zero[7]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[416] = zero[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[417] = zero[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[418] = zero[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[419] = zero[7]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[420] = zero[7]
Removing Rhs of wire Net_189[426] = \UART:BUART:rx_interrupt_out\[427]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[431] = \UART:BUART:tx_bitclk_dp\[467]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[477] = \UART:BUART:tx_counter_dp\[468]
Removing Lhs of wire \UART:BUART:tx_status_6\[478] = zero[7]
Removing Lhs of wire \UART:BUART:tx_status_5\[479] = zero[7]
Removing Lhs of wire \UART:BUART:tx_status_4\[480] = zero[7]
Removing Lhs of wire \UART:BUART:tx_status_1\[482] = \UART:BUART:tx_fifo_empty\[445]
Removing Lhs of wire \UART:BUART:tx_status_3\[484] = \UART:BUART:tx_fifo_notfull\[444]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[544] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\[552] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[563]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\[554] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[564]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[555] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[580]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[556] = \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[594]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[557] = \UART:BUART:sRX:s23Poll:MODIN2_1\[558]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[558] = \UART:BUART:pollcount_1\[550]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[559] = \UART:BUART:sRX:s23Poll:MODIN2_0\[560]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[560] = \UART:BUART:pollcount_0\[553]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[566] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[567] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[568] = \UART:BUART:pollcount_1\[550]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[569] = \UART:BUART:pollcount_1\[550]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[570] = \UART:BUART:pollcount_0\[553]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[571] = \UART:BUART:pollcount_0\[553]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[572] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[573] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[574] = \UART:BUART:pollcount_1\[550]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[575] = \UART:BUART:pollcount_0\[553]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[576] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[577] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[582] = \UART:BUART:pollcount_1\[550]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_1\[583] = \UART:BUART:pollcount_1\[550]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[584] = \UART:BUART:pollcount_0\[553]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_0\[585] = \UART:BUART:pollcount_0\[553]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[586] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[587] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[588] = \UART:BUART:pollcount_1\[550]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[589] = \UART:BUART:pollcount_0\[553]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[590] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[591] = zero[7]
Removing Lhs of wire \UART:BUART:rx_status_1\[598] = zero[7]
Removing Rhs of wire \UART:BUART:rx_status_2\[599] = \UART:BUART:rx_parity_error_status\[600]
Removing Rhs of wire \UART:BUART:rx_status_3\[601] = \UART:BUART:rx_stop_bit_error\[602]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[612] = \UART:BUART:sRX:MODULE_5:g2:a0:lta_0\[661]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_6\[616] = \UART:BUART:sRX:MODULE_6:g1:a0:xneq\[683]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\[617] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\[618] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\[619] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_3\[620] = \UART:BUART:sRX:MODIN5_6\[621]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_6\[621] = \UART:BUART:rx_count_6\[539]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_2\[622] = \UART:BUART:sRX:MODIN5_5\[623]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_5\[623] = \UART:BUART:rx_count_5\[540]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_1\[624] = \UART:BUART:sRX:MODIN5_4\[625]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_4\[625] = \UART:BUART:rx_count_4\[541]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_0\[626] = \UART:BUART:sRX:MODIN5_3\[627]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_3\[627] = \UART:BUART:rx_count_3\[542]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\[628] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\[629] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\[630] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\[631] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\[632] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\[633] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\[634] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_6\[635] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_5\[636] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_4\[637] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_3\[638] = \UART:BUART:rx_count_6\[539]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_2\[639] = \UART:BUART:rx_count_5\[540]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_1\[640] = \UART:BUART:rx_count_4\[541]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_0\[641] = \UART:BUART:rx_count_3\[542]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_6\[642] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_5\[643] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_4\[644] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_3\[645] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_2\[646] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_1\[647] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_0\[648] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:newa_0\[663] = \UART:BUART:rx_postpoll\[498]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:newb_0\[664] = \UART:BUART:rx_parity_bit\[615]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:dataa_0\[665] = \UART:BUART:rx_postpoll\[498]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:datab_0\[666] = \UART:BUART:rx_parity_bit\[615]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\[667] = \UART:BUART:rx_postpoll\[498]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\[668] = \UART:BUART:rx_parity_bit\[615]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\[670] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\[671] = \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[669]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\[672] = \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[669]
Removing Lhs of wire tmpOE__Rx_RPi_net_0[694] = one[4]
Removing Lhs of wire tmpOE__Tx_RPi_net_0[699] = one[4]
Removing Lhs of wire \VDAC8_1:Net_83\[706] = zero[7]
Removing Lhs of wire \VDAC8_1:Net_81\[707] = zero[7]
Removing Lhs of wire \VDAC8_1:Net_82\[708] = zero[7]
Removing Lhs of wire Net_128[713] = zero[7]
Removing Lhs of wire \Gimbal_Timer:Net_260\[715] = zero[7]
Removing Lhs of wire \Gimbal_Timer:Net_266\[716] = one[4]
Removing Rhs of wire Net_129[720] = \Gimbal_Timer:Net_57\[719]
Removing Lhs of wire \Gimbal_Timer:Net_102\[722] = one[4]
Removing Lhs of wire tmpOE__Gimbal_Encoder_A_net_0[726] = one[4]
Removing Lhs of wire tmpOE__SW1_net_0[732] = one[4]
Removing Lhs of wire tmpOE__LED1_net_0[738] = one[4]
Removing Rhs of wire \Gimbal_Encoder:Net_1275\[745] = \Gimbal_Encoder:Cnt16:Net_49\[746]
Removing Rhs of wire \Gimbal_Encoder:Net_1275\[745] = \Gimbal_Encoder:Cnt16:CounterUDB:tc_reg_i\[803]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:Net_89\[748] = \Gimbal_Encoder:Net_1251\[749]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\[759] = zero[7]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:ctrl_capmode_0\[760] = zero[7]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:ctrl_enable\[772] = \Gimbal_Encoder:Cnt16:CounterUDB:control_7\[764]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:capt_rising\[774] = zero[7]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:capt_falling\[775] = \Gimbal_Encoder:Cnt16:CounterUDB:prevCapture\[773]
Removing Rhs of wire \Gimbal_Encoder:Net_1260\[779] = \Gimbal_Encoder:bQuadDec:state_2\[916]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:final_enable\[781] = \Gimbal_Encoder:Cnt16:CounterUDB:control_7\[764]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:counter_enable\[782] = \Gimbal_Encoder:Cnt16:CounterUDB:control_7\[764]
Removing Rhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:status_0\[783] = \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_status\[784]
Removing Rhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:status_1\[785] = \Gimbal_Encoder:Cnt16:CounterUDB:per_zero\[786]
Removing Rhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:status_2\[787] = \Gimbal_Encoder:Cnt16:CounterUDB:overflow_status\[788]
Removing Rhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:status_3\[789] = \Gimbal_Encoder:Cnt16:CounterUDB:underflow_status\[790]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:status_4\[791] = \Gimbal_Encoder:Cnt16:CounterUDB:hwCapture\[777]
Removing Rhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:status_5\[792] = \Gimbal_Encoder:Cnt16:CounterUDB:fifo_full\[793]
Removing Rhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:status_6\[794] = \Gimbal_Encoder:Cnt16:CounterUDB:fifo_nempty\[795]
Removing Rhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:overflow\[797] = \Gimbal_Encoder:Cnt16:CounterUDB:per_FF\[798]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:underflow\[799] = \Gimbal_Encoder:Cnt16:CounterUDB:status_1\[785]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:tc_i\[802] = \Gimbal_Encoder:Cnt16:CounterUDB:reload_tc\[780]
Removing Rhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_i\[804] = \Gimbal_Encoder:Cnt16:CounterUDB:cmp_equal\[805]
Removing Rhs of wire \Gimbal_Encoder:Net_1264\[808] = \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_reg_i\[807]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:dp_dir\[812] = \Gimbal_Encoder:Net_1251\[749]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:cs_addr_2\[813] = \Gimbal_Encoder:Net_1251\[749]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:cs_addr_1\[814] = \Gimbal_Encoder:Cnt16:CounterUDB:count_enable\[811]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:cs_addr_0\[815] = \Gimbal_Encoder:Cnt16:CounterUDB:reload\[778]
Removing Lhs of wire \Gimbal_Encoder:Net_1290\[892] = \Gimbal_Encoder:Net_1275\[745]
Removing Lhs of wire \Gimbal_Encoder:bQuadDec:index_filt\[914] = \Gimbal_Encoder:Net_1232\[915]
Removing Lhs of wire \Gimbal_Encoder:Net_1232\[915] = one[4]
Removing Rhs of wire \Gimbal_Encoder:bQuadDec:error\[917] = \Gimbal_Encoder:bQuadDec:state_3\[918]
Removing Lhs of wire \Gimbal_Encoder:bQuadDec:status_0\[921] = \Gimbal_Encoder:Net_530\[922]
Removing Lhs of wire \Gimbal_Encoder:bQuadDec:status_1\[923] = \Gimbal_Encoder:Net_611\[924]
Removing Lhs of wire \Gimbal_Encoder:bQuadDec:status_2\[925] = \Gimbal_Encoder:Net_1260\[779]
Removing Lhs of wire \Gimbal_Encoder:bQuadDec:status_3\[926] = \Gimbal_Encoder:bQuadDec:error\[917]
Removing Lhs of wire \Gimbal_Encoder:bQuadDec:status_4\[927] = zero[7]
Removing Lhs of wire \Gimbal_Encoder:bQuadDec:status_5\[928] = zero[7]
Removing Lhs of wire \Gimbal_Encoder:bQuadDec:status_6\[929] = zero[7]
Removing Lhs of wire \Gimbal_Encoder:Net_1229\[934] = one[4]
Removing Lhs of wire \Gimbal_Encoder:Net_1272\[935] = \Gimbal_Encoder:Net_1264\[808]
Removing Lhs of wire tmpOE__Gimbal_Encoder_B_net_0[938] = one[4]
Removing Rhs of wire \Handle_Encoder:Net_1275\[945] = \Handle_Encoder:Cnt16:Net_49\[946]
Removing Rhs of wire \Handle_Encoder:Net_1275\[945] = \Handle_Encoder:Cnt16:CounterUDB:tc_reg_i\[1003]
Removing Lhs of wire \Handle_Encoder:Cnt16:Net_89\[948] = \Handle_Encoder:Net_1251\[949]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\[959] = zero[7]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_0\[960] = zero[7]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:ctrl_enable\[972] = \Handle_Encoder:Cnt16:CounterUDB:control_7\[964]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:capt_rising\[974] = zero[7]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:capt_falling\[975] = \Handle_Encoder:Cnt16:CounterUDB:prevCapture\[973]
Removing Rhs of wire \Handle_Encoder:Net_1260\[979] = \Handle_Encoder:bQuadDec:state_2\[1117]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:final_enable\[981] = \Handle_Encoder:Cnt16:CounterUDB:control_7\[964]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:counter_enable\[982] = \Handle_Encoder:Cnt16:CounterUDB:control_7\[964]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:status_0\[983] = \Handle_Encoder:Cnt16:CounterUDB:cmp_out_status\[984]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:status_1\[985] = \Handle_Encoder:Cnt16:CounterUDB:per_zero\[986]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:status_2\[987] = \Handle_Encoder:Cnt16:CounterUDB:overflow_status\[988]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:status_3\[989] = \Handle_Encoder:Cnt16:CounterUDB:underflow_status\[990]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:status_4\[991] = \Handle_Encoder:Cnt16:CounterUDB:hwCapture\[977]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:status_5\[992] = \Handle_Encoder:Cnt16:CounterUDB:fifo_full\[993]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:status_6\[994] = \Handle_Encoder:Cnt16:CounterUDB:fifo_nempty\[995]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:overflow\[997] = \Handle_Encoder:Cnt16:CounterUDB:per_FF\[998]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:underflow\[999] = \Handle_Encoder:Cnt16:CounterUDB:status_1\[985]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:tc_i\[1002] = \Handle_Encoder:Cnt16:CounterUDB:reload_tc\[980]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\[1004] = \Handle_Encoder:Cnt16:CounterUDB:cmp_equal\[1005]
Removing Rhs of wire \Handle_Encoder:Net_1264\[1008] = \Handle_Encoder:Cnt16:CounterUDB:cmp_out_reg_i\[1007]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:dp_dir\[1012] = \Handle_Encoder:Net_1251\[949]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:cs_addr_2\[1013] = \Handle_Encoder:Net_1251\[949]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:cs_addr_1\[1014] = \Handle_Encoder:Cnt16:CounterUDB:count_enable\[1011]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:cs_addr_0\[1015] = \Handle_Encoder:Cnt16:CounterUDB:reload\[978]
Removing Lhs of wire \Handle_Encoder:Net_1290\[1092] = \Handle_Encoder:Net_1275\[945]
Removing Lhs of wire \Handle_Encoder:bQuadDec:index_filt\[1115] = \Handle_Encoder:Net_1232\[1116]
Removing Lhs of wire \Handle_Encoder:Net_1232\[1116] = one[4]
Removing Rhs of wire \Handle_Encoder:bQuadDec:error\[1118] = \Handle_Encoder:bQuadDec:state_3\[1119]
Removing Lhs of wire \Handle_Encoder:bQuadDec:status_0\[1122] = \Handle_Encoder:Net_530\[1123]
Removing Lhs of wire \Handle_Encoder:bQuadDec:status_1\[1124] = \Handle_Encoder:Net_611\[1125]
Removing Lhs of wire \Handle_Encoder:bQuadDec:status_2\[1126] = \Handle_Encoder:Net_1260\[979]
Removing Lhs of wire \Handle_Encoder:bQuadDec:status_3\[1127] = \Handle_Encoder:bQuadDec:error\[1118]
Removing Lhs of wire \Handle_Encoder:bQuadDec:status_4\[1128] = zero[7]
Removing Lhs of wire \Handle_Encoder:bQuadDec:status_5\[1129] = zero[7]
Removing Lhs of wire \Handle_Encoder:bQuadDec:status_6\[1130] = zero[7]
Removing Lhs of wire \Handle_Encoder:Net_1229\[1135] = one[4]
Removing Lhs of wire \Handle_Encoder:Net_1272\[1136] = \Handle_Encoder:Net_1264\[1008]
Removing Lhs of wire tmpOE__Handle_Encoder_A_net_0[1139] = one[4]
Removing Lhs of wire tmpOE__Handle_Encoder_B_net_0[1145] = one[4]
Removing Lhs of wire \Steering_Timer:Net_260\[1151] = zero[7]
Removing Lhs of wire \Steering_Timer:Net_266\[1152] = one[4]
Removing Lhs of wire Net_291[1153] = zero[7]
Removing Rhs of wire Net_276[1157] = \Steering_Timer:Net_57\[1156]
Removing Lhs of wire \Steering_Timer:Net_102\[1159] = one[4]
Removing Lhs of wire tmpOE__Steering_PWM_net_0[1163] = one[4]
Removing Rhs of wire Net_311[1164] = \PWM_Steer:Net_96\[1348]
Removing Rhs of wire Net_311[1164] = \PWM_Steer:PWMUDB:pwm_i_reg\[1340]
Removing Lhs of wire tmpOE__Steering_Dir_net_0[1170] = one[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:ctrl_enable\[1189] = \PWM_Steer:PWMUDB:control_7\[1181]
Removing Lhs of wire \PWM_Steer:PWMUDB:hwCapture\[1199] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:hwEnable\[1200] = \PWM_Steer:PWMUDB:control_7\[1181]
Removing Lhs of wire \PWM_Steer:PWMUDB:trig_out\[1204] = one[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:runmode_enable\\R\[1206] = zero[7]
Removing Lhs of wire Net_312[1207] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:runmode_enable\\S\[1208] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:final_enable\[1209] = \PWM_Steer:PWMUDB:runmode_enable\[1205]
Removing Lhs of wire \PWM_Steer:PWMUDB:ltch_kill_reg\\R\[1213] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:ltch_kill_reg\\S\[1214] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:min_kill_reg\\R\[1215] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:min_kill_reg\\S\[1216] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:final_kill\[1219] = one[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_1\[1223] = \PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_1\[1510]
Removing Lhs of wire \PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_0\[1225] = \PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_0\[1511]
Removing Lhs of wire \PWM_Steer:PWMUDB:dith_count_1\\R\[1226] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:dith_count_1\\S\[1227] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:dith_count_0\\R\[1228] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:dith_count_0\\S\[1229] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:status_6\[1232] = zero[7]
Removing Rhs of wire \PWM_Steer:PWMUDB:status_5\[1233] = \PWM_Steer:PWMUDB:final_kill_reg\[1247]
Removing Lhs of wire \PWM_Steer:PWMUDB:status_4\[1234] = zero[7]
Removing Rhs of wire \PWM_Steer:PWMUDB:status_3\[1235] = \PWM_Steer:PWMUDB:fifo_full\[1254]
Removing Rhs of wire \PWM_Steer:PWMUDB:status_1\[1237] = \PWM_Steer:PWMUDB:cmp2_status_reg\[1246]
Removing Rhs of wire \PWM_Steer:PWMUDB:status_0\[1238] = \PWM_Steer:PWMUDB:cmp1_status_reg\[1245]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp2_status\[1243] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp2\[1244] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp1_status_reg\\R\[1248] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp1_status_reg\\S\[1249] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp2_status_reg\\R\[1250] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp2_status_reg\\S\[1251] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:final_kill_reg\\R\[1252] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:final_kill_reg\\S\[1253] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:cs_addr_2\[1255] = \PWM_Steer:PWMUDB:tc_i\[1211]
Removing Lhs of wire \PWM_Steer:PWMUDB:cs_addr_1\[1256] = \PWM_Steer:PWMUDB:runmode_enable\[1205]
Removing Lhs of wire \PWM_Steer:PWMUDB:cs_addr_0\[1257] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:compare1\[1338] = \PWM_Steer:PWMUDB:cmp1_less\[1309]
Removing Lhs of wire \PWM_Steer:PWMUDB:pwm1_i\[1343] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:pwm2_i\[1345] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:pwm_temp\[1351] = \PWM_Steer:PWMUDB:cmp1\[1241]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_23\[1392] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_22\[1393] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_21\[1394] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_20\[1395] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_19\[1396] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_18\[1397] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_17\[1398] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_16\[1399] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_15\[1400] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_14\[1401] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_13\[1402] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_12\[1403] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_11\[1404] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_10\[1405] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_9\[1406] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_8\[1407] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_7\[1408] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_6\[1409] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_5\[1410] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_4\[1411] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_3\[1412] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_2\[1413] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_1\[1414] = \PWM_Steer:PWMUDB:MODIN6_1\[1415]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODIN6_1\[1415] = \PWM_Steer:PWMUDB:dith_count_1\[1222]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_0\[1416] = \PWM_Steer:PWMUDB:MODIN6_0\[1417]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODIN6_0\[1417] = \PWM_Steer:PWMUDB:dith_count_0\[1224]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1549] = one[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1550] = one[4]
Removing Lhs of wire \PWM_CMG:PWMUDB:min_kill_reg\\D\[1557] = one[4]
Removing Lhs of wire \PWM_CMG:PWMUDB:prevCapture\\D\[1558] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:trig_last\\D\[1559] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:ltch_kill_reg\\D\[1562] = one[4]
Removing Lhs of wire \PWM_CMG:PWMUDB:prevCompare1\\D\[1565] = \PWM_CMG:PWMUDB:cmp1\[68]
Removing Lhs of wire \PWM_CMG:PWMUDB:prevCompare2\\D\[1566] = \PWM_CMG:PWMUDB:cmp2\[71]
Removing Lhs of wire \PWM_CMG:PWMUDB:cmp1_status_reg\\D\[1567] = \PWM_CMG:PWMUDB:cmp1_status\[69]
Removing Lhs of wire \PWM_CMG:PWMUDB:cmp2_status_reg\\D\[1568] = \PWM_CMG:PWMUDB:cmp2_status\[72]
Removing Lhs of wire \PWM_CMG:PWMUDB:pwm_i_reg\\D\[1570] = \PWM_CMG:PWMUDB:pwm_i\[169]
Removing Lhs of wire \PWM_CMG:PWMUDB:pwm1_i_reg\\D\[1571] = \PWM_CMG:PWMUDB:pwm1_i\[171]
Removing Lhs of wire \PWM_CMG:PWMUDB:pwm2_i_reg\\D\[1572] = \PWM_CMG:PWMUDB:pwm2_i\[173]
Removing Lhs of wire \PWM_CMG:PWMUDB:tc_i_reg\\D\[1573] = \PWM_CMG:PWMUDB:status_2\[63]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1574] = zero[7]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[1589] = \UART:BUART:rx_bitclk_pre\[533]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[1598] = \UART:BUART:rx_parity_error_pre\[610]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[1599] = zero[7]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:prevCapture\\D\[1604] = zero[7]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:overflow_reg_i\\D\[1605] = \Gimbal_Encoder:Cnt16:CounterUDB:overflow\[797]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:underflow_reg_i\\D\[1606] = \Gimbal_Encoder:Cnt16:CounterUDB:status_1\[785]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:tc_reg_i\\D\[1607] = \Gimbal_Encoder:Cnt16:CounterUDB:reload_tc\[780]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\\D\[1608] = \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_i\[804]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1609] = \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_i\[804]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:count_stored_i\\D\[1610] = \Gimbal_Encoder:Net_1203\[810]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:prevCapture\\D\[1619] = zero[7]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\\D\[1620] = \Handle_Encoder:Cnt16:CounterUDB:overflow\[997]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\\D\[1621] = \Handle_Encoder:Cnt16:CounterUDB:status_1\[985]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:tc_reg_i\\D\[1622] = \Handle_Encoder:Cnt16:CounterUDB:reload_tc\[980]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:prevCompare\\D\[1623] = \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\[1004]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1624] = \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\[1004]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:count_stored_i\\D\[1625] = \Handle_Encoder:Net_1203\[1010]
Removing Lhs of wire \PWM_Steer:PWMUDB:min_kill_reg\\D\[1633] = one[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:prevCapture\\D\[1634] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:trig_last\\D\[1635] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:ltch_kill_reg\\D\[1638] = one[4]
Removing Lhs of wire \PWM_Steer:PWMUDB:prevCompare1\\D\[1641] = \PWM_Steer:PWMUDB:cmp1\[1241]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp1_status_reg\\D\[1642] = \PWM_Steer:PWMUDB:cmp1_status\[1242]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp2_status_reg\\D\[1643] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:pwm_i_reg\\D\[1645] = \PWM_Steer:PWMUDB:pwm_i\[1341]
Removing Lhs of wire \PWM_Steer:PWMUDB:pwm1_i_reg\\D\[1646] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:pwm2_i_reg\\D\[1647] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:tc_i_reg\\D\[1648] = \PWM_Steer:PWMUDB:status_2\[1236]

------------------------------------------------------
Aliased 0 equations, 380 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:cmp1\' (cost = 0):
\PWM_CMG:PWMUDB:cmp1\ <= (\PWM_CMG:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:cmp2\' (cost = 0):
\PWM_CMG:PWMUDB:cmp2\ <= (\PWM_CMG:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_CMG:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_CMG:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_CMG:PWMUDB:dith_count_1\ and \PWM_CMG:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Gimbal_Encoder:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\Gimbal_Encoder:Cnt16:CounterUDB:capt_either_edge\ <= (\Gimbal_Encoder:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Gimbal_Encoder:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\Gimbal_Encoder:Cnt16:CounterUDB:reload_tc\ <= (\Gimbal_Encoder:Cnt16:CounterUDB:status_1\
	OR \Gimbal_Encoder:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\Gimbal_Encoder:bQuadDec:A_j\' (cost = 1):
\Gimbal_Encoder:bQuadDec:A_j\ <= ((\Gimbal_Encoder:bQuadDec:quad_A_delayed_0\ and \Gimbal_Encoder:bQuadDec:quad_A_delayed_1\ and \Gimbal_Encoder:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Gimbal_Encoder:bQuadDec:A_k\' (cost = 3):
\Gimbal_Encoder:bQuadDec:A_k\ <= ((not \Gimbal_Encoder:bQuadDec:quad_A_delayed_0\ and not \Gimbal_Encoder:bQuadDec:quad_A_delayed_1\ and not \Gimbal_Encoder:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Gimbal_Encoder:bQuadDec:B_j\' (cost = 1):
\Gimbal_Encoder:bQuadDec:B_j\ <= ((\Gimbal_Encoder:bQuadDec:quad_B_delayed_0\ and \Gimbal_Encoder:bQuadDec:quad_B_delayed_1\ and \Gimbal_Encoder:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Gimbal_Encoder:bQuadDec:B_k\' (cost = 3):
\Gimbal_Encoder:bQuadDec:B_k\ <= ((not \Gimbal_Encoder:bQuadDec:quad_B_delayed_0\ and not \Gimbal_Encoder:bQuadDec:quad_B_delayed_1\ and not \Gimbal_Encoder:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Gimbal_Encoder:Net_1151\' (cost = 0):
\Gimbal_Encoder:Net_1151\ <= (not \Gimbal_Encoder:Net_1251\);

Note:  Expanding virtual equation for '\Gimbal_Encoder:Net_1287\' (cost = 0):
\Gimbal_Encoder:Net_1287\ <= (not \Gimbal_Encoder:Net_1264\);

Note:  Expanding virtual equation for '\Handle_Encoder:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\Handle_Encoder:Cnt16:CounterUDB:capt_either_edge\ <= (\Handle_Encoder:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Handle_Encoder:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\Handle_Encoder:Cnt16:CounterUDB:reload_tc\ <= (\Handle_Encoder:Cnt16:CounterUDB:status_1\
	OR \Handle_Encoder:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\Handle_Encoder:bQuadDec:A_j\' (cost = 1):
\Handle_Encoder:bQuadDec:A_j\ <= ((\Handle_Encoder:bQuadDec:quad_A_delayed_0\ and \Handle_Encoder:bQuadDec:quad_A_delayed_1\ and \Handle_Encoder:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Handle_Encoder:bQuadDec:A_k\' (cost = 3):
\Handle_Encoder:bQuadDec:A_k\ <= ((not \Handle_Encoder:bQuadDec:quad_A_delayed_0\ and not \Handle_Encoder:bQuadDec:quad_A_delayed_1\ and not \Handle_Encoder:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Handle_Encoder:bQuadDec:B_j\' (cost = 1):
\Handle_Encoder:bQuadDec:B_j\ <= ((\Handle_Encoder:bQuadDec:quad_B_delayed_0\ and \Handle_Encoder:bQuadDec:quad_B_delayed_1\ and \Handle_Encoder:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Handle_Encoder:bQuadDec:B_k\' (cost = 3):
\Handle_Encoder:bQuadDec:B_k\ <= ((not \Handle_Encoder:bQuadDec:quad_B_delayed_0\ and not \Handle_Encoder:bQuadDec:quad_B_delayed_1\ and not \Handle_Encoder:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Handle_Encoder:Net_1151\' (cost = 0):
\Handle_Encoder:Net_1151\ <= (not \Handle_Encoder:Net_1251\);

Note:  Expanding virtual equation for '\Handle_Encoder:Net_1287\' (cost = 0):
\Handle_Encoder:Net_1287\ <= (not \Handle_Encoder:Net_1264\);

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:cmp1\' (cost = 0):
\PWM_Steer:PWMUDB:cmp1\ <= (\PWM_Steer:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Steer:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \PWM_Steer:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Steer:PWMUDB:dith_count_1\ and \PWM_Steer:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_CMG:PWMUDB:dith_count_0\ and \PWM_CMG:PWMUDB:dith_count_1\)
	OR (not \PWM_CMG:PWMUDB:dith_count_1\ and \PWM_CMG:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Gimbal_Encoder:Net_1248\' (cost = 2):
\Gimbal_Encoder:Net_1248\ <= ((not \Gimbal_Encoder:Net_1264\ and \Gimbal_Encoder:Net_1275\));

Note:  Expanding virtual equation for '\Handle_Encoder:Net_1248\' (cost = 2):
\Handle_Encoder:Net_1248\ <= ((not \Handle_Encoder:Net_1264\ and \Handle_Encoder:Net_1275\));

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \PWM_Steer:PWMUDB:dith_count_0\ and \PWM_Steer:PWMUDB:dith_count_1\)
	OR (not \PWM_Steer:PWMUDB:dith_count_1\ and \PWM_Steer:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_188 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_188 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_188 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_188 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_188 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 100 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_CMG:PWMUDB:final_capture\ to zero
Aliasing \PWM_CMG:PWMUDB:pwm_i\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \Gimbal_Encoder:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \Handle_Encoder:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \PWM_Steer:PWMUDB:final_capture\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_CMG:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM_Steer:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM_CMG:PWMUDB:final_capture\[87] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:pwm_i\[169] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[348] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[358] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[368] = zero[7]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[497] = \UART:BUART:rx_bitclk\[545]
Removing Lhs of wire \UART:BUART:rx_status_0\[596] = zero[7]
Removing Lhs of wire \UART:BUART:rx_status_6\[605] = zero[7]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:hwCapture\[777] = zero[7]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:hwCapture\[977] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:final_capture\[1259] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1520] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1530] = zero[7]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1540] = zero[7]
Removing Lhs of wire \PWM_CMG:PWMUDB:runmode_enable\\D\[1560] = \PWM_CMG:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM_CMG:PWMUDB:final_kill_reg\\D\[1569] = zero[7]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1581] = \UART:BUART:tx_ctrl_mark_last\[488]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[1593] = zero[7]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[1594] = zero[7]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1596] = zero[7]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[1597] = \UART:BUART:rx_markspace_pre\[609]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[1602] = \UART:BUART:rx_parity_bit\[615]
Removing Lhs of wire \PWM_Steer:PWMUDB:runmode_enable\\D\[1636] = \PWM_Steer:PWMUDB:control_7\[1181]
Removing Lhs of wire \PWM_Steer:PWMUDB:final_kill_reg\\D\[1644] = zero[7]

------------------------------------------------------
Aliased 0 equations, 24 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_6:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_188 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_188 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\jebush2\Desktop\Gyro PSoC\PSoC Projects\CMG.cydsn\CMG.cyprj" -dcpsoc3 CMG.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.865ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Wednesday, 23 January 2019 15:07:34
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jebush2\Desktop\Gyro PSoC\PSoC Projects\CMG.cydsn\CMG.cyprj -d CY8C5888LTI-LP097 CMG.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.028ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_CMG:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_CMG:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_CMG:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_CMG:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_CMG:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Gimbal_Encoder:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Handle_Encoder:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steer:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steer:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steer:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steer:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steer:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steer:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_6'. Fanout=1, Signal=Net_325
    Digital Clock 1: Automatic-assigning  clock 'Clock_4'. Fanout=3, Signal=Net_42
    Digital Clock 2: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_32
    Digital Clock 4: Automatic-assigning  clock 'Clock_2'. Fanout=3, Signal=Net_227
    Digital Clock 5: Automatic-assigning  clock 'Clock_3'. Fanout=2, Signal=Net_135
    Digital Clock 6: Automatic-assigning  clock 'Clock_5'. Fanout=1, Signal=Net_293
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_CMG:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Gimbal_Encoder:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Gimbal_Encoder:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Gimbal_Encoder:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Handle_Encoder:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \Handle_Encoder:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \Handle_Encoder:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Steer:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_6 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_6, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \Handle_Encoder:Net_1264\, Duplicate of \Handle_Encoder:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\Handle_Encoder:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Handle_Encoder:Net_1264\ (fanout=2)

    Removing \Gimbal_Encoder:Net_1264\, Duplicate of \Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\Gimbal_Encoder:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Gimbal_Encoder:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = flywheel_motor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => flywheel_motor(0)__PA ,
            pin_input => Net_88 ,
            pad => flywheel_motor(0)_PAD );
        Properties:
        {
        }

    Pin : Name = gimbal_motor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => gimbal_motor(0)__PA ,
            pin_input => Net_89 ,
            pad => gimbal_motor(0)_PAD );
        Properties:
        {
        }

    Pin : Name = gimbal_direction(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => gimbal_direction(0)__PA ,
            pad => gimbal_direction(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_RPi(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_RPi(0)__PA ,
            fb => Net_188 ,
            pad => Rx_RPi(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_RPi(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: REGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: HIGH
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VOHREF
            Required Capabilities: DIGITAL, ROUTABLE, SIO
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_RPi(0)__PA ,
            pin_input => Net_183 ,
            pad => Tx_RPi(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Gimbal_Encoder_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Gimbal_Encoder_A(0)__PA ,
            fb => Net_223 ,
            pad => Gimbal_Encoder_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW1(0)__PA ,
            pad => SW1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED1(0)__PA ,
            pad => LED1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Gimbal_Encoder_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Gimbal_Encoder_B(0)__PA ,
            fb => Net_225 ,
            pad => Gimbal_Encoder_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Handle_Encoder_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Handle_Encoder_A(0)__PA ,
            fb => Net_262 ,
            pad => Handle_Encoder_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Handle_Encoder_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Handle_Encoder_B(0)__PA ,
            fb => Net_263 ,
            pad => Handle_Encoder_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Steering_PWM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Steering_PWM(0)__PA ,
            pin_input => Net_311 ,
            pad => Steering_PWM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Steering_Dir(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Steering_Dir(0)__PA ,
            pad => Steering_Dir(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Handle_Encoder:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\
            + \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:Net_1251_split\ (fanout=1)

    MacroCell: Name=\PWM_CMG:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_CMG:PWMUDB:runmode_enable\ * \PWM_CMG:PWMUDB:tc_i\
        );
        Output = \PWM_CMG:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_183, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_183 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_188 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_i\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:overflow\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:control_7\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:count_stored_i\ * 
              \Gimbal_Encoder:Net_1203\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\Gimbal_Encoder:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Net_1275\ * \Gimbal_Encoder:Net_1251\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Gimbal_Encoder:Net_530\ (fanout=1)

    MacroCell: Name=\Gimbal_Encoder:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Net_1275\ * !\Gimbal_Encoder:Net_1251\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Gimbal_Encoder:Net_611\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:overflow\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:control_7\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:count_stored_i\ * 
              \Handle_Encoder:Net_1203\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\Handle_Encoder:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Net_1275\ * \Handle_Encoder:Net_1251\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Handle_Encoder:Net_530\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Net_1275\ * !\Handle_Encoder:Net_1251\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Handle_Encoder:Net_611\ (fanout=1)

    MacroCell: Name=\PWM_Steer:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:runmode_enable\ * \PWM_Steer:PWMUDB:tc_i\
        );
        Output = \PWM_Steer:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_223
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:bQuadDec:quad_A_delayed_0\
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:bQuadDec:quad_A_delayed_1\
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_225
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:bQuadDec:quad_B_delayed_0\
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:bQuadDec:quad_B_delayed_1\
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_262
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_A_delayed_0\
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_A_delayed_1\
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_263
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_B_delayed_0\
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_B_delayed_1\
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\PWM_CMG:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_CMG:PWMUDB:control_7\
        );
        Output = \PWM_CMG:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\PWM_CMG:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_CMG:PWMUDB:cmp1_less\
        );
        Output = \PWM_CMG:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_CMG:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_CMG:PWMUDB:cmp2_less\
        );
        Output = \PWM_CMG:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_CMG:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_CMG:PWMUDB:prevCompare1\ * \PWM_CMG:PWMUDB:cmp1_less\
        );
        Output = \PWM_CMG:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_CMG:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_CMG:PWMUDB:prevCompare2\ * \PWM_CMG:PWMUDB:cmp2_less\
        );
        Output = \PWM_CMG:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_88, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_CMG:PWMUDB:runmode_enable\ * \PWM_CMG:PWMUDB:cmp1_less\
        );
        Output = Net_88 (fanout=1)

    MacroCell: Name=Net_89, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_CMG:PWMUDB:runmode_enable\ * \PWM_CMG:PWMUDB:cmp2_less\
        );
        Output = Net_89 (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_188
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_188 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_188 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_188
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_188 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_188 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_188
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_188
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Gimbal_Encoder:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Gimbal_Encoder:Net_1251\ * !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:Net_1251\ * !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:Net_1251\ * !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\
            + \Gimbal_Encoder:Net_1251_split\
        );
        Output = \Gimbal_Encoder:Net_1251\ (fanout=6)

    MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:status_1\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\Gimbal_Encoder:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Gimbal_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Gimbal_Encoder:Net_1275\ (fanout=2)

    MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\Gimbal_Encoder:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Gimbal_Encoder:Net_1251\ * !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\
            + \Gimbal_Encoder:Net_1251\ * !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:Net_1251\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:Net_1251\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
        );
        Output = \Gimbal_Encoder:Net_1251_split\ (fanout=1)

    MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Net_1203\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Gimbal_Encoder:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:Net_1203_split\
        );
        Output = \Gimbal_Encoder:Net_1203\ (fanout=3)

    MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Gimbal_Encoder:bQuadDec:quad_A_delayed_0\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_delayed_1\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_delayed_2\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\
            + \Gimbal_Encoder:bQuadDec:quad_A_delayed_0\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_delayed_1\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_delayed_2\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Gimbal_Encoder:bQuadDec:quad_B_delayed_0\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_delayed_1\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_delayed_2\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\
            + \Gimbal_Encoder:bQuadDec:quad_B_delayed_0\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_delayed_1\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_delayed_2\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\Gimbal_Encoder:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Gimbal_Encoder:Net_1260\ * !\Gimbal_Encoder:bQuadDec:error\
            + !\Gimbal_Encoder:Net_1260\ * !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
        );
        Output = \Gimbal_Encoder:Net_1260\ (fanout=10)

    MacroCell: Name=\Gimbal_Encoder:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
        );
        Output = \Gimbal_Encoder:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\Gimbal_Encoder:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
        );
        Output = \Gimbal_Encoder:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\Gimbal_Encoder:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              \Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
        );
        Output = \Gimbal_Encoder:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\Handle_Encoder:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\
            + \Handle_Encoder:Net_1251_split\
        );
        Output = \Handle_Encoder:Net_1251\ (fanout=6)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:status_1\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Handle_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Handle_Encoder:Net_1275\ (fanout=2)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\Gimbal_Encoder:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\Gimbal_Encoder:Net_1260\ * \Gimbal_Encoder:Net_1203\ * 
              \Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
        );
        Output = \Gimbal_Encoder:Net_1203_split\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Net_1203\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1203_split\
        );
        Output = \Handle_Encoder:Net_1203\ (fanout=3)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Handle_Encoder:bQuadDec:quad_A_delayed_0\ * 
              !\Handle_Encoder:bQuadDec:quad_A_delayed_1\ * 
              !\Handle_Encoder:bQuadDec:quad_A_delayed_2\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\
            + \Handle_Encoder:bQuadDec:quad_A_delayed_0\ * 
              \Handle_Encoder:bQuadDec:quad_A_delayed_1\ * 
              \Handle_Encoder:bQuadDec:quad_A_delayed_2\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Handle_Encoder:bQuadDec:quad_B_delayed_0\ * 
              !\Handle_Encoder:bQuadDec:quad_B_delayed_1\ * 
              !\Handle_Encoder:bQuadDec:quad_B_delayed_2\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\
            + \Handle_Encoder:bQuadDec:quad_B_delayed_0\ * 
              \Handle_Encoder:bQuadDec:quad_B_delayed_1\ * 
              \Handle_Encoder:bQuadDec:quad_B_delayed_2\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\Handle_Encoder:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Handle_Encoder:Net_1260\ * !\Handle_Encoder:bQuadDec:error\
            + !\Handle_Encoder:Net_1260\ * !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:Net_1260\ (fanout=10)

    MacroCell: Name=\Handle_Encoder:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\Handle_Encoder:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\Handle_Encoder:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\PWM_Steer:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:control_7\
        );
        Output = \PWM_Steer:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_Steer:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:cmp1_less\
        );
        Output = \PWM_Steer:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Steer:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Steer:PWMUDB:prevCompare1\ * \PWM_Steer:PWMUDB:cmp1_less\
        );
        Output = \PWM_Steer:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\Handle_Encoder:Net_1260\ * \Handle_Encoder:Net_1203\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:Net_1203_split\ (fanout=1)

    MacroCell: Name=Net_311, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:runmode_enable\ * 
              \PWM_Steer:PWMUDB:cmp1_less\
        );
        Output = Net_311 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_CMG:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_32 ,
            cs_addr_2 => \PWM_CMG:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_CMG:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_CMG:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_CMG:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_CMG:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_32 ,
            cs_addr_2 => \PWM_CMG:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_CMG:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_CMG:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_CMG:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_CMG:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_CMG:PWMUDB:status_3\ ,
            chain_in => \PWM_CMG:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_227 ,
            cs_addr_2 => \Gimbal_Encoder:Net_1251\ ,
            cs_addr_1 => \Gimbal_Encoder:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \Gimbal_Encoder:Cnt16:CounterUDB:reload\ ,
            chain_out => \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_227 ,
            cs_addr_2 => \Gimbal_Encoder:Net_1251\ ,
            cs_addr_1 => \Gimbal_Encoder:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \Gimbal_Encoder:Cnt16:CounterUDB:reload\ ,
            z0_comb => \Gimbal_Encoder:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \Gimbal_Encoder:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Gimbal_Encoder:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Gimbal_Encoder:Cnt16:CounterUDB:status_5\ ,
            chain_in => \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_42 ,
            cs_addr_2 => \Handle_Encoder:Net_1251\ ,
            cs_addr_1 => \Handle_Encoder:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \Handle_Encoder:Cnt16:CounterUDB:reload\ ,
            chain_out => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_42 ,
            cs_addr_2 => \Handle_Encoder:Net_1251\ ,
            cs_addr_1 => \Handle_Encoder:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \Handle_Encoder:Cnt16:CounterUDB:reload\ ,
            z0_comb => \Handle_Encoder:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \Handle_Encoder:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Handle_Encoder:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Handle_Encoder:Cnt16:CounterUDB:status_5\ ,
            chain_in => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\PWM_Steer:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_325 ,
            cs_addr_2 => \PWM_Steer:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Steer:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_Steer:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Steer:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_325 ,
            cs_addr_2 => \PWM_Steer:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Steer:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Steer:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Steer:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Steer:PWMUDB:status_3\ ,
            chain_in => \PWM_Steer:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_CMG:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_32 ,
            status_3 => \PWM_CMG:PWMUDB:status_3\ ,
            status_2 => \PWM_CMG:PWMUDB:status_2\ ,
            status_1 => \PWM_CMG:PWMUDB:status_1\ ,
            status_0 => \PWM_CMG:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ ,
            interrupt => Net_118 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_189 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \Gimbal_Encoder:Net_1260\ ,
            clock => Net_227 ,
            status_6 => \Gimbal_Encoder:Cnt16:CounterUDB:status_6\ ,
            status_5 => \Gimbal_Encoder:Cnt16:CounterUDB:status_5\ ,
            status_3 => \Gimbal_Encoder:Cnt16:CounterUDB:status_3\ ,
            status_2 => \Gimbal_Encoder:Cnt16:CounterUDB:status_2\ ,
            status_1 => \Gimbal_Encoder:Cnt16:CounterUDB:status_1\ ,
            status_0 => \Gimbal_Encoder:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Gimbal_Encoder:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_227 ,
            status_3 => \Gimbal_Encoder:bQuadDec:error\ ,
            status_2 => \Gimbal_Encoder:Net_1260\ ,
            status_1 => \Gimbal_Encoder:Net_611\ ,
            status_0 => \Gimbal_Encoder:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \Handle_Encoder:Net_1260\ ,
            clock => Net_42 ,
            status_6 => \Handle_Encoder:Cnt16:CounterUDB:status_6\ ,
            status_5 => \Handle_Encoder:Cnt16:CounterUDB:status_5\ ,
            status_3 => \Handle_Encoder:Cnt16:CounterUDB:status_3\ ,
            status_2 => \Handle_Encoder:Cnt16:CounterUDB:status_2\ ,
            status_1 => \Handle_Encoder:Cnt16:CounterUDB:status_1\ ,
            status_0 => \Handle_Encoder:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Handle_Encoder:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_42 ,
            status_3 => \Handle_Encoder:bQuadDec:error\ ,
            status_2 => \Handle_Encoder:Net_1260\ ,
            status_1 => \Handle_Encoder:Net_611\ ,
            status_0 => \Handle_Encoder:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Steer:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_325 ,
            status_3 => \PWM_Steer:PWMUDB:status_3\ ,
            status_2 => \PWM_Steer:PWMUDB:status_2\ ,
            status_0 => \PWM_Steer:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_CMG:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_32 ,
            control_7 => \PWM_CMG:PWMUDB:control_7\ ,
            control_6 => \PWM_CMG:PWMUDB:control_6\ ,
            control_5 => \PWM_CMG:PWMUDB:control_5\ ,
            control_4 => \PWM_CMG:PWMUDB:control_4\ ,
            control_3 => \PWM_CMG:PWMUDB:control_3\ ,
            control_2 => \PWM_CMG:PWMUDB:control_2\ ,
            control_1 => \PWM_CMG:PWMUDB:control_1\ ,
            control_0 => \PWM_CMG:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Gimbal_Encoder:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_227 ,
            control_7 => \Gimbal_Encoder:Cnt16:CounterUDB:control_7\ ,
            control_6 => \Gimbal_Encoder:Cnt16:CounterUDB:control_6\ ,
            control_5 => \Gimbal_Encoder:Cnt16:CounterUDB:control_5\ ,
            control_4 => \Gimbal_Encoder:Cnt16:CounterUDB:control_4\ ,
            control_3 => \Gimbal_Encoder:Cnt16:CounterUDB:control_3\ ,
            control_2 => \Gimbal_Encoder:Cnt16:CounterUDB:control_2\ ,
            control_1 => \Gimbal_Encoder:Cnt16:CounterUDB:control_1\ ,
            control_0 => \Gimbal_Encoder:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Handle_Encoder:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_42 ,
            control_7 => \Handle_Encoder:Cnt16:CounterUDB:control_7\ ,
            control_6 => \Handle_Encoder:Cnt16:CounterUDB:control_6\ ,
            control_5 => \Handle_Encoder:Cnt16:CounterUDB:control_5\ ,
            control_4 => \Handle_Encoder:Cnt16:CounterUDB:control_4\ ,
            control_3 => \Handle_Encoder:Cnt16:CounterUDB:control_3\ ,
            control_2 => \Handle_Encoder:Cnt16:CounterUDB:control_2\ ,
            control_1 => \Handle_Encoder:Cnt16:CounterUDB:control_1\ ,
            control_0 => \Handle_Encoder:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Steer:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_325 ,
            control_7 => \PWM_Steer:PWMUDB:control_7\ ,
            control_6 => \PWM_Steer:PWMUDB:control_6\ ,
            control_5 => \PWM_Steer:PWMUDB:control_5\ ,
            control_4 => \PWM_Steer:PWMUDB:control_4\ ,
            control_3 => \PWM_Steer:PWMUDB:control_3\ ,
            control_2 => \PWM_Steer:PWMUDB:control_2\ ,
            control_1 => \PWM_Steer:PWMUDB:control_1\ ,
            control_0 => \PWM_Steer:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_118 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Rpi_Tx_Interrupt
        PORT MAP (
            interrupt => Net_189 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Gimbal_Control_Loop_Interrupt
        PORT MAP (
            interrupt => Net_129 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Timer_Interrupt
        PORT MAP (
            interrupt => Net_135_local );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =Steering_Control_Loop_Interrupt
        PORT MAP (
            interrupt => Net_276 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    7 :    1 :    8 : 87.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    5 :   27 :   32 : 15.63 %
IO                            :   16 :   32 :   48 : 33.33 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :   94 :   98 :  192 : 48.96 %
  Unique P-terms              :  163 :  221 :  384 : 42.45 %
  Total P-terms               :  184 :      :      :        
  Datapath Cells              :   11 :   13 :   24 : 45.83 %
  Status Cells                :    9 :   15 :   24 : 37.50 %
    StatusI Registers         :    8 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    4 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.178ms
Tech Mapping phase: Elapsed time ==> 0s.253ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(1)][IoId=(6)] : Gimbal_Encoder_A(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Gimbal_Encoder_B(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Handle_Encoder_A(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Handle_Encoder_B(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED1(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Rx_RPi(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : SW1(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Steering_Dir(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Steering_PWM(0) (fixed)
[IOP=(12)][IoId=(2)] : Tx_RPi(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Tx_RPi_SIOREF_0 (fixed)
IO_0@[IOP=(0)][IoId=(0)] : flywheel_motor(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : gimbal_direction(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : gimbal_motor(0) (fixed)
VIDAC[3]@[FFB(VIDAC,3)] : \VDAC8_1:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 24% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 91% done. (App=cydsfit)
Analog Placement Results:
IO_6@[IOP=(1)][IoId=(6)] : Gimbal_Encoder_A(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Gimbal_Encoder_B(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Handle_Encoder_A(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Handle_Encoder_B(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED1(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Rx_RPi(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : SW1(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Steering_Dir(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Steering_PWM(0) (fixed)
[IOP=(12)][IoId=(2)] : Tx_RPi(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Tx_RPi_SIOREF_0 (fixed)
IO_0@[IOP=(0)][IoId=(0)] : flywheel_motor(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : gimbal_direction(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : gimbal_motor(0) (fixed)
VIDAC[2]@[FFB(VIDAC,2)] : \VDAC8_1:viDAC8\

Analog Placement phase: Elapsed time ==> 0s.443ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_224 {
    vidac_2_vout
    agl5_x_vidac_2_vout
    agl5
    agl5_x_sio_p12_23
    sio_p12_23
  }
  Net: \VDAC8_1:Net_77\ {
  }
}
Map of item to net {
  vidac_2_vout                                     -> Net_224
  agl5_x_vidac_2_vout                              -> Net_224
  agl5                                             -> Net_224
  agl5_x_sio_p12_23                                -> Net_224
  sio_p12_23                                       -> Net_224
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.247ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   39 :    9 :   48 :  81.25%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.56
                   Pterms :            4.62
               Macrocells :            2.41
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.100ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         20 :       8.80 :       4.70
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:control_7\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:count_stored_i\ * 
              \Gimbal_Encoder:Net_1203\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Net_1203\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Gimbal_Encoder:Net_1203\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:Net_1203_split\
        );
        Output = \Gimbal_Encoder:Net_1203\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Gimbal_Encoder:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\Gimbal_Encoder:Net_1260\ * \Gimbal_Encoder:Net_1203\ * 
              \Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
        );
        Output = \Gimbal_Encoder:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\Gimbal_Encoder:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_227 ,
        control_7 => \Gimbal_Encoder:Cnt16:CounterUDB:control_7\ ,
        control_6 => \Gimbal_Encoder:Cnt16:CounterUDB:control_6\ ,
        control_5 => \Gimbal_Encoder:Cnt16:CounterUDB:control_5\ ,
        control_4 => \Gimbal_Encoder:Cnt16:CounterUDB:control_4\ ,
        control_3 => \Gimbal_Encoder:Cnt16:CounterUDB:control_3\ ,
        control_2 => \Gimbal_Encoder:Cnt16:CounterUDB:control_2\ ,
        control_1 => \Gimbal_Encoder:Cnt16:CounterUDB:control_1\ ,
        control_0 => \Gimbal_Encoder:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:bQuadDec:quad_B_delayed_0\
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_225
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Gimbal_Encoder:bQuadDec:quad_B_delayed_0\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_delayed_1\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_delayed_2\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\
            + \Gimbal_Encoder:bQuadDec:quad_B_delayed_0\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_delayed_1\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_delayed_2\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:bQuadDec:quad_B_delayed_1\
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:status_1\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_227 ,
        cs_addr_2 => \Gimbal_Encoder:Net_1251\ ,
        cs_addr_1 => \Gimbal_Encoder:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \Gimbal_Encoder:Cnt16:CounterUDB:reload\ ,
        z0_comb => \Gimbal_Encoder:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \Gimbal_Encoder:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Gimbal_Encoder:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Gimbal_Encoder:Cnt16:CounterUDB:status_5\ ,
        chain_in => \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \Gimbal_Encoder:Net_1260\ ,
        clock => Net_227 ,
        status_6 => \Gimbal_Encoder:Cnt16:CounterUDB:status_6\ ,
        status_5 => \Gimbal_Encoder:Cnt16:CounterUDB:status_5\ ,
        status_3 => \Gimbal_Encoder:Cnt16:CounterUDB:status_3\ ,
        status_2 => \Gimbal_Encoder:Cnt16:CounterUDB:status_2\ ,
        status_1 => \Gimbal_Encoder:Cnt16:CounterUDB:status_1\ ,
        status_0 => \Gimbal_Encoder:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_223
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Gimbal_Encoder:bQuadDec:quad_A_delayed_0\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_delayed_1\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_delayed_2\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\
            + \Gimbal_Encoder:bQuadDec:quad_A_delayed_0\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_delayed_1\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_delayed_2\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:bQuadDec:quad_A_delayed_0\
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_i\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Gimbal_Encoder:bQuadDec:error\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
        );
        Output = \Gimbal_Encoder:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Gimbal_Encoder:Net_1275\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Gimbal_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Gimbal_Encoder:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:bQuadDec:quad_A_delayed_1\
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Steer:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:control_7\
        );
        Output = \PWM_Steer:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Steer:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:runmode_enable\ * \PWM_Steer:PWMUDB:tc_i\
        );
        Output = \PWM_Steer:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_Steer:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:cmp1_less\
        );
        Output = \PWM_Steer:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Steer:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Steer:PWMUDB:prevCompare1\ * \PWM_Steer:PWMUDB:cmp1_less\
        );
        Output = \PWM_Steer:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_311, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:runmode_enable\ * 
              \PWM_Steer:PWMUDB:cmp1_less\
        );
        Output = Net_311 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Steer:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_325 ,
        cs_addr_2 => \PWM_Steer:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Steer:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Steer:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Steer:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Steer:PWMUDB:status_3\ ,
        chain_in => \PWM_Steer:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_Steer:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_325 ,
        status_3 => \PWM_Steer:PWMUDB:status_3\ ,
        status_2 => \PWM_Steer:PWMUDB:status_2\ ,
        status_0 => \PWM_Steer:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Steer:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_325 ,
        control_7 => \PWM_Steer:PWMUDB:control_7\ ,
        control_6 => \PWM_Steer:PWMUDB:control_6\ ,
        control_5 => \PWM_Steer:PWMUDB:control_5\ ,
        control_4 => \PWM_Steer:PWMUDB:control_4\ ,
        control_3 => \PWM_Steer:PWMUDB:control_3\ ,
        control_2 => \PWM_Steer:PWMUDB:control_2\ ,
        control_1 => \PWM_Steer:PWMUDB:control_1\ ,
        control_0 => \PWM_Steer:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:control_7\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:count_stored_i\ * 
              \Handle_Encoder:Net_1203\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Net_1203\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Handle_Encoder:Net_530\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Net_1275\ * \Handle_Encoder:Net_1251\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Handle_Encoder:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Gimbal_Encoder:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              \Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
        );
        Output = \Gimbal_Encoder:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }
}

statusicell: Name =\Handle_Encoder:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_42 ,
        status_3 => \Handle_Encoder:bQuadDec:error\ ,
        status_2 => \Handle_Encoder:Net_1260\ ,
        status_1 => \Handle_Encoder:Net_611\ ,
        status_0 => \Handle_Encoder:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Handle_Encoder:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_42 ,
        control_7 => \Handle_Encoder:Cnt16:CounterUDB:control_7\ ,
        control_6 => \Handle_Encoder:Cnt16:CounterUDB:control_6\ ,
        control_5 => \Handle_Encoder:Cnt16:CounterUDB:control_5\ ,
        control_4 => \Handle_Encoder:Cnt16:CounterUDB:control_4\ ,
        control_3 => \Handle_Encoder:Cnt16:CounterUDB:control_3\ ,
        control_2 => \Handle_Encoder:Cnt16:CounterUDB:control_2\ ,
        control_1 => \Handle_Encoder:Cnt16:CounterUDB:control_1\ ,
        control_0 => \Handle_Encoder:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:overflow\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Gimbal_Encoder:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
        );
        Output = \Gimbal_Encoder:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_227 ,
        cs_addr_2 => \Gimbal_Encoder:Net_1251\ ,
        cs_addr_1 => \Gimbal_Encoder:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \Gimbal_Encoder:Cnt16:CounterUDB:reload\ ,
        chain_out => \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Gimbal_Encoder:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Gimbal_Encoder:Net_1251\ * !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\
            + \Gimbal_Encoder:Net_1251\ * !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:Net_1251\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:Net_1251\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
        );
        Output = \Gimbal_Encoder:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:Net_611\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Net_1275\ * !\Handle_Encoder:Net_1251\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Handle_Encoder:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Gimbal_Encoder:Net_1251\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Gimbal_Encoder:Net_1251\ * !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:Net_1251\ * !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:Net_1251\ * !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\
            + \Gimbal_Encoder:Net_1251_split\
        );
        Output = \Gimbal_Encoder:Net_1251\ (fanout=6)
        Properties               : 
        {
        }
}

statusicell: Name =\Gimbal_Encoder:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_227 ,
        status_3 => \Gimbal_Encoder:bQuadDec:error\ ,
        status_2 => \Gimbal_Encoder:Net_1260\ ,
        status_1 => \Gimbal_Encoder:Net_611\ ,
        status_0 => \Gimbal_Encoder:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Gimbal_Encoder:Net_530\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Net_1275\ * \Gimbal_Encoder:Net_1251\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Gimbal_Encoder:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Gimbal_Encoder:Net_1260\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Gimbal_Encoder:Net_1260\ * !\Gimbal_Encoder:bQuadDec:error\
            + !\Gimbal_Encoder:Net_1260\ * !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
        );
        Output = \Gimbal_Encoder:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Gimbal_Encoder:Net_611\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Net_1275\ * !\Gimbal_Encoder:Net_1251\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Gimbal_Encoder:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Steer:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_325 ,
        cs_addr_2 => \PWM_Steer:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Steer:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_Steer:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_42 ,
        cs_addr_2 => \Handle_Encoder:Net_1251\ ,
        cs_addr_1 => \Handle_Encoder:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \Handle_Encoder:Cnt16:CounterUDB:reload\ ,
        chain_out => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Handle_Encoder:Net_1203\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1203_split\
        );
        Output = \Handle_Encoder:Net_1203\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\Handle_Encoder:Net_1260\ * \Handle_Encoder:Net_1203\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:bQuadDec:error\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Handle_Encoder:Net_1275\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Handle_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Handle_Encoder:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Handle_Encoder:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:status_1\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Handle_Encoder:bQuadDec:quad_B_delayed_0\ * 
              !\Handle_Encoder:bQuadDec:quad_B_delayed_1\ * 
              !\Handle_Encoder:bQuadDec:quad_B_delayed_2\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\
            + \Handle_Encoder:bQuadDec:quad_B_delayed_0\ * 
              \Handle_Encoder:bQuadDec:quad_B_delayed_1\ * 
              \Handle_Encoder:bQuadDec:quad_B_delayed_2\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_B_delayed_1\
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Handle_Encoder:Net_1260\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Handle_Encoder:Net_1260\ * !\Handle_Encoder:bQuadDec:error\
            + !\Handle_Encoder:Net_1260\ * !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_B_delayed_0\
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Handle_Encoder:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }
}

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Handle_Encoder:Net_1251\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\
            + \Handle_Encoder:Net_1251_split\
        );
        Output = \Handle_Encoder:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\
            + \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_CMG:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_32 ,
        cs_addr_2 => \PWM_CMG:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_CMG:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_CMG:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_CMG:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_188
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_188
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_188 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_188
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_42 ,
        cs_addr_2 => \Handle_Encoder:Net_1251\ ,
        cs_addr_1 => \Handle_Encoder:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \Handle_Encoder:Cnt16:CounterUDB:reload\ ,
        z0_comb => \Handle_Encoder:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \Handle_Encoder:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Handle_Encoder:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Handle_Encoder:Cnt16:CounterUDB:status_5\ ,
        chain_in => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_188 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_188 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_188 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_188 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_188
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_189 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_A_delayed_1\
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:overflow\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_A_delayed_0\
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Handle_Encoder:bQuadDec:quad_A_delayed_0\ * 
              !\Handle_Encoder:bQuadDec:quad_A_delayed_1\ * 
              !\Handle_Encoder:bQuadDec:quad_A_delayed_2\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\
            + \Handle_Encoder:bQuadDec:quad_A_delayed_0\ * 
              \Handle_Encoder:bQuadDec:quad_A_delayed_1\ * 
              \Handle_Encoder:bQuadDec:quad_A_delayed_2\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_262
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \Handle_Encoder:Net_1260\ ,
        clock => Net_42 ,
        status_6 => \Handle_Encoder:Cnt16:CounterUDB:status_6\ ,
        status_5 => \Handle_Encoder:Cnt16:CounterUDB:status_5\ ,
        status_3 => \Handle_Encoder:Cnt16:CounterUDB:status_3\ ,
        status_2 => \Handle_Encoder:Cnt16:CounterUDB:status_2\ ,
        status_1 => \Handle_Encoder:Cnt16:CounterUDB:status_1\ ,
        status_0 => \Handle_Encoder:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_183, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_183 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ ,
        interrupt => Net_118 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_CMG:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_CMG:PWMUDB:control_7\
        );
        Output = \PWM_CMG:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_88, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_CMG:PWMUDB:runmode_enable\ * \PWM_CMG:PWMUDB:cmp1_less\
        );
        Output = Net_88 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_42) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_263
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_CMG:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_32 ,
        control_7 => \PWM_CMG:PWMUDB:control_7\ ,
        control_6 => \PWM_CMG:PWMUDB:control_6\ ,
        control_5 => \PWM_CMG:PWMUDB:control_5\ ,
        control_4 => \PWM_CMG:PWMUDB:control_4\ ,
        control_3 => \PWM_CMG:PWMUDB:control_3\ ,
        control_2 => \PWM_CMG:PWMUDB:control_2\ ,
        control_1 => \PWM_CMG:PWMUDB:control_1\ ,
        control_0 => \PWM_CMG:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_CMG:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_CMG:PWMUDB:cmp1_less\
        );
        Output = \PWM_CMG:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_CMG:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_CMG:PWMUDB:runmode_enable\ * \PWM_CMG:PWMUDB:tc_i\
        );
        Output = \PWM_CMG:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_CMG:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_CMG:PWMUDB:cmp2_less\
        );
        Output = \PWM_CMG:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_CMG:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_CMG:PWMUDB:prevCompare2\ * \PWM_CMG:PWMUDB:cmp2_less\
        );
        Output = \PWM_CMG:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_CMG:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_CMG:PWMUDB:prevCompare1\ * \PWM_CMG:PWMUDB:cmp1_less\
        );
        Output = \PWM_CMG:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_89, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_CMG:PWMUDB:runmode_enable\ * \PWM_CMG:PWMUDB:cmp2_less\
        );
        Output = Net_89 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_CMG:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_32 ,
        cs_addr_2 => \PWM_CMG:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_CMG:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_CMG:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_CMG:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_CMG:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_CMG:PWMUDB:status_3\ ,
        chain_in => \PWM_CMG:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_CMG:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_32 ,
        status_3 => \PWM_CMG:PWMUDB:status_3\ ,
        status_2 => \PWM_CMG:PWMUDB:status_2\ ,
        status_1 => \PWM_CMG:PWMUDB:status_1\ ,
        status_0 => \PWM_CMG:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Rpi_Tx_Interrupt
        PORT MAP (
            interrupt => Net_189 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =Timer_Interrupt
        PORT MAP (
            interrupt => Net_135_local );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_118 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =Gimbal_Control_Loop_Interrupt
        PORT MAP (
            interrupt => Net_129 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(18)] 
    interrupt: Name =Steering_Control_Loop_Interrupt
        PORT MAP (
            interrupt => Net_276 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = flywheel_motor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => flywheel_motor(0)__PA ,
        pin_input => Net_88 ,
        pad => flywheel_motor(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = gimbal_motor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => gimbal_motor(0)__PA ,
        pin_input => Net_89 ,
        pad => gimbal_motor(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = gimbal_direction(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => gimbal_direction(0)__PA ,
        pad => gimbal_direction(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Handle_Encoder_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Handle_Encoder_B(0)__PA ,
        fb => Net_263 ,
        pad => Handle_Encoder_B(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Handle_Encoder_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Handle_Encoder_A(0)__PA ,
        fb => Net_262 ,
        pad => Handle_Encoder_A(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = Gimbal_Encoder_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Gimbal_Encoder_A(0)__PA ,
        fb => Net_223 ,
        pad => Gimbal_Encoder_A(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Gimbal_Encoder_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Gimbal_Encoder_B(0)__PA ,
        fb => Net_225 ,
        pad => Gimbal_Encoder_B(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = LED1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED1(0)__PA ,
        pad => LED1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Steering_Dir(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Steering_Dir(0)__PA ,
        pad => Steering_Dir(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Steering_PWM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Steering_PWM(0)__PA ,
        pin_input => Net_311 ,
        pad => Steering_PWM(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=3]: 
Pin : Name = Rx_RPi(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_RPi(0)__PA ,
        fb => Net_188 ,
        pad => Rx_RPi(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SW1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW1(0)__PA ,
        pad => SW1(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = Tx_RPi(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: REGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: HIGH
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VOHREF
        Required Capabilities: DIGITAL, ROUTABLE, SIO
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_RPi(0)__PA ,
        pin_input => Net_183 ,
        pad => Tx_RPi(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_325 ,
            dclk_0 => Net_325_local ,
            dclk_glb_1 => Net_42 ,
            dclk_1 => Net_42_local ,
            dclk_glb_2 => \UART:Net_9\ ,
            dclk_2 => \UART:Net_9_local\ ,
            dclk_glb_3 => Net_32 ,
            dclk_3 => Net_32_local ,
            dclk_glb_4 => Net_227 ,
            dclk_4 => Net_227_local ,
            dclk_glb_5 => Net_135 ,
            dclk_5 => Net_135_local ,
            dclk_glb_6 => Net_293 ,
            dclk_6 => Net_293_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Gimbal_Timer:TimerHW\
        PORT MAP (
            clock => Net_135 ,
            enable => __ONE__ ,
            tc => \Gimbal_Timer:Net_51\ ,
            cmp => \Gimbal_Timer:Net_261\ ,
            irq => Net_129 );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\Steering_Timer:TimerHW\
        PORT MAP (
            clock => Net_293 ,
            enable => __ONE__ ,
            tc => \Steering_Timer:Net_51\ ,
            cmp => \Steering_Timer:Net_261\ ,
            irq => Net_276 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\VDAC8_1:viDAC8\
        PORT MAP (
            vout => Net_224 ,
            iout => \VDAC8_1:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                     | 
Port | Pin | Fixed |      Type |       Drive Mode |                Name | Connections
-----+-----+-------+-----------+------------------+---------------------+------------
   0 |   0 |     * |      NONE |         CMOS_OUT |   flywheel_motor(0) | In(Net_88)
     |   1 |     * |      NONE |         CMOS_OUT |     gimbal_motor(0) | In(Net_89)
     |   2 |     * |      NONE |         CMOS_OUT | gimbal_direction(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL | Handle_Encoder_B(0) | FB(Net_263)
     |   7 |     * |      NONE |     HI_Z_DIGITAL | Handle_Encoder_A(0) | FB(Net_262)
-----+-----+-------+-----------+------------------+---------------------+------------
   1 |   6 |     * |      NONE |      RES_PULL_UP | Gimbal_Encoder_A(0) | FB(Net_223)
     |   7 |     * |      NONE |      RES_PULL_UP | Gimbal_Encoder_B(0) | FB(Net_225)
-----+-----+-------+-----------+------------------+---------------------+------------
   2 |   1 |     * |      NONE |         CMOS_OUT |             LED1(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |     Steering_Dir(0) | 
     |   4 |     * |      NONE |    RES_PULL_DOWN |     Steering_PWM(0) | In(Net_311)
-----+-----+-------+-----------+------------------+---------------------+------------
   3 |   3 |     * |      NONE |     HI_Z_DIGITAL |           Rx_RPi(0) | FB(Net_188)
     |   6 |     * |      NONE |      RES_PULL_UP |              SW1(0) | 
-----+-----+-------+-----------+------------------+---------------------+------------
  12 |   2 |     * |      NONE |         CMOS_OUT |           Tx_RPi(0) | In(Net_183)
-------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.076ms
Digital Placement phase: Elapsed time ==> 2s.387ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "CMG_r.vh2" --pcf-path "CMG.pco" --des-name "CMG" --dsf-path "CMG.dsf" --sdc-path "CMG.sdc" --lib-path "CMG_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.618ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.222ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.036ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in CMG_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.736ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.249ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.268ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.269ms
API generation phase: Elapsed time ==> 2s.306ms
Dependency generation phase: Elapsed time ==> 0s.027ms
Cleanup phase: Elapsed time ==> 0s.000ms
