Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 17.22-s017_1, built Sun Apr 01 2018
Options: 
Date:    Sun Feb 26 06:52:10 2023
Host:    compute-srv5.atme.in (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (12cores*96cpus*4physical cpus*Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz 30720KB) (792277968KB)
OS:      CentOS Linux release 7.9.2009 (Core)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (11 seconds elapsed).

WARNING: This version of the tool is 1792 days old.
@genus:root: 1> source ../tcl/top.tcl
Sourcing '../tcl/top.tcl' (Sun Feb 26 06:53:00 IST 2023)...
#@ Begin verbose source tcl/top.tcl
@file(top.tcl) 3: if {[file exists /proc/cpuinfo]} {
  sh grep "model name" /proc/cpuinfo
  sh grep "cpu MHz"    /proc/cpuinfo
}
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
cpu MHz		: 2100.000
@file(top.tcl) 8: puts "Hostname : [info hostname]"
Hostname : compute-srv5.atme.in
@file(top.tcl) 15: set DESIGN booth32x32_top
@file(top.tcl) 16: set GEN_EFF medium
@file(top.tcl) 17: set MAP_OPT_EFF high
@file(top.tcl) 18: set DATE [clock format [clock seconds] -format "%b%d-%T"] 
@file(top.tcl) 19: set _OUTPUTS_PATH outputs_${DATE}
@file(top.tcl) 20: set _REPORTS_PATH reports_${DATE}
@file(top.tcl) 21: set _LOG_PATH logs_${DATE}
@file(top.tcl) 23: set_db / .init_lib_search_path {../lib} 
  Setting attribute of root '/': 'init_lib_search_path' = ../lib
@file(top.tcl) 25: set_db / .init_hdl_search_path {../rtl} 
  Setting attribute of root '/': 'init_hdl_search_path' = ../rtl
@file(top.tcl) 34: set_db / .information_level 7 
  Setting attribute of root '/': 'information_level' = 7
@file(top.tcl) 41: read_libs {fast.lib slow.lib}

Threads Configured:6
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Y' for the cell 'HOLDX1'. (File /home/sgeuser114/Desktop/venkat/singleCycleProcessor/topLevel/work/../lib/fast.lib, Line 67517)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Y' for the cell 'HOLDX1'. (File /home/sgeuser114/Desktop/venkat/singleCycleProcessor/topLevel/work/../lib/slow.lib, Line 67517)

  Message Summary for Library both libraries:
  *******************************************
  Could not find an attribute in the library. [LBR-436]: 1148
  Missing a function attribute in the output pin definition. [LBR-518]: 2
  *******************************************
 
Warning : Libraries have inconsistent nominal operating conditions. [LBR-38]
        : The libraries are 'fast_vdd1v0' and 'slow_vdd1v0'.
        : This is a common source of delay calculation confusion and is strongly discouraged.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 0.000000) in library 'fast.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ACHCONX2 and slow_vdd1v0/ACHCONX2).  Deleting (slow_vdd1v0/ACHCONX2).
        : Library cell names must be unique.  Any duplicates will be deleted.  Only the first (as determined by the order of libraries) will be retained.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFHX1 and slow_vdd1v0/ADDFHX1).  Deleting (slow_vdd1v0/ADDFHX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFHX2 and slow_vdd1v0/ADDFHX2).  Deleting (slow_vdd1v0/ADDFHX2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFHX4 and slow_vdd1v0/ADDFHX4).  Deleting (slow_vdd1v0/ADDFHX4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFHXL and slow_vdd1v0/ADDFHXL).  Deleting (slow_vdd1v0/ADDFHXL).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFX1 and slow_vdd1v0/ADDFX1).  Deleting (slow_vdd1v0/ADDFX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFX2 and slow_vdd1v0/ADDFX2).  Deleting (slow_vdd1v0/ADDFX2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFX4 and slow_vdd1v0/ADDFX4).  Deleting (slow_vdd1v0/ADDFX4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFXL and slow_vdd1v0/ADDFXL).  Deleting (slow_vdd1v0/ADDFXL).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDHX1 and slow_vdd1v0/ADDHX1).  Deleting (slow_vdd1v0/ADDHX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDHX2 and slow_vdd1v0/ADDHX2).  Deleting (slow_vdd1v0/ADDHX2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDHX4 and slow_vdd1v0/ADDHX4).  Deleting (slow_vdd1v0/ADDHX4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDHXL and slow_vdd1v0/ADDHXL).  Deleting (slow_vdd1v0/ADDHXL).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2X1 and slow_vdd1v0/AND2X1).  Deleting (slow_vdd1v0/AND2X1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2X2 and slow_vdd1v0/AND2X2).  Deleting (slow_vdd1v0/AND2X2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2X4 and slow_vdd1v0/AND2X4).  Deleting (slow_vdd1v0/AND2X4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2X6 and slow_vdd1v0/AND2X6).  Deleting (slow_vdd1v0/AND2X6).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2X8 and slow_vdd1v0/AND2X8).  Deleting (slow_vdd1v0/AND2X8).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2XL and slow_vdd1v0/AND2XL).  Deleting (slow_vdd1v0/AND2XL).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND3X1 and slow_vdd1v0/AND3X1).  Deleting (slow_vdd1v0/AND3X1).
@file(top.tcl) 51: set_db / .lp_insert_clock_gating true 
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(top.tcl) 58: read_hdl {topMod.v  cla.v  multi_f.v  test03.v}
            Reading Verilog file '../rtl/topMod.v'
            Reading Verilog file '../rtl/cla.v'
            Reading Verilog file '../rtl/multi_f.v'
            Reading Verilog file '../rtl/test03.v'
@file(top.tcl) 59: elaborate $DESIGN
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX4'.
  Libraries have 324 usable logic and 128 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'booth32x32_top' from file '../rtl/topMod.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'booth_radix4_multiplier' from file '../rtl/multi_f.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'partial' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 31.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 37.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 37.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 37.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 37.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 37.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 37.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 37.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 37.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 37.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 37.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 37.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 37.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 37.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 37.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 37.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 37.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 37.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 49.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 49.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 49.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 49.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 49.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 49.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 49.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 49.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 49.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 49.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 49.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 49.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 49.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 49.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 49.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 49.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 49.
Info    : Removed unused code identified during constant propagation. [CDFG-772]
        : Remove Dead Branch of conditional statement with Port '2' in Module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 37.
Info    : Removed unused code identified during constant propagation. [CDFG-772]
        : Remove Dead Branch of conditional statement with Port '2' in Module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 49.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'pp_tree16x64' from file '../rtl/test03.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'compressor42_vec' from file '../rtl/test03.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'compressor32_vec' from file '../rtl/test03.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'cla_64bit' from file '../rtl/cla.v'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'booth32x32_top'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
        Applying wireload models.
        Computing net loads.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            19             57                                      elaborate
@file(top.tcl) 60: puts "Runtime & Memory after 'read_hdl'"
Runtime & Memory after 'read_hdl'
@file(top.tcl) 61: time_info Elaboration
stamp 'Elaboration' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:52:18 (Feb26) |  128.9 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:49) |  00:00:12(00:00:49) | 100.0(100.0) |    6:53:07 (Feb26) |  265.6 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(top.tcl) 65: check_design -unresolved
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'booth32x32_top'

No empty modules in design 'booth32x32_top'

  Done Checking the design.
@file(top.tcl) 71: read_sdc counter.sdc
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'design' named 'booth_multiplier_top' could not be found.
        : Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '2' of the SDC file 'counter.sdc': current_design  booth_multiplier_top .
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '5' of the SDC file 'counter.sdc'  cannot find any ports named 'clk'
        : Use the 'vcd' and 'vls' commands to browse the virtual directories to find the object because the specified name and/or location does not exist.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port|pin|hpin' named '' could not be found.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '5' of the SDC file 'counter.sdc': create_clock -name clk -period 1.3 -waveform {0 0.65} [get_ports clk ].
Info    : An external clock is being defined. [TIM-167]
        : The clock is named 'VCLK'.
        : An external clock does not directly drive any points within the design, but is only used as a reference for external delays.
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '8' of the SDC file 'counter.sdc'  cannot find any ports named 'clk'
Error   : Option missing for SDC command. [SDC-203] [set_clock_uncertainty]
        : The 'set_clock_uncertainty' command on line '8' of the SDC file 'counter.sdc' requires '-from', '-to', '-rise_from', '-fall_from', '-rise_to', '-fall_to', or list of objects option.
        : This SDC command requires the indicated options.  Check the SDC command and contact Cadence customer support if you believe this option combination should be supported.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '8' of the SDC file 'counter.sdc': set_clock_uncertainty -setup  0.47 [get_ports clk ].
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_129_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_130_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_131_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_132_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_133_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_134_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_135_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_136_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_137_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_138_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_139_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_140_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_141_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_142_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_143_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_144_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_145_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_146_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_147_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_148_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_149_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_150_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_151_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_152_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_153_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_154_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_155_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_156_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_157_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_158_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_159_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_160_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_161_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_162_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_163_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_164_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_165_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_166_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_167_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_168_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_169_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_170_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_171_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_172_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_173_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_174_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_175_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_176_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_177_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_178_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_179_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_180_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_181_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_182_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_183_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_184_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_185_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_186_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_187_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_188_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_189_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_190_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_191_1'.
            Reading file '/home/sgeuser114/Desktop/venkat/singleCycleProcessor/topLevel/work/counter.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      2 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      1 (runtime  0.00)
 "current_design"           - successful      1 , failed      1 (runtime  0.00)
 "get_ports"                - successful      0 , failed      2 (runtime  0.00)
 "set_clock_uncertainty"    - successful      0 , failed      1 (runtime  0.00)
 "set_input_delay"          - successful      2 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      2 , failed      0 (runtime  0.00)
 "set_units"                - successful      2 , failed      0 (runtime  0.00)
Warning : Total failed commands during read_sdc are 5
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
Total runtime 0
@file(top.tcl) 72: puts "The number of exceptions is [llength [vfind "design:$DESIGN" -exception *]]"
The number of exceptions is 1
@file(top.tcl) 77: if {![file exists ${_LOG_PATH}]} {
  file mkdir ${_LOG_PATH}
  puts "Creating directory ${_LOG_PATH}"
}
Creating directory logs_Feb26-06:53:01
@file(top.tcl) 82: if {![file exists ${_OUTPUTS_PATH}]} {
  file mkdir ${_OUTPUTS_PATH}
  puts "Creating directory ${_OUTPUTS_PATH}"
}
Creating directory outputs_Feb26-06:53:01
@file(top.tcl) 87: if {![file exists ${_REPORTS_PATH}]} {
  file mkdir ${_REPORTS_PATH}
  puts "Creating directory ${_REPORTS_PATH}"
}
Creating directory reports_Feb26-06:53:01
@file(top.tcl) 91: check_timing_intent
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 26 2023  06:53:08 am
  Module:                 booth32x32_top
  Technology libraries:   fast_vdd1v0 1.0
                          slow_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:booth32x32_top/A[0]
port:booth32x32_top/A[10]
port:booth32x32_top/A[11]
  ... 62 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

port:booth32x32_top/PROD_LSB[0]
port:booth32x32_top/PROD_LSB[10]
port:booth32x32_top/PROD_LSB[11]
  ... 61 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                       65
 Outputs without external load                                   64
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:        129

@file(top.tcl) 101: if {[llength [all_registers]] > 0} { 
  define_cost_group -name I2C -design $DESIGN
  define_cost_group -name C2O -design $DESIGN
  define_cost_group -name C2C -design $DESIGN
  path_group -from [all_registers] -to [all_registers] -group C2C -name C2C
  path_group -from [all_registers] -to [all_outputs] -group C2O -name C2O
  path_group -from [all_inputs]  -to [all_registers] -group I2C -name I2C
}
@file(top.tcl) 110: define_cost_group -name I2O -design $DESIGN
@file(top.tcl) 111: path_group -from [all_inputs]  -to [all_outputs] -group I2O -name I2O
@file(top.tcl) 112: foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] >> $_REPORTS_PATH/${DESIGN}_pretim.rpt
}
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth32x32_top'.
        : Use 'report timing -lint' for more information.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth32x32_top'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth32x32_top'.
@file(top.tcl) 129: set_db / .syn_generic_effort $GEN_EFF
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(top.tcl) 130: syn_generic
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'booth32x32_top' to generic gates using 'medium' effort.
  Setting attribute of design 'booth32x32_top': 'is_excp_dupcln' = false
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:53:11 (Feb26) |  304.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Info    : Combinational hierarchical blocks with identical inputs have been merged. [GLO-40]
        : Instances 'minus_41_46_I17' and 'minus_53_46_I17' in 'booth_radix4_multiplier' have been merged.
        : This optimization usually reduces design area. To prevent merging of combinational hierarchical blocks, set the 'merge_combinational_hier_instances' root attribute to 'false' or the 'merge_combinational_hier_instance' instance attribute to 'false'.
Info    : Combinational hierarchical blocks with identical inputs have been merged. [GLO-40]
        : Instances 'minus_42_46_I17' and 'minus_54_46_I17' in 'booth_radix4_multiplier' have been merged.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'booth32x32_top'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'booth32x32_top'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
      Timing sub_unsigned_188...
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c1 in booth_radix4_multiplier':
	  (minus_42_46_I8, minus_41_46_I8)
	  (minus_53_46_I8, minus_54_46_I8)

Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_42_46_I8_Y_minus_41_46_I8' in design 'CDN_DP_region_c1' 2 times.
Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_53_46_I8_Y_minus_54_46_I8' in design 'CDN_DP_region_c1' 2 times.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in booth_radix4_multiplier':
	  (minus_42_46_I17, minus_41_46_I17)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in booth_radix4_multiplier':
	  (minus_41_46_I1, minus_53_46_I1, minus_54_46_I1)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in booth_radix4_multiplier':
	  (minus_42_46_I2, minus_41_46_I2, minus_53_46_I2, minus_54_46_I2)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in booth_radix4_multiplier':
	  (minus_42_46_I3, minus_41_46_I3, minus_53_46_I3, minus_54_46_I3)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in booth_radix4_multiplier':
	  (minus_42_46_I4, minus_41_46_I4, minus_53_46_I4, minus_54_46_I4)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in booth_radix4_multiplier':
	  (minus_42_46_I5, minus_41_46_I5, minus_53_46_I5, minus_54_46_I5)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in booth_radix4_multiplier':
	  (minus_42_46_I6, minus_41_46_I6, minus_53_46_I6, minus_54_46_I6)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in booth_radix4_multiplier':
	  (minus_42_46_I7, minus_41_46_I7, minus_53_46_I7, minus_54_46_I7)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in booth_radix4_multiplier':
	  (minus_42_46_I8, minus_41_46_I8, minus_53_46_I8, minus_54_46_I8)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in booth_radix4_multiplier':
	  (minus_42_46_I9, minus_41_46_I9, minus_53_46_I9, minus_54_46_I9)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in booth_radix4_multiplier':
	  (minus_42_46_I10, minus_41_46_I10, minus_53_46_I10, minus_54_46_I10)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in booth_radix4_multiplier':
	  (minus_42_46_I11, minus_41_46_I11, minus_53_46_I11, minus_54_46_I11)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in booth_radix4_multiplier':
	  (minus_42_46_I12, minus_41_46_I12, minus_53_46_I12, minus_54_46_I12)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in booth_radix4_multiplier':
	  (minus_42_46_I13, minus_41_46_I13, minus_53_46_I13, minus_54_46_I13)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in booth_radix4_multiplier':
	  (minus_42_46_I14, minus_41_46_I14, minus_53_46_I14, minus_54_46_I14)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in booth_radix4_multiplier':
	  (minus_42_46_I15, minus_41_46_I15, minus_53_46_I15, minus_54_46_I15)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in booth_radix4_multiplier':
	  (minus_54_46_I16, minus_53_46_I16, minus_41_46_I16, minus_42_46_I16)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c3 in booth_radix4_multiplier':
	  (minus_42_46_I8, minus_41_46_I8)
	  (minus_53_46_I8, minus_54_46_I8)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c3 in booth_radix4_multiplier':
	  (minus_42_46_I12, minus_41_46_I12)
	  (minus_53_46_I12, minus_54_46_I12)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c3 in booth_radix4_multiplier':
	  (minus_42_46_I15, minus_41_46_I15)
	  (minus_53_46_I15, minus_54_46_I15)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c3 in booth_radix4_multiplier':
	  (minus_53_46_I16, minus_41_46_I16, minus_42_46_I16)

Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_42_46_I8_Y_minus_41_46_I8' in design 'CDN_DP_region_c3' 2 times.
Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_53_46_I8_Y_minus_54_46_I8' in design 'CDN_DP_region_c3' 2 times.
Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_42_46_I12_Y_minus_41_46_I12' in design 'CDN_DP_region_c3' 2 times.
Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_53_46_I12_Y_minus_54_46_I12' in design 'CDN_DP_region_c3' 2 times.
Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_42_46_I15_Y_minus_41_46_I15' in design 'CDN_DP_region_c3' 2 times.
Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_53_46_I15_Y_minus_54_46_I15' in design 'CDN_DP_region_c3' 2 times.
Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_53_46_I16_Y_minus_41_46_I16_Y_minus_42_46_I16' in design 'CDN_DP_region_c3' 3 times.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c4 in booth_radix4_multiplier':
	  (minus_42_46_I8, minus_41_46_I8)
	  (minus_53_46_I8, minus_54_46_I8)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c4 in booth_radix4_multiplier':
	  (minus_42_46_I12, minus_41_46_I12)
	  (minus_53_46_I12, minus_54_46_I12)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c4 in booth_radix4_multiplier':
	  (minus_42_46_I15, minus_41_46_I15)
	  (minus_53_46_I15, minus_54_46_I15)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c4 in booth_radix4_multiplier':
	  (minus_53_46_I16, minus_41_46_I16, minus_42_46_I16)

Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_42_46_I8_Y_minus_41_46_I8' in design 'CDN_DP_region_c4' 2 times.
Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_53_46_I8_Y_minus_54_46_I8' in design 'CDN_DP_region_c4' 2 times.
Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_42_46_I12_Y_minus_41_46_I12' in design 'CDN_DP_region_c4' 2 times.
Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_53_46_I12_Y_minus_54_46_I12' in design 'CDN_DP_region_c4' 2 times.
Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_42_46_I15_Y_minus_41_46_I15' in design 'CDN_DP_region_c4' 2 times.
Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_53_46_I15_Y_minus_54_46_I15' in design 'CDN_DP_region_c4' 2 times.
Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_53_46_I16_Y_minus_41_46_I16_Y_minus_42_46_I16' in design 'CDN_DP_region_c4' 3 times.
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'fast' configuration 1 for module 'CDN_DP_region'.
          Optimizations applied to 'fast' configuration:
            rewriting(0), factoring(0), sharing(2), cmultcse(0), downsizing(0), speculation(2)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'booth32x32_top'.
Info    : Combinational hierarchical blocks with identical inputs have been merged. [GLO-40]
        : Instances 'g83' and 'g85' in 'CDN_DP_region' have been merged.
      Removing temporary intermediate hierarchies under booth32x32_top
Info    : Attempting to launch a super-threading server. [ST-120]
        : Attempting to Launch server 1 of 8.
        : The tool is entering super-threading mode and is launching a CPU server process.  This is enabled by the root attribute 'super_thread_servers' or 'auto_super_thread'.
            : The server is process '14056' on this host.
Warning : Executing jobs using the foreground process until a background server becomes available. [ST-115]
        : No background server processes have been detected yet.  The most common cause for this is that a queueing mechanism (such as LSF) is being used and the jobs are waiting in a queue.
Info    : Super thread servers are launched successfully. [ST-128]
        : 1 out of 8 super thread server is launched. Minimum 1 active super thread server is required.
              Optimizing muxes in design 'booth_radix4_multiplier'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance. 
Following instance is deleted as they do not drive any primary output:
'booth_enc/minus_41_46_I17'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'booth32x32_top'...
        Preparing the circuit
          Pruning unused logic
Updating ST server settings
Multi-threaded constant propagation [1|0] ...
Inserting clock-gating logic .....
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'tree' in module 'booth32x32_top' would be automatically ungrouped.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. You can control auto ungrouping using the root-level attribute 'auto_ungroup'. You can skip individual instances or modules using the attribute 'ungroup_ok'.
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        0		100%
Total CG Modules                        0
    Automatically cost grouped 0 clock gate paths.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'tree_S4_FINAL' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'tree_S3_FINAL' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'tree_S2_R' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'tree_S2_L' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'tree_S1_3' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'tree_S1_2' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'tree_S1_1' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'tree_S1_0' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance. 
Following instance is deleted as they do not drive any primary output:
'booth_enc_minus_42_46_I17'.
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) booth32x32_top...
          Done structuring (delay-based) booth32x32_top
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 96 CPUs usable)
          Structuring (delay-based) sub_unsigned_3248...
          Done structuring (delay-based) sub_unsigned_3248
        Mapping component sub_unsigned_3248...
          Structuring (delay-based) sub_unsigned_3180...
          Done structuring (delay-based) sub_unsigned_3180
        Mapping component sub_unsigned_3180...
          Structuring (delay-based) sub_unsigned_3214...
          Done structuring (delay-based) sub_unsigned_3214
        Mapping component sub_unsigned_3214...
          Structuring (delay-based) sub_unsigned_3148...
          Done structuring (delay-based) sub_unsigned_3148
        Mapping component sub_unsigned_3148...
          Structuring (delay-based) sub_unsigned_3250...
          Done structuring (delay-based) sub_unsigned_3250
        Mapping component sub_unsigned_3250...
          Structuring (delay-based) sub_unsigned_3182...
          Done structuring (delay-based) sub_unsigned_3182
        Mapping component sub_unsigned_3182...
          Structuring (delay-based) sub_unsigned_3216...
          Done structuring (delay-based) sub_unsigned_3216
        Mapping component sub_unsigned_3216...
          Structuring (delay-based) sub_unsigned_188_3423...
          Done structuring (delay-based) sub_unsigned_188_3423
        Mapping component sub_unsigned_188_3423...
          Structuring (delay-based) sub_unsigned_3150...
          Done structuring (delay-based) sub_unsigned_3150
        Mapping component sub_unsigned_3150...
          Structuring (delay-based) sub_unsigned_3252...
          Done structuring (delay-based) sub_unsigned_3252
        Mapping component sub_unsigned_3252...
          Structuring (delay-based) sub_unsigned_188...
          Done structuring (delay-based) sub_unsigned_188
        Mapping component sub_unsigned_188...
          Structuring (delay-based) sub_unsigned_3184...
          Done structuring (delay-based) sub_unsigned_3184
        Mapping component sub_unsigned_3184...
          Structuring (delay-based) sub_unsigned_3256...
          Done structuring (delay-based) sub_unsigned_3256
        Mapping component sub_unsigned_3256...
          Structuring (delay-based) sub_unsigned_188_3424...
          Done structuring (delay-based) sub_unsigned_188_3424
        Mapping component sub_unsigned_188_3424...
          Structuring (delay-based) sub_unsigned_3188...
          Done structuring (delay-based) sub_unsigned_3188
        Mapping component sub_unsigned_3188...
          Structuring (delay-based) sub_unsigned_3218...
          Done structuring (delay-based) sub_unsigned_3218
        Mapping component sub_unsigned_3218...
          Structuring (delay-based) sub_unsigned_188_3425...
          Done structuring (delay-based) sub_unsigned_188_3425
        Mapping component sub_unsigned_188_3425...
          Structuring (delay-based) sub_unsigned_3254...
          Done structuring (delay-based) sub_unsigned_3254
        Mapping component sub_unsigned_3254...
          Structuring (delay-based) sub_unsigned_3266...
          Done structuring (delay-based) sub_unsigned_3266
        Mapping component sub_unsigned_3266...
          Structuring (delay-based) sub_unsigned_3152...
          Done structuring (delay-based) sub_unsigned_3152
        Mapping component sub_unsigned_3152...
          Structuring (delay-based) sub_unsigned_3222...
          Done structuring (delay-based) sub_unsigned_3222
        Mapping component sub_unsigned_3222...
          Structuring (delay-based) sub_unsigned_3198...
          Done structuring (delay-based) sub_unsigned_3198
        Mapping component sub_unsigned_3198...
          Structuring (delay-based) sub_unsigned_3186...
          Done structuring (delay-based) sub_unsigned_3186
        Mapping component sub_unsigned_3186...
          Structuring (delay-based) sub_unsigned_3156...
          Done structuring (delay-based) sub_unsigned_3156
        Mapping component sub_unsigned_3156...
          Structuring (delay-based) sub_unsigned_3232...
          Done structuring (delay-based) sub_unsigned_3232
        Mapping component sub_unsigned_3232...
          Structuring (delay-based) sub_unsigned_3258...
          Done structuring (delay-based) sub_unsigned_3258
        Mapping component sub_unsigned_3258...
          Structuring (delay-based) sub_unsigned_3220...
          Done structuring (delay-based) sub_unsigned_3220
        Mapping component sub_unsigned_3220...
          Structuring (delay-based) sub_unsigned_3272...
          Done structuring (delay-based) sub_unsigned_3272
        Mapping component sub_unsigned_3272...
          Structuring (delay-based) sub_unsigned_3190...
          Done structuring (delay-based) sub_unsigned_3190
        Mapping component sub_unsigned_3190...
          Structuring (delay-based) sub_unsigned_3166...
          Done structuring (delay-based) sub_unsigned_3166
        Mapping component sub_unsigned_3166...
          Structuring (delay-based) sub_unsigned_3154...
          Done structuring (delay-based) sub_unsigned_3154
        Mapping component sub_unsigned_3154...
          Structuring (delay-based) sub_unsigned_3268...
          Done structuring (delay-based) sub_unsigned_3268
        Mapping component sub_unsigned_3268...
          Structuring (delay-based) sub_unsigned_3204...
          Done structuring (delay-based) sub_unsigned_3204
        Mapping component sub_unsigned_3204...
          Structuring (delay-based) sub_unsigned_3224...
          Done structuring (delay-based) sub_unsigned_3224
        Mapping component sub_unsigned_3224...
          Structuring (delay-based) sub_unsigned_3200...
          Done structuring (delay-based) sub_unsigned_3200
        Mapping component sub_unsigned_3200...
          Structuring (delay-based) sub_unsigned_3276...
          Done structuring (delay-based) sub_unsigned_3276
        Mapping component sub_unsigned_3276...
          Structuring (delay-based) sub_unsigned_3238...
          Done structuring (delay-based) sub_unsigned_3238
        Mapping component sub_unsigned_3238...
          Structuring (delay-based) sub_unsigned_3260...
          Done structuring (delay-based) sub_unsigned_3260
        Mapping component sub_unsigned_3260...
          Structuring (delay-based) sub_unsigned_3158...
          Done structuring (delay-based) sub_unsigned_3158
        Mapping component sub_unsigned_3158...
          Structuring (delay-based) sub_unsigned_3274...
          Done structuring (delay-based) sub_unsigned_3274
        Mapping component sub_unsigned_3274...
          Structuring (delay-based) sub_unsigned_3278...
          Done structuring (delay-based) sub_unsigned_3278
        Mapping component sub_unsigned_3278...
          Structuring (delay-based) sub_unsigned_3208...
          Done structuring (delay-based) sub_unsigned_3208
        Mapping component sub_unsigned_3208...
          Structuring (delay-based) sub_unsigned_3234...
          Done structuring (delay-based) sub_unsigned_3234
        Mapping component sub_unsigned_3234...
          Structuring (delay-based) sub_unsigned_3192...
          Done structuring (delay-based) sub_unsigned_3192
        Mapping component sub_unsigned_3192...
          Structuring (delay-based) sub_unsigned_3172...
          Done structuring (delay-based) sub_unsigned_3172
        Mapping component sub_unsigned_3172...
          Structuring (delay-based) sub_unsigned_3206...
          Done structuring (delay-based) sub_unsigned_3206
        Mapping component sub_unsigned_3206...
          Structuring (delay-based) sub_unsigned_3240...
          Done structuring (delay-based) sub_unsigned_3240
        Mapping component sub_unsigned_3240...
          Structuring (delay-based) sub_unsigned_3242...
          Done structuring (delay-based) sub_unsigned_3242
        Mapping component sub_unsigned_3242...
          Structuring (delay-based) sub_unsigned_3178...
          Done structuring (delay-based) sub_unsigned_3178
        Mapping component sub_unsigned_3178...
          Structuring (delay-based) sub_unsigned_3210...
          Done structuring (delay-based) sub_unsigned_3210
        Mapping component sub_unsigned_3210...
          Structuring (delay-based) sub_unsigned_3270...
          Done structuring (delay-based) sub_unsigned_3270
        Mapping component sub_unsigned_3270...
          Structuring (delay-based) sub_unsigned_3226...
          Done structuring (delay-based) sub_unsigned_3226
        Mapping component sub_unsigned_3226...
          Structuring (delay-based) sub_unsigned_3168...
          Done structuring (delay-based) sub_unsigned_3168
        Mapping component sub_unsigned_3168...
          Structuring (delay-based) sub_unsigned_3176...
          Done structuring (delay-based) sub_unsigned_3176
        Mapping component sub_unsigned_3176...
          Structuring (delay-based) sub_unsigned_3174...
          Done structuring (delay-based) sub_unsigned_3174
        Mapping component sub_unsigned_3174...
          Structuring (delay-based) sub_unsigned_3262...
          Done structuring (delay-based) sub_unsigned_3262
        Mapping component sub_unsigned_3262...
          Structuring (delay-based) sub_unsigned_3202...
          Done structuring (delay-based) sub_unsigned_3202
        Mapping component sub_unsigned_3202...
          Structuring (delay-based) sub_unsigned_3160...
          Done structuring (delay-based) sub_unsigned_3160
        Mapping component sub_unsigned_3160...
          Structuring (delay-based) sub_unsigned_3228...
          Done structuring (delay-based) sub_unsigned_3228
        Mapping component sub_unsigned_3228...
          Structuring (delay-based) sub_unsigned_3236...
          Done structuring (delay-based) sub_unsigned_3236
        Mapping component sub_unsigned_3236...
          Structuring (delay-based) sub_unsigned_3194...
          Done structuring (delay-based) sub_unsigned_3194
        Mapping component sub_unsigned_3194...
          Structuring (delay-based) sub_signed_3244...
          Done structuring (delay-based) sub_signed_3244
        Mapping component sub_signed_3244...
          Structuring (delay-based) sub_unsigned_3162...
          Done structuring (delay-based) sub_unsigned_3162
        Mapping component sub_unsigned_3162...
          Structuring (delay-based) sub_unsigned_3170...
          Done structuring (delay-based) sub_unsigned_3170
        Mapping component sub_unsigned_3170...
          Structuring (delay-based) mux_ctl_0x...
            Starting partial collapsing (xors only) mux_ctl_0x
            Finished partial collapsing.
            Starting xor partial collapsing mux_ctl_0x
            Finished xor partial collapsing.
            Starting partial collapsing  mux_ctl_0x
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) mux_ctl_0x
        Mapping component mux_ctl_0x...
          Structuring (delay-based) cla_64bit...
            Starting partial collapsing (xors only) cla_64bit
            Finished partial collapsing.
            Starting partial collapsing  cla_64bit
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cla_64bit
        Mapping component cla_64bit...
 
Global mapping target info
==========================
Cost Group 'I2O' target slack:  -123 ps
Target path end-point (Port: booth32x32_top/PROD_MSB[26])

           Pin                        Type          Fanout Load Arrival   
                                                           (fF)   (ps)    
--------------------------------------------------------------------------
(clock VCLK)                <<<  launch                               0 R 
(counter.sdc_line_11_25_1)       ext delay                                
A[6]                        (u)  in port               264 18.7           
booth_enc_minus_53_46_I6/B[17] 
  g1458/in_1                                                              
  g1458/z                   (u)  unmapped_or2            3  3.3           
  g1428/in_0                                                              
  g1428/z                   (u)  unmapped_or2            5  5.5           
  g1410/in_0                                                              
  g1410/z                   (u)  unmapped_or2            9  9.9           
  g1394/in_0                                                              
  g1394/z                   (u)  unmapped_or2            1  1.1           
  g1372/in_1                                                              
  g1372/z                   (u)  unmapped_or2           13 14.3           
  g1343/in_1                                                              
  g1343/z                   (u)  unmapped_or2            2  2.2           
  g1313/in_0                                                              
  g1313/z                   (u)  unmapped_complex2       1  1.1           
  g1314/in_1                                                              
  g1314/z                   (u)  unmapped_nand2          1  1.0           
booth_enc_minus_53_46_I6/Z[37] 
mux_ctl_0xi/booth_enc_minus_53_46_I6_Z[25] 
  g54635/in_1                                                             
  g54635/z                  (u)  unmapped_complex2       1  1.1           
  g54492/in_0                                                             
  g54492/z                  (u)  unmapped_complex2       1  1.0           
  g53533/in_1                                                             
  g53533/z                  (u)  unmapped_complex2       1  1.0           
  g52992/in_1                                                             
  g52992/z                  (u)  unmapped_or2            4  4.0           
  g37599/in_1                                                             
  g37599/z                  (u)  unmapped_or2            1  1.0           
  g51613/in_0                                                             
  g51613/z                  (u)  unmapped_nand2          1  1.1           
  g51455/in_0                                                             
  g51455/z                  (u)  unmapped_nand2          4  4.0           
  g51050/in_1                                                             
  g51050/z                  (u)  unmapped_complex2       1  1.1           
  g51051/in_1                                                             
  g51051/z                  (u)  unmapped_nand2          2  2.0           
  g50610/in_0                                                             
  g50610/z                  (u)  unmapped_complex2       1  1.0           
  g50611/in_1                                                             
  g50611/z                  (u)  unmapped_nand2          4  4.4           
  g50114/in_0                                                             
  g50114/z                  (u)  unmapped_complex2       1  1.1           
  g50115/in_1                                                             
  g50115/z                  (u)  unmapped_nand2          2  2.0           
  g49716/in_0                                                             
  g49716/z                  (u)  unmapped_complex2       1  1.0           
  g49717/in_1                                                             
  g49717/z                  (u)  unmapped_nand2          2  2.2           
  g49419/in_1                                                             
  g49419/z                  (u)  unmapped_nand2          2  2.0           
  g49328/in_1                                                             
  g49328/z                  (u)  unmapped_nand2          2  2.2           
  g49018/in_0                                                             
  g49018/z                  (u)  unmapped_or2            1  1.1           
  g49019/in_1                                                             
  g49019/z                  (u)  unmapped_nand2          2  2.0           
  g48542/in_0                                                             
  g48542/z                  (u)  unmapped_nand2          2  2.2           
  g48353/in_1                                                             
  g48353/z                  (u)  unmapped_nand2          2  2.0           
  g48323/in_0                                                             
  g48323/z                  (u)  unmapped_or2            1  1.0           
  g48324/in_1                                                             
  g48324/z                  (u)  unmapped_nand2          2  2.2           
  g48206/in_0                                                             
  g48206/z                  (u)  unmapped_nand2          2  2.0           
  g47961/in_1                                                             
  g47961/z                  (u)  unmapped_nand2          2  2.2           
  g47842/in_0                                                             
  g47842/z                  (u)  unmapped_or2            1  1.1           
  g47843/in_1                                                             
  g47843/z                  (u)  unmapped_nand2          2  2.0           
  g47794/in_0                                                             
  g47794/z                  (u)  unmapped_nand2          2  2.2           
  g47719/in_1                                                             
  g47719/z                  (u)  unmapped_nand2          2  2.0           
  g47650/in_1                                                             
  g47650/z                  (u)  unmapped_complex2       1  1.1           
  g47651/in_1                                                             
  g47651/z                  (u)  unmapped_nand2          2  2.0           
mux_ctl_0xi/cla_A[29] 
cla/A[38] 
  g12179/in_0                                                             
  g12179/z                  (u)  unmapped_nand2          2  2.2           
  g12029/in_1                                                             
  g12029/z                  (u)  unmapped_nand2          7  7.0           
  g12367/in_0                                                             
  g12367/z                  (u)  unmapped_complex2       2  2.0           
  g11954/in_1                                                             
  g11954/z                  (u)  unmapped_or2            2  2.0           
  g11890/in_1                                                             
  g11890/z                  (u)  unmapped_or2            1  1.0           
  g11834/in_0                                                             
  g11834/z                  (u)  unmapped_nand2          1  1.1           
  g11818/in_1                                                             
  g11818/z                  (u)  unmapped_or2            1  1.1           
  g11736/in_0                                                             
  g11736/z                  (u)  unmapped_complex2       4  4.4           
  g12458/in_0                                                             
  g12458/z                  (u)  unmapped_complex2       1  1.0           
  g11701/in_1                                                             
  g11701/z                  (u)  unmapped_complex2       8  8.8           
  g12472/in_0                                                             
  g12472/z                  (u)  unmapped_complex2       2  2.0           
  g11666/in_0                                                             
  g11666/z                  (u)  unmapped_nand2          1  1.1           
  g11650/in_0                                                             
  g11650/z                  (u)  unmapped_complex2       1  1.0           
  g12511/in_0                                                             
  g12511/z                  (u)  unmapped_complex2       3  3.3           
  g11572/in_1                                                             
  g11572/z                  (u)  unmapped_complex2       2  2.2           
  g12532/in_0                                                             
  g12532/z                  (u)  unmapped_complex2       1  1.0           
  g11549/in_1                                                             
  g11549/z                  (u)  unmapped_nand2          1  0.0           
cla/Sum[58] 
PROD_MSB[26]                <<<  interconnect                             
                                 out port                                 
(counter.sdc_line_14_196_1)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock VCLK)                     capture                           1300 R 
--------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Start-point  : A[6]
End-point    : PROD_MSB[26]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of -123ps.
 
          Performing post-condense optimization ...

Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'cla' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_41_46_I1' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_41_46_I2' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_41_46_I3' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_41_46_I4' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_41_46_I5' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_41_46_I6' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_41_46_I7' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_41_46_I9' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_41_46_I10' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_41_46_I11' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_41_46_I12' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_41_46_I13' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_41_46_I14' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_41_46_I15' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_41_46_I16' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_42_46_I1' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_42_46_I2' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_42_46_I3' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_42_46_I4' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_42_46_I5' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_42_46_I6' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_42_46_I7' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_42_46_I8_Y_minus_41_46_I8_spec0' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_42_46_I8_Y_minus_41_46_I8_spec1' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_42_46_I9' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_42_46_I10' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_42_46_I11' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_42_46_I12' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_42_46_I13' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_42_46_I14' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_42_46_I15' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_42_46_I16' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_53_46_I1' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_53_46_I2' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_53_46_I3' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_53_46_I4' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_53_46_I5' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_53_46_I6' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_53_46_I7' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_53_46_I8_Y_minus_54_46_I8_spec0' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_53_46_I8_Y_minus_54_46_I8_spec1' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_53_46_I9' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_53_46_I10' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_53_46_I11' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_53_46_I12' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_53_46_I13' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_53_46_I14' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_53_46_I15' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_53_46_I16' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_54_46_I1' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_54_46_I2' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_54_46_I3' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_54_46_I4' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_54_46_I5' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_54_46_I6' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_54_46_I7' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_54_46_I9' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_54_46_I10' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_54_46_I11' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_54_46_I12' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_54_46_I13' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_54_46_I14' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_54_46_I15' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_54_46_I16' in module 'booth32x32_top' would be automatically ungrouped.
          There are 65 hierarchical instances automatically ungrouped.
Info    : Using '2' number of super-threading servers using the attribute 'super_thread_servers' could have
          saved '12' more seconds during global map.
Info    : Using '4' number of super-threading servers using the attribute 'super_thread_servers' could have
          saved '18' more seconds during global map.
Info    : Using '2' number of super-threading servers using the attribute 'super_thread_servers' could have
          saved '12' more seconds during global map.
Info    : Using '4' number of super-threading servers using the attribute 'super_thread_servers' could have
          saved '18' more seconds during global map.
PBS_Generic_Opt-Post - Elapsed_Time 1328, CPU_Time 662.723435
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:53:11 (Feb26) |  304.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:24(00:23:01) |  00:11:02(00:22:09) | 100.0(100.0) |    7:15:19 (Feb26) |  346.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:53:11 (Feb26) |  304.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:24(00:23:01) |  00:11:02(00:22:09) | 100.0(100.0) |    7:15:19 (Feb26) |  346.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:24(00:23:01) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:15:19 (Feb26) |  346.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            2         -         -     36235    127007       304
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -     15657     41793       346
##>G:Misc                            1328
##>----------------------------------------------------------------------------------------
##>Total Elapsed                     1330
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'booth32x32_top' to generic gates.
        Applying wireload models.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           687           1334                                      syn_generic
@file(top.tcl) 131: puts "Runtime & Memory after 'syn_generic'"
Runtime & Memory after 'syn_generic'
@file(top.tcl) 132: time_info GENERIC
stamp 'GENERIC' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:52:18 (Feb26) |  128.9 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:49) |  00:00:12(00:00:49) |   1.8(  3.5) |    6:53:07 (Feb26) |  265.6 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:25(00:23:03) |  00:11:06(00:22:14) |  98.2( 96.5) |    7:15:21 (Feb26) |  346.8 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(top.tcl) 133: report_dp > $_REPORTS_PATH/generic/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
@file(top.tcl) 134: write_snapshot -outdir $_REPORTS_PATH -tag generic
        Computing arrivals and requireds.


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/topLevel/work
QoS Summary for booth32x32_top
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                      -468
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                      -468
  CG  (ps):                  no_value
TNS (ps):                      17,736
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                    17,736
  CG  (ps):                  no_value
Failing Paths:                     53
Cell Area:                     41,793
Total Cell Area:               41,793
Leaf Instances:                15,657
Total Instances:               15,657
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:11:39
Real Runtime (h:m:s):        00:23:03
CPU  Elapsed (h:m:s):        00:11:46
Real Elapsed (h:m:s):        00:23:05
Memory (MB):                   870.92
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:23:03
Total Memory (MB):     870.92
Executable Version:    17.22-s017_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth32x32_top'.
Warning : Did not find power models for RTL power analysis. [PA-17]
        : Design design:booth32x32_top has no power models available.
        : The RTL power analysis results are more accurate when detailed power models are used. Use command 'build_rtl_power_models' to build detailed power models.
Finished exporting design database to file 'reports_Feb26-06:53:01/generic_booth32x32_top.db' for 'booth32x32_top' (command execution time mm:ss cpu = 00:00, real = 00:01).
Finished generating snapshot at stage generic (command execution time mm:ss cpu = 00:01, real = 00:05).
@file(top.tcl) 135: report_summary -directory $_REPORTS_PATH


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/topLevel/work
QoS Summary for booth32x32_top
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                      -468
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                      -468
  CG  (ps):                  no_value
TNS (ps):                      17,736
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                    17,736
  CG  (ps):                  no_value
Failing Paths:                     53
Cell Area:                     41,793
Total Cell Area:               41,793
Leaf Instances:                15,657
Total Instances:               15,657
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:11:39
Real Runtime (h:m:s):        00:23:03
CPU  Elapsed (h:m:s):        00:11:46
Real Elapsed (h:m:s):        00:23:05
Memory (MB):                   870.92
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:23:08
Total Memory (MB):     870.92
Executable Version:    17.22-s017_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(top.tcl) 146: set_db / .syn_map_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_map_effort' = high
@file(top.tcl) 147: syn_map
Info    : Mapping. [SYNTH-4]
        : Mapping 'booth32x32_top' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:53:11 (Feb26) |  304.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:24(00:23:01) |  00:11:02(00:22:09) |  99.7( 99.5) |    7:15:19 (Feb26) |  346.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:24(00:23:01) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:15:19 (Feb26) |  346.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:26(00:23:08) |  00:00:02(00:00:07) |   0.3(  0.5) |    7:15:26 (Feb26) |  309.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:53:11 (Feb26) |  304.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:24(00:23:01) |  00:11:02(00:22:09) |  99.7( 99.4) |    7:15:19 (Feb26) |  346.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:24(00:23:01) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:15:19 (Feb26) |  346.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:26(00:23:08) |  00:00:02(00:00:07) |   0.3(  0.5) |    7:15:26 (Feb26) |  309.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:26(00:23:09) |  00:00:00(00:00:01) |   0.0(  0.1) |    7:15:27 (Feb26) |  309.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'booth32x32_top'...
        Preparing the circuit
          Pruning unused logic
Updating ST server settings
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) booth32x32_top...
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) booth32x32_top
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 96 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'I2O' target slack:  -121 ps
Target path end-point (Port: booth32x32_top/PROD_MSB[29])

                Pin                            Type          Fanout Load Arrival   
                                                                    (fF)   (ps)    
-----------------------------------------------------------------------------------
(clock VCLK)                         <<<  launch                               0 R 
(counter.sdc_line_11_18_1)                ext delay                                
A[13]                                (u)  in port                40 44.0           
g96010/in_1                                                                        
g96010/z                             (u)  unmapped_or2            5  5.5           
g122708/in_0                                                                       
g122708/z                            (u)  unmapped_or2            1  1.1           
g122378/in_0                                                                       
g122378/z                            (u)  unmapped_or2            1  1.1           
g121619/in_1                                                                       
g121619/z                            (u)  unmapped_or2           10 11.0           
booth_enc_minus_54_46_I2_g96158/in_1                                               
booth_enc_minus_54_46_I2_g96158/z    (u)  unmapped_or2           10 11.0           
g99569/in_1                                                                        
g99569/z                             (u)  unmapped_or2            6  6.6           
g75018/in_0                                                                        
g75018/z                             (u)  unmapped_or2            2  2.2           
g120083/in_1                                                                       
g120083/z                            (u)  unmapped_complex2       1  1.0           
g120084/in_1                                                                       
g120084/z                            (u)  unmapped_nand2         27 29.7           
g119350/in_1                                                                       
g119350/z                            (u)  unmapped_complex2       1  1.0           
g118827/in_1                                                                       
g118827/z                            (u)  unmapped_complex2       4  4.4           
g117773/in_1                                                                       
g117773/z                            (u)  unmapped_complex2       1  1.0           
g117774/in_1                                                                       
g117774/z                            (u)  unmapped_nand2          2  2.2           
g117478/in_0                                                                       
g117478/z                            (u)  unmapped_complex2       1  1.1           
g117479/in_1                                                                       
g117479/z                            (u)  unmapped_nand2          4  4.0           
g102150/in_1                                                                       
g102150/z                            (u)  unmapped_or2            1  1.0           
g116243/in_0                                                                       
g116243/z                            (u)  unmapped_nand2          1  1.1           
g116075/in_0                                                                       
g116075/z                            (u)  unmapped_nand2          3  3.0           
g115919/in_0                                                                       
g115919/z                            (u)  unmapped_complex2       1  1.0           
g115920/in_1                                                                       
g115920/z                            (u)  unmapped_nand2          2  2.2           
g115561/in_0                                                                       
g115561/z                            (u)  unmapped_complex2       1  1.1           
g115562/in_1                                                                       
g115562/z                            (u)  unmapped_nand2          4  4.0           
g102152/in_0                                                                       
g102152/z                            (u)  unmapped_or2            1  1.0           
g115195/in_0                                                                       
g115195/z                            (u)  unmapped_nand2          1  1.1           
g114957/in_0                                                                       
g114957/z                            (u)  unmapped_nand2          3  3.0           
g114869/in_0                                                                       
g114869/z                            (u)  unmapped_complex2       1  1.0           
g114870/in_1                                                                       
g114870/z                            (u)  unmapped_nand2          2  2.2           
g114623/in_0                                                                       
g114623/z                            (u)  unmapped_complex2       1  1.1           
g114624/in_1                                                                       
g114624/z                            (u)  unmapped_nand2          4  4.0           
g102148/in_0                                                                       
g102148/z                            (u)  unmapped_or2            1  1.0           
g114253/in_0                                                                       
g114253/z                            (u)  unmapped_nand2          1  1.1           
g114088/in_0                                                                       
g114088/z                            (u)  unmapped_nand2          2  2.0           
g102142/in_1                                                                       
g102142/z                            (u)  unmapped_complex2       2  2.0           
g113946/in_1                                                                       
g113946/z                            (u)  unmapped_nand2          2  2.2           
g113866/in_1                                                                       
g113866/z                            (u)  unmapped_or2            1  1.1           
g113867/in_1                                                                       
g113867/z                            (u)  unmapped_nand2          3  3.0           
g113721/in_1                                                                       
g113721/z                            (u)  unmapped_complex2       1  1.1           
g113722/in_1                                                                       
g113722/z                            (u)  unmapped_nand2          5  5.0           
cla_g96289/in_1                                                                    
cla_g96289/z                         (u)  unmapped_nand2          2  2.2           
g113576/in_0                                                                       
g113576/z                            (u)  unmapped_complex2       1  1.1           
g113542/in_0                                                                       
g113542/z                            (u)  unmapped_nand2          2  2.0           
g113522/in_1                                                                       
g113522/z                            (u)  unmapped_complex2       1  1.1           
g113499/in_1                                                                       
g113499/z                            (u)  unmapped_nand2          1  1.0           
g113462/in_1                                                                       
g113462/z                            (u)  unmapped_complex2       1  1.0           
g113445/in_0                                                                       
g113445/z                            (u)  unmapped_complex2       4  4.0           
g113414/in_0                                                                       
g113414/z                            (u)  unmapped_complex2       1  1.1           
g113407/in_1                                                                       
g113407/z                            (u)  unmapped_complex2       4  4.0           
g113391/in_0                                                                       
g113391/z                            (u)  unmapped_complex2       1  1.1           
g113380/in_0                                                                       
g113380/z                            (u)  unmapped_complex2       5  5.0           
g113374/in_0                                                                       
g113374/z                            (u)  unmapped_complex2       2  2.2           
g113346/in_0                                                                       
g113346/z                            (u)  unmapped_complex2       4  4.0           
g113339/in_1                                                                       
g113339/z                            (u)  unmapped_nand2          1  1.1           
g103603/in_1                                                                       
g103603/z                            (u)  unmapped_nand2          3  3.0           
g113285/in_0                                                                       
g113285/z                            (u)  unmapped_complex2       1  1.0           
g113286/in_1                                                                       
g113286/z                            (u)  unmapped_nand2          1  0.0           
PROD_MSB[29]                         <<<  interconnect                             
                                          out port                                 
(counter.sdc_line_14_193_1)               ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock VCLK)                              capture                           1300 R 
-----------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Start-point  : A[13]
End-point    : PROD_MSB[29]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of -121ps.
 
          Restructuring (delay-based) booth32x32_top...
          Done restructuring (delay-based) booth32x32_top
        Optimizing component booth32x32_top...
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 96 CPUs usable)
Multi-threaded Technology Mapping (8 threads per ST process, 8 of 96 CPUs usable)
 
Global mapping timing result
============================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
           Pin                     Type       Fanout Load Slew Delay Arrival   
                                                     (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------
(clock VCLK)                    launch                                     0 R 
(counter.sdc_line_11_31_1)      ext delay                       +533     533 F 
A[0]                            in port           18 14.4    0    +0     533 F 
g162611/A                                                         +0     533   
g162611/Y                       NOR2X6             2  4.0   14   +15     548 R 
g162416/A                                                         +0     548   
g162416/Y                       NAND2X4            4  3.7   21   +20     568 F 
g162248/B                                                         +0     568   
g162248/Y                       NOR2X1             1  0.6   16   +17     586 R 
g162008/B                                                         +0     586   
g162008/Y                       XNOR2X2           20  7.3   34   +52     637 F 
g161284/A1                                                        +0     637   
g161284/Y                       OAI21XL            1  0.3   21   +25     662 R 
g160654/B0                                                        +0     662   
g160654/Y                       AOI21XL            2  0.5   22   +14     676 F 
g159267/A                                                         +0     676   
g159267/Y                       XOR3XL             2  1.1   17   +73     749 R 
g158615/C                                                         +0     749   
g158615/Y                       XOR3XL             1  0.7   10   +35     784 F 
g157806/CI                                                        +0     784   
g157806/CO                      ADDFX1             3  1.3   16   +45     830 F 
g157801/A                                                         +0     830   
g157801/Y                       INVXL              1  0.3    7   +10     840 R 
g157483/A1N                                                       +0     840   
g157483/Y                       OAI2BB1XL          1  0.3   10   +22     862 R 
g157448/B                                                         +0     862   
g157448/Y                       NAND2XL            1  0.5   17   +15     876 F 
g157144/A                                                         +0     876   
g157144/S                       ADDHXL             3  0.9   14   +42     918 R 
g157099/B                                                         +0     918   
g157099/Y                       NOR2XL             1  0.3   10   +10     929 F 
g157075/AN                                                        +0     929   
g157075/Y                       NAND2BX1           3  0.6   15   +24     953 F 
g156957/B                                                         +0     953   
g156957/Y                       NOR2XL             1  0.3   14   +15     967 R 
g156904/AN                                                        +0     967   
g156904/Y                       NAND2BX1           3  0.9   12   +20     987 R 
g156793/B                                                         +0     987   
g156793/Y                       NOR2XL             1  0.3   10   +10     997 F 
g156761/AN                                                        +0     997   
g156761/Y                       NAND2BX1           4  1.1   21   +27    1024 F 
g156684/A                                                         +0    1024   
g156684/Y                       INVXL              1  0.5   10   +13    1038 R 
g156623/A1                                                        +0    1038   
g156623/Y                       OAI21X1            1  0.3   15   +15    1052 F 
g156567/B                                                         +0    1052   
g156567/Y                       NAND3BXL           1  0.5   14   +15    1067 R 
g156334/B                                                         +0    1067   
g156334/Y                       NAND3X1            2  0.6   25   +25    1092 F 
g156252/C                                                         +0    1092   
g156252/Y                       NAND3XL            1  0.5   14   +16    1108 R 
g156194/A1                                                        +0    1108   
g156194/Y                       AOI21X1            1  0.4   17   +19    1127 F 
g156185/B                                                         +0    1127   
g156185/Y                       NOR2X1             4  2.5   39   +30    1157 R 
g156172/B                                                         +0    1157   
g156172/Y                       NOR3X2             1  0.8   15   +20    1176 F 
g156167/B                                                         +0    1176   
g156167/Y                       NOR2X2             4  1.9   20   +18    1194 R 
g156157/B                                                         +0    1194   
g156157/Y                       NOR2XL             1  0.4   10   +13    1207 F 
g156148/B                                                         +0    1207   
g156148/Y                       NOR2X1             3  1.1   22   +17    1224 R 
g156140/B                                                         +0    1224   
g156140/Y                       NOR2XL             1  0.4   10   +14    1238 F 
g156134/B                                                         +0    1238   
g156134/Y                       NOR2BX1            2  1.5   26   +20    1258 R 
g156130/A                                                         +0    1258   
g156130/Y                       CLKINVX2           4  1.5   11   +14    1272 F 
g156126/B                                                         +0    1272   
g156126/Y                       NAND2XL            1  0.3    9   +10    1282 R 
g156125/C                                                         +0    1282   
g156125/Y                       NAND3XL            1  0.2   20   +16    1298 F 
g156111/B                                                         +0    1298   
g156111/Y                       NAND2XL            1  0.5   13   +14    1312 R 
g156099/B                                                         +0    1312   
g156099/Y                       NAND2X1            3  1.1   22   +18    1330 F 
g156084/B1                                                        +0    1330   
g156084/Y                       OAI22XL            1  0.3   30   +19    1349 R 
g156057/C                                                         +0    1349   
g156057/Y                       NAND3XL            1  0.0   16   +20    1369 F 
PROD_MSB[31]               <<<  interconnect                16    +0    1369 F 
                                out port                          +0    1369 F 
(counter.sdc_line_14)           ext delay                       +133    1503 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock VCLK)                    capture                                 1300 R 
-------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    -203ps (TIMING VIOLATION)
Start-point  : A[0]
End-point    : PROD_MSB[31]

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                11434     -202 
            Worst cost_group: I2O, WNS: -202.6
            Path: A[0] --> PROD_MSB[31]

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           I2O              -121     -203      -6%     1300 

 
Global incremental target info
==============================
Cost Group 'I2O' target slack:  -203 ps
Target path end-point (Port: booth32x32_top/PROD_MSB[31])

           Pin                     Type       Fanout Load Arrival   
                                                     (fF)   (ps)    
--------------------------------------------------------------------
(clock VCLK)               <<<  launch                          0 R 
(counter.sdc_line_11_31_1)      ext delay                           
A[0]                            in port           18 14.4           
g162611/A                                                           
g162611/Y                       NOR2X6             2  4.0           
g162416/A                                                           
g162416/Y                       NAND2X4            4  3.7           
g162248/B                                                           
g162248/Y                       NOR2X1             1  0.6           
g162008/B                                                           
g162008/Y                       XNOR2X2           20  7.3           
g161284/A1                                                          
g161284/Y                       OAI21XL            1  0.3           
g160654/B0                                                          
g160654/Y                       AOI21XL            2  0.5           
g159267/A                                                           
g159267/Y                       XOR3XL             2  1.1           
g158615/C                                                           
g158615/Y                       XOR3XL             1  0.7           
g157806/CI                                                          
g157806/CO                      ADDFX1             3  1.3           
g157801/A                                                           
g157801/Y                       INVXL              1  0.3           
g157483/A1N                                                         
g157483/Y                       OAI2BB1XL          1  0.3           
g157448/B                                                           
g157448/Y                       NAND2XL            1  0.5           
g157144/A                                                           
g157144/S                       ADDHXL             3  0.9           
g157099/B                                                           
g157099/Y                       NOR2XL             1  0.3           
g157075/AN                                                          
g157075/Y                       NAND2BX1           3  0.6           
g156957/B                                                           
g156957/Y                       NOR2XL             1  0.3           
g156904/AN                                                          
g156904/Y                       NAND2BX1           3  0.9           
g156793/B                                                           
g156793/Y                       NOR2XL             1  0.3           
g156761/AN                                                          
g156761/Y                       NAND2BX1           4  1.1           
g156684/A                                                           
g156684/Y                       INVXL              1  0.5           
g156623/A1                                                          
g156623/Y                       OAI21X1            1  0.3           
g156567/B                                                           
g156567/Y                       NAND3BXL           1  0.5           
g156334/B                                                           
g156334/Y                       NAND3X1            2  0.6           
g156252/C                                                           
g156252/Y                       NAND3XL            1  0.5           
g156194/A1                                                          
g156194/Y                       AOI21X1            1  0.4           
g156185/B                                                           
g156185/Y                       NOR2X1             4  2.5           
g156172/B                                                           
g156172/Y                       NOR3X2             1  0.8           
g156167/B                                                           
g156167/Y                       NOR2X2             4  1.9           
g156157/B                                                           
g156157/Y                       NOR2XL             1  0.4           
g156148/B                                                           
g156148/Y                       NOR2X1             3  1.1           
g156140/B                                                           
g156140/Y                       NOR2XL             1  0.4           
g156134/B                                                           
g156134/Y                       NOR2BX1            2  1.5           
g156130/A                                                           
g156130/Y                       CLKINVX2           4  1.5           
g156126/B                                                           
g156126/Y                       NAND2XL            1  0.3           
g156125/C                                                           
g156125/Y                       NAND3XL            1  0.2           
g156111/B                                                           
g156111/Y                       NAND2XL            1  0.5           
g156099/B                                                           
g156099/Y                       NAND2X1            3  1.1           
g156084/B1                                                          
g156084/Y                       OAI22XL            1  0.3           
g156057/C                                                           
g156057/Y                       NAND3XL            1  0.0           
PROD_MSB[31]               <<<  interconnect                        
                                out port                            
(counter.sdc_line_14)           ext delay                           
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock VCLK)                    capture                      1300 R 
--------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Start-point  : A[0]
End-point    : PROD_MSB[31]

The global mapper estimates a slack for this path of -205ps.
 
 
Global incremental timing result
================================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
           Pin                     Type       Fanout Load Slew Delay Arrival   
                                                     (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------
(clock VCLK)                    launch                                     0 R 
(counter.sdc_line_11_30_1)      ext delay                       +533     533 F 
A[1]                            in port           18  9.1    0    +0     533 F 
g162496/A                                                         +0     533   
g162496/Y                       NOR3X2             2  0.8   20   +22     555 R 
g162335/B                                                         +0     555   
g162335/Y                       CLKAND2X2          2  1.5    9   +27     582 R 
g162259/A                                                         +0     582   
g162259/Y                       INVX2              3  2.1   10   +11     592 F 
g162010/A1                                                        +0     592   
g162010/Y                       AOI21X2           18  6.2   51   +35     627 R 
g161909/A                                                         +0     627   
g161909/Y                       INVX1             15  3.9   36   +34     661 F 
g161384/B                                                         +0     661   
g161384/Y                       NAND2XL            1  0.5   18   +19     680 R 
g160651/B                                                         +0     680   
g160651/Y                       NAND2X1            4  1.1   21   +20     700 F 
g160057/A                                                         +0     700   
g160057/Y                       NOR2XL             1  0.5   18   +21     721 R 
g159301/A0                                                        +0     721   
g159301/Y                       OAI21X1            3  0.9   22   +25     746 F 
g158960/B                                                         +0     746   
g158960/Y                       NOR2XL             1  0.5   19   +20     765 R 
g158432/A0                                                        +0     765   
g158432/Y                       OAI21X1            1  1.0   24   +26     791 F 
g157806/B                                                         +0     791   
g157806/CO                      ADDFX1             3  1.3   16   +49     840 F 
g157801/A                                                         +0     840   
g157801/Y                       INVXL              1  0.3    7   +10     851 R 
g157483/A1N                                                       +0     851   
g157483/Y                       OAI2BB1XL          1  0.3   10   +22     872 R 
g157448/B                                                         +0     872   
g157448/Y                       NAND2XL            1  0.5   17   +15     888 F 
g157144/A                                                         +0     888   
g157144/S                       ADDHX1             3  0.9   10   +44     931 R 
g157099/B                                                         +0     931   
g157099/Y                       NOR2XL             1  0.3   10    +9     940 F 
g157075/AN                                                        +0     940   
g157075/Y                       NAND2BX1           3  0.6   15   +24     964 F 
g156957/B                                                         +0     964   
g156957/Y                       NOR2XL             1  0.3   14   +15     979 R 
g156904/AN                                                        +0     979   
g156904/Y                       NAND2BX1           3  0.9   12   +20     999 R 
g156793/B                                                         +0     999   
g156793/Y                       NOR2XL             1  0.3   10   +10    1008 F 
g156761/AN                                                        +0    1008   
g156761/Y                       NAND2BX1           4  1.1   21   +27    1036 F 
g156684/A                                                         +0    1036   
g156684/Y                       INVXL              1  0.5   10   +13    1049 R 
g156623/A1                                                        +0    1049   
g156623/Y                       OAI21X1            1  0.3   15   +15    1064 F 
g156567/B                                                         +0    1064   
g156567/Y                       NAND3BXL           1  0.5   14   +15    1078 R 
g156334/B                                                         +0    1078   
g156334/Y                       NAND3X1            2  0.6   25   +25    1104 F 
g156252/C                                                         +0    1104   
g156252/Y                       NAND3XL            1  0.5   14   +16    1120 R 
g156194/A1                                                        +0    1120   
g156194/Y                       AOI21X1            1  0.4   17   +19    1138 F 
g156185/B                                                         +0    1138   
g156185/Y                       NOR2X1             4  2.1   34   +27    1165 R 
g156172/B                                                         +0    1165   
g156172/Y                       NOR3X1             1  0.8   16   +21    1186 F 
g156167/B                                                         +0    1186   
g156167/Y                       NOR2X2             4  1.9   20   +18    1204 R 
g156157/B                                                         +0    1204   
g156157/Y                       NOR2XL             1  0.4   10   +13    1216 F 
g156148/B                                                         +0    1216   
g156148/Y                       NOR2X1             3  1.1   22   +17    1234 R 
g156140/B                                                         +0    1234   
g156140/Y                       NOR2XL             1  0.4   10   +14    1248 F 
g156134/B                                                         +0    1248   
g156134/Y                       NOR2BX1            2  1.0   20   +17    1264 R 
g156130/A                                                         +0    1264   
g156130/Y                       INVX1              4  1.5   14   +15    1280 F 
g156126/B                                                         +0    1280   
g156126/Y                       NAND2XL            1  0.3    9   +11    1290 R 
g156125/C                                                         +0    1290   
g156125/Y                       NAND3XL            1  0.2   20   +16    1307 F 
g156111/B                                                         +0    1307   
g156111/Y                       NAND2XL            1  0.5   13   +14    1320 R 
g156099/B                                                         +0    1320   
g156099/Y                       NAND2X1            3  1.1   22   +18    1339 F 
g156084/B1                                                        +0    1339   
g156084/Y                       OAI22XL            1  0.3   30   +19    1358 R 
g156057/C                                                         +0    1358   
g156057/Y                       NAND3XL            1  0.0   16   +20    1378 F 
PROD_MSB[31]               <<<  interconnect                16    +0    1378 F 
                                out port                          +0    1378 F 
(counter.sdc_line_14)           ext delay                       +133    1511 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock VCLK)                    capture                                 1300 R 
-------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    -211ps (TIMING VIOLATION)
Start-point  : A[1]
End-point    : PROD_MSB[31]

 
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr               10669     -211 
            Worst cost_group: I2O, WNS: -211.4
            Path: A[1] --> PROD_MSB[31]

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           I2O              -203     -211      -1%     1300 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
Info    : Using '2' number of super-threading servers using the attribute 'super_thread_servers' could have
          saved '12' more seconds during global map.
Info    : Using '4' number of super-threading servers using the attribute 'super_thread_servers' could have
          saved '18' more seconds during global map.
          Performing post-mapping optimization ...

PBS_Techmap-Global Mapping - Elapsed_Time 117, CPU_Time 108.97912499999995
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:53:11 (Feb26) |  304.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:24(00:23:01) |  00:11:02(00:22:09) |  85.7( 91.4) |    7:15:19 (Feb26) |  346.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:24(00:23:01) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:15:19 (Feb26) |  346.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:26(00:23:08) |  00:00:02(00:00:07) |   0.3(  0.5) |    7:15:26 (Feb26) |  309.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:26(00:23:09) |  00:00:00(00:00:01) |   0.0(  0.1) |    7:15:27 (Feb26) |  309.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:13:15(00:25:06) |  00:01:48(00:01:57) |  14.1(  8.0) |    7:17:25 (Feb26) |  346.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/booth32x32_top/fv_map.fv.json' for netlist 'fv/booth32x32_top/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/booth32x32_top/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/booth32x32_top/rtl_to_fv_map.do'.
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:53:11 (Feb26) |  304.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:24(00:23:01) |  00:11:02(00:22:09) |  85.5( 91.3) |    7:15:19 (Feb26) |  346.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:24(00:23:01) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:15:19 (Feb26) |  346.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:26(00:23:08) |  00:00:02(00:00:07) |   0.3(  0.5) |    7:15:26 (Feb26) |  309.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:26(00:23:09) |  00:00:00(00:00:01) |   0.0(  0.1) |    7:15:27 (Feb26) |  309.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:13:15(00:25:06) |  00:01:48(00:01:57) |  14.1(  8.0) |    7:17:25 (Feb26) |  346.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:13:16(00:25:07) |  00:00:01(00:00:01) |   0.1(  0.1) |    7:17:25 (Feb26) |  346.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:53:11 (Feb26) |  304.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:24(00:23:01) |  00:11:02(00:22:09) |  85.5( 91.3) |    7:15:19 (Feb26) |  346.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:24(00:23:01) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:15:19 (Feb26) |  346.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:26(00:23:08) |  00:00:02(00:00:07) |   0.3(  0.5) |    7:15:26 (Feb26) |  309.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:26(00:23:09) |  00:00:00(00:00:01) |   0.0(  0.1) |    7:15:27 (Feb26) |  309.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:13:15(00:25:06) |  00:01:48(00:01:57) |  14.1(  8.0) |    7:17:25 (Feb26) |  346.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:13:16(00:25:07) |  00:00:01(00:00:01) |   0.1(  0.1) |    7:17:25 (Feb26) |  346.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:13:16(00:25:07) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:17:25 (Feb26) |  346.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:booth32x32_top ... 

    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:booth32x32_top
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:booth32x32_top'.
        : The design should have 2 or more clock-gating instances for decloning.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:53:11 (Feb26) |  304.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:24(00:23:01) |  00:11:02(00:22:09) |  85.5( 91.3) |    7:15:19 (Feb26) |  346.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:24(00:23:01) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:15:19 (Feb26) |  346.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:26(00:23:08) |  00:00:02(00:00:07) |   0.3(  0.5) |    7:15:26 (Feb26) |  309.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:26(00:23:09) |  00:00:00(00:00:01) |   0.0(  0.1) |    7:15:27 (Feb26) |  309.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:13:15(00:25:06) |  00:01:48(00:01:57) |  14.1(  8.0) |    7:17:25 (Feb26) |  346.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:13:16(00:25:07) |  00:00:01(00:00:01) |   0.1(  0.1) |    7:17:25 (Feb26) |  346.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:13:16(00:25:07) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:17:25 (Feb26) |  346.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:13:16(00:25:08) |  00:00:00(00:00:01) |   0.0(  0.1) |    7:17:26 (Feb26) |  346.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 hi_fo_buf                 10669     -211     -5973         0        0        2
            Worst cost_group: I2O, WNS: -211.4
            Path: A[1] --> PROD_MSB[31]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                10669     -211     -5973         0        0        2
            Worst cost_group: I2O, WNS: -211.4
            Path: A[1] --> PROD_MSB[31]
 incr_delay                11328     -183     -5437         0        0        2
            Worst cost_group: I2O, WNS: -183.6
            Path: A[6] --> PROD_MSB[30]
 incr_delay                11455     -178     -5280         0        0        2
            Worst cost_group: I2O, WNS: -178.0
            Path: A[0] --> PROD_MSB[30]
 incr_delay                11520     -175     -5191         0        0        2
            Worst cost_group: I2O, WNS: -175.8
            Path: A[0] --> PROD_MSB[31]
 incr_delay                11582     -174     -5132         0        0        2
            Worst cost_group: I2O, WNS: -174.3
            Path: A[0] --> PROD_MSB[30]
 incr_delay                11636     -173     -5094         0        0        2
            Worst cost_group: I2O, WNS: -173.6
            Path: A[0] --> PROD_MSB[31]
 incr_delay                11638     -173     -5091         0        0        2
            Worst cost_group: I2O, WNS: -173.4
            Path: A[0] --> PROD_MSB[31]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       859  (      173 /      188 )  1.90
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       279  (        0 /        0 )  0.00
       plc_lo_st       279  (        0 /        0 )  0.00
        plc_star       279  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt       737  (      112 /      127 )  1.64
       plc_lo_st       284  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_tns                  11638     -173     -5091         0        0        2
            Worst cost_group: I2O, WNS: -173.4
            Path: A[0] --> PROD_MSB[31]
 incr_tns                  11630     -168     -4890         0        0        2
            Worst cost_group: I2O, WNS: -168.3
            Path: B[5] --> PROD_MSB[20]
 incr_tns                  11630     -168     -4890         0        0        2
            Worst cost_group: I2O, WNS: -168.3
            Path: B[5] --> PROD_MSB[20]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz       558  (       21 /       58 )  0.81
       plc_lo_st       537  (        0 /        0 )  0.00
            fopt       537  (        0 /        0 )  0.02
       crit_dnsz       539  (       64 /      108 )  0.73
             dup       473  (        1 /        1 )  0.08
        setup_dn       472  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 6, CPU_Time 6.0
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:53:11 (Feb26) |  304.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:24(00:23:01) |  00:11:02(00:22:09) |  84.9( 90.9) |    7:15:19 (Feb26) |  346.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:24(00:23:01) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:15:19 (Feb26) |  346.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:26(00:23:08) |  00:00:02(00:00:07) |   0.3(  0.5) |    7:15:26 (Feb26) |  309.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:26(00:23:09) |  00:00:00(00:00:01) |   0.0(  0.1) |    7:15:27 (Feb26) |  309.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:13:15(00:25:06) |  00:01:48(00:01:57) |  14.0(  8.0) |    7:17:25 (Feb26) |  346.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:13:16(00:25:07) |  00:00:01(00:00:01) |   0.1(  0.1) |    7:17:25 (Feb26) |  346.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:13:16(00:25:07) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:17:25 (Feb26) |  346.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:13:16(00:25:08) |  00:00:00(00:00:01) |   0.0(  0.1) |    7:17:26 (Feb26) |  346.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:13:22(00:25:14) |  00:00:06(00:00:06) |   0.8(  0.4) |    7:17:32 (Feb26) |  296.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:52) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:53:11 (Feb26) |  304.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:24(00:23:01) |  00:11:02(00:22:09) |  84.9( 90.9) |    7:15:19 (Feb26) |  346.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:24(00:23:01) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:15:19 (Feb26) |  346.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:26(00:23:08) |  00:00:02(00:00:07) |   0.3(  0.5) |    7:15:26 (Feb26) |  309.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:26(00:23:09) |  00:00:00(00:00:01) |   0.0(  0.1) |    7:15:27 (Feb26) |  309.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:13:15(00:25:06) |  00:01:48(00:01:57) |  14.0(  8.0) |    7:17:25 (Feb26) |  346.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:13:16(00:25:07) |  00:00:01(00:00:01) |   0.1(  0.1) |    7:17:25 (Feb26) |  346.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:13:16(00:25:07) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:17:25 (Feb26) |  346.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:13:16(00:25:08) |  00:00:00(00:00:01) |   0.0(  0.1) |    7:17:26 (Feb26) |  346.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:13:22(00:25:14) |  00:00:06(00:00:06) |   0.8(  0.4) |    7:17:32 (Feb26) |  296.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:13:22(00:25:14) |  00:00:00(00:00:00) |   0.0(  0.0) |    7:17:32 (Feb26) |  296.3 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -     15657     41793       309
##>M:Pre Cleanup                        0         -         -     15657     41793       309
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      0         -         -      6652     10669       346
##>M:Const Prop                         0      -211      5973      6652     10669       346
##>M:Cleanup                            6      -168      4890      7642     11629       296
##>M:MBCI                               0         -         -      7642     11629       296
##>M:Misc                             120
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      126
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'booth32x32_top'.
        Applying wireload models.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           152            132                                      syn_map
@file(top.tcl) 148: puts "Runtime & Memory after 'syn_map'"
Runtime & Memory after 'syn_map'
@file(top.tcl) 149: time_info MAPPED
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:52:18 (Feb26) |  128.9 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:49) |  00:00:12(00:00:49) |   1.5(  3.2) |    6:53:07 (Feb26) |  265.6 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:25(00:23:03) |  00:11:06(00:22:14) |  83.7( 88.1) |    7:15:21 (Feb26) |  346.8 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:13:23(00:25:15) |  00:01:57(00:02:12) |  14.8(  8.7) |    7:17:33 (Feb26) |  296.3 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(top.tcl) 150: write_snapshot -outdir $_REPORTS_PATH -tag map
        Computing arrivals and requireds.


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/topLevel/work
QoS Summary for booth32x32_top
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                      -468            -168
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                      -468            -168
  CG  (ps):                  no_value        no_value
TNS (ps):                      17,736           4,891
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                    17,736           4,891
  CG  (ps):                  no_value        no_value
Failing Paths:                     53              46
Cell Area:                     41,793          11,630
Total Cell Area:               41,793          11,630
Leaf Instances:                15,657           7,642
Total Instances:               15,657           7,642
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:11:39        00:02:32
Real Runtime (h:m:s):        00:23:03        00:02:13
CPU  Elapsed (h:m:s):        00:11:46        00:14:18
Real Elapsed (h:m:s):        00:23:05        00:25:18
Memory (MB):                   870.92          872.94
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:25:16
Total Memory (MB):     872.94
Executable Version:    17.22-s017_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth32x32_top'.
Finished exporting design database to file 'reports_Feb26-06:53:01/map_booth32x32_top.db' for 'booth32x32_top' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage map (command execution time mm:ss cpu = 00:00, real = 00:03).
@file(top.tcl) 151: report_summary -directory $_REPORTS_PATH


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/topLevel/work
QoS Summary for booth32x32_top
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                      -468            -168
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                      -468            -168
  CG  (ps):                  no_value        no_value
TNS (ps):                      17,736           4,891
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                    17,736           4,891
  CG  (ps):                  no_value        no_value
Failing Paths:                     53              46
Cell Area:                     41,793          11,630
Total Cell Area:               41,793          11,630
Leaf Instances:                15,657           7,642
Total Instances:               15,657           7,642
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:11:39        00:02:32
Real Runtime (h:m:s):        00:23:03        00:02:13
CPU  Elapsed (h:m:s):        00:11:46        00:14:18
Real Elapsed (h:m:s):        00:23:05        00:25:18
Memory (MB):                   870.92          872.94
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:25:19
Total Memory (MB):     872.94
Executable Version:    17.22-s017_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(top.tcl) 152: report_dp > $_REPORTS_PATH/map/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@file(top.tcl) 155: foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] > $_REPORTS_PATH/${DESIGN}_[vbasename $cg]_post_map.rpt
}
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth32x32_top'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth32x32_top'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth32x32_top'.
@file(top.tcl) 160: write_do_lec -revised_design fv_map -logfile ${_LOG_PATH}/rtl2intermediate.lec.log > ${_OUTPUTS_PATH}/rtl2intermediate.lec.do
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_Feb26-06:53:01/rtl2intermediate.lec.do'.
@file(top.tcl) 172: set_db / .syn_opt_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_opt_effort' = high
@file(top.tcl) 173: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'booth32x32_top' using 'high' effort.
    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:booth32x32_top
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:booth32x32_top'.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_iopt                 11630     -168     -4890         0        0        2
            Worst cost_group: I2O, WNS: -168.3
            Path: B[5] --> PROD_MSB[20]
 const_prop                11630     -168     -4890         0        0        2
            Worst cost_group: I2O, WNS: -168.3
            Path: B[5] --> PROD_MSB[20]
 simp_cc_inputs            11567     -168     -4888         0        0        2
            Worst cost_group: I2O, WNS: -168.3
            Path: A[12] --> PROD_MSB[20]
 hi_fo_buf                 11567     -168     -4888         0        0        2
            Worst cost_group: I2O, WNS: -168.3
            Path: A[12] --> PROD_MSB[20]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                11567     -168     -4888         0        0        2
            Worst cost_group: I2O, WNS: -168.3
            Path: A[12] --> PROD_MSB[20]
 incr_delay                11769     -158     -4697         0        0        2
            Worst cost_group: I2O, WNS: -158.6
            Path: A[16] --> PROD_MSB[29]
 incr_delay                11881     -155     -4642         0        0        2
            Worst cost_group: I2O, WNS: -155.8
            Path: A[4] --> PROD_MSB[30]
 incr_delay                11986     -152     -4596         0        0        2
            Worst cost_group: I2O, WNS: -152.0
            Path: A[4] --> PROD_MSB[30]
 incr_delay                12027     -150     -4554         0        0        2
            Worst cost_group: I2O, WNS: -150.8
            Path: A[4] --> PROD_MSB[30]
 incr_delay                12073     -150     -4533         0        0        2
            Worst cost_group: I2O, WNS: -150.1
            Path: A[22] --> PROD_MSB[30]
 incr_delay                12111     -149     -4511         0        0        2
            Worst cost_group: I2O, WNS: -149.4
            Path: A[12] --> PROD_MSB[30]
 incr_delay                12140     -148     -4466         0        0        2
            Worst cost_group: I2O, WNS: -148.5
            Path: A[28] --> PROD_MSB[30]
 incr_delay                12224     -147     -4412         0        0        2
            Worst cost_group: I2O, WNS: -147.3
            Path: A[1] --> PROD_MSB[30]
 incr_delay                12257     -146     -4400         0        0        2
            Worst cost_group: I2O, WNS: -146.7
            Path: A[5] --> PROD_MSB[30]
 incr_delay                12291     -145     -4366         0        0        2
            Worst cost_group: I2O, WNS: -145.5
            Path: A[5] --> PROD_MSB[30]
 incr_delay                12321     -144     -4338         0        0        2
            Worst cost_group: I2O, WNS: -144.8
            Path: A[22] --> PROD_MSB[30]
 incr_delay                12356     -143     -4295         0        0        2
            Worst cost_group: I2O, WNS: -143.9
            Path: A[5] --> PROD_MSB[30]
 incr_delay                12377     -143     -4280         0        0        2
            Worst cost_group: I2O, WNS: -143.4
            Path: A[26] --> PROD_MSB[30]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz      1766  (      466 /      600 )  7.06
       crit_upsz      1229  (       76 /      101 )  1.90
       crit_slew       768  (       19 /       51 )  1.05
        setup_dn       607  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       607  (        0 /        0 )  0.00
       plc_lo_st       607  (        0 /        0 )  0.00
        plc_star       607  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st       607  (        0 /        0 )  0.00
            fopt       607  (        0 /        0 )  0.02
       crit_swap       602  (        1 /        1 )  0.33
       mux2_swap       581  (        0 /        0 )  0.29
       crit_dnsz       990  (        7 /        8 )  1.12
       load_swap       639  (        0 /        0 )  0.43
            fopt      1206  (       77 /      101 )  1.84
        setup_dn       636  (        0 /        0 )  0.00
       load_isol       719  (        7 /       10 )  2.62
       load_isol       724  (        2 /        3 )  0.33
        move_for       819  (        7 /        7 )  0.42
        move_for       715  (        0 /        0 )  0.06
          rem_bi       715  (        0 /        2 )  0.05
         offload       715  (        0 /        0 )  0.02
          rem_bi       818  (        3 /       15 )  0.21
         offload       750  (        0 /        0 )  0.09
           phase       750  (        0 /        0 )  0.00
        in_phase       750  (        0 /        0 )  0.00
       merge_bit       836  (       10 /       10 )  0.12
     merge_idrvr       685  (        0 /        0 )  0.00
     merge_iload       685  (        0 /        0 )  0.00
    merge_idload       727  (        1 /        9 )  0.19
      merge_drvr       716  (        0 /       10 )  0.17
      merge_load       716  (        0 /        9 )  0.10
          decomp      1014  (       37 /       39 )  3.51
        p_decomp       684  (        0 /        0 )  0.38
        levelize       684  (        0 /        6 )  0.05
        mb_split       684  (        0 /        0 )  0.00
             dup       896  (       23 /       23 )  0.77
      mux_retime       656  (        0 /       33 )  0.19
         buf2inv       656  (        0 /        0 )  0.00
             exp        90  (       10 /       52 )  0.84
       gate_deco       194  (        0 /        1 )  3.53
       gcomp_tim      1867  (       45 /       55 )  7.23
  inv_pair_2_buf       926  (        0 /        0 )  0.01

 incr_delay                12688     -137     -4122         0        0        1
            Worst cost_group: I2O, WNS: -137.3
            Path: A[13] --> PROD_MSB[12]
 incr_delay                12865     -124     -3888         0        0        1
            Worst cost_group: I2O, WNS: -124.4
            Path: A[10] --> PROD_MSB[31]
 incr_delay                12931     -122     -3815         0        0        1
            Worst cost_group: I2O, WNS: -122.5
            Path: A[14] --> PROD_MSB[27]
 incr_delay                13097     -113     -3491         0        0        0
            Worst cost_group: I2O, WNS: -113.4
            Path: A[13] --> PROD_MSB[24]
 incr_delay                13167     -110     -3412         0        0        1
            Worst cost_group: I2O, WNS: -110.6
            Path: A[2] --> PROD_MSB[18]
 incr_delay                13216     -107     -3354         0        0        1
            Worst cost_group: I2O, WNS: -107.8
            Path: A[2] --> PROD_MSB[24]
 incr_delay                13269     -104     -3278         0        0        1
            Worst cost_group: I2O, WNS: -104.5
            Path: A[14] --> PROD_MSB[31]
 incr_delay                13268     -104     -3278         0        0        1
            Worst cost_group: I2O, WNS: -104.5
            Path: A[13] --> PROD_MSB[31]
 incr_delay                13290     -104     -3271         0        0        1
            Worst cost_group: I2O, WNS: -104.3
            Path: A[13] --> PROD_MSB[31]
 incr_delay                13386     -103     -3218         0        0        1
            Worst cost_group: I2O, WNS: -103.1
            Path: A[1] --> PROD_MSB[31]
 incr_delay                13415     -102     -3212         0        0        1
            Worst cost_group: I2O, WNS: -102.9
            Path: A[14] --> PROD_MSB[31]
 incr_delay                13454     -102     -3187         0        0        1
            Worst cost_group: I2O, WNS: -102.4
            Path: A[2] --> PROD_MSB[31]
 incr_delay                13455     -102     -3185         0        0        1
            Worst cost_group: I2O, WNS: -102.3
            Path: A[2] --> PROD_MSB[31]
 incr_delay                13483     -101     -3156         0        0        1
            Worst cost_group: I2O, WNS: -101.3
            Path: A[2] --> PROD_MSB[18]
 incr_delay                13507     -100     -3137         0        0        1
            Worst cost_group: I2O, WNS: -100.0
            Path: A[4] --> PROD_MSB[24]
 incr_delay                13539      -98     -3094         0        0        1
            Worst cost_group: I2O, WNS: -98.7
            Path: A[10] --> PROD_MSB[30]
 incr_delay                13546      -98     -3078         0        0        1
            Worst cost_group: I2O, WNS: -98.3
            Path: A[10] --> PROD_MSB[21]
 incr_delay                13554      -97     -3029         0        0        1
            Worst cost_group: I2O, WNS: -97.5
            Path: A[4] --> PROD_MSB[21]
 incr_delay                13587      -96     -2967         0        0        1
            Worst cost_group: I2O, WNS: -96.3
            Path: A[1] --> PROD_MSB[21]
 incr_delay                13607      -95     -2953         0        0        1
            Worst cost_group: I2O, WNS: -95.7
            Path: A[1] --> PROD_MSB[30]
 incr_delay                13630      -95     -2937         0        0        1
            Worst cost_group: I2O, WNS: -95.2
            Path: A[14] --> PROD_MSB[30]
 incr_delay                13638      -94     -2927         0        0        1
            Worst cost_group: I2O, WNS: -94.8
            Path: A[0] --> PROD_MSB[30]
 incr_delay                13636      -94     -2927         0        0        1
            Worst cost_group: I2O, WNS: -94.8
            Path: A[0] --> PROD_MSB[30]
 incr_delay                13675      -94     -2909         0        0        1
            Worst cost_group: I2O, WNS: -94.0
            Path: A[10] --> PROD_MSB[30]
 incr_delay                13675      -94     -2908         0        0        1
            Worst cost_group: I2O, WNS: -94.0
            Path: A[10] --> PROD_MSB[30]
 incr_delay                13680      -93     -2911         0        0        1
            Worst cost_group: I2O, WNS: -93.8
            Path: A[14] --> PROD_MSB[30]
 incr_delay                13681      -93     -2911         0        0        1
            Worst cost_group: I2O, WNS: -93.8
            Path: A[0] --> PROD_MSB[30]
 incr_delay                13721      -92     -2859         0        0        1
            Worst cost_group: I2O, WNS: -92.8
            Path: A[13] --> PROD_MSB[30]
 incr_delay                13719      -92     -2844         0        0        1
            Worst cost_group: I2O, WNS: -92.4
            Path: A[14] --> PROD_MSB[30]
 incr_delay                13743      -91     -2812         0        0        1
            Worst cost_group: I2O, WNS: -91.3
            Path: A[13] --> PROD_MSB[30]
 incr_delay                13758      -91     -2809         0        0        1
            Worst cost_group: I2O, WNS: -91.1
            Path: A[4] --> PROD_MSB[30]
 incr_delay                13759      -91     -2809         0        0        1
            Worst cost_group: I2O, WNS: -91.1
            Path: A[4] --> PROD_MSB[30]
 incr_delay                13763      -91     -2806         0        0        1
            Worst cost_group: I2O, WNS: -91.0
            Path: B[3] --> PROD_MSB[30]
 incr_delay                13772      -90     -2804         0        0        1
            Worst cost_group: I2O, WNS: -90.9
            Path: A[14] --> PROD_MSB[30]
 incr_delay                13786      -90     -2787         0        0        1
            Worst cost_group: I2O, WNS: -90.5
            Path: A[2] --> PROD_MSB[29]
 incr_delay                13791      -90     -2785         0        0        1
            Worst cost_group: I2O, WNS: -90.4
            Path: A[0] --> PROD_MSB[30]
 incr_delay                13815      -90     -2766         0        0        1
            Worst cost_group: I2O, WNS: -90.0
            Path: A[1] --> PROD_MSB[30]
 incr_delay                13824      -89     -2760         0        0        1
            Worst cost_group: I2O, WNS: -89.8
            Path: A[13] --> PROD_MSB[30]
 incr_delay                13825      -89     -2760         0        0        1
            Worst cost_group: I2O, WNS: -89.8
            Path: A[13] --> PROD_MSB[30]
 incr_delay                13822      -89     -2758         0        0        1
            Worst cost_group: I2O, WNS: -89.7
            Path: A[4] --> PROD_MSB[29]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220       252  (       96 /      246 )  49.60
        crr_glob       849  (       84 /       96 )  2.11
         crr_200       509  (      207 /      507 )  19.44
        crr_glob      1130  (      192 /      207 )  1.75
         crr_300       343  (       90 /      341 )  18.17
        crr_glob       695  (       81 /       90 )  1.08
         crr_400       118  (        9 /      117 )  8.31
        crr_glob       342  (        7 /        9 )  0.29
         crr_111       540  (      240 /      540 )  57.15
        crr_glob      1214  (      214 /      240 )  3.01
         crr_210       454  (      152 /      452 )  43.36
        crr_glob       918  (      125 /      152 )  2.28
         crr_110       467  (      163 /      463 )  26.50
        crr_glob       775  (      120 /      163 )  1.93
         crr_101       459  (      139 /      439 )  20.73
        crr_glob       853  (      120 /      139 )  1.47
         crr_201       346  (       62 /      346 )  23.45
        crr_glob       665  (       50 /       62 )  1.13
         crr_211       339  (       60 /      339 )  53.73
        crr_glob       585  (       50 /       60 )  1.75
        crit_msz      1028  (      223 /      275 )  3.69
       crit_upsz       410  (       13 /       16 )  0.51
       crit_slew       314  (        2 /       14 )  0.48
        setup_dn       609  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       274  (        0 /        0 )  0.00
       plc_lo_st       548  (        0 /        0 )  0.00
        plc_star       274  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st       548  (        0 /        0 )  0.00
            fopt       791  (       29 /       38 )  0.76
       crit_swap       337  (        2 /        2 )  0.24
       mux2_swap       310  (        1 /        1 )  0.18
       crit_dnsz       439  (        4 /        4 )  0.47
       load_swap       353  (        0 /        0 )  0.25
            fopt       791  (       29 /       38 )  0.76
        setup_dn       609  (        0 /        0 )  0.00
       load_isol       922  (       12 /       13 )  2.12
       load_isol       922  (       12 /       13 )  2.12
        move_for      1239  (       22 /       22 )  0.44
        move_for      1239  (       22 /       22 )  0.44
          rem_bi       864  (        1 /        6 )  0.07
         offload       839  (        0 /        0 )  0.03
          rem_bi       864  (        1 /        6 )  0.07
         offload       839  (        0 /        0 )  0.03
       merge_bit       604  (       16 /       20 )  0.16
     merge_idrvr       411  (        0 /        0 )  0.00
     merge_iload       411  (        0 /        0 )  0.00
    merge_idload       411  (        0 /        4 )  0.10
      merge_drvr       411  (        0 /        2 )  0.03
      merge_load       411  (        0 /        1 )  0.02
           phase       411  (        0 /        0 )  0.00
          decomp       470  (        9 /        9 )  1.14
        p_decomp       367  (        0 /        0 )  0.20
        levelize       367  (        0 /        0 )  0.00
        mb_split       367  (        0 /        0 )  0.00
        in_phase       367  (        0 /        0 )  0.00
             dup       445  (        6 /        6 )  0.34
      mux_retime       384  (        0 /       25 )  0.12
         buf2inv       384  (        0 /        0 )  0.00
             exp        53  (        5 /       34 )  0.50
       gate_deco        90  (        0 /        0 )  1.43
       gcomp_tim      1605  (       26 /       40 )  6.14
  inv_pair_2_buf       736  (        0 /        0 )  0.01
 init_drc                  13822      -89     -2758         0        0        1
            Worst cost_group: I2O, WNS: -89.7
            Path: A[4] --> PROD_MSB[29]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 incr_max_fo               13827      -89     -2758         0        0        0
            Worst cost_group: I2O, WNS: -89.7
            Path: A[4] --> PROD_MSB[29]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         1  (        0 /        0 )  0.00
        plc_star         1  (        0 /        0 )  0.00
      drc_buf_sp         2  (        1 /        1 )  0.05
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  13827      -89     -2758         0        0        0
            Worst cost_group: I2O, WNS: -89.7
            Path: A[4] --> PROD_MSB[29]
 incr_tns                  13755      -89     -2457         0        0        0
            Worst cost_group: I2O, WNS: -89.3
            Path: A[4] --> PROD_MSB[30]
 incr_tns                  13755      -89     -2457         0        0        0
            Worst cost_group: I2O, WNS: -89.3
            Path: A[4] --> PROD_MSB[30]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt       663  (        1 /        2 )  0.17
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz       662  (       62 /      202 )  2.11
       crit_upsz       600  (        6 /       34 )  0.79
       plc_lo_st       594  (        0 /        0 )  0.00
       crit_swap       594  (        5 /       27 )  0.45
       mux2_swap       589  (        0 /        0 )  0.32
       crit_dnsz       535  (       31 /       82 )  0.61
       load_swap       558  (        0 /       15 )  0.27
            fopt       558  (       10 /       18 )  0.37
        setup_dn       548  (        0 /        0 )  0.00
       load_isol       548  (        1 /        7 )  1.69
       load_isol       547  (        0 /        4 )  0.17
        move_for       547  (        0 /        7 )  0.19
        move_for       547  (        0 /        6 )  0.09
          rem_bi       547  (        2 /        2 )  0.02
         offload       545  (        0 /        0 )  0.00
          rem_bi       545  (        6 /        8 )  0.15
         offload       539  (        0 /        5 )  0.16
       merge_bit       571  (       12 /       18 )  0.07
     merge_idrvr       527  (        0 /        0 )  0.00
     merge_iload       527  (        0 /        0 )  0.00
    merge_idload       527  (        0 /        0 )  0.03
      merge_drvr       527  (        0 /        0 )  0.01
      merge_load       527  (        0 /        0 )  0.03
           phase       527  (        0 /        0 )  0.00
          decomp       527  (        0 /        6 )  1.22
        p_decomp       527  (        0 /        0 )  0.40
        levelize       527  (        0 /        0 )  0.01
        mb_split       527  (        0 /        0 )  0.00
             dup       527  (        2 /        5 )  0.36
      mux_retime       525  (        0 /       18 )  0.09
       crr_local       525  (       61 /      136 )  15.27
         buf2inv       464  (        0 /        0 )  0.00

 init_area                 13755      -89     -2457         0        0        0
            Worst cost_group: I2O, WNS: -89.3
            Path: A[4] --> PROD_MSB[30]
 undup                     13713      -89     -2457         0        0        0
            Worst cost_group: I2O, WNS: -89.3
            Path: A[4] --> PROD_MSB[30]
 rem_buf                   13552      -89     -2456         0        0        0
            Worst cost_group: I2O, WNS: -89.3
            Path: A[21] --> PROD_MSB[30]
 rem_inv                   13079      -89     -2455         0        0        0
            Worst cost_group: I2O, WNS: -89.3
            Path: A[21] --> PROD_MSB[30]
 merge_bi                  12897      -89     -2452         0        0        0
            Worst cost_group: I2O, WNS: -89.3
            Path: A[21] --> PROD_MSB[30]
 merge_bi                  12880      -89     -2452         0        0        0
            Worst cost_group: I2O, WNS: -89.3
            Path: A[21] --> PROD_MSB[30]
 io_phase                  12711      -89     -2450         0        0        0
            Worst cost_group: I2O, WNS: -89.3
            Path: A[4] --> PROD_MSB[30]
 gate_comp                 12596      -89     -2449         0        0        0
            Worst cost_group: I2O, WNS: -89.3
            Path: A[4] --> PROD_MSB[30]
 glob_area                 12503      -89     -2449         0        0        0
            Worst cost_group: I2O, WNS: -89.3
            Path: A[21] --> PROD_MSB[30]
 area_down                 12348      -89     -2449         0        0        0
            Worst cost_group: I2O, WNS: -89.3
            Path: A[11] --> PROD_MSB[30]
 rem_buf                   12320      -89     -2449         0        0        0
            Worst cost_group: I2O, WNS: -89.3
            Path: A[11] --> PROD_MSB[30]
 rem_inv                   12290      -89     -2449         0        0        0
            Worst cost_group: I2O, WNS: -89.3
            Path: A[11] --> PROD_MSB[30]
 merge_bi                  12278      -89     -2449         0        0        0
            Worst cost_group: I2O, WNS: -89.3
            Path: A[11] --> PROD_MSB[30]
 merge_bi                  12276      -89     -2449         0        0        0
            Worst cost_group: I2O, WNS: -89.3
            Path: A[11] --> PROD_MSB[30]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        87  (       22 /       26 )  0.37
         rem_buf       198  (      101 /      117 )  0.51
         rem_inv      1160  (      603 /      697 )  2.58
        merge_bi       566  (      329 /      396 )  1.38
      rem_inv_qb         0  (        0 /        0 )  0.01
    seq_res_area         0  (        0 /        0 )  0.00
        io_phase       805  (      311 /      396 )  2.09
       gate_comp      2840  (      241 /      294 )  8.25
       gcomp_mog        11  (        0 /        0 )  0.59
       glob_area        46  (       36 /       46 )  0.98
       area_down       275  (      143 /      175 )  2.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.01
         rem_buf        97  (       17 /       29 )  0.22
         rem_inv       385  (       43 /       87 )  0.89
        merge_bi       188  (       33 /       58 )  0.47
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                12276      -89     -2449         0        0        0
            Worst cost_group: I2O, WNS: -89.3
            Path: A[11] --> PROD_MSB[30]
 incr_delay                12279      -89     -2449         0        0        0
            Worst cost_group: I2O, WNS: -89.3
            Path: A[21] --> PROD_MSB[30]
 incr_delay                12297      -89     -2451         0        0        0
            Worst cost_group: I2O, WNS: -89.2
            Path: A[21] --> PROD_MSB[30]
 incr_delay                12306      -89     -2449         0        0        0
            Worst cost_group: I2O, WNS: -89.0
            Path: A[11] --> PROD_MSB[30]
 incr_delay                12307      -89     -2449         0        0        0
            Worst cost_group: I2O, WNS: -89.0
            Path: A[11] --> PROD_MSB[30]
 incr_delay                12339      -88     -2430         0        0        0
            Worst cost_group: I2O, WNS: -88.7
            Path: A[2] --> PROD_MSB[29]
 incr_delay                12340      -88     -2430         0        0        0
            Worst cost_group: I2O, WNS: -88.6
            Path: A[14] --> PROD_MSB[30]
 incr_delay                12341      -88     -2430         0        0        0
            Worst cost_group: I2O, WNS: -88.6
            Path: A[14] --> PROD_MSB[30]
 incr_delay                12363      -88     -2423         0        0        0
            Worst cost_group: I2O, WNS: -88.4
            Path: A[11] --> PROD_MSB[30]
 incr_delay                12377      -88     -2416         0        0        0
            Worst cost_group: I2O, WNS: -88.2
            Path: A[11] --> PROD_MSB[30]
 incr_delay                12404      -88     -2414         0        0        0
            Worst cost_group: I2O, WNS: -88.1
            Path: A[5] --> PROD_MSB[30]
 incr_delay                12417      -87     -2406         0        0        0
            Worst cost_group: I2O, WNS: -87.9
            Path: A[11] --> PROD_MSB[30]
 incr_delay                12475      -86     -2372         0        0        0
            Worst cost_group: I2O, WNS: -86.9
            Path: A[14] --> PROD_MSB[30]
 incr_delay                12517      -86     -2366         0        0        0
            Worst cost_group: I2O, WNS: -86.8
            Path: A[14] --> PROD_MSB[30]
 incr_delay                12522      -86     -2364         0        0        0
            Worst cost_group: I2O, WNS: -86.8
            Path: A[14] --> PROD_MSB[30]
 incr_delay                12524      -86     -2363         0        0        0
            Worst cost_group: I2O, WNS: -86.7
            Path: A[14] --> PROD_MSB[30]
 incr_delay                12530      -86     -2356         0        0        0
            Worst cost_group: I2O, WNS: -86.6
            Path: A[11] --> PROD_MSB[29]
 incr_delay                12537      -86     -2347         0        0        0
            Worst cost_group: I2O, WNS: -86.4
            Path: A[2] --> PROD_MSB[30]
 incr_delay                12620      -85     -2314         0        0        0
            Worst cost_group: I2O, WNS: -85.5
            Path: A[21] --> PROD_MSB[30]
 incr_delay                12633      -85     -2308         0        0        0
            Worst cost_group: I2O, WNS: -85.4
            Path: A[2] --> PROD_MSB[30]
 incr_delay                12632      -85     -2308         0        0        0
            Worst cost_group: I2O, WNS: -85.4
            Path: A[2] --> PROD_MSB[30]
 incr_delay                12655      -85     -2297         0        0        0
            Worst cost_group: I2O, WNS: -85.1
            Path: A[2] --> PROD_MSB[30]
 incr_delay                12654      -85     -2291         0        0        0
            Worst cost_group: I2O, WNS: -85.0
            Path: A[14] --> PROD_MSB[30]
 incr_delay                12687      -84     -2277         0        0        0
            Worst cost_group: I2O, WNS: -84.6
            Path: A[4] --> PROD_MSB[29]
 incr_delay                12688      -84     -2274         0        0        0
            Worst cost_group: I2O, WNS: -84.5
            Path: A[4] --> PROD_MSB[30]
 incr_delay                12689      -84     -2273         0        0        0
            Worst cost_group: I2O, WNS: -84.4
            Path: A[4] --> PROD_MSB[30]
 incr_delay                12711      -84     -2266         0        0        0
            Worst cost_group: I2O, WNS: -84.2
            Path: A[4] --> PROD_MSB[30]
 incr_delay                12719      -84     -2255         0        0        0
            Worst cost_group: I2O, WNS: -84.0
            Path: A[4] --> PROD_MSB[29]
 incr_delay                12750      -83     -2244         0        0        0
            Worst cost_group: I2O, WNS: -83.7
            Path: A[14] --> PROD_MSB[30]
 incr_delay                12754      -83     -2242         0        0        0
            Worst cost_group: I2O, WNS: -83.5
            Path: A[2] --> PROD_MSB[30]
 incr_delay                12763      -83     -2237         0        0        0
            Worst cost_group: I2O, WNS: -83.4
            Path: A[14] --> PROD_MSB[30]
 incr_delay                12781      -83     -2218         0        0        0
            Worst cost_group: I2O, WNS: -83.0
            Path: A[14] --> PROD_MSB[30]
 incr_delay                12791      -83     -2218         0        0        0
            Worst cost_group: I2O, WNS: -83.0
            Path: A[5] --> PROD_MSB[30]
 incr_delay                12802      -83     -2217         0        0        0
            Worst cost_group: I2O, WNS: -83.0
            Path: A[2] --> PROD_MSB[30]
 incr_delay                12830      -82     -2206         0        0        0
            Worst cost_group: I2O, WNS: -82.7
            Path: A[4] --> PROD_MSB[30]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220       169  (       18 /      168 )  33.31
        crr_glob       265  (        7 /       18 )  0.89
         crr_200       370  (       70 /      368 )  12.97
        crr_glob       656  (       64 /       70 )  0.77
         crr_300       185  (       23 /      184 )  9.32
        crr_glob       379  (       18 /       23 )  0.39
         crr_400       119  (       11 /      118 )  8.16
        crr_glob       325  (       10 /       11 )  0.28
         crr_111       355  (       55 /      355 )  33.76
        crr_glob       440  (       49 /       55 )  1.22
         crr_210       235  (       47 /      233 )  20.55
        crr_glob       358  (       32 /       47 )  0.87
         crr_110       438  (      135 /      435 )  23.58
        crr_glob       616  (       97 /      135 )  1.46
         crr_101       403  (       89 /      389 )  17.06
        crr_glob       722  (       78 /       89 )  1.05
         crr_201       275  (       25 /      275 )  17.88
        crr_glob       476  (       22 /       25 )  0.61
         crr_211       183  (       12 /      183 )  26.89
        crr_glob       295  (       10 /       12 )  0.57
        crit_msz       664  (      101 /      122 )  2.05
       crit_upsz       528  (       25 /       31 )  0.80
       crit_slew       306  (        1 /        8 )  0.35
        setup_dn       566  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       285  (        0 /        0 )  0.00
       plc_lo_st       570  (        0 /        0 )  0.00
        plc_star       285  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st       570  (        0 /        0 )  0.00
            fopt       664  (       12 /       21 )  0.56
       crit_swap       285  (        0 /        0 )  0.20
       mux2_swap       285  (        0 /        0 )  0.13
       crit_dnsz       393  (        0 /        0 )  0.41
       load_swap       285  (        0 /        0 )  0.21
            fopt       664  (       12 /       21 )  0.56
        setup_dn       566  (        0 /        0 )  0.00
       load_isol       544  (        1 /        2 )  1.12
       load_isol       544  (        1 /        2 )  1.12
        move_for       626  (        3 /        3 )  0.14
        move_for       626  (        3 /        3 )  0.14
          rem_bi       566  (        0 /        4 )  0.07
         offload       566  (        0 /        0 )  0.03
          rem_bi       566  (        0 /        4 )  0.07
         offload       566  (        0 /        0 )  0.03
       merge_bit       329  (        1 /        2 )  0.03
     merge_idrvr       308  (        0 /        0 )  0.00
     merge_iload       308  (        0 /        0 )  0.00
    merge_idload       308  (        0 /        5 )  0.12
      merge_drvr       308  (        0 /        1 )  0.01
      merge_load       308  (        0 /        1 )  0.01
           phase       308  (        0 /        0 )  0.00
          decomp       315  (        3 /        3 )  0.77
        p_decomp       290  (        0 /        0 )  0.16
        levelize       290  (        0 /        0 )  0.00
        mb_split       290  (        0 /        0 )  0.00
        in_phase       290  (        0 /        0 )  0.00
             dup       297  (        1 /        1 )  0.19
      mux_retime       297  (        2 /       25 )  0.12
         buf2inv       290  (        0 /        0 )  0.00
             exp        52  (        1 /       31 )  0.48
       gate_deco        62  (        0 /        0 )  0.95
       gcomp_tim       490  (        0 /       16 )  2.11
  inv_pair_2_buf       466  (        0 /        0 )  0.01
 init_drc                  12830      -82     -2206         0        0        0
            Worst cost_group: I2O, WNS: -82.7
            Path: A[4] --> PROD_MSB[30]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  12830      -82     -2206         0        0        0
            Worst cost_group: I2O, WNS: -82.7
            Path: A[4] --> PROD_MSB[30]
 incr_tns                  12814      -82     -2194         0        0        0
            Worst cost_group: I2O, WNS: -82.7
            Path: A[14] --> PROD_MSB[30]
 incr_tns                  12814      -82     -2194         0        0        0
            Worst cost_group: I2O, WNS: -82.7
            Path: A[14] --> PROD_MSB[30]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt       285  (        0 /        3 )  0.11
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz       285  (       20 /       78 )  0.92
       crit_upsz       265  (        4 /       20 )  0.43
       plc_lo_st       261  (        0 /        0 )  0.00
       crit_swap       261  (        3 /        8 )  0.18
       mux2_swap       258  (        0 /        0 )  0.14
       crit_dnsz       327  (       10 /       37 )  0.39
       load_swap       248  (        0 /        9 )  0.16
            fopt       248  (        1 /        7 )  0.23
        setup_dn       247  (        0 /        0 )  0.00
       load_isol       247  (        1 /        2 )  0.91
       load_isol       246  (        0 /        0 )  0.13
        move_for       246  (        0 /        2 )  0.11
        move_for       246  (        0 /        0 )  0.04
          rem_bi       246  (        0 /        0 )  0.00
         offload       246  (        0 /        0 )  0.00
          rem_bi       246  (        0 /        0 )  0.02
         offload       246  (        0 /        0 )  0.05
       merge_bit       257  (        2 /        4 )  0.02
     merge_idrvr       245  (        0 /        0 )  0.00
     merge_iload       245  (        0 /        0 )  0.00
    merge_idload       245  (        0 /        0 )  0.02
      merge_drvr       245  (        0 /        0 )  0.03
      merge_load       245  (        0 /        0 )  0.02
           phase       245  (        0 /        0 )  0.00
          decomp       245  (        0 /        1 )  0.61
        p_decomp       245  (        0 /        0 )  0.13
        levelize       245  (        0 /        0 )  0.00
        mb_split       245  (        0 /        0 )  0.00
             dup       245  (        0 /        5 )  0.29
      mux_retime       245  (        0 /       17 )  0.09
       crr_local       245  (        6 /       43 )  8.46
         buf2inv       239  (        0 /        0 )  0.00

 init_area                 12814      -82     -2194         0        0        0
            Worst cost_group: I2O, WNS: -82.7
            Path: A[14] --> PROD_MSB[30]
 undup                     12799      -82     -2194         0        0        0
            Worst cost_group: I2O, WNS: -82.7
            Path: A[14] --> PROD_MSB[30]
 rem_buf                   12764      -82     -2194         0        0        0
            Worst cost_group: I2O, WNS: -82.7
            Path: A[14] --> PROD_MSB[30]
 rem_inv                   12681      -82     -2194         0        0        0
            Worst cost_group: I2O, WNS: -82.7
            Path: A[11] --> PROD_MSB[30]
 merge_bi                  12655      -82     -2194         0        0        0
            Worst cost_group: I2O, WNS: -82.7
            Path: A[11] --> PROD_MSB[30]
 merge_bi                  12654      -82     -2194         0        0        0
            Worst cost_group: I2O, WNS: -82.7
            Path: A[11] --> PROD_MSB[30]
 io_phase                  12594      -82     -2194         0        0        0
            Worst cost_group: I2O, WNS: -82.7
            Path: A[11] --> PROD_MSB[30]
 gate_comp                 12549      -82     -2192         0        0        0
            Worst cost_group: I2O, WNS: -82.7
            Path: A[11] --> PROD_MSB[30]
 glob_area                 12515      -82     -2192         0        0        0
            Worst cost_group: I2O, WNS: -82.7
            Path: A[11] --> PROD_MSB[30]
 area_down                 12449      -82     -2192         0        0        0
            Worst cost_group: I2O, WNS: -82.7
            Path: A[11] --> PROD_MSB[30]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        81  (        9 /       14 )  0.35
         rem_buf       109  (       23 /       35 )  0.24
         rem_inv       416  (      103 /      137 )  0.96
        merge_bi       207  (       55 /       78 )  0.53
      rem_inv_qb         0  (        0 /        0 )  0.01
        io_phase       578  (      110 /      180 )  1.48
       gate_comp      2649  (       80 /      125 )  7.50
       gcomp_mog        11  (        0 /        0 )  0.69
       glob_area        47  (       24 /       47 )  0.99
       area_down       261  (       73 /       95 )  1.86
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                12449      -82     -2192         0        0        0
            Worst cost_group: I2O, WNS: -82.7
            Path: A[11] --> PROD_MSB[30]
 incr_delay                12464      -82     -2193         0        0        0
            Worst cost_group: I2O, WNS: -82.6
            Path: A[11] --> PROD_MSB[30]
 incr_delay                12483      -82     -2190         0        0        0
            Worst cost_group: I2O, WNS: -82.4
            Path: A[4] --> PROD_MSB[30]
 incr_delay                12483      -82     -2189         0        0        0
            Worst cost_group: I2O, WNS: -82.4
            Path: A[4] --> PROD_MSB[30]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       288  (       28 /       33 )  0.78
       crit_upsz       205  (        1 /        2 )  0.30
       crit_slew       184  (        0 /        5 )  0.22
        setup_dn       184  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       184  (        0 /        0 )  0.00
       plc_lo_st       184  (        0 /        0 )  0.00
        plc_star       184  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st       184  (        0 /        0 )  0.00
            fopt       184  (        0 /        0 )  0.01
       crit_swap       184  (        0 /        0 )  0.13
       mux2_swap       184  (        0 /        0 )  0.08
       crit_dnsz       275  (        0 /        0 )  0.28
       load_swap       184  (        0 /        0 )  0.12
            fopt       184  (        0 /        3 )  0.14
        setup_dn       184  (        0 /        0 )  0.00
       load_isol       184  (        0 /        0 )  0.60
       load_isol       184  (        0 /        0 )  0.09
        move_for       254  (        3 /        3 )  0.11
        move_for       220  (        0 /        0 )  0.02
          rem_bi       220  (        0 /        0 )  0.00
         offload       220  (        0 /        0 )  0.00
          rem_bi       220  (        0 /        4 )  0.04
         offload       220  (        0 /        0 )  0.02
           phase       220  (        0 /        0 )  0.00
        in_phase       220  (        0 /        0 )  0.00
       merge_bit       229  (        0 /        0 )  0.02
     merge_idrvr       220  (        0 /        0 )  0.00
     merge_iload       220  (        0 /        0 )  0.00
    merge_idload       220  (        0 /        1 )  0.03
      merge_drvr       220  (        0 /        0 )  0.00
      merge_load       220  (        0 /        0 )  0.00
          decomp       220  (        0 /        0 )  0.45
        p_decomp       220  (        0 /        0 )  0.12
        levelize       220  (        0 /        0 )  0.00
        mb_split       220  (        0 /        0 )  0.00
             dup       228  (        2 /        2 )  0.17
      mux_retime       220  (        0 /        7 )  0.04
         buf2inv       220  (        0 /        0 )  0.00
             exp        38  (        1 /       31 )  0.33
       gate_deco        62  (        0 /        0 )  0.95
       gcomp_tim       462  (        5 /        8 )  1.72
  inv_pair_2_buf       203  (        0 /        0 )  0.00

 init_drc                  12483      -82     -2189         0        0        0
            Worst cost_group: I2O, WNS: -82.4
            Path: A[4] --> PROD_MSB[30]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'booth32x32_top'.
        Applying wireload models.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           704            774                                      syn_opt
@file(top.tcl) 174: write_snapshot -outdir $_REPORTS_PATH -tag syn_opt
        Computing arrivals and requireds.


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/topLevel/work
QoS Summary for booth32x32_top
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                      -468            -168             -82
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                      -468            -168             -82
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                      17,736           4,891           2,189
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                    17,736           4,891           2,189
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                     53              46              40
Cell Area:                     41,793          11,630          12,483
Total Cell Area:               41,793          11,630          12,483
Leaf Instances:                15,657           7,642           7,429
Total Instances:               15,657           7,642           7,429
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:11:39        00:02:32        00:11:44
Real Runtime (h:m:s):        00:23:03        00:02:13        00:12:53
CPU  Elapsed (h:m:s):        00:11:46        00:14:18        00:26:02
Real Elapsed (h:m:s):        00:23:05        00:25:18        00:38:11
Memory (MB):                   870.92          872.94          861.94
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:38:09
Total Memory (MB):     861.94
Executable Version:    17.22-s017_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth32x32_top'.
Finished exporting design database to file 'reports_Feb26-06:53:01/syn_opt_booth32x32_top.db' for 'booth32x32_top' (command execution time mm:ss cpu = 00:00, real = 00:01).
Finished generating snapshot at stage syn_opt (command execution time mm:ss cpu = 00:00, real = 00:03).
@file(top.tcl) 175: report_summary -directory $_REPORTS_PATH


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/topLevel/work
QoS Summary for booth32x32_top
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                      -468            -168             -82
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                      -468            -168             -82
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                      17,736           4,891           2,189
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                    17,736           4,891           2,189
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                     53              46              40
Cell Area:                     41,793          11,630          12,483
Total Cell Area:               41,793          11,630          12,483
Leaf Instances:                15,657           7,642           7,429
Total Instances:               15,657           7,642           7,429
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:11:39        00:02:32        00:11:44
Real Runtime (h:m:s):        00:23:03        00:02:13        00:12:53
CPU  Elapsed (h:m:s):        00:11:46        00:14:18        00:26:02
Real Elapsed (h:m:s):        00:23:05        00:25:18        00:38:11
Memory (MB):                   870.92          872.94          861.94
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:38:12
Total Memory (MB):     861.94
Executable Version:    17.22-s017_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(top.tcl) 177: puts "Runtime & Memory after 'syn_opt'"
Runtime & Memory after 'syn_opt'
@file(top.tcl) 178: time_info OPT
stamp 'OPT' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:52:18 (Feb26) |  128.9 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:49) |  00:00:12(00:00:49) |   0.8(  2.1) |    6:53:07 (Feb26) |  265.6 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:25(00:23:03) |  00:11:06(00:22:14) |  44.4( 58.2) |    7:15:21 (Feb26) |  346.8 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:13:23(00:25:15) |  00:01:57(00:02:12) |   7.9(  5.8) |    7:17:33 (Feb26) |  296.3 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:25:07(00:38:12) |  00:11:44(00:12:57) |  46.9( 33.9) |    7:30:30 (Feb26) |  293.7 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(top.tcl) 180: foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] > $_REPORTS_PATH/${DESIGN}_[vbasename $cg]_post_opt.rpt
}
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth32x32_top'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth32x32_top'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth32x32_top'.
@file(top.tcl) 192: report_dp > $_REPORTS_PATH/${DESIGN}_datapath_incr.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@file(top.tcl) 193: report_messages > $_REPORTS_PATH/${DESIGN}_messages.rpt
@file(top.tcl) 194: write_snapshot -outdir $_REPORTS_PATH -tag final
        Computing arrivals and requireds.


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/topLevel/work
QoS Summary for booth32x32_top
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                      -468            -168             -82             -82
  R2R (ps):                  no_value        no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                      -468            -168             -82             -82
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                      17,736           4,891           2,189           2,189
  R2R (ps):                  no_value        no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                    17,736           4,891           2,189           2,189
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                     53              46              40              40
Cell Area:                     41,793          11,630          12,483          12,483
Total Cell Area:               41,793          11,630          12,483          12,483
Leaf Instances:                15,657           7,642           7,429           7,429
Total Instances:               15,657           7,642           7,429           7,429
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:11:39        00:02:32        00:11:44        00:00:01
Real Runtime (h:m:s):        00:23:03        00:02:13        00:12:53        00:00:03
CPU  Elapsed (h:m:s):        00:11:46        00:14:18        00:26:02        00:26:03
Real Elapsed (h:m:s):        00:23:05        00:25:18        00:38:11        00:38:14
Memory (MB):                   870.92          872.94          861.94          861.94
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:38:13
Total Memory (MB):     861.94
Executable Version:    17.22-s017_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth32x32_top'.
Finished exporting design database to file 'reports_Feb26-06:53:01/final_booth32x32_top.db' for 'booth32x32_top' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage final (command execution time mm:ss cpu = 00:00, real = 00:04).
@file(top.tcl) 195: report_summary -directory $_REPORTS_PATH


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/topLevel/work
QoS Summary for booth32x32_top
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                      -468            -168             -82             -82
  R2R (ps):                  no_value        no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                      -468            -168             -82             -82
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                      17,736           4,891           2,189           2,189
  R2R (ps):                  no_value        no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                    17,736           4,891           2,189           2,189
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                     53              46              40              40
Cell Area:                     41,793          11,630          12,483          12,483
Total Cell Area:               41,793          11,630          12,483          12,483
Leaf Instances:                15,657           7,642           7,429           7,429
Total Instances:               15,657           7,642           7,429           7,429
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:11:39        00:02:32        00:11:44        00:00:01
Real Runtime (h:m:s):        00:23:03        00:02:13        00:12:53        00:00:03
CPU  Elapsed (h:m:s):        00:11:46        00:14:18        00:26:02        00:26:03
Real Elapsed (h:m:s):        00:23:05        00:25:18        00:38:11        00:38:14
Memory (MB):                   870.92          872.94          861.94          861.94
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:38:16
Total Memory (MB):     861.94
Executable Version:    17.22-s017_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(top.tcl) 198: write_sdc > ${_OUTPUTS_PATH}/${DESIGN}_m.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(top.tcl) 206: write_do_lec -golden_design fv_map -revised_design ${_OUTPUTS_PATH}/${DESIGN}_m.v -logfile  ${_LOG_PATH}/intermediate2final.lec.log > ${_OUTPUTS_PATH}/intermediate2final.lec.do
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/booth32x32_top/booth32x32_top_mv.fv.json' for netlist 'outputs_Feb26-06:53:01/booth32x32_top_m.v'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_Feb26-06:53:01/intermediate2final.lec.do'.
@file(top.tcl) 210: puts "Final Runtime & Memory."
Final Runtime & Memory.
@file(top.tcl) 211: time_info FINAL
stamp 'FINAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:52:18 (Feb26) |  128.9 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:49) |  00:00:12(00:00:49) |   0.8(  2.1) |    6:53:07 (Feb26) |  265.6 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:11:25(00:23:03) |  00:11:06(00:22:14) |  44.4( 58.1) |    7:15:21 (Feb26) |  346.8 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:13:23(00:25:15) |  00:01:57(00:02:12) |   7.9(  5.7) |    7:17:33 (Feb26) |  296.3 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:25:07(00:38:12) |  00:11:44(00:12:57) |  46.8( 33.8) |    7:30:30 (Feb26) |  293.7 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:25:09(00:38:16) |  00:00:02(00:00:04) |   0.1(  0.2) |    7:30:34 (Feb26) |  293.7 MB | FINAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(top.tcl) 212: puts "============================"
============================
@file(top.tcl) 213: puts "Synthesis Finished ........."
Synthesis Finished .........
@file(top.tcl) 214: puts "============================"
============================
@file(top.tcl) 216: file copy [get_db / .stdout_log] ${_LOG_PATH}/.
#@ End verbose source tcl/top.tcl
no gcells found!
@genus:root: 2> 
@genus:root: 2> report_timing -nworst 1 > critical_path.rpt
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth32x32_top'.
@genus:root: 3> report_timing -delay_type max -nworst 1 > critical_setup.rpt
Error   : A command argument did not match any of the acceptable command options. [TUI-64] [report_timing]
        : The argument in question is '-delay_type'.
        : Check the command usage and correct the input to the command.
  report_timing: print a timing report 

Usage: report_timing [-fields <string>] [-output_format <string>] [-path_type <string>] [-split_delay] [-stage_delay] [-hpins] [-nets]
           [-exception_data] [-unconstrained] [-physical] [-user_derate] [-gui] [-max_paths <integer>] [-nworst <integer>] [-logic_levels <integer>]
           [-max_slack <delay in picoseconds>] [-min_slack <delay in picoseconds>] [-paths <string>] [-domain <clock_domain>]
           [-views <analysis_view>+]
           [ -from <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -from_rise <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -from_fall <inst|hinst|external_delay|clock|port|pin|hpin>+ ]
           [ -through <inst|hinst|port|pin|hpin>+ |
             -through_rise <inst|hinst|port|pin|hpin>+ |
             -through_fall <inst|hinst|port|pin|hpin>+ ]+
           [ -to <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -to_rise <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -to_fall <inst|hinst|external_delay|clock|port|pin|hpin>+ ]
           [ -capture_clock_pins <pin|hpin>+ |
             -capture_clock_pins_rise_clock <pin|hpin>+ |
             -capture_clock_pins_fall_clock <pin|hpin>+ |
             -capture_clock_pins_rise_pin <pin|hpin>+ |
             -capture_clock_pins_fall_pin <pin|hpin>+ ]
           [-exceptions <exception>+] [-group <cost_group>+] [-timing_bin <timing_bin>] [-timing_path <timing_path>]

    [-fields <string>]:
        fields 
    [-output_format <string>]:
        supported output format types are <gtd|text> 
    [-path_type <string>]:
        supported path types are <full|summary|full_clock|endpoint> 
    [-split_delay]:
        displays both drivers and loads in the data path 
    [-stage_delay]:
        displays only drivers in the data path 
    [-hpins]:
        displays hierarchical pins in the data path 
    [-nets]:
        displays nets in the data path 
    [-exception_data]:
        displays the exception cross-linking information 
    [-unconstrained]:
        displays the unconstrained paths 
    [-physical]:
        include physical information in report 
    [-user_derate]:
        show 'user_derate' column in timing reports 
    [-gui]:
        invoke GUI timing report dialog 
    [-max_paths <integer>]:
        number of paths 
    [-nworst <integer>]:
        number of worst paths to each endpoint 
    [-logic_levels <integer>]:
        number of paths to report in the output 
    [-max_slack <delay in picoseconds>]:
        only paths with less than this slack 
    [-min_slack <delay in picoseconds>]:
        only paths with greater than this slack 
    [-paths <string>]:
        a path identifier result from the specify_paths command 
    [-domain <clock_domain>]:
        a clock domain the paths should be restricted to 
    [-views <analysis_view>+]:
        a view the paths should be restricted to 
    -from <inst|hinst|external_delay|clock|port|pin|hpin>+:
        a set of startpoints for the paths 
    -from_rise <inst|hinst|external_delay|clock|port|pin|hpin>+:
        startpoints with a rise transition at the pin itself 
    -from_fall <inst|hinst|external_delay|clock|port|pin|hpin>+:
        startpoints with a fall transition at the pin itself 
    -through <inst|hinst|port|pin|hpin>+:
        specifies paths that pass through these pins or instances. This option can be repeated indicating that the path must go through at least one 
        element of each through list (in the order the options were specified). Objects must be ports, hierarchical pins, pins on sequential/mapped 
        combinational cells, or sequential/mapped combinational instances 
    -through_rise <inst|hinst|port|pin|hpin>+:
        this option specifies paths that contain a rise transition in one of these objects and it can be repeated and can be combined with -through 
        and/or -through_fall_pin 
    -through_fall <inst|hinst|port|pin|hpin>+:
        this option specifies paths that contain a fall transition in one of these objects and it can be repeated and can be combined with -through 
        and/or -through_rise_pin 
    -to <inst|hinst|external_delay|clock|port|pin|hpin>+:
        a set of endpoints for the paths 
    -to_rise <inst|hinst|external_delay|clock|port|pin|hpin>+:
        endpoints with a rise transition at the pin itself 
    -to_fall <inst|hinst|external_delay|clock|port|pin|hpin>+:
        endpoints with a fall transition at the pin itself 
    -capture_clock_pins <pin|hpin>+:
        sequential clock pins at the path endpoint 
    -capture_clock_pins_rise_clock <pin|hpin>+:
        pins that capture with rising clock edge 
    -capture_clock_pins_fall_clock <pin|hpin>+:
        pins that capture with falling clock edge 
    -capture_clock_pins_rise_pin <pin|hpin>+:
        pins that capture with rise transition at the pin itself 
    -capture_clock_pins_fall_pin <pin|hpin>+:
        pins that capture with fall transition at the pin itself 
    [-exceptions <exception>+]:
        report paths for exceptions 
    [-group <cost_group>+]:
        report paths for the specified cost groups/path groups 
    [-timing_bin <timing_bin>]:
        timing bin to report 
    [-timing_path <timing_path>]:
        timing path to report 
Fields presented are controlled by the '-fields' switch or the attribute
'timing_report_fields' and 'timing_report_endpoint_fields'
Valid full report fields are:
  - timing_point:        names of pins
  - flags:               flags associated with the column timing_point
  - arc:                 timing arc for which timing information was applied
  - edge:                rising/falling edge
  - cell:                cell type, exception type, etc.
  - fanout:              fanout of leaf cells
  - load:                load of leaf cells
  - transition:          slew of leaf cell outputs
  - slew_mean:           mean slew of leaf cell outputs
  - slew_sigma:          sigma slew of leaf cell outputs
  - delay:               delay through a leaf cell
  - delay_mean:          mean delay through a leaf cell
  - delay_sigma:         sigma delay through a leaf cell
  - arrival:             arrival time at a leaf cell
  - arrival_mean:        mean arrival time at a leaf cell
  - arrival_sigma:       sigma arrival time at a leaf cell
  - lib_set:             display the library set of the cell
  - user_derate:         derating information
  - total_derate:        total derating information
  - aocv_derate:         aocv derating information
  - stage_count:         aocv stage depth
  - power_domain:        power domain associated with the object
  - wire_length:         wire length
  - instance_location:       instance location
  - pin_location:        pin location
1
@genus:root: 4> report_timing -setup max -nworst 1 > critical_setup.rpt
Error   : A command argument did not match any of the acceptable command options. [TUI-64] [report_timing]
        : The argument in question is '-setup'.
  report_timing: print a timing report 

Usage: report_timing [-fields <string>] [-output_format <string>] [-path_type <string>] [-split_delay] [-stage_delay] [-hpins] [-nets]
           [-exception_data] [-unconstrained] [-physical] [-user_derate] [-gui] [-max_paths <integer>] [-nworst <integer>] [-logic_levels <integer>]
           [-max_slack <delay in picoseconds>] [-min_slack <delay in picoseconds>] [-paths <string>] [-domain <clock_domain>]
           [-views <analysis_view>+]
           [ -from <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -from_rise <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -from_fall <inst|hinst|external_delay|clock|port|pin|hpin>+ ]
           [ -through <inst|hinst|port|pin|hpin>+ |
             -through_rise <inst|hinst|port|pin|hpin>+ |
             -through_fall <inst|hinst|port|pin|hpin>+ ]+
           [ -to <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -to_rise <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -to_fall <inst|hinst|external_delay|clock|port|pin|hpin>+ ]
           [ -capture_clock_pins <pin|hpin>+ |
             -capture_clock_pins_rise_clock <pin|hpin>+ |
             -capture_clock_pins_fall_clock <pin|hpin>+ |
             -capture_clock_pins_rise_pin <pin|hpin>+ |
             -capture_clock_pins_fall_pin <pin|hpin>+ ]
           [-exceptions <exception>+] [-group <cost_group>+] [-timing_bin <timing_bin>] [-timing_path <timing_path>]

    [-fields <string>]:
        fields 
    [-output_format <string>]:
        supported output format types are <gtd|text> 
    [-path_type <string>]:
        supported path types are <full|summary|full_clock|endpoint> 
    [-split_delay]:
        displays both drivers and loads in the data path 
    [-stage_delay]:
        displays only drivers in the data path 
    [-hpins]:
        displays hierarchical pins in the data path 
    [-nets]:
        displays nets in the data path 
    [-exception_data]:
        displays the exception cross-linking information 
    [-unconstrained]:
        displays the unconstrained paths 
    [-physical]:
        include physical information in report 
    [-user_derate]:
        show 'user_derate' column in timing reports 
    [-gui]:
        invoke GUI timing report dialog 
    [-max_paths <integer>]:
        number of paths 
    [-nworst <integer>]:
        number of worst paths to each endpoint 
    [-logic_levels <integer>]:
        number of paths to report in the output 
    [-max_slack <delay in picoseconds>]:
        only paths with less than this slack 
    [-min_slack <delay in picoseconds>]:
        only paths with greater than this slack 
    [-paths <string>]:
        a path identifier result from the specify_paths command 
    [-domain <clock_domain>]:
        a clock domain the paths should be restricted to 
    [-views <analysis_view>+]:
        a view the paths should be restricted to 
    -from <inst|hinst|external_delay|clock|port|pin|hpin>+:
        a set of startpoints for the paths 
    -from_rise <inst|hinst|external_delay|clock|port|pin|hpin>+:
        startpoints with a rise transition at the pin itself 
    -from_fall <inst|hinst|external_delay|clock|port|pin|hpin>+:
        startpoints with a fall transition at the pin itself 
    -through <inst|hinst|port|pin|hpin>+:
        specifies paths that pass through these pins or instances. This option can be repeated indicating that the path must go through at least one 
        element of each through list (in the order the options were specified). Objects must be ports, hierarchical pins, pins on sequential/mapped 
        combinational cells, or sequential/mapped combinational instances 
    -through_rise <inst|hinst|port|pin|hpin>+:
        this option specifies paths that contain a rise transition in one of these objects and it can be repeated and can be combined with -through 
        and/or -through_fall_pin 
    -through_fall <inst|hinst|port|pin|hpin>+:
        this option specifies paths that contain a fall transition in one of these objects and it can be repeated and can be combined with -through 
        and/or -through_rise_pin 
    -to <inst|hinst|external_delay|clock|port|pin|hpin>+:
        a set of endpoints for the paths 
    -to_rise <inst|hinst|external_delay|clock|port|pin|hpin>+:
        endpoints with a rise transition at the pin itself 
    -to_fall <inst|hinst|external_delay|clock|port|pin|hpin>+:
        endpoints with a fall transition at the pin itself 
    -capture_clock_pins <pin|hpin>+:
        sequential clock pins at the path endpoint 
    -capture_clock_pins_rise_clock <pin|hpin>+:
        pins that capture with rising clock edge 
    -capture_clock_pins_fall_clock <pin|hpin>+:
        pins that capture with falling clock edge 
    -capture_clock_pins_rise_pin <pin|hpin>+:
        pins that capture with rise transition at the pin itself 
    -capture_clock_pins_fall_pin <pin|hpin>+:
        pins that capture with fall transition at the pin itself 
    [-exceptions <exception>+]:
        report paths for exceptions 
    [-group <cost_group>+]:
        report paths for the specified cost groups/path groups 
    [-timing_bin <timing_bin>]:
        timing bin to report 
    [-timing_path <timing_path>]:
        timing path to report 
Fields presented are controlled by the '-fields' switch or the attribute
'timing_report_fields' and 'timing_report_endpoint_fields'
Valid full report fields are:
  - timing_point:        names of pins
  - flags:               flags associated with the column timing_point
  - arc:                 timing arc for which timing information was applied
  - edge:                rising/falling edge
  - cell:                cell type, exception type, etc.
  - fanout:              fanout of leaf cells
  - load:                load of leaf cells
  - transition:          slew of leaf cell outputs
  - slew_mean:           mean slew of leaf cell outputs
  - slew_sigma:          sigma slew of leaf cell outputs
  - delay:               delay through a leaf cell
  - delay_mean:          mean delay through a leaf cell
  - delay_sigma:         sigma delay through a leaf cell
  - arrival:             arrival time at a leaf cell
  - arrival_mean:        mean arrival time at a leaf cell
  - arrival_sigma:       sigma arrival time at a leaf cell
  - lib_set:             display the library set of the cell
  - user_derate:         derating information
  - total_derate:        total derating information
  - aocv_derate:         aocv derating information
  - stage_count:         aocv stage depth
  - power_domain:        power domain associated with the object
  - wire_length:         wire length
  - instance_location:       instance location
  - pin_location:        pin location
1
@genus:root: 5> 
@genus:root: 5> report_timing -nworst 1 > critical_path.rpt
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth32x32_top'.
@genus:root: 6> exit
Normal exit.