#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Feb 21 10:21:08 2023
# Process ID: 5476
# Current directory: C:/Users/UserTP/Desktop/FPGA-main/TP2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2072 C:\Users\UserTP\Desktop\FPGA-main\TP2\TP2.xpr
# Log file: C:/Users/UserTP/Desktop/FPGA-main/TP2/vivado.log
# Journal file: C:/Users/UserTP/Desktop/FPGA-main/TP2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/UserTP/Desktop/FPGA-main/TP2/TP2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.805 ; gain = 0.000
update_compile_order -fileset sources_1
save_project_as TP3 C:/Users/UserTP/Desktop/FPGA-main/TP3 -force
open_bd_design {C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP2/TP2.bd}
Reading block design file <C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP2/TP2.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - led_switch
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - boutons
Successfully read diagram <TP2> from block design file <C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP2/TP2.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1015.805 ; gain = 0.000
save_bd_design_as TP3
INFO: [BD 41-1943] The current project board is set to 'digilentinc.com:basys3:part0:1.1' order to avoid issues with upgrade, please make sure that the 'TP3.bd' opened in a project that uses the same board.
Wrote  : <C:\Users\UserTP\Desktop\FPGA-main\TP3\TP3.srcs\sources_1\bd\TP3\TP3.bd> 
INFO: [BD 41-2613] The output directory c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3 for TP3 cannot be found.
Slave segment '/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem' is being assigned into address space '/microblaze_0/Data' at <0x0000_0000 [ 32K ]>.
Slave segment '/boutons/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4000_0000 [ 64K ]>.
Slave segment '/led_switch/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4001_0000 [ 64K ]>.
Slave segment '/microblaze_0_axi_intc/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4120_0000 [ 64K ]>.
Slave segment '/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem' is being assigned into address space '/microblaze_0/Instruction' at <0x0000_0000 [ 32K ]>.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
Wrote  : <C:\Users\UserTP\Desktop\FPGA-main\TP3\TP3.srcs\sources_1\bd\TP3\TP3.bd> 
Wrote  : <C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP3/ui/bd_ecfc8a77.ui> 
Wrote  : <C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP3/ui/bd_fb0e5c6e.ui> 
save_bd_design_as: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1314.938 ; gain = 216.895
add_files -norecurse C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP3/TP3.bd
export_ip_user_files -of_objects  [get_files  C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP3/TP3.bd] -lib_map_path [list {modelsim=C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.cache/compile_simlib/modelsim} {questa=C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.cache/compile_simlib/questa} {riviera=C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.cache/compile_simlib/riviera} {activehdl=C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.cache/compile_simlib/activehdl}] -force -quiet
open_bd_design {C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP3/TP3.bd}
Reading block design file <C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP3/TP3.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - led_switch
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - boutons
Successfully read diagram <TP3> from block design file <C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP3/TP3.bd>
update_compile_order -fileset sources_1
create_peripheral upmc.fr user my_led 1.0 -dir C:/Users/UserTP/Desktop/FPGA-main/TP3/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core upmc.fr:user:my_led:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design -force [ipx::find_open_core upmc.fr:user:my_led:1.0]
write_peripheral [ipx::find_open_core upmc.fr:user:my_led:1.0]
set_property  ip_repo_paths  C:/Users/UserTP/Desktop/FPGA-main/TP3/../ip_repo/my_led_1.0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/UserTP/Desktop/FPGA-main/ip_repo/my_led_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_my_led_v1_0 -directory C:/Users/UserTP/Desktop/FPGA-main/TP3/../ip_repo c:/Users/UserTP/Desktop/FPGA-main/ip_repo/my_led_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/UserTP/Desktop/FPGA-main/ip_repo/my_led_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Users/UserTP/Desktop/FPGA-main/ip_repo/my_led_1.0/src C:/Users/UserTP/Desktop/my_led.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/UserTP/Desktop/FPGA-main/ip_repo/my_led_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/UserTP/Desktop/FPGA-main/ip_repo/my_led_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/UserTP/Desktop/FPGA-main/ip_repo/my_led_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/UserTP/Desktop/FPGA-main/ip_repo/my_led_1.0'
startgroup
create_bd_cell -type ip -vlnv upmc.fr:user:my_led:1.0 my_led_0
endgroup
delete_bd_objs [get_bd_nets led_switch_ip2intc_irpt] [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] [get_bd_intf_nets led_switch_GPIO] [get_bd_intf_nets led_switch_GPIO2] [get_bd_cells led_switch]
delete_bd_objs [get_bd_intf_ports sw]
delete_bd_objs [get_bd_intf_ports led]
set_property name sw [get_bd_cells boutons]
set_property name sw [get_bd_intf_ports boutons]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/my_led_0/S00_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins my_led_0/S00_AXI]
Slave segment '/my_led_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/microblaze_0/Data' at <0x44A0_0000 [ 64K ]>.
create_bd_port -dir O -from 15 -to 0 led_tri_o
startgroup
connect_bd_net [get_bd_ports led_tri_o] [get_bd_pins my_led_0/leds]
endgroup
delete_bd_objs [get_bd_nets boutons_ip2intc_irpt] [get_bd_nets microblaze_0_intr] [get_bd_cells microblaze_0_xlconcat]
connect_bd_net [get_bd_pins sw/ip2intc_irpt] [get_bd_pins microblaze_0_axi_intc/intr]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4}] [get_bd_cells sw]
endgroup
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
make_wrapper -files [get_files C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP3/TP3.bd] -top
INFO: [BD 41-1662] The design 'TP3.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\UserTP\Desktop\FPGA-main\TP3\TP3.srcs\sources_1\bd\TP3\TP3.bd> 
Wrote  : <C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP3/ui/bd_ecfc8a77.ui> 
VHDL Output written to : c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/synth/TP3.vhd
VHDL Output written to : c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/sim/TP3.vhd
VHDL Output written to : c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/hdl/TP3_wrapper.vhd
add_files -norecurse c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/hdl/TP3_wrapper.vhd
update_compile_order -fileset sources_1
set_property top TP3_wrapper [current_fileset]
update_compile_order -fileset sources_1
generate_target all [get_files  C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP3/TP3.bd]
INFO: [BD 41-1662] The design 'TP3.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\UserTP\Desktop\FPGA-main\TP3\TP3.srcs\sources_1\bd\TP3\TP3.bd> 
VHDL Output written to : c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/synth/TP3.vhd
VHDL Output written to : c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/sim/TP3.vhd
VHDL Output written to : c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/hdl/TP3_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw .
INFO: [BD 41-1029] Generation completed for the IP Integrator block my_led_0 .
Exporting to file c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/hw_handoff/TP3.hwh
Generated Block Design Tcl file c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/hw_handoff/TP3_bd.tcl
Generated Hardware Definition File c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/synth/TP3.hwdef
catch { config_ip_cache -export [get_ips -all TP3_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all TP3_dlmb_v10_0] }
catch { config_ip_cache -export [get_ips -all TP3_ilmb_v10_0] }
catch { config_ip_cache -export [get_ips -all TP3_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all TP3_ilmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all TP3_lmb_bram_0] }
catch { config_ip_cache -export [get_ips -all TP3_xbar_0] }
catch { config_ip_cache -export [get_ips -all TP3_microblaze_0_axi_intc_0] }
catch { config_ip_cache -export [get_ips -all TP3_mdm_1_0] }
catch { config_ip_cache -export [get_ips -all TP3_clk_wiz_1_0] }
catch { config_ip_cache -export [get_ips -all TP3_rst_clk_wiz_1_100M_0] }
catch { config_ip_cache -export [get_ips -all TP3_boutons_0] }
catch { config_ip_cache -export [get_ips -all TP3_my_led_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP3/TP3.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP3/TP3.bd]
launch_runs TP3_microblaze_0_0_synth_1 TP3_dlmb_v10_0_synth_1 TP3_ilmb_v10_0_synth_1 TP3_dlmb_bram_if_cntlr_0_synth_1 TP3_ilmb_bram_if_cntlr_0_synth_1 TP3_lmb_bram_0_synth_1 TP3_xbar_0_synth_1 TP3_microblaze_0_axi_intc_0_synth_1 TP3_mdm_1_0_synth_1 TP3_clk_wiz_1_0_synth_1 TP3_rst_clk_wiz_1_100M_0_synth_1 TP3_boutons_0_synth_1 TP3_my_led_0_0_synth_1 -jobs 6
[Tue Feb 21 10:55:46 2023] Launched TP3_microblaze_0_0_synth_1, TP3_dlmb_v10_0_synth_1, TP3_ilmb_v10_0_synth_1, TP3_dlmb_bram_if_cntlr_0_synth_1, TP3_ilmb_bram_if_cntlr_0_synth_1, TP3_lmb_bram_0_synth_1, TP3_xbar_0_synth_1, TP3_microblaze_0_axi_intc_0_synth_1, TP3_mdm_1_0_synth_1, TP3_clk_wiz_1_0_synth_1, TP3_rst_clk_wiz_1_100M_0_synth_1, TP3_boutons_0_synth_1, TP3_my_led_0_0_synth_1...
Run output will be captured here:
TP3_microblaze_0_0_synth_1: C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/TP3_microblaze_0_0_synth_1/runme.log
TP3_dlmb_v10_0_synth_1: C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/TP3_dlmb_v10_0_synth_1/runme.log
TP3_ilmb_v10_0_synth_1: C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/TP3_ilmb_v10_0_synth_1/runme.log
TP3_dlmb_bram_if_cntlr_0_synth_1: C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/TP3_dlmb_bram_if_cntlr_0_synth_1/runme.log
TP3_ilmb_bram_if_cntlr_0_synth_1: C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/TP3_ilmb_bram_if_cntlr_0_synth_1/runme.log
TP3_lmb_bram_0_synth_1: C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/TP3_lmb_bram_0_synth_1/runme.log
TP3_xbar_0_synth_1: C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/TP3_xbar_0_synth_1/runme.log
TP3_microblaze_0_axi_intc_0_synth_1: C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/TP3_microblaze_0_axi_intc_0_synth_1/runme.log
TP3_mdm_1_0_synth_1: C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/TP3_mdm_1_0_synth_1/runme.log
TP3_clk_wiz_1_0_synth_1: C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/TP3_clk_wiz_1_0_synth_1/runme.log
TP3_rst_clk_wiz_1_100M_0_synth_1: C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/TP3_rst_clk_wiz_1_100M_0_synth_1/runme.log
TP3_boutons_0_synth_1: C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/TP3_boutons_0_synth_1/runme.log
TP3_my_led_0_0_synth_1: C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/TP3_my_led_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:02:42 . Memory (MB): peak = 1675.598 ; gain = 3.125
export_simulation -of_objects [get_files C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP3/TP3.bd] -directory C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.ip_user_files -ipstatic_source_dir C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.cache/compile_simlib/modelsim} {questa=C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.cache/compile_simlib/questa} {riviera=C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.cache/compile_simlib/riviera} {activehdl=C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Feb 21 10:56:16 2023] Launched synth_1...
Run output will be captured here: C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/synth_1/runme.log
[Tue Feb 21 10:56:16 2023] Launched impl_1...
Run output will be captured here: C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1678.395 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name my_led_v1_0_project -directory C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.tmp/my_led_v1_0_project c:/Users/UserTP/Desktop/FPGA-main/ip_repo/my_led_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/UserTP/Desktop/FPGA-main/ip_repo/my_led_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
close_project
write_hw_platform -fixed -include_bit -force -file C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2020.2/data\embeddedsw) loading 1 seconds
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3_wrapper.xsa
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 21 11:56:23 2023...
