.title kicad schematic

.include NMOS-180nm.lib
.include PMOS-180nm.lib
v1 net-_m2-pad1_ gnd 5
* u10 net-_m1-pad1_ net-_u1-pad3_ adc_bridge_1
* u1 net-_u1-pad1_ net-_u3-pad1_ net-_u1-pad3_ port
* u9 net-_u7-pad3_ net-_m2-pad2_ dac_bridge_1
* u11 net-_u11-pad1_ net-_u11-pad2_ net-_u11-pad3_ d_and
m2 net-_m2-pad1_ net-_m2-pad2_ net-_m1-pad1_ net-_m2-pad1_ CMOSP W=100u L=100u M=1
m1 net-_m1-pad1_ net-_m1-pad2_ gnd gnd CMOSN W=100u L=100u M=1
* u12 net-_u11-pad3_ net-_m1-pad2_ dac_bridge_1
* u6 net-_u4-pad2_ net-_u11-pad1_ d_inverter
* u7 net-_u3-pad2_ net-_u4-pad2_ net-_u7-pad3_ d_nand
* u8 net-_u5-pad2_ net-_u11-pad2_ d_inverter
* u5 net-_u3-pad2_ net-_u5-pad2_ d_inverter
* u4 net-_u2-pad2_ net-_u4-pad2_ d_inverter
* u3 net-_u3-pad1_ net-_u3-pad2_ d_inverter
* u2 net-_u1-pad1_ net-_u2-pad2_ d_inverter
a1 [net-_m1-pad1_ ] [net-_u1-pad3_ ] u10
a2 [net-_u7-pad3_ ] [net-_m2-pad2_ ] u9
a3 [net-_u11-pad1_ net-_u11-pad2_ ] net-_u11-pad3_ u11
a4 [net-_u11-pad3_ ] [net-_m1-pad2_ ] u12
a5 net-_u4-pad2_ net-_u11-pad1_ u6
a6 [net-_u3-pad2_ net-_u4-pad2_ ] net-_u7-pad3_ u7
a7 net-_u5-pad2_ net-_u11-pad2_ u8
a8 net-_u3-pad2_ net-_u5-pad2_ u5
a9 net-_u2-pad2_ net-_u4-pad2_ u4
a10 net-_u3-pad1_ net-_u3-pad2_ u3
a11 net-_u1-pad1_ net-_u2-pad2_ u2
* Schematic Name:                             adc_bridge_1, Ngspice Name: adc_bridge
.model u10 adc_bridge(in_low=1.0 in_high=2.0 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             dac_bridge_1, Ngspice Name: dac_bridge
.model u9 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 ) 
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u11 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             dac_bridge_1, Ngspice Name: dac_bridge
.model u12 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u6 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nand, Ngspice Name: d_nand
.model u7 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u8 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u5 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u4 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u3 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u2 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
.tran 0e-00 0e-00 0e-00

* Control Statements 
.control
run
print allv > plot_data_v.txt
print alli > plot_data_i.txt
.endc
.end
