{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1682153813303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682153813303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 22 15:56:53 2023 " "Processing started: Sat Apr 22 15:56:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682153813303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1682153813303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wrapper_11 -c wrapper_11 " "Command: quartus_map --read_settings_files=on --write_settings_files=off wrapper_11 -c wrapper_11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1682153813303 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1682153813857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2dec_5d.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin2dec_5d.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin2dec_5d " "Found entity 1: bin2dec_5d" {  } { { "bin2dec_5d.sv" "" { Text "D:/HocTap/FPGA/Test/test11/bin2dec_5d.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682153813916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682153813916 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "wrapper_11.sv(23) " "Verilog HDL Module Instantiation warning at wrapper_11.sv(23): ignored dangling comma in List of Port Connections" {  } { { "wrapper_11.sv" "" { Text "D:/HocTap/FPGA/Test/test11/wrapper_11.sv" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1682153813916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper_11.sv 1 1 " "Found 1 design units, including 1 entities, in source file wrapper_11.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper_11 " "Found entity 1: wrapper_11" {  } { { "wrapper_11.sv" "" { Text "D:/HocTap/FPGA/Test/test11/wrapper_11.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682153813916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682153813916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test11.sv 1 1 " "Found 1 design units, including 1 entities, in source file test11.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test11 " "Found entity 1: test11" {  } { { "test11.sv" "" { Text "D:/HocTap/FPGA/Test/test11/test11.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682153813931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682153813931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.sv" "" { Text "D:/HocTap/FPGA/Test/test11/LCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682153813931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682153813931 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "design_11.sv(42) " "Verilog HDL Module Instantiation warning at design_11.sv(42): ignored dangling comma in List of Port Connections" {  } { { "design_11.sv" "" { Text "D:/HocTap/FPGA/Test/test11/design_11.sv" 42 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1682153813931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_11.sv 1 1 " "Found 1 design units, including 1 entities, in source file design_11.sv" { { "Info" "ISGN_ENTITY_NAME" "1 design_11 " "Found entity 1: design_11" {  } { { "design_11.sv" "" { Text "D:/HocTap/FPGA/Test/test11/design_11.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682153813931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682153813931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin2dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin2dec " "Found entity 1: bin2dec" {  } { { "bin2dec.sv" "" { Text "D:/HocTap/FPGA/Test/test11/bin2dec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682153813931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682153813931 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper_11 " "Elaborating entity \"wrapper_11\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1682153813979 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[-1\] wrapper_11.sv(7) " "Output port \"LEDR\[-1\]\" at wrapper_11.sv(7) has no driver" {  } { { "wrapper_11.sv" "" { Text "D:/HocTap/FPGA/Test/test11/wrapper_11.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1682153813979 "|wrapper_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design_11 design_11:dut " "Elaborating entity \"design_11\" for hierarchy \"design_11:dut\"" {  } { { "wrapper_11.sv" "dut" { Text "D:/HocTap/FPGA/Test/test11/wrapper_11.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682153813979 ""}
{ "Error" "EVRFX_SV_1018_UNCONVERTED" "5 3 design_11.sv(40) " "SystemVerilog error at design_11.sv(40): expression has 5 elements ; expected 3" {  } { { "design_11.sv" "" { Text "D:/HocTap/FPGA/Test/test11/design_11.sv" 40 0 0 } }  } 0 10828 "SystemVerilog error at %3!s!: expression has %1!d! elements ; expected %2!d!" 0 0 "Quartus II" 0 -1 1682153814027 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "design_11:dut " "Can't elaborate user hierarchy \"design_11:dut\"" {  } { { "wrapper_11.sv" "dut" { Text "D:/HocTap/FPGA/Test/test11/wrapper_11.sv" 23 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682153814027 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4581 " "Peak virtual memory: 4581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682153814247 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 22 15:56:54 2023 " "Processing ended: Sat Apr 22 15:56:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682153814247 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682153814247 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682153814247 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1682153814247 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1682153814885 ""}
