https://github.com/adithyasunil26/Y86-64-Processor/archive/refs/heads/master.zip
https://github.com/kmichikura/aiedge_contest/archive/refs/heads/master.zip
https://github.com/jakubfi/mera400f/archive/refs/heads/master.zip
https://github.com/bmartini/zynq-axis/archive/refs/heads/master.zip
https://github.com/damdoy/ice40_ultraplus_examples/archive/refs/heads/master.zip
https://github.com/kuashio/brainfuck_uP/archive/refs/heads/master.zip
https://github.com/splinedrive/kianFpgaPong/archive/refs/heads/master.zip
https://github.com/ronitrex/ARMLEG/archive/refs/heads/master.zip
https://github.com/hotseklots/ChristmasLights/archive/refs/heads/master.zip
https://github.com/zan-pu/pipelined-zanpu/archive/refs/heads/master.zip
https://github.com/satvik007/Tic-tac-toe/archive/refs/heads/master.zip
https://github.com/MrX-8B/MiSTer-Arcade-Druaga/archive/refs/heads/master.zip
https://github.com/librecores/gsoc-museum-edsac/archive/refs/heads/master.zip
https://github.com/kingyoPiyo/Tang-Nano_100BASE-FX_Talker/archive/refs/heads/master.zip
https://github.com/mennyt11/HACK-processor-verilog/archive/refs/heads/master.zip
https://github.com/upscale-project/generic-sqed-demo/archive/refs/heads/master.zip
https://github.com/phuhavan/qam-16/archive/refs/heads/main.zip
https://github.com/jbush001/PASC/archive/refs/heads/master.zip
https://github.com/charcole/NeoGeoHDMI/archive/refs/heads/master.zip
https://github.com/HSA-on-FPGA/Tapasco/archive/refs/heads/master.zip
https://github.com/alangarf/tm1638-verilog/archive/refs/heads/master.zip
https://github.com/adumont/CellularAutomaton/archive/refs/heads/master.zip
https://github.com/bespoke-silicon-group/bsg_pipeclean_suite/archive/refs/heads/master.zip
https://github.com/SpinalHDL/VexRiscvSoftcoreContest2018/archive/refs/heads/master.zip
https://github.com/kazkojima/pcm2pdm-example/archive/refs/heads/main.zip
https://github.com/GameboxSystems/DMTV/archive/refs/heads/master.zip
https://github.com/defparam/PCI2Nano-RTL/archive/refs/heads/main.zip
https://github.com/MiSTer-devel/Arcade-CrystalCastles_MiSTer/archive/refs/heads/main.zip
https://github.com/antmicro/nvme-verilog-pcie/archive/refs/heads/master.zip
https://github.com/efabless/raven-picorv32/archive/refs/heads/master.zip
https://github.com/MrX-8B/MiSTer-Arcade-DigDug/archive/refs/heads/master.zip
https://github.com/bnossum/uart_ice40/archive/refs/heads/master.zip
https://github.com/aben20807/computer_organization/archive/refs/heads/master.zip
https://github.com/Teddy-van-Jerry/ARM_Lite/archive/refs/heads/master.zip
https://github.com/thomasdenney/statick-and-stannel/archive/refs/heads/master.zip
https://github.com/MiSTer-devel/EDSAC_MiSTer/archive/refs/heads/master.zip
https://github.com/TimRudy/ice-chips-verilog/archive/refs/heads/master.zip
https://github.com/sjalloq/cocotb-regfile/archive/refs/heads/master.zip
https://github.com/archlabo/Frix/archive/refs/heads/master.zip
https://github.com/MiSTer-devel/Arcade-Pong_MiSTer/archive/refs/heads/master.zip
https://github.com/interstellar456/Fp16_Arithmetic_modules/archive/refs/heads/master.zip
https://github.com/meerstern/HDMI_BearkOut/archive/refs/heads/master.zip
https://github.com/dh219/DSTB/archive/refs/heads/main.zip
https://github.com/gundy/tinyfpga-bx-game-soc/archive/refs/heads/develop.zip
https://github.com/coherent17/Single-Cycle-MIPS-CPU/archive/refs/heads/main.zip
https://github.com/sfmth/ibnalhaytham/archive/refs/heads/main.zip
https://github.com/secure-foundations/herqules/archive/refs/heads/master.zip
https://github.com/sjj-star/automatically-generate-Wallace-Tree-VerilogHDL-code/archive/refs/heads/master.zip
https://github.com/raymondrc/FPGA-SM3-HASH/archive/refs/heads/master.zip
https://github.com/trcwm/Speech256/archive/refs/heads/master.zip
https://github.com/zrajani/Hardware-Descriptive-Language/archive/refs/heads/master.zip
https://github.com/cxdzyq1110/NPU_on_FPGA/archive/refs/heads/master.zip
https://github.com/moyesw/TT02-M0/archive/refs/heads/main.zip
https://github.com/Robin-WZQ/CNN-FPGA/archive/refs/heads/main.zip
https://github.com/Wren6991/Hazard3/archive/refs/heads/master.zip
https://github.com/scarv/aes-risc-pipeline/archive/refs/heads/master.zip
https://github.com/CRThu/PipelinedCPU/archive/refs/heads/master.zip
https://github.com/junyang-zh/HeliumCPUv2-MIPS32/archive/refs/heads/main.zip
https://github.com/elec-otago/openvga/archive/refs/heads/master.zip
https://github.com/neurorulez/Mister_Test_Joys/archive/refs/heads/master.zip
https://github.com/d16-processor/d16/archive/refs/heads/master.zip
https://github.com/eupn/siphash-verilog/archive/refs/heads/master.zip
https://github.com/jrrk2/greth_library/archive/refs/heads/master.zip
https://github.com/silverfoxy/MIPS-Verilog/archive/refs/heads/master.zip
https://github.com/Arlet/cpld-6502/archive/refs/heads/master.zip
https://github.com/alankarkotwal/lc-3b-processor/archive/refs/heads/master.zip
https://github.com/SpiNNakerManchester/spio/archive/refs/heads/master.zip
https://github.com/0611roxe/SDRAM-dependent-image-system/archive/refs/heads/main.zip
https://github.com/ArtisticZhao/intelligent_RF_ZCU111/archive/refs/heads/master.zip
https://github.com/LIV2/Bluster/archive/refs/heads/master.zip
https://github.com/mlab-upenn/pvs/archive/refs/heads/master.zip
https://github.com/antongale/arcade-slapfight/archive/refs/heads/master.zip
https://github.com/tomtor/HDL-deflate/archive/refs/heads/master.zip
https://github.com/uXeBoy/VGA1306/archive/refs/heads/master.zip
https://github.com/TUTEL-TUBITAK/TEKNOFEST_2023_Cip_Tasarim_Yarismasi/archive/refs/heads/main.zip
https://github.com/adki/BmpHandleVerilog/archive/refs/heads/master.zip
https://github.com/pnnl/OpenCGRA/archive/refs/heads/master.zip
https://github.com/SymbioticEDA/riscv-formal/archive/refs/heads/master.zip
https://github.com/binary-logic/vj-uart/archive/refs/heads/master.zip
https://github.com/russdill/bch_verilog/archive/refs/heads/master.zip
https://github.com/neogeodev/FusionConverter/archive/refs/heads/master.zip
https://github.com/lokisz/openzcore/archive/refs/heads/master.zip
https://github.com/nhasbun/de10nano_vgaHdmi_chip/archive/refs/heads/master.zip
https://github.com/andykarpov/rk86-u16/archive/refs/heads/master.zip
https://github.com/mattvenn/wokwi-verilog-gds-test/archive/refs/heads/main.zip
https://github.com/aklsh/Hephaestus/archive/refs/heads/main.zip
https://github.com/CMU-SAFARI/SoftMC/archive/refs/heads/master.zip
https://github.com/Xuyang-FD/FSRCNN_Acc/archive/refs/heads/main.zip
https://github.com/marmolejo/zet/archive/refs/heads/master.zip
https://github.com/MaxXSoft/Fuxi/archive/refs/heads/master.zip
https://github.com/mshr-h/motion_estimation_processor_fullsearch/archive/refs/heads/master.zip
https://github.com/viduraakalanka/HDL-Bits-Solutions/archive/refs/heads/master.zip
https://github.com/wannabeOG/CSN-221-Project/archive/refs/heads/master.zip
https://github.com/jotego/jtpang/archive/refs/heads/master.zip
https://github.com/jamesrosssharp/1_bit_AM/archive/refs/heads/main.zip
https://github.com/asicsforthemasses/LunaPnR/archive/refs/heads/main.zip
https://github.com/RomeoMe5/De10-Lite_HDL_GPS/archive/refs/heads/master.zip
https://github.com/jiegec/fpu-wrappers/archive/refs/heads/master.zip
https://github.com/IObundle/iob-versat/archive/refs/heads/master.zip
https://github.com/secworks/modexp/archive/refs/heads/master.zip
https://github.com/mzandrew/hdl/archive/refs/heads/main.zip
https://github.com/dpretet/async_fifo/archive/refs/heads/master.zip
https://github.com/nfarring/cores/archive/refs/heads/master.zip
https://github.com/Jorgeortiz97/lenet5/archive/refs/heads/master.zip
https://github.com/ishan-desai64/iiitb_cps/archive/refs/heads/main.zip
https://github.com/rongcuid/riscv-megaproject/archive/refs/heads/master.zip
https://github.com/novi/nextasic/archive/refs/heads/master.zip
https://github.com/EatingKeyboard/MAX10M08-nios2/archive/refs/heads/master.zip
https://github.com/MoazHassan2022/MZNM-Processor/archive/refs/heads/main.zip
https://github.com/PulseRain/Reindeer_Trion/archive/refs/heads/master.zip
https://github.com/ripplesaround/BIT_miniCPU/archive/refs/heads/master.zip
https://github.com/IchiroKawashima/LSI-Design-Contest-2019/archive/refs/heads/master.zip
https://github.com/michael-christen/ultrasonic-fountain/archive/refs/heads/master.zip
https://github.com/kwantam/multiexp-a5gx/archive/refs/heads/master.zip
https://github.com/alfikpl/aoOCS/archive/refs/heads/master.zip
https://github.com/zzemu-cn/LASER310_FPGA_DD20/archive/refs/heads/master.zip
https://github.com/jmahler/mips-cpu/archive/refs/heads/master.zip
https://github.com/teknohog/Xilinx-Serial-Miner/archive/refs/heads/master.zip
https://github.com/mattvenn/wrapped_mbsFSK/archive/refs/heads/main.zip
https://github.com/buttercutter/noc/archive/refs/heads/master.zip
https://github.com/srimanthtenneti/SOC-Design-ARM-M0/archive/refs/heads/main.zip
https://github.com/diegovalverde/papiGB/archive/refs/heads/master.zip
https://github.com/scarv/scarv-cpu/archive/refs/heads/master.zip
https://github.com/matrix-io/matrix-creator-fpga/archive/refs/heads/master.zip
https://github.com/Purdue-SoCET/AFTx05_Public/archive/refs/heads/master.zip
https://github.com/spacemen3/PDP-1/archive/refs/heads/main.zip
https://github.com/Xilinx/XilinxUnisimLibrary/archive/refs/heads/master.zip
https://github.com/stamcenter/Trireme_Platform/archive/refs/heads/main.zip
https://github.com/jotego/jt89/archive/refs/heads/master.zip
https://github.com/FarshidNooshi/CE202-Logic-Circuits-Lab/archive/refs/heads/main.zip
https://github.com/MiSTer-devel/Galaksija_MiSTer/archive/refs/heads/master.zip
https://github.com/mkaragou/Canakari/archive/refs/heads/main.zip
https://github.com/VerticalResearchGroup/miaow/archive/refs/heads/master.zip
https://github.com/abdelazeem201/ASIC-Physical-Design-Roadmap/archive/refs/heads/main.zip
https://github.com/AmeerAbdelhadi/2D-Binary-Content-Addressable-Memory-BCAM/archive/refs/heads/master.zip
https://github.com/adps/adspacecnnlib/archive/refs/heads/main.zip
https://github.com/sathibault/computer_architecture_class/archive/refs/heads/master.zip
https://github.com/buttercutter/DDR/archive/refs/heads/main.zip
https://github.com/AaronTYin/O-HDL-IC_CurriculumDesign/archive/refs/heads/master.zip
https://github.com/MossbauerLab/MessbauerTestEnvironment/archive/refs/heads/master.zip
https://github.com/fredrequin/JiVe/archive/refs/heads/master.zip
https://github.com/jotego/jtvigil/archive/refs/heads/master.zip
https://github.com/cerkit/FPGAForFun/archive/refs/heads/master.zip
https://github.com/suyashmahar/RISC-processor/archive/refs/heads/master.zip
https://github.com/raminrzdh/MScProject/archive/refs/heads/master.zip
https://github.com/huygovap1711/FLOATING_POINT-_ALU_32BIT/archive/refs/heads/master.zip
https://github.com/openrisc/mor1kx/archive/refs/heads/master.zip
https://github.com/strongwong/bittyCore_RISC-V/archive/refs/heads/master.zip
https://github.com/muhammedkocaoglu/mystic_riscv64/archive/refs/heads/main.zip
https://github.com/fuyh20/THUEE-CPU/archive/refs/heads/main.zip
https://github.com/jonlwowski012/OV7670_NEXYS4_Verilog/archive/refs/heads/master.zip
https://github.com/DoctorWkt/ULX3S-Blinky/archive/refs/heads/master.zip
https://github.com/oblivioncth/DE0-Verilog-Processor/archive/refs/heads/master.zip
https://github.com/rejunity/zero-to-asic-wrapped-parallax/archive/refs/heads/main.zip
https://github.com/AmeerAbdelhadi/Multiported-RAM/archive/refs/heads/master.zip
https://github.com/ulixxe/usb_dfu/archive/refs/heads/main.zip
https://github.com/QuickLogic-Corp/ql_designs/archive/refs/heads/master.zip
https://github.com/nishthaparashar/Floating-Point-ALU-in-Verilog/archive/refs/heads/master.zip
https://github.com/raymondrc/FPGA_SM4/archive/refs/heads/master.zip
https://github.com/im-tomu/fomu-factory-test/archive/refs/heads/master.zip
https://github.com/brabect1/sta_basics_course/archive/refs/heads/master.zip
https://github.com/chipsalliance/fpga-interchange-tests/archive/refs/heads/main.zip
https://github.com/AUDIY/FPGA_PCM2DSD/archive/refs/heads/main.zip
https://github.com/AEW2015/FPGA_RPi_Blade/archive/refs/heads/main.zip
https://github.com/anasvag575/FPGA-Verilog/archive/refs/heads/master.zip
https://github.com/Sh-Zh-7/tiny-CPU/archive/refs/heads/master.zip
https://github.com/RTimothyEdwards/vsd_lvs_lab/archive/refs/heads/main.zip
https://github.com/ultraembedded/biriscv/archive/refs/heads/master.zip
https://github.com/mfkiwl/parallella-platform/archive/refs/heads/master.zip
https://github.com/aut-ce/CE202-LC-Lab-Manual/archive/refs/heads/main.zip
https://github.com/CospanDesign/nysa-verilog/archive/refs/heads/master.zip
https://github.com/p4r4xor/superscalar-rv32i/archive/refs/heads/main.zip
https://github.com/enjoy-digital/usb3_pipe/archive/refs/heads/master.zip
https://github.com/csibrak/cyclone_II/archive/refs/heads/master.zip
https://github.com/risclite/rv3n/archive/refs/heads/main.zip
https://github.com/theapi/de1-soc/archive/refs/heads/master.zip
https://github.com/kazkojima/ad9874iq/archive/refs/heads/main.zip
https://github.com/aleferri/65HE06/archive/refs/heads/main.zip
https://github.com/ultraembedded/openlogicbit/archive/refs/heads/main.zip
https://github.com/kingyoPiyo/Tang-Nano_I2C_Monitor/archive/refs/heads/main.zip
https://github.com/secworks/sha1/archive/refs/heads/master.zip
https://github.com/tomverbeure/spdif_pmod/archive/refs/heads/main.zip
https://github.com/wingel/sds7102/archive/refs/heads/master.zip
https://github.com/OFS/opae-sim/archive/refs/heads/master.zip
https://github.com/kingyoPiyo/Tang-Nano_MIDI_Sounder/archive/refs/heads/master.zip
https://github.com/p4r4xor/Montgomery1024/archive/refs/heads/master.zip
https://github.com/mcleod-ideafix/pano_logic/archive/refs/heads/master.zip
https://github.com/cpantel/HardwareMalwareSupervisor/archive/refs/heads/master.zip
https://github.com/taoyilee/clacc/archive/refs/heads/master.zip
https://github.com/ZipCPU/eth10g/archive/refs/heads/master.zip
https://github.com/Caustic/netfpga/archive/refs/heads/master.zip
https://github.com/jotego/jt-sfg01/archive/refs/heads/master.zip
https://github.com/jedbrooke/RISCV-CPU/archive/refs/heads/master.zip
https://github.com/strigeus/fpganes/archive/refs/heads/master.zip
https://github.com/AdriaanSwan/Verilog-I2C-Slave/archive/refs/heads/master.zip
https://github.com/betrusted-io/gateware/archive/refs/heads/main.zip
https://github.com/uXeBoy/GBA/archive/refs/heads/master.zip
https://github.com/SLink-Protocol/S-Link/archive/refs/heads/master.zip
https://github.com/MiSTer-devel/Life_MiSTer/archive/refs/heads/master.zip
https://github.com/deepakcu/maestro/archive/refs/heads/master.zip
https://github.com/gabrielganzer/RTL-PowerOptimization/archive/refs/heads/master.zip
https://github.com/zephray/vga_to_ascii/archive/refs/heads/master.zip
https://github.com/KULeuven-COSIC/NTRU_NTT_HW/archive/refs/heads/main.zip
https://github.com/Giako68/SD_RAM_VIDEO/archive/refs/heads/master.zip
https://github.com/RBahrami/Adaptive-Median-Filter-in-Verilog/archive/refs/heads/main.zip
https://github.com/ClumsyLee/convolutional-coding/archive/refs/heads/master.zip
https://github.com/mshr-h/motion_estimation_processor_4pixsearch/archive/refs/heads/master.zip
https://github.com/secworks/trng/archive/refs/heads/master.zip
https://github.com/abdelazeem201/Hardware-Ethernet-Implementation/archive/refs/heads/main.zip
https://github.com/manili/AVSDADC_Sky130/archive/refs/heads/main.zip
https://github.com/alexforencich/verilog-axi/archive/refs/heads/master.zip
https://github.com/dawsonjon/verilog-math/archive/refs/heads/master.zip
https://github.com/yasnakateb/CGRAs/archive/refs/heads/main.zip
https://github.com/P3Stor/P3Stor/archive/refs/heads/master.zip
https://github.com/asfdrwe/ASFRV32I/archive/refs/heads/master.zip
https://github.com/scarv/xcrypto/archive/refs/heads/master.zip
https://github.com/v9938/ESE_RC755/archive/refs/heads/main.zip
https://github.com/dilshan/max2-audio-dac/archive/refs/heads/master.zip
https://github.com/ucb-bar/sha3/archive/refs/heads/master.zip
https://github.com/Forty-Bot/ethernet/archive/refs/heads/master.zip
https://github.com/lekgolo167/enxor-logic-analyzer/archive/refs/heads/master.zip
https://github.com/xtrinch/fpga-bitcoin-miner/archive/refs/heads/master.zip
https://github.com/sunyata000/AMY_MCU/archive/refs/heads/master.zip
https://github.com/furrtek/DottoriLog/archive/refs/heads/master.zip
https://github.com/combinatorylogic/soc/archive/refs/heads/master.zip
https://github.com/mengstr/PDP8-Verilog/archive/refs/heads/master.zip
https://github.com/yongshuo-Z/FPGA-3LevelCpu/archive/refs/heads/master.zip
https://github.com/edwardclin2003/LowPassFilterImageFPGA/archive/refs/heads/master.zip
https://github.com/zxc479773533/HUST-Verilog-Labs/archive/refs/heads/master.zip
https://github.com/Alyssonmach/sistema-seguranca-residencial/archive/refs/heads/main.zip
https://github.com/emeb/up5k_vga/archive/refs/heads/master.zip
https://github.com/MrX-8B/MiSTer-Arcade-Flicky/archive/refs/heads/master.zip
https://github.com/aleek/nexi/archive/refs/heads/master.zip
https://github.com/ombhilare999/Interconnect-from-scratch-in-chisel/archive/refs/heads/axi_lsq.zip
https://github.com/neelkshah/MIPS-Processor/archive/refs/heads/master.zip
https://github.com/brianbennett/fpga_nes/archive/refs/heads/master.zip
https://github.com/chipsalliance/f4pga-xc-fasm2bels/archive/refs/heads/master.zip
https://github.com/sergeykhbr/arm_vhdl/archive/refs/heads/master.zip
https://github.com/kactus2/ipxactexamplelib/archive/refs/heads/master.zip
https://github.com/barzamin/93xx/archive/refs/heads/main.zip
https://github.com/dvanmali/Superscalar_Pipeline_Processor/archive/refs/heads/master.zip
https://github.com/hdl-util/mipi-demo/archive/refs/heads/master.zip
https://github.com/michaelliao/learn-verilog/archive/refs/heads/master.zip
https://github.com/romulusae/romulus-hardware/archive/refs/heads/master.zip
https://github.com/badgeteam/mch2022-firmware-ice40/archive/refs/heads/master.zip
https://github.com/seanpm2001/SNU_2D_ProgrammingTools_IDE_Verilog/archive/refs/heads/main.zip
https://github.com/OlegMishin/A500_8MB_ide/archive/refs/heads/main.zip
https://github.com/Kirigaya-Suguha/CSC3050/archive/refs/heads/main.zip
https://github.com/hsainnos/FISMOS/archive/refs/heads/main.zip
https://github.com/sidhantp1906/TicTacToe/archive/refs/heads/main.zip
https://github.com/jefflieu/recon/archive/refs/heads/master.zip
https://github.com/TeamHarekaze/HarekazeCTF2018-problems/archive/refs/heads/master.zip
https://github.com/avlakshmy/power-side-channel-analysis/archive/refs/heads/master.zip
https://github.com/www-asics-ws/usb2_dev/archive/refs/heads/master.zip
https://github.com/chsasank/ARM7/archive/refs/heads/master.zip
https://github.com/MiSTer-devel/Template_MiSTer/archive/refs/heads/master.zip
https://github.com/quartiq/redpid/archive/refs/heads/master.zip
https://github.com/liuguangxi/ec_sec2/archive/refs/heads/main.zip
https://github.com/IBM/raiden/archive/refs/heads/master.zip
https://github.com/DECAfpga/freedom-e300/archive/refs/heads/master.zip
https://github.com/ZiyangYE/LicheeTang20K_DDR_Test/archive/refs/heads/main.zip
https://github.com/kactus2/pulpinoexperiment/archive/refs/heads/master.zip
https://github.com/lucasrangit/Multicycle_MIPS/archive/refs/heads/master.zip
https://github.com/IObundle/iob-mem/archive/refs/heads/master.zip
https://github.com/lirui-shanghaitech/CNN-Accelerator-VLSI/archive/refs/heads/main.zip
https://github.com/Askartos/SPI-Register-Access-Controller/archive/refs/heads/main.zip
https://github.com/Mecrisp/Nandland-RISC-V/archive/refs/heads/main.zip
https://github.com/Ahmed-Emad10/Home-Automation-System/archive/refs/heads/main.zip
https://github.com/sjoon-oh/ee511-computer-arch/archive/refs/heads/master.zip
https://github.com/PaletiKrishnasai/Computer-Architecture/archive/refs/heads/main.zip
https://github.com/jotego/jteeprom/archive/refs/heads/master.zip
https://github.com/BeeBeansTechnologies/SiTCPXG_Netlist_for_Kintex7/archive/refs/heads/master.zip
https://github.com/audiocircuit/NCSU-Low-Power-RFID/archive/refs/heads/master.zip
https://github.com/enjoy-digital/litepcie/archive/refs/heads/master.zip
https://github.com/mshr-h/motion_estimation_processor_breakingoff/archive/refs/heads/master.zip
https://github.com/wubinyi/Z80/archive/refs/heads/master.zip
https://github.com/pwmarcz/fpga-chip8/archive/refs/heads/master.zip
https://github.com/litex-hub/pythondata-cpu-serv/archive/refs/heads/master.zip
https://github.com/johan92/yafpgatetris/archive/refs/heads/master.zip
https://github.com/JiaxuanCai/IntegratedHardwareDesign/archive/refs/heads/main.zip
https://github.com/acceleratedtech/ssith-aws-fpga/archive/refs/heads/master.zip
https://github.com/MC2SC/VerySimpleCPU-public/archive/refs/heads/master.zip
https://github.com/regymm/ymmepm/archive/refs/heads/master.zip
https://github.com/hizbi-github/AXI4_Master_Interconnect_Slave/archive/refs/heads/master.zip
https://github.com/zzemu-cn/TP801_FPGA/archive/refs/heads/master.zip
https://github.com/mircomannino/RISC-V-Simulator/archive/refs/heads/master.zip
https://github.com/baraba6u/Convolution_Layer_for_CNN_Accelerator/archive/refs/heads/main.zip
https://github.com/YosysHQ/nextpnr-tests/archive/refs/heads/master.zip
https://github.com/emeb/up5k_basic/archive/refs/heads/master.zip
https://github.com/IBM/AccDNN/archive/refs/heads/master.zip
https://github.com/SySS-Research/icestick-glitcher/archive/refs/heads/master.zip
https://github.com/freecores/tcp_socket/archive/refs/heads/master.zip
https://github.com/AirWSW/FPGA-Signal-Generator/archive/refs/heads/master.zip
https://github.com/AravindGanesh/fpga_idp/archive/refs/heads/master.zip
https://github.com/MiSTer-devel/Arcade-BankPanic_MiSTer/archive/refs/heads/master.zip
https://github.com/lhn1703/fpu_16bit/archive/refs/heads/main.zip
https://github.com/giorgosv12/mips-processor/archive/refs/heads/main.zip
https://github.com/YosysHQ/picorv32/archive/refs/heads/master.zip
https://github.com/zhelnio/ahb_lite_sdram/archive/refs/heads/master.zip
https://github.com/neogeodev/NeoChips/archive/refs/heads/master.zip
https://github.com/ZeyadTarekk/RISC-Pipelined-Processor/archive/refs/heads/main.zip
https://github.com/ISKU/Autonomous-Drone-Design/archive/refs/heads/master.zip
https://github.com/denandz/lpc_sniffer_tpm/archive/refs/heads/master.zip
https://github.com/nand2mario/ddr3-tang-primer-20k/archive/refs/heads/main.zip
https://github.com/kuashio/jimmy/archive/refs/heads/main.zip
https://github.com/himanshu520/MonoPong/archive/refs/heads/master.zip
https://github.com/peteasa/parallella-fpga/archive/refs/heads/elink-redesign.zip
https://github.com/MiSTer-devel/GnW_MiSTer/archive/refs/heads/master.zip
https://github.com/ortegaalfredo/logic-monsters/archive/refs/heads/master.zip
https://github.com/roo16kie/CIC2017_Verilog/archive/refs/heads/master.zip
https://github.com/IObundle/iob-axis/archive/refs/heads/main.zip
https://github.com/ptracton/AXI_BFM/archive/refs/heads/master.zip
https://github.com/jotego/jt49/archive/refs/heads/master.zip
https://github.com/ben-marshall/riscv-multi-cycle/archive/refs/heads/master.zip
https://github.com/BigEd/beeb816/archive/refs/heads/master.zip
https://github.com/www-asics-ws/mpac/archive/refs/heads/master.zip
https://github.com/risclite/R8051/archive/refs/heads/master.zip
https://github.com/benreynwar/fft-dit-fpga/archive/refs/heads/master.zip
https://github.com/mcleod-ideafix/divtiesus/archive/refs/heads/main.zip
https://github.com/skiphansen/pano_hello_g1/archive/refs/heads/master.zip
https://github.com/MrX-8B/MiSTer-Arcade-SolomonsKey/archive/refs/heads/master.zip
https://github.com/amoudgl/iir-bandstop-filter/archive/refs/heads/master.zip
https://github.com/alexforencich/verilog-uart/archive/refs/heads/master.zip
https://github.com/eda-lab/AES-based-on-FPGA/archive/refs/heads/master.zip
https://github.com/freecores/tiny_aes/archive/refs/heads/master.zip
https://github.com/svenschnelle/hp300_MiSTer/archive/refs/heads/master.zip
https://github.com/PKazm/I2S_Core/archive/refs/heads/master.zip
https://github.com/KestrelComputer/polaris/archive/refs/heads/master.zip
https://github.com/merledu/Ibtida/archive/refs/heads/main.zip
https://github.com/chithambaramoorthii/RRAM_crossbar_array_with_periphery/archive/refs/heads/main.zip
https://github.com/Mario-Hero/Async-Karin/archive/refs/heads/master.zip
https://github.com/secworks/chacha/archive/refs/heads/master.zip
https://github.com/HDLForBeginners/Examples/archive/refs/heads/main.zip
https://github.com/MrX-8B/MiSTer-Arcade-RallyX/archive/refs/heads/master.zip
https://github.com/bit-hack/icesid/archive/refs/heads/master.zip
https://github.com/jge162/ScoreBoard-wTimer/archive/refs/heads/main.zip
https://github.com/secworks/aes/archive/refs/heads/master.zip
https://github.com/T-head-Semi/wujian100_open/archive/refs/heads/master.zip
https://github.com/UndefeatedSunny/VLSI-Interview-Questions/archive/refs/heads/master.zip
https://github.com/favioacostad/SPI_IP_Core/archive/refs/heads/main.zip
https://github.com/freecores/common/archive/refs/heads/master.zip
https://github.com/trabucayre/GateMate_demos/archive/refs/heads/main.zip
https://github.com/MiSTer-devel/Interact_MiSTer/archive/refs/heads/main.zip
https://github.com/slongfield/StereoCensus/archive/refs/heads/master.zip
https://github.com/Yaotian-Liu/RISCV_Verilog/archive/refs/heads/main.zip
https://github.com/Verkhovskaya/fpga_oscilloscope/archive/refs/heads/master.zip
https://github.com/scarv/xdivinsa/archive/refs/heads/master.zip
https://github.com/ZipCPU/wbuart32/archive/refs/heads/master.zip
https://github.com/hbrc-fpga-class/peripherals/archive/refs/heads/master.zip
https://github.com/youknowwhom/FPGA-FigureRecognition/archive/refs/heads/main.zip
https://github.com/ahegazy/aes/archive/refs/heads/master.zip
https://github.com/MiSTer-devel/Arcade-1943_MiSTer/archive/refs/heads/master.zip
https://github.com/emroch/Mojo-FPGA/archive/refs/heads/master.zip
https://github.com/lynxis/lpc_sniffer/archive/refs/heads/master.zip
https://github.com/danshanley/FPU/archive/refs/heads/master.zip
https://github.com/JosiahMendes/MIPS32-T501/archive/refs/heads/master.zip
https://github.com/zxc479773533/MIPS-CPU/archive/refs/heads/master.zip
https://github.com/mossmann/unambiguous-encapsulation/archive/refs/heads/master.zip
https://github.com/ChengluJin/8bit_datapath_AES/archive/refs/heads/master.zip
https://github.com/mballance/clusterv-soc/archive/refs/heads/main.zip
https://github.com/m-shahrestani/Cruise-Control/archive/refs/heads/master.zip
https://github.com/ombhilare999/vga-interface-with-TANG-PRIMER-FPGA/archive/refs/heads/main.zip
https://github.com/cw1997/graphical_card/archive/refs/heads/main.zip
https://github.com/airin711/Verilog-caches/archive/refs/heads/master.zip
https://github.com/MiSTer-devel/VC4000_MiSTer/archive/refs/heads/main.zip
https://github.com/vipinkmenon/scas/archive/refs/heads/master.zip
https://github.com/AaronTYin/O-HDL-VLSI_lab/archive/refs/heads/master.zip
https://github.com/agustingianni/verilog/archive/refs/heads/master.zip
https://github.com/ThorKn/tinytapeout_pattern_player/archive/refs/heads/main.zip
https://github.com/nhasbun/nios_flash_spi_communication/archive/refs/heads/master.zip
https://github.com/samy-maxvy/MAXVY_MIPI_I3C_Basic_Master_Controller_IP/archive/refs/heads/master.zip
https://github.com/atomminer/am01/archive/refs/heads/master.zip
https://github.com/Elphel/x393_sata/archive/refs/heads/master.zip
https://github.com/frisnit/fpga-noise/archive/refs/heads/master.zip
https://github.com/wokwi/wrapped_skullfet/archive/refs/heads/main.zip
https://github.com/M17-Project/OpenHT-fpga/archive/refs/heads/main.zip
https://github.com/ridecore/ridecore/archive/refs/heads/master.zip
https://github.com/TCL606/MipsPipeline/archive/refs/heads/main.zip
https://github.com/will-wang19/Computer-Architecture-project-by-three-novoices/archive/refs/heads/main.zip
https://github.com/ChrisPVille/VGA-CharGen/archive/refs/heads/master.zip
https://github.com/zeldin/iceGDROM/archive/refs/heads/master.zip
https://github.com/MiSTer-devel/ChannelF_MiSTer/archive/refs/heads/master.zip
https://github.com/brabect1/zr-soc/archive/refs/heads/master.zip
https://github.com/lawrie/fpga_pio/archive/refs/heads/main.zip
https://github.com/gzzyyxh/Quafu/archive/refs/heads/main.zip
https://github.com/dengchow/RiscSoC/archive/refs/heads/master.zip
https://github.com/adwranovsky/hdmi_pmod/archive/refs/heads/main.zip
https://github.com/darklife/darkriscv/archive/refs/heads/master.zip
https://github.com/makaimann/ride-core-demo/archive/refs/heads/master.zip
https://github.com/Ye-Jinhong/BoothMultiplier/archive/refs/heads/main.zip
https://github.com/mustafabbas/ECE1373_2016_hft_on_fpga/archive/refs/heads/master.zip
https://github.com/samidhm/DSP_Slice/archive/refs/heads/main.zip
https://github.com/gyurco/Next186/archive/refs/heads/master.zip
https://github.com/pengzhouzp/wrapped_snn_network/archive/refs/heads/main.zip
https://github.com/mjkkirschner/simpleGPUCore/archive/refs/heads/master.zip
https://github.com/zYeoman/32BIT-MIPS-CPU/archive/refs/heads/master.zip
https://github.com/riple/triple-speed-ethernet-tester/archive/refs/heads/master.zip
https://github.com/dtysky/SIMPLE_MIPS_CPU/archive/refs/heads/master.zip
https://github.com/agnicol88/Gaussian_Num_Gen/archive/refs/heads/master.zip
https://github.com/aap/fpdpga/archive/refs/heads/master.zip
https://github.com/vyomasystems-lab/challenges-GVictorsd/archive/refs/heads/master.zip
https://github.com/MiSTeX-devel/MiSTeX-boards/archive/refs/heads/main.zip
https://github.com/prasadp4009/2-way-Set-Associative-Cache-Controller/archive/refs/heads/master.zip
https://github.com/CospanDesign/vivado-ip-cores/archive/refs/heads/master.zip
https://github.com/zhanghai/archexp/archive/refs/heads/master.zip
https://github.com/WF-2021/BTC_FPGA_MINER/archive/refs/heads/main.zip
https://github.com/silicon-optronics-inc/Open-Verilog/archive/refs/heads/master.zip
https://github.com/spider-tronix/VLSI/archive/refs/heads/master.zip
https://github.com/1801BM1/xmde0/archive/refs/heads/master.zip
https://github.com/desaster/c64-dodgypla/archive/refs/heads/master.zip
https://github.com/obilaniu/MVU/archive/refs/heads/master.zip
https://github.com/jhol/butterflylogic/archive/refs/heads/master.zip
https://github.com/BeeBeansTechnologies/SiTCP_Sample_Code_for_KC705_SGMII/archive/refs/heads/master.zip
https://github.com/SalvatoreBarone/pyALS/archive/refs/heads/main.zip
https://github.com/sittner/lcnc-mdsio/archive/refs/heads/master.zip
https://github.com/Jamboii/verilog-assignments/archive/refs/heads/master.zip
https://github.com/lucky-wfw/ARM_AMBA_Design/archive/refs/heads/main.zip
https://github.com/briansune/Delta-Sigma-DAC-Verilog/archive/refs/heads/main.zip
https://github.com/MParygin/v.vga.font8x16/archive/refs/heads/master.zip
https://github.com/google/globalfoundries-pdk-ip-gf180mcu_fd_ip_sram/archive/refs/heads/main.zip
https://github.com/racerxdl/riskow/archive/refs/heads/main.zip
https://github.com/EslamAsHhraf/Serial-Peripheral-Interface/archive/refs/heads/master.zip
https://github.com/gsmecher/minimax/archive/refs/heads/main.zip
https://github.com/alfikpl/ao68000/archive/refs/heads/master.zip
https://github.com/xobs/tiny-tapeout-pio/archive/refs/heads/main.zip
https://github.com/sylefeb/Silixel/archive/refs/heads/main.zip
https://github.com/ISKU/FAST9-Accelerator/archive/refs/heads/master.zip
https://github.com/Raamakrishnan/MyProc/archive/refs/heads/master.zip
https://github.com/linuxbest/lzs/archive/refs/heads/master.zip
https://github.com/fatihgulakar/teknofest_demo/archive/refs/heads/main.zip
https://github.com/SuperChamp234/RISC-V-FPGA/archive/refs/heads/main.zip
https://github.com/freecores/sha3/archive/refs/heads/master.zip
https://github.com/ZJUNIX/ZJUNIX-SoC/archive/refs/heads/master.zip
https://github.com/solderneer/artemis/archive/refs/heads/master.zip
https://github.com/niklasekstrom/clockport_pi_interface/archive/refs/heads/main.zip
https://github.com/ultraembedded/minispartan6-audio/archive/refs/heads/master.zip
https://github.com/RWeick/REF1329-N64-Gameshark-Clone/archive/refs/heads/main.zip
https://github.com/eddygta17/avsdpll_3v3/archive/refs/heads/master.zip
https://github.com/Hoi-Jeon/Verilog-for-Mic-in-Matrix-Creator/archive/refs/heads/main.zip
https://github.com/FPGAwars/apio-examples/archive/refs/heads/master.zip
https://github.com/Amir-Shamsi/Multicycle-MIPS-in-Verilog/archive/refs/heads/master.zip
https://github.com/kbob/icebreaker-candy/archive/refs/heads/master.zip
https://github.com/brilliantlabsAR/monocle-fpga/archive/refs/heads/main.zip
https://github.com/trun/fpgaboy/archive/refs/heads/master.zip
https://github.com/scarv/xcrypto-ref/archive/refs/heads/master.zip
https://github.com/JuanManuel-Cloud/FPGA-ALU/archive/refs/heads/master.zip
https://github.com/xiaofeichoon/DJPEG/archive/refs/heads/master.zip
https://github.com/nikhilghanathe/HLS-for-EMTF/archive/refs/heads/master.zip
https://github.com/OpenBanboo/High-Performance-ALU/archive/refs/heads/master.zip
https://github.com/Alex-Young1113/2022S-CS207-Digital-logic-final-project-Wordle/archive/refs/heads/main.zip
https://github.com/HoshinoTouko/MultiCycleCPU_MIPS/archive/refs/heads/master.zip
https://github.com/IObundle/iob-cache/archive/refs/heads/master.zip
https://github.com/rvboards/X-Core/archive/refs/heads/develop.zip
https://github.com/ehw-fit/approx-fpgas/archive/refs/heads/master.zip
https://github.com/hakan-demirli/PID-FPGA/archive/refs/heads/main.zip
https://github.com/efabless/caravel_user_project_analog/archive/refs/heads/main.zip
https://github.com/roo16kie/CIC2015_Verilog/archive/refs/heads/master.zip
https://github.com/AngeloJacobo/RISC-V/archive/refs/heads/main.zip
https://github.com/agranlund/tf534/archive/refs/heads/master.zip
https://github.com/Matrixpecker/VE370-Pipelined-Processor/archive/refs/heads/main.zip
https://github.com/df8oe/ovi40-rf-ddcduc/archive/refs/heads/active-devel.zip
https://github.com/buhe/bugu-computer/archive/refs/heads/master.zip
https://github.com/nobodymx/CPU-design-verilog-FPGA/archive/refs/heads/main.zip
https://github.com/cjhonlyone/NandFlashController/archive/refs/heads/master.zip
https://github.com/puhitaku/nintendo-switch-i2s-to-spdif/archive/refs/heads/master.zip
https://github.com/scarv/scarv-soc/archive/refs/heads/master.zip
https://github.com/JunnanLi/TuMan/archive/refs/heads/master.zip
https://github.com/nxbyte/Verilog-Projects/archive/refs/heads/master.zip
https://github.com/BLG242E/codes/archive/refs/heads/main.zip
https://github.com/ultraembedded/core_jpeg/archive/refs/heads/main.zip
https://github.com/nickyc975/Y86-PIPE-CPU/archive/refs/heads/master.zip
https://github.com/WillGreen/timetoexplore/archive/refs/heads/master.zip
https://github.com/itsnishit/iiitb_elc/archive/refs/heads/main.zip
https://github.com/brandonpelfrey/ice40-nes/archive/refs/heads/master.zip
https://github.com/Starrynightzyq/Traffic-lights-ce/archive/refs/heads/master.zip
https://github.com/amin-norollah/RTHS/archive/refs/heads/master.zip
https://github.com/gh-code/libCircuit/archive/refs/heads/master.zip
https://github.com/UofT-HPRC/fpga-bpf/archive/refs/heads/main.zip
https://github.com/FPGA-Research-Manchester/FABulous-SKY130/archive/refs/heads/main.zip
https://github.com/MisaghM/Computer-Architecture-Course-Projects/archive/refs/heads/main.zip
https://github.com/hww/XiBus/archive/refs/heads/master.zip
https://github.com/MiSTer-devel/Arcade-SolomonsKey_MiSTer/archive/refs/heads/master.zip
https://github.com/xinoip/verilog-atpg/archive/refs/heads/master.zip
https://github.com/secworks/blake2s/archive/refs/heads/master.zip
https://github.com/tinyfpga/TinyFPGA-B-Series/archive/refs/heads/master.zip
https://github.com/RoaLogic/vga_lcd/archive/refs/heads/master.zip
https://github.com/hakehuang/pycpld/archive/refs/heads/master.zip
https://github.com/dawsonjon/fpu/archive/refs/heads/master.zip
https://github.com/AngeloJacobo/FPGA_Book_Experiments/archive/refs/heads/main.zip
https://github.com/nanamake/r22sdf/archive/refs/heads/master.zip
https://github.com/MrX-8B/MiSTer-Arcade-GreenBeret/archive/refs/heads/master.zip
https://github.com/briansune/kintex-7-HDMI-color-bar/archive/refs/heads/master.zip
https://github.com/amamory-verification/uvm-basics/archive/refs/heads/master.zip
https://github.com/Atharva-Vaze/213-Viterbi-Decoder-using-Verilog/archive/refs/heads/master.zip
https://github.com/andersesbensen/c64hdl/archive/refs/heads/master.zip
https://github.com/seldridge/verilog/archive/refs/heads/master.zip
https://github.com/OlegMishin/A1200_8MB_FASTRAM/archive/refs/heads/main.zip
https://github.com/TheMadSocrates/vercpu-project/archive/refs/heads/master.zip
https://github.com/seanpm2001/MetroTechno_TrafficLight/archive/refs/heads/MetroTechno_TrafficLight_Main-dev.zip
https://github.com/boom1999/HDB3_FPGA/archive/refs/heads/master.zip
https://github.com/CospanDesign/nysa-artemis-usb2-platform/archive/refs/heads/master.zip
https://github.com/edwindj/rvee/archive/refs/heads/main.zip
https://github.com/Anirudh-Iruvanti/RISC-V-Processor/archive/refs/heads/master.zip
https://github.com/Modos-Labs/Caster/archive/refs/heads/master.zip
https://github.com/Kobikan/Chess_Engine/archive/refs/heads/master.zip
https://github.com/Charaan27/caravel_dcp_tapeout/archive/refs/heads/main.zip
https://github.com/jcoc611/IE12/archive/refs/heads/master.zip
https://github.com/mattvenn/crap-o-scope/archive/refs/heads/master.zip
https://github.com/Elicon-IL/EDA-Tools/archive/refs/heads/master.zip
https://github.com/antmicro/video-overlays/archive/refs/heads/main.zip
https://github.com/cucapra/filament/archive/refs/heads/main.zip
https://github.com/Jaccelerator/FPGA-DigitalClock/archive/refs/heads/master.zip
https://github.com/zhanxn87/awgn_boxmuller/archive/refs/heads/master.zip
https://github.com/igor-m/UPduino-Mecrisp-Ice-15kB/archive/refs/heads/master.zip
https://github.com/ThalesGroup/TMR/archive/refs/heads/master.zip
https://github.com/magicwenli/elevatorController/archive/refs/heads/master.zip
https://github.com/CospanDesign/nysa-sata/archive/refs/heads/master.zip
https://github.com/zhelnio/ahb_lite_uart16550/archive/refs/heads/master.zip
https://github.com/hitwh-nscscc/hyposoc_iot/archive/refs/heads/master.zip
https://github.com/siamumar/tinyAES/archive/refs/heads/master.zip
https://github.com/piotr-wiszowaty/phram_1/archive/refs/heads/master.zip
https://github.com/satputeaditya/AES/archive/refs/heads/master.zip
https://github.com/OVGN/OpenHBMC/archive/refs/heads/master.zip
https://github.com/xushangning/ei332/archive/refs/heads/master.zip
https://github.com/lawrie/tiny_soc/archive/refs/heads/master.zip
https://github.com/JonnyLe/mipsCPU/archive/refs/heads/master.zip
https://github.com/Canaan-Creative/MM/archive/refs/heads/master.zip
https://github.com/johan92/altera_opencl_sandbox/archive/refs/heads/master.zip
https://github.com/OpenCAPI/omi_device_ice/archive/refs/heads/master.zip
https://github.com/AleksandarKostovic/Riscy-SoC/archive/refs/heads/master.zip
https://github.com/maxs-well/FIR_Implementation/archive/refs/heads/master.zip
https://github.com/vyomasystems-lab/challenges-Ikarthikmb/archive/refs/heads/master.zip
https://github.com/rkbrooks/vg64/archive/refs/heads/main.zip
https://github.com/zqzten/Pipelined-MIPS-CPU/archive/refs/heads/master.zip
https://github.com/SparcLab/Syn-STELLAR/archive/refs/heads/main.zip
https://github.com/PetrM1/PMD85/archive/refs/heads/master.zip
https://github.com/defparam/PCI2Nano-PCB/archive/refs/heads/main.zip
https://github.com/jalcim/logilib/archive/refs/heads/master.zip
https://github.com/kramble/FPGA-Litecoin-Miner/archive/refs/heads/master.zip
https://github.com/ayaadelhassan/DCNN_Accelerator/archive/refs/heads/master.zip
https://github.com/SunicYosen/IDCT/archive/refs/heads/master.zip
https://github.com/m-labs/lm32/archive/refs/heads/master.zip
https://github.com/niklasekstrom/flickerfixer/archive/refs/heads/master.zip
https://github.com/0xECEAD/Arcade-CrystalCastles_MiSTer/archive/refs/heads/master.zip
https://github.com/wuhanstudio/picorv32_EG4S20/archive/refs/heads/master.zip
https://github.com/RomanRevzin/riscv_ai_accelerator/archive/refs/heads/main.zip
https://github.com/gju06051/TPU_HW_Verilog/archive/refs/heads/main.zip
https://github.com/rbarzic/arty-cm0-designstart/archive/refs/heads/master.zip
https://github.com/zhangly/azpr_cpu/archive/refs/heads/master.zip
https://github.com/Maneesh3/Morse_Code_Encoder_Basys3/archive/refs/heads/master.zip
https://github.com/furrtek/Arcade-TMNT_MiSTer/archive/refs/heads/master.zip
https://github.com/maomran/softmax/archive/refs/heads/master.zip
https://github.com/sascha-kirch/Bit_Error_Tester/archive/refs/heads/main.zip
https://github.com/IdlessChaye/FPGA/archive/refs/heads/master.zip
https://github.com/MiSTer-devel/Arcade-SpaceRace_MiSTer/archive/refs/heads/master.zip
https://github.com/qrp73/ali_trx/archive/refs/heads/master.zip
https://github.com/hjyang/TSPC-FPGA/archive/refs/heads/master.zip
https://github.com/crolfes/airisc_efabless/archive/refs/heads/main.zip
https://github.com/acsl-technion/nica/archive/refs/heads/master.zip
https://github.com/MohammedAbdulhady00/Pipelined-RISC-CPU/archive/refs/heads/master.zip
https://github.com/Biinngg/Floating-Point-Addition/archive/refs/heads/master.zip
https://github.com/ptracton/vscale_soc/archive/refs/heads/master.zip
https://github.com/HarmonInstruments/verilog/archive/refs/heads/main.zip
https://github.com/takeshineshiro/utrasound_fpga_modelsim/archive/refs/heads/master.zip
https://github.com/StefanGheorghe996/Bus-Arbiter/archive/refs/heads/master.zip
https://github.com/mmicko/enigmaFPGA/archive/refs/heads/master.zip
https://github.com/Corey-Maler/simple_SoC/archive/refs/heads/master.zip
https://github.com/AugustinJose1221/FFTx32/archive/refs/heads/master.zip
https://github.com/MightyDevices/DSITx/archive/refs/heads/master.zip
https://github.com/alexforencich/verilog-pcie/archive/refs/heads/master.zip
https://github.com/yavuz650/RISC-V/archive/refs/heads/main.zip
https://github.com/AmeerAbdelhadi/Timing-Driven-Variation-Aware-Clock-Mesh-Synthesis/archive/refs/heads/master.zip
https://github.com/emeb/up5k_osc/archive/refs/heads/main.zip
https://github.com/ekb0412/100DaysofRTL/archive/refs/heads/main.zip
https://github.com/WuSiYu/mips-proj5/archive/refs/heads/master.zip
https://github.com/LIV2/GottaGoFastRAM2000/archive/refs/heads/master.zip
https://github.com/black-parrot-hdk/zynq-parrot/archive/refs/heads/master.zip
https://github.com/gonultasbu/PicoTETRIS/archive/refs/heads/master.zip
https://github.com/hamsternz/DisplayPort_Verilog/archive/refs/heads/master.zip
https://github.com/karataymarufemre/verySimpleCPU/archive/refs/heads/master.zip
https://github.com/v9938/MSX2SlotExpander/archive/refs/heads/main.zip
https://github.com/wyvernSemi/eccExamples/archive/refs/heads/main.zip
https://github.com/ahmedshahein/DSP-RTL-Lib/archive/refs/heads/master.zip
https://github.com/MossbauerLab/RomChipReader/archive/refs/heads/master.zip
https://github.com/hrvach/Life_MiSTer/archive/refs/heads/master.zip
https://github.com/sprout-uci/vrased-plus/archive/refs/heads/main.zip
https://github.com/sumanthnimmakayala/dct8_2d/archive/refs/heads/main.zip
https://github.com/UndefeatedSunny/Finite_State_Machine/archive/refs/heads/master.zip
https://github.com/BeeBeansTechnologies/SiTCPXG_Sample_Code_for_KC705/archive/refs/heads/master.zip
https://github.com/vermouth1992/hw_acc_convNet/archive/refs/heads/master.zip
https://github.com/secworks/blake2/archive/refs/heads/master.zip
https://github.com/klasnordmark/openlane-examples/archive/refs/heads/main.zip
https://github.com/avakar/usbcorev/archive/refs/heads/master.zip
https://github.com/olofk/corescore/archive/refs/heads/master.zip
https://github.com/eminfedar/fedar-f1-rv64im/archive/refs/heads/main.zip
https://github.com/aselker/gameboy-sound-chip/archive/refs/heads/master.zip
https://github.com/JustinBaldock/Remake-A2320/archive/refs/heads/master.zip
https://github.com/utnslab/RingleaderNIC/archive/refs/heads/main.zip
https://github.com/zslwyuan/Basic-SIMD-Processor-Verilog-Tutorial/archive/refs/heads/master.zip
https://github.com/AmeerAbdelhadi/Indirectly-Indexed-2D-Binary-Content-Addressable-Memory-BCAM/archive/refs/heads/master.zip
https://github.com/nitheeshkumar17/FFT-Hardware-Architectures/archive/refs/heads/master.zip
https://github.com/DashBlacK/mic12_hardware_image_decompressor/archive/refs/heads/master.zip
https://github.com/hdl-util/sdram-controller/archive/refs/heads/master.zip
https://github.com/dormando/verilog-raycaster/archive/refs/heads/master.zip
https://github.com/ChFrenkel/ODIN/archive/refs/heads/master.zip
https://github.com/strongwong/FPGA-DIP/archive/refs/heads/master.zip
https://github.com/secworks/sha256/archive/refs/heads/master.zip
https://github.com/hell03end/verilog-uart/archive/refs/heads/master.zip
https://github.com/niketancm/tsea26/archive/refs/heads/master.zip
https://github.com/simonmonk/prog_fpgas/archive/refs/heads/master.zip
https://github.com/alsrbok/Programmable_Accelerator/archive/refs/heads/main.zip
https://github.com/manish-kj/Posit-HDL-Arithmetic/archive/refs/heads/master.zip
https://github.com/wesolost/Nvdla-DLA/archive/refs/heads/master.zip
https://github.com/nesl/ice40_examples/archive/refs/heads/master.zip
https://github.com/ChFrenkel/ReckOn/archive/refs/heads/main.zip
https://github.com/YosysHQ/apicula/archive/refs/heads/master.zip
https://github.com/NamhoGim/AHB2APBwCORDIC/archive/refs/heads/master.zip
https://github.com/MrX-8B/MiSTer-Arcade-Gaplus/archive/refs/heads/master.zip
https://github.com/joelsanchezmoreno/MIRI_PA_core/archive/refs/heads/master.zip
https://github.com/alexforencich/verilog-i2c/archive/refs/heads/master.zip
https://github.com/mcleod-ideafix/fpga_tv/archive/refs/heads/master.zip
https://github.com/splAcharya/8BitProcessorCircuit_Verilog/archive/refs/heads/master.zip
https://github.com/LastWhisperPZW/UVM_SPI_verify/archive/refs/heads/master.zip
https://github.com/lnis-uofu/JPEG_LS/archive/refs/heads/master.zip
https://github.com/vidor-libraries/VidorFPGA/archive/refs/heads/master.zip
https://github.com/ujamjar/hardcaml-riscv/archive/refs/heads/master.zip
https://github.com/cascode-labs/transmute-ADC-SKY130/archive/refs/heads/main.zip
https://github.com/MrX-8B/MiSTer-Arcade-NinjaKun/archive/refs/heads/master.zip
https://github.com/CRThu/SingleCycleCPU/archive/refs/heads/master.zip
https://github.com/Fede997/RISCV-PROCESSOR/archive/refs/heads/master.zip
https://github.com/mvxe/agc/archive/refs/heads/master.zip
https://github.com/YosysHQ/riscv-formal/archive/refs/heads/main.zip
https://github.com/tastynoob/ritter-soc/archive/refs/heads/1V3.zip
https://github.com/chiggs/oc_jpegencode/archive/refs/heads/master.zip
https://github.com/VibraniumQ/4-storey-Elevator-Controller/archive/refs/heads/master.zip
https://github.com/PyHDI/flipSyrup/archive/refs/heads/master.zip
https://github.com/MiskaMoska/Multi-NoC/archive/refs/heads/main.zip
https://github.com/embmicro/mojo-base-project/archive/refs/heads/master.zip
https://github.com/MrX-8B/MiSTer-Arcade-PenguinKunWars/archive/refs/heads/master.zip
https://github.com/furrtek/VirtualTap/archive/refs/heads/master.zip
https://github.com/ahesse93/PyRPL-Modification/archive/refs/heads/master.zip
https://github.com/nickschiffer/parallel_unsigned_integer_multiplier/archive/refs/heads/master.zip
https://github.com/Harshil1995/FPGA_Traffic-Light-Controller-using-verilog/archive/refs/heads/main.zip
https://github.com/RAPcores/rapcores/archive/refs/heads/main.zip
https://github.com/zf3/sdram-tang-primer-20k/archive/refs/heads/main.zip
https://github.com/JoshuaEbenezer/FFT-cordic-HDL/archive/refs/heads/master.zip
https://github.com/aquaxis/FPGAMAG18/archive/refs/heads/master.zip
https://github.com/Starrynightzyq/Fractional-N-DIV/archive/refs/heads/master.zip
https://github.com/marridG/2020-EI332/archive/refs/heads/master.zip
https://github.com/SySS-Research/icebreaker-glitcher/archive/refs/heads/master.zip
https://github.com/cvonk/FPGA_SPI/archive/refs/heads/master.zip
https://github.com/HarborYuan/MIPS-pipeline-CPU/archive/refs/heads/master.zip
https://github.com/pmezydlo/BeagleWire/archive/refs/heads/master.zip
https://github.com/h1kari/wrapped_hoggephase_project/archive/refs/heads/main.zip
https://github.com/zhaishaomin/ring_network-based-multicore-/archive/refs/heads/master.zip
https://github.com/mcleod-ideafix/driver-test/archive/refs/heads/main.zip
https://github.com/no2fpga/no2bootloader/archive/refs/heads/master.zip
https://github.com/olgirard/opengfx430/archive/refs/heads/master.zip
https://github.com/vaithak/LDPC-Code-Decoder/archive/refs/heads/master.zip
https://github.com/ika-musume/ikacore_Psychic5/archive/refs/heads/main.zip
https://github.com/habibagamal/SoC_Automation/archive/refs/heads/master.zip
https://github.com/sunyata000/PODES-M0O/archive/refs/heads/master.zip
https://github.com/binderclip/BCOpenMIPS/archive/refs/heads/master.zip
https://github.com/RayCiel/RISCV_CPU/archive/refs/heads/master.zip
https://github.com/MiSTer-devel/Arcade-Ultratank_MiSTer/archive/refs/heads/master.zip
https://github.com/SySS-Research/icestick-lpc-tpm-sniffer/archive/refs/heads/master.zip
https://github.com/dawsonjon/chips_v/archive/refs/heads/master.zip
https://github.com/projf/display_controller/archive/refs/heads/master.zip
https://github.com/akilm/FPU-IEEE-754/archive/refs/heads/main.zip
https://github.com/lowRISC/fpga-zynq/archive/refs/heads/master.zip
https://github.com/Mazamars312/Analogue-MPU-Template/archive/refs/heads/main.zip
https://github.com/MiSTer-devel/Arcade-FoodFight_MiSTer/archive/refs/heads/master.zip
https://github.com/svofski/vector06cc/archive/refs/heads/master.zip
