// Seed: 1328862340
module module_0 (
    id_1
);
  inout wire id_1;
  tri1 id_2 = 1;
  wire id_3;
  wire id_4, id_5, id_6, id_7, id_8;
  wire id_9;
  assign id_6 = id_4;
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  tri0 id_6 = 1;
  real id_7;
  assign id_4 = id_1;
  reg id_8;
  tri id_9;
  wire id_10, id_11;
  reg id_12, id_13;
  wire id_14;
  id_15 :
  assert property (@(id_9 + 1) 1'b0) id_8 <= id_12;
  wire id_16;
  module_0(
      id_6
  );
endmodule
