// Seed: 2888618847
module module_0 (
    output uwire id_0,
    input  tri   id_1,
    output wor   id_2
);
  wire id_4;
  module_2(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1
  );
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input  tri1 id_0,
    input  wor  id_1
    , id_5,
    input  tri  id_2,
    output wand id_3
);
  id_6 :
  assert property (@(posedge id_1) 1'b0)
  else $display(id_5);
  module_0(
      id_3, id_0, id_3
  );
  final begin
    id_6 = id_6;
  end
  assign id_3 = 1'b0;
endmodule
module module_2 (
    input supply0 id_0,
    input wand id_1,
    input wire id_2,
    input supply1 id_3,
    input uwire id_4,
    input wand id_5,
    input wor id_6,
    input tri0 id_7,
    input supply0 id_8
);
  id_10 :
  assert property (@(posedge {1, 1}) 1'b0)
  else $display;
  wire id_11;
endmodule
