ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB138:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include <mpu6050.h>
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 2


  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  46:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  47:Core/Src/main.c **** DMA_HandleTypeDef hdma_tim2_ch2_ch4;
  48:Core/Src/main.c **** DMA_HandleTypeDef hdma_tim2_up_ch3;
  49:Core/Src/main.c **** DMA_HandleTypeDef hdma_tim3_ch2;
  50:Core/Src/main.c **** DMA_HandleTypeDef hdma_tim3_ch1_trig;
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** UART_HandleTypeDef huart1;
  53:Core/Src/main.c **** UART_HandleTypeDef huart2;
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE BEGIN PV */
  56:Core/Src/main.c **** mpu6050_t IMU; 
  57:Core/Src/main.c **** char Roll[30];
  58:Core/Src/main.c **** char Pitch[30];
  59:Core/Src/main.c **** /* USER CODE END PV */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  62:Core/Src/main.c **** void SystemClock_Config(void);
  63:Core/Src/main.c **** static void MX_GPIO_Init(void);
  64:Core/Src/main.c **** static void MX_DMA_Init(void);
  65:Core/Src/main.c **** static void MX_I2C1_Init(void);
  66:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  67:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  68:Core/Src/main.c **** static void MX_TIM2_Init(void);
  69:Core/Src/main.c **** static void MX_TIM3_Init(void);
  70:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /* USER CODE END PFP */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  75:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  76:Core/Src/main.c **** /* USER CODE END 0 */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** /**
  79:Core/Src/main.c ****   * @brief  The application entry point.
  80:Core/Src/main.c ****   * @retval int
  81:Core/Src/main.c ****   */
  82:Core/Src/main.c **** int main(void)
  83:Core/Src/main.c **** {
  84:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* USER CODE END 1 */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 3


  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  91:Core/Src/main.c ****   HAL_Init();
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* USER CODE END Init */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* Configure the system clock */
  98:Core/Src/main.c ****   SystemClock_Config();
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* USER CODE END SysInit */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* Initialize all configured peripherals */
 105:Core/Src/main.c ****   MX_GPIO_Init();
 106:Core/Src/main.c ****   MX_DMA_Init();
 107:Core/Src/main.c ****   MX_I2C1_Init();
 108:Core/Src/main.c ****   MX_USART1_UART_Init();
 109:Core/Src/main.c ****   MX_USART2_UART_Init();
 110:Core/Src/main.c ****   MX_TIM2_Init();
 111:Core/Src/main.c ****   MX_TIM3_Init();
 112:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 113:Core/Src/main.c ****   MPU6050_Init();
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****   for(int callib=0; callib < 2000; callib++)
 116:Core/Src/main.c ****   {
 117:Core/Src/main.c ****       MPU6050_Read(&IMU);
 118:Core/Src/main.c ****       IMU.Gx_Callib+=IMU.Gx;
 119:Core/Src/main.c ****       IMU.Gy_Callib+=IMU.Gy;
 120:Core/Src/main.c ****       IMU.Gz_Callib+=IMU.Gz;
 121:Core/Src/main.c ****       HAL_Delay(1);
 122:Core/Src/main.c ****   }
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****   IMU.Gx_Callib/=2000;
 125:Core/Src/main.c ****   IMU.Gy_Callib/=2000;
 126:Core/Src/main.c ****   IMU.Gz_Callib/=2000;
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   TIM2->CCR2 = 2000;
 129:Core/Src/main.c ****   TIM2->CCR3 = 2000;
 130:Core/Src/main.c ****   TIM3->CCR1 = 2000;
 131:Core/Src/main.c ****   TIM3->CCR2 = 2000;
 132:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_2);
 133:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_3);
 134:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_1);
 135:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);
 136:Core/Src/main.c ****   /* USER CODE END 2 */
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****   /* Infinite loop */
 139:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 140:Core/Src/main.c ****   while (1)
 141:Core/Src/main.c ****   {
 142:Core/Src/main.c ****     MPU6050_Read(&IMU);
 143:Core/Src/main.c ****     IMU.Gx -= IMU.Gx_Callib;
 144:Core/Src/main.c ****     IMU.Gy -= IMU.Gy_Callib;
 145:Core/Src/main.c ****     IMU.Gz -= IMU.Gz_Callib;
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 4


 146:Core/Src/main.c ****     /* USER CODE END WHILE */
 147:Core/Src/main.c **** 
 148:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 149:Core/Src/main.c ****     sprintf(Roll,"Roll: %.2f ",IMU.Roll);
 150:Core/Src/main.c ****     sprintf(Pitch,"Pitch: %.2f\n",IMU.Pitch);
 151:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, Roll, sizeof(Roll),100);
 152:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, Pitch, sizeof(Pitch),100);
 153:Core/Src/main.c ****     HAL_Delay(500);
 154:Core/Src/main.c ****   }
 155:Core/Src/main.c ****   /* USER CODE END 3 */
 156:Core/Src/main.c **** }
 157:Core/Src/main.c **** 
 158:Core/Src/main.c **** /**
 159:Core/Src/main.c ****   * @brief System Clock Configuration
 160:Core/Src/main.c ****   * @retval None
 161:Core/Src/main.c ****   */
 162:Core/Src/main.c **** void SystemClock_Config(void)
 163:Core/Src/main.c **** {
 164:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 165:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 166:Core/Src/main.c **** 
 167:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 168:Core/Src/main.c ****   */
 169:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 170:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 171:Core/Src/main.c **** 
 172:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 173:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 174:Core/Src/main.c ****   */
 175:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 176:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 180;
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 182:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 183:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 184:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 185:Core/Src/main.c ****   {
 186:Core/Src/main.c ****     Error_Handler();
 187:Core/Src/main.c ****   }
 188:Core/Src/main.c **** 
 189:Core/Src/main.c ****   /** Activate the Over-Drive mode
 190:Core/Src/main.c ****   */
 191:Core/Src/main.c ****   if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 192:Core/Src/main.c ****   {
 193:Core/Src/main.c ****     Error_Handler();
 194:Core/Src/main.c ****   }
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 197:Core/Src/main.c ****   */
 198:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 199:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 200:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 201:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 202:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 5


 203:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 204:Core/Src/main.c **** 
 205:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 206:Core/Src/main.c ****   {
 207:Core/Src/main.c ****     Error_Handler();
 208:Core/Src/main.c ****   }
 209:Core/Src/main.c **** }
 210:Core/Src/main.c **** 
 211:Core/Src/main.c **** /**
 212:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 213:Core/Src/main.c ****   * @param None
 214:Core/Src/main.c ****   * @retval None
 215:Core/Src/main.c ****   */
 216:Core/Src/main.c **** static void MX_I2C1_Init(void)
 217:Core/Src/main.c **** {
 218:Core/Src/main.c **** 
 219:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 220:Core/Src/main.c **** 
 221:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 222:Core/Src/main.c **** 
 223:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 224:Core/Src/main.c **** 
 225:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 226:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 227:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 228:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 229:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 230:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 231:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 232:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 233:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 234:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 235:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 236:Core/Src/main.c ****   {
 237:Core/Src/main.c ****     Error_Handler();
 238:Core/Src/main.c ****   }
 239:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 240:Core/Src/main.c **** 
 241:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 242:Core/Src/main.c **** 
 243:Core/Src/main.c **** }
 244:Core/Src/main.c **** 
 245:Core/Src/main.c **** /**
 246:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 247:Core/Src/main.c ****   * @param None
 248:Core/Src/main.c ****   * @retval None
 249:Core/Src/main.c ****   */
 250:Core/Src/main.c **** static void MX_TIM2_Init(void)
 251:Core/Src/main.c **** {
 252:Core/Src/main.c **** 
 253:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 254:Core/Src/main.c **** 
 255:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 256:Core/Src/main.c **** 
 257:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 258:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 259:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 6


 260:Core/Src/main.c **** 
 261:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 262:Core/Src/main.c **** 
 263:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 264:Core/Src/main.c ****   htim2.Instance = TIM2;
 265:Core/Src/main.c ****   htim2.Init.Prescaler = 90-1;
 266:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 267:Core/Src/main.c ****   htim2.Init.Period = 20000-1;
 268:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 269:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 270:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 271:Core/Src/main.c ****   {
 272:Core/Src/main.c ****     Error_Handler();
 273:Core/Src/main.c ****   }
 274:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 275:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 276:Core/Src/main.c ****   {
 277:Core/Src/main.c ****     Error_Handler();
 278:Core/Src/main.c ****   }
 279:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 280:Core/Src/main.c ****   {
 281:Core/Src/main.c ****     Error_Handler();
 282:Core/Src/main.c ****   }
 283:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 284:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 285:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 286:Core/Src/main.c ****   {
 287:Core/Src/main.c ****     Error_Handler();
 288:Core/Src/main.c ****   }
 289:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 290:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 291:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 292:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 293:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 294:Core/Src/main.c ****   {
 295:Core/Src/main.c ****     Error_Handler();
 296:Core/Src/main.c ****   }
 297:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 298:Core/Src/main.c ****   {
 299:Core/Src/main.c ****     Error_Handler();
 300:Core/Src/main.c ****   }
 301:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 302:Core/Src/main.c **** 
 303:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 304:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim2);
 305:Core/Src/main.c **** 
 306:Core/Src/main.c **** }
 307:Core/Src/main.c **** 
 308:Core/Src/main.c **** /**
 309:Core/Src/main.c ****   * @brief TIM3 Initialization Function
 310:Core/Src/main.c ****   * @param None
 311:Core/Src/main.c ****   * @retval None
 312:Core/Src/main.c ****   */
 313:Core/Src/main.c **** static void MX_TIM3_Init(void)
 314:Core/Src/main.c **** {
 315:Core/Src/main.c **** 
 316:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 7


 317:Core/Src/main.c **** 
 318:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 319:Core/Src/main.c **** 
 320:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 321:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 322:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 323:Core/Src/main.c **** 
 324:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 325:Core/Src/main.c **** 
 326:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 327:Core/Src/main.c ****   htim3.Instance = TIM3;
 328:Core/Src/main.c ****   htim3.Init.Prescaler = 90-1;
 329:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 330:Core/Src/main.c ****   htim3.Init.Period = 20000-1;
 331:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 332:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 333:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 334:Core/Src/main.c ****   {
 335:Core/Src/main.c ****     Error_Handler();
 336:Core/Src/main.c ****   }
 337:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 338:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 339:Core/Src/main.c ****   {
 340:Core/Src/main.c ****     Error_Handler();
 341:Core/Src/main.c ****   }
 342:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 343:Core/Src/main.c ****   {
 344:Core/Src/main.c ****     Error_Handler();
 345:Core/Src/main.c ****   }
 346:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 347:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 348:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 349:Core/Src/main.c ****   {
 350:Core/Src/main.c ****     Error_Handler();
 351:Core/Src/main.c ****   }
 352:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 353:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 354:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 355:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 356:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 357:Core/Src/main.c ****   {
 358:Core/Src/main.c ****     Error_Handler();
 359:Core/Src/main.c ****   }
 360:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 361:Core/Src/main.c ****   {
 362:Core/Src/main.c ****     Error_Handler();
 363:Core/Src/main.c ****   }
 364:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 365:Core/Src/main.c **** 
 366:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 367:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim3);
 368:Core/Src/main.c **** 
 369:Core/Src/main.c **** }
 370:Core/Src/main.c **** 
 371:Core/Src/main.c **** /**
 372:Core/Src/main.c ****   * @brief USART1 Initialization Function
 373:Core/Src/main.c ****   * @param None
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 8


 374:Core/Src/main.c ****   * @retval None
 375:Core/Src/main.c ****   */
 376:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 377:Core/Src/main.c **** {
 378:Core/Src/main.c **** 
 379:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 380:Core/Src/main.c **** 
 381:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 382:Core/Src/main.c **** 
 383:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 384:Core/Src/main.c **** 
 385:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 386:Core/Src/main.c ****   huart1.Instance = USART1;
 387:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 388:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 389:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 390:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 391:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 392:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 393:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 394:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 395:Core/Src/main.c ****   {
 396:Core/Src/main.c ****     Error_Handler();
 397:Core/Src/main.c ****   }
 398:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 399:Core/Src/main.c **** 
 400:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 401:Core/Src/main.c **** 
 402:Core/Src/main.c **** }
 403:Core/Src/main.c **** 
 404:Core/Src/main.c **** /**
 405:Core/Src/main.c ****   * @brief USART2 Initialization Function
 406:Core/Src/main.c ****   * @param None
 407:Core/Src/main.c ****   * @retval None
 408:Core/Src/main.c ****   */
 409:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 410:Core/Src/main.c **** {
 411:Core/Src/main.c **** 
 412:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 413:Core/Src/main.c **** 
 414:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 415:Core/Src/main.c **** 
 416:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 417:Core/Src/main.c **** 
 418:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 419:Core/Src/main.c ****   huart2.Instance = USART2;
 420:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 421:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 422:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 423:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 424:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 425:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 426:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 427:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 428:Core/Src/main.c ****   {
 429:Core/Src/main.c ****     Error_Handler();
 430:Core/Src/main.c ****   }
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 9


 431:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 432:Core/Src/main.c **** 
 433:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 434:Core/Src/main.c **** 
 435:Core/Src/main.c **** }
 436:Core/Src/main.c **** 
 437:Core/Src/main.c **** /**
 438:Core/Src/main.c ****   * Enable DMA controller clock
 439:Core/Src/main.c ****   */
 440:Core/Src/main.c **** static void MX_DMA_Init(void)
 441:Core/Src/main.c **** {
 442:Core/Src/main.c **** 
 443:Core/Src/main.c ****   /* DMA controller clock enable */
 444:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 445:Core/Src/main.c **** 
 446:Core/Src/main.c ****   /* DMA interrupt init */
 447:Core/Src/main.c ****   /* DMA1_Stream1_IRQn interrupt configuration */
 448:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 449:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 450:Core/Src/main.c ****   /* DMA1_Stream4_IRQn interrupt configuration */
 451:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 452:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 453:Core/Src/main.c ****   /* DMA1_Stream5_IRQn interrupt configuration */
 454:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 455:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 456:Core/Src/main.c ****   /* DMA1_Stream6_IRQn interrupt configuration */
 457:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 458:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 459:Core/Src/main.c **** 
 460:Core/Src/main.c **** }
 461:Core/Src/main.c **** 
 462:Core/Src/main.c **** /**
 463:Core/Src/main.c ****   * @brief GPIO Initialization Function
 464:Core/Src/main.c ****   * @param None
 465:Core/Src/main.c ****   * @retval None
 466:Core/Src/main.c ****   */
 467:Core/Src/main.c **** static void MX_GPIO_Init(void)
 468:Core/Src/main.c **** {
  28              		.loc 1 468 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 16
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 84B0     		sub	sp, sp, #16
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 16
 469:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 470:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 471:Core/Src/main.c **** 
 472:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 473:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  36              		.loc 1 473 3 view .LVU1
  37              	.LBB4:
  38              		.loc 1 473 3 view .LVU2
  39 0002 0022     		movs	r2, #0
  40 0004 0092     		str	r2, [sp]
  41              		.loc 1 473 3 view .LVU3
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 10


  42 0006 154B     		ldr	r3, .L3
  43 0008 196B     		ldr	r1, [r3, #48]
  44 000a 41F00401 		orr	r1, r1, #4
  45 000e 1963     		str	r1, [r3, #48]
  46              		.loc 1 473 3 view .LVU4
  47 0010 196B     		ldr	r1, [r3, #48]
  48 0012 01F00401 		and	r1, r1, #4
  49 0016 0091     		str	r1, [sp]
  50              		.loc 1 473 3 view .LVU5
  51 0018 0099     		ldr	r1, [sp]
  52              	.LBE4:
  53              		.loc 1 473 3 view .LVU6
 474:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  54              		.loc 1 474 3 view .LVU7
  55              	.LBB5:
  56              		.loc 1 474 3 view .LVU8
  57 001a 0192     		str	r2, [sp, #4]
  58              		.loc 1 474 3 view .LVU9
  59 001c 196B     		ldr	r1, [r3, #48]
  60 001e 41F08001 		orr	r1, r1, #128
  61 0022 1963     		str	r1, [r3, #48]
  62              		.loc 1 474 3 view .LVU10
  63 0024 196B     		ldr	r1, [r3, #48]
  64 0026 01F08001 		and	r1, r1, #128
  65 002a 0191     		str	r1, [sp, #4]
  66              		.loc 1 474 3 view .LVU11
  67 002c 0199     		ldr	r1, [sp, #4]
  68              	.LBE5:
  69              		.loc 1 474 3 view .LVU12
 475:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  70              		.loc 1 475 3 view .LVU13
  71              	.LBB6:
  72              		.loc 1 475 3 view .LVU14
  73 002e 0292     		str	r2, [sp, #8]
  74              		.loc 1 475 3 view .LVU15
  75 0030 196B     		ldr	r1, [r3, #48]
  76 0032 41F00101 		orr	r1, r1, #1
  77 0036 1963     		str	r1, [r3, #48]
  78              		.loc 1 475 3 view .LVU16
  79 0038 196B     		ldr	r1, [r3, #48]
  80 003a 01F00101 		and	r1, r1, #1
  81 003e 0291     		str	r1, [sp, #8]
  82              		.loc 1 475 3 view .LVU17
  83 0040 0299     		ldr	r1, [sp, #8]
  84              	.LBE6:
  85              		.loc 1 475 3 view .LVU18
 476:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  86              		.loc 1 476 3 view .LVU19
  87              	.LBB7:
  88              		.loc 1 476 3 view .LVU20
  89 0042 0392     		str	r2, [sp, #12]
  90              		.loc 1 476 3 view .LVU21
  91 0044 1A6B     		ldr	r2, [r3, #48]
  92 0046 42F00202 		orr	r2, r2, #2
  93 004a 1A63     		str	r2, [r3, #48]
  94              		.loc 1 476 3 view .LVU22
  95 004c 1B6B     		ldr	r3, [r3, #48]
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 11


  96 004e 03F00203 		and	r3, r3, #2
  97 0052 0393     		str	r3, [sp, #12]
  98              		.loc 1 476 3 view .LVU23
  99 0054 039B     		ldr	r3, [sp, #12]
 100              	.LBE7:
 101              		.loc 1 476 3 view .LVU24
 477:Core/Src/main.c **** 
 478:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 479:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 480:Core/Src/main.c **** }
 102              		.loc 1 480 1 is_stmt 0 view .LVU25
 103 0056 04B0     		add	sp, sp, #16
 104              	.LCFI1:
 105              		.cfi_def_cfa_offset 0
 106              		@ sp needed
 107 0058 7047     		bx	lr
 108              	.L4:
 109 005a 00BF     		.align	2
 110              	.L3:
 111 005c 00380240 		.word	1073887232
 112              		.cfi_endproc
 113              	.LFE138:
 115              		.section	.text.MX_DMA_Init,"ax",%progbits
 116              		.align	1
 117              		.syntax unified
 118              		.thumb
 119              		.thumb_func
 121              	MX_DMA_Init:
 122              	.LFB137:
 441:Core/Src/main.c **** 
 123              		.loc 1 441 1 is_stmt 1 view -0
 124              		.cfi_startproc
 125              		@ args = 0, pretend = 0, frame = 8
 126              		@ frame_needed = 0, uses_anonymous_args = 0
 127 0000 10B5     		push	{r4, lr}
 128              	.LCFI2:
 129              		.cfi_def_cfa_offset 8
 130              		.cfi_offset 4, -8
 131              		.cfi_offset 14, -4
 132 0002 82B0     		sub	sp, sp, #8
 133              	.LCFI3:
 134              		.cfi_def_cfa_offset 16
 444:Core/Src/main.c **** 
 135              		.loc 1 444 3 view .LVU27
 136              	.LBB8:
 444:Core/Src/main.c **** 
 137              		.loc 1 444 3 view .LVU28
 138 0004 0024     		movs	r4, #0
 139 0006 0194     		str	r4, [sp, #4]
 444:Core/Src/main.c **** 
 140              		.loc 1 444 3 view .LVU29
 141 0008 154B     		ldr	r3, .L7
 142 000a 1A6B     		ldr	r2, [r3, #48]
 143 000c 42F40012 		orr	r2, r2, #2097152
 144 0010 1A63     		str	r2, [r3, #48]
 444:Core/Src/main.c **** 
 145              		.loc 1 444 3 view .LVU30
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 12


 146 0012 1B6B     		ldr	r3, [r3, #48]
 147 0014 03F40013 		and	r3, r3, #2097152
 148 0018 0193     		str	r3, [sp, #4]
 444:Core/Src/main.c **** 
 149              		.loc 1 444 3 view .LVU31
 150 001a 019B     		ldr	r3, [sp, #4]
 151              	.LBE8:
 444:Core/Src/main.c **** 
 152              		.loc 1 444 3 view .LVU32
 448:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 153              		.loc 1 448 3 view .LVU33
 154 001c 2246     		mov	r2, r4
 155 001e 2146     		mov	r1, r4
 156 0020 0C20     		movs	r0, #12
 157 0022 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 158              	.LVL0:
 449:Core/Src/main.c ****   /* DMA1_Stream4_IRQn interrupt configuration */
 159              		.loc 1 449 3 view .LVU34
 160 0026 0C20     		movs	r0, #12
 161 0028 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 162              	.LVL1:
 451:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 163              		.loc 1 451 3 view .LVU35
 164 002c 2246     		mov	r2, r4
 165 002e 2146     		mov	r1, r4
 166 0030 0F20     		movs	r0, #15
 167 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 168              	.LVL2:
 452:Core/Src/main.c ****   /* DMA1_Stream5_IRQn interrupt configuration */
 169              		.loc 1 452 3 view .LVU36
 170 0036 0F20     		movs	r0, #15
 171 0038 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 172              	.LVL3:
 454:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 173              		.loc 1 454 3 view .LVU37
 174 003c 2246     		mov	r2, r4
 175 003e 2146     		mov	r1, r4
 176 0040 1020     		movs	r0, #16
 177 0042 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 178              	.LVL4:
 455:Core/Src/main.c ****   /* DMA1_Stream6_IRQn interrupt configuration */
 179              		.loc 1 455 3 view .LVU38
 180 0046 1020     		movs	r0, #16
 181 0048 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 182              	.LVL5:
 457:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 183              		.loc 1 457 3 view .LVU39
 184 004c 2246     		mov	r2, r4
 185 004e 2146     		mov	r1, r4
 186 0050 1120     		movs	r0, #17
 187 0052 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 188              	.LVL6:
 458:Core/Src/main.c **** 
 189              		.loc 1 458 3 view .LVU40
 190 0056 1120     		movs	r0, #17
 191 0058 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 192              	.LVL7:
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 13


 460:Core/Src/main.c **** 
 193              		.loc 1 460 1 is_stmt 0 view .LVU41
 194 005c 02B0     		add	sp, sp, #8
 195              	.LCFI4:
 196              		.cfi_def_cfa_offset 8
 197              		@ sp needed
 198 005e 10BD     		pop	{r4, pc}
 199              	.L8:
 200              		.align	2
 201              	.L7:
 202 0060 00380240 		.word	1073887232
 203              		.cfi_endproc
 204              	.LFE137:
 206              		.section	.text.Error_Handler,"ax",%progbits
 207              		.align	1
 208              		.global	Error_Handler
 209              		.syntax unified
 210              		.thumb
 211              		.thumb_func
 213              	Error_Handler:
 214              	.LFB139:
 481:Core/Src/main.c **** 
 482:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 483:Core/Src/main.c **** 
 484:Core/Src/main.c **** /* USER CODE END 4 */
 485:Core/Src/main.c **** 
 486:Core/Src/main.c **** /**
 487:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 488:Core/Src/main.c ****   * @retval None
 489:Core/Src/main.c ****   */
 490:Core/Src/main.c **** void Error_Handler(void)
 491:Core/Src/main.c **** {
 215              		.loc 1 491 1 is_stmt 1 view -0
 216              		.cfi_startproc
 217              		@ Volatile: function does not return.
 218              		@ args = 0, pretend = 0, frame = 0
 219              		@ frame_needed = 0, uses_anonymous_args = 0
 220              		@ link register save eliminated.
 492:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 493:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 494:Core/Src/main.c ****   __disable_irq();
 221              		.loc 1 494 3 view .LVU43
 222              	.LBB9:
 223              	.LBI9:
 224              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 14


  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 15


  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 16


 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 225              		.loc 2 140 27 view .LVU44
 226              	.LBB10:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 227              		.loc 2 142 3 view .LVU45
 228              		.syntax unified
 229              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 230 0000 72B6     		cpsid i
 231              	@ 0 "" 2
 232              		.thumb
 233              		.syntax unified
 234              	.L10:
 235              	.LBE10:
 236              	.LBE9:
 495:Core/Src/main.c ****   while (1)
 237              		.loc 1 495 3 discriminator 1 view .LVU46
 496:Core/Src/main.c ****   {
 497:Core/Src/main.c ****   }
 238              		.loc 1 497 3 discriminator 1 view .LVU47
 495:Core/Src/main.c ****   while (1)
 239              		.loc 1 495 9 discriminator 1 view .LVU48
 240 0002 FEE7     		b	.L10
 241              		.cfi_endproc
 242              	.LFE139:
 244              		.section	.text.MX_I2C1_Init,"ax",%progbits
 245              		.align	1
 246              		.syntax unified
 247              		.thumb
 248              		.thumb_func
 250              	MX_I2C1_Init:
 251              	.LFB132:
 217:Core/Src/main.c **** 
 252              		.loc 1 217 1 view -0
 253              		.cfi_startproc
 254              		@ args = 0, pretend = 0, frame = 0
 255              		@ frame_needed = 0, uses_anonymous_args = 0
 256 0000 08B5     		push	{r3, lr}
 257              	.LCFI5:
 258              		.cfi_def_cfa_offset 8
 259              		.cfi_offset 3, -8
 260              		.cfi_offset 14, -4
 226:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 261              		.loc 1 226 3 view .LVU50
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 17


 226:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 262              		.loc 1 226 18 is_stmt 0 view .LVU51
 263 0002 0A48     		ldr	r0, .L15
 264 0004 0A4B     		ldr	r3, .L15+4
 265 0006 0360     		str	r3, [r0]
 227:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 266              		.loc 1 227 3 is_stmt 1 view .LVU52
 227:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 267              		.loc 1 227 25 is_stmt 0 view .LVU53
 268 0008 0A4B     		ldr	r3, .L15+8
 269 000a 4360     		str	r3, [r0, #4]
 228:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 270              		.loc 1 228 3 is_stmt 1 view .LVU54
 228:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 271              		.loc 1 228 24 is_stmt 0 view .LVU55
 272 000c 0023     		movs	r3, #0
 273 000e 8360     		str	r3, [r0, #8]
 229:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 274              		.loc 1 229 3 is_stmt 1 view .LVU56
 229:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 275              		.loc 1 229 26 is_stmt 0 view .LVU57
 276 0010 C360     		str	r3, [r0, #12]
 230:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 277              		.loc 1 230 3 is_stmt 1 view .LVU58
 230:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 278              		.loc 1 230 29 is_stmt 0 view .LVU59
 279 0012 4FF48042 		mov	r2, #16384
 280 0016 0261     		str	r2, [r0, #16]
 231:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 281              		.loc 1 231 3 is_stmt 1 view .LVU60
 231:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 282              		.loc 1 231 30 is_stmt 0 view .LVU61
 283 0018 4361     		str	r3, [r0, #20]
 232:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 284              		.loc 1 232 3 is_stmt 1 view .LVU62
 232:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 285              		.loc 1 232 26 is_stmt 0 view .LVU63
 286 001a 8361     		str	r3, [r0, #24]
 233:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 287              		.loc 1 233 3 is_stmt 1 view .LVU64
 233:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 288              		.loc 1 233 30 is_stmt 0 view .LVU65
 289 001c C361     		str	r3, [r0, #28]
 234:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 290              		.loc 1 234 3 is_stmt 1 view .LVU66
 234:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 291              		.loc 1 234 28 is_stmt 0 view .LVU67
 292 001e 0362     		str	r3, [r0, #32]
 235:Core/Src/main.c ****   {
 293              		.loc 1 235 3 is_stmt 1 view .LVU68
 235:Core/Src/main.c ****   {
 294              		.loc 1 235 7 is_stmt 0 view .LVU69
 295 0020 FFF7FEFF 		bl	HAL_I2C_Init
 296              	.LVL8:
 235:Core/Src/main.c ****   {
 297              		.loc 1 235 6 view .LVU70
 298 0024 00B9     		cbnz	r0, .L14
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 18


 243:Core/Src/main.c **** 
 299              		.loc 1 243 1 view .LVU71
 300 0026 08BD     		pop	{r3, pc}
 301              	.L14:
 237:Core/Src/main.c ****   }
 302              		.loc 1 237 5 is_stmt 1 view .LVU72
 303 0028 FFF7FEFF 		bl	Error_Handler
 304              	.LVL9:
 305              	.L16:
 306              		.align	2
 307              	.L15:
 308 002c 00000000 		.word	hi2c1
 309 0030 00540040 		.word	1073763328
 310 0034 A0860100 		.word	100000
 311              		.cfi_endproc
 312              	.LFE132:
 314              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 315              		.align	1
 316              		.syntax unified
 317              		.thumb
 318              		.thumb_func
 320              	MX_USART1_UART_Init:
 321              	.LFB135:
 377:Core/Src/main.c **** 
 322              		.loc 1 377 1 view -0
 323              		.cfi_startproc
 324              		@ args = 0, pretend = 0, frame = 0
 325              		@ frame_needed = 0, uses_anonymous_args = 0
 326 0000 08B5     		push	{r3, lr}
 327              	.LCFI6:
 328              		.cfi_def_cfa_offset 8
 329              		.cfi_offset 3, -8
 330              		.cfi_offset 14, -4
 386:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 331              		.loc 1 386 3 view .LVU74
 386:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 332              		.loc 1 386 19 is_stmt 0 view .LVU75
 333 0002 0A48     		ldr	r0, .L21
 334 0004 0A4B     		ldr	r3, .L21+4
 335 0006 0360     		str	r3, [r0]
 387:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 336              		.loc 1 387 3 is_stmt 1 view .LVU76
 387:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 337              		.loc 1 387 24 is_stmt 0 view .LVU77
 338 0008 4FF4E133 		mov	r3, #115200
 339 000c 4360     		str	r3, [r0, #4]
 388:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 340              		.loc 1 388 3 is_stmt 1 view .LVU78
 388:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 341              		.loc 1 388 26 is_stmt 0 view .LVU79
 342 000e 0023     		movs	r3, #0
 343 0010 8360     		str	r3, [r0, #8]
 389:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 344              		.loc 1 389 3 is_stmt 1 view .LVU80
 389:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 345              		.loc 1 389 24 is_stmt 0 view .LVU81
 346 0012 C360     		str	r3, [r0, #12]
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 19


 390:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 347              		.loc 1 390 3 is_stmt 1 view .LVU82
 390:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 348              		.loc 1 390 22 is_stmt 0 view .LVU83
 349 0014 0361     		str	r3, [r0, #16]
 391:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 350              		.loc 1 391 3 is_stmt 1 view .LVU84
 391:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 351              		.loc 1 391 20 is_stmt 0 view .LVU85
 352 0016 0C22     		movs	r2, #12
 353 0018 4261     		str	r2, [r0, #20]
 392:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 354              		.loc 1 392 3 is_stmt 1 view .LVU86
 392:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 355              		.loc 1 392 25 is_stmt 0 view .LVU87
 356 001a 8361     		str	r3, [r0, #24]
 393:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 357              		.loc 1 393 3 is_stmt 1 view .LVU88
 393:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 358              		.loc 1 393 28 is_stmt 0 view .LVU89
 359 001c C361     		str	r3, [r0, #28]
 394:Core/Src/main.c ****   {
 360              		.loc 1 394 3 is_stmt 1 view .LVU90
 394:Core/Src/main.c ****   {
 361              		.loc 1 394 7 is_stmt 0 view .LVU91
 362 001e FFF7FEFF 		bl	HAL_UART_Init
 363              	.LVL10:
 394:Core/Src/main.c ****   {
 364              		.loc 1 394 6 view .LVU92
 365 0022 00B9     		cbnz	r0, .L20
 402:Core/Src/main.c **** 
 366              		.loc 1 402 1 view .LVU93
 367 0024 08BD     		pop	{r3, pc}
 368              	.L20:
 396:Core/Src/main.c ****   }
 369              		.loc 1 396 5 is_stmt 1 view .LVU94
 370 0026 FFF7FEFF 		bl	Error_Handler
 371              	.LVL11:
 372              	.L22:
 373 002a 00BF     		.align	2
 374              	.L21:
 375 002c 00000000 		.word	huart1
 376 0030 00100140 		.word	1073811456
 377              		.cfi_endproc
 378              	.LFE135:
 380              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 381              		.align	1
 382              		.syntax unified
 383              		.thumb
 384              		.thumb_func
 386              	MX_USART2_UART_Init:
 387              	.LFB136:
 410:Core/Src/main.c **** 
 388              		.loc 1 410 1 view -0
 389              		.cfi_startproc
 390              		@ args = 0, pretend = 0, frame = 0
 391              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 20


 392 0000 08B5     		push	{r3, lr}
 393              	.LCFI7:
 394              		.cfi_def_cfa_offset 8
 395              		.cfi_offset 3, -8
 396              		.cfi_offset 14, -4
 419:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 397              		.loc 1 419 3 view .LVU96
 419:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 398              		.loc 1 419 19 is_stmt 0 view .LVU97
 399 0002 0A48     		ldr	r0, .L27
 400 0004 0A4B     		ldr	r3, .L27+4
 401 0006 0360     		str	r3, [r0]
 420:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 402              		.loc 1 420 3 is_stmt 1 view .LVU98
 420:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 403              		.loc 1 420 24 is_stmt 0 view .LVU99
 404 0008 4FF4E133 		mov	r3, #115200
 405 000c 4360     		str	r3, [r0, #4]
 421:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 406              		.loc 1 421 3 is_stmt 1 view .LVU100
 421:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 407              		.loc 1 421 26 is_stmt 0 view .LVU101
 408 000e 0023     		movs	r3, #0
 409 0010 8360     		str	r3, [r0, #8]
 422:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 410              		.loc 1 422 3 is_stmt 1 view .LVU102
 422:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 411              		.loc 1 422 24 is_stmt 0 view .LVU103
 412 0012 C360     		str	r3, [r0, #12]
 423:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 413              		.loc 1 423 3 is_stmt 1 view .LVU104
 423:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 414              		.loc 1 423 22 is_stmt 0 view .LVU105
 415 0014 0361     		str	r3, [r0, #16]
 424:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 416              		.loc 1 424 3 is_stmt 1 view .LVU106
 424:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 417              		.loc 1 424 20 is_stmt 0 view .LVU107
 418 0016 0C22     		movs	r2, #12
 419 0018 4261     		str	r2, [r0, #20]
 425:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 420              		.loc 1 425 3 is_stmt 1 view .LVU108
 425:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 421              		.loc 1 425 25 is_stmt 0 view .LVU109
 422 001a 8361     		str	r3, [r0, #24]
 426:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 423              		.loc 1 426 3 is_stmt 1 view .LVU110
 426:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 424              		.loc 1 426 28 is_stmt 0 view .LVU111
 425 001c C361     		str	r3, [r0, #28]
 427:Core/Src/main.c ****   {
 426              		.loc 1 427 3 is_stmt 1 view .LVU112
 427:Core/Src/main.c ****   {
 427              		.loc 1 427 7 is_stmt 0 view .LVU113
 428 001e FFF7FEFF 		bl	HAL_UART_Init
 429              	.LVL12:
 427:Core/Src/main.c ****   {
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 21


 430              		.loc 1 427 6 view .LVU114
 431 0022 00B9     		cbnz	r0, .L26
 435:Core/Src/main.c **** 
 432              		.loc 1 435 1 view .LVU115
 433 0024 08BD     		pop	{r3, pc}
 434              	.L26:
 429:Core/Src/main.c ****   }
 435              		.loc 1 429 5 is_stmt 1 view .LVU116
 436 0026 FFF7FEFF 		bl	Error_Handler
 437              	.LVL13:
 438              	.L28:
 439 002a 00BF     		.align	2
 440              	.L27:
 441 002c 00000000 		.word	huart2
 442 0030 00440040 		.word	1073759232
 443              		.cfi_endproc
 444              	.LFE136:
 446              		.section	.text.MX_TIM2_Init,"ax",%progbits
 447              		.align	1
 448              		.syntax unified
 449              		.thumb
 450              		.thumb_func
 452              	MX_TIM2_Init:
 453              	.LFB133:
 251:Core/Src/main.c **** 
 454              		.loc 1 251 1 view -0
 455              		.cfi_startproc
 456              		@ args = 0, pretend = 0, frame = 56
 457              		@ frame_needed = 0, uses_anonymous_args = 0
 458 0000 00B5     		push	{lr}
 459              	.LCFI8:
 460              		.cfi_def_cfa_offset 4
 461              		.cfi_offset 14, -4
 462 0002 8FB0     		sub	sp, sp, #60
 463              	.LCFI9:
 464              		.cfi_def_cfa_offset 64
 257:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 465              		.loc 1 257 3 view .LVU118
 257:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 466              		.loc 1 257 26 is_stmt 0 view .LVU119
 467 0004 0023     		movs	r3, #0
 468 0006 0A93     		str	r3, [sp, #40]
 469 0008 0B93     		str	r3, [sp, #44]
 470 000a 0C93     		str	r3, [sp, #48]
 471 000c 0D93     		str	r3, [sp, #52]
 258:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 472              		.loc 1 258 3 is_stmt 1 view .LVU120
 258:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 473              		.loc 1 258 27 is_stmt 0 view .LVU121
 474 000e 0893     		str	r3, [sp, #32]
 475 0010 0993     		str	r3, [sp, #36]
 259:Core/Src/main.c **** 
 476              		.loc 1 259 3 is_stmt 1 view .LVU122
 259:Core/Src/main.c **** 
 477              		.loc 1 259 22 is_stmt 0 view .LVU123
 478 0012 0193     		str	r3, [sp, #4]
 479 0014 0293     		str	r3, [sp, #8]
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 22


 480 0016 0393     		str	r3, [sp, #12]
 481 0018 0493     		str	r3, [sp, #16]
 482 001a 0593     		str	r3, [sp, #20]
 483 001c 0693     		str	r3, [sp, #24]
 484 001e 0793     		str	r3, [sp, #28]
 264:Core/Src/main.c ****   htim2.Init.Prescaler = 90-1;
 485              		.loc 1 264 3 is_stmt 1 view .LVU124
 264:Core/Src/main.c ****   htim2.Init.Prescaler = 90-1;
 486              		.loc 1 264 18 is_stmt 0 view .LVU125
 487 0020 2348     		ldr	r0, .L43
 488 0022 4FF08042 		mov	r2, #1073741824
 489 0026 0260     		str	r2, [r0]
 265:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 490              		.loc 1 265 3 is_stmt 1 view .LVU126
 265:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 491              		.loc 1 265 24 is_stmt 0 view .LVU127
 492 0028 5922     		movs	r2, #89
 493 002a 4260     		str	r2, [r0, #4]
 266:Core/Src/main.c ****   htim2.Init.Period = 20000-1;
 494              		.loc 1 266 3 is_stmt 1 view .LVU128
 266:Core/Src/main.c ****   htim2.Init.Period = 20000-1;
 495              		.loc 1 266 26 is_stmt 0 view .LVU129
 496 002c 8360     		str	r3, [r0, #8]
 267:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 497              		.loc 1 267 3 is_stmt 1 view .LVU130
 267:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 498              		.loc 1 267 21 is_stmt 0 view .LVU131
 499 002e 44F61F62 		movw	r2, #19999
 500 0032 C260     		str	r2, [r0, #12]
 268:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 501              		.loc 1 268 3 is_stmt 1 view .LVU132
 268:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 502              		.loc 1 268 28 is_stmt 0 view .LVU133
 503 0034 0361     		str	r3, [r0, #16]
 269:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 504              		.loc 1 269 3 is_stmt 1 view .LVU134
 269:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 505              		.loc 1 269 32 is_stmt 0 view .LVU135
 506 0036 8361     		str	r3, [r0, #24]
 270:Core/Src/main.c ****   {
 507              		.loc 1 270 3 is_stmt 1 view .LVU136
 270:Core/Src/main.c ****   {
 508              		.loc 1 270 7 is_stmt 0 view .LVU137
 509 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 510              	.LVL14:
 270:Core/Src/main.c ****   {
 511              		.loc 1 270 6 view .LVU138
 512 003c 60BB     		cbnz	r0, .L37
 274:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 513              		.loc 1 274 3 is_stmt 1 view .LVU139
 274:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 514              		.loc 1 274 34 is_stmt 0 view .LVU140
 515 003e 4FF48053 		mov	r3, #4096
 516 0042 0A93     		str	r3, [sp, #40]
 275:Core/Src/main.c ****   {
 517              		.loc 1 275 3 is_stmt 1 view .LVU141
 275:Core/Src/main.c ****   {
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 23


 518              		.loc 1 275 7 is_stmt 0 view .LVU142
 519 0044 0AA9     		add	r1, sp, #40
 520 0046 1A48     		ldr	r0, .L43
 521 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 522              	.LVL15:
 275:Core/Src/main.c ****   {
 523              		.loc 1 275 6 view .LVU143
 524 004c 30BB     		cbnz	r0, .L38
 279:Core/Src/main.c ****   {
 525              		.loc 1 279 3 is_stmt 1 view .LVU144
 279:Core/Src/main.c ****   {
 526              		.loc 1 279 7 is_stmt 0 view .LVU145
 527 004e 1848     		ldr	r0, .L43
 528 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 529              	.LVL16:
 279:Core/Src/main.c ****   {
 530              		.loc 1 279 6 view .LVU146
 531 0054 20BB     		cbnz	r0, .L39
 283:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 532              		.loc 1 283 3 is_stmt 1 view .LVU147
 283:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 533              		.loc 1 283 37 is_stmt 0 view .LVU148
 534 0056 0023     		movs	r3, #0
 535 0058 0893     		str	r3, [sp, #32]
 284:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 536              		.loc 1 284 3 is_stmt 1 view .LVU149
 284:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 537              		.loc 1 284 33 is_stmt 0 view .LVU150
 538 005a 0993     		str	r3, [sp, #36]
 285:Core/Src/main.c ****   {
 539              		.loc 1 285 3 is_stmt 1 view .LVU151
 285:Core/Src/main.c ****   {
 540              		.loc 1 285 7 is_stmt 0 view .LVU152
 541 005c 08A9     		add	r1, sp, #32
 542 005e 1448     		ldr	r0, .L43
 543 0060 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 544              	.LVL17:
 285:Core/Src/main.c ****   {
 545              		.loc 1 285 6 view .LVU153
 546 0064 F0B9     		cbnz	r0, .L40
 289:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 547              		.loc 1 289 3 is_stmt 1 view .LVU154
 289:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 548              		.loc 1 289 20 is_stmt 0 view .LVU155
 549 0066 6023     		movs	r3, #96
 550 0068 0193     		str	r3, [sp, #4]
 290:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 551              		.loc 1 290 3 is_stmt 1 view .LVU156
 290:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 552              		.loc 1 290 19 is_stmt 0 view .LVU157
 553 006a 0023     		movs	r3, #0
 554 006c 0293     		str	r3, [sp, #8]
 291:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 555              		.loc 1 291 3 is_stmt 1 view .LVU158
 291:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 556              		.loc 1 291 24 is_stmt 0 view .LVU159
 557 006e 0393     		str	r3, [sp, #12]
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 24


 292:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 558              		.loc 1 292 3 is_stmt 1 view .LVU160
 292:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 559              		.loc 1 292 24 is_stmt 0 view .LVU161
 560 0070 0593     		str	r3, [sp, #20]
 293:Core/Src/main.c ****   {
 561              		.loc 1 293 3 is_stmt 1 view .LVU162
 293:Core/Src/main.c ****   {
 562              		.loc 1 293 7 is_stmt 0 view .LVU163
 563 0072 0422     		movs	r2, #4
 564 0074 0DEB0201 		add	r1, sp, r2
 565 0078 0D48     		ldr	r0, .L43
 566 007a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 567              	.LVL18:
 293:Core/Src/main.c ****   {
 568              		.loc 1 293 6 view .LVU164
 569 007e 98B9     		cbnz	r0, .L41
 297:Core/Src/main.c ****   {
 570              		.loc 1 297 3 is_stmt 1 view .LVU165
 297:Core/Src/main.c ****   {
 571              		.loc 1 297 7 is_stmt 0 view .LVU166
 572 0080 0822     		movs	r2, #8
 573 0082 01A9     		add	r1, sp, #4
 574 0084 0A48     		ldr	r0, .L43
 575 0086 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 576              	.LVL19:
 297:Core/Src/main.c ****   {
 577              		.loc 1 297 6 view .LVU167
 578 008a 78B9     		cbnz	r0, .L42
 304:Core/Src/main.c **** 
 579              		.loc 1 304 3 is_stmt 1 view .LVU168
 580 008c 0848     		ldr	r0, .L43
 581 008e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 582              	.LVL20:
 306:Core/Src/main.c **** 
 583              		.loc 1 306 1 is_stmt 0 view .LVU169
 584 0092 0FB0     		add	sp, sp, #60
 585              	.LCFI10:
 586              		.cfi_remember_state
 587              		.cfi_def_cfa_offset 4
 588              		@ sp needed
 589 0094 5DF804FB 		ldr	pc, [sp], #4
 590              	.L37:
 591              	.LCFI11:
 592              		.cfi_restore_state
 272:Core/Src/main.c ****   }
 593              		.loc 1 272 5 is_stmt 1 view .LVU170
 594 0098 FFF7FEFF 		bl	Error_Handler
 595              	.LVL21:
 596              	.L38:
 277:Core/Src/main.c ****   }
 597              		.loc 1 277 5 view .LVU171
 598 009c FFF7FEFF 		bl	Error_Handler
 599              	.LVL22:
 600              	.L39:
 281:Core/Src/main.c ****   }
 601              		.loc 1 281 5 view .LVU172
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 25


 602 00a0 FFF7FEFF 		bl	Error_Handler
 603              	.LVL23:
 604              	.L40:
 287:Core/Src/main.c ****   }
 605              		.loc 1 287 5 view .LVU173
 606 00a4 FFF7FEFF 		bl	Error_Handler
 607              	.LVL24:
 608              	.L41:
 295:Core/Src/main.c ****   }
 609              		.loc 1 295 5 view .LVU174
 610 00a8 FFF7FEFF 		bl	Error_Handler
 611              	.LVL25:
 612              	.L42:
 299:Core/Src/main.c ****   }
 613              		.loc 1 299 5 view .LVU175
 614 00ac FFF7FEFF 		bl	Error_Handler
 615              	.LVL26:
 616              	.L44:
 617              		.align	2
 618              	.L43:
 619 00b0 00000000 		.word	htim2
 620              		.cfi_endproc
 621              	.LFE133:
 623              		.section	.text.MX_TIM3_Init,"ax",%progbits
 624              		.align	1
 625              		.syntax unified
 626              		.thumb
 627              		.thumb_func
 629              	MX_TIM3_Init:
 630              	.LFB134:
 314:Core/Src/main.c **** 
 631              		.loc 1 314 1 view -0
 632              		.cfi_startproc
 633              		@ args = 0, pretend = 0, frame = 56
 634              		@ frame_needed = 0, uses_anonymous_args = 0
 635 0000 00B5     		push	{lr}
 636              	.LCFI12:
 637              		.cfi_def_cfa_offset 4
 638              		.cfi_offset 14, -4
 639 0002 8FB0     		sub	sp, sp, #60
 640              	.LCFI13:
 641              		.cfi_def_cfa_offset 64
 320:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 642              		.loc 1 320 3 view .LVU177
 320:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 643              		.loc 1 320 26 is_stmt 0 view .LVU178
 644 0004 0023     		movs	r3, #0
 645 0006 0A93     		str	r3, [sp, #40]
 646 0008 0B93     		str	r3, [sp, #44]
 647 000a 0C93     		str	r3, [sp, #48]
 648 000c 0D93     		str	r3, [sp, #52]
 321:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 649              		.loc 1 321 3 is_stmt 1 view .LVU179
 321:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 650              		.loc 1 321 27 is_stmt 0 view .LVU180
 651 000e 0893     		str	r3, [sp, #32]
 652 0010 0993     		str	r3, [sp, #36]
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 26


 322:Core/Src/main.c **** 
 653              		.loc 1 322 3 is_stmt 1 view .LVU181
 322:Core/Src/main.c **** 
 654              		.loc 1 322 22 is_stmt 0 view .LVU182
 655 0012 0193     		str	r3, [sp, #4]
 656 0014 0293     		str	r3, [sp, #8]
 657 0016 0393     		str	r3, [sp, #12]
 658 0018 0493     		str	r3, [sp, #16]
 659 001a 0593     		str	r3, [sp, #20]
 660 001c 0693     		str	r3, [sp, #24]
 661 001e 0793     		str	r3, [sp, #28]
 327:Core/Src/main.c ****   htim3.Init.Prescaler = 90-1;
 662              		.loc 1 327 3 is_stmt 1 view .LVU183
 327:Core/Src/main.c ****   htim3.Init.Prescaler = 90-1;
 663              		.loc 1 327 18 is_stmt 0 view .LVU184
 664 0020 2248     		ldr	r0, .L59
 665 0022 234A     		ldr	r2, .L59+4
 666 0024 0260     		str	r2, [r0]
 328:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 667              		.loc 1 328 3 is_stmt 1 view .LVU185
 328:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 668              		.loc 1 328 24 is_stmt 0 view .LVU186
 669 0026 5922     		movs	r2, #89
 670 0028 4260     		str	r2, [r0, #4]
 329:Core/Src/main.c ****   htim3.Init.Period = 20000-1;
 671              		.loc 1 329 3 is_stmt 1 view .LVU187
 329:Core/Src/main.c ****   htim3.Init.Period = 20000-1;
 672              		.loc 1 329 26 is_stmt 0 view .LVU188
 673 002a 8360     		str	r3, [r0, #8]
 330:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 674              		.loc 1 330 3 is_stmt 1 view .LVU189
 330:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 675              		.loc 1 330 21 is_stmt 0 view .LVU190
 676 002c 44F61F62 		movw	r2, #19999
 677 0030 C260     		str	r2, [r0, #12]
 331:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 678              		.loc 1 331 3 is_stmt 1 view .LVU191
 331:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 679              		.loc 1 331 28 is_stmt 0 view .LVU192
 680 0032 0361     		str	r3, [r0, #16]
 332:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 681              		.loc 1 332 3 is_stmt 1 view .LVU193
 332:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 682              		.loc 1 332 32 is_stmt 0 view .LVU194
 683 0034 8361     		str	r3, [r0, #24]
 333:Core/Src/main.c ****   {
 684              		.loc 1 333 3 is_stmt 1 view .LVU195
 333:Core/Src/main.c ****   {
 685              		.loc 1 333 7 is_stmt 0 view .LVU196
 686 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 687              	.LVL27:
 333:Core/Src/main.c ****   {
 688              		.loc 1 333 6 view .LVU197
 689 003a 58BB     		cbnz	r0, .L53
 337:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 690              		.loc 1 337 3 is_stmt 1 view .LVU198
 337:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 27


 691              		.loc 1 337 34 is_stmt 0 view .LVU199
 692 003c 4FF48053 		mov	r3, #4096
 693 0040 0A93     		str	r3, [sp, #40]
 338:Core/Src/main.c ****   {
 694              		.loc 1 338 3 is_stmt 1 view .LVU200
 338:Core/Src/main.c ****   {
 695              		.loc 1 338 7 is_stmt 0 view .LVU201
 696 0042 0AA9     		add	r1, sp, #40
 697 0044 1948     		ldr	r0, .L59
 698 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 699              	.LVL28:
 338:Core/Src/main.c ****   {
 700              		.loc 1 338 6 view .LVU202
 701 004a 28BB     		cbnz	r0, .L54
 342:Core/Src/main.c ****   {
 702              		.loc 1 342 3 is_stmt 1 view .LVU203
 342:Core/Src/main.c ****   {
 703              		.loc 1 342 7 is_stmt 0 view .LVU204
 704 004c 1748     		ldr	r0, .L59
 705 004e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 706              	.LVL29:
 342:Core/Src/main.c ****   {
 707              		.loc 1 342 6 view .LVU205
 708 0052 18BB     		cbnz	r0, .L55
 346:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 709              		.loc 1 346 3 is_stmt 1 view .LVU206
 346:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 710              		.loc 1 346 37 is_stmt 0 view .LVU207
 711 0054 0023     		movs	r3, #0
 712 0056 0893     		str	r3, [sp, #32]
 347:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 713              		.loc 1 347 3 is_stmt 1 view .LVU208
 347:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 714              		.loc 1 347 33 is_stmt 0 view .LVU209
 715 0058 0993     		str	r3, [sp, #36]
 348:Core/Src/main.c ****   {
 716              		.loc 1 348 3 is_stmt 1 view .LVU210
 348:Core/Src/main.c ****   {
 717              		.loc 1 348 7 is_stmt 0 view .LVU211
 718 005a 08A9     		add	r1, sp, #32
 719 005c 1348     		ldr	r0, .L59
 720 005e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 721              	.LVL30:
 348:Core/Src/main.c ****   {
 722              		.loc 1 348 6 view .LVU212
 723 0062 E8B9     		cbnz	r0, .L56
 352:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 724              		.loc 1 352 3 is_stmt 1 view .LVU213
 352:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 725              		.loc 1 352 20 is_stmt 0 view .LVU214
 726 0064 6023     		movs	r3, #96
 727 0066 0193     		str	r3, [sp, #4]
 353:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 728              		.loc 1 353 3 is_stmt 1 view .LVU215
 353:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 729              		.loc 1 353 19 is_stmt 0 view .LVU216
 730 0068 0022     		movs	r2, #0
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 28


 731 006a 0292     		str	r2, [sp, #8]
 354:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 732              		.loc 1 354 3 is_stmt 1 view .LVU217
 354:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 733              		.loc 1 354 24 is_stmt 0 view .LVU218
 734 006c 0392     		str	r2, [sp, #12]
 355:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 735              		.loc 1 355 3 is_stmt 1 view .LVU219
 355:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 736              		.loc 1 355 24 is_stmt 0 view .LVU220
 737 006e 0592     		str	r2, [sp, #20]
 356:Core/Src/main.c ****   {
 738              		.loc 1 356 3 is_stmt 1 view .LVU221
 356:Core/Src/main.c ****   {
 739              		.loc 1 356 7 is_stmt 0 view .LVU222
 740 0070 01A9     		add	r1, sp, #4
 741 0072 0E48     		ldr	r0, .L59
 742 0074 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 743              	.LVL31:
 356:Core/Src/main.c ****   {
 744              		.loc 1 356 6 view .LVU223
 745 0078 A0B9     		cbnz	r0, .L57
 360:Core/Src/main.c ****   {
 746              		.loc 1 360 3 is_stmt 1 view .LVU224
 360:Core/Src/main.c ****   {
 747              		.loc 1 360 7 is_stmt 0 view .LVU225
 748 007a 0422     		movs	r2, #4
 749 007c 0DEB0201 		add	r1, sp, r2
 750 0080 0A48     		ldr	r0, .L59
 751 0082 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 752              	.LVL32:
 360:Core/Src/main.c ****   {
 753              		.loc 1 360 6 view .LVU226
 754 0086 78B9     		cbnz	r0, .L58
 367:Core/Src/main.c **** 
 755              		.loc 1 367 3 is_stmt 1 view .LVU227
 756 0088 0848     		ldr	r0, .L59
 757 008a FFF7FEFF 		bl	HAL_TIM_MspPostInit
 758              	.LVL33:
 369:Core/Src/main.c **** 
 759              		.loc 1 369 1 is_stmt 0 view .LVU228
 760 008e 0FB0     		add	sp, sp, #60
 761              	.LCFI14:
 762              		.cfi_remember_state
 763              		.cfi_def_cfa_offset 4
 764              		@ sp needed
 765 0090 5DF804FB 		ldr	pc, [sp], #4
 766              	.L53:
 767              	.LCFI15:
 768              		.cfi_restore_state
 335:Core/Src/main.c ****   }
 769              		.loc 1 335 5 is_stmt 1 view .LVU229
 770 0094 FFF7FEFF 		bl	Error_Handler
 771              	.LVL34:
 772              	.L54:
 340:Core/Src/main.c ****   }
 773              		.loc 1 340 5 view .LVU230
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 29


 774 0098 FFF7FEFF 		bl	Error_Handler
 775              	.LVL35:
 776              	.L55:
 344:Core/Src/main.c ****   }
 777              		.loc 1 344 5 view .LVU231
 778 009c FFF7FEFF 		bl	Error_Handler
 779              	.LVL36:
 780              	.L56:
 350:Core/Src/main.c ****   }
 781              		.loc 1 350 5 view .LVU232
 782 00a0 FFF7FEFF 		bl	Error_Handler
 783              	.LVL37:
 784              	.L57:
 358:Core/Src/main.c ****   }
 785              		.loc 1 358 5 view .LVU233
 786 00a4 FFF7FEFF 		bl	Error_Handler
 787              	.LVL38:
 788              	.L58:
 362:Core/Src/main.c ****   }
 789              		.loc 1 362 5 view .LVU234
 790 00a8 FFF7FEFF 		bl	Error_Handler
 791              	.LVL39:
 792              	.L60:
 793              		.align	2
 794              	.L59:
 795 00ac 00000000 		.word	htim3
 796 00b0 00040040 		.word	1073742848
 797              		.cfi_endproc
 798              	.LFE134:
 800              		.section	.text.SystemClock_Config,"ax",%progbits
 801              		.align	1
 802              		.global	SystemClock_Config
 803              		.syntax unified
 804              		.thumb
 805              		.thumb_func
 807              	SystemClock_Config:
 808              	.LFB131:
 163:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 809              		.loc 1 163 1 view -0
 810              		.cfi_startproc
 811              		@ args = 0, pretend = 0, frame = 80
 812              		@ frame_needed = 0, uses_anonymous_args = 0
 813 0000 00B5     		push	{lr}
 814              	.LCFI16:
 815              		.cfi_def_cfa_offset 4
 816              		.cfi_offset 14, -4
 817 0002 95B0     		sub	sp, sp, #84
 818              	.LCFI17:
 819              		.cfi_def_cfa_offset 88
 164:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 820              		.loc 1 164 3 view .LVU236
 164:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 821              		.loc 1 164 22 is_stmt 0 view .LVU237
 822 0004 3422     		movs	r2, #52
 823 0006 0021     		movs	r1, #0
 824 0008 07A8     		add	r0, sp, #28
 825 000a FFF7FEFF 		bl	memset
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 30


 826              	.LVL40:
 165:Core/Src/main.c **** 
 827              		.loc 1 165 3 is_stmt 1 view .LVU238
 165:Core/Src/main.c **** 
 828              		.loc 1 165 22 is_stmt 0 view .LVU239
 829 000e 0023     		movs	r3, #0
 830 0010 0293     		str	r3, [sp, #8]
 831 0012 0393     		str	r3, [sp, #12]
 832 0014 0493     		str	r3, [sp, #16]
 833 0016 0593     		str	r3, [sp, #20]
 834 0018 0693     		str	r3, [sp, #24]
 169:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 835              		.loc 1 169 3 is_stmt 1 view .LVU240
 836              	.LBB11:
 169:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 837              		.loc 1 169 3 view .LVU241
 838 001a 0093     		str	r3, [sp]
 169:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 839              		.loc 1 169 3 view .LVU242
 840 001c 234A     		ldr	r2, .L69
 841 001e 116C     		ldr	r1, [r2, #64]
 842 0020 41F08051 		orr	r1, r1, #268435456
 843 0024 1164     		str	r1, [r2, #64]
 169:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 844              		.loc 1 169 3 view .LVU243
 845 0026 126C     		ldr	r2, [r2, #64]
 846 0028 02F08052 		and	r2, r2, #268435456
 847 002c 0092     		str	r2, [sp]
 169:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 848              		.loc 1 169 3 view .LVU244
 849 002e 009A     		ldr	r2, [sp]
 850              	.LBE11:
 169:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 851              		.loc 1 169 3 view .LVU245
 170:Core/Src/main.c **** 
 852              		.loc 1 170 3 view .LVU246
 853              	.LBB12:
 170:Core/Src/main.c **** 
 854              		.loc 1 170 3 view .LVU247
 855 0030 0193     		str	r3, [sp, #4]
 170:Core/Src/main.c **** 
 856              		.loc 1 170 3 view .LVU248
 857 0032 1F4B     		ldr	r3, .L69+4
 858 0034 1A68     		ldr	r2, [r3]
 859 0036 42F44042 		orr	r2, r2, #49152
 860 003a 1A60     		str	r2, [r3]
 170:Core/Src/main.c **** 
 861              		.loc 1 170 3 view .LVU249
 862 003c 1B68     		ldr	r3, [r3]
 863 003e 03F44043 		and	r3, r3, #49152
 864 0042 0193     		str	r3, [sp, #4]
 170:Core/Src/main.c **** 
 865              		.loc 1 170 3 view .LVU250
 866 0044 019B     		ldr	r3, [sp, #4]
 867              	.LBE12:
 170:Core/Src/main.c **** 
 868              		.loc 1 170 3 view .LVU251
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 31


 175:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 869              		.loc 1 175 3 view .LVU252
 175:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 870              		.loc 1 175 36 is_stmt 0 view .LVU253
 871 0046 0123     		movs	r3, #1
 872 0048 0793     		str	r3, [sp, #28]
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 873              		.loc 1 176 3 is_stmt 1 view .LVU254
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 874              		.loc 1 176 30 is_stmt 0 view .LVU255
 875 004a 4FF48033 		mov	r3, #65536
 876 004e 0893     		str	r3, [sp, #32]
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 877              		.loc 1 177 3 is_stmt 1 view .LVU256
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 878              		.loc 1 177 34 is_stmt 0 view .LVU257
 879 0050 0223     		movs	r3, #2
 880 0052 0D93     		str	r3, [sp, #52]
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 881              		.loc 1 178 3 is_stmt 1 view .LVU258
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 882              		.loc 1 178 35 is_stmt 0 view .LVU259
 883 0054 4FF48002 		mov	r2, #4194304
 884 0058 0E92     		str	r2, [sp, #56]
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 180;
 885              		.loc 1 179 3 is_stmt 1 view .LVU260
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 180;
 886              		.loc 1 179 30 is_stmt 0 view .LVU261
 887 005a 0422     		movs	r2, #4
 888 005c 0F92     		str	r2, [sp, #60]
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 889              		.loc 1 180 3 is_stmt 1 view .LVU262
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 890              		.loc 1 180 30 is_stmt 0 view .LVU263
 891 005e B422     		movs	r2, #180
 892 0060 1092     		str	r2, [sp, #64]
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 893              		.loc 1 181 3 is_stmt 1 view .LVU264
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 894              		.loc 1 181 30 is_stmt 0 view .LVU265
 895 0062 1193     		str	r3, [sp, #68]
 182:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 896              		.loc 1 182 3 is_stmt 1 view .LVU266
 182:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 897              		.loc 1 182 30 is_stmt 0 view .LVU267
 898 0064 1293     		str	r3, [sp, #72]
 183:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 899              		.loc 1 183 3 is_stmt 1 view .LVU268
 183:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 900              		.loc 1 183 30 is_stmt 0 view .LVU269
 901 0066 1393     		str	r3, [sp, #76]
 184:Core/Src/main.c ****   {
 902              		.loc 1 184 3 is_stmt 1 view .LVU270
 184:Core/Src/main.c ****   {
 903              		.loc 1 184 7 is_stmt 0 view .LVU271
 904 0068 07A8     		add	r0, sp, #28
 905 006a FFF7FEFF 		bl	HAL_RCC_OscConfig
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 32


 906              	.LVL41:
 184:Core/Src/main.c ****   {
 907              		.loc 1 184 6 view .LVU272
 908 006e B0B9     		cbnz	r0, .L66
 191:Core/Src/main.c ****   {
 909              		.loc 1 191 3 is_stmt 1 view .LVU273
 191:Core/Src/main.c ****   {
 910              		.loc 1 191 7 is_stmt 0 view .LVU274
 911 0070 FFF7FEFF 		bl	HAL_PWREx_EnableOverDrive
 912              	.LVL42:
 191:Core/Src/main.c ****   {
 913              		.loc 1 191 6 view .LVU275
 914 0074 A8B9     		cbnz	r0, .L67
 198:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 915              		.loc 1 198 3 is_stmt 1 view .LVU276
 198:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 916              		.loc 1 198 31 is_stmt 0 view .LVU277
 917 0076 0F23     		movs	r3, #15
 918 0078 0293     		str	r3, [sp, #8]
 200:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 919              		.loc 1 200 3 is_stmt 1 view .LVU278
 200:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 920              		.loc 1 200 34 is_stmt 0 view .LVU279
 921 007a 0223     		movs	r3, #2
 922 007c 0393     		str	r3, [sp, #12]
 201:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 923              		.loc 1 201 3 is_stmt 1 view .LVU280
 201:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 924              		.loc 1 201 35 is_stmt 0 view .LVU281
 925 007e 0023     		movs	r3, #0
 926 0080 0493     		str	r3, [sp, #16]
 202:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 927              		.loc 1 202 3 is_stmt 1 view .LVU282
 202:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 928              		.loc 1 202 36 is_stmt 0 view .LVU283
 929 0082 4FF4A053 		mov	r3, #5120
 930 0086 0593     		str	r3, [sp, #20]
 203:Core/Src/main.c **** 
 931              		.loc 1 203 3 is_stmt 1 view .LVU284
 203:Core/Src/main.c **** 
 932              		.loc 1 203 36 is_stmt 0 view .LVU285
 933 0088 4FF48053 		mov	r3, #4096
 934 008c 0693     		str	r3, [sp, #24]
 205:Core/Src/main.c ****   {
 935              		.loc 1 205 3 is_stmt 1 view .LVU286
 205:Core/Src/main.c ****   {
 936              		.loc 1 205 7 is_stmt 0 view .LVU287
 937 008e 0521     		movs	r1, #5
 938 0090 02A8     		add	r0, sp, #8
 939 0092 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 940              	.LVL43:
 205:Core/Src/main.c ****   {
 941              		.loc 1 205 6 view .LVU288
 942 0096 30B9     		cbnz	r0, .L68
 209:Core/Src/main.c **** 
 943              		.loc 1 209 1 view .LVU289
 944 0098 15B0     		add	sp, sp, #84
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 33


 945              	.LCFI18:
 946              		.cfi_remember_state
 947              		.cfi_def_cfa_offset 4
 948              		@ sp needed
 949 009a 5DF804FB 		ldr	pc, [sp], #4
 950              	.L66:
 951              	.LCFI19:
 952              		.cfi_restore_state
 186:Core/Src/main.c ****   }
 953              		.loc 1 186 5 is_stmt 1 view .LVU290
 954 009e FFF7FEFF 		bl	Error_Handler
 955              	.LVL44:
 956              	.L67:
 193:Core/Src/main.c ****   }
 957              		.loc 1 193 5 view .LVU291
 958 00a2 FFF7FEFF 		bl	Error_Handler
 959              	.LVL45:
 960              	.L68:
 207:Core/Src/main.c ****   }
 961              		.loc 1 207 5 view .LVU292
 962 00a6 FFF7FEFF 		bl	Error_Handler
 963              	.LVL46:
 964              	.L70:
 965 00aa 00BF     		.align	2
 966              	.L69:
 967 00ac 00380240 		.word	1073887232
 968 00b0 00700040 		.word	1073770496
 969              		.cfi_endproc
 970              	.LFE131:
 972              		.global	__aeabi_f2d
 973              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 974              		.align	2
 975              	.LC0:
 976 0000 526F6C6C 		.ascii	"Roll: %.2f \000"
 976      3A20252E 
 976      32662000 
 977              		.align	2
 978              	.LC1:
 979 000c 50697463 		.ascii	"Pitch: %.2f\012\000"
 979      683A2025 
 979      2E32660A 
 979      00
 980              		.section	.text.main,"ax",%progbits
 981              		.align	1
 982              		.global	main
 983              		.syntax unified
 984              		.thumb
 985              		.thumb_func
 987              	main:
 988              	.LFB130:
  83:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 989              		.loc 1 83 1 view -0
 990              		.cfi_startproc
 991              		@ args = 0, pretend = 0, frame = 0
 992              		@ frame_needed = 0, uses_anonymous_args = 0
 993 0000 70B5     		push	{r4, r5, r6, lr}
 994              	.LCFI20:
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 34


 995              		.cfi_def_cfa_offset 16
 996              		.cfi_offset 4, -16
 997              		.cfi_offset 5, -12
 998              		.cfi_offset 6, -8
 999              		.cfi_offset 14, -4
  91:Core/Src/main.c **** 
 1000              		.loc 1 91 3 view .LVU294
 1001 0002 FFF7FEFF 		bl	HAL_Init
 1002              	.LVL47:
  98:Core/Src/main.c **** 
 1003              		.loc 1 98 3 view .LVU295
 1004 0006 FFF7FEFF 		bl	SystemClock_Config
 1005              	.LVL48:
 105:Core/Src/main.c ****   MX_DMA_Init();
 1006              		.loc 1 105 3 view .LVU296
 1007 000a FFF7FEFF 		bl	MX_GPIO_Init
 1008              	.LVL49:
 106:Core/Src/main.c ****   MX_I2C1_Init();
 1009              		.loc 1 106 3 view .LVU297
 1010 000e FFF7FEFF 		bl	MX_DMA_Init
 1011              	.LVL50:
 107:Core/Src/main.c ****   MX_USART1_UART_Init();
 1012              		.loc 1 107 3 view .LVU298
 1013 0012 FFF7FEFF 		bl	MX_I2C1_Init
 1014              	.LVL51:
 108:Core/Src/main.c ****   MX_USART2_UART_Init();
 1015              		.loc 1 108 3 view .LVU299
 1016 0016 FFF7FEFF 		bl	MX_USART1_UART_Init
 1017              	.LVL52:
 109:Core/Src/main.c ****   MX_TIM2_Init();
 1018              		.loc 1 109 3 view .LVU300
 1019 001a FFF7FEFF 		bl	MX_USART2_UART_Init
 1020              	.LVL53:
 110:Core/Src/main.c ****   MX_TIM3_Init();
 1021              		.loc 1 110 3 view .LVU301
 1022 001e FFF7FEFF 		bl	MX_TIM2_Init
 1023              	.LVL54:
 111:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1024              		.loc 1 111 3 view .LVU302
 1025 0022 FFF7FEFF 		bl	MX_TIM3_Init
 1026              	.LVL55:
 113:Core/Src/main.c **** 
 1027              		.loc 1 113 3 view .LVU303
 1028 0026 FFF7FEFF 		bl	MPU6050_Init
 1029              	.LVL56:
 115:Core/Src/main.c ****   {
 1030              		.loc 1 115 3 view .LVU304
 1031              	.LBB13:
 115:Core/Src/main.c ****   {
 1032              		.loc 1 115 7 view .LVU305
 115:Core/Src/main.c ****   {
 1033              		.loc 1 115 11 is_stmt 0 view .LVU306
 1034 002a 0025     		movs	r5, #0
 115:Core/Src/main.c ****   {
 1035              		.loc 1 115 3 view .LVU307
 1036 002c 1FE0     		b	.L72
 1037              	.LVL57:
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 35


 1038              	.L73:
 117:Core/Src/main.c ****       IMU.Gx_Callib+=IMU.Gx;
 1039              		.loc 1 117 7 is_stmt 1 discriminator 3 view .LVU308
 1040 002e 4B4C     		ldr	r4, .L76
 1041 0030 2046     		mov	r0, r4
 1042 0032 FFF7FEFF 		bl	MPU6050_Read
 1043              	.LVL58:
 118:Core/Src/main.c ****       IMU.Gy_Callib+=IMU.Gy;
 1044              		.loc 1 118 7 discriminator 3 view .LVU309
 118:Core/Src/main.c ****       IMU.Gy_Callib+=IMU.Gy;
 1045              		.loc 1 118 10 is_stmt 0 discriminator 3 view .LVU310
 1046 0036 D4ED037A 		vldr.32	s15, [r4, #12]
 118:Core/Src/main.c ****       IMU.Gy_Callib+=IMU.Gy;
 1047              		.loc 1 118 25 discriminator 3 view .LVU311
 1048 003a 94ED007A 		vldr.32	s14, [r4]
 118:Core/Src/main.c ****       IMU.Gy_Callib+=IMU.Gy;
 1049              		.loc 1 118 20 discriminator 3 view .LVU312
 1050 003e 77EE877A 		vadd.f32	s15, s15, s14
 1051 0042 C4ED037A 		vstr.32	s15, [r4, #12]
 119:Core/Src/main.c ****       IMU.Gz_Callib+=IMU.Gz;
 1052              		.loc 1 119 7 is_stmt 1 discriminator 3 view .LVU313
 119:Core/Src/main.c ****       IMU.Gz_Callib+=IMU.Gz;
 1053              		.loc 1 119 10 is_stmt 0 discriminator 3 view .LVU314
 1054 0046 D4ED047A 		vldr.32	s15, [r4, #16]
 119:Core/Src/main.c ****       IMU.Gz_Callib+=IMU.Gz;
 1055              		.loc 1 119 25 discriminator 3 view .LVU315
 1056 004a 94ED017A 		vldr.32	s14, [r4, #4]
 119:Core/Src/main.c ****       IMU.Gz_Callib+=IMU.Gz;
 1057              		.loc 1 119 20 discriminator 3 view .LVU316
 1058 004e 77EE877A 		vadd.f32	s15, s15, s14
 1059 0052 C4ED047A 		vstr.32	s15, [r4, #16]
 120:Core/Src/main.c ****       HAL_Delay(1);
 1060              		.loc 1 120 7 is_stmt 1 discriminator 3 view .LVU317
 120:Core/Src/main.c ****       HAL_Delay(1);
 1061              		.loc 1 120 10 is_stmt 0 discriminator 3 view .LVU318
 1062 0056 D4ED057A 		vldr.32	s15, [r4, #20]
 120:Core/Src/main.c ****       HAL_Delay(1);
 1063              		.loc 1 120 25 discriminator 3 view .LVU319
 1064 005a 94ED027A 		vldr.32	s14, [r4, #8]
 120:Core/Src/main.c ****       HAL_Delay(1);
 1065              		.loc 1 120 20 discriminator 3 view .LVU320
 1066 005e 77EE877A 		vadd.f32	s15, s15, s14
 1067 0062 C4ED057A 		vstr.32	s15, [r4, #20]
 121:Core/Src/main.c ****   }
 1068              		.loc 1 121 7 is_stmt 1 discriminator 3 view .LVU321
 1069 0066 0120     		movs	r0, #1
 1070 0068 FFF7FEFF 		bl	HAL_Delay
 1071              	.LVL59:
 115:Core/Src/main.c ****   {
 1072              		.loc 1 115 42 discriminator 3 view .LVU322
 1073 006c 0135     		adds	r5, r5, #1
 1074              	.LVL60:
 1075              	.L72:
 115:Core/Src/main.c ****   {
 1076              		.loc 1 115 28 discriminator 1 view .LVU323
 1077 006e B5F5FA6F 		cmp	r5, #2000
 1078 0072 DCDB     		blt	.L73
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 36


 1079              	.LBE13:
 124:Core/Src/main.c ****   IMU.Gy_Callib/=2000;
 1080              		.loc 1 124 3 view .LVU324
 124:Core/Src/main.c ****   IMU.Gy_Callib/=2000;
 1081              		.loc 1 124 6 is_stmt 0 view .LVU325
 1082 0074 394B     		ldr	r3, .L76
 1083 0076 D3ED036A 		vldr.32	s13, [r3, #12]
 124:Core/Src/main.c ****   IMU.Gy_Callib/=2000;
 1084              		.loc 1 124 16 view .LVU326
 1085 007a DFED397A 		vldr.32	s15, .L76+4
 1086 007e 86EEA77A 		vdiv.f32	s14, s13, s15
 1087 0082 83ED037A 		vstr.32	s14, [r3, #12]
 125:Core/Src/main.c ****   IMU.Gz_Callib/=2000;
 1088              		.loc 1 125 3 is_stmt 1 view .LVU327
 125:Core/Src/main.c ****   IMU.Gz_Callib/=2000;
 1089              		.loc 1 125 6 is_stmt 0 view .LVU328
 1090 0086 D3ED046A 		vldr.32	s13, [r3, #16]
 125:Core/Src/main.c ****   IMU.Gz_Callib/=2000;
 1091              		.loc 1 125 16 view .LVU329
 1092 008a 86EEA77A 		vdiv.f32	s14, s13, s15
 1093 008e 83ED047A 		vstr.32	s14, [r3, #16]
 126:Core/Src/main.c **** 
 1094              		.loc 1 126 3 is_stmt 1 view .LVU330
 126:Core/Src/main.c **** 
 1095              		.loc 1 126 6 is_stmt 0 view .LVU331
 1096 0092 D3ED056A 		vldr.32	s13, [r3, #20]
 126:Core/Src/main.c **** 
 1097              		.loc 1 126 16 view .LVU332
 1098 0096 86EEA77A 		vdiv.f32	s14, s13, s15
 1099 009a 83ED057A 		vstr.32	s14, [r3, #20]
 128:Core/Src/main.c ****   TIM2->CCR3 = 2000;
 1100              		.loc 1 128 3 is_stmt 1 view .LVU333
 128:Core/Src/main.c ****   TIM2->CCR3 = 2000;
 1101              		.loc 1 128 14 is_stmt 0 view .LVU334
 1102 009e 4FF08042 		mov	r2, #1073741824
 1103 00a2 4FF4FA63 		mov	r3, #2000
 1104 00a6 9363     		str	r3, [r2, #56]
 129:Core/Src/main.c ****   TIM3->CCR1 = 2000;
 1105              		.loc 1 129 3 is_stmt 1 view .LVU335
 129:Core/Src/main.c ****   TIM3->CCR1 = 2000;
 1106              		.loc 1 129 14 is_stmt 0 view .LVU336
 1107 00a8 D363     		str	r3, [r2, #60]
 130:Core/Src/main.c ****   TIM3->CCR2 = 2000;
 1108              		.loc 1 130 3 is_stmt 1 view .LVU337
 130:Core/Src/main.c ****   TIM3->CCR2 = 2000;
 1109              		.loc 1 130 14 is_stmt 0 view .LVU338
 1110 00aa 02F58062 		add	r2, r2, #1024
 1111 00ae 5363     		str	r3, [r2, #52]
 131:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_2);
 1112              		.loc 1 131 3 is_stmt 1 view .LVU339
 131:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_2);
 1113              		.loc 1 131 14 is_stmt 0 view .LVU340
 1114 00b0 9363     		str	r3, [r2, #56]
 132:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_3);
 1115              		.loc 1 132 3 is_stmt 1 view .LVU341
 1116 00b2 2C4C     		ldr	r4, .L76+8
 1117 00b4 0421     		movs	r1, #4
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 37


 1118 00b6 2046     		mov	r0, r4
 1119 00b8 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1120              	.LVL61:
 133:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_1);
 1121              		.loc 1 133 3 view .LVU342
 1122 00bc 0821     		movs	r1, #8
 1123 00be 2046     		mov	r0, r4
 1124 00c0 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1125              	.LVL62:
 134:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);
 1126              		.loc 1 134 3 view .LVU343
 1127 00c4 284C     		ldr	r4, .L76+12
 1128 00c6 0021     		movs	r1, #0
 1129 00c8 2046     		mov	r0, r4
 1130 00ca FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1131              	.LVL63:
 135:Core/Src/main.c ****   /* USER CODE END 2 */
 1132              		.loc 1 135 3 view .LVU344
 1133 00ce 0421     		movs	r1, #4
 1134 00d0 2046     		mov	r0, r4
 1135 00d2 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1136              	.LVL64:
 1137              	.L74:
 140:Core/Src/main.c ****   {
 1138              		.loc 1 140 3 discriminator 1 view .LVU345
 1139              	.LBB14:
 142:Core/Src/main.c ****     IMU.Gx -= IMU.Gx_Callib;
 1140              		.loc 1 142 5 discriminator 1 view .LVU346
 1141 00d6 214C     		ldr	r4, .L76
 1142 00d8 2046     		mov	r0, r4
 1143 00da FFF7FEFF 		bl	MPU6050_Read
 1144              	.LVL65:
 143:Core/Src/main.c ****     IMU.Gy -= IMU.Gy_Callib;
 1145              		.loc 1 143 5 discriminator 1 view .LVU347
 143:Core/Src/main.c ****     IMU.Gy -= IMU.Gy_Callib;
 1146              		.loc 1 143 8 is_stmt 0 discriminator 1 view .LVU348
 1147 00de D4ED007A 		vldr.32	s15, [r4]
 143:Core/Src/main.c ****     IMU.Gy -= IMU.Gy_Callib;
 1148              		.loc 1 143 18 discriminator 1 view .LVU349
 1149 00e2 94ED037A 		vldr.32	s14, [r4, #12]
 143:Core/Src/main.c ****     IMU.Gy -= IMU.Gy_Callib;
 1150              		.loc 1 143 12 discriminator 1 view .LVU350
 1151 00e6 77EEC77A 		vsub.f32	s15, s15, s14
 1152 00ea C4ED007A 		vstr.32	s15, [r4]
 144:Core/Src/main.c ****     IMU.Gz -= IMU.Gz_Callib;
 1153              		.loc 1 144 5 is_stmt 1 discriminator 1 view .LVU351
 144:Core/Src/main.c ****     IMU.Gz -= IMU.Gz_Callib;
 1154              		.loc 1 144 8 is_stmt 0 discriminator 1 view .LVU352
 1155 00ee D4ED017A 		vldr.32	s15, [r4, #4]
 144:Core/Src/main.c ****     IMU.Gz -= IMU.Gz_Callib;
 1156              		.loc 1 144 18 discriminator 1 view .LVU353
 1157 00f2 94ED047A 		vldr.32	s14, [r4, #16]
 144:Core/Src/main.c ****     IMU.Gz -= IMU.Gz_Callib;
 1158              		.loc 1 144 12 discriminator 1 view .LVU354
 1159 00f6 77EEC77A 		vsub.f32	s15, s15, s14
 1160 00fa C4ED017A 		vstr.32	s15, [r4, #4]
 145:Core/Src/main.c ****     /* USER CODE END WHILE */
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 38


 1161              		.loc 1 145 5 is_stmt 1 discriminator 1 view .LVU355
 145:Core/Src/main.c ****     /* USER CODE END WHILE */
 1162              		.loc 1 145 8 is_stmt 0 discriminator 1 view .LVU356
 1163 00fe D4ED027A 		vldr.32	s15, [r4, #8]
 145:Core/Src/main.c ****     /* USER CODE END WHILE */
 1164              		.loc 1 145 18 discriminator 1 view .LVU357
 1165 0102 94ED057A 		vldr.32	s14, [r4, #20]
 145:Core/Src/main.c ****     /* USER CODE END WHILE */
 1166              		.loc 1 145 12 discriminator 1 view .LVU358
 1167 0106 77EEC77A 		vsub.f32	s15, s15, s14
 1168 010a C4ED027A 		vstr.32	s15, [r4, #8]
 149:Core/Src/main.c ****     sprintf(Pitch,"Pitch: %.2f\n",IMU.Pitch);
 1169              		.loc 1 149 5 is_stmt 1 discriminator 1 view .LVU359
 1170 010e 206B     		ldr	r0, [r4, #48]	@ float
 1171 0110 FFF7FEFF 		bl	__aeabi_f2d
 1172              	.LVL66:
 1173 0114 0246     		mov	r2, r0
 1174 0116 0B46     		mov	r3, r1
 1175 0118 144E     		ldr	r6, .L76+16
 1176 011a 1549     		ldr	r1, .L76+20
 1177 011c 3046     		mov	r0, r6
 1178 011e FFF7FEFF 		bl	sprintf
 1179              	.LVL67:
 150:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, Roll, sizeof(Roll),100);
 1180              		.loc 1 150 5 discriminator 1 view .LVU360
 1181 0122 606B     		ldr	r0, [r4, #52]	@ float
 1182 0124 FFF7FEFF 		bl	__aeabi_f2d
 1183              	.LVL68:
 1184 0128 0246     		mov	r2, r0
 1185 012a 0B46     		mov	r3, r1
 1186 012c 114D     		ldr	r5, .L76+24
 1187 012e 1249     		ldr	r1, .L76+28
 1188 0130 2846     		mov	r0, r5
 1189 0132 FFF7FEFF 		bl	sprintf
 1190              	.LVL69:
 151:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, Pitch, sizeof(Pitch),100);
 1191              		.loc 1 151 5 discriminator 1 view .LVU361
 1192 0136 114C     		ldr	r4, .L76+32
 1193 0138 6423     		movs	r3, #100
 1194 013a 1E22     		movs	r2, #30
 1195 013c 3146     		mov	r1, r6
 1196 013e 2046     		mov	r0, r4
 1197 0140 FFF7FEFF 		bl	HAL_UART_Transmit
 1198              	.LVL70:
 152:Core/Src/main.c ****     HAL_Delay(500);
 1199              		.loc 1 152 5 discriminator 1 view .LVU362
 1200 0144 6423     		movs	r3, #100
 1201 0146 1E22     		movs	r2, #30
 1202 0148 2946     		mov	r1, r5
 1203 014a 2046     		mov	r0, r4
 1204 014c FFF7FEFF 		bl	HAL_UART_Transmit
 1205              	.LVL71:
 153:Core/Src/main.c ****   }
 1206              		.loc 1 153 5 discriminator 1 view .LVU363
 1207 0150 4FF4FA70 		mov	r0, #500
 1208 0154 FFF7FEFF 		bl	HAL_Delay
 1209              	.LVL72:
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 39


 1210              	.LBE14:
 140:Core/Src/main.c ****   {
 1211              		.loc 1 140 9 discriminator 1 view .LVU364
 1212 0158 BDE7     		b	.L74
 1213              	.L77:
 1214 015a 00BF     		.align	2
 1215              	.L76:
 1216 015c 00000000 		.word	IMU
 1217 0160 0000FA44 		.word	1157234688
 1218 0164 00000000 		.word	htim2
 1219 0168 00000000 		.word	htim3
 1220 016c 00000000 		.word	Roll
 1221 0170 00000000 		.word	.LC0
 1222 0174 00000000 		.word	Pitch
 1223 0178 0C000000 		.word	.LC1
 1224 017c 00000000 		.word	huart2
 1225              		.cfi_endproc
 1226              	.LFE130:
 1228              		.global	Pitch
 1229              		.section	.bss.Pitch,"aw",%nobits
 1230              		.align	2
 1233              	Pitch:
 1234 0000 00000000 		.space	30
 1234      00000000 
 1234      00000000 
 1234      00000000 
 1234      00000000 
 1235              		.global	Roll
 1236              		.section	.bss.Roll,"aw",%nobits
 1237              		.align	2
 1240              	Roll:
 1241 0000 00000000 		.space	30
 1241      00000000 
 1241      00000000 
 1241      00000000 
 1241      00000000 
 1242              		.global	IMU
 1243              		.section	.bss.IMU,"aw",%nobits
 1244              		.align	2
 1247              	IMU:
 1248 0000 00000000 		.space	64
 1248      00000000 
 1248      00000000 
 1248      00000000 
 1248      00000000 
 1249              		.global	huart2
 1250              		.section	.bss.huart2,"aw",%nobits
 1251              		.align	2
 1254              	huart2:
 1255 0000 00000000 		.space	68
 1255      00000000 
 1255      00000000 
 1255      00000000 
 1255      00000000 
 1256              		.global	huart1
 1257              		.section	.bss.huart1,"aw",%nobits
 1258              		.align	2
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 40


 1261              	huart1:
 1262 0000 00000000 		.space	68
 1262      00000000 
 1262      00000000 
 1262      00000000 
 1262      00000000 
 1263              		.global	hdma_tim3_ch1_trig
 1264              		.section	.bss.hdma_tim3_ch1_trig,"aw",%nobits
 1265              		.align	2
 1268              	hdma_tim3_ch1_trig:
 1269 0000 00000000 		.space	96
 1269      00000000 
 1269      00000000 
 1269      00000000 
 1269      00000000 
 1270              		.global	hdma_tim3_ch2
 1271              		.section	.bss.hdma_tim3_ch2,"aw",%nobits
 1272              		.align	2
 1275              	hdma_tim3_ch2:
 1276 0000 00000000 		.space	96
 1276      00000000 
 1276      00000000 
 1276      00000000 
 1276      00000000 
 1277              		.global	hdma_tim2_up_ch3
 1278              		.section	.bss.hdma_tim2_up_ch3,"aw",%nobits
 1279              		.align	2
 1282              	hdma_tim2_up_ch3:
 1283 0000 00000000 		.space	96
 1283      00000000 
 1283      00000000 
 1283      00000000 
 1283      00000000 
 1284              		.global	hdma_tim2_ch2_ch4
 1285              		.section	.bss.hdma_tim2_ch2_ch4,"aw",%nobits
 1286              		.align	2
 1289              	hdma_tim2_ch2_ch4:
 1290 0000 00000000 		.space	96
 1290      00000000 
 1290      00000000 
 1290      00000000 
 1290      00000000 
 1291              		.global	htim3
 1292              		.section	.bss.htim3,"aw",%nobits
 1293              		.align	2
 1296              	htim3:
 1297 0000 00000000 		.space	72
 1297      00000000 
 1297      00000000 
 1297      00000000 
 1297      00000000 
 1298              		.global	htim2
 1299              		.section	.bss.htim2,"aw",%nobits
 1300              		.align	2
 1303              	htim2:
 1304 0000 00000000 		.space	72
 1304      00000000 
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 41


 1304      00000000 
 1304      00000000 
 1304      00000000 
 1305              		.global	hi2c1
 1306              		.section	.bss.hi2c1,"aw",%nobits
 1307              		.align	2
 1310              	hi2c1:
 1311 0000 00000000 		.space	84
 1311      00000000 
 1311      00000000 
 1311      00000000 
 1311      00000000 
 1312              		.text
 1313              	.Letext0:
 1314              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 1315              		.file 4 "c:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\12.2 mpacbti-rel1\\arm-none-eab
 1316              		.file 5 "c:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\12.2 mpacbti-rel1\\arm-none-eab
 1317              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1318              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1319              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1320              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1321              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1322              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1323              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1324              		.file 13 "Core/Inc/mpu6050.h"
 1325              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1326              		.file 15 "Core/Inc/main.h"
 1327              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1328              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1329              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr_ex.h"
 1330              		.file 19 "<built-in>"
ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 42


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:21     .text.MX_GPIO_Init:00000000 $t
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:26     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:111    .text.MX_GPIO_Init:0000005c $d
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:116    .text.MX_DMA_Init:00000000 $t
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:121    .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:202    .text.MX_DMA_Init:00000060 $d
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:207    .text.Error_Handler:00000000 $t
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:213    .text.Error_Handler:00000000 Error_Handler
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:245    .text.MX_I2C1_Init:00000000 $t
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:250    .text.MX_I2C1_Init:00000000 MX_I2C1_Init
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:308    .text.MX_I2C1_Init:0000002c $d
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:1310   .bss.hi2c1:00000000 hi2c1
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:315    .text.MX_USART1_UART_Init:00000000 $t
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:320    .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:375    .text.MX_USART1_UART_Init:0000002c $d
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:1261   .bss.huart1:00000000 huart1
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:381    .text.MX_USART2_UART_Init:00000000 $t
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:386    .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:441    .text.MX_USART2_UART_Init:0000002c $d
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:1254   .bss.huart2:00000000 huart2
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:447    .text.MX_TIM2_Init:00000000 $t
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:452    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:619    .text.MX_TIM2_Init:000000b0 $d
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:1303   .bss.htim2:00000000 htim2
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:624    .text.MX_TIM3_Init:00000000 $t
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:629    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:795    .text.MX_TIM3_Init:000000ac $d
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:1296   .bss.htim3:00000000 htim3
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:801    .text.SystemClock_Config:00000000 $t
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:807    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:967    .text.SystemClock_Config:000000ac $d
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:974    .rodata.main.str1.4:00000000 $d
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:981    .text.main:00000000 $t
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:987    .text.main:00000000 main
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:1216   .text.main:0000015c $d
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:1247   .bss.IMU:00000000 IMU
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:1240   .bss.Roll:00000000 Roll
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:1233   .bss.Pitch:00000000 Pitch
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:1230   .bss.Pitch:00000000 $d
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:1237   .bss.Roll:00000000 $d
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:1244   .bss.IMU:00000000 $d
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:1251   .bss.huart2:00000000 $d
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:1258   .bss.huart1:00000000 $d
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:1268   .bss.hdma_tim3_ch1_trig:00000000 hdma_tim3_ch1_trig
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:1265   .bss.hdma_tim3_ch1_trig:00000000 $d
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:1275   .bss.hdma_tim3_ch2:00000000 hdma_tim3_ch2
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:1272   .bss.hdma_tim3_ch2:00000000 $d
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:1282   .bss.hdma_tim2_up_ch3:00000000 hdma_tim2_up_ch3
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:1279   .bss.hdma_tim2_up_ch3:00000000 $d
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:1289   .bss.hdma_tim2_ch2_ch4:00000000 hdma_tim2_ch2_ch4
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:1286   .bss.hdma_tim2_ch2_ch4:00000000 $d
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:1293   .bss.htim3:00000000 $d
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:1300   .bss.htim2:00000000 $d
C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s:1307   .bss.hi2c1:00000000 $d

ARM GAS  C:\Users\pc\AppData\Local\Temp\ccxHVwYr.s 			page 43


UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_I2C_Init
HAL_UART_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
memset
HAL_RCC_OscConfig
HAL_PWREx_EnableOverDrive
HAL_RCC_ClockConfig
__aeabi_f2d
HAL_Init
MPU6050_Init
MPU6050_Read
HAL_Delay
HAL_TIM_PWM_Start
sprintf
HAL_UART_Transmit
