module top_module (
    input clk,
    input reset,
    output OneHertz,
    output [2:0] c_enable
);
    wire [3:0] Q0, Q1, Q2;
    assign c_enable[0]=1'b1;

    bcdcount counter0 (clk, reset, c_enable[0],Q0);
    
    assign c_enable[1]=c_enable[0]&(Q0==4'd9);
    bcdcount counter1 (clk, reset, c_enable[1],Q1);
    assign c_enable[2]=c_enable[1]&c_enable[0]&(Q0==4'd9)&(Q1==4'd9);
    bcdcount counter2 (clk,reset,c_enable[2],Q2);
    assign OneHertz=c_enable[2]&(Q2==4'd9);

endmodule
