// Seed: 1028686411
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = id_2 == id_3;
  assign id_3 = 1;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    output supply0 id_2,
    output supply0 id_3,
    input tri1 id_4,
    output tri id_5,
    output wor id_6,
    input tri1 id_7,
    input wire id_8,
    output tri0 id_9,
    input tri id_10,
    input wand id_11,
    output tri0 id_12,
    input uwire id_13,
    input tri0 id_14,
    input wor id_15,
    input tri0 id_16,
    input uwire id_17,
    input supply1 id_18,
    input tri1 id_19,
    output uwire id_20,
    input supply1 id_21,
    output tri1 id_22,
    input tri1 id_23,
    input tri id_24
);
  wire id_26;
  wire id_27;
  module_0 modCall_1 (
      id_26,
      id_27
  );
  assign modCall_1.id_2 = 0;
  always @(posedge 1'd0) id_12 = id_24;
endmodule
