<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="FFT_VGA.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="adc_fifo_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fft.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fft.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fft.ngc" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fft.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fft.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fft.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fft.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fft.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fft_envsettings.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fft_ram_tb_beh.prj"/>
    <file xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fft_ram_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="fft_ram_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fft_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fft_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fft_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="fft_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="fft_with_ram.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="fft_with_ram.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="fft_with_ram.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fft_with_ram.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="fft_with_ram.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fft_with_ram.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="fft_with_ram.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fft_with_ram.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="fft_with_ram.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fft_with_ram.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="fft_with_ram.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="fft_with_ram.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="fft_with_ram.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fft_with_ram.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="fft_with_ram.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fft_with_ram.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fft_with_ram.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="fft_with_ram.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="fft_with_ram.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="fft_with_ram.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="fft_with_ram.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="fft_with_ram.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fft_with_ram.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fft_with_ram_envsettings.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fft_with_ram_fpga_editor.log"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="fft_with_ram_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="fft_with_ram_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="fft_with_ram_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="fft_with_ram_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="fft_with_ram_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fft_with_ram_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fft_with_ram_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="fft_with_ram_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="fft_with_ram_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fft_with_ram_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fft_with_ram_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="fft_with_ram_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="fft_with_ram_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fft_with_ram_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fft_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1386633135" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1386633135">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1386641244" xil_pn:in_ck="-6367093757712490851" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1386641244">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1386635594" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5748415521578584502" xil_pn:start_ts="1386635594">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1386635594" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-484198328509391160" xil_pn:start_ts="1386635594">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1386641245" xil_pn:in_ck="4685541232241685698" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5258488815058935184" xil_pn:start_ts="1386641244">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ipcore_dir/adc_fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/adc_fifo.vhd"/>
      <outfile xil_pn:name="ipcore_dir/adc_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/adc_ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/dcm.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fft_core.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fft_core.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fft_ram_simple.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fft_ram_simple.vhd"/>
      <outfile xil_pn:name="ipcore_dir/multiplier.ngc"/>
      <outfile xil_pn:name="ipcore_dir/multiplier.vhd"/>
      <outfile xil_pn:name="ipcore_dir/sqrt.ngc"/>
      <outfile xil_pn:name="ipcore_dir/sqrt.vhd"/>
      <outfile xil_pn:name="ipcore_dir/vga_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/vga_ram.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1386641245" xil_pn:in_ck="3928533678541278329" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1386641245">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1386641258" xil_pn:in_ck="-8253615730917520905" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-286321486662433292" xil_pn:start_ts="1386641245">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1386641258" xil_pn:in_ck="-7896171042911863438" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1617193606121873727" xil_pn:start_ts="1386641258">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1404094401" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1404094401">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1404094401" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4587321816673660187" xil_pn:start_ts="1404094401">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1404094402" xil_pn:in_ck="4685541232241685698" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1095963791715392822" xil_pn:start_ts="1404094401">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/adc_fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/adc_fifo.vhd"/>
      <outfile xil_pn:name="ipcore_dir/adc_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/adc_ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/dcm.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fft_core.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fft_core.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fft_ram_simple.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fft_ram_simple.vhd"/>
      <outfile xil_pn:name="ipcore_dir/multiplier.ngc"/>
      <outfile xil_pn:name="ipcore_dir/multiplier.vhd"/>
      <outfile xil_pn:name="ipcore_dir/sqrt.ngc"/>
      <outfile xil_pn:name="ipcore_dir/sqrt.vhd"/>
      <outfile xil_pn:name="ipcore_dir/vga_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/vga_ram.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1404094402" xil_pn:in_ck="-4856408871470112727" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1404094402">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1404094402" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2580900829945013347" xil_pn:start_ts="1404094402">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1404094402" xil_pn:in_ck="-4856408871470112727" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1404094402">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1404094402" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3710550387178896980" xil_pn:start_ts="1404094402">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1404094419" xil_pn:in_ck="2289804460364505214" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-988516575293385373" xil_pn:start_ts="1404094402">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="fft.ngr"/>
      <outfile xil_pn:name="fft_with_ram.lso"/>
      <outfile xil_pn:name="fft_with_ram.ngc"/>
      <outfile xil_pn:name="fft_with_ram.ngr"/>
      <outfile xil_pn:name="fft_with_ram.prj"/>
      <outfile xil_pn:name="fft_with_ram.stx"/>
      <outfile xil_pn:name="fft_with_ram.syr"/>
      <outfile xil_pn:name="fft_with_ram.xst"/>
      <outfile xil_pn:name="fft_with_ram_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1404094419" xil_pn:in_ck="6976243315482493074" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="2779253124222780722" xil_pn:start_ts="1404094419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1404094427" xil_pn:in_ck="2798850033455002080" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5318029715177063253" xil_pn:start_ts="1404094419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="fft_with_ram.bld"/>
      <outfile xil_pn:name="fft_with_ram.ngd"/>
      <outfile xil_pn:name="fft_with_ram_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1404094431" xil_pn:in_ck="6757843385311252452" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1404094427">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="fft_with_ram.pcf"/>
      <outfile xil_pn:name="fft_with_ram_map.map"/>
      <outfile xil_pn:name="fft_with_ram_map.mrp"/>
      <outfile xil_pn:name="fft_with_ram_map.ncd"/>
      <outfile xil_pn:name="fft_with_ram_map.ngm"/>
      <outfile xil_pn:name="fft_with_ram_map.xrpt"/>
      <outfile xil_pn:name="fft_with_ram_summary.xml"/>
      <outfile xil_pn:name="fft_with_ram_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1386644814" xil_pn:in_ck="6635554383074783485" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1386644780">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="fft_with_ram.ncd"/>
      <outfile xil_pn:name="fft_with_ram.pad"/>
      <outfile xil_pn:name="fft_with_ram.par"/>
      <outfile xil_pn:name="fft_with_ram.ptwx"/>
      <outfile xil_pn:name="fft_with_ram.unroutes"/>
      <outfile xil_pn:name="fft_with_ram.xpi"/>
      <outfile xil_pn:name="fft_with_ram_pad.csv"/>
      <outfile xil_pn:name="fft_with_ram_pad.txt"/>
      <outfile xil_pn:name="fft_with_ram_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1386644828" xil_pn:in_ck="-7602629866601521827" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1386644814">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="fft_with_ram.bgn"/>
      <outfile xil_pn:name="fft_with_ram.bit"/>
      <outfile xil_pn:name="fft_with_ram.drc"/>
      <outfile xil_pn:name="fft_with_ram.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1386644884" xil_pn:in_ck="-7602629866601534681" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1386644883">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
    </transform>
    <transform xil_pn:end_ts="1386643078" xil_pn:in_ck="6757843385311252320" xil_pn:name="TRAN_fpgaFloorplanPostPAR" xil_pn:start_ts="1386643072">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1386643031" xil_pn:in_ck="-7602629866601521827" xil_pn:name="TRAN_XPower_spartan6" xil_pn:prop_ck="1949643303204221642" xil_pn:start_ts="1386643031">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1386644814" xil_pn:in_ck="6757843385311252320" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1386644806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="fft_with_ram.twr"/>
      <outfile xil_pn:name="fft_with_ram.twx"/>
    </transform>
  </transforms>

</generated_project>
