module Big_Alu(clk, res, a, b, outp);
  input clk,res;
  input [26:0] a;
  input [31:0] b;
  reg sig_a,sig_b;
  reg [26:0] fra_a=0;
  reg [26:0] fra_b=0;
  output reg [27:0] outp=0; //Added an overflow place at 26.
  
  always @(posedge clk)
    begin
      fra_b[25] = 1;
      sig_a = a[26];
      sig_b = b[31];
      fra_a[25:0] = a[25:0];
      fra_b[22:0] = b[22:0];
      if(sig_a == sig_b)
        begin
          outp[27] = sig_a;
          outp[26:0] = fra_a + fra_b;
        end
      else
        begin
          if(fra_a > fra_b)
            begin
              outp[27] = sig_a;
              outp[26:0] = fra_a - fra_b;
            end
          else
            begin
              outp[27] = sig_b;
              outp[26:0] = fra_b - fra_a;
            end
          end
      if(res == 0)
        outp = 0;
    end
endmodule