Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Nov 30 08:02:22 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.632ns  (required time - arrival time)
  Source:                 blur/stage1_data_reg_reg[8][2]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            blur/stage2_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        6.428ns  (logic 2.970ns (46.204%)  route 3.458ns (53.796%))
  Logic Levels:           8  (CARRY4=4 LUT3=3 LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.051ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=410, estimated)      1.543     5.051    blur/CLK
    SLICE_X10Y80         FDRE                                         r  blur/stage1_data_reg_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDRE (Prop_fdre_C_Q)         0.478     5.529 r  blur/stage1_data_reg_reg[8][2]/Q
                         net (fo=3, estimated)        1.010     6.539    blur/stage1_data_reg_reg[8][2]
    SLICE_X10Y82         LUT3 (Prop_lut3_I1_O)        0.327     6.866 r  blur/stage2_data[7]_i_25/O
                         net (fo=2, estimated)        0.632     7.498    blur/stage2_data[7]_i_25_n_0
    SLICE_X10Y82         LUT4 (Prop_lut4_I3_O)        0.331     7.829 r  blur/stage2_data[7]_i_27/O
                         net (fo=1, routed)           0.000     7.829    blur/stage2_data[7]_i_27_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.205 r  blur/stage2_data_reg[7]_i_19/CO[3]
                         net (fo=1, estimated)        0.000     8.205    blur/stage2_data_reg[7]_i_19_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.322 r  blur/stage2_data_reg[11]_i_13/CO[3]
                         net (fo=1, estimated)        0.000     8.322    blur/stage2_data_reg[11]_i_13_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.645 r  blur/stage2_data_reg[11]_i_10/O[1]
                         net (fo=2, estimated)        1.038     9.683    blur/stage2_data_reg[11]_i_10_n_6
    SLICE_X7Y83          LUT3 (Prop_lut3_I1_O)        0.334    10.017 r  blur/stage2_data[11]_i_2/O
                         net (fo=2, estimated)        0.778    10.795    blur/stage2_data[11]_i_2_n_0
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.332    11.127 r  blur/stage2_data[11]_i_6/O
                         net (fo=1, routed)           0.000    11.127    blur/stage2_data[11]_i_6_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.479 r  blur/stage2_data_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.479    blur/stage2_data_reg[11]_i_1_n_4
    SLICE_X7Y83          FDRE                                         r  blur/stage2_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=410, estimated)      1.496    14.831    blur/CLK
    SLICE_X7Y83          FDRE                                         r  blur/stage2_data_reg[11]/C
                         clock pessimism              0.254    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X7Y83          FDRE (Setup_fdre_C_D)        0.062    15.111    blur/stage2_data_reg[11]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -11.479    
  -------------------------------------------------------------------
                         slack                                  3.632    




