Timing Analyzer report for test_VGA
Sun Jul 18 10:10:34 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pclk'
 13. Slow 1200mV 85C Model Setup: 'clk108|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'pclk'
 15. Slow 1200mV 85C Model Hold: 'clk108|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'pclk'
 24. Slow 1200mV 0C Model Setup: 'clk108|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'pclk'
 26. Slow 1200mV 0C Model Hold: 'clk108|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'pclk'
 34. Fast 1200mV 0C Model Setup: 'clk108|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Hold: 'pclk'
 36. Fast 1200mV 0C Model Hold: 'clk108|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; test_VGA                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10E22C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   1.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+
; Clock Name                                         ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                               ; Targets                                                ;
+----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+
; clk                                                ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { clk }                                                ;
; clk24|altpll_component|auto_generated|pll1|clk[0]  ; Generated ; 41.666 ; 24.0 MHz   ; 0.000 ; 20.833 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; clk    ; clk24|altpll_component|auto_generated|pll1|inclk[0]  ; { clk24|altpll_component|auto_generated|pll1|clk[0] }  ;
; clk108|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 31.746 ; 31.5 MHz   ; 0.000 ; 15.873 ; 50.00      ; 100       ; 63          ;       ;        ;           ;            ; false    ; clk    ; clk108|altpll_component|auto_generated|pll1|inclk[0] ; { clk108|altpll_component|auto_generated|pll1|clk[0] } ;
; pclk                                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { pclk }                                               ;
+----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                       ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 134.39 MHz ; 134.39 MHz      ; clk108|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 148.32 MHz ; 148.32 MHz      ; pclk                                               ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; pclk                                               ; -3.051 ; -103.954      ;
; clk108|altpll_component|auto_generated|pll1|clk[0] ; 24.305 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; pclk                                               ; 0.453 ; 0.000         ;
; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.525 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; pclk                                               ; -3.201 ; -106.590      ;
; clk                                                ; 9.895  ; 0.000         ;
; clk108|altpll_component|auto_generated|pll1|clk[0] ; 15.594 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pclk'                                                                                                                                                                                      ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.051 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.080     ; 3.972      ;
; -2.927 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.080     ; 3.848      ;
; -2.878 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.080     ; 3.799      ;
; -2.871 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.418      ; 3.837      ;
; -2.871 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.412      ; 3.831      ;
; -2.871 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.412      ; 3.831      ;
; -2.839 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.424      ; 3.811      ;
; -2.839 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.418      ; 3.805      ;
; -2.839 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.418      ; 3.805      ;
; -2.834 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.754      ;
; -2.834 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.754      ;
; -2.834 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.754      ;
; -2.834 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.754      ;
; -2.834 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.754      ;
; -2.834 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.754      ;
; -2.834 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.754      ;
; -2.834 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.754      ;
; -2.834 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.754      ;
; -2.834 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.754      ;
; -2.834 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.754      ;
; -2.834 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.754      ;
; -2.834 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.754      ;
; -2.807 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.080     ; 3.728      ;
; -2.746 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.080     ; 3.667      ;
; -2.740 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.660      ;
; -2.740 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.660      ;
; -2.740 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.660      ;
; -2.740 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.660      ;
; -2.740 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.660      ;
; -2.740 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.660      ;
; -2.740 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.660      ;
; -2.740 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.660      ;
; -2.740 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.660      ;
; -2.740 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.660      ;
; -2.740 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.660      ;
; -2.740 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.660      ;
; -2.740 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.660      ;
; -2.704 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.624      ;
; -2.704 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.624      ;
; -2.704 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.624      ;
; -2.704 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.624      ;
; -2.704 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.624      ;
; -2.704 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.624      ;
; -2.704 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.624      ;
; -2.704 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.624      ;
; -2.704 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.624      ;
; -2.704 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.624      ;
; -2.704 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.624      ;
; -2.704 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.624      ;
; -2.704 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.081     ; 3.624      ;
; -2.654 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.424      ; 3.626      ;
; -2.654 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.418      ; 3.620      ;
; -2.654 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.418      ; 3.620      ;
; -2.652 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.080     ; 3.573      ;
; -2.650 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.080     ; 3.571      ;
; -2.640 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.418      ; 3.606      ;
; -2.640 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.412      ; 3.600      ;
; -2.640 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.412      ; 3.600      ;
; -2.623 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.080     ; 3.544      ;
; -2.623 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.080     ; 3.544      ;
; -2.605 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.080     ; 3.526      ;
; -2.580 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.424      ; 3.552      ;
; -2.580 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.418      ; 3.546      ;
; -2.580 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.418      ; 3.546      ;
; -2.568 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.080     ; 3.489      ;
; -2.532 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.080     ; 3.453      ;
; -2.529 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.080     ; 3.450      ;
; -2.529 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.080     ; 3.450      ;
; -2.511 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.080     ; 3.432      ;
; -2.493 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.080     ; 3.414      ;
; -2.493 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.080     ; 3.414      ;
; -2.492 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.418      ; 3.458      ;
; -2.492 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.412      ; 3.452      ;
; -2.492 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.412      ; 3.452      ;
; -2.489 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.408      ; 3.445      ;
; -2.489 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.402      ; 3.439      ;
; -2.489 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.402      ; 3.439      ;
; -2.481 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.400      ;
; -2.481 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.400      ;
; -2.481 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.400      ;
; -2.481 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.400      ;
; -2.481 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.400      ;
; -2.481 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.400      ;
; -2.481 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.400      ;
; -2.481 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.400      ;
; -2.481 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.400      ;
; -2.481 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.400      ;
; -2.481 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.400      ;
; -2.481 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.400      ;
; -2.481 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.400      ;
; -2.477 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.392      ; 3.417      ;
; -2.477 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.386      ; 3.411      ;
; -2.477 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.386      ; 3.411      ;
; -2.451 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.393      ; 3.392      ;
; -2.451 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.387      ; 3.386      ;
; -2.451 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.387      ; 3.386      ;
; -2.444 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.080     ; 3.365      ;
; -2.431 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.417      ; 3.396      ;
; -2.431 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.417      ; 3.396      ;
; -2.430 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.423      ; 3.401      ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk108|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                              ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                  ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 24.305 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.239      ; 7.728      ;
; 24.334 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.239      ; 7.699      ;
; 24.370 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.239      ; 7.663      ;
; 24.489 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.239      ; 7.544      ;
; 24.579 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.239      ; 7.454      ;
; 24.642 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.221      ; 7.373      ;
; 24.645 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.221      ; 7.370      ;
; 24.671 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.221      ; 7.344      ;
; 24.674 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.221      ; 7.341      ;
; 24.685 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.239      ; 7.348      ;
; 24.707 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.221      ; 7.308      ;
; 24.710 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.221      ; 7.305      ;
; 24.720 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.226      ; 7.300      ;
; 24.749 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.226      ; 7.271      ;
; 24.785 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.226      ; 7.235      ;
; 24.794 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.241      ; 7.241      ;
; 24.817 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.239      ; 7.216      ;
; 24.823 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.241      ; 7.212      ;
; 24.826 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.221      ; 7.189      ;
; 24.829 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.221      ; 7.186      ;
; 24.831 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.244      ; 7.207      ;
; 24.859 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.241      ; 7.176      ;
; 24.860 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.244      ; 7.178      ;
; 24.896 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.244      ; 7.142      ;
; 24.904 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.226      ; 7.116      ;
; 24.916 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.221      ; 7.099      ;
; 24.919 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.221      ; 7.096      ;
; 24.964 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.239      ; 7.069      ;
; 24.978 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.241      ; 7.057      ;
; 24.994 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.226      ; 7.026      ;
; 25.015 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.244      ; 7.023      ;
; 25.022 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.221      ; 6.993      ;
; 25.025 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.221      ; 6.990      ;
; 25.067 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.213      ; 6.940      ;
; 25.068 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.241      ; 6.967      ;
; 25.077 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.228      ; 6.945      ;
; 25.096 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.213      ; 6.911      ;
; 25.100 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.226      ; 6.920      ;
; 25.105 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.244      ; 6.933      ;
; 25.106 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.228      ; 6.916      ;
; 25.132 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.213      ; 6.875      ;
; 25.142 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.228      ; 6.880      ;
; 25.154 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.221      ; 6.861      ;
; 25.157 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.221      ; 6.858      ;
; 25.174 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.241      ; 6.861      ;
; 25.211 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.244      ; 6.827      ;
; 25.232 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.226      ; 6.788      ;
; 25.251 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.213      ; 6.756      ;
; 25.261 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.228      ; 6.761      ;
; 25.283 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.239      ; 6.750      ;
; 25.301 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.221      ; 6.714      ;
; 25.304 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.221      ; 6.711      ;
; 25.306 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.241      ; 6.729      ;
; 25.341 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.213      ; 6.666      ;
; 25.343 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.244      ; 6.695      ;
; 25.351 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.228      ; 6.671      ;
; 25.379 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.226      ; 6.641      ;
; 25.447 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.213      ; 6.560      ;
; 25.453 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.241      ; 6.582      ;
; 25.457 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.228      ; 6.565      ;
; 25.490 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.244      ; 6.548      ;
; 25.579 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.213      ; 6.428      ;
; 25.589 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.228      ; 6.433      ;
; 25.620 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.221      ; 6.395      ;
; 25.623 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.221      ; 6.392      ;
; 25.698 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.226      ; 6.322      ;
; 25.726 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.213      ; 6.281      ;
; 25.736 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.228      ; 6.286      ;
; 25.772 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.241      ; 6.263      ;
; 25.797 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.258      ; 6.255      ;
; 25.809 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.244      ; 6.229      ;
; 25.910 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.258      ; 6.142      ;
; 26.008 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.258      ; 6.044      ;
; 26.031 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.258      ; 6.021      ;
; 26.045 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.213      ; 5.962      ;
; 26.055 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.228      ; 5.967      ;
; 26.134 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.240      ; 5.900      ;
; 26.137 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.240      ; 5.897      ;
; 26.212 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.245      ; 5.827      ;
; 26.250 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.240      ; 5.784      ;
; 26.260 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.240      ; 5.774      ;
; 26.286 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.260      ; 5.768      ;
; 26.323 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.263      ; 5.734      ;
; 26.325 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.245      ; 5.714      ;
; 26.345 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.240      ; 5.689      ;
; 26.348 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.240      ; 5.686      ;
; 26.371 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.240      ; 5.663      ;
; 26.410 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.240      ; 5.624      ;
; 26.412 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.260      ; 5.642      ;
; 26.423 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.245      ; 5.616      ;
; 26.446 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.245      ; 5.593      ;
; 26.449 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.263      ; 5.608      ;
; 26.497 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.260      ; 5.557      ;
; 26.534 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.263      ; 5.523      ;
; 26.559 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.232      ; 5.467      ;
; 26.562 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.260      ; 5.492      ;
; 26.569 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.247      ; 5.472      ;
; 26.599 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.263      ; 5.458      ;
; 26.682 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.247      ; 5.359      ;
; 26.685 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.232      ; 5.341      ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pclk'                                                                                                                                                                                      ;
+-------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; FSM_data:datos|mem_px_data[0]  ; FSM_data:datos|mem_px_data[0]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FSM_data:datos|mem_px_data[2]  ; FSM_data:datos|mem_px_data[2]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FSM_data:datos|i               ; FSM_data:datos|i                                                                                         ; pclk         ; pclk        ; 0.000        ; 0.081      ; 0.746      ;
; 0.761 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.054      ;
; 0.763 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.056      ;
; 0.765 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.058      ;
; 0.769 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.062      ;
; 0.771 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.065      ;
; 0.774 ; FSM_data:datos|mem_px_addr[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.578      ; 1.126      ;
; 0.785 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.078      ;
; 0.785 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.078      ;
; 0.786 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.079      ;
; 0.787 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.080      ;
; 0.790 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.578      ; 1.142      ;
; 0.801 ; FSM_data:datos|mem_px_addr[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.578      ; 1.153      ;
; 1.063 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.578      ; 1.415      ;
; 1.075 ; FSM_data:datos|mem_px_addr[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.578      ; 1.427      ;
; 1.091 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.578      ; 1.443      ;
; 1.092 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.578      ; 1.444      ;
; 1.097 ; FSM_data:datos|mem_px_data[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_datain_reg0  ; pclk         ; pclk        ; -0.500       ; 0.581      ; 1.452      ;
; 1.101 ; FSM_data:datos|mem_px_addr[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.578      ; 1.453      ;
; 1.109 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.578      ; 1.461      ;
; 1.116 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; FSM_data:datos|mem_px_addr[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.580      ; 1.470      ;
; 1.117 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; FSM_data:datos|mem_px_addr[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.578      ; 1.470      ;
; 1.118 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.595      ; 1.487      ;
; 1.120 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.574      ; 1.468      ;
; 1.124 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.417      ;
; 1.124 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.419      ;
; 1.133 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.426      ;
; 1.133 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.426      ;
; 1.133 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.426      ;
; 1.135 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.578      ; 1.487      ;
; 1.139 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.432      ;
; 1.139 ; FSM_data:datos|mem_px_data[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pclk         ; pclk        ; -0.500       ; 0.577      ; 1.490      ;
; 1.140 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.433      ;
; 1.142 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.435      ;
; 1.142 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.435      ;
; 1.148 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.441      ;
; 1.157 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.450      ;
; 1.163 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.563      ; 1.500      ;
; 1.164 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.596      ; 1.534      ;
; 1.176 ; FSM_data:datos|mem_px_data[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_datain_reg0  ; pclk         ; pclk        ; -0.500       ; 0.566      ; 1.516      ;
; 1.181 ; FSM_data:datos|mem_px_data[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_datain_reg0  ; pclk         ; pclk        ; -0.500       ; 0.567      ; 1.522      ;
; 1.190 ; FSM_data:datos|mem_px_data[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_datain_reg0  ; pclk         ; pclk        ; -0.500       ; 0.583      ; 1.547      ;
; 1.190 ; FSM_data:datos|mem_px_addr[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.564      ; 1.528      ;
; 1.192 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.595      ; 1.561      ;
; 1.197 ; FSM_data:datos|mem_px_addr[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.595      ; 1.566      ;
; 1.204 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.595      ; 1.573      ;
; 1.205 ; FSM_data:datos|mem_px_addr[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.595      ; 1.574      ;
; 1.247 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.540      ;
; 1.248 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; FSM_data:datos|mem_px_addr[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.595      ; 1.617      ;
; 1.255 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.548      ;
; 1.256 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.549      ;
; 1.256 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.550      ;
; 1.264 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.557      ;
; 1.264 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.557      ;
; 1.265 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.558      ;
; 1.266 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.559      ;
; 1.268 ; FSM_data:datos|mem_px_addr[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.595      ; 1.637      ;
; 1.270 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.563      ;
; 1.273 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.566      ;
; 1.273 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.566      ;
; 1.273 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.566      ;
; 1.275 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.568      ;
; 1.279 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.572      ;
; 1.282 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.575      ;
; 1.282 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.575      ;
; 1.288 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.581      ;
; 1.297 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.590      ;
; 1.346 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_we_reg       ; pclk         ; pclk        ; -0.500       ; 0.577      ; 1.697      ;
; 1.359 ; FSM_data:datos|mem_px_addr[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.580      ; 1.713      ;
; 1.378 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.574      ; 1.726      ;
; 1.387 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.680      ;
; 1.392 ; FSM_data:datos|mem_px_addr[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.574      ; 1.740      ;
; 1.395 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.688      ;
; 1.395 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.590      ; 1.759      ;
; 1.396 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.689      ;
; 1.396 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.689      ;
; 1.402 ; FSM_data:datos|mem_px_addr[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.574      ; 1.750      ;
; 1.404 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.697      ;
; 1.404 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.697      ;
; 1.405 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.698      ;
; 1.406 ; FSM_data:datos|mem_px_addr[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.580      ; 1.760      ;
; 1.410 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.703      ;
; 1.413 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.706      ;
; 1.413 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.706      ;
; 1.413 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.706      ;
+-------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk108|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                              ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                  ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.525 ; VGA_Driver640x480:VGA640x480|countX[10] ; VGA_Driver640x480:VGA640x480|countX[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.818      ;
; 0.737 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.743 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.037      ;
; 0.762 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[0]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.768 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[0]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.062      ;
; 0.769 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.063      ;
; 0.769 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.062      ;
; 0.770 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.771 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.065      ;
; 0.773 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.067      ;
; 0.773 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.067      ;
; 0.773 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 0.773 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 0.778 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.072      ;
; 0.778 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.072      ;
; 0.779 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.073      ;
; 0.783 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.076      ;
; 0.788 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.081      ;
; 0.789 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.083      ;
; 0.853 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.511      ;
; 0.943 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.236      ;
; 0.965 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.258      ;
; 0.988 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.645      ;
; 1.070 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.722      ;
; 1.082 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.734      ;
; 1.085 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.737      ;
; 1.091 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.384      ;
; 1.097 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.391      ;
; 1.100 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.106 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.400      ;
; 1.109 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.115 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.767      ;
; 1.115 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.409      ;
; 1.117 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.411      ;
; 1.118 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.770      ;
; 1.124 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.419      ;
; 1.125 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.132 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.426      ;
; 1.134 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.428      ;
; 1.134 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.428      ;
; 1.134 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.139 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.433      ;
; 1.140 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.810      ;
; 1.140 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.434      ;
; 1.142 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.435      ;
; 1.143 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.437      ;
; 1.143 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.437      ;
; 1.143 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.143 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.144 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.437      ;
; 1.148 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.800      ;
; 1.148 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.442      ;
; 1.149 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.443      ;
; 1.153 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.446      ;
; 1.161 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 1.804      ;
; 1.174 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.826      ;
; 1.196 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.868      ;
; 1.198 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.868      ;
; 1.222 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.515      ;
; 1.228 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.522      ;
; 1.231 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.906      ;
; 1.231 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.524      ;
; 1.237 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.531      ;
; 1.240 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.533      ;
; 1.246 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.540      ;
; 1.249 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.251 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.921      ;
; 1.255 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.548      ;
; 1.255 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.549      ;
; 1.255 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.549      ;
; 1.256 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.550      ;
; 1.256 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.929      ;
; 1.262 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.934      ;
; 1.263 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.557      ;
; 1.264 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.558      ;
; 1.264 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.557      ;
; 1.265 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.937      ;
; 1.265 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.559      ;
; 1.265 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.272 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.566      ;
; 1.273 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.566      ;
; 1.274 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.568      ;
; 1.274 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.274 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.279 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.573      ;
; 1.280 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.574      ;
; 1.282 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.575      ;
; 1.283 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.577      ;
; 1.283 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.576      ;
; 1.283 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.576      ;
; 1.284 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.577      ;
; 1.288 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.582      ;
; 1.289 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.583      ;
; 1.295 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.965      ;
; 1.298 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.973      ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                        ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 144.38 MHz ; 144.38 MHz      ; clk108|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 158.23 MHz ; 158.23 MHz      ; pclk                                               ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; pclk                                               ; -2.680 ; -94.831       ;
; clk108|altpll_component|auto_generated|pll1|clk[0] ; 24.820 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; pclk                                               ; 0.401 ; 0.000         ;
; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.484 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; pclk                                               ; -3.201 ; -106.590      ;
; clk                                                ; 9.906  ; 0.000         ;
; clk108|altpll_component|auto_generated|pll1|clk[0] ; 15.592 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pclk'                                                                                                                                                                                       ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.680 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.072     ; 3.610      ;
; -2.660 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.370      ; 3.569      ;
; -2.660 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.364      ; 3.563      ;
; -2.660 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.364      ; 3.563      ;
; -2.651 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.365      ; 3.555      ;
; -2.651 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.359      ; 3.549      ;
; -2.651 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.359      ; 3.549      ;
; -2.577 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.506      ;
; -2.577 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.506      ;
; -2.577 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.506      ;
; -2.577 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.506      ;
; -2.577 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.506      ;
; -2.577 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.506      ;
; -2.577 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.506      ;
; -2.577 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.506      ;
; -2.577 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.506      ;
; -2.577 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.506      ;
; -2.577 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.506      ;
; -2.577 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.506      ;
; -2.577 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.506      ;
; -2.567 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.072     ; 3.497      ;
; -2.529 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.072     ; 3.459      ;
; -2.515 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.444      ;
; -2.515 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.444      ;
; -2.515 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.444      ;
; -2.515 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.444      ;
; -2.515 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.444      ;
; -2.515 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.444      ;
; -2.515 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.444      ;
; -2.515 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.444      ;
; -2.515 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.444      ;
; -2.515 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.444      ;
; -2.515 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.444      ;
; -2.515 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.444      ;
; -2.515 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.444      ;
; -2.486 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.370      ; 3.395      ;
; -2.486 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.364      ; 3.389      ;
; -2.486 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.364      ; 3.389      ;
; -2.483 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.412      ;
; -2.483 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.412      ;
; -2.483 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.412      ;
; -2.483 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.412      ;
; -2.483 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.412      ;
; -2.483 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.412      ;
; -2.483 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.412      ;
; -2.483 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.412      ;
; -2.483 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.412      ;
; -2.483 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.412      ;
; -2.483 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.412      ;
; -2.483 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.412      ;
; -2.483 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.412      ;
; -2.465 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.072     ; 3.395      ;
; -2.457 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.365      ; 3.361      ;
; -2.457 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.359      ; 3.355      ;
; -2.457 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.359      ; 3.355      ;
; -2.416 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.072     ; 3.346      ;
; -2.395 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.370      ; 3.304      ;
; -2.395 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.364      ; 3.298      ;
; -2.395 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.364      ; 3.298      ;
; -2.367 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.072     ; 3.297      ;
; -2.367 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.072     ; 3.297      ;
; -2.327 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.072     ; 3.257      ;
; -2.326 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.072     ; 3.256      ;
; -2.319 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.365      ; 3.223      ;
; -2.319 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.359      ; 3.217      ;
; -2.319 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.359      ; 3.217      ;
; -2.305 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.072     ; 3.235      ;
; -2.305 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.072     ; 3.235      ;
; -2.303 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.231      ;
; -2.303 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.231      ;
; -2.303 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.231      ;
; -2.303 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.231      ;
; -2.303 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.231      ;
; -2.303 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.231      ;
; -2.303 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.231      ;
; -2.303 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.231      ;
; -2.303 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.231      ;
; -2.303 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.231      ;
; -2.303 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.231      ;
; -2.303 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.231      ;
; -2.303 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.231      ;
; -2.293 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.072     ; 3.223      ;
; -2.276 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.356      ; 3.171      ;
; -2.276 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.350      ; 3.165      ;
; -2.276 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.350      ; 3.165      ;
; -2.273 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.072     ; 3.203      ;
; -2.273 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.072     ; 3.203      ;
; -2.259 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.347      ; 3.145      ;
; -2.259 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.341      ; 3.139      ;
; -2.259 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.341      ; 3.139      ;
; -2.258 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.344      ; 3.141      ;
; -2.258 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.338      ; 3.135      ;
; -2.258 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.338      ; 3.135      ;
; -2.246 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.368      ; 3.153      ;
; -2.246 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.362      ; 3.147      ;
; -2.246 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.362      ; 3.147      ;
; -2.239 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.168      ;
; -2.239 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.168      ;
; -2.239 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.168      ;
; -2.239 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.168      ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk108|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                               ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                  ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 24.820 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.208      ; 7.173      ;
; 24.878 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.208      ; 7.115      ;
; 24.888 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.208      ; 7.105      ;
; 25.025 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.208      ; 6.968      ;
; 25.133 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.196      ; 6.848      ;
; 25.134 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.208      ; 6.859      ;
; 25.161 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.198      ; 6.822      ;
; 25.170 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.193      ; 6.808      ;
; 25.191 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.196      ; 6.790      ;
; 25.201 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.196      ; 6.780      ;
; 25.219 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.198      ; 6.764      ;
; 25.224 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.208      ; 6.769      ;
; 25.228 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.193      ; 6.750      ;
; 25.229 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.198      ; 6.754      ;
; 25.238 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.193      ; 6.740      ;
; 25.285 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.211      ; 6.711      ;
; 25.321 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.213      ; 6.677      ;
; 25.338 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.196      ; 6.643      ;
; 25.339 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.208      ; 6.654      ;
; 25.343 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.211      ; 6.653      ;
; 25.353 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.211      ; 6.643      ;
; 25.375 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.198      ; 6.608      ;
; 25.375 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.193      ; 6.603      ;
; 25.379 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.213      ; 6.619      ;
; 25.389 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.213      ; 6.609      ;
; 25.447 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.196      ; 6.534      ;
; 25.470 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.208      ; 6.523      ;
; 25.475 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.198      ; 6.508      ;
; 25.484 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.193      ; 6.494      ;
; 25.490 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.211      ; 6.506      ;
; 25.526 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.213      ; 6.472      ;
; 25.537 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.196      ; 6.444      ;
; 25.548 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.189      ; 6.426      ;
; 25.572 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.200      ; 6.413      ;
; 25.574 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.193      ; 6.404      ;
; 25.599 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.211      ; 6.397      ;
; 25.606 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.189      ; 6.368      ;
; 25.616 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.189      ; 6.358      ;
; 25.617 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.198      ; 6.366      ;
; 25.630 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.200      ; 6.355      ;
; 25.635 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.213      ; 6.363      ;
; 25.640 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.200      ; 6.345      ;
; 25.652 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.196      ; 6.329      ;
; 25.664 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.208      ; 6.329      ;
; 25.689 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.193      ; 6.289      ;
; 25.689 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.211      ; 6.307      ;
; 25.725 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.213      ; 6.273      ;
; 25.748 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.198      ; 6.235      ;
; 25.753 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.189      ; 6.221      ;
; 25.777 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.200      ; 6.208      ;
; 25.783 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.196      ; 6.198      ;
; 25.804 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.211      ; 6.192      ;
; 25.820 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.193      ; 6.158      ;
; 25.840 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.213      ; 6.158      ;
; 25.862 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.189      ; 6.112      ;
; 25.879 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.198      ; 6.104      ;
; 25.886 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.200      ; 6.099      ;
; 25.935 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.211      ; 6.061      ;
; 25.952 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.189      ; 6.022      ;
; 25.971 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.213      ; 6.027      ;
; 25.976 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.200      ; 6.009      ;
; 25.977 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.196      ; 6.004      ;
; 26.014 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.193      ; 5.964      ;
; 26.067 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.189      ; 5.907      ;
; 26.073 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.198      ; 5.910      ;
; 26.091 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.200      ; 5.894      ;
; 26.129 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.211      ; 5.867      ;
; 26.165 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.213      ; 5.833      ;
; 26.198 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.189      ; 5.776      ;
; 26.204 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.227      ; 5.808      ;
; 26.222 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.200      ; 5.763      ;
; 26.310 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.227      ; 5.702      ;
; 26.392 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.189      ; 5.582      ;
; 26.400 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.227      ; 5.612      ;
; 26.416 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.200      ; 5.569      ;
; 26.443 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.227      ; 5.569      ;
; 26.517 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.215      ; 5.483      ;
; 26.545 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.217      ; 5.457      ;
; 26.554 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.212      ; 5.443      ;
; 26.623 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.215      ; 5.377      ;
; 26.651 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.217      ; 5.351      ;
; 26.660 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.212      ; 5.337      ;
; 26.669 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.230      ; 5.346      ;
; 26.705 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.232      ; 5.312      ;
; 26.713 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.215      ; 5.287      ;
; 26.741 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.217      ; 5.261      ;
; 26.750 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.212      ; 5.247      ;
; 26.756 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.215      ; 5.244      ;
; 26.775 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.230      ; 5.240      ;
; 26.784 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.217      ; 5.218      ;
; 26.793 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.212      ; 5.204      ;
; 26.811 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.232      ; 5.206      ;
; 26.865 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.230      ; 5.150      ;
; 26.901 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.232      ; 5.116      ;
; 26.908 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.230      ; 5.107      ;
; 26.932 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.208      ; 5.061      ;
; 26.944 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.232      ; 5.073      ;
; 26.956 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.219      ; 5.048      ;
; 27.038 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.208      ; 4.955      ;
; 27.062 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.219      ; 4.942      ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pclk'                                                                                                                                                                                       ;
+-------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; FSM_data:datos|mem_px_data[0]  ; FSM_data:datos|mem_px_data[0]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FSM_data:datos|mem_px_data[2]  ; FSM_data:datos|mem_px_data[2]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FSM_data:datos|i               ; FSM_data:datos|i                                                                                         ; pclk         ; pclk        ; 0.000        ; 0.073      ; 0.669      ;
; 0.704 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 0.972      ;
; 0.708 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 0.976      ;
; 0.710 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.073      ; 0.979      ;
; 0.713 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 0.981      ;
; 0.714 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 0.982      ;
; 0.716 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 0.984      ;
; 0.718 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 0.986      ;
; 0.727 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.073      ; 0.995      ;
; 0.728 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 0.996      ;
; 0.731 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 0.999      ;
; 0.733 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.001      ;
; 0.769 ; FSM_data:datos|mem_px_addr[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.505      ; 1.024      ;
; 0.782 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.505      ; 1.037      ;
; 0.793 ; FSM_data:datos|mem_px_addr[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.505      ; 1.048      ;
; 1.026 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.294      ;
; 1.029 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.297      ;
; 1.031 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.505      ; 1.286      ;
; 1.032 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.300      ;
; 1.033 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.301      ;
; 1.035 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.303      ;
; 1.037 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.305      ;
; 1.040 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.308      ;
; 1.040 ; FSM_data:datos|mem_px_addr[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.505      ; 1.295      ;
; 1.043 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.311      ;
; 1.045 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.313      ;
; 1.045 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.313      ;
; 1.048 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.316      ;
; 1.049 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.317      ;
; 1.049 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.317      ;
; 1.052 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.320      ;
; 1.052 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.320      ;
; 1.056 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.505      ; 1.311      ;
; 1.058 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.505      ; 1.313      ;
; 1.063 ; FSM_data:datos|mem_px_data[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_datain_reg0  ; pclk         ; pclk        ; -0.500       ; 0.507      ; 1.320      ;
; 1.065 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.333      ;
; 1.067 ; FSM_data:datos|mem_px_addr[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.505      ; 1.322      ;
; 1.071 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.505      ; 1.326      ;
; 1.073 ; FSM_data:datos|mem_px_addr[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.505      ; 1.328      ;
; 1.073 ; FSM_data:datos|mem_px_addr[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.507      ; 1.330      ;
; 1.074 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.502      ; 1.326      ;
; 1.080 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.519      ; 1.349      ;
; 1.094 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.505      ; 1.349      ;
; 1.098 ; FSM_data:datos|mem_px_data[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pclk         ; pclk        ; -0.500       ; 0.504      ; 1.352      ;
; 1.114 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.495      ; 1.359      ;
; 1.120 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.388      ;
; 1.124 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.521      ; 1.395      ;
; 1.127 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.395      ;
; 1.130 ; FSM_data:datos|mem_px_data[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_datain_reg0  ; pclk         ; pclk        ; -0.500       ; 0.497      ; 1.377      ;
; 1.133 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.401      ;
; 1.134 ; FSM_data:datos|mem_px_data[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_datain_reg0  ; pclk         ; pclk        ; -0.500       ; 0.500      ; 1.384      ;
; 1.135 ; FSM_data:datos|mem_px_addr[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.498      ; 1.383      ;
; 1.138 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.406      ;
; 1.146 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.414      ;
; 1.146 ; FSM_data:datos|mem_px_data[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_datain_reg0  ; pclk         ; pclk        ; -0.500       ; 0.509      ; 1.405      ;
; 1.148 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.416      ;
; 1.148 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.416      ;
; 1.148 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.519      ; 1.417      ;
; 1.151 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.419      ;
; 1.152 ; FSM_data:datos|mem_px_addr[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.519      ; 1.421      ;
; 1.154 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.422      ;
; 1.155 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.423      ;
; 1.157 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.425      ;
; 1.158 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.519      ; 1.427      ;
; 1.159 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.427      ;
; 1.161 ; FSM_data:datos|mem_px_addr[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.519      ; 1.430      ;
; 1.162 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.430      ;
; 1.165 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.433      ;
; 1.167 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.435      ;
; 1.170 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.438      ;
; 1.171 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.439      ;
; 1.174 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.442      ;
; 1.174 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.442      ;
; 1.187 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.455      ;
; 1.202 ; FSM_data:datos|mem_px_addr[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.519      ; 1.471      ;
; 1.218 ; FSM_data:datos|mem_px_addr[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.519      ; 1.487      ;
; 1.242 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.510      ;
; 1.255 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.523      ;
; 1.260 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.528      ;
; 1.268 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.536      ;
; 1.270 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.538      ;
; 1.270 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.538      ;
; 1.277 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.545      ;
; 1.279 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.547      ;
; 1.281 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.549      ;
; 1.284 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.552      ;
; 1.287 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.555      ;
; 1.292 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.560      ;
; 1.293 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.561      ;
; 1.293 ; FSM_data:datos|mem_px_addr[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.507      ; 1.550      ;
; 1.295 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_we_reg       ; pclk         ; pclk        ; -0.500       ; 0.504      ; 1.549      ;
; 1.296 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.564      ;
; 1.296 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.564      ;
; 1.309 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.577      ;
+-------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk108|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                               ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                  ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.484 ; VGA_Driver640x480:VGA640x480|countX[10] ; VGA_Driver640x480:VGA640x480|countX[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.752      ;
; 0.686 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.693 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.709 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.712 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[0]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.713 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.981      ;
; 0.715 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.983      ;
; 0.715 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.983      ;
; 0.716 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.718 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[0]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.986      ;
; 0.718 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.986      ;
; 0.720 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.988      ;
; 0.720 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.988      ;
; 0.722 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.990      ;
; 0.723 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.991      ;
; 0.725 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.993      ;
; 0.727 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.995      ;
; 0.732 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.000      ;
; 0.733 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.001      ;
; 0.782 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.369      ;
; 0.852 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.120      ;
; 0.892 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.160      ;
; 0.902 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.487      ;
; 0.977 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.556      ;
; 0.990 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.573      ;
; 0.993 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.572      ;
; 1.005 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.273      ;
; 1.010 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.278      ;
; 1.013 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.281      ;
; 1.017 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.285      ;
; 1.020 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.599      ;
; 1.020 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.599      ;
; 1.022 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.290      ;
; 1.028 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.033 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.301      ;
; 1.034 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.302      ;
; 1.034 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.302      ;
; 1.035 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.303      ;
; 1.037 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.305      ;
; 1.037 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.305      ;
; 1.039 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.307      ;
; 1.039 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.307      ;
; 1.040 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.308      ;
; 1.041 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.309      ;
; 1.044 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.312      ;
; 1.046 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.314      ;
; 1.047 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.643      ;
; 1.047 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.315      ;
; 1.049 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.317      ;
; 1.052 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.320      ;
; 1.053 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.628      ;
; 1.053 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.632      ;
; 1.054 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.322      ;
; 1.054 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.322      ;
; 1.056 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.324      ;
; 1.057 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.325      ;
; 1.059 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.327      ;
; 1.061 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.329      ;
; 1.068 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.651      ;
; 1.095 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.691      ;
; 1.098 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.697      ;
; 1.103 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.371      ;
; 1.114 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.382      ;
; 1.122 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.723      ;
; 1.127 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.395      ;
; 1.130 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.398      ;
; 1.132 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.400      ;
; 1.132 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.400      ;
; 1.134 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.402      ;
; 1.135 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.403      ;
; 1.137 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.405      ;
; 1.139 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.407      ;
; 1.144 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.412      ;
; 1.145 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.741      ;
; 1.147 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.746      ;
; 1.147 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.415      ;
; 1.148 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.416      ;
; 1.150 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.418      ;
; 1.151 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.750      ;
; 1.156 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.755      ;
; 1.156 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.424      ;
; 1.156 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.424      ;
; 1.157 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.425      ;
; 1.159 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.427      ;
; 1.159 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.427      ;
; 1.160 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.428      ;
; 1.161 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.429      ;
; 1.162 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.430      ;
; 1.163 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.431      ;
; 1.166 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.434      ;
; 1.169 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.437      ;
; 1.171 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.439      ;
; 1.174 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.442      ;
; 1.176 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.444      ;
; 1.178 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.446      ;
; 1.179 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.447      ;
; 1.181 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.449      ;
; 1.183 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.779      ;
; 1.190 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.791      ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; pclk                                               ; -0.736 ; -19.259       ;
; clk108|altpll_component|auto_generated|pll1|clk[0] ; 28.528 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; pclk                                               ; 0.186 ; 0.000         ;
; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.213 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; pclk                                               ; -3.000 ; -49.107       ;
; clk                                                ; 9.594  ; 0.000         ;
; clk108|altpll_component|auto_generated|pll1|clk[0] ; 15.609 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pclk'                                                                                                                                                                                       ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.736 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.687      ;
; -0.676 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.627      ;
; -0.672 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.553      ; 1.734      ;
; -0.672 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.553      ; 1.734      ;
; -0.671 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.555      ; 1.735      ;
; -0.654 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.605      ;
; -0.621 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.572      ;
; -0.593 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.544      ;
; -0.580 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.531      ;
; -0.580 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.531      ;
; -0.580 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.531      ;
; -0.580 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.531      ;
; -0.580 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.531      ;
; -0.580 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.531      ;
; -0.580 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.531      ;
; -0.580 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.531      ;
; -0.580 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.531      ;
; -0.580 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.531      ;
; -0.580 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.531      ;
; -0.580 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.531      ;
; -0.580 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.531      ;
; -0.574 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.525      ;
; -0.574 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.525      ;
; -0.574 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.525      ;
; -0.574 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.525      ;
; -0.574 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.525      ;
; -0.574 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.525      ;
; -0.574 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.525      ;
; -0.574 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.525      ;
; -0.574 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.525      ;
; -0.574 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.525      ;
; -0.574 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.525      ;
; -0.574 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.525      ;
; -0.574 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.525      ;
; -0.573 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.553      ; 1.635      ;
; -0.573 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.553      ; 1.635      ;
; -0.572 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.555      ; 1.636      ;
; -0.567 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.518      ;
; -0.560 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.549      ; 1.618      ;
; -0.559 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.547      ; 1.615      ;
; -0.559 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.547      ; 1.615      ;
; -0.548 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.499      ;
; -0.541 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.492      ;
; -0.535 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.486      ;
; -0.535 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.486      ;
; -0.535 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.486      ;
; -0.535 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.486      ;
; -0.535 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.486      ;
; -0.535 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.486      ;
; -0.535 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.486      ;
; -0.535 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.486      ;
; -0.535 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.486      ;
; -0.535 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.486      ;
; -0.535 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.486      ;
; -0.535 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.486      ;
; -0.535 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.486      ;
; -0.529 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.480      ;
; -0.508 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.459      ;
; -0.508 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.459      ;
; -0.507 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.457      ;
; -0.507 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.457      ;
; -0.507 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.457      ;
; -0.507 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.457      ;
; -0.507 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.457      ;
; -0.507 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.457      ;
; -0.507 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.457      ;
; -0.507 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.457      ;
; -0.507 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.457      ;
; -0.507 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.457      ;
; -0.507 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.457      ;
; -0.507 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.457      ;
; -0.507 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.457      ;
; -0.497 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.448      ;
; -0.497 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.448      ;
; -0.486 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.437      ;
; -0.485 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.436      ;
; -0.485 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.550      ; 1.544      ;
; -0.485 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.550      ; 1.544      ;
; -0.484 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.552      ; 1.545      ;
; -0.478 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.429      ;
; -0.478 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.429      ;
; -0.478 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.429      ;
; -0.478 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.429      ;
; -0.478 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.429      ;
; -0.478 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.429      ;
; -0.478 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.429      ;
; -0.478 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.429      ;
; -0.478 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.429      ;
; -0.478 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.429      ;
; -0.478 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.429      ;
; -0.478 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.429      ;
; -0.478 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.429      ;
; -0.478 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.429      ;
; -0.478 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.429      ;
; -0.478 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.429      ;
; -0.478 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.429      ;
; -0.478 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.429      ;
; -0.478 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.429      ;
; -0.478 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.429      ;
; -0.478 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.429      ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk108|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                               ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                  ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 28.528 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.108      ; 3.335      ;
; 28.544 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.108      ; 3.319      ;
; 28.560 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.108      ; 3.303      ;
; 28.607 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.108      ; 3.256      ;
; 28.665 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.108      ; 3.198      ;
; 28.699 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.101      ; 3.157      ;
; 28.704 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.104      ; 3.155      ;
; 28.708 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.106      ; 3.153      ;
; 28.708 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.111      ; 3.158      ;
; 28.709 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.104      ; 3.150      ;
; 28.713 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.106      ; 3.148      ;
; 28.713 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.111      ; 3.153      ;
; 28.715 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.113      ; 3.153      ;
; 28.715 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.101      ; 3.141      ;
; 28.717 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.108      ; 3.146      ;
; 28.720 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.113      ; 3.148      ;
; 28.723 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.104      ; 3.136      ;
; 28.727 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.106      ; 3.134      ;
; 28.727 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.111      ; 3.139      ;
; 28.731 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.101      ; 3.125      ;
; 28.734 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.113      ; 3.134      ;
; 28.775 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.108      ; 3.088      ;
; 28.778 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.101      ; 3.078      ;
; 28.788 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.104      ; 3.071      ;
; 28.792 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.111      ; 3.074      ;
; 28.799 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.113      ; 3.069      ;
; 28.804 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.106      ; 3.057      ;
; 28.836 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.101      ; 3.020      ;
; 28.846 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.104      ; 3.013      ;
; 28.847 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.108      ; 3.016      ;
; 28.850 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.106      ; 3.011      ;
; 28.850 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.111      ; 3.016      ;
; 28.857 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.113      ; 3.011      ;
; 28.886 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.107      ; 2.976      ;
; 28.888 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.101      ; 2.968      ;
; 28.889 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.102      ; 2.968      ;
; 28.894 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.102      ; 2.963      ;
; 28.898 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.104      ; 2.961      ;
; 28.902 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.111      ; 2.964      ;
; 28.905 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.107      ; 2.957      ;
; 28.908 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.102      ; 2.949      ;
; 28.909 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.113      ; 2.959      ;
; 28.913 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.107      ; 2.949      ;
; 28.914 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.106      ; 2.947      ;
; 28.946 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.101      ; 2.910      ;
; 28.956 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.104      ; 2.903      ;
; 28.960 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.111      ; 2.906      ;
; 28.967 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.113      ; 2.901      ;
; 28.976 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.102      ; 2.881      ;
; 28.982 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.108      ; 2.881      ;
; 28.989 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.107      ; 2.873      ;
; 29.007 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.106      ; 2.854      ;
; 29.018 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.101      ; 2.838      ;
; 29.028 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.104      ; 2.831      ;
; 29.031 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.102      ; 2.826      ;
; 29.032 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.111      ; 2.834      ;
; 29.039 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.113      ; 2.829      ;
; 29.050 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.107      ; 2.812      ;
; 29.079 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.106      ; 2.782      ;
; 29.086 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.102      ; 2.771      ;
; 29.118 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.107      ; 2.744      ;
; 29.144 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.102      ; 2.713      ;
; 29.153 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.101      ; 2.703      ;
; 29.163 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.104      ; 2.696      ;
; 29.167 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.111      ; 2.699      ;
; 29.174 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.113      ; 2.694      ;
; 29.176 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.107      ; 2.686      ;
; 29.179 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.115      ; 2.691      ;
; 29.207 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.115      ; 2.663      ;
; 29.214 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.106      ; 2.647      ;
; 29.216 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.102      ; 2.641      ;
; 29.238 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.115      ; 2.632      ;
; 29.248 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.107      ; 2.614      ;
; 29.297 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.115      ; 2.573      ;
; 29.335 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.111      ; 2.531      ;
; 29.339 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.113      ; 2.529      ;
; 29.339 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.118      ; 2.534      ;
; 29.346 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.120      ; 2.529      ;
; 29.350 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.108      ; 2.513      ;
; 29.351 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.102      ; 2.506      ;
; 29.378 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.108      ; 2.485      ;
; 29.383 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.107      ; 2.479      ;
; 29.388 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.111      ; 2.478      ;
; 29.392 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.113      ; 2.476      ;
; 29.392 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.118      ; 2.481      ;
; 29.394 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.111      ; 2.472      ;
; 29.398 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.113      ; 2.470      ;
; 29.398 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.118      ; 2.475      ;
; 29.399 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.120      ; 2.476      ;
; 29.405 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.120      ; 2.470      ;
; 29.409 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.108      ; 2.454      ;
; 29.468 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.108      ; 2.395      ;
; 29.478 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.111      ; 2.388      ;
; 29.482 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.113      ; 2.386      ;
; 29.482 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.118      ; 2.391      ;
; 29.489 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.120      ; 2.386      ;
; 29.517 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.114      ; 2.352      ;
; 29.520 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.109      ; 2.344      ;
; 29.573 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.109      ; 2.291      ;
; 29.576 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.114      ; 2.293      ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pclk'                                                                                                                                                                                       ;
+-------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; FSM_data:datos|mem_px_data[0]  ; FSM_data:datos|mem_px_data[0]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FSM_data:datos|mem_px_data[2]  ; FSM_data:datos|mem_px_data[2]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FSM_data:datos|i               ; FSM_data:datos|i                                                                                         ; pclk         ; pclk        ; 0.000        ; 0.037      ; 0.307      ;
; 0.210 ; FSM_data:datos|mem_px_addr[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.621      ; 0.455      ;
; 0.215 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.621      ; 0.460      ;
; 0.219 ; FSM_data:datos|mem_px_addr[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.621      ; 0.464      ;
; 0.304 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.424      ;
; 0.306 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.427      ;
; 0.309 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.431      ;
; 0.316 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.438      ;
; 0.348 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.621      ; 0.593      ;
; 0.352 ; FSM_data:datos|mem_px_addr[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.621      ; 0.597      ;
; 0.358 ; FSM_data:datos|mem_px_data[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_datain_reg0  ; pclk         ; pclk        ; -0.500       ; 0.623      ; 0.605      ;
; 0.361 ; FSM_data:datos|mem_px_addr[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.624      ; 0.609      ;
; 0.362 ; FSM_data:datos|mem_px_addr[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.621      ; 0.607      ;
; 0.363 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.621      ; 0.608      ;
; 0.363 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.621      ; 0.608      ;
; 0.364 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.628      ; 0.616      ;
; 0.365 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.618      ; 0.607      ;
; 0.365 ; FSM_data:datos|mem_px_addr[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.621      ; 0.610      ;
; 0.368 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.621      ; 0.613      ;
; 0.369 ; FSM_data:datos|mem_px_data[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pclk         ; pclk        ; -0.500       ; 0.620      ; 0.613      ;
; 0.377 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.621      ; 0.622      ;
; 0.382 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.616      ; 0.622      ;
; 0.386 ; FSM_data:datos|mem_px_data[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_datain_reg0  ; pclk         ; pclk        ; -0.500       ; 0.618      ; 0.628      ;
; 0.390 ; FSM_data:datos|mem_px_data[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_datain_reg0  ; pclk         ; pclk        ; -0.500       ; 0.626      ; 0.640      ;
; 0.392 ; FSM_data:datos|mem_px_data[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_datain_reg0  ; pclk         ; pclk        ; -0.500       ; 0.619      ; 0.635      ;
; 0.395 ; FSM_data:datos|mem_px_addr[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.617      ; 0.636      ;
; 0.401 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.631      ; 0.656      ;
; 0.413 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.628      ; 0.665      ;
; 0.413 ; FSM_data:datos|mem_px_addr[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.628      ; 0.665      ;
; 0.417 ; FSM_data:datos|mem_px_addr[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.628      ; 0.669      ;
; 0.417 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.628      ; 0.669      ;
; 0.434 ; FSM_data:datos|mem_px_addr[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.628      ; 0.686      ;
; 0.439 ; FSM_data:datos|mem_px_addr[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.628      ; 0.691      ;
; 0.453 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.573      ;
; 0.455 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.575      ;
; 0.458 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.579      ;
; 0.463 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.583      ;
; 0.465 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.590      ;
; 0.472 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.592      ;
; 0.476 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.596      ;
; 0.479 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.599      ;
; 0.480 ; FSM_data:datos|mem_px_addr[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.624      ; 0.728      ;
; 0.486 ; FSM_data:datos|mem_px_addr[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.618      ; 0.728      ;
; 0.494 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.618      ; 0.736      ;
; 0.497 ; FSM_data:datos|mem_px_addr[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.616      ; 0.737      ;
; 0.497 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.625      ; 0.746      ;
; 0.498 ; FSM_data:datos|mem_px_addr[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.618      ; 0.740      ;
; 0.498 ; FSM_data:datos|mem_px_addr[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.618      ; 0.740      ;
; 0.498 ; FSM_data:datos|mem_px_addr[12] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.624      ; 0.746      ;
; 0.501 ; FSM_data:datos|mem_px_addr[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.624      ; 0.749      ;
; 0.502 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_we_reg       ; pclk         ; pclk        ; -0.500       ; 0.621      ; 0.747      ;
; 0.505 ; FSM_data:datos|mem_px_addr[12] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.625      ; 0.754      ;
; 0.507 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.624      ; 0.755      ;
; 0.509 ; FSM_data:datos|mem_px_addr[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.624      ; 0.757      ;
; 0.510 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.618      ; 0.752      ;
; 0.510 ; FSM_data:datos|mem_px_addr[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.616      ; 0.750      ;
; 0.512 ; FSM_data:datos|mem_px_addr[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.624      ; 0.760      ;
; 0.513 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.616      ; 0.753      ;
; 0.514 ; FSM_data:datos|mem_px_addr[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.617      ; 0.755      ;
; 0.514 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.631      ; 0.769      ;
; 0.514 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.631      ; 0.769      ;
; 0.514 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.631      ; 0.769      ;
; 0.515 ; FSM_data:datos|mem_px_addr[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.616      ; 0.755      ;
; 0.515 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.617      ; 0.756      ;
; 0.516 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.636      ;
; 0.517 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.624      ; 0.765      ;
; 0.518 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; FSM_data:datos|mem_px_addr[12] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.616      ; 0.759      ;
; 0.519 ; FSM_data:datos|mem_px_addr[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.625      ; 0.768      ;
; 0.520 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.618      ; 0.762      ;
; 0.521 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.624      ; 0.769      ;
; 0.521 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.624      ; 0.769      ;
; 0.522 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; FSM_data:datos|mem_px_addr[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.617      ; 0.763      ;
; 0.522 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.625      ; 0.771      ;
; 0.523 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.616      ; 0.763      ;
+-------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk108|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                               ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                  ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.213 ; VGA_Driver640x480:VGA640x480|countX[10] ; VGA_Driver640x480:VGA640x480|countX[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.334      ;
; 0.293 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.297 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.305 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[0]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.308 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[0]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.311 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.313 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.434      ;
; 0.314 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.435      ;
; 0.315 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.317 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.438      ;
; 0.319 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.440      ;
; 0.342 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.633      ;
; 0.366 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.487      ;
; 0.376 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.497      ;
; 0.402 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.692      ;
; 0.442 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.446 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.730      ;
; 0.446 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.450 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.738      ;
; 0.452 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.454 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.738      ;
; 0.455 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.457 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.463 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.467 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.469 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.753      ;
; 0.469 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.590      ;
; 0.469 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.590      ;
; 0.469 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.590      ;
; 0.470 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.591      ;
; 0.471 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.755      ;
; 0.471 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.592      ;
; 0.472 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.758      ;
; 0.472 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.593      ;
; 0.472 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.593      ;
; 0.472 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.593      ;
; 0.473 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.594      ;
; 0.473 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.594      ;
; 0.474 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.595      ;
; 0.476 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.597      ;
; 0.476 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.597      ;
; 0.485 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.773      ;
; 0.488 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.780      ;
; 0.491 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.775      ;
; 0.504 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.799      ;
; 0.505 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.626      ;
; 0.508 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.629      ;
; 0.509 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.630      ;
; 0.512 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.633      ;
; 0.515 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.193      ; 0.812      ;
; 0.518 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.811      ;
; 0.520 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.523 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.644      ;
; 0.524 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.645      ;
; 0.525 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.646      ;
; 0.526 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.647      ;
; 0.527 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.648      ;
; 0.529 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.650      ;
; 0.531 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.652      ;
; 0.533 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.654      ;
; 0.534 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.655      ;
; 0.535 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.656      ;
; 0.535 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.656      ;
; 0.536 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.831      ;
; 0.536 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.657      ;
; 0.537 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.832      ;
; 0.537 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.658      ;
; 0.538 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.833      ;
; 0.538 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.830      ;
; 0.538 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.659      ;
; 0.538 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.659      ;
; 0.539 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.660      ;
; 0.540 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.661      ;
; 0.542 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.663      ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                               ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                    ; -3.051   ; 0.186 ; N/A      ; N/A     ; -3.201              ;
;  clk                                                ; N/A      ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  clk108|altpll_component|auto_generated|pll1|clk[0] ; 24.305   ; 0.213 ; N/A      ; N/A     ; 15.592              ;
;  pclk                                               ; -3.051   ; 0.186 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS                                     ; -103.954 ; 0.0   ; 0.0      ; 0.0     ; -106.59             ;
;  clk                                                ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pclk                                               ; -103.954 ; 0.000 ; N/A      ; N/A     ; -106.590            ;
+-----------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pwdn          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; xclk          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; resetcam      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_Hsync_n   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_Vsync_n   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clkout        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outPrueba     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; dat[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[5]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[6]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[7]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; bntr                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; bntl                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; init                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pclk                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; href                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sync                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwdn          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; xclk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; resetcam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Hsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Vsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; clkout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; outPrueba     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwdn          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; xclk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; resetcam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Hsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Vsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; clkout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; outPrueba     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwdn          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; xclk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; resetcam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Hsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Vsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clkout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; outPrueba     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 2944     ; 0        ; 0        ; 0        ;
; pclk                                               ; pclk                                               ; 380      ; 0        ; 208      ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 2944     ; 0        ; 0        ; 0        ;
; pclk                                               ; pclk                                               ; 380      ; 0        ; 208      ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 61    ; 61   ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 40    ; 40   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                              ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+
; Target                                             ; Clock                                              ; Type      ; Status      ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+
; clk                                                ; clk                                                ; Base      ; Constrained ;
; clk24|altpll_component|auto_generated|pll1|clk[0]  ; clk24|altpll_component|auto_generated|pll1|clk[0]  ; Generated ; Constrained ;
; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pclk                                               ; pclk                                               ; Base      ; Constrained ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; dat[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; href       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sync       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_B       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Hsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Vsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetcam    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xclk        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; dat[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; href       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sync       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_B       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Hsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Vsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetcam    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xclk        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Jul 18 10:10:32 2021
Info: Command: quartus_sta test_VGA -c test_VGA
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'test_VGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {clk24|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {clk24|altpll_component|auto_generated|pll1|clk[0]} {clk24|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {clk108|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 100 -multiply_by 63 -duty_cycle 50.00 -name {clk108|altpll_component|auto_generated|pll1|clk[0]} {clk108|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name pclk pclk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.051
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.051            -103.954 pclk 
    Info (332119):    24.305               0.000 clk108|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 pclk 
    Info (332119):     0.525               0.000 clk108|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -106.590 pclk 
    Info (332119):     9.895               0.000 clk 
    Info (332119):    15.594               0.000 clk108|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.680
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.680             -94.831 pclk 
    Info (332119):    24.820               0.000 clk108|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 pclk 
    Info (332119):     0.484               0.000 clk108|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -106.590 pclk 
    Info (332119):     9.906               0.000 clk 
    Info (332119):    15.592               0.000 clk108|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.736
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.736             -19.259 pclk 
    Info (332119):    28.528               0.000 clk108|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 pclk 
    Info (332119):     0.213               0.000 clk108|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -49.107 pclk 
    Info (332119):     9.594               0.000 clk 
    Info (332119):    15.609               0.000 clk108|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4781 megabytes
    Info: Processing ended: Sun Jul 18 10:10:34 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


