
---------- Begin Simulation Statistics ----------
simSeconds                                   0.002500                       # Number of seconds simulated (Second)
simTicks                                   2499737760                       # Number of ticks simulated (Tick)
finalTick                                  2499737760                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      4.00                       # Real time elapsed on the host (Second)
hostTickRate                                624524284                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2230896                       # Number of bytes of host memory used (Byte)
simInsts                                      5270544                       # Number of instructions simulated (Count)
simOps                                        5270590                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1316725                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1316734                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cnn_accel.power_state.pwrStateResidencyTicks::UNDEFINED   2499737760                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.numCycles                         7506720                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              2.848520                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.351059                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.commitStats0.numInsts             2635305                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps               2635328                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 2.848520                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.351059                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts            534097                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts          2463406                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts          394633                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts         134804                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass           74      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu      1878717     71.29%     71.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult          199      0.01%     71.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv           54      0.00%     71.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd        14400      0.55%     71.85% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp        54008      2.05%     73.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt         1206      0.05%     73.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult           16      0.00%     73.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc       129600      4.92%     78.86% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv         1169      0.04%     78.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc        26448      1.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead       106634      4.05%     83.96% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite       115553      4.38%     88.34% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead       288033     10.93%     99.27% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite        19217      0.73%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total      2635328                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl       480587                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl       480158                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl          429                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl       479555                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl         1032                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall          377                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn          372                       # Class of control type instructions committed (Count)
system.cpu0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns          749                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles     0.003003                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles 7506719.996997                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu0.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts        529437                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numFpAluAccesses       534097                       # Number of float alu accesses (Count)
system.cpu0.executeStats0.numFpRegReads        600111                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites       460864                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntAluAccesses      2463406                       # Number of integer alu accesses (Count)
system.cpu0.executeStats0.numIntRegReads      3473854                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites      1559430                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs           529437                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads       680504                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numMiscRegWrites       741731                       # Number of times the Misc registers were written (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetchStats0.numInsts              2635305                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                2635328                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            0.351059                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches            480587                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.064021                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu0.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu0.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu0.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu0.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu0.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu0.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu0.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu0.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu0.mmu.dtb.walker.num_4kb_walks            0                       # Completed page walks with 4KB pages (Count)
system.cpu0.mmu.dtb.walker.num_2mb_walks            0                       # Completed page walks with 2MB pages (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2499737760                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu0.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu0.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu0.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu0.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu0.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu0.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu0.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu0.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu0.mmu.itb.walker.num_4kb_walks            0                       # Completed page walks with 4KB pages (Count)
system.cpu0.mmu.itb.walker.num_2mb_walks            0                       # Completed page walks with 2MB pages (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2499737760                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON   2499737760                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   14                       # Number of system calls (Count)
system.cpu1.numCycles                         7506698                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                              2.848512                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              0.351060                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.commitStats0.numInsts             2635305                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps               2635328                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                 2.848512                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 0.351060                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts            534097                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts          2463406                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts          394633                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts         134804                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass           74      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu      1878717     71.29%     71.29% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult          199      0.01%     71.30% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv           54      0.00%     71.30% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd        14400      0.55%     71.85% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp        54008      2.05%     73.90% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt         1206      0.05%     73.94% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult           16      0.00%     73.94% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc       129600      4.92%     78.86% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv         1169      0.04%     78.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc        26448      1.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead       106634      4.05%     83.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite       115553      4.38%     88.34% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead       288033     10.93%     99.27% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite        19217      0.73%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total      2635328                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl       480587                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl       480158                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl          429                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl       479555                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl         1032                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall          377                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn          372                       # Class of control type instructions committed (Count)
system.cpu1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns          749                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles    22.002939                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles 7506675.997061                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction     0.999997                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction     0.000003                       # Percentage of idle cycles (Ratio)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts        529437                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpAluAccesses       534097                       # Number of float alu accesses (Count)
system.cpu1.executeStats0.numFpRegReads        600111                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites       460864                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntAluAccesses      2463406                       # Number of integer alu accesses (Count)
system.cpu1.executeStats0.numIntRegReads      3473854                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites      1559430                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs           529437                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads       680504                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites       741731                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetchStats0.numInsts              2635305                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                2635328                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            0.351060                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches            480587                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.064021                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu1.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu1.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu1.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu1.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu1.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu1.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu1.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu1.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu1.mmu.dtb.walker.num_4kb_walks            0                       # Completed page walks with 4KB pages (Count)
system.cpu1.mmu.dtb.walker.num_2mb_walks            0                       # Completed page walks with 2MB pages (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2499737760                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu1.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu1.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu1.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu1.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu1.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu1.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu1.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu1.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu1.mmu.itb.walker.num_4kb_walks            0                       # Completed page walks with 4KB pages (Count)
system.cpu1.mmu.itb.walker.num_2mb_walks            0                       # Completed page walks with 2MB pages (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2499737760                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON   2499737760                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.workload.numSyscalls                   14                       # Number of system calls (Count)
system.l1_dcache0.demandHits::cpu0.data        526123                       # number of demand (read+write) hits (Count)
system.l1_dcache0.demandHits::total            526123                       # number of demand (read+write) hits (Count)
system.l1_dcache0.overallHits::cpu0.data       526123                       # number of overall hits (Count)
system.l1_dcache0.overallHits::total           526123                       # number of overall hits (Count)
system.l1_dcache0.demandMisses::cpu0.data         3215                       # number of demand (read+write) misses (Count)
system.l1_dcache0.demandMisses::total            3215                       # number of demand (read+write) misses (Count)
system.l1_dcache0.overallMisses::cpu0.data         3215                       # number of overall misses (Count)
system.l1_dcache0.overallMisses::total           3215                       # number of overall misses (Count)
system.l1_dcache0.demandMissLatency::cpu0.data     99347220                       # number of demand (read+write) miss ticks (Tick)
system.l1_dcache0.demandMissLatency::total     99347220                       # number of demand (read+write) miss ticks (Tick)
system.l1_dcache0.overallMissLatency::cpu0.data     99347220                       # number of overall miss ticks (Tick)
system.l1_dcache0.overallMissLatency::total     99347220                       # number of overall miss ticks (Tick)
system.l1_dcache0.demandAccesses::cpu0.data       529338                       # number of demand (read+write) accesses (Count)
system.l1_dcache0.demandAccesses::total        529338                       # number of demand (read+write) accesses (Count)
system.l1_dcache0.overallAccesses::cpu0.data       529338                       # number of overall (read+write) accesses (Count)
system.l1_dcache0.overallAccesses::total       529338                       # number of overall (read+write) accesses (Count)
system.l1_dcache0.demandMissRate::cpu0.data     0.006074                       # miss rate for demand accesses (Ratio)
system.l1_dcache0.demandMissRate::total      0.006074                       # miss rate for demand accesses (Ratio)
system.l1_dcache0.overallMissRate::cpu0.data     0.006074                       # miss rate for overall accesses (Ratio)
system.l1_dcache0.overallMissRate::total     0.006074                       # miss rate for overall accesses (Ratio)
system.l1_dcache0.demandAvgMissLatency::cpu0.data 30901.157076                       # average overall miss latency in ticks ((Tick/Count))
system.l1_dcache0.demandAvgMissLatency::total 30901.157076                       # average overall miss latency in ticks ((Tick/Count))
system.l1_dcache0.overallAvgMissLatency::cpu0.data 30901.157076                       # average overall miss latency ((Tick/Count))
system.l1_dcache0.overallAvgMissLatency::total 30901.157076                       # average overall miss latency ((Tick/Count))
system.l1_dcache0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.l1_dcache0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l1_dcache0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.l1_dcache0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l1_dcache0.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1_dcache0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1_dcache0.writebacks::writebacks         2599                       # number of writebacks (Count)
system.l1_dcache0.writebacks::total              2599                       # number of writebacks (Count)
system.l1_dcache0.demandMshrMisses::cpu0.data         3215                       # number of demand (read+write) MSHR misses (Count)
system.l1_dcache0.demandMshrMisses::total         3215                       # number of demand (read+write) MSHR misses (Count)
system.l1_dcache0.overallMshrMisses::cpu0.data         3215                       # number of overall MSHR misses (Count)
system.l1_dcache0.overallMshrMisses::total         3215                       # number of overall MSHR misses (Count)
system.l1_dcache0.demandMshrMissLatency::cpu0.data     97206030                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1_dcache0.demandMshrMissLatency::total     97206030                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1_dcache0.overallMshrMissLatency::cpu0.data     97206030                       # number of overall MSHR miss ticks (Tick)
system.l1_dcache0.overallMshrMissLatency::total     97206030                       # number of overall MSHR miss ticks (Tick)
system.l1_dcache0.demandMshrMissRate::cpu0.data     0.006074                       # mshr miss ratio for demand accesses (Ratio)
system.l1_dcache0.demandMshrMissRate::total     0.006074                       # mshr miss ratio for demand accesses (Ratio)
system.l1_dcache0.overallMshrMissRate::cpu0.data     0.006074                       # mshr miss ratio for overall accesses (Ratio)
system.l1_dcache0.overallMshrMissRate::total     0.006074                       # mshr miss ratio for overall accesses (Ratio)
system.l1_dcache0.demandAvgMshrMissLatency::cpu0.data 30235.157076                       # average overall mshr miss latency ((Tick/Count))
system.l1_dcache0.demandAvgMshrMissLatency::total 30235.157076                       # average overall mshr miss latency ((Tick/Count))
system.l1_dcache0.overallAvgMshrMissLatency::cpu0.data 30235.157076                       # average overall mshr miss latency ((Tick/Count))
system.l1_dcache0.overallAvgMshrMissLatency::total 30235.157076                       # average overall mshr miss latency ((Tick/Count))
system.l1_dcache0.replacements                   2707                       # number of replacements (Count)
system.l1_dcache0.LoadLockedReq.hits::cpu0.data           20                       # number of LoadLockedReq hits (Count)
system.l1_dcache0.LoadLockedReq.hits::total           20                       # number of LoadLockedReq hits (Count)
system.l1_dcache0.LoadLockedReq.misses::cpu0.data            3                       # number of LoadLockedReq misses (Count)
system.l1_dcache0.LoadLockedReq.misses::total            3                       # number of LoadLockedReq misses (Count)
system.l1_dcache0.LoadLockedReq.missLatency::cpu0.data       151182                       # number of LoadLockedReq miss ticks (Tick)
system.l1_dcache0.LoadLockedReq.missLatency::total       151182                       # number of LoadLockedReq miss ticks (Tick)
system.l1_dcache0.LoadLockedReq.accesses::cpu0.data           23                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.l1_dcache0.LoadLockedReq.accesses::total           23                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.l1_dcache0.LoadLockedReq.missRate::cpu0.data     0.130435                       # miss rate for LoadLockedReq accesses (Ratio)
system.l1_dcache0.LoadLockedReq.missRate::total     0.130435                       # miss rate for LoadLockedReq accesses (Ratio)
system.l1_dcache0.LoadLockedReq.avgMissLatency::cpu0.data        50394                       # average LoadLockedReq miss latency ((Tick/Count))
system.l1_dcache0.LoadLockedReq.avgMissLatency::total        50394                       # average LoadLockedReq miss latency ((Tick/Count))
system.l1_dcache0.LoadLockedReq.mshrMisses::cpu0.data            3                       # number of LoadLockedReq MSHR misses (Count)
system.l1_dcache0.LoadLockedReq.mshrMisses::total            3                       # number of LoadLockedReq MSHR misses (Count)
system.l1_dcache0.LoadLockedReq.mshrMissLatency::cpu0.data       149184                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.l1_dcache0.LoadLockedReq.mshrMissLatency::total       149184                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.l1_dcache0.LoadLockedReq.mshrMissRate::cpu0.data     0.130435                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.l1_dcache0.LoadLockedReq.mshrMissRate::total     0.130435                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.l1_dcache0.LoadLockedReq.avgMshrMissLatency::cpu0.data        49728                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.l1_dcache0.LoadLockedReq.avgMshrMissLatency::total        49728                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.l1_dcache0.ReadReq.hits::cpu0.data       392592                       # number of ReadReq hits (Count)
system.l1_dcache0.ReadReq.hits::total          392592                       # number of ReadReq hits (Count)
system.l1_dcache0.ReadReq.misses::cpu0.data         2018                       # number of ReadReq misses (Count)
system.l1_dcache0.ReadReq.misses::total          2018                       # number of ReadReq misses (Count)
system.l1_dcache0.ReadReq.missLatency::cpu0.data     25623351                       # number of ReadReq miss ticks (Tick)
system.l1_dcache0.ReadReq.missLatency::total     25623351                       # number of ReadReq miss ticks (Tick)
system.l1_dcache0.ReadReq.accesses::cpu0.data       394610                       # number of ReadReq accesses(hits+misses) (Count)
system.l1_dcache0.ReadReq.accesses::total       394610                       # number of ReadReq accesses(hits+misses) (Count)
system.l1_dcache0.ReadReq.missRate::cpu0.data     0.005114                       # miss rate for ReadReq accesses (Ratio)
system.l1_dcache0.ReadReq.missRate::total     0.005114                       # miss rate for ReadReq accesses (Ratio)
system.l1_dcache0.ReadReq.avgMissLatency::cpu0.data 12697.398910                       # average ReadReq miss latency ((Tick/Count))
system.l1_dcache0.ReadReq.avgMissLatency::total 12697.398910                       # average ReadReq miss latency ((Tick/Count))
system.l1_dcache0.ReadReq.mshrMisses::cpu0.data         2018                       # number of ReadReq MSHR misses (Count)
system.l1_dcache0.ReadReq.mshrMisses::total         2018                       # number of ReadReq MSHR misses (Count)
system.l1_dcache0.ReadReq.mshrMissLatency::cpu0.data     24279363                       # number of ReadReq MSHR miss ticks (Tick)
system.l1_dcache0.ReadReq.mshrMissLatency::total     24279363                       # number of ReadReq MSHR miss ticks (Tick)
system.l1_dcache0.ReadReq.mshrMissRate::cpu0.data     0.005114                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1_dcache0.ReadReq.mshrMissRate::total     0.005114                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1_dcache0.ReadReq.avgMshrMissLatency::cpu0.data 12031.398910                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1_dcache0.ReadReq.avgMshrMissLatency::total 12031.398910                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1_dcache0.StoreCondReq.hits::cpu0.data           23                       # number of StoreCondReq hits (Count)
system.l1_dcache0.StoreCondReq.hits::total           23                       # number of StoreCondReq hits (Count)
system.l1_dcache0.StoreCondReq.accesses::cpu0.data           23                       # number of StoreCondReq accesses(hits+misses) (Count)
system.l1_dcache0.StoreCondReq.accesses::total           23                       # number of StoreCondReq accesses(hits+misses) (Count)
system.l1_dcache0.SwapReq.hits::cpu0.data           33                       # number of SwapReq hits (Count)
system.l1_dcache0.SwapReq.hits::total              33                       # number of SwapReq hits (Count)
system.l1_dcache0.SwapReq.misses::cpu0.data            1                       # number of SwapReq misses (Count)
system.l1_dcache0.SwapReq.misses::total             1                       # number of SwapReq misses (Count)
system.l1_dcache0.SwapReq.missLatency::cpu0.data        57609                       # number of SwapReq miss ticks (Tick)
system.l1_dcache0.SwapReq.missLatency::total        57609                       # number of SwapReq miss ticks (Tick)
system.l1_dcache0.SwapReq.accesses::cpu0.data           34                       # number of SwapReq accesses(hits+misses) (Count)
system.l1_dcache0.SwapReq.accesses::total           34                       # number of SwapReq accesses(hits+misses) (Count)
system.l1_dcache0.SwapReq.missRate::cpu0.data     0.029412                       # miss rate for SwapReq accesses (Ratio)
system.l1_dcache0.SwapReq.missRate::total     0.029412                       # miss rate for SwapReq accesses (Ratio)
system.l1_dcache0.SwapReq.avgMissLatency::cpu0.data        57609                       # average SwapReq miss latency ((Tick/Count))
system.l1_dcache0.SwapReq.avgMissLatency::total        57609                       # average SwapReq miss latency ((Tick/Count))
system.l1_dcache0.SwapReq.mshrMisses::cpu0.data            1                       # number of SwapReq MSHR misses (Count)
system.l1_dcache0.SwapReq.mshrMisses::total            1                       # number of SwapReq MSHR misses (Count)
system.l1_dcache0.SwapReq.mshrMissLatency::cpu0.data        56943                       # number of SwapReq MSHR miss ticks (Tick)
system.l1_dcache0.SwapReq.mshrMissLatency::total        56943                       # number of SwapReq MSHR miss ticks (Tick)
system.l1_dcache0.SwapReq.mshrMissRate::cpu0.data     0.029412                       # mshr miss rate for SwapReq accesses (Ratio)
system.l1_dcache0.SwapReq.mshrMissRate::total     0.029412                       # mshr miss rate for SwapReq accesses (Ratio)
system.l1_dcache0.SwapReq.avgMshrMissLatency::cpu0.data        56943                       # average SwapReq mshr miss latency ((Tick/Count))
system.l1_dcache0.SwapReq.avgMshrMissLatency::total        56943                       # average SwapReq mshr miss latency ((Tick/Count))
system.l1_dcache0.WriteReq.hits::cpu0.data       133531                       # number of WriteReq hits (Count)
system.l1_dcache0.WriteReq.hits::total         133531                       # number of WriteReq hits (Count)
system.l1_dcache0.WriteReq.misses::cpu0.data         1197                       # number of WriteReq misses (Count)
system.l1_dcache0.WriteReq.misses::total         1197                       # number of WriteReq misses (Count)
system.l1_dcache0.WriteReq.missLatency::cpu0.data     73723869                       # number of WriteReq miss ticks (Tick)
system.l1_dcache0.WriteReq.missLatency::total     73723869                       # number of WriteReq miss ticks (Tick)
system.l1_dcache0.WriteReq.accesses::cpu0.data       134728                       # number of WriteReq accesses(hits+misses) (Count)
system.l1_dcache0.WriteReq.accesses::total       134728                       # number of WriteReq accesses(hits+misses) (Count)
system.l1_dcache0.WriteReq.missRate::cpu0.data     0.008885                       # miss rate for WriteReq accesses (Ratio)
system.l1_dcache0.WriteReq.missRate::total     0.008885                       # miss rate for WriteReq accesses (Ratio)
system.l1_dcache0.WriteReq.avgMissLatency::cpu0.data 61590.533835                       # average WriteReq miss latency ((Tick/Count))
system.l1_dcache0.WriteReq.avgMissLatency::total 61590.533835                       # average WriteReq miss latency ((Tick/Count))
system.l1_dcache0.WriteReq.mshrMisses::cpu0.data         1197                       # number of WriteReq MSHR misses (Count)
system.l1_dcache0.WriteReq.mshrMisses::total         1197                       # number of WriteReq MSHR misses (Count)
system.l1_dcache0.WriteReq.mshrMissLatency::cpu0.data     72926667                       # number of WriteReq MSHR miss ticks (Tick)
system.l1_dcache0.WriteReq.mshrMissLatency::total     72926667                       # number of WriteReq MSHR miss ticks (Tick)
system.l1_dcache0.WriteReq.mshrMissRate::cpu0.data     0.008885                       # mshr miss rate for WriteReq accesses (Ratio)
system.l1_dcache0.WriteReq.mshrMissRate::total     0.008885                       # mshr miss rate for WriteReq accesses (Ratio)
system.l1_dcache0.WriteReq.avgMshrMissLatency::cpu0.data 60924.533835                       # average WriteReq mshr miss latency ((Tick/Count))
system.l1_dcache0.WriteReq.avgMshrMissLatency::total 60924.533835                       # average WriteReq mshr miss latency ((Tick/Count))
system.l1_dcache0.power_state.pwrStateResidencyTicks::UNDEFINED   2499737760                       # Cumulative time (in ticks) in various power states (Tick)
system.l1_dcache0.tags.tagsInUse           472.968072                       # Average ticks per tags in use ((Tick/Count))
system.l1_dcache0.tags.totalRefs               529418                       # Total number of references to valid blocks. (Count)
system.l1_dcache0.tags.sampledRefs               3219                       # Sample count of references to valid blocks. (Count)
system.l1_dcache0.tags.avgRefs             164.466605                       # Average number of references to valid blocks. ((Count/Count))
system.l1_dcache0.tags.warmupTick              141525                       # The tick when the warmup percentage was hit. (Tick)
system.l1_dcache0.tags.occupancies::cpu0.data   472.968072                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l1_dcache0.tags.avgOccs::cpu0.data     0.923766                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1_dcache0.tags.avgOccs::total        0.923766                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1_dcache0.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l1_dcache0.tags.ageTaskId_1024::0           30                       # Occupied blocks per task id, per block age (Count)
system.l1_dcache0.tags.ageTaskId_1024::2          482                       # Occupied blocks per task id, per block age (Count)
system.l1_dcache0.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l1_dcache0.tags.tagAccesses            1062055                       # Number of tag accesses (Count)
system.l1_dcache0.tags.dataAccesses           1062055                       # Number of data accesses (Count)
system.l1_dcache0.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2499737760                       # Cumulative time (in ticks) in various power states (Tick)
system.l1_dcache1.demandHits::cpu1.data        526113                       # number of demand (read+write) hits (Count)
system.l1_dcache1.demandHits::total            526113                       # number of demand (read+write) hits (Count)
system.l1_dcache1.overallHits::cpu1.data       526113                       # number of overall hits (Count)
system.l1_dcache1.overallHits::total           526113                       # number of overall hits (Count)
system.l1_dcache1.demandMisses::cpu1.data         3225                       # number of demand (read+write) misses (Count)
system.l1_dcache1.demandMisses::total            3225                       # number of demand (read+write) misses (Count)
system.l1_dcache1.overallMisses::cpu1.data         3225                       # number of overall misses (Count)
system.l1_dcache1.overallMisses::total           3225                       # number of overall misses (Count)
system.l1_dcache1.demandMissLatency::cpu1.data     99144423                       # number of demand (read+write) miss ticks (Tick)
system.l1_dcache1.demandMissLatency::total     99144423                       # number of demand (read+write) miss ticks (Tick)
system.l1_dcache1.overallMissLatency::cpu1.data     99144423                       # number of overall miss ticks (Tick)
system.l1_dcache1.overallMissLatency::total     99144423                       # number of overall miss ticks (Tick)
system.l1_dcache1.demandAccesses::cpu1.data       529338                       # number of demand (read+write) accesses (Count)
system.l1_dcache1.demandAccesses::total        529338                       # number of demand (read+write) accesses (Count)
system.l1_dcache1.overallAccesses::cpu1.data       529338                       # number of overall (read+write) accesses (Count)
system.l1_dcache1.overallAccesses::total       529338                       # number of overall (read+write) accesses (Count)
system.l1_dcache1.demandMissRate::cpu1.data     0.006093                       # miss rate for demand accesses (Ratio)
system.l1_dcache1.demandMissRate::total      0.006093                       # miss rate for demand accesses (Ratio)
system.l1_dcache1.overallMissRate::cpu1.data     0.006093                       # miss rate for overall accesses (Ratio)
system.l1_dcache1.overallMissRate::total     0.006093                       # miss rate for overall accesses (Ratio)
system.l1_dcache1.demandAvgMissLatency::cpu1.data 30742.456744                       # average overall miss latency in ticks ((Tick/Count))
system.l1_dcache1.demandAvgMissLatency::total 30742.456744                       # average overall miss latency in ticks ((Tick/Count))
system.l1_dcache1.overallAvgMissLatency::cpu1.data 30742.456744                       # average overall miss latency ((Tick/Count))
system.l1_dcache1.overallAvgMissLatency::total 30742.456744                       # average overall miss latency ((Tick/Count))
system.l1_dcache1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.l1_dcache1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l1_dcache1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.l1_dcache1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l1_dcache1.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1_dcache1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1_dcache1.writebacks::writebacks         2604                       # number of writebacks (Count)
system.l1_dcache1.writebacks::total              2604                       # number of writebacks (Count)
system.l1_dcache1.demandMshrMisses::cpu1.data         3225                       # number of demand (read+write) MSHR misses (Count)
system.l1_dcache1.demandMshrMisses::total         3225                       # number of demand (read+write) MSHR misses (Count)
system.l1_dcache1.overallMshrMisses::cpu1.data         3225                       # number of overall MSHR misses (Count)
system.l1_dcache1.overallMshrMisses::total         3225                       # number of overall MSHR misses (Count)
system.l1_dcache1.demandMshrMissLatency::cpu1.data     96996573                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1_dcache1.demandMshrMissLatency::total     96996573                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1_dcache1.overallMshrMissLatency::cpu1.data     96996573                       # number of overall MSHR miss ticks (Tick)
system.l1_dcache1.overallMshrMissLatency::total     96996573                       # number of overall MSHR miss ticks (Tick)
system.l1_dcache1.demandMshrMissRate::cpu1.data     0.006093                       # mshr miss ratio for demand accesses (Ratio)
system.l1_dcache1.demandMshrMissRate::total     0.006093                       # mshr miss ratio for demand accesses (Ratio)
system.l1_dcache1.overallMshrMissRate::cpu1.data     0.006093                       # mshr miss ratio for overall accesses (Ratio)
system.l1_dcache1.overallMshrMissRate::total     0.006093                       # mshr miss ratio for overall accesses (Ratio)
system.l1_dcache1.demandAvgMshrMissLatency::cpu1.data 30076.456744                       # average overall mshr miss latency ((Tick/Count))
system.l1_dcache1.demandAvgMshrMissLatency::total 30076.456744                       # average overall mshr miss latency ((Tick/Count))
system.l1_dcache1.overallAvgMshrMissLatency::cpu1.data 30076.456744                       # average overall mshr miss latency ((Tick/Count))
system.l1_dcache1.overallAvgMshrMissLatency::total 30076.456744                       # average overall mshr miss latency ((Tick/Count))
system.l1_dcache1.replacements                   2717                       # number of replacements (Count)
system.l1_dcache1.LoadLockedReq.hits::cpu1.data           20                       # number of LoadLockedReq hits (Count)
system.l1_dcache1.LoadLockedReq.hits::total           20                       # number of LoadLockedReq hits (Count)
system.l1_dcache1.LoadLockedReq.misses::cpu1.data            3                       # number of LoadLockedReq misses (Count)
system.l1_dcache1.LoadLockedReq.misses::total            3                       # number of LoadLockedReq misses (Count)
system.l1_dcache1.LoadLockedReq.missLatency::cpu1.data       178488                       # number of LoadLockedReq miss ticks (Tick)
system.l1_dcache1.LoadLockedReq.missLatency::total       178488                       # number of LoadLockedReq miss ticks (Tick)
system.l1_dcache1.LoadLockedReq.accesses::cpu1.data           23                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.l1_dcache1.LoadLockedReq.accesses::total           23                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.l1_dcache1.LoadLockedReq.missRate::cpu1.data     0.130435                       # miss rate for LoadLockedReq accesses (Ratio)
system.l1_dcache1.LoadLockedReq.missRate::total     0.130435                       # miss rate for LoadLockedReq accesses (Ratio)
system.l1_dcache1.LoadLockedReq.avgMissLatency::cpu1.data        59496                       # average LoadLockedReq miss latency ((Tick/Count))
system.l1_dcache1.LoadLockedReq.avgMissLatency::total        59496                       # average LoadLockedReq miss latency ((Tick/Count))
system.l1_dcache1.LoadLockedReq.mshrMisses::cpu1.data            3                       # number of LoadLockedReq MSHR misses (Count)
system.l1_dcache1.LoadLockedReq.mshrMisses::total            3                       # number of LoadLockedReq MSHR misses (Count)
system.l1_dcache1.LoadLockedReq.mshrMissLatency::cpu1.data       176490                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.l1_dcache1.LoadLockedReq.mshrMissLatency::total       176490                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.l1_dcache1.LoadLockedReq.mshrMissRate::cpu1.data     0.130435                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.l1_dcache1.LoadLockedReq.mshrMissRate::total     0.130435                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.l1_dcache1.LoadLockedReq.avgMshrMissLatency::cpu1.data        58830                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.l1_dcache1.LoadLockedReq.avgMshrMissLatency::total        58830                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.l1_dcache1.ReadReq.hits::cpu1.data       392582                       # number of ReadReq hits (Count)
system.l1_dcache1.ReadReq.hits::total          392582                       # number of ReadReq hits (Count)
system.l1_dcache1.ReadReq.misses::cpu1.data         2028                       # number of ReadReq misses (Count)
system.l1_dcache1.ReadReq.misses::total          2028                       # number of ReadReq misses (Count)
system.l1_dcache1.ReadReq.missLatency::cpu1.data     25699275                       # number of ReadReq miss ticks (Tick)
system.l1_dcache1.ReadReq.missLatency::total     25699275                       # number of ReadReq miss ticks (Tick)
system.l1_dcache1.ReadReq.accesses::cpu1.data       394610                       # number of ReadReq accesses(hits+misses) (Count)
system.l1_dcache1.ReadReq.accesses::total       394610                       # number of ReadReq accesses(hits+misses) (Count)
system.l1_dcache1.ReadReq.missRate::cpu1.data     0.005139                       # miss rate for ReadReq accesses (Ratio)
system.l1_dcache1.ReadReq.missRate::total     0.005139                       # miss rate for ReadReq accesses (Ratio)
system.l1_dcache1.ReadReq.avgMissLatency::cpu1.data 12672.226331                       # average ReadReq miss latency ((Tick/Count))
system.l1_dcache1.ReadReq.avgMissLatency::total 12672.226331                       # average ReadReq miss latency ((Tick/Count))
system.l1_dcache1.ReadReq.mshrMisses::cpu1.data         2028                       # number of ReadReq MSHR misses (Count)
system.l1_dcache1.ReadReq.mshrMisses::total         2028                       # number of ReadReq MSHR misses (Count)
system.l1_dcache1.ReadReq.mshrMissLatency::cpu1.data     24348627                       # number of ReadReq MSHR miss ticks (Tick)
system.l1_dcache1.ReadReq.mshrMissLatency::total     24348627                       # number of ReadReq MSHR miss ticks (Tick)
system.l1_dcache1.ReadReq.mshrMissRate::cpu1.data     0.005139                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1_dcache1.ReadReq.mshrMissRate::total     0.005139                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1_dcache1.ReadReq.avgMshrMissLatency::cpu1.data 12006.226331                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1_dcache1.ReadReq.avgMshrMissLatency::total 12006.226331                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1_dcache1.StoreCondReq.hits::cpu1.data           23                       # number of StoreCondReq hits (Count)
system.l1_dcache1.StoreCondReq.hits::total           23                       # number of StoreCondReq hits (Count)
system.l1_dcache1.StoreCondReq.accesses::cpu1.data           23                       # number of StoreCondReq accesses(hits+misses) (Count)
system.l1_dcache1.StoreCondReq.accesses::total           23                       # number of StoreCondReq accesses(hits+misses) (Count)
system.l1_dcache1.SwapReq.hits::cpu1.data           33                       # number of SwapReq hits (Count)
system.l1_dcache1.SwapReq.hits::total              33                       # number of SwapReq hits (Count)
system.l1_dcache1.SwapReq.misses::cpu1.data            1                       # number of SwapReq misses (Count)
system.l1_dcache1.SwapReq.misses::total             1                       # number of SwapReq misses (Count)
system.l1_dcache1.SwapReq.missLatency::cpu1.data        57609                       # number of SwapReq miss ticks (Tick)
system.l1_dcache1.SwapReq.missLatency::total        57609                       # number of SwapReq miss ticks (Tick)
system.l1_dcache1.SwapReq.accesses::cpu1.data           34                       # number of SwapReq accesses(hits+misses) (Count)
system.l1_dcache1.SwapReq.accesses::total           34                       # number of SwapReq accesses(hits+misses) (Count)
system.l1_dcache1.SwapReq.missRate::cpu1.data     0.029412                       # miss rate for SwapReq accesses (Ratio)
system.l1_dcache1.SwapReq.missRate::total     0.029412                       # miss rate for SwapReq accesses (Ratio)
system.l1_dcache1.SwapReq.avgMissLatency::cpu1.data        57609                       # average SwapReq miss latency ((Tick/Count))
system.l1_dcache1.SwapReq.avgMissLatency::total        57609                       # average SwapReq miss latency ((Tick/Count))
system.l1_dcache1.SwapReq.mshrMisses::cpu1.data            1                       # number of SwapReq MSHR misses (Count)
system.l1_dcache1.SwapReq.mshrMisses::total            1                       # number of SwapReq MSHR misses (Count)
system.l1_dcache1.SwapReq.mshrMissLatency::cpu1.data        56943                       # number of SwapReq MSHR miss ticks (Tick)
system.l1_dcache1.SwapReq.mshrMissLatency::total        56943                       # number of SwapReq MSHR miss ticks (Tick)
system.l1_dcache1.SwapReq.mshrMissRate::cpu1.data     0.029412                       # mshr miss rate for SwapReq accesses (Ratio)
system.l1_dcache1.SwapReq.mshrMissRate::total     0.029412                       # mshr miss rate for SwapReq accesses (Ratio)
system.l1_dcache1.SwapReq.avgMshrMissLatency::cpu1.data        56943                       # average SwapReq mshr miss latency ((Tick/Count))
system.l1_dcache1.SwapReq.avgMshrMissLatency::total        56943                       # average SwapReq mshr miss latency ((Tick/Count))
system.l1_dcache1.WriteReq.hits::cpu1.data       133531                       # number of WriteReq hits (Count)
system.l1_dcache1.WriteReq.hits::total         133531                       # number of WriteReq hits (Count)
system.l1_dcache1.WriteReq.misses::cpu1.data         1197                       # number of WriteReq misses (Count)
system.l1_dcache1.WriteReq.misses::total         1197                       # number of WriteReq misses (Count)
system.l1_dcache1.WriteReq.missLatency::cpu1.data     73445148                       # number of WriteReq miss ticks (Tick)
system.l1_dcache1.WriteReq.missLatency::total     73445148                       # number of WriteReq miss ticks (Tick)
system.l1_dcache1.WriteReq.accesses::cpu1.data       134728                       # number of WriteReq accesses(hits+misses) (Count)
system.l1_dcache1.WriteReq.accesses::total       134728                       # number of WriteReq accesses(hits+misses) (Count)
system.l1_dcache1.WriteReq.missRate::cpu1.data     0.008885                       # miss rate for WriteReq accesses (Ratio)
system.l1_dcache1.WriteReq.missRate::total     0.008885                       # miss rate for WriteReq accesses (Ratio)
system.l1_dcache1.WriteReq.avgMissLatency::cpu1.data 61357.684211                       # average WriteReq miss latency ((Tick/Count))
system.l1_dcache1.WriteReq.avgMissLatency::total 61357.684211                       # average WriteReq miss latency ((Tick/Count))
system.l1_dcache1.WriteReq.mshrMisses::cpu1.data         1197                       # number of WriteReq MSHR misses (Count)
system.l1_dcache1.WriteReq.mshrMisses::total         1197                       # number of WriteReq MSHR misses (Count)
system.l1_dcache1.WriteReq.mshrMissLatency::cpu1.data     72647946                       # number of WriteReq MSHR miss ticks (Tick)
system.l1_dcache1.WriteReq.mshrMissLatency::total     72647946                       # number of WriteReq MSHR miss ticks (Tick)
system.l1_dcache1.WriteReq.mshrMissRate::cpu1.data     0.008885                       # mshr miss rate for WriteReq accesses (Ratio)
system.l1_dcache1.WriteReq.mshrMissRate::total     0.008885                       # mshr miss rate for WriteReq accesses (Ratio)
system.l1_dcache1.WriteReq.avgMshrMissLatency::cpu1.data 60691.684211                       # average WriteReq mshr miss latency ((Tick/Count))
system.l1_dcache1.WriteReq.avgMshrMissLatency::total 60691.684211                       # average WriteReq mshr miss latency ((Tick/Count))
system.l1_dcache1.power_state.pwrStateResidencyTicks::UNDEFINED   2499737760                       # Cumulative time (in ticks) in various power states (Tick)
system.l1_dcache1.tags.tagsInUse           465.549974                       # Average ticks per tags in use ((Tick/Count))
system.l1_dcache1.tags.totalRefs               529418                       # Total number of references to valid blocks. (Count)
system.l1_dcache1.tags.sampledRefs               3229                       # Sample count of references to valid blocks. (Count)
system.l1_dcache1.tags.avgRefs             163.957262                       # Average number of references to valid blocks. ((Count/Count))
system.l1_dcache1.tags.warmupTick              160173                       # The tick when the warmup percentage was hit. (Tick)
system.l1_dcache1.tags.occupancies::cpu1.data   465.549974                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l1_dcache1.tags.avgOccs::cpu1.data     0.909277                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1_dcache1.tags.avgOccs::total        0.909277                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1_dcache1.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l1_dcache1.tags.ageTaskId_1024::0           32                       # Occupied blocks per task id, per block age (Count)
system.l1_dcache1.tags.ageTaskId_1024::2          480                       # Occupied blocks per task id, per block age (Count)
system.l1_dcache1.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l1_dcache1.tags.tagAccesses            1062065                       # Number of tag accesses (Count)
system.l1_dcache1.tags.dataAccesses           1062065                       # Number of data accesses (Count)
system.l1_dcache1.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2499737760                       # Cumulative time (in ticks) in various power states (Tick)
system.l1_icache0.demandHits::cpu0.inst       3031755                       # number of demand (read+write) hits (Count)
system.l1_icache0.demandHits::total           3031755                       # number of demand (read+write) hits (Count)
system.l1_icache0.overallHits::cpu0.inst      3031755                       # number of overall hits (Count)
system.l1_icache0.overallHits::total          3031755                       # number of overall hits (Count)
system.l1_icache0.demandMisses::cpu0.inst          476                       # number of demand (read+write) misses (Count)
system.l1_icache0.demandMisses::total             476                       # number of demand (read+write) misses (Count)
system.l1_icache0.overallMisses::cpu0.inst          476                       # number of overall misses (Count)
system.l1_icache0.overallMisses::total            476                       # number of overall misses (Count)
system.l1_icache0.demandMissLatency::cpu0.inst     30584385                       # number of demand (read+write) miss ticks (Tick)
system.l1_icache0.demandMissLatency::total     30584385                       # number of demand (read+write) miss ticks (Tick)
system.l1_icache0.overallMissLatency::cpu0.inst     30584385                       # number of overall miss ticks (Tick)
system.l1_icache0.overallMissLatency::total     30584385                       # number of overall miss ticks (Tick)
system.l1_icache0.demandAccesses::cpu0.inst      3032231                       # number of demand (read+write) accesses (Count)
system.l1_icache0.demandAccesses::total       3032231                       # number of demand (read+write) accesses (Count)
system.l1_icache0.overallAccesses::cpu0.inst      3032231                       # number of overall (read+write) accesses (Count)
system.l1_icache0.overallAccesses::total      3032231                       # number of overall (read+write) accesses (Count)
system.l1_icache0.demandMissRate::cpu0.inst     0.000157                       # miss rate for demand accesses (Ratio)
system.l1_icache0.demandMissRate::total      0.000157                       # miss rate for demand accesses (Ratio)
system.l1_icache0.overallMissRate::cpu0.inst     0.000157                       # miss rate for overall accesses (Ratio)
system.l1_icache0.overallMissRate::total     0.000157                       # miss rate for overall accesses (Ratio)
system.l1_icache0.demandAvgMissLatency::cpu0.inst 64252.909664                       # average overall miss latency in ticks ((Tick/Count))
system.l1_icache0.demandAvgMissLatency::total 64252.909664                       # average overall miss latency in ticks ((Tick/Count))
system.l1_icache0.overallAvgMissLatency::cpu0.inst 64252.909664                       # average overall miss latency ((Tick/Count))
system.l1_icache0.overallAvgMissLatency::total 64252.909664                       # average overall miss latency ((Tick/Count))
system.l1_icache0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.l1_icache0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l1_icache0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.l1_icache0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l1_icache0.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1_icache0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1_icache0.demandMshrMisses::cpu0.inst          476                       # number of demand (read+write) MSHR misses (Count)
system.l1_icache0.demandMshrMisses::total          476                       # number of demand (read+write) MSHR misses (Count)
system.l1_icache0.overallMshrMisses::cpu0.inst          476                       # number of overall MSHR misses (Count)
system.l1_icache0.overallMshrMisses::total          476                       # number of overall MSHR misses (Count)
system.l1_icache0.demandMshrMissLatency::cpu0.inst     30267369                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1_icache0.demandMshrMissLatency::total     30267369                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1_icache0.overallMshrMissLatency::cpu0.inst     30267369                       # number of overall MSHR miss ticks (Tick)
system.l1_icache0.overallMshrMissLatency::total     30267369                       # number of overall MSHR miss ticks (Tick)
system.l1_icache0.demandMshrMissRate::cpu0.inst     0.000157                       # mshr miss ratio for demand accesses (Ratio)
system.l1_icache0.demandMshrMissRate::total     0.000157                       # mshr miss ratio for demand accesses (Ratio)
system.l1_icache0.overallMshrMissRate::cpu0.inst     0.000157                       # mshr miss ratio for overall accesses (Ratio)
system.l1_icache0.overallMshrMissRate::total     0.000157                       # mshr miss ratio for overall accesses (Ratio)
system.l1_icache0.demandAvgMshrMissLatency::cpu0.inst 63586.909664                       # average overall mshr miss latency ((Tick/Count))
system.l1_icache0.demandAvgMshrMissLatency::total 63586.909664                       # average overall mshr miss latency ((Tick/Count))
system.l1_icache0.overallAvgMshrMissLatency::cpu0.inst 63586.909664                       # average overall mshr miss latency ((Tick/Count))
system.l1_icache0.overallAvgMshrMissLatency::total 63586.909664                       # average overall mshr miss latency ((Tick/Count))
system.l1_icache0.replacements                    107                       # number of replacements (Count)
system.l1_icache0.ReadReq.hits::cpu0.inst      3031755                       # number of ReadReq hits (Count)
system.l1_icache0.ReadReq.hits::total         3031755                       # number of ReadReq hits (Count)
system.l1_icache0.ReadReq.misses::cpu0.inst          476                       # number of ReadReq misses (Count)
system.l1_icache0.ReadReq.misses::total           476                       # number of ReadReq misses (Count)
system.l1_icache0.ReadReq.missLatency::cpu0.inst     30584385                       # number of ReadReq miss ticks (Tick)
system.l1_icache0.ReadReq.missLatency::total     30584385                       # number of ReadReq miss ticks (Tick)
system.l1_icache0.ReadReq.accesses::cpu0.inst      3032231                       # number of ReadReq accesses(hits+misses) (Count)
system.l1_icache0.ReadReq.accesses::total      3032231                       # number of ReadReq accesses(hits+misses) (Count)
system.l1_icache0.ReadReq.missRate::cpu0.inst     0.000157                       # miss rate for ReadReq accesses (Ratio)
system.l1_icache0.ReadReq.missRate::total     0.000157                       # miss rate for ReadReq accesses (Ratio)
system.l1_icache0.ReadReq.avgMissLatency::cpu0.inst 64252.909664                       # average ReadReq miss latency ((Tick/Count))
system.l1_icache0.ReadReq.avgMissLatency::total 64252.909664                       # average ReadReq miss latency ((Tick/Count))
system.l1_icache0.ReadReq.mshrMisses::cpu0.inst          476                       # number of ReadReq MSHR misses (Count)
system.l1_icache0.ReadReq.mshrMisses::total          476                       # number of ReadReq MSHR misses (Count)
system.l1_icache0.ReadReq.mshrMissLatency::cpu0.inst     30267369                       # number of ReadReq MSHR miss ticks (Tick)
system.l1_icache0.ReadReq.mshrMissLatency::total     30267369                       # number of ReadReq MSHR miss ticks (Tick)
system.l1_icache0.ReadReq.mshrMissRate::cpu0.inst     0.000157                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1_icache0.ReadReq.mshrMissRate::total     0.000157                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1_icache0.ReadReq.avgMshrMissLatency::cpu0.inst 63586.909664                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1_icache0.ReadReq.avgMshrMissLatency::total 63586.909664                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1_icache0.power_state.pwrStateResidencyTicks::UNDEFINED   2499737760                       # Cumulative time (in ticks) in various power states (Tick)
system.l1_icache0.tags.tagsInUse           247.803051                       # Average ticks per tags in use ((Tick/Count))
system.l1_icache0.tags.totalRefs              3032231                       # Total number of references to valid blocks. (Count)
system.l1_icache0.tags.sampledRefs                476                       # Sample count of references to valid blocks. (Count)
system.l1_icache0.tags.avgRefs            6370.233193                       # Average number of references to valid blocks. ((Count/Count))
system.l1_icache0.tags.warmupTick               76590                       # The tick when the warmup percentage was hit. (Tick)
system.l1_icache0.tags.occupancies::cpu0.inst   247.803051                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l1_icache0.tags.avgOccs::cpu0.inst     0.483990                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1_icache0.tags.avgOccs::total        0.483990                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1_icache0.tags.occupanciesTaskId::1024          369                       # Occupied blocks per task id (Count)
system.l1_icache0.tags.ageTaskId_1024::0           63                       # Occupied blocks per task id, per block age (Count)
system.l1_icache0.tags.ageTaskId_1024::2          156                       # Occupied blocks per task id, per block age (Count)
system.l1_icache0.tags.ageTaskId_1024::3          150                       # Occupied blocks per task id, per block age (Count)
system.l1_icache0.tags.ratioOccsTaskId::1024     0.720703                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l1_icache0.tags.tagAccesses            6064938                       # Number of tag accesses (Count)
system.l1_icache0.tags.dataAccesses           6064938                       # Number of data accesses (Count)
system.l1_icache0.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2499737760                       # Cumulative time (in ticks) in various power states (Tick)
system.l1_icache1.demandHits::cpu1.inst       3031755                       # number of demand (read+write) hits (Count)
system.l1_icache1.demandHits::total           3031755                       # number of demand (read+write) hits (Count)
system.l1_icache1.overallHits::cpu1.inst      3031755                       # number of overall hits (Count)
system.l1_icache1.overallHits::total          3031755                       # number of overall hits (Count)
system.l1_icache1.demandMisses::cpu1.inst          476                       # number of demand (read+write) misses (Count)
system.l1_icache1.demandMisses::total             476                       # number of demand (read+write) misses (Count)
system.l1_icache1.overallMisses::cpu1.inst          476                       # number of overall misses (Count)
system.l1_icache1.overallMisses::total            476                       # number of overall misses (Count)
system.l1_icache1.demandMissLatency::cpu1.inst     30759210                       # number of demand (read+write) miss ticks (Tick)
system.l1_icache1.demandMissLatency::total     30759210                       # number of demand (read+write) miss ticks (Tick)
system.l1_icache1.overallMissLatency::cpu1.inst     30759210                       # number of overall miss ticks (Tick)
system.l1_icache1.overallMissLatency::total     30759210                       # number of overall miss ticks (Tick)
system.l1_icache1.demandAccesses::cpu1.inst      3032231                       # number of demand (read+write) accesses (Count)
system.l1_icache1.demandAccesses::total       3032231                       # number of demand (read+write) accesses (Count)
system.l1_icache1.overallAccesses::cpu1.inst      3032231                       # number of overall (read+write) accesses (Count)
system.l1_icache1.overallAccesses::total      3032231                       # number of overall (read+write) accesses (Count)
system.l1_icache1.demandMissRate::cpu1.inst     0.000157                       # miss rate for demand accesses (Ratio)
system.l1_icache1.demandMissRate::total      0.000157                       # miss rate for demand accesses (Ratio)
system.l1_icache1.overallMissRate::cpu1.inst     0.000157                       # miss rate for overall accesses (Ratio)
system.l1_icache1.overallMissRate::total     0.000157                       # miss rate for overall accesses (Ratio)
system.l1_icache1.demandAvgMissLatency::cpu1.inst 64620.189076                       # average overall miss latency in ticks ((Tick/Count))
system.l1_icache1.demandAvgMissLatency::total 64620.189076                       # average overall miss latency in ticks ((Tick/Count))
system.l1_icache1.overallAvgMissLatency::cpu1.inst 64620.189076                       # average overall miss latency ((Tick/Count))
system.l1_icache1.overallAvgMissLatency::total 64620.189076                       # average overall miss latency ((Tick/Count))
system.l1_icache1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.l1_icache1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l1_icache1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.l1_icache1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l1_icache1.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1_icache1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1_icache1.demandMshrMisses::cpu1.inst          476                       # number of demand (read+write) MSHR misses (Count)
system.l1_icache1.demandMshrMisses::total          476                       # number of demand (read+write) MSHR misses (Count)
system.l1_icache1.overallMshrMisses::cpu1.inst          476                       # number of overall MSHR misses (Count)
system.l1_icache1.overallMshrMisses::total          476                       # number of overall MSHR misses (Count)
system.l1_icache1.demandMshrMissLatency::cpu1.inst     30442194                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1_icache1.demandMshrMissLatency::total     30442194                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1_icache1.overallMshrMissLatency::cpu1.inst     30442194                       # number of overall MSHR miss ticks (Tick)
system.l1_icache1.overallMshrMissLatency::total     30442194                       # number of overall MSHR miss ticks (Tick)
system.l1_icache1.demandMshrMissRate::cpu1.inst     0.000157                       # mshr miss ratio for demand accesses (Ratio)
system.l1_icache1.demandMshrMissRate::total     0.000157                       # mshr miss ratio for demand accesses (Ratio)
system.l1_icache1.overallMshrMissRate::cpu1.inst     0.000157                       # mshr miss ratio for overall accesses (Ratio)
system.l1_icache1.overallMshrMissRate::total     0.000157                       # mshr miss ratio for overall accesses (Ratio)
system.l1_icache1.demandAvgMshrMissLatency::cpu1.inst 63954.189076                       # average overall mshr miss latency ((Tick/Count))
system.l1_icache1.demandAvgMshrMissLatency::total 63954.189076                       # average overall mshr miss latency ((Tick/Count))
system.l1_icache1.overallAvgMshrMissLatency::cpu1.inst 63954.189076                       # average overall mshr miss latency ((Tick/Count))
system.l1_icache1.overallAvgMshrMissLatency::total 63954.189076                       # average overall mshr miss latency ((Tick/Count))
system.l1_icache1.replacements                    107                       # number of replacements (Count)
system.l1_icache1.ReadReq.hits::cpu1.inst      3031755                       # number of ReadReq hits (Count)
system.l1_icache1.ReadReq.hits::total         3031755                       # number of ReadReq hits (Count)
system.l1_icache1.ReadReq.misses::cpu1.inst          476                       # number of ReadReq misses (Count)
system.l1_icache1.ReadReq.misses::total           476                       # number of ReadReq misses (Count)
system.l1_icache1.ReadReq.missLatency::cpu1.inst     30759210                       # number of ReadReq miss ticks (Tick)
system.l1_icache1.ReadReq.missLatency::total     30759210                       # number of ReadReq miss ticks (Tick)
system.l1_icache1.ReadReq.accesses::cpu1.inst      3032231                       # number of ReadReq accesses(hits+misses) (Count)
system.l1_icache1.ReadReq.accesses::total      3032231                       # number of ReadReq accesses(hits+misses) (Count)
system.l1_icache1.ReadReq.missRate::cpu1.inst     0.000157                       # miss rate for ReadReq accesses (Ratio)
system.l1_icache1.ReadReq.missRate::total     0.000157                       # miss rate for ReadReq accesses (Ratio)
system.l1_icache1.ReadReq.avgMissLatency::cpu1.inst 64620.189076                       # average ReadReq miss latency ((Tick/Count))
system.l1_icache1.ReadReq.avgMissLatency::total 64620.189076                       # average ReadReq miss latency ((Tick/Count))
system.l1_icache1.ReadReq.mshrMisses::cpu1.inst          476                       # number of ReadReq MSHR misses (Count)
system.l1_icache1.ReadReq.mshrMisses::total          476                       # number of ReadReq MSHR misses (Count)
system.l1_icache1.ReadReq.mshrMissLatency::cpu1.inst     30442194                       # number of ReadReq MSHR miss ticks (Tick)
system.l1_icache1.ReadReq.mshrMissLatency::total     30442194                       # number of ReadReq MSHR miss ticks (Tick)
system.l1_icache1.ReadReq.mshrMissRate::cpu1.inst     0.000157                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1_icache1.ReadReq.mshrMissRate::total     0.000157                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1_icache1.ReadReq.avgMshrMissLatency::cpu1.inst 63954.189076                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1_icache1.ReadReq.avgMshrMissLatency::total 63954.189076                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1_icache1.power_state.pwrStateResidencyTicks::UNDEFINED   2499737760                       # Cumulative time (in ticks) in various power states (Tick)
system.l1_icache1.tags.tagsInUse           247.799991                       # Average ticks per tags in use ((Tick/Count))
system.l1_icache1.tags.totalRefs              3032231                       # Total number of references to valid blocks. (Count)
system.l1_icache1.tags.sampledRefs                476                       # Sample count of references to valid blocks. (Count)
system.l1_icache1.tags.avgRefs            6370.233193                       # Average number of references to valid blocks. ((Count/Count))
system.l1_icache1.tags.warmupTick               81585                       # The tick when the warmup percentage was hit. (Tick)
system.l1_icache1.tags.occupancies::cpu1.inst   247.799991                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l1_icache1.tags.avgOccs::cpu1.inst     0.483984                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1_icache1.tags.avgOccs::total        0.483984                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1_icache1.tags.occupanciesTaskId::1024          369                       # Occupied blocks per task id (Count)
system.l1_icache1.tags.ageTaskId_1024::0           63                       # Occupied blocks per task id, per block age (Count)
system.l1_icache1.tags.ageTaskId_1024::2          156                       # Occupied blocks per task id, per block age (Count)
system.l1_icache1.tags.ageTaskId_1024::3          150                       # Occupied blocks per task id, per block age (Count)
system.l1_icache1.tags.ratioOccsTaskId::1024     0.720703                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l1_icache1.tags.tagAccesses            6064938                       # Number of tag accesses (Count)
system.l1_icache1.tags.dataAccesses           6064938                       # Number of data accesses (Count)
system.l1_icache1.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2499737760                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.transDist::ReadResp                 5004                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty           5203                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict                435                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                2396                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               2396                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq            5004                       # Transaction distribution (Count)
system.l2bus.pktCount_system.l1_icache0.mem_side_port::system.l2cache.cpu_side_port         1059                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.l1_dcache0.mem_side_port::system.l2cache.cpu_side_port         9145                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.l1_icache1.mem_side_port::system.l2cache.cpu_side_port         1059                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.l1_dcache1.mem_side_port::system.l2cache.cpu_side_port         9175                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                    20438                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.l1_icache0.mem_side_port::system.l2cache.cpu_side_port        30464                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.l1_dcache0.mem_side_port::system.l2cache.cpu_side_port       372352                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.l1_icache1.mem_side_port::system.l2cache.cpu_side_port        30464                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.l1_dcache1.mem_side_port::system.l2cache.cpu_side_port       373312                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                    806592                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                                 0                       # Total snoops (Count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples                7400                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean                      0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev                     0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                      7400    100.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::3                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::4                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                  7400                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2499737760                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy              7806852                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy              475524                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy             3215781                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer2.occupancy              475524                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer3.occupancy             3225771                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests           13038                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests         5638                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops                 0                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu0.inst               10                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu0.data             1909                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu1.inst               10                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu1.data             1919                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                 3848                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu0.inst              10                       # number of overall hits (Count)
system.l2cache.overallHits::cpu0.data            1909                       # number of overall hits (Count)
system.l2cache.overallHits::cpu1.inst              10                       # number of overall hits (Count)
system.l2cache.overallHits::cpu1.data            1919                       # number of overall hits (Count)
system.l2cache.overallHits::total                3848                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu0.inst            466                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu0.data           1310                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu1.inst            466                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu1.data           1310                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               3552                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu0.inst           466                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu0.data          1310                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu1.inst           466                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu1.data          1310                       # number of overall misses (Count)
system.l2cache.overallMisses::total              3552                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu0.inst     29720916                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu0.data     80845407                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu1.inst     29895741                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu1.data     80584002                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total     221046066                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu0.inst     29720916                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu0.data     80845407                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu1.inst     29895741                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu1.data     80584002                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total    221046066                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu0.inst          476                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu0.data         3219                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu1.inst          476                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu1.data         3229                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total             7400                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu0.inst          476                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu0.data         3219                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu1.inst          476                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu1.data         3229                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total            7400                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu0.inst     0.978992                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu0.data     0.406959                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu1.inst     0.978992                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu1.data     0.405698                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.480000                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu0.inst     0.978992                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu0.data     0.406959                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu1.inst     0.978992                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu1.data     0.405698                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.480000                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu0.inst 63778.789700                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu0.data 61714.051145                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu1.inst 64153.950644                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu1.data 61514.505344                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 62231.437500                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu0.inst 63778.789700                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu0.data 61714.051145                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu1.inst 64153.950644                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu1.data 61514.505344                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 62231.437500                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.demandMshrMisses::cpu0.inst          466                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu0.data         1310                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu1.inst          466                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu1.data         1310                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           3552                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu0.inst          466                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu0.data         1310                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu1.inst          466                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu1.data         1310                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          3552                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu0.inst     26617356                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu0.data     72120807                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu1.inst     26792181                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu1.data     71859402                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total    197389746                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu0.inst     26617356                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu0.data     72120807                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu1.inst     26792181                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu1.data     71859402                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total    197389746                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu0.inst     0.978992                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu0.data     0.406959                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu1.inst     0.978992                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu1.data     0.405698                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.480000                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu0.inst     0.978992                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu0.data     0.406959                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu1.inst     0.978992                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu1.data     0.405698                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.480000                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu0.inst 57118.789700                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu0.data 55054.051145                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu1.inst 57493.950644                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu1.data 54854.505344                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 55571.437500                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu0.inst 57118.789700                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu0.data 55054.051145                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu1.inst 57493.950644                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu1.data 54854.505344                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 55571.437500                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                         0                       # number of replacements (Count)
system.l2cache.ReadExReq.hits::cpu0.data           20                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::cpu1.data           20                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total               40                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu0.data         1178                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::cpu1.data         1178                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           2356                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu0.data     71646282                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::cpu1.data     71367894                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total    143014176                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu0.data         1198                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::cpu1.data         1198                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         2396                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu0.data     0.983306                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::cpu1.data     0.983306                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.983306                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu0.data 60820.273345                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::cpu1.data 60583.950764                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 60702.112054                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu0.data         1178                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::cpu1.data         1178                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         2356                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu0.data     63800802                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::cpu1.data     63522414                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total    127323216                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu0.data     0.983306                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::cpu1.data     0.983306                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.983306                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu0.data 54160.273345                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::cpu1.data 53923.950764                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 54042.112054                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu0.inst           10                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu0.data         1889                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu1.inst           10                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu1.data         1899                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total         3808                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu0.inst          466                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu0.data          132                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu1.inst          466                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu1.data          132                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         1196                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu0.inst     29720916                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu0.data      9199125                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu1.inst     29895741                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu1.data      9216108                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total     78031890                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu0.inst          476                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu0.data         2021                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu1.inst          476                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu1.data         2031                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total         5004                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu0.inst     0.978992                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu0.data     0.065314                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu1.inst     0.978992                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu1.data     0.064993                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.239009                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu0.inst 63778.789700                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu0.data 69690.340909                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu1.inst 64153.950644                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu1.data        69819                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 65244.055184                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu0.inst          466                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu0.data          132                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu1.inst          466                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu1.data          132                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         1196                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu0.inst     26617356                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu0.data      8320005                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu1.inst     26792181                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu1.data      8336988                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total     70066530                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu0.inst     0.978992                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu0.data     0.065314                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu1.inst     0.978992                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu1.data     0.064993                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.239009                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.inst 57118.789700                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.data 63030.340909                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu1.inst 57493.950644                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu1.data        63159                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 58584.055184                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks         5203                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total         5203                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks         5203                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total         5203                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   2499737760                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             2496.292675                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                   13038                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  3552                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  3.670608                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  69597                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::cpu0.inst   294.513187                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu0.data   953.640405                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu1.inst   294.508965                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu1.data   953.630118                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::cpu0.inst       0.035951                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu0.data       0.116411                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu1.inst       0.035951                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu1.data       0.116410                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.304723                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         3552                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0             138                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             552                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3            2862                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024     0.433594                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                107856                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses               107856                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2499737760                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_cpu0.inst::samples       466.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu0.data::samples      1310.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu1.inst::samples       466.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu1.data::samples      1310.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000578844                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 7740                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         3552                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       3552                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.94                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   3552                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     2125                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     1427                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   227328                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               90940739.31979169                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys                 0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     2499434730                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      703669.69                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu0.inst        29824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu0.data        83840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu1.inst        29824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu1.data        83840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadRate::cpu0.inst 11930851.498598797247                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu0.data 33539518.161297045648                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu1.inst 11930851.498598797247                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu1.data 33539518.161297045648                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu0.inst          466                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu0.data         1310                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu1.inst          466                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu1.data         1310                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu0.inst     12405387                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu0.data     32150748                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu1.inst     12580512                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu1.data     31888404                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu0.inst     26621.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu0.data     24542.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu1.inst     26996.81                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu1.data     24342.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu0.inst        29824                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu0.data        83840                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu1.inst        29824                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu1.data        83840                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          227328                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu0.inst        29824                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu1.inst        29824                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        59648                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.numReads::cpu0.inst          466                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu0.data         1310                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu1.inst          466                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu1.data         1310                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             3552                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu0.inst       11930851                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu0.data       33539518                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu1.inst       11930851                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu1.data       33539518                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           90940739                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu0.inst     11930851                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu1.inst     11930851                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       23861703                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu0.inst      11930851                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu0.data      33539518                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu1.inst      11930851                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu1.data      33539518                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          90940739                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  3552                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           227                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           296                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           249                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           218                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           228                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           138                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           210                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           241                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           213                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           225                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          294                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          206                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          176                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          168                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          245                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          218                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 22425051                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               17760000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            89025051                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  6313.36                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            25063.36                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 2956                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             83.22                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          594                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   382.491582                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   254.161137                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   298.151043                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          142     23.91%     23.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          120     20.20%     44.11% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           58      9.76%     53.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           29      4.88%     58.75% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           15      2.53%     61.28% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          180     30.30%     91.58% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            6      1.01%     92.59% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            7      1.18%     93.77% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151           37      6.23%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          594                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead             227328                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten               0                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                90.940739                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.71                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.71                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                83.22                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2499737760                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          2099160                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          1111935                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        12901980                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 197299440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    344937210                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    669426240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     1227775965                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    491.161907                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   1737405758                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     83460000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    678872002                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          2156280                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          1142295                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        12459300                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 197299440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    423185100                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    603533280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     1239775695                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    495.962302                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   1565697535                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     83460000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    850580225                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   2499737760                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                1196                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               2356                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              2356                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           1196                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port         7104                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    7104                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port       227328                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   227328                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               3552                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     3552    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 3552                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2499737760                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             1182816                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy            6571479                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           3552                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
