Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Sun Apr 26 14:50:00 2020
| Host             : JacobOffersen running 64-bit Ubuntu 19.10
| Command          : report_power -file receiver_top_power_routed.rpt -pb receiver_top_power_summary_routed.pb -rpx receiver_top_power_routed.rpx
| Design           : receiver_top
| Device           : xc7s25ftgb196-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.330        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.268        |
| Device Static (W)        | 0.061        |
| Effective TJA (C/W)      | 3.3          |
| Max Ambient (C)          | 83.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.002 |        8 |       --- |             --- |
| Slice Logic    |    <0.001 |      699 |       --- |             --- |
|   LUT as Logic |    <0.001 |      357 |     14600 |            2.45 |
|   Register     |    <0.001 |      260 |     29200 |            0.89 |
|   BUFG         |    <0.001 |        1 |        32 |            3.13 |
|   CARRY4       |    <0.001 |        8 |      3650 |            0.22 |
|   Others       |     0.000 |       18 |       --- |             --- |
| Signals        |    <0.001 |      643 |       --- |             --- |
| Block RAM      |     0.002 |        2 |        45 |            4.44 |
| MMCM           |     0.228 |        2 |         3 |           66.67 |
| I/O            |     0.035 |       16 |       100 |           16.00 |
| Static Power   |     0.061 |          |           |                 |
| Total          |     0.330 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.011 |       0.006 |      0.005 |
| Vccaux    |       1.800 |     0.137 |       0.127 |      0.009 |
| Vcco33    |       3.300 |     0.011 |       0.010 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Medium     |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 15.4                     |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                            | Domain                                                               | Constraint (ns) |
+----------------------------------+----------------------------------------------------------------------+-----------------+
| CLK100_I                         | CLK100_I                                                             |            10.0 |
| CLK100_I                         | CLK100_I_IBUF                                                        |            10.0 |
| CLK48_O                          | QLINK1/MMCM48_INST/CLK48_O                                           |            62.5 |
| clk_feedback                     | QLINK1/MMCM48_INST/clk_feedback                                      |            10.0 |
| clk_out1_spi_clk_gen_clk_wiz_0_0 | SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0 |            10.0 |
| clkfbout_spi_clk_gen_clk_wiz_0_0 | SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkfbout_spi_clk_gen_clk_wiz_0_0 |            10.0 |
+----------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------+-----------+
| Name              | Power (W) |
+-------------------+-----------+
| receiver_top      |     0.268 |
|   QLINK1          |     0.123 |
|     DECODE        |    <0.001 |
|     ENCODE        |    <0.001 |
|     MMCM48_INST   |     0.122 |
|   RAM0            |     0.002 |
|   SpiClk          |     0.106 |
|     spi_clk_gen_i |     0.106 |
|       clk_wiz_0   |     0.106 |
|         inst      |     0.106 |
|   SpiRx           |    <0.001 |
|   SpiTx           |     0.001 |
+-------------------+-----------+


