always @(posedge clk) begin
    if (load) begin
        if (counter >= 10'd0) // Ensure counter can hold the data
            counter <= data; // Load the counter with the given data when load is high
    end
    if (counter > 0 && !load) begin // Check if the counter has not reached 0 and load is low
        counter <= counter - 1;
        if (counter == 0)
            tc <= 1'b1; // Assert tc when the counter reaches 0
    end
end

initial begin
    counter <= 10'b0; // Initialize the counter to 0 by default
end

reg [9:0] counter; // Declare the internal counter
reg tc; // Declare the terminal count output signal

// Ensure timescale directive is outside the module definition
`timescale 1ns / 1ps