read -sv run_verilog_mid/adder_32b_15_71_364b46630cbd1381dca3b67f44a6265a.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_15_71_364b46630cbd1381dca3b67f44a6265a_yosys.v
