TB_MAIN_CPP := $(SRC)/sim_main.cpp

TB_TOP := tb_top

include $(SRC_ROOT)/eda/verilator_simple_test.mk
