Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date             : Fri Oct 31 14:49:02 2014
| Host             : School-idea-PC running 64-bit major release  (build 9200)
| Command          : report_power -file nexys4fpga_main_power_routed.rpt -pb nexys4fpga_main_power_summary_routed.pb
| Design           : nexys4fpga_main
| Device           : xc7a100tcsg324-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.117 |
| Dynamic (W)              | 0.019 |
| Device Static (W)        | 0.097 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 84.5  |
| Junction Temperature (C) | 25.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.004 |        1 |       --- |             --- |
| Slice Logic              |    <0.001 |     1397 |       --- |             --- |
|   LUT as Logic           |    <0.001 |      406 |     63400 |            0.64 |
|   LUT as Distributed RAM |    <0.001 |       48 |     19000 |            0.25 |
|   Register               |    <0.001 |      649 |    126800 |            0.51 |
|   CARRY4                 |    <0.001 |       36 |     15850 |            0.22 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.12 |
|   Others                 |     0.000 |       73 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |        8 |     63400 |            0.01 |
| Signals                  |     0.001 |     1142 |       --- |             --- |
| Block RAM                |     0.002 |      2.5 |       135 |            1.85 |
| I/O                      |     0.012 |       63 |       210 |           30.00 |
| Static Power             |     0.097 |          |           |                 |
| Total                    |     0.117 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.023 |       0.008 |      0.015 |
| Vccaux    |       1.800 |     0.019 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.007 |       0.003 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       0.000 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------+-----------+
| Name                                                      | Power (W) |
+-----------------------------------------------------------+-----------+
| nexys4fpga_main                                           |     0.019 |
|   BOT                                                     |     0.004 |
|     BOTSIMCPU                                             |     0.001 |
|       address_loop[0].output_data.pc_vector_mux_lut       |     0.000 |
|       address_loop[10].output_data.pc_vector_mux_lut      |     0.000 |
|       address_loop[2].output_data.pc_vector_mux_lut       |     0.000 |
|       address_loop[4].output_data.pc_vector_mux_lut       |     0.000 |
|       address_loop[6].output_data.pc_vector_mux_lut       |     0.000 |
|       address_loop[8].output_data.pc_vector_mux_lut       |     0.000 |
|       alu_decode0_lut                                     |     0.000 |
|       alu_decode1_lut                                     |     0.000 |
|       alu_decode2_lut                                     |     0.000 |
|       carry_flag_lut                                      |    <0.001 |
|       data_path_loop[0].arith_logical_lut                 |    <0.001 |
|       data_path_loop[0].lsb_shift_rotate.shift_rotate_lut |    <0.001 |
|       data_path_loop[0].output_data.sy_kk_mux_lut         |    <0.001 |
|       data_path_loop[0].second_operand.out_port_lut       |    <0.001 |
|       data_path_loop[0].small_spm.small_spm_ram.spm_ram   |    <0.001 |
|       data_path_loop[1].arith_logical_lut                 |    <0.001 |
|       data_path_loop[2].arith_logical_lut                 |    <0.001 |
|       data_path_loop[2].mid_shift_rotate.shift_rotate_lut |    <0.001 |
|       data_path_loop[2].output_data.sy_kk_mux_lut         |    <0.001 |
|       data_path_loop[2].second_operand.out_port_lut       |    <0.001 |
|       data_path_loop[3].arith_logical_lut                 |    <0.001 |
|       data_path_loop[4].arith_logical_lut                 |    <0.001 |
|       data_path_loop[4].mid_shift_rotate.shift_rotate_lut |    <0.001 |
|       data_path_loop[4].output_data.sy_kk_mux_lut         |    <0.001 |
|       data_path_loop[4].second_operand.out_port_lut       |    <0.001 |
|       data_path_loop[4].small_spm.small_spm_ram.spm_ram   |    <0.001 |
|       data_path_loop[5].arith_logical_lut                 |    <0.001 |
|       data_path_loop[6].arith_logical_lut                 |    <0.001 |
|       data_path_loop[6].msb_shift_rotate.shift_rotate_lut |    <0.001 |
|       data_path_loop[6].output_data.sy_kk_mux_lut         |    <0.001 |
|       data_path_loop[6].second_operand.out_port_lut       |    <0.001 |
|       data_path_loop[7].arith_logical_lut                 |    <0.001 |
|       int_enable_type_lut                                 |     0.000 |
|       lower_reg_banks                                     |    <0.001 |
|       move_type_lut                                       |     0.000 |
|       pc_mode1_lut                                        |     0.000 |
|       push_pop_lut                                        |     0.000 |
|       register_enable_lut                                 |     0.000 |
|       register_enable_type_lut                            |     0.000 |
|       reset_lut                                           |    <0.001 |
|       stack_ram_high                                      |    <0.001 |
|       stack_ram_low                                       |    <0.001 |
|       t_state_lut                                         |    <0.001 |
|       upper_reg_banks                                     |    <0.001 |
|       use_zero_flag_lut                                   |     0.000 |
|     BOTSIMPGM                                             |    <0.001 |
|     MAP                                                   |     0.002 |
|       MAP                                                 |     0.002 |
|     WRLDIF                                                |    <0.001 |
|   BOT_IF                                                  |    <0.001 |
|   DB                                                      |    <0.001 |
|   PROJ2DEMO                                               |    <0.001 |
|     instantiate_loader.jtag_loader_6_inst                 |    <0.001 |
|   SSB                                                     |    <0.001 |
|     Digit0                                                |    <0.001 |
|     Digit1                                                |    <0.001 |
|     Digit2                                                |    <0.001 |
|     Digit3                                                |    <0.001 |
|     Digit4                                                |    <0.001 |
|     Digit5                                                |    <0.001 |
|     Digit6                                                |    <0.001 |
|     Digit7                                                |    <0.001 |
|   processor                                               |    <0.001 |
|     active_interrupt_lut                                  |    <0.001 |
|     address_loop[0].output_data.pc_vector_mux_lut         |     0.000 |
|     address_loop[10].output_data.pc_vector_mux_lut        |     0.000 |
|     address_loop[2].output_data.pc_vector_mux_lut         |     0.000 |
|     address_loop[4].output_data.pc_vector_mux_lut         |     0.000 |
|     address_loop[6].output_data.pc_vector_mux_lut         |     0.000 |
|     address_loop[8].output_data.pc_vector_mux_lut         |     0.000 |
|     alu_decode0_lut                                       |     0.000 |
|     alu_decode1_lut                                       |     0.000 |
|     alu_decode2_lut                                       |     0.000 |
|     carry_flag_lut                                        |    <0.001 |
|     data_path_loop[0].arith_logical_lut                   |    <0.001 |
|     data_path_loop[0].lsb_shift_rotate.shift_rotate_lut   |    <0.001 |
|     data_path_loop[0].output_data.sy_kk_mux_lut           |    <0.001 |
|     data_path_loop[0].second_operand.out_port_lut         |    <0.001 |
|     data_path_loop[0].small_spm.small_spm_ram.spm_ram     |    <0.001 |
|     data_path_loop[1].arith_logical_lut                   |    <0.001 |
|     data_path_loop[2].arith_logical_lut                   |    <0.001 |
|     data_path_loop[2].mid_shift_rotate.shift_rotate_lut   |    <0.001 |
|     data_path_loop[2].output_data.sy_kk_mux_lut           |    <0.001 |
|     data_path_loop[2].second_operand.out_port_lut         |    <0.001 |
|     data_path_loop[3].arith_logical_lut                   |    <0.001 |
|     data_path_loop[4].arith_logical_lut                   |    <0.001 |
|     data_path_loop[4].mid_shift_rotate.shift_rotate_lut   |    <0.001 |
|     data_path_loop[4].output_data.sy_kk_mux_lut           |    <0.001 |
|     data_path_loop[4].second_operand.out_port_lut         |    <0.001 |
|     data_path_loop[4].small_spm.small_spm_ram.spm_ram     |    <0.001 |
|     data_path_loop[5].arith_logical_lut                   |    <0.001 |
|     data_path_loop[6].arith_logical_lut                   |    <0.001 |
|     data_path_loop[6].msb_shift_rotate.shift_rotate_lut   |    <0.001 |
|     data_path_loop[6].output_data.sy_kk_mux_lut           |    <0.001 |
|     data_path_loop[6].second_operand.out_port_lut         |    <0.001 |
|     data_path_loop[7].arith_logical_lut                   |    <0.001 |
|     int_enable_type_lut                                   |     0.000 |
|     lower_reg_banks                                       |    <0.001 |
|     move_type_lut                                         |     0.000 |
|     pc_mode1_lut                                          |     0.000 |
|     push_pop_lut                                          |     0.000 |
|     register_enable_lut                                   |     0.000 |
|     register_enable_type_lut                              |     0.000 |
|     reset_lut                                             |    <0.001 |
|     stack_ram_high                                        |    <0.001 |
|     stack_ram_low                                         |    <0.001 |
|     t_state_lut                                           |    <0.001 |
|     upper_reg_banks                                       |    <0.001 |
|     use_zero_flag_lut                                     |     0.000 |
+-----------------------------------------------------------+-----------+


