
Temppp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007108  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000438  08007298  08007298  00017298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080076d0  080076d0  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  080076d0  080076d0  000176d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080076d8  080076d8  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080076d8  080076d8  000176d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080076dc  080076dc  000176dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  080076e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201d4  2**0
                  CONTENTS
 10 .bss          000001c0  200001d4  200001d4  000201d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000394  20000394  000201d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 14 .debug_info   00005f8d  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001590  00000000  00000000  000261d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000005f8  00000000  00000000  00027768  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000045e  00000000  00000000  00027d60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00004875  00000000  00000000  000281be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00002133  00000000  00000000  0002ca33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002bdc  00000000  00000000  0002eb68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  00031744  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007280 	.word	0x08007280

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08007280 	.word	0x08007280

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a6 	b.w	8000fec <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9e08      	ldr	r6, [sp, #32]
 8000d2a:	460d      	mov	r5, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	460f      	mov	r7, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4694      	mov	ip, r2
 8000d38:	d965      	bls.n	8000e06 <__udivmoddi4+0xe2>
 8000d3a:	fab2 f382 	clz	r3, r2
 8000d3e:	b143      	cbz	r3, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d44:	f1c3 0220 	rsb	r2, r3, #32
 8000d48:	409f      	lsls	r7, r3
 8000d4a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d4e:	4317      	orrs	r7, r2
 8000d50:	409c      	lsls	r4, r3
 8000d52:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d56:	fa1f f58c 	uxth.w	r5, ip
 8000d5a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d5e:	0c22      	lsrs	r2, r4, #16
 8000d60:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d64:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d68:	fb01 f005 	mul.w	r0, r1, r5
 8000d6c:	4290      	cmp	r0, r2
 8000d6e:	d90a      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d70:	eb1c 0202 	adds.w	r2, ip, r2
 8000d74:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d78:	f080 811c 	bcs.w	8000fb4 <__udivmoddi4+0x290>
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	f240 8119 	bls.w	8000fb4 <__udivmoddi4+0x290>
 8000d82:	3902      	subs	r1, #2
 8000d84:	4462      	add	r2, ip
 8000d86:	1a12      	subs	r2, r2, r0
 8000d88:	b2a4      	uxth	r4, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d96:	fb00 f505 	mul.w	r5, r0, r5
 8000d9a:	42a5      	cmp	r5, r4
 8000d9c:	d90a      	bls.n	8000db4 <__udivmoddi4+0x90>
 8000d9e:	eb1c 0404 	adds.w	r4, ip, r4
 8000da2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da6:	f080 8107 	bcs.w	8000fb8 <__udivmoddi4+0x294>
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	f240 8104 	bls.w	8000fb8 <__udivmoddi4+0x294>
 8000db0:	4464      	add	r4, ip
 8000db2:	3802      	subs	r0, #2
 8000db4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db8:	1b64      	subs	r4, r4, r5
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11e      	cbz	r6, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40dc      	lsrs	r4, r3
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0xbc>
 8000dce:	2e00      	cmp	r6, #0
 8000dd0:	f000 80ed 	beq.w	8000fae <__udivmoddi4+0x28a>
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de0:	fab3 f183 	clz	r1, r3
 8000de4:	2900      	cmp	r1, #0
 8000de6:	d149      	bne.n	8000e7c <__udivmoddi4+0x158>
 8000de8:	42ab      	cmp	r3, r5
 8000dea:	d302      	bcc.n	8000df2 <__udivmoddi4+0xce>
 8000dec:	4282      	cmp	r2, r0
 8000dee:	f200 80f8 	bhi.w	8000fe2 <__udivmoddi4+0x2be>
 8000df2:	1a84      	subs	r4, r0, r2
 8000df4:	eb65 0203 	sbc.w	r2, r5, r3
 8000df8:	2001      	movs	r0, #1
 8000dfa:	4617      	mov	r7, r2
 8000dfc:	2e00      	cmp	r6, #0
 8000dfe:	d0e2      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	e9c6 4700 	strd	r4, r7, [r6]
 8000e04:	e7df      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e06:	b902      	cbnz	r2, 8000e0a <__udivmoddi4+0xe6>
 8000e08:	deff      	udf	#255	; 0xff
 8000e0a:	fab2 f382 	clz	r3, r2
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	f040 8090 	bne.w	8000f34 <__udivmoddi4+0x210>
 8000e14:	1a8a      	subs	r2, r1, r2
 8000e16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e1a:	fa1f fe8c 	uxth.w	lr, ip
 8000e1e:	2101      	movs	r1, #1
 8000e20:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e24:	fb07 2015 	mls	r0, r7, r5, r2
 8000e28:	0c22      	lsrs	r2, r4, #16
 8000e2a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e2e:	fb0e f005 	mul.w	r0, lr, r5
 8000e32:	4290      	cmp	r0, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x124>
 8000e36:	eb1c 0202 	adds.w	r2, ip, r2
 8000e3a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e3e:	d202      	bcs.n	8000e46 <__udivmoddi4+0x122>
 8000e40:	4290      	cmp	r0, r2
 8000e42:	f200 80cb 	bhi.w	8000fdc <__udivmoddi4+0x2b8>
 8000e46:	4645      	mov	r5, r8
 8000e48:	1a12      	subs	r2, r2, r0
 8000e4a:	b2a4      	uxth	r4, r4
 8000e4c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e50:	fb07 2210 	mls	r2, r7, r0, r2
 8000e54:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e58:	fb0e fe00 	mul.w	lr, lr, r0
 8000e5c:	45a6      	cmp	lr, r4
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x14e>
 8000e60:	eb1c 0404 	adds.w	r4, ip, r4
 8000e64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e68:	d202      	bcs.n	8000e70 <__udivmoddi4+0x14c>
 8000e6a:	45a6      	cmp	lr, r4
 8000e6c:	f200 80bb 	bhi.w	8000fe6 <__udivmoddi4+0x2c2>
 8000e70:	4610      	mov	r0, r2
 8000e72:	eba4 040e 	sub.w	r4, r4, lr
 8000e76:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e7a:	e79f      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e7c:	f1c1 0720 	rsb	r7, r1, #32
 8000e80:	408b      	lsls	r3, r1
 8000e82:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e86:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e8a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e8e:	fa20 f307 	lsr.w	r3, r0, r7
 8000e92:	40fd      	lsrs	r5, r7
 8000e94:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e98:	4323      	orrs	r3, r4
 8000e9a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e9e:	fa1f fe8c 	uxth.w	lr, ip
 8000ea2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ea6:	0c1c      	lsrs	r4, r3, #16
 8000ea8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000eac:	fb08 f50e 	mul.w	r5, r8, lr
 8000eb0:	42a5      	cmp	r5, r4
 8000eb2:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eba:	d90b      	bls.n	8000ed4 <__udivmoddi4+0x1b0>
 8000ebc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ec0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ec4:	f080 8088 	bcs.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ec8:	42a5      	cmp	r5, r4
 8000eca:	f240 8085 	bls.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ece:	f1a8 0802 	sub.w	r8, r8, #2
 8000ed2:	4464      	add	r4, ip
 8000ed4:	1b64      	subs	r4, r4, r5
 8000ed6:	b29d      	uxth	r5, r3
 8000ed8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000edc:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ee4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	d908      	bls.n	8000efe <__udivmoddi4+0x1da>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ef4:	d26c      	bcs.n	8000fd0 <__udivmoddi4+0x2ac>
 8000ef6:	45a6      	cmp	lr, r4
 8000ef8:	d96a      	bls.n	8000fd0 <__udivmoddi4+0x2ac>
 8000efa:	3b02      	subs	r3, #2
 8000efc:	4464      	add	r4, ip
 8000efe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f02:	fba3 9502 	umull	r9, r5, r3, r2
 8000f06:	eba4 040e 	sub.w	r4, r4, lr
 8000f0a:	42ac      	cmp	r4, r5
 8000f0c:	46c8      	mov	r8, r9
 8000f0e:	46ae      	mov	lr, r5
 8000f10:	d356      	bcc.n	8000fc0 <__udivmoddi4+0x29c>
 8000f12:	d053      	beq.n	8000fbc <__udivmoddi4+0x298>
 8000f14:	b156      	cbz	r6, 8000f2c <__udivmoddi4+0x208>
 8000f16:	ebb0 0208 	subs.w	r2, r0, r8
 8000f1a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f1e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f22:	40ca      	lsrs	r2, r1
 8000f24:	40cc      	lsrs	r4, r1
 8000f26:	4317      	orrs	r7, r2
 8000f28:	e9c6 7400 	strd	r7, r4, [r6]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	2100      	movs	r1, #0
 8000f30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f34:	f1c3 0120 	rsb	r1, r3, #32
 8000f38:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f3c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f40:	fa25 f101 	lsr.w	r1, r5, r1
 8000f44:	409d      	lsls	r5, r3
 8000f46:	432a      	orrs	r2, r5
 8000f48:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f4c:	fa1f fe8c 	uxth.w	lr, ip
 8000f50:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f54:	fb07 1510 	mls	r5, r7, r0, r1
 8000f58:	0c11      	lsrs	r1, r2, #16
 8000f5a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f5e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f62:	428d      	cmp	r5, r1
 8000f64:	fa04 f403 	lsl.w	r4, r4, r3
 8000f68:	d908      	bls.n	8000f7c <__udivmoddi4+0x258>
 8000f6a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f6e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f72:	d22f      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f74:	428d      	cmp	r5, r1
 8000f76:	d92d      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f78:	3802      	subs	r0, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	1b49      	subs	r1, r1, r5
 8000f7e:	b292      	uxth	r2, r2
 8000f80:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f84:	fb07 1115 	mls	r1, r7, r5, r1
 8000f88:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f8c:	fb05 f10e 	mul.w	r1, r5, lr
 8000f90:	4291      	cmp	r1, r2
 8000f92:	d908      	bls.n	8000fa6 <__udivmoddi4+0x282>
 8000f94:	eb1c 0202 	adds.w	r2, ip, r2
 8000f98:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f9c:	d216      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f9e:	4291      	cmp	r1, r2
 8000fa0:	d914      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000fa2:	3d02      	subs	r5, #2
 8000fa4:	4462      	add	r2, ip
 8000fa6:	1a52      	subs	r2, r2, r1
 8000fa8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fac:	e738      	b.n	8000e20 <__udivmoddi4+0xfc>
 8000fae:	4631      	mov	r1, r6
 8000fb0:	4630      	mov	r0, r6
 8000fb2:	e708      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000fb4:	4639      	mov	r1, r7
 8000fb6:	e6e6      	b.n	8000d86 <__udivmoddi4+0x62>
 8000fb8:	4610      	mov	r0, r2
 8000fba:	e6fb      	b.n	8000db4 <__udivmoddi4+0x90>
 8000fbc:	4548      	cmp	r0, r9
 8000fbe:	d2a9      	bcs.n	8000f14 <__udivmoddi4+0x1f0>
 8000fc0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fc4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fc8:	3b01      	subs	r3, #1
 8000fca:	e7a3      	b.n	8000f14 <__udivmoddi4+0x1f0>
 8000fcc:	4645      	mov	r5, r8
 8000fce:	e7ea      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fd0:	462b      	mov	r3, r5
 8000fd2:	e794      	b.n	8000efe <__udivmoddi4+0x1da>
 8000fd4:	4640      	mov	r0, r8
 8000fd6:	e7d1      	b.n	8000f7c <__udivmoddi4+0x258>
 8000fd8:	46d0      	mov	r8, sl
 8000fda:	e77b      	b.n	8000ed4 <__udivmoddi4+0x1b0>
 8000fdc:	3d02      	subs	r5, #2
 8000fde:	4462      	add	r2, ip
 8000fe0:	e732      	b.n	8000e48 <__udivmoddi4+0x124>
 8000fe2:	4608      	mov	r0, r1
 8000fe4:	e70a      	b.n	8000dfc <__udivmoddi4+0xd8>
 8000fe6:	4464      	add	r4, ip
 8000fe8:	3802      	subs	r0, #2
 8000fea:	e742      	b.n	8000e72 <__udivmoddi4+0x14e>

08000fec <__aeabi_idiv0>:
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop

08000ff0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ff6:	f000 fabf 	bl	8001578 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ffa:	f000 f867 	bl	80010cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ffe:	f000 f915 	bl	800122c <MX_GPIO_Init>
  MX_ADC1_Init();
 8001002:	f000 f8c1 	bl	8001188 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start(&hadc1);
 8001006:	482c      	ldr	r0, [pc, #176]	; (80010b8 <main+0xc8>)
 8001008:	f000 fb6c 	bl	80016e4 <HAL_ADC_Start>
  HAL_ADC_PollForConversion(&hadc1, 200);
 800100c:	21c8      	movs	r1, #200	; 0xc8
 800100e:	482a      	ldr	r0, [pc, #168]	; (80010b8 <main+0xc8>)
 8001010:	f000 fc3a 	bl	8001888 <HAL_ADC_PollForConversion>
  adc_value = HAL_ADC_GetValue(&hadc1);
 8001014:	4828      	ldr	r0, [pc, #160]	; (80010b8 <main+0xc8>)
 8001016:	f000 fdd2 	bl	8001bbe <HAL_ADC_GetValue>
 800101a:	4603      	mov	r3, r0
 800101c:	b29a      	uxth	r2, r3
 800101e:	4b27      	ldr	r3, [pc, #156]	; (80010bc <main+0xcc>)
 8001020:	801a      	strh	r2, [r3, #0]

  float volt = (float)adc_value / 4095 * 3.3;
 8001022:	4b26      	ldr	r3, [pc, #152]	; (80010bc <main+0xcc>)
 8001024:	881b      	ldrh	r3, [r3, #0]
 8001026:	ee07 3a90 	vmov	s15, r3
 800102a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800102e:	ed9f 7a24 	vldr	s14, [pc, #144]	; 80010c0 <main+0xd0>
 8001032:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001036:	ee16 0a90 	vmov	r0, s13
 800103a:	f7ff fa85 	bl	8000548 <__aeabi_f2d>
 800103e:	a318      	add	r3, pc, #96	; (adr r3, 80010a0 <main+0xb0>)
 8001040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001044:	f7ff fad8 	bl	80005f8 <__aeabi_dmul>
 8001048:	4602      	mov	r2, r0
 800104a:	460b      	mov	r3, r1
 800104c:	4610      	mov	r0, r2
 800104e:	4619      	mov	r1, r3
 8001050:	f7ff fdca 	bl	8000be8 <__aeabi_d2f>
 8001054:	4603      	mov	r3, r0
 8001056:	607b      	str	r3, [r7, #4]
   temp = ((volt - 0.76) / 0.0025 ) +25;
 8001058:	6878      	ldr	r0, [r7, #4]
 800105a:	f7ff fa75 	bl	8000548 <__aeabi_f2d>
 800105e:	a312      	add	r3, pc, #72	; (adr r3, 80010a8 <main+0xb8>)
 8001060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001064:	f7ff f910 	bl	8000288 <__aeabi_dsub>
 8001068:	4602      	mov	r2, r0
 800106a:	460b      	mov	r3, r1
 800106c:	4610      	mov	r0, r2
 800106e:	4619      	mov	r1, r3
 8001070:	a30f      	add	r3, pc, #60	; (adr r3, 80010b0 <main+0xc0>)
 8001072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001076:	f7ff fbe9 	bl	800084c <__aeabi_ddiv>
 800107a:	4602      	mov	r2, r0
 800107c:	460b      	mov	r3, r1
 800107e:	4610      	mov	r0, r2
 8001080:	4619      	mov	r1, r3
 8001082:	f04f 0200 	mov.w	r2, #0
 8001086:	4b0f      	ldr	r3, [pc, #60]	; (80010c4 <main+0xd4>)
 8001088:	f7ff f900 	bl	800028c <__adddf3>
 800108c:	4602      	mov	r2, r0
 800108e:	460b      	mov	r3, r1
 8001090:	4610      	mov	r0, r2
 8001092:	4619      	mov	r1, r3
 8001094:	f7ff fda8 	bl	8000be8 <__aeabi_d2f>
 8001098:	4603      	mov	r3, r0
 800109a:	4a0b      	ldr	r2, [pc, #44]	; (80010c8 <main+0xd8>)
 800109c:	6013      	str	r3, [r2, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800109e:	e7fe      	b.n	800109e <main+0xae>
 80010a0:	66666666 	.word	0x66666666
 80010a4:	400a6666 	.word	0x400a6666
 80010a8:	851eb852 	.word	0x851eb852
 80010ac:	3fe851eb 	.word	0x3fe851eb
 80010b0:	47ae147b 	.word	0x47ae147b
 80010b4:	3f647ae1 	.word	0x3f647ae1
 80010b8:	200001f0 	.word	0x200001f0
 80010bc:	20000238 	.word	0x20000238
 80010c0:	457ff000 	.word	0x457ff000
 80010c4:	40390000 	.word	0x40390000
 80010c8:	2000023c 	.word	0x2000023c

080010cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b094      	sub	sp, #80	; 0x50
 80010d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010d2:	f107 0320 	add.w	r3, r7, #32
 80010d6:	2230      	movs	r2, #48	; 0x30
 80010d8:	2100      	movs	r1, #0
 80010da:	4618      	mov	r0, r3
 80010dc:	f002 fc93 	bl	8003a06 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010e0:	f107 030c 	add.w	r3, r7, #12
 80010e4:	2200      	movs	r2, #0
 80010e6:	601a      	str	r2, [r3, #0]
 80010e8:	605a      	str	r2, [r3, #4]
 80010ea:	609a      	str	r2, [r3, #8]
 80010ec:	60da      	str	r2, [r3, #12]
 80010ee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010f0:	2300      	movs	r3, #0
 80010f2:	60bb      	str	r3, [r7, #8]
 80010f4:	4b22      	ldr	r3, [pc, #136]	; (8001180 <SystemClock_Config+0xb4>)
 80010f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010f8:	4a21      	ldr	r2, [pc, #132]	; (8001180 <SystemClock_Config+0xb4>)
 80010fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010fe:	6413      	str	r3, [r2, #64]	; 0x40
 8001100:	4b1f      	ldr	r3, [pc, #124]	; (8001180 <SystemClock_Config+0xb4>)
 8001102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001104:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001108:	60bb      	str	r3, [r7, #8]
 800110a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800110c:	2300      	movs	r3, #0
 800110e:	607b      	str	r3, [r7, #4]
 8001110:	4b1c      	ldr	r3, [pc, #112]	; (8001184 <SystemClock_Config+0xb8>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a1b      	ldr	r2, [pc, #108]	; (8001184 <SystemClock_Config+0xb8>)
 8001116:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800111a:	6013      	str	r3, [r2, #0]
 800111c:	4b19      	ldr	r3, [pc, #100]	; (8001184 <SystemClock_Config+0xb8>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001124:	607b      	str	r3, [r7, #4]
 8001126:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001128:	2302      	movs	r3, #2
 800112a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800112c:	2301      	movs	r3, #1
 800112e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001130:	2310      	movs	r3, #16
 8001132:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001134:	2300      	movs	r3, #0
 8001136:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001138:	f107 0320 	add.w	r3, r7, #32
 800113c:	4618      	mov	r0, r3
 800113e:	f001 f8a3 	bl	8002288 <HAL_RCC_OscConfig>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d001      	beq.n	800114c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001148:	f000 f88a 	bl	8001260 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800114c:	230f      	movs	r3, #15
 800114e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001150:	2300      	movs	r3, #0
 8001152:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001154:	2300      	movs	r3, #0
 8001156:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001158:	2300      	movs	r3, #0
 800115a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800115c:	2300      	movs	r3, #0
 800115e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001160:	f107 030c 	add.w	r3, r7, #12
 8001164:	2100      	movs	r1, #0
 8001166:	4618      	mov	r0, r3
 8001168:	f001 fb06 	bl	8002778 <HAL_RCC_ClockConfig>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001172:	f000 f875 	bl	8001260 <Error_Handler>
  }
}
 8001176:	bf00      	nop
 8001178:	3750      	adds	r7, #80	; 0x50
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	40023800 	.word	0x40023800
 8001184:	40007000 	.word	0x40007000

08001188 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b084      	sub	sp, #16
 800118c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800118e:	463b      	mov	r3, r7
 8001190:	2200      	movs	r2, #0
 8001192:	601a      	str	r2, [r3, #0]
 8001194:	605a      	str	r2, [r3, #4]
 8001196:	609a      	str	r2, [r3, #8]
 8001198:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800119a:	4b21      	ldr	r3, [pc, #132]	; (8001220 <MX_ADC1_Init+0x98>)
 800119c:	4a21      	ldr	r2, [pc, #132]	; (8001224 <MX_ADC1_Init+0x9c>)
 800119e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80011a0:	4b1f      	ldr	r3, [pc, #124]	; (8001220 <MX_ADC1_Init+0x98>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80011a6:	4b1e      	ldr	r3, [pc, #120]	; (8001220 <MX_ADC1_Init+0x98>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80011ac:	4b1c      	ldr	r3, [pc, #112]	; (8001220 <MX_ADC1_Init+0x98>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80011b2:	4b1b      	ldr	r3, [pc, #108]	; (8001220 <MX_ADC1_Init+0x98>)
 80011b4:	2201      	movs	r2, #1
 80011b6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011b8:	4b19      	ldr	r3, [pc, #100]	; (8001220 <MX_ADC1_Init+0x98>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011c0:	4b17      	ldr	r3, [pc, #92]	; (8001220 <MX_ADC1_Init+0x98>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011c6:	4b16      	ldr	r3, [pc, #88]	; (8001220 <MX_ADC1_Init+0x98>)
 80011c8:	4a17      	ldr	r2, [pc, #92]	; (8001228 <MX_ADC1_Init+0xa0>)
 80011ca:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011cc:	4b14      	ldr	r3, [pc, #80]	; (8001220 <MX_ADC1_Init+0x98>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80011d2:	4b13      	ldr	r3, [pc, #76]	; (8001220 <MX_ADC1_Init+0x98>)
 80011d4:	2201      	movs	r2, #1
 80011d6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80011d8:	4b11      	ldr	r3, [pc, #68]	; (8001220 <MX_ADC1_Init+0x98>)
 80011da:	2200      	movs	r2, #0
 80011dc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011e0:	4b0f      	ldr	r3, [pc, #60]	; (8001220 <MX_ADC1_Init+0x98>)
 80011e2:	2201      	movs	r2, #1
 80011e4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80011e6:	480e      	ldr	r0, [pc, #56]	; (8001220 <MX_ADC1_Init+0x98>)
 80011e8:	f000 fa38 	bl	800165c <HAL_ADC_Init>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d001      	beq.n	80011f6 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80011f2:	f000 f835 	bl	8001260 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80011f6:	2310      	movs	r3, #16
 80011f8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80011fa:	2301      	movs	r3, #1
 80011fc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80011fe:	2307      	movs	r3, #7
 8001200:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001202:	463b      	mov	r3, r7
 8001204:	4619      	mov	r1, r3
 8001206:	4806      	ldr	r0, [pc, #24]	; (8001220 <MX_ADC1_Init+0x98>)
 8001208:	f000 fd04 	bl	8001c14 <HAL_ADC_ConfigChannel>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001212:	f000 f825 	bl	8001260 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001216:	bf00      	nop
 8001218:	3710      	adds	r7, #16
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	200001f0 	.word	0x200001f0
 8001224:	40012000 	.word	0x40012000
 8001228:	0f000001 	.word	0x0f000001

0800122c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800122c:	b480      	push	{r7}
 800122e:	b083      	sub	sp, #12
 8001230:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001232:	2300      	movs	r3, #0
 8001234:	607b      	str	r3, [r7, #4]
 8001236:	4b09      	ldr	r3, [pc, #36]	; (800125c <MX_GPIO_Init+0x30>)
 8001238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800123a:	4a08      	ldr	r2, [pc, #32]	; (800125c <MX_GPIO_Init+0x30>)
 800123c:	f043 0301 	orr.w	r3, r3, #1
 8001240:	6313      	str	r3, [r2, #48]	; 0x30
 8001242:	4b06      	ldr	r3, [pc, #24]	; (800125c <MX_GPIO_Init+0x30>)
 8001244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001246:	f003 0301 	and.w	r3, r3, #1
 800124a:	607b      	str	r3, [r7, #4]
 800124c:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800124e:	bf00      	nop
 8001250:	370c      	adds	r7, #12
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop
 800125c:	40023800 	.word	0x40023800

08001260 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001264:	b672      	cpsid	i
}
 8001266:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001268:	e7fe      	b.n	8001268 <Error_Handler+0x8>
	...

0800126c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800126c:	b480      	push	{r7}
 800126e:	b083      	sub	sp, #12
 8001270:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001272:	2300      	movs	r3, #0
 8001274:	607b      	str	r3, [r7, #4]
 8001276:	4b10      	ldr	r3, [pc, #64]	; (80012b8 <HAL_MspInit+0x4c>)
 8001278:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800127a:	4a0f      	ldr	r2, [pc, #60]	; (80012b8 <HAL_MspInit+0x4c>)
 800127c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001280:	6453      	str	r3, [r2, #68]	; 0x44
 8001282:	4b0d      	ldr	r3, [pc, #52]	; (80012b8 <HAL_MspInit+0x4c>)
 8001284:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001286:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800128a:	607b      	str	r3, [r7, #4]
 800128c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800128e:	2300      	movs	r3, #0
 8001290:	603b      	str	r3, [r7, #0]
 8001292:	4b09      	ldr	r3, [pc, #36]	; (80012b8 <HAL_MspInit+0x4c>)
 8001294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001296:	4a08      	ldr	r2, [pc, #32]	; (80012b8 <HAL_MspInit+0x4c>)
 8001298:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800129c:	6413      	str	r3, [r2, #64]	; 0x40
 800129e:	4b06      	ldr	r3, [pc, #24]	; (80012b8 <HAL_MspInit+0x4c>)
 80012a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012a6:	603b      	str	r3, [r7, #0]
 80012a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012aa:	bf00      	nop
 80012ac:	370c      	adds	r7, #12
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr
 80012b6:	bf00      	nop
 80012b8:	40023800 	.word	0x40023800

080012bc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b084      	sub	sp, #16
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4a0e      	ldr	r2, [pc, #56]	; (8001304 <HAL_ADC_MspInit+0x48>)
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d115      	bne.n	80012fa <HAL_ADC_MspInit+0x3e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80012ce:	2300      	movs	r3, #0
 80012d0:	60fb      	str	r3, [r7, #12]
 80012d2:	4b0d      	ldr	r3, [pc, #52]	; (8001308 <HAL_ADC_MspInit+0x4c>)
 80012d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012d6:	4a0c      	ldr	r2, [pc, #48]	; (8001308 <HAL_ADC_MspInit+0x4c>)
 80012d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012dc:	6453      	str	r3, [r2, #68]	; 0x44
 80012de:	4b0a      	ldr	r3, [pc, #40]	; (8001308 <HAL_ADC_MspInit+0x4c>)
 80012e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012e6:	60fb      	str	r3, [r7, #12]
 80012e8:	68fb      	ldr	r3, [r7, #12]
    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80012ea:	2200      	movs	r2, #0
 80012ec:	2100      	movs	r1, #0
 80012ee:	2012      	movs	r0, #18
 80012f0:	f000 ff93 	bl	800221a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80012f4:	2012      	movs	r0, #18
 80012f6:	f000 ffac 	bl	8002252 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80012fa:	bf00      	nop
 80012fc:	3710      	adds	r7, #16
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	40012000 	.word	0x40012000
 8001308:	40023800 	.word	0x40023800

0800130c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001310:	e7fe      	b.n	8001310 <NMI_Handler+0x4>

08001312 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001312:	b480      	push	{r7}
 8001314:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001316:	e7fe      	b.n	8001316 <HardFault_Handler+0x4>

08001318 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800131c:	e7fe      	b.n	800131c <MemManage_Handler+0x4>

0800131e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800131e:	b480      	push	{r7}
 8001320:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001322:	e7fe      	b.n	8001322 <BusFault_Handler+0x4>

08001324 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001328:	e7fe      	b.n	8001328 <UsageFault_Handler+0x4>

0800132a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800132a:	b480      	push	{r7}
 800132c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800132e:	bf00      	nop
 8001330:	46bd      	mov	sp, r7
 8001332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001336:	4770      	bx	lr

08001338 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001338:	b480      	push	{r7}
 800133a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800133c:	bf00      	nop
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr

08001346 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001346:	b480      	push	{r7}
 8001348:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800134a:	bf00      	nop
 800134c:	46bd      	mov	sp, r7
 800134e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001352:	4770      	bx	lr

08001354 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001358:	f000 f960 	bl	800161c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800135c:	bf00      	nop
 800135e:	bd80      	pop	{r7, pc}

08001360 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001364:	4802      	ldr	r0, [pc, #8]	; (8001370 <ADC_IRQHandler+0x10>)
 8001366:	f000 fb1a 	bl	800199e <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800136a:	bf00      	nop
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	200001f0 	.word	0x200001f0

08001374 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0
  return 1;
 8001378:	2301      	movs	r3, #1
}
 800137a:	4618      	mov	r0, r3
 800137c:	46bd      	mov	sp, r7
 800137e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001382:	4770      	bx	lr

08001384 <_kill>:

int _kill(int pid, int sig)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
 800138c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800138e:	f002 fb8d 	bl	8003aac <__errno>
 8001392:	4603      	mov	r3, r0
 8001394:	2216      	movs	r2, #22
 8001396:	601a      	str	r2, [r3, #0]
  return -1;
 8001398:	f04f 33ff 	mov.w	r3, #4294967295
}
 800139c:	4618      	mov	r0, r3
 800139e:	3708      	adds	r7, #8
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}

080013a4 <_exit>:

void _exit (int status)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b082      	sub	sp, #8
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80013ac:	f04f 31ff 	mov.w	r1, #4294967295
 80013b0:	6878      	ldr	r0, [r7, #4]
 80013b2:	f7ff ffe7 	bl	8001384 <_kill>
  while (1) {}    /* Make sure we hang here */
 80013b6:	e7fe      	b.n	80013b6 <_exit+0x12>

080013b8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b086      	sub	sp, #24
 80013bc:	af00      	add	r7, sp, #0
 80013be:	60f8      	str	r0, [r7, #12]
 80013c0:	60b9      	str	r1, [r7, #8]
 80013c2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013c4:	2300      	movs	r3, #0
 80013c6:	617b      	str	r3, [r7, #20]
 80013c8:	e00a      	b.n	80013e0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80013ca:	f3af 8000 	nop.w
 80013ce:	4601      	mov	r1, r0
 80013d0:	68bb      	ldr	r3, [r7, #8]
 80013d2:	1c5a      	adds	r2, r3, #1
 80013d4:	60ba      	str	r2, [r7, #8]
 80013d6:	b2ca      	uxtb	r2, r1
 80013d8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013da:	697b      	ldr	r3, [r7, #20]
 80013dc:	3301      	adds	r3, #1
 80013de:	617b      	str	r3, [r7, #20]
 80013e0:	697a      	ldr	r2, [r7, #20]
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	429a      	cmp	r2, r3
 80013e6:	dbf0      	blt.n	80013ca <_read+0x12>
  }

  return len;
 80013e8:	687b      	ldr	r3, [r7, #4]
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3718      	adds	r7, #24
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}

080013f2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80013f2:	b580      	push	{r7, lr}
 80013f4:	b086      	sub	sp, #24
 80013f6:	af00      	add	r7, sp, #0
 80013f8:	60f8      	str	r0, [r7, #12]
 80013fa:	60b9      	str	r1, [r7, #8]
 80013fc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013fe:	2300      	movs	r3, #0
 8001400:	617b      	str	r3, [r7, #20]
 8001402:	e009      	b.n	8001418 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001404:	68bb      	ldr	r3, [r7, #8]
 8001406:	1c5a      	adds	r2, r3, #1
 8001408:	60ba      	str	r2, [r7, #8]
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	4618      	mov	r0, r3
 800140e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001412:	697b      	ldr	r3, [r7, #20]
 8001414:	3301      	adds	r3, #1
 8001416:	617b      	str	r3, [r7, #20]
 8001418:	697a      	ldr	r2, [r7, #20]
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	429a      	cmp	r2, r3
 800141e:	dbf1      	blt.n	8001404 <_write+0x12>
  }
  return len;
 8001420:	687b      	ldr	r3, [r7, #4]
}
 8001422:	4618      	mov	r0, r3
 8001424:	3718      	adds	r7, #24
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}

0800142a <_close>:

int _close(int file)
{
 800142a:	b480      	push	{r7}
 800142c:	b083      	sub	sp, #12
 800142e:	af00      	add	r7, sp, #0
 8001430:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001432:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001436:	4618      	mov	r0, r3
 8001438:	370c      	adds	r7, #12
 800143a:	46bd      	mov	sp, r7
 800143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001440:	4770      	bx	lr

08001442 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001442:	b480      	push	{r7}
 8001444:	b083      	sub	sp, #12
 8001446:	af00      	add	r7, sp, #0
 8001448:	6078      	str	r0, [r7, #4]
 800144a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001452:	605a      	str	r2, [r3, #4]
  return 0;
 8001454:	2300      	movs	r3, #0
}
 8001456:	4618      	mov	r0, r3
 8001458:	370c      	adds	r7, #12
 800145a:	46bd      	mov	sp, r7
 800145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001460:	4770      	bx	lr

08001462 <_isatty>:

int _isatty(int file)
{
 8001462:	b480      	push	{r7}
 8001464:	b083      	sub	sp, #12
 8001466:	af00      	add	r7, sp, #0
 8001468:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800146a:	2301      	movs	r3, #1
}
 800146c:	4618      	mov	r0, r3
 800146e:	370c      	adds	r7, #12
 8001470:	46bd      	mov	sp, r7
 8001472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001476:	4770      	bx	lr

08001478 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001478:	b480      	push	{r7}
 800147a:	b085      	sub	sp, #20
 800147c:	af00      	add	r7, sp, #0
 800147e:	60f8      	str	r0, [r7, #12]
 8001480:	60b9      	str	r1, [r7, #8]
 8001482:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001484:	2300      	movs	r3, #0
}
 8001486:	4618      	mov	r0, r3
 8001488:	3714      	adds	r7, #20
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr
	...

08001494 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b086      	sub	sp, #24
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800149c:	4a14      	ldr	r2, [pc, #80]	; (80014f0 <_sbrk+0x5c>)
 800149e:	4b15      	ldr	r3, [pc, #84]	; (80014f4 <_sbrk+0x60>)
 80014a0:	1ad3      	subs	r3, r2, r3
 80014a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014a4:	697b      	ldr	r3, [r7, #20]
 80014a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014a8:	4b13      	ldr	r3, [pc, #76]	; (80014f8 <_sbrk+0x64>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d102      	bne.n	80014b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014b0:	4b11      	ldr	r3, [pc, #68]	; (80014f8 <_sbrk+0x64>)
 80014b2:	4a12      	ldr	r2, [pc, #72]	; (80014fc <_sbrk+0x68>)
 80014b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014b6:	4b10      	ldr	r3, [pc, #64]	; (80014f8 <_sbrk+0x64>)
 80014b8:	681a      	ldr	r2, [r3, #0]
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	4413      	add	r3, r2
 80014be:	693a      	ldr	r2, [r7, #16]
 80014c0:	429a      	cmp	r2, r3
 80014c2:	d207      	bcs.n	80014d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014c4:	f002 faf2 	bl	8003aac <__errno>
 80014c8:	4603      	mov	r3, r0
 80014ca:	220c      	movs	r2, #12
 80014cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014ce:	f04f 33ff 	mov.w	r3, #4294967295
 80014d2:	e009      	b.n	80014e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014d4:	4b08      	ldr	r3, [pc, #32]	; (80014f8 <_sbrk+0x64>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014da:	4b07      	ldr	r3, [pc, #28]	; (80014f8 <_sbrk+0x64>)
 80014dc:	681a      	ldr	r2, [r3, #0]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	4413      	add	r3, r2
 80014e2:	4a05      	ldr	r2, [pc, #20]	; (80014f8 <_sbrk+0x64>)
 80014e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014e6:	68fb      	ldr	r3, [r7, #12]
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	3718      	adds	r7, #24
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	20020000 	.word	0x20020000
 80014f4:	00000400 	.word	0x00000400
 80014f8:	20000240 	.word	0x20000240
 80014fc:	20000398 	.word	0x20000398

08001500 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001500:	b480      	push	{r7}
 8001502:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001504:	4b06      	ldr	r3, [pc, #24]	; (8001520 <SystemInit+0x20>)
 8001506:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800150a:	4a05      	ldr	r2, [pc, #20]	; (8001520 <SystemInit+0x20>)
 800150c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001510:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001514:	bf00      	nop
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr
 800151e:	bf00      	nop
 8001520:	e000ed00 	.word	0xe000ed00

08001524 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001524:	f8df d034 	ldr.w	sp, [pc, #52]	; 800155c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001528:	480d      	ldr	r0, [pc, #52]	; (8001560 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800152a:	490e      	ldr	r1, [pc, #56]	; (8001564 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800152c:	4a0e      	ldr	r2, [pc, #56]	; (8001568 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800152e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001530:	e002      	b.n	8001538 <LoopCopyDataInit>

08001532 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001532:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001534:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001536:	3304      	adds	r3, #4

08001538 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001538:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800153a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800153c:	d3f9      	bcc.n	8001532 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800153e:	4a0b      	ldr	r2, [pc, #44]	; (800156c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001540:	4c0b      	ldr	r4, [pc, #44]	; (8001570 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001542:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001544:	e001      	b.n	800154a <LoopFillZerobss>

08001546 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001546:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001548:	3204      	adds	r2, #4

0800154a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800154a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800154c:	d3fb      	bcc.n	8001546 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800154e:	f7ff ffd7 	bl	8001500 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001552:	f002 fab1 	bl	8003ab8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001556:	f7ff fd4b 	bl	8000ff0 <main>
  bx  lr    
 800155a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800155c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001560:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001564:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001568:	080076e0 	.word	0x080076e0
  ldr r2, =_sbss
 800156c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001570:	20000394 	.word	0x20000394

08001574 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001574:	e7fe      	b.n	8001574 <CAN1_RX0_IRQHandler>
	...

08001578 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800157c:	4b0e      	ldr	r3, [pc, #56]	; (80015b8 <HAL_Init+0x40>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4a0d      	ldr	r2, [pc, #52]	; (80015b8 <HAL_Init+0x40>)
 8001582:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001586:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001588:	4b0b      	ldr	r3, [pc, #44]	; (80015b8 <HAL_Init+0x40>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	4a0a      	ldr	r2, [pc, #40]	; (80015b8 <HAL_Init+0x40>)
 800158e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001592:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001594:	4b08      	ldr	r3, [pc, #32]	; (80015b8 <HAL_Init+0x40>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a07      	ldr	r2, [pc, #28]	; (80015b8 <HAL_Init+0x40>)
 800159a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800159e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015a0:	2003      	movs	r0, #3
 80015a2:	f000 fe2f 	bl	8002204 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015a6:	200f      	movs	r0, #15
 80015a8:	f000 f808 	bl	80015bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015ac:	f7ff fe5e 	bl	800126c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015b0:	2300      	movs	r3, #0
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	40023c00 	.word	0x40023c00

080015bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015c4:	4b12      	ldr	r3, [pc, #72]	; (8001610 <HAL_InitTick+0x54>)
 80015c6:	681a      	ldr	r2, [r3, #0]
 80015c8:	4b12      	ldr	r3, [pc, #72]	; (8001614 <HAL_InitTick+0x58>)
 80015ca:	781b      	ldrb	r3, [r3, #0]
 80015cc:	4619      	mov	r1, r3
 80015ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80015d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80015da:	4618      	mov	r0, r3
 80015dc:	f000 fe47 	bl	800226e <HAL_SYSTICK_Config>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015e6:	2301      	movs	r3, #1
 80015e8:	e00e      	b.n	8001608 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	2b0f      	cmp	r3, #15
 80015ee:	d80a      	bhi.n	8001606 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015f0:	2200      	movs	r2, #0
 80015f2:	6879      	ldr	r1, [r7, #4]
 80015f4:	f04f 30ff 	mov.w	r0, #4294967295
 80015f8:	f000 fe0f 	bl	800221a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015fc:	4a06      	ldr	r2, [pc, #24]	; (8001618 <HAL_InitTick+0x5c>)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001602:	2300      	movs	r3, #0
 8001604:	e000      	b.n	8001608 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001606:	2301      	movs	r3, #1
}
 8001608:	4618      	mov	r0, r3
 800160a:	3708      	adds	r7, #8
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}
 8001610:	20000000 	.word	0x20000000
 8001614:	20000008 	.word	0x20000008
 8001618:	20000004 	.word	0x20000004

0800161c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001620:	4b06      	ldr	r3, [pc, #24]	; (800163c <HAL_IncTick+0x20>)
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	461a      	mov	r2, r3
 8001626:	4b06      	ldr	r3, [pc, #24]	; (8001640 <HAL_IncTick+0x24>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	4413      	add	r3, r2
 800162c:	4a04      	ldr	r2, [pc, #16]	; (8001640 <HAL_IncTick+0x24>)
 800162e:	6013      	str	r3, [r2, #0]
}
 8001630:	bf00      	nop
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr
 800163a:	bf00      	nop
 800163c:	20000008 	.word	0x20000008
 8001640:	20000244 	.word	0x20000244

08001644 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0
  return uwTick;
 8001648:	4b03      	ldr	r3, [pc, #12]	; (8001658 <HAL_GetTick+0x14>)
 800164a:	681b      	ldr	r3, [r3, #0]
}
 800164c:	4618      	mov	r0, r3
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr
 8001656:	bf00      	nop
 8001658:	20000244 	.word	0x20000244

0800165c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001664:	2300      	movs	r3, #0
 8001666:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d101      	bne.n	8001672 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800166e:	2301      	movs	r3, #1
 8001670:	e033      	b.n	80016da <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001676:	2b00      	cmp	r3, #0
 8001678:	d109      	bne.n	800168e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800167a:	6878      	ldr	r0, [r7, #4]
 800167c:	f7ff fe1e 	bl	80012bc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2200      	movs	r2, #0
 8001684:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	2200      	movs	r2, #0
 800168a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001692:	f003 0310 	and.w	r3, r3, #16
 8001696:	2b00      	cmp	r3, #0
 8001698:	d118      	bne.n	80016cc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800169e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80016a2:	f023 0302 	bic.w	r3, r3, #2
 80016a6:	f043 0202 	orr.w	r2, r3, #2
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80016ae:	6878      	ldr	r0, [r7, #4]
 80016b0:	f000 fbd2 	bl	8001e58 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	2200      	movs	r2, #0
 80016b8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016be:	f023 0303 	bic.w	r3, r3, #3
 80016c2:	f043 0201 	orr.w	r2, r3, #1
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	641a      	str	r2, [r3, #64]	; 0x40
 80016ca:	e001      	b.n	80016d0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80016cc:	2301      	movs	r3, #1
 80016ce:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	2200      	movs	r2, #0
 80016d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80016d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80016da:	4618      	mov	r0, r3
 80016dc:	3710      	adds	r7, #16
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
	...

080016e4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b085      	sub	sp, #20
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80016ec:	2300      	movs	r3, #0
 80016ee:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80016f6:	2b01      	cmp	r3, #1
 80016f8:	d101      	bne.n	80016fe <HAL_ADC_Start+0x1a>
 80016fa:	2302      	movs	r3, #2
 80016fc:	e0b2      	b.n	8001864 <HAL_ADC_Start+0x180>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	2201      	movs	r2, #1
 8001702:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	689b      	ldr	r3, [r3, #8]
 800170c:	f003 0301 	and.w	r3, r3, #1
 8001710:	2b01      	cmp	r3, #1
 8001712:	d018      	beq.n	8001746 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	689a      	ldr	r2, [r3, #8]
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f042 0201 	orr.w	r2, r2, #1
 8001722:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001724:	4b52      	ldr	r3, [pc, #328]	; (8001870 <HAL_ADC_Start+0x18c>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4a52      	ldr	r2, [pc, #328]	; (8001874 <HAL_ADC_Start+0x190>)
 800172a:	fba2 2303 	umull	r2, r3, r2, r3
 800172e:	0c9a      	lsrs	r2, r3, #18
 8001730:	4613      	mov	r3, r2
 8001732:	005b      	lsls	r3, r3, #1
 8001734:	4413      	add	r3, r2
 8001736:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001738:	e002      	b.n	8001740 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800173a:	68bb      	ldr	r3, [r7, #8]
 800173c:	3b01      	subs	r3, #1
 800173e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d1f9      	bne.n	800173a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	689b      	ldr	r3, [r3, #8]
 800174c:	f003 0301 	and.w	r3, r3, #1
 8001750:	2b01      	cmp	r3, #1
 8001752:	d17a      	bne.n	800184a <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001758:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800175c:	f023 0301 	bic.w	r3, r3, #1
 8001760:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001772:	2b00      	cmp	r3, #0
 8001774:	d007      	beq.n	8001786 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800177a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800177e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800178a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800178e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001792:	d106      	bne.n	80017a2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001798:	f023 0206 	bic.w	r2, r3, #6
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	645a      	str	r2, [r3, #68]	; 0x44
 80017a0:	e002      	b.n	80017a8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2200      	movs	r2, #0
 80017a6:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	2200      	movs	r2, #0
 80017ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80017b0:	4b31      	ldr	r3, [pc, #196]	; (8001878 <HAL_ADC_Start+0x194>)
 80017b2:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80017bc:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	f003 031f 	and.w	r3, r3, #31
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d12a      	bne.n	8001820 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4a2b      	ldr	r2, [pc, #172]	; (800187c <HAL_ADC_Start+0x198>)
 80017d0:	4293      	cmp	r3, r2
 80017d2:	d015      	beq.n	8001800 <HAL_ADC_Start+0x11c>
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a29      	ldr	r2, [pc, #164]	; (8001880 <HAL_ADC_Start+0x19c>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d105      	bne.n	80017ea <HAL_ADC_Start+0x106>
 80017de:	4b26      	ldr	r3, [pc, #152]	; (8001878 <HAL_ADC_Start+0x194>)
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	f003 031f 	and.w	r3, r3, #31
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d00a      	beq.n	8001800 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4a25      	ldr	r2, [pc, #148]	; (8001884 <HAL_ADC_Start+0x1a0>)
 80017f0:	4293      	cmp	r3, r2
 80017f2:	d136      	bne.n	8001862 <HAL_ADC_Start+0x17e>
 80017f4:	4b20      	ldr	r3, [pc, #128]	; (8001878 <HAL_ADC_Start+0x194>)
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	f003 0310 	and.w	r3, r3, #16
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d130      	bne.n	8001862 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	689b      	ldr	r3, [r3, #8]
 8001806:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800180a:	2b00      	cmp	r3, #0
 800180c:	d129      	bne.n	8001862 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	689a      	ldr	r2, [r3, #8]
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800181c:	609a      	str	r2, [r3, #8]
 800181e:	e020      	b.n	8001862 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4a15      	ldr	r2, [pc, #84]	; (800187c <HAL_ADC_Start+0x198>)
 8001826:	4293      	cmp	r3, r2
 8001828:	d11b      	bne.n	8001862 <HAL_ADC_Start+0x17e>
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	689b      	ldr	r3, [r3, #8]
 8001830:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001834:	2b00      	cmp	r3, #0
 8001836:	d114      	bne.n	8001862 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	689a      	ldr	r2, [r3, #8]
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001846:	609a      	str	r2, [r3, #8]
 8001848:	e00b      	b.n	8001862 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800184e:	f043 0210 	orr.w	r2, r3, #16
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800185a:	f043 0201 	orr.w	r2, r3, #1
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001862:	2300      	movs	r3, #0
}
 8001864:	4618      	mov	r0, r3
 8001866:	3714      	adds	r7, #20
 8001868:	46bd      	mov	sp, r7
 800186a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186e:	4770      	bx	lr
 8001870:	20000000 	.word	0x20000000
 8001874:	431bde83 	.word	0x431bde83
 8001878:	40012300 	.word	0x40012300
 800187c:	40012000 	.word	0x40012000
 8001880:	40012100 	.word	0x40012100
 8001884:	40012200 	.word	0x40012200

08001888 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b084      	sub	sp, #16
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
 8001890:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001892:	2300      	movs	r3, #0
 8001894:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	689b      	ldr	r3, [r3, #8]
 800189c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80018a4:	d113      	bne.n	80018ce <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	689b      	ldr	r3, [r3, #8]
 80018ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80018b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80018b4:	d10b      	bne.n	80018ce <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ba:	f043 0220 	orr.w	r2, r3, #32
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	2200      	movs	r2, #0
 80018c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80018ca:	2301      	movs	r3, #1
 80018cc:	e063      	b.n	8001996 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80018ce:	f7ff feb9 	bl	8001644 <HAL_GetTick>
 80018d2:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80018d4:	e021      	b.n	800191a <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018dc:	d01d      	beq.n	800191a <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d007      	beq.n	80018f4 <HAL_ADC_PollForConversion+0x6c>
 80018e4:	f7ff feae 	bl	8001644 <HAL_GetTick>
 80018e8:	4602      	mov	r2, r0
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	1ad3      	subs	r3, r2, r3
 80018ee:	683a      	ldr	r2, [r7, #0]
 80018f0:	429a      	cmp	r2, r3
 80018f2:	d212      	bcs.n	800191a <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f003 0302 	and.w	r3, r3, #2
 80018fe:	2b02      	cmp	r3, #2
 8001900:	d00b      	beq.n	800191a <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001906:	f043 0204 	orr.w	r2, r3, #4
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2200      	movs	r2, #0
 8001912:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8001916:	2303      	movs	r3, #3
 8001918:	e03d      	b.n	8001996 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f003 0302 	and.w	r3, r3, #2
 8001924:	2b02      	cmp	r3, #2
 8001926:	d1d6      	bne.n	80018d6 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f06f 0212 	mvn.w	r2, #18
 8001930:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001936:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	689b      	ldr	r3, [r3, #8]
 8001944:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001948:	2b00      	cmp	r3, #0
 800194a:	d123      	bne.n	8001994 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001950:	2b00      	cmp	r3, #0
 8001952:	d11f      	bne.n	8001994 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800195a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800195e:	2b00      	cmp	r3, #0
 8001960:	d006      	beq.n	8001970 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	689b      	ldr	r3, [r3, #8]
 8001968:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800196c:	2b00      	cmp	r3, #0
 800196e:	d111      	bne.n	8001994 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001974:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001980:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001984:	2b00      	cmp	r3, #0
 8001986:	d105      	bne.n	8001994 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800198c:	f043 0201 	orr.w	r2, r3, #1
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001994:	2300      	movs	r3, #0
}
 8001996:	4618      	mov	r0, r3
 8001998:	3710      	adds	r7, #16
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}

0800199e <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800199e:	b580      	push	{r7, lr}
 80019a0:	b086      	sub	sp, #24
 80019a2:	af00      	add	r7, sp, #0
 80019a4:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80019a6:	2300      	movs	r3, #0
 80019a8:	617b      	str	r3, [r7, #20]
 80019aa:	2300      	movs	r3, #0
 80019ac:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	f003 0302 	and.w	r3, r3, #2
 80019c4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 80019c6:	68bb      	ldr	r3, [r7, #8]
 80019c8:	f003 0320 	and.w	r3, r3, #32
 80019cc:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d049      	beq.n	8001a68 <HAL_ADC_IRQHandler+0xca>
 80019d4:	693b      	ldr	r3, [r7, #16]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d046      	beq.n	8001a68 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019de:	f003 0310 	and.w	r3, r3, #16
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d105      	bne.n	80019f2 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ea:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	689b      	ldr	r3, [r3, #8]
 80019f8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d12b      	bne.n	8001a58 <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d127      	bne.n	8001a58 <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a0e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d006      	beq.n	8001a24 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	689b      	ldr	r3, [r3, #8]
 8001a1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d119      	bne.n	8001a58 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	685a      	ldr	r2, [r3, #4]
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f022 0220 	bic.w	r2, r2, #32
 8001a32:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a38:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a44:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d105      	bne.n	8001a58 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a50:	f043 0201 	orr.w	r2, r3, #1
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001a58:	6878      	ldr	r0, [r7, #4]
 8001a5a:	f000 f8bd 	bl	8001bd8 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f06f 0212 	mvn.w	r2, #18
 8001a66:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	f003 0304 	and.w	r3, r3, #4
 8001a6e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8001a70:	68bb      	ldr	r3, [r7, #8]
 8001a72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a76:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8001a78:	697b      	ldr	r3, [r7, #20]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d057      	beq.n	8001b2e <HAL_ADC_IRQHandler+0x190>
 8001a7e:	693b      	ldr	r3, [r7, #16]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d054      	beq.n	8001b2e <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a88:	f003 0310 	and.w	r3, r3, #16
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d105      	bne.n	8001a9c <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a94:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	689b      	ldr	r3, [r3, #8]
 8001aa2:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d139      	bne.n	8001b1e <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ab0:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d006      	beq.n	8001ac6 <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	689b      	ldr	r3, [r3, #8]
 8001abe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d12b      	bne.n	8001b1e <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d124      	bne.n	8001b1e <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	689b      	ldr	r3, [r3, #8]
 8001ada:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d11d      	bne.n	8001b1e <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d119      	bne.n	8001b1e <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	685a      	ldr	r2, [r3, #4]
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001af8:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001afe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d105      	bne.n	8001b1e <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b16:	f043 0201 	orr.w	r2, r3, #1
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001b1e:	6878      	ldr	r0, [r7, #4]
 8001b20:	f000 fa96 	bl	8002050 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f06f 020c 	mvn.w	r2, #12
 8001b2c:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	f003 0301 	and.w	r3, r3, #1
 8001b34:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8001b36:	68bb      	ldr	r3, [r7, #8]
 8001b38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b3c:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8001b3e:	697b      	ldr	r3, [r7, #20]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d017      	beq.n	8001b74 <HAL_ADC_IRQHandler+0x1d6>
 8001b44:	693b      	ldr	r3, [r7, #16]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d014      	beq.n	8001b74 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f003 0301 	and.w	r3, r3, #1
 8001b54:	2b01      	cmp	r3, #1
 8001b56:	d10d      	bne.n	8001b74 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b5c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001b64:	6878      	ldr	r0, [r7, #4]
 8001b66:	f000 f841 	bl	8001bec <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f06f 0201 	mvn.w	r2, #1
 8001b72:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	f003 0320 	and.w	r3, r3, #32
 8001b7a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8001b7c:	68bb      	ldr	r3, [r7, #8]
 8001b7e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001b82:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8001b84:	697b      	ldr	r3, [r7, #20]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d015      	beq.n	8001bb6 <HAL_ADC_IRQHandler+0x218>
 8001b8a:	693b      	ldr	r3, [r7, #16]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d012      	beq.n	8001bb6 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b94:	f043 0202 	orr.w	r2, r3, #2
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f06f 0220 	mvn.w	r2, #32
 8001ba4:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001ba6:	6878      	ldr	r0, [r7, #4]
 8001ba8:	f000 f82a 	bl	8001c00 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f06f 0220 	mvn.w	r2, #32
 8001bb4:	601a      	str	r2, [r3, #0]
  }
}
 8001bb6:	bf00      	nop
 8001bb8:	3718      	adds	r7, #24
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}

08001bbe <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001bbe:	b480      	push	{r7}
 8001bc0:	b083      	sub	sp, #12
 8001bc2:	af00      	add	r7, sp, #0
 8001bc4:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	370c      	adds	r7, #12
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr

08001bd8 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8001be0:	bf00      	nop
 8001be2:	370c      	adds	r7, #12
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr

08001bec <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b083      	sub	sp, #12
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001bf4:	bf00      	nop
 8001bf6:	370c      	adds	r7, #12
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfe:	4770      	bx	lr

08001c00 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001c00:	b480      	push	{r7}
 8001c02:	b083      	sub	sp, #12
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001c08:	bf00      	nop
 8001c0a:	370c      	adds	r7, #12
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr

08001c14 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b085      	sub	sp, #20
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
 8001c1c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c28:	2b01      	cmp	r3, #1
 8001c2a:	d101      	bne.n	8001c30 <HAL_ADC_ConfigChannel+0x1c>
 8001c2c:	2302      	movs	r3, #2
 8001c2e:	e105      	b.n	8001e3c <HAL_ADC_ConfigChannel+0x228>
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2201      	movs	r2, #1
 8001c34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	2b09      	cmp	r3, #9
 8001c3e:	d925      	bls.n	8001c8c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	68d9      	ldr	r1, [r3, #12]
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	b29b      	uxth	r3, r3
 8001c4c:	461a      	mov	r2, r3
 8001c4e:	4613      	mov	r3, r2
 8001c50:	005b      	lsls	r3, r3, #1
 8001c52:	4413      	add	r3, r2
 8001c54:	3b1e      	subs	r3, #30
 8001c56:	2207      	movs	r2, #7
 8001c58:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5c:	43da      	mvns	r2, r3
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	400a      	ands	r2, r1
 8001c64:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	68d9      	ldr	r1, [r3, #12]
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	689a      	ldr	r2, [r3, #8]
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	b29b      	uxth	r3, r3
 8001c76:	4618      	mov	r0, r3
 8001c78:	4603      	mov	r3, r0
 8001c7a:	005b      	lsls	r3, r3, #1
 8001c7c:	4403      	add	r3, r0
 8001c7e:	3b1e      	subs	r3, #30
 8001c80:	409a      	lsls	r2, r3
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	430a      	orrs	r2, r1
 8001c88:	60da      	str	r2, [r3, #12]
 8001c8a:	e022      	b.n	8001cd2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	6919      	ldr	r1, [r3, #16]
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	b29b      	uxth	r3, r3
 8001c98:	461a      	mov	r2, r3
 8001c9a:	4613      	mov	r3, r2
 8001c9c:	005b      	lsls	r3, r3, #1
 8001c9e:	4413      	add	r3, r2
 8001ca0:	2207      	movs	r2, #7
 8001ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca6:	43da      	mvns	r2, r3
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	400a      	ands	r2, r1
 8001cae:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	6919      	ldr	r1, [r3, #16]
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	689a      	ldr	r2, [r3, #8]
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	b29b      	uxth	r3, r3
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	005b      	lsls	r3, r3, #1
 8001cc6:	4403      	add	r3, r0
 8001cc8:	409a      	lsls	r2, r3
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	430a      	orrs	r2, r1
 8001cd0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	2b06      	cmp	r3, #6
 8001cd8:	d824      	bhi.n	8001d24 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	685a      	ldr	r2, [r3, #4]
 8001ce4:	4613      	mov	r3, r2
 8001ce6:	009b      	lsls	r3, r3, #2
 8001ce8:	4413      	add	r3, r2
 8001cea:	3b05      	subs	r3, #5
 8001cec:	221f      	movs	r2, #31
 8001cee:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf2:	43da      	mvns	r2, r3
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	400a      	ands	r2, r1
 8001cfa:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	b29b      	uxth	r3, r3
 8001d08:	4618      	mov	r0, r3
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	685a      	ldr	r2, [r3, #4]
 8001d0e:	4613      	mov	r3, r2
 8001d10:	009b      	lsls	r3, r3, #2
 8001d12:	4413      	add	r3, r2
 8001d14:	3b05      	subs	r3, #5
 8001d16:	fa00 f203 	lsl.w	r2, r0, r3
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	430a      	orrs	r2, r1
 8001d20:	635a      	str	r2, [r3, #52]	; 0x34
 8001d22:	e04c      	b.n	8001dbe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	2b0c      	cmp	r3, #12
 8001d2a:	d824      	bhi.n	8001d76 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	685a      	ldr	r2, [r3, #4]
 8001d36:	4613      	mov	r3, r2
 8001d38:	009b      	lsls	r3, r3, #2
 8001d3a:	4413      	add	r3, r2
 8001d3c:	3b23      	subs	r3, #35	; 0x23
 8001d3e:	221f      	movs	r2, #31
 8001d40:	fa02 f303 	lsl.w	r3, r2, r3
 8001d44:	43da      	mvns	r2, r3
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	400a      	ands	r2, r1
 8001d4c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	b29b      	uxth	r3, r3
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	685a      	ldr	r2, [r3, #4]
 8001d60:	4613      	mov	r3, r2
 8001d62:	009b      	lsls	r3, r3, #2
 8001d64:	4413      	add	r3, r2
 8001d66:	3b23      	subs	r3, #35	; 0x23
 8001d68:	fa00 f203 	lsl.w	r2, r0, r3
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	430a      	orrs	r2, r1
 8001d72:	631a      	str	r2, [r3, #48]	; 0x30
 8001d74:	e023      	b.n	8001dbe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	685a      	ldr	r2, [r3, #4]
 8001d80:	4613      	mov	r3, r2
 8001d82:	009b      	lsls	r3, r3, #2
 8001d84:	4413      	add	r3, r2
 8001d86:	3b41      	subs	r3, #65	; 0x41
 8001d88:	221f      	movs	r2, #31
 8001d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8e:	43da      	mvns	r2, r3
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	400a      	ands	r2, r1
 8001d96:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	b29b      	uxth	r3, r3
 8001da4:	4618      	mov	r0, r3
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	685a      	ldr	r2, [r3, #4]
 8001daa:	4613      	mov	r3, r2
 8001dac:	009b      	lsls	r3, r3, #2
 8001dae:	4413      	add	r3, r2
 8001db0:	3b41      	subs	r3, #65	; 0x41
 8001db2:	fa00 f203 	lsl.w	r2, r0, r3
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	430a      	orrs	r2, r1
 8001dbc:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001dbe:	4b22      	ldr	r3, [pc, #136]	; (8001e48 <HAL_ADC_ConfigChannel+0x234>)
 8001dc0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4a21      	ldr	r2, [pc, #132]	; (8001e4c <HAL_ADC_ConfigChannel+0x238>)
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d109      	bne.n	8001de0 <HAL_ADC_ConfigChannel+0x1cc>
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	2b12      	cmp	r3, #18
 8001dd2:	d105      	bne.n	8001de0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a19      	ldr	r2, [pc, #100]	; (8001e4c <HAL_ADC_ConfigChannel+0x238>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d123      	bne.n	8001e32 <HAL_ADC_ConfigChannel+0x21e>
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	2b10      	cmp	r3, #16
 8001df0:	d003      	beq.n	8001dfa <HAL_ADC_ConfigChannel+0x1e6>
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	2b11      	cmp	r3, #17
 8001df8:	d11b      	bne.n	8001e32 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	2b10      	cmp	r3, #16
 8001e0c:	d111      	bne.n	8001e32 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001e0e:	4b10      	ldr	r3, [pc, #64]	; (8001e50 <HAL_ADC_ConfigChannel+0x23c>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	4a10      	ldr	r2, [pc, #64]	; (8001e54 <HAL_ADC_ConfigChannel+0x240>)
 8001e14:	fba2 2303 	umull	r2, r3, r2, r3
 8001e18:	0c9a      	lsrs	r2, r3, #18
 8001e1a:	4613      	mov	r3, r2
 8001e1c:	009b      	lsls	r3, r3, #2
 8001e1e:	4413      	add	r3, r2
 8001e20:	005b      	lsls	r3, r3, #1
 8001e22:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001e24:	e002      	b.n	8001e2c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001e26:	68bb      	ldr	r3, [r7, #8]
 8001e28:	3b01      	subs	r3, #1
 8001e2a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001e2c:	68bb      	ldr	r3, [r7, #8]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d1f9      	bne.n	8001e26 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	2200      	movs	r2, #0
 8001e36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001e3a:	2300      	movs	r3, #0
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	3714      	adds	r7, #20
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr
 8001e48:	40012300 	.word	0x40012300
 8001e4c:	40012000 	.word	0x40012000
 8001e50:	20000000 	.word	0x20000000
 8001e54:	431bde83 	.word	0x431bde83

08001e58 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b085      	sub	sp, #20
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e60:	4b79      	ldr	r3, [pc, #484]	; (8002048 <ADC_Init+0x1f0>)
 8001e62:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	685a      	ldr	r2, [r3, #4]
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	431a      	orrs	r2, r3
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	685a      	ldr	r2, [r3, #4]
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001e8c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	6859      	ldr	r1, [r3, #4]
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	691b      	ldr	r3, [r3, #16]
 8001e98:	021a      	lsls	r2, r3, #8
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	430a      	orrs	r2, r1
 8001ea0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	685a      	ldr	r2, [r3, #4]
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001eb0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	6859      	ldr	r1, [r3, #4]
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	689a      	ldr	r2, [r3, #8]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	430a      	orrs	r2, r1
 8001ec2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	689a      	ldr	r2, [r3, #8]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001ed2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	6899      	ldr	r1, [r3, #8]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	68da      	ldr	r2, [r3, #12]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	430a      	orrs	r2, r1
 8001ee4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eea:	4a58      	ldr	r2, [pc, #352]	; (800204c <ADC_Init+0x1f4>)
 8001eec:	4293      	cmp	r3, r2
 8001eee:	d022      	beq.n	8001f36 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	689a      	ldr	r2, [r3, #8]
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001efe:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	6899      	ldr	r1, [r3, #8]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	430a      	orrs	r2, r1
 8001f10:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	689a      	ldr	r2, [r3, #8]
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001f20:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	6899      	ldr	r1, [r3, #8]
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	430a      	orrs	r2, r1
 8001f32:	609a      	str	r2, [r3, #8]
 8001f34:	e00f      	b.n	8001f56 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	689a      	ldr	r2, [r3, #8]
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001f44:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	689a      	ldr	r2, [r3, #8]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001f54:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	689a      	ldr	r2, [r3, #8]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f022 0202 	bic.w	r2, r2, #2
 8001f64:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	6899      	ldr	r1, [r3, #8]
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	7e1b      	ldrb	r3, [r3, #24]
 8001f70:	005a      	lsls	r2, r3, #1
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	430a      	orrs	r2, r1
 8001f78:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d01b      	beq.n	8001fbc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	685a      	ldr	r2, [r3, #4]
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001f92:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	685a      	ldr	r2, [r3, #4]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001fa2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	6859      	ldr	r1, [r3, #4]
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fae:	3b01      	subs	r3, #1
 8001fb0:	035a      	lsls	r2, r3, #13
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	430a      	orrs	r2, r1
 8001fb8:	605a      	str	r2, [r3, #4]
 8001fba:	e007      	b.n	8001fcc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	685a      	ldr	r2, [r3, #4]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001fca:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001fda:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	69db      	ldr	r3, [r3, #28]
 8001fe6:	3b01      	subs	r3, #1
 8001fe8:	051a      	lsls	r2, r3, #20
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	430a      	orrs	r2, r1
 8001ff0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	689a      	ldr	r2, [r3, #8]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002000:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	6899      	ldr	r1, [r3, #8]
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800200e:	025a      	lsls	r2, r3, #9
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	430a      	orrs	r2, r1
 8002016:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	689a      	ldr	r2, [r3, #8]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002026:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	6899      	ldr	r1, [r3, #8]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	695b      	ldr	r3, [r3, #20]
 8002032:	029a      	lsls	r2, r3, #10
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	430a      	orrs	r2, r1
 800203a:	609a      	str	r2, [r3, #8]
}
 800203c:	bf00      	nop
 800203e:	3714      	adds	r7, #20
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr
 8002048:	40012300 	.word	0x40012300
 800204c:	0f000001 	.word	0x0f000001

08002050 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002050:	b480      	push	{r7}
 8002052:	b083      	sub	sp, #12
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002058:	bf00      	nop
 800205a:	370c      	adds	r7, #12
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr

08002064 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002064:	b480      	push	{r7}
 8002066:	b085      	sub	sp, #20
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	f003 0307 	and.w	r3, r3, #7
 8002072:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002074:	4b0c      	ldr	r3, [pc, #48]	; (80020a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002076:	68db      	ldr	r3, [r3, #12]
 8002078:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800207a:	68ba      	ldr	r2, [r7, #8]
 800207c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002080:	4013      	ands	r3, r2
 8002082:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002088:	68bb      	ldr	r3, [r7, #8]
 800208a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800208c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002090:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002094:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002096:	4a04      	ldr	r2, [pc, #16]	; (80020a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002098:	68bb      	ldr	r3, [r7, #8]
 800209a:	60d3      	str	r3, [r2, #12]
}
 800209c:	bf00      	nop
 800209e:	3714      	adds	r7, #20
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr
 80020a8:	e000ed00 	.word	0xe000ed00

080020ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020ac:	b480      	push	{r7}
 80020ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020b0:	4b04      	ldr	r3, [pc, #16]	; (80020c4 <__NVIC_GetPriorityGrouping+0x18>)
 80020b2:	68db      	ldr	r3, [r3, #12]
 80020b4:	0a1b      	lsrs	r3, r3, #8
 80020b6:	f003 0307 	and.w	r3, r3, #7
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr
 80020c4:	e000ed00 	.word	0xe000ed00

080020c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	4603      	mov	r3, r0
 80020d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	db0b      	blt.n	80020f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020da:	79fb      	ldrb	r3, [r7, #7]
 80020dc:	f003 021f 	and.w	r2, r3, #31
 80020e0:	4907      	ldr	r1, [pc, #28]	; (8002100 <__NVIC_EnableIRQ+0x38>)
 80020e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020e6:	095b      	lsrs	r3, r3, #5
 80020e8:	2001      	movs	r0, #1
 80020ea:	fa00 f202 	lsl.w	r2, r0, r2
 80020ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80020f2:	bf00      	nop
 80020f4:	370c      	adds	r7, #12
 80020f6:	46bd      	mov	sp, r7
 80020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fc:	4770      	bx	lr
 80020fe:	bf00      	nop
 8002100:	e000e100 	.word	0xe000e100

08002104 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	4603      	mov	r3, r0
 800210c:	6039      	str	r1, [r7, #0]
 800210e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002110:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002114:	2b00      	cmp	r3, #0
 8002116:	db0a      	blt.n	800212e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	b2da      	uxtb	r2, r3
 800211c:	490c      	ldr	r1, [pc, #48]	; (8002150 <__NVIC_SetPriority+0x4c>)
 800211e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002122:	0112      	lsls	r2, r2, #4
 8002124:	b2d2      	uxtb	r2, r2
 8002126:	440b      	add	r3, r1
 8002128:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800212c:	e00a      	b.n	8002144 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	b2da      	uxtb	r2, r3
 8002132:	4908      	ldr	r1, [pc, #32]	; (8002154 <__NVIC_SetPriority+0x50>)
 8002134:	79fb      	ldrb	r3, [r7, #7]
 8002136:	f003 030f 	and.w	r3, r3, #15
 800213a:	3b04      	subs	r3, #4
 800213c:	0112      	lsls	r2, r2, #4
 800213e:	b2d2      	uxtb	r2, r2
 8002140:	440b      	add	r3, r1
 8002142:	761a      	strb	r2, [r3, #24]
}
 8002144:	bf00      	nop
 8002146:	370c      	adds	r7, #12
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr
 8002150:	e000e100 	.word	0xe000e100
 8002154:	e000ed00 	.word	0xe000ed00

08002158 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002158:	b480      	push	{r7}
 800215a:	b089      	sub	sp, #36	; 0x24
 800215c:	af00      	add	r7, sp, #0
 800215e:	60f8      	str	r0, [r7, #12]
 8002160:	60b9      	str	r1, [r7, #8]
 8002162:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	f003 0307 	and.w	r3, r3, #7
 800216a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800216c:	69fb      	ldr	r3, [r7, #28]
 800216e:	f1c3 0307 	rsb	r3, r3, #7
 8002172:	2b04      	cmp	r3, #4
 8002174:	bf28      	it	cs
 8002176:	2304      	movcs	r3, #4
 8002178:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800217a:	69fb      	ldr	r3, [r7, #28]
 800217c:	3304      	adds	r3, #4
 800217e:	2b06      	cmp	r3, #6
 8002180:	d902      	bls.n	8002188 <NVIC_EncodePriority+0x30>
 8002182:	69fb      	ldr	r3, [r7, #28]
 8002184:	3b03      	subs	r3, #3
 8002186:	e000      	b.n	800218a <NVIC_EncodePriority+0x32>
 8002188:	2300      	movs	r3, #0
 800218a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800218c:	f04f 32ff 	mov.w	r2, #4294967295
 8002190:	69bb      	ldr	r3, [r7, #24]
 8002192:	fa02 f303 	lsl.w	r3, r2, r3
 8002196:	43da      	mvns	r2, r3
 8002198:	68bb      	ldr	r3, [r7, #8]
 800219a:	401a      	ands	r2, r3
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021a0:	f04f 31ff 	mov.w	r1, #4294967295
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	fa01 f303 	lsl.w	r3, r1, r3
 80021aa:	43d9      	mvns	r1, r3
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021b0:	4313      	orrs	r3, r2
         );
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	3724      	adds	r7, #36	; 0x24
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr
	...

080021c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b082      	sub	sp, #8
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	3b01      	subs	r3, #1
 80021cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021d0:	d301      	bcc.n	80021d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021d2:	2301      	movs	r3, #1
 80021d4:	e00f      	b.n	80021f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021d6:	4a0a      	ldr	r2, [pc, #40]	; (8002200 <SysTick_Config+0x40>)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	3b01      	subs	r3, #1
 80021dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021de:	210f      	movs	r1, #15
 80021e0:	f04f 30ff 	mov.w	r0, #4294967295
 80021e4:	f7ff ff8e 	bl	8002104 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021e8:	4b05      	ldr	r3, [pc, #20]	; (8002200 <SysTick_Config+0x40>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021ee:	4b04      	ldr	r3, [pc, #16]	; (8002200 <SysTick_Config+0x40>)
 80021f0:	2207      	movs	r2, #7
 80021f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021f4:	2300      	movs	r3, #0
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	3708      	adds	r7, #8
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	e000e010 	.word	0xe000e010

08002204 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800220c:	6878      	ldr	r0, [r7, #4]
 800220e:	f7ff ff29 	bl	8002064 <__NVIC_SetPriorityGrouping>
}
 8002212:	bf00      	nop
 8002214:	3708      	adds	r7, #8
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}

0800221a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800221a:	b580      	push	{r7, lr}
 800221c:	b086      	sub	sp, #24
 800221e:	af00      	add	r7, sp, #0
 8002220:	4603      	mov	r3, r0
 8002222:	60b9      	str	r1, [r7, #8]
 8002224:	607a      	str	r2, [r7, #4]
 8002226:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002228:	2300      	movs	r3, #0
 800222a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800222c:	f7ff ff3e 	bl	80020ac <__NVIC_GetPriorityGrouping>
 8002230:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002232:	687a      	ldr	r2, [r7, #4]
 8002234:	68b9      	ldr	r1, [r7, #8]
 8002236:	6978      	ldr	r0, [r7, #20]
 8002238:	f7ff ff8e 	bl	8002158 <NVIC_EncodePriority>
 800223c:	4602      	mov	r2, r0
 800223e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002242:	4611      	mov	r1, r2
 8002244:	4618      	mov	r0, r3
 8002246:	f7ff ff5d 	bl	8002104 <__NVIC_SetPriority>
}
 800224a:	bf00      	nop
 800224c:	3718      	adds	r7, #24
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}

08002252 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002252:	b580      	push	{r7, lr}
 8002254:	b082      	sub	sp, #8
 8002256:	af00      	add	r7, sp, #0
 8002258:	4603      	mov	r3, r0
 800225a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800225c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002260:	4618      	mov	r0, r3
 8002262:	f7ff ff31 	bl	80020c8 <__NVIC_EnableIRQ>
}
 8002266:	bf00      	nop
 8002268:	3708      	adds	r7, #8
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}

0800226e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800226e:	b580      	push	{r7, lr}
 8002270:	b082      	sub	sp, #8
 8002272:	af00      	add	r7, sp, #0
 8002274:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002276:	6878      	ldr	r0, [r7, #4]
 8002278:	f7ff ffa2 	bl	80021c0 <SysTick_Config>
 800227c:	4603      	mov	r3, r0
}
 800227e:	4618      	mov	r0, r3
 8002280:	3708      	adds	r7, #8
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}
	...

08002288 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b086      	sub	sp, #24
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d101      	bne.n	800229a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	e267      	b.n	800276a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f003 0301 	and.w	r3, r3, #1
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d075      	beq.n	8002392 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80022a6:	4b88      	ldr	r3, [pc, #544]	; (80024c8 <HAL_RCC_OscConfig+0x240>)
 80022a8:	689b      	ldr	r3, [r3, #8]
 80022aa:	f003 030c 	and.w	r3, r3, #12
 80022ae:	2b04      	cmp	r3, #4
 80022b0:	d00c      	beq.n	80022cc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80022b2:	4b85      	ldr	r3, [pc, #532]	; (80024c8 <HAL_RCC_OscConfig+0x240>)
 80022b4:	689b      	ldr	r3, [r3, #8]
 80022b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80022ba:	2b08      	cmp	r3, #8
 80022bc:	d112      	bne.n	80022e4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80022be:	4b82      	ldr	r3, [pc, #520]	; (80024c8 <HAL_RCC_OscConfig+0x240>)
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022c6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80022ca:	d10b      	bne.n	80022e4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022cc:	4b7e      	ldr	r3, [pc, #504]	; (80024c8 <HAL_RCC_OscConfig+0x240>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d05b      	beq.n	8002390 <HAL_RCC_OscConfig+0x108>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d157      	bne.n	8002390 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80022e0:	2301      	movs	r3, #1
 80022e2:	e242      	b.n	800276a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022ec:	d106      	bne.n	80022fc <HAL_RCC_OscConfig+0x74>
 80022ee:	4b76      	ldr	r3, [pc, #472]	; (80024c8 <HAL_RCC_OscConfig+0x240>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a75      	ldr	r2, [pc, #468]	; (80024c8 <HAL_RCC_OscConfig+0x240>)
 80022f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022f8:	6013      	str	r3, [r2, #0]
 80022fa:	e01d      	b.n	8002338 <HAL_RCC_OscConfig+0xb0>
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002304:	d10c      	bne.n	8002320 <HAL_RCC_OscConfig+0x98>
 8002306:	4b70      	ldr	r3, [pc, #448]	; (80024c8 <HAL_RCC_OscConfig+0x240>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4a6f      	ldr	r2, [pc, #444]	; (80024c8 <HAL_RCC_OscConfig+0x240>)
 800230c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002310:	6013      	str	r3, [r2, #0]
 8002312:	4b6d      	ldr	r3, [pc, #436]	; (80024c8 <HAL_RCC_OscConfig+0x240>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4a6c      	ldr	r2, [pc, #432]	; (80024c8 <HAL_RCC_OscConfig+0x240>)
 8002318:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800231c:	6013      	str	r3, [r2, #0]
 800231e:	e00b      	b.n	8002338 <HAL_RCC_OscConfig+0xb0>
 8002320:	4b69      	ldr	r3, [pc, #420]	; (80024c8 <HAL_RCC_OscConfig+0x240>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a68      	ldr	r2, [pc, #416]	; (80024c8 <HAL_RCC_OscConfig+0x240>)
 8002326:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800232a:	6013      	str	r3, [r2, #0]
 800232c:	4b66      	ldr	r3, [pc, #408]	; (80024c8 <HAL_RCC_OscConfig+0x240>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a65      	ldr	r2, [pc, #404]	; (80024c8 <HAL_RCC_OscConfig+0x240>)
 8002332:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002336:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d013      	beq.n	8002368 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002340:	f7ff f980 	bl	8001644 <HAL_GetTick>
 8002344:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002346:	e008      	b.n	800235a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002348:	f7ff f97c 	bl	8001644 <HAL_GetTick>
 800234c:	4602      	mov	r2, r0
 800234e:	693b      	ldr	r3, [r7, #16]
 8002350:	1ad3      	subs	r3, r2, r3
 8002352:	2b64      	cmp	r3, #100	; 0x64
 8002354:	d901      	bls.n	800235a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002356:	2303      	movs	r3, #3
 8002358:	e207      	b.n	800276a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800235a:	4b5b      	ldr	r3, [pc, #364]	; (80024c8 <HAL_RCC_OscConfig+0x240>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002362:	2b00      	cmp	r3, #0
 8002364:	d0f0      	beq.n	8002348 <HAL_RCC_OscConfig+0xc0>
 8002366:	e014      	b.n	8002392 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002368:	f7ff f96c 	bl	8001644 <HAL_GetTick>
 800236c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800236e:	e008      	b.n	8002382 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002370:	f7ff f968 	bl	8001644 <HAL_GetTick>
 8002374:	4602      	mov	r2, r0
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	1ad3      	subs	r3, r2, r3
 800237a:	2b64      	cmp	r3, #100	; 0x64
 800237c:	d901      	bls.n	8002382 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800237e:	2303      	movs	r3, #3
 8002380:	e1f3      	b.n	800276a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002382:	4b51      	ldr	r3, [pc, #324]	; (80024c8 <HAL_RCC_OscConfig+0x240>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800238a:	2b00      	cmp	r3, #0
 800238c:	d1f0      	bne.n	8002370 <HAL_RCC_OscConfig+0xe8>
 800238e:	e000      	b.n	8002392 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002390:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f003 0302 	and.w	r3, r3, #2
 800239a:	2b00      	cmp	r3, #0
 800239c:	d063      	beq.n	8002466 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800239e:	4b4a      	ldr	r3, [pc, #296]	; (80024c8 <HAL_RCC_OscConfig+0x240>)
 80023a0:	689b      	ldr	r3, [r3, #8]
 80023a2:	f003 030c 	and.w	r3, r3, #12
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d00b      	beq.n	80023c2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80023aa:	4b47      	ldr	r3, [pc, #284]	; (80024c8 <HAL_RCC_OscConfig+0x240>)
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80023b2:	2b08      	cmp	r3, #8
 80023b4:	d11c      	bne.n	80023f0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80023b6:	4b44      	ldr	r3, [pc, #272]	; (80024c8 <HAL_RCC_OscConfig+0x240>)
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d116      	bne.n	80023f0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023c2:	4b41      	ldr	r3, [pc, #260]	; (80024c8 <HAL_RCC_OscConfig+0x240>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f003 0302 	and.w	r3, r3, #2
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d005      	beq.n	80023da <HAL_RCC_OscConfig+0x152>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	68db      	ldr	r3, [r3, #12]
 80023d2:	2b01      	cmp	r3, #1
 80023d4:	d001      	beq.n	80023da <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	e1c7      	b.n	800276a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023da:	4b3b      	ldr	r3, [pc, #236]	; (80024c8 <HAL_RCC_OscConfig+0x240>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	691b      	ldr	r3, [r3, #16]
 80023e6:	00db      	lsls	r3, r3, #3
 80023e8:	4937      	ldr	r1, [pc, #220]	; (80024c8 <HAL_RCC_OscConfig+0x240>)
 80023ea:	4313      	orrs	r3, r2
 80023ec:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023ee:	e03a      	b.n	8002466 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	68db      	ldr	r3, [r3, #12]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d020      	beq.n	800243a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023f8:	4b34      	ldr	r3, [pc, #208]	; (80024cc <HAL_RCC_OscConfig+0x244>)
 80023fa:	2201      	movs	r2, #1
 80023fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023fe:	f7ff f921 	bl	8001644 <HAL_GetTick>
 8002402:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002404:	e008      	b.n	8002418 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002406:	f7ff f91d 	bl	8001644 <HAL_GetTick>
 800240a:	4602      	mov	r2, r0
 800240c:	693b      	ldr	r3, [r7, #16]
 800240e:	1ad3      	subs	r3, r2, r3
 8002410:	2b02      	cmp	r3, #2
 8002412:	d901      	bls.n	8002418 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002414:	2303      	movs	r3, #3
 8002416:	e1a8      	b.n	800276a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002418:	4b2b      	ldr	r3, [pc, #172]	; (80024c8 <HAL_RCC_OscConfig+0x240>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f003 0302 	and.w	r3, r3, #2
 8002420:	2b00      	cmp	r3, #0
 8002422:	d0f0      	beq.n	8002406 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002424:	4b28      	ldr	r3, [pc, #160]	; (80024c8 <HAL_RCC_OscConfig+0x240>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	691b      	ldr	r3, [r3, #16]
 8002430:	00db      	lsls	r3, r3, #3
 8002432:	4925      	ldr	r1, [pc, #148]	; (80024c8 <HAL_RCC_OscConfig+0x240>)
 8002434:	4313      	orrs	r3, r2
 8002436:	600b      	str	r3, [r1, #0]
 8002438:	e015      	b.n	8002466 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800243a:	4b24      	ldr	r3, [pc, #144]	; (80024cc <HAL_RCC_OscConfig+0x244>)
 800243c:	2200      	movs	r2, #0
 800243e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002440:	f7ff f900 	bl	8001644 <HAL_GetTick>
 8002444:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002446:	e008      	b.n	800245a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002448:	f7ff f8fc 	bl	8001644 <HAL_GetTick>
 800244c:	4602      	mov	r2, r0
 800244e:	693b      	ldr	r3, [r7, #16]
 8002450:	1ad3      	subs	r3, r2, r3
 8002452:	2b02      	cmp	r3, #2
 8002454:	d901      	bls.n	800245a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002456:	2303      	movs	r3, #3
 8002458:	e187      	b.n	800276a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800245a:	4b1b      	ldr	r3, [pc, #108]	; (80024c8 <HAL_RCC_OscConfig+0x240>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f003 0302 	and.w	r3, r3, #2
 8002462:	2b00      	cmp	r3, #0
 8002464:	d1f0      	bne.n	8002448 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f003 0308 	and.w	r3, r3, #8
 800246e:	2b00      	cmp	r3, #0
 8002470:	d036      	beq.n	80024e0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	695b      	ldr	r3, [r3, #20]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d016      	beq.n	80024a8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800247a:	4b15      	ldr	r3, [pc, #84]	; (80024d0 <HAL_RCC_OscConfig+0x248>)
 800247c:	2201      	movs	r2, #1
 800247e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002480:	f7ff f8e0 	bl	8001644 <HAL_GetTick>
 8002484:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002486:	e008      	b.n	800249a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002488:	f7ff f8dc 	bl	8001644 <HAL_GetTick>
 800248c:	4602      	mov	r2, r0
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	1ad3      	subs	r3, r2, r3
 8002492:	2b02      	cmp	r3, #2
 8002494:	d901      	bls.n	800249a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002496:	2303      	movs	r3, #3
 8002498:	e167      	b.n	800276a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800249a:	4b0b      	ldr	r3, [pc, #44]	; (80024c8 <HAL_RCC_OscConfig+0x240>)
 800249c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800249e:	f003 0302 	and.w	r3, r3, #2
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d0f0      	beq.n	8002488 <HAL_RCC_OscConfig+0x200>
 80024a6:	e01b      	b.n	80024e0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024a8:	4b09      	ldr	r3, [pc, #36]	; (80024d0 <HAL_RCC_OscConfig+0x248>)
 80024aa:	2200      	movs	r2, #0
 80024ac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024ae:	f7ff f8c9 	bl	8001644 <HAL_GetTick>
 80024b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024b4:	e00e      	b.n	80024d4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80024b6:	f7ff f8c5 	bl	8001644 <HAL_GetTick>
 80024ba:	4602      	mov	r2, r0
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	1ad3      	subs	r3, r2, r3
 80024c0:	2b02      	cmp	r3, #2
 80024c2:	d907      	bls.n	80024d4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80024c4:	2303      	movs	r3, #3
 80024c6:	e150      	b.n	800276a <HAL_RCC_OscConfig+0x4e2>
 80024c8:	40023800 	.word	0x40023800
 80024cc:	42470000 	.word	0x42470000
 80024d0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024d4:	4b88      	ldr	r3, [pc, #544]	; (80026f8 <HAL_RCC_OscConfig+0x470>)
 80024d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80024d8:	f003 0302 	and.w	r3, r3, #2
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d1ea      	bne.n	80024b6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f003 0304 	and.w	r3, r3, #4
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	f000 8097 	beq.w	800261c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024ee:	2300      	movs	r3, #0
 80024f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024f2:	4b81      	ldr	r3, [pc, #516]	; (80026f8 <HAL_RCC_OscConfig+0x470>)
 80024f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d10f      	bne.n	800251e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024fe:	2300      	movs	r3, #0
 8002500:	60bb      	str	r3, [r7, #8]
 8002502:	4b7d      	ldr	r3, [pc, #500]	; (80026f8 <HAL_RCC_OscConfig+0x470>)
 8002504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002506:	4a7c      	ldr	r2, [pc, #496]	; (80026f8 <HAL_RCC_OscConfig+0x470>)
 8002508:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800250c:	6413      	str	r3, [r2, #64]	; 0x40
 800250e:	4b7a      	ldr	r3, [pc, #488]	; (80026f8 <HAL_RCC_OscConfig+0x470>)
 8002510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002512:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002516:	60bb      	str	r3, [r7, #8]
 8002518:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800251a:	2301      	movs	r3, #1
 800251c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800251e:	4b77      	ldr	r3, [pc, #476]	; (80026fc <HAL_RCC_OscConfig+0x474>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002526:	2b00      	cmp	r3, #0
 8002528:	d118      	bne.n	800255c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800252a:	4b74      	ldr	r3, [pc, #464]	; (80026fc <HAL_RCC_OscConfig+0x474>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4a73      	ldr	r2, [pc, #460]	; (80026fc <HAL_RCC_OscConfig+0x474>)
 8002530:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002534:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002536:	f7ff f885 	bl	8001644 <HAL_GetTick>
 800253a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800253c:	e008      	b.n	8002550 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800253e:	f7ff f881 	bl	8001644 <HAL_GetTick>
 8002542:	4602      	mov	r2, r0
 8002544:	693b      	ldr	r3, [r7, #16]
 8002546:	1ad3      	subs	r3, r2, r3
 8002548:	2b02      	cmp	r3, #2
 800254a:	d901      	bls.n	8002550 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800254c:	2303      	movs	r3, #3
 800254e:	e10c      	b.n	800276a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002550:	4b6a      	ldr	r3, [pc, #424]	; (80026fc <HAL_RCC_OscConfig+0x474>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002558:	2b00      	cmp	r3, #0
 800255a:	d0f0      	beq.n	800253e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	689b      	ldr	r3, [r3, #8]
 8002560:	2b01      	cmp	r3, #1
 8002562:	d106      	bne.n	8002572 <HAL_RCC_OscConfig+0x2ea>
 8002564:	4b64      	ldr	r3, [pc, #400]	; (80026f8 <HAL_RCC_OscConfig+0x470>)
 8002566:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002568:	4a63      	ldr	r2, [pc, #396]	; (80026f8 <HAL_RCC_OscConfig+0x470>)
 800256a:	f043 0301 	orr.w	r3, r3, #1
 800256e:	6713      	str	r3, [r2, #112]	; 0x70
 8002570:	e01c      	b.n	80025ac <HAL_RCC_OscConfig+0x324>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	689b      	ldr	r3, [r3, #8]
 8002576:	2b05      	cmp	r3, #5
 8002578:	d10c      	bne.n	8002594 <HAL_RCC_OscConfig+0x30c>
 800257a:	4b5f      	ldr	r3, [pc, #380]	; (80026f8 <HAL_RCC_OscConfig+0x470>)
 800257c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800257e:	4a5e      	ldr	r2, [pc, #376]	; (80026f8 <HAL_RCC_OscConfig+0x470>)
 8002580:	f043 0304 	orr.w	r3, r3, #4
 8002584:	6713      	str	r3, [r2, #112]	; 0x70
 8002586:	4b5c      	ldr	r3, [pc, #368]	; (80026f8 <HAL_RCC_OscConfig+0x470>)
 8002588:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800258a:	4a5b      	ldr	r2, [pc, #364]	; (80026f8 <HAL_RCC_OscConfig+0x470>)
 800258c:	f043 0301 	orr.w	r3, r3, #1
 8002590:	6713      	str	r3, [r2, #112]	; 0x70
 8002592:	e00b      	b.n	80025ac <HAL_RCC_OscConfig+0x324>
 8002594:	4b58      	ldr	r3, [pc, #352]	; (80026f8 <HAL_RCC_OscConfig+0x470>)
 8002596:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002598:	4a57      	ldr	r2, [pc, #348]	; (80026f8 <HAL_RCC_OscConfig+0x470>)
 800259a:	f023 0301 	bic.w	r3, r3, #1
 800259e:	6713      	str	r3, [r2, #112]	; 0x70
 80025a0:	4b55      	ldr	r3, [pc, #340]	; (80026f8 <HAL_RCC_OscConfig+0x470>)
 80025a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025a4:	4a54      	ldr	r2, [pc, #336]	; (80026f8 <HAL_RCC_OscConfig+0x470>)
 80025a6:	f023 0304 	bic.w	r3, r3, #4
 80025aa:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	689b      	ldr	r3, [r3, #8]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d015      	beq.n	80025e0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025b4:	f7ff f846 	bl	8001644 <HAL_GetTick>
 80025b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025ba:	e00a      	b.n	80025d2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025bc:	f7ff f842 	bl	8001644 <HAL_GetTick>
 80025c0:	4602      	mov	r2, r0
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	1ad3      	subs	r3, r2, r3
 80025c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d901      	bls.n	80025d2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80025ce:	2303      	movs	r3, #3
 80025d0:	e0cb      	b.n	800276a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025d2:	4b49      	ldr	r3, [pc, #292]	; (80026f8 <HAL_RCC_OscConfig+0x470>)
 80025d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025d6:	f003 0302 	and.w	r3, r3, #2
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d0ee      	beq.n	80025bc <HAL_RCC_OscConfig+0x334>
 80025de:	e014      	b.n	800260a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025e0:	f7ff f830 	bl	8001644 <HAL_GetTick>
 80025e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025e6:	e00a      	b.n	80025fe <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025e8:	f7ff f82c 	bl	8001644 <HAL_GetTick>
 80025ec:	4602      	mov	r2, r0
 80025ee:	693b      	ldr	r3, [r7, #16]
 80025f0:	1ad3      	subs	r3, r2, r3
 80025f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d901      	bls.n	80025fe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80025fa:	2303      	movs	r3, #3
 80025fc:	e0b5      	b.n	800276a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025fe:	4b3e      	ldr	r3, [pc, #248]	; (80026f8 <HAL_RCC_OscConfig+0x470>)
 8002600:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002602:	f003 0302 	and.w	r3, r3, #2
 8002606:	2b00      	cmp	r3, #0
 8002608:	d1ee      	bne.n	80025e8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800260a:	7dfb      	ldrb	r3, [r7, #23]
 800260c:	2b01      	cmp	r3, #1
 800260e:	d105      	bne.n	800261c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002610:	4b39      	ldr	r3, [pc, #228]	; (80026f8 <HAL_RCC_OscConfig+0x470>)
 8002612:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002614:	4a38      	ldr	r2, [pc, #224]	; (80026f8 <HAL_RCC_OscConfig+0x470>)
 8002616:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800261a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	699b      	ldr	r3, [r3, #24]
 8002620:	2b00      	cmp	r3, #0
 8002622:	f000 80a1 	beq.w	8002768 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002626:	4b34      	ldr	r3, [pc, #208]	; (80026f8 <HAL_RCC_OscConfig+0x470>)
 8002628:	689b      	ldr	r3, [r3, #8]
 800262a:	f003 030c 	and.w	r3, r3, #12
 800262e:	2b08      	cmp	r3, #8
 8002630:	d05c      	beq.n	80026ec <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	699b      	ldr	r3, [r3, #24]
 8002636:	2b02      	cmp	r3, #2
 8002638:	d141      	bne.n	80026be <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800263a:	4b31      	ldr	r3, [pc, #196]	; (8002700 <HAL_RCC_OscConfig+0x478>)
 800263c:	2200      	movs	r2, #0
 800263e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002640:	f7ff f800 	bl	8001644 <HAL_GetTick>
 8002644:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002646:	e008      	b.n	800265a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002648:	f7fe fffc 	bl	8001644 <HAL_GetTick>
 800264c:	4602      	mov	r2, r0
 800264e:	693b      	ldr	r3, [r7, #16]
 8002650:	1ad3      	subs	r3, r2, r3
 8002652:	2b02      	cmp	r3, #2
 8002654:	d901      	bls.n	800265a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002656:	2303      	movs	r3, #3
 8002658:	e087      	b.n	800276a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800265a:	4b27      	ldr	r3, [pc, #156]	; (80026f8 <HAL_RCC_OscConfig+0x470>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002662:	2b00      	cmp	r3, #0
 8002664:	d1f0      	bne.n	8002648 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	69da      	ldr	r2, [r3, #28]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6a1b      	ldr	r3, [r3, #32]
 800266e:	431a      	orrs	r2, r3
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002674:	019b      	lsls	r3, r3, #6
 8002676:	431a      	orrs	r2, r3
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800267c:	085b      	lsrs	r3, r3, #1
 800267e:	3b01      	subs	r3, #1
 8002680:	041b      	lsls	r3, r3, #16
 8002682:	431a      	orrs	r2, r3
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002688:	061b      	lsls	r3, r3, #24
 800268a:	491b      	ldr	r1, [pc, #108]	; (80026f8 <HAL_RCC_OscConfig+0x470>)
 800268c:	4313      	orrs	r3, r2
 800268e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002690:	4b1b      	ldr	r3, [pc, #108]	; (8002700 <HAL_RCC_OscConfig+0x478>)
 8002692:	2201      	movs	r2, #1
 8002694:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002696:	f7fe ffd5 	bl	8001644 <HAL_GetTick>
 800269a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800269c:	e008      	b.n	80026b0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800269e:	f7fe ffd1 	bl	8001644 <HAL_GetTick>
 80026a2:	4602      	mov	r2, r0
 80026a4:	693b      	ldr	r3, [r7, #16]
 80026a6:	1ad3      	subs	r3, r2, r3
 80026a8:	2b02      	cmp	r3, #2
 80026aa:	d901      	bls.n	80026b0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80026ac:	2303      	movs	r3, #3
 80026ae:	e05c      	b.n	800276a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026b0:	4b11      	ldr	r3, [pc, #68]	; (80026f8 <HAL_RCC_OscConfig+0x470>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d0f0      	beq.n	800269e <HAL_RCC_OscConfig+0x416>
 80026bc:	e054      	b.n	8002768 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026be:	4b10      	ldr	r3, [pc, #64]	; (8002700 <HAL_RCC_OscConfig+0x478>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026c4:	f7fe ffbe 	bl	8001644 <HAL_GetTick>
 80026c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026ca:	e008      	b.n	80026de <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026cc:	f7fe ffba 	bl	8001644 <HAL_GetTick>
 80026d0:	4602      	mov	r2, r0
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	1ad3      	subs	r3, r2, r3
 80026d6:	2b02      	cmp	r3, #2
 80026d8:	d901      	bls.n	80026de <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80026da:	2303      	movs	r3, #3
 80026dc:	e045      	b.n	800276a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026de:	4b06      	ldr	r3, [pc, #24]	; (80026f8 <HAL_RCC_OscConfig+0x470>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d1f0      	bne.n	80026cc <HAL_RCC_OscConfig+0x444>
 80026ea:	e03d      	b.n	8002768 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	699b      	ldr	r3, [r3, #24]
 80026f0:	2b01      	cmp	r3, #1
 80026f2:	d107      	bne.n	8002704 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80026f4:	2301      	movs	r3, #1
 80026f6:	e038      	b.n	800276a <HAL_RCC_OscConfig+0x4e2>
 80026f8:	40023800 	.word	0x40023800
 80026fc:	40007000 	.word	0x40007000
 8002700:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002704:	4b1b      	ldr	r3, [pc, #108]	; (8002774 <HAL_RCC_OscConfig+0x4ec>)
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	699b      	ldr	r3, [r3, #24]
 800270e:	2b01      	cmp	r3, #1
 8002710:	d028      	beq.n	8002764 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800271c:	429a      	cmp	r2, r3
 800271e:	d121      	bne.n	8002764 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800272a:	429a      	cmp	r2, r3
 800272c:	d11a      	bne.n	8002764 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800272e:	68fa      	ldr	r2, [r7, #12]
 8002730:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002734:	4013      	ands	r3, r2
 8002736:	687a      	ldr	r2, [r7, #4]
 8002738:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800273a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800273c:	4293      	cmp	r3, r2
 800273e:	d111      	bne.n	8002764 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800274a:	085b      	lsrs	r3, r3, #1
 800274c:	3b01      	subs	r3, #1
 800274e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002750:	429a      	cmp	r2, r3
 8002752:	d107      	bne.n	8002764 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800275e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002760:	429a      	cmp	r2, r3
 8002762:	d001      	beq.n	8002768 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002764:	2301      	movs	r3, #1
 8002766:	e000      	b.n	800276a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002768:	2300      	movs	r3, #0
}
 800276a:	4618      	mov	r0, r3
 800276c:	3718      	adds	r7, #24
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	40023800 	.word	0x40023800

08002778 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b084      	sub	sp, #16
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
 8002780:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d101      	bne.n	800278c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002788:	2301      	movs	r3, #1
 800278a:	e0cc      	b.n	8002926 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800278c:	4b68      	ldr	r3, [pc, #416]	; (8002930 <HAL_RCC_ClockConfig+0x1b8>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f003 0307 	and.w	r3, r3, #7
 8002794:	683a      	ldr	r2, [r7, #0]
 8002796:	429a      	cmp	r2, r3
 8002798:	d90c      	bls.n	80027b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800279a:	4b65      	ldr	r3, [pc, #404]	; (8002930 <HAL_RCC_ClockConfig+0x1b8>)
 800279c:	683a      	ldr	r2, [r7, #0]
 800279e:	b2d2      	uxtb	r2, r2
 80027a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027a2:	4b63      	ldr	r3, [pc, #396]	; (8002930 <HAL_RCC_ClockConfig+0x1b8>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f003 0307 	and.w	r3, r3, #7
 80027aa:	683a      	ldr	r2, [r7, #0]
 80027ac:	429a      	cmp	r2, r3
 80027ae:	d001      	beq.n	80027b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80027b0:	2301      	movs	r3, #1
 80027b2:	e0b8      	b.n	8002926 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f003 0302 	and.w	r3, r3, #2
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d020      	beq.n	8002802 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f003 0304 	and.w	r3, r3, #4
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d005      	beq.n	80027d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80027cc:	4b59      	ldr	r3, [pc, #356]	; (8002934 <HAL_RCC_ClockConfig+0x1bc>)
 80027ce:	689b      	ldr	r3, [r3, #8]
 80027d0:	4a58      	ldr	r2, [pc, #352]	; (8002934 <HAL_RCC_ClockConfig+0x1bc>)
 80027d2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80027d6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f003 0308 	and.w	r3, r3, #8
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d005      	beq.n	80027f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80027e4:	4b53      	ldr	r3, [pc, #332]	; (8002934 <HAL_RCC_ClockConfig+0x1bc>)
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	4a52      	ldr	r2, [pc, #328]	; (8002934 <HAL_RCC_ClockConfig+0x1bc>)
 80027ea:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80027ee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027f0:	4b50      	ldr	r3, [pc, #320]	; (8002934 <HAL_RCC_ClockConfig+0x1bc>)
 80027f2:	689b      	ldr	r3, [r3, #8]
 80027f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	494d      	ldr	r1, [pc, #308]	; (8002934 <HAL_RCC_ClockConfig+0x1bc>)
 80027fe:	4313      	orrs	r3, r2
 8002800:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f003 0301 	and.w	r3, r3, #1
 800280a:	2b00      	cmp	r3, #0
 800280c:	d044      	beq.n	8002898 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	2b01      	cmp	r3, #1
 8002814:	d107      	bne.n	8002826 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002816:	4b47      	ldr	r3, [pc, #284]	; (8002934 <HAL_RCC_ClockConfig+0x1bc>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800281e:	2b00      	cmp	r3, #0
 8002820:	d119      	bne.n	8002856 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	e07f      	b.n	8002926 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	2b02      	cmp	r3, #2
 800282c:	d003      	beq.n	8002836 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002832:	2b03      	cmp	r3, #3
 8002834:	d107      	bne.n	8002846 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002836:	4b3f      	ldr	r3, [pc, #252]	; (8002934 <HAL_RCC_ClockConfig+0x1bc>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800283e:	2b00      	cmp	r3, #0
 8002840:	d109      	bne.n	8002856 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	e06f      	b.n	8002926 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002846:	4b3b      	ldr	r3, [pc, #236]	; (8002934 <HAL_RCC_ClockConfig+0x1bc>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f003 0302 	and.w	r3, r3, #2
 800284e:	2b00      	cmp	r3, #0
 8002850:	d101      	bne.n	8002856 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	e067      	b.n	8002926 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002856:	4b37      	ldr	r3, [pc, #220]	; (8002934 <HAL_RCC_ClockConfig+0x1bc>)
 8002858:	689b      	ldr	r3, [r3, #8]
 800285a:	f023 0203 	bic.w	r2, r3, #3
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	4934      	ldr	r1, [pc, #208]	; (8002934 <HAL_RCC_ClockConfig+0x1bc>)
 8002864:	4313      	orrs	r3, r2
 8002866:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002868:	f7fe feec 	bl	8001644 <HAL_GetTick>
 800286c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800286e:	e00a      	b.n	8002886 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002870:	f7fe fee8 	bl	8001644 <HAL_GetTick>
 8002874:	4602      	mov	r2, r0
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	1ad3      	subs	r3, r2, r3
 800287a:	f241 3288 	movw	r2, #5000	; 0x1388
 800287e:	4293      	cmp	r3, r2
 8002880:	d901      	bls.n	8002886 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002882:	2303      	movs	r3, #3
 8002884:	e04f      	b.n	8002926 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002886:	4b2b      	ldr	r3, [pc, #172]	; (8002934 <HAL_RCC_ClockConfig+0x1bc>)
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	f003 020c 	and.w	r2, r3, #12
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	009b      	lsls	r3, r3, #2
 8002894:	429a      	cmp	r2, r3
 8002896:	d1eb      	bne.n	8002870 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002898:	4b25      	ldr	r3, [pc, #148]	; (8002930 <HAL_RCC_ClockConfig+0x1b8>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f003 0307 	and.w	r3, r3, #7
 80028a0:	683a      	ldr	r2, [r7, #0]
 80028a2:	429a      	cmp	r2, r3
 80028a4:	d20c      	bcs.n	80028c0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028a6:	4b22      	ldr	r3, [pc, #136]	; (8002930 <HAL_RCC_ClockConfig+0x1b8>)
 80028a8:	683a      	ldr	r2, [r7, #0]
 80028aa:	b2d2      	uxtb	r2, r2
 80028ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028ae:	4b20      	ldr	r3, [pc, #128]	; (8002930 <HAL_RCC_ClockConfig+0x1b8>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f003 0307 	and.w	r3, r3, #7
 80028b6:	683a      	ldr	r2, [r7, #0]
 80028b8:	429a      	cmp	r2, r3
 80028ba:	d001      	beq.n	80028c0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
 80028be:	e032      	b.n	8002926 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f003 0304 	and.w	r3, r3, #4
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d008      	beq.n	80028de <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028cc:	4b19      	ldr	r3, [pc, #100]	; (8002934 <HAL_RCC_ClockConfig+0x1bc>)
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	68db      	ldr	r3, [r3, #12]
 80028d8:	4916      	ldr	r1, [pc, #88]	; (8002934 <HAL_RCC_ClockConfig+0x1bc>)
 80028da:	4313      	orrs	r3, r2
 80028dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f003 0308 	and.w	r3, r3, #8
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d009      	beq.n	80028fe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80028ea:	4b12      	ldr	r3, [pc, #72]	; (8002934 <HAL_RCC_ClockConfig+0x1bc>)
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	691b      	ldr	r3, [r3, #16]
 80028f6:	00db      	lsls	r3, r3, #3
 80028f8:	490e      	ldr	r1, [pc, #56]	; (8002934 <HAL_RCC_ClockConfig+0x1bc>)
 80028fa:	4313      	orrs	r3, r2
 80028fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80028fe:	f000 f821 	bl	8002944 <HAL_RCC_GetSysClockFreq>
 8002902:	4602      	mov	r2, r0
 8002904:	4b0b      	ldr	r3, [pc, #44]	; (8002934 <HAL_RCC_ClockConfig+0x1bc>)
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	091b      	lsrs	r3, r3, #4
 800290a:	f003 030f 	and.w	r3, r3, #15
 800290e:	490a      	ldr	r1, [pc, #40]	; (8002938 <HAL_RCC_ClockConfig+0x1c0>)
 8002910:	5ccb      	ldrb	r3, [r1, r3]
 8002912:	fa22 f303 	lsr.w	r3, r2, r3
 8002916:	4a09      	ldr	r2, [pc, #36]	; (800293c <HAL_RCC_ClockConfig+0x1c4>)
 8002918:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800291a:	4b09      	ldr	r3, [pc, #36]	; (8002940 <HAL_RCC_ClockConfig+0x1c8>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4618      	mov	r0, r3
 8002920:	f7fe fe4c 	bl	80015bc <HAL_InitTick>

  return HAL_OK;
 8002924:	2300      	movs	r3, #0
}
 8002926:	4618      	mov	r0, r3
 8002928:	3710      	adds	r7, #16
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}
 800292e:	bf00      	nop
 8002930:	40023c00 	.word	0x40023c00
 8002934:	40023800 	.word	0x40023800
 8002938:	08007298 	.word	0x08007298
 800293c:	20000000 	.word	0x20000000
 8002940:	20000004 	.word	0x20000004

08002944 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002944:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002948:	b090      	sub	sp, #64	; 0x40
 800294a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800294c:	2300      	movs	r3, #0
 800294e:	637b      	str	r3, [r7, #52]	; 0x34
 8002950:	2300      	movs	r3, #0
 8002952:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002954:	2300      	movs	r3, #0
 8002956:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8002958:	2300      	movs	r3, #0
 800295a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800295c:	4b59      	ldr	r3, [pc, #356]	; (8002ac4 <HAL_RCC_GetSysClockFreq+0x180>)
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	f003 030c 	and.w	r3, r3, #12
 8002964:	2b08      	cmp	r3, #8
 8002966:	d00d      	beq.n	8002984 <HAL_RCC_GetSysClockFreq+0x40>
 8002968:	2b08      	cmp	r3, #8
 800296a:	f200 80a1 	bhi.w	8002ab0 <HAL_RCC_GetSysClockFreq+0x16c>
 800296e:	2b00      	cmp	r3, #0
 8002970:	d002      	beq.n	8002978 <HAL_RCC_GetSysClockFreq+0x34>
 8002972:	2b04      	cmp	r3, #4
 8002974:	d003      	beq.n	800297e <HAL_RCC_GetSysClockFreq+0x3a>
 8002976:	e09b      	b.n	8002ab0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002978:	4b53      	ldr	r3, [pc, #332]	; (8002ac8 <HAL_RCC_GetSysClockFreq+0x184>)
 800297a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 800297c:	e09b      	b.n	8002ab6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800297e:	4b53      	ldr	r3, [pc, #332]	; (8002acc <HAL_RCC_GetSysClockFreq+0x188>)
 8002980:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002982:	e098      	b.n	8002ab6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002984:	4b4f      	ldr	r3, [pc, #316]	; (8002ac4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800298c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800298e:	4b4d      	ldr	r3, [pc, #308]	; (8002ac4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002996:	2b00      	cmp	r3, #0
 8002998:	d028      	beq.n	80029ec <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800299a:	4b4a      	ldr	r3, [pc, #296]	; (8002ac4 <HAL_RCC_GetSysClockFreq+0x180>)
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	099b      	lsrs	r3, r3, #6
 80029a0:	2200      	movs	r2, #0
 80029a2:	623b      	str	r3, [r7, #32]
 80029a4:	627a      	str	r2, [r7, #36]	; 0x24
 80029a6:	6a3b      	ldr	r3, [r7, #32]
 80029a8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80029ac:	2100      	movs	r1, #0
 80029ae:	4b47      	ldr	r3, [pc, #284]	; (8002acc <HAL_RCC_GetSysClockFreq+0x188>)
 80029b0:	fb03 f201 	mul.w	r2, r3, r1
 80029b4:	2300      	movs	r3, #0
 80029b6:	fb00 f303 	mul.w	r3, r0, r3
 80029ba:	4413      	add	r3, r2
 80029bc:	4a43      	ldr	r2, [pc, #268]	; (8002acc <HAL_RCC_GetSysClockFreq+0x188>)
 80029be:	fba0 1202 	umull	r1, r2, r0, r2
 80029c2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80029c4:	460a      	mov	r2, r1
 80029c6:	62ba      	str	r2, [r7, #40]	; 0x28
 80029c8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80029ca:	4413      	add	r3, r2
 80029cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80029ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80029d0:	2200      	movs	r2, #0
 80029d2:	61bb      	str	r3, [r7, #24]
 80029d4:	61fa      	str	r2, [r7, #28]
 80029d6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80029da:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80029de:	f7fe f953 	bl	8000c88 <__aeabi_uldivmod>
 80029e2:	4602      	mov	r2, r0
 80029e4:	460b      	mov	r3, r1
 80029e6:	4613      	mov	r3, r2
 80029e8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80029ea:	e053      	b.n	8002a94 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029ec:	4b35      	ldr	r3, [pc, #212]	; (8002ac4 <HAL_RCC_GetSysClockFreq+0x180>)
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	099b      	lsrs	r3, r3, #6
 80029f2:	2200      	movs	r2, #0
 80029f4:	613b      	str	r3, [r7, #16]
 80029f6:	617a      	str	r2, [r7, #20]
 80029f8:	693b      	ldr	r3, [r7, #16]
 80029fa:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80029fe:	f04f 0b00 	mov.w	fp, #0
 8002a02:	4652      	mov	r2, sl
 8002a04:	465b      	mov	r3, fp
 8002a06:	f04f 0000 	mov.w	r0, #0
 8002a0a:	f04f 0100 	mov.w	r1, #0
 8002a0e:	0159      	lsls	r1, r3, #5
 8002a10:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a14:	0150      	lsls	r0, r2, #5
 8002a16:	4602      	mov	r2, r0
 8002a18:	460b      	mov	r3, r1
 8002a1a:	ebb2 080a 	subs.w	r8, r2, sl
 8002a1e:	eb63 090b 	sbc.w	r9, r3, fp
 8002a22:	f04f 0200 	mov.w	r2, #0
 8002a26:	f04f 0300 	mov.w	r3, #0
 8002a2a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002a2e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002a32:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002a36:	ebb2 0408 	subs.w	r4, r2, r8
 8002a3a:	eb63 0509 	sbc.w	r5, r3, r9
 8002a3e:	f04f 0200 	mov.w	r2, #0
 8002a42:	f04f 0300 	mov.w	r3, #0
 8002a46:	00eb      	lsls	r3, r5, #3
 8002a48:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002a4c:	00e2      	lsls	r2, r4, #3
 8002a4e:	4614      	mov	r4, r2
 8002a50:	461d      	mov	r5, r3
 8002a52:	eb14 030a 	adds.w	r3, r4, sl
 8002a56:	603b      	str	r3, [r7, #0]
 8002a58:	eb45 030b 	adc.w	r3, r5, fp
 8002a5c:	607b      	str	r3, [r7, #4]
 8002a5e:	f04f 0200 	mov.w	r2, #0
 8002a62:	f04f 0300 	mov.w	r3, #0
 8002a66:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002a6a:	4629      	mov	r1, r5
 8002a6c:	028b      	lsls	r3, r1, #10
 8002a6e:	4621      	mov	r1, r4
 8002a70:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002a74:	4621      	mov	r1, r4
 8002a76:	028a      	lsls	r2, r1, #10
 8002a78:	4610      	mov	r0, r2
 8002a7a:	4619      	mov	r1, r3
 8002a7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a7e:	2200      	movs	r2, #0
 8002a80:	60bb      	str	r3, [r7, #8]
 8002a82:	60fa      	str	r2, [r7, #12]
 8002a84:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002a88:	f7fe f8fe 	bl	8000c88 <__aeabi_uldivmod>
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	460b      	mov	r3, r1
 8002a90:	4613      	mov	r3, r2
 8002a92:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002a94:	4b0b      	ldr	r3, [pc, #44]	; (8002ac4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	0c1b      	lsrs	r3, r3, #16
 8002a9a:	f003 0303 	and.w	r3, r3, #3
 8002a9e:	3301      	adds	r3, #1
 8002aa0:	005b      	lsls	r3, r3, #1
 8002aa2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8002aa4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002aa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002aa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aac:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002aae:	e002      	b.n	8002ab6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002ab0:	4b05      	ldr	r3, [pc, #20]	; (8002ac8 <HAL_RCC_GetSysClockFreq+0x184>)
 8002ab2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002ab4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ab6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002ab8:	4618      	mov	r0, r3
 8002aba:	3740      	adds	r7, #64	; 0x40
 8002abc:	46bd      	mov	sp, r7
 8002abe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ac2:	bf00      	nop
 8002ac4:	40023800 	.word	0x40023800
 8002ac8:	00f42400 	.word	0x00f42400
 8002acc:	017d7840 	.word	0x017d7840

08002ad0 <__cvt>:
 8002ad0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002ad4:	ec55 4b10 	vmov	r4, r5, d0
 8002ad8:	2d00      	cmp	r5, #0
 8002ada:	460e      	mov	r6, r1
 8002adc:	4619      	mov	r1, r3
 8002ade:	462b      	mov	r3, r5
 8002ae0:	bfbb      	ittet	lt
 8002ae2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8002ae6:	461d      	movlt	r5, r3
 8002ae8:	2300      	movge	r3, #0
 8002aea:	232d      	movlt	r3, #45	; 0x2d
 8002aec:	700b      	strb	r3, [r1, #0]
 8002aee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002af0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8002af4:	4691      	mov	r9, r2
 8002af6:	f023 0820 	bic.w	r8, r3, #32
 8002afa:	bfbc      	itt	lt
 8002afc:	4622      	movlt	r2, r4
 8002afe:	4614      	movlt	r4, r2
 8002b00:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002b04:	d005      	beq.n	8002b12 <__cvt+0x42>
 8002b06:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8002b0a:	d100      	bne.n	8002b0e <__cvt+0x3e>
 8002b0c:	3601      	adds	r6, #1
 8002b0e:	2102      	movs	r1, #2
 8002b10:	e000      	b.n	8002b14 <__cvt+0x44>
 8002b12:	2103      	movs	r1, #3
 8002b14:	ab03      	add	r3, sp, #12
 8002b16:	9301      	str	r3, [sp, #4]
 8002b18:	ab02      	add	r3, sp, #8
 8002b1a:	9300      	str	r3, [sp, #0]
 8002b1c:	ec45 4b10 	vmov	d0, r4, r5
 8002b20:	4653      	mov	r3, sl
 8002b22:	4632      	mov	r2, r6
 8002b24:	f001 f880 	bl	8003c28 <_dtoa_r>
 8002b28:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8002b2c:	4607      	mov	r7, r0
 8002b2e:	d102      	bne.n	8002b36 <__cvt+0x66>
 8002b30:	f019 0f01 	tst.w	r9, #1
 8002b34:	d022      	beq.n	8002b7c <__cvt+0xac>
 8002b36:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002b3a:	eb07 0906 	add.w	r9, r7, r6
 8002b3e:	d110      	bne.n	8002b62 <__cvt+0x92>
 8002b40:	783b      	ldrb	r3, [r7, #0]
 8002b42:	2b30      	cmp	r3, #48	; 0x30
 8002b44:	d10a      	bne.n	8002b5c <__cvt+0x8c>
 8002b46:	2200      	movs	r2, #0
 8002b48:	2300      	movs	r3, #0
 8002b4a:	4620      	mov	r0, r4
 8002b4c:	4629      	mov	r1, r5
 8002b4e:	f7fd ffbb 	bl	8000ac8 <__aeabi_dcmpeq>
 8002b52:	b918      	cbnz	r0, 8002b5c <__cvt+0x8c>
 8002b54:	f1c6 0601 	rsb	r6, r6, #1
 8002b58:	f8ca 6000 	str.w	r6, [sl]
 8002b5c:	f8da 3000 	ldr.w	r3, [sl]
 8002b60:	4499      	add	r9, r3
 8002b62:	2200      	movs	r2, #0
 8002b64:	2300      	movs	r3, #0
 8002b66:	4620      	mov	r0, r4
 8002b68:	4629      	mov	r1, r5
 8002b6a:	f7fd ffad 	bl	8000ac8 <__aeabi_dcmpeq>
 8002b6e:	b108      	cbz	r0, 8002b74 <__cvt+0xa4>
 8002b70:	f8cd 900c 	str.w	r9, [sp, #12]
 8002b74:	2230      	movs	r2, #48	; 0x30
 8002b76:	9b03      	ldr	r3, [sp, #12]
 8002b78:	454b      	cmp	r3, r9
 8002b7a:	d307      	bcc.n	8002b8c <__cvt+0xbc>
 8002b7c:	9b03      	ldr	r3, [sp, #12]
 8002b7e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002b80:	1bdb      	subs	r3, r3, r7
 8002b82:	4638      	mov	r0, r7
 8002b84:	6013      	str	r3, [r2, #0]
 8002b86:	b004      	add	sp, #16
 8002b88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b8c:	1c59      	adds	r1, r3, #1
 8002b8e:	9103      	str	r1, [sp, #12]
 8002b90:	701a      	strb	r2, [r3, #0]
 8002b92:	e7f0      	b.n	8002b76 <__cvt+0xa6>

08002b94 <__exponent>:
 8002b94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002b96:	4603      	mov	r3, r0
 8002b98:	2900      	cmp	r1, #0
 8002b9a:	bfb8      	it	lt
 8002b9c:	4249      	neglt	r1, r1
 8002b9e:	f803 2b02 	strb.w	r2, [r3], #2
 8002ba2:	bfb4      	ite	lt
 8002ba4:	222d      	movlt	r2, #45	; 0x2d
 8002ba6:	222b      	movge	r2, #43	; 0x2b
 8002ba8:	2909      	cmp	r1, #9
 8002baa:	7042      	strb	r2, [r0, #1]
 8002bac:	dd2a      	ble.n	8002c04 <__exponent+0x70>
 8002bae:	f10d 0207 	add.w	r2, sp, #7
 8002bb2:	4617      	mov	r7, r2
 8002bb4:	260a      	movs	r6, #10
 8002bb6:	4694      	mov	ip, r2
 8002bb8:	fb91 f5f6 	sdiv	r5, r1, r6
 8002bbc:	fb06 1415 	mls	r4, r6, r5, r1
 8002bc0:	3430      	adds	r4, #48	; 0x30
 8002bc2:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8002bc6:	460c      	mov	r4, r1
 8002bc8:	2c63      	cmp	r4, #99	; 0x63
 8002bca:	f102 32ff 	add.w	r2, r2, #4294967295
 8002bce:	4629      	mov	r1, r5
 8002bd0:	dcf1      	bgt.n	8002bb6 <__exponent+0x22>
 8002bd2:	3130      	adds	r1, #48	; 0x30
 8002bd4:	f1ac 0402 	sub.w	r4, ip, #2
 8002bd8:	f802 1c01 	strb.w	r1, [r2, #-1]
 8002bdc:	1c41      	adds	r1, r0, #1
 8002bde:	4622      	mov	r2, r4
 8002be0:	42ba      	cmp	r2, r7
 8002be2:	d30a      	bcc.n	8002bfa <__exponent+0x66>
 8002be4:	f10d 0209 	add.w	r2, sp, #9
 8002be8:	eba2 020c 	sub.w	r2, r2, ip
 8002bec:	42bc      	cmp	r4, r7
 8002bee:	bf88      	it	hi
 8002bf0:	2200      	movhi	r2, #0
 8002bf2:	4413      	add	r3, r2
 8002bf4:	1a18      	subs	r0, r3, r0
 8002bf6:	b003      	add	sp, #12
 8002bf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002bfa:	f812 5b01 	ldrb.w	r5, [r2], #1
 8002bfe:	f801 5f01 	strb.w	r5, [r1, #1]!
 8002c02:	e7ed      	b.n	8002be0 <__exponent+0x4c>
 8002c04:	2330      	movs	r3, #48	; 0x30
 8002c06:	3130      	adds	r1, #48	; 0x30
 8002c08:	7083      	strb	r3, [r0, #2]
 8002c0a:	70c1      	strb	r1, [r0, #3]
 8002c0c:	1d03      	adds	r3, r0, #4
 8002c0e:	e7f1      	b.n	8002bf4 <__exponent+0x60>

08002c10 <_printf_float>:
 8002c10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c14:	ed2d 8b02 	vpush	{d8}
 8002c18:	b08d      	sub	sp, #52	; 0x34
 8002c1a:	460c      	mov	r4, r1
 8002c1c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8002c20:	4616      	mov	r6, r2
 8002c22:	461f      	mov	r7, r3
 8002c24:	4605      	mov	r5, r0
 8002c26:	f000 fef7 	bl	8003a18 <_localeconv_r>
 8002c2a:	f8d0 a000 	ldr.w	sl, [r0]
 8002c2e:	4650      	mov	r0, sl
 8002c30:	f7fd fb1e 	bl	8000270 <strlen>
 8002c34:	2300      	movs	r3, #0
 8002c36:	930a      	str	r3, [sp, #40]	; 0x28
 8002c38:	6823      	ldr	r3, [r4, #0]
 8002c3a:	9305      	str	r3, [sp, #20]
 8002c3c:	f8d8 3000 	ldr.w	r3, [r8]
 8002c40:	f894 b018 	ldrb.w	fp, [r4, #24]
 8002c44:	3307      	adds	r3, #7
 8002c46:	f023 0307 	bic.w	r3, r3, #7
 8002c4a:	f103 0208 	add.w	r2, r3, #8
 8002c4e:	f8c8 2000 	str.w	r2, [r8]
 8002c52:	e9d3 8900 	ldrd	r8, r9, [r3]
 8002c56:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8002c5a:	9307      	str	r3, [sp, #28]
 8002c5c:	f8cd 8018 	str.w	r8, [sp, #24]
 8002c60:	ee08 0a10 	vmov	s16, r0
 8002c64:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8002c68:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002c6c:	4b9e      	ldr	r3, [pc, #632]	; (8002ee8 <_printf_float+0x2d8>)
 8002c6e:	f04f 32ff 	mov.w	r2, #4294967295
 8002c72:	f7fd ff5b 	bl	8000b2c <__aeabi_dcmpun>
 8002c76:	bb88      	cbnz	r0, 8002cdc <_printf_float+0xcc>
 8002c78:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002c7c:	4b9a      	ldr	r3, [pc, #616]	; (8002ee8 <_printf_float+0x2d8>)
 8002c7e:	f04f 32ff 	mov.w	r2, #4294967295
 8002c82:	f7fd ff35 	bl	8000af0 <__aeabi_dcmple>
 8002c86:	bb48      	cbnz	r0, 8002cdc <_printf_float+0xcc>
 8002c88:	2200      	movs	r2, #0
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	4640      	mov	r0, r8
 8002c8e:	4649      	mov	r1, r9
 8002c90:	f7fd ff24 	bl	8000adc <__aeabi_dcmplt>
 8002c94:	b110      	cbz	r0, 8002c9c <_printf_float+0x8c>
 8002c96:	232d      	movs	r3, #45	; 0x2d
 8002c98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002c9c:	4a93      	ldr	r2, [pc, #588]	; (8002eec <_printf_float+0x2dc>)
 8002c9e:	4b94      	ldr	r3, [pc, #592]	; (8002ef0 <_printf_float+0x2e0>)
 8002ca0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8002ca4:	bf94      	ite	ls
 8002ca6:	4690      	movls	r8, r2
 8002ca8:	4698      	movhi	r8, r3
 8002caa:	2303      	movs	r3, #3
 8002cac:	6123      	str	r3, [r4, #16]
 8002cae:	9b05      	ldr	r3, [sp, #20]
 8002cb0:	f023 0304 	bic.w	r3, r3, #4
 8002cb4:	6023      	str	r3, [r4, #0]
 8002cb6:	f04f 0900 	mov.w	r9, #0
 8002cba:	9700      	str	r7, [sp, #0]
 8002cbc:	4633      	mov	r3, r6
 8002cbe:	aa0b      	add	r2, sp, #44	; 0x2c
 8002cc0:	4621      	mov	r1, r4
 8002cc2:	4628      	mov	r0, r5
 8002cc4:	f000 f9da 	bl	800307c <_printf_common>
 8002cc8:	3001      	adds	r0, #1
 8002cca:	f040 8090 	bne.w	8002dee <_printf_float+0x1de>
 8002cce:	f04f 30ff 	mov.w	r0, #4294967295
 8002cd2:	b00d      	add	sp, #52	; 0x34
 8002cd4:	ecbd 8b02 	vpop	{d8}
 8002cd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002cdc:	4642      	mov	r2, r8
 8002cde:	464b      	mov	r3, r9
 8002ce0:	4640      	mov	r0, r8
 8002ce2:	4649      	mov	r1, r9
 8002ce4:	f7fd ff22 	bl	8000b2c <__aeabi_dcmpun>
 8002ce8:	b140      	cbz	r0, 8002cfc <_printf_float+0xec>
 8002cea:	464b      	mov	r3, r9
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	bfbc      	itt	lt
 8002cf0:	232d      	movlt	r3, #45	; 0x2d
 8002cf2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8002cf6:	4a7f      	ldr	r2, [pc, #508]	; (8002ef4 <_printf_float+0x2e4>)
 8002cf8:	4b7f      	ldr	r3, [pc, #508]	; (8002ef8 <_printf_float+0x2e8>)
 8002cfa:	e7d1      	b.n	8002ca0 <_printf_float+0x90>
 8002cfc:	6863      	ldr	r3, [r4, #4]
 8002cfe:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8002d02:	9206      	str	r2, [sp, #24]
 8002d04:	1c5a      	adds	r2, r3, #1
 8002d06:	d13f      	bne.n	8002d88 <_printf_float+0x178>
 8002d08:	2306      	movs	r3, #6
 8002d0a:	6063      	str	r3, [r4, #4]
 8002d0c:	9b05      	ldr	r3, [sp, #20]
 8002d0e:	6861      	ldr	r1, [r4, #4]
 8002d10:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8002d14:	2300      	movs	r3, #0
 8002d16:	9303      	str	r3, [sp, #12]
 8002d18:	ab0a      	add	r3, sp, #40	; 0x28
 8002d1a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8002d1e:	ab09      	add	r3, sp, #36	; 0x24
 8002d20:	ec49 8b10 	vmov	d0, r8, r9
 8002d24:	9300      	str	r3, [sp, #0]
 8002d26:	6022      	str	r2, [r4, #0]
 8002d28:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8002d2c:	4628      	mov	r0, r5
 8002d2e:	f7ff fecf 	bl	8002ad0 <__cvt>
 8002d32:	9b06      	ldr	r3, [sp, #24]
 8002d34:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002d36:	2b47      	cmp	r3, #71	; 0x47
 8002d38:	4680      	mov	r8, r0
 8002d3a:	d108      	bne.n	8002d4e <_printf_float+0x13e>
 8002d3c:	1cc8      	adds	r0, r1, #3
 8002d3e:	db02      	blt.n	8002d46 <_printf_float+0x136>
 8002d40:	6863      	ldr	r3, [r4, #4]
 8002d42:	4299      	cmp	r1, r3
 8002d44:	dd41      	ble.n	8002dca <_printf_float+0x1ba>
 8002d46:	f1ab 0302 	sub.w	r3, fp, #2
 8002d4a:	fa5f fb83 	uxtb.w	fp, r3
 8002d4e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8002d52:	d820      	bhi.n	8002d96 <_printf_float+0x186>
 8002d54:	3901      	subs	r1, #1
 8002d56:	465a      	mov	r2, fp
 8002d58:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8002d5c:	9109      	str	r1, [sp, #36]	; 0x24
 8002d5e:	f7ff ff19 	bl	8002b94 <__exponent>
 8002d62:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002d64:	1813      	adds	r3, r2, r0
 8002d66:	2a01      	cmp	r2, #1
 8002d68:	4681      	mov	r9, r0
 8002d6a:	6123      	str	r3, [r4, #16]
 8002d6c:	dc02      	bgt.n	8002d74 <_printf_float+0x164>
 8002d6e:	6822      	ldr	r2, [r4, #0]
 8002d70:	07d2      	lsls	r2, r2, #31
 8002d72:	d501      	bpl.n	8002d78 <_printf_float+0x168>
 8002d74:	3301      	adds	r3, #1
 8002d76:	6123      	str	r3, [r4, #16]
 8002d78:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d09c      	beq.n	8002cba <_printf_float+0xaa>
 8002d80:	232d      	movs	r3, #45	; 0x2d
 8002d82:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002d86:	e798      	b.n	8002cba <_printf_float+0xaa>
 8002d88:	9a06      	ldr	r2, [sp, #24]
 8002d8a:	2a47      	cmp	r2, #71	; 0x47
 8002d8c:	d1be      	bne.n	8002d0c <_printf_float+0xfc>
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d1bc      	bne.n	8002d0c <_printf_float+0xfc>
 8002d92:	2301      	movs	r3, #1
 8002d94:	e7b9      	b.n	8002d0a <_printf_float+0xfa>
 8002d96:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8002d9a:	d118      	bne.n	8002dce <_printf_float+0x1be>
 8002d9c:	2900      	cmp	r1, #0
 8002d9e:	6863      	ldr	r3, [r4, #4]
 8002da0:	dd0b      	ble.n	8002dba <_printf_float+0x1aa>
 8002da2:	6121      	str	r1, [r4, #16]
 8002da4:	b913      	cbnz	r3, 8002dac <_printf_float+0x19c>
 8002da6:	6822      	ldr	r2, [r4, #0]
 8002da8:	07d0      	lsls	r0, r2, #31
 8002daa:	d502      	bpl.n	8002db2 <_printf_float+0x1a2>
 8002dac:	3301      	adds	r3, #1
 8002dae:	440b      	add	r3, r1
 8002db0:	6123      	str	r3, [r4, #16]
 8002db2:	65a1      	str	r1, [r4, #88]	; 0x58
 8002db4:	f04f 0900 	mov.w	r9, #0
 8002db8:	e7de      	b.n	8002d78 <_printf_float+0x168>
 8002dba:	b913      	cbnz	r3, 8002dc2 <_printf_float+0x1b2>
 8002dbc:	6822      	ldr	r2, [r4, #0]
 8002dbe:	07d2      	lsls	r2, r2, #31
 8002dc0:	d501      	bpl.n	8002dc6 <_printf_float+0x1b6>
 8002dc2:	3302      	adds	r3, #2
 8002dc4:	e7f4      	b.n	8002db0 <_printf_float+0x1a0>
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e7f2      	b.n	8002db0 <_printf_float+0x1a0>
 8002dca:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8002dce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002dd0:	4299      	cmp	r1, r3
 8002dd2:	db05      	blt.n	8002de0 <_printf_float+0x1d0>
 8002dd4:	6823      	ldr	r3, [r4, #0]
 8002dd6:	6121      	str	r1, [r4, #16]
 8002dd8:	07d8      	lsls	r0, r3, #31
 8002dda:	d5ea      	bpl.n	8002db2 <_printf_float+0x1a2>
 8002ddc:	1c4b      	adds	r3, r1, #1
 8002dde:	e7e7      	b.n	8002db0 <_printf_float+0x1a0>
 8002de0:	2900      	cmp	r1, #0
 8002de2:	bfd4      	ite	le
 8002de4:	f1c1 0202 	rsble	r2, r1, #2
 8002de8:	2201      	movgt	r2, #1
 8002dea:	4413      	add	r3, r2
 8002dec:	e7e0      	b.n	8002db0 <_printf_float+0x1a0>
 8002dee:	6823      	ldr	r3, [r4, #0]
 8002df0:	055a      	lsls	r2, r3, #21
 8002df2:	d407      	bmi.n	8002e04 <_printf_float+0x1f4>
 8002df4:	6923      	ldr	r3, [r4, #16]
 8002df6:	4642      	mov	r2, r8
 8002df8:	4631      	mov	r1, r6
 8002dfa:	4628      	mov	r0, r5
 8002dfc:	47b8      	blx	r7
 8002dfe:	3001      	adds	r0, #1
 8002e00:	d12c      	bne.n	8002e5c <_printf_float+0x24c>
 8002e02:	e764      	b.n	8002cce <_printf_float+0xbe>
 8002e04:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8002e08:	f240 80e0 	bls.w	8002fcc <_printf_float+0x3bc>
 8002e0c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002e10:	2200      	movs	r2, #0
 8002e12:	2300      	movs	r3, #0
 8002e14:	f7fd fe58 	bl	8000ac8 <__aeabi_dcmpeq>
 8002e18:	2800      	cmp	r0, #0
 8002e1a:	d034      	beq.n	8002e86 <_printf_float+0x276>
 8002e1c:	4a37      	ldr	r2, [pc, #220]	; (8002efc <_printf_float+0x2ec>)
 8002e1e:	2301      	movs	r3, #1
 8002e20:	4631      	mov	r1, r6
 8002e22:	4628      	mov	r0, r5
 8002e24:	47b8      	blx	r7
 8002e26:	3001      	adds	r0, #1
 8002e28:	f43f af51 	beq.w	8002cce <_printf_float+0xbe>
 8002e2c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002e30:	429a      	cmp	r2, r3
 8002e32:	db02      	blt.n	8002e3a <_printf_float+0x22a>
 8002e34:	6823      	ldr	r3, [r4, #0]
 8002e36:	07d8      	lsls	r0, r3, #31
 8002e38:	d510      	bpl.n	8002e5c <_printf_float+0x24c>
 8002e3a:	ee18 3a10 	vmov	r3, s16
 8002e3e:	4652      	mov	r2, sl
 8002e40:	4631      	mov	r1, r6
 8002e42:	4628      	mov	r0, r5
 8002e44:	47b8      	blx	r7
 8002e46:	3001      	adds	r0, #1
 8002e48:	f43f af41 	beq.w	8002cce <_printf_float+0xbe>
 8002e4c:	f04f 0800 	mov.w	r8, #0
 8002e50:	f104 091a 	add.w	r9, r4, #26
 8002e54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002e56:	3b01      	subs	r3, #1
 8002e58:	4543      	cmp	r3, r8
 8002e5a:	dc09      	bgt.n	8002e70 <_printf_float+0x260>
 8002e5c:	6823      	ldr	r3, [r4, #0]
 8002e5e:	079b      	lsls	r3, r3, #30
 8002e60:	f100 8107 	bmi.w	8003072 <_printf_float+0x462>
 8002e64:	68e0      	ldr	r0, [r4, #12]
 8002e66:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002e68:	4298      	cmp	r0, r3
 8002e6a:	bfb8      	it	lt
 8002e6c:	4618      	movlt	r0, r3
 8002e6e:	e730      	b.n	8002cd2 <_printf_float+0xc2>
 8002e70:	2301      	movs	r3, #1
 8002e72:	464a      	mov	r2, r9
 8002e74:	4631      	mov	r1, r6
 8002e76:	4628      	mov	r0, r5
 8002e78:	47b8      	blx	r7
 8002e7a:	3001      	adds	r0, #1
 8002e7c:	f43f af27 	beq.w	8002cce <_printf_float+0xbe>
 8002e80:	f108 0801 	add.w	r8, r8, #1
 8002e84:	e7e6      	b.n	8002e54 <_printf_float+0x244>
 8002e86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	dc39      	bgt.n	8002f00 <_printf_float+0x2f0>
 8002e8c:	4a1b      	ldr	r2, [pc, #108]	; (8002efc <_printf_float+0x2ec>)
 8002e8e:	2301      	movs	r3, #1
 8002e90:	4631      	mov	r1, r6
 8002e92:	4628      	mov	r0, r5
 8002e94:	47b8      	blx	r7
 8002e96:	3001      	adds	r0, #1
 8002e98:	f43f af19 	beq.w	8002cce <_printf_float+0xbe>
 8002e9c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	d102      	bne.n	8002eaa <_printf_float+0x29a>
 8002ea4:	6823      	ldr	r3, [r4, #0]
 8002ea6:	07d9      	lsls	r1, r3, #31
 8002ea8:	d5d8      	bpl.n	8002e5c <_printf_float+0x24c>
 8002eaa:	ee18 3a10 	vmov	r3, s16
 8002eae:	4652      	mov	r2, sl
 8002eb0:	4631      	mov	r1, r6
 8002eb2:	4628      	mov	r0, r5
 8002eb4:	47b8      	blx	r7
 8002eb6:	3001      	adds	r0, #1
 8002eb8:	f43f af09 	beq.w	8002cce <_printf_float+0xbe>
 8002ebc:	f04f 0900 	mov.w	r9, #0
 8002ec0:	f104 0a1a 	add.w	sl, r4, #26
 8002ec4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002ec6:	425b      	negs	r3, r3
 8002ec8:	454b      	cmp	r3, r9
 8002eca:	dc01      	bgt.n	8002ed0 <_printf_float+0x2c0>
 8002ecc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002ece:	e792      	b.n	8002df6 <_printf_float+0x1e6>
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	4652      	mov	r2, sl
 8002ed4:	4631      	mov	r1, r6
 8002ed6:	4628      	mov	r0, r5
 8002ed8:	47b8      	blx	r7
 8002eda:	3001      	adds	r0, #1
 8002edc:	f43f aef7 	beq.w	8002cce <_printf_float+0xbe>
 8002ee0:	f109 0901 	add.w	r9, r9, #1
 8002ee4:	e7ee      	b.n	8002ec4 <_printf_float+0x2b4>
 8002ee6:	bf00      	nop
 8002ee8:	7fefffff 	.word	0x7fefffff
 8002eec:	080072a8 	.word	0x080072a8
 8002ef0:	080072ac 	.word	0x080072ac
 8002ef4:	080072b0 	.word	0x080072b0
 8002ef8:	080072b4 	.word	0x080072b4
 8002efc:	080072b8 	.word	0x080072b8
 8002f00:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002f02:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002f04:	429a      	cmp	r2, r3
 8002f06:	bfa8      	it	ge
 8002f08:	461a      	movge	r2, r3
 8002f0a:	2a00      	cmp	r2, #0
 8002f0c:	4691      	mov	r9, r2
 8002f0e:	dc37      	bgt.n	8002f80 <_printf_float+0x370>
 8002f10:	f04f 0b00 	mov.w	fp, #0
 8002f14:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002f18:	f104 021a 	add.w	r2, r4, #26
 8002f1c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002f1e:	9305      	str	r3, [sp, #20]
 8002f20:	eba3 0309 	sub.w	r3, r3, r9
 8002f24:	455b      	cmp	r3, fp
 8002f26:	dc33      	bgt.n	8002f90 <_printf_float+0x380>
 8002f28:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	db3b      	blt.n	8002fa8 <_printf_float+0x398>
 8002f30:	6823      	ldr	r3, [r4, #0]
 8002f32:	07da      	lsls	r2, r3, #31
 8002f34:	d438      	bmi.n	8002fa8 <_printf_float+0x398>
 8002f36:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8002f3a:	eba2 0903 	sub.w	r9, r2, r3
 8002f3e:	9b05      	ldr	r3, [sp, #20]
 8002f40:	1ad2      	subs	r2, r2, r3
 8002f42:	4591      	cmp	r9, r2
 8002f44:	bfa8      	it	ge
 8002f46:	4691      	movge	r9, r2
 8002f48:	f1b9 0f00 	cmp.w	r9, #0
 8002f4c:	dc35      	bgt.n	8002fba <_printf_float+0x3aa>
 8002f4e:	f04f 0800 	mov.w	r8, #0
 8002f52:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002f56:	f104 0a1a 	add.w	sl, r4, #26
 8002f5a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002f5e:	1a9b      	subs	r3, r3, r2
 8002f60:	eba3 0309 	sub.w	r3, r3, r9
 8002f64:	4543      	cmp	r3, r8
 8002f66:	f77f af79 	ble.w	8002e5c <_printf_float+0x24c>
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	4652      	mov	r2, sl
 8002f6e:	4631      	mov	r1, r6
 8002f70:	4628      	mov	r0, r5
 8002f72:	47b8      	blx	r7
 8002f74:	3001      	adds	r0, #1
 8002f76:	f43f aeaa 	beq.w	8002cce <_printf_float+0xbe>
 8002f7a:	f108 0801 	add.w	r8, r8, #1
 8002f7e:	e7ec      	b.n	8002f5a <_printf_float+0x34a>
 8002f80:	4613      	mov	r3, r2
 8002f82:	4631      	mov	r1, r6
 8002f84:	4642      	mov	r2, r8
 8002f86:	4628      	mov	r0, r5
 8002f88:	47b8      	blx	r7
 8002f8a:	3001      	adds	r0, #1
 8002f8c:	d1c0      	bne.n	8002f10 <_printf_float+0x300>
 8002f8e:	e69e      	b.n	8002cce <_printf_float+0xbe>
 8002f90:	2301      	movs	r3, #1
 8002f92:	4631      	mov	r1, r6
 8002f94:	4628      	mov	r0, r5
 8002f96:	9205      	str	r2, [sp, #20]
 8002f98:	47b8      	blx	r7
 8002f9a:	3001      	adds	r0, #1
 8002f9c:	f43f ae97 	beq.w	8002cce <_printf_float+0xbe>
 8002fa0:	9a05      	ldr	r2, [sp, #20]
 8002fa2:	f10b 0b01 	add.w	fp, fp, #1
 8002fa6:	e7b9      	b.n	8002f1c <_printf_float+0x30c>
 8002fa8:	ee18 3a10 	vmov	r3, s16
 8002fac:	4652      	mov	r2, sl
 8002fae:	4631      	mov	r1, r6
 8002fb0:	4628      	mov	r0, r5
 8002fb2:	47b8      	blx	r7
 8002fb4:	3001      	adds	r0, #1
 8002fb6:	d1be      	bne.n	8002f36 <_printf_float+0x326>
 8002fb8:	e689      	b.n	8002cce <_printf_float+0xbe>
 8002fba:	9a05      	ldr	r2, [sp, #20]
 8002fbc:	464b      	mov	r3, r9
 8002fbe:	4442      	add	r2, r8
 8002fc0:	4631      	mov	r1, r6
 8002fc2:	4628      	mov	r0, r5
 8002fc4:	47b8      	blx	r7
 8002fc6:	3001      	adds	r0, #1
 8002fc8:	d1c1      	bne.n	8002f4e <_printf_float+0x33e>
 8002fca:	e680      	b.n	8002cce <_printf_float+0xbe>
 8002fcc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002fce:	2a01      	cmp	r2, #1
 8002fd0:	dc01      	bgt.n	8002fd6 <_printf_float+0x3c6>
 8002fd2:	07db      	lsls	r3, r3, #31
 8002fd4:	d53a      	bpl.n	800304c <_printf_float+0x43c>
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	4642      	mov	r2, r8
 8002fda:	4631      	mov	r1, r6
 8002fdc:	4628      	mov	r0, r5
 8002fde:	47b8      	blx	r7
 8002fe0:	3001      	adds	r0, #1
 8002fe2:	f43f ae74 	beq.w	8002cce <_printf_float+0xbe>
 8002fe6:	ee18 3a10 	vmov	r3, s16
 8002fea:	4652      	mov	r2, sl
 8002fec:	4631      	mov	r1, r6
 8002fee:	4628      	mov	r0, r5
 8002ff0:	47b8      	blx	r7
 8002ff2:	3001      	adds	r0, #1
 8002ff4:	f43f ae6b 	beq.w	8002cce <_printf_float+0xbe>
 8002ff8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	2300      	movs	r3, #0
 8003000:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8003004:	f7fd fd60 	bl	8000ac8 <__aeabi_dcmpeq>
 8003008:	b9d8      	cbnz	r0, 8003042 <_printf_float+0x432>
 800300a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800300e:	f108 0201 	add.w	r2, r8, #1
 8003012:	4631      	mov	r1, r6
 8003014:	4628      	mov	r0, r5
 8003016:	47b8      	blx	r7
 8003018:	3001      	adds	r0, #1
 800301a:	d10e      	bne.n	800303a <_printf_float+0x42a>
 800301c:	e657      	b.n	8002cce <_printf_float+0xbe>
 800301e:	2301      	movs	r3, #1
 8003020:	4652      	mov	r2, sl
 8003022:	4631      	mov	r1, r6
 8003024:	4628      	mov	r0, r5
 8003026:	47b8      	blx	r7
 8003028:	3001      	adds	r0, #1
 800302a:	f43f ae50 	beq.w	8002cce <_printf_float+0xbe>
 800302e:	f108 0801 	add.w	r8, r8, #1
 8003032:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003034:	3b01      	subs	r3, #1
 8003036:	4543      	cmp	r3, r8
 8003038:	dcf1      	bgt.n	800301e <_printf_float+0x40e>
 800303a:	464b      	mov	r3, r9
 800303c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003040:	e6da      	b.n	8002df8 <_printf_float+0x1e8>
 8003042:	f04f 0800 	mov.w	r8, #0
 8003046:	f104 0a1a 	add.w	sl, r4, #26
 800304a:	e7f2      	b.n	8003032 <_printf_float+0x422>
 800304c:	2301      	movs	r3, #1
 800304e:	4642      	mov	r2, r8
 8003050:	e7df      	b.n	8003012 <_printf_float+0x402>
 8003052:	2301      	movs	r3, #1
 8003054:	464a      	mov	r2, r9
 8003056:	4631      	mov	r1, r6
 8003058:	4628      	mov	r0, r5
 800305a:	47b8      	blx	r7
 800305c:	3001      	adds	r0, #1
 800305e:	f43f ae36 	beq.w	8002cce <_printf_float+0xbe>
 8003062:	f108 0801 	add.w	r8, r8, #1
 8003066:	68e3      	ldr	r3, [r4, #12]
 8003068:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800306a:	1a5b      	subs	r3, r3, r1
 800306c:	4543      	cmp	r3, r8
 800306e:	dcf0      	bgt.n	8003052 <_printf_float+0x442>
 8003070:	e6f8      	b.n	8002e64 <_printf_float+0x254>
 8003072:	f04f 0800 	mov.w	r8, #0
 8003076:	f104 0919 	add.w	r9, r4, #25
 800307a:	e7f4      	b.n	8003066 <_printf_float+0x456>

0800307c <_printf_common>:
 800307c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003080:	4616      	mov	r6, r2
 8003082:	4699      	mov	r9, r3
 8003084:	688a      	ldr	r2, [r1, #8]
 8003086:	690b      	ldr	r3, [r1, #16]
 8003088:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800308c:	4293      	cmp	r3, r2
 800308e:	bfb8      	it	lt
 8003090:	4613      	movlt	r3, r2
 8003092:	6033      	str	r3, [r6, #0]
 8003094:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003098:	4607      	mov	r7, r0
 800309a:	460c      	mov	r4, r1
 800309c:	b10a      	cbz	r2, 80030a2 <_printf_common+0x26>
 800309e:	3301      	adds	r3, #1
 80030a0:	6033      	str	r3, [r6, #0]
 80030a2:	6823      	ldr	r3, [r4, #0]
 80030a4:	0699      	lsls	r1, r3, #26
 80030a6:	bf42      	ittt	mi
 80030a8:	6833      	ldrmi	r3, [r6, #0]
 80030aa:	3302      	addmi	r3, #2
 80030ac:	6033      	strmi	r3, [r6, #0]
 80030ae:	6825      	ldr	r5, [r4, #0]
 80030b0:	f015 0506 	ands.w	r5, r5, #6
 80030b4:	d106      	bne.n	80030c4 <_printf_common+0x48>
 80030b6:	f104 0a19 	add.w	sl, r4, #25
 80030ba:	68e3      	ldr	r3, [r4, #12]
 80030bc:	6832      	ldr	r2, [r6, #0]
 80030be:	1a9b      	subs	r3, r3, r2
 80030c0:	42ab      	cmp	r3, r5
 80030c2:	dc26      	bgt.n	8003112 <_printf_common+0x96>
 80030c4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80030c8:	1e13      	subs	r3, r2, #0
 80030ca:	6822      	ldr	r2, [r4, #0]
 80030cc:	bf18      	it	ne
 80030ce:	2301      	movne	r3, #1
 80030d0:	0692      	lsls	r2, r2, #26
 80030d2:	d42b      	bmi.n	800312c <_printf_common+0xb0>
 80030d4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80030d8:	4649      	mov	r1, r9
 80030da:	4638      	mov	r0, r7
 80030dc:	47c0      	blx	r8
 80030de:	3001      	adds	r0, #1
 80030e0:	d01e      	beq.n	8003120 <_printf_common+0xa4>
 80030e2:	6823      	ldr	r3, [r4, #0]
 80030e4:	6922      	ldr	r2, [r4, #16]
 80030e6:	f003 0306 	and.w	r3, r3, #6
 80030ea:	2b04      	cmp	r3, #4
 80030ec:	bf02      	ittt	eq
 80030ee:	68e5      	ldreq	r5, [r4, #12]
 80030f0:	6833      	ldreq	r3, [r6, #0]
 80030f2:	1aed      	subeq	r5, r5, r3
 80030f4:	68a3      	ldr	r3, [r4, #8]
 80030f6:	bf0c      	ite	eq
 80030f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80030fc:	2500      	movne	r5, #0
 80030fe:	4293      	cmp	r3, r2
 8003100:	bfc4      	itt	gt
 8003102:	1a9b      	subgt	r3, r3, r2
 8003104:	18ed      	addgt	r5, r5, r3
 8003106:	2600      	movs	r6, #0
 8003108:	341a      	adds	r4, #26
 800310a:	42b5      	cmp	r5, r6
 800310c:	d11a      	bne.n	8003144 <_printf_common+0xc8>
 800310e:	2000      	movs	r0, #0
 8003110:	e008      	b.n	8003124 <_printf_common+0xa8>
 8003112:	2301      	movs	r3, #1
 8003114:	4652      	mov	r2, sl
 8003116:	4649      	mov	r1, r9
 8003118:	4638      	mov	r0, r7
 800311a:	47c0      	blx	r8
 800311c:	3001      	adds	r0, #1
 800311e:	d103      	bne.n	8003128 <_printf_common+0xac>
 8003120:	f04f 30ff 	mov.w	r0, #4294967295
 8003124:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003128:	3501      	adds	r5, #1
 800312a:	e7c6      	b.n	80030ba <_printf_common+0x3e>
 800312c:	18e1      	adds	r1, r4, r3
 800312e:	1c5a      	adds	r2, r3, #1
 8003130:	2030      	movs	r0, #48	; 0x30
 8003132:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003136:	4422      	add	r2, r4
 8003138:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800313c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003140:	3302      	adds	r3, #2
 8003142:	e7c7      	b.n	80030d4 <_printf_common+0x58>
 8003144:	2301      	movs	r3, #1
 8003146:	4622      	mov	r2, r4
 8003148:	4649      	mov	r1, r9
 800314a:	4638      	mov	r0, r7
 800314c:	47c0      	blx	r8
 800314e:	3001      	adds	r0, #1
 8003150:	d0e6      	beq.n	8003120 <_printf_common+0xa4>
 8003152:	3601      	adds	r6, #1
 8003154:	e7d9      	b.n	800310a <_printf_common+0x8e>
	...

08003158 <_printf_i>:
 8003158:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800315c:	7e0f      	ldrb	r7, [r1, #24]
 800315e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003160:	2f78      	cmp	r7, #120	; 0x78
 8003162:	4691      	mov	r9, r2
 8003164:	4680      	mov	r8, r0
 8003166:	460c      	mov	r4, r1
 8003168:	469a      	mov	sl, r3
 800316a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800316e:	d807      	bhi.n	8003180 <_printf_i+0x28>
 8003170:	2f62      	cmp	r7, #98	; 0x62
 8003172:	d80a      	bhi.n	800318a <_printf_i+0x32>
 8003174:	2f00      	cmp	r7, #0
 8003176:	f000 80d4 	beq.w	8003322 <_printf_i+0x1ca>
 800317a:	2f58      	cmp	r7, #88	; 0x58
 800317c:	f000 80c0 	beq.w	8003300 <_printf_i+0x1a8>
 8003180:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003184:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003188:	e03a      	b.n	8003200 <_printf_i+0xa8>
 800318a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800318e:	2b15      	cmp	r3, #21
 8003190:	d8f6      	bhi.n	8003180 <_printf_i+0x28>
 8003192:	a101      	add	r1, pc, #4	; (adr r1, 8003198 <_printf_i+0x40>)
 8003194:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003198:	080031f1 	.word	0x080031f1
 800319c:	08003205 	.word	0x08003205
 80031a0:	08003181 	.word	0x08003181
 80031a4:	08003181 	.word	0x08003181
 80031a8:	08003181 	.word	0x08003181
 80031ac:	08003181 	.word	0x08003181
 80031b0:	08003205 	.word	0x08003205
 80031b4:	08003181 	.word	0x08003181
 80031b8:	08003181 	.word	0x08003181
 80031bc:	08003181 	.word	0x08003181
 80031c0:	08003181 	.word	0x08003181
 80031c4:	08003309 	.word	0x08003309
 80031c8:	08003231 	.word	0x08003231
 80031cc:	080032c3 	.word	0x080032c3
 80031d0:	08003181 	.word	0x08003181
 80031d4:	08003181 	.word	0x08003181
 80031d8:	0800332b 	.word	0x0800332b
 80031dc:	08003181 	.word	0x08003181
 80031e0:	08003231 	.word	0x08003231
 80031e4:	08003181 	.word	0x08003181
 80031e8:	08003181 	.word	0x08003181
 80031ec:	080032cb 	.word	0x080032cb
 80031f0:	682b      	ldr	r3, [r5, #0]
 80031f2:	1d1a      	adds	r2, r3, #4
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	602a      	str	r2, [r5, #0]
 80031f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80031fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003200:	2301      	movs	r3, #1
 8003202:	e09f      	b.n	8003344 <_printf_i+0x1ec>
 8003204:	6820      	ldr	r0, [r4, #0]
 8003206:	682b      	ldr	r3, [r5, #0]
 8003208:	0607      	lsls	r7, r0, #24
 800320a:	f103 0104 	add.w	r1, r3, #4
 800320e:	6029      	str	r1, [r5, #0]
 8003210:	d501      	bpl.n	8003216 <_printf_i+0xbe>
 8003212:	681e      	ldr	r6, [r3, #0]
 8003214:	e003      	b.n	800321e <_printf_i+0xc6>
 8003216:	0646      	lsls	r6, r0, #25
 8003218:	d5fb      	bpl.n	8003212 <_printf_i+0xba>
 800321a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800321e:	2e00      	cmp	r6, #0
 8003220:	da03      	bge.n	800322a <_printf_i+0xd2>
 8003222:	232d      	movs	r3, #45	; 0x2d
 8003224:	4276      	negs	r6, r6
 8003226:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800322a:	485a      	ldr	r0, [pc, #360]	; (8003394 <_printf_i+0x23c>)
 800322c:	230a      	movs	r3, #10
 800322e:	e012      	b.n	8003256 <_printf_i+0xfe>
 8003230:	682b      	ldr	r3, [r5, #0]
 8003232:	6820      	ldr	r0, [r4, #0]
 8003234:	1d19      	adds	r1, r3, #4
 8003236:	6029      	str	r1, [r5, #0]
 8003238:	0605      	lsls	r5, r0, #24
 800323a:	d501      	bpl.n	8003240 <_printf_i+0xe8>
 800323c:	681e      	ldr	r6, [r3, #0]
 800323e:	e002      	b.n	8003246 <_printf_i+0xee>
 8003240:	0641      	lsls	r1, r0, #25
 8003242:	d5fb      	bpl.n	800323c <_printf_i+0xe4>
 8003244:	881e      	ldrh	r6, [r3, #0]
 8003246:	4853      	ldr	r0, [pc, #332]	; (8003394 <_printf_i+0x23c>)
 8003248:	2f6f      	cmp	r7, #111	; 0x6f
 800324a:	bf0c      	ite	eq
 800324c:	2308      	moveq	r3, #8
 800324e:	230a      	movne	r3, #10
 8003250:	2100      	movs	r1, #0
 8003252:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003256:	6865      	ldr	r5, [r4, #4]
 8003258:	60a5      	str	r5, [r4, #8]
 800325a:	2d00      	cmp	r5, #0
 800325c:	bfa2      	ittt	ge
 800325e:	6821      	ldrge	r1, [r4, #0]
 8003260:	f021 0104 	bicge.w	r1, r1, #4
 8003264:	6021      	strge	r1, [r4, #0]
 8003266:	b90e      	cbnz	r6, 800326c <_printf_i+0x114>
 8003268:	2d00      	cmp	r5, #0
 800326a:	d04b      	beq.n	8003304 <_printf_i+0x1ac>
 800326c:	4615      	mov	r5, r2
 800326e:	fbb6 f1f3 	udiv	r1, r6, r3
 8003272:	fb03 6711 	mls	r7, r3, r1, r6
 8003276:	5dc7      	ldrb	r7, [r0, r7]
 8003278:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800327c:	4637      	mov	r7, r6
 800327e:	42bb      	cmp	r3, r7
 8003280:	460e      	mov	r6, r1
 8003282:	d9f4      	bls.n	800326e <_printf_i+0x116>
 8003284:	2b08      	cmp	r3, #8
 8003286:	d10b      	bne.n	80032a0 <_printf_i+0x148>
 8003288:	6823      	ldr	r3, [r4, #0]
 800328a:	07de      	lsls	r6, r3, #31
 800328c:	d508      	bpl.n	80032a0 <_printf_i+0x148>
 800328e:	6923      	ldr	r3, [r4, #16]
 8003290:	6861      	ldr	r1, [r4, #4]
 8003292:	4299      	cmp	r1, r3
 8003294:	bfde      	ittt	le
 8003296:	2330      	movle	r3, #48	; 0x30
 8003298:	f805 3c01 	strble.w	r3, [r5, #-1]
 800329c:	f105 35ff 	addle.w	r5, r5, #4294967295
 80032a0:	1b52      	subs	r2, r2, r5
 80032a2:	6122      	str	r2, [r4, #16]
 80032a4:	f8cd a000 	str.w	sl, [sp]
 80032a8:	464b      	mov	r3, r9
 80032aa:	aa03      	add	r2, sp, #12
 80032ac:	4621      	mov	r1, r4
 80032ae:	4640      	mov	r0, r8
 80032b0:	f7ff fee4 	bl	800307c <_printf_common>
 80032b4:	3001      	adds	r0, #1
 80032b6:	d14a      	bne.n	800334e <_printf_i+0x1f6>
 80032b8:	f04f 30ff 	mov.w	r0, #4294967295
 80032bc:	b004      	add	sp, #16
 80032be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80032c2:	6823      	ldr	r3, [r4, #0]
 80032c4:	f043 0320 	orr.w	r3, r3, #32
 80032c8:	6023      	str	r3, [r4, #0]
 80032ca:	4833      	ldr	r0, [pc, #204]	; (8003398 <_printf_i+0x240>)
 80032cc:	2778      	movs	r7, #120	; 0x78
 80032ce:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80032d2:	6823      	ldr	r3, [r4, #0]
 80032d4:	6829      	ldr	r1, [r5, #0]
 80032d6:	061f      	lsls	r7, r3, #24
 80032d8:	f851 6b04 	ldr.w	r6, [r1], #4
 80032dc:	d402      	bmi.n	80032e4 <_printf_i+0x18c>
 80032de:	065f      	lsls	r7, r3, #25
 80032e0:	bf48      	it	mi
 80032e2:	b2b6      	uxthmi	r6, r6
 80032e4:	07df      	lsls	r7, r3, #31
 80032e6:	bf48      	it	mi
 80032e8:	f043 0320 	orrmi.w	r3, r3, #32
 80032ec:	6029      	str	r1, [r5, #0]
 80032ee:	bf48      	it	mi
 80032f0:	6023      	strmi	r3, [r4, #0]
 80032f2:	b91e      	cbnz	r6, 80032fc <_printf_i+0x1a4>
 80032f4:	6823      	ldr	r3, [r4, #0]
 80032f6:	f023 0320 	bic.w	r3, r3, #32
 80032fa:	6023      	str	r3, [r4, #0]
 80032fc:	2310      	movs	r3, #16
 80032fe:	e7a7      	b.n	8003250 <_printf_i+0xf8>
 8003300:	4824      	ldr	r0, [pc, #144]	; (8003394 <_printf_i+0x23c>)
 8003302:	e7e4      	b.n	80032ce <_printf_i+0x176>
 8003304:	4615      	mov	r5, r2
 8003306:	e7bd      	b.n	8003284 <_printf_i+0x12c>
 8003308:	682b      	ldr	r3, [r5, #0]
 800330a:	6826      	ldr	r6, [r4, #0]
 800330c:	6961      	ldr	r1, [r4, #20]
 800330e:	1d18      	adds	r0, r3, #4
 8003310:	6028      	str	r0, [r5, #0]
 8003312:	0635      	lsls	r5, r6, #24
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	d501      	bpl.n	800331c <_printf_i+0x1c4>
 8003318:	6019      	str	r1, [r3, #0]
 800331a:	e002      	b.n	8003322 <_printf_i+0x1ca>
 800331c:	0670      	lsls	r0, r6, #25
 800331e:	d5fb      	bpl.n	8003318 <_printf_i+0x1c0>
 8003320:	8019      	strh	r1, [r3, #0]
 8003322:	2300      	movs	r3, #0
 8003324:	6123      	str	r3, [r4, #16]
 8003326:	4615      	mov	r5, r2
 8003328:	e7bc      	b.n	80032a4 <_printf_i+0x14c>
 800332a:	682b      	ldr	r3, [r5, #0]
 800332c:	1d1a      	adds	r2, r3, #4
 800332e:	602a      	str	r2, [r5, #0]
 8003330:	681d      	ldr	r5, [r3, #0]
 8003332:	6862      	ldr	r2, [r4, #4]
 8003334:	2100      	movs	r1, #0
 8003336:	4628      	mov	r0, r5
 8003338:	f7fc ff4a 	bl	80001d0 <memchr>
 800333c:	b108      	cbz	r0, 8003342 <_printf_i+0x1ea>
 800333e:	1b40      	subs	r0, r0, r5
 8003340:	6060      	str	r0, [r4, #4]
 8003342:	6863      	ldr	r3, [r4, #4]
 8003344:	6123      	str	r3, [r4, #16]
 8003346:	2300      	movs	r3, #0
 8003348:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800334c:	e7aa      	b.n	80032a4 <_printf_i+0x14c>
 800334e:	6923      	ldr	r3, [r4, #16]
 8003350:	462a      	mov	r2, r5
 8003352:	4649      	mov	r1, r9
 8003354:	4640      	mov	r0, r8
 8003356:	47d0      	blx	sl
 8003358:	3001      	adds	r0, #1
 800335a:	d0ad      	beq.n	80032b8 <_printf_i+0x160>
 800335c:	6823      	ldr	r3, [r4, #0]
 800335e:	079b      	lsls	r3, r3, #30
 8003360:	d413      	bmi.n	800338a <_printf_i+0x232>
 8003362:	68e0      	ldr	r0, [r4, #12]
 8003364:	9b03      	ldr	r3, [sp, #12]
 8003366:	4298      	cmp	r0, r3
 8003368:	bfb8      	it	lt
 800336a:	4618      	movlt	r0, r3
 800336c:	e7a6      	b.n	80032bc <_printf_i+0x164>
 800336e:	2301      	movs	r3, #1
 8003370:	4632      	mov	r2, r6
 8003372:	4649      	mov	r1, r9
 8003374:	4640      	mov	r0, r8
 8003376:	47d0      	blx	sl
 8003378:	3001      	adds	r0, #1
 800337a:	d09d      	beq.n	80032b8 <_printf_i+0x160>
 800337c:	3501      	adds	r5, #1
 800337e:	68e3      	ldr	r3, [r4, #12]
 8003380:	9903      	ldr	r1, [sp, #12]
 8003382:	1a5b      	subs	r3, r3, r1
 8003384:	42ab      	cmp	r3, r5
 8003386:	dcf2      	bgt.n	800336e <_printf_i+0x216>
 8003388:	e7eb      	b.n	8003362 <_printf_i+0x20a>
 800338a:	2500      	movs	r5, #0
 800338c:	f104 0619 	add.w	r6, r4, #25
 8003390:	e7f5      	b.n	800337e <_printf_i+0x226>
 8003392:	bf00      	nop
 8003394:	080072ba 	.word	0x080072ba
 8003398:	080072cb 	.word	0x080072cb

0800339c <_scanf_float>:
 800339c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033a0:	b087      	sub	sp, #28
 80033a2:	4617      	mov	r7, r2
 80033a4:	9303      	str	r3, [sp, #12]
 80033a6:	688b      	ldr	r3, [r1, #8]
 80033a8:	1e5a      	subs	r2, r3, #1
 80033aa:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80033ae:	bf83      	ittte	hi
 80033b0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80033b4:	195b      	addhi	r3, r3, r5
 80033b6:	9302      	strhi	r3, [sp, #8]
 80033b8:	2300      	movls	r3, #0
 80033ba:	bf86      	itte	hi
 80033bc:	f240 135d 	movwhi	r3, #349	; 0x15d
 80033c0:	608b      	strhi	r3, [r1, #8]
 80033c2:	9302      	strls	r3, [sp, #8]
 80033c4:	680b      	ldr	r3, [r1, #0]
 80033c6:	468b      	mov	fp, r1
 80033c8:	2500      	movs	r5, #0
 80033ca:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80033ce:	f84b 3b1c 	str.w	r3, [fp], #28
 80033d2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80033d6:	4680      	mov	r8, r0
 80033d8:	460c      	mov	r4, r1
 80033da:	465e      	mov	r6, fp
 80033dc:	46aa      	mov	sl, r5
 80033de:	46a9      	mov	r9, r5
 80033e0:	9501      	str	r5, [sp, #4]
 80033e2:	68a2      	ldr	r2, [r4, #8]
 80033e4:	b152      	cbz	r2, 80033fc <_scanf_float+0x60>
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	781b      	ldrb	r3, [r3, #0]
 80033ea:	2b4e      	cmp	r3, #78	; 0x4e
 80033ec:	d864      	bhi.n	80034b8 <_scanf_float+0x11c>
 80033ee:	2b40      	cmp	r3, #64	; 0x40
 80033f0:	d83c      	bhi.n	800346c <_scanf_float+0xd0>
 80033f2:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80033f6:	b2c8      	uxtb	r0, r1
 80033f8:	280e      	cmp	r0, #14
 80033fa:	d93a      	bls.n	8003472 <_scanf_float+0xd6>
 80033fc:	f1b9 0f00 	cmp.w	r9, #0
 8003400:	d003      	beq.n	800340a <_scanf_float+0x6e>
 8003402:	6823      	ldr	r3, [r4, #0]
 8003404:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003408:	6023      	str	r3, [r4, #0]
 800340a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800340e:	f1ba 0f01 	cmp.w	sl, #1
 8003412:	f200 8113 	bhi.w	800363c <_scanf_float+0x2a0>
 8003416:	455e      	cmp	r6, fp
 8003418:	f200 8105 	bhi.w	8003626 <_scanf_float+0x28a>
 800341c:	2501      	movs	r5, #1
 800341e:	4628      	mov	r0, r5
 8003420:	b007      	add	sp, #28
 8003422:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003426:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800342a:	2a0d      	cmp	r2, #13
 800342c:	d8e6      	bhi.n	80033fc <_scanf_float+0x60>
 800342e:	a101      	add	r1, pc, #4	; (adr r1, 8003434 <_scanf_float+0x98>)
 8003430:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8003434:	08003573 	.word	0x08003573
 8003438:	080033fd 	.word	0x080033fd
 800343c:	080033fd 	.word	0x080033fd
 8003440:	080033fd 	.word	0x080033fd
 8003444:	080035d3 	.word	0x080035d3
 8003448:	080035ab 	.word	0x080035ab
 800344c:	080033fd 	.word	0x080033fd
 8003450:	080033fd 	.word	0x080033fd
 8003454:	08003581 	.word	0x08003581
 8003458:	080033fd 	.word	0x080033fd
 800345c:	080033fd 	.word	0x080033fd
 8003460:	080033fd 	.word	0x080033fd
 8003464:	080033fd 	.word	0x080033fd
 8003468:	08003539 	.word	0x08003539
 800346c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8003470:	e7db      	b.n	800342a <_scanf_float+0x8e>
 8003472:	290e      	cmp	r1, #14
 8003474:	d8c2      	bhi.n	80033fc <_scanf_float+0x60>
 8003476:	a001      	add	r0, pc, #4	; (adr r0, 800347c <_scanf_float+0xe0>)
 8003478:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800347c:	0800352b 	.word	0x0800352b
 8003480:	080033fd 	.word	0x080033fd
 8003484:	0800352b 	.word	0x0800352b
 8003488:	080035bf 	.word	0x080035bf
 800348c:	080033fd 	.word	0x080033fd
 8003490:	080034d9 	.word	0x080034d9
 8003494:	08003515 	.word	0x08003515
 8003498:	08003515 	.word	0x08003515
 800349c:	08003515 	.word	0x08003515
 80034a0:	08003515 	.word	0x08003515
 80034a4:	08003515 	.word	0x08003515
 80034a8:	08003515 	.word	0x08003515
 80034ac:	08003515 	.word	0x08003515
 80034b0:	08003515 	.word	0x08003515
 80034b4:	08003515 	.word	0x08003515
 80034b8:	2b6e      	cmp	r3, #110	; 0x6e
 80034ba:	d809      	bhi.n	80034d0 <_scanf_float+0x134>
 80034bc:	2b60      	cmp	r3, #96	; 0x60
 80034be:	d8b2      	bhi.n	8003426 <_scanf_float+0x8a>
 80034c0:	2b54      	cmp	r3, #84	; 0x54
 80034c2:	d077      	beq.n	80035b4 <_scanf_float+0x218>
 80034c4:	2b59      	cmp	r3, #89	; 0x59
 80034c6:	d199      	bne.n	80033fc <_scanf_float+0x60>
 80034c8:	2d07      	cmp	r5, #7
 80034ca:	d197      	bne.n	80033fc <_scanf_float+0x60>
 80034cc:	2508      	movs	r5, #8
 80034ce:	e029      	b.n	8003524 <_scanf_float+0x188>
 80034d0:	2b74      	cmp	r3, #116	; 0x74
 80034d2:	d06f      	beq.n	80035b4 <_scanf_float+0x218>
 80034d4:	2b79      	cmp	r3, #121	; 0x79
 80034d6:	e7f6      	b.n	80034c6 <_scanf_float+0x12a>
 80034d8:	6821      	ldr	r1, [r4, #0]
 80034da:	05c8      	lsls	r0, r1, #23
 80034dc:	d51a      	bpl.n	8003514 <_scanf_float+0x178>
 80034de:	9b02      	ldr	r3, [sp, #8]
 80034e0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80034e4:	6021      	str	r1, [r4, #0]
 80034e6:	f109 0901 	add.w	r9, r9, #1
 80034ea:	b11b      	cbz	r3, 80034f4 <_scanf_float+0x158>
 80034ec:	3b01      	subs	r3, #1
 80034ee:	3201      	adds	r2, #1
 80034f0:	9302      	str	r3, [sp, #8]
 80034f2:	60a2      	str	r2, [r4, #8]
 80034f4:	68a3      	ldr	r3, [r4, #8]
 80034f6:	3b01      	subs	r3, #1
 80034f8:	60a3      	str	r3, [r4, #8]
 80034fa:	6923      	ldr	r3, [r4, #16]
 80034fc:	3301      	adds	r3, #1
 80034fe:	6123      	str	r3, [r4, #16]
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	3b01      	subs	r3, #1
 8003504:	2b00      	cmp	r3, #0
 8003506:	607b      	str	r3, [r7, #4]
 8003508:	f340 8084 	ble.w	8003614 <_scanf_float+0x278>
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	3301      	adds	r3, #1
 8003510:	603b      	str	r3, [r7, #0]
 8003512:	e766      	b.n	80033e2 <_scanf_float+0x46>
 8003514:	eb1a 0f05 	cmn.w	sl, r5
 8003518:	f47f af70 	bne.w	80033fc <_scanf_float+0x60>
 800351c:	6822      	ldr	r2, [r4, #0]
 800351e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8003522:	6022      	str	r2, [r4, #0]
 8003524:	f806 3b01 	strb.w	r3, [r6], #1
 8003528:	e7e4      	b.n	80034f4 <_scanf_float+0x158>
 800352a:	6822      	ldr	r2, [r4, #0]
 800352c:	0610      	lsls	r0, r2, #24
 800352e:	f57f af65 	bpl.w	80033fc <_scanf_float+0x60>
 8003532:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003536:	e7f4      	b.n	8003522 <_scanf_float+0x186>
 8003538:	f1ba 0f00 	cmp.w	sl, #0
 800353c:	d10e      	bne.n	800355c <_scanf_float+0x1c0>
 800353e:	f1b9 0f00 	cmp.w	r9, #0
 8003542:	d10e      	bne.n	8003562 <_scanf_float+0x1c6>
 8003544:	6822      	ldr	r2, [r4, #0]
 8003546:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800354a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800354e:	d108      	bne.n	8003562 <_scanf_float+0x1c6>
 8003550:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8003554:	6022      	str	r2, [r4, #0]
 8003556:	f04f 0a01 	mov.w	sl, #1
 800355a:	e7e3      	b.n	8003524 <_scanf_float+0x188>
 800355c:	f1ba 0f02 	cmp.w	sl, #2
 8003560:	d055      	beq.n	800360e <_scanf_float+0x272>
 8003562:	2d01      	cmp	r5, #1
 8003564:	d002      	beq.n	800356c <_scanf_float+0x1d0>
 8003566:	2d04      	cmp	r5, #4
 8003568:	f47f af48 	bne.w	80033fc <_scanf_float+0x60>
 800356c:	3501      	adds	r5, #1
 800356e:	b2ed      	uxtb	r5, r5
 8003570:	e7d8      	b.n	8003524 <_scanf_float+0x188>
 8003572:	f1ba 0f01 	cmp.w	sl, #1
 8003576:	f47f af41 	bne.w	80033fc <_scanf_float+0x60>
 800357a:	f04f 0a02 	mov.w	sl, #2
 800357e:	e7d1      	b.n	8003524 <_scanf_float+0x188>
 8003580:	b97d      	cbnz	r5, 80035a2 <_scanf_float+0x206>
 8003582:	f1b9 0f00 	cmp.w	r9, #0
 8003586:	f47f af3c 	bne.w	8003402 <_scanf_float+0x66>
 800358a:	6822      	ldr	r2, [r4, #0]
 800358c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8003590:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8003594:	f47f af39 	bne.w	800340a <_scanf_float+0x6e>
 8003598:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800359c:	6022      	str	r2, [r4, #0]
 800359e:	2501      	movs	r5, #1
 80035a0:	e7c0      	b.n	8003524 <_scanf_float+0x188>
 80035a2:	2d03      	cmp	r5, #3
 80035a4:	d0e2      	beq.n	800356c <_scanf_float+0x1d0>
 80035a6:	2d05      	cmp	r5, #5
 80035a8:	e7de      	b.n	8003568 <_scanf_float+0x1cc>
 80035aa:	2d02      	cmp	r5, #2
 80035ac:	f47f af26 	bne.w	80033fc <_scanf_float+0x60>
 80035b0:	2503      	movs	r5, #3
 80035b2:	e7b7      	b.n	8003524 <_scanf_float+0x188>
 80035b4:	2d06      	cmp	r5, #6
 80035b6:	f47f af21 	bne.w	80033fc <_scanf_float+0x60>
 80035ba:	2507      	movs	r5, #7
 80035bc:	e7b2      	b.n	8003524 <_scanf_float+0x188>
 80035be:	6822      	ldr	r2, [r4, #0]
 80035c0:	0591      	lsls	r1, r2, #22
 80035c2:	f57f af1b 	bpl.w	80033fc <_scanf_float+0x60>
 80035c6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80035ca:	6022      	str	r2, [r4, #0]
 80035cc:	f8cd 9004 	str.w	r9, [sp, #4]
 80035d0:	e7a8      	b.n	8003524 <_scanf_float+0x188>
 80035d2:	6822      	ldr	r2, [r4, #0]
 80035d4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80035d8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80035dc:	d006      	beq.n	80035ec <_scanf_float+0x250>
 80035de:	0550      	lsls	r0, r2, #21
 80035e0:	f57f af0c 	bpl.w	80033fc <_scanf_float+0x60>
 80035e4:	f1b9 0f00 	cmp.w	r9, #0
 80035e8:	f43f af0f 	beq.w	800340a <_scanf_float+0x6e>
 80035ec:	0591      	lsls	r1, r2, #22
 80035ee:	bf58      	it	pl
 80035f0:	9901      	ldrpl	r1, [sp, #4]
 80035f2:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80035f6:	bf58      	it	pl
 80035f8:	eba9 0101 	subpl.w	r1, r9, r1
 80035fc:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8003600:	bf58      	it	pl
 8003602:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8003606:	6022      	str	r2, [r4, #0]
 8003608:	f04f 0900 	mov.w	r9, #0
 800360c:	e78a      	b.n	8003524 <_scanf_float+0x188>
 800360e:	f04f 0a03 	mov.w	sl, #3
 8003612:	e787      	b.n	8003524 <_scanf_float+0x188>
 8003614:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8003618:	4639      	mov	r1, r7
 800361a:	4640      	mov	r0, r8
 800361c:	4798      	blx	r3
 800361e:	2800      	cmp	r0, #0
 8003620:	f43f aedf 	beq.w	80033e2 <_scanf_float+0x46>
 8003624:	e6ea      	b.n	80033fc <_scanf_float+0x60>
 8003626:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800362a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800362e:	463a      	mov	r2, r7
 8003630:	4640      	mov	r0, r8
 8003632:	4798      	blx	r3
 8003634:	6923      	ldr	r3, [r4, #16]
 8003636:	3b01      	subs	r3, #1
 8003638:	6123      	str	r3, [r4, #16]
 800363a:	e6ec      	b.n	8003416 <_scanf_float+0x7a>
 800363c:	1e6b      	subs	r3, r5, #1
 800363e:	2b06      	cmp	r3, #6
 8003640:	d825      	bhi.n	800368e <_scanf_float+0x2f2>
 8003642:	2d02      	cmp	r5, #2
 8003644:	d836      	bhi.n	80036b4 <_scanf_float+0x318>
 8003646:	455e      	cmp	r6, fp
 8003648:	f67f aee8 	bls.w	800341c <_scanf_float+0x80>
 800364c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003650:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8003654:	463a      	mov	r2, r7
 8003656:	4640      	mov	r0, r8
 8003658:	4798      	blx	r3
 800365a:	6923      	ldr	r3, [r4, #16]
 800365c:	3b01      	subs	r3, #1
 800365e:	6123      	str	r3, [r4, #16]
 8003660:	e7f1      	b.n	8003646 <_scanf_float+0x2aa>
 8003662:	9802      	ldr	r0, [sp, #8]
 8003664:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003668:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800366c:	9002      	str	r0, [sp, #8]
 800366e:	463a      	mov	r2, r7
 8003670:	4640      	mov	r0, r8
 8003672:	4798      	blx	r3
 8003674:	6923      	ldr	r3, [r4, #16]
 8003676:	3b01      	subs	r3, #1
 8003678:	6123      	str	r3, [r4, #16]
 800367a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800367e:	fa5f fa8a 	uxtb.w	sl, sl
 8003682:	f1ba 0f02 	cmp.w	sl, #2
 8003686:	d1ec      	bne.n	8003662 <_scanf_float+0x2c6>
 8003688:	3d03      	subs	r5, #3
 800368a:	b2ed      	uxtb	r5, r5
 800368c:	1b76      	subs	r6, r6, r5
 800368e:	6823      	ldr	r3, [r4, #0]
 8003690:	05da      	lsls	r2, r3, #23
 8003692:	d52f      	bpl.n	80036f4 <_scanf_float+0x358>
 8003694:	055b      	lsls	r3, r3, #21
 8003696:	d510      	bpl.n	80036ba <_scanf_float+0x31e>
 8003698:	455e      	cmp	r6, fp
 800369a:	f67f aebf 	bls.w	800341c <_scanf_float+0x80>
 800369e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80036a2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80036a6:	463a      	mov	r2, r7
 80036a8:	4640      	mov	r0, r8
 80036aa:	4798      	blx	r3
 80036ac:	6923      	ldr	r3, [r4, #16]
 80036ae:	3b01      	subs	r3, #1
 80036b0:	6123      	str	r3, [r4, #16]
 80036b2:	e7f1      	b.n	8003698 <_scanf_float+0x2fc>
 80036b4:	46aa      	mov	sl, r5
 80036b6:	9602      	str	r6, [sp, #8]
 80036b8:	e7df      	b.n	800367a <_scanf_float+0x2de>
 80036ba:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80036be:	6923      	ldr	r3, [r4, #16]
 80036c0:	2965      	cmp	r1, #101	; 0x65
 80036c2:	f103 33ff 	add.w	r3, r3, #4294967295
 80036c6:	f106 35ff 	add.w	r5, r6, #4294967295
 80036ca:	6123      	str	r3, [r4, #16]
 80036cc:	d00c      	beq.n	80036e8 <_scanf_float+0x34c>
 80036ce:	2945      	cmp	r1, #69	; 0x45
 80036d0:	d00a      	beq.n	80036e8 <_scanf_float+0x34c>
 80036d2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80036d6:	463a      	mov	r2, r7
 80036d8:	4640      	mov	r0, r8
 80036da:	4798      	blx	r3
 80036dc:	6923      	ldr	r3, [r4, #16]
 80036de:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80036e2:	3b01      	subs	r3, #1
 80036e4:	1eb5      	subs	r5, r6, #2
 80036e6:	6123      	str	r3, [r4, #16]
 80036e8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80036ec:	463a      	mov	r2, r7
 80036ee:	4640      	mov	r0, r8
 80036f0:	4798      	blx	r3
 80036f2:	462e      	mov	r6, r5
 80036f4:	6825      	ldr	r5, [r4, #0]
 80036f6:	f015 0510 	ands.w	r5, r5, #16
 80036fa:	d158      	bne.n	80037ae <_scanf_float+0x412>
 80036fc:	7035      	strb	r5, [r6, #0]
 80036fe:	6823      	ldr	r3, [r4, #0]
 8003700:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003704:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003708:	d11c      	bne.n	8003744 <_scanf_float+0x3a8>
 800370a:	9b01      	ldr	r3, [sp, #4]
 800370c:	454b      	cmp	r3, r9
 800370e:	eba3 0209 	sub.w	r2, r3, r9
 8003712:	d124      	bne.n	800375e <_scanf_float+0x3c2>
 8003714:	2200      	movs	r2, #0
 8003716:	4659      	mov	r1, fp
 8003718:	4640      	mov	r0, r8
 800371a:	f002 fc31 	bl	8005f80 <_strtod_r>
 800371e:	9b03      	ldr	r3, [sp, #12]
 8003720:	6821      	ldr	r1, [r4, #0]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f011 0f02 	tst.w	r1, #2
 8003728:	ec57 6b10 	vmov	r6, r7, d0
 800372c:	f103 0204 	add.w	r2, r3, #4
 8003730:	d020      	beq.n	8003774 <_scanf_float+0x3d8>
 8003732:	9903      	ldr	r1, [sp, #12]
 8003734:	600a      	str	r2, [r1, #0]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	e9c3 6700 	strd	r6, r7, [r3]
 800373c:	68e3      	ldr	r3, [r4, #12]
 800373e:	3301      	adds	r3, #1
 8003740:	60e3      	str	r3, [r4, #12]
 8003742:	e66c      	b.n	800341e <_scanf_float+0x82>
 8003744:	9b04      	ldr	r3, [sp, #16]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d0e4      	beq.n	8003714 <_scanf_float+0x378>
 800374a:	9905      	ldr	r1, [sp, #20]
 800374c:	230a      	movs	r3, #10
 800374e:	462a      	mov	r2, r5
 8003750:	3101      	adds	r1, #1
 8003752:	4640      	mov	r0, r8
 8003754:	f002 fc9c 	bl	8006090 <_strtol_r>
 8003758:	9b04      	ldr	r3, [sp, #16]
 800375a:	9e05      	ldr	r6, [sp, #20]
 800375c:	1ac2      	subs	r2, r0, r3
 800375e:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8003762:	429e      	cmp	r6, r3
 8003764:	bf28      	it	cs
 8003766:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800376a:	4912      	ldr	r1, [pc, #72]	; (80037b4 <_scanf_float+0x418>)
 800376c:	4630      	mov	r0, r6
 800376e:	f000 f8e7 	bl	8003940 <siprintf>
 8003772:	e7cf      	b.n	8003714 <_scanf_float+0x378>
 8003774:	f011 0f04 	tst.w	r1, #4
 8003778:	9903      	ldr	r1, [sp, #12]
 800377a:	600a      	str	r2, [r1, #0]
 800377c:	d1db      	bne.n	8003736 <_scanf_float+0x39a>
 800377e:	f8d3 8000 	ldr.w	r8, [r3]
 8003782:	ee10 2a10 	vmov	r2, s0
 8003786:	ee10 0a10 	vmov	r0, s0
 800378a:	463b      	mov	r3, r7
 800378c:	4639      	mov	r1, r7
 800378e:	f7fd f9cd 	bl	8000b2c <__aeabi_dcmpun>
 8003792:	b128      	cbz	r0, 80037a0 <_scanf_float+0x404>
 8003794:	4808      	ldr	r0, [pc, #32]	; (80037b8 <_scanf_float+0x41c>)
 8003796:	f000 f9b7 	bl	8003b08 <nanf>
 800379a:	ed88 0a00 	vstr	s0, [r8]
 800379e:	e7cd      	b.n	800373c <_scanf_float+0x3a0>
 80037a0:	4630      	mov	r0, r6
 80037a2:	4639      	mov	r1, r7
 80037a4:	f7fd fa20 	bl	8000be8 <__aeabi_d2f>
 80037a8:	f8c8 0000 	str.w	r0, [r8]
 80037ac:	e7c6      	b.n	800373c <_scanf_float+0x3a0>
 80037ae:	2500      	movs	r5, #0
 80037b0:	e635      	b.n	800341e <_scanf_float+0x82>
 80037b2:	bf00      	nop
 80037b4:	080072dc 	.word	0x080072dc
 80037b8:	0800766d 	.word	0x0800766d

080037bc <std>:
 80037bc:	2300      	movs	r3, #0
 80037be:	b510      	push	{r4, lr}
 80037c0:	4604      	mov	r4, r0
 80037c2:	e9c0 3300 	strd	r3, r3, [r0]
 80037c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80037ca:	6083      	str	r3, [r0, #8]
 80037cc:	8181      	strh	r1, [r0, #12]
 80037ce:	6643      	str	r3, [r0, #100]	; 0x64
 80037d0:	81c2      	strh	r2, [r0, #14]
 80037d2:	6183      	str	r3, [r0, #24]
 80037d4:	4619      	mov	r1, r3
 80037d6:	2208      	movs	r2, #8
 80037d8:	305c      	adds	r0, #92	; 0x5c
 80037da:	f000 f914 	bl	8003a06 <memset>
 80037de:	4b0d      	ldr	r3, [pc, #52]	; (8003814 <std+0x58>)
 80037e0:	6263      	str	r3, [r4, #36]	; 0x24
 80037e2:	4b0d      	ldr	r3, [pc, #52]	; (8003818 <std+0x5c>)
 80037e4:	62a3      	str	r3, [r4, #40]	; 0x28
 80037e6:	4b0d      	ldr	r3, [pc, #52]	; (800381c <std+0x60>)
 80037e8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80037ea:	4b0d      	ldr	r3, [pc, #52]	; (8003820 <std+0x64>)
 80037ec:	6323      	str	r3, [r4, #48]	; 0x30
 80037ee:	4b0d      	ldr	r3, [pc, #52]	; (8003824 <std+0x68>)
 80037f0:	6224      	str	r4, [r4, #32]
 80037f2:	429c      	cmp	r4, r3
 80037f4:	d006      	beq.n	8003804 <std+0x48>
 80037f6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80037fa:	4294      	cmp	r4, r2
 80037fc:	d002      	beq.n	8003804 <std+0x48>
 80037fe:	33d0      	adds	r3, #208	; 0xd0
 8003800:	429c      	cmp	r4, r3
 8003802:	d105      	bne.n	8003810 <std+0x54>
 8003804:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003808:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800380c:	f000 b978 	b.w	8003b00 <__retarget_lock_init_recursive>
 8003810:	bd10      	pop	{r4, pc}
 8003812:	bf00      	nop
 8003814:	08003981 	.word	0x08003981
 8003818:	080039a3 	.word	0x080039a3
 800381c:	080039db 	.word	0x080039db
 8003820:	080039ff 	.word	0x080039ff
 8003824:	20000248 	.word	0x20000248

08003828 <stdio_exit_handler>:
 8003828:	4a02      	ldr	r2, [pc, #8]	; (8003834 <stdio_exit_handler+0xc>)
 800382a:	4903      	ldr	r1, [pc, #12]	; (8003838 <stdio_exit_handler+0x10>)
 800382c:	4803      	ldr	r0, [pc, #12]	; (800383c <stdio_exit_handler+0x14>)
 800382e:	f000 b869 	b.w	8003904 <_fwalk_sglue>
 8003832:	bf00      	nop
 8003834:	2000000c 	.word	0x2000000c
 8003838:	08006451 	.word	0x08006451
 800383c:	20000018 	.word	0x20000018

08003840 <cleanup_stdio>:
 8003840:	6841      	ldr	r1, [r0, #4]
 8003842:	4b0c      	ldr	r3, [pc, #48]	; (8003874 <cleanup_stdio+0x34>)
 8003844:	4299      	cmp	r1, r3
 8003846:	b510      	push	{r4, lr}
 8003848:	4604      	mov	r4, r0
 800384a:	d001      	beq.n	8003850 <cleanup_stdio+0x10>
 800384c:	f002 fe00 	bl	8006450 <_fflush_r>
 8003850:	68a1      	ldr	r1, [r4, #8]
 8003852:	4b09      	ldr	r3, [pc, #36]	; (8003878 <cleanup_stdio+0x38>)
 8003854:	4299      	cmp	r1, r3
 8003856:	d002      	beq.n	800385e <cleanup_stdio+0x1e>
 8003858:	4620      	mov	r0, r4
 800385a:	f002 fdf9 	bl	8006450 <_fflush_r>
 800385e:	68e1      	ldr	r1, [r4, #12]
 8003860:	4b06      	ldr	r3, [pc, #24]	; (800387c <cleanup_stdio+0x3c>)
 8003862:	4299      	cmp	r1, r3
 8003864:	d004      	beq.n	8003870 <cleanup_stdio+0x30>
 8003866:	4620      	mov	r0, r4
 8003868:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800386c:	f002 bdf0 	b.w	8006450 <_fflush_r>
 8003870:	bd10      	pop	{r4, pc}
 8003872:	bf00      	nop
 8003874:	20000248 	.word	0x20000248
 8003878:	200002b0 	.word	0x200002b0
 800387c:	20000318 	.word	0x20000318

08003880 <global_stdio_init.part.0>:
 8003880:	b510      	push	{r4, lr}
 8003882:	4b0b      	ldr	r3, [pc, #44]	; (80038b0 <global_stdio_init.part.0+0x30>)
 8003884:	4c0b      	ldr	r4, [pc, #44]	; (80038b4 <global_stdio_init.part.0+0x34>)
 8003886:	4a0c      	ldr	r2, [pc, #48]	; (80038b8 <global_stdio_init.part.0+0x38>)
 8003888:	601a      	str	r2, [r3, #0]
 800388a:	4620      	mov	r0, r4
 800388c:	2200      	movs	r2, #0
 800388e:	2104      	movs	r1, #4
 8003890:	f7ff ff94 	bl	80037bc <std>
 8003894:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8003898:	2201      	movs	r2, #1
 800389a:	2109      	movs	r1, #9
 800389c:	f7ff ff8e 	bl	80037bc <std>
 80038a0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80038a4:	2202      	movs	r2, #2
 80038a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80038aa:	2112      	movs	r1, #18
 80038ac:	f7ff bf86 	b.w	80037bc <std>
 80038b0:	20000380 	.word	0x20000380
 80038b4:	20000248 	.word	0x20000248
 80038b8:	08003829 	.word	0x08003829

080038bc <__sfp_lock_acquire>:
 80038bc:	4801      	ldr	r0, [pc, #4]	; (80038c4 <__sfp_lock_acquire+0x8>)
 80038be:	f000 b920 	b.w	8003b02 <__retarget_lock_acquire_recursive>
 80038c2:	bf00      	nop
 80038c4:	20000389 	.word	0x20000389

080038c8 <__sfp_lock_release>:
 80038c8:	4801      	ldr	r0, [pc, #4]	; (80038d0 <__sfp_lock_release+0x8>)
 80038ca:	f000 b91b 	b.w	8003b04 <__retarget_lock_release_recursive>
 80038ce:	bf00      	nop
 80038d0:	20000389 	.word	0x20000389

080038d4 <__sinit>:
 80038d4:	b510      	push	{r4, lr}
 80038d6:	4604      	mov	r4, r0
 80038d8:	f7ff fff0 	bl	80038bc <__sfp_lock_acquire>
 80038dc:	6a23      	ldr	r3, [r4, #32]
 80038de:	b11b      	cbz	r3, 80038e8 <__sinit+0x14>
 80038e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80038e4:	f7ff bff0 	b.w	80038c8 <__sfp_lock_release>
 80038e8:	4b04      	ldr	r3, [pc, #16]	; (80038fc <__sinit+0x28>)
 80038ea:	6223      	str	r3, [r4, #32]
 80038ec:	4b04      	ldr	r3, [pc, #16]	; (8003900 <__sinit+0x2c>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d1f5      	bne.n	80038e0 <__sinit+0xc>
 80038f4:	f7ff ffc4 	bl	8003880 <global_stdio_init.part.0>
 80038f8:	e7f2      	b.n	80038e0 <__sinit+0xc>
 80038fa:	bf00      	nop
 80038fc:	08003841 	.word	0x08003841
 8003900:	20000380 	.word	0x20000380

08003904 <_fwalk_sglue>:
 8003904:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003908:	4607      	mov	r7, r0
 800390a:	4688      	mov	r8, r1
 800390c:	4614      	mov	r4, r2
 800390e:	2600      	movs	r6, #0
 8003910:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003914:	f1b9 0901 	subs.w	r9, r9, #1
 8003918:	d505      	bpl.n	8003926 <_fwalk_sglue+0x22>
 800391a:	6824      	ldr	r4, [r4, #0]
 800391c:	2c00      	cmp	r4, #0
 800391e:	d1f7      	bne.n	8003910 <_fwalk_sglue+0xc>
 8003920:	4630      	mov	r0, r6
 8003922:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003926:	89ab      	ldrh	r3, [r5, #12]
 8003928:	2b01      	cmp	r3, #1
 800392a:	d907      	bls.n	800393c <_fwalk_sglue+0x38>
 800392c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003930:	3301      	adds	r3, #1
 8003932:	d003      	beq.n	800393c <_fwalk_sglue+0x38>
 8003934:	4629      	mov	r1, r5
 8003936:	4638      	mov	r0, r7
 8003938:	47c0      	blx	r8
 800393a:	4306      	orrs	r6, r0
 800393c:	3568      	adds	r5, #104	; 0x68
 800393e:	e7e9      	b.n	8003914 <_fwalk_sglue+0x10>

08003940 <siprintf>:
 8003940:	b40e      	push	{r1, r2, r3}
 8003942:	b500      	push	{lr}
 8003944:	b09c      	sub	sp, #112	; 0x70
 8003946:	ab1d      	add	r3, sp, #116	; 0x74
 8003948:	9002      	str	r0, [sp, #8]
 800394a:	9006      	str	r0, [sp, #24]
 800394c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003950:	4809      	ldr	r0, [pc, #36]	; (8003978 <siprintf+0x38>)
 8003952:	9107      	str	r1, [sp, #28]
 8003954:	9104      	str	r1, [sp, #16]
 8003956:	4909      	ldr	r1, [pc, #36]	; (800397c <siprintf+0x3c>)
 8003958:	f853 2b04 	ldr.w	r2, [r3], #4
 800395c:	9105      	str	r1, [sp, #20]
 800395e:	6800      	ldr	r0, [r0, #0]
 8003960:	9301      	str	r3, [sp, #4]
 8003962:	a902      	add	r1, sp, #8
 8003964:	f002 fbf0 	bl	8006148 <_svfiprintf_r>
 8003968:	9b02      	ldr	r3, [sp, #8]
 800396a:	2200      	movs	r2, #0
 800396c:	701a      	strb	r2, [r3, #0]
 800396e:	b01c      	add	sp, #112	; 0x70
 8003970:	f85d eb04 	ldr.w	lr, [sp], #4
 8003974:	b003      	add	sp, #12
 8003976:	4770      	bx	lr
 8003978:	20000064 	.word	0x20000064
 800397c:	ffff0208 	.word	0xffff0208

08003980 <__sread>:
 8003980:	b510      	push	{r4, lr}
 8003982:	460c      	mov	r4, r1
 8003984:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003988:	f000 f86c 	bl	8003a64 <_read_r>
 800398c:	2800      	cmp	r0, #0
 800398e:	bfab      	itete	ge
 8003990:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003992:	89a3      	ldrhlt	r3, [r4, #12]
 8003994:	181b      	addge	r3, r3, r0
 8003996:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800399a:	bfac      	ite	ge
 800399c:	6563      	strge	r3, [r4, #84]	; 0x54
 800399e:	81a3      	strhlt	r3, [r4, #12]
 80039a0:	bd10      	pop	{r4, pc}

080039a2 <__swrite>:
 80039a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80039a6:	461f      	mov	r7, r3
 80039a8:	898b      	ldrh	r3, [r1, #12]
 80039aa:	05db      	lsls	r3, r3, #23
 80039ac:	4605      	mov	r5, r0
 80039ae:	460c      	mov	r4, r1
 80039b0:	4616      	mov	r6, r2
 80039b2:	d505      	bpl.n	80039c0 <__swrite+0x1e>
 80039b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80039b8:	2302      	movs	r3, #2
 80039ba:	2200      	movs	r2, #0
 80039bc:	f000 f840 	bl	8003a40 <_lseek_r>
 80039c0:	89a3      	ldrh	r3, [r4, #12]
 80039c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80039c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80039ca:	81a3      	strh	r3, [r4, #12]
 80039cc:	4632      	mov	r2, r6
 80039ce:	463b      	mov	r3, r7
 80039d0:	4628      	mov	r0, r5
 80039d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80039d6:	f000 b857 	b.w	8003a88 <_write_r>

080039da <__sseek>:
 80039da:	b510      	push	{r4, lr}
 80039dc:	460c      	mov	r4, r1
 80039de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80039e2:	f000 f82d 	bl	8003a40 <_lseek_r>
 80039e6:	1c43      	adds	r3, r0, #1
 80039e8:	89a3      	ldrh	r3, [r4, #12]
 80039ea:	bf15      	itete	ne
 80039ec:	6560      	strne	r0, [r4, #84]	; 0x54
 80039ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80039f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80039f6:	81a3      	strheq	r3, [r4, #12]
 80039f8:	bf18      	it	ne
 80039fa:	81a3      	strhne	r3, [r4, #12]
 80039fc:	bd10      	pop	{r4, pc}

080039fe <__sclose>:
 80039fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a02:	f000 b80d 	b.w	8003a20 <_close_r>

08003a06 <memset>:
 8003a06:	4402      	add	r2, r0
 8003a08:	4603      	mov	r3, r0
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d100      	bne.n	8003a10 <memset+0xa>
 8003a0e:	4770      	bx	lr
 8003a10:	f803 1b01 	strb.w	r1, [r3], #1
 8003a14:	e7f9      	b.n	8003a0a <memset+0x4>
	...

08003a18 <_localeconv_r>:
 8003a18:	4800      	ldr	r0, [pc, #0]	; (8003a1c <_localeconv_r+0x4>)
 8003a1a:	4770      	bx	lr
 8003a1c:	20000158 	.word	0x20000158

08003a20 <_close_r>:
 8003a20:	b538      	push	{r3, r4, r5, lr}
 8003a22:	4d06      	ldr	r5, [pc, #24]	; (8003a3c <_close_r+0x1c>)
 8003a24:	2300      	movs	r3, #0
 8003a26:	4604      	mov	r4, r0
 8003a28:	4608      	mov	r0, r1
 8003a2a:	602b      	str	r3, [r5, #0]
 8003a2c:	f7fd fcfd 	bl	800142a <_close>
 8003a30:	1c43      	adds	r3, r0, #1
 8003a32:	d102      	bne.n	8003a3a <_close_r+0x1a>
 8003a34:	682b      	ldr	r3, [r5, #0]
 8003a36:	b103      	cbz	r3, 8003a3a <_close_r+0x1a>
 8003a38:	6023      	str	r3, [r4, #0]
 8003a3a:	bd38      	pop	{r3, r4, r5, pc}
 8003a3c:	20000384 	.word	0x20000384

08003a40 <_lseek_r>:
 8003a40:	b538      	push	{r3, r4, r5, lr}
 8003a42:	4d07      	ldr	r5, [pc, #28]	; (8003a60 <_lseek_r+0x20>)
 8003a44:	4604      	mov	r4, r0
 8003a46:	4608      	mov	r0, r1
 8003a48:	4611      	mov	r1, r2
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	602a      	str	r2, [r5, #0]
 8003a4e:	461a      	mov	r2, r3
 8003a50:	f7fd fd12 	bl	8001478 <_lseek>
 8003a54:	1c43      	adds	r3, r0, #1
 8003a56:	d102      	bne.n	8003a5e <_lseek_r+0x1e>
 8003a58:	682b      	ldr	r3, [r5, #0]
 8003a5a:	b103      	cbz	r3, 8003a5e <_lseek_r+0x1e>
 8003a5c:	6023      	str	r3, [r4, #0]
 8003a5e:	bd38      	pop	{r3, r4, r5, pc}
 8003a60:	20000384 	.word	0x20000384

08003a64 <_read_r>:
 8003a64:	b538      	push	{r3, r4, r5, lr}
 8003a66:	4d07      	ldr	r5, [pc, #28]	; (8003a84 <_read_r+0x20>)
 8003a68:	4604      	mov	r4, r0
 8003a6a:	4608      	mov	r0, r1
 8003a6c:	4611      	mov	r1, r2
 8003a6e:	2200      	movs	r2, #0
 8003a70:	602a      	str	r2, [r5, #0]
 8003a72:	461a      	mov	r2, r3
 8003a74:	f7fd fca0 	bl	80013b8 <_read>
 8003a78:	1c43      	adds	r3, r0, #1
 8003a7a:	d102      	bne.n	8003a82 <_read_r+0x1e>
 8003a7c:	682b      	ldr	r3, [r5, #0]
 8003a7e:	b103      	cbz	r3, 8003a82 <_read_r+0x1e>
 8003a80:	6023      	str	r3, [r4, #0]
 8003a82:	bd38      	pop	{r3, r4, r5, pc}
 8003a84:	20000384 	.word	0x20000384

08003a88 <_write_r>:
 8003a88:	b538      	push	{r3, r4, r5, lr}
 8003a8a:	4d07      	ldr	r5, [pc, #28]	; (8003aa8 <_write_r+0x20>)
 8003a8c:	4604      	mov	r4, r0
 8003a8e:	4608      	mov	r0, r1
 8003a90:	4611      	mov	r1, r2
 8003a92:	2200      	movs	r2, #0
 8003a94:	602a      	str	r2, [r5, #0]
 8003a96:	461a      	mov	r2, r3
 8003a98:	f7fd fcab 	bl	80013f2 <_write>
 8003a9c:	1c43      	adds	r3, r0, #1
 8003a9e:	d102      	bne.n	8003aa6 <_write_r+0x1e>
 8003aa0:	682b      	ldr	r3, [r5, #0]
 8003aa2:	b103      	cbz	r3, 8003aa6 <_write_r+0x1e>
 8003aa4:	6023      	str	r3, [r4, #0]
 8003aa6:	bd38      	pop	{r3, r4, r5, pc}
 8003aa8:	20000384 	.word	0x20000384

08003aac <__errno>:
 8003aac:	4b01      	ldr	r3, [pc, #4]	; (8003ab4 <__errno+0x8>)
 8003aae:	6818      	ldr	r0, [r3, #0]
 8003ab0:	4770      	bx	lr
 8003ab2:	bf00      	nop
 8003ab4:	20000064 	.word	0x20000064

08003ab8 <__libc_init_array>:
 8003ab8:	b570      	push	{r4, r5, r6, lr}
 8003aba:	4d0d      	ldr	r5, [pc, #52]	; (8003af0 <__libc_init_array+0x38>)
 8003abc:	4c0d      	ldr	r4, [pc, #52]	; (8003af4 <__libc_init_array+0x3c>)
 8003abe:	1b64      	subs	r4, r4, r5
 8003ac0:	10a4      	asrs	r4, r4, #2
 8003ac2:	2600      	movs	r6, #0
 8003ac4:	42a6      	cmp	r6, r4
 8003ac6:	d109      	bne.n	8003adc <__libc_init_array+0x24>
 8003ac8:	4d0b      	ldr	r5, [pc, #44]	; (8003af8 <__libc_init_array+0x40>)
 8003aca:	4c0c      	ldr	r4, [pc, #48]	; (8003afc <__libc_init_array+0x44>)
 8003acc:	f003 fbd8 	bl	8007280 <_init>
 8003ad0:	1b64      	subs	r4, r4, r5
 8003ad2:	10a4      	asrs	r4, r4, #2
 8003ad4:	2600      	movs	r6, #0
 8003ad6:	42a6      	cmp	r6, r4
 8003ad8:	d105      	bne.n	8003ae6 <__libc_init_array+0x2e>
 8003ada:	bd70      	pop	{r4, r5, r6, pc}
 8003adc:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ae0:	4798      	blx	r3
 8003ae2:	3601      	adds	r6, #1
 8003ae4:	e7ee      	b.n	8003ac4 <__libc_init_array+0xc>
 8003ae6:	f855 3b04 	ldr.w	r3, [r5], #4
 8003aea:	4798      	blx	r3
 8003aec:	3601      	adds	r6, #1
 8003aee:	e7f2      	b.n	8003ad6 <__libc_init_array+0x1e>
 8003af0:	080076d8 	.word	0x080076d8
 8003af4:	080076d8 	.word	0x080076d8
 8003af8:	080076d8 	.word	0x080076d8
 8003afc:	080076dc 	.word	0x080076dc

08003b00 <__retarget_lock_init_recursive>:
 8003b00:	4770      	bx	lr

08003b02 <__retarget_lock_acquire_recursive>:
 8003b02:	4770      	bx	lr

08003b04 <__retarget_lock_release_recursive>:
 8003b04:	4770      	bx	lr
	...

08003b08 <nanf>:
 8003b08:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8003b10 <nanf+0x8>
 8003b0c:	4770      	bx	lr
 8003b0e:	bf00      	nop
 8003b10:	7fc00000 	.word	0x7fc00000

08003b14 <quorem>:
 8003b14:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b18:	6903      	ldr	r3, [r0, #16]
 8003b1a:	690c      	ldr	r4, [r1, #16]
 8003b1c:	42a3      	cmp	r3, r4
 8003b1e:	4607      	mov	r7, r0
 8003b20:	db7e      	blt.n	8003c20 <quorem+0x10c>
 8003b22:	3c01      	subs	r4, #1
 8003b24:	f101 0814 	add.w	r8, r1, #20
 8003b28:	f100 0514 	add.w	r5, r0, #20
 8003b2c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003b30:	9301      	str	r3, [sp, #4]
 8003b32:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003b36:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003b3a:	3301      	adds	r3, #1
 8003b3c:	429a      	cmp	r2, r3
 8003b3e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8003b42:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003b46:	fbb2 f6f3 	udiv	r6, r2, r3
 8003b4a:	d331      	bcc.n	8003bb0 <quorem+0x9c>
 8003b4c:	f04f 0e00 	mov.w	lr, #0
 8003b50:	4640      	mov	r0, r8
 8003b52:	46ac      	mov	ip, r5
 8003b54:	46f2      	mov	sl, lr
 8003b56:	f850 2b04 	ldr.w	r2, [r0], #4
 8003b5a:	b293      	uxth	r3, r2
 8003b5c:	fb06 e303 	mla	r3, r6, r3, lr
 8003b60:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003b64:	0c1a      	lsrs	r2, r3, #16
 8003b66:	b29b      	uxth	r3, r3
 8003b68:	ebaa 0303 	sub.w	r3, sl, r3
 8003b6c:	f8dc a000 	ldr.w	sl, [ip]
 8003b70:	fa13 f38a 	uxtah	r3, r3, sl
 8003b74:	fb06 220e 	mla	r2, r6, lr, r2
 8003b78:	9300      	str	r3, [sp, #0]
 8003b7a:	9b00      	ldr	r3, [sp, #0]
 8003b7c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003b80:	b292      	uxth	r2, r2
 8003b82:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8003b86:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003b8a:	f8bd 3000 	ldrh.w	r3, [sp]
 8003b8e:	4581      	cmp	r9, r0
 8003b90:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003b94:	f84c 3b04 	str.w	r3, [ip], #4
 8003b98:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8003b9c:	d2db      	bcs.n	8003b56 <quorem+0x42>
 8003b9e:	f855 300b 	ldr.w	r3, [r5, fp]
 8003ba2:	b92b      	cbnz	r3, 8003bb0 <quorem+0x9c>
 8003ba4:	9b01      	ldr	r3, [sp, #4]
 8003ba6:	3b04      	subs	r3, #4
 8003ba8:	429d      	cmp	r5, r3
 8003baa:	461a      	mov	r2, r3
 8003bac:	d32c      	bcc.n	8003c08 <quorem+0xf4>
 8003bae:	613c      	str	r4, [r7, #16]
 8003bb0:	4638      	mov	r0, r7
 8003bb2:	f001 f9f1 	bl	8004f98 <__mcmp>
 8003bb6:	2800      	cmp	r0, #0
 8003bb8:	db22      	blt.n	8003c00 <quorem+0xec>
 8003bba:	3601      	adds	r6, #1
 8003bbc:	4629      	mov	r1, r5
 8003bbe:	2000      	movs	r0, #0
 8003bc0:	f858 2b04 	ldr.w	r2, [r8], #4
 8003bc4:	f8d1 c000 	ldr.w	ip, [r1]
 8003bc8:	b293      	uxth	r3, r2
 8003bca:	1ac3      	subs	r3, r0, r3
 8003bcc:	0c12      	lsrs	r2, r2, #16
 8003bce:	fa13 f38c 	uxtah	r3, r3, ip
 8003bd2:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8003bd6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003bda:	b29b      	uxth	r3, r3
 8003bdc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003be0:	45c1      	cmp	r9, r8
 8003be2:	f841 3b04 	str.w	r3, [r1], #4
 8003be6:	ea4f 4022 	mov.w	r0, r2, asr #16
 8003bea:	d2e9      	bcs.n	8003bc0 <quorem+0xac>
 8003bec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003bf0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003bf4:	b922      	cbnz	r2, 8003c00 <quorem+0xec>
 8003bf6:	3b04      	subs	r3, #4
 8003bf8:	429d      	cmp	r5, r3
 8003bfa:	461a      	mov	r2, r3
 8003bfc:	d30a      	bcc.n	8003c14 <quorem+0x100>
 8003bfe:	613c      	str	r4, [r7, #16]
 8003c00:	4630      	mov	r0, r6
 8003c02:	b003      	add	sp, #12
 8003c04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c08:	6812      	ldr	r2, [r2, #0]
 8003c0a:	3b04      	subs	r3, #4
 8003c0c:	2a00      	cmp	r2, #0
 8003c0e:	d1ce      	bne.n	8003bae <quorem+0x9a>
 8003c10:	3c01      	subs	r4, #1
 8003c12:	e7c9      	b.n	8003ba8 <quorem+0x94>
 8003c14:	6812      	ldr	r2, [r2, #0]
 8003c16:	3b04      	subs	r3, #4
 8003c18:	2a00      	cmp	r2, #0
 8003c1a:	d1f0      	bne.n	8003bfe <quorem+0xea>
 8003c1c:	3c01      	subs	r4, #1
 8003c1e:	e7eb      	b.n	8003bf8 <quorem+0xe4>
 8003c20:	2000      	movs	r0, #0
 8003c22:	e7ee      	b.n	8003c02 <quorem+0xee>
 8003c24:	0000      	movs	r0, r0
	...

08003c28 <_dtoa_r>:
 8003c28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c2c:	ed2d 8b04 	vpush	{d8-d9}
 8003c30:	69c5      	ldr	r5, [r0, #28]
 8003c32:	b093      	sub	sp, #76	; 0x4c
 8003c34:	ed8d 0b02 	vstr	d0, [sp, #8]
 8003c38:	ec57 6b10 	vmov	r6, r7, d0
 8003c3c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8003c40:	9107      	str	r1, [sp, #28]
 8003c42:	4604      	mov	r4, r0
 8003c44:	920a      	str	r2, [sp, #40]	; 0x28
 8003c46:	930d      	str	r3, [sp, #52]	; 0x34
 8003c48:	b975      	cbnz	r5, 8003c68 <_dtoa_r+0x40>
 8003c4a:	2010      	movs	r0, #16
 8003c4c:	f000 fe2a 	bl	80048a4 <malloc>
 8003c50:	4602      	mov	r2, r0
 8003c52:	61e0      	str	r0, [r4, #28]
 8003c54:	b920      	cbnz	r0, 8003c60 <_dtoa_r+0x38>
 8003c56:	4bae      	ldr	r3, [pc, #696]	; (8003f10 <_dtoa_r+0x2e8>)
 8003c58:	21ef      	movs	r1, #239	; 0xef
 8003c5a:	48ae      	ldr	r0, [pc, #696]	; (8003f14 <_dtoa_r+0x2ec>)
 8003c5c:	f002 fc74 	bl	8006548 <__assert_func>
 8003c60:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8003c64:	6005      	str	r5, [r0, #0]
 8003c66:	60c5      	str	r5, [r0, #12]
 8003c68:	69e3      	ldr	r3, [r4, #28]
 8003c6a:	6819      	ldr	r1, [r3, #0]
 8003c6c:	b151      	cbz	r1, 8003c84 <_dtoa_r+0x5c>
 8003c6e:	685a      	ldr	r2, [r3, #4]
 8003c70:	604a      	str	r2, [r1, #4]
 8003c72:	2301      	movs	r3, #1
 8003c74:	4093      	lsls	r3, r2
 8003c76:	608b      	str	r3, [r1, #8]
 8003c78:	4620      	mov	r0, r4
 8003c7a:	f000 ff07 	bl	8004a8c <_Bfree>
 8003c7e:	69e3      	ldr	r3, [r4, #28]
 8003c80:	2200      	movs	r2, #0
 8003c82:	601a      	str	r2, [r3, #0]
 8003c84:	1e3b      	subs	r3, r7, #0
 8003c86:	bfbb      	ittet	lt
 8003c88:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8003c8c:	9303      	strlt	r3, [sp, #12]
 8003c8e:	2300      	movge	r3, #0
 8003c90:	2201      	movlt	r2, #1
 8003c92:	bfac      	ite	ge
 8003c94:	f8c8 3000 	strge.w	r3, [r8]
 8003c98:	f8c8 2000 	strlt.w	r2, [r8]
 8003c9c:	4b9e      	ldr	r3, [pc, #632]	; (8003f18 <_dtoa_r+0x2f0>)
 8003c9e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8003ca2:	ea33 0308 	bics.w	r3, r3, r8
 8003ca6:	d11b      	bne.n	8003ce0 <_dtoa_r+0xb8>
 8003ca8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8003caa:	f242 730f 	movw	r3, #9999	; 0x270f
 8003cae:	6013      	str	r3, [r2, #0]
 8003cb0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8003cb4:	4333      	orrs	r3, r6
 8003cb6:	f000 8593 	beq.w	80047e0 <_dtoa_r+0xbb8>
 8003cba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003cbc:	b963      	cbnz	r3, 8003cd8 <_dtoa_r+0xb0>
 8003cbe:	4b97      	ldr	r3, [pc, #604]	; (8003f1c <_dtoa_r+0x2f4>)
 8003cc0:	e027      	b.n	8003d12 <_dtoa_r+0xea>
 8003cc2:	4b97      	ldr	r3, [pc, #604]	; (8003f20 <_dtoa_r+0x2f8>)
 8003cc4:	9300      	str	r3, [sp, #0]
 8003cc6:	3308      	adds	r3, #8
 8003cc8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003cca:	6013      	str	r3, [r2, #0]
 8003ccc:	9800      	ldr	r0, [sp, #0]
 8003cce:	b013      	add	sp, #76	; 0x4c
 8003cd0:	ecbd 8b04 	vpop	{d8-d9}
 8003cd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003cd8:	4b90      	ldr	r3, [pc, #576]	; (8003f1c <_dtoa_r+0x2f4>)
 8003cda:	9300      	str	r3, [sp, #0]
 8003cdc:	3303      	adds	r3, #3
 8003cde:	e7f3      	b.n	8003cc8 <_dtoa_r+0xa0>
 8003ce0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	ec51 0b17 	vmov	r0, r1, d7
 8003cea:	eeb0 8a47 	vmov.f32	s16, s14
 8003cee:	eef0 8a67 	vmov.f32	s17, s15
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	f7fc fee8 	bl	8000ac8 <__aeabi_dcmpeq>
 8003cf8:	4681      	mov	r9, r0
 8003cfa:	b160      	cbz	r0, 8003d16 <_dtoa_r+0xee>
 8003cfc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8003cfe:	2301      	movs	r3, #1
 8003d00:	6013      	str	r3, [r2, #0]
 8003d02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	f000 8568 	beq.w	80047da <_dtoa_r+0xbb2>
 8003d0a:	4b86      	ldr	r3, [pc, #536]	; (8003f24 <_dtoa_r+0x2fc>)
 8003d0c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003d0e:	6013      	str	r3, [r2, #0]
 8003d10:	3b01      	subs	r3, #1
 8003d12:	9300      	str	r3, [sp, #0]
 8003d14:	e7da      	b.n	8003ccc <_dtoa_r+0xa4>
 8003d16:	aa10      	add	r2, sp, #64	; 0x40
 8003d18:	a911      	add	r1, sp, #68	; 0x44
 8003d1a:	4620      	mov	r0, r4
 8003d1c:	eeb0 0a48 	vmov.f32	s0, s16
 8003d20:	eef0 0a68 	vmov.f32	s1, s17
 8003d24:	f001 fa4e 	bl	80051c4 <__d2b>
 8003d28:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8003d2c:	4682      	mov	sl, r0
 8003d2e:	2d00      	cmp	r5, #0
 8003d30:	d07f      	beq.n	8003e32 <_dtoa_r+0x20a>
 8003d32:	ee18 3a90 	vmov	r3, s17
 8003d36:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003d3a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8003d3e:	ec51 0b18 	vmov	r0, r1, d8
 8003d42:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8003d46:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8003d4a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8003d4e:	4619      	mov	r1, r3
 8003d50:	2200      	movs	r2, #0
 8003d52:	4b75      	ldr	r3, [pc, #468]	; (8003f28 <_dtoa_r+0x300>)
 8003d54:	f7fc fa98 	bl	8000288 <__aeabi_dsub>
 8003d58:	a367      	add	r3, pc, #412	; (adr r3, 8003ef8 <_dtoa_r+0x2d0>)
 8003d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d5e:	f7fc fc4b 	bl	80005f8 <__aeabi_dmul>
 8003d62:	a367      	add	r3, pc, #412	; (adr r3, 8003f00 <_dtoa_r+0x2d8>)
 8003d64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d68:	f7fc fa90 	bl	800028c <__adddf3>
 8003d6c:	4606      	mov	r6, r0
 8003d6e:	4628      	mov	r0, r5
 8003d70:	460f      	mov	r7, r1
 8003d72:	f7fc fbd7 	bl	8000524 <__aeabi_i2d>
 8003d76:	a364      	add	r3, pc, #400	; (adr r3, 8003f08 <_dtoa_r+0x2e0>)
 8003d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d7c:	f7fc fc3c 	bl	80005f8 <__aeabi_dmul>
 8003d80:	4602      	mov	r2, r0
 8003d82:	460b      	mov	r3, r1
 8003d84:	4630      	mov	r0, r6
 8003d86:	4639      	mov	r1, r7
 8003d88:	f7fc fa80 	bl	800028c <__adddf3>
 8003d8c:	4606      	mov	r6, r0
 8003d8e:	460f      	mov	r7, r1
 8003d90:	f7fc fee2 	bl	8000b58 <__aeabi_d2iz>
 8003d94:	2200      	movs	r2, #0
 8003d96:	4683      	mov	fp, r0
 8003d98:	2300      	movs	r3, #0
 8003d9a:	4630      	mov	r0, r6
 8003d9c:	4639      	mov	r1, r7
 8003d9e:	f7fc fe9d 	bl	8000adc <__aeabi_dcmplt>
 8003da2:	b148      	cbz	r0, 8003db8 <_dtoa_r+0x190>
 8003da4:	4658      	mov	r0, fp
 8003da6:	f7fc fbbd 	bl	8000524 <__aeabi_i2d>
 8003daa:	4632      	mov	r2, r6
 8003dac:	463b      	mov	r3, r7
 8003dae:	f7fc fe8b 	bl	8000ac8 <__aeabi_dcmpeq>
 8003db2:	b908      	cbnz	r0, 8003db8 <_dtoa_r+0x190>
 8003db4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003db8:	f1bb 0f16 	cmp.w	fp, #22
 8003dbc:	d857      	bhi.n	8003e6e <_dtoa_r+0x246>
 8003dbe:	4b5b      	ldr	r3, [pc, #364]	; (8003f2c <_dtoa_r+0x304>)
 8003dc0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8003dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dc8:	ec51 0b18 	vmov	r0, r1, d8
 8003dcc:	f7fc fe86 	bl	8000adc <__aeabi_dcmplt>
 8003dd0:	2800      	cmp	r0, #0
 8003dd2:	d04e      	beq.n	8003e72 <_dtoa_r+0x24a>
 8003dd4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003dd8:	2300      	movs	r3, #0
 8003dda:	930c      	str	r3, [sp, #48]	; 0x30
 8003ddc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003dde:	1b5b      	subs	r3, r3, r5
 8003de0:	1e5a      	subs	r2, r3, #1
 8003de2:	bf45      	ittet	mi
 8003de4:	f1c3 0301 	rsbmi	r3, r3, #1
 8003de8:	9305      	strmi	r3, [sp, #20]
 8003dea:	2300      	movpl	r3, #0
 8003dec:	2300      	movmi	r3, #0
 8003dee:	9206      	str	r2, [sp, #24]
 8003df0:	bf54      	ite	pl
 8003df2:	9305      	strpl	r3, [sp, #20]
 8003df4:	9306      	strmi	r3, [sp, #24]
 8003df6:	f1bb 0f00 	cmp.w	fp, #0
 8003dfa:	db3c      	blt.n	8003e76 <_dtoa_r+0x24e>
 8003dfc:	9b06      	ldr	r3, [sp, #24]
 8003dfe:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8003e02:	445b      	add	r3, fp
 8003e04:	9306      	str	r3, [sp, #24]
 8003e06:	2300      	movs	r3, #0
 8003e08:	9308      	str	r3, [sp, #32]
 8003e0a:	9b07      	ldr	r3, [sp, #28]
 8003e0c:	2b09      	cmp	r3, #9
 8003e0e:	d868      	bhi.n	8003ee2 <_dtoa_r+0x2ba>
 8003e10:	2b05      	cmp	r3, #5
 8003e12:	bfc4      	itt	gt
 8003e14:	3b04      	subgt	r3, #4
 8003e16:	9307      	strgt	r3, [sp, #28]
 8003e18:	9b07      	ldr	r3, [sp, #28]
 8003e1a:	f1a3 0302 	sub.w	r3, r3, #2
 8003e1e:	bfcc      	ite	gt
 8003e20:	2500      	movgt	r5, #0
 8003e22:	2501      	movle	r5, #1
 8003e24:	2b03      	cmp	r3, #3
 8003e26:	f200 8085 	bhi.w	8003f34 <_dtoa_r+0x30c>
 8003e2a:	e8df f003 	tbb	[pc, r3]
 8003e2e:	3b2e      	.short	0x3b2e
 8003e30:	5839      	.short	0x5839
 8003e32:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8003e36:	441d      	add	r5, r3
 8003e38:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8003e3c:	2b20      	cmp	r3, #32
 8003e3e:	bfc1      	itttt	gt
 8003e40:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8003e44:	fa08 f803 	lslgt.w	r8, r8, r3
 8003e48:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8003e4c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8003e50:	bfd6      	itet	le
 8003e52:	f1c3 0320 	rsble	r3, r3, #32
 8003e56:	ea48 0003 	orrgt.w	r0, r8, r3
 8003e5a:	fa06 f003 	lslle.w	r0, r6, r3
 8003e5e:	f7fc fb51 	bl	8000504 <__aeabi_ui2d>
 8003e62:	2201      	movs	r2, #1
 8003e64:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8003e68:	3d01      	subs	r5, #1
 8003e6a:	920e      	str	r2, [sp, #56]	; 0x38
 8003e6c:	e76f      	b.n	8003d4e <_dtoa_r+0x126>
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e7b3      	b.n	8003dda <_dtoa_r+0x1b2>
 8003e72:	900c      	str	r0, [sp, #48]	; 0x30
 8003e74:	e7b2      	b.n	8003ddc <_dtoa_r+0x1b4>
 8003e76:	9b05      	ldr	r3, [sp, #20]
 8003e78:	eba3 030b 	sub.w	r3, r3, fp
 8003e7c:	9305      	str	r3, [sp, #20]
 8003e7e:	f1cb 0300 	rsb	r3, fp, #0
 8003e82:	9308      	str	r3, [sp, #32]
 8003e84:	2300      	movs	r3, #0
 8003e86:	930b      	str	r3, [sp, #44]	; 0x2c
 8003e88:	e7bf      	b.n	8003e0a <_dtoa_r+0x1e2>
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	9309      	str	r3, [sp, #36]	; 0x24
 8003e8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	dc52      	bgt.n	8003f3a <_dtoa_r+0x312>
 8003e94:	2301      	movs	r3, #1
 8003e96:	9301      	str	r3, [sp, #4]
 8003e98:	9304      	str	r3, [sp, #16]
 8003e9a:	461a      	mov	r2, r3
 8003e9c:	920a      	str	r2, [sp, #40]	; 0x28
 8003e9e:	e00b      	b.n	8003eb8 <_dtoa_r+0x290>
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e7f3      	b.n	8003e8c <_dtoa_r+0x264>
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	9309      	str	r3, [sp, #36]	; 0x24
 8003ea8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003eaa:	445b      	add	r3, fp
 8003eac:	9301      	str	r3, [sp, #4]
 8003eae:	3301      	adds	r3, #1
 8003eb0:	2b01      	cmp	r3, #1
 8003eb2:	9304      	str	r3, [sp, #16]
 8003eb4:	bfb8      	it	lt
 8003eb6:	2301      	movlt	r3, #1
 8003eb8:	69e0      	ldr	r0, [r4, #28]
 8003eba:	2100      	movs	r1, #0
 8003ebc:	2204      	movs	r2, #4
 8003ebe:	f102 0614 	add.w	r6, r2, #20
 8003ec2:	429e      	cmp	r6, r3
 8003ec4:	d93d      	bls.n	8003f42 <_dtoa_r+0x31a>
 8003ec6:	6041      	str	r1, [r0, #4]
 8003ec8:	4620      	mov	r0, r4
 8003eca:	f000 fd9f 	bl	8004a0c <_Balloc>
 8003ece:	9000      	str	r0, [sp, #0]
 8003ed0:	2800      	cmp	r0, #0
 8003ed2:	d139      	bne.n	8003f48 <_dtoa_r+0x320>
 8003ed4:	4b16      	ldr	r3, [pc, #88]	; (8003f30 <_dtoa_r+0x308>)
 8003ed6:	4602      	mov	r2, r0
 8003ed8:	f240 11af 	movw	r1, #431	; 0x1af
 8003edc:	e6bd      	b.n	8003c5a <_dtoa_r+0x32>
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e7e1      	b.n	8003ea6 <_dtoa_r+0x27e>
 8003ee2:	2501      	movs	r5, #1
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	9307      	str	r3, [sp, #28]
 8003ee8:	9509      	str	r5, [sp, #36]	; 0x24
 8003eea:	f04f 33ff 	mov.w	r3, #4294967295
 8003eee:	9301      	str	r3, [sp, #4]
 8003ef0:	9304      	str	r3, [sp, #16]
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	2312      	movs	r3, #18
 8003ef6:	e7d1      	b.n	8003e9c <_dtoa_r+0x274>
 8003ef8:	636f4361 	.word	0x636f4361
 8003efc:	3fd287a7 	.word	0x3fd287a7
 8003f00:	8b60c8b3 	.word	0x8b60c8b3
 8003f04:	3fc68a28 	.word	0x3fc68a28
 8003f08:	509f79fb 	.word	0x509f79fb
 8003f0c:	3fd34413 	.word	0x3fd34413
 8003f10:	080072ee 	.word	0x080072ee
 8003f14:	08007305 	.word	0x08007305
 8003f18:	7ff00000 	.word	0x7ff00000
 8003f1c:	080072ea 	.word	0x080072ea
 8003f20:	080072e1 	.word	0x080072e1
 8003f24:	080072b9 	.word	0x080072b9
 8003f28:	3ff80000 	.word	0x3ff80000
 8003f2c:	080073f0 	.word	0x080073f0
 8003f30:	0800735d 	.word	0x0800735d
 8003f34:	2301      	movs	r3, #1
 8003f36:	9309      	str	r3, [sp, #36]	; 0x24
 8003f38:	e7d7      	b.n	8003eea <_dtoa_r+0x2c2>
 8003f3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003f3c:	9301      	str	r3, [sp, #4]
 8003f3e:	9304      	str	r3, [sp, #16]
 8003f40:	e7ba      	b.n	8003eb8 <_dtoa_r+0x290>
 8003f42:	3101      	adds	r1, #1
 8003f44:	0052      	lsls	r2, r2, #1
 8003f46:	e7ba      	b.n	8003ebe <_dtoa_r+0x296>
 8003f48:	69e3      	ldr	r3, [r4, #28]
 8003f4a:	9a00      	ldr	r2, [sp, #0]
 8003f4c:	601a      	str	r2, [r3, #0]
 8003f4e:	9b04      	ldr	r3, [sp, #16]
 8003f50:	2b0e      	cmp	r3, #14
 8003f52:	f200 80a8 	bhi.w	80040a6 <_dtoa_r+0x47e>
 8003f56:	2d00      	cmp	r5, #0
 8003f58:	f000 80a5 	beq.w	80040a6 <_dtoa_r+0x47e>
 8003f5c:	f1bb 0f00 	cmp.w	fp, #0
 8003f60:	dd38      	ble.n	8003fd4 <_dtoa_r+0x3ac>
 8003f62:	4bc0      	ldr	r3, [pc, #768]	; (8004264 <_dtoa_r+0x63c>)
 8003f64:	f00b 020f 	and.w	r2, fp, #15
 8003f68:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003f6c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8003f70:	e9d3 6700 	ldrd	r6, r7, [r3]
 8003f74:	ea4f 182b 	mov.w	r8, fp, asr #4
 8003f78:	d019      	beq.n	8003fae <_dtoa_r+0x386>
 8003f7a:	4bbb      	ldr	r3, [pc, #748]	; (8004268 <_dtoa_r+0x640>)
 8003f7c:	ec51 0b18 	vmov	r0, r1, d8
 8003f80:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003f84:	f7fc fc62 	bl	800084c <__aeabi_ddiv>
 8003f88:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003f8c:	f008 080f 	and.w	r8, r8, #15
 8003f90:	2503      	movs	r5, #3
 8003f92:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8004268 <_dtoa_r+0x640>
 8003f96:	f1b8 0f00 	cmp.w	r8, #0
 8003f9a:	d10a      	bne.n	8003fb2 <_dtoa_r+0x38a>
 8003f9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003fa0:	4632      	mov	r2, r6
 8003fa2:	463b      	mov	r3, r7
 8003fa4:	f7fc fc52 	bl	800084c <__aeabi_ddiv>
 8003fa8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003fac:	e02b      	b.n	8004006 <_dtoa_r+0x3de>
 8003fae:	2502      	movs	r5, #2
 8003fb0:	e7ef      	b.n	8003f92 <_dtoa_r+0x36a>
 8003fb2:	f018 0f01 	tst.w	r8, #1
 8003fb6:	d008      	beq.n	8003fca <_dtoa_r+0x3a2>
 8003fb8:	4630      	mov	r0, r6
 8003fba:	4639      	mov	r1, r7
 8003fbc:	e9d9 2300 	ldrd	r2, r3, [r9]
 8003fc0:	f7fc fb1a 	bl	80005f8 <__aeabi_dmul>
 8003fc4:	3501      	adds	r5, #1
 8003fc6:	4606      	mov	r6, r0
 8003fc8:	460f      	mov	r7, r1
 8003fca:	ea4f 0868 	mov.w	r8, r8, asr #1
 8003fce:	f109 0908 	add.w	r9, r9, #8
 8003fd2:	e7e0      	b.n	8003f96 <_dtoa_r+0x36e>
 8003fd4:	f000 809f 	beq.w	8004116 <_dtoa_r+0x4ee>
 8003fd8:	f1cb 0600 	rsb	r6, fp, #0
 8003fdc:	4ba1      	ldr	r3, [pc, #644]	; (8004264 <_dtoa_r+0x63c>)
 8003fde:	4fa2      	ldr	r7, [pc, #648]	; (8004268 <_dtoa_r+0x640>)
 8003fe0:	f006 020f 	and.w	r2, r6, #15
 8003fe4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fec:	ec51 0b18 	vmov	r0, r1, d8
 8003ff0:	f7fc fb02 	bl	80005f8 <__aeabi_dmul>
 8003ff4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003ff8:	1136      	asrs	r6, r6, #4
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	2502      	movs	r5, #2
 8003ffe:	2e00      	cmp	r6, #0
 8004000:	d17e      	bne.n	8004100 <_dtoa_r+0x4d8>
 8004002:	2b00      	cmp	r3, #0
 8004004:	d1d0      	bne.n	8003fa8 <_dtoa_r+0x380>
 8004006:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004008:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800400c:	2b00      	cmp	r3, #0
 800400e:	f000 8084 	beq.w	800411a <_dtoa_r+0x4f2>
 8004012:	4b96      	ldr	r3, [pc, #600]	; (800426c <_dtoa_r+0x644>)
 8004014:	2200      	movs	r2, #0
 8004016:	4640      	mov	r0, r8
 8004018:	4649      	mov	r1, r9
 800401a:	f7fc fd5f 	bl	8000adc <__aeabi_dcmplt>
 800401e:	2800      	cmp	r0, #0
 8004020:	d07b      	beq.n	800411a <_dtoa_r+0x4f2>
 8004022:	9b04      	ldr	r3, [sp, #16]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d078      	beq.n	800411a <_dtoa_r+0x4f2>
 8004028:	9b01      	ldr	r3, [sp, #4]
 800402a:	2b00      	cmp	r3, #0
 800402c:	dd39      	ble.n	80040a2 <_dtoa_r+0x47a>
 800402e:	4b90      	ldr	r3, [pc, #576]	; (8004270 <_dtoa_r+0x648>)
 8004030:	2200      	movs	r2, #0
 8004032:	4640      	mov	r0, r8
 8004034:	4649      	mov	r1, r9
 8004036:	f7fc fadf 	bl	80005f8 <__aeabi_dmul>
 800403a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800403e:	9e01      	ldr	r6, [sp, #4]
 8004040:	f10b 37ff 	add.w	r7, fp, #4294967295
 8004044:	3501      	adds	r5, #1
 8004046:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800404a:	4628      	mov	r0, r5
 800404c:	f7fc fa6a 	bl	8000524 <__aeabi_i2d>
 8004050:	4642      	mov	r2, r8
 8004052:	464b      	mov	r3, r9
 8004054:	f7fc fad0 	bl	80005f8 <__aeabi_dmul>
 8004058:	4b86      	ldr	r3, [pc, #536]	; (8004274 <_dtoa_r+0x64c>)
 800405a:	2200      	movs	r2, #0
 800405c:	f7fc f916 	bl	800028c <__adddf3>
 8004060:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8004064:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004068:	9303      	str	r3, [sp, #12]
 800406a:	2e00      	cmp	r6, #0
 800406c:	d158      	bne.n	8004120 <_dtoa_r+0x4f8>
 800406e:	4b82      	ldr	r3, [pc, #520]	; (8004278 <_dtoa_r+0x650>)
 8004070:	2200      	movs	r2, #0
 8004072:	4640      	mov	r0, r8
 8004074:	4649      	mov	r1, r9
 8004076:	f7fc f907 	bl	8000288 <__aeabi_dsub>
 800407a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800407e:	4680      	mov	r8, r0
 8004080:	4689      	mov	r9, r1
 8004082:	f7fc fd49 	bl	8000b18 <__aeabi_dcmpgt>
 8004086:	2800      	cmp	r0, #0
 8004088:	f040 8296 	bne.w	80045b8 <_dtoa_r+0x990>
 800408c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8004090:	4640      	mov	r0, r8
 8004092:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004096:	4649      	mov	r1, r9
 8004098:	f7fc fd20 	bl	8000adc <__aeabi_dcmplt>
 800409c:	2800      	cmp	r0, #0
 800409e:	f040 8289 	bne.w	80045b4 <_dtoa_r+0x98c>
 80040a2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80040a6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	f2c0 814e 	blt.w	800434a <_dtoa_r+0x722>
 80040ae:	f1bb 0f0e 	cmp.w	fp, #14
 80040b2:	f300 814a 	bgt.w	800434a <_dtoa_r+0x722>
 80040b6:	4b6b      	ldr	r3, [pc, #428]	; (8004264 <_dtoa_r+0x63c>)
 80040b8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80040bc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80040c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	f280 80dc 	bge.w	8004280 <_dtoa_r+0x658>
 80040c8:	9b04      	ldr	r3, [sp, #16]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	f300 80d8 	bgt.w	8004280 <_dtoa_r+0x658>
 80040d0:	f040 826f 	bne.w	80045b2 <_dtoa_r+0x98a>
 80040d4:	4b68      	ldr	r3, [pc, #416]	; (8004278 <_dtoa_r+0x650>)
 80040d6:	2200      	movs	r2, #0
 80040d8:	4640      	mov	r0, r8
 80040da:	4649      	mov	r1, r9
 80040dc:	f7fc fa8c 	bl	80005f8 <__aeabi_dmul>
 80040e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80040e4:	f7fc fd0e 	bl	8000b04 <__aeabi_dcmpge>
 80040e8:	9e04      	ldr	r6, [sp, #16]
 80040ea:	4637      	mov	r7, r6
 80040ec:	2800      	cmp	r0, #0
 80040ee:	f040 8245 	bne.w	800457c <_dtoa_r+0x954>
 80040f2:	9d00      	ldr	r5, [sp, #0]
 80040f4:	2331      	movs	r3, #49	; 0x31
 80040f6:	f805 3b01 	strb.w	r3, [r5], #1
 80040fa:	f10b 0b01 	add.w	fp, fp, #1
 80040fe:	e241      	b.n	8004584 <_dtoa_r+0x95c>
 8004100:	07f2      	lsls	r2, r6, #31
 8004102:	d505      	bpl.n	8004110 <_dtoa_r+0x4e8>
 8004104:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004108:	f7fc fa76 	bl	80005f8 <__aeabi_dmul>
 800410c:	3501      	adds	r5, #1
 800410e:	2301      	movs	r3, #1
 8004110:	1076      	asrs	r6, r6, #1
 8004112:	3708      	adds	r7, #8
 8004114:	e773      	b.n	8003ffe <_dtoa_r+0x3d6>
 8004116:	2502      	movs	r5, #2
 8004118:	e775      	b.n	8004006 <_dtoa_r+0x3de>
 800411a:	9e04      	ldr	r6, [sp, #16]
 800411c:	465f      	mov	r7, fp
 800411e:	e792      	b.n	8004046 <_dtoa_r+0x41e>
 8004120:	9900      	ldr	r1, [sp, #0]
 8004122:	4b50      	ldr	r3, [pc, #320]	; (8004264 <_dtoa_r+0x63c>)
 8004124:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004128:	4431      	add	r1, r6
 800412a:	9102      	str	r1, [sp, #8]
 800412c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800412e:	eeb0 9a47 	vmov.f32	s18, s14
 8004132:	eef0 9a67 	vmov.f32	s19, s15
 8004136:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800413a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800413e:	2900      	cmp	r1, #0
 8004140:	d044      	beq.n	80041cc <_dtoa_r+0x5a4>
 8004142:	494e      	ldr	r1, [pc, #312]	; (800427c <_dtoa_r+0x654>)
 8004144:	2000      	movs	r0, #0
 8004146:	f7fc fb81 	bl	800084c <__aeabi_ddiv>
 800414a:	ec53 2b19 	vmov	r2, r3, d9
 800414e:	f7fc f89b 	bl	8000288 <__aeabi_dsub>
 8004152:	9d00      	ldr	r5, [sp, #0]
 8004154:	ec41 0b19 	vmov	d9, r0, r1
 8004158:	4649      	mov	r1, r9
 800415a:	4640      	mov	r0, r8
 800415c:	f7fc fcfc 	bl	8000b58 <__aeabi_d2iz>
 8004160:	4606      	mov	r6, r0
 8004162:	f7fc f9df 	bl	8000524 <__aeabi_i2d>
 8004166:	4602      	mov	r2, r0
 8004168:	460b      	mov	r3, r1
 800416a:	4640      	mov	r0, r8
 800416c:	4649      	mov	r1, r9
 800416e:	f7fc f88b 	bl	8000288 <__aeabi_dsub>
 8004172:	3630      	adds	r6, #48	; 0x30
 8004174:	f805 6b01 	strb.w	r6, [r5], #1
 8004178:	ec53 2b19 	vmov	r2, r3, d9
 800417c:	4680      	mov	r8, r0
 800417e:	4689      	mov	r9, r1
 8004180:	f7fc fcac 	bl	8000adc <__aeabi_dcmplt>
 8004184:	2800      	cmp	r0, #0
 8004186:	d164      	bne.n	8004252 <_dtoa_r+0x62a>
 8004188:	4642      	mov	r2, r8
 800418a:	464b      	mov	r3, r9
 800418c:	4937      	ldr	r1, [pc, #220]	; (800426c <_dtoa_r+0x644>)
 800418e:	2000      	movs	r0, #0
 8004190:	f7fc f87a 	bl	8000288 <__aeabi_dsub>
 8004194:	ec53 2b19 	vmov	r2, r3, d9
 8004198:	f7fc fca0 	bl	8000adc <__aeabi_dcmplt>
 800419c:	2800      	cmp	r0, #0
 800419e:	f040 80b6 	bne.w	800430e <_dtoa_r+0x6e6>
 80041a2:	9b02      	ldr	r3, [sp, #8]
 80041a4:	429d      	cmp	r5, r3
 80041a6:	f43f af7c 	beq.w	80040a2 <_dtoa_r+0x47a>
 80041aa:	4b31      	ldr	r3, [pc, #196]	; (8004270 <_dtoa_r+0x648>)
 80041ac:	ec51 0b19 	vmov	r0, r1, d9
 80041b0:	2200      	movs	r2, #0
 80041b2:	f7fc fa21 	bl	80005f8 <__aeabi_dmul>
 80041b6:	4b2e      	ldr	r3, [pc, #184]	; (8004270 <_dtoa_r+0x648>)
 80041b8:	ec41 0b19 	vmov	d9, r0, r1
 80041bc:	2200      	movs	r2, #0
 80041be:	4640      	mov	r0, r8
 80041c0:	4649      	mov	r1, r9
 80041c2:	f7fc fa19 	bl	80005f8 <__aeabi_dmul>
 80041c6:	4680      	mov	r8, r0
 80041c8:	4689      	mov	r9, r1
 80041ca:	e7c5      	b.n	8004158 <_dtoa_r+0x530>
 80041cc:	ec51 0b17 	vmov	r0, r1, d7
 80041d0:	f7fc fa12 	bl	80005f8 <__aeabi_dmul>
 80041d4:	9b02      	ldr	r3, [sp, #8]
 80041d6:	9d00      	ldr	r5, [sp, #0]
 80041d8:	930f      	str	r3, [sp, #60]	; 0x3c
 80041da:	ec41 0b19 	vmov	d9, r0, r1
 80041de:	4649      	mov	r1, r9
 80041e0:	4640      	mov	r0, r8
 80041e2:	f7fc fcb9 	bl	8000b58 <__aeabi_d2iz>
 80041e6:	4606      	mov	r6, r0
 80041e8:	f7fc f99c 	bl	8000524 <__aeabi_i2d>
 80041ec:	3630      	adds	r6, #48	; 0x30
 80041ee:	4602      	mov	r2, r0
 80041f0:	460b      	mov	r3, r1
 80041f2:	4640      	mov	r0, r8
 80041f4:	4649      	mov	r1, r9
 80041f6:	f7fc f847 	bl	8000288 <__aeabi_dsub>
 80041fa:	f805 6b01 	strb.w	r6, [r5], #1
 80041fe:	9b02      	ldr	r3, [sp, #8]
 8004200:	429d      	cmp	r5, r3
 8004202:	4680      	mov	r8, r0
 8004204:	4689      	mov	r9, r1
 8004206:	f04f 0200 	mov.w	r2, #0
 800420a:	d124      	bne.n	8004256 <_dtoa_r+0x62e>
 800420c:	4b1b      	ldr	r3, [pc, #108]	; (800427c <_dtoa_r+0x654>)
 800420e:	ec51 0b19 	vmov	r0, r1, d9
 8004212:	f7fc f83b 	bl	800028c <__adddf3>
 8004216:	4602      	mov	r2, r0
 8004218:	460b      	mov	r3, r1
 800421a:	4640      	mov	r0, r8
 800421c:	4649      	mov	r1, r9
 800421e:	f7fc fc7b 	bl	8000b18 <__aeabi_dcmpgt>
 8004222:	2800      	cmp	r0, #0
 8004224:	d173      	bne.n	800430e <_dtoa_r+0x6e6>
 8004226:	ec53 2b19 	vmov	r2, r3, d9
 800422a:	4914      	ldr	r1, [pc, #80]	; (800427c <_dtoa_r+0x654>)
 800422c:	2000      	movs	r0, #0
 800422e:	f7fc f82b 	bl	8000288 <__aeabi_dsub>
 8004232:	4602      	mov	r2, r0
 8004234:	460b      	mov	r3, r1
 8004236:	4640      	mov	r0, r8
 8004238:	4649      	mov	r1, r9
 800423a:	f7fc fc4f 	bl	8000adc <__aeabi_dcmplt>
 800423e:	2800      	cmp	r0, #0
 8004240:	f43f af2f 	beq.w	80040a2 <_dtoa_r+0x47a>
 8004244:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8004246:	1e6b      	subs	r3, r5, #1
 8004248:	930f      	str	r3, [sp, #60]	; 0x3c
 800424a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800424e:	2b30      	cmp	r3, #48	; 0x30
 8004250:	d0f8      	beq.n	8004244 <_dtoa_r+0x61c>
 8004252:	46bb      	mov	fp, r7
 8004254:	e04a      	b.n	80042ec <_dtoa_r+0x6c4>
 8004256:	4b06      	ldr	r3, [pc, #24]	; (8004270 <_dtoa_r+0x648>)
 8004258:	f7fc f9ce 	bl	80005f8 <__aeabi_dmul>
 800425c:	4680      	mov	r8, r0
 800425e:	4689      	mov	r9, r1
 8004260:	e7bd      	b.n	80041de <_dtoa_r+0x5b6>
 8004262:	bf00      	nop
 8004264:	080073f0 	.word	0x080073f0
 8004268:	080073c8 	.word	0x080073c8
 800426c:	3ff00000 	.word	0x3ff00000
 8004270:	40240000 	.word	0x40240000
 8004274:	401c0000 	.word	0x401c0000
 8004278:	40140000 	.word	0x40140000
 800427c:	3fe00000 	.word	0x3fe00000
 8004280:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004284:	9d00      	ldr	r5, [sp, #0]
 8004286:	4642      	mov	r2, r8
 8004288:	464b      	mov	r3, r9
 800428a:	4630      	mov	r0, r6
 800428c:	4639      	mov	r1, r7
 800428e:	f7fc fadd 	bl	800084c <__aeabi_ddiv>
 8004292:	f7fc fc61 	bl	8000b58 <__aeabi_d2iz>
 8004296:	9001      	str	r0, [sp, #4]
 8004298:	f7fc f944 	bl	8000524 <__aeabi_i2d>
 800429c:	4642      	mov	r2, r8
 800429e:	464b      	mov	r3, r9
 80042a0:	f7fc f9aa 	bl	80005f8 <__aeabi_dmul>
 80042a4:	4602      	mov	r2, r0
 80042a6:	460b      	mov	r3, r1
 80042a8:	4630      	mov	r0, r6
 80042aa:	4639      	mov	r1, r7
 80042ac:	f7fb ffec 	bl	8000288 <__aeabi_dsub>
 80042b0:	9e01      	ldr	r6, [sp, #4]
 80042b2:	9f04      	ldr	r7, [sp, #16]
 80042b4:	3630      	adds	r6, #48	; 0x30
 80042b6:	f805 6b01 	strb.w	r6, [r5], #1
 80042ba:	9e00      	ldr	r6, [sp, #0]
 80042bc:	1bae      	subs	r6, r5, r6
 80042be:	42b7      	cmp	r7, r6
 80042c0:	4602      	mov	r2, r0
 80042c2:	460b      	mov	r3, r1
 80042c4:	d134      	bne.n	8004330 <_dtoa_r+0x708>
 80042c6:	f7fb ffe1 	bl	800028c <__adddf3>
 80042ca:	4642      	mov	r2, r8
 80042cc:	464b      	mov	r3, r9
 80042ce:	4606      	mov	r6, r0
 80042d0:	460f      	mov	r7, r1
 80042d2:	f7fc fc21 	bl	8000b18 <__aeabi_dcmpgt>
 80042d6:	b9c8      	cbnz	r0, 800430c <_dtoa_r+0x6e4>
 80042d8:	4642      	mov	r2, r8
 80042da:	464b      	mov	r3, r9
 80042dc:	4630      	mov	r0, r6
 80042de:	4639      	mov	r1, r7
 80042e0:	f7fc fbf2 	bl	8000ac8 <__aeabi_dcmpeq>
 80042e4:	b110      	cbz	r0, 80042ec <_dtoa_r+0x6c4>
 80042e6:	9b01      	ldr	r3, [sp, #4]
 80042e8:	07db      	lsls	r3, r3, #31
 80042ea:	d40f      	bmi.n	800430c <_dtoa_r+0x6e4>
 80042ec:	4651      	mov	r1, sl
 80042ee:	4620      	mov	r0, r4
 80042f0:	f000 fbcc 	bl	8004a8c <_Bfree>
 80042f4:	2300      	movs	r3, #0
 80042f6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80042f8:	702b      	strb	r3, [r5, #0]
 80042fa:	f10b 0301 	add.w	r3, fp, #1
 80042fe:	6013      	str	r3, [r2, #0]
 8004300:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004302:	2b00      	cmp	r3, #0
 8004304:	f43f ace2 	beq.w	8003ccc <_dtoa_r+0xa4>
 8004308:	601d      	str	r5, [r3, #0]
 800430a:	e4df      	b.n	8003ccc <_dtoa_r+0xa4>
 800430c:	465f      	mov	r7, fp
 800430e:	462b      	mov	r3, r5
 8004310:	461d      	mov	r5, r3
 8004312:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004316:	2a39      	cmp	r2, #57	; 0x39
 8004318:	d106      	bne.n	8004328 <_dtoa_r+0x700>
 800431a:	9a00      	ldr	r2, [sp, #0]
 800431c:	429a      	cmp	r2, r3
 800431e:	d1f7      	bne.n	8004310 <_dtoa_r+0x6e8>
 8004320:	9900      	ldr	r1, [sp, #0]
 8004322:	2230      	movs	r2, #48	; 0x30
 8004324:	3701      	adds	r7, #1
 8004326:	700a      	strb	r2, [r1, #0]
 8004328:	781a      	ldrb	r2, [r3, #0]
 800432a:	3201      	adds	r2, #1
 800432c:	701a      	strb	r2, [r3, #0]
 800432e:	e790      	b.n	8004252 <_dtoa_r+0x62a>
 8004330:	4ba3      	ldr	r3, [pc, #652]	; (80045c0 <_dtoa_r+0x998>)
 8004332:	2200      	movs	r2, #0
 8004334:	f7fc f960 	bl	80005f8 <__aeabi_dmul>
 8004338:	2200      	movs	r2, #0
 800433a:	2300      	movs	r3, #0
 800433c:	4606      	mov	r6, r0
 800433e:	460f      	mov	r7, r1
 8004340:	f7fc fbc2 	bl	8000ac8 <__aeabi_dcmpeq>
 8004344:	2800      	cmp	r0, #0
 8004346:	d09e      	beq.n	8004286 <_dtoa_r+0x65e>
 8004348:	e7d0      	b.n	80042ec <_dtoa_r+0x6c4>
 800434a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800434c:	2a00      	cmp	r2, #0
 800434e:	f000 80ca 	beq.w	80044e6 <_dtoa_r+0x8be>
 8004352:	9a07      	ldr	r2, [sp, #28]
 8004354:	2a01      	cmp	r2, #1
 8004356:	f300 80ad 	bgt.w	80044b4 <_dtoa_r+0x88c>
 800435a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800435c:	2a00      	cmp	r2, #0
 800435e:	f000 80a5 	beq.w	80044ac <_dtoa_r+0x884>
 8004362:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004366:	9e08      	ldr	r6, [sp, #32]
 8004368:	9d05      	ldr	r5, [sp, #20]
 800436a:	9a05      	ldr	r2, [sp, #20]
 800436c:	441a      	add	r2, r3
 800436e:	9205      	str	r2, [sp, #20]
 8004370:	9a06      	ldr	r2, [sp, #24]
 8004372:	2101      	movs	r1, #1
 8004374:	441a      	add	r2, r3
 8004376:	4620      	mov	r0, r4
 8004378:	9206      	str	r2, [sp, #24]
 800437a:	f000 fc87 	bl	8004c8c <__i2b>
 800437e:	4607      	mov	r7, r0
 8004380:	b165      	cbz	r5, 800439c <_dtoa_r+0x774>
 8004382:	9b06      	ldr	r3, [sp, #24]
 8004384:	2b00      	cmp	r3, #0
 8004386:	dd09      	ble.n	800439c <_dtoa_r+0x774>
 8004388:	42ab      	cmp	r3, r5
 800438a:	9a05      	ldr	r2, [sp, #20]
 800438c:	bfa8      	it	ge
 800438e:	462b      	movge	r3, r5
 8004390:	1ad2      	subs	r2, r2, r3
 8004392:	9205      	str	r2, [sp, #20]
 8004394:	9a06      	ldr	r2, [sp, #24]
 8004396:	1aed      	subs	r5, r5, r3
 8004398:	1ad3      	subs	r3, r2, r3
 800439a:	9306      	str	r3, [sp, #24]
 800439c:	9b08      	ldr	r3, [sp, #32]
 800439e:	b1f3      	cbz	r3, 80043de <_dtoa_r+0x7b6>
 80043a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	f000 80a3 	beq.w	80044ee <_dtoa_r+0x8c6>
 80043a8:	2e00      	cmp	r6, #0
 80043aa:	dd10      	ble.n	80043ce <_dtoa_r+0x7a6>
 80043ac:	4639      	mov	r1, r7
 80043ae:	4632      	mov	r2, r6
 80043b0:	4620      	mov	r0, r4
 80043b2:	f000 fd2b 	bl	8004e0c <__pow5mult>
 80043b6:	4652      	mov	r2, sl
 80043b8:	4601      	mov	r1, r0
 80043ba:	4607      	mov	r7, r0
 80043bc:	4620      	mov	r0, r4
 80043be:	f000 fc7b 	bl	8004cb8 <__multiply>
 80043c2:	4651      	mov	r1, sl
 80043c4:	4680      	mov	r8, r0
 80043c6:	4620      	mov	r0, r4
 80043c8:	f000 fb60 	bl	8004a8c <_Bfree>
 80043cc:	46c2      	mov	sl, r8
 80043ce:	9b08      	ldr	r3, [sp, #32]
 80043d0:	1b9a      	subs	r2, r3, r6
 80043d2:	d004      	beq.n	80043de <_dtoa_r+0x7b6>
 80043d4:	4651      	mov	r1, sl
 80043d6:	4620      	mov	r0, r4
 80043d8:	f000 fd18 	bl	8004e0c <__pow5mult>
 80043dc:	4682      	mov	sl, r0
 80043de:	2101      	movs	r1, #1
 80043e0:	4620      	mov	r0, r4
 80043e2:	f000 fc53 	bl	8004c8c <__i2b>
 80043e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	4606      	mov	r6, r0
 80043ec:	f340 8081 	ble.w	80044f2 <_dtoa_r+0x8ca>
 80043f0:	461a      	mov	r2, r3
 80043f2:	4601      	mov	r1, r0
 80043f4:	4620      	mov	r0, r4
 80043f6:	f000 fd09 	bl	8004e0c <__pow5mult>
 80043fa:	9b07      	ldr	r3, [sp, #28]
 80043fc:	2b01      	cmp	r3, #1
 80043fe:	4606      	mov	r6, r0
 8004400:	dd7a      	ble.n	80044f8 <_dtoa_r+0x8d0>
 8004402:	f04f 0800 	mov.w	r8, #0
 8004406:	6933      	ldr	r3, [r6, #16]
 8004408:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800440c:	6918      	ldr	r0, [r3, #16]
 800440e:	f000 fbef 	bl	8004bf0 <__hi0bits>
 8004412:	f1c0 0020 	rsb	r0, r0, #32
 8004416:	9b06      	ldr	r3, [sp, #24]
 8004418:	4418      	add	r0, r3
 800441a:	f010 001f 	ands.w	r0, r0, #31
 800441e:	f000 8094 	beq.w	800454a <_dtoa_r+0x922>
 8004422:	f1c0 0320 	rsb	r3, r0, #32
 8004426:	2b04      	cmp	r3, #4
 8004428:	f340 8085 	ble.w	8004536 <_dtoa_r+0x90e>
 800442c:	9b05      	ldr	r3, [sp, #20]
 800442e:	f1c0 001c 	rsb	r0, r0, #28
 8004432:	4403      	add	r3, r0
 8004434:	9305      	str	r3, [sp, #20]
 8004436:	9b06      	ldr	r3, [sp, #24]
 8004438:	4403      	add	r3, r0
 800443a:	4405      	add	r5, r0
 800443c:	9306      	str	r3, [sp, #24]
 800443e:	9b05      	ldr	r3, [sp, #20]
 8004440:	2b00      	cmp	r3, #0
 8004442:	dd05      	ble.n	8004450 <_dtoa_r+0x828>
 8004444:	4651      	mov	r1, sl
 8004446:	461a      	mov	r2, r3
 8004448:	4620      	mov	r0, r4
 800444a:	f000 fd39 	bl	8004ec0 <__lshift>
 800444e:	4682      	mov	sl, r0
 8004450:	9b06      	ldr	r3, [sp, #24]
 8004452:	2b00      	cmp	r3, #0
 8004454:	dd05      	ble.n	8004462 <_dtoa_r+0x83a>
 8004456:	4631      	mov	r1, r6
 8004458:	461a      	mov	r2, r3
 800445a:	4620      	mov	r0, r4
 800445c:	f000 fd30 	bl	8004ec0 <__lshift>
 8004460:	4606      	mov	r6, r0
 8004462:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004464:	2b00      	cmp	r3, #0
 8004466:	d072      	beq.n	800454e <_dtoa_r+0x926>
 8004468:	4631      	mov	r1, r6
 800446a:	4650      	mov	r0, sl
 800446c:	f000 fd94 	bl	8004f98 <__mcmp>
 8004470:	2800      	cmp	r0, #0
 8004472:	da6c      	bge.n	800454e <_dtoa_r+0x926>
 8004474:	2300      	movs	r3, #0
 8004476:	4651      	mov	r1, sl
 8004478:	220a      	movs	r2, #10
 800447a:	4620      	mov	r0, r4
 800447c:	f000 fb28 	bl	8004ad0 <__multadd>
 8004480:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004482:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004486:	4682      	mov	sl, r0
 8004488:	2b00      	cmp	r3, #0
 800448a:	f000 81b0 	beq.w	80047ee <_dtoa_r+0xbc6>
 800448e:	2300      	movs	r3, #0
 8004490:	4639      	mov	r1, r7
 8004492:	220a      	movs	r2, #10
 8004494:	4620      	mov	r0, r4
 8004496:	f000 fb1b 	bl	8004ad0 <__multadd>
 800449a:	9b01      	ldr	r3, [sp, #4]
 800449c:	2b00      	cmp	r3, #0
 800449e:	4607      	mov	r7, r0
 80044a0:	f300 8096 	bgt.w	80045d0 <_dtoa_r+0x9a8>
 80044a4:	9b07      	ldr	r3, [sp, #28]
 80044a6:	2b02      	cmp	r3, #2
 80044a8:	dc59      	bgt.n	800455e <_dtoa_r+0x936>
 80044aa:	e091      	b.n	80045d0 <_dtoa_r+0x9a8>
 80044ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80044ae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80044b2:	e758      	b.n	8004366 <_dtoa_r+0x73e>
 80044b4:	9b04      	ldr	r3, [sp, #16]
 80044b6:	1e5e      	subs	r6, r3, #1
 80044b8:	9b08      	ldr	r3, [sp, #32]
 80044ba:	42b3      	cmp	r3, r6
 80044bc:	bfbf      	itttt	lt
 80044be:	9b08      	ldrlt	r3, [sp, #32]
 80044c0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80044c2:	9608      	strlt	r6, [sp, #32]
 80044c4:	1af3      	sublt	r3, r6, r3
 80044c6:	bfb4      	ite	lt
 80044c8:	18d2      	addlt	r2, r2, r3
 80044ca:	1b9e      	subge	r6, r3, r6
 80044cc:	9b04      	ldr	r3, [sp, #16]
 80044ce:	bfbc      	itt	lt
 80044d0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80044d2:	2600      	movlt	r6, #0
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	bfb7      	itett	lt
 80044d8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80044dc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80044e0:	1a9d      	sublt	r5, r3, r2
 80044e2:	2300      	movlt	r3, #0
 80044e4:	e741      	b.n	800436a <_dtoa_r+0x742>
 80044e6:	9e08      	ldr	r6, [sp, #32]
 80044e8:	9d05      	ldr	r5, [sp, #20]
 80044ea:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80044ec:	e748      	b.n	8004380 <_dtoa_r+0x758>
 80044ee:	9a08      	ldr	r2, [sp, #32]
 80044f0:	e770      	b.n	80043d4 <_dtoa_r+0x7ac>
 80044f2:	9b07      	ldr	r3, [sp, #28]
 80044f4:	2b01      	cmp	r3, #1
 80044f6:	dc19      	bgt.n	800452c <_dtoa_r+0x904>
 80044f8:	9b02      	ldr	r3, [sp, #8]
 80044fa:	b9bb      	cbnz	r3, 800452c <_dtoa_r+0x904>
 80044fc:	9b03      	ldr	r3, [sp, #12]
 80044fe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004502:	b99b      	cbnz	r3, 800452c <_dtoa_r+0x904>
 8004504:	9b03      	ldr	r3, [sp, #12]
 8004506:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800450a:	0d1b      	lsrs	r3, r3, #20
 800450c:	051b      	lsls	r3, r3, #20
 800450e:	b183      	cbz	r3, 8004532 <_dtoa_r+0x90a>
 8004510:	9b05      	ldr	r3, [sp, #20]
 8004512:	3301      	adds	r3, #1
 8004514:	9305      	str	r3, [sp, #20]
 8004516:	9b06      	ldr	r3, [sp, #24]
 8004518:	3301      	adds	r3, #1
 800451a:	9306      	str	r3, [sp, #24]
 800451c:	f04f 0801 	mov.w	r8, #1
 8004520:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004522:	2b00      	cmp	r3, #0
 8004524:	f47f af6f 	bne.w	8004406 <_dtoa_r+0x7de>
 8004528:	2001      	movs	r0, #1
 800452a:	e774      	b.n	8004416 <_dtoa_r+0x7ee>
 800452c:	f04f 0800 	mov.w	r8, #0
 8004530:	e7f6      	b.n	8004520 <_dtoa_r+0x8f8>
 8004532:	4698      	mov	r8, r3
 8004534:	e7f4      	b.n	8004520 <_dtoa_r+0x8f8>
 8004536:	d082      	beq.n	800443e <_dtoa_r+0x816>
 8004538:	9a05      	ldr	r2, [sp, #20]
 800453a:	331c      	adds	r3, #28
 800453c:	441a      	add	r2, r3
 800453e:	9205      	str	r2, [sp, #20]
 8004540:	9a06      	ldr	r2, [sp, #24]
 8004542:	441a      	add	r2, r3
 8004544:	441d      	add	r5, r3
 8004546:	9206      	str	r2, [sp, #24]
 8004548:	e779      	b.n	800443e <_dtoa_r+0x816>
 800454a:	4603      	mov	r3, r0
 800454c:	e7f4      	b.n	8004538 <_dtoa_r+0x910>
 800454e:	9b04      	ldr	r3, [sp, #16]
 8004550:	2b00      	cmp	r3, #0
 8004552:	dc37      	bgt.n	80045c4 <_dtoa_r+0x99c>
 8004554:	9b07      	ldr	r3, [sp, #28]
 8004556:	2b02      	cmp	r3, #2
 8004558:	dd34      	ble.n	80045c4 <_dtoa_r+0x99c>
 800455a:	9b04      	ldr	r3, [sp, #16]
 800455c:	9301      	str	r3, [sp, #4]
 800455e:	9b01      	ldr	r3, [sp, #4]
 8004560:	b963      	cbnz	r3, 800457c <_dtoa_r+0x954>
 8004562:	4631      	mov	r1, r6
 8004564:	2205      	movs	r2, #5
 8004566:	4620      	mov	r0, r4
 8004568:	f000 fab2 	bl	8004ad0 <__multadd>
 800456c:	4601      	mov	r1, r0
 800456e:	4606      	mov	r6, r0
 8004570:	4650      	mov	r0, sl
 8004572:	f000 fd11 	bl	8004f98 <__mcmp>
 8004576:	2800      	cmp	r0, #0
 8004578:	f73f adbb 	bgt.w	80040f2 <_dtoa_r+0x4ca>
 800457c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800457e:	9d00      	ldr	r5, [sp, #0]
 8004580:	ea6f 0b03 	mvn.w	fp, r3
 8004584:	f04f 0800 	mov.w	r8, #0
 8004588:	4631      	mov	r1, r6
 800458a:	4620      	mov	r0, r4
 800458c:	f000 fa7e 	bl	8004a8c <_Bfree>
 8004590:	2f00      	cmp	r7, #0
 8004592:	f43f aeab 	beq.w	80042ec <_dtoa_r+0x6c4>
 8004596:	f1b8 0f00 	cmp.w	r8, #0
 800459a:	d005      	beq.n	80045a8 <_dtoa_r+0x980>
 800459c:	45b8      	cmp	r8, r7
 800459e:	d003      	beq.n	80045a8 <_dtoa_r+0x980>
 80045a0:	4641      	mov	r1, r8
 80045a2:	4620      	mov	r0, r4
 80045a4:	f000 fa72 	bl	8004a8c <_Bfree>
 80045a8:	4639      	mov	r1, r7
 80045aa:	4620      	mov	r0, r4
 80045ac:	f000 fa6e 	bl	8004a8c <_Bfree>
 80045b0:	e69c      	b.n	80042ec <_dtoa_r+0x6c4>
 80045b2:	2600      	movs	r6, #0
 80045b4:	4637      	mov	r7, r6
 80045b6:	e7e1      	b.n	800457c <_dtoa_r+0x954>
 80045b8:	46bb      	mov	fp, r7
 80045ba:	4637      	mov	r7, r6
 80045bc:	e599      	b.n	80040f2 <_dtoa_r+0x4ca>
 80045be:	bf00      	nop
 80045c0:	40240000 	.word	0x40240000
 80045c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	f000 80c8 	beq.w	800475c <_dtoa_r+0xb34>
 80045cc:	9b04      	ldr	r3, [sp, #16]
 80045ce:	9301      	str	r3, [sp, #4]
 80045d0:	2d00      	cmp	r5, #0
 80045d2:	dd05      	ble.n	80045e0 <_dtoa_r+0x9b8>
 80045d4:	4639      	mov	r1, r7
 80045d6:	462a      	mov	r2, r5
 80045d8:	4620      	mov	r0, r4
 80045da:	f000 fc71 	bl	8004ec0 <__lshift>
 80045de:	4607      	mov	r7, r0
 80045e0:	f1b8 0f00 	cmp.w	r8, #0
 80045e4:	d05b      	beq.n	800469e <_dtoa_r+0xa76>
 80045e6:	6879      	ldr	r1, [r7, #4]
 80045e8:	4620      	mov	r0, r4
 80045ea:	f000 fa0f 	bl	8004a0c <_Balloc>
 80045ee:	4605      	mov	r5, r0
 80045f0:	b928      	cbnz	r0, 80045fe <_dtoa_r+0x9d6>
 80045f2:	4b83      	ldr	r3, [pc, #524]	; (8004800 <_dtoa_r+0xbd8>)
 80045f4:	4602      	mov	r2, r0
 80045f6:	f240 21ef 	movw	r1, #751	; 0x2ef
 80045fa:	f7ff bb2e 	b.w	8003c5a <_dtoa_r+0x32>
 80045fe:	693a      	ldr	r2, [r7, #16]
 8004600:	3202      	adds	r2, #2
 8004602:	0092      	lsls	r2, r2, #2
 8004604:	f107 010c 	add.w	r1, r7, #12
 8004608:	300c      	adds	r0, #12
 800460a:	f001 ff85 	bl	8006518 <memcpy>
 800460e:	2201      	movs	r2, #1
 8004610:	4629      	mov	r1, r5
 8004612:	4620      	mov	r0, r4
 8004614:	f000 fc54 	bl	8004ec0 <__lshift>
 8004618:	9b00      	ldr	r3, [sp, #0]
 800461a:	3301      	adds	r3, #1
 800461c:	9304      	str	r3, [sp, #16]
 800461e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004622:	4413      	add	r3, r2
 8004624:	9308      	str	r3, [sp, #32]
 8004626:	9b02      	ldr	r3, [sp, #8]
 8004628:	f003 0301 	and.w	r3, r3, #1
 800462c:	46b8      	mov	r8, r7
 800462e:	9306      	str	r3, [sp, #24]
 8004630:	4607      	mov	r7, r0
 8004632:	9b04      	ldr	r3, [sp, #16]
 8004634:	4631      	mov	r1, r6
 8004636:	3b01      	subs	r3, #1
 8004638:	4650      	mov	r0, sl
 800463a:	9301      	str	r3, [sp, #4]
 800463c:	f7ff fa6a 	bl	8003b14 <quorem>
 8004640:	4641      	mov	r1, r8
 8004642:	9002      	str	r0, [sp, #8]
 8004644:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8004648:	4650      	mov	r0, sl
 800464a:	f000 fca5 	bl	8004f98 <__mcmp>
 800464e:	463a      	mov	r2, r7
 8004650:	9005      	str	r0, [sp, #20]
 8004652:	4631      	mov	r1, r6
 8004654:	4620      	mov	r0, r4
 8004656:	f000 fcbb 	bl	8004fd0 <__mdiff>
 800465a:	68c2      	ldr	r2, [r0, #12]
 800465c:	4605      	mov	r5, r0
 800465e:	bb02      	cbnz	r2, 80046a2 <_dtoa_r+0xa7a>
 8004660:	4601      	mov	r1, r0
 8004662:	4650      	mov	r0, sl
 8004664:	f000 fc98 	bl	8004f98 <__mcmp>
 8004668:	4602      	mov	r2, r0
 800466a:	4629      	mov	r1, r5
 800466c:	4620      	mov	r0, r4
 800466e:	9209      	str	r2, [sp, #36]	; 0x24
 8004670:	f000 fa0c 	bl	8004a8c <_Bfree>
 8004674:	9b07      	ldr	r3, [sp, #28]
 8004676:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004678:	9d04      	ldr	r5, [sp, #16]
 800467a:	ea43 0102 	orr.w	r1, r3, r2
 800467e:	9b06      	ldr	r3, [sp, #24]
 8004680:	4319      	orrs	r1, r3
 8004682:	d110      	bne.n	80046a6 <_dtoa_r+0xa7e>
 8004684:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004688:	d029      	beq.n	80046de <_dtoa_r+0xab6>
 800468a:	9b05      	ldr	r3, [sp, #20]
 800468c:	2b00      	cmp	r3, #0
 800468e:	dd02      	ble.n	8004696 <_dtoa_r+0xa6e>
 8004690:	9b02      	ldr	r3, [sp, #8]
 8004692:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8004696:	9b01      	ldr	r3, [sp, #4]
 8004698:	f883 9000 	strb.w	r9, [r3]
 800469c:	e774      	b.n	8004588 <_dtoa_r+0x960>
 800469e:	4638      	mov	r0, r7
 80046a0:	e7ba      	b.n	8004618 <_dtoa_r+0x9f0>
 80046a2:	2201      	movs	r2, #1
 80046a4:	e7e1      	b.n	800466a <_dtoa_r+0xa42>
 80046a6:	9b05      	ldr	r3, [sp, #20]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	db04      	blt.n	80046b6 <_dtoa_r+0xa8e>
 80046ac:	9907      	ldr	r1, [sp, #28]
 80046ae:	430b      	orrs	r3, r1
 80046b0:	9906      	ldr	r1, [sp, #24]
 80046b2:	430b      	orrs	r3, r1
 80046b4:	d120      	bne.n	80046f8 <_dtoa_r+0xad0>
 80046b6:	2a00      	cmp	r2, #0
 80046b8:	dded      	ble.n	8004696 <_dtoa_r+0xa6e>
 80046ba:	4651      	mov	r1, sl
 80046bc:	2201      	movs	r2, #1
 80046be:	4620      	mov	r0, r4
 80046c0:	f000 fbfe 	bl	8004ec0 <__lshift>
 80046c4:	4631      	mov	r1, r6
 80046c6:	4682      	mov	sl, r0
 80046c8:	f000 fc66 	bl	8004f98 <__mcmp>
 80046cc:	2800      	cmp	r0, #0
 80046ce:	dc03      	bgt.n	80046d8 <_dtoa_r+0xab0>
 80046d0:	d1e1      	bne.n	8004696 <_dtoa_r+0xa6e>
 80046d2:	f019 0f01 	tst.w	r9, #1
 80046d6:	d0de      	beq.n	8004696 <_dtoa_r+0xa6e>
 80046d8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80046dc:	d1d8      	bne.n	8004690 <_dtoa_r+0xa68>
 80046de:	9a01      	ldr	r2, [sp, #4]
 80046e0:	2339      	movs	r3, #57	; 0x39
 80046e2:	7013      	strb	r3, [r2, #0]
 80046e4:	462b      	mov	r3, r5
 80046e6:	461d      	mov	r5, r3
 80046e8:	3b01      	subs	r3, #1
 80046ea:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80046ee:	2a39      	cmp	r2, #57	; 0x39
 80046f0:	d06c      	beq.n	80047cc <_dtoa_r+0xba4>
 80046f2:	3201      	adds	r2, #1
 80046f4:	701a      	strb	r2, [r3, #0]
 80046f6:	e747      	b.n	8004588 <_dtoa_r+0x960>
 80046f8:	2a00      	cmp	r2, #0
 80046fa:	dd07      	ble.n	800470c <_dtoa_r+0xae4>
 80046fc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004700:	d0ed      	beq.n	80046de <_dtoa_r+0xab6>
 8004702:	9a01      	ldr	r2, [sp, #4]
 8004704:	f109 0301 	add.w	r3, r9, #1
 8004708:	7013      	strb	r3, [r2, #0]
 800470a:	e73d      	b.n	8004588 <_dtoa_r+0x960>
 800470c:	9b04      	ldr	r3, [sp, #16]
 800470e:	9a08      	ldr	r2, [sp, #32]
 8004710:	f803 9c01 	strb.w	r9, [r3, #-1]
 8004714:	4293      	cmp	r3, r2
 8004716:	d043      	beq.n	80047a0 <_dtoa_r+0xb78>
 8004718:	4651      	mov	r1, sl
 800471a:	2300      	movs	r3, #0
 800471c:	220a      	movs	r2, #10
 800471e:	4620      	mov	r0, r4
 8004720:	f000 f9d6 	bl	8004ad0 <__multadd>
 8004724:	45b8      	cmp	r8, r7
 8004726:	4682      	mov	sl, r0
 8004728:	f04f 0300 	mov.w	r3, #0
 800472c:	f04f 020a 	mov.w	r2, #10
 8004730:	4641      	mov	r1, r8
 8004732:	4620      	mov	r0, r4
 8004734:	d107      	bne.n	8004746 <_dtoa_r+0xb1e>
 8004736:	f000 f9cb 	bl	8004ad0 <__multadd>
 800473a:	4680      	mov	r8, r0
 800473c:	4607      	mov	r7, r0
 800473e:	9b04      	ldr	r3, [sp, #16]
 8004740:	3301      	adds	r3, #1
 8004742:	9304      	str	r3, [sp, #16]
 8004744:	e775      	b.n	8004632 <_dtoa_r+0xa0a>
 8004746:	f000 f9c3 	bl	8004ad0 <__multadd>
 800474a:	4639      	mov	r1, r7
 800474c:	4680      	mov	r8, r0
 800474e:	2300      	movs	r3, #0
 8004750:	220a      	movs	r2, #10
 8004752:	4620      	mov	r0, r4
 8004754:	f000 f9bc 	bl	8004ad0 <__multadd>
 8004758:	4607      	mov	r7, r0
 800475a:	e7f0      	b.n	800473e <_dtoa_r+0xb16>
 800475c:	9b04      	ldr	r3, [sp, #16]
 800475e:	9301      	str	r3, [sp, #4]
 8004760:	9d00      	ldr	r5, [sp, #0]
 8004762:	4631      	mov	r1, r6
 8004764:	4650      	mov	r0, sl
 8004766:	f7ff f9d5 	bl	8003b14 <quorem>
 800476a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800476e:	9b00      	ldr	r3, [sp, #0]
 8004770:	f805 9b01 	strb.w	r9, [r5], #1
 8004774:	1aea      	subs	r2, r5, r3
 8004776:	9b01      	ldr	r3, [sp, #4]
 8004778:	4293      	cmp	r3, r2
 800477a:	dd07      	ble.n	800478c <_dtoa_r+0xb64>
 800477c:	4651      	mov	r1, sl
 800477e:	2300      	movs	r3, #0
 8004780:	220a      	movs	r2, #10
 8004782:	4620      	mov	r0, r4
 8004784:	f000 f9a4 	bl	8004ad0 <__multadd>
 8004788:	4682      	mov	sl, r0
 800478a:	e7ea      	b.n	8004762 <_dtoa_r+0xb3a>
 800478c:	9b01      	ldr	r3, [sp, #4]
 800478e:	2b00      	cmp	r3, #0
 8004790:	bfc8      	it	gt
 8004792:	461d      	movgt	r5, r3
 8004794:	9b00      	ldr	r3, [sp, #0]
 8004796:	bfd8      	it	le
 8004798:	2501      	movle	r5, #1
 800479a:	441d      	add	r5, r3
 800479c:	f04f 0800 	mov.w	r8, #0
 80047a0:	4651      	mov	r1, sl
 80047a2:	2201      	movs	r2, #1
 80047a4:	4620      	mov	r0, r4
 80047a6:	f000 fb8b 	bl	8004ec0 <__lshift>
 80047aa:	4631      	mov	r1, r6
 80047ac:	4682      	mov	sl, r0
 80047ae:	f000 fbf3 	bl	8004f98 <__mcmp>
 80047b2:	2800      	cmp	r0, #0
 80047b4:	dc96      	bgt.n	80046e4 <_dtoa_r+0xabc>
 80047b6:	d102      	bne.n	80047be <_dtoa_r+0xb96>
 80047b8:	f019 0f01 	tst.w	r9, #1
 80047bc:	d192      	bne.n	80046e4 <_dtoa_r+0xabc>
 80047be:	462b      	mov	r3, r5
 80047c0:	461d      	mov	r5, r3
 80047c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80047c6:	2a30      	cmp	r2, #48	; 0x30
 80047c8:	d0fa      	beq.n	80047c0 <_dtoa_r+0xb98>
 80047ca:	e6dd      	b.n	8004588 <_dtoa_r+0x960>
 80047cc:	9a00      	ldr	r2, [sp, #0]
 80047ce:	429a      	cmp	r2, r3
 80047d0:	d189      	bne.n	80046e6 <_dtoa_r+0xabe>
 80047d2:	f10b 0b01 	add.w	fp, fp, #1
 80047d6:	2331      	movs	r3, #49	; 0x31
 80047d8:	e796      	b.n	8004708 <_dtoa_r+0xae0>
 80047da:	4b0a      	ldr	r3, [pc, #40]	; (8004804 <_dtoa_r+0xbdc>)
 80047dc:	f7ff ba99 	b.w	8003d12 <_dtoa_r+0xea>
 80047e0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	f47f aa6d 	bne.w	8003cc2 <_dtoa_r+0x9a>
 80047e8:	4b07      	ldr	r3, [pc, #28]	; (8004808 <_dtoa_r+0xbe0>)
 80047ea:	f7ff ba92 	b.w	8003d12 <_dtoa_r+0xea>
 80047ee:	9b01      	ldr	r3, [sp, #4]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	dcb5      	bgt.n	8004760 <_dtoa_r+0xb38>
 80047f4:	9b07      	ldr	r3, [sp, #28]
 80047f6:	2b02      	cmp	r3, #2
 80047f8:	f73f aeb1 	bgt.w	800455e <_dtoa_r+0x936>
 80047fc:	e7b0      	b.n	8004760 <_dtoa_r+0xb38>
 80047fe:	bf00      	nop
 8004800:	0800735d 	.word	0x0800735d
 8004804:	080072b8 	.word	0x080072b8
 8004808:	080072e1 	.word	0x080072e1

0800480c <_free_r>:
 800480c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800480e:	2900      	cmp	r1, #0
 8004810:	d044      	beq.n	800489c <_free_r+0x90>
 8004812:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004816:	9001      	str	r0, [sp, #4]
 8004818:	2b00      	cmp	r3, #0
 800481a:	f1a1 0404 	sub.w	r4, r1, #4
 800481e:	bfb8      	it	lt
 8004820:	18e4      	addlt	r4, r4, r3
 8004822:	f000 f8e7 	bl	80049f4 <__malloc_lock>
 8004826:	4a1e      	ldr	r2, [pc, #120]	; (80048a0 <_free_r+0x94>)
 8004828:	9801      	ldr	r0, [sp, #4]
 800482a:	6813      	ldr	r3, [r2, #0]
 800482c:	b933      	cbnz	r3, 800483c <_free_r+0x30>
 800482e:	6063      	str	r3, [r4, #4]
 8004830:	6014      	str	r4, [r2, #0]
 8004832:	b003      	add	sp, #12
 8004834:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004838:	f000 b8e2 	b.w	8004a00 <__malloc_unlock>
 800483c:	42a3      	cmp	r3, r4
 800483e:	d908      	bls.n	8004852 <_free_r+0x46>
 8004840:	6825      	ldr	r5, [r4, #0]
 8004842:	1961      	adds	r1, r4, r5
 8004844:	428b      	cmp	r3, r1
 8004846:	bf01      	itttt	eq
 8004848:	6819      	ldreq	r1, [r3, #0]
 800484a:	685b      	ldreq	r3, [r3, #4]
 800484c:	1949      	addeq	r1, r1, r5
 800484e:	6021      	streq	r1, [r4, #0]
 8004850:	e7ed      	b.n	800482e <_free_r+0x22>
 8004852:	461a      	mov	r2, r3
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	b10b      	cbz	r3, 800485c <_free_r+0x50>
 8004858:	42a3      	cmp	r3, r4
 800485a:	d9fa      	bls.n	8004852 <_free_r+0x46>
 800485c:	6811      	ldr	r1, [r2, #0]
 800485e:	1855      	adds	r5, r2, r1
 8004860:	42a5      	cmp	r5, r4
 8004862:	d10b      	bne.n	800487c <_free_r+0x70>
 8004864:	6824      	ldr	r4, [r4, #0]
 8004866:	4421      	add	r1, r4
 8004868:	1854      	adds	r4, r2, r1
 800486a:	42a3      	cmp	r3, r4
 800486c:	6011      	str	r1, [r2, #0]
 800486e:	d1e0      	bne.n	8004832 <_free_r+0x26>
 8004870:	681c      	ldr	r4, [r3, #0]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	6053      	str	r3, [r2, #4]
 8004876:	440c      	add	r4, r1
 8004878:	6014      	str	r4, [r2, #0]
 800487a:	e7da      	b.n	8004832 <_free_r+0x26>
 800487c:	d902      	bls.n	8004884 <_free_r+0x78>
 800487e:	230c      	movs	r3, #12
 8004880:	6003      	str	r3, [r0, #0]
 8004882:	e7d6      	b.n	8004832 <_free_r+0x26>
 8004884:	6825      	ldr	r5, [r4, #0]
 8004886:	1961      	adds	r1, r4, r5
 8004888:	428b      	cmp	r3, r1
 800488a:	bf04      	itt	eq
 800488c:	6819      	ldreq	r1, [r3, #0]
 800488e:	685b      	ldreq	r3, [r3, #4]
 8004890:	6063      	str	r3, [r4, #4]
 8004892:	bf04      	itt	eq
 8004894:	1949      	addeq	r1, r1, r5
 8004896:	6021      	streq	r1, [r4, #0]
 8004898:	6054      	str	r4, [r2, #4]
 800489a:	e7ca      	b.n	8004832 <_free_r+0x26>
 800489c:	b003      	add	sp, #12
 800489e:	bd30      	pop	{r4, r5, pc}
 80048a0:	2000038c 	.word	0x2000038c

080048a4 <malloc>:
 80048a4:	4b02      	ldr	r3, [pc, #8]	; (80048b0 <malloc+0xc>)
 80048a6:	4601      	mov	r1, r0
 80048a8:	6818      	ldr	r0, [r3, #0]
 80048aa:	f000 b823 	b.w	80048f4 <_malloc_r>
 80048ae:	bf00      	nop
 80048b0:	20000064 	.word	0x20000064

080048b4 <sbrk_aligned>:
 80048b4:	b570      	push	{r4, r5, r6, lr}
 80048b6:	4e0e      	ldr	r6, [pc, #56]	; (80048f0 <sbrk_aligned+0x3c>)
 80048b8:	460c      	mov	r4, r1
 80048ba:	6831      	ldr	r1, [r6, #0]
 80048bc:	4605      	mov	r5, r0
 80048be:	b911      	cbnz	r1, 80048c6 <sbrk_aligned+0x12>
 80048c0:	f001 fe1a 	bl	80064f8 <_sbrk_r>
 80048c4:	6030      	str	r0, [r6, #0]
 80048c6:	4621      	mov	r1, r4
 80048c8:	4628      	mov	r0, r5
 80048ca:	f001 fe15 	bl	80064f8 <_sbrk_r>
 80048ce:	1c43      	adds	r3, r0, #1
 80048d0:	d00a      	beq.n	80048e8 <sbrk_aligned+0x34>
 80048d2:	1cc4      	adds	r4, r0, #3
 80048d4:	f024 0403 	bic.w	r4, r4, #3
 80048d8:	42a0      	cmp	r0, r4
 80048da:	d007      	beq.n	80048ec <sbrk_aligned+0x38>
 80048dc:	1a21      	subs	r1, r4, r0
 80048de:	4628      	mov	r0, r5
 80048e0:	f001 fe0a 	bl	80064f8 <_sbrk_r>
 80048e4:	3001      	adds	r0, #1
 80048e6:	d101      	bne.n	80048ec <sbrk_aligned+0x38>
 80048e8:	f04f 34ff 	mov.w	r4, #4294967295
 80048ec:	4620      	mov	r0, r4
 80048ee:	bd70      	pop	{r4, r5, r6, pc}
 80048f0:	20000390 	.word	0x20000390

080048f4 <_malloc_r>:
 80048f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80048f8:	1ccd      	adds	r5, r1, #3
 80048fa:	f025 0503 	bic.w	r5, r5, #3
 80048fe:	3508      	adds	r5, #8
 8004900:	2d0c      	cmp	r5, #12
 8004902:	bf38      	it	cc
 8004904:	250c      	movcc	r5, #12
 8004906:	2d00      	cmp	r5, #0
 8004908:	4607      	mov	r7, r0
 800490a:	db01      	blt.n	8004910 <_malloc_r+0x1c>
 800490c:	42a9      	cmp	r1, r5
 800490e:	d905      	bls.n	800491c <_malloc_r+0x28>
 8004910:	230c      	movs	r3, #12
 8004912:	603b      	str	r3, [r7, #0]
 8004914:	2600      	movs	r6, #0
 8004916:	4630      	mov	r0, r6
 8004918:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800491c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80049f0 <_malloc_r+0xfc>
 8004920:	f000 f868 	bl	80049f4 <__malloc_lock>
 8004924:	f8d8 3000 	ldr.w	r3, [r8]
 8004928:	461c      	mov	r4, r3
 800492a:	bb5c      	cbnz	r4, 8004984 <_malloc_r+0x90>
 800492c:	4629      	mov	r1, r5
 800492e:	4638      	mov	r0, r7
 8004930:	f7ff ffc0 	bl	80048b4 <sbrk_aligned>
 8004934:	1c43      	adds	r3, r0, #1
 8004936:	4604      	mov	r4, r0
 8004938:	d155      	bne.n	80049e6 <_malloc_r+0xf2>
 800493a:	f8d8 4000 	ldr.w	r4, [r8]
 800493e:	4626      	mov	r6, r4
 8004940:	2e00      	cmp	r6, #0
 8004942:	d145      	bne.n	80049d0 <_malloc_r+0xdc>
 8004944:	2c00      	cmp	r4, #0
 8004946:	d048      	beq.n	80049da <_malloc_r+0xe6>
 8004948:	6823      	ldr	r3, [r4, #0]
 800494a:	4631      	mov	r1, r6
 800494c:	4638      	mov	r0, r7
 800494e:	eb04 0903 	add.w	r9, r4, r3
 8004952:	f001 fdd1 	bl	80064f8 <_sbrk_r>
 8004956:	4581      	cmp	r9, r0
 8004958:	d13f      	bne.n	80049da <_malloc_r+0xe6>
 800495a:	6821      	ldr	r1, [r4, #0]
 800495c:	1a6d      	subs	r5, r5, r1
 800495e:	4629      	mov	r1, r5
 8004960:	4638      	mov	r0, r7
 8004962:	f7ff ffa7 	bl	80048b4 <sbrk_aligned>
 8004966:	3001      	adds	r0, #1
 8004968:	d037      	beq.n	80049da <_malloc_r+0xe6>
 800496a:	6823      	ldr	r3, [r4, #0]
 800496c:	442b      	add	r3, r5
 800496e:	6023      	str	r3, [r4, #0]
 8004970:	f8d8 3000 	ldr.w	r3, [r8]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d038      	beq.n	80049ea <_malloc_r+0xf6>
 8004978:	685a      	ldr	r2, [r3, #4]
 800497a:	42a2      	cmp	r2, r4
 800497c:	d12b      	bne.n	80049d6 <_malloc_r+0xe2>
 800497e:	2200      	movs	r2, #0
 8004980:	605a      	str	r2, [r3, #4]
 8004982:	e00f      	b.n	80049a4 <_malloc_r+0xb0>
 8004984:	6822      	ldr	r2, [r4, #0]
 8004986:	1b52      	subs	r2, r2, r5
 8004988:	d41f      	bmi.n	80049ca <_malloc_r+0xd6>
 800498a:	2a0b      	cmp	r2, #11
 800498c:	d917      	bls.n	80049be <_malloc_r+0xca>
 800498e:	1961      	adds	r1, r4, r5
 8004990:	42a3      	cmp	r3, r4
 8004992:	6025      	str	r5, [r4, #0]
 8004994:	bf18      	it	ne
 8004996:	6059      	strne	r1, [r3, #4]
 8004998:	6863      	ldr	r3, [r4, #4]
 800499a:	bf08      	it	eq
 800499c:	f8c8 1000 	streq.w	r1, [r8]
 80049a0:	5162      	str	r2, [r4, r5]
 80049a2:	604b      	str	r3, [r1, #4]
 80049a4:	4638      	mov	r0, r7
 80049a6:	f104 060b 	add.w	r6, r4, #11
 80049aa:	f000 f829 	bl	8004a00 <__malloc_unlock>
 80049ae:	f026 0607 	bic.w	r6, r6, #7
 80049b2:	1d23      	adds	r3, r4, #4
 80049b4:	1af2      	subs	r2, r6, r3
 80049b6:	d0ae      	beq.n	8004916 <_malloc_r+0x22>
 80049b8:	1b9b      	subs	r3, r3, r6
 80049ba:	50a3      	str	r3, [r4, r2]
 80049bc:	e7ab      	b.n	8004916 <_malloc_r+0x22>
 80049be:	42a3      	cmp	r3, r4
 80049c0:	6862      	ldr	r2, [r4, #4]
 80049c2:	d1dd      	bne.n	8004980 <_malloc_r+0x8c>
 80049c4:	f8c8 2000 	str.w	r2, [r8]
 80049c8:	e7ec      	b.n	80049a4 <_malloc_r+0xb0>
 80049ca:	4623      	mov	r3, r4
 80049cc:	6864      	ldr	r4, [r4, #4]
 80049ce:	e7ac      	b.n	800492a <_malloc_r+0x36>
 80049d0:	4634      	mov	r4, r6
 80049d2:	6876      	ldr	r6, [r6, #4]
 80049d4:	e7b4      	b.n	8004940 <_malloc_r+0x4c>
 80049d6:	4613      	mov	r3, r2
 80049d8:	e7cc      	b.n	8004974 <_malloc_r+0x80>
 80049da:	230c      	movs	r3, #12
 80049dc:	603b      	str	r3, [r7, #0]
 80049de:	4638      	mov	r0, r7
 80049e0:	f000 f80e 	bl	8004a00 <__malloc_unlock>
 80049e4:	e797      	b.n	8004916 <_malloc_r+0x22>
 80049e6:	6025      	str	r5, [r4, #0]
 80049e8:	e7dc      	b.n	80049a4 <_malloc_r+0xb0>
 80049ea:	605b      	str	r3, [r3, #4]
 80049ec:	deff      	udf	#255	; 0xff
 80049ee:	bf00      	nop
 80049f0:	2000038c 	.word	0x2000038c

080049f4 <__malloc_lock>:
 80049f4:	4801      	ldr	r0, [pc, #4]	; (80049fc <__malloc_lock+0x8>)
 80049f6:	f7ff b884 	b.w	8003b02 <__retarget_lock_acquire_recursive>
 80049fa:	bf00      	nop
 80049fc:	20000388 	.word	0x20000388

08004a00 <__malloc_unlock>:
 8004a00:	4801      	ldr	r0, [pc, #4]	; (8004a08 <__malloc_unlock+0x8>)
 8004a02:	f7ff b87f 	b.w	8003b04 <__retarget_lock_release_recursive>
 8004a06:	bf00      	nop
 8004a08:	20000388 	.word	0x20000388

08004a0c <_Balloc>:
 8004a0c:	b570      	push	{r4, r5, r6, lr}
 8004a0e:	69c6      	ldr	r6, [r0, #28]
 8004a10:	4604      	mov	r4, r0
 8004a12:	460d      	mov	r5, r1
 8004a14:	b976      	cbnz	r6, 8004a34 <_Balloc+0x28>
 8004a16:	2010      	movs	r0, #16
 8004a18:	f7ff ff44 	bl	80048a4 <malloc>
 8004a1c:	4602      	mov	r2, r0
 8004a1e:	61e0      	str	r0, [r4, #28]
 8004a20:	b920      	cbnz	r0, 8004a2c <_Balloc+0x20>
 8004a22:	4b18      	ldr	r3, [pc, #96]	; (8004a84 <_Balloc+0x78>)
 8004a24:	4818      	ldr	r0, [pc, #96]	; (8004a88 <_Balloc+0x7c>)
 8004a26:	216b      	movs	r1, #107	; 0x6b
 8004a28:	f001 fd8e 	bl	8006548 <__assert_func>
 8004a2c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004a30:	6006      	str	r6, [r0, #0]
 8004a32:	60c6      	str	r6, [r0, #12]
 8004a34:	69e6      	ldr	r6, [r4, #28]
 8004a36:	68f3      	ldr	r3, [r6, #12]
 8004a38:	b183      	cbz	r3, 8004a5c <_Balloc+0x50>
 8004a3a:	69e3      	ldr	r3, [r4, #28]
 8004a3c:	68db      	ldr	r3, [r3, #12]
 8004a3e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004a42:	b9b8      	cbnz	r0, 8004a74 <_Balloc+0x68>
 8004a44:	2101      	movs	r1, #1
 8004a46:	fa01 f605 	lsl.w	r6, r1, r5
 8004a4a:	1d72      	adds	r2, r6, #5
 8004a4c:	0092      	lsls	r2, r2, #2
 8004a4e:	4620      	mov	r0, r4
 8004a50:	f001 fd98 	bl	8006584 <_calloc_r>
 8004a54:	b160      	cbz	r0, 8004a70 <_Balloc+0x64>
 8004a56:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004a5a:	e00e      	b.n	8004a7a <_Balloc+0x6e>
 8004a5c:	2221      	movs	r2, #33	; 0x21
 8004a5e:	2104      	movs	r1, #4
 8004a60:	4620      	mov	r0, r4
 8004a62:	f001 fd8f 	bl	8006584 <_calloc_r>
 8004a66:	69e3      	ldr	r3, [r4, #28]
 8004a68:	60f0      	str	r0, [r6, #12]
 8004a6a:	68db      	ldr	r3, [r3, #12]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d1e4      	bne.n	8004a3a <_Balloc+0x2e>
 8004a70:	2000      	movs	r0, #0
 8004a72:	bd70      	pop	{r4, r5, r6, pc}
 8004a74:	6802      	ldr	r2, [r0, #0]
 8004a76:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004a80:	e7f7      	b.n	8004a72 <_Balloc+0x66>
 8004a82:	bf00      	nop
 8004a84:	080072ee 	.word	0x080072ee
 8004a88:	0800736e 	.word	0x0800736e

08004a8c <_Bfree>:
 8004a8c:	b570      	push	{r4, r5, r6, lr}
 8004a8e:	69c6      	ldr	r6, [r0, #28]
 8004a90:	4605      	mov	r5, r0
 8004a92:	460c      	mov	r4, r1
 8004a94:	b976      	cbnz	r6, 8004ab4 <_Bfree+0x28>
 8004a96:	2010      	movs	r0, #16
 8004a98:	f7ff ff04 	bl	80048a4 <malloc>
 8004a9c:	4602      	mov	r2, r0
 8004a9e:	61e8      	str	r0, [r5, #28]
 8004aa0:	b920      	cbnz	r0, 8004aac <_Bfree+0x20>
 8004aa2:	4b09      	ldr	r3, [pc, #36]	; (8004ac8 <_Bfree+0x3c>)
 8004aa4:	4809      	ldr	r0, [pc, #36]	; (8004acc <_Bfree+0x40>)
 8004aa6:	218f      	movs	r1, #143	; 0x8f
 8004aa8:	f001 fd4e 	bl	8006548 <__assert_func>
 8004aac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004ab0:	6006      	str	r6, [r0, #0]
 8004ab2:	60c6      	str	r6, [r0, #12]
 8004ab4:	b13c      	cbz	r4, 8004ac6 <_Bfree+0x3a>
 8004ab6:	69eb      	ldr	r3, [r5, #28]
 8004ab8:	6862      	ldr	r2, [r4, #4]
 8004aba:	68db      	ldr	r3, [r3, #12]
 8004abc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004ac0:	6021      	str	r1, [r4, #0]
 8004ac2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004ac6:	bd70      	pop	{r4, r5, r6, pc}
 8004ac8:	080072ee 	.word	0x080072ee
 8004acc:	0800736e 	.word	0x0800736e

08004ad0 <__multadd>:
 8004ad0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ad4:	690d      	ldr	r5, [r1, #16]
 8004ad6:	4607      	mov	r7, r0
 8004ad8:	460c      	mov	r4, r1
 8004ada:	461e      	mov	r6, r3
 8004adc:	f101 0c14 	add.w	ip, r1, #20
 8004ae0:	2000      	movs	r0, #0
 8004ae2:	f8dc 3000 	ldr.w	r3, [ip]
 8004ae6:	b299      	uxth	r1, r3
 8004ae8:	fb02 6101 	mla	r1, r2, r1, r6
 8004aec:	0c1e      	lsrs	r6, r3, #16
 8004aee:	0c0b      	lsrs	r3, r1, #16
 8004af0:	fb02 3306 	mla	r3, r2, r6, r3
 8004af4:	b289      	uxth	r1, r1
 8004af6:	3001      	adds	r0, #1
 8004af8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004afc:	4285      	cmp	r5, r0
 8004afe:	f84c 1b04 	str.w	r1, [ip], #4
 8004b02:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8004b06:	dcec      	bgt.n	8004ae2 <__multadd+0x12>
 8004b08:	b30e      	cbz	r6, 8004b4e <__multadd+0x7e>
 8004b0a:	68a3      	ldr	r3, [r4, #8]
 8004b0c:	42ab      	cmp	r3, r5
 8004b0e:	dc19      	bgt.n	8004b44 <__multadd+0x74>
 8004b10:	6861      	ldr	r1, [r4, #4]
 8004b12:	4638      	mov	r0, r7
 8004b14:	3101      	adds	r1, #1
 8004b16:	f7ff ff79 	bl	8004a0c <_Balloc>
 8004b1a:	4680      	mov	r8, r0
 8004b1c:	b928      	cbnz	r0, 8004b2a <__multadd+0x5a>
 8004b1e:	4602      	mov	r2, r0
 8004b20:	4b0c      	ldr	r3, [pc, #48]	; (8004b54 <__multadd+0x84>)
 8004b22:	480d      	ldr	r0, [pc, #52]	; (8004b58 <__multadd+0x88>)
 8004b24:	21ba      	movs	r1, #186	; 0xba
 8004b26:	f001 fd0f 	bl	8006548 <__assert_func>
 8004b2a:	6922      	ldr	r2, [r4, #16]
 8004b2c:	3202      	adds	r2, #2
 8004b2e:	f104 010c 	add.w	r1, r4, #12
 8004b32:	0092      	lsls	r2, r2, #2
 8004b34:	300c      	adds	r0, #12
 8004b36:	f001 fcef 	bl	8006518 <memcpy>
 8004b3a:	4621      	mov	r1, r4
 8004b3c:	4638      	mov	r0, r7
 8004b3e:	f7ff ffa5 	bl	8004a8c <_Bfree>
 8004b42:	4644      	mov	r4, r8
 8004b44:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004b48:	3501      	adds	r5, #1
 8004b4a:	615e      	str	r6, [r3, #20]
 8004b4c:	6125      	str	r5, [r4, #16]
 8004b4e:	4620      	mov	r0, r4
 8004b50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b54:	0800735d 	.word	0x0800735d
 8004b58:	0800736e 	.word	0x0800736e

08004b5c <__s2b>:
 8004b5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004b60:	460c      	mov	r4, r1
 8004b62:	4615      	mov	r5, r2
 8004b64:	461f      	mov	r7, r3
 8004b66:	2209      	movs	r2, #9
 8004b68:	3308      	adds	r3, #8
 8004b6a:	4606      	mov	r6, r0
 8004b6c:	fb93 f3f2 	sdiv	r3, r3, r2
 8004b70:	2100      	movs	r1, #0
 8004b72:	2201      	movs	r2, #1
 8004b74:	429a      	cmp	r2, r3
 8004b76:	db09      	blt.n	8004b8c <__s2b+0x30>
 8004b78:	4630      	mov	r0, r6
 8004b7a:	f7ff ff47 	bl	8004a0c <_Balloc>
 8004b7e:	b940      	cbnz	r0, 8004b92 <__s2b+0x36>
 8004b80:	4602      	mov	r2, r0
 8004b82:	4b19      	ldr	r3, [pc, #100]	; (8004be8 <__s2b+0x8c>)
 8004b84:	4819      	ldr	r0, [pc, #100]	; (8004bec <__s2b+0x90>)
 8004b86:	21d3      	movs	r1, #211	; 0xd3
 8004b88:	f001 fcde 	bl	8006548 <__assert_func>
 8004b8c:	0052      	lsls	r2, r2, #1
 8004b8e:	3101      	adds	r1, #1
 8004b90:	e7f0      	b.n	8004b74 <__s2b+0x18>
 8004b92:	9b08      	ldr	r3, [sp, #32]
 8004b94:	6143      	str	r3, [r0, #20]
 8004b96:	2d09      	cmp	r5, #9
 8004b98:	f04f 0301 	mov.w	r3, #1
 8004b9c:	6103      	str	r3, [r0, #16]
 8004b9e:	dd16      	ble.n	8004bce <__s2b+0x72>
 8004ba0:	f104 0909 	add.w	r9, r4, #9
 8004ba4:	46c8      	mov	r8, r9
 8004ba6:	442c      	add	r4, r5
 8004ba8:	f818 3b01 	ldrb.w	r3, [r8], #1
 8004bac:	4601      	mov	r1, r0
 8004bae:	3b30      	subs	r3, #48	; 0x30
 8004bb0:	220a      	movs	r2, #10
 8004bb2:	4630      	mov	r0, r6
 8004bb4:	f7ff ff8c 	bl	8004ad0 <__multadd>
 8004bb8:	45a0      	cmp	r8, r4
 8004bba:	d1f5      	bne.n	8004ba8 <__s2b+0x4c>
 8004bbc:	f1a5 0408 	sub.w	r4, r5, #8
 8004bc0:	444c      	add	r4, r9
 8004bc2:	1b2d      	subs	r5, r5, r4
 8004bc4:	1963      	adds	r3, r4, r5
 8004bc6:	42bb      	cmp	r3, r7
 8004bc8:	db04      	blt.n	8004bd4 <__s2b+0x78>
 8004bca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004bce:	340a      	adds	r4, #10
 8004bd0:	2509      	movs	r5, #9
 8004bd2:	e7f6      	b.n	8004bc2 <__s2b+0x66>
 8004bd4:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004bd8:	4601      	mov	r1, r0
 8004bda:	3b30      	subs	r3, #48	; 0x30
 8004bdc:	220a      	movs	r2, #10
 8004bde:	4630      	mov	r0, r6
 8004be0:	f7ff ff76 	bl	8004ad0 <__multadd>
 8004be4:	e7ee      	b.n	8004bc4 <__s2b+0x68>
 8004be6:	bf00      	nop
 8004be8:	0800735d 	.word	0x0800735d
 8004bec:	0800736e 	.word	0x0800736e

08004bf0 <__hi0bits>:
 8004bf0:	0c03      	lsrs	r3, r0, #16
 8004bf2:	041b      	lsls	r3, r3, #16
 8004bf4:	b9d3      	cbnz	r3, 8004c2c <__hi0bits+0x3c>
 8004bf6:	0400      	lsls	r0, r0, #16
 8004bf8:	2310      	movs	r3, #16
 8004bfa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8004bfe:	bf04      	itt	eq
 8004c00:	0200      	lsleq	r0, r0, #8
 8004c02:	3308      	addeq	r3, #8
 8004c04:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8004c08:	bf04      	itt	eq
 8004c0a:	0100      	lsleq	r0, r0, #4
 8004c0c:	3304      	addeq	r3, #4
 8004c0e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8004c12:	bf04      	itt	eq
 8004c14:	0080      	lsleq	r0, r0, #2
 8004c16:	3302      	addeq	r3, #2
 8004c18:	2800      	cmp	r0, #0
 8004c1a:	db05      	blt.n	8004c28 <__hi0bits+0x38>
 8004c1c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8004c20:	f103 0301 	add.w	r3, r3, #1
 8004c24:	bf08      	it	eq
 8004c26:	2320      	moveq	r3, #32
 8004c28:	4618      	mov	r0, r3
 8004c2a:	4770      	bx	lr
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	e7e4      	b.n	8004bfa <__hi0bits+0xa>

08004c30 <__lo0bits>:
 8004c30:	6803      	ldr	r3, [r0, #0]
 8004c32:	f013 0207 	ands.w	r2, r3, #7
 8004c36:	d00c      	beq.n	8004c52 <__lo0bits+0x22>
 8004c38:	07d9      	lsls	r1, r3, #31
 8004c3a:	d422      	bmi.n	8004c82 <__lo0bits+0x52>
 8004c3c:	079a      	lsls	r2, r3, #30
 8004c3e:	bf49      	itett	mi
 8004c40:	085b      	lsrmi	r3, r3, #1
 8004c42:	089b      	lsrpl	r3, r3, #2
 8004c44:	6003      	strmi	r3, [r0, #0]
 8004c46:	2201      	movmi	r2, #1
 8004c48:	bf5c      	itt	pl
 8004c4a:	6003      	strpl	r3, [r0, #0]
 8004c4c:	2202      	movpl	r2, #2
 8004c4e:	4610      	mov	r0, r2
 8004c50:	4770      	bx	lr
 8004c52:	b299      	uxth	r1, r3
 8004c54:	b909      	cbnz	r1, 8004c5a <__lo0bits+0x2a>
 8004c56:	0c1b      	lsrs	r3, r3, #16
 8004c58:	2210      	movs	r2, #16
 8004c5a:	b2d9      	uxtb	r1, r3
 8004c5c:	b909      	cbnz	r1, 8004c62 <__lo0bits+0x32>
 8004c5e:	3208      	adds	r2, #8
 8004c60:	0a1b      	lsrs	r3, r3, #8
 8004c62:	0719      	lsls	r1, r3, #28
 8004c64:	bf04      	itt	eq
 8004c66:	091b      	lsreq	r3, r3, #4
 8004c68:	3204      	addeq	r2, #4
 8004c6a:	0799      	lsls	r1, r3, #30
 8004c6c:	bf04      	itt	eq
 8004c6e:	089b      	lsreq	r3, r3, #2
 8004c70:	3202      	addeq	r2, #2
 8004c72:	07d9      	lsls	r1, r3, #31
 8004c74:	d403      	bmi.n	8004c7e <__lo0bits+0x4e>
 8004c76:	085b      	lsrs	r3, r3, #1
 8004c78:	f102 0201 	add.w	r2, r2, #1
 8004c7c:	d003      	beq.n	8004c86 <__lo0bits+0x56>
 8004c7e:	6003      	str	r3, [r0, #0]
 8004c80:	e7e5      	b.n	8004c4e <__lo0bits+0x1e>
 8004c82:	2200      	movs	r2, #0
 8004c84:	e7e3      	b.n	8004c4e <__lo0bits+0x1e>
 8004c86:	2220      	movs	r2, #32
 8004c88:	e7e1      	b.n	8004c4e <__lo0bits+0x1e>
	...

08004c8c <__i2b>:
 8004c8c:	b510      	push	{r4, lr}
 8004c8e:	460c      	mov	r4, r1
 8004c90:	2101      	movs	r1, #1
 8004c92:	f7ff febb 	bl	8004a0c <_Balloc>
 8004c96:	4602      	mov	r2, r0
 8004c98:	b928      	cbnz	r0, 8004ca6 <__i2b+0x1a>
 8004c9a:	4b05      	ldr	r3, [pc, #20]	; (8004cb0 <__i2b+0x24>)
 8004c9c:	4805      	ldr	r0, [pc, #20]	; (8004cb4 <__i2b+0x28>)
 8004c9e:	f240 1145 	movw	r1, #325	; 0x145
 8004ca2:	f001 fc51 	bl	8006548 <__assert_func>
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	6144      	str	r4, [r0, #20]
 8004caa:	6103      	str	r3, [r0, #16]
 8004cac:	bd10      	pop	{r4, pc}
 8004cae:	bf00      	nop
 8004cb0:	0800735d 	.word	0x0800735d
 8004cb4:	0800736e 	.word	0x0800736e

08004cb8 <__multiply>:
 8004cb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cbc:	4691      	mov	r9, r2
 8004cbe:	690a      	ldr	r2, [r1, #16]
 8004cc0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8004cc4:	429a      	cmp	r2, r3
 8004cc6:	bfb8      	it	lt
 8004cc8:	460b      	movlt	r3, r1
 8004cca:	460c      	mov	r4, r1
 8004ccc:	bfbc      	itt	lt
 8004cce:	464c      	movlt	r4, r9
 8004cd0:	4699      	movlt	r9, r3
 8004cd2:	6927      	ldr	r7, [r4, #16]
 8004cd4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8004cd8:	68a3      	ldr	r3, [r4, #8]
 8004cda:	6861      	ldr	r1, [r4, #4]
 8004cdc:	eb07 060a 	add.w	r6, r7, sl
 8004ce0:	42b3      	cmp	r3, r6
 8004ce2:	b085      	sub	sp, #20
 8004ce4:	bfb8      	it	lt
 8004ce6:	3101      	addlt	r1, #1
 8004ce8:	f7ff fe90 	bl	8004a0c <_Balloc>
 8004cec:	b930      	cbnz	r0, 8004cfc <__multiply+0x44>
 8004cee:	4602      	mov	r2, r0
 8004cf0:	4b44      	ldr	r3, [pc, #272]	; (8004e04 <__multiply+0x14c>)
 8004cf2:	4845      	ldr	r0, [pc, #276]	; (8004e08 <__multiply+0x150>)
 8004cf4:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8004cf8:	f001 fc26 	bl	8006548 <__assert_func>
 8004cfc:	f100 0514 	add.w	r5, r0, #20
 8004d00:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8004d04:	462b      	mov	r3, r5
 8004d06:	2200      	movs	r2, #0
 8004d08:	4543      	cmp	r3, r8
 8004d0a:	d321      	bcc.n	8004d50 <__multiply+0x98>
 8004d0c:	f104 0314 	add.w	r3, r4, #20
 8004d10:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8004d14:	f109 0314 	add.w	r3, r9, #20
 8004d18:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8004d1c:	9202      	str	r2, [sp, #8]
 8004d1e:	1b3a      	subs	r2, r7, r4
 8004d20:	3a15      	subs	r2, #21
 8004d22:	f022 0203 	bic.w	r2, r2, #3
 8004d26:	3204      	adds	r2, #4
 8004d28:	f104 0115 	add.w	r1, r4, #21
 8004d2c:	428f      	cmp	r7, r1
 8004d2e:	bf38      	it	cc
 8004d30:	2204      	movcc	r2, #4
 8004d32:	9201      	str	r2, [sp, #4]
 8004d34:	9a02      	ldr	r2, [sp, #8]
 8004d36:	9303      	str	r3, [sp, #12]
 8004d38:	429a      	cmp	r2, r3
 8004d3a:	d80c      	bhi.n	8004d56 <__multiply+0x9e>
 8004d3c:	2e00      	cmp	r6, #0
 8004d3e:	dd03      	ble.n	8004d48 <__multiply+0x90>
 8004d40:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d05b      	beq.n	8004e00 <__multiply+0x148>
 8004d48:	6106      	str	r6, [r0, #16]
 8004d4a:	b005      	add	sp, #20
 8004d4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d50:	f843 2b04 	str.w	r2, [r3], #4
 8004d54:	e7d8      	b.n	8004d08 <__multiply+0x50>
 8004d56:	f8b3 a000 	ldrh.w	sl, [r3]
 8004d5a:	f1ba 0f00 	cmp.w	sl, #0
 8004d5e:	d024      	beq.n	8004daa <__multiply+0xf2>
 8004d60:	f104 0e14 	add.w	lr, r4, #20
 8004d64:	46a9      	mov	r9, r5
 8004d66:	f04f 0c00 	mov.w	ip, #0
 8004d6a:	f85e 2b04 	ldr.w	r2, [lr], #4
 8004d6e:	f8d9 1000 	ldr.w	r1, [r9]
 8004d72:	fa1f fb82 	uxth.w	fp, r2
 8004d76:	b289      	uxth	r1, r1
 8004d78:	fb0a 110b 	mla	r1, sl, fp, r1
 8004d7c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8004d80:	f8d9 2000 	ldr.w	r2, [r9]
 8004d84:	4461      	add	r1, ip
 8004d86:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8004d8a:	fb0a c20b 	mla	r2, sl, fp, ip
 8004d8e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8004d92:	b289      	uxth	r1, r1
 8004d94:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8004d98:	4577      	cmp	r7, lr
 8004d9a:	f849 1b04 	str.w	r1, [r9], #4
 8004d9e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8004da2:	d8e2      	bhi.n	8004d6a <__multiply+0xb2>
 8004da4:	9a01      	ldr	r2, [sp, #4]
 8004da6:	f845 c002 	str.w	ip, [r5, r2]
 8004daa:	9a03      	ldr	r2, [sp, #12]
 8004dac:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8004db0:	3304      	adds	r3, #4
 8004db2:	f1b9 0f00 	cmp.w	r9, #0
 8004db6:	d021      	beq.n	8004dfc <__multiply+0x144>
 8004db8:	6829      	ldr	r1, [r5, #0]
 8004dba:	f104 0c14 	add.w	ip, r4, #20
 8004dbe:	46ae      	mov	lr, r5
 8004dc0:	f04f 0a00 	mov.w	sl, #0
 8004dc4:	f8bc b000 	ldrh.w	fp, [ip]
 8004dc8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8004dcc:	fb09 220b 	mla	r2, r9, fp, r2
 8004dd0:	4452      	add	r2, sl
 8004dd2:	b289      	uxth	r1, r1
 8004dd4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8004dd8:	f84e 1b04 	str.w	r1, [lr], #4
 8004ddc:	f85c 1b04 	ldr.w	r1, [ip], #4
 8004de0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8004de4:	f8be 1000 	ldrh.w	r1, [lr]
 8004de8:	fb09 110a 	mla	r1, r9, sl, r1
 8004dec:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8004df0:	4567      	cmp	r7, ip
 8004df2:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8004df6:	d8e5      	bhi.n	8004dc4 <__multiply+0x10c>
 8004df8:	9a01      	ldr	r2, [sp, #4]
 8004dfa:	50a9      	str	r1, [r5, r2]
 8004dfc:	3504      	adds	r5, #4
 8004dfe:	e799      	b.n	8004d34 <__multiply+0x7c>
 8004e00:	3e01      	subs	r6, #1
 8004e02:	e79b      	b.n	8004d3c <__multiply+0x84>
 8004e04:	0800735d 	.word	0x0800735d
 8004e08:	0800736e 	.word	0x0800736e

08004e0c <__pow5mult>:
 8004e0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e10:	4615      	mov	r5, r2
 8004e12:	f012 0203 	ands.w	r2, r2, #3
 8004e16:	4606      	mov	r6, r0
 8004e18:	460f      	mov	r7, r1
 8004e1a:	d007      	beq.n	8004e2c <__pow5mult+0x20>
 8004e1c:	4c25      	ldr	r4, [pc, #148]	; (8004eb4 <__pow5mult+0xa8>)
 8004e1e:	3a01      	subs	r2, #1
 8004e20:	2300      	movs	r3, #0
 8004e22:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004e26:	f7ff fe53 	bl	8004ad0 <__multadd>
 8004e2a:	4607      	mov	r7, r0
 8004e2c:	10ad      	asrs	r5, r5, #2
 8004e2e:	d03d      	beq.n	8004eac <__pow5mult+0xa0>
 8004e30:	69f4      	ldr	r4, [r6, #28]
 8004e32:	b97c      	cbnz	r4, 8004e54 <__pow5mult+0x48>
 8004e34:	2010      	movs	r0, #16
 8004e36:	f7ff fd35 	bl	80048a4 <malloc>
 8004e3a:	4602      	mov	r2, r0
 8004e3c:	61f0      	str	r0, [r6, #28]
 8004e3e:	b928      	cbnz	r0, 8004e4c <__pow5mult+0x40>
 8004e40:	4b1d      	ldr	r3, [pc, #116]	; (8004eb8 <__pow5mult+0xac>)
 8004e42:	481e      	ldr	r0, [pc, #120]	; (8004ebc <__pow5mult+0xb0>)
 8004e44:	f240 11b3 	movw	r1, #435	; 0x1b3
 8004e48:	f001 fb7e 	bl	8006548 <__assert_func>
 8004e4c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004e50:	6004      	str	r4, [r0, #0]
 8004e52:	60c4      	str	r4, [r0, #12]
 8004e54:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8004e58:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004e5c:	b94c      	cbnz	r4, 8004e72 <__pow5mult+0x66>
 8004e5e:	f240 2171 	movw	r1, #625	; 0x271
 8004e62:	4630      	mov	r0, r6
 8004e64:	f7ff ff12 	bl	8004c8c <__i2b>
 8004e68:	2300      	movs	r3, #0
 8004e6a:	f8c8 0008 	str.w	r0, [r8, #8]
 8004e6e:	4604      	mov	r4, r0
 8004e70:	6003      	str	r3, [r0, #0]
 8004e72:	f04f 0900 	mov.w	r9, #0
 8004e76:	07eb      	lsls	r3, r5, #31
 8004e78:	d50a      	bpl.n	8004e90 <__pow5mult+0x84>
 8004e7a:	4639      	mov	r1, r7
 8004e7c:	4622      	mov	r2, r4
 8004e7e:	4630      	mov	r0, r6
 8004e80:	f7ff ff1a 	bl	8004cb8 <__multiply>
 8004e84:	4639      	mov	r1, r7
 8004e86:	4680      	mov	r8, r0
 8004e88:	4630      	mov	r0, r6
 8004e8a:	f7ff fdff 	bl	8004a8c <_Bfree>
 8004e8e:	4647      	mov	r7, r8
 8004e90:	106d      	asrs	r5, r5, #1
 8004e92:	d00b      	beq.n	8004eac <__pow5mult+0xa0>
 8004e94:	6820      	ldr	r0, [r4, #0]
 8004e96:	b938      	cbnz	r0, 8004ea8 <__pow5mult+0x9c>
 8004e98:	4622      	mov	r2, r4
 8004e9a:	4621      	mov	r1, r4
 8004e9c:	4630      	mov	r0, r6
 8004e9e:	f7ff ff0b 	bl	8004cb8 <__multiply>
 8004ea2:	6020      	str	r0, [r4, #0]
 8004ea4:	f8c0 9000 	str.w	r9, [r0]
 8004ea8:	4604      	mov	r4, r0
 8004eaa:	e7e4      	b.n	8004e76 <__pow5mult+0x6a>
 8004eac:	4638      	mov	r0, r7
 8004eae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004eb2:	bf00      	nop
 8004eb4:	080074b8 	.word	0x080074b8
 8004eb8:	080072ee 	.word	0x080072ee
 8004ebc:	0800736e 	.word	0x0800736e

08004ec0 <__lshift>:
 8004ec0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ec4:	460c      	mov	r4, r1
 8004ec6:	6849      	ldr	r1, [r1, #4]
 8004ec8:	6923      	ldr	r3, [r4, #16]
 8004eca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004ece:	68a3      	ldr	r3, [r4, #8]
 8004ed0:	4607      	mov	r7, r0
 8004ed2:	4691      	mov	r9, r2
 8004ed4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004ed8:	f108 0601 	add.w	r6, r8, #1
 8004edc:	42b3      	cmp	r3, r6
 8004ede:	db0b      	blt.n	8004ef8 <__lshift+0x38>
 8004ee0:	4638      	mov	r0, r7
 8004ee2:	f7ff fd93 	bl	8004a0c <_Balloc>
 8004ee6:	4605      	mov	r5, r0
 8004ee8:	b948      	cbnz	r0, 8004efe <__lshift+0x3e>
 8004eea:	4602      	mov	r2, r0
 8004eec:	4b28      	ldr	r3, [pc, #160]	; (8004f90 <__lshift+0xd0>)
 8004eee:	4829      	ldr	r0, [pc, #164]	; (8004f94 <__lshift+0xd4>)
 8004ef0:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8004ef4:	f001 fb28 	bl	8006548 <__assert_func>
 8004ef8:	3101      	adds	r1, #1
 8004efa:	005b      	lsls	r3, r3, #1
 8004efc:	e7ee      	b.n	8004edc <__lshift+0x1c>
 8004efe:	2300      	movs	r3, #0
 8004f00:	f100 0114 	add.w	r1, r0, #20
 8004f04:	f100 0210 	add.w	r2, r0, #16
 8004f08:	4618      	mov	r0, r3
 8004f0a:	4553      	cmp	r3, sl
 8004f0c:	db33      	blt.n	8004f76 <__lshift+0xb6>
 8004f0e:	6920      	ldr	r0, [r4, #16]
 8004f10:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004f14:	f104 0314 	add.w	r3, r4, #20
 8004f18:	f019 091f 	ands.w	r9, r9, #31
 8004f1c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004f20:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004f24:	d02b      	beq.n	8004f7e <__lshift+0xbe>
 8004f26:	f1c9 0e20 	rsb	lr, r9, #32
 8004f2a:	468a      	mov	sl, r1
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	6818      	ldr	r0, [r3, #0]
 8004f30:	fa00 f009 	lsl.w	r0, r0, r9
 8004f34:	4310      	orrs	r0, r2
 8004f36:	f84a 0b04 	str.w	r0, [sl], #4
 8004f3a:	f853 2b04 	ldr.w	r2, [r3], #4
 8004f3e:	459c      	cmp	ip, r3
 8004f40:	fa22 f20e 	lsr.w	r2, r2, lr
 8004f44:	d8f3      	bhi.n	8004f2e <__lshift+0x6e>
 8004f46:	ebac 0304 	sub.w	r3, ip, r4
 8004f4a:	3b15      	subs	r3, #21
 8004f4c:	f023 0303 	bic.w	r3, r3, #3
 8004f50:	3304      	adds	r3, #4
 8004f52:	f104 0015 	add.w	r0, r4, #21
 8004f56:	4584      	cmp	ip, r0
 8004f58:	bf38      	it	cc
 8004f5a:	2304      	movcc	r3, #4
 8004f5c:	50ca      	str	r2, [r1, r3]
 8004f5e:	b10a      	cbz	r2, 8004f64 <__lshift+0xa4>
 8004f60:	f108 0602 	add.w	r6, r8, #2
 8004f64:	3e01      	subs	r6, #1
 8004f66:	4638      	mov	r0, r7
 8004f68:	612e      	str	r6, [r5, #16]
 8004f6a:	4621      	mov	r1, r4
 8004f6c:	f7ff fd8e 	bl	8004a8c <_Bfree>
 8004f70:	4628      	mov	r0, r5
 8004f72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f76:	f842 0f04 	str.w	r0, [r2, #4]!
 8004f7a:	3301      	adds	r3, #1
 8004f7c:	e7c5      	b.n	8004f0a <__lshift+0x4a>
 8004f7e:	3904      	subs	r1, #4
 8004f80:	f853 2b04 	ldr.w	r2, [r3], #4
 8004f84:	f841 2f04 	str.w	r2, [r1, #4]!
 8004f88:	459c      	cmp	ip, r3
 8004f8a:	d8f9      	bhi.n	8004f80 <__lshift+0xc0>
 8004f8c:	e7ea      	b.n	8004f64 <__lshift+0xa4>
 8004f8e:	bf00      	nop
 8004f90:	0800735d 	.word	0x0800735d
 8004f94:	0800736e 	.word	0x0800736e

08004f98 <__mcmp>:
 8004f98:	b530      	push	{r4, r5, lr}
 8004f9a:	6902      	ldr	r2, [r0, #16]
 8004f9c:	690c      	ldr	r4, [r1, #16]
 8004f9e:	1b12      	subs	r2, r2, r4
 8004fa0:	d10e      	bne.n	8004fc0 <__mcmp+0x28>
 8004fa2:	f100 0314 	add.w	r3, r0, #20
 8004fa6:	3114      	adds	r1, #20
 8004fa8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8004fac:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8004fb0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8004fb4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8004fb8:	42a5      	cmp	r5, r4
 8004fba:	d003      	beq.n	8004fc4 <__mcmp+0x2c>
 8004fbc:	d305      	bcc.n	8004fca <__mcmp+0x32>
 8004fbe:	2201      	movs	r2, #1
 8004fc0:	4610      	mov	r0, r2
 8004fc2:	bd30      	pop	{r4, r5, pc}
 8004fc4:	4283      	cmp	r3, r0
 8004fc6:	d3f3      	bcc.n	8004fb0 <__mcmp+0x18>
 8004fc8:	e7fa      	b.n	8004fc0 <__mcmp+0x28>
 8004fca:	f04f 32ff 	mov.w	r2, #4294967295
 8004fce:	e7f7      	b.n	8004fc0 <__mcmp+0x28>

08004fd0 <__mdiff>:
 8004fd0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fd4:	460c      	mov	r4, r1
 8004fd6:	4606      	mov	r6, r0
 8004fd8:	4611      	mov	r1, r2
 8004fda:	4620      	mov	r0, r4
 8004fdc:	4690      	mov	r8, r2
 8004fde:	f7ff ffdb 	bl	8004f98 <__mcmp>
 8004fe2:	1e05      	subs	r5, r0, #0
 8004fe4:	d110      	bne.n	8005008 <__mdiff+0x38>
 8004fe6:	4629      	mov	r1, r5
 8004fe8:	4630      	mov	r0, r6
 8004fea:	f7ff fd0f 	bl	8004a0c <_Balloc>
 8004fee:	b930      	cbnz	r0, 8004ffe <__mdiff+0x2e>
 8004ff0:	4b3a      	ldr	r3, [pc, #232]	; (80050dc <__mdiff+0x10c>)
 8004ff2:	4602      	mov	r2, r0
 8004ff4:	f240 2137 	movw	r1, #567	; 0x237
 8004ff8:	4839      	ldr	r0, [pc, #228]	; (80050e0 <__mdiff+0x110>)
 8004ffa:	f001 faa5 	bl	8006548 <__assert_func>
 8004ffe:	2301      	movs	r3, #1
 8005000:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005004:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005008:	bfa4      	itt	ge
 800500a:	4643      	movge	r3, r8
 800500c:	46a0      	movge	r8, r4
 800500e:	4630      	mov	r0, r6
 8005010:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005014:	bfa6      	itte	ge
 8005016:	461c      	movge	r4, r3
 8005018:	2500      	movge	r5, #0
 800501a:	2501      	movlt	r5, #1
 800501c:	f7ff fcf6 	bl	8004a0c <_Balloc>
 8005020:	b920      	cbnz	r0, 800502c <__mdiff+0x5c>
 8005022:	4b2e      	ldr	r3, [pc, #184]	; (80050dc <__mdiff+0x10c>)
 8005024:	4602      	mov	r2, r0
 8005026:	f240 2145 	movw	r1, #581	; 0x245
 800502a:	e7e5      	b.n	8004ff8 <__mdiff+0x28>
 800502c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8005030:	6926      	ldr	r6, [r4, #16]
 8005032:	60c5      	str	r5, [r0, #12]
 8005034:	f104 0914 	add.w	r9, r4, #20
 8005038:	f108 0514 	add.w	r5, r8, #20
 800503c:	f100 0e14 	add.w	lr, r0, #20
 8005040:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8005044:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005048:	f108 0210 	add.w	r2, r8, #16
 800504c:	46f2      	mov	sl, lr
 800504e:	2100      	movs	r1, #0
 8005050:	f859 3b04 	ldr.w	r3, [r9], #4
 8005054:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8005058:	fa11 f88b 	uxtah	r8, r1, fp
 800505c:	b299      	uxth	r1, r3
 800505e:	0c1b      	lsrs	r3, r3, #16
 8005060:	eba8 0801 	sub.w	r8, r8, r1
 8005064:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005068:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800506c:	fa1f f888 	uxth.w	r8, r8
 8005070:	1419      	asrs	r1, r3, #16
 8005072:	454e      	cmp	r6, r9
 8005074:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8005078:	f84a 3b04 	str.w	r3, [sl], #4
 800507c:	d8e8      	bhi.n	8005050 <__mdiff+0x80>
 800507e:	1b33      	subs	r3, r6, r4
 8005080:	3b15      	subs	r3, #21
 8005082:	f023 0303 	bic.w	r3, r3, #3
 8005086:	3304      	adds	r3, #4
 8005088:	3415      	adds	r4, #21
 800508a:	42a6      	cmp	r6, r4
 800508c:	bf38      	it	cc
 800508e:	2304      	movcc	r3, #4
 8005090:	441d      	add	r5, r3
 8005092:	4473      	add	r3, lr
 8005094:	469e      	mov	lr, r3
 8005096:	462e      	mov	r6, r5
 8005098:	4566      	cmp	r6, ip
 800509a:	d30e      	bcc.n	80050ba <__mdiff+0xea>
 800509c:	f10c 0203 	add.w	r2, ip, #3
 80050a0:	1b52      	subs	r2, r2, r5
 80050a2:	f022 0203 	bic.w	r2, r2, #3
 80050a6:	3d03      	subs	r5, #3
 80050a8:	45ac      	cmp	ip, r5
 80050aa:	bf38      	it	cc
 80050ac:	2200      	movcc	r2, #0
 80050ae:	4413      	add	r3, r2
 80050b0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80050b4:	b17a      	cbz	r2, 80050d6 <__mdiff+0x106>
 80050b6:	6107      	str	r7, [r0, #16]
 80050b8:	e7a4      	b.n	8005004 <__mdiff+0x34>
 80050ba:	f856 8b04 	ldr.w	r8, [r6], #4
 80050be:	fa11 f288 	uxtah	r2, r1, r8
 80050c2:	1414      	asrs	r4, r2, #16
 80050c4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80050c8:	b292      	uxth	r2, r2
 80050ca:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80050ce:	f84e 2b04 	str.w	r2, [lr], #4
 80050d2:	1421      	asrs	r1, r4, #16
 80050d4:	e7e0      	b.n	8005098 <__mdiff+0xc8>
 80050d6:	3f01      	subs	r7, #1
 80050d8:	e7ea      	b.n	80050b0 <__mdiff+0xe0>
 80050da:	bf00      	nop
 80050dc:	0800735d 	.word	0x0800735d
 80050e0:	0800736e 	.word	0x0800736e

080050e4 <__ulp>:
 80050e4:	b082      	sub	sp, #8
 80050e6:	ed8d 0b00 	vstr	d0, [sp]
 80050ea:	9a01      	ldr	r2, [sp, #4]
 80050ec:	4b0f      	ldr	r3, [pc, #60]	; (800512c <__ulp+0x48>)
 80050ee:	4013      	ands	r3, r2
 80050f0:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	dc08      	bgt.n	800510a <__ulp+0x26>
 80050f8:	425b      	negs	r3, r3
 80050fa:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 80050fe:	ea4f 5223 	mov.w	r2, r3, asr #20
 8005102:	da04      	bge.n	800510e <__ulp+0x2a>
 8005104:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005108:	4113      	asrs	r3, r2
 800510a:	2200      	movs	r2, #0
 800510c:	e008      	b.n	8005120 <__ulp+0x3c>
 800510e:	f1a2 0314 	sub.w	r3, r2, #20
 8005112:	2b1e      	cmp	r3, #30
 8005114:	bfda      	itte	le
 8005116:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800511a:	40da      	lsrle	r2, r3
 800511c:	2201      	movgt	r2, #1
 800511e:	2300      	movs	r3, #0
 8005120:	4619      	mov	r1, r3
 8005122:	4610      	mov	r0, r2
 8005124:	ec41 0b10 	vmov	d0, r0, r1
 8005128:	b002      	add	sp, #8
 800512a:	4770      	bx	lr
 800512c:	7ff00000 	.word	0x7ff00000

08005130 <__b2d>:
 8005130:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005134:	6906      	ldr	r6, [r0, #16]
 8005136:	f100 0814 	add.w	r8, r0, #20
 800513a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800513e:	1f37      	subs	r7, r6, #4
 8005140:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8005144:	4610      	mov	r0, r2
 8005146:	f7ff fd53 	bl	8004bf0 <__hi0bits>
 800514a:	f1c0 0320 	rsb	r3, r0, #32
 800514e:	280a      	cmp	r0, #10
 8005150:	600b      	str	r3, [r1, #0]
 8005152:	491b      	ldr	r1, [pc, #108]	; (80051c0 <__b2d+0x90>)
 8005154:	dc15      	bgt.n	8005182 <__b2d+0x52>
 8005156:	f1c0 0c0b 	rsb	ip, r0, #11
 800515a:	fa22 f30c 	lsr.w	r3, r2, ip
 800515e:	45b8      	cmp	r8, r7
 8005160:	ea43 0501 	orr.w	r5, r3, r1
 8005164:	bf34      	ite	cc
 8005166:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800516a:	2300      	movcs	r3, #0
 800516c:	3015      	adds	r0, #21
 800516e:	fa02 f000 	lsl.w	r0, r2, r0
 8005172:	fa23 f30c 	lsr.w	r3, r3, ip
 8005176:	4303      	orrs	r3, r0
 8005178:	461c      	mov	r4, r3
 800517a:	ec45 4b10 	vmov	d0, r4, r5
 800517e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005182:	45b8      	cmp	r8, r7
 8005184:	bf3a      	itte	cc
 8005186:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800518a:	f1a6 0708 	subcc.w	r7, r6, #8
 800518e:	2300      	movcs	r3, #0
 8005190:	380b      	subs	r0, #11
 8005192:	d012      	beq.n	80051ba <__b2d+0x8a>
 8005194:	f1c0 0120 	rsb	r1, r0, #32
 8005198:	fa23 f401 	lsr.w	r4, r3, r1
 800519c:	4082      	lsls	r2, r0
 800519e:	4322      	orrs	r2, r4
 80051a0:	4547      	cmp	r7, r8
 80051a2:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 80051a6:	bf8c      	ite	hi
 80051a8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80051ac:	2200      	movls	r2, #0
 80051ae:	4083      	lsls	r3, r0
 80051b0:	40ca      	lsrs	r2, r1
 80051b2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80051b6:	4313      	orrs	r3, r2
 80051b8:	e7de      	b.n	8005178 <__b2d+0x48>
 80051ba:	ea42 0501 	orr.w	r5, r2, r1
 80051be:	e7db      	b.n	8005178 <__b2d+0x48>
 80051c0:	3ff00000 	.word	0x3ff00000

080051c4 <__d2b>:
 80051c4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80051c8:	460f      	mov	r7, r1
 80051ca:	2101      	movs	r1, #1
 80051cc:	ec59 8b10 	vmov	r8, r9, d0
 80051d0:	4616      	mov	r6, r2
 80051d2:	f7ff fc1b 	bl	8004a0c <_Balloc>
 80051d6:	4604      	mov	r4, r0
 80051d8:	b930      	cbnz	r0, 80051e8 <__d2b+0x24>
 80051da:	4602      	mov	r2, r0
 80051dc:	4b24      	ldr	r3, [pc, #144]	; (8005270 <__d2b+0xac>)
 80051de:	4825      	ldr	r0, [pc, #148]	; (8005274 <__d2b+0xb0>)
 80051e0:	f240 310f 	movw	r1, #783	; 0x30f
 80051e4:	f001 f9b0 	bl	8006548 <__assert_func>
 80051e8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80051ec:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80051f0:	bb2d      	cbnz	r5, 800523e <__d2b+0x7a>
 80051f2:	9301      	str	r3, [sp, #4]
 80051f4:	f1b8 0300 	subs.w	r3, r8, #0
 80051f8:	d026      	beq.n	8005248 <__d2b+0x84>
 80051fa:	4668      	mov	r0, sp
 80051fc:	9300      	str	r3, [sp, #0]
 80051fe:	f7ff fd17 	bl	8004c30 <__lo0bits>
 8005202:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005206:	b1e8      	cbz	r0, 8005244 <__d2b+0x80>
 8005208:	f1c0 0320 	rsb	r3, r0, #32
 800520c:	fa02 f303 	lsl.w	r3, r2, r3
 8005210:	430b      	orrs	r3, r1
 8005212:	40c2      	lsrs	r2, r0
 8005214:	6163      	str	r3, [r4, #20]
 8005216:	9201      	str	r2, [sp, #4]
 8005218:	9b01      	ldr	r3, [sp, #4]
 800521a:	61a3      	str	r3, [r4, #24]
 800521c:	2b00      	cmp	r3, #0
 800521e:	bf14      	ite	ne
 8005220:	2202      	movne	r2, #2
 8005222:	2201      	moveq	r2, #1
 8005224:	6122      	str	r2, [r4, #16]
 8005226:	b1bd      	cbz	r5, 8005258 <__d2b+0x94>
 8005228:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800522c:	4405      	add	r5, r0
 800522e:	603d      	str	r5, [r7, #0]
 8005230:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005234:	6030      	str	r0, [r6, #0]
 8005236:	4620      	mov	r0, r4
 8005238:	b003      	add	sp, #12
 800523a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800523e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005242:	e7d6      	b.n	80051f2 <__d2b+0x2e>
 8005244:	6161      	str	r1, [r4, #20]
 8005246:	e7e7      	b.n	8005218 <__d2b+0x54>
 8005248:	a801      	add	r0, sp, #4
 800524a:	f7ff fcf1 	bl	8004c30 <__lo0bits>
 800524e:	9b01      	ldr	r3, [sp, #4]
 8005250:	6163      	str	r3, [r4, #20]
 8005252:	3020      	adds	r0, #32
 8005254:	2201      	movs	r2, #1
 8005256:	e7e5      	b.n	8005224 <__d2b+0x60>
 8005258:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800525c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005260:	6038      	str	r0, [r7, #0]
 8005262:	6918      	ldr	r0, [r3, #16]
 8005264:	f7ff fcc4 	bl	8004bf0 <__hi0bits>
 8005268:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800526c:	e7e2      	b.n	8005234 <__d2b+0x70>
 800526e:	bf00      	nop
 8005270:	0800735d 	.word	0x0800735d
 8005274:	0800736e 	.word	0x0800736e

08005278 <__ratio>:
 8005278:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800527c:	4688      	mov	r8, r1
 800527e:	4669      	mov	r1, sp
 8005280:	4681      	mov	r9, r0
 8005282:	f7ff ff55 	bl	8005130 <__b2d>
 8005286:	a901      	add	r1, sp, #4
 8005288:	4640      	mov	r0, r8
 800528a:	ec55 4b10 	vmov	r4, r5, d0
 800528e:	f7ff ff4f 	bl	8005130 <__b2d>
 8005292:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005296:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800529a:	eba3 0c02 	sub.w	ip, r3, r2
 800529e:	e9dd 3200 	ldrd	r3, r2, [sp]
 80052a2:	1a9b      	subs	r3, r3, r2
 80052a4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80052a8:	ec51 0b10 	vmov	r0, r1, d0
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	bfd6      	itet	le
 80052b0:	460a      	movle	r2, r1
 80052b2:	462a      	movgt	r2, r5
 80052b4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80052b8:	468b      	mov	fp, r1
 80052ba:	462f      	mov	r7, r5
 80052bc:	bfd4      	ite	le
 80052be:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80052c2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80052c6:	4620      	mov	r0, r4
 80052c8:	ee10 2a10 	vmov	r2, s0
 80052cc:	465b      	mov	r3, fp
 80052ce:	4639      	mov	r1, r7
 80052d0:	f7fb fabc 	bl	800084c <__aeabi_ddiv>
 80052d4:	ec41 0b10 	vmov	d0, r0, r1
 80052d8:	b003      	add	sp, #12
 80052da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080052de <__copybits>:
 80052de:	3901      	subs	r1, #1
 80052e0:	b570      	push	{r4, r5, r6, lr}
 80052e2:	1149      	asrs	r1, r1, #5
 80052e4:	6914      	ldr	r4, [r2, #16]
 80052e6:	3101      	adds	r1, #1
 80052e8:	f102 0314 	add.w	r3, r2, #20
 80052ec:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80052f0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80052f4:	1f05      	subs	r5, r0, #4
 80052f6:	42a3      	cmp	r3, r4
 80052f8:	d30c      	bcc.n	8005314 <__copybits+0x36>
 80052fa:	1aa3      	subs	r3, r4, r2
 80052fc:	3b11      	subs	r3, #17
 80052fe:	f023 0303 	bic.w	r3, r3, #3
 8005302:	3211      	adds	r2, #17
 8005304:	42a2      	cmp	r2, r4
 8005306:	bf88      	it	hi
 8005308:	2300      	movhi	r3, #0
 800530a:	4418      	add	r0, r3
 800530c:	2300      	movs	r3, #0
 800530e:	4288      	cmp	r0, r1
 8005310:	d305      	bcc.n	800531e <__copybits+0x40>
 8005312:	bd70      	pop	{r4, r5, r6, pc}
 8005314:	f853 6b04 	ldr.w	r6, [r3], #4
 8005318:	f845 6f04 	str.w	r6, [r5, #4]!
 800531c:	e7eb      	b.n	80052f6 <__copybits+0x18>
 800531e:	f840 3b04 	str.w	r3, [r0], #4
 8005322:	e7f4      	b.n	800530e <__copybits+0x30>

08005324 <__any_on>:
 8005324:	f100 0214 	add.w	r2, r0, #20
 8005328:	6900      	ldr	r0, [r0, #16]
 800532a:	114b      	asrs	r3, r1, #5
 800532c:	4298      	cmp	r0, r3
 800532e:	b510      	push	{r4, lr}
 8005330:	db11      	blt.n	8005356 <__any_on+0x32>
 8005332:	dd0a      	ble.n	800534a <__any_on+0x26>
 8005334:	f011 011f 	ands.w	r1, r1, #31
 8005338:	d007      	beq.n	800534a <__any_on+0x26>
 800533a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800533e:	fa24 f001 	lsr.w	r0, r4, r1
 8005342:	fa00 f101 	lsl.w	r1, r0, r1
 8005346:	428c      	cmp	r4, r1
 8005348:	d10b      	bne.n	8005362 <__any_on+0x3e>
 800534a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800534e:	4293      	cmp	r3, r2
 8005350:	d803      	bhi.n	800535a <__any_on+0x36>
 8005352:	2000      	movs	r0, #0
 8005354:	bd10      	pop	{r4, pc}
 8005356:	4603      	mov	r3, r0
 8005358:	e7f7      	b.n	800534a <__any_on+0x26>
 800535a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800535e:	2900      	cmp	r1, #0
 8005360:	d0f5      	beq.n	800534e <__any_on+0x2a>
 8005362:	2001      	movs	r0, #1
 8005364:	e7f6      	b.n	8005354 <__any_on+0x30>

08005366 <sulp>:
 8005366:	b570      	push	{r4, r5, r6, lr}
 8005368:	4604      	mov	r4, r0
 800536a:	460d      	mov	r5, r1
 800536c:	ec45 4b10 	vmov	d0, r4, r5
 8005370:	4616      	mov	r6, r2
 8005372:	f7ff feb7 	bl	80050e4 <__ulp>
 8005376:	ec51 0b10 	vmov	r0, r1, d0
 800537a:	b17e      	cbz	r6, 800539c <sulp+0x36>
 800537c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8005380:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005384:	2b00      	cmp	r3, #0
 8005386:	dd09      	ble.n	800539c <sulp+0x36>
 8005388:	051b      	lsls	r3, r3, #20
 800538a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800538e:	2400      	movs	r4, #0
 8005390:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8005394:	4622      	mov	r2, r4
 8005396:	462b      	mov	r3, r5
 8005398:	f7fb f92e 	bl	80005f8 <__aeabi_dmul>
 800539c:	bd70      	pop	{r4, r5, r6, pc}
	...

080053a0 <_strtod_l>:
 80053a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053a4:	ed2d 8b02 	vpush	{d8}
 80053a8:	b09b      	sub	sp, #108	; 0x6c
 80053aa:	4604      	mov	r4, r0
 80053ac:	9213      	str	r2, [sp, #76]	; 0x4c
 80053ae:	2200      	movs	r2, #0
 80053b0:	9216      	str	r2, [sp, #88]	; 0x58
 80053b2:	460d      	mov	r5, r1
 80053b4:	f04f 0800 	mov.w	r8, #0
 80053b8:	f04f 0900 	mov.w	r9, #0
 80053bc:	460a      	mov	r2, r1
 80053be:	9215      	str	r2, [sp, #84]	; 0x54
 80053c0:	7811      	ldrb	r1, [r2, #0]
 80053c2:	292b      	cmp	r1, #43	; 0x2b
 80053c4:	d04c      	beq.n	8005460 <_strtod_l+0xc0>
 80053c6:	d83a      	bhi.n	800543e <_strtod_l+0x9e>
 80053c8:	290d      	cmp	r1, #13
 80053ca:	d834      	bhi.n	8005436 <_strtod_l+0x96>
 80053cc:	2908      	cmp	r1, #8
 80053ce:	d834      	bhi.n	800543a <_strtod_l+0x9a>
 80053d0:	2900      	cmp	r1, #0
 80053d2:	d03d      	beq.n	8005450 <_strtod_l+0xb0>
 80053d4:	2200      	movs	r2, #0
 80053d6:	920a      	str	r2, [sp, #40]	; 0x28
 80053d8:	9e15      	ldr	r6, [sp, #84]	; 0x54
 80053da:	7832      	ldrb	r2, [r6, #0]
 80053dc:	2a30      	cmp	r2, #48	; 0x30
 80053de:	f040 80b4 	bne.w	800554a <_strtod_l+0x1aa>
 80053e2:	7872      	ldrb	r2, [r6, #1]
 80053e4:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80053e8:	2a58      	cmp	r2, #88	; 0x58
 80053ea:	d170      	bne.n	80054ce <_strtod_l+0x12e>
 80053ec:	9302      	str	r3, [sp, #8]
 80053ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053f0:	9301      	str	r3, [sp, #4]
 80053f2:	ab16      	add	r3, sp, #88	; 0x58
 80053f4:	9300      	str	r3, [sp, #0]
 80053f6:	4a8e      	ldr	r2, [pc, #568]	; (8005630 <_strtod_l+0x290>)
 80053f8:	ab17      	add	r3, sp, #92	; 0x5c
 80053fa:	a915      	add	r1, sp, #84	; 0x54
 80053fc:	4620      	mov	r0, r4
 80053fe:	f001 f93f 	bl	8006680 <__gethex>
 8005402:	f010 070f 	ands.w	r7, r0, #15
 8005406:	4605      	mov	r5, r0
 8005408:	d005      	beq.n	8005416 <_strtod_l+0x76>
 800540a:	2f06      	cmp	r7, #6
 800540c:	d12a      	bne.n	8005464 <_strtod_l+0xc4>
 800540e:	3601      	adds	r6, #1
 8005410:	2300      	movs	r3, #0
 8005412:	9615      	str	r6, [sp, #84]	; 0x54
 8005414:	930a      	str	r3, [sp, #40]	; 0x28
 8005416:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005418:	2b00      	cmp	r3, #0
 800541a:	f040 857f 	bne.w	8005f1c <_strtod_l+0xb7c>
 800541e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005420:	b1db      	cbz	r3, 800545a <_strtod_l+0xba>
 8005422:	4642      	mov	r2, r8
 8005424:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8005428:	ec43 2b10 	vmov	d0, r2, r3
 800542c:	b01b      	add	sp, #108	; 0x6c
 800542e:	ecbd 8b02 	vpop	{d8}
 8005432:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005436:	2920      	cmp	r1, #32
 8005438:	d1cc      	bne.n	80053d4 <_strtod_l+0x34>
 800543a:	3201      	adds	r2, #1
 800543c:	e7bf      	b.n	80053be <_strtod_l+0x1e>
 800543e:	292d      	cmp	r1, #45	; 0x2d
 8005440:	d1c8      	bne.n	80053d4 <_strtod_l+0x34>
 8005442:	2101      	movs	r1, #1
 8005444:	910a      	str	r1, [sp, #40]	; 0x28
 8005446:	1c51      	adds	r1, r2, #1
 8005448:	9115      	str	r1, [sp, #84]	; 0x54
 800544a:	7852      	ldrb	r2, [r2, #1]
 800544c:	2a00      	cmp	r2, #0
 800544e:	d1c3      	bne.n	80053d8 <_strtod_l+0x38>
 8005450:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005452:	9515      	str	r5, [sp, #84]	; 0x54
 8005454:	2b00      	cmp	r3, #0
 8005456:	f040 855f 	bne.w	8005f18 <_strtod_l+0xb78>
 800545a:	4642      	mov	r2, r8
 800545c:	464b      	mov	r3, r9
 800545e:	e7e3      	b.n	8005428 <_strtod_l+0x88>
 8005460:	2100      	movs	r1, #0
 8005462:	e7ef      	b.n	8005444 <_strtod_l+0xa4>
 8005464:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8005466:	b13a      	cbz	r2, 8005478 <_strtod_l+0xd8>
 8005468:	2135      	movs	r1, #53	; 0x35
 800546a:	a818      	add	r0, sp, #96	; 0x60
 800546c:	f7ff ff37 	bl	80052de <__copybits>
 8005470:	9916      	ldr	r1, [sp, #88]	; 0x58
 8005472:	4620      	mov	r0, r4
 8005474:	f7ff fb0a 	bl	8004a8c <_Bfree>
 8005478:	3f01      	subs	r7, #1
 800547a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800547c:	2f04      	cmp	r7, #4
 800547e:	d806      	bhi.n	800548e <_strtod_l+0xee>
 8005480:	e8df f007 	tbb	[pc, r7]
 8005484:	201d0314 	.word	0x201d0314
 8005488:	14          	.byte	0x14
 8005489:	00          	.byte	0x00
 800548a:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800548e:	05e9      	lsls	r1, r5, #23
 8005490:	bf48      	it	mi
 8005492:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8005496:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800549a:	0d1b      	lsrs	r3, r3, #20
 800549c:	051b      	lsls	r3, r3, #20
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d1b9      	bne.n	8005416 <_strtod_l+0x76>
 80054a2:	f7fe fb03 	bl	8003aac <__errno>
 80054a6:	2322      	movs	r3, #34	; 0x22
 80054a8:	6003      	str	r3, [r0, #0]
 80054aa:	e7b4      	b.n	8005416 <_strtod_l+0x76>
 80054ac:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 80054b0:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80054b4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80054b8:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80054bc:	e7e7      	b.n	800548e <_strtod_l+0xee>
 80054be:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8005638 <_strtod_l+0x298>
 80054c2:	e7e4      	b.n	800548e <_strtod_l+0xee>
 80054c4:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80054c8:	f04f 38ff 	mov.w	r8, #4294967295
 80054cc:	e7df      	b.n	800548e <_strtod_l+0xee>
 80054ce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80054d0:	1c5a      	adds	r2, r3, #1
 80054d2:	9215      	str	r2, [sp, #84]	; 0x54
 80054d4:	785b      	ldrb	r3, [r3, #1]
 80054d6:	2b30      	cmp	r3, #48	; 0x30
 80054d8:	d0f9      	beq.n	80054ce <_strtod_l+0x12e>
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d09b      	beq.n	8005416 <_strtod_l+0x76>
 80054de:	2301      	movs	r3, #1
 80054e0:	f04f 0a00 	mov.w	sl, #0
 80054e4:	9304      	str	r3, [sp, #16]
 80054e6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80054e8:	930b      	str	r3, [sp, #44]	; 0x2c
 80054ea:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 80054ee:	46d3      	mov	fp, sl
 80054f0:	220a      	movs	r2, #10
 80054f2:	9815      	ldr	r0, [sp, #84]	; 0x54
 80054f4:	7806      	ldrb	r6, [r0, #0]
 80054f6:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80054fa:	b2d9      	uxtb	r1, r3
 80054fc:	2909      	cmp	r1, #9
 80054fe:	d926      	bls.n	800554e <_strtod_l+0x1ae>
 8005500:	494c      	ldr	r1, [pc, #304]	; (8005634 <_strtod_l+0x294>)
 8005502:	2201      	movs	r2, #1
 8005504:	f000 ffe6 	bl	80064d4 <strncmp>
 8005508:	2800      	cmp	r0, #0
 800550a:	d030      	beq.n	800556e <_strtod_l+0x1ce>
 800550c:	2000      	movs	r0, #0
 800550e:	4632      	mov	r2, r6
 8005510:	9005      	str	r0, [sp, #20]
 8005512:	465e      	mov	r6, fp
 8005514:	4603      	mov	r3, r0
 8005516:	2a65      	cmp	r2, #101	; 0x65
 8005518:	d001      	beq.n	800551e <_strtod_l+0x17e>
 800551a:	2a45      	cmp	r2, #69	; 0x45
 800551c:	d113      	bne.n	8005546 <_strtod_l+0x1a6>
 800551e:	b91e      	cbnz	r6, 8005528 <_strtod_l+0x188>
 8005520:	9a04      	ldr	r2, [sp, #16]
 8005522:	4302      	orrs	r2, r0
 8005524:	d094      	beq.n	8005450 <_strtod_l+0xb0>
 8005526:	2600      	movs	r6, #0
 8005528:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800552a:	1c6a      	adds	r2, r5, #1
 800552c:	9215      	str	r2, [sp, #84]	; 0x54
 800552e:	786a      	ldrb	r2, [r5, #1]
 8005530:	2a2b      	cmp	r2, #43	; 0x2b
 8005532:	d074      	beq.n	800561e <_strtod_l+0x27e>
 8005534:	2a2d      	cmp	r2, #45	; 0x2d
 8005536:	d078      	beq.n	800562a <_strtod_l+0x28a>
 8005538:	f04f 0c00 	mov.w	ip, #0
 800553c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8005540:	2909      	cmp	r1, #9
 8005542:	d97f      	bls.n	8005644 <_strtod_l+0x2a4>
 8005544:	9515      	str	r5, [sp, #84]	; 0x54
 8005546:	2700      	movs	r7, #0
 8005548:	e09e      	b.n	8005688 <_strtod_l+0x2e8>
 800554a:	2300      	movs	r3, #0
 800554c:	e7c8      	b.n	80054e0 <_strtod_l+0x140>
 800554e:	f1bb 0f08 	cmp.w	fp, #8
 8005552:	bfd8      	it	le
 8005554:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8005556:	f100 0001 	add.w	r0, r0, #1
 800555a:	bfda      	itte	le
 800555c:	fb02 3301 	mlale	r3, r2, r1, r3
 8005560:	9309      	strle	r3, [sp, #36]	; 0x24
 8005562:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8005566:	f10b 0b01 	add.w	fp, fp, #1
 800556a:	9015      	str	r0, [sp, #84]	; 0x54
 800556c:	e7c1      	b.n	80054f2 <_strtod_l+0x152>
 800556e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005570:	1c5a      	adds	r2, r3, #1
 8005572:	9215      	str	r2, [sp, #84]	; 0x54
 8005574:	785a      	ldrb	r2, [r3, #1]
 8005576:	f1bb 0f00 	cmp.w	fp, #0
 800557a:	d037      	beq.n	80055ec <_strtod_l+0x24c>
 800557c:	9005      	str	r0, [sp, #20]
 800557e:	465e      	mov	r6, fp
 8005580:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8005584:	2b09      	cmp	r3, #9
 8005586:	d912      	bls.n	80055ae <_strtod_l+0x20e>
 8005588:	2301      	movs	r3, #1
 800558a:	e7c4      	b.n	8005516 <_strtod_l+0x176>
 800558c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800558e:	1c5a      	adds	r2, r3, #1
 8005590:	9215      	str	r2, [sp, #84]	; 0x54
 8005592:	785a      	ldrb	r2, [r3, #1]
 8005594:	3001      	adds	r0, #1
 8005596:	2a30      	cmp	r2, #48	; 0x30
 8005598:	d0f8      	beq.n	800558c <_strtod_l+0x1ec>
 800559a:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800559e:	2b08      	cmp	r3, #8
 80055a0:	f200 84c1 	bhi.w	8005f26 <_strtod_l+0xb86>
 80055a4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80055a6:	9005      	str	r0, [sp, #20]
 80055a8:	2000      	movs	r0, #0
 80055aa:	930b      	str	r3, [sp, #44]	; 0x2c
 80055ac:	4606      	mov	r6, r0
 80055ae:	3a30      	subs	r2, #48	; 0x30
 80055b0:	f100 0301 	add.w	r3, r0, #1
 80055b4:	d014      	beq.n	80055e0 <_strtod_l+0x240>
 80055b6:	9905      	ldr	r1, [sp, #20]
 80055b8:	4419      	add	r1, r3
 80055ba:	9105      	str	r1, [sp, #20]
 80055bc:	4633      	mov	r3, r6
 80055be:	eb00 0c06 	add.w	ip, r0, r6
 80055c2:	210a      	movs	r1, #10
 80055c4:	4563      	cmp	r3, ip
 80055c6:	d113      	bne.n	80055f0 <_strtod_l+0x250>
 80055c8:	1833      	adds	r3, r6, r0
 80055ca:	2b08      	cmp	r3, #8
 80055cc:	f106 0601 	add.w	r6, r6, #1
 80055d0:	4406      	add	r6, r0
 80055d2:	dc1a      	bgt.n	800560a <_strtod_l+0x26a>
 80055d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80055d6:	230a      	movs	r3, #10
 80055d8:	fb03 2301 	mla	r3, r3, r1, r2
 80055dc:	9309      	str	r3, [sp, #36]	; 0x24
 80055de:	2300      	movs	r3, #0
 80055e0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80055e2:	1c51      	adds	r1, r2, #1
 80055e4:	9115      	str	r1, [sp, #84]	; 0x54
 80055e6:	7852      	ldrb	r2, [r2, #1]
 80055e8:	4618      	mov	r0, r3
 80055ea:	e7c9      	b.n	8005580 <_strtod_l+0x1e0>
 80055ec:	4658      	mov	r0, fp
 80055ee:	e7d2      	b.n	8005596 <_strtod_l+0x1f6>
 80055f0:	2b08      	cmp	r3, #8
 80055f2:	f103 0301 	add.w	r3, r3, #1
 80055f6:	dc03      	bgt.n	8005600 <_strtod_l+0x260>
 80055f8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80055fa:	434f      	muls	r7, r1
 80055fc:	9709      	str	r7, [sp, #36]	; 0x24
 80055fe:	e7e1      	b.n	80055c4 <_strtod_l+0x224>
 8005600:	2b10      	cmp	r3, #16
 8005602:	bfd8      	it	le
 8005604:	fb01 fa0a 	mulle.w	sl, r1, sl
 8005608:	e7dc      	b.n	80055c4 <_strtod_l+0x224>
 800560a:	2e10      	cmp	r6, #16
 800560c:	bfdc      	itt	le
 800560e:	230a      	movle	r3, #10
 8005610:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8005614:	e7e3      	b.n	80055de <_strtod_l+0x23e>
 8005616:	2300      	movs	r3, #0
 8005618:	9305      	str	r3, [sp, #20]
 800561a:	2301      	movs	r3, #1
 800561c:	e780      	b.n	8005520 <_strtod_l+0x180>
 800561e:	f04f 0c00 	mov.w	ip, #0
 8005622:	1caa      	adds	r2, r5, #2
 8005624:	9215      	str	r2, [sp, #84]	; 0x54
 8005626:	78aa      	ldrb	r2, [r5, #2]
 8005628:	e788      	b.n	800553c <_strtod_l+0x19c>
 800562a:	f04f 0c01 	mov.w	ip, #1
 800562e:	e7f8      	b.n	8005622 <_strtod_l+0x282>
 8005630:	080074c8 	.word	0x080074c8
 8005634:	080074c4 	.word	0x080074c4
 8005638:	7ff00000 	.word	0x7ff00000
 800563c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800563e:	1c51      	adds	r1, r2, #1
 8005640:	9115      	str	r1, [sp, #84]	; 0x54
 8005642:	7852      	ldrb	r2, [r2, #1]
 8005644:	2a30      	cmp	r2, #48	; 0x30
 8005646:	d0f9      	beq.n	800563c <_strtod_l+0x29c>
 8005648:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800564c:	2908      	cmp	r1, #8
 800564e:	f63f af7a 	bhi.w	8005546 <_strtod_l+0x1a6>
 8005652:	3a30      	subs	r2, #48	; 0x30
 8005654:	9208      	str	r2, [sp, #32]
 8005656:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005658:	920c      	str	r2, [sp, #48]	; 0x30
 800565a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800565c:	1c57      	adds	r7, r2, #1
 800565e:	9715      	str	r7, [sp, #84]	; 0x54
 8005660:	7852      	ldrb	r2, [r2, #1]
 8005662:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8005666:	f1be 0f09 	cmp.w	lr, #9
 800566a:	d938      	bls.n	80056de <_strtod_l+0x33e>
 800566c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800566e:	1a7f      	subs	r7, r7, r1
 8005670:	2f08      	cmp	r7, #8
 8005672:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8005676:	dc03      	bgt.n	8005680 <_strtod_l+0x2e0>
 8005678:	9908      	ldr	r1, [sp, #32]
 800567a:	428f      	cmp	r7, r1
 800567c:	bfa8      	it	ge
 800567e:	460f      	movge	r7, r1
 8005680:	f1bc 0f00 	cmp.w	ip, #0
 8005684:	d000      	beq.n	8005688 <_strtod_l+0x2e8>
 8005686:	427f      	negs	r7, r7
 8005688:	2e00      	cmp	r6, #0
 800568a:	d14f      	bne.n	800572c <_strtod_l+0x38c>
 800568c:	9904      	ldr	r1, [sp, #16]
 800568e:	4301      	orrs	r1, r0
 8005690:	f47f aec1 	bne.w	8005416 <_strtod_l+0x76>
 8005694:	2b00      	cmp	r3, #0
 8005696:	f47f aedb 	bne.w	8005450 <_strtod_l+0xb0>
 800569a:	2a69      	cmp	r2, #105	; 0x69
 800569c:	d029      	beq.n	80056f2 <_strtod_l+0x352>
 800569e:	dc26      	bgt.n	80056ee <_strtod_l+0x34e>
 80056a0:	2a49      	cmp	r2, #73	; 0x49
 80056a2:	d026      	beq.n	80056f2 <_strtod_l+0x352>
 80056a4:	2a4e      	cmp	r2, #78	; 0x4e
 80056a6:	f47f aed3 	bne.w	8005450 <_strtod_l+0xb0>
 80056aa:	499b      	ldr	r1, [pc, #620]	; (8005918 <_strtod_l+0x578>)
 80056ac:	a815      	add	r0, sp, #84	; 0x54
 80056ae:	f001 fa27 	bl	8006b00 <__match>
 80056b2:	2800      	cmp	r0, #0
 80056b4:	f43f aecc 	beq.w	8005450 <_strtod_l+0xb0>
 80056b8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80056ba:	781b      	ldrb	r3, [r3, #0]
 80056bc:	2b28      	cmp	r3, #40	; 0x28
 80056be:	d12f      	bne.n	8005720 <_strtod_l+0x380>
 80056c0:	4996      	ldr	r1, [pc, #600]	; (800591c <_strtod_l+0x57c>)
 80056c2:	aa18      	add	r2, sp, #96	; 0x60
 80056c4:	a815      	add	r0, sp, #84	; 0x54
 80056c6:	f001 fa2f 	bl	8006b28 <__hexnan>
 80056ca:	2805      	cmp	r0, #5
 80056cc:	d128      	bne.n	8005720 <_strtod_l+0x380>
 80056ce:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80056d0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80056d4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80056d8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80056dc:	e69b      	b.n	8005416 <_strtod_l+0x76>
 80056de:	9f08      	ldr	r7, [sp, #32]
 80056e0:	210a      	movs	r1, #10
 80056e2:	fb01 2107 	mla	r1, r1, r7, r2
 80056e6:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 80056ea:	9208      	str	r2, [sp, #32]
 80056ec:	e7b5      	b.n	800565a <_strtod_l+0x2ba>
 80056ee:	2a6e      	cmp	r2, #110	; 0x6e
 80056f0:	e7d9      	b.n	80056a6 <_strtod_l+0x306>
 80056f2:	498b      	ldr	r1, [pc, #556]	; (8005920 <_strtod_l+0x580>)
 80056f4:	a815      	add	r0, sp, #84	; 0x54
 80056f6:	f001 fa03 	bl	8006b00 <__match>
 80056fa:	2800      	cmp	r0, #0
 80056fc:	f43f aea8 	beq.w	8005450 <_strtod_l+0xb0>
 8005700:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005702:	4988      	ldr	r1, [pc, #544]	; (8005924 <_strtod_l+0x584>)
 8005704:	3b01      	subs	r3, #1
 8005706:	a815      	add	r0, sp, #84	; 0x54
 8005708:	9315      	str	r3, [sp, #84]	; 0x54
 800570a:	f001 f9f9 	bl	8006b00 <__match>
 800570e:	b910      	cbnz	r0, 8005716 <_strtod_l+0x376>
 8005710:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005712:	3301      	adds	r3, #1
 8005714:	9315      	str	r3, [sp, #84]	; 0x54
 8005716:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8005934 <_strtod_l+0x594>
 800571a:	f04f 0800 	mov.w	r8, #0
 800571e:	e67a      	b.n	8005416 <_strtod_l+0x76>
 8005720:	4881      	ldr	r0, [pc, #516]	; (8005928 <_strtod_l+0x588>)
 8005722:	f000 ff09 	bl	8006538 <nan>
 8005726:	ec59 8b10 	vmov	r8, r9, d0
 800572a:	e674      	b.n	8005416 <_strtod_l+0x76>
 800572c:	9b05      	ldr	r3, [sp, #20]
 800572e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005730:	1afb      	subs	r3, r7, r3
 8005732:	f1bb 0f00 	cmp.w	fp, #0
 8005736:	bf08      	it	eq
 8005738:	46b3      	moveq	fp, r6
 800573a:	2e10      	cmp	r6, #16
 800573c:	9308      	str	r3, [sp, #32]
 800573e:	4635      	mov	r5, r6
 8005740:	bfa8      	it	ge
 8005742:	2510      	movge	r5, #16
 8005744:	f7fa fede 	bl	8000504 <__aeabi_ui2d>
 8005748:	2e09      	cmp	r6, #9
 800574a:	4680      	mov	r8, r0
 800574c:	4689      	mov	r9, r1
 800574e:	dd13      	ble.n	8005778 <_strtod_l+0x3d8>
 8005750:	4b76      	ldr	r3, [pc, #472]	; (800592c <_strtod_l+0x58c>)
 8005752:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8005756:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800575a:	f7fa ff4d 	bl	80005f8 <__aeabi_dmul>
 800575e:	4680      	mov	r8, r0
 8005760:	4650      	mov	r0, sl
 8005762:	4689      	mov	r9, r1
 8005764:	f7fa fece 	bl	8000504 <__aeabi_ui2d>
 8005768:	4602      	mov	r2, r0
 800576a:	460b      	mov	r3, r1
 800576c:	4640      	mov	r0, r8
 800576e:	4649      	mov	r1, r9
 8005770:	f7fa fd8c 	bl	800028c <__adddf3>
 8005774:	4680      	mov	r8, r0
 8005776:	4689      	mov	r9, r1
 8005778:	2e0f      	cmp	r6, #15
 800577a:	dc38      	bgt.n	80057ee <_strtod_l+0x44e>
 800577c:	9b08      	ldr	r3, [sp, #32]
 800577e:	2b00      	cmp	r3, #0
 8005780:	f43f ae49 	beq.w	8005416 <_strtod_l+0x76>
 8005784:	dd24      	ble.n	80057d0 <_strtod_l+0x430>
 8005786:	2b16      	cmp	r3, #22
 8005788:	dc0b      	bgt.n	80057a2 <_strtod_l+0x402>
 800578a:	4968      	ldr	r1, [pc, #416]	; (800592c <_strtod_l+0x58c>)
 800578c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005790:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005794:	4642      	mov	r2, r8
 8005796:	464b      	mov	r3, r9
 8005798:	f7fa ff2e 	bl	80005f8 <__aeabi_dmul>
 800579c:	4680      	mov	r8, r0
 800579e:	4689      	mov	r9, r1
 80057a0:	e639      	b.n	8005416 <_strtod_l+0x76>
 80057a2:	9a08      	ldr	r2, [sp, #32]
 80057a4:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 80057a8:	4293      	cmp	r3, r2
 80057aa:	db20      	blt.n	80057ee <_strtod_l+0x44e>
 80057ac:	4c5f      	ldr	r4, [pc, #380]	; (800592c <_strtod_l+0x58c>)
 80057ae:	f1c6 060f 	rsb	r6, r6, #15
 80057b2:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 80057b6:	4642      	mov	r2, r8
 80057b8:	464b      	mov	r3, r9
 80057ba:	e9d1 0100 	ldrd	r0, r1, [r1]
 80057be:	f7fa ff1b 	bl	80005f8 <__aeabi_dmul>
 80057c2:	9b08      	ldr	r3, [sp, #32]
 80057c4:	1b9e      	subs	r6, r3, r6
 80057c6:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 80057ca:	e9d4 2300 	ldrd	r2, r3, [r4]
 80057ce:	e7e3      	b.n	8005798 <_strtod_l+0x3f8>
 80057d0:	9b08      	ldr	r3, [sp, #32]
 80057d2:	3316      	adds	r3, #22
 80057d4:	db0b      	blt.n	80057ee <_strtod_l+0x44e>
 80057d6:	9b05      	ldr	r3, [sp, #20]
 80057d8:	1bdf      	subs	r7, r3, r7
 80057da:	4b54      	ldr	r3, [pc, #336]	; (800592c <_strtod_l+0x58c>)
 80057dc:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80057e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80057e4:	4640      	mov	r0, r8
 80057e6:	4649      	mov	r1, r9
 80057e8:	f7fb f830 	bl	800084c <__aeabi_ddiv>
 80057ec:	e7d6      	b.n	800579c <_strtod_l+0x3fc>
 80057ee:	9b08      	ldr	r3, [sp, #32]
 80057f0:	1b75      	subs	r5, r6, r5
 80057f2:	441d      	add	r5, r3
 80057f4:	2d00      	cmp	r5, #0
 80057f6:	dd70      	ble.n	80058da <_strtod_l+0x53a>
 80057f8:	f015 030f 	ands.w	r3, r5, #15
 80057fc:	d00a      	beq.n	8005814 <_strtod_l+0x474>
 80057fe:	494b      	ldr	r1, [pc, #300]	; (800592c <_strtod_l+0x58c>)
 8005800:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005804:	4642      	mov	r2, r8
 8005806:	464b      	mov	r3, r9
 8005808:	e9d1 0100 	ldrd	r0, r1, [r1]
 800580c:	f7fa fef4 	bl	80005f8 <__aeabi_dmul>
 8005810:	4680      	mov	r8, r0
 8005812:	4689      	mov	r9, r1
 8005814:	f035 050f 	bics.w	r5, r5, #15
 8005818:	d04d      	beq.n	80058b6 <_strtod_l+0x516>
 800581a:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800581e:	dd22      	ble.n	8005866 <_strtod_l+0x4c6>
 8005820:	2500      	movs	r5, #0
 8005822:	46ab      	mov	fp, r5
 8005824:	9509      	str	r5, [sp, #36]	; 0x24
 8005826:	9505      	str	r5, [sp, #20]
 8005828:	2322      	movs	r3, #34	; 0x22
 800582a:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8005934 <_strtod_l+0x594>
 800582e:	6023      	str	r3, [r4, #0]
 8005830:	f04f 0800 	mov.w	r8, #0
 8005834:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005836:	2b00      	cmp	r3, #0
 8005838:	f43f aded 	beq.w	8005416 <_strtod_l+0x76>
 800583c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800583e:	4620      	mov	r0, r4
 8005840:	f7ff f924 	bl	8004a8c <_Bfree>
 8005844:	9905      	ldr	r1, [sp, #20]
 8005846:	4620      	mov	r0, r4
 8005848:	f7ff f920 	bl	8004a8c <_Bfree>
 800584c:	4659      	mov	r1, fp
 800584e:	4620      	mov	r0, r4
 8005850:	f7ff f91c 	bl	8004a8c <_Bfree>
 8005854:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005856:	4620      	mov	r0, r4
 8005858:	f7ff f918 	bl	8004a8c <_Bfree>
 800585c:	4629      	mov	r1, r5
 800585e:	4620      	mov	r0, r4
 8005860:	f7ff f914 	bl	8004a8c <_Bfree>
 8005864:	e5d7      	b.n	8005416 <_strtod_l+0x76>
 8005866:	4b32      	ldr	r3, [pc, #200]	; (8005930 <_strtod_l+0x590>)
 8005868:	9304      	str	r3, [sp, #16]
 800586a:	2300      	movs	r3, #0
 800586c:	112d      	asrs	r5, r5, #4
 800586e:	4640      	mov	r0, r8
 8005870:	4649      	mov	r1, r9
 8005872:	469a      	mov	sl, r3
 8005874:	2d01      	cmp	r5, #1
 8005876:	dc21      	bgt.n	80058bc <_strtod_l+0x51c>
 8005878:	b10b      	cbz	r3, 800587e <_strtod_l+0x4de>
 800587a:	4680      	mov	r8, r0
 800587c:	4689      	mov	r9, r1
 800587e:	492c      	ldr	r1, [pc, #176]	; (8005930 <_strtod_l+0x590>)
 8005880:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8005884:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8005888:	4642      	mov	r2, r8
 800588a:	464b      	mov	r3, r9
 800588c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005890:	f7fa feb2 	bl	80005f8 <__aeabi_dmul>
 8005894:	4b27      	ldr	r3, [pc, #156]	; (8005934 <_strtod_l+0x594>)
 8005896:	460a      	mov	r2, r1
 8005898:	400b      	ands	r3, r1
 800589a:	4927      	ldr	r1, [pc, #156]	; (8005938 <_strtod_l+0x598>)
 800589c:	428b      	cmp	r3, r1
 800589e:	4680      	mov	r8, r0
 80058a0:	d8be      	bhi.n	8005820 <_strtod_l+0x480>
 80058a2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80058a6:	428b      	cmp	r3, r1
 80058a8:	bf86      	itte	hi
 80058aa:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 800593c <_strtod_l+0x59c>
 80058ae:	f04f 38ff 	movhi.w	r8, #4294967295
 80058b2:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 80058b6:	2300      	movs	r3, #0
 80058b8:	9304      	str	r3, [sp, #16]
 80058ba:	e07b      	b.n	80059b4 <_strtod_l+0x614>
 80058bc:	07ea      	lsls	r2, r5, #31
 80058be:	d505      	bpl.n	80058cc <_strtod_l+0x52c>
 80058c0:	9b04      	ldr	r3, [sp, #16]
 80058c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058c6:	f7fa fe97 	bl	80005f8 <__aeabi_dmul>
 80058ca:	2301      	movs	r3, #1
 80058cc:	9a04      	ldr	r2, [sp, #16]
 80058ce:	3208      	adds	r2, #8
 80058d0:	f10a 0a01 	add.w	sl, sl, #1
 80058d4:	106d      	asrs	r5, r5, #1
 80058d6:	9204      	str	r2, [sp, #16]
 80058d8:	e7cc      	b.n	8005874 <_strtod_l+0x4d4>
 80058da:	d0ec      	beq.n	80058b6 <_strtod_l+0x516>
 80058dc:	426d      	negs	r5, r5
 80058de:	f015 020f 	ands.w	r2, r5, #15
 80058e2:	d00a      	beq.n	80058fa <_strtod_l+0x55a>
 80058e4:	4b11      	ldr	r3, [pc, #68]	; (800592c <_strtod_l+0x58c>)
 80058e6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80058ea:	4640      	mov	r0, r8
 80058ec:	4649      	mov	r1, r9
 80058ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058f2:	f7fa ffab 	bl	800084c <__aeabi_ddiv>
 80058f6:	4680      	mov	r8, r0
 80058f8:	4689      	mov	r9, r1
 80058fa:	112d      	asrs	r5, r5, #4
 80058fc:	d0db      	beq.n	80058b6 <_strtod_l+0x516>
 80058fe:	2d1f      	cmp	r5, #31
 8005900:	dd1e      	ble.n	8005940 <_strtod_l+0x5a0>
 8005902:	2500      	movs	r5, #0
 8005904:	46ab      	mov	fp, r5
 8005906:	9509      	str	r5, [sp, #36]	; 0x24
 8005908:	9505      	str	r5, [sp, #20]
 800590a:	2322      	movs	r3, #34	; 0x22
 800590c:	f04f 0800 	mov.w	r8, #0
 8005910:	f04f 0900 	mov.w	r9, #0
 8005914:	6023      	str	r3, [r4, #0]
 8005916:	e78d      	b.n	8005834 <_strtod_l+0x494>
 8005918:	080072b5 	.word	0x080072b5
 800591c:	080074dc 	.word	0x080074dc
 8005920:	080072ad 	.word	0x080072ad
 8005924:	080072e4 	.word	0x080072e4
 8005928:	0800766d 	.word	0x0800766d
 800592c:	080073f0 	.word	0x080073f0
 8005930:	080073c8 	.word	0x080073c8
 8005934:	7ff00000 	.word	0x7ff00000
 8005938:	7ca00000 	.word	0x7ca00000
 800593c:	7fefffff 	.word	0x7fefffff
 8005940:	f015 0310 	ands.w	r3, r5, #16
 8005944:	bf18      	it	ne
 8005946:	236a      	movne	r3, #106	; 0x6a
 8005948:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8005cec <_strtod_l+0x94c>
 800594c:	9304      	str	r3, [sp, #16]
 800594e:	4640      	mov	r0, r8
 8005950:	4649      	mov	r1, r9
 8005952:	2300      	movs	r3, #0
 8005954:	07ea      	lsls	r2, r5, #31
 8005956:	d504      	bpl.n	8005962 <_strtod_l+0x5c2>
 8005958:	e9da 2300 	ldrd	r2, r3, [sl]
 800595c:	f7fa fe4c 	bl	80005f8 <__aeabi_dmul>
 8005960:	2301      	movs	r3, #1
 8005962:	106d      	asrs	r5, r5, #1
 8005964:	f10a 0a08 	add.w	sl, sl, #8
 8005968:	d1f4      	bne.n	8005954 <_strtod_l+0x5b4>
 800596a:	b10b      	cbz	r3, 8005970 <_strtod_l+0x5d0>
 800596c:	4680      	mov	r8, r0
 800596e:	4689      	mov	r9, r1
 8005970:	9b04      	ldr	r3, [sp, #16]
 8005972:	b1bb      	cbz	r3, 80059a4 <_strtod_l+0x604>
 8005974:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8005978:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800597c:	2b00      	cmp	r3, #0
 800597e:	4649      	mov	r1, r9
 8005980:	dd10      	ble.n	80059a4 <_strtod_l+0x604>
 8005982:	2b1f      	cmp	r3, #31
 8005984:	f340 811e 	ble.w	8005bc4 <_strtod_l+0x824>
 8005988:	2b34      	cmp	r3, #52	; 0x34
 800598a:	bfde      	ittt	le
 800598c:	f04f 33ff 	movle.w	r3, #4294967295
 8005990:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8005994:	4093      	lslle	r3, r2
 8005996:	f04f 0800 	mov.w	r8, #0
 800599a:	bfcc      	ite	gt
 800599c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 80059a0:	ea03 0901 	andle.w	r9, r3, r1
 80059a4:	2200      	movs	r2, #0
 80059a6:	2300      	movs	r3, #0
 80059a8:	4640      	mov	r0, r8
 80059aa:	4649      	mov	r1, r9
 80059ac:	f7fb f88c 	bl	8000ac8 <__aeabi_dcmpeq>
 80059b0:	2800      	cmp	r0, #0
 80059b2:	d1a6      	bne.n	8005902 <_strtod_l+0x562>
 80059b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059b6:	9300      	str	r3, [sp, #0]
 80059b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80059ba:	4633      	mov	r3, r6
 80059bc:	465a      	mov	r2, fp
 80059be:	4620      	mov	r0, r4
 80059c0:	f7ff f8cc 	bl	8004b5c <__s2b>
 80059c4:	9009      	str	r0, [sp, #36]	; 0x24
 80059c6:	2800      	cmp	r0, #0
 80059c8:	f43f af2a 	beq.w	8005820 <_strtod_l+0x480>
 80059cc:	9a08      	ldr	r2, [sp, #32]
 80059ce:	9b05      	ldr	r3, [sp, #20]
 80059d0:	2a00      	cmp	r2, #0
 80059d2:	eba3 0307 	sub.w	r3, r3, r7
 80059d6:	bfa8      	it	ge
 80059d8:	2300      	movge	r3, #0
 80059da:	930c      	str	r3, [sp, #48]	; 0x30
 80059dc:	2500      	movs	r5, #0
 80059de:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80059e2:	9312      	str	r3, [sp, #72]	; 0x48
 80059e4:	46ab      	mov	fp, r5
 80059e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059e8:	4620      	mov	r0, r4
 80059ea:	6859      	ldr	r1, [r3, #4]
 80059ec:	f7ff f80e 	bl	8004a0c <_Balloc>
 80059f0:	9005      	str	r0, [sp, #20]
 80059f2:	2800      	cmp	r0, #0
 80059f4:	f43f af18 	beq.w	8005828 <_strtod_l+0x488>
 80059f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059fa:	691a      	ldr	r2, [r3, #16]
 80059fc:	3202      	adds	r2, #2
 80059fe:	f103 010c 	add.w	r1, r3, #12
 8005a02:	0092      	lsls	r2, r2, #2
 8005a04:	300c      	adds	r0, #12
 8005a06:	f000 fd87 	bl	8006518 <memcpy>
 8005a0a:	ec49 8b10 	vmov	d0, r8, r9
 8005a0e:	aa18      	add	r2, sp, #96	; 0x60
 8005a10:	a917      	add	r1, sp, #92	; 0x5c
 8005a12:	4620      	mov	r0, r4
 8005a14:	f7ff fbd6 	bl	80051c4 <__d2b>
 8005a18:	ec49 8b18 	vmov	d8, r8, r9
 8005a1c:	9016      	str	r0, [sp, #88]	; 0x58
 8005a1e:	2800      	cmp	r0, #0
 8005a20:	f43f af02 	beq.w	8005828 <_strtod_l+0x488>
 8005a24:	2101      	movs	r1, #1
 8005a26:	4620      	mov	r0, r4
 8005a28:	f7ff f930 	bl	8004c8c <__i2b>
 8005a2c:	4683      	mov	fp, r0
 8005a2e:	2800      	cmp	r0, #0
 8005a30:	f43f aefa 	beq.w	8005828 <_strtod_l+0x488>
 8005a34:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8005a36:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8005a38:	2e00      	cmp	r6, #0
 8005a3a:	bfab      	itete	ge
 8005a3c:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8005a3e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8005a40:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8005a42:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8005a46:	bfac      	ite	ge
 8005a48:	eb06 0a03 	addge.w	sl, r6, r3
 8005a4c:	1b9f      	sublt	r7, r3, r6
 8005a4e:	9b04      	ldr	r3, [sp, #16]
 8005a50:	1af6      	subs	r6, r6, r3
 8005a52:	4416      	add	r6, r2
 8005a54:	4ba0      	ldr	r3, [pc, #640]	; (8005cd8 <_strtod_l+0x938>)
 8005a56:	3e01      	subs	r6, #1
 8005a58:	429e      	cmp	r6, r3
 8005a5a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8005a5e:	f280 80c4 	bge.w	8005bea <_strtod_l+0x84a>
 8005a62:	1b9b      	subs	r3, r3, r6
 8005a64:	2b1f      	cmp	r3, #31
 8005a66:	eba2 0203 	sub.w	r2, r2, r3
 8005a6a:	f04f 0101 	mov.w	r1, #1
 8005a6e:	f300 80b0 	bgt.w	8005bd2 <_strtod_l+0x832>
 8005a72:	fa01 f303 	lsl.w	r3, r1, r3
 8005a76:	930e      	str	r3, [sp, #56]	; 0x38
 8005a78:	2300      	movs	r3, #0
 8005a7a:	930d      	str	r3, [sp, #52]	; 0x34
 8005a7c:	eb0a 0602 	add.w	r6, sl, r2
 8005a80:	9b04      	ldr	r3, [sp, #16]
 8005a82:	45b2      	cmp	sl, r6
 8005a84:	4417      	add	r7, r2
 8005a86:	441f      	add	r7, r3
 8005a88:	4653      	mov	r3, sl
 8005a8a:	bfa8      	it	ge
 8005a8c:	4633      	movge	r3, r6
 8005a8e:	42bb      	cmp	r3, r7
 8005a90:	bfa8      	it	ge
 8005a92:	463b      	movge	r3, r7
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	bfc2      	ittt	gt
 8005a98:	1af6      	subgt	r6, r6, r3
 8005a9a:	1aff      	subgt	r7, r7, r3
 8005a9c:	ebaa 0a03 	subgt.w	sl, sl, r3
 8005aa0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	dd17      	ble.n	8005ad6 <_strtod_l+0x736>
 8005aa6:	4659      	mov	r1, fp
 8005aa8:	461a      	mov	r2, r3
 8005aaa:	4620      	mov	r0, r4
 8005aac:	f7ff f9ae 	bl	8004e0c <__pow5mult>
 8005ab0:	4683      	mov	fp, r0
 8005ab2:	2800      	cmp	r0, #0
 8005ab4:	f43f aeb8 	beq.w	8005828 <_strtod_l+0x488>
 8005ab8:	4601      	mov	r1, r0
 8005aba:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8005abc:	4620      	mov	r0, r4
 8005abe:	f7ff f8fb 	bl	8004cb8 <__multiply>
 8005ac2:	900b      	str	r0, [sp, #44]	; 0x2c
 8005ac4:	2800      	cmp	r0, #0
 8005ac6:	f43f aeaf 	beq.w	8005828 <_strtod_l+0x488>
 8005aca:	9916      	ldr	r1, [sp, #88]	; 0x58
 8005acc:	4620      	mov	r0, r4
 8005ace:	f7fe ffdd 	bl	8004a8c <_Bfree>
 8005ad2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ad4:	9316      	str	r3, [sp, #88]	; 0x58
 8005ad6:	2e00      	cmp	r6, #0
 8005ad8:	f300 808c 	bgt.w	8005bf4 <_strtod_l+0x854>
 8005adc:	9b08      	ldr	r3, [sp, #32]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	dd08      	ble.n	8005af4 <_strtod_l+0x754>
 8005ae2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005ae4:	9905      	ldr	r1, [sp, #20]
 8005ae6:	4620      	mov	r0, r4
 8005ae8:	f7ff f990 	bl	8004e0c <__pow5mult>
 8005aec:	9005      	str	r0, [sp, #20]
 8005aee:	2800      	cmp	r0, #0
 8005af0:	f43f ae9a 	beq.w	8005828 <_strtod_l+0x488>
 8005af4:	2f00      	cmp	r7, #0
 8005af6:	dd08      	ble.n	8005b0a <_strtod_l+0x76a>
 8005af8:	9905      	ldr	r1, [sp, #20]
 8005afa:	463a      	mov	r2, r7
 8005afc:	4620      	mov	r0, r4
 8005afe:	f7ff f9df 	bl	8004ec0 <__lshift>
 8005b02:	9005      	str	r0, [sp, #20]
 8005b04:	2800      	cmp	r0, #0
 8005b06:	f43f ae8f 	beq.w	8005828 <_strtod_l+0x488>
 8005b0a:	f1ba 0f00 	cmp.w	sl, #0
 8005b0e:	dd08      	ble.n	8005b22 <_strtod_l+0x782>
 8005b10:	4659      	mov	r1, fp
 8005b12:	4652      	mov	r2, sl
 8005b14:	4620      	mov	r0, r4
 8005b16:	f7ff f9d3 	bl	8004ec0 <__lshift>
 8005b1a:	4683      	mov	fp, r0
 8005b1c:	2800      	cmp	r0, #0
 8005b1e:	f43f ae83 	beq.w	8005828 <_strtod_l+0x488>
 8005b22:	9a05      	ldr	r2, [sp, #20]
 8005b24:	9916      	ldr	r1, [sp, #88]	; 0x58
 8005b26:	4620      	mov	r0, r4
 8005b28:	f7ff fa52 	bl	8004fd0 <__mdiff>
 8005b2c:	4605      	mov	r5, r0
 8005b2e:	2800      	cmp	r0, #0
 8005b30:	f43f ae7a 	beq.w	8005828 <_strtod_l+0x488>
 8005b34:	68c3      	ldr	r3, [r0, #12]
 8005b36:	930b      	str	r3, [sp, #44]	; 0x2c
 8005b38:	2300      	movs	r3, #0
 8005b3a:	60c3      	str	r3, [r0, #12]
 8005b3c:	4659      	mov	r1, fp
 8005b3e:	f7ff fa2b 	bl	8004f98 <__mcmp>
 8005b42:	2800      	cmp	r0, #0
 8005b44:	da60      	bge.n	8005c08 <_strtod_l+0x868>
 8005b46:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b48:	ea53 0308 	orrs.w	r3, r3, r8
 8005b4c:	f040 8084 	bne.w	8005c58 <_strtod_l+0x8b8>
 8005b50:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d17f      	bne.n	8005c58 <_strtod_l+0x8b8>
 8005b58:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005b5c:	0d1b      	lsrs	r3, r3, #20
 8005b5e:	051b      	lsls	r3, r3, #20
 8005b60:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8005b64:	d978      	bls.n	8005c58 <_strtod_l+0x8b8>
 8005b66:	696b      	ldr	r3, [r5, #20]
 8005b68:	b913      	cbnz	r3, 8005b70 <_strtod_l+0x7d0>
 8005b6a:	692b      	ldr	r3, [r5, #16]
 8005b6c:	2b01      	cmp	r3, #1
 8005b6e:	dd73      	ble.n	8005c58 <_strtod_l+0x8b8>
 8005b70:	4629      	mov	r1, r5
 8005b72:	2201      	movs	r2, #1
 8005b74:	4620      	mov	r0, r4
 8005b76:	f7ff f9a3 	bl	8004ec0 <__lshift>
 8005b7a:	4659      	mov	r1, fp
 8005b7c:	4605      	mov	r5, r0
 8005b7e:	f7ff fa0b 	bl	8004f98 <__mcmp>
 8005b82:	2800      	cmp	r0, #0
 8005b84:	dd68      	ble.n	8005c58 <_strtod_l+0x8b8>
 8005b86:	9904      	ldr	r1, [sp, #16]
 8005b88:	4a54      	ldr	r2, [pc, #336]	; (8005cdc <_strtod_l+0x93c>)
 8005b8a:	464b      	mov	r3, r9
 8005b8c:	2900      	cmp	r1, #0
 8005b8e:	f000 8084 	beq.w	8005c9a <_strtod_l+0x8fa>
 8005b92:	ea02 0109 	and.w	r1, r2, r9
 8005b96:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8005b9a:	dc7e      	bgt.n	8005c9a <_strtod_l+0x8fa>
 8005b9c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8005ba0:	f77f aeb3 	ble.w	800590a <_strtod_l+0x56a>
 8005ba4:	4b4e      	ldr	r3, [pc, #312]	; (8005ce0 <_strtod_l+0x940>)
 8005ba6:	4640      	mov	r0, r8
 8005ba8:	4649      	mov	r1, r9
 8005baa:	2200      	movs	r2, #0
 8005bac:	f7fa fd24 	bl	80005f8 <__aeabi_dmul>
 8005bb0:	4b4a      	ldr	r3, [pc, #296]	; (8005cdc <_strtod_l+0x93c>)
 8005bb2:	400b      	ands	r3, r1
 8005bb4:	4680      	mov	r8, r0
 8005bb6:	4689      	mov	r9, r1
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	f47f ae3f 	bne.w	800583c <_strtod_l+0x49c>
 8005bbe:	2322      	movs	r3, #34	; 0x22
 8005bc0:	6023      	str	r3, [r4, #0]
 8005bc2:	e63b      	b.n	800583c <_strtod_l+0x49c>
 8005bc4:	f04f 32ff 	mov.w	r2, #4294967295
 8005bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8005bcc:	ea03 0808 	and.w	r8, r3, r8
 8005bd0:	e6e8      	b.n	80059a4 <_strtod_l+0x604>
 8005bd2:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8005bd6:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8005bda:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8005bde:	36e2      	adds	r6, #226	; 0xe2
 8005be0:	fa01 f306 	lsl.w	r3, r1, r6
 8005be4:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8005be8:	e748      	b.n	8005a7c <_strtod_l+0x6dc>
 8005bea:	2100      	movs	r1, #0
 8005bec:	2301      	movs	r3, #1
 8005bee:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8005bf2:	e743      	b.n	8005a7c <_strtod_l+0x6dc>
 8005bf4:	9916      	ldr	r1, [sp, #88]	; 0x58
 8005bf6:	4632      	mov	r2, r6
 8005bf8:	4620      	mov	r0, r4
 8005bfa:	f7ff f961 	bl	8004ec0 <__lshift>
 8005bfe:	9016      	str	r0, [sp, #88]	; 0x58
 8005c00:	2800      	cmp	r0, #0
 8005c02:	f47f af6b 	bne.w	8005adc <_strtod_l+0x73c>
 8005c06:	e60f      	b.n	8005828 <_strtod_l+0x488>
 8005c08:	46ca      	mov	sl, r9
 8005c0a:	d171      	bne.n	8005cf0 <_strtod_l+0x950>
 8005c0c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005c0e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005c12:	b352      	cbz	r2, 8005c6a <_strtod_l+0x8ca>
 8005c14:	4a33      	ldr	r2, [pc, #204]	; (8005ce4 <_strtod_l+0x944>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d12a      	bne.n	8005c70 <_strtod_l+0x8d0>
 8005c1a:	9b04      	ldr	r3, [sp, #16]
 8005c1c:	4641      	mov	r1, r8
 8005c1e:	b1fb      	cbz	r3, 8005c60 <_strtod_l+0x8c0>
 8005c20:	4b2e      	ldr	r3, [pc, #184]	; (8005cdc <_strtod_l+0x93c>)
 8005c22:	ea09 0303 	and.w	r3, r9, r3
 8005c26:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005c2a:	f04f 32ff 	mov.w	r2, #4294967295
 8005c2e:	d81a      	bhi.n	8005c66 <_strtod_l+0x8c6>
 8005c30:	0d1b      	lsrs	r3, r3, #20
 8005c32:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005c36:	fa02 f303 	lsl.w	r3, r2, r3
 8005c3a:	4299      	cmp	r1, r3
 8005c3c:	d118      	bne.n	8005c70 <_strtod_l+0x8d0>
 8005c3e:	4b2a      	ldr	r3, [pc, #168]	; (8005ce8 <_strtod_l+0x948>)
 8005c40:	459a      	cmp	sl, r3
 8005c42:	d102      	bne.n	8005c4a <_strtod_l+0x8aa>
 8005c44:	3101      	adds	r1, #1
 8005c46:	f43f adef 	beq.w	8005828 <_strtod_l+0x488>
 8005c4a:	4b24      	ldr	r3, [pc, #144]	; (8005cdc <_strtod_l+0x93c>)
 8005c4c:	ea0a 0303 	and.w	r3, sl, r3
 8005c50:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8005c54:	f04f 0800 	mov.w	r8, #0
 8005c58:	9b04      	ldr	r3, [sp, #16]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d1a2      	bne.n	8005ba4 <_strtod_l+0x804>
 8005c5e:	e5ed      	b.n	800583c <_strtod_l+0x49c>
 8005c60:	f04f 33ff 	mov.w	r3, #4294967295
 8005c64:	e7e9      	b.n	8005c3a <_strtod_l+0x89a>
 8005c66:	4613      	mov	r3, r2
 8005c68:	e7e7      	b.n	8005c3a <_strtod_l+0x89a>
 8005c6a:	ea53 0308 	orrs.w	r3, r3, r8
 8005c6e:	d08a      	beq.n	8005b86 <_strtod_l+0x7e6>
 8005c70:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005c72:	b1e3      	cbz	r3, 8005cae <_strtod_l+0x90e>
 8005c74:	ea13 0f0a 	tst.w	r3, sl
 8005c78:	d0ee      	beq.n	8005c58 <_strtod_l+0x8b8>
 8005c7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c7c:	9a04      	ldr	r2, [sp, #16]
 8005c7e:	4640      	mov	r0, r8
 8005c80:	4649      	mov	r1, r9
 8005c82:	b1c3      	cbz	r3, 8005cb6 <_strtod_l+0x916>
 8005c84:	f7ff fb6f 	bl	8005366 <sulp>
 8005c88:	4602      	mov	r2, r0
 8005c8a:	460b      	mov	r3, r1
 8005c8c:	ec51 0b18 	vmov	r0, r1, d8
 8005c90:	f7fa fafc 	bl	800028c <__adddf3>
 8005c94:	4680      	mov	r8, r0
 8005c96:	4689      	mov	r9, r1
 8005c98:	e7de      	b.n	8005c58 <_strtod_l+0x8b8>
 8005c9a:	4013      	ands	r3, r2
 8005c9c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8005ca0:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8005ca4:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8005ca8:	f04f 38ff 	mov.w	r8, #4294967295
 8005cac:	e7d4      	b.n	8005c58 <_strtod_l+0x8b8>
 8005cae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005cb0:	ea13 0f08 	tst.w	r3, r8
 8005cb4:	e7e0      	b.n	8005c78 <_strtod_l+0x8d8>
 8005cb6:	f7ff fb56 	bl	8005366 <sulp>
 8005cba:	4602      	mov	r2, r0
 8005cbc:	460b      	mov	r3, r1
 8005cbe:	ec51 0b18 	vmov	r0, r1, d8
 8005cc2:	f7fa fae1 	bl	8000288 <__aeabi_dsub>
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	2300      	movs	r3, #0
 8005cca:	4680      	mov	r8, r0
 8005ccc:	4689      	mov	r9, r1
 8005cce:	f7fa fefb 	bl	8000ac8 <__aeabi_dcmpeq>
 8005cd2:	2800      	cmp	r0, #0
 8005cd4:	d0c0      	beq.n	8005c58 <_strtod_l+0x8b8>
 8005cd6:	e618      	b.n	800590a <_strtod_l+0x56a>
 8005cd8:	fffffc02 	.word	0xfffffc02
 8005cdc:	7ff00000 	.word	0x7ff00000
 8005ce0:	39500000 	.word	0x39500000
 8005ce4:	000fffff 	.word	0x000fffff
 8005ce8:	7fefffff 	.word	0x7fefffff
 8005cec:	080074f0 	.word	0x080074f0
 8005cf0:	4659      	mov	r1, fp
 8005cf2:	4628      	mov	r0, r5
 8005cf4:	f7ff fac0 	bl	8005278 <__ratio>
 8005cf8:	ec57 6b10 	vmov	r6, r7, d0
 8005cfc:	ee10 0a10 	vmov	r0, s0
 8005d00:	2200      	movs	r2, #0
 8005d02:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005d06:	4639      	mov	r1, r7
 8005d08:	f7fa fef2 	bl	8000af0 <__aeabi_dcmple>
 8005d0c:	2800      	cmp	r0, #0
 8005d0e:	d071      	beq.n	8005df4 <_strtod_l+0xa54>
 8005d10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d17c      	bne.n	8005e10 <_strtod_l+0xa70>
 8005d16:	f1b8 0f00 	cmp.w	r8, #0
 8005d1a:	d15a      	bne.n	8005dd2 <_strtod_l+0xa32>
 8005d1c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d15d      	bne.n	8005de0 <_strtod_l+0xa40>
 8005d24:	4b90      	ldr	r3, [pc, #576]	; (8005f68 <_strtod_l+0xbc8>)
 8005d26:	2200      	movs	r2, #0
 8005d28:	4630      	mov	r0, r6
 8005d2a:	4639      	mov	r1, r7
 8005d2c:	f7fa fed6 	bl	8000adc <__aeabi_dcmplt>
 8005d30:	2800      	cmp	r0, #0
 8005d32:	d15c      	bne.n	8005dee <_strtod_l+0xa4e>
 8005d34:	4630      	mov	r0, r6
 8005d36:	4639      	mov	r1, r7
 8005d38:	4b8c      	ldr	r3, [pc, #560]	; (8005f6c <_strtod_l+0xbcc>)
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	f7fa fc5c 	bl	80005f8 <__aeabi_dmul>
 8005d40:	4606      	mov	r6, r0
 8005d42:	460f      	mov	r7, r1
 8005d44:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8005d48:	9606      	str	r6, [sp, #24]
 8005d4a:	9307      	str	r3, [sp, #28]
 8005d4c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005d50:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8005d54:	4b86      	ldr	r3, [pc, #536]	; (8005f70 <_strtod_l+0xbd0>)
 8005d56:	ea0a 0303 	and.w	r3, sl, r3
 8005d5a:	930d      	str	r3, [sp, #52]	; 0x34
 8005d5c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005d5e:	4b85      	ldr	r3, [pc, #532]	; (8005f74 <_strtod_l+0xbd4>)
 8005d60:	429a      	cmp	r2, r3
 8005d62:	f040 8090 	bne.w	8005e86 <_strtod_l+0xae6>
 8005d66:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8005d6a:	ec49 8b10 	vmov	d0, r8, r9
 8005d6e:	f7ff f9b9 	bl	80050e4 <__ulp>
 8005d72:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005d76:	ec51 0b10 	vmov	r0, r1, d0
 8005d7a:	f7fa fc3d 	bl	80005f8 <__aeabi_dmul>
 8005d7e:	4642      	mov	r2, r8
 8005d80:	464b      	mov	r3, r9
 8005d82:	f7fa fa83 	bl	800028c <__adddf3>
 8005d86:	460b      	mov	r3, r1
 8005d88:	4979      	ldr	r1, [pc, #484]	; (8005f70 <_strtod_l+0xbd0>)
 8005d8a:	4a7b      	ldr	r2, [pc, #492]	; (8005f78 <_strtod_l+0xbd8>)
 8005d8c:	4019      	ands	r1, r3
 8005d8e:	4291      	cmp	r1, r2
 8005d90:	4680      	mov	r8, r0
 8005d92:	d944      	bls.n	8005e1e <_strtod_l+0xa7e>
 8005d94:	ee18 2a90 	vmov	r2, s17
 8005d98:	4b78      	ldr	r3, [pc, #480]	; (8005f7c <_strtod_l+0xbdc>)
 8005d9a:	429a      	cmp	r2, r3
 8005d9c:	d104      	bne.n	8005da8 <_strtod_l+0xa08>
 8005d9e:	ee18 3a10 	vmov	r3, s16
 8005da2:	3301      	adds	r3, #1
 8005da4:	f43f ad40 	beq.w	8005828 <_strtod_l+0x488>
 8005da8:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8005f7c <_strtod_l+0xbdc>
 8005dac:	f04f 38ff 	mov.w	r8, #4294967295
 8005db0:	9916      	ldr	r1, [sp, #88]	; 0x58
 8005db2:	4620      	mov	r0, r4
 8005db4:	f7fe fe6a 	bl	8004a8c <_Bfree>
 8005db8:	9905      	ldr	r1, [sp, #20]
 8005dba:	4620      	mov	r0, r4
 8005dbc:	f7fe fe66 	bl	8004a8c <_Bfree>
 8005dc0:	4659      	mov	r1, fp
 8005dc2:	4620      	mov	r0, r4
 8005dc4:	f7fe fe62 	bl	8004a8c <_Bfree>
 8005dc8:	4629      	mov	r1, r5
 8005dca:	4620      	mov	r0, r4
 8005dcc:	f7fe fe5e 	bl	8004a8c <_Bfree>
 8005dd0:	e609      	b.n	80059e6 <_strtod_l+0x646>
 8005dd2:	f1b8 0f01 	cmp.w	r8, #1
 8005dd6:	d103      	bne.n	8005de0 <_strtod_l+0xa40>
 8005dd8:	f1b9 0f00 	cmp.w	r9, #0
 8005ddc:	f43f ad95 	beq.w	800590a <_strtod_l+0x56a>
 8005de0:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8005f38 <_strtod_l+0xb98>
 8005de4:	4f60      	ldr	r7, [pc, #384]	; (8005f68 <_strtod_l+0xbc8>)
 8005de6:	ed8d 7b06 	vstr	d7, [sp, #24]
 8005dea:	2600      	movs	r6, #0
 8005dec:	e7ae      	b.n	8005d4c <_strtod_l+0x9ac>
 8005dee:	4f5f      	ldr	r7, [pc, #380]	; (8005f6c <_strtod_l+0xbcc>)
 8005df0:	2600      	movs	r6, #0
 8005df2:	e7a7      	b.n	8005d44 <_strtod_l+0x9a4>
 8005df4:	4b5d      	ldr	r3, [pc, #372]	; (8005f6c <_strtod_l+0xbcc>)
 8005df6:	4630      	mov	r0, r6
 8005df8:	4639      	mov	r1, r7
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	f7fa fbfc 	bl	80005f8 <__aeabi_dmul>
 8005e00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005e02:	4606      	mov	r6, r0
 8005e04:	460f      	mov	r7, r1
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d09c      	beq.n	8005d44 <_strtod_l+0x9a4>
 8005e0a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8005e0e:	e79d      	b.n	8005d4c <_strtod_l+0x9ac>
 8005e10:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8005f40 <_strtod_l+0xba0>
 8005e14:	ed8d 7b06 	vstr	d7, [sp, #24]
 8005e18:	ec57 6b17 	vmov	r6, r7, d7
 8005e1c:	e796      	b.n	8005d4c <_strtod_l+0x9ac>
 8005e1e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8005e22:	9b04      	ldr	r3, [sp, #16]
 8005e24:	46ca      	mov	sl, r9
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d1c2      	bne.n	8005db0 <_strtod_l+0xa10>
 8005e2a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005e2e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005e30:	0d1b      	lsrs	r3, r3, #20
 8005e32:	051b      	lsls	r3, r3, #20
 8005e34:	429a      	cmp	r2, r3
 8005e36:	d1bb      	bne.n	8005db0 <_strtod_l+0xa10>
 8005e38:	4630      	mov	r0, r6
 8005e3a:	4639      	mov	r1, r7
 8005e3c:	f7fa ff3c 	bl	8000cb8 <__aeabi_d2lz>
 8005e40:	f7fa fbac 	bl	800059c <__aeabi_l2d>
 8005e44:	4602      	mov	r2, r0
 8005e46:	460b      	mov	r3, r1
 8005e48:	4630      	mov	r0, r6
 8005e4a:	4639      	mov	r1, r7
 8005e4c:	f7fa fa1c 	bl	8000288 <__aeabi_dsub>
 8005e50:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005e52:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005e56:	ea43 0308 	orr.w	r3, r3, r8
 8005e5a:	4313      	orrs	r3, r2
 8005e5c:	4606      	mov	r6, r0
 8005e5e:	460f      	mov	r7, r1
 8005e60:	d054      	beq.n	8005f0c <_strtod_l+0xb6c>
 8005e62:	a339      	add	r3, pc, #228	; (adr r3, 8005f48 <_strtod_l+0xba8>)
 8005e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e68:	f7fa fe38 	bl	8000adc <__aeabi_dcmplt>
 8005e6c:	2800      	cmp	r0, #0
 8005e6e:	f47f ace5 	bne.w	800583c <_strtod_l+0x49c>
 8005e72:	a337      	add	r3, pc, #220	; (adr r3, 8005f50 <_strtod_l+0xbb0>)
 8005e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e78:	4630      	mov	r0, r6
 8005e7a:	4639      	mov	r1, r7
 8005e7c:	f7fa fe4c 	bl	8000b18 <__aeabi_dcmpgt>
 8005e80:	2800      	cmp	r0, #0
 8005e82:	d095      	beq.n	8005db0 <_strtod_l+0xa10>
 8005e84:	e4da      	b.n	800583c <_strtod_l+0x49c>
 8005e86:	9b04      	ldr	r3, [sp, #16]
 8005e88:	b333      	cbz	r3, 8005ed8 <_strtod_l+0xb38>
 8005e8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e8c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005e90:	d822      	bhi.n	8005ed8 <_strtod_l+0xb38>
 8005e92:	a331      	add	r3, pc, #196	; (adr r3, 8005f58 <_strtod_l+0xbb8>)
 8005e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e98:	4630      	mov	r0, r6
 8005e9a:	4639      	mov	r1, r7
 8005e9c:	f7fa fe28 	bl	8000af0 <__aeabi_dcmple>
 8005ea0:	b1a0      	cbz	r0, 8005ecc <_strtod_l+0xb2c>
 8005ea2:	4639      	mov	r1, r7
 8005ea4:	4630      	mov	r0, r6
 8005ea6:	f7fa fe7f 	bl	8000ba8 <__aeabi_d2uiz>
 8005eaa:	2801      	cmp	r0, #1
 8005eac:	bf38      	it	cc
 8005eae:	2001      	movcc	r0, #1
 8005eb0:	f7fa fb28 	bl	8000504 <__aeabi_ui2d>
 8005eb4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005eb6:	4606      	mov	r6, r0
 8005eb8:	460f      	mov	r7, r1
 8005eba:	bb23      	cbnz	r3, 8005f06 <_strtod_l+0xb66>
 8005ebc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005ec0:	9010      	str	r0, [sp, #64]	; 0x40
 8005ec2:	9311      	str	r3, [sp, #68]	; 0x44
 8005ec4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005ec8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8005ecc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005ece:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005ed0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8005ed4:	1a9b      	subs	r3, r3, r2
 8005ed6:	930f      	str	r3, [sp, #60]	; 0x3c
 8005ed8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005edc:	eeb0 0a48 	vmov.f32	s0, s16
 8005ee0:	eef0 0a68 	vmov.f32	s1, s17
 8005ee4:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8005ee8:	f7ff f8fc 	bl	80050e4 <__ulp>
 8005eec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005ef0:	ec53 2b10 	vmov	r2, r3, d0
 8005ef4:	f7fa fb80 	bl	80005f8 <__aeabi_dmul>
 8005ef8:	ec53 2b18 	vmov	r2, r3, d8
 8005efc:	f7fa f9c6 	bl	800028c <__adddf3>
 8005f00:	4680      	mov	r8, r0
 8005f02:	4689      	mov	r9, r1
 8005f04:	e78d      	b.n	8005e22 <_strtod_l+0xa82>
 8005f06:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8005f0a:	e7db      	b.n	8005ec4 <_strtod_l+0xb24>
 8005f0c:	a314      	add	r3, pc, #80	; (adr r3, 8005f60 <_strtod_l+0xbc0>)
 8005f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f12:	f7fa fde3 	bl	8000adc <__aeabi_dcmplt>
 8005f16:	e7b3      	b.n	8005e80 <_strtod_l+0xae0>
 8005f18:	2300      	movs	r3, #0
 8005f1a:	930a      	str	r3, [sp, #40]	; 0x28
 8005f1c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005f1e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005f20:	6013      	str	r3, [r2, #0]
 8005f22:	f7ff ba7c 	b.w	800541e <_strtod_l+0x7e>
 8005f26:	2a65      	cmp	r2, #101	; 0x65
 8005f28:	f43f ab75 	beq.w	8005616 <_strtod_l+0x276>
 8005f2c:	2a45      	cmp	r2, #69	; 0x45
 8005f2e:	f43f ab72 	beq.w	8005616 <_strtod_l+0x276>
 8005f32:	2301      	movs	r3, #1
 8005f34:	f7ff bbaa 	b.w	800568c <_strtod_l+0x2ec>
 8005f38:	00000000 	.word	0x00000000
 8005f3c:	bff00000 	.word	0xbff00000
 8005f40:	00000000 	.word	0x00000000
 8005f44:	3ff00000 	.word	0x3ff00000
 8005f48:	94a03595 	.word	0x94a03595
 8005f4c:	3fdfffff 	.word	0x3fdfffff
 8005f50:	35afe535 	.word	0x35afe535
 8005f54:	3fe00000 	.word	0x3fe00000
 8005f58:	ffc00000 	.word	0xffc00000
 8005f5c:	41dfffff 	.word	0x41dfffff
 8005f60:	94a03595 	.word	0x94a03595
 8005f64:	3fcfffff 	.word	0x3fcfffff
 8005f68:	3ff00000 	.word	0x3ff00000
 8005f6c:	3fe00000 	.word	0x3fe00000
 8005f70:	7ff00000 	.word	0x7ff00000
 8005f74:	7fe00000 	.word	0x7fe00000
 8005f78:	7c9fffff 	.word	0x7c9fffff
 8005f7c:	7fefffff 	.word	0x7fefffff

08005f80 <_strtod_r>:
 8005f80:	4b01      	ldr	r3, [pc, #4]	; (8005f88 <_strtod_r+0x8>)
 8005f82:	f7ff ba0d 	b.w	80053a0 <_strtod_l>
 8005f86:	bf00      	nop
 8005f88:	20000068 	.word	0x20000068

08005f8c <_strtol_l.constprop.0>:
 8005f8c:	2b01      	cmp	r3, #1
 8005f8e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f92:	d001      	beq.n	8005f98 <_strtol_l.constprop.0+0xc>
 8005f94:	2b24      	cmp	r3, #36	; 0x24
 8005f96:	d906      	bls.n	8005fa6 <_strtol_l.constprop.0+0x1a>
 8005f98:	f7fd fd88 	bl	8003aac <__errno>
 8005f9c:	2316      	movs	r3, #22
 8005f9e:	6003      	str	r3, [r0, #0]
 8005fa0:	2000      	movs	r0, #0
 8005fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fa6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800608c <_strtol_l.constprop.0+0x100>
 8005faa:	460d      	mov	r5, r1
 8005fac:	462e      	mov	r6, r5
 8005fae:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005fb2:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8005fb6:	f017 0708 	ands.w	r7, r7, #8
 8005fba:	d1f7      	bne.n	8005fac <_strtol_l.constprop.0+0x20>
 8005fbc:	2c2d      	cmp	r4, #45	; 0x2d
 8005fbe:	d132      	bne.n	8006026 <_strtol_l.constprop.0+0x9a>
 8005fc0:	782c      	ldrb	r4, [r5, #0]
 8005fc2:	2701      	movs	r7, #1
 8005fc4:	1cb5      	adds	r5, r6, #2
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d05b      	beq.n	8006082 <_strtol_l.constprop.0+0xf6>
 8005fca:	2b10      	cmp	r3, #16
 8005fcc:	d109      	bne.n	8005fe2 <_strtol_l.constprop.0+0x56>
 8005fce:	2c30      	cmp	r4, #48	; 0x30
 8005fd0:	d107      	bne.n	8005fe2 <_strtol_l.constprop.0+0x56>
 8005fd2:	782c      	ldrb	r4, [r5, #0]
 8005fd4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8005fd8:	2c58      	cmp	r4, #88	; 0x58
 8005fda:	d14d      	bne.n	8006078 <_strtol_l.constprop.0+0xec>
 8005fdc:	786c      	ldrb	r4, [r5, #1]
 8005fde:	2310      	movs	r3, #16
 8005fe0:	3502      	adds	r5, #2
 8005fe2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8005fe6:	f108 38ff 	add.w	r8, r8, #4294967295
 8005fea:	f04f 0e00 	mov.w	lr, #0
 8005fee:	fbb8 f9f3 	udiv	r9, r8, r3
 8005ff2:	4676      	mov	r6, lr
 8005ff4:	fb03 8a19 	mls	sl, r3, r9, r8
 8005ff8:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8005ffc:	f1bc 0f09 	cmp.w	ip, #9
 8006000:	d816      	bhi.n	8006030 <_strtol_l.constprop.0+0xa4>
 8006002:	4664      	mov	r4, ip
 8006004:	42a3      	cmp	r3, r4
 8006006:	dd24      	ble.n	8006052 <_strtol_l.constprop.0+0xc6>
 8006008:	f1be 3fff 	cmp.w	lr, #4294967295
 800600c:	d008      	beq.n	8006020 <_strtol_l.constprop.0+0x94>
 800600e:	45b1      	cmp	r9, r6
 8006010:	d31c      	bcc.n	800604c <_strtol_l.constprop.0+0xc0>
 8006012:	d101      	bne.n	8006018 <_strtol_l.constprop.0+0x8c>
 8006014:	45a2      	cmp	sl, r4
 8006016:	db19      	blt.n	800604c <_strtol_l.constprop.0+0xc0>
 8006018:	fb06 4603 	mla	r6, r6, r3, r4
 800601c:	f04f 0e01 	mov.w	lr, #1
 8006020:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006024:	e7e8      	b.n	8005ff8 <_strtol_l.constprop.0+0x6c>
 8006026:	2c2b      	cmp	r4, #43	; 0x2b
 8006028:	bf04      	itt	eq
 800602a:	782c      	ldrbeq	r4, [r5, #0]
 800602c:	1cb5      	addeq	r5, r6, #2
 800602e:	e7ca      	b.n	8005fc6 <_strtol_l.constprop.0+0x3a>
 8006030:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8006034:	f1bc 0f19 	cmp.w	ip, #25
 8006038:	d801      	bhi.n	800603e <_strtol_l.constprop.0+0xb2>
 800603a:	3c37      	subs	r4, #55	; 0x37
 800603c:	e7e2      	b.n	8006004 <_strtol_l.constprop.0+0x78>
 800603e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8006042:	f1bc 0f19 	cmp.w	ip, #25
 8006046:	d804      	bhi.n	8006052 <_strtol_l.constprop.0+0xc6>
 8006048:	3c57      	subs	r4, #87	; 0x57
 800604a:	e7db      	b.n	8006004 <_strtol_l.constprop.0+0x78>
 800604c:	f04f 3eff 	mov.w	lr, #4294967295
 8006050:	e7e6      	b.n	8006020 <_strtol_l.constprop.0+0x94>
 8006052:	f1be 3fff 	cmp.w	lr, #4294967295
 8006056:	d105      	bne.n	8006064 <_strtol_l.constprop.0+0xd8>
 8006058:	2322      	movs	r3, #34	; 0x22
 800605a:	6003      	str	r3, [r0, #0]
 800605c:	4646      	mov	r6, r8
 800605e:	b942      	cbnz	r2, 8006072 <_strtol_l.constprop.0+0xe6>
 8006060:	4630      	mov	r0, r6
 8006062:	e79e      	b.n	8005fa2 <_strtol_l.constprop.0+0x16>
 8006064:	b107      	cbz	r7, 8006068 <_strtol_l.constprop.0+0xdc>
 8006066:	4276      	negs	r6, r6
 8006068:	2a00      	cmp	r2, #0
 800606a:	d0f9      	beq.n	8006060 <_strtol_l.constprop.0+0xd4>
 800606c:	f1be 0f00 	cmp.w	lr, #0
 8006070:	d000      	beq.n	8006074 <_strtol_l.constprop.0+0xe8>
 8006072:	1e69      	subs	r1, r5, #1
 8006074:	6011      	str	r1, [r2, #0]
 8006076:	e7f3      	b.n	8006060 <_strtol_l.constprop.0+0xd4>
 8006078:	2430      	movs	r4, #48	; 0x30
 800607a:	2b00      	cmp	r3, #0
 800607c:	d1b1      	bne.n	8005fe2 <_strtol_l.constprop.0+0x56>
 800607e:	2308      	movs	r3, #8
 8006080:	e7af      	b.n	8005fe2 <_strtol_l.constprop.0+0x56>
 8006082:	2c30      	cmp	r4, #48	; 0x30
 8006084:	d0a5      	beq.n	8005fd2 <_strtol_l.constprop.0+0x46>
 8006086:	230a      	movs	r3, #10
 8006088:	e7ab      	b.n	8005fe2 <_strtol_l.constprop.0+0x56>
 800608a:	bf00      	nop
 800608c:	08007519 	.word	0x08007519

08006090 <_strtol_r>:
 8006090:	f7ff bf7c 	b.w	8005f8c <_strtol_l.constprop.0>

08006094 <__ssputs_r>:
 8006094:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006098:	688e      	ldr	r6, [r1, #8]
 800609a:	461f      	mov	r7, r3
 800609c:	42be      	cmp	r6, r7
 800609e:	680b      	ldr	r3, [r1, #0]
 80060a0:	4682      	mov	sl, r0
 80060a2:	460c      	mov	r4, r1
 80060a4:	4690      	mov	r8, r2
 80060a6:	d82c      	bhi.n	8006102 <__ssputs_r+0x6e>
 80060a8:	898a      	ldrh	r2, [r1, #12]
 80060aa:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80060ae:	d026      	beq.n	80060fe <__ssputs_r+0x6a>
 80060b0:	6965      	ldr	r5, [r4, #20]
 80060b2:	6909      	ldr	r1, [r1, #16]
 80060b4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80060b8:	eba3 0901 	sub.w	r9, r3, r1
 80060bc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80060c0:	1c7b      	adds	r3, r7, #1
 80060c2:	444b      	add	r3, r9
 80060c4:	106d      	asrs	r5, r5, #1
 80060c6:	429d      	cmp	r5, r3
 80060c8:	bf38      	it	cc
 80060ca:	461d      	movcc	r5, r3
 80060cc:	0553      	lsls	r3, r2, #21
 80060ce:	d527      	bpl.n	8006120 <__ssputs_r+0x8c>
 80060d0:	4629      	mov	r1, r5
 80060d2:	f7fe fc0f 	bl	80048f4 <_malloc_r>
 80060d6:	4606      	mov	r6, r0
 80060d8:	b360      	cbz	r0, 8006134 <__ssputs_r+0xa0>
 80060da:	6921      	ldr	r1, [r4, #16]
 80060dc:	464a      	mov	r2, r9
 80060de:	f000 fa1b 	bl	8006518 <memcpy>
 80060e2:	89a3      	ldrh	r3, [r4, #12]
 80060e4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80060e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80060ec:	81a3      	strh	r3, [r4, #12]
 80060ee:	6126      	str	r6, [r4, #16]
 80060f0:	6165      	str	r5, [r4, #20]
 80060f2:	444e      	add	r6, r9
 80060f4:	eba5 0509 	sub.w	r5, r5, r9
 80060f8:	6026      	str	r6, [r4, #0]
 80060fa:	60a5      	str	r5, [r4, #8]
 80060fc:	463e      	mov	r6, r7
 80060fe:	42be      	cmp	r6, r7
 8006100:	d900      	bls.n	8006104 <__ssputs_r+0x70>
 8006102:	463e      	mov	r6, r7
 8006104:	6820      	ldr	r0, [r4, #0]
 8006106:	4632      	mov	r2, r6
 8006108:	4641      	mov	r1, r8
 800610a:	f000 f9c9 	bl	80064a0 <memmove>
 800610e:	68a3      	ldr	r3, [r4, #8]
 8006110:	1b9b      	subs	r3, r3, r6
 8006112:	60a3      	str	r3, [r4, #8]
 8006114:	6823      	ldr	r3, [r4, #0]
 8006116:	4433      	add	r3, r6
 8006118:	6023      	str	r3, [r4, #0]
 800611a:	2000      	movs	r0, #0
 800611c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006120:	462a      	mov	r2, r5
 8006122:	f000 fdae 	bl	8006c82 <_realloc_r>
 8006126:	4606      	mov	r6, r0
 8006128:	2800      	cmp	r0, #0
 800612a:	d1e0      	bne.n	80060ee <__ssputs_r+0x5a>
 800612c:	6921      	ldr	r1, [r4, #16]
 800612e:	4650      	mov	r0, sl
 8006130:	f7fe fb6c 	bl	800480c <_free_r>
 8006134:	230c      	movs	r3, #12
 8006136:	f8ca 3000 	str.w	r3, [sl]
 800613a:	89a3      	ldrh	r3, [r4, #12]
 800613c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006140:	81a3      	strh	r3, [r4, #12]
 8006142:	f04f 30ff 	mov.w	r0, #4294967295
 8006146:	e7e9      	b.n	800611c <__ssputs_r+0x88>

08006148 <_svfiprintf_r>:
 8006148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800614c:	4698      	mov	r8, r3
 800614e:	898b      	ldrh	r3, [r1, #12]
 8006150:	061b      	lsls	r3, r3, #24
 8006152:	b09d      	sub	sp, #116	; 0x74
 8006154:	4607      	mov	r7, r0
 8006156:	460d      	mov	r5, r1
 8006158:	4614      	mov	r4, r2
 800615a:	d50e      	bpl.n	800617a <_svfiprintf_r+0x32>
 800615c:	690b      	ldr	r3, [r1, #16]
 800615e:	b963      	cbnz	r3, 800617a <_svfiprintf_r+0x32>
 8006160:	2140      	movs	r1, #64	; 0x40
 8006162:	f7fe fbc7 	bl	80048f4 <_malloc_r>
 8006166:	6028      	str	r0, [r5, #0]
 8006168:	6128      	str	r0, [r5, #16]
 800616a:	b920      	cbnz	r0, 8006176 <_svfiprintf_r+0x2e>
 800616c:	230c      	movs	r3, #12
 800616e:	603b      	str	r3, [r7, #0]
 8006170:	f04f 30ff 	mov.w	r0, #4294967295
 8006174:	e0d0      	b.n	8006318 <_svfiprintf_r+0x1d0>
 8006176:	2340      	movs	r3, #64	; 0x40
 8006178:	616b      	str	r3, [r5, #20]
 800617a:	2300      	movs	r3, #0
 800617c:	9309      	str	r3, [sp, #36]	; 0x24
 800617e:	2320      	movs	r3, #32
 8006180:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006184:	f8cd 800c 	str.w	r8, [sp, #12]
 8006188:	2330      	movs	r3, #48	; 0x30
 800618a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8006330 <_svfiprintf_r+0x1e8>
 800618e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006192:	f04f 0901 	mov.w	r9, #1
 8006196:	4623      	mov	r3, r4
 8006198:	469a      	mov	sl, r3
 800619a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800619e:	b10a      	cbz	r2, 80061a4 <_svfiprintf_r+0x5c>
 80061a0:	2a25      	cmp	r2, #37	; 0x25
 80061a2:	d1f9      	bne.n	8006198 <_svfiprintf_r+0x50>
 80061a4:	ebba 0b04 	subs.w	fp, sl, r4
 80061a8:	d00b      	beq.n	80061c2 <_svfiprintf_r+0x7a>
 80061aa:	465b      	mov	r3, fp
 80061ac:	4622      	mov	r2, r4
 80061ae:	4629      	mov	r1, r5
 80061b0:	4638      	mov	r0, r7
 80061b2:	f7ff ff6f 	bl	8006094 <__ssputs_r>
 80061b6:	3001      	adds	r0, #1
 80061b8:	f000 80a9 	beq.w	800630e <_svfiprintf_r+0x1c6>
 80061bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80061be:	445a      	add	r2, fp
 80061c0:	9209      	str	r2, [sp, #36]	; 0x24
 80061c2:	f89a 3000 	ldrb.w	r3, [sl]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	f000 80a1 	beq.w	800630e <_svfiprintf_r+0x1c6>
 80061cc:	2300      	movs	r3, #0
 80061ce:	f04f 32ff 	mov.w	r2, #4294967295
 80061d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80061d6:	f10a 0a01 	add.w	sl, sl, #1
 80061da:	9304      	str	r3, [sp, #16]
 80061dc:	9307      	str	r3, [sp, #28]
 80061de:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80061e2:	931a      	str	r3, [sp, #104]	; 0x68
 80061e4:	4654      	mov	r4, sl
 80061e6:	2205      	movs	r2, #5
 80061e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061ec:	4850      	ldr	r0, [pc, #320]	; (8006330 <_svfiprintf_r+0x1e8>)
 80061ee:	f7f9 ffef 	bl	80001d0 <memchr>
 80061f2:	9a04      	ldr	r2, [sp, #16]
 80061f4:	b9d8      	cbnz	r0, 800622e <_svfiprintf_r+0xe6>
 80061f6:	06d0      	lsls	r0, r2, #27
 80061f8:	bf44      	itt	mi
 80061fa:	2320      	movmi	r3, #32
 80061fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006200:	0711      	lsls	r1, r2, #28
 8006202:	bf44      	itt	mi
 8006204:	232b      	movmi	r3, #43	; 0x2b
 8006206:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800620a:	f89a 3000 	ldrb.w	r3, [sl]
 800620e:	2b2a      	cmp	r3, #42	; 0x2a
 8006210:	d015      	beq.n	800623e <_svfiprintf_r+0xf6>
 8006212:	9a07      	ldr	r2, [sp, #28]
 8006214:	4654      	mov	r4, sl
 8006216:	2000      	movs	r0, #0
 8006218:	f04f 0c0a 	mov.w	ip, #10
 800621c:	4621      	mov	r1, r4
 800621e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006222:	3b30      	subs	r3, #48	; 0x30
 8006224:	2b09      	cmp	r3, #9
 8006226:	d94d      	bls.n	80062c4 <_svfiprintf_r+0x17c>
 8006228:	b1b0      	cbz	r0, 8006258 <_svfiprintf_r+0x110>
 800622a:	9207      	str	r2, [sp, #28]
 800622c:	e014      	b.n	8006258 <_svfiprintf_r+0x110>
 800622e:	eba0 0308 	sub.w	r3, r0, r8
 8006232:	fa09 f303 	lsl.w	r3, r9, r3
 8006236:	4313      	orrs	r3, r2
 8006238:	9304      	str	r3, [sp, #16]
 800623a:	46a2      	mov	sl, r4
 800623c:	e7d2      	b.n	80061e4 <_svfiprintf_r+0x9c>
 800623e:	9b03      	ldr	r3, [sp, #12]
 8006240:	1d19      	adds	r1, r3, #4
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	9103      	str	r1, [sp, #12]
 8006246:	2b00      	cmp	r3, #0
 8006248:	bfbb      	ittet	lt
 800624a:	425b      	neglt	r3, r3
 800624c:	f042 0202 	orrlt.w	r2, r2, #2
 8006250:	9307      	strge	r3, [sp, #28]
 8006252:	9307      	strlt	r3, [sp, #28]
 8006254:	bfb8      	it	lt
 8006256:	9204      	strlt	r2, [sp, #16]
 8006258:	7823      	ldrb	r3, [r4, #0]
 800625a:	2b2e      	cmp	r3, #46	; 0x2e
 800625c:	d10c      	bne.n	8006278 <_svfiprintf_r+0x130>
 800625e:	7863      	ldrb	r3, [r4, #1]
 8006260:	2b2a      	cmp	r3, #42	; 0x2a
 8006262:	d134      	bne.n	80062ce <_svfiprintf_r+0x186>
 8006264:	9b03      	ldr	r3, [sp, #12]
 8006266:	1d1a      	adds	r2, r3, #4
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	9203      	str	r2, [sp, #12]
 800626c:	2b00      	cmp	r3, #0
 800626e:	bfb8      	it	lt
 8006270:	f04f 33ff 	movlt.w	r3, #4294967295
 8006274:	3402      	adds	r4, #2
 8006276:	9305      	str	r3, [sp, #20]
 8006278:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8006340 <_svfiprintf_r+0x1f8>
 800627c:	7821      	ldrb	r1, [r4, #0]
 800627e:	2203      	movs	r2, #3
 8006280:	4650      	mov	r0, sl
 8006282:	f7f9 ffa5 	bl	80001d0 <memchr>
 8006286:	b138      	cbz	r0, 8006298 <_svfiprintf_r+0x150>
 8006288:	9b04      	ldr	r3, [sp, #16]
 800628a:	eba0 000a 	sub.w	r0, r0, sl
 800628e:	2240      	movs	r2, #64	; 0x40
 8006290:	4082      	lsls	r2, r0
 8006292:	4313      	orrs	r3, r2
 8006294:	3401      	adds	r4, #1
 8006296:	9304      	str	r3, [sp, #16]
 8006298:	f814 1b01 	ldrb.w	r1, [r4], #1
 800629c:	4825      	ldr	r0, [pc, #148]	; (8006334 <_svfiprintf_r+0x1ec>)
 800629e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80062a2:	2206      	movs	r2, #6
 80062a4:	f7f9 ff94 	bl	80001d0 <memchr>
 80062a8:	2800      	cmp	r0, #0
 80062aa:	d038      	beq.n	800631e <_svfiprintf_r+0x1d6>
 80062ac:	4b22      	ldr	r3, [pc, #136]	; (8006338 <_svfiprintf_r+0x1f0>)
 80062ae:	bb1b      	cbnz	r3, 80062f8 <_svfiprintf_r+0x1b0>
 80062b0:	9b03      	ldr	r3, [sp, #12]
 80062b2:	3307      	adds	r3, #7
 80062b4:	f023 0307 	bic.w	r3, r3, #7
 80062b8:	3308      	adds	r3, #8
 80062ba:	9303      	str	r3, [sp, #12]
 80062bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062be:	4433      	add	r3, r6
 80062c0:	9309      	str	r3, [sp, #36]	; 0x24
 80062c2:	e768      	b.n	8006196 <_svfiprintf_r+0x4e>
 80062c4:	fb0c 3202 	mla	r2, ip, r2, r3
 80062c8:	460c      	mov	r4, r1
 80062ca:	2001      	movs	r0, #1
 80062cc:	e7a6      	b.n	800621c <_svfiprintf_r+0xd4>
 80062ce:	2300      	movs	r3, #0
 80062d0:	3401      	adds	r4, #1
 80062d2:	9305      	str	r3, [sp, #20]
 80062d4:	4619      	mov	r1, r3
 80062d6:	f04f 0c0a 	mov.w	ip, #10
 80062da:	4620      	mov	r0, r4
 80062dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80062e0:	3a30      	subs	r2, #48	; 0x30
 80062e2:	2a09      	cmp	r2, #9
 80062e4:	d903      	bls.n	80062ee <_svfiprintf_r+0x1a6>
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d0c6      	beq.n	8006278 <_svfiprintf_r+0x130>
 80062ea:	9105      	str	r1, [sp, #20]
 80062ec:	e7c4      	b.n	8006278 <_svfiprintf_r+0x130>
 80062ee:	fb0c 2101 	mla	r1, ip, r1, r2
 80062f2:	4604      	mov	r4, r0
 80062f4:	2301      	movs	r3, #1
 80062f6:	e7f0      	b.n	80062da <_svfiprintf_r+0x192>
 80062f8:	ab03      	add	r3, sp, #12
 80062fa:	9300      	str	r3, [sp, #0]
 80062fc:	462a      	mov	r2, r5
 80062fe:	4b0f      	ldr	r3, [pc, #60]	; (800633c <_svfiprintf_r+0x1f4>)
 8006300:	a904      	add	r1, sp, #16
 8006302:	4638      	mov	r0, r7
 8006304:	f7fc fc84 	bl	8002c10 <_printf_float>
 8006308:	1c42      	adds	r2, r0, #1
 800630a:	4606      	mov	r6, r0
 800630c:	d1d6      	bne.n	80062bc <_svfiprintf_r+0x174>
 800630e:	89ab      	ldrh	r3, [r5, #12]
 8006310:	065b      	lsls	r3, r3, #25
 8006312:	f53f af2d 	bmi.w	8006170 <_svfiprintf_r+0x28>
 8006316:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006318:	b01d      	add	sp, #116	; 0x74
 800631a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800631e:	ab03      	add	r3, sp, #12
 8006320:	9300      	str	r3, [sp, #0]
 8006322:	462a      	mov	r2, r5
 8006324:	4b05      	ldr	r3, [pc, #20]	; (800633c <_svfiprintf_r+0x1f4>)
 8006326:	a904      	add	r1, sp, #16
 8006328:	4638      	mov	r0, r7
 800632a:	f7fc ff15 	bl	8003158 <_printf_i>
 800632e:	e7eb      	b.n	8006308 <_svfiprintf_r+0x1c0>
 8006330:	08007619 	.word	0x08007619
 8006334:	08007623 	.word	0x08007623
 8006338:	08002c11 	.word	0x08002c11
 800633c:	08006095 	.word	0x08006095
 8006340:	0800761f 	.word	0x0800761f

08006344 <__sflush_r>:
 8006344:	898a      	ldrh	r2, [r1, #12]
 8006346:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800634a:	4605      	mov	r5, r0
 800634c:	0710      	lsls	r0, r2, #28
 800634e:	460c      	mov	r4, r1
 8006350:	d458      	bmi.n	8006404 <__sflush_r+0xc0>
 8006352:	684b      	ldr	r3, [r1, #4]
 8006354:	2b00      	cmp	r3, #0
 8006356:	dc05      	bgt.n	8006364 <__sflush_r+0x20>
 8006358:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800635a:	2b00      	cmp	r3, #0
 800635c:	dc02      	bgt.n	8006364 <__sflush_r+0x20>
 800635e:	2000      	movs	r0, #0
 8006360:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006364:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006366:	2e00      	cmp	r6, #0
 8006368:	d0f9      	beq.n	800635e <__sflush_r+0x1a>
 800636a:	2300      	movs	r3, #0
 800636c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006370:	682f      	ldr	r7, [r5, #0]
 8006372:	6a21      	ldr	r1, [r4, #32]
 8006374:	602b      	str	r3, [r5, #0]
 8006376:	d032      	beq.n	80063de <__sflush_r+0x9a>
 8006378:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800637a:	89a3      	ldrh	r3, [r4, #12]
 800637c:	075a      	lsls	r2, r3, #29
 800637e:	d505      	bpl.n	800638c <__sflush_r+0x48>
 8006380:	6863      	ldr	r3, [r4, #4]
 8006382:	1ac0      	subs	r0, r0, r3
 8006384:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006386:	b10b      	cbz	r3, 800638c <__sflush_r+0x48>
 8006388:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800638a:	1ac0      	subs	r0, r0, r3
 800638c:	2300      	movs	r3, #0
 800638e:	4602      	mov	r2, r0
 8006390:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006392:	6a21      	ldr	r1, [r4, #32]
 8006394:	4628      	mov	r0, r5
 8006396:	47b0      	blx	r6
 8006398:	1c43      	adds	r3, r0, #1
 800639a:	89a3      	ldrh	r3, [r4, #12]
 800639c:	d106      	bne.n	80063ac <__sflush_r+0x68>
 800639e:	6829      	ldr	r1, [r5, #0]
 80063a0:	291d      	cmp	r1, #29
 80063a2:	d82b      	bhi.n	80063fc <__sflush_r+0xb8>
 80063a4:	4a29      	ldr	r2, [pc, #164]	; (800644c <__sflush_r+0x108>)
 80063a6:	410a      	asrs	r2, r1
 80063a8:	07d6      	lsls	r6, r2, #31
 80063aa:	d427      	bmi.n	80063fc <__sflush_r+0xb8>
 80063ac:	2200      	movs	r2, #0
 80063ae:	6062      	str	r2, [r4, #4]
 80063b0:	04d9      	lsls	r1, r3, #19
 80063b2:	6922      	ldr	r2, [r4, #16]
 80063b4:	6022      	str	r2, [r4, #0]
 80063b6:	d504      	bpl.n	80063c2 <__sflush_r+0x7e>
 80063b8:	1c42      	adds	r2, r0, #1
 80063ba:	d101      	bne.n	80063c0 <__sflush_r+0x7c>
 80063bc:	682b      	ldr	r3, [r5, #0]
 80063be:	b903      	cbnz	r3, 80063c2 <__sflush_r+0x7e>
 80063c0:	6560      	str	r0, [r4, #84]	; 0x54
 80063c2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80063c4:	602f      	str	r7, [r5, #0]
 80063c6:	2900      	cmp	r1, #0
 80063c8:	d0c9      	beq.n	800635e <__sflush_r+0x1a>
 80063ca:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80063ce:	4299      	cmp	r1, r3
 80063d0:	d002      	beq.n	80063d8 <__sflush_r+0x94>
 80063d2:	4628      	mov	r0, r5
 80063d4:	f7fe fa1a 	bl	800480c <_free_r>
 80063d8:	2000      	movs	r0, #0
 80063da:	6360      	str	r0, [r4, #52]	; 0x34
 80063dc:	e7c0      	b.n	8006360 <__sflush_r+0x1c>
 80063de:	2301      	movs	r3, #1
 80063e0:	4628      	mov	r0, r5
 80063e2:	47b0      	blx	r6
 80063e4:	1c41      	adds	r1, r0, #1
 80063e6:	d1c8      	bne.n	800637a <__sflush_r+0x36>
 80063e8:	682b      	ldr	r3, [r5, #0]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d0c5      	beq.n	800637a <__sflush_r+0x36>
 80063ee:	2b1d      	cmp	r3, #29
 80063f0:	d001      	beq.n	80063f6 <__sflush_r+0xb2>
 80063f2:	2b16      	cmp	r3, #22
 80063f4:	d101      	bne.n	80063fa <__sflush_r+0xb6>
 80063f6:	602f      	str	r7, [r5, #0]
 80063f8:	e7b1      	b.n	800635e <__sflush_r+0x1a>
 80063fa:	89a3      	ldrh	r3, [r4, #12]
 80063fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006400:	81a3      	strh	r3, [r4, #12]
 8006402:	e7ad      	b.n	8006360 <__sflush_r+0x1c>
 8006404:	690f      	ldr	r7, [r1, #16]
 8006406:	2f00      	cmp	r7, #0
 8006408:	d0a9      	beq.n	800635e <__sflush_r+0x1a>
 800640a:	0793      	lsls	r3, r2, #30
 800640c:	680e      	ldr	r6, [r1, #0]
 800640e:	bf08      	it	eq
 8006410:	694b      	ldreq	r3, [r1, #20]
 8006412:	600f      	str	r7, [r1, #0]
 8006414:	bf18      	it	ne
 8006416:	2300      	movne	r3, #0
 8006418:	eba6 0807 	sub.w	r8, r6, r7
 800641c:	608b      	str	r3, [r1, #8]
 800641e:	f1b8 0f00 	cmp.w	r8, #0
 8006422:	dd9c      	ble.n	800635e <__sflush_r+0x1a>
 8006424:	6a21      	ldr	r1, [r4, #32]
 8006426:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006428:	4643      	mov	r3, r8
 800642a:	463a      	mov	r2, r7
 800642c:	4628      	mov	r0, r5
 800642e:	47b0      	blx	r6
 8006430:	2800      	cmp	r0, #0
 8006432:	dc06      	bgt.n	8006442 <__sflush_r+0xfe>
 8006434:	89a3      	ldrh	r3, [r4, #12]
 8006436:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800643a:	81a3      	strh	r3, [r4, #12]
 800643c:	f04f 30ff 	mov.w	r0, #4294967295
 8006440:	e78e      	b.n	8006360 <__sflush_r+0x1c>
 8006442:	4407      	add	r7, r0
 8006444:	eba8 0800 	sub.w	r8, r8, r0
 8006448:	e7e9      	b.n	800641e <__sflush_r+0xda>
 800644a:	bf00      	nop
 800644c:	dfbffffe 	.word	0xdfbffffe

08006450 <_fflush_r>:
 8006450:	b538      	push	{r3, r4, r5, lr}
 8006452:	690b      	ldr	r3, [r1, #16]
 8006454:	4605      	mov	r5, r0
 8006456:	460c      	mov	r4, r1
 8006458:	b913      	cbnz	r3, 8006460 <_fflush_r+0x10>
 800645a:	2500      	movs	r5, #0
 800645c:	4628      	mov	r0, r5
 800645e:	bd38      	pop	{r3, r4, r5, pc}
 8006460:	b118      	cbz	r0, 800646a <_fflush_r+0x1a>
 8006462:	6a03      	ldr	r3, [r0, #32]
 8006464:	b90b      	cbnz	r3, 800646a <_fflush_r+0x1a>
 8006466:	f7fd fa35 	bl	80038d4 <__sinit>
 800646a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d0f3      	beq.n	800645a <_fflush_r+0xa>
 8006472:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006474:	07d0      	lsls	r0, r2, #31
 8006476:	d404      	bmi.n	8006482 <_fflush_r+0x32>
 8006478:	0599      	lsls	r1, r3, #22
 800647a:	d402      	bmi.n	8006482 <_fflush_r+0x32>
 800647c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800647e:	f7fd fb40 	bl	8003b02 <__retarget_lock_acquire_recursive>
 8006482:	4628      	mov	r0, r5
 8006484:	4621      	mov	r1, r4
 8006486:	f7ff ff5d 	bl	8006344 <__sflush_r>
 800648a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800648c:	07da      	lsls	r2, r3, #31
 800648e:	4605      	mov	r5, r0
 8006490:	d4e4      	bmi.n	800645c <_fflush_r+0xc>
 8006492:	89a3      	ldrh	r3, [r4, #12]
 8006494:	059b      	lsls	r3, r3, #22
 8006496:	d4e1      	bmi.n	800645c <_fflush_r+0xc>
 8006498:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800649a:	f7fd fb33 	bl	8003b04 <__retarget_lock_release_recursive>
 800649e:	e7dd      	b.n	800645c <_fflush_r+0xc>

080064a0 <memmove>:
 80064a0:	4288      	cmp	r0, r1
 80064a2:	b510      	push	{r4, lr}
 80064a4:	eb01 0402 	add.w	r4, r1, r2
 80064a8:	d902      	bls.n	80064b0 <memmove+0x10>
 80064aa:	4284      	cmp	r4, r0
 80064ac:	4623      	mov	r3, r4
 80064ae:	d807      	bhi.n	80064c0 <memmove+0x20>
 80064b0:	1e43      	subs	r3, r0, #1
 80064b2:	42a1      	cmp	r1, r4
 80064b4:	d008      	beq.n	80064c8 <memmove+0x28>
 80064b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80064ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 80064be:	e7f8      	b.n	80064b2 <memmove+0x12>
 80064c0:	4402      	add	r2, r0
 80064c2:	4601      	mov	r1, r0
 80064c4:	428a      	cmp	r2, r1
 80064c6:	d100      	bne.n	80064ca <memmove+0x2a>
 80064c8:	bd10      	pop	{r4, pc}
 80064ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80064ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80064d2:	e7f7      	b.n	80064c4 <memmove+0x24>

080064d4 <strncmp>:
 80064d4:	b510      	push	{r4, lr}
 80064d6:	b16a      	cbz	r2, 80064f4 <strncmp+0x20>
 80064d8:	3901      	subs	r1, #1
 80064da:	1884      	adds	r4, r0, r2
 80064dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80064e0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80064e4:	429a      	cmp	r2, r3
 80064e6:	d103      	bne.n	80064f0 <strncmp+0x1c>
 80064e8:	42a0      	cmp	r0, r4
 80064ea:	d001      	beq.n	80064f0 <strncmp+0x1c>
 80064ec:	2a00      	cmp	r2, #0
 80064ee:	d1f5      	bne.n	80064dc <strncmp+0x8>
 80064f0:	1ad0      	subs	r0, r2, r3
 80064f2:	bd10      	pop	{r4, pc}
 80064f4:	4610      	mov	r0, r2
 80064f6:	e7fc      	b.n	80064f2 <strncmp+0x1e>

080064f8 <_sbrk_r>:
 80064f8:	b538      	push	{r3, r4, r5, lr}
 80064fa:	4d06      	ldr	r5, [pc, #24]	; (8006514 <_sbrk_r+0x1c>)
 80064fc:	2300      	movs	r3, #0
 80064fe:	4604      	mov	r4, r0
 8006500:	4608      	mov	r0, r1
 8006502:	602b      	str	r3, [r5, #0]
 8006504:	f7fa ffc6 	bl	8001494 <_sbrk>
 8006508:	1c43      	adds	r3, r0, #1
 800650a:	d102      	bne.n	8006512 <_sbrk_r+0x1a>
 800650c:	682b      	ldr	r3, [r5, #0]
 800650e:	b103      	cbz	r3, 8006512 <_sbrk_r+0x1a>
 8006510:	6023      	str	r3, [r4, #0]
 8006512:	bd38      	pop	{r3, r4, r5, pc}
 8006514:	20000384 	.word	0x20000384

08006518 <memcpy>:
 8006518:	440a      	add	r2, r1
 800651a:	4291      	cmp	r1, r2
 800651c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006520:	d100      	bne.n	8006524 <memcpy+0xc>
 8006522:	4770      	bx	lr
 8006524:	b510      	push	{r4, lr}
 8006526:	f811 4b01 	ldrb.w	r4, [r1], #1
 800652a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800652e:	4291      	cmp	r1, r2
 8006530:	d1f9      	bne.n	8006526 <memcpy+0xe>
 8006532:	bd10      	pop	{r4, pc}
 8006534:	0000      	movs	r0, r0
	...

08006538 <nan>:
 8006538:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8006540 <nan+0x8>
 800653c:	4770      	bx	lr
 800653e:	bf00      	nop
 8006540:	00000000 	.word	0x00000000
 8006544:	7ff80000 	.word	0x7ff80000

08006548 <__assert_func>:
 8006548:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800654a:	4614      	mov	r4, r2
 800654c:	461a      	mov	r2, r3
 800654e:	4b09      	ldr	r3, [pc, #36]	; (8006574 <__assert_func+0x2c>)
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	4605      	mov	r5, r0
 8006554:	68d8      	ldr	r0, [r3, #12]
 8006556:	b14c      	cbz	r4, 800656c <__assert_func+0x24>
 8006558:	4b07      	ldr	r3, [pc, #28]	; (8006578 <__assert_func+0x30>)
 800655a:	9100      	str	r1, [sp, #0]
 800655c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006560:	4906      	ldr	r1, [pc, #24]	; (800657c <__assert_func+0x34>)
 8006562:	462b      	mov	r3, r5
 8006564:	f000 fbca 	bl	8006cfc <fiprintf>
 8006568:	f000 fbda 	bl	8006d20 <abort>
 800656c:	4b04      	ldr	r3, [pc, #16]	; (8006580 <__assert_func+0x38>)
 800656e:	461c      	mov	r4, r3
 8006570:	e7f3      	b.n	800655a <__assert_func+0x12>
 8006572:	bf00      	nop
 8006574:	20000064 	.word	0x20000064
 8006578:	08007632 	.word	0x08007632
 800657c:	0800763f 	.word	0x0800763f
 8006580:	0800766d 	.word	0x0800766d

08006584 <_calloc_r>:
 8006584:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006586:	fba1 2402 	umull	r2, r4, r1, r2
 800658a:	b94c      	cbnz	r4, 80065a0 <_calloc_r+0x1c>
 800658c:	4611      	mov	r1, r2
 800658e:	9201      	str	r2, [sp, #4]
 8006590:	f7fe f9b0 	bl	80048f4 <_malloc_r>
 8006594:	9a01      	ldr	r2, [sp, #4]
 8006596:	4605      	mov	r5, r0
 8006598:	b930      	cbnz	r0, 80065a8 <_calloc_r+0x24>
 800659a:	4628      	mov	r0, r5
 800659c:	b003      	add	sp, #12
 800659e:	bd30      	pop	{r4, r5, pc}
 80065a0:	220c      	movs	r2, #12
 80065a2:	6002      	str	r2, [r0, #0]
 80065a4:	2500      	movs	r5, #0
 80065a6:	e7f8      	b.n	800659a <_calloc_r+0x16>
 80065a8:	4621      	mov	r1, r4
 80065aa:	f7fd fa2c 	bl	8003a06 <memset>
 80065ae:	e7f4      	b.n	800659a <_calloc_r+0x16>

080065b0 <rshift>:
 80065b0:	6903      	ldr	r3, [r0, #16]
 80065b2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80065b6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80065ba:	ea4f 1261 	mov.w	r2, r1, asr #5
 80065be:	f100 0414 	add.w	r4, r0, #20
 80065c2:	dd45      	ble.n	8006650 <rshift+0xa0>
 80065c4:	f011 011f 	ands.w	r1, r1, #31
 80065c8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80065cc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80065d0:	d10c      	bne.n	80065ec <rshift+0x3c>
 80065d2:	f100 0710 	add.w	r7, r0, #16
 80065d6:	4629      	mov	r1, r5
 80065d8:	42b1      	cmp	r1, r6
 80065da:	d334      	bcc.n	8006646 <rshift+0x96>
 80065dc:	1a9b      	subs	r3, r3, r2
 80065de:	009b      	lsls	r3, r3, #2
 80065e0:	1eea      	subs	r2, r5, #3
 80065e2:	4296      	cmp	r6, r2
 80065e4:	bf38      	it	cc
 80065e6:	2300      	movcc	r3, #0
 80065e8:	4423      	add	r3, r4
 80065ea:	e015      	b.n	8006618 <rshift+0x68>
 80065ec:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80065f0:	f1c1 0820 	rsb	r8, r1, #32
 80065f4:	40cf      	lsrs	r7, r1
 80065f6:	f105 0e04 	add.w	lr, r5, #4
 80065fa:	46a1      	mov	r9, r4
 80065fc:	4576      	cmp	r6, lr
 80065fe:	46f4      	mov	ip, lr
 8006600:	d815      	bhi.n	800662e <rshift+0x7e>
 8006602:	1a9a      	subs	r2, r3, r2
 8006604:	0092      	lsls	r2, r2, #2
 8006606:	3a04      	subs	r2, #4
 8006608:	3501      	adds	r5, #1
 800660a:	42ae      	cmp	r6, r5
 800660c:	bf38      	it	cc
 800660e:	2200      	movcc	r2, #0
 8006610:	18a3      	adds	r3, r4, r2
 8006612:	50a7      	str	r7, [r4, r2]
 8006614:	b107      	cbz	r7, 8006618 <rshift+0x68>
 8006616:	3304      	adds	r3, #4
 8006618:	1b1a      	subs	r2, r3, r4
 800661a:	42a3      	cmp	r3, r4
 800661c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006620:	bf08      	it	eq
 8006622:	2300      	moveq	r3, #0
 8006624:	6102      	str	r2, [r0, #16]
 8006626:	bf08      	it	eq
 8006628:	6143      	streq	r3, [r0, #20]
 800662a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800662e:	f8dc c000 	ldr.w	ip, [ip]
 8006632:	fa0c fc08 	lsl.w	ip, ip, r8
 8006636:	ea4c 0707 	orr.w	r7, ip, r7
 800663a:	f849 7b04 	str.w	r7, [r9], #4
 800663e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006642:	40cf      	lsrs	r7, r1
 8006644:	e7da      	b.n	80065fc <rshift+0x4c>
 8006646:	f851 cb04 	ldr.w	ip, [r1], #4
 800664a:	f847 cf04 	str.w	ip, [r7, #4]!
 800664e:	e7c3      	b.n	80065d8 <rshift+0x28>
 8006650:	4623      	mov	r3, r4
 8006652:	e7e1      	b.n	8006618 <rshift+0x68>

08006654 <__hexdig_fun>:
 8006654:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8006658:	2b09      	cmp	r3, #9
 800665a:	d802      	bhi.n	8006662 <__hexdig_fun+0xe>
 800665c:	3820      	subs	r0, #32
 800665e:	b2c0      	uxtb	r0, r0
 8006660:	4770      	bx	lr
 8006662:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8006666:	2b05      	cmp	r3, #5
 8006668:	d801      	bhi.n	800666e <__hexdig_fun+0x1a>
 800666a:	3847      	subs	r0, #71	; 0x47
 800666c:	e7f7      	b.n	800665e <__hexdig_fun+0xa>
 800666e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8006672:	2b05      	cmp	r3, #5
 8006674:	d801      	bhi.n	800667a <__hexdig_fun+0x26>
 8006676:	3827      	subs	r0, #39	; 0x27
 8006678:	e7f1      	b.n	800665e <__hexdig_fun+0xa>
 800667a:	2000      	movs	r0, #0
 800667c:	4770      	bx	lr
	...

08006680 <__gethex>:
 8006680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006684:	4617      	mov	r7, r2
 8006686:	680a      	ldr	r2, [r1, #0]
 8006688:	b085      	sub	sp, #20
 800668a:	f102 0b02 	add.w	fp, r2, #2
 800668e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8006692:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8006696:	4681      	mov	r9, r0
 8006698:	468a      	mov	sl, r1
 800669a:	9302      	str	r3, [sp, #8]
 800669c:	32fe      	adds	r2, #254	; 0xfe
 800669e:	eb02 030b 	add.w	r3, r2, fp
 80066a2:	46d8      	mov	r8, fp
 80066a4:	f81b 0b01 	ldrb.w	r0, [fp], #1
 80066a8:	9301      	str	r3, [sp, #4]
 80066aa:	2830      	cmp	r0, #48	; 0x30
 80066ac:	d0f7      	beq.n	800669e <__gethex+0x1e>
 80066ae:	f7ff ffd1 	bl	8006654 <__hexdig_fun>
 80066b2:	4604      	mov	r4, r0
 80066b4:	2800      	cmp	r0, #0
 80066b6:	d138      	bne.n	800672a <__gethex+0xaa>
 80066b8:	49a7      	ldr	r1, [pc, #668]	; (8006958 <__gethex+0x2d8>)
 80066ba:	2201      	movs	r2, #1
 80066bc:	4640      	mov	r0, r8
 80066be:	f7ff ff09 	bl	80064d4 <strncmp>
 80066c2:	4606      	mov	r6, r0
 80066c4:	2800      	cmp	r0, #0
 80066c6:	d169      	bne.n	800679c <__gethex+0x11c>
 80066c8:	f898 0001 	ldrb.w	r0, [r8, #1]
 80066cc:	465d      	mov	r5, fp
 80066ce:	f7ff ffc1 	bl	8006654 <__hexdig_fun>
 80066d2:	2800      	cmp	r0, #0
 80066d4:	d064      	beq.n	80067a0 <__gethex+0x120>
 80066d6:	465a      	mov	r2, fp
 80066d8:	7810      	ldrb	r0, [r2, #0]
 80066da:	2830      	cmp	r0, #48	; 0x30
 80066dc:	4690      	mov	r8, r2
 80066de:	f102 0201 	add.w	r2, r2, #1
 80066e2:	d0f9      	beq.n	80066d8 <__gethex+0x58>
 80066e4:	f7ff ffb6 	bl	8006654 <__hexdig_fun>
 80066e8:	2301      	movs	r3, #1
 80066ea:	fab0 f480 	clz	r4, r0
 80066ee:	0964      	lsrs	r4, r4, #5
 80066f0:	465e      	mov	r6, fp
 80066f2:	9301      	str	r3, [sp, #4]
 80066f4:	4642      	mov	r2, r8
 80066f6:	4615      	mov	r5, r2
 80066f8:	3201      	adds	r2, #1
 80066fa:	7828      	ldrb	r0, [r5, #0]
 80066fc:	f7ff ffaa 	bl	8006654 <__hexdig_fun>
 8006700:	2800      	cmp	r0, #0
 8006702:	d1f8      	bne.n	80066f6 <__gethex+0x76>
 8006704:	4994      	ldr	r1, [pc, #592]	; (8006958 <__gethex+0x2d8>)
 8006706:	2201      	movs	r2, #1
 8006708:	4628      	mov	r0, r5
 800670a:	f7ff fee3 	bl	80064d4 <strncmp>
 800670e:	b978      	cbnz	r0, 8006730 <__gethex+0xb0>
 8006710:	b946      	cbnz	r6, 8006724 <__gethex+0xa4>
 8006712:	1c6e      	adds	r6, r5, #1
 8006714:	4632      	mov	r2, r6
 8006716:	4615      	mov	r5, r2
 8006718:	3201      	adds	r2, #1
 800671a:	7828      	ldrb	r0, [r5, #0]
 800671c:	f7ff ff9a 	bl	8006654 <__hexdig_fun>
 8006720:	2800      	cmp	r0, #0
 8006722:	d1f8      	bne.n	8006716 <__gethex+0x96>
 8006724:	1b73      	subs	r3, r6, r5
 8006726:	009e      	lsls	r6, r3, #2
 8006728:	e004      	b.n	8006734 <__gethex+0xb4>
 800672a:	2400      	movs	r4, #0
 800672c:	4626      	mov	r6, r4
 800672e:	e7e1      	b.n	80066f4 <__gethex+0x74>
 8006730:	2e00      	cmp	r6, #0
 8006732:	d1f7      	bne.n	8006724 <__gethex+0xa4>
 8006734:	782b      	ldrb	r3, [r5, #0]
 8006736:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800673a:	2b50      	cmp	r3, #80	; 0x50
 800673c:	d13d      	bne.n	80067ba <__gethex+0x13a>
 800673e:	786b      	ldrb	r3, [r5, #1]
 8006740:	2b2b      	cmp	r3, #43	; 0x2b
 8006742:	d02f      	beq.n	80067a4 <__gethex+0x124>
 8006744:	2b2d      	cmp	r3, #45	; 0x2d
 8006746:	d031      	beq.n	80067ac <__gethex+0x12c>
 8006748:	1c69      	adds	r1, r5, #1
 800674a:	f04f 0b00 	mov.w	fp, #0
 800674e:	7808      	ldrb	r0, [r1, #0]
 8006750:	f7ff ff80 	bl	8006654 <__hexdig_fun>
 8006754:	1e42      	subs	r2, r0, #1
 8006756:	b2d2      	uxtb	r2, r2
 8006758:	2a18      	cmp	r2, #24
 800675a:	d82e      	bhi.n	80067ba <__gethex+0x13a>
 800675c:	f1a0 0210 	sub.w	r2, r0, #16
 8006760:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006764:	f7ff ff76 	bl	8006654 <__hexdig_fun>
 8006768:	f100 3cff 	add.w	ip, r0, #4294967295
 800676c:	fa5f fc8c 	uxtb.w	ip, ip
 8006770:	f1bc 0f18 	cmp.w	ip, #24
 8006774:	d91d      	bls.n	80067b2 <__gethex+0x132>
 8006776:	f1bb 0f00 	cmp.w	fp, #0
 800677a:	d000      	beq.n	800677e <__gethex+0xfe>
 800677c:	4252      	negs	r2, r2
 800677e:	4416      	add	r6, r2
 8006780:	f8ca 1000 	str.w	r1, [sl]
 8006784:	b1dc      	cbz	r4, 80067be <__gethex+0x13e>
 8006786:	9b01      	ldr	r3, [sp, #4]
 8006788:	2b00      	cmp	r3, #0
 800678a:	bf14      	ite	ne
 800678c:	f04f 0800 	movne.w	r8, #0
 8006790:	f04f 0806 	moveq.w	r8, #6
 8006794:	4640      	mov	r0, r8
 8006796:	b005      	add	sp, #20
 8006798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800679c:	4645      	mov	r5, r8
 800679e:	4626      	mov	r6, r4
 80067a0:	2401      	movs	r4, #1
 80067a2:	e7c7      	b.n	8006734 <__gethex+0xb4>
 80067a4:	f04f 0b00 	mov.w	fp, #0
 80067a8:	1ca9      	adds	r1, r5, #2
 80067aa:	e7d0      	b.n	800674e <__gethex+0xce>
 80067ac:	f04f 0b01 	mov.w	fp, #1
 80067b0:	e7fa      	b.n	80067a8 <__gethex+0x128>
 80067b2:	230a      	movs	r3, #10
 80067b4:	fb03 0002 	mla	r0, r3, r2, r0
 80067b8:	e7d0      	b.n	800675c <__gethex+0xdc>
 80067ba:	4629      	mov	r1, r5
 80067bc:	e7e0      	b.n	8006780 <__gethex+0x100>
 80067be:	eba5 0308 	sub.w	r3, r5, r8
 80067c2:	3b01      	subs	r3, #1
 80067c4:	4621      	mov	r1, r4
 80067c6:	2b07      	cmp	r3, #7
 80067c8:	dc0a      	bgt.n	80067e0 <__gethex+0x160>
 80067ca:	4648      	mov	r0, r9
 80067cc:	f7fe f91e 	bl	8004a0c <_Balloc>
 80067d0:	4604      	mov	r4, r0
 80067d2:	b940      	cbnz	r0, 80067e6 <__gethex+0x166>
 80067d4:	4b61      	ldr	r3, [pc, #388]	; (800695c <__gethex+0x2dc>)
 80067d6:	4602      	mov	r2, r0
 80067d8:	21e4      	movs	r1, #228	; 0xe4
 80067da:	4861      	ldr	r0, [pc, #388]	; (8006960 <__gethex+0x2e0>)
 80067dc:	f7ff feb4 	bl	8006548 <__assert_func>
 80067e0:	3101      	adds	r1, #1
 80067e2:	105b      	asrs	r3, r3, #1
 80067e4:	e7ef      	b.n	80067c6 <__gethex+0x146>
 80067e6:	f100 0a14 	add.w	sl, r0, #20
 80067ea:	2300      	movs	r3, #0
 80067ec:	495a      	ldr	r1, [pc, #360]	; (8006958 <__gethex+0x2d8>)
 80067ee:	f8cd a004 	str.w	sl, [sp, #4]
 80067f2:	469b      	mov	fp, r3
 80067f4:	45a8      	cmp	r8, r5
 80067f6:	d342      	bcc.n	800687e <__gethex+0x1fe>
 80067f8:	9801      	ldr	r0, [sp, #4]
 80067fa:	f840 bb04 	str.w	fp, [r0], #4
 80067fe:	eba0 000a 	sub.w	r0, r0, sl
 8006802:	1080      	asrs	r0, r0, #2
 8006804:	6120      	str	r0, [r4, #16]
 8006806:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800680a:	4658      	mov	r0, fp
 800680c:	f7fe f9f0 	bl	8004bf0 <__hi0bits>
 8006810:	683d      	ldr	r5, [r7, #0]
 8006812:	eba8 0000 	sub.w	r0, r8, r0
 8006816:	42a8      	cmp	r0, r5
 8006818:	dd59      	ble.n	80068ce <__gethex+0x24e>
 800681a:	eba0 0805 	sub.w	r8, r0, r5
 800681e:	4641      	mov	r1, r8
 8006820:	4620      	mov	r0, r4
 8006822:	f7fe fd7f 	bl	8005324 <__any_on>
 8006826:	4683      	mov	fp, r0
 8006828:	b1b8      	cbz	r0, 800685a <__gethex+0x1da>
 800682a:	f108 33ff 	add.w	r3, r8, #4294967295
 800682e:	1159      	asrs	r1, r3, #5
 8006830:	f003 021f 	and.w	r2, r3, #31
 8006834:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8006838:	f04f 0b01 	mov.w	fp, #1
 800683c:	fa0b f202 	lsl.w	r2, fp, r2
 8006840:	420a      	tst	r2, r1
 8006842:	d00a      	beq.n	800685a <__gethex+0x1da>
 8006844:	455b      	cmp	r3, fp
 8006846:	dd06      	ble.n	8006856 <__gethex+0x1d6>
 8006848:	f1a8 0102 	sub.w	r1, r8, #2
 800684c:	4620      	mov	r0, r4
 800684e:	f7fe fd69 	bl	8005324 <__any_on>
 8006852:	2800      	cmp	r0, #0
 8006854:	d138      	bne.n	80068c8 <__gethex+0x248>
 8006856:	f04f 0b02 	mov.w	fp, #2
 800685a:	4641      	mov	r1, r8
 800685c:	4620      	mov	r0, r4
 800685e:	f7ff fea7 	bl	80065b0 <rshift>
 8006862:	4446      	add	r6, r8
 8006864:	68bb      	ldr	r3, [r7, #8]
 8006866:	42b3      	cmp	r3, r6
 8006868:	da41      	bge.n	80068ee <__gethex+0x26e>
 800686a:	4621      	mov	r1, r4
 800686c:	4648      	mov	r0, r9
 800686e:	f7fe f90d 	bl	8004a8c <_Bfree>
 8006872:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006874:	2300      	movs	r3, #0
 8006876:	6013      	str	r3, [r2, #0]
 8006878:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800687c:	e78a      	b.n	8006794 <__gethex+0x114>
 800687e:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8006882:	2a2e      	cmp	r2, #46	; 0x2e
 8006884:	d014      	beq.n	80068b0 <__gethex+0x230>
 8006886:	2b20      	cmp	r3, #32
 8006888:	d106      	bne.n	8006898 <__gethex+0x218>
 800688a:	9b01      	ldr	r3, [sp, #4]
 800688c:	f843 bb04 	str.w	fp, [r3], #4
 8006890:	f04f 0b00 	mov.w	fp, #0
 8006894:	9301      	str	r3, [sp, #4]
 8006896:	465b      	mov	r3, fp
 8006898:	7828      	ldrb	r0, [r5, #0]
 800689a:	9303      	str	r3, [sp, #12]
 800689c:	f7ff feda 	bl	8006654 <__hexdig_fun>
 80068a0:	9b03      	ldr	r3, [sp, #12]
 80068a2:	f000 000f 	and.w	r0, r0, #15
 80068a6:	4098      	lsls	r0, r3
 80068a8:	ea4b 0b00 	orr.w	fp, fp, r0
 80068ac:	3304      	adds	r3, #4
 80068ae:	e7a1      	b.n	80067f4 <__gethex+0x174>
 80068b0:	45a8      	cmp	r8, r5
 80068b2:	d8e8      	bhi.n	8006886 <__gethex+0x206>
 80068b4:	2201      	movs	r2, #1
 80068b6:	4628      	mov	r0, r5
 80068b8:	9303      	str	r3, [sp, #12]
 80068ba:	f7ff fe0b 	bl	80064d4 <strncmp>
 80068be:	4926      	ldr	r1, [pc, #152]	; (8006958 <__gethex+0x2d8>)
 80068c0:	9b03      	ldr	r3, [sp, #12]
 80068c2:	2800      	cmp	r0, #0
 80068c4:	d1df      	bne.n	8006886 <__gethex+0x206>
 80068c6:	e795      	b.n	80067f4 <__gethex+0x174>
 80068c8:	f04f 0b03 	mov.w	fp, #3
 80068cc:	e7c5      	b.n	800685a <__gethex+0x1da>
 80068ce:	da0b      	bge.n	80068e8 <__gethex+0x268>
 80068d0:	eba5 0800 	sub.w	r8, r5, r0
 80068d4:	4621      	mov	r1, r4
 80068d6:	4642      	mov	r2, r8
 80068d8:	4648      	mov	r0, r9
 80068da:	f7fe faf1 	bl	8004ec0 <__lshift>
 80068de:	eba6 0608 	sub.w	r6, r6, r8
 80068e2:	4604      	mov	r4, r0
 80068e4:	f100 0a14 	add.w	sl, r0, #20
 80068e8:	f04f 0b00 	mov.w	fp, #0
 80068ec:	e7ba      	b.n	8006864 <__gethex+0x1e4>
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	42b3      	cmp	r3, r6
 80068f2:	dd73      	ble.n	80069dc <__gethex+0x35c>
 80068f4:	1b9e      	subs	r6, r3, r6
 80068f6:	42b5      	cmp	r5, r6
 80068f8:	dc34      	bgt.n	8006964 <__gethex+0x2e4>
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	2b02      	cmp	r3, #2
 80068fe:	d023      	beq.n	8006948 <__gethex+0x2c8>
 8006900:	2b03      	cmp	r3, #3
 8006902:	d025      	beq.n	8006950 <__gethex+0x2d0>
 8006904:	2b01      	cmp	r3, #1
 8006906:	d115      	bne.n	8006934 <__gethex+0x2b4>
 8006908:	42b5      	cmp	r5, r6
 800690a:	d113      	bne.n	8006934 <__gethex+0x2b4>
 800690c:	2d01      	cmp	r5, #1
 800690e:	d10b      	bne.n	8006928 <__gethex+0x2a8>
 8006910:	9a02      	ldr	r2, [sp, #8]
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6013      	str	r3, [r2, #0]
 8006916:	2301      	movs	r3, #1
 8006918:	6123      	str	r3, [r4, #16]
 800691a:	f8ca 3000 	str.w	r3, [sl]
 800691e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006920:	f04f 0862 	mov.w	r8, #98	; 0x62
 8006924:	601c      	str	r4, [r3, #0]
 8006926:	e735      	b.n	8006794 <__gethex+0x114>
 8006928:	1e69      	subs	r1, r5, #1
 800692a:	4620      	mov	r0, r4
 800692c:	f7fe fcfa 	bl	8005324 <__any_on>
 8006930:	2800      	cmp	r0, #0
 8006932:	d1ed      	bne.n	8006910 <__gethex+0x290>
 8006934:	4621      	mov	r1, r4
 8006936:	4648      	mov	r0, r9
 8006938:	f7fe f8a8 	bl	8004a8c <_Bfree>
 800693c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800693e:	2300      	movs	r3, #0
 8006940:	6013      	str	r3, [r2, #0]
 8006942:	f04f 0850 	mov.w	r8, #80	; 0x50
 8006946:	e725      	b.n	8006794 <__gethex+0x114>
 8006948:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800694a:	2b00      	cmp	r3, #0
 800694c:	d1f2      	bne.n	8006934 <__gethex+0x2b4>
 800694e:	e7df      	b.n	8006910 <__gethex+0x290>
 8006950:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006952:	2b00      	cmp	r3, #0
 8006954:	d1dc      	bne.n	8006910 <__gethex+0x290>
 8006956:	e7ed      	b.n	8006934 <__gethex+0x2b4>
 8006958:	080074c4 	.word	0x080074c4
 800695c:	0800735d 	.word	0x0800735d
 8006960:	0800766e 	.word	0x0800766e
 8006964:	f106 38ff 	add.w	r8, r6, #4294967295
 8006968:	f1bb 0f00 	cmp.w	fp, #0
 800696c:	d133      	bne.n	80069d6 <__gethex+0x356>
 800696e:	f1b8 0f00 	cmp.w	r8, #0
 8006972:	d004      	beq.n	800697e <__gethex+0x2fe>
 8006974:	4641      	mov	r1, r8
 8006976:	4620      	mov	r0, r4
 8006978:	f7fe fcd4 	bl	8005324 <__any_on>
 800697c:	4683      	mov	fp, r0
 800697e:	ea4f 1268 	mov.w	r2, r8, asr #5
 8006982:	2301      	movs	r3, #1
 8006984:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8006988:	f008 081f 	and.w	r8, r8, #31
 800698c:	fa03 f308 	lsl.w	r3, r3, r8
 8006990:	4213      	tst	r3, r2
 8006992:	4631      	mov	r1, r6
 8006994:	4620      	mov	r0, r4
 8006996:	bf18      	it	ne
 8006998:	f04b 0b02 	orrne.w	fp, fp, #2
 800699c:	1bad      	subs	r5, r5, r6
 800699e:	f7ff fe07 	bl	80065b0 <rshift>
 80069a2:	687e      	ldr	r6, [r7, #4]
 80069a4:	f04f 0802 	mov.w	r8, #2
 80069a8:	f1bb 0f00 	cmp.w	fp, #0
 80069ac:	d04a      	beq.n	8006a44 <__gethex+0x3c4>
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	2b02      	cmp	r3, #2
 80069b2:	d016      	beq.n	80069e2 <__gethex+0x362>
 80069b4:	2b03      	cmp	r3, #3
 80069b6:	d018      	beq.n	80069ea <__gethex+0x36a>
 80069b8:	2b01      	cmp	r3, #1
 80069ba:	d109      	bne.n	80069d0 <__gethex+0x350>
 80069bc:	f01b 0f02 	tst.w	fp, #2
 80069c0:	d006      	beq.n	80069d0 <__gethex+0x350>
 80069c2:	f8da 3000 	ldr.w	r3, [sl]
 80069c6:	ea4b 0b03 	orr.w	fp, fp, r3
 80069ca:	f01b 0f01 	tst.w	fp, #1
 80069ce:	d10f      	bne.n	80069f0 <__gethex+0x370>
 80069d0:	f048 0810 	orr.w	r8, r8, #16
 80069d4:	e036      	b.n	8006a44 <__gethex+0x3c4>
 80069d6:	f04f 0b01 	mov.w	fp, #1
 80069da:	e7d0      	b.n	800697e <__gethex+0x2fe>
 80069dc:	f04f 0801 	mov.w	r8, #1
 80069e0:	e7e2      	b.n	80069a8 <__gethex+0x328>
 80069e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80069e4:	f1c3 0301 	rsb	r3, r3, #1
 80069e8:	930f      	str	r3, [sp, #60]	; 0x3c
 80069ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d0ef      	beq.n	80069d0 <__gethex+0x350>
 80069f0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80069f4:	f104 0214 	add.w	r2, r4, #20
 80069f8:	ea4f 038b 	mov.w	r3, fp, lsl #2
 80069fc:	9301      	str	r3, [sp, #4]
 80069fe:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8006a02:	2300      	movs	r3, #0
 8006a04:	4694      	mov	ip, r2
 8006a06:	f852 1b04 	ldr.w	r1, [r2], #4
 8006a0a:	f1b1 3fff 	cmp.w	r1, #4294967295
 8006a0e:	d01e      	beq.n	8006a4e <__gethex+0x3ce>
 8006a10:	3101      	adds	r1, #1
 8006a12:	f8cc 1000 	str.w	r1, [ip]
 8006a16:	f1b8 0f02 	cmp.w	r8, #2
 8006a1a:	f104 0214 	add.w	r2, r4, #20
 8006a1e:	d13d      	bne.n	8006a9c <__gethex+0x41c>
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	3b01      	subs	r3, #1
 8006a24:	42ab      	cmp	r3, r5
 8006a26:	d10b      	bne.n	8006a40 <__gethex+0x3c0>
 8006a28:	1169      	asrs	r1, r5, #5
 8006a2a:	2301      	movs	r3, #1
 8006a2c:	f005 051f 	and.w	r5, r5, #31
 8006a30:	fa03 f505 	lsl.w	r5, r3, r5
 8006a34:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006a38:	421d      	tst	r5, r3
 8006a3a:	bf18      	it	ne
 8006a3c:	f04f 0801 	movne.w	r8, #1
 8006a40:	f048 0820 	orr.w	r8, r8, #32
 8006a44:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006a46:	601c      	str	r4, [r3, #0]
 8006a48:	9b02      	ldr	r3, [sp, #8]
 8006a4a:	601e      	str	r6, [r3, #0]
 8006a4c:	e6a2      	b.n	8006794 <__gethex+0x114>
 8006a4e:	4290      	cmp	r0, r2
 8006a50:	f842 3c04 	str.w	r3, [r2, #-4]
 8006a54:	d8d6      	bhi.n	8006a04 <__gethex+0x384>
 8006a56:	68a2      	ldr	r2, [r4, #8]
 8006a58:	4593      	cmp	fp, r2
 8006a5a:	db17      	blt.n	8006a8c <__gethex+0x40c>
 8006a5c:	6861      	ldr	r1, [r4, #4]
 8006a5e:	4648      	mov	r0, r9
 8006a60:	3101      	adds	r1, #1
 8006a62:	f7fd ffd3 	bl	8004a0c <_Balloc>
 8006a66:	4682      	mov	sl, r0
 8006a68:	b918      	cbnz	r0, 8006a72 <__gethex+0x3f2>
 8006a6a:	4b1b      	ldr	r3, [pc, #108]	; (8006ad8 <__gethex+0x458>)
 8006a6c:	4602      	mov	r2, r0
 8006a6e:	2184      	movs	r1, #132	; 0x84
 8006a70:	e6b3      	b.n	80067da <__gethex+0x15a>
 8006a72:	6922      	ldr	r2, [r4, #16]
 8006a74:	3202      	adds	r2, #2
 8006a76:	f104 010c 	add.w	r1, r4, #12
 8006a7a:	0092      	lsls	r2, r2, #2
 8006a7c:	300c      	adds	r0, #12
 8006a7e:	f7ff fd4b 	bl	8006518 <memcpy>
 8006a82:	4621      	mov	r1, r4
 8006a84:	4648      	mov	r0, r9
 8006a86:	f7fe f801 	bl	8004a8c <_Bfree>
 8006a8a:	4654      	mov	r4, sl
 8006a8c:	6922      	ldr	r2, [r4, #16]
 8006a8e:	1c51      	adds	r1, r2, #1
 8006a90:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8006a94:	6121      	str	r1, [r4, #16]
 8006a96:	2101      	movs	r1, #1
 8006a98:	6151      	str	r1, [r2, #20]
 8006a9a:	e7bc      	b.n	8006a16 <__gethex+0x396>
 8006a9c:	6921      	ldr	r1, [r4, #16]
 8006a9e:	4559      	cmp	r1, fp
 8006aa0:	dd0b      	ble.n	8006aba <__gethex+0x43a>
 8006aa2:	2101      	movs	r1, #1
 8006aa4:	4620      	mov	r0, r4
 8006aa6:	f7ff fd83 	bl	80065b0 <rshift>
 8006aaa:	68bb      	ldr	r3, [r7, #8]
 8006aac:	3601      	adds	r6, #1
 8006aae:	42b3      	cmp	r3, r6
 8006ab0:	f6ff aedb 	blt.w	800686a <__gethex+0x1ea>
 8006ab4:	f04f 0801 	mov.w	r8, #1
 8006ab8:	e7c2      	b.n	8006a40 <__gethex+0x3c0>
 8006aba:	f015 051f 	ands.w	r5, r5, #31
 8006abe:	d0f9      	beq.n	8006ab4 <__gethex+0x434>
 8006ac0:	9b01      	ldr	r3, [sp, #4]
 8006ac2:	441a      	add	r2, r3
 8006ac4:	f1c5 0520 	rsb	r5, r5, #32
 8006ac8:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8006acc:	f7fe f890 	bl	8004bf0 <__hi0bits>
 8006ad0:	42a8      	cmp	r0, r5
 8006ad2:	dbe6      	blt.n	8006aa2 <__gethex+0x422>
 8006ad4:	e7ee      	b.n	8006ab4 <__gethex+0x434>
 8006ad6:	bf00      	nop
 8006ad8:	0800735d 	.word	0x0800735d

08006adc <L_shift>:
 8006adc:	f1c2 0208 	rsb	r2, r2, #8
 8006ae0:	0092      	lsls	r2, r2, #2
 8006ae2:	b570      	push	{r4, r5, r6, lr}
 8006ae4:	f1c2 0620 	rsb	r6, r2, #32
 8006ae8:	6843      	ldr	r3, [r0, #4]
 8006aea:	6804      	ldr	r4, [r0, #0]
 8006aec:	fa03 f506 	lsl.w	r5, r3, r6
 8006af0:	432c      	orrs	r4, r5
 8006af2:	40d3      	lsrs	r3, r2
 8006af4:	6004      	str	r4, [r0, #0]
 8006af6:	f840 3f04 	str.w	r3, [r0, #4]!
 8006afa:	4288      	cmp	r0, r1
 8006afc:	d3f4      	bcc.n	8006ae8 <L_shift+0xc>
 8006afe:	bd70      	pop	{r4, r5, r6, pc}

08006b00 <__match>:
 8006b00:	b530      	push	{r4, r5, lr}
 8006b02:	6803      	ldr	r3, [r0, #0]
 8006b04:	3301      	adds	r3, #1
 8006b06:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006b0a:	b914      	cbnz	r4, 8006b12 <__match+0x12>
 8006b0c:	6003      	str	r3, [r0, #0]
 8006b0e:	2001      	movs	r0, #1
 8006b10:	bd30      	pop	{r4, r5, pc}
 8006b12:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006b16:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8006b1a:	2d19      	cmp	r5, #25
 8006b1c:	bf98      	it	ls
 8006b1e:	3220      	addls	r2, #32
 8006b20:	42a2      	cmp	r2, r4
 8006b22:	d0f0      	beq.n	8006b06 <__match+0x6>
 8006b24:	2000      	movs	r0, #0
 8006b26:	e7f3      	b.n	8006b10 <__match+0x10>

08006b28 <__hexnan>:
 8006b28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b2c:	680b      	ldr	r3, [r1, #0]
 8006b2e:	6801      	ldr	r1, [r0, #0]
 8006b30:	115e      	asrs	r6, r3, #5
 8006b32:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8006b36:	f013 031f 	ands.w	r3, r3, #31
 8006b3a:	b087      	sub	sp, #28
 8006b3c:	bf18      	it	ne
 8006b3e:	3604      	addne	r6, #4
 8006b40:	2500      	movs	r5, #0
 8006b42:	1f37      	subs	r7, r6, #4
 8006b44:	4682      	mov	sl, r0
 8006b46:	4690      	mov	r8, r2
 8006b48:	9301      	str	r3, [sp, #4]
 8006b4a:	f846 5c04 	str.w	r5, [r6, #-4]
 8006b4e:	46b9      	mov	r9, r7
 8006b50:	463c      	mov	r4, r7
 8006b52:	9502      	str	r5, [sp, #8]
 8006b54:	46ab      	mov	fp, r5
 8006b56:	784a      	ldrb	r2, [r1, #1]
 8006b58:	1c4b      	adds	r3, r1, #1
 8006b5a:	9303      	str	r3, [sp, #12]
 8006b5c:	b342      	cbz	r2, 8006bb0 <__hexnan+0x88>
 8006b5e:	4610      	mov	r0, r2
 8006b60:	9105      	str	r1, [sp, #20]
 8006b62:	9204      	str	r2, [sp, #16]
 8006b64:	f7ff fd76 	bl	8006654 <__hexdig_fun>
 8006b68:	2800      	cmp	r0, #0
 8006b6a:	d14f      	bne.n	8006c0c <__hexnan+0xe4>
 8006b6c:	9a04      	ldr	r2, [sp, #16]
 8006b6e:	9905      	ldr	r1, [sp, #20]
 8006b70:	2a20      	cmp	r2, #32
 8006b72:	d818      	bhi.n	8006ba6 <__hexnan+0x7e>
 8006b74:	9b02      	ldr	r3, [sp, #8]
 8006b76:	459b      	cmp	fp, r3
 8006b78:	dd13      	ble.n	8006ba2 <__hexnan+0x7a>
 8006b7a:	454c      	cmp	r4, r9
 8006b7c:	d206      	bcs.n	8006b8c <__hexnan+0x64>
 8006b7e:	2d07      	cmp	r5, #7
 8006b80:	dc04      	bgt.n	8006b8c <__hexnan+0x64>
 8006b82:	462a      	mov	r2, r5
 8006b84:	4649      	mov	r1, r9
 8006b86:	4620      	mov	r0, r4
 8006b88:	f7ff ffa8 	bl	8006adc <L_shift>
 8006b8c:	4544      	cmp	r4, r8
 8006b8e:	d950      	bls.n	8006c32 <__hexnan+0x10a>
 8006b90:	2300      	movs	r3, #0
 8006b92:	f1a4 0904 	sub.w	r9, r4, #4
 8006b96:	f844 3c04 	str.w	r3, [r4, #-4]
 8006b9a:	f8cd b008 	str.w	fp, [sp, #8]
 8006b9e:	464c      	mov	r4, r9
 8006ba0:	461d      	mov	r5, r3
 8006ba2:	9903      	ldr	r1, [sp, #12]
 8006ba4:	e7d7      	b.n	8006b56 <__hexnan+0x2e>
 8006ba6:	2a29      	cmp	r2, #41	; 0x29
 8006ba8:	d155      	bne.n	8006c56 <__hexnan+0x12e>
 8006baa:	3102      	adds	r1, #2
 8006bac:	f8ca 1000 	str.w	r1, [sl]
 8006bb0:	f1bb 0f00 	cmp.w	fp, #0
 8006bb4:	d04f      	beq.n	8006c56 <__hexnan+0x12e>
 8006bb6:	454c      	cmp	r4, r9
 8006bb8:	d206      	bcs.n	8006bc8 <__hexnan+0xa0>
 8006bba:	2d07      	cmp	r5, #7
 8006bbc:	dc04      	bgt.n	8006bc8 <__hexnan+0xa0>
 8006bbe:	462a      	mov	r2, r5
 8006bc0:	4649      	mov	r1, r9
 8006bc2:	4620      	mov	r0, r4
 8006bc4:	f7ff ff8a 	bl	8006adc <L_shift>
 8006bc8:	4544      	cmp	r4, r8
 8006bca:	d934      	bls.n	8006c36 <__hexnan+0x10e>
 8006bcc:	f1a8 0204 	sub.w	r2, r8, #4
 8006bd0:	4623      	mov	r3, r4
 8006bd2:	f853 1b04 	ldr.w	r1, [r3], #4
 8006bd6:	f842 1f04 	str.w	r1, [r2, #4]!
 8006bda:	429f      	cmp	r7, r3
 8006bdc:	d2f9      	bcs.n	8006bd2 <__hexnan+0xaa>
 8006bde:	1b3b      	subs	r3, r7, r4
 8006be0:	f023 0303 	bic.w	r3, r3, #3
 8006be4:	3304      	adds	r3, #4
 8006be6:	3e03      	subs	r6, #3
 8006be8:	3401      	adds	r4, #1
 8006bea:	42a6      	cmp	r6, r4
 8006bec:	bf38      	it	cc
 8006bee:	2304      	movcc	r3, #4
 8006bf0:	4443      	add	r3, r8
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	f843 2b04 	str.w	r2, [r3], #4
 8006bf8:	429f      	cmp	r7, r3
 8006bfa:	d2fb      	bcs.n	8006bf4 <__hexnan+0xcc>
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	b91b      	cbnz	r3, 8006c08 <__hexnan+0xe0>
 8006c00:	4547      	cmp	r7, r8
 8006c02:	d126      	bne.n	8006c52 <__hexnan+0x12a>
 8006c04:	2301      	movs	r3, #1
 8006c06:	603b      	str	r3, [r7, #0]
 8006c08:	2005      	movs	r0, #5
 8006c0a:	e025      	b.n	8006c58 <__hexnan+0x130>
 8006c0c:	3501      	adds	r5, #1
 8006c0e:	2d08      	cmp	r5, #8
 8006c10:	f10b 0b01 	add.w	fp, fp, #1
 8006c14:	dd06      	ble.n	8006c24 <__hexnan+0xfc>
 8006c16:	4544      	cmp	r4, r8
 8006c18:	d9c3      	bls.n	8006ba2 <__hexnan+0x7a>
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	f844 3c04 	str.w	r3, [r4, #-4]
 8006c20:	2501      	movs	r5, #1
 8006c22:	3c04      	subs	r4, #4
 8006c24:	6822      	ldr	r2, [r4, #0]
 8006c26:	f000 000f 	and.w	r0, r0, #15
 8006c2a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8006c2e:	6020      	str	r0, [r4, #0]
 8006c30:	e7b7      	b.n	8006ba2 <__hexnan+0x7a>
 8006c32:	2508      	movs	r5, #8
 8006c34:	e7b5      	b.n	8006ba2 <__hexnan+0x7a>
 8006c36:	9b01      	ldr	r3, [sp, #4]
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d0df      	beq.n	8006bfc <__hexnan+0xd4>
 8006c3c:	f1c3 0320 	rsb	r3, r3, #32
 8006c40:	f04f 32ff 	mov.w	r2, #4294967295
 8006c44:	40da      	lsrs	r2, r3
 8006c46:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8006c4a:	4013      	ands	r3, r2
 8006c4c:	f846 3c04 	str.w	r3, [r6, #-4]
 8006c50:	e7d4      	b.n	8006bfc <__hexnan+0xd4>
 8006c52:	3f04      	subs	r7, #4
 8006c54:	e7d2      	b.n	8006bfc <__hexnan+0xd4>
 8006c56:	2004      	movs	r0, #4
 8006c58:	b007      	add	sp, #28
 8006c5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006c5e <__ascii_mbtowc>:
 8006c5e:	b082      	sub	sp, #8
 8006c60:	b901      	cbnz	r1, 8006c64 <__ascii_mbtowc+0x6>
 8006c62:	a901      	add	r1, sp, #4
 8006c64:	b142      	cbz	r2, 8006c78 <__ascii_mbtowc+0x1a>
 8006c66:	b14b      	cbz	r3, 8006c7c <__ascii_mbtowc+0x1e>
 8006c68:	7813      	ldrb	r3, [r2, #0]
 8006c6a:	600b      	str	r3, [r1, #0]
 8006c6c:	7812      	ldrb	r2, [r2, #0]
 8006c6e:	1e10      	subs	r0, r2, #0
 8006c70:	bf18      	it	ne
 8006c72:	2001      	movne	r0, #1
 8006c74:	b002      	add	sp, #8
 8006c76:	4770      	bx	lr
 8006c78:	4610      	mov	r0, r2
 8006c7a:	e7fb      	b.n	8006c74 <__ascii_mbtowc+0x16>
 8006c7c:	f06f 0001 	mvn.w	r0, #1
 8006c80:	e7f8      	b.n	8006c74 <__ascii_mbtowc+0x16>

08006c82 <_realloc_r>:
 8006c82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c86:	4680      	mov	r8, r0
 8006c88:	4614      	mov	r4, r2
 8006c8a:	460e      	mov	r6, r1
 8006c8c:	b921      	cbnz	r1, 8006c98 <_realloc_r+0x16>
 8006c8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006c92:	4611      	mov	r1, r2
 8006c94:	f7fd be2e 	b.w	80048f4 <_malloc_r>
 8006c98:	b92a      	cbnz	r2, 8006ca6 <_realloc_r+0x24>
 8006c9a:	f7fd fdb7 	bl	800480c <_free_r>
 8006c9e:	4625      	mov	r5, r4
 8006ca0:	4628      	mov	r0, r5
 8006ca2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ca6:	f000 f842 	bl	8006d2e <_malloc_usable_size_r>
 8006caa:	4284      	cmp	r4, r0
 8006cac:	4607      	mov	r7, r0
 8006cae:	d802      	bhi.n	8006cb6 <_realloc_r+0x34>
 8006cb0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006cb4:	d812      	bhi.n	8006cdc <_realloc_r+0x5a>
 8006cb6:	4621      	mov	r1, r4
 8006cb8:	4640      	mov	r0, r8
 8006cba:	f7fd fe1b 	bl	80048f4 <_malloc_r>
 8006cbe:	4605      	mov	r5, r0
 8006cc0:	2800      	cmp	r0, #0
 8006cc2:	d0ed      	beq.n	8006ca0 <_realloc_r+0x1e>
 8006cc4:	42bc      	cmp	r4, r7
 8006cc6:	4622      	mov	r2, r4
 8006cc8:	4631      	mov	r1, r6
 8006cca:	bf28      	it	cs
 8006ccc:	463a      	movcs	r2, r7
 8006cce:	f7ff fc23 	bl	8006518 <memcpy>
 8006cd2:	4631      	mov	r1, r6
 8006cd4:	4640      	mov	r0, r8
 8006cd6:	f7fd fd99 	bl	800480c <_free_r>
 8006cda:	e7e1      	b.n	8006ca0 <_realloc_r+0x1e>
 8006cdc:	4635      	mov	r5, r6
 8006cde:	e7df      	b.n	8006ca0 <_realloc_r+0x1e>

08006ce0 <__ascii_wctomb>:
 8006ce0:	b149      	cbz	r1, 8006cf6 <__ascii_wctomb+0x16>
 8006ce2:	2aff      	cmp	r2, #255	; 0xff
 8006ce4:	bf85      	ittet	hi
 8006ce6:	238a      	movhi	r3, #138	; 0x8a
 8006ce8:	6003      	strhi	r3, [r0, #0]
 8006cea:	700a      	strbls	r2, [r1, #0]
 8006cec:	f04f 30ff 	movhi.w	r0, #4294967295
 8006cf0:	bf98      	it	ls
 8006cf2:	2001      	movls	r0, #1
 8006cf4:	4770      	bx	lr
 8006cf6:	4608      	mov	r0, r1
 8006cf8:	4770      	bx	lr
	...

08006cfc <fiprintf>:
 8006cfc:	b40e      	push	{r1, r2, r3}
 8006cfe:	b503      	push	{r0, r1, lr}
 8006d00:	4601      	mov	r1, r0
 8006d02:	ab03      	add	r3, sp, #12
 8006d04:	4805      	ldr	r0, [pc, #20]	; (8006d1c <fiprintf+0x20>)
 8006d06:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d0a:	6800      	ldr	r0, [r0, #0]
 8006d0c:	9301      	str	r3, [sp, #4]
 8006d0e:	f000 f83f 	bl	8006d90 <_vfiprintf_r>
 8006d12:	b002      	add	sp, #8
 8006d14:	f85d eb04 	ldr.w	lr, [sp], #4
 8006d18:	b003      	add	sp, #12
 8006d1a:	4770      	bx	lr
 8006d1c:	20000064 	.word	0x20000064

08006d20 <abort>:
 8006d20:	b508      	push	{r3, lr}
 8006d22:	2006      	movs	r0, #6
 8006d24:	f000 fa0c 	bl	8007140 <raise>
 8006d28:	2001      	movs	r0, #1
 8006d2a:	f7fa fb3b 	bl	80013a4 <_exit>

08006d2e <_malloc_usable_size_r>:
 8006d2e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006d32:	1f18      	subs	r0, r3, #4
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	bfbc      	itt	lt
 8006d38:	580b      	ldrlt	r3, [r1, r0]
 8006d3a:	18c0      	addlt	r0, r0, r3
 8006d3c:	4770      	bx	lr

08006d3e <__sfputc_r>:
 8006d3e:	6893      	ldr	r3, [r2, #8]
 8006d40:	3b01      	subs	r3, #1
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	b410      	push	{r4}
 8006d46:	6093      	str	r3, [r2, #8]
 8006d48:	da08      	bge.n	8006d5c <__sfputc_r+0x1e>
 8006d4a:	6994      	ldr	r4, [r2, #24]
 8006d4c:	42a3      	cmp	r3, r4
 8006d4e:	db01      	blt.n	8006d54 <__sfputc_r+0x16>
 8006d50:	290a      	cmp	r1, #10
 8006d52:	d103      	bne.n	8006d5c <__sfputc_r+0x1e>
 8006d54:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d58:	f000 b934 	b.w	8006fc4 <__swbuf_r>
 8006d5c:	6813      	ldr	r3, [r2, #0]
 8006d5e:	1c58      	adds	r0, r3, #1
 8006d60:	6010      	str	r0, [r2, #0]
 8006d62:	7019      	strb	r1, [r3, #0]
 8006d64:	4608      	mov	r0, r1
 8006d66:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d6a:	4770      	bx	lr

08006d6c <__sfputs_r>:
 8006d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d6e:	4606      	mov	r6, r0
 8006d70:	460f      	mov	r7, r1
 8006d72:	4614      	mov	r4, r2
 8006d74:	18d5      	adds	r5, r2, r3
 8006d76:	42ac      	cmp	r4, r5
 8006d78:	d101      	bne.n	8006d7e <__sfputs_r+0x12>
 8006d7a:	2000      	movs	r0, #0
 8006d7c:	e007      	b.n	8006d8e <__sfputs_r+0x22>
 8006d7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d82:	463a      	mov	r2, r7
 8006d84:	4630      	mov	r0, r6
 8006d86:	f7ff ffda 	bl	8006d3e <__sfputc_r>
 8006d8a:	1c43      	adds	r3, r0, #1
 8006d8c:	d1f3      	bne.n	8006d76 <__sfputs_r+0xa>
 8006d8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006d90 <_vfiprintf_r>:
 8006d90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d94:	460d      	mov	r5, r1
 8006d96:	b09d      	sub	sp, #116	; 0x74
 8006d98:	4614      	mov	r4, r2
 8006d9a:	4698      	mov	r8, r3
 8006d9c:	4606      	mov	r6, r0
 8006d9e:	b118      	cbz	r0, 8006da8 <_vfiprintf_r+0x18>
 8006da0:	6a03      	ldr	r3, [r0, #32]
 8006da2:	b90b      	cbnz	r3, 8006da8 <_vfiprintf_r+0x18>
 8006da4:	f7fc fd96 	bl	80038d4 <__sinit>
 8006da8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006daa:	07d9      	lsls	r1, r3, #31
 8006dac:	d405      	bmi.n	8006dba <_vfiprintf_r+0x2a>
 8006dae:	89ab      	ldrh	r3, [r5, #12]
 8006db0:	059a      	lsls	r2, r3, #22
 8006db2:	d402      	bmi.n	8006dba <_vfiprintf_r+0x2a>
 8006db4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006db6:	f7fc fea4 	bl	8003b02 <__retarget_lock_acquire_recursive>
 8006dba:	89ab      	ldrh	r3, [r5, #12]
 8006dbc:	071b      	lsls	r3, r3, #28
 8006dbe:	d501      	bpl.n	8006dc4 <_vfiprintf_r+0x34>
 8006dc0:	692b      	ldr	r3, [r5, #16]
 8006dc2:	b99b      	cbnz	r3, 8006dec <_vfiprintf_r+0x5c>
 8006dc4:	4629      	mov	r1, r5
 8006dc6:	4630      	mov	r0, r6
 8006dc8:	f000 f93a 	bl	8007040 <__swsetup_r>
 8006dcc:	b170      	cbz	r0, 8006dec <_vfiprintf_r+0x5c>
 8006dce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006dd0:	07dc      	lsls	r4, r3, #31
 8006dd2:	d504      	bpl.n	8006dde <_vfiprintf_r+0x4e>
 8006dd4:	f04f 30ff 	mov.w	r0, #4294967295
 8006dd8:	b01d      	add	sp, #116	; 0x74
 8006dda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006dde:	89ab      	ldrh	r3, [r5, #12]
 8006de0:	0598      	lsls	r0, r3, #22
 8006de2:	d4f7      	bmi.n	8006dd4 <_vfiprintf_r+0x44>
 8006de4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006de6:	f7fc fe8d 	bl	8003b04 <__retarget_lock_release_recursive>
 8006dea:	e7f3      	b.n	8006dd4 <_vfiprintf_r+0x44>
 8006dec:	2300      	movs	r3, #0
 8006dee:	9309      	str	r3, [sp, #36]	; 0x24
 8006df0:	2320      	movs	r3, #32
 8006df2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006df6:	f8cd 800c 	str.w	r8, [sp, #12]
 8006dfa:	2330      	movs	r3, #48	; 0x30
 8006dfc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8006fb0 <_vfiprintf_r+0x220>
 8006e00:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006e04:	f04f 0901 	mov.w	r9, #1
 8006e08:	4623      	mov	r3, r4
 8006e0a:	469a      	mov	sl, r3
 8006e0c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006e10:	b10a      	cbz	r2, 8006e16 <_vfiprintf_r+0x86>
 8006e12:	2a25      	cmp	r2, #37	; 0x25
 8006e14:	d1f9      	bne.n	8006e0a <_vfiprintf_r+0x7a>
 8006e16:	ebba 0b04 	subs.w	fp, sl, r4
 8006e1a:	d00b      	beq.n	8006e34 <_vfiprintf_r+0xa4>
 8006e1c:	465b      	mov	r3, fp
 8006e1e:	4622      	mov	r2, r4
 8006e20:	4629      	mov	r1, r5
 8006e22:	4630      	mov	r0, r6
 8006e24:	f7ff ffa2 	bl	8006d6c <__sfputs_r>
 8006e28:	3001      	adds	r0, #1
 8006e2a:	f000 80a9 	beq.w	8006f80 <_vfiprintf_r+0x1f0>
 8006e2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006e30:	445a      	add	r2, fp
 8006e32:	9209      	str	r2, [sp, #36]	; 0x24
 8006e34:	f89a 3000 	ldrb.w	r3, [sl]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	f000 80a1 	beq.w	8006f80 <_vfiprintf_r+0x1f0>
 8006e3e:	2300      	movs	r3, #0
 8006e40:	f04f 32ff 	mov.w	r2, #4294967295
 8006e44:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006e48:	f10a 0a01 	add.w	sl, sl, #1
 8006e4c:	9304      	str	r3, [sp, #16]
 8006e4e:	9307      	str	r3, [sp, #28]
 8006e50:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006e54:	931a      	str	r3, [sp, #104]	; 0x68
 8006e56:	4654      	mov	r4, sl
 8006e58:	2205      	movs	r2, #5
 8006e5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e5e:	4854      	ldr	r0, [pc, #336]	; (8006fb0 <_vfiprintf_r+0x220>)
 8006e60:	f7f9 f9b6 	bl	80001d0 <memchr>
 8006e64:	9a04      	ldr	r2, [sp, #16]
 8006e66:	b9d8      	cbnz	r0, 8006ea0 <_vfiprintf_r+0x110>
 8006e68:	06d1      	lsls	r1, r2, #27
 8006e6a:	bf44      	itt	mi
 8006e6c:	2320      	movmi	r3, #32
 8006e6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006e72:	0713      	lsls	r3, r2, #28
 8006e74:	bf44      	itt	mi
 8006e76:	232b      	movmi	r3, #43	; 0x2b
 8006e78:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006e7c:	f89a 3000 	ldrb.w	r3, [sl]
 8006e80:	2b2a      	cmp	r3, #42	; 0x2a
 8006e82:	d015      	beq.n	8006eb0 <_vfiprintf_r+0x120>
 8006e84:	9a07      	ldr	r2, [sp, #28]
 8006e86:	4654      	mov	r4, sl
 8006e88:	2000      	movs	r0, #0
 8006e8a:	f04f 0c0a 	mov.w	ip, #10
 8006e8e:	4621      	mov	r1, r4
 8006e90:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006e94:	3b30      	subs	r3, #48	; 0x30
 8006e96:	2b09      	cmp	r3, #9
 8006e98:	d94d      	bls.n	8006f36 <_vfiprintf_r+0x1a6>
 8006e9a:	b1b0      	cbz	r0, 8006eca <_vfiprintf_r+0x13a>
 8006e9c:	9207      	str	r2, [sp, #28]
 8006e9e:	e014      	b.n	8006eca <_vfiprintf_r+0x13a>
 8006ea0:	eba0 0308 	sub.w	r3, r0, r8
 8006ea4:	fa09 f303 	lsl.w	r3, r9, r3
 8006ea8:	4313      	orrs	r3, r2
 8006eaa:	9304      	str	r3, [sp, #16]
 8006eac:	46a2      	mov	sl, r4
 8006eae:	e7d2      	b.n	8006e56 <_vfiprintf_r+0xc6>
 8006eb0:	9b03      	ldr	r3, [sp, #12]
 8006eb2:	1d19      	adds	r1, r3, #4
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	9103      	str	r1, [sp, #12]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	bfbb      	ittet	lt
 8006ebc:	425b      	neglt	r3, r3
 8006ebe:	f042 0202 	orrlt.w	r2, r2, #2
 8006ec2:	9307      	strge	r3, [sp, #28]
 8006ec4:	9307      	strlt	r3, [sp, #28]
 8006ec6:	bfb8      	it	lt
 8006ec8:	9204      	strlt	r2, [sp, #16]
 8006eca:	7823      	ldrb	r3, [r4, #0]
 8006ecc:	2b2e      	cmp	r3, #46	; 0x2e
 8006ece:	d10c      	bne.n	8006eea <_vfiprintf_r+0x15a>
 8006ed0:	7863      	ldrb	r3, [r4, #1]
 8006ed2:	2b2a      	cmp	r3, #42	; 0x2a
 8006ed4:	d134      	bne.n	8006f40 <_vfiprintf_r+0x1b0>
 8006ed6:	9b03      	ldr	r3, [sp, #12]
 8006ed8:	1d1a      	adds	r2, r3, #4
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	9203      	str	r2, [sp, #12]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	bfb8      	it	lt
 8006ee2:	f04f 33ff 	movlt.w	r3, #4294967295
 8006ee6:	3402      	adds	r4, #2
 8006ee8:	9305      	str	r3, [sp, #20]
 8006eea:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8006fc0 <_vfiprintf_r+0x230>
 8006eee:	7821      	ldrb	r1, [r4, #0]
 8006ef0:	2203      	movs	r2, #3
 8006ef2:	4650      	mov	r0, sl
 8006ef4:	f7f9 f96c 	bl	80001d0 <memchr>
 8006ef8:	b138      	cbz	r0, 8006f0a <_vfiprintf_r+0x17a>
 8006efa:	9b04      	ldr	r3, [sp, #16]
 8006efc:	eba0 000a 	sub.w	r0, r0, sl
 8006f00:	2240      	movs	r2, #64	; 0x40
 8006f02:	4082      	lsls	r2, r0
 8006f04:	4313      	orrs	r3, r2
 8006f06:	3401      	adds	r4, #1
 8006f08:	9304      	str	r3, [sp, #16]
 8006f0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f0e:	4829      	ldr	r0, [pc, #164]	; (8006fb4 <_vfiprintf_r+0x224>)
 8006f10:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006f14:	2206      	movs	r2, #6
 8006f16:	f7f9 f95b 	bl	80001d0 <memchr>
 8006f1a:	2800      	cmp	r0, #0
 8006f1c:	d03f      	beq.n	8006f9e <_vfiprintf_r+0x20e>
 8006f1e:	4b26      	ldr	r3, [pc, #152]	; (8006fb8 <_vfiprintf_r+0x228>)
 8006f20:	bb1b      	cbnz	r3, 8006f6a <_vfiprintf_r+0x1da>
 8006f22:	9b03      	ldr	r3, [sp, #12]
 8006f24:	3307      	adds	r3, #7
 8006f26:	f023 0307 	bic.w	r3, r3, #7
 8006f2a:	3308      	adds	r3, #8
 8006f2c:	9303      	str	r3, [sp, #12]
 8006f2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f30:	443b      	add	r3, r7
 8006f32:	9309      	str	r3, [sp, #36]	; 0x24
 8006f34:	e768      	b.n	8006e08 <_vfiprintf_r+0x78>
 8006f36:	fb0c 3202 	mla	r2, ip, r2, r3
 8006f3a:	460c      	mov	r4, r1
 8006f3c:	2001      	movs	r0, #1
 8006f3e:	e7a6      	b.n	8006e8e <_vfiprintf_r+0xfe>
 8006f40:	2300      	movs	r3, #0
 8006f42:	3401      	adds	r4, #1
 8006f44:	9305      	str	r3, [sp, #20]
 8006f46:	4619      	mov	r1, r3
 8006f48:	f04f 0c0a 	mov.w	ip, #10
 8006f4c:	4620      	mov	r0, r4
 8006f4e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006f52:	3a30      	subs	r2, #48	; 0x30
 8006f54:	2a09      	cmp	r2, #9
 8006f56:	d903      	bls.n	8006f60 <_vfiprintf_r+0x1d0>
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d0c6      	beq.n	8006eea <_vfiprintf_r+0x15a>
 8006f5c:	9105      	str	r1, [sp, #20]
 8006f5e:	e7c4      	b.n	8006eea <_vfiprintf_r+0x15a>
 8006f60:	fb0c 2101 	mla	r1, ip, r1, r2
 8006f64:	4604      	mov	r4, r0
 8006f66:	2301      	movs	r3, #1
 8006f68:	e7f0      	b.n	8006f4c <_vfiprintf_r+0x1bc>
 8006f6a:	ab03      	add	r3, sp, #12
 8006f6c:	9300      	str	r3, [sp, #0]
 8006f6e:	462a      	mov	r2, r5
 8006f70:	4b12      	ldr	r3, [pc, #72]	; (8006fbc <_vfiprintf_r+0x22c>)
 8006f72:	a904      	add	r1, sp, #16
 8006f74:	4630      	mov	r0, r6
 8006f76:	f7fb fe4b 	bl	8002c10 <_printf_float>
 8006f7a:	4607      	mov	r7, r0
 8006f7c:	1c78      	adds	r0, r7, #1
 8006f7e:	d1d6      	bne.n	8006f2e <_vfiprintf_r+0x19e>
 8006f80:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006f82:	07d9      	lsls	r1, r3, #31
 8006f84:	d405      	bmi.n	8006f92 <_vfiprintf_r+0x202>
 8006f86:	89ab      	ldrh	r3, [r5, #12]
 8006f88:	059a      	lsls	r2, r3, #22
 8006f8a:	d402      	bmi.n	8006f92 <_vfiprintf_r+0x202>
 8006f8c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006f8e:	f7fc fdb9 	bl	8003b04 <__retarget_lock_release_recursive>
 8006f92:	89ab      	ldrh	r3, [r5, #12]
 8006f94:	065b      	lsls	r3, r3, #25
 8006f96:	f53f af1d 	bmi.w	8006dd4 <_vfiprintf_r+0x44>
 8006f9a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006f9c:	e71c      	b.n	8006dd8 <_vfiprintf_r+0x48>
 8006f9e:	ab03      	add	r3, sp, #12
 8006fa0:	9300      	str	r3, [sp, #0]
 8006fa2:	462a      	mov	r2, r5
 8006fa4:	4b05      	ldr	r3, [pc, #20]	; (8006fbc <_vfiprintf_r+0x22c>)
 8006fa6:	a904      	add	r1, sp, #16
 8006fa8:	4630      	mov	r0, r6
 8006faa:	f7fc f8d5 	bl	8003158 <_printf_i>
 8006fae:	e7e4      	b.n	8006f7a <_vfiprintf_r+0x1ea>
 8006fb0:	08007619 	.word	0x08007619
 8006fb4:	08007623 	.word	0x08007623
 8006fb8:	08002c11 	.word	0x08002c11
 8006fbc:	08006d6d 	.word	0x08006d6d
 8006fc0:	0800761f 	.word	0x0800761f

08006fc4 <__swbuf_r>:
 8006fc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fc6:	460e      	mov	r6, r1
 8006fc8:	4614      	mov	r4, r2
 8006fca:	4605      	mov	r5, r0
 8006fcc:	b118      	cbz	r0, 8006fd6 <__swbuf_r+0x12>
 8006fce:	6a03      	ldr	r3, [r0, #32]
 8006fd0:	b90b      	cbnz	r3, 8006fd6 <__swbuf_r+0x12>
 8006fd2:	f7fc fc7f 	bl	80038d4 <__sinit>
 8006fd6:	69a3      	ldr	r3, [r4, #24]
 8006fd8:	60a3      	str	r3, [r4, #8]
 8006fda:	89a3      	ldrh	r3, [r4, #12]
 8006fdc:	071a      	lsls	r2, r3, #28
 8006fde:	d525      	bpl.n	800702c <__swbuf_r+0x68>
 8006fe0:	6923      	ldr	r3, [r4, #16]
 8006fe2:	b31b      	cbz	r3, 800702c <__swbuf_r+0x68>
 8006fe4:	6823      	ldr	r3, [r4, #0]
 8006fe6:	6922      	ldr	r2, [r4, #16]
 8006fe8:	1a98      	subs	r0, r3, r2
 8006fea:	6963      	ldr	r3, [r4, #20]
 8006fec:	b2f6      	uxtb	r6, r6
 8006fee:	4283      	cmp	r3, r0
 8006ff0:	4637      	mov	r7, r6
 8006ff2:	dc04      	bgt.n	8006ffe <__swbuf_r+0x3a>
 8006ff4:	4621      	mov	r1, r4
 8006ff6:	4628      	mov	r0, r5
 8006ff8:	f7ff fa2a 	bl	8006450 <_fflush_r>
 8006ffc:	b9e0      	cbnz	r0, 8007038 <__swbuf_r+0x74>
 8006ffe:	68a3      	ldr	r3, [r4, #8]
 8007000:	3b01      	subs	r3, #1
 8007002:	60a3      	str	r3, [r4, #8]
 8007004:	6823      	ldr	r3, [r4, #0]
 8007006:	1c5a      	adds	r2, r3, #1
 8007008:	6022      	str	r2, [r4, #0]
 800700a:	701e      	strb	r6, [r3, #0]
 800700c:	6962      	ldr	r2, [r4, #20]
 800700e:	1c43      	adds	r3, r0, #1
 8007010:	429a      	cmp	r2, r3
 8007012:	d004      	beq.n	800701e <__swbuf_r+0x5a>
 8007014:	89a3      	ldrh	r3, [r4, #12]
 8007016:	07db      	lsls	r3, r3, #31
 8007018:	d506      	bpl.n	8007028 <__swbuf_r+0x64>
 800701a:	2e0a      	cmp	r6, #10
 800701c:	d104      	bne.n	8007028 <__swbuf_r+0x64>
 800701e:	4621      	mov	r1, r4
 8007020:	4628      	mov	r0, r5
 8007022:	f7ff fa15 	bl	8006450 <_fflush_r>
 8007026:	b938      	cbnz	r0, 8007038 <__swbuf_r+0x74>
 8007028:	4638      	mov	r0, r7
 800702a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800702c:	4621      	mov	r1, r4
 800702e:	4628      	mov	r0, r5
 8007030:	f000 f806 	bl	8007040 <__swsetup_r>
 8007034:	2800      	cmp	r0, #0
 8007036:	d0d5      	beq.n	8006fe4 <__swbuf_r+0x20>
 8007038:	f04f 37ff 	mov.w	r7, #4294967295
 800703c:	e7f4      	b.n	8007028 <__swbuf_r+0x64>
	...

08007040 <__swsetup_r>:
 8007040:	b538      	push	{r3, r4, r5, lr}
 8007042:	4b2a      	ldr	r3, [pc, #168]	; (80070ec <__swsetup_r+0xac>)
 8007044:	4605      	mov	r5, r0
 8007046:	6818      	ldr	r0, [r3, #0]
 8007048:	460c      	mov	r4, r1
 800704a:	b118      	cbz	r0, 8007054 <__swsetup_r+0x14>
 800704c:	6a03      	ldr	r3, [r0, #32]
 800704e:	b90b      	cbnz	r3, 8007054 <__swsetup_r+0x14>
 8007050:	f7fc fc40 	bl	80038d4 <__sinit>
 8007054:	89a3      	ldrh	r3, [r4, #12]
 8007056:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800705a:	0718      	lsls	r0, r3, #28
 800705c:	d422      	bmi.n	80070a4 <__swsetup_r+0x64>
 800705e:	06d9      	lsls	r1, r3, #27
 8007060:	d407      	bmi.n	8007072 <__swsetup_r+0x32>
 8007062:	2309      	movs	r3, #9
 8007064:	602b      	str	r3, [r5, #0]
 8007066:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800706a:	81a3      	strh	r3, [r4, #12]
 800706c:	f04f 30ff 	mov.w	r0, #4294967295
 8007070:	e034      	b.n	80070dc <__swsetup_r+0x9c>
 8007072:	0758      	lsls	r0, r3, #29
 8007074:	d512      	bpl.n	800709c <__swsetup_r+0x5c>
 8007076:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007078:	b141      	cbz	r1, 800708c <__swsetup_r+0x4c>
 800707a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800707e:	4299      	cmp	r1, r3
 8007080:	d002      	beq.n	8007088 <__swsetup_r+0x48>
 8007082:	4628      	mov	r0, r5
 8007084:	f7fd fbc2 	bl	800480c <_free_r>
 8007088:	2300      	movs	r3, #0
 800708a:	6363      	str	r3, [r4, #52]	; 0x34
 800708c:	89a3      	ldrh	r3, [r4, #12]
 800708e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007092:	81a3      	strh	r3, [r4, #12]
 8007094:	2300      	movs	r3, #0
 8007096:	6063      	str	r3, [r4, #4]
 8007098:	6923      	ldr	r3, [r4, #16]
 800709a:	6023      	str	r3, [r4, #0]
 800709c:	89a3      	ldrh	r3, [r4, #12]
 800709e:	f043 0308 	orr.w	r3, r3, #8
 80070a2:	81a3      	strh	r3, [r4, #12]
 80070a4:	6923      	ldr	r3, [r4, #16]
 80070a6:	b94b      	cbnz	r3, 80070bc <__swsetup_r+0x7c>
 80070a8:	89a3      	ldrh	r3, [r4, #12]
 80070aa:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80070ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80070b2:	d003      	beq.n	80070bc <__swsetup_r+0x7c>
 80070b4:	4621      	mov	r1, r4
 80070b6:	4628      	mov	r0, r5
 80070b8:	f000 f884 	bl	80071c4 <__smakebuf_r>
 80070bc:	89a0      	ldrh	r0, [r4, #12]
 80070be:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80070c2:	f010 0301 	ands.w	r3, r0, #1
 80070c6:	d00a      	beq.n	80070de <__swsetup_r+0x9e>
 80070c8:	2300      	movs	r3, #0
 80070ca:	60a3      	str	r3, [r4, #8]
 80070cc:	6963      	ldr	r3, [r4, #20]
 80070ce:	425b      	negs	r3, r3
 80070d0:	61a3      	str	r3, [r4, #24]
 80070d2:	6923      	ldr	r3, [r4, #16]
 80070d4:	b943      	cbnz	r3, 80070e8 <__swsetup_r+0xa8>
 80070d6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80070da:	d1c4      	bne.n	8007066 <__swsetup_r+0x26>
 80070dc:	bd38      	pop	{r3, r4, r5, pc}
 80070de:	0781      	lsls	r1, r0, #30
 80070e0:	bf58      	it	pl
 80070e2:	6963      	ldrpl	r3, [r4, #20]
 80070e4:	60a3      	str	r3, [r4, #8]
 80070e6:	e7f4      	b.n	80070d2 <__swsetup_r+0x92>
 80070e8:	2000      	movs	r0, #0
 80070ea:	e7f7      	b.n	80070dc <__swsetup_r+0x9c>
 80070ec:	20000064 	.word	0x20000064

080070f0 <_raise_r>:
 80070f0:	291f      	cmp	r1, #31
 80070f2:	b538      	push	{r3, r4, r5, lr}
 80070f4:	4604      	mov	r4, r0
 80070f6:	460d      	mov	r5, r1
 80070f8:	d904      	bls.n	8007104 <_raise_r+0x14>
 80070fa:	2316      	movs	r3, #22
 80070fc:	6003      	str	r3, [r0, #0]
 80070fe:	f04f 30ff 	mov.w	r0, #4294967295
 8007102:	bd38      	pop	{r3, r4, r5, pc}
 8007104:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8007106:	b112      	cbz	r2, 800710e <_raise_r+0x1e>
 8007108:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800710c:	b94b      	cbnz	r3, 8007122 <_raise_r+0x32>
 800710e:	4620      	mov	r0, r4
 8007110:	f000 f830 	bl	8007174 <_getpid_r>
 8007114:	462a      	mov	r2, r5
 8007116:	4601      	mov	r1, r0
 8007118:	4620      	mov	r0, r4
 800711a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800711e:	f000 b817 	b.w	8007150 <_kill_r>
 8007122:	2b01      	cmp	r3, #1
 8007124:	d00a      	beq.n	800713c <_raise_r+0x4c>
 8007126:	1c59      	adds	r1, r3, #1
 8007128:	d103      	bne.n	8007132 <_raise_r+0x42>
 800712a:	2316      	movs	r3, #22
 800712c:	6003      	str	r3, [r0, #0]
 800712e:	2001      	movs	r0, #1
 8007130:	e7e7      	b.n	8007102 <_raise_r+0x12>
 8007132:	2400      	movs	r4, #0
 8007134:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007138:	4628      	mov	r0, r5
 800713a:	4798      	blx	r3
 800713c:	2000      	movs	r0, #0
 800713e:	e7e0      	b.n	8007102 <_raise_r+0x12>

08007140 <raise>:
 8007140:	4b02      	ldr	r3, [pc, #8]	; (800714c <raise+0xc>)
 8007142:	4601      	mov	r1, r0
 8007144:	6818      	ldr	r0, [r3, #0]
 8007146:	f7ff bfd3 	b.w	80070f0 <_raise_r>
 800714a:	bf00      	nop
 800714c:	20000064 	.word	0x20000064

08007150 <_kill_r>:
 8007150:	b538      	push	{r3, r4, r5, lr}
 8007152:	4d07      	ldr	r5, [pc, #28]	; (8007170 <_kill_r+0x20>)
 8007154:	2300      	movs	r3, #0
 8007156:	4604      	mov	r4, r0
 8007158:	4608      	mov	r0, r1
 800715a:	4611      	mov	r1, r2
 800715c:	602b      	str	r3, [r5, #0]
 800715e:	f7fa f911 	bl	8001384 <_kill>
 8007162:	1c43      	adds	r3, r0, #1
 8007164:	d102      	bne.n	800716c <_kill_r+0x1c>
 8007166:	682b      	ldr	r3, [r5, #0]
 8007168:	b103      	cbz	r3, 800716c <_kill_r+0x1c>
 800716a:	6023      	str	r3, [r4, #0]
 800716c:	bd38      	pop	{r3, r4, r5, pc}
 800716e:	bf00      	nop
 8007170:	20000384 	.word	0x20000384

08007174 <_getpid_r>:
 8007174:	f7fa b8fe 	b.w	8001374 <_getpid>

08007178 <__swhatbuf_r>:
 8007178:	b570      	push	{r4, r5, r6, lr}
 800717a:	460c      	mov	r4, r1
 800717c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007180:	2900      	cmp	r1, #0
 8007182:	b096      	sub	sp, #88	; 0x58
 8007184:	4615      	mov	r5, r2
 8007186:	461e      	mov	r6, r3
 8007188:	da0d      	bge.n	80071a6 <__swhatbuf_r+0x2e>
 800718a:	89a3      	ldrh	r3, [r4, #12]
 800718c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007190:	f04f 0100 	mov.w	r1, #0
 8007194:	bf0c      	ite	eq
 8007196:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800719a:	2340      	movne	r3, #64	; 0x40
 800719c:	2000      	movs	r0, #0
 800719e:	6031      	str	r1, [r6, #0]
 80071a0:	602b      	str	r3, [r5, #0]
 80071a2:	b016      	add	sp, #88	; 0x58
 80071a4:	bd70      	pop	{r4, r5, r6, pc}
 80071a6:	466a      	mov	r2, sp
 80071a8:	f000 f848 	bl	800723c <_fstat_r>
 80071ac:	2800      	cmp	r0, #0
 80071ae:	dbec      	blt.n	800718a <__swhatbuf_r+0x12>
 80071b0:	9901      	ldr	r1, [sp, #4]
 80071b2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80071b6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80071ba:	4259      	negs	r1, r3
 80071bc:	4159      	adcs	r1, r3
 80071be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80071c2:	e7eb      	b.n	800719c <__swhatbuf_r+0x24>

080071c4 <__smakebuf_r>:
 80071c4:	898b      	ldrh	r3, [r1, #12]
 80071c6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80071c8:	079d      	lsls	r5, r3, #30
 80071ca:	4606      	mov	r6, r0
 80071cc:	460c      	mov	r4, r1
 80071ce:	d507      	bpl.n	80071e0 <__smakebuf_r+0x1c>
 80071d0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80071d4:	6023      	str	r3, [r4, #0]
 80071d6:	6123      	str	r3, [r4, #16]
 80071d8:	2301      	movs	r3, #1
 80071da:	6163      	str	r3, [r4, #20]
 80071dc:	b002      	add	sp, #8
 80071de:	bd70      	pop	{r4, r5, r6, pc}
 80071e0:	ab01      	add	r3, sp, #4
 80071e2:	466a      	mov	r2, sp
 80071e4:	f7ff ffc8 	bl	8007178 <__swhatbuf_r>
 80071e8:	9900      	ldr	r1, [sp, #0]
 80071ea:	4605      	mov	r5, r0
 80071ec:	4630      	mov	r0, r6
 80071ee:	f7fd fb81 	bl	80048f4 <_malloc_r>
 80071f2:	b948      	cbnz	r0, 8007208 <__smakebuf_r+0x44>
 80071f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80071f8:	059a      	lsls	r2, r3, #22
 80071fa:	d4ef      	bmi.n	80071dc <__smakebuf_r+0x18>
 80071fc:	f023 0303 	bic.w	r3, r3, #3
 8007200:	f043 0302 	orr.w	r3, r3, #2
 8007204:	81a3      	strh	r3, [r4, #12]
 8007206:	e7e3      	b.n	80071d0 <__smakebuf_r+0xc>
 8007208:	89a3      	ldrh	r3, [r4, #12]
 800720a:	6020      	str	r0, [r4, #0]
 800720c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007210:	81a3      	strh	r3, [r4, #12]
 8007212:	9b00      	ldr	r3, [sp, #0]
 8007214:	6163      	str	r3, [r4, #20]
 8007216:	9b01      	ldr	r3, [sp, #4]
 8007218:	6120      	str	r0, [r4, #16]
 800721a:	b15b      	cbz	r3, 8007234 <__smakebuf_r+0x70>
 800721c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007220:	4630      	mov	r0, r6
 8007222:	f000 f81d 	bl	8007260 <_isatty_r>
 8007226:	b128      	cbz	r0, 8007234 <__smakebuf_r+0x70>
 8007228:	89a3      	ldrh	r3, [r4, #12]
 800722a:	f023 0303 	bic.w	r3, r3, #3
 800722e:	f043 0301 	orr.w	r3, r3, #1
 8007232:	81a3      	strh	r3, [r4, #12]
 8007234:	89a3      	ldrh	r3, [r4, #12]
 8007236:	431d      	orrs	r5, r3
 8007238:	81a5      	strh	r5, [r4, #12]
 800723a:	e7cf      	b.n	80071dc <__smakebuf_r+0x18>

0800723c <_fstat_r>:
 800723c:	b538      	push	{r3, r4, r5, lr}
 800723e:	4d07      	ldr	r5, [pc, #28]	; (800725c <_fstat_r+0x20>)
 8007240:	2300      	movs	r3, #0
 8007242:	4604      	mov	r4, r0
 8007244:	4608      	mov	r0, r1
 8007246:	4611      	mov	r1, r2
 8007248:	602b      	str	r3, [r5, #0]
 800724a:	f7fa f8fa 	bl	8001442 <_fstat>
 800724e:	1c43      	adds	r3, r0, #1
 8007250:	d102      	bne.n	8007258 <_fstat_r+0x1c>
 8007252:	682b      	ldr	r3, [r5, #0]
 8007254:	b103      	cbz	r3, 8007258 <_fstat_r+0x1c>
 8007256:	6023      	str	r3, [r4, #0]
 8007258:	bd38      	pop	{r3, r4, r5, pc}
 800725a:	bf00      	nop
 800725c:	20000384 	.word	0x20000384

08007260 <_isatty_r>:
 8007260:	b538      	push	{r3, r4, r5, lr}
 8007262:	4d06      	ldr	r5, [pc, #24]	; (800727c <_isatty_r+0x1c>)
 8007264:	2300      	movs	r3, #0
 8007266:	4604      	mov	r4, r0
 8007268:	4608      	mov	r0, r1
 800726a:	602b      	str	r3, [r5, #0]
 800726c:	f7fa f8f9 	bl	8001462 <_isatty>
 8007270:	1c43      	adds	r3, r0, #1
 8007272:	d102      	bne.n	800727a <_isatty_r+0x1a>
 8007274:	682b      	ldr	r3, [r5, #0]
 8007276:	b103      	cbz	r3, 800727a <_isatty_r+0x1a>
 8007278:	6023      	str	r3, [r4, #0]
 800727a:	bd38      	pop	{r3, r4, r5, pc}
 800727c:	20000384 	.word	0x20000384

08007280 <_init>:
 8007280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007282:	bf00      	nop
 8007284:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007286:	bc08      	pop	{r3}
 8007288:	469e      	mov	lr, r3
 800728a:	4770      	bx	lr

0800728c <_fini>:
 800728c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800728e:	bf00      	nop
 8007290:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007292:	bc08      	pop	{r3}
 8007294:	469e      	mov	lr, r3
 8007296:	4770      	bx	lr
