Information: Updating design information... (UID-85)
Warning: Design 'DLX' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : DLX
Version: F-2011.09-SP3
Date   : Mon Jul 18 01:07:59 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: CONTROL/cw3_reg[13]
              (rising edge-triggered flip-flop clocked by Clock)
  Endpoint: DATAPATH/FETCH/PC/data_out_reg[29]
            (rising edge-triggered flip-flop clocked by Clock)
  Path Group: Clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DLX                5K_hvratio_1_4        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL/cw3_reg[13]/CK (DFFR_X1)                        0.00 #     0.00 r
  CONTROL/cw3_reg[13]/QN (DFFR_X1)                        0.07       0.07 r
  CONTROL/U9/ZN (INV_X1)                                  0.03       0.09 f
  CONTROL/MUXA_SEL (CU_HW_MICRO_SIZE154_FUNC_SIZE11_OPCODE_SIZE6_IR_SIZE32_CW_SIZE20)
                                                          0.00       0.09 f
  DATAPATH/MUXA_SEL (DP_N_BITS_DATA32_N_BYTES_INST4_RF_ADDR5_N_BITS_JUMP26_N_BITS_IMM16)
                                                          0.00       0.09 f
  DATAPATH/EXECUTE/MUXA_SEL (EXE_STAGE_N_BITS_DATA32_RF_ADDR5)
                                                          0.00       0.09 f
  DATAPATH/EXECUTE/MUXA/sel (gen_mux21_N32_0)             0.00       0.09 f
  DATAPATH/EXECUTE/MUXA/U4/Z (BUF_X1)                     0.04       0.13 f
  DATAPATH/EXECUTE/MUXA/U65/ZN (AOI22_X1)                 0.06       0.19 r
  DATAPATH/EXECUTE/MUXA/U74/ZN (INV_X1)                   0.03       0.23 f
  DATAPATH/EXECUTE/MUXA/m[0] (gen_mux21_N32_0)            0.00       0.23 f
  DATAPATH/EXECUTE/ALRITH_LOG_U/DATA1[0] (ALU_N32)        0.00       0.23 f
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/A[0] (ALU_N32_DW02_mult_0)
                                                          0.00       0.23 f
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/U70/ZN (INV_X1)       0.05       0.28 r
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/U93/Z (BUF_X1)        0.07       0.34 r
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/U16/ZN (OR2_X1)       0.05       0.39 r
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/U15/ZN (XNOR2_X1)     0.06       0.45 r
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/S2_2_9/S (FA_X1)      0.12       0.57 f
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/S2_3_8/CO (FA_X1)     0.10       0.67 f
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/S2_4_8/CO (FA_X1)     0.11       0.78 f
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/S2_5_8/CO (FA_X1)     0.11       0.89 f
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/S2_6_8/CO (FA_X1)     0.11       1.01 f
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/S2_7_8/S (FA_X1)      0.15       1.15 r
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/S2_8_7/S (FA_X1)      0.12       1.27 f
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/S2_9_6/S (FA_X1)      0.14       1.41 r
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/S2_10_5/S (FA_X1)     0.12       1.53 f
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/S2_11_4/S (FA_X1)     0.14       1.67 r
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/S2_12_3/S (FA_X1)     0.12       1.78 f
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/S2_13_2/S (FA_X1)     0.14       1.92 r
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/S2_14_1/S (FA_X1)     0.12       2.04 f
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/S4_0/CO (FA_X1)       0.10       2.14 f
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/U372/ZN (INV_X1)      0.04       2.17 r
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/U368/ZN (XNOR2_X1)
                                                          0.06       2.24 r
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/FS_1/A[14] (ALU_N32_DW01_add_0)
                                                          0.00       2.24 r
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/FS_1/U137/ZN (INV_X1)
                                                          0.03       2.26 f
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/FS_1/U136/ZN (NOR2_X1)
                                                          0.05       2.31 r
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/FS_1/U103/ZN (NAND2_X1)
                                                          0.03       2.34 f
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/FS_1/U98/ZN (NAND2_X1)
                                                          0.03       2.38 r
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/FS_1/U134/ZN (NAND2_X1)
                                                          0.03       2.41 f
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/FS_1/U132/ZN (NAND2_X1)
                                                          0.04       2.45 r
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/FS_1/U85/ZN (NAND2_X1)
                                                          0.03       2.48 f
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/FS_1/U79/ZN (NAND2_X1)
                                                          0.04       2.52 r
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/FS_1/U170/ZN (NAND2_X1)
                                                          0.04       2.55 f
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/FS_1/U88/ZN (NAND2_X1)
                                                          0.04       2.59 r
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/FS_1/U142/ZN (NAND2_X1)
                                                          0.03       2.62 f
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/FS_1/U48/ZN (AND2_X1)
                                                          0.04       2.66 f
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/FS_1/U46/ZN (NAND2_X1)
                                                          0.04       2.70 r
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/FS_1/U108/ZN (AOI211_X1)
                                                          0.03       2.74 f
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/FS_1/U113/ZN (OR2_X1)
                                                          0.06       2.80 f
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/FS_1/U187/ZN (NAND3_X1)
                                                          0.03       2.83 r
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/FS_1/U5/ZN (XNOR2_X1)
                                                          0.06       2.89 r
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/FS_1/SUM[28] (ALU_N32_DW01_add_0)
                                                          0.00       2.89 r
  DATAPATH/EXECUTE/ALRITH_LOG_U/r79/PRODUCT[30] (ALU_N32_DW02_mult_0)
                                                          0.00       2.89 r
  DATAPATH/EXECUTE/ALRITH_LOG_U/U102/ZN (INV_X1)          0.03       2.92 f
  DATAPATH/EXECUTE/ALRITH_LOG_U/U101/ZN (OAI21_X1)        0.05       2.97 r
  DATAPATH/EXECUTE/ALRITH_LOG_U/U99/ZN (OAI21_X1)         0.03       3.01 f
  DATAPATH/EXECUTE/ALRITH_LOG_U/U275/ZN (NAND2_X1)        0.04       3.04 r
  DATAPATH/EXECUTE/ALRITH_LOG_U/OUTALU[29] (ALU_N32)      0.00       3.04 r
  DATAPATH/EXECUTE/ADDR_MUX/y[29] (gen_mux21_N32_1)       0.00       3.04 r
  DATAPATH/EXECUTE/ADDR_MUX/U2/ZN (NAND2_X1)              0.03       3.08 f
  DATAPATH/EXECUTE/ADDR_MUX/U3/ZN (NAND2_X1)              0.03       3.11 r
  DATAPATH/EXECUTE/ADDR_MUX/m[29] (gen_mux21_N32_1)       0.00       3.11 r
  DATAPATH/EXECUTE/ADDR_MUX_OUT[29] (EXE_STAGE_N_BITS_DATA32_RF_ADDR5)
                                                          0.00       3.11 r
  DATAPATH/FETCH/PC_IN[29] (IF_STAGE_N_BITS_DATA32_N_BYTES_INST4)
                                                          0.00       3.11 r
  DATAPATH/FETCH/PC/data_in[29] (gen_reg_N32_0)           0.00       3.11 r
  DATAPATH/FETCH/PC/U9/ZN (NAND2_X1)                      0.03       3.14 f
  DATAPATH/FETCH/PC/U12/ZN (NAND2_X1)                     0.03       3.17 r
  DATAPATH/FETCH/PC/data_out_reg[29]/D (DFFR_X1)          0.01       3.18 r
  data arrival time                                                  3.18

  clock Clock (rise edge)                                 3.21       3.21
  clock network delay (ideal)                             0.00       3.21
  DATAPATH/FETCH/PC/data_out_reg[29]/CK (DFFR_X1)         0.00       3.21 r
  library setup time                                     -0.03       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
