

================================================================
== Vitis HLS Report for 'Block_split10_proc'
================================================================
* Date:           Wed Nov  2 23:06:09 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fc_layer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.732 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      267|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|        0|       22|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|       58|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|       58|      316|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+---+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+---------------------+---------+----+---+----+-----+
    |mul_32s_34ns_65_1_1_U2  |mul_32s_34ns_65_1_1  |        0|   3|  0|  22|    0|
    +------------------------+---------------------+---------+----+---+----+-----+
    |Total                   |                     |        0|   3|  0|  22|    0|
    +------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |sub_ln440_1_fu_70_p2      |         -|   0|  0|  35|           1|          28|
    |sub_ln440_fu_50_p2        |         -|   0|  0|  39|           1|          32|
    |sub_ln441_1_fu_150_p2     |         -|   0|  0|  35|           1|          28|
    |sub_ln441_fu_108_p2       |         -|   0|  0|  72|           1|          65|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    |block_num_x_fu_90_p3      |    select|   0|  0|  28|           1|          28|
    |select_ln441_1_fu_156_p3  |    select|   0|  0|  28|           1|          28|
    |select_ln441_fu_142_p3    |    select|   0|  0|  28|           1|          28|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 267|           8|         238|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_done      |   9|          2|    1|          2|
    |ap_return_0  |   9|          2|   28|         56|
    |ap_return_1  |   9|          2|   28|         56|
    +-------------+----+-----------+-----+-----------+
    |Total        |  27|          6|   57|        114|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   1|   0|    1|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |ap_return_0_preg  |  28|   0|   28|          0|
    |ap_return_1_preg  |  28|   0|   28|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  58|   0|   58|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------+-----+-----+------------+---------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  Block_.split10_proc|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  Block_.split10_proc|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  Block_.split10_proc|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  Block_.split10_proc|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  Block_.split10_proc|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  Block_.split10_proc|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  Block_.split10_proc|  return value|
|ap_return_0  |  out|   28|  ap_ctrl_hs|  Block_.split10_proc|  return value|
|ap_return_1  |  out|   28|  ap_ctrl_hs|  Block_.split10_proc|  return value|
|Wt_X         |   in|   32|     ap_none|                 Wt_X|        scalar|
|Wt_Y         |   in|   32|     ap_none|                 Wt_Y|        scalar|
+-------------+-----+-----+------------+---------------------+--------------+

