library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity DrinksMachine is
	port(CLOCK_50 : in std_logic;
		KEY : in std_logic_vector(2 downto 0);
		LEDG : out std_logic_vector(0 downto 0)
		);
end DrinksMachine;