<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::ConvergingVLIWScheduler Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html">ConvergingVLIWScheduler</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-types">Protected Types</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="#pro-static-attribs">Static Protected Attributes</a> &#124;
<a href="classllvm_1_1ConvergingVLIWScheduler-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::ConvergingVLIWScheduler Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="VLIWMachineScheduler_8h_source.html">llvm/CodeGen/VLIWMachineScheduler.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::ConvergingVLIWScheduler:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ConvergingVLIWScheduler__inherit__graph.png" border="0" usemap="#llvm_1_1ConvergingVLIWScheduler_inherit__map" alt="Inheritance graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::ConvergingVLIWScheduler:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ConvergingVLIWScheduler__coll__graph.png" border="0" usemap="#llvm_1_1ConvergingVLIWScheduler_coll__map" alt="Collaboration graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html">SchedCandidate</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Store the state used by <a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html">ConvergingVLIWScheduler</a> heuristics, required for the lifetime of one invocation of <a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a3bee087d8d270d2eb8823dc5b9dd4e0e" title="Pick the best node to balance the schedule. Implements MachineSchedStrategy.">pickNode()</a>.  <a href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html">VLIWSchedBoundary</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Each Scheduling boundary is associated with ready queues.  <a href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a3719261b9f8bb14c61cc44d45d438de9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a3719261b9f8bb14c61cc44d45d438de9a40f7f0675083aaa0ae6f43946859c03b">TopQID</a> = 1, 
<a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a3719261b9f8bb14c61cc44d45d438de9a0644396ca457428e0f89e799f32a1906">BotQID</a> = 2, 
<a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a3719261b9f8bb14c61cc44d45d438de9a2ec88327b6f9d8705576e81f14e6a2fc">LogMaxQID</a> = 2
 }</td></tr>
<tr class="memdesc:a3719261b9f8bb14c61cc44d45d438de9"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f" title="Queue id of node.">SUnit::NodeQueueId</a>: 0 (none), 1 (top), 2 (bot), 3 (both)  <a href="classllvm_1_1ConvergingVLIWScheduler.html#a3719261b9f8bb14c61cc44d45d438de9">More...</a><br /></td></tr>
<tr class="separator:a3719261b9f8bb14c61cc44d45d438de9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:aeb7ccdb955d8d00eb2e06f255a5da223"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#aeb7ccdb955d8d00eb2e06f255a5da223">ConvergingVLIWScheduler</a> ()</td></tr>
<tr class="separator:aeb7ccdb955d8d00eb2e06f255a5da223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a989ea7a5acda7a8054e9bc0d827db888"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a989ea7a5acda7a8054e9bc0d827db888">~ConvergingVLIWScheduler</a> ()=default</td></tr>
<tr class="separator:a989ea7a5acda7a8054e9bc0d827db888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef655ef720977fd68fbd4bf24b5ab3d8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#aef655ef720977fd68fbd4bf24b5ab3d8">initialize</a> (<a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *dag) override</td></tr>
<tr class="memdesc:aef655ef720977fd68fbd4bf24b5ab3d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the strategy after building the DAG for a new region.  <a href="classllvm_1_1ConvergingVLIWScheduler.html#aef655ef720977fd68fbd4bf24b5ab3d8">More...</a><br /></td></tr>
<tr class="separator:aef655ef720977fd68fbd4bf24b5ab3d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bee087d8d270d2eb8823dc5b9dd4e0e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a3bee087d8d270d2eb8823dc5b9dd4e0e">pickNode</a> (bool &amp;IsTopNode) override</td></tr>
<tr class="memdesc:a3bee087d8d270d2eb8823dc5b9dd4e0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pick the best node to balance the schedule. Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI.">MachineSchedStrategy</a>.  <a href="classllvm_1_1ConvergingVLIWScheduler.html#a3bee087d8d270d2eb8823dc5b9dd4e0e">More...</a><br /></td></tr>
<tr class="separator:a3bee087d8d270d2eb8823dc5b9dd4e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab76f5e165cdf261f940b854e739a789b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#ab76f5e165cdf261f940b854e739a789b">schedNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, bool IsTopNode) override</td></tr>
<tr class="memdesc:ab76f5e165cdf261f940b854e739a789b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update the scheduler's state after scheduling a node.  <a href="classllvm_1_1ConvergingVLIWScheduler.html#ab76f5e165cdf261f940b854e739a789b">More...</a><br /></td></tr>
<tr class="separator:ab76f5e165cdf261f940b854e739a789b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8c1e5b05c8d75032ef68b1282aef2b2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#ad8c1e5b05c8d75032ef68b1282aef2b2">releaseTopNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) override</td></tr>
<tr class="memdesc:ad8c1e5b05c8d75032ef68b1282aef2b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">When all predecessor dependencies have been resolved, free this node for top-down scheduling.  <a href="classllvm_1_1ConvergingVLIWScheduler.html#ad8c1e5b05c8d75032ef68b1282aef2b2">More...</a><br /></td></tr>
<tr class="separator:ad8c1e5b05c8d75032ef68b1282aef2b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a241c866b4c0500ad383acfd1d87d3983"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a241c866b4c0500ad383acfd1d87d3983">releaseBottomNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) override</td></tr>
<tr class="memdesc:a241c866b4c0500ad383acfd1d87d3983"><td class="mdescLeft">&#160;</td><td class="mdescRight">When all successor dependencies have been resolved, free this node for bottom-up scheduling.  <a href="classllvm_1_1ConvergingVLIWScheduler.html#a241c866b4c0500ad383acfd1d87d3983">More...</a><br /></td></tr>
<tr class="separator:a241c866b4c0500ad383acfd1d87d3983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b23d7e688d2aeeae0f12d2a32314857"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a5b23d7e688d2aeeae0f12d2a32314857">reportPackets</a> ()</td></tr>
<tr class="separator:a5b23d7e688d2aeeae0f12d2a32314857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1MachineSchedStrategy"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classllvm_1_1MachineSchedStrategy')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1MachineSchedStrategy.html">llvm::MachineSchedStrategy</a></td></tr>
<tr class="memitem:a3d07f24fe972db3fc65bd905a95a5bdb inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a3d07f24fe972db3fc65bd905a95a5bdb">~MachineSchedStrategy</a> ()=default</td></tr>
<tr class="separator:a3d07f24fe972db3fc65bd905a95a5bdb inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3ec4fd225f0e252e6dfabc03d0903bf inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#ae3ec4fd225f0e252e6dfabc03d0903bf">initPolicy</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> Begin, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> End, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumRegionInstrs)</td></tr>
<tr class="memdesc:ae3ec4fd225f0e252e6dfabc03d0903bf inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">Optionally override the per-region scheduling policy.  <a href="classllvm_1_1MachineSchedStrategy.html#ae3ec4fd225f0e252e6dfabc03d0903bf">More...</a><br /></td></tr>
<tr class="separator:ae3ec4fd225f0e252e6dfabc03d0903bf inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9671665fa833900c1b7d4dafe8f7c93e inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a9671665fa833900c1b7d4dafe8f7c93e">dumpPolicy</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9671665fa833900c1b7d4dafe8f7c93e inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ee5c4dca10fa653801aa73cf1723f84 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a0ee5c4dca10fa653801aa73cf1723f84">shouldTrackPressure</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0ee5c4dca10fa653801aa73cf1723f84 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> if pressure tracking is needed before building the DAG and initializing this strategy.  <a href="classllvm_1_1MachineSchedStrategy.html#a0ee5c4dca10fa653801aa73cf1723f84">More...</a><br /></td></tr>
<tr class="separator:a0ee5c4dca10fa653801aa73cf1723f84 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1f5d487c749cd8b3fe868e48b80a84d inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#af1f5d487c749cd8b3fe868e48b80a84d">shouldTrackLaneMasks</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af1f5d487c749cd8b3fe868e48b80a84d inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if lanemasks should be tracked.  <a href="classllvm_1_1MachineSchedStrategy.html#af1f5d487c749cd8b3fe868e48b80a84d">More...</a><br /></td></tr>
<tr class="separator:af1f5d487c749cd8b3fe868e48b80a84d inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b216890fb3108d84248b54044fe2670 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a9b216890fb3108d84248b54044fe2670">doMBBSchedRegionsTopDown</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9b216890fb3108d84248b54044fe2670 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ecebd8a29fabb301a5799dc4d034667 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a2ecebd8a29fabb301a5799dc4d034667">enterMBB</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>)</td></tr>
<tr class="memdesc:a2ecebd8a29fabb301a5799dc4d034667 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tell the strategy that MBB is about to be processed.  <a href="classllvm_1_1MachineSchedStrategy.html#a2ecebd8a29fabb301a5799dc4d034667">More...</a><br /></td></tr>
<tr class="separator:a2ecebd8a29fabb301a5799dc4d034667 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1767939c59515562b576fc23075ef7df inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a1767939c59515562b576fc23075ef7df">leaveMBB</a> ()</td></tr>
<tr class="memdesc:a1767939c59515562b576fc23075ef7df inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tell the strategy that current MBB is done.  <a href="classllvm_1_1MachineSchedStrategy.html#a1767939c59515562b576fc23075ef7df">More...</a><br /></td></tr>
<tr class="separator:a1767939c59515562b576fc23075ef7df inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9b2f5ad8048d175fc88cbd6684ac720 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#af9b2f5ad8048d175fc88cbd6684ac720">registerRoots</a> ()</td></tr>
<tr class="memdesc:af9b2f5ad8048d175fc88cbd6684ac720 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">Notify this strategy that all roots have been released (including those that depend on EntrySU or ExitSU).  <a href="classllvm_1_1MachineSchedStrategy.html#af9b2f5ad8048d175fc88cbd6684ac720">More...</a><br /></td></tr>
<tr class="separator:af9b2f5ad8048d175fc88cbd6684ac720 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a8386beb0371134711bb85e91c5e616 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a3a8386beb0371134711bb85e91c5e616">scheduleTree</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SubtreeID)</td></tr>
<tr class="memdesc:a3a8386beb0371134711bb85e91c5e616 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scheduler callback to notify that a new subtree is scheduled.  <a href="classllvm_1_1MachineSchedStrategy.html#a3a8386beb0371134711bb85e91c5e616">More...</a><br /></td></tr>
<tr class="separator:a3a8386beb0371134711bb85e91c5e616 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-types"></a>
Protected Types</h2></td></tr>
<tr class="memitem:af9a303a67b1bbedf1f0638d172404be3"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3">CandResult</a> { <br />
&#160;&#160;<a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3ac3d851ccf9fb5b2af20e0a7b7cf50293">NoCand</a>, 
<a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3a150549a0e64f5931b47fb787a1f5a918">NodeOrder</a>, 
<a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3ac2bece2a2d95f83deb7849561dbdea72">SingleExcess</a>, 
<a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3a887ecae32c054a2da68904d6b66ae9c9">SingleCritical</a>, 
<br />
&#160;&#160;<a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3ab5998e48e4aa19e1d0158142251e23a6">SingleMax</a>, 
<a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3a3236f202562ff72d635a070985b2548e">MultiPressure</a>, 
<a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3a078181451903d616be973699a842269c">BestCost</a>, 
<a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3a30e036317994335b912b3602e732a529">Weak</a>
<br />
 }</td></tr>
<tr class="memdesc:af9a303a67b1bbedf1f0638d172404be3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represent the type of <a class="el" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html" title="Store the state used by ConvergingVLIWScheduler heuristics, required for the lifetime of one invocati...">SchedCandidate</a> found within a single queue.  <a href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3">More...</a><br /></td></tr>
<tr class="separator:af9a303a67b1bbedf1f0638d172404be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a44151db7d080309a772d77b69aaa1984"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1VLIWResourceModel.html">VLIWResourceModel</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a44151db7d080309a772d77b69aaa1984">createVLIWResourceModel</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;STI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *<a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#aeeea464a2bbf5ddf0aadd356246ca08d">SchedModel</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a44151db7d080309a772d77b69aaa1984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb98e755dacbd7d91a9910fe4dcea63c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#adb98e755dacbd7d91a9910fe4dcea63c">pickNodeBidrectional</a> (bool &amp;IsTopNode)</td></tr>
<tr class="memdesc:adb98e755dacbd7d91a9910fe4dcea63c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pick the best candidate node from either the top or bottom queue.  <a href="classllvm_1_1ConvergingVLIWScheduler.html#adb98e755dacbd7d91a9910fe4dcea63c">More...</a><br /></td></tr>
<tr class="separator:adb98e755dacbd7d91a9910fe4dcea63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72c1f9735ae80acb1e429fa095ce3739"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a72c1f9735ae80acb1e429fa095ce3739">pressureChange</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, bool isBotUp)</td></tr>
<tr class="memdesc:a72c1f9735ae80acb1e429fa095ce3739"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> if the instruction changes the register pressure of a register in the high pressure set.  <a href="classllvm_1_1ConvergingVLIWScheduler.html#a72c1f9735ae80acb1e429fa095ce3739">More...</a><br /></td></tr>
<tr class="separator:a72c1f9735ae80acb1e429fa095ce3739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af64a330eb150020132eb5c092cb3f454"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#af64a330eb150020132eb5c092cb3f454">SchedulingCost</a> (<a class="el" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;Q, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html">SchedCandidate</a> &amp;Candidate, <a class="el" href="structllvm_1_1RegPressureDelta.html">RegPressureDelta</a> &amp;Delta, bool verbose)</td></tr>
<tr class="memdesc:af64a330eb150020132eb5c092cb3f454"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single point to compute overall scheduling cost.  <a href="classllvm_1_1ConvergingVLIWScheduler.html#af64a330eb150020132eb5c092cb3f454">More...</a><br /></td></tr>
<tr class="separator:af64a330eb150020132eb5c092cb3f454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa641d58b022e9702656e1a58369931e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3">CandResult</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#aa641d58b022e9702656e1a58369931e5">pickNodeFromQueue</a> (<a class="el" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html">VLIWSchedBoundary</a> &amp;Zone, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;RPTracker, <a class="el" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html">SchedCandidate</a> &amp;Candidate)</td></tr>
<tr class="memdesc:aa641d58b022e9702656e1a58369931e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pick the best candidate from the top queue.  <a href="classllvm_1_1ConvergingVLIWScheduler.html#aa641d58b022e9702656e1a58369931e5">More...</a><br /></td></tr>
<tr class="separator:aa641d58b022e9702656e1a58369931e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8c97fda1a0fecd51065dc8a3ce566a3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#af8c97fda1a0fecd51065dc8a3ce566a3">traceCandidate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *Label, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;Q, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Cost, <a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a> <a class="el" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>=<a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a>())</td></tr>
<tr class="separator:af8c97fda1a0fecd51065dc8a3ce566a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba911ea9e1feddf77d47ae9112f534e0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#aba911ea9e1feddf77d47ae9112f534e0">readyQueueVerboseDump</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;RPTracker, <a class="el" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html">SchedCandidate</a> &amp;Candidate, <a class="el" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;Q)</td></tr>
<tr class="separator:aba911ea9e1feddf77d47ae9112f534e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:a187af70a733b698fbe59b50ff1fa0073"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1VLIWMachineScheduler.html">VLIWMachineScheduler</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a187af70a733b698fbe59b50ff1fa0073">DAG</a> = nullptr</td></tr>
<tr class="separator:a187af70a733b698fbe59b50ff1fa0073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeea464a2bbf5ddf0aadd356246ca08d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#aeeea464a2bbf5ddf0aadd356246ca08d">SchedModel</a> = nullptr</td></tr>
<tr class="separator:aeeea464a2bbf5ddf0aadd356246ca08d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70cc4724751ac8752aacd038a455a1c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html">VLIWSchedBoundary</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a70cc4724751ac8752aacd038a455a1c9">Top</a></td></tr>
<tr class="separator:a70cc4724751ac8752aacd038a455a1c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b1bc7ac4c6a5eb2974a5fe039a629d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html">VLIWSchedBoundary</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a9b1bc7ac4c6a5eb2974a5fe039a629d3">Bot</a></td></tr>
<tr class="separator:a9b1bc7ac4c6a5eb2974a5fe039a629d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a759b27358170a48eb481884a74250716"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a759b27358170a48eb481884a74250716">HighPressureSets</a></td></tr>
<tr class="memdesc:a759b27358170a48eb481884a74250716"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of pressure sets that have a high pressure level in the region.  <a href="classllvm_1_1ConvergingVLIWScheduler.html#a759b27358170a48eb481884a74250716">More...</a><br /></td></tr>
<tr class="separator:a759b27358170a48eb481884a74250716"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-static-attribs"></a>
Static Protected Attributes</h2></td></tr>
<tr class="memitem:a34187a370b7c8eb6b6d180ac6faccf29"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a34187a370b7c8eb6b6d180ac6faccf29">PriorityOne</a> = 200</td></tr>
<tr class="separator:a34187a370b7c8eb6b6d180ac6faccf29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae92e52d0090af0f8abe764f84b20fd98"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#ae92e52d0090af0f8abe764f84b20fd98">PriorityTwo</a> = 50</td></tr>
<tr class="separator:ae92e52d0090af0f8abe764f84b20fd98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedc6b321add26cbefb719411e399115a"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#aedc6b321add26cbefb719411e399115a">PriorityThree</a> = 75</td></tr>
<tr class="separator:aedc6b321add26cbefb719411e399115a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e0d2e07f9810de66c15e10d0d489a8f"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a8e0d2e07f9810de66c15e10d0d489a8f">ScaleTwo</a> = 10</td></tr>
<tr class="separator:a8e0d2e07f9810de66c15e10d0d489a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8h_source.html#l00088">88</a> of file <a class="el" href="VLIWMachineScheduler_8h_source.html">VLIWMachineScheduler.h</a>.</p>
</div><h2 class="groupheader">Member Enumeration Documentation</h2>
<a id="a3719261b9f8bb14c61cc44d45d438de9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3719261b9f8bb14c61cc44d45d438de9">&#9670;&nbsp;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f" title="Queue id of node.">SUnit::NodeQueueId</a>: 0 (none), 1 (top), 2 (bot), 3 (both) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a3719261b9f8bb14c61cc44d45d438de9a40f7f0675083aaa0ae6f43946859c03b"></a>TopQID&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3719261b9f8bb14c61cc44d45d438de9a0644396ca457428e0f89e799f32a1906"></a>BotQID&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3719261b9f8bb14c61cc44d45d438de9a2ec88327b6f9d8705576e81f14e6a2fc"></a>LogMaxQID&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8h_source.html#l00219">219</a> of file <a class="el" href="VLIWMachineScheduler_8h_source.html">VLIWMachineScheduler.h</a>.</p>

</div>
</div>
<a id="af9a303a67b1bbedf1f0638d172404be3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9a303a67b1bbedf1f0638d172404be3">&#9670;&nbsp;</a></span>CandResult</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3">llvm::ConvergingVLIWScheduler::CandResult</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Represent the type of <a class="el" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html" title="Store the state used by ConvergingVLIWScheduler heuristics, required for the lifetime of one invocati...">SchedCandidate</a> found within a single queue. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="af9a303a67b1bbedf1f0638d172404be3ac3d851ccf9fb5b2af20e0a7b7cf50293"></a>NoCand&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af9a303a67b1bbedf1f0638d172404be3a150549a0e64f5931b47fb787a1f5a918"></a>NodeOrder&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af9a303a67b1bbedf1f0638d172404be3ac2bece2a2d95f83deb7849561dbdea72"></a>SingleExcess&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af9a303a67b1bbedf1f0638d172404be3a887ecae32c054a2da68904d6b66ae9c9"></a>SingleCritical&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af9a303a67b1bbedf1f0638d172404be3ab5998e48e4aa19e1d0158142251e23a6"></a>SingleMax&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af9a303a67b1bbedf1f0638d172404be3a3236f202562ff72d635a070985b2548e"></a>MultiPressure&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af9a303a67b1bbedf1f0638d172404be3a078181451903d616be973699a842269c"></a>BestCost&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af9a303a67b1bbedf1f0638d172404be3a30e036317994335b912b3602e732a529"></a>Weak&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8h_source.html#l00105">105</a> of file <a class="el" href="VLIWMachineScheduler_8h_source.html">VLIWMachineScheduler.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="aeb7ccdb955d8d00eb2e06f255a5da223"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb7ccdb955d8d00eb2e06f255a5da223">&#9670;&nbsp;</a></span>ConvergingVLIWScheduler()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::ConvergingVLIWScheduler::ConvergingVLIWScheduler </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8h_source.html#l00221">221</a> of file <a class="el" href="VLIWMachineScheduler_8h_source.html">VLIWMachineScheduler.h</a>.</p>

</div>
</div>
<a id="a989ea7a5acda7a8054e9bc0d827db888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a989ea7a5acda7a8054e9bc0d827db888">&#9670;&nbsp;</a></span>~ConvergingVLIWScheduler()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual llvm::ConvergingVLIWScheduler::~ConvergingVLIWScheduler </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span><span class="mlabel">default</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a44151db7d080309a772d77b69aaa1984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44151db7d080309a772d77b69aaa1984">&#9670;&nbsp;</a></span>createVLIWResourceModel()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1VLIWResourceModel.html">VLIWResourceModel</a> * ConvergingVLIWScheduler::createVLIWResourceModel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *&#160;</td>
          <td class="paramname"><em>SchedModel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented in <a class="el" href="classllvm_1_1HexagonConvergingVLIWScheduler.html#a311da7498b4505daad3a41b25a4315cf">llvm::HexagonConvergingVLIWScheduler</a>.</p>

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00305">305</a> of file <a class="el" href="VLIWMachineScheduler_8cpp_source.html">VLIWMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="VLIWMachineScheduler_8h_source.html#l00208">SchedModel</a>.</p>

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00270">initialize()</a>.</p>

</div>
</div>
<a id="aef655ef720977fd68fbd4bf24b5ab3d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef655ef720977fd68fbd4bf24b5ab3d8">&#9670;&nbsp;</a></span>initialize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ConvergingVLIWScheduler::initialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *&#160;</td>
          <td class="paramname"><em>DAG</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initialize the strategy after building the DAG for a new region. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a42eed718d961aaef1f3715e91e3ccaf7">llvm::MachineSchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00270">270</a> of file <a class="el" href="VLIWMachineScheduler_8cpp_source.html">VLIWMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00708">llvm::SmallVectorImpl&lt; T &gt;::assign()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00212">Bot</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00305">createVLIWResourceModel()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00207">DAG</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="namespacellvm.html#a5638cb35554a0468f4c7a860e9c1ab47">llvm::ForceBottomUp</a>, <a class="el" href="namespacellvm.html#a0081c790ccede18428a2821d166ef6c7">llvm::ForceTopDown</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00095">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00082">llvm::TargetSchedModel::getInstrItineraries()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00079">llvm::VLIWMachineScheduler::getRegClassInfo()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00457">llvm::ScheduleDAGMILive::getRegPressure()</a>, <a class="el" href="RegisterClassInfo_8h_source.html#l00142">llvm::RegisterClassInfo::getRegPressureSetLimit()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00263">llvm::ScheduleDAGInstrs::getSchedModel()</a>, <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00134">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00215">HighPressureSets</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00155">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::init()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00049">llvm::RegisterPressure::MaxSetPressure</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00559">llvm::ScheduleDAG::MF</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00135">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel</a>, <a class="el" href="VLIWMachineScheduler_8cpp.html#a77e9d2defbd1584805a6dc8ad8051162">RPThreshold</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00208">SchedModel</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>, and <a class="el" href="VLIWMachineScheduler_8h_source.html#l00211">Top</a>.</p>

</div>
</div>
<a id="a3bee087d8d270d2eb8823dc5b9dd4e0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bee087d8d270d2eb8823dc5b9dd4e0e">&#9670;&nbsp;</a></span>pickNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * ConvergingVLIWScheduler::pickNode </td>
          <td>(</td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>IsTopNode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pick the best node to balance the schedule. Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI.">MachineSchedStrategy</a>. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#aab4a16da4cdec2f4f4a3175834ccd4c1">llvm::MachineSchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00950">950</a> of file <a class="el" href="VLIWMachineScheduler_8cpp_source.html">VLIWMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00130">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00212">Bot</a>, <a class="el" href="MachineScheduler_8h_source.html#l00331">llvm::ScheduleDAGMI::bottom()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00137">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00207">DAG</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01164">llvm::ScheduleDAGInstrs::dumpNode()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00552">llvm::ReadyQueue::empty()</a>, <a class="el" href="namespacellvm.html#a5638cb35554a0468f4c7a860e9c1ab47">llvm::ForceBottomUp</a>, <a class="el" href="namespacellvm.html#a0081c790ccede18428a2821d166ef6c7">llvm::ForceTopDown</a>, <a class="el" href="MachineScheduler_8h_source.html#l00454">llvm::ScheduleDAGMILive::getBotRPTracker()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00450">llvm::ScheduleDAGMILive::getTopRPTracker()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00449">llvm::SUnit::isBottomReady()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00446">llvm::SUnit::isTopReady()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00106">NoCand</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00131">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00884">pickNodeBidrectional()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00769">pickNodeFromQueue()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00484">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::pickOnlyChoice()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00472">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::removeReady()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00234">reportPackets()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00094">llvm::ConvergingVLIWScheduler::SchedCandidate::SU</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00211">Top</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00330">llvm::ScheduleDAGMI::top()</a>.</p>

</div>
</div>
<a id="adb98e755dacbd7d91a9910fe4dcea63c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb98e755dacbd7d91a9910fe4dcea63c">&#9670;&nbsp;</a></span>pickNodeBidrectional()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * ConvergingVLIWScheduler::pickNodeBidrectional </td>
          <td>(</td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>IsTopNode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pick the best candidate node from either the top or bottom queue. </p>

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00884">884</a> of file <a class="el" href="VLIWMachineScheduler_8cpp_source.html">VLIWMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00212">Bot</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00207">DAG</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00454">llvm::ScheduleDAGMILive::getBotRPTracker()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00450">llvm::ScheduleDAGMILive::getTopRPTracker()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00106">NoCand</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00769">pickNodeFromQueue()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00484">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::pickOnlyChoice()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00100">llvm::ConvergingVLIWScheduler::SchedCandidate::SCost</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00109">SingleCritical</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00108">SingleExcess</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00110">SingleMax</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00094">llvm::ConvergingVLIWScheduler::SchedCandidate::SU</a>, and <a class="el" href="VLIWMachineScheduler_8h_source.html#l00211">Top</a>.</p>

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00950">pickNode()</a>.</p>

</div>
</div>
<a id="aa641d58b022e9702656e1a58369931e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa641d58b022e9702656e1a58369931e5">&#9670;&nbsp;</a></span>pickNodeFromQueue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#af9a303a67b1bbedf1f0638d172404be3">ConvergingVLIWScheduler::CandResult</a> ConvergingVLIWScheduler::pickNodeFromQueue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html">VLIWSchedBoundary</a> &amp;&#160;</td>
          <td class="paramname"><em>Zone</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;&#160;</td>
          <td class="paramname"><em>RPTracker</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html">SchedCandidate</a> &amp;&#160;</td>
          <td class="paramname"><em>Candidate</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pick the best candidate from the top queue. </p>
<p>TODO: getMaxPressureDelta results can be mostly cached for each <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> during DAG building. To adjust for the current scheduling location we need to maintain the number of vreg uses remaining to be top-scheduled. </p>

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00769">769</a> of file <a class="el" href="VLIWMachineScheduler_8cpp_source.html">VLIWMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="VLIWMachineScheduler_8h_source.html#l00130">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available</a>, <a class="el" href="MachineScheduler_8h_source.html#l00560">llvm::ReadyQueue::begin()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00112">BestCost</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00219">BotQID</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00207">DAG</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00638">llvm::ReadyQueue::dump()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="MachineScheduler_8h_source.html#l00562">llvm::ReadyQueue::end()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00545">llvm::ReadyQueue::getID()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00459">llvm::ScheduleDAGMILive::getRegionCriticalPSets()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00457">llvm::ScheduleDAGMILive::getRegPressure()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03276">llvm::getWeakLeft()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00199">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::isLatencyBound()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="RegisterPressure_8h_source.html#l00049">llvm::RegisterPressure::MaxSetPressure</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00106">NoCand</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00264">llvm::SUnit::NodeNum</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00107">NodeOrder</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00256">llvm::SUnit::Preds</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00524">readyQueueVerboseDump()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00097">llvm::ConvergingVLIWScheduler::SchedCandidate::RPDelta</a>, <a class="el" href="VLIWMachineScheduler_8cpp.html#a0955559a17abc04a1dd153d7265f0f14">SchedDebugVerboseLevel</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00596">SchedulingCost()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00100">llvm::ConvergingVLIWScheduler::SchedCandidate::SCost</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00094">llvm::ConvergingVLIWScheduler::SchedCandidate::SU</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00257">llvm::SUnit::Succs</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00219">TopQID</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00510">traceCandidate()</a>, <a class="el" href="VLIWMachineScheduler_8cpp.html#a9e615f0f4193dac6a34d17ce2372c154">UseNewerCandidate</a>, and <a class="el" href="VLIWMachineScheduler_8h_source.html#l00113">Weak</a>.</p>

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00950">pickNode()</a>, and <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00884">pickNodeBidrectional()</a>.</p>

</div>
</div>
<a id="a72c1f9735ae80acb1e429fa095ce3739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72c1f9735ae80acb1e429fa095ce3739">&#9670;&nbsp;</a></span>pressureChange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> ConvergingVLIWScheduler::pressureChange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isBotUp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="namespacellvm_1_1Check.html">Check</a> if the instruction changes the register pressure of a register in the high pressure set. </p>
<p>The function returns a negative value if the pressure decreases and a positive value is the pressure increases. If the instruction doesn't use a high pressure register or doesn't change the register pressure, then return 0. </p>

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00580">580</a> of file <a class="el" href="VLIWMachineScheduler_8cpp_source.html">VLIWMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="VLIWMachineScheduler_8h_source.html#l00207">DAG</a>, <a class="el" href="MachineScheduler_8h_source.html#l00463">llvm::ScheduleDAGMILive::getPressureDiff()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00215">HighPressureSets</a>, <a class="el" href="README-SSE_8txt_source.html#l00411">P</a>, and <a class="el" href="X86BaseInfo_8h_source.html#l00792">llvm::X86II::PD</a>.</p>

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00596">SchedulingCost()</a>.</p>

</div>
</div>
<a id="aba911ea9e1feddf77d47ae9112f534e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba911ea9e1feddf77d47ae9112f534e0">&#9670;&nbsp;</a></span>readyQueueVerboseDump()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ConvergingVLIWScheduler::readyQueueVerboseDump </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;&#160;</td>
          <td class="paramname"><em>RPTracker</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html">SchedCandidate</a> &amp;&#160;</td>
          <td class="paramname"><em>Candidate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;&#160;</td>
          <td class="paramname"><em>Q</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00524">524</a> of file <a class="el" href="VLIWMachineScheduler_8cpp_source.html">VLIWMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineScheduler_8h_source.html#l00560">llvm::ReadyQueue::begin()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00207">DAG</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="MachineScheduler_8h_source.html#l00562">llvm::ReadyQueue::end()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00501">llvm::RegPressureTracker::getMaxPressureDelta()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00547">llvm::ReadyQueue::getName()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00459">llvm::ScheduleDAGMILive::getRegionCriticalPSets()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00457">llvm::ScheduleDAGMILive::getRegPressure()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="RegisterPressure_8h_source.html#l00049">llvm::RegisterPressure::MaxSetPressure</a>, and <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00596">SchedulingCost()</a>.</p>

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00769">pickNodeFromQueue()</a>.</p>

</div>
</div>
<a id="a241c866b4c0500ad383acfd1d87d3983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a241c866b4c0500ad383acfd1d87d3983">&#9670;&nbsp;</a></span>releaseBottomNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ConvergingVLIWScheduler::releaseBottomNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>When all successor dependencies have been resolved, free this node for bottom-up scheduling. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#aee56664b72ea174c22ef095dc828a0b5">llvm::MachineSchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00325">325</a> of file <a class="el" href="VLIWMachineScheduler_8cpp_source.html">VLIWMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00212">Bot</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00300">llvm::SUnit::BotReadyCycle</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00373">llvm::SUnit::getInstr()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00284">llvm::SUnit::isScheduled</a>, <a class="el" href="FileCheck_8cpp_source.html#l00337">llvm::max()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00145">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MaxMinLatency</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00372">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::releaseNode()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00257">llvm::SUnit::Succs</a>.</p>

</div>
</div>
<a id="ad8c1e5b05c8d75032ef68b1282aef2b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8c1e5b05c8d75032ef68b1282aef2b2">&#9670;&nbsp;</a></span>releaseTopNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ConvergingVLIWScheduler::releaseTopNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>When all predecessor dependencies have been resolved, free this node for top-down scheduling. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a870625307391612fc91db410cf9820b0">llvm::MachineSchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00310">310</a> of file <a class="el" href="VLIWMachineScheduler_8cpp_source.html">VLIWMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00142">llvm::SDep::getLatency()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00480">llvm::SDep::getSUnit()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00284">llvm::SUnit::isScheduled</a>, <a class="el" href="FileCheck_8cpp_source.html#l00337">llvm::max()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00145">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MaxMinLatency</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00256">llvm::SUnit::Preds</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00372">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::releaseNode()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00211">Top</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00299">llvm::SUnit::TopReadyCycle</a>.</p>

</div>
</div>
<a id="a5b23d7e688d2aeeae0f12d2a32314857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b23d7e688d2aeeae0f12d2a32314857">&#9670;&nbsp;</a></span>reportPackets()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::ConvergingVLIWScheduler::reportPackets </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8h_source.html#l00234">234</a> of file <a class="el" href="VLIWMachineScheduler_8h_source.html">VLIWMachineScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="VLIWMachineScheduler_8h_source.html#l00212">Bot</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00059">llvm::VLIWResourceModel::getTotalPackets()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00135">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel</a>, and <a class="el" href="VLIWMachineScheduler_8h_source.html#l00211">Top</a>.</p>

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00950">pickNode()</a>.</p>

</div>
</div>
<a id="ab76f5e165cdf261f940b854e739a789b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab76f5e165cdf261f940b854e739a789b">&#9670;&nbsp;</a></span>schedNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ConvergingVLIWScheduler::schedNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsTopNode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Update the scheduler's state after scheduling a node. </p>
<p>This is the same node that was just returned by <a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a3bee087d8d270d2eb8823dc5b9dd4e0e" title="Pick the best node to balance the schedule. Implements MachineSchedStrategy.">pickNode()</a>. However, <a class="el" href="classllvm_1_1VLIWMachineScheduler.html" title="Extend the standard ScheduleDAGMILive to provide more context and override the top-level schedule() d...">VLIWMachineScheduler</a> needs to update it's state based on the current cycle before <a class="el" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI.">MachineSchedStrategy</a> does. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a3be6a6d3b879d048d8df6ae13c7b9698">llvm::MachineSchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00999">999</a> of file <a class="el" href="VLIWMachineScheduler_8cpp_source.html">VLIWMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="VLIWMachineScheduler_8h_source.html#l00212">Bot</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00300">llvm::SUnit::BotReadyCycle</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00414">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::bumpNode()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00137">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00211">Top</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00299">llvm::SUnit::TopReadyCycle</a>.</p>

</div>
</div>
<a id="af64a330eb150020132eb5c092cb3f454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af64a330eb150020132eb5c092cb3f454">&#9670;&nbsp;</a></span>SchedulingCost()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> ConvergingVLIWScheduler::SchedulingCost </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;&#160;</td>
          <td class="paramname"><em>Q</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html">SchedCandidate</a> &amp;&#160;</td>
          <td class="paramname"><em>Candidate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1RegPressureDelta.html">RegPressureDelta</a> &amp;&#160;</td>
          <td class="paramname"><em>Delta</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>verbose</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Single point to compute overall scheduling cost. </p>
<p>TODO: More heuristics will be used soon. </p>

<p>Reimplemented in <a class="el" href="classllvm_1_1HexagonConvergingVLIWScheduler.html#a5b1da83188ad8ac357edfd719ce2680f">llvm::HexagonConvergingVLIWScheduler</a>.</p>

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00596">596</a> of file <a class="el" href="VLIWMachineScheduler_8cpp_source.html">VLIWMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="VLIWMachineScheduler_8h_source.html#l00212">Bot</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00219">BotQID</a>, <a class="el" href="VLIWMachineScheduler_8cpp.html#a35eb4405bdb05bedf98e461e506ac3ed">CheckEarlyAvail</a>, <a class="el" href="RegisterPressure_8h_source.html#l00240">llvm::RegPressureDelta::CriticalMax</a>, <a class="el" href="RegisterPressure_8h_source.html#l00241">llvm::RegPressureDelta::CurrentMax</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00239">llvm::RegPressureDelta::Excess</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00398">llvm::SUnit::getDepth()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getHeight()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00545">llvm::ReadyQueue::getID()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00373">llvm::SUnit::getInstr()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00142">llvm::SDep::getLatency()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00480">llvm::SDep::getSUnit()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00124">llvm::PressureChange::getUnitInc()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03276">llvm::getWeakLeft()</a>, <a class="el" href="VLIWMachineScheduler_8cpp.html#a2f5136400dafc719d03839d63f3204af">IgnoreBBRegPressure</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00211">llvm::SDep::isAssignedRegDep()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00061">llvm::VLIWResourceModel::isInPacket()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00199">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::isLatencyBound()</a>, <a class="el" href="MachineInstr_8h_source.html#l00852">llvm::MachineInstr::isPseudo()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00108">llvm::VLIWResourceModel::isResourceAvailable()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00284">llvm::SUnit::isScheduled</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00285">llvm::SUnit::isScheduleHigh</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00548">isSingleUnscheduledPred()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00563">isSingleUnscheduledSucc()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00256">llvm::SUnit::Preds</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00580">pressureChange()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00118">PriorityOne</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00120">PriorityThree</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00119">PriorityTwo</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00135">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00121">ScaleTwo</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07993">SI</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00257">llvm::SUnit::Succs</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00211">Top</a>, and <a class="el" href="VLIWMachineScheduler_8h_source.html#l00219">TopQID</a>.</p>

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00769">pickNodeFromQueue()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00524">readyQueueVerboseDump()</a>, and <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00045">llvm::HexagonConvergingVLIWScheduler::SchedulingCost()</a>.</p>

</div>
</div>
<a id="af8c97fda1a0fecd51065dc8a3ce566a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8c97fda1a0fecd51065dc8a3ce566a3">&#9670;&nbsp;</a></span>traceCandidate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ConvergingVLIWScheduler::traceCandidate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td>
          <td class="paramname"><em>Label</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;&#160;</td>
          <td class="paramname"><em>Q</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Cost</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a>&#160;</td>
          <td class="paramname"><em>P</em> = <code><a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a>()</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00510">510</a> of file <a class="el" href="VLIWMachineScheduler_8cpp_source.html">VLIWMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="InlineOrder_8cpp.html#a7ee6f0cb51c3b9056199e9a0001fe8c3a20b4f77bd00b4f63a49ec8e08f3bf6a6">Cost</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00207">DAG</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01164">llvm::ScheduleDAGInstrs::dumpNode()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00547">llvm::ReadyQueue::getName()</a>, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a3c2bb9e82e28af11ea7a7deaef40aea4">llvm::TargetRegisterInfo::getRegPressureSetName()</a>, <a class="el" href="README-SSE_8txt_source.html#l00411">P</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00558">llvm::ScheduleDAG::TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00769">pickNodeFromQueue()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a9b1bc7ac4c6a5eb2974a5fe039a629d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b1bc7ac4c6a5eb2974a5fe039a629d3">&#9670;&nbsp;</a></span>Bot</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html">VLIWSchedBoundary</a> llvm::ConvergingVLIWScheduler::Bot</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8h_source.html#l00212">212</a> of file <a class="el" href="VLIWMachineScheduler_8h_source.html">VLIWMachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00270">initialize()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00950">pickNode()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00884">pickNodeBidrectional()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00325">releaseBottomNode()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00234">reportPackets()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00999">schedNode()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00045">llvm::HexagonConvergingVLIWScheduler::SchedulingCost()</a>, and <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00596">SchedulingCost()</a>.</p>

</div>
</div>
<a id="a187af70a733b698fbe59b50ff1fa0073"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a187af70a733b698fbe59b50ff1fa0073">&#9670;&nbsp;</a></span>DAG</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1VLIWMachineScheduler.html">VLIWMachineScheduler</a>* llvm::ConvergingVLIWScheduler::DAG = nullptr</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8h_source.html#l00207">207</a> of file <a class="el" href="VLIWMachineScheduler_8h_source.html">VLIWMachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00270">initialize()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00950">pickNode()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00884">pickNodeBidrectional()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00769">pickNodeFromQueue()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00580">pressureChange()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00524">readyQueueVerboseDump()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00045">llvm::HexagonConvergingVLIWScheduler::SchedulingCost()</a>, and <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00510">traceCandidate()</a>.</p>

</div>
</div>
<a id="a759b27358170a48eb481884a74250716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a759b27358170a48eb481884a74250716">&#9670;&nbsp;</a></span>HighPressureSets</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt;bool&gt; llvm::ConvergingVLIWScheduler::HighPressureSets</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>List of pressure sets that have a high pressure level in the region. </p>

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8h_source.html#l00215">215</a> of file <a class="el" href="VLIWMachineScheduler_8h_source.html">VLIWMachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00270">initialize()</a>, and <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00580">pressureChange()</a>.</p>

</div>
</div>
<a id="a34187a370b7c8eb6b6d180ac6faccf29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34187a370b7c8eb6b6d180ac6faccf29">&#9670;&nbsp;</a></span>PriorityOne</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::ConvergingVLIWScheduler::PriorityOne = 200</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8h_source.html#l00118">118</a> of file <a class="el" href="VLIWMachineScheduler_8h_source.html">VLIWMachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00596">SchedulingCost()</a>.</p>

</div>
</div>
<a id="aedc6b321add26cbefb719411e399115a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedc6b321add26cbefb719411e399115a">&#9670;&nbsp;</a></span>PriorityThree</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::ConvergingVLIWScheduler::PriorityThree = 75</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8h_source.html#l00120">120</a> of file <a class="el" href="VLIWMachineScheduler_8h_source.html">VLIWMachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00596">SchedulingCost()</a>.</p>

</div>
</div>
<a id="ae92e52d0090af0f8abe764f84b20fd98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae92e52d0090af0f8abe764f84b20fd98">&#9670;&nbsp;</a></span>PriorityTwo</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::ConvergingVLIWScheduler::PriorityTwo = 50</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8h_source.html#l00119">119</a> of file <a class="el" href="VLIWMachineScheduler_8h_source.html">VLIWMachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00045">llvm::HexagonConvergingVLIWScheduler::SchedulingCost()</a>, and <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00596">SchedulingCost()</a>.</p>

</div>
</div>
<a id="a8e0d2e07f9810de66c15e10d0d489a8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e0d2e07f9810de66c15e10d0d489a8f">&#9670;&nbsp;</a></span>ScaleTwo</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::ConvergingVLIWScheduler::ScaleTwo = 10</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8h_source.html#l00121">121</a> of file <a class="el" href="VLIWMachineScheduler_8h_source.html">VLIWMachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00596">SchedulingCost()</a>.</p>

</div>
</div>
<a id="aeeea464a2bbf5ddf0aadd356246ca08d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeeea464a2bbf5ddf0aadd356246ca08d">&#9670;&nbsp;</a></span>SchedModel</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a>* llvm::ConvergingVLIWScheduler::SchedModel = nullptr</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8h_source.html#l00208">208</a> of file <a class="el" href="VLIWMachineScheduler_8h_source.html">VLIWMachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00387">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::bumpCycle()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00414">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::bumpNode()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00361">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::checkHazard()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00040">llvm::HexagonConvergingVLIWScheduler::createVLIWResourceModel()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00305">createVLIWResourceModel()</a>, and <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00270">initialize()</a>.</p>

</div>
</div>
<a id="a70cc4724751ac8752aacd038a455a1c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70cc4724751ac8752aacd038a455a1c9">&#9670;&nbsp;</a></span>Top</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html">VLIWSchedBoundary</a> llvm::ConvergingVLIWScheduler::Top</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8h_source.html#l00211">211</a> of file <a class="el" href="VLIWMachineScheduler_8h_source.html">VLIWMachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00270">initialize()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00950">pickNode()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00884">pickNodeBidrectional()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00310">releaseTopNode()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00234">reportPackets()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00999">schedNode()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00045">llvm::HexagonConvergingVLIWScheduler::SchedulingCost()</a>, and <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00596">SchedulingCost()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/llvm/CodeGen/<a class="el" href="VLIWMachineScheduler_8h_source.html">VLIWMachineScheduler.h</a></li>
<li>lib/CodeGen/<a class="el" href="VLIWMachineScheduler_8cpp_source.html">VLIWMachineScheduler.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:54:26 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
