/*
 * Instance header file for ATSAML21J18A
 *
 * Copyright (c) 2025 Microchip Technology Inc. and its subsidiaries.
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */

/* file generated from device description file (ATDF) version 2018-06-06T13:39:06Z */
#ifndef _SAML21_OSCCTRL_INSTANCE_
#define _SAML21_OSCCTRL_INSTANCE_


/* ========== Instance Parameter definitions for OSCCTRL peripheral ========== */
#define OSCCTRL_DFLL48M_COARSE_MSB               (5)
#define OSCCTRL_DFLL48M_FINE_MSB                 (9)
#define OSCCTRL_DFLL48M_VERSION                  (0x310)
#define OSCCTRL_FDPLL_VERSION                    (0x200)
#define OSCCTRL_GCLK_ID_DFLL48                   (0)        /* Index of Generic Clock for DFLL48 */
#define OSCCTRL_GCLK_ID_FDPLL                    (1)        /* Index of Generic Clock for DPLL */
#define OSCCTRL_GCLK_ID_FDPLL32K                 (2)        /* Index of Generic Clock for DPLL 32K */
#define OSCCTRL_INSTANCE_ID                      (3)
#define OSCCTRL_OSC16M_VERSION                   (0x100)
#define OSCCTRL_XOSC_VERSION                     (0x120)

#endif /* _SAML21_OSCCTRL_INSTANCE_ */
