{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.798686",
   "Default View_TopLeft":"-144,-14",
   "ExpandedHierarchyInLayout":"",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 5 -x 1870 -y 90 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 1870 -y 110 -defaultsOSRD
preplace port port-id_clk_200M_out -pg 1 -lvl 5 -x 1870 -y 840 -defaultsOSRD
preplace port port-id_ad_sel1_ready -pg 1 -lvl 0 -x 0 -y 450 -defaultsOSRD
preplace port port-id_ad_sel2_ready -pg 1 -lvl 0 -x 0 -y 470 -defaultsOSRD
preplace port port-id_clk_pl_50M -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace port port-id_clk_da_120M -pg 1 -lvl 5 -x 1870 -y 820 -defaultsOSRD
preplace port port-id_clk_8M_out -pg 1 -lvl 5 -x 1870 -y 800 -defaultsOSRD
preplace portBus da -pg 1 -lvl 5 -x 1870 -y 780 -defaultsOSRD
preplace portBus ad_sel1 -pg 1 -lvl 0 -x 0 -y 390 -defaultsOSRD
preplace portBus ad_sel2 -pg 1 -lvl 0 -x 0 -y 410 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 3 -x 1310 -y 140 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 4 -x 1760 -y 660 -defaultsOSRD
preplace inst debug_ports -pg 1 -lvl 3 -x 1310 -y 470 -defaultsOSRD
preplace inst multi_clock -pg 1 -lvl 2 -x 760 -y 160 -defaultsOSRD
preplace inst data_area -pg 1 -lvl 1 -x 310 -y 490 -defaultsOSRD
preplace inst smartconnect_outer -pg 1 -lvl 2 -x 760 -y 470 -defaultsOSRD
preplace netloc ARESETN_1 1 0 3 80 690 540 590 960
preplace netloc ad_sel1_1 1 0 1 NJ 390
preplace netloc ad_sel1_ready_1 1 0 1 NJ 450
preplace netloc ad_sel2_1 1 0 1 NJ 410
preplace netloc ad_sel2_ready_1 1 0 1 NJ 470
preplace netloc clk_pl_50M_1 1 0 2 NJ 160 NJ
preplace netloc clk_wiz_0_clk_out_200M 1 0 5 40 270 520J 290 1000 290 NJ 290 1850J
preplace netloc data_area_da 1 1 4 520 640 NJ 640 1640 780 NJ
preplace netloc data_area_data_serial_out 1 1 3 510 630 NJ 630 1650J
preplace netloc debug_ports_Dout 1 0 4 30 260 530J 310 NJ 310 1560
preplace netloc debug_ports_Dout1 1 0 4 50 700 NJ 700 NJ 700 1600
preplace netloc debug_ports_Dout2 1 0 4 30 730 NJ 730 NJ 730 1590
preplace netloc debug_ports_Dout3 1 0 4 20 710 570J 690 NJ 690 1560
preplace netloc debug_ports_dout4 1 3 1 1660 490n
preplace netloc debug_ports_gpio_io_o 1 3 1 1670 410n
preplace netloc div_n_0_clk_div2 1 0 5 70 680 530 650 1050 650 1630J 800 NJ
preplace netloc multi_clock_clk_out_120M 1 0 5 60 720 NJ 720 970 820 NJ 820 NJ
preplace netloc multi_clock_clk_out_40M 1 2 2 1040J 600 N
preplace netloc processing_system7_0_FCLK_CLK0 1 1 3 580 20 1060 280 1580
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 4 20 250 540 330 NJ 330 1570
preplace netloc s_axi_aresetn_1 1 2 1 1020 220n
preplace netloc xlconcat_0_dout 1 1 3 500J 600 1030 680 NJ
preplace netloc clock_dynamic_psincdec_1 1 1 3 580 320 NJ 320 1550
preplace netloc clock_dynamic_psen_1 1 1 3 570 300 NJ 300 1580
preplace netloc clock_dynamic_psclk_1 1 1 3 560 610 NJ 610 1550
preplace netloc multi_clock_dout 1 2 2 990J 720 N
preplace netloc S_AXI_1 1 2 1 980 100n
preplace netloc data_area_M_AXI_MM2S 1 1 1 N 430
preplace netloc data_area_M_AXI_MM2S1 1 1 1 N 470
preplace netloc data_area_M_AXI_S2MM 1 1 1 N 450
preplace netloc data_area_M_AXI_S2MM1 1 1 1 N 490
preplace netloc multi_clock_M01_AXI 1 2 1 1070 80n
preplace netloc processing_system7_0_DDR 1 3 2 NJ 90 NJ
preplace netloc processing_system7_0_FIXED_IO 1 3 2 NJ 110 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 3 580 660 NJ 660 1620
preplace netloc processing_system7_0_M_AXI_GP1 1 1 3 550 620 NJ 620 1610
preplace netloc smartconnect_0_M00_AXI 1 0 3 80 290 500J 340 950
preplace netloc smartconnect_0_M01_AXI 1 0 3 60 280 510J 350 940
preplace netloc smartconnect_0_M02_AXI 1 2 1 1010 100n
levelinfo -pg 1 0 310 760 1310 1760 1870
pagesize -pg 1 -db -bbox -sgen -150 0 2010 860
"
}
{
   """"""""da_board_cnt"""""""":"2",
   """"""""da_clkrst_cnt"""""""":"20",
   """""da_clkrst_cnt""""":"4",
   """"da_clkrst_cnt"""":"1",
   ""da_axi4_cnt"":"1",
   ""da_clkrst_cnt"":"1"
}
