$date
	Sat Oct  7 14:21:41 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! y $end
$var wire 1 " x $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module circuit_XY $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 " d $end
$var wire 1 ! e $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
1"
0!
$end
#20
0"
1#
#40
0#
1$
#60
1#
#80
1"
1!
0#
0$
1%
#100
0"
1#
#120
1"
0!
0#
1$
#140
1#
#160
1"
0!
0#
0$
0%
