INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leler/Desktop/SoundDisplay/SoundDisplay/SoundDisplay.srcs/sources_1/new/clcock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leler/Desktop/SoundDisplay/SoundDisplay/SoundDisplay.srcs/sources_1/new/my_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leler/Desktop/SoundDisplay/SoundDisplay/SoundDisplay.srcs/sources_1/new/random_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leler/Desktop/SoundDisplay/SoundDisplay/SoundDisplay.srcs/sources_1/new/single_pulse_circuit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulse_circuit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leler/Desktop/SoundDisplay/SoundDisplay/SoundDisplay.srcs/sim_1/new/sim_random.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_random
