# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../RISC_V_pipeline.srcs/sources_1/new/ALU_64_bit.v" \
"../../../../RISC_V_pipeline.srcs/sources_1/new/ALU_Control.v" \
"../../../../RISC_V_pipeline.srcs/sources_1/new/Adder.v" \
"../../../../RISC_V_pipeline.srcs/sources_1/new/Control_Unit.v" \
"../../../../RISC_V_pipeline.srcs/sources_1/new/Data_Memory.v" \
"../../../../RISC_V_pipeline.srcs/sources_1/new/EXRegister.v" \
"../../../../RISC_V_pipeline.srcs/sources_1/new/FPU.v" \
"../../../../RISC_V_pipeline.srcs/sources_1/new/ForwardingUnit.v" \
"../../../../RISC_V_pipeline.srcs/sources_1/new/IDRegister.v" \
"../../../../RISC_V_pipeline.srcs/sources_1/new/Instruction_Memory.v" \
"../../../../RISC_V_pipeline.srcs/sources_1/new/MEMRegister.v" \
"../../../../RISC_V_pipeline.srcs/sources_1/new/Program_Counter.v" \
"../../../../RISC_V_pipeline.srcs/sources_1/new/RISC_V_Processor.v" \
"../../../../RISC_V_pipeline.srcs/sources_1/new/WBRegister.v" \
"../../../../RISC_V_pipeline.srcs/sources_1/new/extractor.v" \
"../../../../RISC_V_pipeline.srcs/sources_1/new/mux.v" \
"../../../../RISC_V_pipeline.srcs/sources_1/new/mux2.v" \
"../../../../RISC_V_pipeline.srcs/sources_1/new/parser.v" \
"../../../../RISC_V_pipeline.srcs/sources_1/new/registerFile.v" \
"../../../../RISC_V_pipeline.srcs/sim_1/new/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
