Timing Analyzer report for WashingMachine_v3
Tue Jun 21 12:25:05 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'ClkDividerN:divisor|clkOut'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'TimerAuxFSM:timer_aux|s_cntZero'
 15. Slow 1200mV 85C Model Setup: 'WashMachineFSM:top_level|s_currentState.Tidle'
 16. Slow 1200mV 85C Model Hold: 'WashMachineFSM:top_level|s_currentState.Tidle'
 17. Slow 1200mV 85C Model Hold: 'ClkDividerN:divisor|clkOut'
 18. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 19. Slow 1200mV 85C Model Hold: 'TimerAuxFSM:timer_aux|s_cntZero'
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'ClkDividerN:divisor|clkOut'
 28. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 29. Slow 1200mV 0C Model Setup: 'TimerAuxFSM:timer_aux|s_cntZero'
 30. Slow 1200mV 0C Model Setup: 'WashMachineFSM:top_level|s_currentState.Tidle'
 31. Slow 1200mV 0C Model Hold: 'WashMachineFSM:top_level|s_currentState.Tidle'
 32. Slow 1200mV 0C Model Hold: 'ClkDividerN:divisor|clkOut'
 33. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 34. Slow 1200mV 0C Model Hold: 'TimerAuxFSM:timer_aux|s_cntZero'
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'ClkDividerN:divisor|clkOut'
 42. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 43. Fast 1200mV 0C Model Setup: 'TimerAuxFSM:timer_aux|s_cntZero'
 44. Fast 1200mV 0C Model Setup: 'WashMachineFSM:top_level|s_currentState.Tidle'
 45. Fast 1200mV 0C Model Hold: 'WashMachineFSM:top_level|s_currentState.Tidle'
 46. Fast 1200mV 0C Model Hold: 'ClkDividerN:divisor|clkOut'
 47. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 48. Fast 1200mV 0C Model Hold: 'TimerAuxFSM:timer_aux|s_cntZero'
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths Summary
 61. Clock Status Summary
 62. Unconstrained Input Ports
 63. Unconstrained Output Ports
 64. Unconstrained Input Ports
 65. Unconstrained Output Ports
 66. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; WashingMachine_v3                                   ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.10        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.3%      ;
;     Processors 3-16        ;   0.6%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                       ;
+-----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+
; Clock Name                                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                           ;
+-----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+
; ClkDividerN:divisor|clkOut                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ClkDividerN:divisor|clkOut }                    ;
; CLOCK_50                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                      ;
; TimerAuxFSM:timer_aux|s_cntZero               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TimerAuxFSM:timer_aux|s_cntZero }               ;
; WashMachineFSM:top_level|s_currentState.Tidle ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { WashMachineFSM:top_level|s_currentState.Tidle } ;
+-----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                  ;
+------------+-----------------+-----------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                    ; Note ;
+------------+-----------------+-----------------------------------------------+------+
; 130.96 MHz ; 130.96 MHz      ; ClkDividerN:divisor|clkOut                    ;      ;
; 133.16 MHz ; 133.16 MHz      ; WashMachineFSM:top_level|s_currentState.Tidle ;      ;
; 187.9 MHz  ; 187.9 MHz       ; TimerAuxFSM:timer_aux|s_cntZero               ;      ;
; 205.04 MHz ; 205.04 MHz      ; CLOCK_50                                      ;      ;
+------------+-----------------+-----------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                    ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; ClkDividerN:divisor|clkOut                    ; -4.483 ; -34.651       ;
; CLOCK_50                                      ; -3.877 ; -79.322       ;
; TimerAuxFSM:timer_aux|s_cntZero               ; -3.630 ; -21.310       ;
; WashMachineFSM:top_level|s_currentState.Tidle ; -3.255 ; -27.566       ;
+-----------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                    ;
+-----------------------------------------------+-------+---------------+
; Clock                                         ; Slack ; End Point TNS ;
+-----------------------------------------------+-------+---------------+
; WashMachineFSM:top_level|s_currentState.Tidle ; 0.300 ; 0.000         ;
; ClkDividerN:divisor|clkOut                    ; 0.404 ; 0.000         ;
; CLOCK_50                                      ; 0.449 ; 0.000         ;
; TimerAuxFSM:timer_aux|s_cntZero               ; 0.759 ; 0.000         ;
+-----------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                      ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; CLOCK_50                                      ; -3.000 ; -37.695       ;
; ClkDividerN:divisor|clkOut                    ; -1.285 ; -21.845       ;
; WashMachineFSM:top_level|s_currentState.Tidle ; 0.404  ; 0.000         ;
; TimerAuxFSM:timer_aux|s_cntZero               ; 0.436  ; 0.000         ;
+-----------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ClkDividerN:divisor|clkOut'                                                                                                                                                                             ;
+--------+----------------------------------------------------+---------------------------------------------------+-----------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                           ; Launch Clock                                  ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+---------------------------------------------------+-----------------------------------------------+----------------------------+--------------+------------+------------+
; -4.483 ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; -2.512     ; 2.469      ;
; -4.145 ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; -2.360     ; 2.283      ;
; -4.044 ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_stateChanged           ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; 0.500        ; -2.073     ; 2.469      ;
; -3.706 ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_stateChanged           ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.921     ; 2.283      ;
; -3.590 ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; -3.594     ; 0.494      ;
; -3.542 ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; -2.513     ; 1.527      ;
; -3.495 ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; -2.362     ; 1.631      ;
; -3.404 ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; -2.340     ; 1.562      ;
; -3.330 ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; -2.360     ; 1.468      ;
; -3.318 ; WashMachineFSM:top_level|s_currentState.Trinse     ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; -0.051     ; 3.765      ;
; -3.291 ; WashMachineFSM:top_level|s_currentState.Tfinished  ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; -0.049     ; 3.740      ;
; -3.198 ; WashMachineFSM:top_level|s_stateChanged            ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; -0.051     ; 3.645      ;
; -3.178 ; WashMachineFSM:top_level|s_currentState.Trinse     ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; -0.051     ; 3.625      ;
; -3.151 ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; WashMachineFSM:top_level|s_currentState.Trm_water ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; 0.500        ; -3.155     ; 0.494      ;
; -3.145 ; WashMachineFSM:top_level|s_currentState.Tfinished  ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; -0.049     ; 3.594      ;
; -3.117 ; WashMachineFSM:top_level|s_currentState.Tfinished  ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; -0.049     ; 3.566      ;
; -3.103 ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_stateChanged           ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; 0.500        ; -2.074     ; 1.527      ;
; -3.056 ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_stateChanged           ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.923     ; 1.631      ;
; -3.054 ; WashMachineFSM:top_level|s_currentState.Tsoak      ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; -0.051     ; 3.501      ;
; -3.039 ; WashMachineFSM:top_level|s_currentState.Tsoak      ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; -0.051     ; 3.486      ;
; -3.003 ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; -2.512     ; 0.989      ;
; -2.989 ; WashMachineFSM:top_level|s_currentState.Tsoak      ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; -0.051     ; 3.436      ;
; -2.984 ; WashMachineFSM:top_level|s_currentState.Trinse     ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; -0.051     ; 3.431      ;
; -2.965 ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; WashMachineFSM:top_level|s_stateChanged           ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.901     ; 1.562      ;
; -2.932 ; WashMachineFSM:top_level|s_currentState.Trm_water  ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; 1.190      ; 4.620      ;
; -2.891 ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; WashMachineFSM:top_level|s_stateChanged           ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.921     ; 1.468      ;
; -2.838 ; WashMachineFSM:top_level|s_stateChanged            ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; -0.051     ; 3.285      ;
; -2.786 ; WashMachineFSM:top_level|s_currentState.Trm_water  ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; 1.190      ; 4.474      ;
; -2.784 ; WashMachineFSM:top_level|s_currentState.Trinse     ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; -0.051     ; 3.231      ;
; -2.769 ; WashMachineFSM:top_level|s_currentState.Tspin      ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; -0.051     ; 3.216      ;
; -2.758 ; WashMachineFSM:top_level|s_currentState.Trm_water  ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; 1.190      ; 4.446      ;
; -2.689 ; WashMachineFSM:top_level|s_currentState.Tspin      ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; -0.051     ; 3.136      ;
; -2.684 ; TimerAuxFSM:timer_aux|s_counter[3]                 ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.079     ; 3.603      ;
; -2.683 ; WashMachineFSM:top_level|s_stateChanged            ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; -0.051     ; 3.130      ;
; -2.672 ; TimerAuxFSM:timer_aux|s_counter[3]                 ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.079     ; 3.591      ;
; -2.645 ; WashMachineFSM:top_level|s_currentState.Tsoak      ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; -0.051     ; 3.092      ;
; -2.643 ; TimerAuxFSM:timer_aux|s_counter[2]                 ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.079     ; 3.562      ;
; -2.605 ; TimerAuxFSM:timer_aux|s_counter[1]                 ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.079     ; 3.524      ;
; -2.564 ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle     ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; 0.500        ; -2.073     ; 0.989      ;
; -2.541 ; TimerAuxFSM:timer_aux|s_counter[0]                 ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.079     ; 3.460      ;
; -2.517 ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tspin     ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; -2.362     ; 0.653      ;
; -2.504 ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tsoak     ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; -2.360     ; 0.642      ;
; -2.496 ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tfinished ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; -2.514     ; 0.480      ;
; -2.356 ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; WashMachineFSM:top_level|s_currentState.Trinse    ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; -2.360     ; 0.494      ;
; -2.341 ; TimerAuxFSM:timer_aux|s_counter[3]                 ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.079     ; 3.260      ;
; -2.312 ; TimerAuxFSM:timer_aux|s_counter[2]                 ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.079     ; 3.231      ;
; -2.274 ; TimerAuxFSM:timer_aux|s_counter[1]                 ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.079     ; 3.193      ;
; -2.226 ; TimerAuxFSM:timer_aux|s_counter[2]                 ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.079     ; 3.145      ;
; -2.212 ; TimerAuxFSM:timer_aux|s_counter[1]                 ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.079     ; 3.131      ;
; -2.210 ; TimerAuxFSM:timer_aux|s_counter[0]                 ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.079     ; 3.129      ;
; -2.181 ; WashMachineFSM:top_level|s_mode[0]                 ; TimerAuxFSM:timer_aux|s_counter[3]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 2.585      ; 5.264      ;
; -2.111 ; TimerAuxFSM:timer_aux|s_counter[3]                 ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.079     ; 3.030      ;
; -2.082 ; TimerAuxFSM:timer_aux|s_counter[2]                 ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.079     ; 3.001      ;
; -2.081 ; TimerAuxFSM:timer_aux|s_counter[0]                 ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.079     ; 3.000      ;
; -2.078 ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tspin     ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.923     ; 0.653      ;
; -2.065 ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tsoak     ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.921     ; 0.642      ;
; -2.057 ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tfinished ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; 0.500        ; -2.075     ; 0.480      ;
; -2.047 ; TimerAuxFSM:timer_aux|s_counter[1]                 ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.079     ; 2.966      ;
; -1.980 ; TimerAuxFSM:timer_aux|s_counter[0]                 ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.079     ; 2.899      ;
; -1.917 ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; WashMachineFSM:top_level|s_currentState.Trinse    ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.921     ; 0.494      ;
; -1.809 ; WashMachineFSM:top_level|s_mode[1]                 ; TimerAuxFSM:timer_aux|s_counter[3]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 2.408      ; 4.715      ;
; -1.719 ; WashMachineFSM:top_level|s_currentState.Tsoak      ; WashMachineFSM:top_level|s_stateChanged           ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.080     ; 2.637      ;
; -1.631 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[3]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 3.023      ; 5.384      ;
; -1.624 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[2]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 3.023      ; 5.377      ;
; -1.531 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[1]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 3.023      ; 5.284      ;
; -1.504 ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_currentState.Trm_water ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -1.400     ; 1.102      ;
; -1.327 ; WashMachineFSM:top_level|s_currentState.Tspin      ; WashMachineFSM:top_level|s_stateChanged           ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.080     ; 2.245      ;
; -1.310 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[3]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 1.000        ; 3.023      ; 5.563      ;
; -1.186 ; WashMachineFSM:top_level|s_currentState.Tidle      ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 2.994      ; 4.910      ;
; -1.178 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[2]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 1.000        ; 3.023      ; 5.431      ;
; -1.131 ; TimerAuxFSM:timer_aux|s_counter[3]                 ; TimerAuxFSM:timer_aux|s_cntZero                   ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.078     ; 2.051      ;
; -1.121 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[0]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 3.023      ; 4.874      ;
; -1.102 ; TimerAuxFSM:timer_aux|s_counter[2]                 ; TimerAuxFSM:timer_aux|s_cntZero                   ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.078     ; 2.022      ;
; -1.096 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[1]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 1.000        ; 3.023      ; 5.349      ;
; -1.093 ; TimerAuxFSM:timer_aux|s_counter[1]                 ; TimerAuxFSM:timer_aux|s_cntZero                   ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.078     ; 2.013      ;
; -1.000 ; TimerAuxFSM:timer_aux|s_counter[0]                 ; TimerAuxFSM:timer_aux|s_cntZero                   ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.078     ; 1.920      ;
; -0.946 ; WashMachineFSM:top_level|s_timeEnable              ; TimerAuxFSM:timer_aux|s_counter[1]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 1.318      ; 2.762      ;
; -0.892 ; WashMachineFSM:top_level|s_stateChanged            ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; -0.051     ; 1.339      ;
; -0.877 ; WashMachineFSM:top_level|s_mode[0]                 ; TimerAuxFSM:timer_aux|s_counter[1]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 2.585      ; 3.960      ;
; -0.869 ; WashMachineFSM:top_level|s_timeEnable              ; TimerAuxFSM:timer_aux|s_counter[0]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 1.318      ; 2.685      ;
; -0.832 ; WashMachineFSM:top_level|s_mode[0]                 ; TimerAuxFSM:timer_aux|s_counter[2]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 2.585      ; 3.915      ;
; -0.805 ; WashMachineFSM:top_level|s_currentState.Tfinished  ; WashMachineFSM:top_level|s_stateChanged           ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.078     ; 1.725      ;
; -0.762 ; WashMachineFSM:top_level|s_currentState.Trinse     ; WashMachineFSM:top_level|s_stateChanged           ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.080     ; 1.680      ;
; -0.758 ; WashMachineFSM:top_level|s_stateChanged            ; TimerAuxFSM:timer_aux|s_cntZero                   ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; -0.050     ; 1.206      ;
; -0.702 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[0]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 1.000        ; 3.023      ; 4.955      ;
; -0.699 ; WashMachineFSM:top_level|s_mode[1]                 ; TimerAuxFSM:timer_aux|s_counter[2]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 2.408      ; 3.605      ;
; -0.676 ; WashMachineFSM:top_level|s_currentState.Trm_water  ; WashMachineFSM:top_level|s_stateChanged           ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; 1.161      ; 2.835      ;
; -0.670 ; WashMachineFSM:top_level|s_currentState.Tidle      ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 1.000        ; 2.994      ; 4.894      ;
; -0.633 ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_currentState.Trinse    ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.081     ; 1.550      ;
; -0.615 ; WashMachineFSM:top_level|s_timeEnable              ; TimerAuxFSM:timer_aux|s_counter[2]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 1.318      ; 2.431      ;
; -0.582 ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_currentState.Tfinished ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.082     ; 1.498      ;
; -0.565 ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_stateChanged           ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.081     ; 1.482      ;
; -0.550 ; WashMachineFSM:top_level|s_mode[1]                 ; TimerAuxFSM:timer_aux|s_counter[1]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 2.408      ; 3.456      ;
; -0.485 ; WashMachineFSM:top_level|s_timeEnable              ; TimerAuxFSM:timer_aux|s_counter[3]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 1.318      ; 2.301      ;
; -0.483 ; WashMachineFSM:top_level|s_mode[0]                 ; TimerAuxFSM:timer_aux|s_counter[0]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 2.585      ; 3.566      ;
; -0.348 ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_currentState.Tidle     ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.081     ; 1.265      ;
; -0.347 ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_currentState.Tspin     ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.081     ; 1.264      ;
; -0.346 ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_currentState.Tsoak     ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.081     ; 1.263      ;
+--------+----------------------------------------------------+---------------------------------------------------+-----------------------------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                    ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.877 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.794      ;
; -3.864 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.781      ;
; -3.765 ; ClkDividerN:divisor|s_divCounter[23] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.682      ;
; -3.760 ; ClkDividerN:divisor|s_divCounter[20] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.677      ;
; -3.698 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.615      ;
; -3.695 ; ClkDividerN:divisor|s_divCounter[16] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.612      ;
; -3.597 ; ClkDividerN:divisor|s_divCounter[21] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.514      ;
; -3.549 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.466      ;
; -3.496 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.413      ;
; -3.494 ; ClkDividerN:divisor|s_divCounter[6]  ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.411      ;
; -3.460 ; ClkDividerN:divisor|s_divCounter[25] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.377      ;
; -3.433 ; ClkDividerN:divisor|s_divCounter[14] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.350      ;
; -3.424 ; ClkDividerN:divisor|s_divCounter[0]  ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.341      ;
; -3.419 ; ClkDividerN:divisor|s_divCounter[15] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.336      ;
; -3.390 ; ClkDividerN:divisor|s_divCounter[3]  ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.307      ;
; -3.389 ; ClkDividerN:divisor|s_divCounter[12] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.306      ;
; -3.385 ; ClkDividerN:divisor|s_divCounter[11] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.302      ;
; -3.378 ; ClkDividerN:divisor|s_divCounter[1]  ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.295      ;
; -3.266 ; ClkDividerN:divisor|s_divCounter[13] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.182      ;
; -3.112 ; ClkDividerN:divisor|s_divCounter[2]  ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.029      ;
; -3.104 ; ClkDividerN:divisor|s_divCounter[8]  ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.021      ;
; -3.095 ; ClkDividerN:divisor|s_divCounter[7]  ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.012      ;
; -3.028 ; ClkDividerN:divisor|s_divCounter[5]  ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.945      ;
; -2.996 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.913      ;
; -2.996 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.913      ;
; -2.996 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.913      ;
; -2.996 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.913      ;
; -2.996 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.913      ;
; -2.996 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.913      ;
; -2.996 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.913      ;
; -2.996 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.913      ;
; -2.996 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.913      ;
; -2.996 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.913      ;
; -2.996 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.913      ;
; -2.996 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.913      ;
; -2.922 ; ClkDividerN:divisor|s_divCounter[4]  ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.839      ;
; -2.916 ; ClkDividerN:divisor|s_divCounter[10] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.833      ;
; -2.834 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.751      ;
; -2.834 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.751      ;
; -2.834 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.751      ;
; -2.834 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.751      ;
; -2.834 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.751      ;
; -2.834 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.751      ;
; -2.834 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.751      ;
; -2.834 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.751      ;
; -2.834 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.751      ;
; -2.834 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.751      ;
; -2.834 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.751      ;
; -2.834 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.751      ;
; -2.834 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.751      ;
; -2.815 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.732      ;
; -2.815 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.732      ;
; -2.815 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.732      ;
; -2.815 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.732      ;
; -2.815 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.732      ;
; -2.815 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.732      ;
; -2.815 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.732      ;
; -2.815 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.732      ;
; -2.815 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.732      ;
; -2.815 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.732      ;
; -2.815 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.732      ;
; -2.815 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.732      ;
; -2.798 ; ClkDividerN:divisor|s_divCounter[9]  ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.715      ;
; -2.775 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.692      ;
; -2.775 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.692      ;
; -2.775 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.692      ;
; -2.775 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.692      ;
; -2.775 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.692      ;
; -2.775 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.692      ;
; -2.775 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.692      ;
; -2.775 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.692      ;
; -2.775 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.692      ;
; -2.775 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.692      ;
; -2.775 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.692      ;
; -2.775 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.692      ;
; -2.768 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.685      ;
; -2.768 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.685      ;
; -2.768 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.685      ;
; -2.768 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.685      ;
; -2.768 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.685      ;
; -2.768 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.685      ;
; -2.768 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.685      ;
; -2.768 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.685      ;
; -2.768 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.685      ;
; -2.768 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.685      ;
; -2.768 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.685      ;
; -2.768 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.685      ;
; -2.762 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.679      ;
; -2.762 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.679      ;
; -2.762 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.679      ;
; -2.762 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.679      ;
; -2.762 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.679      ;
; -2.762 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.679      ;
; -2.762 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.679      ;
; -2.762 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.679      ;
; -2.762 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.679      ;
; -2.762 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.679      ;
; -2.762 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.679      ;
; -2.762 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.679      ;
; -2.699 ; ClkDividerN:divisor|s_divCounter[0]  ; ClkDividerN:divisor|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.616      ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TimerAuxFSM:timer_aux|s_cntZero'                                                                                                                                                                             ;
+--------+---------------------------------------------------+----------------------------------------------------+-----------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                            ; Launch Clock                                  ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------+-----------------------------------------------+---------------------------------+--------------+------------+------------+
; -3.630 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 0.280      ; 3.683      ;
; -3.367 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 0.280      ; 3.420      ;
; -3.304 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 0.278      ; 3.358      ;
; -3.145 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 0.265      ; 3.683      ;
; -2.988 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 0.278      ; 3.042      ;
; -2.901 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; -0.161     ; 2.308      ;
; -2.882 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 0.265      ; 3.420      ;
; -2.819 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 0.263      ; 3.358      ;
; -2.753 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 0.425      ; 2.966      ;
; -2.636 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; -0.161     ; 2.043      ;
; -2.585 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 4.062      ; 6.423      ;
; -2.569 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[0]         ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; -0.161     ; 1.980      ;
; -2.518 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 4.677      ; 7.203      ;
; -2.503 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 0.263      ; 3.042      ;
; -2.488 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 0.425      ; 2.701      ;
; -2.295 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; -0.055     ; 2.308      ;
; -2.268 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 0.410      ; 2.966      ;
; -2.225 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 2.405      ; 4.198      ;
; -2.167 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextStateAUX[0]         ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 2.405      ; 4.144      ;
; -2.161 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 4.677      ; 6.497      ;
; -2.072 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 4.658      ; 6.553      ;
; -2.033 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 4.064      ; 5.870      ;
; -2.030 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; -0.055     ; 2.043      ;
; -2.027 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 4.679      ; 6.711      ;
; -2.024 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 4.677      ; 7.209      ;
; -2.003 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 0.410      ; 2.701      ;
; -1.963 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[0]         ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; -0.055     ; 1.980      ;
; -1.920 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 4.823      ; 6.763      ;
; -1.880 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 4.239      ; 5.895      ;
; -1.819 ; WashMachineFSM:top_level|s_currentState.Trinse    ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 1.538      ; 2.784      ;
; -1.814 ; WashMachineFSM:top_level|s_currentState.Tsoak     ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 1.538      ; 2.779      ;
; -1.760 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 4.241      ; 5.774      ;
; -1.734 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 4.677      ; 6.570      ;
; -1.711 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 2.844      ; 4.331      ;
; -1.706 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 4.823      ; 6.549      ;
; -1.658 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 4.679      ; 6.842      ;
; -1.656 ; WashMachineFSM:top_level|s_currentState.Trinse    ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 1.519      ; 2.766      ;
; -1.652 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 4.386      ; 5.826      ;
; -1.642 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 4.679      ; 6.326      ;
; -1.642 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 4.209      ; 5.639      ;
; -1.603 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 2.991      ; 4.382      ;
; -1.552 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 2.846      ; 4.171      ;
; -1.551 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 4.824      ; 6.395      ;
; -1.549 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 4.658      ; 6.530      ;
; -1.499 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 4.823      ; 6.842      ;
; -1.474 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 4.677      ; 6.159      ;
; -1.472 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 4.208      ; 5.468      ;
; -1.462 ; WashMachineFSM:top_level|s_currentState.Tspin     ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 1.519      ; 2.572      ;
; -1.315 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 4.385      ; 5.488      ;
; -1.292 ; WashMachineFSM:top_level|s_currentState.Tfinished ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 1.686      ; 2.766      ;
; -1.242 ; WashMachineFSM:top_level|s_currentState.Tspin     ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 1.540      ; 2.555      ;
; -1.199 ; WashMachineFSM:top_level|s_currentState.Tfinished ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 1.687      ; 2.674      ;
; -1.193 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 4.823      ; 6.536      ;
; -1.183 ; WashMachineFSM:top_level|s_currentState.Tsoak     ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 1.538      ; 2.497      ;
; -1.181 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 4.679      ; 6.365      ;
; -1.059 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 4.677      ; 6.244      ;
; -1.016 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 4.824      ; 6.360      ;
+--------+---------------------------------------------------+----------------------------------------------------+-----------------------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'WashMachineFSM:top_level|s_currentState.Tidle'                                                                                                                                                                             ;
+--------+---------------------------------------------------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                            ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -3.255 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 0.655      ; 3.683      ;
; -3.217 ; reg_1:reg|p_out[0]                                ; WashMachineFSM:top_level|s_mode[0]                 ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; -2.719     ; 0.641      ;
; -3.070 ; reg_1:reg|p_out[1]                                ; WashMachineFSM:top_level|s_mode[1]                 ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; -2.548     ; 0.641      ;
; -2.992 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 0.655      ; 3.420      ;
; -2.931 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; -0.191     ; 2.308      ;
; -2.929 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 0.653      ; 3.358      ;
; -2.770 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 0.640      ; 3.683      ;
; -2.666 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; -0.191     ; 2.043      ;
; -2.613 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 0.653      ; 3.042      ;
; -2.599 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[0]         ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; -0.191     ; 1.980      ;
; -2.507 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 0.640      ; 3.420      ;
; -2.444 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 0.638      ; 3.358      ;
; -2.378 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 0.800      ; 2.966      ;
; -2.295 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; -0.055     ; 2.308      ;
; -2.210 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 4.437      ; 6.423      ;
; -2.159 ; reg_1:reg|st_out                                  ; WashMachineFSM:top_level|s_timeEnable              ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; -0.876     ; 1.536      ;
; -2.143 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 5.052      ; 7.203      ;
; -2.128 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 0.638      ; 3.042      ;
; -2.113 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 0.800      ; 2.701      ;
; -2.030 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; -0.055     ; 2.043      ;
; -1.982 ; reg_1:reg|lid_out                                 ; WashMachineFSM:top_level|s_timeEnable              ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; -0.876     ; 1.359      ;
; -1.963 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[0]         ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; -0.055     ; 1.980      ;
; -1.893 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 0.785      ; 2.966      ;
; -1.786 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 5.052      ; 6.497      ;
; -1.740 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 2.390      ; 4.198      ;
; -1.697 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 5.033      ; 6.553      ;
; -1.682 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextStateAUX[0]         ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 2.390      ; 4.144      ;
; -1.664 ; WashMachineFSM:top_level|s_timeEnable             ; WashMachineFSM:top_level|s_timeEnable              ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; -0.143     ; 1.774      ;
; -1.658 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 4.439      ; 5.870      ;
; -1.652 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 5.054      ; 6.711      ;
; -1.649 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 5.052      ; 7.209      ;
; -1.628 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 0.785      ; 2.701      ;
; -1.545 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 5.198      ; 6.763      ;
; -1.505 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 4.614      ; 5.895      ;
; -1.444 ; WashMachineFSM:top_level|s_currentState.Trinse    ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 1.913      ; 2.784      ;
; -1.439 ; WashMachineFSM:top_level|s_currentState.Tsoak     ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 1.913      ; 2.779      ;
; -1.385 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 4.616      ; 5.774      ;
; -1.359 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 5.052      ; 6.570      ;
; -1.336 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 3.219      ; 4.331      ;
; -1.331 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 5.198      ; 6.549      ;
; -1.283 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 5.054      ; 6.842      ;
; -1.281 ; WashMachineFSM:top_level|s_currentState.Trinse    ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 1.894      ; 2.766      ;
; -1.277 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 4.761      ; 5.826      ;
; -1.267 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 5.054      ; 6.326      ;
; -1.267 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 4.584      ; 5.639      ;
; -1.262 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_timeEnable              ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 1.562      ; 2.809      ;
; -1.228 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 3.366      ; 4.382      ;
; -1.177 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 3.221      ; 4.171      ;
; -1.176 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 5.199      ; 6.395      ;
; -1.174 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 5.033      ; 6.530      ;
; -1.155 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_timeEnable              ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 1.124      ; 2.532      ;
; -1.140 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_timeEnable              ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 0.947      ; 2.340      ;
; -1.124 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 5.198      ; 6.842      ;
; -1.099 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 5.052      ; 6.159      ;
; -1.097 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 4.583      ; 5.468      ;
; -1.087 ; WashMachineFSM:top_level|s_currentState.Tspin     ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 1.894      ; 2.572      ;
; -0.940 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 4.760      ; 5.488      ;
; -0.917 ; WashMachineFSM:top_level|s_currentState.Tfinished ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 2.061      ; 2.766      ;
; -0.867 ; WashMachineFSM:top_level|s_currentState.Tspin     ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 1.915      ; 2.555      ;
; -0.824 ; WashMachineFSM:top_level|s_currentState.Tfinished ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 2.062      ; 2.674      ;
; -0.818 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 5.198      ; 6.536      ;
; -0.808 ; WashMachineFSM:top_level|s_currentState.Tsoak     ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 1.913      ; 2.497      ;
; -0.806 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 5.054      ; 6.365      ;
; -0.695 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_timeEnable              ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 1.562      ; 2.742      ;
; -0.684 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 5.052      ; 6.244      ;
; -0.641 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 5.199      ; 6.360      ;
+--------+---------------------------------------------------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'WashMachineFSM:top_level|s_currentState.Tidle'                                                                                                                                                                             ;
+-------+---------------------------------------------------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                            ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.300 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 5.507      ; 6.059      ;
; 0.374 ; WashMachineFSM:top_level|s_currentState.Tfinished ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 2.514      ; 2.408      ;
; 0.379 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 5.354      ; 5.985      ;
; 0.406 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 5.086      ; 5.012      ;
; 0.461 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 5.506      ; 6.219      ;
; 0.493 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 5.356      ; 6.101      ;
; 0.494 ; WashMachineFSM:top_level|s_currentState.Tsoak     ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 2.360      ; 2.374      ;
; 0.511 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_timeEnable              ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 1.705      ; 2.448      ;
; 0.517 ; WashMachineFSM:top_level|s_currentState.Tspin     ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 2.362      ; 2.399      ;
; 0.549 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 4.916      ; 4.985      ;
; 0.555 ; WashMachineFSM:top_level|s_currentState.Tfinished ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 2.513      ; 2.588      ;
; 0.567 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 5.354      ; 6.173      ;
; 0.569 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 4.766      ; 4.855      ;
; 0.570 ; WashMachineFSM:top_level|s_currentState.Tspin     ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 2.340      ; 2.430      ;
; 0.595 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 5.334      ; 6.181      ;
; 0.682 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 3.616      ; 3.818      ;
; 0.735 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 5.506      ; 6.473      ;
; 0.739 ; WashMachineFSM:top_level|s_currentState.Trinse    ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 2.360      ; 2.619      ;
; 0.755 ; WashMachineFSM:top_level|s_currentState.Tsoak     ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 2.360      ; 2.635      ;
; 0.766 ; WashMachineFSM:top_level|s_currentState.Trinse    ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 2.340      ; 2.626      ;
; 0.784 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 5.354      ; 5.890      ;
; 0.795 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 5.087      ; 5.402      ;
; 0.800 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 4.936      ; 5.256      ;
; 0.804 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 4.917      ; 5.241      ;
; 0.820 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 3.767      ; 4.107      ;
; 0.821 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 5.507      ; 6.080      ;
; 0.848 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 3.614      ; 3.982      ;
; 0.884 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 4.934      ; 5.338      ;
; 0.894 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 5.356      ; 6.482      ;
; 0.900 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_timeEnable              ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 1.285      ; 2.185      ;
; 0.945 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 5.356      ; 6.053      ;
; 0.948 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_timeEnable              ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 1.115      ; 2.063      ;
; 0.983 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 5.506      ; 6.241      ;
; 0.993 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_timeEnable              ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 1.705      ; 2.450      ;
; 1.070 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 5.354      ; 6.176      ;
; 1.116 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 5.506      ; 6.374      ;
; 1.136 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 1.269      ; 2.425      ;
; 1.138 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 5.334      ; 6.224      ;
; 1.201 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextStateAUX[0]         ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 2.659      ; 3.880      ;
; 1.236 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 2.659      ; 3.915      ;
; 1.238 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 5.356      ; 6.346      ;
; 1.264 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 5.354      ; 6.850      ;
; 1.387 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 1.269      ; 2.676      ;
; 1.391 ; WashMachineFSM:top_level|s_timeEnable             ; WashMachineFSM:top_level|s_timeEnable              ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 0.143      ; 1.534      ;
; 1.516 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 4.764      ; 5.800      ;
; 1.557 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 1.116      ; 2.693      ;
; 1.621 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 1.284      ; 2.425      ;
; 1.722 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 5.354      ; 6.828      ;
; 1.763 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[0]         ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 0.055      ; 1.818      ;
; 1.784 ; reg_1:reg|lid_out                                 ; WashMachineFSM:top_level|s_timeEnable              ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; -0.616     ; 1.188      ;
; 1.821 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 0.055      ; 1.876      ;
; 1.842 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 1.116      ; 2.978      ;
; 1.872 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 1.284      ; 2.676      ;
; 1.921 ; reg_1:reg|st_out                                  ; WashMachineFSM:top_level|s_timeEnable              ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; -0.616     ; 1.325      ;
; 1.940 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 1.118      ; 3.078      ;
; 2.042 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 1.131      ; 2.693      ;
; 2.112 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 0.055      ; 2.167      ;
; 2.137 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[0]         ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 0.161      ; 1.818      ;
; 2.195 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 0.161      ; 1.876      ;
; 2.225 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 1.118      ; 3.363      ;
; 2.327 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 1.131      ; 2.978      ;
; 2.425 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 1.133      ; 3.078      ;
; 2.486 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 0.161      ; 2.167      ;
; 2.710 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 1.133      ; 3.363      ;
; 2.951 ; reg_1:reg|p_out[1]                                ; WashMachineFSM:top_level|s_mode[1]                 ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; -2.378     ; 0.593      ;
; 3.129 ; reg_1:reg|p_out[0]                                ; WashMachineFSM:top_level|s_mode[0]                 ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; -2.556     ; 0.593      ;
+-------+---------------------------------------------------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ClkDividerN:divisor|clkOut'                                                                                                                                                                             ;
+-------+----------------------------------------------------+---------------------------------------------------+-----------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                           ; Launch Clock                                  ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+---------------------------------------------------+-----------------------------------------------+----------------------------+--------------+------------+------------+
; 0.404 ; TimerAuxFSM:timer_aux|s_counter[3]                 ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TimerAuxFSM:timer_aux|s_counter[2]                 ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.079      ; 0.669      ;
; 0.666 ; WashMachineFSM:top_level|s_mode[1]                 ; TimerAuxFSM:timer_aux|s_counter[3]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 2.579      ; 2.951      ;
; 0.749 ; WashMachineFSM:top_level|s_mode[1]                 ; TimerAuxFSM:timer_aux|s_counter[2]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 2.579      ; 3.034      ;
; 0.806 ; WashMachineFSM:top_level|s_timeEnable              ; TimerAuxFSM:timer_aux|s_counter[3]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 1.607      ; 2.119      ;
; 0.836 ; WashMachineFSM:top_level|s_timeEnable              ; TimerAuxFSM:timer_aux|s_counter[2]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 1.607      ; 2.149      ;
; 0.843 ; WashMachineFSM:top_level|s_mode[0]                 ; TimerAuxFSM:timer_aux|s_counter[0]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 2.749      ; 3.298      ;
; 0.905 ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_currentState.Tsoak     ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.079      ; 1.170      ;
; 0.905 ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_currentState.Tspin     ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.079      ; 1.170      ;
; 0.907 ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_currentState.Tidle     ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.079      ; 1.172      ;
; 0.909 ; WashMachineFSM:top_level|s_mode[1]                 ; TimerAuxFSM:timer_aux|s_counter[1]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 2.579      ; 3.194      ;
; 1.008 ; WashMachineFSM:top_level|s_mode[0]                 ; TimerAuxFSM:timer_aux|s_counter[2]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 2.749      ; 3.463      ;
; 1.053 ; WashMachineFSM:top_level|s_mode[0]                 ; TimerAuxFSM:timer_aux|s_counter[3]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 2.749      ; 3.508      ;
; 1.063 ; WashMachineFSM:top_level|s_currentState.Tidle      ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.000        ; 3.139      ; 4.640      ;
; 1.070 ; WashMachineFSM:top_level|s_currentState.Trm_water  ; WashMachineFSM:top_level|s_stateChanged           ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 1.399      ; 2.655      ;
; 1.078 ; WashMachineFSM:top_level|s_mode[0]                 ; TimerAuxFSM:timer_aux|s_counter[1]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 2.749      ; 3.533      ;
; 1.119 ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_currentState.Tfinished ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.077      ; 1.382      ;
; 1.122 ; WashMachineFSM:top_level|s_timeEnable              ; TimerAuxFSM:timer_aux|s_counter[1]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 1.607      ; 2.435      ;
; 1.129 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[3]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.000        ; 3.169      ; 4.736      ;
; 1.142 ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_stateChanged           ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.079      ; 1.407      ;
; 1.143 ; WashMachineFSM:top_level|s_timeEnable              ; TimerAuxFSM:timer_aux|s_counter[0]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 1.607      ; 2.456      ;
; 1.145 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[0]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.000        ; 3.169      ; 4.752      ;
; 1.167 ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_currentState.Trinse    ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.079      ; 1.432      ;
; 1.185 ; TimerAuxFSM:timer_aux|s_counter[1]                 ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.079      ; 1.450      ;
; 1.201 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[2]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.000        ; 3.169      ; 4.808      ;
; 1.245 ; WashMachineFSM:top_level|s_currentState.Trinse     ; WashMachineFSM:top_level|s_stateChanged           ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.080      ; 1.511      ;
; 1.286 ; WashMachineFSM:top_level|s_currentState.Tfinished  ; WashMachineFSM:top_level|s_stateChanged           ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.081      ; 1.553      ;
; 1.288 ; WashMachineFSM:top_level|s_stateChanged            ; TimerAuxFSM:timer_aux|s_cntZero                   ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.111      ; 1.105      ;
; 1.353 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[1]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.000        ; 3.169      ; 4.960      ;
; 1.390 ; WashMachineFSM:top_level|s_stateChanged            ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.110      ; 1.206      ;
; 1.536 ; TimerAuxFSM:timer_aux|s_counter[0]                 ; TimerAuxFSM:timer_aux|s_cntZero                   ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.080      ; 1.802      ;
; 1.555 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[3]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 3.169      ; 4.662      ;
; 1.558 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[0]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 3.169      ; 4.665      ;
; 1.570 ; WashMachineFSM:top_level|s_currentState.Tidle      ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 3.139      ; 4.647      ;
; 1.625 ; TimerAuxFSM:timer_aux|s_counter[1]                 ; TimerAuxFSM:timer_aux|s_cntZero                   ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.080      ; 1.891      ;
; 1.638 ; TimerAuxFSM:timer_aux|s_counter[2]                 ; TimerAuxFSM:timer_aux|s_cntZero                   ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.080      ; 1.904      ;
; 1.638 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[2]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 3.169      ; 4.745      ;
; 1.656 ; TimerAuxFSM:timer_aux|s_counter[3]                 ; TimerAuxFSM:timer_aux|s_cntZero                   ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.080      ; 1.922      ;
; 1.793 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[1]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 3.169      ; 4.900      ;
; 1.805 ; WashMachineFSM:top_level|s_currentState.Tspin      ; WashMachineFSM:top_level|s_stateChanged           ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.080      ; 2.071      ;
; 1.928 ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_currentState.Trm_water ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; -1.162     ; 0.952      ;
; 2.030 ; TimerAuxFSM:timer_aux|s_counter[0]                 ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.079      ; 2.295      ;
; 2.089 ; TimerAuxFSM:timer_aux|s_counter[1]                 ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.079      ; 2.354      ;
; 2.090 ; TimerAuxFSM:timer_aux|s_counter[0]                 ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.079      ; 2.355      ;
; 2.099 ; WashMachineFSM:top_level|s_currentState.Tsoak      ; WashMachineFSM:top_level|s_stateChanged           ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.080      ; 2.365      ;
; 2.160 ; TimerAuxFSM:timer_aux|s_counter[0]                 ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.079      ; 2.425      ;
; 2.228 ; TimerAuxFSM:timer_aux|s_counter[1]                 ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.079      ; 2.493      ;
; 2.277 ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; WashMachineFSM:top_level|s_currentState.Trinse    ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.538     ; 0.445      ;
; 2.313 ; TimerAuxFSM:timer_aux|s_counter[0]                 ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.079      ; 2.578      ;
; 2.314 ; WashMachineFSM:top_level|s_stateChanged            ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.110      ; 2.130      ;
; 2.351 ; WashMachineFSM:top_level|s_stateChanged            ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.110      ; 2.167      ;
; 2.386 ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tsoak     ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.538     ; 0.554      ;
; 2.404 ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tspin     ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.540     ; 0.570      ;
; 2.410 ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tfinished ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.687     ; 0.429      ;
; 2.516 ; TimerAuxFSM:timer_aux|s_counter[2]                 ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.079      ; 2.781      ;
; 2.529 ; TimerAuxFSM:timer_aux|s_counter[1]                 ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.079      ; 2.794      ;
; 2.534 ; TimerAuxFSM:timer_aux|s_counter[3]                 ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.079      ; 2.799      ;
; 2.588 ; TimerAuxFSM:timer_aux|s_counter[2]                 ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.079      ; 2.853      ;
; 2.611 ; WashMachineFSM:top_level|s_stateChanged            ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.110      ; 2.427      ;
; 2.652 ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; WashMachineFSM:top_level|s_currentState.Trinse    ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.913     ; 0.445      ;
; 2.690 ; TimerAuxFSM:timer_aux|s_counter[3]                 ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.079      ; 2.955      ;
; 2.761 ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tsoak     ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.913     ; 0.554      ;
; 2.779 ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tspin     ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.915     ; 0.570      ;
; 2.785 ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tfinished ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; -2.062     ; 0.429      ;
; 2.873 ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle     ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.684     ; 0.895      ;
; 2.953 ; TimerAuxFSM:timer_aux|s_counter[2]                 ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.079      ; 3.218      ;
; 2.971 ; TimerAuxFSM:timer_aux|s_counter[3]                 ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.079      ; 3.236      ;
; 2.977 ; WashMachineFSM:top_level|s_currentState.Trm_water  ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 1.429      ; 4.112      ;
; 3.020 ; WashMachineFSM:top_level|s_currentState.Trm_water  ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 1.429      ; 4.155      ;
; 3.048 ; WashMachineFSM:top_level|s_currentState.Tspin      ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.110      ; 2.864      ;
; 3.093 ; WashMachineFSM:top_level|s_currentState.Tsoak      ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.110      ; 2.909      ;
; 3.120 ; WashMachineFSM:top_level|s_currentState.Tspin      ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.110      ; 2.936      ;
; 3.130 ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; WashMachineFSM:top_level|s_stateChanged           ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.538     ; 1.298      ;
; 3.184 ; WashMachineFSM:top_level|s_currentState.Trm_water  ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 1.429      ; 4.319      ;
; 3.246 ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; WashMachineFSM:top_level|s_stateChanged           ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.519     ; 1.433      ;
; 3.248 ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; -2.059     ; 0.895      ;
; 3.250 ; WashMachineFSM:top_level|s_currentState.Trinse     ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.110      ; 3.066      ;
; 3.258 ; WashMachineFSM:top_level|s_currentState.Tsoak      ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.110      ; 3.074      ;
; 3.299 ; WashMachineFSM:top_level|s_currentState.Tsoak      ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.110      ; 3.115      ;
; 3.319 ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_stateChanged           ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.540     ; 1.485      ;
; 3.328 ; WashMachineFSM:top_level|s_currentState.Tsoak      ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.110      ; 3.144      ;
; 3.334 ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_stateChanged           ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.685     ; 1.355      ;
; 3.415 ; WashMachineFSM:top_level|s_currentState.Trinse     ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.110      ; 3.231      ;
; 3.485 ; WashMachineFSM:top_level|s_currentState.Trinse     ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.110      ; 3.301      ;
; 3.488 ; WashMachineFSM:top_level|s_currentState.Tfinished  ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.111      ; 3.305      ;
; 3.505 ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.913     ; 1.298      ;
; 3.522 ; WashMachineFSM:top_level|s_currentState.Tfinished  ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.111      ; 3.339      ;
; 3.564 ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; WashMachineFSM:top_level|s_currentState.Trm_water ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; -0.500       ; -2.825     ; 0.445      ;
; 3.608 ; WashMachineFSM:top_level|s_currentState.Trinse     ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.110      ; 3.424      ;
; 3.621 ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.894     ; 1.433      ;
; 3.694 ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.915     ; 1.485      ;
; 3.695 ; WashMachineFSM:top_level|s_currentState.Tfinished  ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.111      ; 3.512      ;
; 3.709 ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; -2.060     ; 1.355      ;
; 3.884 ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_stateChanged           ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.538     ; 2.052      ;
; 3.939 ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; -3.200     ; 0.445      ;
; 4.259 ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.913     ; 2.052      ;
; 4.275 ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_stateChanged           ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.684     ; 2.297      ;
; 4.650 ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; -2.059     ; 2.297      ;
+-------+----------------------------------------------------+---------------------------------------------------+-----------------------------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                    ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.449 ; ClkDividerN:divisor|s_divCounter[25] ; ClkDividerN:divisor|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.716      ;
; 0.641 ; ClkDividerN:divisor|s_divCounter[3]  ; ClkDividerN:divisor|s_divCounter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; ClkDividerN:divisor|s_divCounter[10] ; ClkDividerN:divisor|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.908      ;
; 0.642 ; ClkDividerN:divisor|s_divCounter[8]  ; ClkDividerN:divisor|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; ClkDividerN:divisor|s_divCounter[9]  ; ClkDividerN:divisor|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.909      ;
; 0.643 ; ClkDividerN:divisor|s_divCounter[7]  ; ClkDividerN:divisor|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; ClkDividerN:divisor|s_divCounter[1]  ; ClkDividerN:divisor|s_divCounter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; ClkDividerN:divisor|s_divCounter[2]  ; ClkDividerN:divisor|s_divCounter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; ClkDividerN:divisor|s_divCounter[5]  ; ClkDividerN:divisor|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; ClkDividerN:divisor|s_divCounter[21] ; ClkDividerN:divisor|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.911      ;
; 0.647 ; ClkDividerN:divisor|s_divCounter[4]  ; ClkDividerN:divisor|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.914      ;
; 0.647 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.914      ;
; 0.648 ; ClkDividerN:divisor|s_divCounter[20] ; ClkDividerN:divisor|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.915      ;
; 0.653 ; ClkDividerN:divisor|s_divCounter[23] ; ClkDividerN:divisor|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.920      ;
; 0.656 ; ClkDividerN:divisor|s_divCounter[11] ; ClkDividerN:divisor|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; ClkDividerN:divisor|s_divCounter[12] ; ClkDividerN:divisor|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; ClkDividerN:divisor|s_divCounter[15] ; ClkDividerN:divisor|s_divCounter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; ClkDividerN:divisor|s_divCounter[16] ; ClkDividerN:divisor|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.659 ; ClkDividerN:divisor|s_divCounter[14] ; ClkDividerN:divisor|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; ClkDividerN:divisor|s_divCounter[6]  ; ClkDividerN:divisor|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.666 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.933      ;
; 0.673 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.940      ;
; 0.675 ; ClkDividerN:divisor|s_divCounter[0]  ; ClkDividerN:divisor|s_divCounter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.942      ;
; 0.821 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.088      ;
; 0.959 ; ClkDividerN:divisor|s_divCounter[9]  ; ClkDividerN:divisor|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.226      ;
; 0.959 ; ClkDividerN:divisor|s_divCounter[3]  ; ClkDividerN:divisor|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.226      ;
; 0.959 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.226      ;
; 0.960 ; ClkDividerN:divisor|s_divCounter[7]  ; ClkDividerN:divisor|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.227      ;
; 0.960 ; ClkDividerN:divisor|s_divCounter[1]  ; ClkDividerN:divisor|s_divCounter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.227      ;
; 0.960 ; ClkDividerN:divisor|s_divCounter[5]  ; ClkDividerN:divisor|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.227      ;
; 0.961 ; ClkDividerN:divisor|s_divCounter[21] ; ClkDividerN:divisor|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.228      ;
; 0.968 ; ClkDividerN:divisor|s_divCounter[10] ; ClkDividerN:divisor|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.235      ;
; 0.969 ; ClkDividerN:divisor|s_divCounter[8]  ; ClkDividerN:divisor|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.236      ;
; 0.970 ; ClkDividerN:divisor|s_divCounter[2]  ; ClkDividerN:divisor|s_divCounter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.237      ;
; 0.970 ; ClkDividerN:divisor|s_divCounter[23] ; ClkDividerN:divisor|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.237      ;
; 0.973 ; ClkDividerN:divisor|s_divCounter[11] ; ClkDividerN:divisor|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; ClkDividerN:divisor|s_divCounter[10] ; ClkDividerN:divisor|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.974 ; ClkDividerN:divisor|s_divCounter[15] ; ClkDividerN:divisor|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; ClkDividerN:divisor|s_divCounter[4]  ; ClkDividerN:divisor|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; ClkDividerN:divisor|s_divCounter[8]  ; ClkDividerN:divisor|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.241      ;
; 0.975 ; ClkDividerN:divisor|s_divCounter[20] ; ClkDividerN:divisor|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; ClkDividerN:divisor|s_divCounter[2]  ; ClkDividerN:divisor|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.979 ; ClkDividerN:divisor|s_divCounter[4]  ; ClkDividerN:divisor|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.246      ;
; 0.979 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.246      ;
; 0.980 ; ClkDividerN:divisor|s_divCounter[20] ; ClkDividerN:divisor|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.247      ;
; 0.983 ; ClkDividerN:divisor|s_divCounter[0]  ; ClkDividerN:divisor|s_divCounter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.250      ;
; 0.984 ; ClkDividerN:divisor|s_divCounter[16] ; ClkDividerN:divisor|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.251      ;
; 0.986 ; ClkDividerN:divisor|s_divCounter[14] ; ClkDividerN:divisor|s_divCounter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.253      ;
; 0.987 ; ClkDividerN:divisor|s_divCounter[6]  ; ClkDividerN:divisor|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.254      ;
; 0.988 ; ClkDividerN:divisor|s_divCounter[12] ; ClkDividerN:divisor|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.255      ;
; 0.988 ; ClkDividerN:divisor|s_divCounter[0]  ; ClkDividerN:divisor|s_divCounter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.255      ;
; 0.989 ; ClkDividerN:divisor|s_divCounter[16] ; ClkDividerN:divisor|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.256      ;
; 0.991 ; ClkDividerN:divisor|s_divCounter[14] ; ClkDividerN:divisor|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.258      ;
; 0.992 ; ClkDividerN:divisor|s_divCounter[6]  ; ClkDividerN:divisor|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.259      ;
; 0.993 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.260      ;
; 1.000 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.267      ;
; 1.005 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.272      ;
; 1.080 ; ClkDividerN:divisor|s_divCounter[9]  ; ClkDividerN:divisor|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.347      ;
; 1.080 ; ClkDividerN:divisor|s_divCounter[3]  ; ClkDividerN:divisor|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.347      ;
; 1.080 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.347      ;
; 1.081 ; ClkDividerN:divisor|s_divCounter[7]  ; ClkDividerN:divisor|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.348      ;
; 1.081 ; ClkDividerN:divisor|s_divCounter[1]  ; ClkDividerN:divisor|s_divCounter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.348      ;
; 1.081 ; ClkDividerN:divisor|s_divCounter[5]  ; ClkDividerN:divisor|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.348      ;
; 1.082 ; ClkDividerN:divisor|s_divCounter[21] ; ClkDividerN:divisor|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.349      ;
; 1.085 ; ClkDividerN:divisor|s_divCounter[9]  ; ClkDividerN:divisor|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.352      ;
; 1.085 ; ClkDividerN:divisor|s_divCounter[3]  ; ClkDividerN:divisor|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.352      ;
; 1.085 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.352      ;
; 1.086 ; ClkDividerN:divisor|s_divCounter[7]  ; ClkDividerN:divisor|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.353      ;
; 1.086 ; ClkDividerN:divisor|s_divCounter[1]  ; ClkDividerN:divisor|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.353      ;
; 1.086 ; ClkDividerN:divisor|s_divCounter[5]  ; ClkDividerN:divisor|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.353      ;
; 1.087 ; ClkDividerN:divisor|s_divCounter[21] ; ClkDividerN:divisor|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.354      ;
; 1.091 ; ClkDividerN:divisor|s_divCounter[23] ; ClkDividerN:divisor|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.358      ;
; 1.095 ; ClkDividerN:divisor|s_divCounter[15] ; ClkDividerN:divisor|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.362      ;
; 1.095 ; ClkDividerN:divisor|s_divCounter[8]  ; ClkDividerN:divisor|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.362      ;
; 1.096 ; ClkDividerN:divisor|s_divCounter[2]  ; ClkDividerN:divisor|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.363      ;
; 1.099 ; ClkDividerN:divisor|s_divCounter[11] ; ClkDividerN:divisor|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.366      ;
; 1.099 ; ClkDividerN:divisor|s_divCounter[10] ; ClkDividerN:divisor|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.366      ;
; 1.100 ; ClkDividerN:divisor|s_divCounter[15] ; ClkDividerN:divisor|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.367      ;
; 1.100 ; ClkDividerN:divisor|s_divCounter[4]  ; ClkDividerN:divisor|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.367      ;
; 1.100 ; ClkDividerN:divisor|s_divCounter[8]  ; ClkDividerN:divisor|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.367      ;
; 1.100 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.367      ;
; 1.101 ; ClkDividerN:divisor|s_divCounter[20] ; ClkDividerN:divisor|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.368      ;
; 1.101 ; ClkDividerN:divisor|s_divCounter[2]  ; ClkDividerN:divisor|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.368      ;
; 1.105 ; ClkDividerN:divisor|s_divCounter[4]  ; ClkDividerN:divisor|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.372      ;
; 1.106 ; ClkDividerN:divisor|s_divCounter[20] ; ClkDividerN:divisor|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.373      ;
; 1.109 ; ClkDividerN:divisor|s_divCounter[12] ; ClkDividerN:divisor|s_divCounter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.376      ;
; 1.109 ; ClkDividerN:divisor|s_divCounter[0]  ; ClkDividerN:divisor|s_divCounter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.376      ;
; 1.110 ; ClkDividerN:divisor|s_divCounter[16] ; ClkDividerN:divisor|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.377      ;
; 1.112 ; ClkDividerN:divisor|s_divCounter[14] ; ClkDividerN:divisor|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.379      ;
; 1.113 ; ClkDividerN:divisor|s_divCounter[6]  ; ClkDividerN:divisor|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.380      ;
; 1.114 ; ClkDividerN:divisor|s_divCounter[12] ; ClkDividerN:divisor|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.381      ;
; 1.114 ; ClkDividerN:divisor|s_divCounter[0]  ; ClkDividerN:divisor|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.381      ;
; 1.115 ; ClkDividerN:divisor|s_divCounter[16] ; ClkDividerN:divisor|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.382      ;
; 1.117 ; ClkDividerN:divisor|s_divCounter[14] ; ClkDividerN:divisor|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.384      ;
; 1.118 ; ClkDividerN:divisor|s_divCounter[6]  ; ClkDividerN:divisor|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.385      ;
; 1.126 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.393      ;
; 1.131 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.398      ;
; 1.139 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.406      ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TimerAuxFSM:timer_aux|s_cntZero'                                                                                                                                                                             ;
+-------+---------------------------------------------------+----------------------------------------------------+-----------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                            ; Launch Clock                                  ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------------------------------------+-----------------------------------------------+---------------------------------+--------------+------------+------------+
; 0.759 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 5.068      ; 6.059      ;
; 0.813 ; WashMachineFSM:top_level|s_currentState.Tfinished ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 2.075      ; 2.408      ;
; 0.838 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 4.915      ; 5.985      ;
; 0.845 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 4.647      ; 5.012      ;
; 0.920 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 5.067      ; 6.219      ;
; 0.933 ; WashMachineFSM:top_level|s_currentState.Tsoak     ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 1.921      ; 2.374      ;
; 0.952 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 4.917      ; 6.101      ;
; 0.956 ; WashMachineFSM:top_level|s_currentState.Tspin     ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 1.923      ; 2.399      ;
; 0.988 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 4.477      ; 4.985      ;
; 0.994 ; WashMachineFSM:top_level|s_currentState.Tfinished ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 2.074      ; 2.588      ;
; 1.008 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 4.327      ; 4.855      ;
; 1.009 ; WashMachineFSM:top_level|s_currentState.Tspin     ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 1.901      ; 2.430      ;
; 1.026 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 4.915      ; 6.173      ;
; 1.054 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 4.895      ; 6.181      ;
; 1.121 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 3.177      ; 3.818      ;
; 1.154 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 5.067      ; 6.473      ;
; 1.178 ; WashMachineFSM:top_level|s_currentState.Trinse    ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 1.921      ; 2.619      ;
; 1.194 ; WashMachineFSM:top_level|s_currentState.Tsoak     ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 1.921      ; 2.635      ;
; 1.205 ; WashMachineFSM:top_level|s_currentState.Trinse    ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 1.901      ; 2.626      ;
; 1.223 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 4.915      ; 5.890      ;
; 1.234 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 4.648      ; 5.402      ;
; 1.239 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 4.497      ; 5.256      ;
; 1.243 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 4.478      ; 5.241      ;
; 1.259 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 3.328      ; 4.107      ;
; 1.260 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 5.068      ; 6.080      ;
; 1.287 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 3.175      ; 3.982      ;
; 1.313 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 4.917      ; 6.482      ;
; 1.323 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 4.495      ; 5.338      ;
; 1.384 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 4.917      ; 6.053      ;
; 1.422 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 5.067      ; 6.241      ;
; 1.509 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 4.915      ; 6.176      ;
; 1.555 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 5.067      ; 6.374      ;
; 1.577 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 4.895      ; 6.224      ;
; 1.595 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 0.830      ; 2.425      ;
; 1.677 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 4.917      ; 6.346      ;
; 1.683 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 4.915      ; 6.850      ;
; 1.686 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextStateAUX[0]         ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 2.674      ; 3.880      ;
; 1.721 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 2.674      ; 3.915      ;
; 1.763 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[0]         ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 0.055      ; 1.818      ;
; 1.821 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 0.055      ; 1.876      ;
; 1.846 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 0.830      ; 2.676      ;
; 1.955 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 4.325      ; 5.800      ;
; 2.016 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 0.677      ; 2.693      ;
; 2.060 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 0.845      ; 2.425      ;
; 2.107 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[0]         ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 0.191      ; 1.818      ;
; 2.112 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 0.055      ; 2.167      ;
; 2.161 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 4.915      ; 6.828      ;
; 2.165 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 0.191      ; 1.876      ;
; 2.301 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 0.677      ; 2.978      ;
; 2.311 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 0.845      ; 2.676      ;
; 2.399 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 0.679      ; 3.078      ;
; 2.456 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 0.191      ; 2.167      ;
; 2.481 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 0.692      ; 2.693      ;
; 2.684 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 0.679      ; 3.363      ;
; 2.766 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 0.692      ; 2.978      ;
; 2.864 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 0.694      ; 3.078      ;
; 3.149 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 0.694      ; 3.363      ;
+-------+---------------------------------------------------+----------------------------------------------------+-----------------------------------------------+---------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                   ;
+------------+-----------------+-----------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                    ; Note ;
+------------+-----------------+-----------------------------------------------+------+
; 139.31 MHz ; 139.31 MHz      ; ClkDividerN:divisor|clkOut                    ;      ;
; 140.02 MHz ; 140.02 MHz      ; WashMachineFSM:top_level|s_currentState.Tidle ;      ;
; 186.01 MHz ; 186.01 MHz      ; TimerAuxFSM:timer_aux|s_cntZero               ;      ;
; 225.84 MHz ; 225.84 MHz      ; CLOCK_50                                      ;      ;
+------------+-----------------+-----------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                     ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; ClkDividerN:divisor|clkOut                    ; -4.021 ; -30.758       ;
; CLOCK_50                                      ; -3.428 ; -70.044       ;
; TimerAuxFSM:timer_aux|s_cntZero               ; -3.418 ; -20.286       ;
; WashMachineFSM:top_level|s_currentState.Tidle ; -3.071 ; -25.497       ;
+-----------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                     ;
+-----------------------------------------------+-------+---------------+
; Clock                                         ; Slack ; End Point TNS ;
+-----------------------------------------------+-------+---------------+
; WashMachineFSM:top_level|s_currentState.Tidle ; 0.352 ; 0.000         ;
; ClkDividerN:divisor|clkOut                    ; 0.355 ; 0.000         ;
; CLOCK_50                                      ; 0.406 ; 0.000         ;
; TimerAuxFSM:timer_aux|s_cntZero               ; 0.773 ; 0.000         ;
+-----------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                       ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; CLOCK_50                                      ; -3.000 ; -37.695       ;
; ClkDividerN:divisor|clkOut                    ; -1.285 ; -21.845       ;
; TimerAuxFSM:timer_aux|s_cntZero               ; 0.315  ; 0.000         ;
; WashMachineFSM:top_level|s_currentState.Tidle ; 0.315  ; 0.000         ;
+-----------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ClkDividerN:divisor|clkOut'                                                                                                                                                                              ;
+--------+----------------------------------------------------+---------------------------------------------------+-----------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                           ; Launch Clock                                  ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+---------------------------------------------------+-----------------------------------------------+----------------------------+--------------+------------+------------+
; -4.021 ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; -2.213     ; 2.307      ;
; -3.678 ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; -2.075     ; 2.102      ;
; -3.620 ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_stateChanged           ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.812     ; 2.307      ;
; -3.277 ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_stateChanged           ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.674     ; 2.102      ;
; -3.112 ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; -2.214     ; 1.397      ;
; -3.111 ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; -2.076     ; 1.534      ;
; -3.089 ; WashMachineFSM:top_level|s_currentState.Trinse     ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; -0.067     ; 3.521      ;
; -3.063 ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; -3.119     ; 0.443      ;
; -3.031 ; WashMachineFSM:top_level|s_currentState.Tfinished  ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; -0.066     ; 3.464      ;
; -3.012 ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; -2.058     ; 1.453      ;
; -2.951 ; WashMachineFSM:top_level|s_stateChanged            ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; -0.067     ; 3.383      ;
; -2.913 ; WashMachineFSM:top_level|s_currentState.Tfinished  ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; -0.066     ; 3.346      ;
; -2.911 ; WashMachineFSM:top_level|s_currentState.Trinse     ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; -0.067     ; 3.343      ;
; -2.903 ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; -2.074     ; 1.328      ;
; -2.890 ; WashMachineFSM:top_level|s_currentState.Tfinished  ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; -0.066     ; 3.323      ;
; -2.832 ; WashMachineFSM:top_level|s_currentState.Tsoak      ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; -0.067     ; 3.264      ;
; -2.805 ; WashMachineFSM:top_level|s_currentState.Trm_water  ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; 0.979      ; 4.283      ;
; -2.783 ; WashMachineFSM:top_level|s_currentState.Tsoak      ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; -0.067     ; 3.215      ;
; -2.768 ; WashMachineFSM:top_level|s_currentState.Trinse     ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; -0.067     ; 3.200      ;
; -2.756 ; WashMachineFSM:top_level|s_currentState.Tsoak      ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; -0.067     ; 3.188      ;
; -2.711 ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_stateChanged           ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.813     ; 1.397      ;
; -2.710 ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_stateChanged           ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.675     ; 1.534      ;
; -2.687 ; WashMachineFSM:top_level|s_currentState.Trm_water  ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; 0.979      ; 4.165      ;
; -2.664 ; WashMachineFSM:top_level|s_currentState.Trm_water  ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; 0.979      ; 4.142      ;
; -2.662 ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; WashMachineFSM:top_level|s_currentState.Trm_water ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; 0.500        ; -2.718     ; 0.443      ;
; -2.631 ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; -2.213     ; 0.917      ;
; -2.611 ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; WashMachineFSM:top_level|s_stateChanged           ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.657     ; 1.453      ;
; -2.581 ; WashMachineFSM:top_level|s_currentState.Trinse     ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; -0.067     ; 3.013      ;
; -2.539 ; WashMachineFSM:top_level|s_stateChanged            ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; -0.067     ; 2.971      ;
; -2.502 ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; WashMachineFSM:top_level|s_stateChanged           ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.673     ; 1.328      ;
; -2.488 ; WashMachineFSM:top_level|s_currentState.Tspin      ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; -0.067     ; 2.920      ;
; -2.453 ; WashMachineFSM:top_level|s_currentState.Tsoak      ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; -0.067     ; 2.885      ;
; -2.450 ; WashMachineFSM:top_level|s_currentState.Tspin      ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; -0.067     ; 2.882      ;
; -2.421 ; WashMachineFSM:top_level|s_stateChanged            ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; -0.067     ; 2.853      ;
; -2.420 ; TimerAuxFSM:timer_aux|s_counter[3]                 ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.071     ; 3.348      ;
; -2.331 ; TimerAuxFSM:timer_aux|s_counter[1]                 ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.071     ; 3.259      ;
; -2.317 ; TimerAuxFSM:timer_aux|s_counter[3]                 ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.071     ; 3.245      ;
; -2.301 ; TimerAuxFSM:timer_aux|s_counter[2]                 ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.071     ; 3.229      ;
; -2.230 ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle     ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.812     ; 0.917      ;
; -2.202 ; TimerAuxFSM:timer_aux|s_counter[0]                 ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.071     ; 3.130      ;
; -2.163 ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tspin     ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; -2.076     ; 0.586      ;
; -2.151 ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tsoak     ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; -2.075     ; 0.575      ;
; -2.144 ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tfinished ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; -2.216     ; 0.427      ;
; -2.134 ; WashMachineFSM:top_level|s_mode[0]                 ; TimerAuxFSM:timer_aux|s_counter[3]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 2.301      ; 4.934      ;
; -2.017 ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; WashMachineFSM:top_level|s_currentState.Trinse    ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; -2.074     ; 0.442      ;
; -2.016 ; TimerAuxFSM:timer_aux|s_counter[2]                 ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.071     ; 2.944      ;
; -2.015 ; TimerAuxFSM:timer_aux|s_counter[3]                 ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.071     ; 2.943      ;
; -2.009 ; TimerAuxFSM:timer_aux|s_counter[1]                 ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.071     ; 2.937      ;
; -1.992 ; TimerAuxFSM:timer_aux|s_counter[1]                 ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.071     ; 2.920      ;
; -1.969 ; TimerAuxFSM:timer_aux|s_counter[2]                 ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.071     ; 2.897      ;
; -1.903 ; TimerAuxFSM:timer_aux|s_counter[0]                 ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.071     ; 2.831      ;
; -1.863 ; TimerAuxFSM:timer_aux|s_counter[0]                 ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.071     ; 2.791      ;
; -1.844 ; TimerAuxFSM:timer_aux|s_counter[1]                 ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.071     ; 2.772      ;
; -1.830 ; TimerAuxFSM:timer_aux|s_counter[3]                 ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.071     ; 2.758      ;
; -1.814 ; TimerAuxFSM:timer_aux|s_counter[2]                 ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.071     ; 2.742      ;
; -1.792 ; WashMachineFSM:top_level|s_mode[1]                 ; TimerAuxFSM:timer_aux|s_counter[3]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 2.129      ; 4.420      ;
; -1.762 ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tspin     ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.675     ; 0.586      ;
; -1.750 ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tsoak     ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.674     ; 0.575      ;
; -1.743 ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tfinished ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.815     ; 0.427      ;
; -1.717 ; TimerAuxFSM:timer_aux|s_counter[0]                 ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.071     ; 2.645      ;
; -1.616 ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; WashMachineFSM:top_level|s_currentState.Trinse    ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.673     ; 0.442      ;
; -1.509 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[2]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 2.699      ; 4.920      ;
; -1.499 ; WashMachineFSM:top_level|s_currentState.Tsoak      ; WashMachineFSM:top_level|s_stateChanged           ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.071     ; 2.427      ;
; -1.487 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[3]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 2.699      ; 4.898      ;
; -1.421 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[1]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 2.699      ; 4.832      ;
; -1.242 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[3]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 1.000        ; 2.699      ; 5.153      ;
; -1.183 ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_currentState.Trm_water ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -1.191     ; 0.991      ;
; -1.162 ; WashMachineFSM:top_level|s_currentState.Tspin      ; WashMachineFSM:top_level|s_stateChanged           ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.071     ; 2.090      ;
; -1.058 ; WashMachineFSM:top_level|s_currentState.Tidle      ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 2.695      ; 4.465      ;
; -1.053 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[2]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 1.000        ; 2.699      ; 4.964      ;
; -1.047 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[0]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 2.699      ; 4.458      ;
; -0.954 ; TimerAuxFSM:timer_aux|s_counter[1]                 ; TimerAuxFSM:timer_aux|s_cntZero                   ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.070     ; 1.883      ;
; -0.950 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[1]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 1.000        ; 2.699      ; 4.861      ;
; -0.940 ; TimerAuxFSM:timer_aux|s_counter[3]                 ; TimerAuxFSM:timer_aux|s_cntZero                   ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.070     ; 1.869      ;
; -0.924 ; TimerAuxFSM:timer_aux|s_counter[2]                 ; TimerAuxFSM:timer_aux|s_cntZero                   ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.070     ; 1.853      ;
; -0.881 ; WashMachineFSM:top_level|s_timeEnable              ; TimerAuxFSM:timer_aux|s_counter[1]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 1.130      ; 2.510      ;
; -0.876 ; WashMachineFSM:top_level|s_timeEnable              ; TimerAuxFSM:timer_aux|s_counter[0]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 1.130      ; 2.505      ;
; -0.866 ; WashMachineFSM:top_level|s_mode[0]                 ; TimerAuxFSM:timer_aux|s_counter[1]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 2.301      ; 3.666      ;
; -0.844 ; WashMachineFSM:top_level|s_mode[0]                 ; TimerAuxFSM:timer_aux|s_counter[2]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 2.301      ; 3.644      ;
; -0.825 ; TimerAuxFSM:timer_aux|s_counter[0]                 ; TimerAuxFSM:timer_aux|s_cntZero                   ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.070     ; 1.754      ;
; -0.763 ; WashMachineFSM:top_level|s_stateChanged            ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; -0.067     ; 1.195      ;
; -0.698 ; WashMachineFSM:top_level|s_mode[1]                 ; TimerAuxFSM:timer_aux|s_counter[2]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 2.129      ; 3.326      ;
; -0.664 ; WashMachineFSM:top_level|s_currentState.Tidle      ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 1.000        ; 2.695      ; 4.571      ;
; -0.657 ; WashMachineFSM:top_level|s_currentState.Tfinished  ; WashMachineFSM:top_level|s_stateChanged           ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.070     ; 1.586      ;
; -0.645 ; WashMachineFSM:top_level|s_stateChanged            ; TimerAuxFSM:timer_aux|s_cntZero                   ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; -0.066     ; 1.078      ;
; -0.644 ; WashMachineFSM:top_level|s_currentState.Trm_water  ; WashMachineFSM:top_level|s_stateChanged           ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; 0.975      ; 2.618      ;
; -0.620 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[0]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 1.000        ; 2.699      ; 4.531      ;
; -0.619 ; WashMachineFSM:top_level|s_timeEnable              ; TimerAuxFSM:timer_aux|s_counter[2]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 1.130      ; 2.248      ;
; -0.590 ; WashMachineFSM:top_level|s_currentState.Trinse     ; WashMachineFSM:top_level|s_stateChanged           ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.071     ; 1.518      ;
; -0.580 ; WashMachineFSM:top_level|s_mode[1]                 ; TimerAuxFSM:timer_aux|s_counter[1]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 2.129      ; 3.208      ;
; -0.536 ; WashMachineFSM:top_level|s_mode[0]                 ; TimerAuxFSM:timer_aux|s_counter[0]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 2.301      ; 3.336      ;
; -0.491 ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_currentState.Trinse    ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.072     ; 1.418      ;
; -0.469 ; WashMachineFSM:top_level|s_timeEnable              ; TimerAuxFSM:timer_aux|s_counter[3]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 1.130      ; 2.098      ;
; -0.449 ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_stateChanged           ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.072     ; 1.376      ;
; -0.447 ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_currentState.Tfinished ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.074     ; 1.372      ;
; -0.218 ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_currentState.Tidle     ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.072     ; 1.145      ;
; -0.216 ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_currentState.Tsoak     ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.072     ; 1.143      ;
; -0.216 ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_currentState.Tspin     ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.072     ; 1.143      ;
+--------+----------------------------------------------------+---------------------------------------------------+-----------------------------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                     ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.428 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.357      ;
; -3.426 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.355      ;
; -3.412 ; ClkDividerN:divisor|s_divCounter[23] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.341      ;
; -3.354 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.283      ;
; -3.346 ; ClkDividerN:divisor|s_divCounter[20] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.275      ;
; -3.258 ; ClkDividerN:divisor|s_divCounter[16] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.187      ;
; -3.229 ; ClkDividerN:divisor|s_divCounter[21] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.158      ;
; -3.206 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.135      ;
; -3.141 ; ClkDividerN:divisor|s_divCounter[25] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.070      ;
; -3.124 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.053      ;
; -3.111 ; ClkDividerN:divisor|s_divCounter[6]  ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.038      ;
; -3.070 ; ClkDividerN:divisor|s_divCounter[15] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.999      ;
; -3.065 ; ClkDividerN:divisor|s_divCounter[14] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.994      ;
; -3.049 ; ClkDividerN:divisor|s_divCounter[0]  ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.976      ;
; -2.978 ; ClkDividerN:divisor|s_divCounter[11] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.905      ;
; -2.965 ; ClkDividerN:divisor|s_divCounter[12] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.892      ;
; -2.948 ; ClkDividerN:divisor|s_divCounter[1]  ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.875      ;
; -2.945 ; ClkDividerN:divisor|s_divCounter[3]  ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.872      ;
; -2.822 ; ClkDividerN:divisor|s_divCounter[13] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.749      ;
; -2.789 ; ClkDividerN:divisor|s_divCounter[8]  ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.716      ;
; -2.782 ; ClkDividerN:divisor|s_divCounter[7]  ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.709      ;
; -2.750 ; ClkDividerN:divisor|s_divCounter[2]  ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.677      ;
; -2.648 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.575      ;
; -2.648 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.575      ;
; -2.648 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.575      ;
; -2.648 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.575      ;
; -2.648 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.575      ;
; -2.648 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.575      ;
; -2.648 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.575      ;
; -2.648 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.575      ;
; -2.648 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.575      ;
; -2.648 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.575      ;
; -2.648 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.575      ;
; -2.648 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.575      ;
; -2.636 ; ClkDividerN:divisor|s_divCounter[5]  ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.563      ;
; -2.631 ; ClkDividerN:divisor|s_divCounter[10] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.558      ;
; -2.534 ; ClkDividerN:divisor|s_divCounter[4]  ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.461      ;
; -2.518 ; ClkDividerN:divisor|s_divCounter[9]  ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.445      ;
; -2.500 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.428      ;
; -2.500 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.428      ;
; -2.500 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.428      ;
; -2.500 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.428      ;
; -2.500 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.428      ;
; -2.500 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.428      ;
; -2.500 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.428      ;
; -2.500 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.428      ;
; -2.500 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.428      ;
; -2.500 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.428      ;
; -2.500 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.428      ;
; -2.500 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.428      ;
; -2.500 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.428      ;
; -2.487 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.414      ;
; -2.487 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.414      ;
; -2.487 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.414      ;
; -2.487 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.414      ;
; -2.487 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.414      ;
; -2.487 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.414      ;
; -2.487 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.414      ;
; -2.487 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.414      ;
; -2.487 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.414      ;
; -2.487 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.414      ;
; -2.487 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.414      ;
; -2.487 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.414      ;
; -2.479 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.406      ;
; -2.479 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.406      ;
; -2.479 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.406      ;
; -2.479 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.406      ;
; -2.479 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.406      ;
; -2.479 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.406      ;
; -2.479 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.406      ;
; -2.479 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.406      ;
; -2.479 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.406      ;
; -2.479 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.406      ;
; -2.479 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.406      ;
; -2.479 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.406      ;
; -2.458 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.385      ;
; -2.458 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.385      ;
; -2.458 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.385      ;
; -2.458 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.385      ;
; -2.458 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.385      ;
; -2.458 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.385      ;
; -2.458 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.385      ;
; -2.458 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.385      ;
; -2.458 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.385      ;
; -2.458 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.385      ;
; -2.458 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.385      ;
; -2.458 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.385      ;
; -2.456 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.383      ;
; -2.456 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.383      ;
; -2.456 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.383      ;
; -2.456 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.383      ;
; -2.456 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.383      ;
; -2.456 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.383      ;
; -2.456 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.383      ;
; -2.456 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.383      ;
; -2.456 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.383      ;
; -2.456 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.383      ;
; -2.456 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.383      ;
; -2.456 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.383      ;
; -2.434 ; ClkDividerN:divisor|s_divCounter[0]  ; ClkDividerN:divisor|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.359      ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TimerAuxFSM:timer_aux|s_cntZero'                                                                                                                                                                              ;
+--------+---------------------------------------------------+----------------------------------------------------+-----------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                            ; Launch Clock                                  ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------+-----------------------------------------------+---------------------------------+--------------+------------+------------+
; -3.418 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 0.210      ; 3.457      ;
; -3.155 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 0.210      ; 3.194      ;
; -3.078 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 0.208      ; 3.120      ;
; -2.897 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 0.231      ; 3.457      ;
; -2.796 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 0.208      ; 2.838      ;
; -2.680 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; -0.179     ; 2.157      ;
; -2.634 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 0.231      ; 3.194      ;
; -2.579 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 3.584      ; 5.997      ;
; -2.562 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 0.343      ; 2.750      ;
; -2.557 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 0.229      ; 3.120      ;
; -2.415 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; -0.179     ; 1.892      ;
; -2.358 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[0]         ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; -0.179     ; 1.838      ;
; -2.345 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 4.154      ; 6.546      ;
; -2.329 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 0.343      ; 2.517      ;
; -2.275 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 0.229      ; 2.838      ;
; -2.212 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 2.047      ; 3.915      ;
; -2.188 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 4.154      ; 6.049      ;
; -2.161 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextStateAUX[0]         ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 2.047      ; 3.867      ;
; -2.104 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 4.138      ; 6.130      ;
; -2.087 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 3.586      ; 5.502      ;
; -2.051 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; -0.050     ; 2.157      ;
; -2.041 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 0.364      ; 2.750      ;
; -1.974 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 4.156      ; 6.172      ;
; -1.928 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 4.154      ; 6.629      ;
; -1.921 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 3.756      ; 5.511      ;
; -1.898 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 4.288      ; 6.242      ;
; -1.826 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 3.758      ; 5.413      ;
; -1.808 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 0.364      ; 2.517      ;
; -1.789 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 2.434      ; 4.057      ;
; -1.786 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; -0.050     ; 1.892      ;
; -1.778 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 4.288      ; 6.122      ;
; -1.773 ; WashMachineFSM:top_level|s_currentState.Tsoak     ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 1.330      ; 2.597      ;
; -1.729 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[0]         ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; -0.050     ; 1.838      ;
; -1.726 ; WashMachineFSM:top_level|s_currentState.Trinse    ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 1.330      ; 2.550      ;
; -1.709 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 3.719      ; 5.273      ;
; -1.679 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 2.569      ; 4.093      ;
; -1.668 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 4.156      ; 5.866      ;
; -1.665 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 3.891      ; 5.401      ;
; -1.602 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 4.154      ; 5.963      ;
; -1.596 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 2.436      ; 3.861      ;
; -1.576 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 4.289      ; 5.923      ;
; -1.563 ; WashMachineFSM:top_level|s_currentState.Trinse    ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 1.314      ; 2.552      ;
; -1.557 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 4.156      ; 6.255      ;
; -1.503 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 4.154      ; 5.704      ;
; -1.465 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 3.718      ; 5.026      ;
; -1.407 ; WashMachineFSM:top_level|s_currentState.Tspin     ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 1.314      ; 2.396      ;
; -1.361 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 4.288      ; 6.205      ;
; -1.312 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 3.890      ; 5.045      ;
; -1.309 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 4.138      ; 5.835      ;
; -1.238 ; WashMachineFSM:top_level|s_currentState.Tfinished ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 1.465      ; 2.546      ;
; -1.233 ; WashMachineFSM:top_level|s_currentState.Tspin     ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 1.332      ; 2.394      ;
; -1.142 ; WashMachineFSM:top_level|s_currentState.Tsoak     ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 1.330      ; 2.306      ;
; -1.122 ; WashMachineFSM:top_level|s_currentState.Tfinished ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 1.466      ; 2.433      ;
; -1.072 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 4.156      ; 5.770      ;
; -1.004 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 4.288      ; 5.848      ;
; -0.945 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 4.154      ; 5.646      ;
; -0.925 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 4.289      ; 5.772      ;
+--------+---------------------------------------------------+----------------------------------------------------+-----------------------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'WashMachineFSM:top_level|s_currentState.Tidle'                                                                                                                                                                              ;
+--------+---------------------------------------------------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                            ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -3.071 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 0.557      ; 3.457      ;
; -2.808 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 0.557      ; 3.194      ;
; -2.805 ; reg_1:reg|p_out[0]                                ; WashMachineFSM:top_level|s_mode[0]                 ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; -2.442     ; 0.579      ;
; -2.731 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 0.555      ; 3.120      ;
; -2.662 ; reg_1:reg|p_out[1]                                ; WashMachineFSM:top_level|s_mode[1]                 ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; -2.276     ; 0.579      ;
; -2.638 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; -0.137     ; 2.157      ;
; -2.550 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 0.578      ; 3.457      ;
; -2.449 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 0.555      ; 2.838      ;
; -2.373 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; -0.137     ; 1.892      ;
; -2.316 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[0]         ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; -0.137     ; 1.838      ;
; -2.287 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 0.578      ; 3.194      ;
; -2.232 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 3.931      ; 5.997      ;
; -2.215 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 0.690      ; 2.750      ;
; -2.210 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 0.576      ; 3.120      ;
; -2.051 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; -0.050     ; 2.157      ;
; -1.998 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 4.501      ; 6.546      ;
; -1.982 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 0.690      ; 2.517      ;
; -1.928 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 0.576      ; 2.838      ;
; -1.910 ; reg_1:reg|st_out                                  ; WashMachineFSM:top_level|s_timeEnable              ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; -0.839     ; 1.383      ;
; -1.841 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 4.501      ; 6.049      ;
; -1.786 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; -0.050     ; 1.892      ;
; -1.768 ; reg_1:reg|lid_out                                 ; WashMachineFSM:top_level|s_timeEnable              ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; -0.839     ; 1.241      ;
; -1.757 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 4.485      ; 6.130      ;
; -1.740 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 3.933      ; 5.502      ;
; -1.729 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[0]         ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; -0.050     ; 1.838      ;
; -1.694 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 0.711      ; 2.750      ;
; -1.691 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 2.068      ; 3.915      ;
; -1.640 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextStateAUX[0]         ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 2.068      ; 3.867      ;
; -1.627 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 4.503      ; 6.172      ;
; -1.581 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 4.501      ; 6.629      ;
; -1.574 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 4.103      ; 5.511      ;
; -1.551 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 4.635      ; 6.242      ;
; -1.479 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 4.105      ; 5.413      ;
; -1.461 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 0.711      ; 2.517      ;
; -1.442 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 2.781      ; 4.057      ;
; -1.431 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 4.635      ; 6.122      ;
; -1.426 ; WashMachineFSM:top_level|s_currentState.Tsoak     ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 1.677      ; 2.597      ;
; -1.409 ; WashMachineFSM:top_level|s_timeEnable             ; WashMachineFSM:top_level|s_timeEnable              ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; -0.128     ; 1.593      ;
; -1.379 ; WashMachineFSM:top_level|s_currentState.Trinse    ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 1.677      ; 2.550      ;
; -1.362 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 4.066      ; 5.273      ;
; -1.332 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 2.916      ; 4.093      ;
; -1.321 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 4.503      ; 5.866      ;
; -1.318 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 4.238      ; 5.401      ;
; -1.255 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 4.501      ; 5.963      ;
; -1.249 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 2.783      ; 3.861      ;
; -1.229 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 4.636      ; 5.923      ;
; -1.216 ; WashMachineFSM:top_level|s_currentState.Trinse    ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 1.661      ; 2.552      ;
; -1.210 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 4.503      ; 6.255      ;
; -1.156 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 4.501      ; 5.704      ;
; -1.118 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 4.065      ; 5.026      ;
; -1.060 ; WashMachineFSM:top_level|s_currentState.Tspin     ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 1.661      ; 2.396      ;
; -1.050 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_timeEnable              ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 1.441      ; 2.516      ;
; -1.014 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 4.635      ; 6.205      ;
; -0.965 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 4.237      ; 5.045      ;
; -0.962 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 4.485      ; 5.835      ;
; -0.928 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_timeEnable              ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 0.871      ; 2.111      ;
; -0.925 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_timeEnable              ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 1.043      ; 2.280      ;
; -0.891 ; WashMachineFSM:top_level|s_currentState.Tfinished ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 1.812      ; 2.546      ;
; -0.886 ; WashMachineFSM:top_level|s_currentState.Tspin     ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 1.679      ; 2.394      ;
; -0.795 ; WashMachineFSM:top_level|s_currentState.Tsoak     ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 1.677      ; 2.306      ;
; -0.775 ; WashMachineFSM:top_level|s_currentState.Tfinished ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 1.813      ; 2.433      ;
; -0.725 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 4.503      ; 5.770      ;
; -0.657 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 4.635      ; 5.848      ;
; -0.598 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 4.501      ; 5.646      ;
; -0.578 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 4.636      ; 5.772      ;
; -0.533 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_timeEnable              ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 1.441      ; 2.499      ;
+--------+---------------------------------------------------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'WashMachineFSM:top_level|s_currentState.Tidle'                                                                                                                                                                              ;
+-------+---------------------------------------------------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                            ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.352 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 4.909      ; 5.494      ;
; 0.406 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 4.770      ; 5.409      ;
; 0.421 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 4.908      ; 5.562      ;
; 0.436 ; WashMachineFSM:top_level|s_currentState.Tfinished ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 2.216      ; 2.172      ;
; 0.482 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_timeEnable              ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 1.569      ; 2.264      ;
; 0.489 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 4.526      ; 4.535      ;
; 0.514 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 4.769      ; 5.516      ;
; 0.522 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 4.771      ; 5.526      ;
; 0.531 ; WashMachineFSM:top_level|s_currentState.Tsoak     ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 2.075      ; 2.126      ;
; 0.539 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 4.753      ; 5.525      ;
; 0.546 ; WashMachineFSM:top_level|s_currentState.Tspin     ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 2.076      ; 2.142      ;
; 0.582 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 4.224      ; 4.326      ;
; 0.593 ; WashMachineFSM:top_level|s_currentState.Tfinished ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 2.215      ; 2.328      ;
; 0.595 ; WashMachineFSM:top_level|s_currentState.Tspin     ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 2.058      ; 2.173      ;
; 0.625 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 4.361      ; 4.506      ;
; 0.745 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 4.908      ; 5.866      ;
; 0.760 ; WashMachineFSM:top_level|s_currentState.Tsoak     ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 2.074      ; 2.354      ;
; 0.762 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 3.137      ; 3.419      ;
; 0.779 ; WashMachineFSM:top_level|s_currentState.Trinse    ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 2.058      ; 2.357      ;
; 0.780 ; WashMachineFSM:top_level|s_currentState.Trinse    ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 2.074      ; 2.374      ;
; 0.783 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 4.389      ; 4.692      ;
; 0.798 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_timeEnable              ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 1.187      ; 1.985      ;
; 0.805 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 4.362      ; 4.687      ;
; 0.865 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_timeEnable              ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 1.022      ; 1.887      ;
; 0.871 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 4.388      ; 4.779      ;
; 0.880 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 4.527      ; 4.927      ;
; 0.893 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 3.275      ; 3.688      ;
; 0.897 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 3.136      ; 3.553      ;
; 0.914 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_timeEnable              ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 1.569      ; 2.216      ;
; 0.936 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 4.771      ; 5.920      ;
; 0.955 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 4.770      ; 5.458      ;
; 0.993 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 4.909      ; 5.635      ;
; 1.014 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 1.142      ; 2.176      ;
; 1.110 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 4.771      ; 5.614      ;
; 1.148 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextStateAUX[0]         ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 2.312      ; 3.480      ;
; 1.177 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 2.312      ; 3.509      ;
; 1.191 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 4.908      ; 5.832      ;
; 1.206 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 4.769      ; 5.708      ;
; 1.244 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 4.908      ; 5.885      ;
; 1.247 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 1.142      ; 2.409      ;
; 1.272 ; WashMachineFSM:top_level|s_timeEnable             ; WashMachineFSM:top_level|s_timeEnable              ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 0.128      ; 1.400      ;
; 1.310 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 4.770      ; 6.293      ;
; 1.332 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 4.753      ; 5.818      ;
; 1.333 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 4.771      ; 5.837      ;
; 1.378 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 1.003      ; 2.401      ;
; 1.508 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 4.223      ; 5.251      ;
; 1.535 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 1.121      ; 2.176      ;
; 1.582 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[0]         ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 0.050      ; 1.632      ;
; 1.625 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 1.003      ; 2.648      ;
; 1.635 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 0.050      ; 1.685      ;
; 1.658 ; reg_1:reg|lid_out                                 ; WashMachineFSM:top_level|s_timeEnable              ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; -0.602     ; 1.076      ;
; 1.704 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 4.770      ; 6.207      ;
; 1.726 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 1.004      ; 2.750      ;
; 1.768 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 1.121      ; 2.409      ;
; 1.796 ; reg_1:reg|st_out                                  ; WashMachineFSM:top_level|s_timeEnable              ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; -0.602     ; 1.214      ;
; 1.899 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 0.982      ; 2.401      ;
; 1.905 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 0.050      ; 1.955      ;
; 1.933 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[0]         ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 0.179      ; 1.632      ;
; 1.986 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 0.179      ; 1.685      ;
; 1.994 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 1.004      ; 3.018      ;
; 2.146 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 0.982      ; 2.648      ;
; 2.247 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 0.983      ; 2.750      ;
; 2.256 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 0.179      ; 1.955      ;
; 2.515 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 0.983      ; 3.018      ;
; 2.636 ; reg_1:reg|p_out[1]                                ; WashMachineFSM:top_level|s_mode[1]                 ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; -2.124     ; 0.532      ;
; 2.809 ; reg_1:reg|p_out[0]                                ; WashMachineFSM:top_level|s_mode[0]                 ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; -2.297     ; 0.532      ;
+-------+---------------------------------------------------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ClkDividerN:divisor|clkOut'                                                                                                                                                                              ;
+-------+----------------------------------------------------+---------------------------------------------------+-----------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                           ; Launch Clock                                  ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+---------------------------------------------------+-----------------------------------------------+----------------------------+--------------+------------+------------+
; 0.355 ; TimerAuxFSM:timer_aux|s_counter[3]                 ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TimerAuxFSM:timer_aux|s_counter[2]                 ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.071      ; 0.597      ;
; 0.648 ; WashMachineFSM:top_level|s_mode[1]                 ; TimerAuxFSM:timer_aux|s_counter[3]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 2.283      ; 2.622      ;
; 0.730 ; WashMachineFSM:top_level|s_mode[1]                 ; TimerAuxFSM:timer_aux|s_counter[2]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 2.283      ; 2.704      ;
; 0.806 ; WashMachineFSM:top_level|s_mode[0]                 ; TimerAuxFSM:timer_aux|s_counter[0]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 2.448      ; 2.945      ;
; 0.839 ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_currentState.Tsoak     ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.071      ; 1.081      ;
; 0.840 ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_currentState.Tspin     ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.071      ; 1.082      ;
; 0.841 ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_currentState.Tidle     ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.071      ; 1.083      ;
; 0.846 ; WashMachineFSM:top_level|s_timeEnable              ; TimerAuxFSM:timer_aux|s_counter[3]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 1.389      ; 1.926      ;
; 0.874 ; WashMachineFSM:top_level|s_timeEnable              ; TimerAuxFSM:timer_aux|s_counter[2]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 1.389      ; 1.954      ;
; 0.893 ; WashMachineFSM:top_level|s_mode[1]                 ; TimerAuxFSM:timer_aux|s_counter[1]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 2.283      ; 2.867      ;
; 0.970 ; WashMachineFSM:top_level|s_mode[0]                 ; TimerAuxFSM:timer_aux|s_counter[2]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 2.448      ; 3.109      ;
; 0.974 ; WashMachineFSM:top_level|s_mode[0]                 ; TimerAuxFSM:timer_aux|s_counter[3]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 2.448      ; 3.113      ;
; 1.001 ; WashMachineFSM:top_level|s_mode[0]                 ; TimerAuxFSM:timer_aux|s_counter[1]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 2.448      ; 3.140      ;
; 1.007 ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_currentState.Tfinished ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.070      ; 1.248      ;
; 1.024 ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_stateChanged           ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.071      ; 1.266      ;
; 1.030 ; WashMachineFSM:top_level|s_currentState.Trm_water  ; WashMachineFSM:top_level|s_stateChanged           ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 1.190      ; 2.391      ;
; 1.049 ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_currentState.Trinse    ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.071      ; 1.291      ;
; 1.055 ; WashMachineFSM:top_level|s_currentState.Tidle      ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.000        ; 2.824      ; 4.283      ;
; 1.064 ; TimerAuxFSM:timer_aux|s_counter[1]                 ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.071      ; 1.306      ;
; 1.069 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[3]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.000        ; 2.830      ; 4.303      ;
; 1.108 ; WashMachineFSM:top_level|s_timeEnable              ; TimerAuxFSM:timer_aux|s_counter[1]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 1.389      ; 2.188      ;
; 1.110 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[0]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.000        ; 2.830      ; 4.344      ;
; 1.111 ; WashMachineFSM:top_level|s_timeEnable              ; TimerAuxFSM:timer_aux|s_counter[0]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 1.389      ; 2.191      ;
; 1.122 ; WashMachineFSM:top_level|s_currentState.Trinse     ; WashMachineFSM:top_level|s_stateChanged           ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.071      ; 1.364      ;
; 1.159 ; WashMachineFSM:top_level|s_currentState.Tfinished  ; WashMachineFSM:top_level|s_stateChanged           ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.073      ; 1.403      ;
; 1.176 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[2]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.000        ; 2.830      ; 4.410      ;
; 1.250 ; WashMachineFSM:top_level|s_stateChanged            ; TimerAuxFSM:timer_aux|s_cntZero                   ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.077      ; 1.018      ;
; 1.288 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[1]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.000        ; 2.830      ; 4.522      ;
; 1.339 ; WashMachineFSM:top_level|s_stateChanged            ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.077      ; 1.107      ;
; 1.390 ; TimerAuxFSM:timer_aux|s_counter[0]                 ; TimerAuxFSM:timer_aux|s_cntZero                   ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.071      ; 1.632      ;
; 1.439 ; TimerAuxFSM:timer_aux|s_counter[1]                 ; TimerAuxFSM:timer_aux|s_cntZero                   ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.071      ; 1.681      ;
; 1.448 ; WashMachineFSM:top_level|s_currentState.Tidle      ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 2.824      ; 4.176      ;
; 1.469 ; TimerAuxFSM:timer_aux|s_counter[2]                 ; TimerAuxFSM:timer_aux|s_cntZero                   ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.071      ; 1.711      ;
; 1.497 ; TimerAuxFSM:timer_aux|s_counter[3]                 ; TimerAuxFSM:timer_aux|s_cntZero                   ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.071      ; 1.739      ;
; 1.506 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[3]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 2.830      ; 4.240      ;
; 1.532 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[0]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 2.830      ; 4.266      ;
; 1.588 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[2]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 2.830      ; 4.322      ;
; 1.663 ; WashMachineFSM:top_level|s_currentState.Tspin      ; WashMachineFSM:top_level|s_stateChanged           ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.071      ; 1.905      ;
; 1.674 ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_currentState.Trm_water ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; -0.975     ; 0.870      ;
; 1.727 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[1]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 2.830      ; 4.461      ;
; 1.835 ; TimerAuxFSM:timer_aux|s_counter[0]                 ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.071      ; 2.077      ;
; 1.870 ; TimerAuxFSM:timer_aux|s_counter[1]                 ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.071      ; 2.112      ;
; 1.895 ; WashMachineFSM:top_level|s_currentState.Tsoak      ; WashMachineFSM:top_level|s_stateChanged           ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.071      ; 2.137      ;
; 1.908 ; TimerAuxFSM:timer_aux|s_counter[0]                 ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.071      ; 2.150      ;
; 1.939 ; TimerAuxFSM:timer_aux|s_counter[0]                 ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.071      ; 2.181      ;
; 2.014 ; TimerAuxFSM:timer_aux|s_counter[1]                 ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.071      ; 2.256      ;
; 2.040 ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; WashMachineFSM:top_level|s_currentState.Trinse    ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.330     ; 0.401      ;
; 2.081 ; TimerAuxFSM:timer_aux|s_counter[0]                 ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.071      ; 2.323      ;
; 2.146 ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tsoak     ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.330     ; 0.507      ;
; 2.155 ; WashMachineFSM:top_level|s_stateChanged            ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.077      ; 1.923      ;
; 2.163 ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tfinished ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.466     ; 0.388      ;
; 2.163 ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tspin     ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.332     ; 0.522      ;
; 2.183 ; WashMachineFSM:top_level|s_stateChanged            ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.077      ; 1.951      ;
; 2.248 ; TimerAuxFSM:timer_aux|s_counter[1]                 ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.071      ; 2.490      ;
; 2.278 ; TimerAuxFSM:timer_aux|s_counter[2]                 ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.071      ; 2.520      ;
; 2.306 ; TimerAuxFSM:timer_aux|s_counter[3]                 ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.071      ; 2.548      ;
; 2.331 ; TimerAuxFSM:timer_aux|s_counter[2]                 ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.071      ; 2.573      ;
; 2.387 ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; WashMachineFSM:top_level|s_currentState.Trinse    ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.677     ; 0.401      ;
; 2.387 ; TimerAuxFSM:timer_aux|s_counter[3]                 ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.071      ; 2.629      ;
; 2.445 ; WashMachineFSM:top_level|s_stateChanged            ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.077      ; 2.213      ;
; 2.493 ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tsoak     ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.677     ; 0.507      ;
; 2.510 ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tfinished ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.813     ; 0.388      ;
; 2.510 ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tspin     ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.679     ; 0.522      ;
; 2.579 ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle     ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.464     ; 0.806      ;
; 2.675 ; TimerAuxFSM:timer_aux|s_counter[2]                 ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.071      ; 2.917      ;
; 2.703 ; TimerAuxFSM:timer_aux|s_counter[3]                 ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.071      ; 2.945      ;
; 2.802 ; WashMachineFSM:top_level|s_currentState.Trm_water  ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 1.196      ; 3.689      ;
; 2.819 ; WashMachineFSM:top_level|s_currentState.Tspin      ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.077      ; 2.587      ;
; 2.825 ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; WashMachineFSM:top_level|s_stateChanged           ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.330     ; 1.186      ;
; 2.838 ; WashMachineFSM:top_level|s_currentState.Tsoak      ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.077      ; 2.606      ;
; 2.848 ; WashMachineFSM:top_level|s_currentState.Trm_water  ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 1.196      ; 3.735      ;
; 2.899 ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; WashMachineFSM:top_level|s_stateChanged           ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.314     ; 1.276      ;
; 2.901 ; WashMachineFSM:top_level|s_currentState.Tspin      ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.077      ; 2.669      ;
; 2.926 ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.811     ; 0.806      ;
; 2.965 ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_stateChanged           ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.332     ; 1.324      ;
; 2.981 ; WashMachineFSM:top_level|s_currentState.Trinse     ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.077      ; 2.749      ;
; 2.992 ; WashMachineFSM:top_level|s_currentState.Trm_water  ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 1.196      ; 3.879      ;
; 3.000 ; WashMachineFSM:top_level|s_currentState.Tsoak      ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.077      ; 2.768      ;
; 3.002 ; WashMachineFSM:top_level|s_currentState.Tsoak      ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.077      ; 2.770      ;
; 3.019 ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_stateChanged           ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.465     ; 1.245      ;
; 3.033 ; WashMachineFSM:top_level|s_currentState.Tsoak      ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.077      ; 2.801      ;
; 3.130 ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; WashMachineFSM:top_level|s_currentState.Trm_water ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; -0.500       ; -2.418     ; 0.403      ;
; 3.145 ; WashMachineFSM:top_level|s_currentState.Trinse     ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.077      ; 2.913      ;
; 3.172 ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.677     ; 1.186      ;
; 3.176 ; WashMachineFSM:top_level|s_currentState.Trinse     ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.077      ; 2.944      ;
; 3.198 ; WashMachineFSM:top_level|s_currentState.Tfinished  ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.079      ; 2.968      ;
; 3.244 ; WashMachineFSM:top_level|s_currentState.Tfinished  ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.079      ; 3.014      ;
; 3.246 ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.661     ; 1.276      ;
; 3.312 ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.679     ; 1.324      ;
; 3.318 ; WashMachineFSM:top_level|s_currentState.Trinse     ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.077      ; 3.086      ;
; 3.366 ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.812     ; 1.245      ;
; 3.388 ; WashMachineFSM:top_level|s_currentState.Tfinished  ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.079      ; 3.158      ;
; 3.477 ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; -2.765     ; 0.403      ;
; 3.481 ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_stateChanged           ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.330     ; 1.842      ;
; 3.828 ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.677     ; 1.842      ;
; 3.836 ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_stateChanged           ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.464     ; 2.063      ;
; 4.183 ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.811     ; 2.063      ;
+-------+----------------------------------------------------+---------------------------------------------------+-----------------------------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                     ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.406 ; ClkDividerN:divisor|s_divCounter[25] ; ClkDividerN:divisor|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.649      ;
; 0.584 ; ClkDividerN:divisor|s_divCounter[10] ; ClkDividerN:divisor|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.828      ;
; 0.586 ; ClkDividerN:divisor|s_divCounter[2]  ; ClkDividerN:divisor|s_divCounter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.830      ;
; 0.586 ; ClkDividerN:divisor|s_divCounter[3]  ; ClkDividerN:divisor|s_divCounter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.830      ;
; 0.586 ; ClkDividerN:divisor|s_divCounter[8]  ; ClkDividerN:divisor|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.830      ;
; 0.587 ; ClkDividerN:divisor|s_divCounter[9]  ; ClkDividerN:divisor|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.831      ;
; 0.587 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.830      ;
; 0.588 ; ClkDividerN:divisor|s_divCounter[7]  ; ClkDividerN:divisor|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.832      ;
; 0.588 ; ClkDividerN:divisor|s_divCounter[1]  ; ClkDividerN:divisor|s_divCounter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.832      ;
; 0.588 ; ClkDividerN:divisor|s_divCounter[5]  ; ClkDividerN:divisor|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.832      ;
; 0.590 ; ClkDividerN:divisor|s_divCounter[21] ; ClkDividerN:divisor|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; ClkDividerN:divisor|s_divCounter[4]  ; ClkDividerN:divisor|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.835      ;
; 0.592 ; ClkDividerN:divisor|s_divCounter[20] ; ClkDividerN:divisor|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.835      ;
; 0.592 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.835      ;
; 0.597 ; ClkDividerN:divisor|s_divCounter[23] ; ClkDividerN:divisor|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.840      ;
; 0.598 ; ClkDividerN:divisor|s_divCounter[12] ; ClkDividerN:divisor|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.842      ;
; 0.600 ; ClkDividerN:divisor|s_divCounter[11] ; ClkDividerN:divisor|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; ClkDividerN:divisor|s_divCounter[16] ; ClkDividerN:divisor|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.602 ; ClkDividerN:divisor|s_divCounter[15] ; ClkDividerN:divisor|s_divCounter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; ClkDividerN:divisor|s_divCounter[6]  ; ClkDividerN:divisor|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.847      ;
; 0.604 ; ClkDividerN:divisor|s_divCounter[14] ; ClkDividerN:divisor|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.608 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.851      ;
; 0.615 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.858      ;
; 0.617 ; ClkDividerN:divisor|s_divCounter[0]  ; ClkDividerN:divisor|s_divCounter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.861      ;
; 0.763 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.006      ;
; 0.872 ; ClkDividerN:divisor|s_divCounter[3]  ; ClkDividerN:divisor|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.116      ;
; 0.872 ; ClkDividerN:divisor|s_divCounter[10] ; ClkDividerN:divisor|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.116      ;
; 0.873 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.116      ;
; 0.874 ; ClkDividerN:divisor|s_divCounter[9]  ; ClkDividerN:divisor|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.118      ;
; 0.874 ; ClkDividerN:divisor|s_divCounter[2]  ; ClkDividerN:divisor|s_divCounter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.118      ;
; 0.874 ; ClkDividerN:divisor|s_divCounter[8]  ; ClkDividerN:divisor|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.118      ;
; 0.875 ; ClkDividerN:divisor|s_divCounter[1]  ; ClkDividerN:divisor|s_divCounter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.119      ;
; 0.875 ; ClkDividerN:divisor|s_divCounter[7]  ; ClkDividerN:divisor|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.119      ;
; 0.875 ; ClkDividerN:divisor|s_divCounter[5]  ; ClkDividerN:divisor|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.119      ;
; 0.877 ; ClkDividerN:divisor|s_divCounter[21] ; ClkDividerN:divisor|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.120      ;
; 0.879 ; ClkDividerN:divisor|s_divCounter[4]  ; ClkDividerN:divisor|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.123      ;
; 0.880 ; ClkDividerN:divisor|s_divCounter[20] ; ClkDividerN:divisor|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.123      ;
; 0.880 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.123      ;
; 0.883 ; ClkDividerN:divisor|s_divCounter[10] ; ClkDividerN:divisor|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.127      ;
; 0.884 ; ClkDividerN:divisor|s_divCounter[23] ; ClkDividerN:divisor|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.127      ;
; 0.885 ; ClkDividerN:divisor|s_divCounter[2]  ; ClkDividerN:divisor|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.129      ;
; 0.885 ; ClkDividerN:divisor|s_divCounter[8]  ; ClkDividerN:divisor|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.129      ;
; 0.886 ; ClkDividerN:divisor|s_divCounter[0]  ; ClkDividerN:divisor|s_divCounter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.130      ;
; 0.887 ; ClkDividerN:divisor|s_divCounter[11] ; ClkDividerN:divisor|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.131      ;
; 0.888 ; ClkDividerN:divisor|s_divCounter[16] ; ClkDividerN:divisor|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; ClkDividerN:divisor|s_divCounter[15] ; ClkDividerN:divisor|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; ClkDividerN:divisor|s_divCounter[4]  ; ClkDividerN:divisor|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.134      ;
; 0.891 ; ClkDividerN:divisor|s_divCounter[6]  ; ClkDividerN:divisor|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.135      ;
; 0.891 ; ClkDividerN:divisor|s_divCounter[20] ; ClkDividerN:divisor|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.134      ;
; 0.892 ; ClkDividerN:divisor|s_divCounter[14] ; ClkDividerN:divisor|s_divCounter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.896 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.139      ;
; 0.897 ; ClkDividerN:divisor|s_divCounter[0]  ; ClkDividerN:divisor|s_divCounter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.141      ;
; 0.899 ; ClkDividerN:divisor|s_divCounter[12] ; ClkDividerN:divisor|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.141      ;
; 0.899 ; ClkDividerN:divisor|s_divCounter[16] ; ClkDividerN:divisor|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.142      ;
; 0.902 ; ClkDividerN:divisor|s_divCounter[6]  ; ClkDividerN:divisor|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.146      ;
; 0.903 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.146      ;
; 0.903 ; ClkDividerN:divisor|s_divCounter[14] ; ClkDividerN:divisor|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.146      ;
; 0.914 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.157      ;
; 0.971 ; ClkDividerN:divisor|s_divCounter[3]  ; ClkDividerN:divisor|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.215      ;
; 0.972 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.215      ;
; 0.973 ; ClkDividerN:divisor|s_divCounter[9]  ; ClkDividerN:divisor|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.217      ;
; 0.974 ; ClkDividerN:divisor|s_divCounter[1]  ; ClkDividerN:divisor|s_divCounter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.218      ;
; 0.974 ; ClkDividerN:divisor|s_divCounter[7]  ; ClkDividerN:divisor|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.218      ;
; 0.974 ; ClkDividerN:divisor|s_divCounter[5]  ; ClkDividerN:divisor|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.218      ;
; 0.976 ; ClkDividerN:divisor|s_divCounter[21] ; ClkDividerN:divisor|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.219      ;
; 0.982 ; ClkDividerN:divisor|s_divCounter[3]  ; ClkDividerN:divisor|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.226      ;
; 0.983 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.226      ;
; 0.983 ; ClkDividerN:divisor|s_divCounter[23] ; ClkDividerN:divisor|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.226      ;
; 0.984 ; ClkDividerN:divisor|s_divCounter[9]  ; ClkDividerN:divisor|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.228      ;
; 0.984 ; ClkDividerN:divisor|s_divCounter[2]  ; ClkDividerN:divisor|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.228      ;
; 0.984 ; ClkDividerN:divisor|s_divCounter[8]  ; ClkDividerN:divisor|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.228      ;
; 0.985 ; ClkDividerN:divisor|s_divCounter[1]  ; ClkDividerN:divisor|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.229      ;
; 0.985 ; ClkDividerN:divisor|s_divCounter[7]  ; ClkDividerN:divisor|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.229      ;
; 0.985 ; ClkDividerN:divisor|s_divCounter[5]  ; ClkDividerN:divisor|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.229      ;
; 0.987 ; ClkDividerN:divisor|s_divCounter[21] ; ClkDividerN:divisor|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.230      ;
; 0.988 ; ClkDividerN:divisor|s_divCounter[15] ; ClkDividerN:divisor|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.231      ;
; 0.989 ; ClkDividerN:divisor|s_divCounter[4]  ; ClkDividerN:divisor|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.233      ;
; 0.990 ; ClkDividerN:divisor|s_divCounter[20] ; ClkDividerN:divisor|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.233      ;
; 0.990 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.233      ;
; 0.995 ; ClkDividerN:divisor|s_divCounter[10] ; ClkDividerN:divisor|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.237      ;
; 0.995 ; ClkDividerN:divisor|s_divCounter[2]  ; ClkDividerN:divisor|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.239      ;
; 0.995 ; ClkDividerN:divisor|s_divCounter[8]  ; ClkDividerN:divisor|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.239      ;
; 0.996 ; ClkDividerN:divisor|s_divCounter[0]  ; ClkDividerN:divisor|s_divCounter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.240      ;
; 0.998 ; ClkDividerN:divisor|s_divCounter[12] ; ClkDividerN:divisor|s_divCounter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.240      ;
; 0.998 ; ClkDividerN:divisor|s_divCounter[16] ; ClkDividerN:divisor|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.241      ;
; 0.999 ; ClkDividerN:divisor|s_divCounter[15] ; ClkDividerN:divisor|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.242      ;
; 0.999 ; ClkDividerN:divisor|s_divCounter[11] ; ClkDividerN:divisor|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.241      ;
; 1.000 ; ClkDividerN:divisor|s_divCounter[4]  ; ClkDividerN:divisor|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.244      ;
; 1.001 ; ClkDividerN:divisor|s_divCounter[6]  ; ClkDividerN:divisor|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.245      ;
; 1.001 ; ClkDividerN:divisor|s_divCounter[20] ; ClkDividerN:divisor|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.244      ;
; 1.002 ; ClkDividerN:divisor|s_divCounter[14] ; ClkDividerN:divisor|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.245      ;
; 1.007 ; ClkDividerN:divisor|s_divCounter[0]  ; ClkDividerN:divisor|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.251      ;
; 1.009 ; ClkDividerN:divisor|s_divCounter[12] ; ClkDividerN:divisor|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.251      ;
; 1.009 ; ClkDividerN:divisor|s_divCounter[16] ; ClkDividerN:divisor|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.252      ;
; 1.012 ; ClkDividerN:divisor|s_divCounter[6]  ; ClkDividerN:divisor|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.256      ;
; 1.013 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.256      ;
; 1.013 ; ClkDividerN:divisor|s_divCounter[14] ; ClkDividerN:divisor|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.256      ;
; 1.024 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.267      ;
; 1.049 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.292      ;
+-------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TimerAuxFSM:timer_aux|s_cntZero'                                                                                                                                                                              ;
+-------+---------------------------------------------------+----------------------------------------------------+-----------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                            ; Launch Clock                                  ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------------------------------------+-----------------------------------------------+---------------------------------+--------------+------------+------------+
; 0.773 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 4.508      ; 5.494      ;
; 0.827 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 4.369      ; 5.409      ;
; 0.837 ; WashMachineFSM:top_level|s_currentState.Tfinished ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 1.815      ; 2.172      ;
; 0.842 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 4.507      ; 5.562      ;
; 0.890 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 4.125      ; 4.535      ;
; 0.932 ; WashMachineFSM:top_level|s_currentState.Tsoak     ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 1.674      ; 2.126      ;
; 0.935 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 4.368      ; 5.516      ;
; 0.943 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 4.370      ; 5.526      ;
; 0.947 ; WashMachineFSM:top_level|s_currentState.Tspin     ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 1.675      ; 2.142      ;
; 0.960 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 4.352      ; 5.525      ;
; 0.983 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 3.823      ; 4.326      ;
; 0.994 ; WashMachineFSM:top_level|s_currentState.Tfinished ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 1.814      ; 2.328      ;
; 0.996 ; WashMachineFSM:top_level|s_currentState.Tspin     ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 1.657      ; 2.173      ;
; 1.026 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 3.960      ; 4.506      ;
; 1.126 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 4.507      ; 5.866      ;
; 1.161 ; WashMachineFSM:top_level|s_currentState.Tsoak     ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 1.673      ; 2.354      ;
; 1.163 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 2.736      ; 3.419      ;
; 1.180 ; WashMachineFSM:top_level|s_currentState.Trinse    ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 1.657      ; 2.357      ;
; 1.181 ; WashMachineFSM:top_level|s_currentState.Trinse    ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 1.673      ; 2.374      ;
; 1.184 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 3.988      ; 4.692      ;
; 1.206 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 3.961      ; 4.687      ;
; 1.272 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 3.987      ; 4.779      ;
; 1.281 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 4.126      ; 4.927      ;
; 1.294 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 2.874      ; 3.688      ;
; 1.298 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 2.735      ; 3.553      ;
; 1.317 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 4.370      ; 5.920      ;
; 1.356 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 4.369      ; 5.458      ;
; 1.394 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 4.508      ; 5.635      ;
; 1.435 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 0.741      ; 2.176      ;
; 1.511 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 4.370      ; 5.614      ;
; 1.582 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[0]         ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 0.050      ; 1.632      ;
; 1.592 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 4.507      ; 5.832      ;
; 1.607 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 4.368      ; 5.708      ;
; 1.635 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 0.050      ; 1.685      ;
; 1.645 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 4.507      ; 5.885      ;
; 1.668 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 0.741      ; 2.409      ;
; 1.669 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextStateAUX[0]         ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 2.291      ; 3.480      ;
; 1.691 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 4.369      ; 6.293      ;
; 1.698 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 2.291      ; 3.509      ;
; 1.733 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 4.352      ; 5.818      ;
; 1.734 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 4.370      ; 5.837      ;
; 1.799 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 0.602      ; 2.401      ;
; 1.905 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 0.050      ; 1.955      ;
; 1.909 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 3.822      ; 5.251      ;
; 1.936 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 0.720      ; 2.176      ;
; 1.975 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[0]         ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 0.137      ; 1.632      ;
; 2.028 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 0.137      ; 1.685      ;
; 2.046 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 0.602      ; 2.648      ;
; 2.105 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 4.369      ; 6.207      ;
; 2.147 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 0.603      ; 2.750      ;
; 2.169 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 0.720      ; 2.409      ;
; 2.298 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 0.137      ; 1.955      ;
; 2.300 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 0.581      ; 2.401      ;
; 2.415 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 0.603      ; 3.018      ;
; 2.547 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 0.581      ; 2.648      ;
; 2.648 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 0.582      ; 2.750      ;
; 2.916 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 0.582      ; 3.018      ;
+-------+---------------------------------------------------+----------------------------------------------------+-----------------------------------------------+---------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                     ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; ClkDividerN:divisor|clkOut                    ; -2.126 ; -14.843       ;
; CLOCK_50                                      ; -1.532 ; -23.514       ;
; TimerAuxFSM:timer_aux|s_cntZero               ; -1.482 ; -7.671        ;
; WashMachineFSM:top_level|s_currentState.Tidle ; -1.307 ; -9.602        ;
+-----------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                     ;
+-----------------------------------------------+-------+---------------+
; Clock                                         ; Slack ; End Point TNS ;
+-----------------------------------------------+-------+---------------+
; WashMachineFSM:top_level|s_currentState.Tidle ; 0.133 ; 0.000         ;
; ClkDividerN:divisor|clkOut                    ; 0.179 ; 0.000         ;
; CLOCK_50                                      ; 0.203 ; 0.000         ;
; TimerAuxFSM:timer_aux|s_cntZero               ; 0.347 ; 0.000         ;
+-----------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                       ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; CLOCK_50                                      ; -3.000 ; -31.632       ;
; ClkDividerN:divisor|clkOut                    ; -1.000 ; -17.000       ;
; TimerAuxFSM:timer_aux|s_cntZero               ; 0.317  ; 0.000         ;
; WashMachineFSM:top_level|s_currentState.Tidle ; 0.330  ; 0.000         ;
+-----------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ClkDividerN:divisor|clkOut'                                                                                                                                                                              ;
+--------+----------------------------------------------------+---------------------------------------------------+-----------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                           ; Launch Clock                                  ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+---------------------------------------------------+-----------------------------------------------+----------------------------+--------------+------------+------------+
; -2.126 ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.366     ; 1.247      ;
; -1.938 ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.297     ; 1.128      ;
; -1.912 ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_stateChanged           ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.152     ; 1.247      ;
; -1.790 ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; -2.035     ; 0.242      ;
; -1.724 ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_stateChanged           ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.083     ; 1.128      ;
; -1.624 ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.367     ; 0.744      ;
; -1.601 ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.299     ; 0.789      ;
; -1.576 ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; WashMachineFSM:top_level|s_currentState.Trm_water ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.821     ; 0.242      ;
; -1.546 ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.286     ; 0.747      ;
; -1.516 ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.297     ; 0.706      ;
; -1.410 ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_stateChanged           ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.153     ; 0.744      ;
; -1.387 ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_stateChanged           ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.085     ; 0.789      ;
; -1.354 ; WashMachineFSM:top_level|s_currentState.Trinse     ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; 0.031      ; 1.872      ;
; -1.345 ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.366     ; 0.466      ;
; -1.332 ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; WashMachineFSM:top_level|s_stateChanged           ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.072     ; 0.747      ;
; -1.321 ; WashMachineFSM:top_level|s_currentState.Tfinished  ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; 0.032      ; 1.840      ;
; -1.302 ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; WashMachineFSM:top_level|s_stateChanged           ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.083     ; 0.706      ;
; -1.278 ; WashMachineFSM:top_level|s_stateChanged            ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; 0.031      ; 1.796      ;
; -1.255 ; WashMachineFSM:top_level|s_currentState.Trinse     ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; 0.031      ; 1.773      ;
; -1.241 ; WashMachineFSM:top_level|s_currentState.Tfinished  ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; 0.032      ; 1.760      ;
; -1.234 ; WashMachineFSM:top_level|s_currentState.Tfinished  ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; 0.032      ; 1.753      ;
; -1.206 ; WashMachineFSM:top_level|s_currentState.Tsoak      ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; 0.031      ; 1.724      ;
; -1.183 ; WashMachineFSM:top_level|s_currentState.Tsoak      ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; 0.031      ; 1.701      ;
; -1.181 ; WashMachineFSM:top_level|s_currentState.Tsoak      ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; 0.031      ; 1.699      ;
; -1.170 ; WashMachineFSM:top_level|s_currentState.Trinse     ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; 0.031      ; 1.688      ;
; -1.163 ; WashMachineFSM:top_level|s_currentState.Trinse     ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; 0.031      ; 1.681      ;
; -1.131 ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle     ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.152     ; 0.466      ;
; -1.126 ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tspin     ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.299     ; 0.314      ;
; -1.117 ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tsoak     ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.297     ; 0.307      ;
; -1.117 ; WashMachineFSM:top_level|s_stateChanged            ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; 0.031      ; 1.635      ;
; -1.114 ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tfinished ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.367     ; 0.234      ;
; -1.089 ; WashMachineFSM:top_level|s_currentState.Tsoak      ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; 0.031      ; 1.607      ;
; -1.080 ; WashMachineFSM:top_level|s_currentState.Tspin      ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; 0.031      ; 1.598      ;
; -1.052 ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; WashMachineFSM:top_level|s_currentState.Trinse    ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.297     ; 0.242      ;
; -1.037 ; WashMachineFSM:top_level|s_currentState.Trm_water  ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; 0.777      ; 2.301      ;
; -1.037 ; WashMachineFSM:top_level|s_stateChanged            ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; 0.031      ; 1.555      ;
; -1.024 ; WashMachineFSM:top_level|s_currentState.Tspin      ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; 0.031      ; 1.542      ;
; -0.957 ; WashMachineFSM:top_level|s_currentState.Trm_water  ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; 0.777      ; 2.221      ;
; -0.950 ; WashMachineFSM:top_level|s_currentState.Trm_water  ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; 0.777      ; 2.214      ;
; -0.912 ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tspin     ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.085     ; 0.314      ;
; -0.903 ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tsoak     ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.083     ; 0.307      ;
; -0.900 ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tfinished ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.153     ; 0.234      ;
; -0.839 ; TimerAuxFSM:timer_aux|s_counter[3]                 ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.044     ; 1.782      ;
; -0.838 ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; WashMachineFSM:top_level|s_currentState.Trinse    ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; 0.500        ; -1.083     ; 0.242      ;
; -0.830 ; TimerAuxFSM:timer_aux|s_counter[2]                 ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.044     ; 1.773      ;
; -0.818 ; TimerAuxFSM:timer_aux|s_counter[1]                 ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.044     ; 1.761      ;
; -0.770 ; TimerAuxFSM:timer_aux|s_counter[0]                 ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.044     ; 1.713      ;
; -0.764 ; TimerAuxFSM:timer_aux|s_counter[3]                 ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.044     ; 1.707      ;
; -0.720 ; WashMachineFSM:top_level|s_mode[0]                 ; TimerAuxFSM:timer_aux|s_counter[3]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 1.437      ; 2.644      ;
; -0.635 ; TimerAuxFSM:timer_aux|s_counter[3]                 ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.044     ; 1.578      ;
; -0.626 ; TimerAuxFSM:timer_aux|s_counter[2]                 ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.044     ; 1.569      ;
; -0.614 ; TimerAuxFSM:timer_aux|s_counter[1]                 ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.044     ; 1.557      ;
; -0.605 ; TimerAuxFSM:timer_aux|s_counter[2]                 ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.044     ; 1.548      ;
; -0.593 ; TimerAuxFSM:timer_aux|s_counter[1]                 ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.044     ; 1.536      ;
; -0.566 ; TimerAuxFSM:timer_aux|s_counter[0]                 ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.044     ; 1.509      ;
; -0.557 ; TimerAuxFSM:timer_aux|s_counter[3]                 ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.044     ; 1.500      ;
; -0.548 ; TimerAuxFSM:timer_aux|s_counter[2]                 ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.044     ; 1.491      ;
; -0.545 ; TimerAuxFSM:timer_aux|s_counter[0]                 ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.044     ; 1.488      ;
; -0.536 ; TimerAuxFSM:timer_aux|s_counter[1]                 ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.044     ; 1.479      ;
; -0.516 ; WashMachineFSM:top_level|s_mode[1]                 ; TimerAuxFSM:timer_aux|s_counter[3]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 1.362      ; 2.365      ;
; -0.488 ; TimerAuxFSM:timer_aux|s_counter[0]                 ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.044     ; 1.431      ;
; -0.482 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[3]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 1.643      ; 2.717      ;
; -0.457 ; WashMachineFSM:top_level|s_currentState.Tidle      ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 1.570      ; 2.619      ;
; -0.396 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[2]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 1.643      ; 2.631      ;
; -0.363 ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_currentState.Trm_water ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.826     ; 0.524      ;
; -0.355 ; WashMachineFSM:top_level|s_currentState.Tsoak      ; WashMachineFSM:top_level|s_stateChanged           ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.042     ; 1.300      ;
; -0.330 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[1]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 1.643      ; 2.565      ;
; -0.238 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[0]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 1.643      ; 2.473      ;
; -0.164 ; WashMachineFSM:top_level|s_currentState.Tspin      ; WashMachineFSM:top_level|s_stateChanged           ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.042     ; 1.109      ;
; -0.140 ; WashMachineFSM:top_level|s_stateChanged            ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; 0.031      ; 0.658      ;
; -0.080 ; TimerAuxFSM:timer_aux|s_counter[3]                 ; TimerAuxFSM:timer_aux|s_cntZero                   ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.043     ; 1.024      ;
; -0.071 ; TimerAuxFSM:timer_aux|s_counter[2]                 ; TimerAuxFSM:timer_aux|s_cntZero                   ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.043     ; 1.015      ;
; -0.063 ; WashMachineFSM:top_level|s_stateChanged            ; TimerAuxFSM:timer_aux|s_cntZero                   ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.500        ; 0.032      ; 0.582      ;
; -0.059 ; TimerAuxFSM:timer_aux|s_counter[1]                 ; TimerAuxFSM:timer_aux|s_cntZero                   ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.043     ; 1.003      ;
; -0.011 ; TimerAuxFSM:timer_aux|s_counter[0]                 ; TimerAuxFSM:timer_aux|s_cntZero                   ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.043     ; 0.955      ;
; -0.007 ; WashMachineFSM:top_level|s_mode[0]                 ; TimerAuxFSM:timer_aux|s_counter[2]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 1.437      ; 1.931      ;
; -0.001 ; WashMachineFSM:top_level|s_mode[0]                 ; TimerAuxFSM:timer_aux|s_counter[1]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 1.437      ; 1.925      ;
; -0.001 ; WashMachineFSM:top_level|s_timeEnable              ; TimerAuxFSM:timer_aux|s_counter[0]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 0.848      ; 1.336      ;
; 0.020  ; WashMachineFSM:top_level|s_timeEnable              ; TimerAuxFSM:timer_aux|s_counter[1]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 0.848      ; 1.315      ;
; 0.047  ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[3]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 1.000        ; 1.643      ; 2.688      ;
; 0.048  ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[2]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 1.000        ; 1.643      ; 2.687      ;
; 0.056  ; WashMachineFSM:top_level|s_mode[1]                 ; TimerAuxFSM:timer_aux|s_counter[2]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 1.362      ; 1.793      ;
; 0.060  ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[1]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 1.000        ; 1.643      ; 2.675      ;
; 0.091  ; WashMachineFSM:top_level|s_mode[0]                 ; TimerAuxFSM:timer_aux|s_counter[0]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 1.437      ; 1.833      ;
; 0.114  ; WashMachineFSM:top_level|s_currentState.Tfinished  ; WashMachineFSM:top_level|s_stateChanged           ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.041     ; 0.832      ;
; 0.136  ; WashMachineFSM:top_level|s_mode[1]                 ; TimerAuxFSM:timer_aux|s_counter[1]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 1.362      ; 1.713      ;
; 0.145  ; WashMachineFSM:top_level|s_currentState.Trinse     ; WashMachineFSM:top_level|s_stateChanged           ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.042     ; 0.800      ;
; 0.170  ; WashMachineFSM:top_level|s_timeEnable              ; TimerAuxFSM:timer_aux|s_counter[2]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 0.848      ; 1.165      ;
; 0.175  ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_currentState.Trinse    ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.042     ; 0.770      ;
; 0.208  ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_currentState.Tfinished ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.042     ; 0.737      ;
; 0.220  ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_stateChanged           ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.042     ; 0.725      ;
; 0.234  ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[0]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 1.000        ; 1.643      ; 2.501      ;
; 0.238  ; WashMachineFSM:top_level|s_timeEnable              ; TimerAuxFSM:timer_aux|s_counter[3]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.500        ; 0.848      ; 1.097      ;
; 0.243  ; WashMachineFSM:top_level|s_currentState.Tidle      ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 1.000        ; 1.570      ; 2.419      ;
; 0.271  ; WashMachineFSM:top_level|s_currentState.Trm_water  ; WashMachineFSM:top_level|s_stateChanged           ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; 0.704      ; 1.420      ;
; 0.323  ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_currentState.Tidle     ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.042     ; 0.622      ;
; 0.324  ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_currentState.Tspin     ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.042     ; 0.621      ;
; 0.325  ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_currentState.Tsoak     ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 1.000        ; -0.042     ; 0.620      ;
+--------+----------------------------------------------------+---------------------------------------------------+-----------------------------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                     ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.532 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.479      ;
; -1.527 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.474      ;
; -1.466 ; ClkDividerN:divisor|s_divCounter[20] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.413      ;
; -1.452 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.399      ;
; -1.426 ; ClkDividerN:divisor|s_divCounter[16] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.373      ;
; -1.405 ; ClkDividerN:divisor|s_divCounter[23] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.352      ;
; -1.393 ; ClkDividerN:divisor|s_divCounter[21] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.340      ;
; -1.370 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.317      ;
; -1.308 ; ClkDividerN:divisor|s_divCounter[14] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.255      ;
; -1.285 ; ClkDividerN:divisor|s_divCounter[0]  ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.230      ;
; -1.270 ; ClkDividerN:divisor|s_divCounter[3]  ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.215      ;
; -1.269 ; ClkDividerN:divisor|s_divCounter[12] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.214      ;
; -1.268 ; ClkDividerN:divisor|s_divCounter[6]  ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.213      ;
; -1.267 ; ClkDividerN:divisor|s_divCounter[1]  ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.212      ;
; -1.259 ; ClkDividerN:divisor|s_divCounter[25] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.206      ;
; -1.259 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.206      ;
; -1.256 ; ClkDividerN:divisor|s_divCounter[11] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.201      ;
; -1.234 ; ClkDividerN:divisor|s_divCounter[15] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.181      ;
; -1.199 ; ClkDividerN:divisor|s_divCounter[13] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.144      ;
; -1.133 ; ClkDividerN:divisor|s_divCounter[2]  ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.078      ;
; -1.098 ; ClkDividerN:divisor|s_divCounter[5]  ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.043      ;
; -1.086 ; ClkDividerN:divisor|s_divCounter[8]  ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.031      ;
; -1.086 ; ClkDividerN:divisor|s_divCounter[7]  ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.031      ;
; -1.035 ; ClkDividerN:divisor|s_divCounter[4]  ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.980      ;
; -1.000 ; ClkDividerN:divisor|s_divCounter[10] ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.945      ;
; -0.942 ; ClkDividerN:divisor|s_divCounter[9]  ; ClkDividerN:divisor|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.887      ;
; -0.896 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.841      ;
; -0.896 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.841      ;
; -0.896 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.841      ;
; -0.896 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.841      ;
; -0.896 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.841      ;
; -0.896 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.841      ;
; -0.896 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.841      ;
; -0.896 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.841      ;
; -0.896 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.841      ;
; -0.896 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.841      ;
; -0.896 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.841      ;
; -0.896 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.841      ;
; -0.837 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.782      ;
; -0.837 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.782      ;
; -0.837 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.782      ;
; -0.837 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.782      ;
; -0.837 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.782      ;
; -0.837 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.782      ;
; -0.837 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.782      ;
; -0.837 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.782      ;
; -0.837 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.782      ;
; -0.837 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.782      ;
; -0.837 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.782      ;
; -0.837 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.782      ;
; -0.832 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.777      ;
; -0.832 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.777      ;
; -0.832 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.777      ;
; -0.832 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.777      ;
; -0.832 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.777      ;
; -0.832 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.777      ;
; -0.832 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.777      ;
; -0.832 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.777      ;
; -0.832 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.777      ;
; -0.832 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.777      ;
; -0.832 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.777      ;
; -0.832 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.777      ;
; -0.821 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.766      ;
; -0.821 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.766      ;
; -0.821 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.766      ;
; -0.821 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.766      ;
; -0.821 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.766      ;
; -0.821 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.766      ;
; -0.821 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.766      ;
; -0.821 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.766      ;
; -0.821 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.766      ;
; -0.821 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.766      ;
; -0.821 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.766      ;
; -0.821 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.766      ;
; -0.809 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.754      ;
; -0.809 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.754      ;
; -0.809 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.754      ;
; -0.809 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.754      ;
; -0.809 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.754      ;
; -0.809 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.754      ;
; -0.809 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.754      ;
; -0.809 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.754      ;
; -0.809 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.754      ;
; -0.809 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.754      ;
; -0.809 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.754      ;
; -0.809 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.754      ;
; -0.808 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.755      ;
; -0.808 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.755      ;
; -0.808 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.755      ;
; -0.808 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.755      ;
; -0.808 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.755      ;
; -0.808 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.755      ;
; -0.808 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.755      ;
; -0.808 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.755      ;
; -0.808 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.755      ;
; -0.808 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.755      ;
; -0.808 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.755      ;
; -0.808 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.755      ;
; -0.808 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.755      ;
; -0.771 ; ClkDividerN:divisor|s_divCounter[20] ; ClkDividerN:divisor|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.716      ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TimerAuxFSM:timer_aux|s_cntZero'                                                                                                                                                                              ;
+--------+---------------------------------------------------+----------------------------------------------------+-----------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                            ; Launch Clock                                  ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------+-----------------------------------------------+---------------------------------+--------------+------------+------------+
; -1.482 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 0.191      ; 1.820      ;
; -1.335 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 0.191      ; 1.673      ;
; -1.292 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 0.190      ; 1.632      ;
; -1.189 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; -0.047     ; 1.181      ;
; -1.153 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 0.190      ; 1.493      ;
; -1.122 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 0.256      ; 1.539      ;
; -1.041 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; -0.047     ; 1.033      ;
; -1.030 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 0.143      ; 1.820      ;
; -1.002 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 2.248      ; 3.400      ;
; -0.987 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[0]         ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; -0.047     ; 0.980      ;
; -0.952 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 0.256      ; 1.369      ;
; -0.892 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 2.529      ; 3.676      ;
; -0.883 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 0.143      ; 1.673      ;
; -0.840 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 0.142      ; 1.632      ;
; -0.713 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 1.426      ; 2.178      ;
; -0.701 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 0.142      ; 1.493      ;
; -0.686 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextStateAUX[0]         ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 1.426      ; 2.152      ;
; -0.677 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 2.249      ; 3.073      ;
; -0.672 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; -0.030     ; 1.181      ;
; -0.670 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 0.208      ; 1.539      ;
; -0.615 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 2.528      ; 3.222      ;
; -0.601 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 2.389      ; 3.151      ;
; -0.577 ; WashMachineFSM:top_level|s_currentState.Tsoak     ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 0.881      ; 1.432      ;
; -0.575 ; WashMachineFSM:top_level|s_currentState.Trinse    ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 0.881      ; 1.430      ;
; -0.553 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 2.323      ; 3.026      ;
; -0.550 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 2.530      ; 3.332      ;
; -0.543 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 2.324      ; 3.014      ;
; -0.527 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 2.314      ; 3.002      ;
; -0.524 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; -0.030     ; 1.033      ;
; -0.500 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 0.208      ; 1.369      ;
; -0.494 ; WashMachineFSM:top_level|s_currentState.Trinse    ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 0.871      ; 1.418      ;
; -0.490 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 2.595      ; 3.350      ;
; -0.470 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[0]         ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; -0.030     ; 0.980      ;
; -0.446 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 1.729      ; 2.336      ;
; -0.424 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 2.518      ; 3.100      ;
; -0.391 ; WashMachineFSM:top_level|s_currentState.Tspin     ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 0.871      ; 1.315      ;
; -0.386 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 2.528      ; 3.493      ;
; -0.349 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 1.663      ; 2.162      ;
; -0.347 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 2.518      ; 3.523      ;
; -0.332 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 2.530      ; 3.114      ;
; -0.327 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 2.595      ; 3.188      ;
; -0.293 ; WashMachineFSM:top_level|s_currentState.Tfinished ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 0.949      ; 1.402      ;
; -0.291 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 2.529      ; 3.575      ;
; -0.265 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 1.664      ; 2.076      ;
; -0.264 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 2.595      ; 3.124      ;
; -0.261 ; WashMachineFSM:top_level|s_currentState.Tfinished ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 0.949      ; 1.371      ;
; -0.254 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 2.529      ; 3.038      ;
; -0.248 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 2.314      ; 2.722      ;
; -0.246 ; WashMachineFSM:top_level|s_currentState.Tspin     ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 0.883      ; 1.276      ;
; -0.224 ; WashMachineFSM:top_level|s_currentState.Tsoak     ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 0.882      ; 1.256      ;
; -0.222 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 2.530      ; 3.504      ;
; -0.208 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 2.595      ; 3.568      ;
; -0.176 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.500        ; 2.389      ; 2.725      ;
; -0.167 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 2.595      ; 3.527      ;
; -0.107 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 2.530      ; 3.389      ;
; -0.029 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 2.595      ; 3.390      ;
; -0.017 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 1.000        ; 2.529      ; 3.301      ;
+--------+---------------------------------------------------+----------------------------------------------------+-----------------------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'WashMachineFSM:top_level|s_currentState.Tidle'                                                                                                                                                                              ;
+--------+---------------------------------------------------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                            ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -1.307 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 0.366      ; 1.820      ;
; -1.282 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; -0.140     ; 1.181      ;
; -1.171 ; reg_1:reg|p_out[0]                                ; WashMachineFSM:top_level|s_mode[0]                 ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; -1.448     ; 0.300      ;
; -1.160 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 0.366      ; 1.673      ;
; -1.134 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; -0.140     ; 1.033      ;
; -1.117 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 0.365      ; 1.632      ;
; -1.113 ; reg_1:reg|p_out[1]                                ; WashMachineFSM:top_level|s_mode[1]                 ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; -1.376     ; 0.300      ;
; -1.080 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[0]         ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; -0.140     ; 0.980      ;
; -0.978 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 0.365      ; 1.493      ;
; -0.947 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 0.431      ; 1.539      ;
; -0.855 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 0.318      ; 1.820      ;
; -0.827 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 2.423      ; 3.400      ;
; -0.777 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 0.431      ; 1.369      ;
; -0.717 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 2.704      ; 3.676      ;
; -0.708 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 0.318      ; 1.673      ;
; -0.672 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; -0.030     ; 1.181      ;
; -0.665 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 0.317      ; 1.632      ;
; -0.526 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 0.317      ; 1.493      ;
; -0.524 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; -0.030     ; 1.033      ;
; -0.511 ; reg_1:reg|st_out                                  ; WashMachineFSM:top_level|s_timeEnable              ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; -0.413     ; 0.740      ;
; -0.502 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 2.424      ; 3.073      ;
; -0.495 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 0.383      ; 1.539      ;
; -0.470 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[0]         ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; -0.030     ; 0.980      ;
; -0.440 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 2.703      ; 3.222      ;
; -0.426 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 2.564      ; 3.151      ;
; -0.417 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_timeEnable              ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 0.725      ; 1.389      ;
; -0.402 ; reg_1:reg|lid_out                                 ; WashMachineFSM:top_level|s_timeEnable              ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; -0.413     ; 0.631      ;
; -0.402 ; WashMachineFSM:top_level|s_currentState.Tsoak     ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 1.056      ; 1.432      ;
; -0.400 ; WashMachineFSM:top_level|s_currentState.Trinse    ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 1.056      ; 1.430      ;
; -0.378 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 2.498      ; 3.026      ;
; -0.375 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 2.705      ; 3.332      ;
; -0.368 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 2.499      ; 3.014      ;
; -0.352 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 2.489      ; 3.002      ;
; -0.325 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 0.383      ; 1.369      ;
; -0.319 ; WashMachineFSM:top_level|s_currentState.Trinse    ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 1.046      ; 1.418      ;
; -0.315 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 2.770      ; 3.350      ;
; -0.284 ; WashMachineFSM:top_level|s_timeEnable             ; WashMachineFSM:top_level|s_timeEnable              ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; -0.070     ; 0.856      ;
; -0.271 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 1.904      ; 2.336      ;
; -0.258 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 1.381      ; 2.178      ;
; -0.249 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 2.693      ; 3.100      ;
; -0.231 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextStateAUX[0]         ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 1.381      ; 2.152      ;
; -0.216 ; WashMachineFSM:top_level|s_currentState.Tspin     ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 1.046      ; 1.315      ;
; -0.211 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 2.703      ; 3.493      ;
; -0.174 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 1.838      ; 2.162      ;
; -0.172 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 2.693      ; 3.523      ;
; -0.157 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 2.705      ; 3.114      ;
; -0.152 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 2.770      ; 3.188      ;
; -0.118 ; WashMachineFSM:top_level|s_currentState.Tfinished ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 1.124      ; 1.402      ;
; -0.116 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 2.704      ; 3.575      ;
; -0.094 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_timeEnable              ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 0.519      ; 1.255      ;
; -0.090 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 1.839      ; 2.076      ;
; -0.089 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 2.770      ; 3.124      ;
; -0.086 ; WashMachineFSM:top_level|s_currentState.Tfinished ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 1.124      ; 1.371      ;
; -0.079 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 2.704      ; 3.038      ;
; -0.073 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 2.489      ; 2.722      ;
; -0.071 ; WashMachineFSM:top_level|s_currentState.Tspin     ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 1.058      ; 1.276      ;
; -0.068 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_timeEnable              ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 0.444      ; 1.154      ;
; -0.049 ; WashMachineFSM:top_level|s_currentState.Tsoak     ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 1.057      ; 1.256      ;
; -0.047 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 2.705      ; 3.504      ;
; -0.033 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 2.770      ; 3.568      ;
; -0.001 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.500        ; 2.564      ; 2.725      ;
; 0.008  ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 2.770      ; 3.527      ;
; 0.068  ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 2.705      ; 3.389      ;
; 0.146  ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 2.770      ; 3.390      ;
; 0.158  ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 2.704      ; 3.301      ;
; 0.174  ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_timeEnable              ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 1.000        ; 0.725      ; 1.298      ;
+--------+---------------------------------------------------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'WashMachineFSM:top_level|s_currentState.Tidle'                                                                                                                                                                              ;
+-------+---------------------------------------------------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                            ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.133 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 2.599      ; 2.252      ;
; 0.155 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 2.048      ; 1.723      ;
; 0.170 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 2.937      ; 3.232      ;
; 0.175 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 2.867      ; 3.167      ;
; 0.209 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 2.737      ; 2.466      ;
; 0.227 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_timeEnable              ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 0.795      ; 1.127      ;
; 0.232 ; WashMachineFSM:top_level|s_currentState.Tfinished ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 1.367      ; 1.119      ;
; 0.257 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 2.869      ; 3.251      ;
; 0.263 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 2.666      ; 2.449      ;
; 0.265 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 2.867      ; 3.257      ;
; 0.266 ; WashMachineFSM:top_level|s_currentState.Tsoak     ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 1.297      ; 1.083      ;
; 0.275 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 2.046      ; 1.841      ;
; 0.277 ; WashMachineFSM:top_level|s_currentState.Tspin     ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 1.299      ; 1.096      ;
; 0.294 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 2.936      ; 3.355      ;
; 0.299 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextStateAUX[0]         ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 1.518      ; 1.837      ;
; 0.300 ; WashMachineFSM:top_level|s_currentState.Tfinished ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 1.366      ; 1.186      ;
; 0.306 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 1.518      ; 1.844      ;
; 0.311 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 2.667      ; 2.498      ;
; 0.318 ; WashMachineFSM:top_level|s_currentState.Tspin     ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 1.286      ; 1.124      ;
; 0.323 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 2.670      ; 2.513      ;
; 0.326 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 2.116      ; 1.962      ;
; 0.337 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 2.936      ; 3.378      ;
; 0.350 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 2.856      ; 3.331      ;
; 0.352 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 2.869      ; 3.326      ;
; 0.356 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 2.668      ; 2.544      ;
; 0.366 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 2.738      ; 2.624      ;
; 0.393 ; WashMachineFSM:top_level|s_currentState.Trinse    ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 1.297      ; 1.210      ;
; 0.397 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_timeEnable              ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 0.596      ; 0.993      ;
; 0.398 ; WashMachineFSM:top_level|s_currentState.Tsoak     ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 1.297      ; 1.215      ;
; 0.401 ; WashMachineFSM:top_level|s_currentState.Trinse    ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 1.286      ; 1.207      ;
; 0.404 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_timeEnable              ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 0.525      ; 0.929      ;
; 0.409 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 2.867      ; 2.901      ;
; 0.416 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 2.936      ; 2.977      ;
; 0.424 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 2.867      ; 3.396      ;
; 0.442 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 2.867      ; 2.934      ;
; 0.466 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 2.856      ; 2.947      ;
; 0.466 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 2.937      ; 3.028      ;
; 0.482 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 0.645      ; 1.147      ;
; 0.485 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 2.869      ; 2.979      ;
; 0.593 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 2.936      ; 3.154      ;
; 0.617 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 0.645      ; 1.282      ;
; 0.642 ; WashMachineFSM:top_level|s_timeEnable             ; WashMachineFSM:top_level|s_timeEnable              ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 0.070      ; 0.712      ;
; 0.659 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 2.869      ; 3.153      ;
; 0.662 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 0.575      ; 1.257      ;
; 0.688 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 2.597      ; 2.805      ;
; 0.753 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_timeEnable              ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 0.795      ; 1.173      ;
; 0.770 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 0.575      ; 1.365      ;
; 0.817 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 0.577      ; 1.414      ;
; 0.832 ; reg_1:reg|lid_out                                 ; WashMachineFSM:top_level|s_timeEnable              ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; -0.287     ; 0.565      ;
; 0.852 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 0.030      ; 0.882      ;
; 0.857 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[0]         ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 0.030      ; 0.887      ;
; 0.876 ; reg_1:reg|st_out                                  ; WashMachineFSM:top_level|s_timeEnable              ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; -0.287     ; 0.609      ;
; 0.937 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 0.690      ; 1.147      ;
; 0.944 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 0.577      ; 1.541      ;
; 0.981 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; 0.030      ; 1.011      ;
; 0.986 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 2.867      ; 3.478      ;
; 1.072 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 0.690      ; 1.282      ;
; 1.117 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 0.620      ; 1.257      ;
; 1.225 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 0.620      ; 1.365      ;
; 1.272 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 0.622      ; 1.414      ;
; 1.315 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 0.047      ; 0.882      ;
; 1.320 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[0]         ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 0.047      ; 0.887      ;
; 1.399 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 0.622      ; 1.541      ;
; 1.444 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; -0.500       ; 0.047      ; 1.011      ;
; 1.545 ; reg_1:reg|p_out[1]                                ; WashMachineFSM:top_level|s_mode[1]                 ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; -1.289     ; 0.276      ;
; 1.620 ; reg_1:reg|p_out[0]                                ; WashMachineFSM:top_level|s_mode[0]                 ; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 0.000        ; -1.364     ; 0.276      ;
+-------+---------------------------------------------------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ClkDividerN:divisor|clkOut'                                                                                                                                                                              ;
+-------+----------------------------------------------------+---------------------------------------------------+-----------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                           ; Launch Clock                                  ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+---------------------------------------------------+-----------------------------------------------+----------------------------+--------------+------------+------------+
; 0.179 ; TimerAuxFSM:timer_aux|s_counter[3]                 ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TimerAuxFSM:timer_aux|s_counter[2]                 ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.044      ; 0.307      ;
; 0.296 ; WashMachineFSM:top_level|s_mode[1]                 ; TimerAuxFSM:timer_aux|s_counter[3]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 1.453      ; 1.353      ;
; 0.316 ; WashMachineFSM:top_level|s_currentState.Trm_water  ; WashMachineFSM:top_level|s_stateChanged           ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.826      ; 1.226      ;
; 0.318 ; WashMachineFSM:top_level|s_mode[1]                 ; TimerAuxFSM:timer_aux|s_counter[2]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 1.453      ; 1.375      ;
; 0.398 ; WashMachineFSM:top_level|s_currentState.Tidle      ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.000        ; 1.647      ; 2.254      ;
; 0.398 ; WashMachineFSM:top_level|s_mode[1]                 ; TimerAuxFSM:timer_aux|s_counter[1]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 1.453      ; 1.455      ;
; 0.401 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[3]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.000        ; 1.723      ; 2.333      ;
; 0.404 ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_currentState.Tsoak     ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.041      ; 0.529      ;
; 0.405 ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_currentState.Tspin     ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.041      ; 0.530      ;
; 0.405 ; WashMachineFSM:top_level|s_timeEnable              ; TimerAuxFSM:timer_aux|s_counter[3]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.998      ; 1.007      ;
; 0.406 ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_currentState.Tidle     ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.041      ; 0.531      ;
; 0.420 ; WashMachineFSM:top_level|s_timeEnable              ; TimerAuxFSM:timer_aux|s_counter[2]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.998      ; 1.022      ;
; 0.423 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[2]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.000        ; 1.723      ; 2.355      ;
; 0.450 ; WashMachineFSM:top_level|s_mode[0]                 ; TimerAuxFSM:timer_aux|s_counter[0]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 1.524      ; 1.578      ;
; 0.468 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[0]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.000        ; 1.723      ; 2.400      ;
; 0.471 ; WashMachineFSM:top_level|s_mode[0]                 ; TimerAuxFSM:timer_aux|s_counter[2]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 1.524      ; 1.599      ;
; 0.501 ; WashMachineFSM:top_level|s_mode[0]                 ; TimerAuxFSM:timer_aux|s_counter[3]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 1.524      ; 1.629      ;
; 0.503 ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_currentState.Tfinished ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.040      ; 0.627      ;
; 0.505 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[1]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; 0.000        ; 1.723      ; 2.437      ;
; 0.508 ; WashMachineFSM:top_level|s_mode[0]                 ; TimerAuxFSM:timer_aux|s_counter[1]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 1.524      ; 1.636      ;
; 0.512 ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_stateChanged           ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.041      ; 0.637      ;
; 0.523 ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_currentState.Trinse    ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.041      ; 0.648      ;
; 0.538 ; WashMachineFSM:top_level|s_timeEnable              ; TimerAuxFSM:timer_aux|s_counter[1]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.998      ; 1.140      ;
; 0.544 ; WashMachineFSM:top_level|s_timeEnable              ; TimerAuxFSM:timer_aux|s_counter[0]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.998      ; 1.146      ;
; 0.570 ; TimerAuxFSM:timer_aux|s_counter[1]                 ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.044      ; 0.698      ;
; 0.574 ; WashMachineFSM:top_level|s_currentState.Trinse     ; WashMachineFSM:top_level|s_stateChanged           ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.042      ; 0.700      ;
; 0.595 ; WashMachineFSM:top_level|s_currentState.Tfinished  ; WashMachineFSM:top_level|s_stateChanged           ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.042      ; 0.721      ;
; 0.683 ; TimerAuxFSM:timer_aux|s_counter[0]                 ; TimerAuxFSM:timer_aux|s_cntZero                   ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.044      ; 0.811      ;
; 0.726 ; TimerAuxFSM:timer_aux|s_counter[2]                 ; TimerAuxFSM:timer_aux|s_cntZero                   ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.044      ; 0.854      ;
; 0.728 ; TimerAuxFSM:timer_aux|s_counter[1]                 ; TimerAuxFSM:timer_aux|s_cntZero                   ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.044      ; 0.856      ;
; 0.735 ; TimerAuxFSM:timer_aux|s_counter[3]                 ; TimerAuxFSM:timer_aux|s_cntZero                   ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.044      ; 0.863      ;
; 0.777 ; WashMachineFSM:top_level|s_stateChanged            ; TimerAuxFSM:timer_aux|s_cntZero                   ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.118      ; 0.499      ;
; 0.824 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[3]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 1.723      ; 2.256      ;
; 0.829 ; WashMachineFSM:top_level|s_currentState.Tspin      ; WashMachineFSM:top_level|s_stateChanged           ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.042      ; 0.955      ;
; 0.830 ; WashMachineFSM:top_level|s_stateChanged            ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.118      ; 0.552      ;
; 0.866 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[2]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 1.723      ; 2.298      ;
; 0.915 ; TimerAuxFSM:timer_aux|s_counter[0]                 ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.044      ; 1.043      ;
; 0.923 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[1]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 1.723      ; 2.355      ;
; 0.934 ; WashMachineFSM:top_level|s_currentState.Tidle      ; TimerAuxFSM:timer_aux|s_counter[0]                ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 1.723      ; 2.366      ;
; 0.963 ; TimerAuxFSM:timer_aux|s_counter[0]                 ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.044      ; 1.091      ;
; 0.974 ; TimerAuxFSM:timer_aux|s_counter[1]                 ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.044      ; 1.102      ;
; 0.990 ; WashMachineFSM:top_level|s_currentState.Tsoak      ; WashMachineFSM:top_level|s_stateChanged           ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.042      ; 1.116      ;
; 1.022 ; TimerAuxFSM:timer_aux|s_counter[0]                 ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.044      ; 1.150      ;
; 1.050 ; TimerAuxFSM:timer_aux|s_counter[1]                 ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.044      ; 1.178      ;
; 1.059 ; reg_1:reg|reset_out                                ; WashMachineFSM:top_level|s_currentState.Trm_water ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; -0.705     ; 0.438      ;
; 1.073 ; TimerAuxFSM:timer_aux|s_counter[0]                 ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.044      ; 1.201      ;
; 1.097 ; WashMachineFSM:top_level|s_currentState.Tidle      ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; 1.647      ; 2.453      ;
; 1.135 ; TimerAuxFSM:timer_aux|s_counter[2]                 ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.044      ; 1.263      ;
; 1.137 ; TimerAuxFSM:timer_aux|s_counter[1]                 ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.044      ; 1.265      ;
; 1.144 ; TimerAuxFSM:timer_aux|s_counter[3]                 ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.044      ; 1.272      ;
; 1.183 ; TimerAuxFSM:timer_aux|s_counter[2]                 ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.044      ; 1.311      ;
; 1.207 ; TimerAuxFSM:timer_aux|s_counter[3]                 ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.044      ; 1.335      ;
; 1.243 ; WashMachineFSM:top_level|s_stateChanged            ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.118      ; 0.965      ;
; 1.258 ; WashMachineFSM:top_level|s_stateChanged            ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.118      ; 0.980      ;
; 1.344 ; TimerAuxFSM:timer_aux|s_counter[2]                 ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.044      ; 1.472      ;
; 1.353 ; TimerAuxFSM:timer_aux|s_counter[3]                 ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; 0.000        ; 0.044      ; 1.481      ;
; 1.378 ; WashMachineFSM:top_level|s_currentState.Trm_water  ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.902      ; 1.884      ;
; 1.400 ; WashMachineFSM:top_level|s_currentState.Trm_water  ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.902      ; 1.906      ;
; 1.404 ; WashMachineFSM:top_level|s_stateChanged            ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.118      ; 1.126      ;
; 1.460 ; WashMachineFSM:top_level|s_currentState.Trm_water  ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.902      ; 1.966      ;
; 1.478 ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; WashMachineFSM:top_level|s_currentState.Trinse    ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; -0.500       ; -0.881     ; 0.201      ;
; 1.528 ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tsoak     ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; -0.500       ; -0.882     ; 0.250      ;
; 1.537 ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tfinished ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; -0.500       ; -0.949     ; 0.192      ;
; 1.538 ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tspin     ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; -0.500       ; -0.883     ; 0.259      ;
; 1.592 ; WashMachineFSM:top_level|s_currentState.Tspin      ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.118      ; 1.314      ;
; 1.614 ; WashMachineFSM:top_level|s_currentState.Tspin      ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.118      ; 1.336      ;
; 1.651 ; WashMachineFSM:top_level|s_currentState.Tsoak      ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.118      ; 1.373      ;
; 1.653 ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; WashMachineFSM:top_level|s_currentState.Trinse    ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.056     ; 0.201      ;
; 1.672 ; WashMachineFSM:top_level|s_currentState.Tsoak      ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.118      ; 1.394      ;
; 1.696 ; WashMachineFSM:top_level|s_currentState.Tsoak      ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.118      ; 1.418      ;
; 1.703 ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tsoak     ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.057     ; 0.250      ;
; 1.709 ; WashMachineFSM:top_level|s_currentState.Tsoak      ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.118      ; 1.431      ;
; 1.711 ; WashMachineFSM:top_level|s_currentState.Trinse     ; TimerAuxFSM:timer_aux|s_counter[0]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.118      ; 1.433      ;
; 1.712 ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tfinished ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.124     ; 0.192      ;
; 1.713 ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tspin     ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.058     ; 0.259      ;
; 1.732 ; WashMachineFSM:top_level|s_currentState.Trinse     ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.118      ; 1.454      ;
; 1.763 ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle     ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; -0.500       ; -0.948     ; 0.419      ;
; 1.769 ; WashMachineFSM:top_level|s_currentState.Trinse     ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.118      ; 1.491      ;
; 1.780 ; WashMachineFSM:top_level|s_currentState.Tfinished  ; TimerAuxFSM:timer_aux|s_counter[1]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.118      ; 1.502      ;
; 1.802 ; WashMachineFSM:top_level|s_currentState.Tfinished  ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.118      ; 1.524      ;
; 1.837 ; WashMachineFSM:top_level|s_currentState.Trinse     ; TimerAuxFSM:timer_aux|s_counter[3]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.118      ; 1.559      ;
; 1.862 ; WashMachineFSM:top_level|s_currentState.Tfinished  ; TimerAuxFSM:timer_aux|s_counter[2]                ; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut ; -0.500       ; 0.118      ; 1.584      ;
; 1.871 ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; WashMachineFSM:top_level|s_stateChanged           ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; -0.500       ; -0.881     ; 0.594      ;
; 1.927 ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; WashMachineFSM:top_level|s_stateChanged           ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; -0.500       ; -0.871     ; 0.660      ;
; 1.938 ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.123     ; 0.419      ;
; 1.959 ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_stateChanged           ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; -0.500       ; -0.948     ; 0.615      ;
; 1.967 ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_stateChanged           ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; -0.500       ; -0.883     ; 0.688      ;
; 2.046 ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.056     ; 0.594      ;
; 2.102 ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.046     ; 0.660      ;
; 2.134 ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.123     ; 0.615      ;
; 2.142 ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.058     ; 0.688      ;
; 2.247 ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_stateChanged           ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; -0.500       ; -0.882     ; 0.969      ;
; 2.249 ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; WashMachineFSM:top_level|s_currentState.Trm_water ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.652     ; 0.201      ;
; 2.422 ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.057     ; 0.969      ;
; 2.424 ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.827     ; 0.201      ;
; 2.432 ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_stateChanged           ; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut ; -0.500       ; -0.948     ; 1.088      ;
; 2.607 ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_stateChanged           ; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut ; -0.500       ; -1.123     ; 1.088      ;
+-------+----------------------------------------------------+---------------------------------------------------+-----------------------------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                   ;
+-------+--------------------------------------+--------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+----------------------------+-------------+--------------+------------+------------+
; 0.203 ; ClkDividerN:divisor|s_divCounter[25] ; ClkDividerN:divisor|s_divCounter[25] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.329      ;
; 0.292 ; ClkDividerN:divisor|s_divCounter[2]  ; ClkDividerN:divisor|s_divCounter[2]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; ClkDividerN:divisor|s_divCounter[3]  ; ClkDividerN:divisor|s_divCounter[3]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; ClkDividerN:divisor|s_divCounter[9]  ; ClkDividerN:divisor|s_divCounter[9]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; ClkDividerN:divisor|s_divCounter[10] ; ClkDividerN:divisor|s_divCounter[10] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; ClkDividerN:divisor|s_divCounter[7]  ; ClkDividerN:divisor|s_divCounter[7]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; ClkDividerN:divisor|s_divCounter[1]  ; ClkDividerN:divisor|s_divCounter[1]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; ClkDividerN:divisor|s_divCounter[5]  ; ClkDividerN:divisor|s_divCounter[5]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; ClkDividerN:divisor|s_divCounter[8]  ; ClkDividerN:divisor|s_divCounter[8]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[19] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; ClkDividerN:divisor|s_divCounter[21] ; ClkDividerN:divisor|s_divCounter[21] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; ClkDividerN:divisor|s_divCounter[4]  ; ClkDividerN:divisor|s_divCounter[4]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; ClkDividerN:divisor|s_divCounter[20] ; ClkDividerN:divisor|s_divCounter[20] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[22] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.421      ;
; 0.299 ; ClkDividerN:divisor|s_divCounter[11] ; ClkDividerN:divisor|s_divCounter[11] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; ClkDividerN:divisor|s_divCounter[12] ; ClkDividerN:divisor|s_divCounter[12] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; ClkDividerN:divisor|s_divCounter[23] ; ClkDividerN:divisor|s_divCounter[23] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; ClkDividerN:divisor|s_divCounter[14] ; ClkDividerN:divisor|s_divCounter[14] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; ClkDividerN:divisor|s_divCounter[15] ; ClkDividerN:divisor|s_divCounter[15] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; ClkDividerN:divisor|s_divCounter[16] ; ClkDividerN:divisor|s_divCounter[16] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; ClkDividerN:divisor|s_divCounter[6]  ; ClkDividerN:divisor|s_divCounter[6]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.305 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[24] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.431      ;
; 0.308 ; ClkDividerN:divisor|s_divCounter[0]  ; ClkDividerN:divisor|s_divCounter[0]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.434      ;
; 0.310 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[18] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.436      ;
; 0.368 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[17] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.494      ;
; 0.441 ; ClkDividerN:divisor|s_divCounter[9]  ; ClkDividerN:divisor|s_divCounter[10] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.567      ;
; 0.441 ; ClkDividerN:divisor|s_divCounter[3]  ; ClkDividerN:divisor|s_divCounter[4]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.567      ;
; 0.442 ; ClkDividerN:divisor|s_divCounter[1]  ; ClkDividerN:divisor|s_divCounter[2]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; ClkDividerN:divisor|s_divCounter[7]  ; ClkDividerN:divisor|s_divCounter[8]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[20] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; ClkDividerN:divisor|s_divCounter[21] ; ClkDividerN:divisor|s_divCounter[22] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; ClkDividerN:divisor|s_divCounter[5]  ; ClkDividerN:divisor|s_divCounter[6]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.568      ;
; 0.448 ; ClkDividerN:divisor|s_divCounter[11] ; ClkDividerN:divisor|s_divCounter[12] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; ClkDividerN:divisor|s_divCounter[23] ; ClkDividerN:divisor|s_divCounter[24] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; ClkDividerN:divisor|s_divCounter[15] ; ClkDividerN:divisor|s_divCounter[16] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.450 ; ClkDividerN:divisor|s_divCounter[2]  ; ClkDividerN:divisor|s_divCounter[3]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; ClkDividerN:divisor|s_divCounter[10] ; ClkDividerN:divisor|s_divCounter[11] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.576      ;
; 0.451 ; ClkDividerN:divisor|s_divCounter[8]  ; ClkDividerN:divisor|s_divCounter[9]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.577      ;
; 0.452 ; ClkDividerN:divisor|s_divCounter[4]  ; ClkDividerN:divisor|s_divCounter[5]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; ClkDividerN:divisor|s_divCounter[20] ; ClkDividerN:divisor|s_divCounter[21] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.578      ;
; 0.453 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[23] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.579      ;
; 0.453 ; ClkDividerN:divisor|s_divCounter[2]  ; ClkDividerN:divisor|s_divCounter[4]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.579      ;
; 0.453 ; ClkDividerN:divisor|s_divCounter[10] ; ClkDividerN:divisor|s_divCounter[12] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.579      ;
; 0.454 ; ClkDividerN:divisor|s_divCounter[8]  ; ClkDividerN:divisor|s_divCounter[10] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.580      ;
; 0.455 ; ClkDividerN:divisor|s_divCounter[20] ; ClkDividerN:divisor|s_divCounter[22] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; ClkDividerN:divisor|s_divCounter[4]  ; ClkDividerN:divisor|s_divCounter[6]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.581      ;
; 0.456 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[24] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.582      ;
; 0.457 ; ClkDividerN:divisor|s_divCounter[0]  ; ClkDividerN:divisor|s_divCounter[1]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.583      ;
; 0.458 ; ClkDividerN:divisor|s_divCounter[14] ; ClkDividerN:divisor|s_divCounter[15] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; ClkDividerN:divisor|s_divCounter[16] ; ClkDividerN:divisor|s_divCounter[17] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; ClkDividerN:divisor|s_divCounter[6]  ; ClkDividerN:divisor|s_divCounter[7]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.460 ; ClkDividerN:divisor|s_divCounter[0]  ; ClkDividerN:divisor|s_divCounter[2]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.586      ;
; 0.461 ; ClkDividerN:divisor|s_divCounter[16] ; ClkDividerN:divisor|s_divCounter[18] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; ClkDividerN:divisor|s_divCounter[14] ; ClkDividerN:divisor|s_divCounter[16] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.587      ;
; 0.462 ; ClkDividerN:divisor|s_divCounter[12] ; ClkDividerN:divisor|s_divCounter[14] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.040      ; 0.586      ;
; 0.462 ; ClkDividerN:divisor|s_divCounter[6]  ; ClkDividerN:divisor|s_divCounter[8]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.588      ;
; 0.463 ; ClkDividerN:divisor|s_divCounter[24] ; ClkDividerN:divisor|s_divCounter[25] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.589      ;
; 0.468 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[19] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.594      ;
; 0.468 ; ClkDividerN:divisor|clkOut           ; ClkDividerN:divisor|clkOut           ; ClkDividerN:divisor|clkOut ; CLOCK_50    ; 0.000        ; 1.654      ; 2.341      ;
; 0.471 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[20] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.597      ;
; 0.504 ; ClkDividerN:divisor|s_divCounter[9]  ; ClkDividerN:divisor|s_divCounter[11] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.630      ;
; 0.504 ; ClkDividerN:divisor|s_divCounter[3]  ; ClkDividerN:divisor|s_divCounter[5]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.630      ;
; 0.505 ; ClkDividerN:divisor|s_divCounter[1]  ; ClkDividerN:divisor|s_divCounter[3]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.631      ;
; 0.505 ; ClkDividerN:divisor|s_divCounter[7]  ; ClkDividerN:divisor|s_divCounter[9]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.631      ;
; 0.505 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[21] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.631      ;
; 0.505 ; ClkDividerN:divisor|s_divCounter[21] ; ClkDividerN:divisor|s_divCounter[23] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.631      ;
; 0.505 ; ClkDividerN:divisor|s_divCounter[5]  ; ClkDividerN:divisor|s_divCounter[7]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.631      ;
; 0.507 ; ClkDividerN:divisor|s_divCounter[9]  ; ClkDividerN:divisor|s_divCounter[12] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.633      ;
; 0.507 ; ClkDividerN:divisor|s_divCounter[3]  ; ClkDividerN:divisor|s_divCounter[6]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.633      ;
; 0.508 ; ClkDividerN:divisor|s_divCounter[1]  ; ClkDividerN:divisor|s_divCounter[4]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.634      ;
; 0.508 ; ClkDividerN:divisor|s_divCounter[7]  ; ClkDividerN:divisor|s_divCounter[10] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.634      ;
; 0.508 ; ClkDividerN:divisor|s_divCounter[19] ; ClkDividerN:divisor|s_divCounter[22] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.634      ;
; 0.508 ; ClkDividerN:divisor|s_divCounter[21] ; ClkDividerN:divisor|s_divCounter[24] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.634      ;
; 0.508 ; ClkDividerN:divisor|s_divCounter[5]  ; ClkDividerN:divisor|s_divCounter[8]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.634      ;
; 0.511 ; ClkDividerN:divisor|s_divCounter[23] ; ClkDividerN:divisor|s_divCounter[25] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.637      ;
; 0.512 ; ClkDividerN:divisor|s_divCounter[15] ; ClkDividerN:divisor|s_divCounter[17] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.638      ;
; 0.515 ; ClkDividerN:divisor|s_divCounter[15] ; ClkDividerN:divisor|s_divCounter[18] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.641      ;
; 0.516 ; ClkDividerN:divisor|s_divCounter[11] ; ClkDividerN:divisor|s_divCounter[14] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.040      ; 0.640      ;
; 0.516 ; ClkDividerN:divisor|s_divCounter[2]  ; ClkDividerN:divisor|s_divCounter[5]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.642      ;
; 0.517 ; ClkDividerN:divisor|s_divCounter[17] ; ClkDividerN:divisor|s_divCounter[18] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.643      ;
; 0.517 ; ClkDividerN:divisor|s_divCounter[8]  ; ClkDividerN:divisor|s_divCounter[11] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.643      ;
; 0.518 ; ClkDividerN:divisor|s_divCounter[20] ; ClkDividerN:divisor|s_divCounter[23] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.644      ;
; 0.518 ; ClkDividerN:divisor|s_divCounter[4]  ; ClkDividerN:divisor|s_divCounter[7]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.644      ;
; 0.519 ; ClkDividerN:divisor|s_divCounter[2]  ; ClkDividerN:divisor|s_divCounter[6]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.645      ;
; 0.519 ; ClkDividerN:divisor|s_divCounter[22] ; ClkDividerN:divisor|s_divCounter[25] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.645      ;
; 0.520 ; ClkDividerN:divisor|s_divCounter[8]  ; ClkDividerN:divisor|s_divCounter[12] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.646      ;
; 0.521 ; ClkDividerN:divisor|s_divCounter[20] ; ClkDividerN:divisor|s_divCounter[24] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.647      ;
; 0.521 ; ClkDividerN:divisor|s_divCounter[4]  ; ClkDividerN:divisor|s_divCounter[8]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.647      ;
; 0.521 ; ClkDividerN:divisor|s_divCounter[10] ; ClkDividerN:divisor|s_divCounter[14] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.040      ; 0.645      ;
; 0.523 ; ClkDividerN:divisor|s_divCounter[0]  ; ClkDividerN:divisor|s_divCounter[3]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.649      ;
; 0.524 ; ClkDividerN:divisor|s_divCounter[16] ; ClkDividerN:divisor|s_divCounter[19] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.650      ;
; 0.524 ; ClkDividerN:divisor|s_divCounter[14] ; ClkDividerN:divisor|s_divCounter[17] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.650      ;
; 0.525 ; ClkDividerN:divisor|s_divCounter[12] ; ClkDividerN:divisor|s_divCounter[15] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.040      ; 0.649      ;
; 0.525 ; ClkDividerN:divisor|s_divCounter[6]  ; ClkDividerN:divisor|s_divCounter[9]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.651      ;
; 0.526 ; ClkDividerN:divisor|s_divCounter[0]  ; ClkDividerN:divisor|s_divCounter[4]  ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.652      ;
; 0.527 ; ClkDividerN:divisor|s_divCounter[16] ; ClkDividerN:divisor|s_divCounter[20] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.653      ;
; 0.527 ; ClkDividerN:divisor|s_divCounter[14] ; ClkDividerN:divisor|s_divCounter[18] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.653      ;
; 0.528 ; ClkDividerN:divisor|s_divCounter[12] ; ClkDividerN:divisor|s_divCounter[16] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.040      ; 0.652      ;
; 0.528 ; ClkDividerN:divisor|s_divCounter[6]  ; ClkDividerN:divisor|s_divCounter[10] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.654      ;
; 0.534 ; ClkDividerN:divisor|s_divCounter[18] ; ClkDividerN:divisor|s_divCounter[21] ; CLOCK_50                   ; CLOCK_50    ; 0.000        ; 0.042      ; 0.660      ;
+-------+--------------------------------------+--------------------------------------+----------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TimerAuxFSM:timer_aux|s_cntZero'                                                                                                                                                                              ;
+-------+---------------------------------------------------+----------------------------------------------------+-----------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                            ; Launch Clock                                  ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------------------------------------+-----------------------------------------------+---------------------------------+--------------+------------+------------+
; 0.347 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 2.385      ; 2.252      ;
; 0.369 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 1.834      ; 1.723      ;
; 0.404 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 2.723      ; 3.232      ;
; 0.409 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 2.653      ; 3.167      ;
; 0.423 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 2.523      ; 2.466      ;
; 0.446 ; WashMachineFSM:top_level|s_currentState.Tfinished ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 1.153      ; 1.119      ;
; 0.477 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 2.452      ; 2.449      ;
; 0.480 ; WashMachineFSM:top_level|s_currentState.Tsoak     ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 1.083      ; 1.083      ;
; 0.489 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 1.832      ; 1.841      ;
; 0.491 ; WashMachineFSM:top_level|s_currentState.Tspin     ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 1.085      ; 1.096      ;
; 0.491 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 2.655      ; 3.251      ;
; 0.499 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 2.653      ; 3.257      ;
; 0.514 ; WashMachineFSM:top_level|s_currentState.Tfinished ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 1.152      ; 1.186      ;
; 0.525 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 2.453      ; 2.498      ;
; 0.528 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 2.722      ; 3.355      ;
; 0.531 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 2.722      ; 3.378      ;
; 0.532 ; WashMachineFSM:top_level|s_currentState.Tspin     ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 1.072      ; 1.124      ;
; 0.537 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 2.456      ; 2.513      ;
; 0.540 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 1.902      ; 1.962      ;
; 0.546 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 2.655      ; 3.326      ;
; 0.570 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 2.454      ; 2.544      ;
; 0.580 ; WashMachineFSM:top_level|s_mode[0]                ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 2.524      ; 2.624      ;
; 0.584 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 2.642      ; 3.331      ;
; 0.607 ; WashMachineFSM:top_level|s_currentState.Trinse    ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 1.083      ; 1.210      ;
; 0.612 ; WashMachineFSM:top_level|s_currentState.Tsoak     ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 1.083      ; 1.215      ;
; 0.615 ; WashMachineFSM:top_level|s_currentState.Trinse    ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 1.072      ; 1.207      ;
; 0.618 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 2.653      ; 3.396      ;
; 0.623 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 2.653      ; 2.901      ;
; 0.630 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 2.722      ; 2.977      ;
; 0.656 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trinse_316    ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 2.653      ; 2.934      ;
; 0.680 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Trm_water_297 ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 2.642      ; 2.947      ;
; 0.680 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 2.723      ; 3.028      ;
; 0.699 ; TimerAuxFSM:timer_aux|s_cntZero                   ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 2.655      ; 2.979      ;
; 0.716 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 0.431      ; 1.147      ;
; 0.751 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextStateAUX[0]         ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 1.566      ; 1.837      ;
; 0.758 ; WashMachineFSM:top_level|s_currentState.Trm_water ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 1.566      ; 1.844      ;
; 0.807 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tidle_354     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 2.722      ; 3.154      ;
; 0.851 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 0.431      ; 1.282      ;
; 0.852 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 0.030      ; 0.882      ;
; 0.857 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[0]         ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 0.030      ; 0.887      ;
; 0.873 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 2.655      ; 3.153      ;
; 0.896 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 0.361      ; 1.257      ;
; 0.902 ; WashMachineFSM:top_level|s_mode[1]                ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 2.383      ; 2.805      ;
; 0.981 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 0.030      ; 1.011      ;
; 1.004 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 0.361      ; 1.365      ;
; 1.051 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 0.363      ; 1.414      ;
; 1.151 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 0.476      ; 1.147      ;
; 1.178 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero ; 0.000        ; 0.363      ; 1.541      ;
; 1.200 ; WashMachineFSM:top_level|s_currentState.Tidle     ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 2.653      ; 3.478      ;
; 1.222 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 0.140      ; 0.882      ;
; 1.227 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[0]         ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 0.140      ; 0.887      ;
; 1.286 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tfinished_259 ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 0.476      ; 1.282      ;
; 1.331 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 0.406      ; 1.257      ;
; 1.351 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextStateAUX[1]         ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 0.140      ; 1.011      ;
; 1.439 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tsoak_335     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 0.406      ; 1.365      ;
; 1.486 ; WashMachineFSM:top_level|s_nextStateAUX[1]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 0.408      ; 1.414      ;
; 1.613 ; WashMachineFSM:top_level|s_nextStateAUX[0]        ; WashMachineFSM:top_level|s_nextState.Tspin_278     ; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero ; -0.500       ; 0.408      ; 1.541      ;
+-------+---------------------------------------------------+----------------------------------------------------+-----------------------------------------------+---------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                          ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                               ; -4.483   ; 0.133 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50                                      ; -3.877   ; 0.203 ; N/A      ; N/A     ; -3.000              ;
;  ClkDividerN:divisor|clkOut                    ; -4.483   ; 0.179 ; N/A      ; N/A     ; -1.285              ;
;  TimerAuxFSM:timer_aux|s_cntZero               ; -3.630   ; 0.347 ; N/A      ; N/A     ; 0.315               ;
;  WashMachineFSM:top_level|s_currentState.Tidle ; -3.255   ; 0.133 ; N/A      ; N/A     ; 0.315               ;
; Design-wide TNS                                ; -162.849 ; 0.0   ; 0.0      ; 0.0     ; -59.54              ;
;  CLOCK_50                                      ; -79.322  ; 0.000 ; N/A      ; N/A     ; -37.695             ;
;  ClkDividerN:divisor|clkOut                    ; -34.651  ; 0.000 ; N/A      ; N/A     ; -21.845             ;
;  TimerAuxFSM:timer_aux|s_cntZero               ; -21.310  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  WashMachineFSM:top_level|s_currentState.Tidle ; -27.566  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                           ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; From Clock                                    ; To Clock                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut                    ; 12       ; 0        ; 34       ; 37       ;
; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut                    ; 0        ; 12       ; 0        ; 0        ;
; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut                    ; 1        ; 13       ; 28       ; 10       ;
; ClkDividerN:divisor|clkOut                    ; CLOCK_50                                      ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                                      ; CLOCK_50                                      ; 1214     ; 0        ; 0        ; 0        ;
; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero               ; 0        ; 0        ; 13       ; 0        ;
; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero               ; 0        ; 0        ; 6        ; 15       ;
; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero               ; 0        ; 0        ; 23       ; 3        ;
; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 6        ; 0        ; 11       ; 0        ;
; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0        ; 3        ; 6        ; 12       ;
; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 8        ; 2        ; 20       ; 3        ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                            ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; From Clock                                    ; To Clock                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut                    ; 12       ; 0        ; 34       ; 37       ;
; TimerAuxFSM:timer_aux|s_cntZero               ; ClkDividerN:divisor|clkOut                    ; 0        ; 12       ; 0        ; 0        ;
; WashMachineFSM:top_level|s_currentState.Tidle ; ClkDividerN:divisor|clkOut                    ; 1        ; 13       ; 28       ; 10       ;
; ClkDividerN:divisor|clkOut                    ; CLOCK_50                                      ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                                      ; CLOCK_50                                      ; 1214     ; 0        ; 0        ; 0        ;
; ClkDividerN:divisor|clkOut                    ; TimerAuxFSM:timer_aux|s_cntZero               ; 0        ; 0        ; 13       ; 0        ;
; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero               ; 0        ; 0        ; 6        ; 15       ;
; WashMachineFSM:top_level|s_currentState.Tidle ; TimerAuxFSM:timer_aux|s_cntZero               ; 0        ; 0        ; 23       ; 3        ;
; ClkDividerN:divisor|clkOut                    ; WashMachineFSM:top_level|s_currentState.Tidle ; 6        ; 0        ; 11       ; 0        ;
; TimerAuxFSM:timer_aux|s_cntZero               ; WashMachineFSM:top_level|s_currentState.Tidle ; 0        ; 3        ; 6        ; 12       ;
; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; 8        ; 2        ; 20       ; 3        ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 14    ; 14   ;
; Unconstrained Output Ports      ; 26    ; 26   ;
; Unconstrained Output Port Paths ; 68    ; 68   ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                               ;
+-----------------------------------------------+-----------------------------------------------+------+-------------+
; Target                                        ; Clock                                         ; Type ; Status      ;
+-----------------------------------------------+-----------------------------------------------+------+-------------+
; CLOCK_50                                      ; CLOCK_50                                      ; Base ; Constrained ;
; ClkDividerN:divisor|clkOut                    ; ClkDividerN:divisor|clkOut                    ; Base ; Constrained ;
; TimerAuxFSM:timer_aux|s_cntZero               ; TimerAuxFSM:timer_aux|s_cntZero               ; Base ; Constrained ;
; WashMachineFSM:top_level|s_currentState.Tidle ; WashMachineFSM:top_level|s_currentState.Tidle ; Base ; Constrained ;
+-----------------------------------------------+-----------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; HEX0[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; HEX0[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Jun 21 12:25:02 2022
Info: Command: quartus_sta WashingMachine_v3 -c WashingMachine_v3
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'WashingMachine_v3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name ClkDividerN:divisor|clkOut ClkDividerN:divisor|clkOut
    Info (332105): create_clock -period 1.000 -name TimerAuxFSM:timer_aux|s_cntZero TimerAuxFSM:timer_aux|s_cntZero
    Info (332105): create_clock -period 1.000 -name WashMachineFSM:top_level|s_currentState.Tidle WashMachineFSM:top_level|s_currentState.Tidle
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.483
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.483             -34.651 ClkDividerN:divisor|clkOut 
    Info (332119):    -3.877             -79.322 CLOCK_50 
    Info (332119):    -3.630             -21.310 TimerAuxFSM:timer_aux|s_cntZero 
    Info (332119):    -3.255             -27.566 WashMachineFSM:top_level|s_currentState.Tidle 
Info (332146): Worst-case hold slack is 0.300
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.300               0.000 WashMachineFSM:top_level|s_currentState.Tidle 
    Info (332119):     0.404               0.000 ClkDividerN:divisor|clkOut 
    Info (332119):     0.449               0.000 CLOCK_50 
    Info (332119):     0.759               0.000 TimerAuxFSM:timer_aux|s_cntZero 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -37.695 CLOCK_50 
    Info (332119):    -1.285             -21.845 ClkDividerN:divisor|clkOut 
    Info (332119):     0.404               0.000 WashMachineFSM:top_level|s_currentState.Tidle 
    Info (332119):     0.436               0.000 TimerAuxFSM:timer_aux|s_cntZero 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.021
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.021             -30.758 ClkDividerN:divisor|clkOut 
    Info (332119):    -3.428             -70.044 CLOCK_50 
    Info (332119):    -3.418             -20.286 TimerAuxFSM:timer_aux|s_cntZero 
    Info (332119):    -3.071             -25.497 WashMachineFSM:top_level|s_currentState.Tidle 
Info (332146): Worst-case hold slack is 0.352
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.352               0.000 WashMachineFSM:top_level|s_currentState.Tidle 
    Info (332119):     0.355               0.000 ClkDividerN:divisor|clkOut 
    Info (332119):     0.406               0.000 CLOCK_50 
    Info (332119):     0.773               0.000 TimerAuxFSM:timer_aux|s_cntZero 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -37.695 CLOCK_50 
    Info (332119):    -1.285             -21.845 ClkDividerN:divisor|clkOut 
    Info (332119):     0.315               0.000 TimerAuxFSM:timer_aux|s_cntZero 
    Info (332119):     0.315               0.000 WashMachineFSM:top_level|s_currentState.Tidle 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.126
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.126             -14.843 ClkDividerN:divisor|clkOut 
    Info (332119):    -1.532             -23.514 CLOCK_50 
    Info (332119):    -1.482              -7.671 TimerAuxFSM:timer_aux|s_cntZero 
    Info (332119):    -1.307              -9.602 WashMachineFSM:top_level|s_currentState.Tidle 
Info (332146): Worst-case hold slack is 0.133
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.133               0.000 WashMachineFSM:top_level|s_currentState.Tidle 
    Info (332119):     0.179               0.000 ClkDividerN:divisor|clkOut 
    Info (332119):     0.203               0.000 CLOCK_50 
    Info (332119):     0.347               0.000 TimerAuxFSM:timer_aux|s_cntZero 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -31.632 CLOCK_50 
    Info (332119):    -1.000             -17.000 ClkDividerN:divisor|clkOut 
    Info (332119):     0.317               0.000 TimerAuxFSM:timer_aux|s_cntZero 
    Info (332119):     0.330               0.000 WashMachineFSM:top_level|s_currentState.Tidle 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4996 megabytes
    Info: Processing ended: Tue Jun 21 12:25:05 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


