Reading OpenROAD database at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_18-17-01/34-openroad-cts/tt_um_felixfeierabend.odb'…
Reading library file at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/impl.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO] Setting RC values…
[WARNING GRT-0097] No global routing found for nets.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000134    0.312331 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233807    0.546138 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000102    0.546240 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.010224    0.163937    0.725697    1.271936 v _174_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[5] (net)
                      0.163937    0.000004    1.271940 v _139_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005319    0.258345    0.205465    1.477405 ^ _139_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _071_ (net)
                      0.258345    0.000024    1.477428 ^ _140_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003394    0.146774    0.133878    1.611306 v _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.146774    0.000005    1.611311 v _174_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.611311   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000134    0.312331 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233807    0.546138 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000102    0.546240 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796240   clock uncertainty
                                  0.000000    0.796240   clock reconvergence pessimism
                                  0.126346    0.922586   library hold time
                                              0.922586   data required time
---------------------------------------------------------------------------------------------
                                              0.922586   data required time
                                             -1.611311   data arrival time
---------------------------------------------------------------------------------------------
                                              0.688725   slack (MET)


Startpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000070    0.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978    0.545245 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000285    0.545530 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.013484    0.186663    0.747424    1.292954 v _172_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.186663    0.000077    1.293031 v _135_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004574    0.256727    0.191185    1.484217 ^ _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _069_ (net)
                      0.256727    0.000009    1.484226 ^ _136_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003591    0.170346    0.176252    1.660478 v _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.170346    0.000008    1.660486 v _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.660486   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000070    0.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978    0.545245 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000285    0.545530 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795530   clock uncertainty
                                  0.000000    0.795530   clock reconvergence pessimism
                                  0.121302    0.916832   library hold time
                                              0.916832   data required time
---------------------------------------------------------------------------------------------
                                              0.916832   data required time
                                             -1.660486   data arrival time
---------------------------------------------------------------------------------------------
                                              0.743654   slack (MET)


Startpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000070    0.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978    0.545245 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000298    0.545543 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.013311    0.185232    0.746257    1.291800 v _171_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.185232    0.000062    1.291863 v _132_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004580    0.245248    0.200114    1.491977 ^ _132_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _067_ (net)
                      0.245248    0.000010    1.491987 ^ _133_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003480    0.168694    0.172667    1.664653 v _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.168694    0.000006    1.664659 v _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.664659   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000070    0.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978    0.545245 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000298    0.545543 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795543   clock uncertainty
                                  0.000000    0.795543   clock reconvergence pessimism
                                  0.121642    0.917185   library hold time
                                              0.917185   data required time
---------------------------------------------------------------------------------------------
                                              0.917185   data required time
                                             -1.664659   data arrival time
---------------------------------------------------------------------------------------------
                                              0.747474   slack (MET)


Startpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000134    0.312331 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233807    0.546138 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000026    0.546163 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.021399    0.262458    0.799729    1.345893 v _170_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.262458    0.000040    1.345933 v _129_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004531    0.272070    0.263349    1.609282 ^ _129_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _065_ (net)
                      0.272070    0.000005    1.609287 ^ _130_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003297    0.145527    0.134740    1.744027 v _130_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.145527    0.000004    1.744031 v _170_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.744031   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000134    0.312331 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233807    0.546138 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000026    0.546163 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796163   clock uncertainty
                                  0.000000    0.796163   clock reconvergence pessimism
                                  0.126603    0.922767   library hold time
                                              0.922767   data required time
---------------------------------------------------------------------------------------------
                                              0.922767   data required time
                                             -1.744031   data arrival time
---------------------------------------------------------------------------------------------
                                              0.821265   slack (MET)


Startpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000134    0.312331 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233807    0.546138 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000156    0.546293 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.022727    0.437864    1.055299    1.601592 ^ _169_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.437864    0.000145    1.601737 ^ _128_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004769    0.187771    0.135954    1.737690 v _128_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.187771    0.000028    1.737718 v _169_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.737718   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000134    0.312331 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233807    0.546138 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000156    0.546293 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796293   clock uncertainty
                                  0.000000    0.796293   clock reconvergence pessimism
                                  0.117907    0.914201   library hold time
                                              0.914201   data required time
---------------------------------------------------------------------------------------------
                                              0.914201   data required time
                                             -1.737718   data arrival time
---------------------------------------------------------------------------------------------
                                              0.823518   slack (MET)


Startpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000134    0.312331 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233807    0.546138 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000145    0.546283 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.019505    0.237530    0.788094    1.334377 v _173_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.237530    0.000131    1.334509 v _137_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004663    0.275323    0.258255    1.592764 ^ _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _070_ (net)
                      0.275323    0.000009    1.592773 ^ _138_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004693    0.163397    0.150073    1.742846 v _138_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.163397    0.000026    1.742872 v _173_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.742872   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000134    0.312331 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233807    0.546138 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000145    0.546283 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796283   clock uncertainty
                                  0.000000    0.796283   clock reconvergence pessimism
                                  0.122925    0.919208   library hold time
                                              0.919208   data required time
---------------------------------------------------------------------------------------------
                                              0.919208   data required time
                                             -1.742872   data arrival time
---------------------------------------------------------------------------------------------
                                              0.823664   slack (MET)


Startpoint: _176_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000070    0.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978    0.545245 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000172    0.545417 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004882    0.175577    0.876793    1.422211 ^ _176_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.175577    0.000008    1.422219 ^ _123_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010683    0.192773    0.166468    1.588687 v _123_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _060_ (net)
                      0.192773    0.000072    1.588759 v _125_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     3    0.015558    0.344619    0.263875    1.852633 ^ _125_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                                         _062_ (net)
                      0.344619    0.000050    1.852684 ^ _155_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003296    0.147653    0.109990    1.962673 v _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _043_ (net)
                      0.147653    0.000004    1.962677 v _198_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.962677   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000070    0.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978    0.545245 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000265    0.545510 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795510   clock uncertainty
                                  0.000000    0.795510   clock reconvergence pessimism
                                  0.125978    0.921488   library hold time
                                              0.921488   data required time
---------------------------------------------------------------------------------------------
                                              0.921488   data required time
                                             -1.962677   data arrival time
---------------------------------------------------------------------------------------------
                                              1.041189   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _171_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000224    4.620255 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.048643    0.426278    0.413819    5.034074 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.426278    0.000067    5.034141 ^ _171_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.034141   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000070    0.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978    0.545245 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000298    0.545543 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795543   clock uncertainty
                                  0.000000    0.795543   clock reconvergence pessimism
                                  0.369767    1.165310   library removal time
                                              1.165310   data required time
---------------------------------------------------------------------------------------------
                                              1.165310   data required time
                                             -5.034141   data arrival time
---------------------------------------------------------------------------------------------
                                              3.868831   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _175_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000224    4.620255 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.048643    0.426278    0.413819    5.034074 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.426278    0.000253    5.034327 ^ _175_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.034327   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000070    0.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978    0.545245 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000193    0.545438 ^ _175_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795438   clock uncertainty
                                  0.000000    0.795438   clock reconvergence pessimism
                                  0.369767    1.165205   library removal time
                                              1.165205   data required time
---------------------------------------------------------------------------------------------
                                              1.165205   data required time
                                             -5.034327   data arrival time
---------------------------------------------------------------------------------------------
                                              3.869122   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _176_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000224    4.620255 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.048643    0.426278    0.413819    5.034074 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.426278    0.000232    5.034306 ^ _176_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.034306   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000070    0.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978    0.545245 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000172    0.545417 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795418   clock uncertainty
                                  0.000000    0.795418   clock reconvergence pessimism
                                  0.369767    1.165185   library removal time
                                              1.165185   data required time
---------------------------------------------------------------------------------------------
                                              1.165185   data required time
                                             -5.034306   data arrival time
---------------------------------------------------------------------------------------------
                                              3.869121   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _170_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369463    0.000737    5.101786 ^ _170_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.101786   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000134    0.312331 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233807    0.546138 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000026    0.546163 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796163   clock uncertainty
                                  0.000000    0.796163   clock reconvergence pessimism
                                  0.365279    1.161443   library removal time
                                              1.161443   data required time
---------------------------------------------------------------------------------------------
                                              1.161443   data required time
                                             -5.101786   data arrival time
---------------------------------------------------------------------------------------------
                                              3.940343   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _173_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369464    0.000904    5.101953 ^ _173_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.101953   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000134    0.312331 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233807    0.546138 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000145    0.546283 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796283   clock uncertainty
                                  0.000000    0.796283   clock reconvergence pessimism
                                  0.365279    1.161562   library removal time
                                              1.161562   data required time
---------------------------------------------------------------------------------------------
                                              1.161562   data required time
                                             -5.101953   data arrival time
---------------------------------------------------------------------------------------------
                                              3.940391   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _169_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369464    0.000925    5.101974 ^ _169_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.101974   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000134    0.312331 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233807    0.546138 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000156    0.546293 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796293   clock uncertainty
                                  0.000000    0.796293   clock reconvergence pessimism
                                  0.365279    1.161572   library removal time
                                              1.161572   data required time
---------------------------------------------------------------------------------------------
                                              1.161572   data required time
                                             -5.101974   data arrival time
---------------------------------------------------------------------------------------------
                                              3.940402   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _174_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369464    0.000942    5.101991 ^ _174_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.101991   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000134    0.312331 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233807    0.546138 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000102    0.546240 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796240   clock uncertainty
                                  0.000000    0.796240   clock reconvergence pessimism
                                  0.365279    1.161519   library removal time
                                              1.161519   data required time
---------------------------------------------------------------------------------------------
                                              1.161519   data required time
                                             -5.101991   data arrival time
---------------------------------------------------------------------------------------------
                                              3.940472   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _180_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369465    0.001062    5.102110 ^ _180_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.102110   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000134    0.312331 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233807    0.546138 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000101    0.546239 ^ _180_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796239   clock uncertainty
                                  0.000000    0.796239   clock reconvergence pessimism
                                  0.365279    1.161518   library removal time
                                              1.161518   data required time
---------------------------------------------------------------------------------------------
                                              1.161518   data required time
                                             -5.102110   data arrival time
---------------------------------------------------------------------------------------------
                                              3.940593   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _178_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369465    0.001108    5.102157 ^ _178_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.102157   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000134    0.312331 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233807    0.546138 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000125    0.546263 ^ _178_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796263   clock uncertainty
                                  0.000000    0.796263   clock reconvergence pessimism
                                  0.365279    1.161542   library removal time
                                              1.161542   data required time
---------------------------------------------------------------------------------------------
                                              1.161542   data required time
                                             -5.102157   data arrival time
---------------------------------------------------------------------------------------------
                                              3.940615   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _179_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369465    0.001124    5.102172 ^ _179_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.102172   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000134    0.312331 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233807    0.546138 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000133    0.546270 ^ _179_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796270   clock uncertainty
                                  0.000000    0.796270   clock reconvergence pessimism
                                  0.365279    1.161550   library removal time
                                              1.161550   data required time
---------------------------------------------------------------------------------------------
                                              1.161550   data required time
                                             -5.102172   data arrival time
---------------------------------------------------------------------------------------------
                                              3.940623   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _198_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369462    0.000301    5.101349 ^ _198_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.101349   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000070    0.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978    0.545245 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000265    0.545510 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795510   clock uncertainty
                                  0.000000    0.795510   clock reconvergence pessimism
                                  0.365116    1.160626   library removal time
                                              1.160626   data required time
---------------------------------------------------------------------------------------------
                                              1.160626   data required time
                                             -5.101349   data arrival time
---------------------------------------------------------------------------------------------
                                              3.940723   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369462    0.000353    5.101402 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.101402   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000070    0.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978    0.545245 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000188    0.545433 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795433   clock uncertainty
                                  0.000000    0.795433   clock reconvergence pessimism
                                  0.365116    1.160549   library removal time
                                              1.160549   data required time
---------------------------------------------------------------------------------------------
                                              1.160549   data required time
                                             -5.101402   data arrival time
---------------------------------------------------------------------------------------------
                                              3.940852   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _172_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369462    0.000472    5.101520 ^ _172_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.101520   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000070    0.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978    0.545245 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000285    0.545530 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795530   clock uncertainty
                                  0.000000    0.795530   clock reconvergence pessimism
                                  0.365116    1.160647   library removal time
                                              1.160647   data required time
---------------------------------------------------------------------------------------------
                                              1.160647   data required time
                                             -5.101520   data arrival time
---------------------------------------------------------------------------------------------
                                              3.940874   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003963    0.115122    0.039420    4.039420 ^ ena (in)
                                                         ena (net)
                      0.115122    0.000000    4.039420 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015795    0.309725    0.311507    4.350927 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.309725    0.000074    4.351001 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.030753    0.290222    0.232517    4.583518 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.290222    0.000112    4.583630 v _136_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003591    0.378087    0.261744    4.845374 ^ _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.378087    0.000008    4.845382 ^ _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.845382   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000071   20.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978   20.545246 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000284   20.545530 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295530   clock uncertainty
                                  0.000000   20.295530   clock reconvergence pessimism
                                 -0.350058   19.945473   library setup time
                                             19.945473   data required time
---------------------------------------------------------------------------------------------
                                             19.945473   data required time
                                             -4.845382   data arrival time
---------------------------------------------------------------------------------------------
                                             15.100092   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003963    0.115122    0.039420    4.039420 ^ ena (in)
                                                         ena (net)
                      0.115122    0.000000    4.039420 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015795    0.309725    0.311507    4.350927 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.309725    0.000074    4.351001 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.030753    0.290222    0.232517    4.583518 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.290222    0.000136    4.583653 v _133_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003480    0.372749    0.259156    4.842809 ^ _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.372749    0.000006    4.842815 ^ _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.842815   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000071   20.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978   20.545246 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000297   20.545544 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295544   clock uncertainty
                                  0.000000   20.295544   clock reconvergence pessimism
                                 -0.349232   19.946312   library setup time
                                             19.946312   data required time
---------------------------------------------------------------------------------------------
                                             19.946312   data required time
                                             -4.842815   data arrival time
---------------------------------------------------------------------------------------------
                                             15.103496   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003963    0.115122    0.039420    4.039420 ^ ena (in)
                                                         ena (net)
                      0.115122    0.000000    4.039420 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015795    0.309725    0.311507    4.350927 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.309725    0.000074    4.351001 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.030753    0.290222    0.232517    4.583518 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.290222    0.000174    4.583691 v _128_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004769    0.275048    0.224556    4.808247 ^ _128_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.275048    0.000028    4.808275 ^ _169_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.808275   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000135   20.312332 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233806   20.546139 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000156   20.546293 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296295   clock uncertainty
                                  0.000000   20.296295   clock reconvergence pessimism
                                 -0.332160   19.964134   library setup time
                                             19.964134   data required time
---------------------------------------------------------------------------------------------
                                             19.964134   data required time
                                             -4.808275   data arrival time
---------------------------------------------------------------------------------------------
                                             15.155859   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003963    0.115122    0.039420    4.039420 ^ ena (in)
                                                         ena (net)
                      0.115122    0.000000    4.039420 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015795    0.309725    0.311507    4.350927 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.309725    0.000074    4.351001 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.030753    0.290222    0.232517    4.583518 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.290222    0.000154    4.583672 v _138_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004693    0.270594    0.224504    4.808176 ^ _138_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.270594    0.000026    4.808202 ^ _173_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.808202   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000135   20.312332 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233806   20.546139 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000146   20.546284 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296284   clock uncertainty
                                  0.000000   20.296284   clock reconvergence pessimism
                                 -0.331319   19.964966   library setup time
                                             19.964966   data required time
---------------------------------------------------------------------------------------------
                                             19.964966   data required time
                                             -4.808202   data arrival time
---------------------------------------------------------------------------------------------
                                             15.156763   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003963    0.115122    0.039420    4.039420 ^ ena (in)
                                                         ena (net)
                      0.115122    0.000000    4.039420 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015795    0.309725    0.311507    4.350927 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.309725    0.000092    4.351019 ^ _154_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004451    0.236569    0.177267    4.528286 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _077_ (net)
                      0.236569    0.000008    4.528294 v _155_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003296    0.305462    0.255966    4.784260 ^ _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _043_ (net)
                      0.305462    0.000004    4.784264 ^ _198_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.784264   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000071   20.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978   20.545246 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000265   20.545511 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295511   clock uncertainty
                                  0.000000   20.295511   clock reconvergence pessimism
                                 -0.338064   19.957447   library setup time
                                             19.957447   data required time
---------------------------------------------------------------------------------------------
                                             19.957447   data required time
                                             -4.784264   data arrival time
---------------------------------------------------------------------------------------------
                                             15.173184   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003963    0.115122    0.039420    4.039420 ^ ena (in)
                                                         ena (net)
                      0.115122    0.000000    4.039420 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015795    0.309725    0.311507    4.350927 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.309725    0.000074    4.351001 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.030753    0.290222    0.232517    4.583518 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.290222    0.000151    4.583668 v _140_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003394    0.236002    0.202080    4.785748 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.236002    0.000005    4.785753 ^ _174_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.785753   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000135   20.312332 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233806   20.546139 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000103   20.546242 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296242   clock uncertainty
                                  0.000000   20.296242   clock reconvergence pessimism
                                 -0.324783   19.971458   library setup time
                                             19.971458   data required time
---------------------------------------------------------------------------------------------
                                             19.971458   data required time
                                             -4.785753   data arrival time
---------------------------------------------------------------------------------------------
                                             15.185705   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003963    0.115122    0.039420    4.039420 ^ ena (in)
                                                         ena (net)
                      0.115122    0.000000    4.039420 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015795    0.309725    0.311507    4.350927 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.309725    0.000074    4.351001 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.030753    0.290222    0.232517    4.583518 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.290222    0.000184    4.583702 v _130_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003297    0.233407    0.200397    4.784099 ^ _130_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.233407    0.000004    4.784103 ^ _170_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.784103   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000135   20.312332 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233806   20.546139 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000027   20.546164 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296165   clock uncertainty
                                  0.000000   20.296165   clock reconvergence pessimism
                                 -0.324293   19.971872   library setup time
                                             19.971872   data required time
---------------------------------------------------------------------------------------------
                                             19.971872   data required time
                                             -4.784103   data arrival time
---------------------------------------------------------------------------------------------
                                             15.187768   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _172_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369462    0.000472    5.101520 ^ _172_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.101520   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000071   20.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978   20.545246 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000284   20.545530 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295530   clock uncertainty
                                  0.000000   20.295530   clock reconvergence pessimism
                                  0.203770   20.499300   library recovery time
                                             20.499300   data required time
---------------------------------------------------------------------------------------------
                                             20.499300   data required time
                                             -5.101520   data arrival time
---------------------------------------------------------------------------------------------
                                             15.397781   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369462    0.000353    5.101402 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.101402   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000071   20.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978   20.545246 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000187   20.545433 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295433   clock uncertainty
                                  0.000000   20.295433   clock reconvergence pessimism
                                  0.203770   20.499203   library recovery time
                                             20.499203   data required time
---------------------------------------------------------------------------------------------
                                             20.499203   data required time
                                             -5.101402   data arrival time
---------------------------------------------------------------------------------------------
                                             15.397800   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _198_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369462    0.000301    5.101349 ^ _198_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.101349   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000071   20.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978   20.545246 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000265   20.545511 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295511   clock uncertainty
                                  0.000000   20.295511   clock reconvergence pessimism
                                  0.203770   20.499281   library recovery time
                                             20.499281   data required time
---------------------------------------------------------------------------------------------
                                             20.499281   data required time
                                             -5.101349   data arrival time
---------------------------------------------------------------------------------------------
                                             15.397932   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _178_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369465    0.001108    5.102157 ^ _178_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.102157   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000135   20.312332 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233806   20.546139 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000126   20.546265 ^ _178_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296265   clock uncertainty
                                  0.000000   20.296265   clock reconvergence pessimism
                                  0.203918   20.500183   library recovery time
                                             20.500183   data required time
---------------------------------------------------------------------------------------------
                                             20.500183   data required time
                                             -5.102157   data arrival time
---------------------------------------------------------------------------------------------
                                             15.398026   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _179_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369465    0.001124    5.102172 ^ _179_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.102172   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000135   20.312332 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233806   20.546139 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000133   20.546270 ^ _179_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296272   clock uncertainty
                                  0.000000   20.296272   clock reconvergence pessimism
                                  0.203918   20.500191   library recovery time
                                             20.500191   data required time
---------------------------------------------------------------------------------------------
                                             20.500191   data required time
                                             -5.102172   data arrival time
---------------------------------------------------------------------------------------------
                                             15.398018   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _180_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369465    0.001062    5.102110 ^ _180_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.102110   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000135   20.312332 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233806   20.546139 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000101   20.546240 ^ _180_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296240   clock uncertainty
                                  0.000000   20.296240   clock reconvergence pessimism
                                  0.203918   20.500158   library recovery time
                                             20.500158   data required time
---------------------------------------------------------------------------------------------
                                             20.500158   data required time
                                             -5.102110   data arrival time
---------------------------------------------------------------------------------------------
                                             15.398047   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _174_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369464    0.000942    5.101991 ^ _174_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.101991   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000135   20.312332 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233806   20.546139 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000103   20.546242 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296242   clock uncertainty
                                  0.000000   20.296242   clock reconvergence pessimism
                                  0.203918   20.500160   library recovery time
                                             20.500160   data required time
---------------------------------------------------------------------------------------------
                                             20.500160   data required time
                                             -5.101991   data arrival time
---------------------------------------------------------------------------------------------
                                             15.398170   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _169_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369464    0.000925    5.101974 ^ _169_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.101974   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000135   20.312332 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233806   20.546139 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000156   20.546293 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296295   clock uncertainty
                                  0.000000   20.296295   clock reconvergence pessimism
                                  0.203918   20.500214   library recovery time
                                             20.500214   data required time
---------------------------------------------------------------------------------------------
                                             20.500214   data required time
                                             -5.101974   data arrival time
---------------------------------------------------------------------------------------------
                                             15.398239   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _173_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369464    0.000904    5.101953 ^ _173_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.101953   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000135   20.312332 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233806   20.546139 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000146   20.546284 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296284   clock uncertainty
                                  0.000000   20.296284   clock reconvergence pessimism
                                  0.203918   20.500202   library recovery time
                                             20.500202   data required time
---------------------------------------------------------------------------------------------
                                             20.500202   data required time
                                             -5.101953   data arrival time
---------------------------------------------------------------------------------------------
                                             15.398251   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _170_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369463    0.000737    5.101786 ^ _170_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.101786   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000135   20.312332 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233806   20.546139 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000027   20.546164 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.296165   clock uncertainty
                                  0.000000   20.296165   clock reconvergence pessimism
                                  0.203918   20.500084   library recovery time
                                             20.500084   data required time
---------------------------------------------------------------------------------------------
                                             20.500084   data required time
                                             -5.101786   data arrival time
---------------------------------------------------------------------------------------------
                                             15.398298   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _175_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000224    4.620255 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.048643    0.426278    0.413819    5.034074 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.426278    0.000253    5.034327 ^ _175_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.034327   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000071   20.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978   20.545246 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000192   20.545439 ^ _175_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295439   clock uncertainty
                                  0.000000   20.295439   clock reconvergence pessimism
                                  0.194949   20.490387   library recovery time
                                             20.490387   data required time
---------------------------------------------------------------------------------------------
                                             20.490387   data required time
                                             -5.034327   data arrival time
---------------------------------------------------------------------------------------------
                                             15.456060   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _176_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000224    4.620255 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.048643    0.426278    0.413819    5.034074 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.426278    0.000232    5.034306 ^ _176_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.034306   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000071   20.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978   20.545246 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000172   20.545418 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295420   clock uncertainty
                                  0.000000   20.295420   clock reconvergence pessimism
                                  0.194949   20.490368   library recovery time
                                             20.490368   data required time
---------------------------------------------------------------------------------------------
                                             20.490368   data required time
                                             -5.034306   data arrival time
---------------------------------------------------------------------------------------------
                                             15.456061   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _171_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000224    4.620255 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.048643    0.426278    0.413819    5.034074 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.426278    0.000067    5.034141 ^ _171_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.034141   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000071   20.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978   20.545246 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000297   20.545544 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295544   clock uncertainty
                                  0.000000   20.295544   clock reconvergence pessimism
                                  0.194949   20.490492   library recovery time
                                             20.490492   data required time
---------------------------------------------------------------------------------------------
                                             20.490492   data required time
                                             -5.034141   data arrival time
---------------------------------------------------------------------------------------------
                                             15.456351   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _172_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369462    0.000472    5.101520 ^ _172_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.101520   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000071   20.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978   20.545246 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000284   20.545530 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295530   clock uncertainty
                                  0.000000   20.295530   clock reconvergence pessimism
                                  0.203770   20.499300   library recovery time
                                             20.499300   data required time
---------------------------------------------------------------------------------------------
                                             20.499300   data required time
                                             -5.101520   data arrival time
---------------------------------------------------------------------------------------------
                                             15.397781   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003963    0.115122    0.039420    4.039420 ^ ena (in)
                                                         ena (net)
                      0.115122    0.000000    4.039420 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015795    0.309725    0.311507    4.350927 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.309725    0.000074    4.351001 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.030753    0.290222    0.232517    4.583518 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.290222    0.000112    4.583630 v _136_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003591    0.378087    0.261744    4.845374 ^ _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.378087    0.000008    4.845382 ^ _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.845382   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025198    0.136455    0.062990   20.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000   20.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207   20.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000071   20.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978   20.545246 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000284   20.545530 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295530   clock uncertainty
                                  0.000000   20.295530   clock reconvergence pessimism
                                 -0.350058   19.945473   library setup time
                                             19.945473   data required time
---------------------------------------------------------------------------------------------
                                             19.945473   data required time
                                             -4.845382   data arrival time
---------------------------------------------------------------------------------------------
                                             15.100092   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 8 unannotated drivers.
 ui_in[1]
 ui_in[2]
 uio_in[3]
 uio_in[4]
 uio_in[5]
 uio_in[6]
 uio_in[7]
 clkload0/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_5v00: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_5v00: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_5v00: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 18 unclocked register/latch pins.
  _168_/CLK
  _181_/CLK
  _182_/CLK
  _183_/CLK
  _184_/CLK
  _185_/CLK
  _186_/CLK
  _187_/CLK
  _188_/CLK
  _189_/CLK
  _190_/CLK
  _191_/CLK
  _192_/CLK
  _193_/CLK
  _194_/CLK
  _195_/CLK
  _196_/CLK
  _197_/CLK
Warning: There are 48 unconstrained endpoints.
  uio_oe[0]
  uio_oe[1]
  uio_oe[2]
  uio_oe[3]
  uio_oe[4]
  uio_oe[5]
  uio_oe[6]
  uio_oe[7]
  uio_out[0]
  uio_out[1]
  uio_out[2]
  uio_out[3]
  uio_out[4]
  uio_out[5]
  uio_out[6]
  uio_out[7]
  uo_out[0]
  uo_out[1]
  uo_out[2]
  uo_out[3]
  uo_out[4]
  uo_out[5]
  uo_out[6]
  uo_out[7]
  _168_/D
  _175_/D
  _176_/D
  _177_/D
  _178_/D
  _179_/D
  _180_/D
  _181_/D
  _182_/D
  _183_/D
  _184_/D
  _185_/D
  _186_/D
  _187_/D
  _188_/D
  _189_/D
  _190_/D
  _191_/D
  _192_/D
  _193_/D
  _194_/D
  _195_/D
  _196_/D
  _197_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           4.330931e-04 2.605415e-05 1.358747e-08 4.591609e-04  37.6%
Combinational        6.780188e-05 4.167888e-05 1.400926e-08 1.094948e-04   9.0%
Clock                5.200899e-04 1.319594e-04 8.732282e-09 6.520581e-04  53.4%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.020985e-03 1.996925e-04 3.632901e-08 1.220714e-03 100.0%
                            83.6%        16.4%         0.0%
Writing metric power__internal__total: 0.0010209849569946527
Writing metric power__switching__total: 0.00019969248387496918
Writing metric power__leakage__total: 3.6329009134306034e-8
Writing metric power__total: 0.0012207137187942863

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_tt_025C_5v00: -0.25087579945774485
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.545417 source latency _176_/CLK ^
-0.546293 target latency _169_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250876 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_tt_025C_5v00: 0.2507730483139098
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.546283 source latency _173_/CLK ^
-0.545510 target latency _198_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250773 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_tt_025C_5v00: 0.688724929914394
nom_tt_025C_5v00: 0.688724929914394
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_tt_025C_5v00: 15.100092270638186
nom_tt_025C_5v00: 15.100092270638186
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_tt_025C_5v00: 0
nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__hold_r2r__ws__corner:nom_tt_025C_5v00: 0.688725
Writing metric timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__setup_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__setup_r2r__ws__corner:nom_tt_025C_5v00: 1e30
Writing metric timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.545417         network latency _176_/CLK
        2.292961 network latency _168_/CLK
---------------
0.545417 2.292961 latency
        1.747544 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
1.293519         network latency _187_/CLK
        2.028339 network latency _168_/CLK
---------------
1.293519 2.028339 latency
        0.734821 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.503513         network latency _176_/CLK
        0.504466 network latency _169_/CLK
---------------
0.503513 0.504466 latency
        0.000953 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 2.95 fmax = 339.30
%OL_END_REPORT
