#ifndef out_arm_plat_zynq7k_core_include_generated_asm_defines_h
#define out_arm_plat_zynq7k_core_include_generated_asm_defines_h
#define SM_NSEC_CTX_R0	88	/* offsetof(struct sm_nsec_ctx, r0)	*/
#define SM_NSEC_CTX_R8	68	/* offsetof(struct sm_nsec_ctx, r8)	*/
#define SM_SEC_CTX_R0	68	/* offsetof(struct sm_sec_ctx, r0)	*/
#define SM_SEC_CTX_MON_LR	100	/* offsetof(struct sm_sec_ctx, mon_lr)	*/
#define SM_CTX_SIZE	240	/* sizeof(struct sm_ctx)	*/
#define SM_CTX_NSEC	112	/* offsetof(struct sm_ctx, nsec)	*/
#define SM_CTX_SEC	4	/* offsetof(struct sm_ctx, sec)	*/
#define THREAD_VECTOR_TABLE_FIQ_ENTRY	24	/* offsetof(struct thread_vector_table, fiq_entry)	*/
#define THREAD_SVC_REG_R0	4	/* offsetof(struct thread_svc_regs, r0)	*/
#define THREAD_SVC_REG_R5	24	/* offsetof(struct thread_svc_regs, r5)	*/
#define THREAD_SVC_REG_R6	28	/* offsetof(struct thread_svc_regs, r6)	*/
#endif
