module wideexpr_00684(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {(-($signed((s7)<<(u2))))^(2'b01)};
  assign y1 = ({4{-($signed((-(2'sb01))^~((ctrl[5]?3'sb100:-((s0)<<(s1))))))}})>=((({2{5'sb01001}})!=((({3{$unsigned((5'b11011)>=(s7))}})!=(u1))|(({(ctrl[0]?~^(s2):$unsigned(s4))})>=(s6))))>>({4{(s3)>>>(({2{s5}})<((s2)>=((4'sb0111)>>((4'b1010)+(u6)))))}}));
  assign y2 = $signed((+({3{6'b011111}}))>>>(5'sb00111));
  assign y3 = s3;
  assign y4 = $signed({4{{((6'sb010011)>>((s2)<=(2'b11)))+(3'sb010),$unsigned(-((s1)^~(3'sb111))),s7}}});
  assign y5 = 5'sb01001;
  assign y6 = (-(-($signed(s1))))&(((ctrl[7]?1'sb0:-((ctrl[7]?+(s3):(3'sb001)>>>(s2)))))-(4'sb0010));
  assign y7 = 1'b0;
endmodule
