
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/ip/rv_plic/rtl/rv_plic_gateway.sv Cov: 100% </h3>
<pre style="margin:0; padding:0 ">   1: // Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">   2: // Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">   3: // SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">   4: //</pre>
<pre style="margin:0; padding:0 ">   5: // RISC-V Platform-Level Interrupt Gateways module</pre>
<pre style="margin:0; padding:0 ">   6: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   7: module rv_plic_gateway #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   8:   parameter int N_SOURCE = 32</pre>
<pre style="margin:0; padding:0 ">   9: ) (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  10:   input clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  11:   input rst_ni,</pre>
<pre style="margin:0; padding:0 ">  12: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  13:   input [N_SOURCE-1:0] src,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  14:   input [N_SOURCE-1:0] le,      // Level0 Edge1</pre>
<pre style="margin:0; padding:0 ">  15: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  16:   input [N_SOURCE-1:0] claim, // $onehot0(claim)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  17:   input [N_SOURCE-1:0] complete, // $onehot0(complete)</pre>
<pre style="margin:0; padding:0 ">  18: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  19:   output logic [N_SOURCE-1:0] ip</pre>
<pre style="margin:0; padding:0 ">  20: );</pre>
<pre style="margin:0; padding:0 ">  21: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  22:   logic [N_SOURCE-1:0] ia;    // Interrupt Active</pre>
<pre style="margin:0; padding:0 ">  23: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  24:   logic [N_SOURCE-1:0] set;   // Set: (le) ? src & ~src_d : src ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  25:   logic [N_SOURCE-1:0] src_d;</pre>
<pre style="margin:0; padding:0 ">  26: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  27:   always_ff @(posedge clk_i or negedge rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  28:     if (!rst_ni) src_d <= '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  29:     else         src_d <= src;</pre>
<pre style="margin:0; padding:0 ">  30:   end</pre>
<pre style="margin:0; padding:0 ">  31: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  32:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  33:     for (int i = 0 ; i < N_SOURCE; i++) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  34:       set[i] = (le[i]) ? src[i] & ~src_d[i] : src[i] ;</pre>
<pre style="margin:0; padding:0 ">  35:     end</pre>
<pre style="margin:0; padding:0 ">  36:   end</pre>
<pre style="margin:0; padding:0 ">  37: </pre>
<pre style="margin:0; padding:0 ">  38:   // Interrupt pending is set by source (depends on le), cleared by claim.</pre>
<pre style="margin:0; padding:0 ">  39:   // Until interrupt is claimed, set doesn't affect ip.</pre>
<pre style="margin:0; padding:0 ">  40:   // RISC-V PLIC spec mentioned it can have counter for edge triggered</pre>
<pre style="margin:0; padding:0 ">  41:   // But skipped the feature as counter consumes substantial logic size.</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  42:   always_ff @(posedge clk_i or negedge rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  43:     if (!rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  44:       ip <= '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  45:     end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  46:       ip <= (ip | (set & ~ia & ~ip)) & (~(ip & claim));</pre>
<pre style="margin:0; padding:0 ">  47:     end</pre>
<pre style="margin:0; padding:0 ">  48:   end</pre>
<pre style="margin:0; padding:0 ">  49: </pre>
<pre style="margin:0; padding:0 ">  50:   // Interrupt active is to control ip. If ip is set then until completed</pre>
<pre style="margin:0; padding:0 ">  51:   // by target, ip shouldn't be set by source even claim can clear ip.</pre>
<pre style="margin:0; padding:0 ">  52:   // ia can be cleared only when ia was set. If `set` and `complete` happen</pre>
<pre style="margin:0; padding:0 ">  53:   // at the same time, always `set` wins.</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  54:   always_ff @(posedge clk_i or negedge rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  55:     if (!rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  56:       ia <= '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  57:     end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  58:       ia <= (ia | (set & ~ia)) & (~(ia & complete & ~ip));</pre>
<pre style="margin:0; padding:0 ">  59:     end</pre>
<pre style="margin:0; padding:0 ">  60:   end</pre>
<pre style="margin:0; padding:0 ">  61: </pre>
<pre style="margin:0; padding:0 ">  62: endmodule</pre>
<pre style="margin:0; padding:0 ">  63: </pre>
</body>
</html>
