

================================================================
== Vitis HLS Report for 'mm1_stage_0_1_Pipeline_l_S_k_0_k_l_S_i_0_i'
================================================================
* Date:           Wed Jan 14 16:41:19 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4103|     4103|  41.030 us|  41.030 us|  4103|  4103|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_k_0_k_l_S_i_0_i  |     4101|     4101|         7|          1|          1|  4096|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.52>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 11 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln24_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln24"   --->   Operation 13 'read' 'zext_ln24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln24_cast = zext i6 %zext_ln24_read"   --->   Operation 14 'zext' 'zext_ln24_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %k"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [kernel.cpp:29]   --->   Operation 19 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.85ns)   --->   "%icmp_ln29 = icmp_eq  i13 %indvar_flatten_load, i13 4096" [kernel.cpp:29]   --->   Operation 20 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.02ns)   --->   "%add_ln29_2 = add i13 %indvar_flatten_load, i13 1" [kernel.cpp:29]   --->   Operation 21 'add' 'add_ln29_2' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %.preheader1, void %.preheader.preheader.exitStub" [kernel.cpp:29]   --->   Operation 22 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [kernel.cpp:30]   --->   Operation 23 'load' 'i_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%k_load = load i7 %k"   --->   Operation 24 'load' 'k_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.85ns)   --->   "%add_ln29 = add i7 %k_load, i7 1" [kernel.cpp:29]   --->   Operation 25 'add' 'add_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.71ns)   --->   "%icmp_ln30 = icmp_eq  i7 %i_load, i7 64" [kernel.cpp:30]   --->   Operation 26 'icmp' 'icmp_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.37ns)   --->   "%select_ln29 = select i1 %icmp_ln30, i7 0, i7 %i_load" [kernel.cpp:29]   --->   Operation 27 'select' 'select_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_1)   --->   "%empty_42 = trunc i7 %add_ln29" [kernel.cpp:29]   --->   Operation 28 'trunc' 'empty_42' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_1)   --->   "%tmp_7_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_42, i6 0" [kernel.cpp:29]   --->   Operation 29 'bitconcatenate' 'tmp_7_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.37ns)   --->   "%select_ln29_1 = select i1 %icmp_ln30, i7 %add_ln29, i7 %k_load" [kernel.cpp:29]   --->   Operation 30 'select' 'select_ln29_1' <Predicate = (!icmp_ln29)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%select_ln29_1_cast = zext i7 %select_ln29_1" [kernel.cpp:29]   --->   Operation 31 'zext' 'select_ln29_1_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_1)   --->   "%empty_43 = trunc i7 %k_load"   --->   Operation 32 'trunc' 'empty_43' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_1)   --->   "%tmp27_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_43, i6 0" [kernel.cpp:29]   --->   Operation 33 'bitconcatenate' 'tmp27_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_1)   --->   "%select_ln29_2 = select i1 %icmp_ln30, i12 %tmp_7_cast, i12 %tmp27_cast" [kernel.cpp:29]   --->   Operation 34 'select' 'select_ln29_2' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.99ns) (out node of the LUT)   --->   "%add_ln29_1 = add i12 %select_ln29_2, i12 %zext_ln24_cast" [kernel.cpp:29]   --->   Operation 35 'add' 'add_ln29_1' <Predicate = (!icmp_ln29)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%add_ln29_1_cast = zext i12 %add_ln29_1" [kernel.cpp:29]   --->   Operation 36 'zext' 'add_ln29_1_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%v1_addr = getelementptr i32 %v1, i64 0, i64 %add_ln29_1_cast" [kernel.cpp:29]   --->   Operation 37 'getelementptr' 'v1_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (1.29ns)   --->   "%v1_load = load i12 %v1_addr" [kernel.cpp:29]   --->   Operation 38 'load' 'v1_load' <Predicate = (!icmp_ln29)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i7 %select_ln29" [kernel.cpp:30]   --->   Operation 39 'zext' 'zext_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i7 %select_ln29" [kernel.cpp:32]   --->   Operation 40 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_8_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln32, i6 0" [kernel.cpp:32]   --->   Operation 41 'bitconcatenate' 'tmp_8_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.99ns)   --->   "%add_ln32 = add i12 %tmp_8_cast, i12 %select_ln29_1_cast" [kernel.cpp:32]   --->   Operation 42 'add' 'add_ln32' <Predicate = (!icmp_ln29)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i12 %add_ln32" [kernel.cpp:32]   --->   Operation 43 'zext' 'zext_ln32' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%v0_addr = getelementptr i32 %v0, i64 0, i64 %zext_ln32" [kernel.cpp:32]   --->   Operation 44 'getelementptr' 'v0_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.29ns)   --->   "%v8 = load i12 %v0_addr" [kernel.cpp:32]   --->   Operation 45 'load' 'v8' <Predicate = (!icmp_ln29)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%c_col_addr = getelementptr i32 %c_col, i64 0, i64 %zext_ln30" [kernel.cpp:35]   --->   Operation 46 'getelementptr' 'c_col_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.85ns)   --->   "%add_ln30 = add i7 %select_ln29, i7 1" [kernel.cpp:30]   --->   Operation 47 'add' 'add_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.46ns)   --->   "%store_ln29 = store i13 %add_ln29_2, i13 %indvar_flatten" [kernel.cpp:29]   --->   Operation 48 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.46>
ST_1 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln29 = store i7 %select_ln29_1, i7 %k" [kernel.cpp:29]   --->   Operation 49 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.46>
ST_1 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln30 = store i7 %add_ln30, i7 %i" [kernel.cpp:30]   --->   Operation 50 'store' 'store_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.21>
ST_2 : Operation 51 [1/2] (1.29ns)   --->   "%v1_load = load i12 %v1_addr" [kernel.cpp:29]   --->   Operation 51 'load' 'v1_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 52 [1/2] (1.29ns)   --->   "%v8 = load i12 %v0_addr" [kernel.cpp:32]   --->   Operation 52 'load' 'v8' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 53 [2/2] (5.91ns)   --->   "%v10 = fmul i32 %v8, i32 %v1_load" [kernel.cpp:34]   --->   Operation 53 'fmul' 'v10' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [2/2] (1.29ns)   --->   "%v11 = load i6 %c_col_addr" [kernel.cpp:35]   --->   Operation 54 'load' 'v11' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 5.91>
ST_3 : Operation 55 [1/2] (5.91ns)   --->   "%v10 = fmul i32 %v8, i32 %v1_load" [kernel.cpp:34]   --->   Operation 55 'fmul' 'v10' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/2] (1.29ns)   --->   "%v11 = load i6 %c_col_addr" [kernel.cpp:35]   --->   Operation 56 'load' 'v11' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 7.29>
ST_4 : Operation 57 [3/3] (7.29ns)   --->   "%v12 = fadd i32 %v11, i32 %v10" [kernel.cpp:36]   --->   Operation 57 'fadd' 'v12' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.29>
ST_5 : Operation 58 [2/3] (7.29ns)   --->   "%v12 = fadd i32 %v11, i32 %v10" [kernel.cpp:36]   --->   Operation 58 'fadd' 'v12' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 59 [1/3] (7.29ns)   --->   "%v12 = fadd i32 %v11, i32 %v10" [kernel.cpp:36]   --->   Operation 59 'fadd' 'v12' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_k_0_k_l_S_i_0_i_str"   --->   Operation 60 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 61 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%specpipeline_ln30 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_23" [kernel.cpp:30]   --->   Operation 62 'specpipeline' 'specpipeline_ln30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [kernel.cpp:30]   --->   Operation 63 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (1.29ns)   --->   "%store_ln37 = store i32 %v12, i6 %c_col_addr" [kernel.cpp:37]   --->   Operation 64 'store' 'store_ln37' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 65 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.53ns
The critical path consists of the following:
	'alloca' operation ('k') [6]  (0 ns)
	'load' operation ('k_load') on local variable 'k' [21]  (0 ns)
	'add' operation ('add_ln29', kernel.cpp:29) [22]  (0.856 ns)
	'select' operation ('select_ln29_1', kernel.cpp:29) [29]  (0.378 ns)
	'add' operation ('add_ln32', kernel.cpp:32) [41]  (0.996 ns)
	'getelementptr' operation ('v0_addr', kernel.cpp:32) [43]  (0 ns)
	'load' operation ('v8', kernel.cpp:32) on array 'v0' [46]  (1.3 ns)

 <State 2>: 7.21ns
The critical path consists of the following:
	'load' operation ('v1_load', kernel.cpp:29) on array 'v1' [37]  (1.3 ns)
	'fmul' operation ('v10', kernel.cpp:34) [47]  (5.91 ns)

 <State 3>: 5.91ns
The critical path consists of the following:
	'fmul' operation ('v10', kernel.cpp:34) [47]  (5.91 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v12', kernel.cpp:36) [50]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v12', kernel.cpp:36) [50]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('v12', kernel.cpp:36) [50]  (7.3 ns)

 <State 7>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln37', kernel.cpp:37) of variable 'v12', kernel.cpp:36 on array 'c_col' [51]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
