#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028c5370d330 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0000028c537d7110_0 .net "DataAdr", 31 0, L_0000028c538240c0;  1 drivers
v0000028c537d6c10_0 .net "MemWrite", 0 0, L_0000028c53827350;  1 drivers
v0000028c537d7750_0 .net "WriteData", 31 0, L_0000028c53823300;  1 drivers
v0000028c537d60d0_0 .var "clk", 0 0;
v0000028c537d6990_0 .var "reset", 0 0;
S_0000028c5370d4c0 .scope module, "dut" "top" 2 7, 3 5 0, S_0000028c5370d330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v0000028c537d6cb0_0 .net "DataAdr", 31 0, L_0000028c538240c0;  alias, 1 drivers
v0000028c537d7f70_0 .net "Instr", 31 0, L_0000028c53827580;  1 drivers
v0000028c537d7610_0 .net "MemWrite", 0 0, L_0000028c53827350;  alias, 1 drivers
v0000028c537d7250_0 .net "PC", 31 0, v0000028c537d1b70_0;  1 drivers
v0000028c537d7390_0 .net "ReadData", 31 0, L_0000028c53827f90;  1 drivers
v0000028c537d65d0_0 .net "WriteData", 31 0, L_0000028c53823300;  alias, 1 drivers
v0000028c537d6530_0 .net "clk", 0 0, v0000028c537d60d0_0;  1 drivers
v0000028c537d7cf0_0 .net "reset", 0 0, v0000028c537d6990_0;  1 drivers
S_0000028c536c9d30 .scope module, "arm" "arm" 3 20, 4 5 0, S_0000028c5370d4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "OPResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v0000028c537d4160_0 .net "ALUControl", 1 0, v0000028c537ca560_0;  1 drivers
v0000028c537d4b60_0 .net "ALUFlags", 3 0, L_0000028c53825740;  1 drivers
v0000028c537d5240_0 .net "ALUSrc", 0 0, L_0000028c537d62b0;  1 drivers
v0000028c537d5ce0_0 .net "FPUControl", 1 0, v0000028c537cbbe0_0;  1 drivers
v0000028c537d43e0_0 .net "FPUFlags", 3 0, L_0000028c538238a0;  1 drivers
v0000028c537d52e0_0 .net "ImmSrc", 1 0, L_0000028c537d6670;  1 drivers
v0000028c537d5d80_0 .net "Instr", 31 0, L_0000028c53827580;  alias, 1 drivers
v0000028c537d4200_0 .net "MemWrite", 0 0, L_0000028c53827350;  alias, 1 drivers
v0000028c537d42a0_0 .net "MemtoReg", 0 0, L_0000028c537d7d90;  1 drivers
v0000028c537d45c0_0 .net "OPResult", 31 0, L_0000028c538240c0;  alias, 1 drivers
v0000028c537cc9d0_0 .net "PC", 31 0, v0000028c537d1b70_0;  alias, 1 drivers
v0000028c537d6ad0_0 .net "PCSrc", 0 0, L_0000028c53827820;  1 drivers
v0000028c537d7bb0_0 .net "ReadData", 31 0, L_0000028c53827f90;  alias, 1 drivers
v0000028c537d63f0_0 .net "RegSrc", 1 0, L_0000028c537d77f0;  1 drivers
v0000028c537d76b0_0 .net "RegWrite", 0 0, L_0000028c53827e40;  1 drivers
v0000028c537d6e90_0 .net "ResSrc", 0 0, L_0000028c537d72f0;  1 drivers
v0000028c537d6df0_0 .net "WriteData", 31 0, L_0000028c53823300;  alias, 1 drivers
v0000028c537d6850_0 .net "clk", 0 0, v0000028c537d60d0_0;  alias, 1 drivers
v0000028c537d6f30_0 .net "reset", 0 0, v0000028c537d6990_0;  alias, 1 drivers
L_0000028c53825600 .part L_0000028c53827580, 12, 20;
S_0000028c536c9ec0 .scope module, "c" "controller" 4 34, 5 4 0, S_0000028c536c9d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 4 "FPUFlags";
    .port_info 5 /OUTPUT 2 "RegSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 2 "ImmSrc";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 2 "ALUControl";
    .port_info 10 /OUTPUT 1 "MemWrite";
    .port_info 11 /OUTPUT 1 "MemtoReg";
    .port_info 12 /OUTPUT 1 "PCSrc";
    .port_info 13 /OUTPUT 1 "ResSrc";
    .port_info 14 /OUTPUT 2 "FPUControl";
v0000028c537cd470_0 .net "ALUControl", 1 0, v0000028c537ca560_0;  alias, 1 drivers
v0000028c537cdc90_0 .net "ALUFlags", 3 0, L_0000028c53825740;  alias, 1 drivers
v0000028c537cdf10_0 .net "ALUSrc", 0 0, L_0000028c537d62b0;  alias, 1 drivers
v0000028c537cd5b0_0 .net "FPUControl", 1 0, v0000028c537cbbe0_0;  alias, 1 drivers
v0000028c537cd290_0 .net "FPUFlagW", 1 0, v0000028c537ca880_0;  1 drivers
v0000028c537cd790_0 .net "FPUFlags", 3 0, L_0000028c538238a0;  alias, 1 drivers
v0000028c537cc6b0_0 .net "FlagW", 1 0, v0000028c537cbc80_0;  1 drivers
v0000028c537cc570_0 .net "ImmSrc", 1 0, L_0000028c537d6670;  alias, 1 drivers
v0000028c537cd010_0 .net "Instr", 31 12, L_0000028c53825600;  1 drivers
v0000028c537cc890_0 .net "MemW", 0 0, L_0000028c537d67b0;  1 drivers
v0000028c537cccf0_0 .net "MemWrite", 0 0, L_0000028c53827350;  alias, 1 drivers
v0000028c537ccbb0_0 .net "MemtoReg", 0 0, L_0000028c537d7d90;  alias, 1 drivers
v0000028c537cd650_0 .net "PCS", 0 0, L_0000028c53705f10;  1 drivers
v0000028c537cddd0_0 .net "PCSrc", 0 0, L_0000028c53827820;  alias, 1 drivers
v0000028c537cc750_0 .net "RegSrc", 1 0, L_0000028c537d77f0;  alias, 1 drivers
v0000028c537cd6f0_0 .net "RegW", 0 0, L_0000028c537d6350;  1 drivers
v0000028c537cc110_0 .net "RegWrite", 0 0, L_0000028c53827e40;  alias, 1 drivers
v0000028c537cc430_0 .net "ResSrc", 0 0, L_0000028c537d72f0;  alias, 1 drivers
v0000028c537cd1f0_0 .net "clk", 0 0, v0000028c537d60d0_0;  alias, 1 drivers
v0000028c537cde70_0 .net "reset", 0 0, v0000028c537d6990_0;  alias, 1 drivers
L_0000028c537d7a70 .part L_0000028c53825600, 14, 2;
L_0000028c537d7930 .part L_0000028c53825600, 8, 6;
L_0000028c537d7430 .part L_0000028c53825600, 0, 4;
L_0000028c53824660 .part L_0000028c53825600, 16, 4;
S_0000028c5370a7f0 .scope module, "cl" "condlogic" 5 58, 6 4 0, S_0000028c536c9ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 4 "FPUFlags";
    .port_info 5 /INPUT 2 "FlagW";
    .port_info 6 /INPUT 1 "PCS";
    .port_info 7 /INPUT 1 "RegW";
    .port_info 8 /INPUT 1 "MemW";
    .port_info 9 /INPUT 1 "ResSrc";
    .port_info 10 /INPUT 2 "FPUFlagW";
    .port_info 11 /OUTPUT 1 "PCSrc";
    .port_info 12 /OUTPUT 1 "RegWrite";
    .port_info 13 /OUTPUT 1 "MemWrite";
L_0000028c53827eb0 .functor AND 2, L_0000028c537d7890, L_0000028c538251a0, C4<11>, C4<11>;
L_0000028c53827e40 .functor AND 1, L_0000028c537d6350, v0000028c53749730_0, C4<1>, C4<1>;
L_0000028c53827350 .functor AND 1, L_0000028c537d67b0, v0000028c53749730_0, C4<1>, C4<1>;
L_0000028c53827820 .functor AND 1, L_0000028c53705f10, v0000028c53749730_0, C4<1>, C4<1>;
v0000028c537caa60_0 .net "ALUFlags", 3 0, L_0000028c53825740;  alias, 1 drivers
v0000028c537caf60_0 .net "Cond", 3 0, L_0000028c53824660;  1 drivers
v0000028c537cb140_0 .net "CondEx", 0 0, v0000028c53749730_0;  1 drivers
v0000028c537caba0_0 .net "FPUFlagW", 1 0, v0000028c537ca880_0;  alias, 1 drivers
v0000028c537ca1a0_0 .net "FPUFlags", 3 0, L_0000028c538238a0;  alias, 1 drivers
v0000028c537cb960_0 .net "FlagW", 1 0, v0000028c537cbc80_0;  alias, 1 drivers
v0000028c537ca240_0 .net "FlagWmux", 1 0, L_0000028c537d7890;  1 drivers
v0000028c537ca920_0 .net "FlagWrite", 1 0, L_0000028c53827eb0;  1 drivers
v0000028c537cac40_0 .net "Flags", 3 0, L_0000028c53824840;  1 drivers
v0000028c537ca600_0 .net "Flagsmux", 3 0, L_0000028c537d79d0;  1 drivers
v0000028c537ca380_0 .net "MemW", 0 0, L_0000028c537d67b0;  alias, 1 drivers
v0000028c537cb1e0_0 .net "MemWrite", 0 0, L_0000028c53827350;  alias, 1 drivers
v0000028c537cb320_0 .net "PCS", 0 0, L_0000028c53705f10;  alias, 1 drivers
v0000028c537cbf00_0 .net "PCSrc", 0 0, L_0000028c53827820;  alias, 1 drivers
v0000028c537ca420_0 .net "RegW", 0 0, L_0000028c537d6350;  alias, 1 drivers
v0000028c537cb000_0 .net "RegWrite", 0 0, L_0000028c53827e40;  alias, 1 drivers
v0000028c537ca740_0 .net "ResSrc", 0 0, L_0000028c537d72f0;  alias, 1 drivers
v0000028c537ca4c0_0 .net *"_ivl_13", 1 0, L_0000028c538251a0;  1 drivers
v0000028c537cae20_0 .net "clk", 0 0, v0000028c537d60d0_0;  alias, 1 drivers
v0000028c537cab00_0 .net "reset", 0 0, v0000028c537d6990_0;  alias, 1 drivers
L_0000028c537d7b10 .part L_0000028c53827eb0, 1, 1;
L_0000028c538245c0 .part L_0000028c537d79d0, 2, 2;
L_0000028c53823760 .part L_0000028c53827eb0, 0, 1;
L_0000028c538239e0 .part L_0000028c537d79d0, 0, 2;
L_0000028c53824840 .concat8 [ 2 2 0 0], v0000028c537ca060_0, v0000028c537ca2e0_0;
L_0000028c538251a0 .concat [ 1 1 0 0], v0000028c53749730_0, v0000028c53749730_0;
S_0000028c5370a980 .scope module, "cc" "condcheck" 6 66, 7 1 0, S_0000028c5370a7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_0000028c538274a0 .functor BUFZ 4, L_0000028c53824840, C4<0000>, C4<0000>, C4<0000>;
L_0000028c538272e0 .functor XNOR 1, L_0000028c53824d40, L_0000028c53823da0, C4<0>, C4<0>;
v0000028c53749a50_0 .net "Cond", 3 0, L_0000028c53824660;  alias, 1 drivers
v0000028c53749730_0 .var "CondEx", 0 0;
v0000028c53749eb0_0 .net "Flags", 3 0, L_0000028c53824840;  alias, 1 drivers
v0000028c53737130_0 .net *"_ivl_6", 3 0, L_0000028c538274a0;  1 drivers
v0000028c537385d0_0 .net "carry", 0 0, L_0000028c53823260;  1 drivers
v0000028c53738850_0 .net "ge", 0 0, L_0000028c538272e0;  1 drivers
v0000028c53738c10_0 .net "neg", 0 0, L_0000028c53824d40;  1 drivers
v0000028c53738d50_0 .net "overflow", 0 0, L_0000028c53823da0;  1 drivers
v0000028c536f2cd0_0 .net "zero", 0 0, L_0000028c538242a0;  1 drivers
E_0000028c53762490/0 .event anyedge, v0000028c53749a50_0, v0000028c536f2cd0_0, v0000028c537385d0_0, v0000028c53738c10_0;
E_0000028c53762490/1 .event anyedge, v0000028c53738d50_0, v0000028c53738850_0;
E_0000028c53762490 .event/or E_0000028c53762490/0, E_0000028c53762490/1;
L_0000028c53824d40 .part L_0000028c538274a0, 3, 1;
L_0000028c538242a0 .part L_0000028c538274a0, 2, 1;
L_0000028c53823260 .part L_0000028c538274a0, 1, 1;
L_0000028c53823da0 .part L_0000028c538274a0, 0, 1;
S_0000028c5370ab10 .scope module, "flagreg0" "flopenr" 6 59, 8 1 0, S_0000028c5370a7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0000028c53762dd0 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000000010>;
v0000028c537cad80_0 .net "clk", 0 0, v0000028c537d60d0_0;  alias, 1 drivers
v0000028c537ca7e0_0 .net "d", 1 0, L_0000028c538239e0;  1 drivers
v0000028c537cb460_0 .net "en", 0 0, L_0000028c53823760;  1 drivers
v0000028c537ca060_0 .var "q", 1 0;
v0000028c537cb5a0_0 .net "reset", 0 0, v0000028c537d6990_0;  alias, 1 drivers
E_0000028c53762c50 .event posedge, v0000028c537cb5a0_0, v0000028c537cad80_0;
S_0000028c536d49d0 .scope module, "flagreg1" "flopenr" 6 52, 8 1 0, S_0000028c5370a7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0000028c53762e50 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000000010>;
v0000028c537ca9c0_0 .net "clk", 0 0, v0000028c537d60d0_0;  alias, 1 drivers
v0000028c537cb500_0 .net "d", 1 0, L_0000028c538245c0;  1 drivers
v0000028c537cbaa0_0 .net "en", 0 0, L_0000028c537d7b10;  1 drivers
v0000028c537ca2e0_0 .var "q", 1 0;
v0000028c537cb6e0_0 .net "reset", 0 0, v0000028c537d6990_0;  alias, 1 drivers
S_0000028c536d4b60 .scope module, "muxFlagW" "mux2" 6 40, 9 1 0, S_0000028c5370a7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "d0";
    .port_info 1 /INPUT 2 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 2 "y";
P_0000028c53762e90 .param/l "WIDTH" 0 9 7, +C4<00000000000000000000000000000010>;
v0000028c537cb640_0 .net "d0", 1 0, v0000028c537cbc80_0;  alias, 1 drivers
v0000028c537cb280_0 .net "d1", 1 0, v0000028c537ca880_0;  alias, 1 drivers
v0000028c537cb780_0 .net "s", 0 0, L_0000028c537d72f0;  alias, 1 drivers
v0000028c537cb820_0 .net "y", 1 0, L_0000028c537d7890;  alias, 1 drivers
L_0000028c537d7890 .functor MUXZ 2, v0000028c537cbc80_0, v0000028c537ca880_0, L_0000028c537d72f0, C4<>;
S_0000028c536d4cf0 .scope module, "muxFlags" "mux2" 6 46, 9 1 0, S_0000028c5370a7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0000028c53762790 .param/l "WIDTH" 0 9 7, +C4<00000000000000000000000000000100>;
v0000028c537caec0_0 .net "d0", 3 0, L_0000028c53825740;  alias, 1 drivers
v0000028c537cb8c0_0 .net "d1", 3 0, L_0000028c538238a0;  alias, 1 drivers
v0000028c537ca100_0 .net "s", 0 0, L_0000028c537d72f0;  alias, 1 drivers
v0000028c537cb3c0_0 .net "y", 3 0, L_0000028c537d79d0;  alias, 1 drivers
L_0000028c537d79d0 .functor MUXZ 4, L_0000028c53825740, L_0000028c538238a0, L_0000028c537d72f0, C4<>;
S_0000028c536c88e0 .scope module, "dec" "decode" 5 41, 10 1 0, S_0000028c536c9ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Op";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /INPUT 4 "Rd";
    .port_info 3 /OUTPUT 2 "FlagW";
    .port_info 4 /OUTPUT 1 "PCS";
    .port_info 5 /OUTPUT 1 "RegW";
    .port_info 6 /OUTPUT 1 "MemW";
    .port_info 7 /OUTPUT 1 "MemtoReg";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
    .port_info 10 /OUTPUT 2 "RegSrc";
    .port_info 11 /OUTPUT 2 "ALUControl";
    .port_info 12 /OUTPUT 2 "FPUControl";
    .port_info 13 /OUTPUT 1 "ResSrc";
    .port_info 14 /OUTPUT 2 "FPUFlagW";
L_0000028c5373e2f0 .functor AND 1, L_0000028c537d6a30, L_0000028c537d6350, C4<1>, C4<1>;
L_0000028c53705f10 .functor OR 1, L_0000028c5373e2f0, L_0000028c537d71b0, C4<0>, C4<0>;
v0000028c537ca560_0 .var "ALUControl", 1 0;
v0000028c537ca6a0_0 .net "ALUOp", 0 0, L_0000028c537d6d50;  1 drivers
v0000028c537cba00_0 .net "ALUSrc", 0 0, L_0000028c537d62b0;  alias, 1 drivers
v0000028c537cbb40_0 .net "Branch", 0 0, L_0000028c537d71b0;  1 drivers
v0000028c537cbbe0_0 .var "FPUControl", 1 0;
v0000028c537ca880_0 .var "FPUFlagW", 1 0;
v0000028c537cbc80_0 .var "FlagW", 1 0;
v0000028c537cb0a0_0 .net "Funct", 5 0, L_0000028c537d7930;  1 drivers
v0000028c537cbd20_0 .net "ImmSrc", 1 0, L_0000028c537d6670;  alias, 1 drivers
v0000028c537cbdc0_0 .net "MemW", 0 0, L_0000028c537d67b0;  alias, 1 drivers
v0000028c537cbe60_0 .net "MemtoReg", 0 0, L_0000028c537d7d90;  alias, 1 drivers
v0000028c537cace0_0 .net "Op", 1 0, L_0000028c537d7a70;  1 drivers
v0000028c537cdb50_0 .net "PCS", 0 0, L_0000028c53705f10;  alias, 1 drivers
v0000028c537cc610_0 .net "Rd", 3 0, L_0000028c537d7430;  1 drivers
v0000028c537cc4d0_0 .net "RegSrc", 1 0, L_0000028c537d77f0;  alias, 1 drivers
v0000028c537cd970_0 .net "RegW", 0 0, L_0000028c537d6350;  alias, 1 drivers
v0000028c537cc070_0 .net "ResSrc", 0 0, L_0000028c537d72f0;  alias, 1 drivers
v0000028c537cc390_0 .net *"_ivl_11", 10 0, v0000028c537ccb10_0;  1 drivers
L_0000028c537db0b8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000028c537cd510_0 .net/2u *"_ivl_12", 3 0, L_0000028c537db0b8;  1 drivers
v0000028c537cd0b0_0 .net *"_ivl_14", 0 0, L_0000028c537d6a30;  1 drivers
v0000028c537cc1b0_0 .net *"_ivl_16", 0 0, L_0000028c5373e2f0;  1 drivers
v0000028c537ccb10_0 .var "controls", 10 0;
E_0000028c537621d0 .event anyedge, v0000028c537cb780_0, v0000028c537cb0a0_0;
E_0000028c53762b50 .event anyedge, v0000028c537ca6a0_0, v0000028c537cb0a0_0, v0000028c537ca560_0;
E_0000028c53762b90 .event anyedge, v0000028c537cace0_0, v0000028c537cb0a0_0;
L_0000028c537d77f0 .part v0000028c537ccb10_0, 9, 2;
L_0000028c537d6670 .part v0000028c537ccb10_0, 7, 2;
L_0000028c537d62b0 .part v0000028c537ccb10_0, 6, 1;
L_0000028c537d7d90 .part v0000028c537ccb10_0, 5, 1;
L_0000028c537d6350 .part v0000028c537ccb10_0, 4, 1;
L_0000028c537d67b0 .part v0000028c537ccb10_0, 3, 1;
L_0000028c537d71b0 .part v0000028c537ccb10_0, 2, 1;
L_0000028c537d6d50 .part v0000028c537ccb10_0, 1, 1;
L_0000028c537d72f0 .part v0000028c537ccb10_0, 0, 1;
L_0000028c537d6a30 .cmp/eq 4, L_0000028c537d7430, L_0000028c537db0b8;
S_0000028c536ced10 .scope module, "dp" "datapath" 4 51, 11 8 0, S_0000028c536c9d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "RegSrc";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 2 "ImmSrc";
    .port_info 5 /INPUT 1 "ALUSrc";
    .port_info 6 /INPUT 2 "ALUControl";
    .port_info 7 /INPUT 2 "FPUControl";
    .port_info 8 /INPUT 1 "MemtoReg";
    .port_info 9 /INPUT 1 "PCSrc";
    .port_info 10 /INPUT 1 "ResSrc";
    .port_info 11 /OUTPUT 4 "ALUFlags";
    .port_info 12 /OUTPUT 4 "FPUFlags";
    .port_info 13 /OUTPUT 32 "PC";
    .port_info 14 /INPUT 32 "Instr";
    .port_info 15 /OUTPUT 32 "OPResult";
    .port_info 16 /OUTPUT 32 "WriteData";
    .port_info 17 /INPUT 32 "ReadData";
v0000028c537d4480_0 .net "ALUControl", 1 0, v0000028c537ca560_0;  alias, 1 drivers
v0000028c537d5b00_0 .net "ALUFlags", 3 0, L_0000028c53825740;  alias, 1 drivers
v0000028c537d5740_0 .net "ALUResult", 31 0, v0000028c537cc2f0_0;  1 drivers
v0000028c537d5100_0 .net "ALUSrc", 0 0, L_0000028c537d62b0;  alias, 1 drivers
v0000028c537d4980_0 .net "ExtImm", 31 0, v0000028c537cfde0_0;  1 drivers
v0000028c537d57e0_0 .net "FPUControl", 1 0, v0000028c537cbbe0_0;  alias, 1 drivers
v0000028c537d5880_0 .net "FPUFlags", 3 0, L_0000028c538238a0;  alias, 1 drivers
v0000028c537d5f60_0 .net "FPUResult", 31 0, v0000028c537cfb60_0;  1 drivers
v0000028c537d5920_0 .net "ImmSrc", 1 0, L_0000028c537d6670;  alias, 1 drivers
v0000028c537d5420_0 .net "Instr", 31 0, L_0000028c53827580;  alias, 1 drivers
v0000028c537d4de0_0 .net "MemtoReg", 0 0, L_0000028c537d7d90;  alias, 1 drivers
v0000028c537d59c0_0 .net "OPResult", 31 0, L_0000028c538240c0;  alias, 1 drivers
v0000028c537d5e20_0 .net "PC", 31 0, v0000028c537d1b70_0;  alias, 1 drivers
v0000028c537d4fc0_0 .net "PCNext", 31 0, L_0000028c538231c0;  1 drivers
v0000028c537d51a0_0 .net "PCPlus4", 31 0, L_0000028c53824a20;  1 drivers
v0000028c537d5560_0 .net "PCPlus8", 31 0, L_0000028c53824700;  1 drivers
v0000028c537d5060_0 .net "PCSrc", 0 0, L_0000028c53827820;  alias, 1 drivers
v0000028c537d4e80_0 .net "RA1", 3 0, L_0000028c53824de0;  1 drivers
v0000028c537d5a60_0 .net "RA2", 3 0, L_0000028c53824b60;  1 drivers
v0000028c537d4f20_0 .net "ReadData", 31 0, L_0000028c53827f90;  alias, 1 drivers
v0000028c537d4ca0_0 .net "RegSrc", 1 0, L_0000028c537d77f0;  alias, 1 drivers
v0000028c537d48e0_0 .net "RegWrite", 0 0, L_0000028c53827e40;  alias, 1 drivers
v0000028c537d5ba0_0 .net "ResSrc", 0 0, L_0000028c537d72f0;  alias, 1 drivers
v0000028c537d5ec0_0 .net "Result", 31 0, L_0000028c53823940;  1 drivers
v0000028c537d4340_0 .net "SrcA", 31 0, L_0000028c53823b20;  1 drivers
v0000028c537d4a20_0 .net "SrcB", 31 0, L_0000028c53823580;  1 drivers
v0000028c537d4d40_0 .net "WriteData", 31 0, L_0000028c53823300;  alias, 1 drivers
v0000028c537d4520_0 .net "clk", 0 0, v0000028c537d60d0_0;  alias, 1 drivers
v0000028c537d5c40_0 .net "reset", 0 0, v0000028c537d6990_0;  alias, 1 drivers
L_0000028c53823a80 .part L_0000028c53827580, 16, 4;
L_0000028c53825380 .part L_0000028c537d77f0, 0, 1;
L_0000028c53823c60 .part L_0000028c53827580, 0, 4;
L_0000028c53824ca0 .part L_0000028c53827580, 12, 4;
L_0000028c538257e0 .part L_0000028c537d77f0, 1, 1;
L_0000028c53825060 .part L_0000028c53827580, 12, 4;
L_0000028c53823800 .part L_0000028c53827580, 0, 24;
S_0000028c5370ccd0 .scope module, "alu" "alu" 11 119, 12 1 0, S_0000028c536ced10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 2 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 4 "ALUFlags";
L_0000028c53827430 .functor NOT 33, L_0000028c53823bc0, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>;
L_0000028c537db460 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000028c53827dd0 .functor XNOR 1, L_0000028c53825420, L_0000028c537db460, C4<0>, C4<0>;
L_0000028c538275f0 .functor AND 1, L_0000028c53827dd0, L_0000028c538256a0, C4<1>, C4<1>;
L_0000028c537db4a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000028c53827890 .functor XNOR 1, L_0000028c53824ac0, L_0000028c537db4a8, C4<0>, C4<0>;
L_0000028c538277b0 .functor XOR 1, L_0000028c538243e0, L_0000028c53824fc0, C4<0>, C4<0>;
L_0000028c53827cf0 .functor AND 1, L_0000028c53827890, L_0000028c538277b0, C4<1>, C4<1>;
L_0000028c53827f20 .functor XOR 1, L_0000028c53823e40, L_0000028c538254c0, C4<0>, C4<0>;
L_0000028c53827510 .functor XOR 1, L_0000028c53827f20, L_0000028c53823120, C4<0>, C4<0>;
L_0000028c53827d60 .functor NOT 1, L_0000028c53827510, C4<0>, C4<0>, C4<0>;
L_0000028c53827a50 .functor AND 1, L_0000028c53827cf0, L_0000028c53827d60, C4<1>, C4<1>;
v0000028c537cd830_0 .net "ALUControl", 1 0, v0000028c537ca560_0;  alias, 1 drivers
v0000028c537cc250_0 .net "ALUFlags", 3 0, L_0000028c53825740;  alias, 1 drivers
v0000028c537cc2f0_0 .var "Result", 31 0;
v0000028c537cc7f0_0 .net *"_ivl_0", 32 0, L_0000028c538248e0;  1 drivers
v0000028c537ccf70_0 .net *"_ivl_10", 32 0, L_0000028c53827430;  1 drivers
v0000028c537cce30_0 .net *"_ivl_12", 32 0, L_0000028c53823620;  1 drivers
L_0000028c537db388 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028c537cd8d0_0 .net *"_ivl_15", 0 0, L_0000028c537db388;  1 drivers
v0000028c537cda10_0 .net *"_ivl_16", 32 0, L_0000028c53825240;  1 drivers
v0000028c537cc930_0 .net *"_ivl_18", 32 0, L_0000028c53823f80;  1 drivers
v0000028c537cca70_0 .net *"_ivl_21", 0 0, L_0000028c53823d00;  1 drivers
v0000028c537cdab0_0 .net *"_ivl_22", 32 0, L_0000028c53824520;  1 drivers
L_0000028c537db3d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028c537ccc50_0 .net *"_ivl_25", 31 0, L_0000028c537db3d0;  1 drivers
L_0000028c537db2f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028c537ccd90_0 .net *"_ivl_3", 0 0, L_0000028c537db2f8;  1 drivers
L_0000028c537db418 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028c537cdbf0_0 .net/2u *"_ivl_30", 31 0, L_0000028c537db418;  1 drivers
v0000028c537cd330_0 .net *"_ivl_35", 0 0, L_0000028c53825420;  1 drivers
v0000028c537cced0_0 .net/2u *"_ivl_36", 0 0, L_0000028c537db460;  1 drivers
v0000028c537cd150_0 .net *"_ivl_38", 0 0, L_0000028c53827dd0;  1 drivers
v0000028c537cd3d0_0 .net *"_ivl_41", 0 0, L_0000028c538256a0;  1 drivers
v0000028c537cdd30_0 .net *"_ivl_45", 0 0, L_0000028c53824ac0;  1 drivers
v0000028c537cfca0_0 .net/2u *"_ivl_46", 0 0, L_0000028c537db4a8;  1 drivers
v0000028c537cf660_0 .net *"_ivl_48", 0 0, L_0000028c53827890;  1 drivers
v0000028c537cf520_0 .net *"_ivl_5", 0 0, L_0000028c53824f20;  1 drivers
v0000028c537cf700_0 .net *"_ivl_51", 0 0, L_0000028c538243e0;  1 drivers
v0000028c537cf020_0 .net *"_ivl_53", 0 0, L_0000028c53824fc0;  1 drivers
v0000028c537cf340_0 .net *"_ivl_54", 0 0, L_0000028c538277b0;  1 drivers
v0000028c537cef80_0 .net *"_ivl_56", 0 0, L_0000028c53827cf0;  1 drivers
v0000028c537cfa20_0 .net *"_ivl_59", 0 0, L_0000028c53823e40;  1 drivers
v0000028c537cf840_0 .net *"_ivl_6", 32 0, L_0000028c53823bc0;  1 drivers
v0000028c537cf5c0_0 .net *"_ivl_61", 0 0, L_0000028c538254c0;  1 drivers
v0000028c537cfac0_0 .net *"_ivl_62", 0 0, L_0000028c53827f20;  1 drivers
v0000028c537cff20_0 .net *"_ivl_65", 0 0, L_0000028c53823120;  1 drivers
v0000028c537cf2a0_0 .net *"_ivl_66", 0 0, L_0000028c53827510;  1 drivers
v0000028c537cfe80_0 .net *"_ivl_68", 0 0, L_0000028c53827d60;  1 drivers
L_0000028c537db340 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028c537cf7a0_0 .net *"_ivl_9", 0 0, L_0000028c537db340;  1 drivers
v0000028c537ce4e0_0 .net "a", 31 0, L_0000028c53823b20;  alias, 1 drivers
v0000028c537cee40_0 .net "b", 31 0, L_0000028c53823580;  alias, 1 drivers
v0000028c537cf8e0_0 .net "carry", 0 0, L_0000028c538275f0;  1 drivers
v0000028c537ce120_0 .net "neg", 0 0, L_0000028c538252e0;  1 drivers
v0000028c537ceda0_0 .net "overflow", 0 0, L_0000028c53827a50;  1 drivers
v0000028c537ce620_0 .net "sum", 32 0, L_0000028c53824980;  1 drivers
v0000028c537ce8a0_0 .net "zero", 0 0, L_0000028c53824340;  1 drivers
E_0000028c53762d50 .event anyedge, v0000028c537ca560_0, v0000028c537ce620_0, v0000028c537ce4e0_0, v0000028c537cee40_0;
L_0000028c538248e0 .concat [ 32 1 0 0], L_0000028c53823b20, L_0000028c537db2f8;
L_0000028c53824f20 .part v0000028c537ca560_0, 0, 1;
L_0000028c53823bc0 .concat [ 32 1 0 0], L_0000028c53823580, L_0000028c537db340;
L_0000028c53823620 .concat [ 32 1 0 0], L_0000028c53823580, L_0000028c537db388;
L_0000028c53825240 .functor MUXZ 33, L_0000028c53823620, L_0000028c53827430, L_0000028c53824f20, C4<>;
L_0000028c53823f80 .arith/sum 33, L_0000028c538248e0, L_0000028c53825240;
L_0000028c53823d00 .part v0000028c537ca560_0, 0, 1;
L_0000028c53824520 .concat [ 1 32 0 0], L_0000028c53823d00, L_0000028c537db3d0;
L_0000028c53824980 .arith/sum 33, L_0000028c53823f80, L_0000028c53824520;
L_0000028c538252e0 .part v0000028c537cc2f0_0, 31, 1;
L_0000028c53824340 .cmp/eq 32, v0000028c537cc2f0_0, L_0000028c537db418;
L_0000028c53825420 .part v0000028c537ca560_0, 1, 1;
L_0000028c538256a0 .part L_0000028c53824980, 32, 1;
L_0000028c53824ac0 .part v0000028c537ca560_0, 1, 1;
L_0000028c538243e0 .part L_0000028c53824980, 31, 1;
L_0000028c53824fc0 .part L_0000028c53823b20, 31, 1;
L_0000028c53823e40 .part v0000028c537ca560_0, 0, 1;
L_0000028c538254c0 .part L_0000028c53823b20, 31, 1;
L_0000028c53823120 .part L_0000028c53823580, 31, 1;
L_0000028c53825740 .concat [ 1 1 1 1], L_0000028c53827a50, L_0000028c538275f0, L_0000028c53824340, L_0000028c538252e0;
S_0000028c536f4740 .scope module, "ext" "extend" 11 108, 13 1 0, S_0000028c536ced10;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v0000028c537cfde0_0 .var "ExtImm", 31 0;
v0000028c537ce300_0 .net "ImmSrc", 1 0, L_0000028c537d6670;  alias, 1 drivers
v0000028c537ce3a0_0 .net "Instr", 23 0, L_0000028c53823800;  1 drivers
E_0000028c53762210 .event anyedge, v0000028c537cbd20_0, v0000028c537ce3a0_0;
S_0000028c536f48d0 .scope module, "fpu" "fpu" 11 126, 14 1 0, S_0000028c536ced10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 2 "FPUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 4 "FPUFlags";
v0000028c537cf980_0 .net "FPUControl", 1 0, v0000028c537cbbe0_0;  alias, 1 drivers
v0000028c537cf160_0 .net "FPUFlags", 3 0, L_0000028c538238a0;  alias, 1 drivers
v0000028c537cfb60_0 .var "Result", 31 0;
L_0000028c537db580 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028c537cf3e0_0 .net/2u *"_ivl_12", 31 0, L_0000028c537db580;  1 drivers
v0000028c537cf480_0 .net *"_ivl_5", 0 0, L_0000028c53823ee0;  1 drivers
v0000028c537cf200_0 .net *"_ivl_7", 0 0, L_0000028c538236c0;  1 drivers
v0000028c537cfc00_0 .net *"_ivl_9", 0 0, L_0000028c53825560;  1 drivers
v0000028c537cfd40_0 .net "a", 31 0, L_0000028c53823b20;  alias, 1 drivers
v0000028c537ce080_0 .var "aux", 31 0;
v0000028c537ce6c0_0 .var "aux2", 47 0;
v0000028c537ce1c0_0 .net "b", 31 0, L_0000028c53823580;  alias, 1 drivers
L_0000028c537db4f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028c537ce260_0 .net "carry", 0 0, L_0000028c537db4f0;  1 drivers
v0000028c537ce800_0 .var "control", 1 0;
v0000028c537ce440_0 .var "expoA", 31 0;
v0000028c537ce580_0 .var "expoB", 31 0;
v0000028c537ce760_0 .var "expoR", 31 0;
v0000028c537ceee0_0 .var "mantA", 31 0;
v0000028c537ce940_0 .var "mantAshift", 31 0;
v0000028c537cebc0_0 .var "mantB", 31 0;
v0000028c537ce9e0_0 .var "mantBshift", 31 0;
v0000028c537cea80_0 .var "mantR", 31 0;
v0000028c537ceb20_0 .net "neg", 0 0, L_0000028c53824020;  1 drivers
L_0000028c537db538 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028c537cec60_0 .net "overflow", 0 0, L_0000028c537db538;  1 drivers
v0000028c537ced00_0 .var "productoPosible", 47 0;
v0000028c537d0e50_0 .var "signA", 0 0;
v0000028c537d03b0_0 .var "signB", 0 0;
v0000028c537d13f0_0 .var "signR", 0 0;
v0000028c537d0b30_0 .var "sumaResta", 0 0;
v0000028c537d0d10_0 .net "zero", 0 0, L_0000028c53825880;  1 drivers
E_0000028c53762550/0 .event anyedge, v0000028c537cbbe0_0, v0000028c537ce4e0_0, v0000028c537cee40_0, v0000028c537d03b0_0;
E_0000028c53762550/1 .event anyedge, v0000028c537d0e50_0, v0000028c537ce580_0, v0000028c537ce440_0, v0000028c537cebc0_0;
E_0000028c53762550/2 .event anyedge, v0000028c537ceee0_0, v0000028c537d0b30_0, v0000028c537cea80_0, v0000028c537ce6c0_0;
E_0000028c53762550/3 .event anyedge, v0000028c537ce080_0, v0000028c537ce760_0, v0000028c537ce800_0, v0000028c537ce940_0;
E_0000028c53762550/4 .event anyedge, v0000028c537ce9e0_0, v0000028c537ced00_0, v0000028c537d13f0_0;
E_0000028c53762550 .event/or E_0000028c53762550/0, E_0000028c53762550/1, E_0000028c53762550/2, E_0000028c53762550/3, E_0000028c53762550/4;
L_0000028c53823ee0 .part v0000028c537cbbe0_0, 0, 1;
L_0000028c538236c0 .part v0000028c537cfb60_0, 31, 1;
L_0000028c53825560 .part v0000028c537cfb60_0, 15, 1;
L_0000028c53824020 .functor MUXZ 1, L_0000028c53825560, L_0000028c538236c0, L_0000028c53823ee0, C4<>;
L_0000028c53825880 .cmp/eq 32, v0000028c537cfb60_0, L_0000028c537db580;
L_0000028c538238a0 .concat [ 1 1 1 1], L_0000028c537db538, L_0000028c537db4f0, L_0000028c53825880, L_0000028c53824020;
S_0000028c536f4a60 .scope module, "pcadd1" "adder" 11 69, 15 1 0, S_0000028c536ced10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0000028c537630d0 .param/l "WIDTH" 0 15 6, +C4<00000000000000000000000000100000>;
v0000028c537d18f0_0 .net "a", 31 0, v0000028c537d1b70_0;  alias, 1 drivers
L_0000028c537db100 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000028c537d06d0_0 .net "b", 31 0, L_0000028c537db100;  1 drivers
v0000028c537d0590_0 .net "y", 31 0, L_0000028c53824a20;  alias, 1 drivers
L_0000028c53824a20 .arith/sum 32, v0000028c537d1b70_0, L_0000028c537db100;
S_0000028c537d20a0 .scope module, "pcadd2" "adder" 11 74, 15 1 0, S_0000028c536ced10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0000028c53762250 .param/l "WIDTH" 0 15 6, +C4<00000000000000000000000000100000>;
v0000028c537d1a30_0 .net "a", 31 0, L_0000028c53824a20;  alias, 1 drivers
L_0000028c537db148 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000028c537d15d0_0 .net "b", 31 0, L_0000028c537db148;  1 drivers
v0000028c537d1030_0 .net "y", 31 0, L_0000028c53824700;  alias, 1 drivers
L_0000028c53824700 .arith/sum 32, L_0000028c53824a20, L_0000028c537db148;
S_0000028c537d2eb0 .scope module, "pcmux" "mux2" 11 57, 9 1 0, S_0000028c536ced10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000028c53762290 .param/l "WIDTH" 0 9 7, +C4<00000000000000000000000000100000>;
v0000028c537d1350_0 .net "d0", 31 0, L_0000028c53824a20;  alias, 1 drivers
v0000028c537d1670_0 .net "d1", 31 0, L_0000028c53823940;  alias, 1 drivers
v0000028c537d10d0_0 .net "s", 0 0, L_0000028c53827820;  alias, 1 drivers
v0000028c537d0810_0 .net "y", 31 0, L_0000028c538231c0;  alias, 1 drivers
L_0000028c538231c0 .functor MUXZ 32, L_0000028c53824a20, L_0000028c53823940, L_0000028c53827820, C4<>;
S_0000028c537d2870 .scope module, "pcreg" "flopr" 11 63, 16 1 0, S_0000028c536ced10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0000028c53762f10 .param/l "WIDTH" 0 16 7, +C4<00000000000000000000000000100000>;
v0000028c537d1530_0 .net "clk", 0 0, v0000028c537d60d0_0;  alias, 1 drivers
v0000028c537d1ad0_0 .net "d", 31 0, L_0000028c538231c0;  alias, 1 drivers
v0000028c537d1b70_0 .var "q", 31 0;
v0000028c537d1c10_0 .net "reset", 0 0, v0000028c537d6990_0;  alias, 1 drivers
S_0000028c537d23c0 .scope module, "ra1mux" "mux2" 11 79, 9 1 0, S_0000028c536ced10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0000028c53762590 .param/l "WIDTH" 0 9 7, +C4<00000000000000000000000000000100>;
v0000028c537d0db0_0 .net "d0", 3 0, L_0000028c53823a80;  1 drivers
L_0000028c537db190 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000028c537d1710_0 .net "d1", 3 0, L_0000028c537db190;  1 drivers
v0000028c537d12b0_0 .net "s", 0 0, L_0000028c53825380;  1 drivers
v0000028c537d0130_0 .net "y", 3 0, L_0000028c53824de0;  alias, 1 drivers
L_0000028c53824de0 .functor MUXZ 4, L_0000028c53823a80, L_0000028c537db190, L_0000028c53825380, C4<>;
S_0000028c537d2550 .scope module, "ra2mux" "mux2" 11 85, 9 1 0, S_0000028c536ced10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0000028c53762c90 .param/l "WIDTH" 0 9 7, +C4<00000000000000000000000000000100>;
v0000028c537d1170_0 .net "d0", 3 0, L_0000028c53823c60;  1 drivers
v0000028c537d0bd0_0 .net "d1", 3 0, L_0000028c53824ca0;  1 drivers
v0000028c537d0950_0 .net "s", 0 0, L_0000028c538257e0;  1 drivers
v0000028c537d01d0_0 .net "y", 3 0, L_0000028c53824b60;  alias, 1 drivers
L_0000028c53824b60 .functor MUXZ 4, L_0000028c53823c60, L_0000028c53824ca0, L_0000028c538257e0, C4<>;
S_0000028c537d26e0 .scope module, "resSrcmux" "mux2" 11 133, 9 1 0, S_0000028c536ced10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000028c537624d0 .param/l "WIDTH" 0 9 7, +C4<00000000000000000000000000100000>;
v0000028c537d0f90_0 .net "d0", 31 0, v0000028c537cc2f0_0;  alias, 1 drivers
v0000028c537d04f0_0 .net "d1", 31 0, v0000028c537cfb60_0;  alias, 1 drivers
v0000028c537d0a90_0 .net "s", 0 0, L_0000028c537d72f0;  alias, 1 drivers
v0000028c537d0310_0 .net "y", 31 0, L_0000028c538240c0;  alias, 1 drivers
L_0000028c538240c0 .functor MUXZ 32, v0000028c537cc2f0_0, v0000028c537cfb60_0, L_0000028c537d72f0, C4<>;
S_0000028c537d2230 .scope module, "resmux" "mux2" 11 102, 9 1 0, S_0000028c536ced10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000028c53762710 .param/l "WIDTH" 0 9 7, +C4<00000000000000000000000000100000>;
v0000028c537d08b0_0 .net "d0", 31 0, L_0000028c538240c0;  alias, 1 drivers
v0000028c537d0270_0 .net "d1", 31 0, L_0000028c53827f90;  alias, 1 drivers
v0000028c537d1210_0 .net "s", 0 0, L_0000028c537d7d90;  alias, 1 drivers
v0000028c537d0090_0 .net "y", 31 0, L_0000028c53823940;  alias, 1 drivers
L_0000028c53823940 .functor MUXZ 32, L_0000028c538240c0, L_0000028c53827f90, L_0000028c537d7d90, C4<>;
S_0000028c537d2a00 .scope module, "rf" "regfile" 11 91, 17 1 0, S_0000028c536ced10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_0000028c537db1d8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000028c537d1490_0 .net/2u *"_ivl_0", 3 0, L_0000028c537db1d8;  1 drivers
L_0000028c537db268 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000028c537d1990_0 .net/2u *"_ivl_12", 3 0, L_0000028c537db268;  1 drivers
v0000028c537d0c70_0 .net *"_ivl_14", 0 0, L_0000028c53824c00;  1 drivers
v0000028c537d0630_0 .net *"_ivl_16", 31 0, L_0000028c53824160;  1 drivers
v0000028c537d1cb0_0 .net *"_ivl_18", 5 0, L_0000028c53824200;  1 drivers
v0000028c537d17b0_0 .net *"_ivl_2", 0 0, L_0000028c53824e80;  1 drivers
L_0000028c537db2b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028c537d1850_0 .net *"_ivl_21", 1 0, L_0000028c537db2b0;  1 drivers
v0000028c537d1d50_0 .net *"_ivl_4", 31 0, L_0000028c538247a0;  1 drivers
v0000028c537d0770_0 .net *"_ivl_6", 5 0, L_0000028c53825100;  1 drivers
L_0000028c537db220 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028c537d1df0_0 .net *"_ivl_9", 1 0, L_0000028c537db220;  1 drivers
v0000028c537d09f0_0 .net "clk", 0 0, v0000028c537d60d0_0;  alias, 1 drivers
v0000028c537d1e90_0 .net "r15", 31 0, L_0000028c53824700;  alias, 1 drivers
v0000028c537d0ef0_0 .net "ra1", 3 0, L_0000028c53824de0;  alias, 1 drivers
v0000028c537d1f30_0 .net "ra2", 3 0, L_0000028c53824b60;  alias, 1 drivers
v0000028c537d40c0_0 .net "rd1", 31 0, L_0000028c53823b20;  alias, 1 drivers
v0000028c537d4660_0 .net "rd2", 31 0, L_0000028c53823300;  alias, 1 drivers
v0000028c537d4700 .array "rf", 0 14, 31 0;
v0000028c537d4c00_0 .net "wa3", 3 0, L_0000028c53825060;  1 drivers
v0000028c537d54c0_0 .net "wd3", 31 0, L_0000028c53823940;  alias, 1 drivers
v0000028c537d5600_0 .net "we3", 0 0, L_0000028c53827e40;  alias, 1 drivers
E_0000028c537622d0 .event posedge, v0000028c537cad80_0;
L_0000028c53824e80 .cmp/eq 4, L_0000028c53824de0, L_0000028c537db1d8;
L_0000028c538247a0 .array/port v0000028c537d4700, L_0000028c53825100;
L_0000028c53825100 .concat [ 4 2 0 0], L_0000028c53824de0, L_0000028c537db220;
L_0000028c53823b20 .functor MUXZ 32, L_0000028c538247a0, L_0000028c53824700, L_0000028c53824e80, C4<>;
L_0000028c53824c00 .cmp/eq 4, L_0000028c53824b60, L_0000028c537db268;
L_0000028c53824160 .array/port v0000028c537d4700, L_0000028c53824200;
L_0000028c53824200 .concat [ 4 2 0 0], L_0000028c53824b60, L_0000028c537db2b0;
L_0000028c53823300 .functor MUXZ 32, L_0000028c53824160, L_0000028c53824700, L_0000028c53824c00, C4<>;
S_0000028c537d2b90 .scope module, "srcbmux" "mux2" 11 113, 9 1 0, S_0000028c536ced10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000028c53762c10 .param/l "WIDTH" 0 9 7, +C4<00000000000000000000000000100000>;
v0000028c537d47a0_0 .net "d0", 31 0, L_0000028c53823300;  alias, 1 drivers
v0000028c537d4840_0 .net "d1", 31 0, v0000028c537cfde0_0;  alias, 1 drivers
v0000028c537d56a0_0 .net "s", 0 0, L_0000028c537d62b0;  alias, 1 drivers
v0000028c537d5380_0 .net "y", 31 0, L_0000028c53823580;  alias, 1 drivers
L_0000028c53823580 .functor MUXZ 32, L_0000028c53823300, v0000028c537cfde0_0, L_0000028c537d62b0, C4<>;
S_0000028c537d2d20 .scope module, "dmem" "dmem" 3 34, 18 1 0, S_0000028c5370d4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0000028c53827f90 .functor BUFZ 32, L_0000028c538234e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028c537d7570 .array "RAM", 0 63, 31 0;
v0000028c537d6710_0 .net *"_ivl_0", 31 0, L_0000028c538234e0;  1 drivers
v0000028c537d68f0_0 .net *"_ivl_3", 29 0, L_0000028c53824480;  1 drivers
v0000028c537d6fd0_0 .net "a", 31 0, L_0000028c538240c0;  alias, 1 drivers
v0000028c537d6210_0 .net "clk", 0 0, v0000028c537d60d0_0;  alias, 1 drivers
v0000028c537d7e30_0 .net "rd", 31 0, L_0000028c53827f90;  alias, 1 drivers
v0000028c537d6b70_0 .net "wd", 31 0, L_0000028c53823300;  alias, 1 drivers
v0000028c537d6490_0 .net "we", 0 0, L_0000028c53827350;  alias, 1 drivers
L_0000028c538234e0 .array/port v0000028c537d7570, L_0000028c53824480;
L_0000028c53824480 .part L_0000028c538240c0, 2, 30;
S_0000028c537da3b0 .scope module, "imem" "imem" 3 30, 19 1 0, S_0000028c5370d4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0000028c53827580 .functor BUFZ 32, L_0000028c538233a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028c537d7070 .array "RAM", 0 63, 31 0;
v0000028c537d7c50_0 .net *"_ivl_0", 31 0, L_0000028c538233a0;  1 drivers
v0000028c537d7ed0_0 .net *"_ivl_3", 29 0, L_0000028c53823440;  1 drivers
v0000028c537d6170_0 .net "a", 31 0, v0000028c537d1b70_0;  alias, 1 drivers
v0000028c537d74d0_0 .net "rd", 31 0, L_0000028c53827580;  alias, 1 drivers
L_0000028c538233a0 .array/port v0000028c537d7070, L_0000028c53823440;
L_0000028c53823440 .part v0000028c537d1b70_0, 2, 30;
    .scope S_0000028c536c88e0;
T_0 ;
    %wait E_0000028c53762b90;
    %load/vec4 v0000028c537cace0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_0.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/x;
    %jmp/1 T_0.3, 4;
    %pushi/vec4 2047, 2047, 11;
    %store/vec4 v0000028c537ccb10_0, 0, 11;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0000028c537cb0a0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 82, 0, 11;
    %store/vec4 v0000028c537ccb10_0, 0, 11;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 18, 0, 11;
    %store/vec4 v0000028c537ccb10_0, 0, 11;
T_0.7 ;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v0000028c537cb0a0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 240, 0, 11;
    %store/vec4 v0000028c537ccb10_0, 0, 11;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 1256, 0, 11;
    %store/vec4 v0000028c537ccb10_0, 0, 11;
T_0.9 ;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 836, 0, 11;
    %store/vec4 v0000028c537ccb10_0, 0, 11;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 17, 0, 11;
    %store/vec4 v0000028c537ccb10_0, 0, 11;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000028c536c88e0;
T_1 ;
    %wait E_0000028c53762b50;
    %load/vec4 v0000028c537ca6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000028c537cb0a0_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000028c537ca560_0, 0, 2;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028c537ca560_0, 0, 2;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028c537ca560_0, 0, 2;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028c537ca560_0, 0, 2;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000028c537ca560_0, 0, 2;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %load/vec4 v0000028c537cb0a0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000028c537cbc80_0, 4, 1;
    %load/vec4 v0000028c537cb0a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000028c537ca560_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000028c537ca560_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000028c537cbc80_0, 4, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028c537ca560_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028c537cbc80_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000028c536c88e0;
T_2 ;
    %wait E_0000028c537621d0;
    %load/vec4 v0000028c537cc070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000028c537cb0a0_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000028c537cbbe0_0, 0, 2;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028c537cbbe0_0, 0, 2;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028c537cbbe0_0, 0, 2;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028c537cbbe0_0, 0, 2;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000028c537cbbe0_0, 0, 2;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %load/vec4 v0000028c537cb0a0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000028c537ca880_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000028c537ca880_0, 4, 1;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028c537cbbe0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028c537ca880_0, 0, 2;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000028c536d49d0;
T_3 ;
    %wait E_0000028c53762c50;
    %load/vec4 v0000028c537cb6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028c537ca2e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000028c537cbaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000028c537cb500_0;
    %assign/vec4 v0000028c537ca2e0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000028c5370ab10;
T_4 ;
    %wait E_0000028c53762c50;
    %load/vec4 v0000028c537cb5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028c537ca060_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000028c537cb460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000028c537ca7e0_0;
    %assign/vec4 v0000028c537ca060_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000028c5370a980;
T_5 ;
    %wait E_0000028c53762490;
    %load/vec4 v0000028c53749a50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000028c53749730_0, 0, 1;
    %jmp T_5.16;
T_5.0 ;
    %load/vec4 v0000028c536f2cd0_0;
    %store/vec4 v0000028c53749730_0, 0, 1;
    %jmp T_5.16;
T_5.1 ;
    %load/vec4 v0000028c536f2cd0_0;
    %inv;
    %store/vec4 v0000028c53749730_0, 0, 1;
    %jmp T_5.16;
T_5.2 ;
    %load/vec4 v0000028c537385d0_0;
    %store/vec4 v0000028c53749730_0, 0, 1;
    %jmp T_5.16;
T_5.3 ;
    %load/vec4 v0000028c537385d0_0;
    %inv;
    %store/vec4 v0000028c53749730_0, 0, 1;
    %jmp T_5.16;
T_5.4 ;
    %load/vec4 v0000028c53738c10_0;
    %store/vec4 v0000028c53749730_0, 0, 1;
    %jmp T_5.16;
T_5.5 ;
    %load/vec4 v0000028c53738c10_0;
    %inv;
    %store/vec4 v0000028c53749730_0, 0, 1;
    %jmp T_5.16;
T_5.6 ;
    %load/vec4 v0000028c53738d50_0;
    %store/vec4 v0000028c53749730_0, 0, 1;
    %jmp T_5.16;
T_5.7 ;
    %load/vec4 v0000028c53738d50_0;
    %inv;
    %store/vec4 v0000028c53749730_0, 0, 1;
    %jmp T_5.16;
T_5.8 ;
    %load/vec4 v0000028c537385d0_0;
    %load/vec4 v0000028c536f2cd0_0;
    %inv;
    %and;
    %store/vec4 v0000028c53749730_0, 0, 1;
    %jmp T_5.16;
T_5.9 ;
    %load/vec4 v0000028c537385d0_0;
    %load/vec4 v0000028c536f2cd0_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0000028c53749730_0, 0, 1;
    %jmp T_5.16;
T_5.10 ;
    %load/vec4 v0000028c53738850_0;
    %store/vec4 v0000028c53749730_0, 0, 1;
    %jmp T_5.16;
T_5.11 ;
    %load/vec4 v0000028c53738850_0;
    %inv;
    %store/vec4 v0000028c53749730_0, 0, 1;
    %jmp T_5.16;
T_5.12 ;
    %load/vec4 v0000028c536f2cd0_0;
    %inv;
    %load/vec4 v0000028c53738850_0;
    %and;
    %store/vec4 v0000028c53749730_0, 0, 1;
    %jmp T_5.16;
T_5.13 ;
    %load/vec4 v0000028c536f2cd0_0;
    %inv;
    %load/vec4 v0000028c53738850_0;
    %and;
    %inv;
    %store/vec4 v0000028c53749730_0, 0, 1;
    %jmp T_5.16;
T_5.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028c53749730_0, 0, 1;
    %jmp T_5.16;
T_5.16 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000028c537d2870;
T_6 ;
    %wait E_0000028c53762c50;
    %load/vec4 v0000028c537d1c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028c537d1b70_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000028c537d1ad0_0;
    %assign/vec4 v0000028c537d1b70_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000028c537d2a00;
T_7 ;
    %wait E_0000028c537622d0;
    %load/vec4 v0000028c537d5600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000028c537d54c0_0;
    %load/vec4 v0000028c537d4c00_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c537d4700, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000028c536f4740;
T_8 ;
    %wait E_0000028c53762210;
    %load/vec4 v0000028c537ce300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000028c537cfde0_0, 0, 32;
    %jmp T_8.4;
T_8.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000028c537ce3a0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028c537cfde0_0, 0, 32;
    %jmp T_8.4;
T_8.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000028c537ce3a0_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028c537cfde0_0, 0, 32;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0000028c537ce3a0_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v0000028c537ce3a0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000028c537cfde0_0, 0, 32;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000028c5370ccd0;
T_9 ;
    %wait E_0000028c53762d50;
    %load/vec4 v0000028c537cd830_0;
    %dup/vec4;
    %pushi/vec4 0, 1, 2;
    %cmp/x;
    %jmp/1 T_9.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_9.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/x;
    %jmp/1 T_9.2, 4;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0000028c537ce620_0;
    %pad/u 32;
    %store/vec4 v0000028c537cc2f0_0, 0, 32;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0000028c537ce4e0_0;
    %load/vec4 v0000028c537cee40_0;
    %and;
    %store/vec4 v0000028c537cc2f0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0000028c537ce4e0_0;
    %load/vec4 v0000028c537cee40_0;
    %or;
    %store/vec4 v0000028c537cc2f0_0, 0, 32;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000028c536f48d0;
T_10 ;
    %wait E_0000028c53762550;
    %load/vec4 v0000028c537cf980_0;
    %store/vec4 v0000028c537ce800_0, 0, 2;
    %load/vec4 v0000028c537cf980_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_10.0, 8;
    %load/vec4 v0000028c537cfd40_0;
    %parti/s 1, 31, 6;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %load/vec4 v0000028c537cfd40_0;
    %parti/s 1, 15, 5;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %store/vec4 v0000028c537d0e50_0, 0, 1;
    %load/vec4 v0000028c537cf980_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_10.2, 8;
    %load/vec4 v0000028c537ce1c0_0;
    %parti/s 1, 31, 6;
    %jmp/1 T_10.3, 8;
T_10.2 ; End of true expr.
    %load/vec4 v0000028c537ce1c0_0;
    %parti/s 1, 15, 5;
    %jmp/0 T_10.3, 8;
 ; End of false expr.
    %blend;
T_10.3;
    %store/vec4 v0000028c537d03b0_0, 0, 1;
    %load/vec4 v0000028c537cf980_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_10.4, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000028c537cfd40_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_10.5, 8;
T_10.4 ; End of true expr.
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0000028c537cfd40_0;
    %parti/s 5, 10, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_10.5, 8;
 ; End of false expr.
    %blend;
T_10.5;
    %store/vec4 v0000028c537ce440_0, 0, 32;
    %load/vec4 v0000028c537cf980_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_10.6, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000028c537ce1c0_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_10.7, 8;
T_10.6 ; End of true expr.
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0000028c537ce1c0_0;
    %parti/s 5, 10, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_10.7, 8;
 ; End of false expr.
    %blend;
T_10.7;
    %store/vec4 v0000028c537ce580_0, 0, 32;
    %load/vec4 v0000028c537cf980_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_10.8, 8;
    %pushi/vec4 1, 0, 9;
    %load/vec4 v0000028c537cfd40_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_10.9, 8;
T_10.8 ; End of true expr.
    %pushi/vec4 1, 0, 22;
    %load/vec4 v0000028c537cfd40_0;
    %parti/s 10, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_10.9, 8;
 ; End of false expr.
    %blend;
T_10.9;
    %store/vec4 v0000028c537ceee0_0, 0, 32;
    %load/vec4 v0000028c537cf980_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_10.10, 8;
    %pushi/vec4 1, 0, 9;
    %load/vec4 v0000028c537ce1c0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_10.11, 8;
T_10.10 ; End of true expr.
    %pushi/vec4 1, 0, 22;
    %load/vec4 v0000028c537ce1c0_0;
    %parti/s 10, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_10.11, 8;
 ; End of false expr.
    %blend;
T_10.11;
    %store/vec4 v0000028c537cebc0_0, 0, 32;
    %load/vec4 v0000028c537cf980_0;
    %parti/s 1, 1, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %load/vec4 v0000028c537cfd40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000028c537ce1c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0000028c537cfd40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0000028c537ce1c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_10.14, 9;
    %load/vec4 v0000028c537cfd40_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.16, 8;
    %load/vec4 v0000028c537d03b0_0;
    %jmp/1 T_10.17, 8;
T_10.16 ; End of true expr.
    %load/vec4 v0000028c537d0e50_0;
    %jmp/0 T_10.17, 8;
 ; End of false expr.
    %blend;
T_10.17;
    %store/vec4 v0000028c537d13f0_0, 0, 1;
    %load/vec4 v0000028c537cfd40_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.18, 8;
    %load/vec4 v0000028c537ce580_0;
    %jmp/1 T_10.19, 8;
T_10.18 ; End of true expr.
    %load/vec4 v0000028c537ce440_0;
    %jmp/0 T_10.19, 8;
 ; End of false expr.
    %blend;
T_10.19;
    %store/vec4 v0000028c537ce760_0, 0, 32;
    %load/vec4 v0000028c537cfd40_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.20, 8;
    %load/vec4 v0000028c537cebc0_0;
    %jmp/1 T_10.21, 8;
T_10.20 ; End of true expr.
    %load/vec4 v0000028c537ceee0_0;
    %jmp/0 T_10.21, 8;
 ; End of false expr.
    %blend;
T_10.21;
    %store/vec4 v0000028c537cea80_0, 0, 32;
    %jmp T_10.15;
T_10.14 ;
    %load/vec4 v0000028c537cfd40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000028c537ce1c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0000028c537d0e50_0;
    %load/vec4 v0000028c537d03b0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0000028c537ce440_0;
    %load/vec4 v0000028c537ce580_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000028c537ceee0_0;
    %load/vec4 v0000028c537cebc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_10.22, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028c537d13f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028c537ce760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028c537cea80_0, 0, 32;
    %jmp T_10.23;
T_10.22 ;
    %load/vec4 v0000028c537ce580_0;
    %load/vec4 v0000028c537ce440_0;
    %cmp/u;
    %jmp/0xz  T_10.24, 5;
    %load/vec4 v0000028c537ce440_0;
    %store/vec4 v0000028c537ce760_0, 0, 32;
    %load/vec4 v0000028c537cebc0_0;
    %load/vec4 v0000028c537ce440_0;
    %load/vec4 v0000028c537ce580_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000028c537cebc0_0, 0, 32;
    %jmp T_10.25;
T_10.24 ;
    %load/vec4 v0000028c537ce580_0;
    %store/vec4 v0000028c537ce760_0, 0, 32;
    %load/vec4 v0000028c537ceee0_0;
    %load/vec4 v0000028c537ce580_0;
    %load/vec4 v0000028c537ce440_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000028c537ceee0_0, 0, 32;
T_10.25 ;
    %load/vec4 v0000028c537d0e50_0;
    %load/vec4 v0000028c537d03b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %store/vec4 v0000028c537d0b30_0, 0, 1;
    %load/vec4 v0000028c537d0b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.26, 8;
    %load/vec4 v0000028c537cebc0_0;
    %load/vec4 v0000028c537ceee0_0;
    %cmp/u;
    %jmp/0xz  T_10.28, 5;
    %load/vec4 v0000028c537ceee0_0;
    %load/vec4 v0000028c537cebc0_0;
    %sub;
    %store/vec4 v0000028c537cea80_0, 0, 32;
    %load/vec4 v0000028c537d0e50_0;
    %store/vec4 v0000028c537d13f0_0, 0, 1;
    %jmp T_10.29;
T_10.28 ;
    %load/vec4 v0000028c537cebc0_0;
    %load/vec4 v0000028c537ceee0_0;
    %sub;
    %store/vec4 v0000028c537cea80_0, 0, 32;
    %load/vec4 v0000028c537d03b0_0;
    %store/vec4 v0000028c537d13f0_0, 0, 1;
T_10.29 ;
    %jmp T_10.27;
T_10.26 ;
    %load/vec4 v0000028c537ceee0_0;
    %load/vec4 v0000028c537cebc0_0;
    %add;
    %store/vec4 v0000028c537cea80_0, 0, 32;
    %load/vec4 v0000028c537d0e50_0;
    %store/vec4 v0000028c537d13f0_0, 0, 1;
T_10.27 ;
    %load/vec4 v0000028c537d0b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.30, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028c537ce080_0, 0, 32;
    %load/vec4 v0000028c537cea80_0;
    %pad/u 48;
    %store/vec4 v0000028c537ce6c0_0, 0, 48;
T_10.32 ;
    %load/vec4 v0000028c537ce6c0_0;
    %parti/s 1, 31, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_10.33, 8;
    %load/vec4 v0000028c537ce6c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000028c537ce6c0_0, 0, 48;
    %load/vec4 v0000028c537ce080_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028c537ce080_0, 0, 32;
    %jmp T_10.32;
T_10.33 ;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0000028c537ce080_0;
    %sub;
    %store/vec4 v0000028c537ce080_0, 0, 32;
    %load/vec4 v0000028c537cea80_0;
    %load/vec4 v0000028c537cf980_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_10.34, 8;
    %pushi/vec4 23, 0, 32;
    %jmp/1 T_10.35, 8;
T_10.34 ; End of true expr.
    %pushi/vec4 10, 0, 32;
    %jmp/0 T_10.35, 8;
 ; End of false expr.
    %blend;
T_10.35;
    %load/vec4 v0000028c537ce080_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000028c537cea80_0, 0, 32;
    %load/vec4 v0000028c537ce760_0;
    %load/vec4 v0000028c537cf980_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_10.36, 8;
    %pushi/vec4 23, 0, 32;
    %jmp/1 T_10.37, 8;
T_10.36 ; End of true expr.
    %pushi/vec4 10, 0, 32;
    %jmp/0 T_10.37, 8;
 ; End of false expr.
    %blend;
T_10.37;
    %load/vec4 v0000028c537ce080_0;
    %sub;
    %sub;
    %store/vec4 v0000028c537ce760_0, 0, 32;
    %jmp T_10.31;
T_10.30 ;
    %load/vec4 v0000028c537ce800_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000028c537cea80_0;
    %parti/s 1, 24, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0000028c537ce800_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0000028c537cea80_0;
    %parti/s 1, 11, 5;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_10.38, 9;
    %load/vec4 v0000028c537cea80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000028c537cea80_0, 0, 32;
    %load/vec4 v0000028c537ce760_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028c537ce760_0, 0, 32;
T_10.38 ;
T_10.31 ;
    %load/vec4 v0000028c537cf980_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_10.40, 8;
    %load/vec4 v0000028c537cea80_0;
    %parti/s 23, 0, 2;
    %pad/u 32;
    %jmp/1 T_10.41, 8;
T_10.40 ; End of true expr.
    %load/vec4 v0000028c537cea80_0;
    %parti/s 10, 0, 2;
    %pad/u 32;
    %jmp/0 T_10.41, 8;
 ; End of false expr.
    %blend;
T_10.41;
    %store/vec4 v0000028c537cea80_0, 0, 32;
T_10.23 ;
T_10.15 ;
    %jmp T_10.13;
T_10.12 ;
    %load/vec4 v0000028c537cfd40_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000028c537ce1c0_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_10.42, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028c537d13f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028c537ce760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028c537cea80_0, 0, 32;
    %jmp T_10.43;
T_10.42 ;
    %load/vec4 v0000028c537ce440_0;
    %load/vec4 v0000028c537ce580_0;
    %add;
    %load/vec4 v0000028c537cf980_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_10.44, 8;
    %pushi/vec4 127, 0, 32;
    %jmp/1 T_10.45, 8;
T_10.44 ; End of true expr.
    %pushi/vec4 15, 0, 32;
    %jmp/0 T_10.45, 8;
 ; End of false expr.
    %blend;
T_10.45;
    %sub;
    %store/vec4 v0000028c537ce760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028c537ce940_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028c537ce9e0_0, 0, 32;
T_10.46 ;
    %load/vec4 v0000028c537ceee0_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_10.47, 8;
    %load/vec4 v0000028c537ceee0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000028c537ceee0_0, 0, 32;
    %load/vec4 v0000028c537ce940_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028c537ce940_0, 0, 32;
    %jmp T_10.46;
T_10.47 ;
T_10.48 ;
    %load/vec4 v0000028c537cebc0_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_10.49, 8;
    %load/vec4 v0000028c537cebc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000028c537cebc0_0, 0, 32;
    %load/vec4 v0000028c537ce9e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028c537ce9e0_0, 0, 32;
    %jmp T_10.48;
T_10.49 ;
    %load/vec4 v0000028c537cf980_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.50, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000028c537ceee0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000028c537cebc0_0;
    %concat/vec4; draw_concat_vec4
    %mul;
    %store/vec4 v0000028c537ced00_0, 0, 48;
    %jmp T_10.51;
T_10.50 ;
    %load/vec4 v0000028c537ceee0_0;
    %pad/u 48;
    %load/vec4 v0000028c537cebc0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000028c537ced00_0, 0, 48;
T_10.51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028c537ce080_0, 0, 32;
    %load/vec4 v0000028c537ced00_0;
    %store/vec4 v0000028c537ce6c0_0, 0, 48;
T_10.52 ;
    %load/vec4 v0000028c537ce6c0_0;
    %parti/s 1, 47, 7;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_10.53, 8;
    %load/vec4 v0000028c537ce6c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000028c537ce6c0_0, 0, 48;
    %load/vec4 v0000028c537ce080_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028c537ce080_0, 0, 32;
    %jmp T_10.52;
T_10.53 ;
    %pushi/vec4 47, 0, 32;
    %load/vec4 v0000028c537ce080_0;
    %sub;
    %store/vec4 v0000028c537ce080_0, 0, 32;
    %load/vec4 v0000028c537ce080_0;
    %addi 1, 0, 32;
    %load/vec4 v0000028c537cf980_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_10.56, 8;
    %pushi/vec4 23, 0, 32;
    %jmp/1 T_10.57, 8;
T_10.56 ; End of true expr.
    %pushi/vec4 10, 0, 32;
    %jmp/0 T_10.57, 8;
 ; End of false expr.
    %blend;
T_10.57;
    %load/vec4 v0000028c537ce940_0;
    %sub;
    %load/vec4 v0000028c537cf980_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_10.58, 8;
    %pushi/vec4 23, 0, 32;
    %jmp/1 T_10.59, 8;
T_10.58 ; End of true expr.
    %pushi/vec4 10, 0, 32;
    %jmp/0 T_10.59, 8;
 ; End of false expr.
    %blend;
T_10.59;
    %add;
    %load/vec4 v0000028c537ce9e0_0;
    %sub;
    %sub;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_10.54, 5;
    %load/vec4 v0000028c537ce760_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028c537ce760_0, 0, 32;
T_10.54 ;
    %load/vec4 v0000028c537cf980_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_10.62, 8;
    %pushi/vec4 23, 0, 32;
    %jmp/1 T_10.63, 8;
T_10.62 ; End of true expr.
    %pushi/vec4 10, 0, 32;
    %jmp/0 T_10.63, 8;
 ; End of false expr.
    %blend;
T_10.63;
    %load/vec4 v0000028c537ce080_0;
    %cmp/u;
    %jmp/0xz  T_10.60, 5;
    %load/vec4 v0000028c537ced00_0;
    %load/vec4 v0000028c537ce080_0;
    %load/vec4 v0000028c537cf980_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_10.64, 8;
    %pushi/vec4 23, 0, 32;
    %jmp/1 T_10.65, 8;
T_10.64 ; End of true expr.
    %pushi/vec4 10, 0, 32;
    %jmp/0 T_10.65, 8;
 ; End of false expr.
    %blend;
T_10.65;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000028c537ced00_0, 0, 48;
T_10.60 ;
    %load/vec4 v0000028c537ce080_0;
    %load/vec4 v0000028c537cf980_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_10.68, 8;
    %pushi/vec4 23, 0, 32;
    %jmp/1 T_10.69, 8;
T_10.68 ; End of true expr.
    %pushi/vec4 10, 0, 32;
    %jmp/0 T_10.69, 8;
 ; End of false expr.
    %blend;
T_10.69;
    %cmp/u;
    %jmp/0xz  T_10.66, 5;
    %load/vec4 v0000028c537ced00_0;
    %load/vec4 v0000028c537cf980_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_10.70, 8;
    %pushi/vec4 23, 0, 32;
    %jmp/1 T_10.71, 8;
T_10.70 ; End of true expr.
    %pushi/vec4 10, 0, 32;
    %jmp/0 T_10.71, 8;
 ; End of false expr.
    %blend;
T_10.71;
    %load/vec4 v0000028c537ce080_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000028c537ced00_0, 0, 48;
T_10.66 ;
    %load/vec4 v0000028c537cf980_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_10.72, 8;
    %load/vec4 v0000028c537ced00_0;
    %parti/s 23, 0, 2;
    %pad/u 32;
    %jmp/1 T_10.73, 8;
T_10.72 ; End of true expr.
    %load/vec4 v0000028c537ced00_0;
    %parti/s 10, 0, 2;
    %pad/u 32;
    %jmp/0 T_10.73, 8;
 ; End of false expr.
    %blend;
T_10.73;
    %store/vec4 v0000028c537cea80_0, 0, 32;
    %load/vec4 v0000028c537d0e50_0;
    %load/vec4 v0000028c537d03b0_0;
    %xor;
    %store/vec4 v0000028c537d13f0_0, 0, 1;
T_10.43 ;
T_10.13 ;
    %load/vec4 v0000028c537cf980_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_10.74, 8;
    %load/vec4 v0000028c537d13f0_0;
    %load/vec4 v0000028c537ce760_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028c537cea80_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_10.75, 8;
T_10.74 ; End of true expr.
    %load/vec4 v0000028c537d13f0_0;
    %load/vec4 v0000028c537ce760_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028c537cea80_0;
    %parti/s 10, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %jmp/0 T_10.75, 8;
 ; End of false expr.
    %blend;
T_10.75;
    %store/vec4 v0000028c537cfb60_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000028c537da3b0;
T_11 ;
    %vpi_call 19 8 "$readmemh", "memfile2.asm", v0000028c537d7070 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0000028c537d2d20;
T_12 ;
    %wait E_0000028c537622d0;
    %load/vec4 v0000028c537d6490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000028c537d6b70_0;
    %load/vec4 v0000028c537d6fd0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c537d7570, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000028c5370d330;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028c537d6990_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028c537d6990_0, 0;
    %delay 300, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0000028c5370d330;
T_14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028c537d60d0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028c537d60d0_0, 0;
    %delay 5, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0000028c5370d330;
T_15 ;
    %vpi_call 2 47 "$dumpfile", "top.vcd" {0 0 0};
    %vpi_call 2 48 "$dumpvars" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    ".\testbench.v";
    ".\top.v";
    "./arm.v";
    "./controller.v";
    "./condlogic.v";
    "./condcheck.v";
    "./flopenr.v";
    "./mux2.v";
    "./decode.v";
    "./datapath.v";
    "./alu.v";
    "./extend.v";
    "./fpu.v";
    "./adder.v";
    "./flopr.v";
    "./regfile.v";
    "./dmem.v";
    "./imem.v";
