// Seed: 80224726
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  assign module_1.id_21 = 0;
  inout wire id_1;
  `define pp_8 0
  wire [`pp_8 : 1] id_9;
  wire id_10;
  assign id_4 = id_10;
  logic id_11;
  ;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input supply0 id_2,
    input wor id_3,
    input tri1 id_4,
    input wor id_5,
    input uwire id_6,
    input tri id_7,
    output wor id_8,
    input tri id_9,
    output wand id_10,
    input uwire id_11,
    input uwire id_12,
    input wand id_13,
    input supply0 id_14,
    input supply0 id_15,
    input uwire id_16,
    input supply1 id_17,
    output wire id_18,
    input wire id_19,
    output wor id_20,
    output wand id_21,
    input supply0 id_22,
    output tri0 id_23,
    output wand id_24,
    output tri1 id_25,
    output tri id_26
);
  logic id_28;
  module_0 modCall_1 (
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28
  );
  assign id_25 = id_13;
endmodule
