#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5641e9cd4950 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5641e9cdb8d0 .scope module, "signal_analysis_tb" "signal_analysis_tb" 3 3;
 .timescale -9 -12;
L_0x5641e9d217e0 .functor BUFZ 1, v0x5641e9d1fdb0_0, C4<0>, C4<0>, C4<0>;
L_0x5641e9d218a0 .functor BUFZ 1, v0x5641e9d1fdb0_0, C4<0>, C4<0>, C4<0>;
L_0x5641e9d219b0 .functor BUFZ 1, v0x5641e9d1fdb0_0, C4<0>, C4<0>, C4<0>;
v0x5641e9d1f480_0 .var "a1", 0 0;
v0x5641e9d1f540_0 .var "a2", 0 0;
v0x5641e9d1f610_0 .var "a3", 0 0;
v0x5641e9d1f710_0 .var "a6", 0 0;
v0x5641e9d1f7e0_0 .var "b1", 0 0;
v0x5641e9d1f8d0_0 .var "b2", 0 0;
v0x5641e9d1f9a0_0 .var "b3", 0 0;
v0x5641e9d1fa70_0 .var "b6", 0 0;
v0x5641e9d1fb40_0 .var "c1", 0 0;
v0x5641e9d1fc10_0 .var "c2", 0 0;
v0x5641e9d1fce0_0 .var "c3", 0 0;
v0x5641e9d1fdb0_0 .var "clk", 0 0;
v0x5641e9d1fe50_0 .net "clk4", 0 0, L_0x5641e9d217e0;  1 drivers
v0x5641e9d1ff20_0 .net "clk5", 0 0, L_0x5641e9d218a0;  1 drivers
v0x5641e9d1fff0_0 .net "clk6", 0 0, L_0x5641e9d219b0;  1 drivers
v0x5641e9d200c0_0 .var "d2", 0 0;
v0x5641e9d20190_0 .var "d3", 0 0;
v0x5641e9d20260_0 .var "d4", 0 0;
v0x5641e9d20330_0 .var "j5", 0 0;
v0x5641e9d20400_0 .var "k5", 0 0;
v0x5641e9d204d0_0 .net "q4", 0 0, v0x5641e9d1e130_0;  1 drivers
v0x5641e9d205a0_0 .net "q5", 0 0, v0x5641e9d1e820_0;  1 drivers
v0x5641e9d20670_0 .var "reset4", 0 0;
v0x5641e9d20740_0 .var "reset5", 0 0;
v0x5641e9d20810_0 .var "reset6", 0 0;
v0x5641e9d208e0_0 .net "state6", 0 0, L_0x5641e9d214b0;  1 drivers
v0x5641e9d209b0_0 .net "y1", 0 0, L_0x5641e9d20cf0;  1 drivers
v0x5641e9d20a80_0 .net "y2", 0 0, L_0x5641e9d20fd0;  1 drivers
v0x5641e9d20b50_0 .net "y3", 0 0, L_0x5641e9d21350;  1 drivers
v0x5641e9d20c20_0 .net "y6", 0 0, L_0x5641e9d21680;  1 drivers
S_0x5641e9cdba60 .scope module, "dut1" "part1_combinational" 3 8, 4 3 0, S_0x5641e9cdb8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "y";
L_0x5641e9d20cf0 .functor BUFZ 1, v0x5641e9d1fb40_0, C4<0>, C4<0>, C4<0>;
v0x5641e9ce61f0_0 .net "a", 0 0, v0x5641e9d1f480_0;  1 drivers
v0x5641e9cea330_0 .net "b", 0 0, v0x5641e9d1f7e0_0;  1 drivers
v0x5641e9ce95b0_0 .net "c", 0 0, v0x5641e9d1fb40_0;  1 drivers
v0x5641e9ce8960_0 .net "y", 0 0, L_0x5641e9d20cf0;  alias, 1 drivers
S_0x5641e9d1cea0 .scope module, "dut2" "part2_combinational" 3 13, 5 2 0, S_0x5641e9cdb8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x5641e9d20db0 .functor XOR 1, v0x5641e9d1f540_0, v0x5641e9d1f8d0_0, C4<0>, C4<0>;
L_0x5641e9d20ec0 .functor XOR 1, L_0x5641e9d20db0, v0x5641e9d1fc10_0, C4<0>, C4<0>;
L_0x5641e9d20fd0 .functor XOR 1, L_0x5641e9d20ec0, v0x5641e9d200c0_0, C4<0>, C4<0>;
v0x5641e9ce87e0_0 .net *"_ivl_0", 0 0, L_0x5641e9d20db0;  1 drivers
v0x5641e9ce7bd0_0 .net *"_ivl_2", 0 0, L_0x5641e9d20ec0;  1 drivers
v0x5641e9ce6e50_0 .net "a", 0 0, v0x5641e9d1f540_0;  1 drivers
v0x5641e9d1d120_0 .net "b", 0 0, v0x5641e9d1f8d0_0;  1 drivers
v0x5641e9d1d1e0_0 .net "c", 0 0, v0x5641e9d1fc10_0;  1 drivers
v0x5641e9d1d2f0_0 .net "d", 0 0, v0x5641e9d200c0_0;  1 drivers
v0x5641e9d1d3b0_0 .net "y", 0 0, L_0x5641e9d20fd0;  alias, 1 drivers
S_0x5641e9d1d510 .scope module, "dut3" "part3_combinational" 3 18, 6 2 0, S_0x5641e9cdb8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x5641e9d21130 .functor AND 1, v0x5641e9d1f610_0, v0x5641e9d1f9a0_0, C4<1>, C4<1>;
L_0x5641e9d21240 .functor AND 1, v0x5641e9d1fce0_0, v0x5641e9d20190_0, C4<1>, C4<1>;
L_0x5641e9d21350 .functor OR 1, L_0x5641e9d21130, L_0x5641e9d21240, C4<0>, C4<0>;
v0x5641e9d1d6f0_0 .net *"_ivl_0", 0 0, L_0x5641e9d21130;  1 drivers
v0x5641e9d1d7d0_0 .net *"_ivl_2", 0 0, L_0x5641e9d21240;  1 drivers
v0x5641e9d1d8b0_0 .net "a", 0 0, v0x5641e9d1f610_0;  1 drivers
v0x5641e9d1d980_0 .net "b", 0 0, v0x5641e9d1f9a0_0;  1 drivers
v0x5641e9d1da40_0 .net "c", 0 0, v0x5641e9d1fce0_0;  1 drivers
v0x5641e9d1db50_0 .net "d", 0 0, v0x5641e9d20190_0;  1 drivers
v0x5641e9d1dc10_0 .net "y", 0 0, L_0x5641e9d21350;  alias, 1 drivers
S_0x5641e9d1dd70 .scope module, "dut4" "part4_sequential" 3 23, 7 2 0, S_0x5641e9cdb8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5641e9d1df90_0 .net "clk", 0 0, L_0x5641e9d217e0;  alias, 1 drivers
v0x5641e9d1e070_0 .net "d", 0 0, v0x5641e9d20260_0;  1 drivers
v0x5641e9d1e130_0 .var "q", 0 0;
v0x5641e9d1e200_0 .net "reset", 0 0, v0x5641e9d20670_0;  1 drivers
E_0x5641e9cb6640 .event posedge, v0x5641e9d1df90_0;
S_0x5641e9d1e370 .scope module, "dut5" "part5_sequential" 3 28, 8 2 0, S_0x5641e9cdb8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
v0x5641e9d1e5e0_0 .net "clk", 0 0, L_0x5641e9d218a0;  alias, 1 drivers
v0x5641e9d1e6c0_0 .net "j", 0 0, v0x5641e9d20330_0;  1 drivers
v0x5641e9d1e780_0 .net "k", 0 0, v0x5641e9d20400_0;  1 drivers
v0x5641e9d1e820_0 .var "q", 0 0;
v0x5641e9d1e8e0_0 .net "reset", 0 0, v0x5641e9d20740_0;  1 drivers
E_0x5641e9ca2b20 .event posedge, v0x5641e9d1e5e0_0;
S_0x5641e9d1ea90 .scope module, "dut6" "part6_sequential" 3 33, 9 2 0, S_0x5641e9cdb8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /OUTPUT 1 "state";
    .port_info 5 /OUTPUT 1 "y";
L_0x5641e9d214b0 .functor BUFZ 1, v0x5641e9d1f240_0, C4<0>, C4<0>, C4<0>;
L_0x5641e9d21570 .functor AND 1, v0x5641e9d1f240_0, v0x5641e9d1f710_0, C4<1>, C4<1>;
L_0x5641e9d21680 .functor OR 1, L_0x5641e9d21570, v0x5641e9d1fa70_0, C4<0>, C4<0>;
v0x5641e9d1ed50_0 .net *"_ivl_2", 0 0, L_0x5641e9d21570;  1 drivers
v0x5641e9d1ee50_0 .net "a", 0 0, v0x5641e9d1f710_0;  1 drivers
v0x5641e9d1ef10_0 .net "b", 0 0, v0x5641e9d1fa70_0;  1 drivers
v0x5641e9d1efb0_0 .net "clk", 0 0, L_0x5641e9d219b0;  alias, 1 drivers
v0x5641e9d1f070_0 .net "reset", 0 0, v0x5641e9d20810_0;  1 drivers
v0x5641e9d1f180_0 .net "state", 0 0, L_0x5641e9d214b0;  alias, 1 drivers
v0x5641e9d1f240_0 .var "state_reg", 0 0;
v0x5641e9d1f300_0 .net "y", 0 0, L_0x5641e9d21680;  alias, 1 drivers
E_0x5641e9ca2fc0 .event posedge, v0x5641e9d1efb0_0;
    .scope S_0x5641e9d1dd70;
T_0 ;
    %wait E_0x5641e9cb6640;
    %load/vec4 v0x5641e9d1e200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5641e9d1e130_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5641e9d1e070_0;
    %assign/vec4 v0x5641e9d1e130_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5641e9d1e370;
T_1 ;
    %wait E_0x5641e9ca2b20;
    %load/vec4 v0x5641e9d1e8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5641e9d1e820_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5641e9d1e6c0_0;
    %load/vec4 v0x5641e9d1e780_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x5641e9d1e820_0;
    %assign/vec4 v0x5641e9d1e820_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5641e9d1e820_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5641e9d1e820_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x5641e9d1e820_0;
    %inv;
    %assign/vec4 v0x5641e9d1e820_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5641e9d1ea90;
T_2 ;
    %wait E_0x5641e9ca2fc0;
    %load/vec4 v0x5641e9d1f070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5641e9d1f240_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5641e9d1ee50_0;
    %load/vec4 v0x5641e9d1ef10_0;
    %xor;
    %assign/vec4 v0x5641e9d1f240_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5641e9cdb8d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641e9d1fdb0_0, 0, 1;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5641e9d1fdb0_0;
    %inv;
    %store/vec4 v0x5641e9d1fdb0_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x5641e9cdb8d0;
T_4 ;
    %vpi_call/w 3 48 "$dumpfile", "out/signal_analysis_tb.vcd" {0 0 0};
    %vpi_call/w 3 49 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5641e9cdb8d0 {0 0 0};
    %vpi_call/w 3 52 "$display", "Testing Part 1: Combinational circuit" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641e9d1f480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641e9d1f7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641e9d1fb40_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 54 "$display", "a=%b, b=%b, c=%b, y=%b", v0x5641e9d1f480_0, v0x5641e9d1f7e0_0, v0x5641e9d1fb40_0, v0x5641e9d209b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641e9d1f480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641e9d1f7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641e9d1fb40_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 57 "$display", "a=%b, b=%b, c=%b, y=%b", v0x5641e9d1f480_0, v0x5641e9d1f7e0_0, v0x5641e9d1fb40_0, v0x5641e9d209b0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641e9d1f480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641e9d1f7e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641e9d1fb40_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 60 "$display", "a=%b, b=%b, c=%b, y=%b", v0x5641e9d1f480_0, v0x5641e9d1f7e0_0, v0x5641e9d1fb40_0, v0x5641e9d209b0_0 {0 0 0};
    %vpi_call/w 3 63 "$display", "Testing Part 2: Combinational circuit" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641e9d1f540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641e9d1f8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641e9d1fc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641e9d200c0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 65 "$display", "a=%b, b=%b, c=%b, d=%b, y=%b", v0x5641e9d1f540_0, v0x5641e9d1f8d0_0, v0x5641e9d1fc10_0, v0x5641e9d200c0_0, v0x5641e9d20a80_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641e9d1f540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641e9d1f8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641e9d1fc10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641e9d200c0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 68 "$display", "a=%b, b=%b, c=%b, d=%b, y=%b", v0x5641e9d1f540_0, v0x5641e9d1f8d0_0, v0x5641e9d1fc10_0, v0x5641e9d200c0_0, v0x5641e9d20a80_0 {0 0 0};
    %vpi_call/w 3 71 "$display", "Testing Part 3: Combinational circuit" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641e9d1f610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641e9d1f9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641e9d1fce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641e9d20190_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 73 "$display", "a=%b, b=%b, c=%b, d=%b, y=%b", v0x5641e9d1f610_0, v0x5641e9d1f9a0_0, v0x5641e9d1fce0_0, v0x5641e9d20190_0, v0x5641e9d20b50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641e9d1f610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641e9d1f9a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641e9d1fce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641e9d20190_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 76 "$display", "a=%b, b=%b, c=%b, d=%b, y=%b", v0x5641e9d1f610_0, v0x5641e9d1f9a0_0, v0x5641e9d1fce0_0, v0x5641e9d20190_0, v0x5641e9d20b50_0 {0 0 0};
    %vpi_call/w 3 79 "$display", "Testing Part 4: Sequential circuit (D flip-flop)" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641e9d20670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641e9d20260_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641e9d20670_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 82 "$display", "Reset released, q=%b", v0x5641e9d204d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641e9d20260_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 85 "$display", "d=%b, q=%b", v0x5641e9d20260_0, v0x5641e9d204d0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641e9d20260_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 88 "$display", "d=%b, q=%b", v0x5641e9d20260_0, v0x5641e9d204d0_0 {0 0 0};
    %vpi_call/w 3 91 "$display", "Testing Part 5: Sequential circuit (JK flip-flop)" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641e9d20740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641e9d20330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641e9d20400_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641e9d20740_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 94 "$display", "Reset released, q=%b", v0x5641e9d205a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641e9d20330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641e9d20400_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 97 "$display", "j=%b, k=%b, q=%b", v0x5641e9d20330_0, v0x5641e9d20400_0, v0x5641e9d205a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641e9d20330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641e9d20400_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 100 "$display", "j=%b, k=%b, q=%b", v0x5641e9d20330_0, v0x5641e9d20400_0, v0x5641e9d205a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641e9d20330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641e9d20400_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 103 "$display", "j=%b, k=%b, q=%b", v0x5641e9d20330_0, v0x5641e9d20400_0, v0x5641e9d205a0_0 {0 0 0};
    %vpi_call/w 3 106 "$display", "Testing Part 6: Sequential circuit with combinational logic" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641e9d20810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641e9d1f710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641e9d1fa70_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641e9d20810_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 109 "$display", "Reset released, state=%b, y=%b", v0x5641e9d208e0_0, v0x5641e9d20c20_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641e9d1f710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641e9d1fa70_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 112 "$display", "a=%b, b=%b, state=%b, y=%b", v0x5641e9d1f710_0, v0x5641e9d1fa70_0, v0x5641e9d208e0_0, v0x5641e9d20c20_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641e9d1f710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641e9d1fa70_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 115 "$display", "a=%b, b=%b, state=%b, y=%b", v0x5641e9d1f710_0, v0x5641e9d1fa70_0, v0x5641e9d208e0_0, v0x5641e9d20c20_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641e9d1f710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641e9d1fa70_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 118 "$display", "a=%b, b=%b, state=%b, y=%b", v0x5641e9d1f710_0, v0x5641e9d1fa70_0, v0x5641e9d208e0_0, v0x5641e9d20c20_0 {0 0 0};
    %vpi_call/w 3 120 "$display", "All signal analysis tests completed!" {0 0 0};
    %vpi_call/w 3 121 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "signal_analysis_tb.v";
    "part1_combinational.v";
    "part2_combinational.v";
    "part3_combinational.v";
    "part4_sequential.v";
    "part5_sequential.v";
    "part6_sequential.v";
