#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27e9120 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27e92b0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x27f6570 .functor NOT 1, L_0x2822370, C4<0>, C4<0>, C4<0>;
L_0x28220d0 .functor XOR 1, L_0x2821f70, L_0x2822030, C4<0>, C4<0>;
L_0x2822260 .functor XOR 1, L_0x28220d0, L_0x2822190, C4<0>, C4<0>;
v0x281d6c0_0 .net *"_ivl_10", 0 0, L_0x2822190;  1 drivers
v0x281d7c0_0 .net *"_ivl_12", 0 0, L_0x2822260;  1 drivers
v0x281d8a0_0 .net *"_ivl_2", 0 0, L_0x281f550;  1 drivers
v0x281d960_0 .net *"_ivl_4", 0 0, L_0x2821f70;  1 drivers
v0x281da40_0 .net *"_ivl_6", 0 0, L_0x2822030;  1 drivers
v0x281db70_0 .net *"_ivl_8", 0 0, L_0x28220d0;  1 drivers
v0x281dc50_0 .net "a", 0 0, v0x2819da0_0;  1 drivers
v0x281dcf0_0 .net "b", 0 0, v0x2819e40_0;  1 drivers
v0x281dd90_0 .net "c", 0 0, v0x2819ee0_0;  1 drivers
v0x281de30_0 .var "clk", 0 0;
v0x281ded0_0 .net "d", 0 0, v0x281a020_0;  1 drivers
v0x281df70_0 .net "q_dut", 0 0, L_0x2821c90;  1 drivers
v0x281e010_0 .net "q_ref", 0 0, L_0x27f65e0;  1 drivers
v0x281e0b0_0 .var/2u "stats1", 159 0;
v0x281e150_0 .var/2u "strobe", 0 0;
v0x281e1f0_0 .net "tb_match", 0 0, L_0x2822370;  1 drivers
v0x281e2b0_0 .net "tb_mismatch", 0 0, L_0x27f6570;  1 drivers
v0x281e370_0 .net "wavedrom_enable", 0 0, v0x281a110_0;  1 drivers
v0x281e410_0 .net "wavedrom_title", 511 0, v0x281a1b0_0;  1 drivers
L_0x281f550 .concat [ 1 0 0 0], L_0x27f65e0;
L_0x2821f70 .concat [ 1 0 0 0], L_0x27f65e0;
L_0x2822030 .concat [ 1 0 0 0], L_0x2821c90;
L_0x2822190 .concat [ 1 0 0 0], L_0x27f65e0;
L_0x2822370 .cmp/eeq 1, L_0x281f550, L_0x2822260;
S_0x27e9440 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x27e92b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x27d4ea0 .functor OR 1, v0x2819da0_0, v0x2819e40_0, C4<0>, C4<0>;
L_0x27e9ba0 .functor OR 1, v0x2819ee0_0, v0x281a020_0, C4<0>, C4<0>;
L_0x27f65e0 .functor AND 1, L_0x27d4ea0, L_0x27e9ba0, C4<1>, C4<1>;
v0x27f67e0_0 .net *"_ivl_0", 0 0, L_0x27d4ea0;  1 drivers
v0x27f6880_0 .net *"_ivl_2", 0 0, L_0x27e9ba0;  1 drivers
v0x27d4ff0_0 .net "a", 0 0, v0x2819da0_0;  alias, 1 drivers
v0x27d5090_0 .net "b", 0 0, v0x2819e40_0;  alias, 1 drivers
v0x2819220_0 .net "c", 0 0, v0x2819ee0_0;  alias, 1 drivers
v0x2819330_0 .net "d", 0 0, v0x281a020_0;  alias, 1 drivers
v0x28193f0_0 .net "q", 0 0, L_0x27f65e0;  alias, 1 drivers
S_0x2819550 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x27e92b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x2819da0_0 .var "a", 0 0;
v0x2819e40_0 .var "b", 0 0;
v0x2819ee0_0 .var "c", 0 0;
v0x2819f80_0 .net "clk", 0 0, v0x281de30_0;  1 drivers
v0x281a020_0 .var "d", 0 0;
v0x281a110_0 .var "wavedrom_enable", 0 0;
v0x281a1b0_0 .var "wavedrom_title", 511 0;
E_0x27e40c0/0 .event negedge, v0x2819f80_0;
E_0x27e40c0/1 .event posedge, v0x2819f80_0;
E_0x27e40c0 .event/or E_0x27e40c0/0, E_0x27e40c0/1;
E_0x27e4310 .event posedge, v0x2819f80_0;
E_0x27cd9f0 .event negedge, v0x2819f80_0;
S_0x28198a0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x2819550;
 .timescale -12 -12;
v0x2819aa0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2819ba0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x2819550;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x281a310 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x27e92b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x281e740 .functor NOT 1, v0x2819da0_0, C4<0>, C4<0>, C4<0>;
L_0x281e7d0 .functor NOT 1, v0x2819e40_0, C4<0>, C4<0>, C4<0>;
L_0x281e860 .functor AND 1, L_0x281e740, L_0x281e7d0, C4<1>, C4<1>;
L_0x281e8d0 .functor NOT 1, v0x2819ee0_0, C4<0>, C4<0>, C4<0>;
L_0x281e970 .functor AND 1, L_0x281e860, L_0x281e8d0, C4<1>, C4<1>;
L_0x281ea80 .functor AND 1, L_0x281e970, v0x281a020_0, C4<1>, C4<1>;
L_0x281eb80 .functor NOT 1, v0x2819da0_0, C4<0>, C4<0>, C4<0>;
L_0x281ebf0 .functor NOT 1, v0x2819e40_0, C4<0>, C4<0>, C4<0>;
L_0x281ecb0 .functor AND 1, L_0x281eb80, L_0x281ebf0, C4<1>, C4<1>;
L_0x281edc0 .functor AND 1, L_0x281ecb0, v0x2819ee0_0, C4<1>, C4<1>;
L_0x281eee0 .functor NOT 1, v0x281a020_0, C4<0>, C4<0>, C4<0>;
L_0x281ef50 .functor AND 1, L_0x281edc0, L_0x281eee0, C4<1>, C4<1>;
L_0x281f080 .functor OR 1, L_0x281ea80, L_0x281ef50, C4<0>, C4<0>;
L_0x281f190 .functor NOT 1, v0x2819da0_0, C4<0>, C4<0>, C4<0>;
L_0x281f010 .functor AND 1, L_0x281f190, v0x2819e40_0, C4<1>, C4<1>;
L_0x281f2d0 .functor NOT 1, v0x2819ee0_0, C4<0>, C4<0>, C4<0>;
L_0x281f3d0 .functor AND 1, L_0x281f010, L_0x281f2d0, C4<1>, C4<1>;
L_0x281f4e0 .functor NOT 1, v0x281a020_0, C4<0>, C4<0>, C4<0>;
L_0x281f5f0 .functor AND 1, L_0x281f3d0, L_0x281f4e0, C4<1>, C4<1>;
L_0x281f700 .functor OR 1, L_0x281f080, L_0x281f5f0, C4<0>, C4<0>;
L_0x281f8c0 .functor NOT 1, v0x2819da0_0, C4<0>, C4<0>, C4<0>;
L_0x281fa40 .functor AND 1, L_0x281f8c0, v0x2819e40_0, C4<1>, C4<1>;
L_0x281fcd0 .functor AND 1, L_0x281fa40, v0x2819ee0_0, C4<1>, C4<1>;
L_0x281fea0 .functor AND 1, L_0x281fcd0, v0x281a020_0, C4<1>, C4<1>;
L_0x2820140 .functor OR 1, L_0x281f700, L_0x281fea0, C4<0>, C4<0>;
L_0x2820250 .functor NOT 1, v0x2819e40_0, C4<0>, C4<0>, C4<0>;
L_0x28203a0 .functor AND 1, v0x2819da0_0, L_0x2820250, C4<1>, C4<1>;
L_0x2820460 .functor NOT 1, v0x2819ee0_0, C4<0>, C4<0>, C4<0>;
L_0x28205c0 .functor AND 1, L_0x28203a0, L_0x2820460, C4<1>, C4<1>;
L_0x28206d0 .functor NOT 1, v0x281a020_0, C4<0>, C4<0>, C4<0>;
L_0x2820840 .functor AND 1, L_0x28205c0, L_0x28206d0, C4<1>, C4<1>;
L_0x2820950 .functor OR 1, L_0x2820140, L_0x2820840, C4<0>, C4<0>;
L_0x2820b70 .functor NOT 1, v0x2819e40_0, C4<0>, C4<0>, C4<0>;
L_0x2820be0 .functor AND 1, v0x2819da0_0, L_0x2820b70, C4<1>, C4<1>;
L_0x2820dc0 .functor AND 1, L_0x2820be0, v0x2819ee0_0, C4<1>, C4<1>;
L_0x2820e80 .functor AND 1, L_0x2820dc0, v0x281a020_0, C4<1>, C4<1>;
L_0x2821070 .functor OR 1, L_0x2820950, L_0x2820e80, C4<0>, C4<0>;
L_0x2821180 .functor AND 1, v0x2819da0_0, v0x2819e40_0, C4<1>, C4<1>;
L_0x2821330 .functor NOT 1, v0x2819ee0_0, C4<0>, C4<0>, C4<0>;
L_0x28213a0 .functor AND 1, L_0x2821180, L_0x2821330, C4<1>, C4<1>;
L_0x2821600 .functor AND 1, L_0x28213a0, v0x281a020_0, C4<1>, C4<1>;
L_0x28216c0 .functor OR 1, L_0x2821070, L_0x2821600, C4<0>, C4<0>;
L_0x2821930 .functor AND 1, v0x2819da0_0, v0x2819e40_0, C4<1>, C4<1>;
L_0x28219a0 .functor AND 1, L_0x2821930, v0x2819ee0_0, C4<1>, C4<1>;
L_0x2821bd0 .functor AND 1, L_0x28219a0, v0x281a020_0, C4<1>, C4<1>;
L_0x2821c90 .functor OR 1, L_0x28216c0, L_0x2821bd0, C4<0>, C4<0>;
v0x281a600_0 .net *"_ivl_0", 0 0, L_0x281e740;  1 drivers
v0x281a6e0_0 .net *"_ivl_10", 0 0, L_0x281ea80;  1 drivers
v0x281a7c0_0 .net *"_ivl_12", 0 0, L_0x281eb80;  1 drivers
v0x281a8b0_0 .net *"_ivl_14", 0 0, L_0x281ebf0;  1 drivers
v0x281a990_0 .net *"_ivl_16", 0 0, L_0x281ecb0;  1 drivers
v0x281aac0_0 .net *"_ivl_18", 0 0, L_0x281edc0;  1 drivers
v0x281aba0_0 .net *"_ivl_2", 0 0, L_0x281e7d0;  1 drivers
v0x281ac80_0 .net *"_ivl_20", 0 0, L_0x281eee0;  1 drivers
v0x281ad60_0 .net *"_ivl_22", 0 0, L_0x281ef50;  1 drivers
v0x281ae40_0 .net *"_ivl_24", 0 0, L_0x281f080;  1 drivers
v0x281af20_0 .net *"_ivl_26", 0 0, L_0x281f190;  1 drivers
v0x281b000_0 .net *"_ivl_28", 0 0, L_0x281f010;  1 drivers
v0x281b0e0_0 .net *"_ivl_30", 0 0, L_0x281f2d0;  1 drivers
v0x281b1c0_0 .net *"_ivl_32", 0 0, L_0x281f3d0;  1 drivers
v0x281b2a0_0 .net *"_ivl_34", 0 0, L_0x281f4e0;  1 drivers
v0x281b380_0 .net *"_ivl_36", 0 0, L_0x281f5f0;  1 drivers
v0x281b460_0 .net *"_ivl_38", 0 0, L_0x281f700;  1 drivers
v0x281b540_0 .net *"_ivl_4", 0 0, L_0x281e860;  1 drivers
v0x281b620_0 .net *"_ivl_40", 0 0, L_0x281f8c0;  1 drivers
v0x281b700_0 .net *"_ivl_42", 0 0, L_0x281fa40;  1 drivers
v0x281b7e0_0 .net *"_ivl_44", 0 0, L_0x281fcd0;  1 drivers
v0x281b8c0_0 .net *"_ivl_46", 0 0, L_0x281fea0;  1 drivers
v0x281b9a0_0 .net *"_ivl_48", 0 0, L_0x2820140;  1 drivers
v0x281ba80_0 .net *"_ivl_50", 0 0, L_0x2820250;  1 drivers
v0x281bb60_0 .net *"_ivl_52", 0 0, L_0x28203a0;  1 drivers
v0x281bc40_0 .net *"_ivl_54", 0 0, L_0x2820460;  1 drivers
v0x281bd20_0 .net *"_ivl_56", 0 0, L_0x28205c0;  1 drivers
v0x281be00_0 .net *"_ivl_58", 0 0, L_0x28206d0;  1 drivers
v0x281bee0_0 .net *"_ivl_6", 0 0, L_0x281e8d0;  1 drivers
v0x281bfc0_0 .net *"_ivl_60", 0 0, L_0x2820840;  1 drivers
v0x281c0a0_0 .net *"_ivl_62", 0 0, L_0x2820950;  1 drivers
v0x281c180_0 .net *"_ivl_64", 0 0, L_0x2820b70;  1 drivers
v0x281c260_0 .net *"_ivl_66", 0 0, L_0x2820be0;  1 drivers
v0x281c550_0 .net *"_ivl_68", 0 0, L_0x2820dc0;  1 drivers
v0x281c630_0 .net *"_ivl_70", 0 0, L_0x2820e80;  1 drivers
v0x281c710_0 .net *"_ivl_72", 0 0, L_0x2821070;  1 drivers
v0x281c7f0_0 .net *"_ivl_74", 0 0, L_0x2821180;  1 drivers
v0x281c8d0_0 .net *"_ivl_76", 0 0, L_0x2821330;  1 drivers
v0x281c9b0_0 .net *"_ivl_78", 0 0, L_0x28213a0;  1 drivers
v0x281ca90_0 .net *"_ivl_8", 0 0, L_0x281e970;  1 drivers
v0x281cb70_0 .net *"_ivl_80", 0 0, L_0x2821600;  1 drivers
v0x281cc50_0 .net *"_ivl_82", 0 0, L_0x28216c0;  1 drivers
v0x281cd30_0 .net *"_ivl_84", 0 0, L_0x2821930;  1 drivers
v0x281ce10_0 .net *"_ivl_86", 0 0, L_0x28219a0;  1 drivers
v0x281cef0_0 .net *"_ivl_88", 0 0, L_0x2821bd0;  1 drivers
v0x281cfd0_0 .net "a", 0 0, v0x2819da0_0;  alias, 1 drivers
v0x281d070_0 .net "b", 0 0, v0x2819e40_0;  alias, 1 drivers
v0x281d160_0 .net "c", 0 0, v0x2819ee0_0;  alias, 1 drivers
v0x281d250_0 .net "d", 0 0, v0x281a020_0;  alias, 1 drivers
v0x281d340_0 .net "q", 0 0, L_0x2821c90;  alias, 1 drivers
S_0x281d4a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x27e92b0;
 .timescale -12 -12;
E_0x27e3e60 .event anyedge, v0x281e150_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x281e150_0;
    %nor/r;
    %assign/vec4 v0x281e150_0, 0;
    %wait E_0x27e3e60;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2819550;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x281a020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2819ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2819e40_0, 0;
    %assign/vec4 v0x2819da0_0, 0;
    %wait E_0x27cd9f0;
    %wait E_0x27e4310;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x281a020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2819ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2819e40_0, 0;
    %assign/vec4 v0x2819da0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27e40c0;
    %load/vec4 v0x2819da0_0;
    %load/vec4 v0x2819e40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2819ee0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x281a020_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x281a020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2819ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2819e40_0, 0;
    %assign/vec4 v0x2819da0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2819ba0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27e40c0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x281a020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2819ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2819e40_0, 0;
    %assign/vec4 v0x2819da0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x27e92b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x281de30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x281e150_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x27e92b0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x281de30_0;
    %inv;
    %store/vec4 v0x281de30_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x27e92b0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2819f80_0, v0x281e2b0_0, v0x281dc50_0, v0x281dcf0_0, v0x281dd90_0, v0x281ded0_0, v0x281e010_0, v0x281df70_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x27e92b0;
T_7 ;
    %load/vec4 v0x281e0b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x281e0b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x281e0b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x281e0b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x281e0b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x281e0b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x281e0b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x27e92b0;
T_8 ;
    %wait E_0x27e40c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x281e0b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x281e0b0_0, 4, 32;
    %load/vec4 v0x281e1f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x281e0b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x281e0b0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x281e0b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x281e0b0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x281e010_0;
    %load/vec4 v0x281e010_0;
    %load/vec4 v0x281df70_0;
    %xor;
    %load/vec4 v0x281e010_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x281e0b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x281e0b0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x281e0b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x281e0b0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can10_depth0/human/circuit3/iter0/response0/top_module.sv";
