{
  "module_name": "pinctrl-ipq4019.c",
  "hash_id": "58c6ec8fa39349e369a8a2c67b8a215f3f297d3cf71a2ce2cebce292038ad24b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/qcom/pinctrl-ipq4019.c",
  "human_readable_source": "\n \n\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n\n#include \"pinctrl-msm.h\"\n\nstatic const struct pinctrl_pin_desc ipq4019_pins[] = {\n\tPINCTRL_PIN(0, \"GPIO_0\"),\n\tPINCTRL_PIN(1, \"GPIO_1\"),\n\tPINCTRL_PIN(2, \"GPIO_2\"),\n\tPINCTRL_PIN(3, \"GPIO_3\"),\n\tPINCTRL_PIN(4, \"GPIO_4\"),\n\tPINCTRL_PIN(5, \"GPIO_5\"),\n\tPINCTRL_PIN(6, \"GPIO_6\"),\n\tPINCTRL_PIN(7, \"GPIO_7\"),\n\tPINCTRL_PIN(8, \"GPIO_8\"),\n\tPINCTRL_PIN(9, \"GPIO_9\"),\n\tPINCTRL_PIN(10, \"GPIO_10\"),\n\tPINCTRL_PIN(11, \"GPIO_11\"),\n\tPINCTRL_PIN(12, \"GPIO_12\"),\n\tPINCTRL_PIN(13, \"GPIO_13\"),\n\tPINCTRL_PIN(14, \"GPIO_14\"),\n\tPINCTRL_PIN(15, \"GPIO_15\"),\n\tPINCTRL_PIN(16, \"GPIO_16\"),\n\tPINCTRL_PIN(17, \"GPIO_17\"),\n\tPINCTRL_PIN(18, \"GPIO_18\"),\n\tPINCTRL_PIN(19, \"GPIO_19\"),\n\tPINCTRL_PIN(20, \"GPIO_20\"),\n\tPINCTRL_PIN(21, \"GPIO_21\"),\n\tPINCTRL_PIN(22, \"GPIO_22\"),\n\tPINCTRL_PIN(23, \"GPIO_23\"),\n\tPINCTRL_PIN(24, \"GPIO_24\"),\n\tPINCTRL_PIN(25, \"GPIO_25\"),\n\tPINCTRL_PIN(26, \"GPIO_26\"),\n\tPINCTRL_PIN(27, \"GPIO_27\"),\n\tPINCTRL_PIN(28, \"GPIO_28\"),\n\tPINCTRL_PIN(29, \"GPIO_29\"),\n\tPINCTRL_PIN(30, \"GPIO_30\"),\n\tPINCTRL_PIN(31, \"GPIO_31\"),\n\tPINCTRL_PIN(32, \"GPIO_32\"),\n\tPINCTRL_PIN(33, \"GPIO_33\"),\n\tPINCTRL_PIN(34, \"GPIO_34\"),\n\tPINCTRL_PIN(35, \"GPIO_35\"),\n\tPINCTRL_PIN(36, \"GPIO_36\"),\n\tPINCTRL_PIN(37, \"GPIO_37\"),\n\tPINCTRL_PIN(38, \"GPIO_38\"),\n\tPINCTRL_PIN(39, \"GPIO_39\"),\n\tPINCTRL_PIN(40, \"GPIO_40\"),\n\tPINCTRL_PIN(41, \"GPIO_41\"),\n\tPINCTRL_PIN(42, \"GPIO_42\"),\n\tPINCTRL_PIN(43, \"GPIO_43\"),\n\tPINCTRL_PIN(44, \"GPIO_44\"),\n\tPINCTRL_PIN(45, \"GPIO_45\"),\n\tPINCTRL_PIN(46, \"GPIO_46\"),\n\tPINCTRL_PIN(47, \"GPIO_47\"),\n\tPINCTRL_PIN(48, \"GPIO_48\"),\n\tPINCTRL_PIN(49, \"GPIO_49\"),\n\tPINCTRL_PIN(50, \"GPIO_50\"),\n\tPINCTRL_PIN(51, \"GPIO_51\"),\n\tPINCTRL_PIN(52, \"GPIO_52\"),\n\tPINCTRL_PIN(53, \"GPIO_53\"),\n\tPINCTRL_PIN(54, \"GPIO_54\"),\n\tPINCTRL_PIN(55, \"GPIO_55\"),\n\tPINCTRL_PIN(56, \"GPIO_56\"),\n\tPINCTRL_PIN(57, \"GPIO_57\"),\n\tPINCTRL_PIN(58, \"GPIO_58\"),\n\tPINCTRL_PIN(59, \"GPIO_59\"),\n\tPINCTRL_PIN(60, \"GPIO_60\"),\n\tPINCTRL_PIN(61, \"GPIO_61\"),\n\tPINCTRL_PIN(62, \"GPIO_62\"),\n\tPINCTRL_PIN(63, \"GPIO_63\"),\n\tPINCTRL_PIN(64, \"GPIO_64\"),\n\tPINCTRL_PIN(65, \"GPIO_65\"),\n\tPINCTRL_PIN(66, \"GPIO_66\"),\n\tPINCTRL_PIN(67, \"GPIO_67\"),\n\tPINCTRL_PIN(68, \"GPIO_68\"),\n\tPINCTRL_PIN(69, \"GPIO_69\"),\n\tPINCTRL_PIN(70, \"GPIO_70\"),\n\tPINCTRL_PIN(71, \"GPIO_71\"),\n\tPINCTRL_PIN(72, \"GPIO_72\"),\n\tPINCTRL_PIN(73, \"GPIO_73\"),\n\tPINCTRL_PIN(74, \"GPIO_74\"),\n\tPINCTRL_PIN(75, \"GPIO_75\"),\n\tPINCTRL_PIN(76, \"GPIO_76\"),\n\tPINCTRL_PIN(77, \"GPIO_77\"),\n\tPINCTRL_PIN(78, \"GPIO_78\"),\n\tPINCTRL_PIN(79, \"GPIO_79\"),\n\tPINCTRL_PIN(80, \"GPIO_80\"),\n\tPINCTRL_PIN(81, \"GPIO_81\"),\n\tPINCTRL_PIN(82, \"GPIO_82\"),\n\tPINCTRL_PIN(83, \"GPIO_83\"),\n\tPINCTRL_PIN(84, \"GPIO_84\"),\n\tPINCTRL_PIN(85, \"GPIO_85\"),\n\tPINCTRL_PIN(86, \"GPIO_86\"),\n\tPINCTRL_PIN(87, \"GPIO_87\"),\n\tPINCTRL_PIN(88, \"GPIO_88\"),\n\tPINCTRL_PIN(89, \"GPIO_89\"),\n\tPINCTRL_PIN(90, \"GPIO_90\"),\n\tPINCTRL_PIN(91, \"GPIO_91\"),\n\tPINCTRL_PIN(92, \"GPIO_92\"),\n\tPINCTRL_PIN(93, \"GPIO_93\"),\n\tPINCTRL_PIN(94, \"GPIO_94\"),\n\tPINCTRL_PIN(95, \"GPIO_95\"),\n\tPINCTRL_PIN(96, \"GPIO_96\"),\n\tPINCTRL_PIN(97, \"GPIO_97\"),\n\tPINCTRL_PIN(98, \"GPIO_98\"),\n\tPINCTRL_PIN(99, \"GPIO_99\"),\n};\n\n#define DECLARE_QCA_GPIO_PINS(pin) \\\n\tstatic const unsigned int gpio##pin##_pins[] = { pin }\nDECLARE_QCA_GPIO_PINS(0);\nDECLARE_QCA_GPIO_PINS(1);\nDECLARE_QCA_GPIO_PINS(2);\nDECLARE_QCA_GPIO_PINS(3);\nDECLARE_QCA_GPIO_PINS(4);\nDECLARE_QCA_GPIO_PINS(5);\nDECLARE_QCA_GPIO_PINS(6);\nDECLARE_QCA_GPIO_PINS(7);\nDECLARE_QCA_GPIO_PINS(8);\nDECLARE_QCA_GPIO_PINS(9);\nDECLARE_QCA_GPIO_PINS(10);\nDECLARE_QCA_GPIO_PINS(11);\nDECLARE_QCA_GPIO_PINS(12);\nDECLARE_QCA_GPIO_PINS(13);\nDECLARE_QCA_GPIO_PINS(14);\nDECLARE_QCA_GPIO_PINS(15);\nDECLARE_QCA_GPIO_PINS(16);\nDECLARE_QCA_GPIO_PINS(17);\nDECLARE_QCA_GPIO_PINS(18);\nDECLARE_QCA_GPIO_PINS(19);\nDECLARE_QCA_GPIO_PINS(20);\nDECLARE_QCA_GPIO_PINS(21);\nDECLARE_QCA_GPIO_PINS(22);\nDECLARE_QCA_GPIO_PINS(23);\nDECLARE_QCA_GPIO_PINS(24);\nDECLARE_QCA_GPIO_PINS(25);\nDECLARE_QCA_GPIO_PINS(26);\nDECLARE_QCA_GPIO_PINS(27);\nDECLARE_QCA_GPIO_PINS(28);\nDECLARE_QCA_GPIO_PINS(29);\nDECLARE_QCA_GPIO_PINS(30);\nDECLARE_QCA_GPIO_PINS(31);\nDECLARE_QCA_GPIO_PINS(32);\nDECLARE_QCA_GPIO_PINS(33);\nDECLARE_QCA_GPIO_PINS(34);\nDECLARE_QCA_GPIO_PINS(35);\nDECLARE_QCA_GPIO_PINS(36);\nDECLARE_QCA_GPIO_PINS(37);\nDECLARE_QCA_GPIO_PINS(38);\nDECLARE_QCA_GPIO_PINS(39);\nDECLARE_QCA_GPIO_PINS(40);\nDECLARE_QCA_GPIO_PINS(41);\nDECLARE_QCA_GPIO_PINS(42);\nDECLARE_QCA_GPIO_PINS(43);\nDECLARE_QCA_GPIO_PINS(44);\nDECLARE_QCA_GPIO_PINS(45);\nDECLARE_QCA_GPIO_PINS(46);\nDECLARE_QCA_GPIO_PINS(47);\nDECLARE_QCA_GPIO_PINS(48);\nDECLARE_QCA_GPIO_PINS(49);\nDECLARE_QCA_GPIO_PINS(50);\nDECLARE_QCA_GPIO_PINS(51);\nDECLARE_QCA_GPIO_PINS(52);\nDECLARE_QCA_GPIO_PINS(53);\nDECLARE_QCA_GPIO_PINS(54);\nDECLARE_QCA_GPIO_PINS(55);\nDECLARE_QCA_GPIO_PINS(56);\nDECLARE_QCA_GPIO_PINS(57);\nDECLARE_QCA_GPIO_PINS(58);\nDECLARE_QCA_GPIO_PINS(59);\nDECLARE_QCA_GPIO_PINS(60);\nDECLARE_QCA_GPIO_PINS(61);\nDECLARE_QCA_GPIO_PINS(62);\nDECLARE_QCA_GPIO_PINS(63);\nDECLARE_QCA_GPIO_PINS(64);\nDECLARE_QCA_GPIO_PINS(65);\nDECLARE_QCA_GPIO_PINS(66);\nDECLARE_QCA_GPIO_PINS(67);\nDECLARE_QCA_GPIO_PINS(68);\nDECLARE_QCA_GPIO_PINS(69);\nDECLARE_QCA_GPIO_PINS(70);\nDECLARE_QCA_GPIO_PINS(71);\nDECLARE_QCA_GPIO_PINS(72);\nDECLARE_QCA_GPIO_PINS(73);\nDECLARE_QCA_GPIO_PINS(74);\nDECLARE_QCA_GPIO_PINS(75);\nDECLARE_QCA_GPIO_PINS(76);\nDECLARE_QCA_GPIO_PINS(77);\nDECLARE_QCA_GPIO_PINS(78);\nDECLARE_QCA_GPIO_PINS(79);\nDECLARE_QCA_GPIO_PINS(80);\nDECLARE_QCA_GPIO_PINS(81);\nDECLARE_QCA_GPIO_PINS(82);\nDECLARE_QCA_GPIO_PINS(83);\nDECLARE_QCA_GPIO_PINS(84);\nDECLARE_QCA_GPIO_PINS(85);\nDECLARE_QCA_GPIO_PINS(86);\nDECLARE_QCA_GPIO_PINS(87);\nDECLARE_QCA_GPIO_PINS(88);\nDECLARE_QCA_GPIO_PINS(89);\nDECLARE_QCA_GPIO_PINS(90);\nDECLARE_QCA_GPIO_PINS(91);\nDECLARE_QCA_GPIO_PINS(92);\nDECLARE_QCA_GPIO_PINS(93);\nDECLARE_QCA_GPIO_PINS(94);\nDECLARE_QCA_GPIO_PINS(95);\nDECLARE_QCA_GPIO_PINS(96);\nDECLARE_QCA_GPIO_PINS(97);\nDECLARE_QCA_GPIO_PINS(98);\nDECLARE_QCA_GPIO_PINS(99);\n\n#define PINGROUP(id, f1, f2, f3, f4, f5, f6, f7, f8, f9, f10, f11, f12, f13, f14) \\\n\t{\t\t\t\t\t        \\\n\t\t.grp = PINCTRL_PINGROUP(\"gpio\" #id, \t\\\n\t\t\tgpio##id##_pins, \t\t\\\n\t\t\tARRAY_SIZE(gpio##id##_pins)),\t\\\n\t\t.funcs = (int[]){\t\t\t\\\n\t\t\tqca_mux_gpio,  \t\\\n\t\t\tqca_mux_##f1,\t\t\t\\\n\t\t\tqca_mux_##f2,\t\t\t\\\n\t\t\tqca_mux_##f3,\t\t\t\\\n\t\t\tqca_mux_##f4,\t\t\t\\\n\t\t\tqca_mux_##f5,\t\t\t\\\n\t\t\tqca_mux_##f6,\t\t\t\\\n\t\t\tqca_mux_##f7,\t\t\t\\\n\t\t\tqca_mux_##f8,\t\t\t\\\n\t\t\tqca_mux_##f9,\t\t\t\\\n\t\t\tqca_mux_##f10,\t\t\t\\\n\t\t\tqca_mux_##f11,\t\t\t\\\n\t\t\tqca_mux_##f12,\t\t\t\\\n\t\t\tqca_mux_##f13,\t\t\t\\\n\t\t\tqca_mux_##f14\t\t\t\\\n\t\t},\t\t\t\t        \\\n\t\t.nfuncs = 15,\t\t\t\t\\\n\t\t.ctl_reg = 0x0 + 0x1000 * id,\t\t\\\n\t\t.io_reg = 0x4 + 0x1000 * id,\t\t\\\n\t\t.intr_cfg_reg = 0x8 + 0x1000 * id,\t\\\n\t\t.intr_status_reg = 0xc + 0x1000 * id,\t\\\n\t\t.intr_target_reg = 0x8 + 0x1000 * id,\t\\\n\t\t.mux_bit = 2,\t\t\t\\\n\t\t.pull_bit = 0,\t\t\t\\\n\t\t.drv_bit = 6,\t\t\t\\\n\t\t.od_bit = 12,\t\t\t\\\n\t\t.oe_bit = 9,\t\t\t\\\n\t\t.in_bit = 0,\t\t\t\\\n\t\t.out_bit = 1,\t\t\t\\\n\t\t.intr_enable_bit = 0,\t\t\\\n\t\t.intr_status_bit = 0,\t\t\\\n\t\t.intr_target_bit = 5,\t\t\\\n\t\t.intr_raw_status_bit = 4,\t\\\n\t\t.intr_polarity_bit = 1,\t\t\\\n\t\t.intr_detection_bit = 2,\t\\\n\t\t.intr_detection_width = 2,\t\\\n\t}\n\n\nenum ipq4019_functions {\n\tqca_mux_gpio,\n\tqca_mux_aud_pin,\n\tqca_mux_audio_pwm,\n\tqca_mux_blsp_i2c0,\n\tqca_mux_blsp_i2c1,\n\tqca_mux_blsp_spi0,\n\tqca_mux_blsp_spi1,\n\tqca_mux_blsp_uart0,\n\tqca_mux_blsp_uart1,\n\tqca_mux_chip_rst,\n\tqca_mux_i2s_rx,\n\tqca_mux_i2s_spdif_in,\n\tqca_mux_i2s_spdif_out,\n\tqca_mux_i2s_td,\n\tqca_mux_i2s_tx,\n\tqca_mux_jtag,\n\tqca_mux_led0,\n\tqca_mux_led1,\n\tqca_mux_led2,\n\tqca_mux_led3,\n\tqca_mux_led4,\n\tqca_mux_led5,\n\tqca_mux_led6,\n\tqca_mux_led7,\n\tqca_mux_led8,\n\tqca_mux_led9,\n\tqca_mux_led10,\n\tqca_mux_led11,\n\tqca_mux_mdc,\n\tqca_mux_mdio,\n\tqca_mux_pcie,\n\tqca_mux_pmu,\n\tqca_mux_prng_rosc,\n\tqca_mux_qpic,\n\tqca_mux_rgmii,\n\tqca_mux_rmii,\n\tqca_mux_sdio,\n\tqca_mux_smart0,\n\tqca_mux_smart1,\n\tqca_mux_smart2,\n\tqca_mux_smart3,\n\tqca_mux_tm,\n\tqca_mux_wifi0,\n\tqca_mux_wifi1,\n\tqca_mux_NA,\n};\n\nstatic const char * const gpio_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\",\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\", \"gpio12\", \"gpio13\", \"gpio14\",\n\t\"gpio15\", \"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\", \"gpio20\", \"gpio21\",\n\t\"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\", \"gpio27\", \"gpio28\",\n\t\"gpio29\", \"gpio30\", \"gpio31\", \"gpio32\", \"gpio33\", \"gpio34\", \"gpio35\",\n\t\"gpio36\", \"gpio37\", \"gpio38\", \"gpio39\", \"gpio40\", \"gpio41\", \"gpio42\",\n\t\"gpio43\", \"gpio44\", \"gpio45\", \"gpio46\", \"gpio47\", \"gpio48\", \"gpio49\",\n\t\"gpio50\", \"gpio51\", \"gpio52\", \"gpio53\", \"gpio54\", \"gpio55\", \"gpio56\",\n\t\"gpio57\", \"gpio58\", \"gpio59\", \"gpio60\", \"gpio61\", \"gpio62\", \"gpio63\",\n\t\"gpio64\", \"gpio65\", \"gpio66\", \"gpio67\", \"gpio68\", \"gpio69\", \"gpio70\",\n\t\"gpio71\", \"gpio72\", \"gpio73\", \"gpio74\", \"gpio75\", \"gpio76\", \"gpio77\",\n\t\"gpio78\", \"gpio79\", \"gpio80\", \"gpio81\", \"gpio82\", \"gpio83\", \"gpio84\",\n\t\"gpio85\", \"gpio86\", \"gpio87\", \"gpio88\", \"gpio89\", \"gpio90\", \"gpio91\",\n\t\"gpio92\", \"gpio93\", \"gpio94\", \"gpio95\", \"gpio96\", \"gpio97\", \"gpio98\",\n\t\"gpio99\",\n};\nstatic const char * const aud_pin_groups[] = {\n\t\"gpio48\", \"gpio49\", \"gpio50\", \"gpio51\",\n};\nstatic const char * const audio_pwm_groups[] = {\n\t\"gpio30\", \"gpio31\", \"gpio32\", \"gpio33\", \"gpio64\", \"gpio65\", \"gpio66\",\n\t\"gpio67\",\n};\nstatic const char * const blsp_i2c0_groups[] = {\n\t\"gpio10\", \"gpio11\", \"gpio20\", \"gpio21\", \"gpio58\", \"gpio59\",\n};\nstatic const char * const blsp_i2c1_groups[] = {\n\t\"gpio12\", \"gpio13\", \"gpio34\", \"gpio35\",\n};\nstatic const char * const blsp_spi0_groups[] = {\n\t\"gpio12\", \"gpio13\", \"gpio14\", \"gpio15\", \"gpio45\", \"gpio54\", \"gpio55\",\n\t\"gpio56\", \"gpio57\",\n};\nstatic const char * const blsp_spi1_groups[] = {\n\t\"gpio44\", \"gpio45\", \"gpio46\", \"gpio47\",\n};\nstatic const char * const blsp_uart0_groups[] = {\n\t\"gpio16\", \"gpio17\", \"gpio60\", \"gpio61\",\n};\nstatic const char * const blsp_uart1_groups[] = {\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\",\n};\nstatic const char * const chip_rst_groups[] = {\n\t\"gpio62\",\n};\nstatic const char * const i2s_rx_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio20\", \"gpio21\", \"gpio22\", \"gpio23\",\n\t\"gpio58\", \"gpio60\", \"gpio61\", \"gpio63\",\n};\nstatic const char * const i2s_spdif_in_groups[] = {\n\t\"gpio34\", \"gpio59\", \"gpio63\",\n};\nstatic const char * const i2s_spdif_out_groups[] = {\n\t\"gpio35\", \"gpio62\", \"gpio63\",\n};\nstatic const char * const i2s_td_groups[] = {\n\t\"gpio27\", \"gpio28\", \"gpio29\", \"gpio54\", \"gpio55\", \"gpio56\", \"gpio63\",\n};\nstatic const char * const i2s_tx_groups[] = {\n\t\"gpio24\", \"gpio25\", \"gpio26\", \"gpio52\", \"gpio53\", \"gpio57\", \"gpio60\",\n\t\"gpio61\",\n};\nstatic const char * const jtag_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio4\", \"gpio5\",\n};\nstatic const char * const led0_groups[] = {\n\t\"gpio16\", \"gpio36\", \"gpio60\",\n};\nstatic const char * const led1_groups[] = {\n\t\"gpio17\", \"gpio37\", \"gpio61\",\n};\nstatic const char * const led2_groups[] = {\n\t\"gpio36\", \"gpio38\", \"gpio58\",\n};\nstatic const char * const led3_groups[] = {\n\t\"gpio39\",\n};\nstatic const char * const led4_groups[] = {\n\t\"gpio40\",\n};\nstatic const char * const led5_groups[] = {\n\t\"gpio44\",\n};\nstatic const char * const led6_groups[] = {\n\t\"gpio45\",\n};\nstatic const char * const led7_groups[] = {\n\t\"gpio46\",\n};\nstatic const char * const led8_groups[] = {\n\t\"gpio47\",\n};\nstatic const char * const led9_groups[] = {\n\t\"gpio48\",\n};\nstatic const char * const led10_groups[] = {\n\t\"gpio49\",\n};\nstatic const char * const led11_groups[] = {\n\t\"gpio50\",\n};\nstatic const char * const mdc_groups[] = {\n\t\"gpio7\", \"gpio52\",\n};\nstatic const char * const mdio_groups[] = {\n\t\"gpio6\", \"gpio53\",\n};\nstatic const char * const pcie_groups[] = {\n\t\"gpio39\", \"gpio52\",\n};\nstatic const char * const pmu_groups[] = {\n\t\"gpio54\", \"gpio55\",\n};\nstatic const char * const prng_rosc_groups[] = {\n\t\"gpio53\",\n};\nstatic const char * const qpic_groups[] = {\n\t\"gpio52\", \"gpio53\", \"gpio54\", \"gpio55\", \"gpio56\", \"gpio57\", \"gpio58\",\n\t\"gpio59\", \"gpio60\", \"gpio61\", \"gpio62\", \"gpio63\", \"gpio64\", \"gpio65\",\n\t\"gpio66\", \"gpio67\", \"gpio68\", \"gpio69\",\n};\nstatic const char * const rgmii_groups[] = {\n\t\"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\", \"gpio27\", \"gpio28\",\n\t\"gpio29\", \"gpio30\", \"gpio31\", \"gpio32\", \"gpio33\",\n};\nstatic const char * const rmii_groups[] = {\n\t\"gpio36\", \"gpio37\", \"gpio38\", \"gpio39\", \"gpio40\", \"gpio41\", \"gpio42\",\n\t\"gpio43\", \"gpio44\", \"gpio45\", \"gpio46\", \"gpio47\", \"gpio48\", \"gpio49\",\n\t\"gpio50\", \"gpio51\",\n};\nstatic const char * const sdio_groups[] = {\n\t\"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\", \"gpio27\", \"gpio28\", \"gpio29\",\n\t\"gpio30\", \"gpio31\", \"gpio32\",\n};\nstatic const char * const smart0_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio5\", \"gpio44\", \"gpio45\", \"gpio46\",\n\t\"gpio47\",\n};\nstatic const char * const smart1_groups[] = {\n\t\"gpio8\", \"gpio9\", \"gpio16\", \"gpio17\", \"gpio58\", \"gpio59\", \"gpio60\",\n\t\"gpio61\",\n};\nstatic const char * const smart2_groups[] = {\n\t\"gpio40\", \"gpio41\", \"gpio48\", \"gpio49\",\n};\nstatic const char * const smart3_groups[] = {\n\t\"gpio58\", \"gpio59\", \"gpio60\", \"gpio61\",\n};\nstatic const char * const tm_groups[] = {\n\t\"gpio52\", \"gpio53\", \"gpio54\", \"gpio55\", \"gpio56\", \"gpio57\", \"gpio58\",\n\t\"gpio59\", \"gpio60\", \"gpio61\", \"gpio62\", \"gpio63\",\n};\nstatic const char * const wifi0_groups[] = {\n\t\"gpio37\", \"gpio40\", \"gpio41\", \"gpio42\", \"gpio50\", \"gpio51\", \"gpio52\",\n\t\"gpio53\", \"gpio56\", \"gpio57\", \"gpio58\", \"gpio98\",\n};\nstatic const char * const wifi1_groups[] = {\n\t\"gpio37\", \"gpio40\", \"gpio41\", \"gpio43\", \"gpio50\", \"gpio51\", \"gpio52\",\n\t\"gpio53\", \"gpio56\", \"gpio57\", \"gpio58\", \"gpio98\",\n};\n\nstatic const struct pinfunction ipq4019_functions[] = {\n\tQCA_PIN_FUNCTION(aud_pin),\n\tQCA_PIN_FUNCTION(audio_pwm),\n\tQCA_PIN_FUNCTION(blsp_i2c0),\n\tQCA_PIN_FUNCTION(blsp_i2c1),\n\tQCA_PIN_FUNCTION(blsp_spi0),\n\tQCA_PIN_FUNCTION(blsp_spi1),\n\tQCA_PIN_FUNCTION(blsp_uart0),\n\tQCA_PIN_FUNCTION(blsp_uart1),\n\tQCA_PIN_FUNCTION(chip_rst),\n\tQCA_PIN_FUNCTION(gpio),\n\tQCA_PIN_FUNCTION(i2s_rx),\n\tQCA_PIN_FUNCTION(i2s_spdif_in),\n\tQCA_PIN_FUNCTION(i2s_spdif_out),\n\tQCA_PIN_FUNCTION(i2s_td),\n\tQCA_PIN_FUNCTION(i2s_tx),\n\tQCA_PIN_FUNCTION(jtag),\n\tQCA_PIN_FUNCTION(led0),\n\tQCA_PIN_FUNCTION(led1),\n\tQCA_PIN_FUNCTION(led2),\n\tQCA_PIN_FUNCTION(led3),\n\tQCA_PIN_FUNCTION(led4),\n\tQCA_PIN_FUNCTION(led5),\n\tQCA_PIN_FUNCTION(led6),\n\tQCA_PIN_FUNCTION(led7),\n\tQCA_PIN_FUNCTION(led8),\n\tQCA_PIN_FUNCTION(led9),\n\tQCA_PIN_FUNCTION(led10),\n\tQCA_PIN_FUNCTION(led11),\n\tQCA_PIN_FUNCTION(mdc),\n\tQCA_PIN_FUNCTION(mdio),\n\tQCA_PIN_FUNCTION(pcie),\n\tQCA_PIN_FUNCTION(pmu),\n\tQCA_PIN_FUNCTION(prng_rosc),\n\tQCA_PIN_FUNCTION(qpic),\n\tQCA_PIN_FUNCTION(rgmii),\n\tQCA_PIN_FUNCTION(rmii),\n\tQCA_PIN_FUNCTION(sdio),\n\tQCA_PIN_FUNCTION(smart0),\n\tQCA_PIN_FUNCTION(smart1),\n\tQCA_PIN_FUNCTION(smart2),\n\tQCA_PIN_FUNCTION(smart3),\n\tQCA_PIN_FUNCTION(tm),\n\tQCA_PIN_FUNCTION(wifi0),\n\tQCA_PIN_FUNCTION(wifi1),\n};\n\nstatic const struct msm_pingroup ipq4019_groups[] = {\n\tPINGROUP(0, jtag, smart0, i2s_rx, NA, NA, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA),\n\tPINGROUP(1, jtag, smart0, i2s_rx, NA, NA, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA),\n\tPINGROUP(2, jtag, smart0, i2s_rx, NA, NA, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA),\n\tPINGROUP(3, jtag, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(4, jtag, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(5, jtag, smart0, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA),\n\tPINGROUP(6, mdio, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(7, mdc, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(8, blsp_uart1, NA, NA, smart1, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA, NA),\n\tPINGROUP(9, blsp_uart1, NA, NA, smart1, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA, NA),\n\tPINGROUP(10, blsp_uart1, NA, NA, blsp_i2c0, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA, NA),\n\tPINGROUP(11, blsp_uart1, NA, NA, blsp_i2c0, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA, NA),\n\tPINGROUP(12, blsp_spi0, blsp_i2c1, NA, NA, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA, NA),\n\tPINGROUP(13, blsp_spi0, blsp_i2c1, NA, NA, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA, NA),\n\tPINGROUP(14, blsp_spi0, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA),\n\tPINGROUP(15, blsp_spi0, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA),\n\tPINGROUP(16, blsp_uart0, led0, smart1, NA, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA, NA),\n\tPINGROUP(17, blsp_uart0, led1, smart1, NA, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA, NA),\n\tPINGROUP(18, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(19, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(20, blsp_i2c0, i2s_rx, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA),\n\tPINGROUP(21, blsp_i2c0, i2s_rx, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA),\n\tPINGROUP(22, rgmii, i2s_rx, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA),\n\tPINGROUP(23, sdio, rgmii, i2s_rx, NA, NA, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA),\n\tPINGROUP(24, sdio, rgmii, i2s_tx, NA, NA, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA),\n\tPINGROUP(25, sdio, rgmii, i2s_tx, NA, NA, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA),\n\tPINGROUP(26, sdio, rgmii, i2s_tx, NA, NA, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA),\n\tPINGROUP(27, sdio, rgmii, i2s_td, NA, NA, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA),\n\tPINGROUP(28, sdio, rgmii, i2s_td, NA, NA, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA),\n\tPINGROUP(29, sdio, rgmii, i2s_td, NA, NA, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA),\n\tPINGROUP(30, sdio, rgmii, audio_pwm, NA, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA, NA),\n\tPINGROUP(31, sdio, rgmii, audio_pwm, NA, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA, NA),\n\tPINGROUP(32, sdio, rgmii, audio_pwm, NA, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA, NA),\n\tPINGROUP(33, rgmii, audio_pwm, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA),\n\tPINGROUP(34, blsp_i2c1, i2s_spdif_in, NA, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA, NA, NA),\n\tPINGROUP(35, blsp_i2c1, i2s_spdif_out, NA, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA, NA, NA),\n\tPINGROUP(36, rmii, led2, led0, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA),\n\tPINGROUP(37, rmii, wifi0, wifi1, led1, NA, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA),\n\tPINGROUP(38, rmii, led2, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA),\n\tPINGROUP(39, rmii, pcie, led3, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA),\n\tPINGROUP(40, rmii, wifi0, wifi1, smart2, led4, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA, NA),\n\tPINGROUP(41, rmii, wifi0, wifi1, smart2, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA, NA),\n\tPINGROUP(42, rmii, wifi0, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA),\n\tPINGROUP(43, rmii, wifi1, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA),\n\tPINGROUP(44, rmii, blsp_spi1, smart0, led5, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA, NA),\n\tPINGROUP(45, rmii, blsp_spi1, blsp_spi0, smart0, led6, NA, NA, NA, NA,\n\t\t NA, NA, NA, NA, NA),\n\tPINGROUP(46, rmii, blsp_spi1, smart0, led7, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA, NA),\n\tPINGROUP(47, rmii, blsp_spi1, smart0, led8, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA, NA),\n\tPINGROUP(48, rmii, aud_pin, smart2, led9, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA, NA),\n\tPINGROUP(49, rmii, aud_pin, smart2, led10, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA, NA),\n\tPINGROUP(50, rmii, aud_pin, wifi0, wifi1, led11, NA, NA, NA, NA, NA,\n\t\t NA, NA, NA, NA),\n\tPINGROUP(51, rmii, aud_pin, wifi0, wifi1, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA, NA),\n\tPINGROUP(52, qpic, mdc, pcie, i2s_tx, NA, NA, NA, tm, wifi0, wifi1, NA,\n\t\t NA, NA, NA),\n\tPINGROUP(53, qpic, mdio, i2s_tx, prng_rosc, NA, tm, wifi0, wifi1, NA,\n\t\t NA, NA, NA, NA, NA),\n\tPINGROUP(54, qpic, blsp_spi0, i2s_td, NA, pmu, NA, NA, NA, tm, NA, NA,\n\t\t NA, NA, NA),\n\tPINGROUP(55, qpic, blsp_spi0, i2s_td, NA, pmu, NA, NA, NA, tm, NA, NA,\n\t\t NA, NA, NA),\n\tPINGROUP(56, qpic, blsp_spi0, i2s_td, NA, NA, tm, wifi0, wifi1, NA, NA,\n\t\t NA, NA, NA, NA),\n\tPINGROUP(57, qpic, blsp_spi0, i2s_tx, NA, NA, tm, wifi0, wifi1, NA, NA,\n\t\t NA, NA, NA, NA),\n\tPINGROUP(58, qpic, led2, blsp_i2c0, smart3, smart1, i2s_rx, NA, NA, tm,\n\t\t wifi0, wifi1, NA, NA, NA),\n\tPINGROUP(59, qpic, blsp_i2c0, smart3, smart1, i2s_spdif_in, NA, NA, NA,\n\t\t NA, NA, tm, NA, NA, NA),\n\tPINGROUP(60, qpic, blsp_uart0, smart1, smart3, led0, i2s_tx, i2s_rx,\n\t\t NA, NA, NA, NA, NA, tm, NA),\n\tPINGROUP(61, qpic, blsp_uart0, smart1, smart3, led1, i2s_tx, i2s_rx,\n\t\t NA, NA, NA, NA, NA, tm, NA),\n\tPINGROUP(62, qpic, chip_rst, NA, NA, i2s_spdif_out, NA, NA, NA, NA, NA,\n\t\t tm, NA, NA, NA),\n\tPINGROUP(63, qpic, NA, NA, NA, i2s_td, i2s_rx, i2s_spdif_out,\n\t\t i2s_spdif_in, NA, NA, NA, NA, tm, NA),\n\tPINGROUP(64, qpic, audio_pwm, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA),\n\tPINGROUP(65, qpic, audio_pwm, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA),\n\tPINGROUP(66, qpic, audio_pwm, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA),\n\tPINGROUP(67, qpic, audio_pwm, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA, NA),\n\tPINGROUP(68, qpic, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(69, qpic, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(70, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(71, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(72, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(73, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(74, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(75, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(76, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(77, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(78, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(79, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(80, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(81, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(82, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(83, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(84, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(85, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(86, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(87, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(88, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(89, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(90, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(91, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(92, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(93, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(94, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(95, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(96, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(97, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(98, wifi0, wifi1, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA,\n\t\t NA),\n\tPINGROUP(99, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n};\n\nstatic const struct msm_pinctrl_soc_data ipq4019_pinctrl = {\n\t.pins = ipq4019_pins,\n\t.npins = ARRAY_SIZE(ipq4019_pins),\n\t.functions = ipq4019_functions,\n\t.nfunctions = ARRAY_SIZE(ipq4019_functions),\n\t.groups = ipq4019_groups,\n\t.ngroups = ARRAY_SIZE(ipq4019_groups),\n\t.ngpios = 100,\n\t.pull_no_keeper = true,\n};\n\nstatic int ipq4019_pinctrl_probe(struct platform_device *pdev)\n{\n\treturn msm_pinctrl_probe(pdev, &ipq4019_pinctrl);\n}\n\nstatic const struct of_device_id ipq4019_pinctrl_of_match[] = {\n\t{ .compatible = \"qcom,ipq4019-pinctrl\", },\n\t{ },\n};\n\nstatic struct platform_driver ipq4019_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"ipq4019-pinctrl\",\n\t\t.of_match_table = ipq4019_pinctrl_of_match,\n\t},\n\t.probe = ipq4019_pinctrl_probe,\n\t.remove = msm_pinctrl_remove,\n};\n\nstatic int __init ipq4019_pinctrl_init(void)\n{\n\treturn platform_driver_register(&ipq4019_pinctrl_driver);\n}\narch_initcall(ipq4019_pinctrl_init);\n\nstatic void __exit ipq4019_pinctrl_exit(void)\n{\n\tplatform_driver_unregister(&ipq4019_pinctrl_driver);\n}\nmodule_exit(ipq4019_pinctrl_exit);\n\nMODULE_DESCRIPTION(\"Qualcomm ipq4019 pinctrl driver\");\nMODULE_LICENSE(\"GPL v2\");\nMODULE_DEVICE_TABLE(of, ipq4019_pinctrl_of_match);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}