

================================================================
== Vivado HLS Report for 'matmult'
================================================================
* Date:           Sun Nov 20 02:47:42 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        1-mat_mult.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  10020201|  10020201|  10020202|  10020202|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                      |       Latency       | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- LOOP_MAT_MULT_0     |  10020200|  10020200|    100202|          -|          -|   100|    no    |
        | + LOOP_MAT_MULT_1    |    100200|    100200|      1002|          -|          -|   100|    no    |
        |  ++ LOOP_MAT_MULT_2  |      1000|      1000|        10|          -|          -|   100|    no    |
        +----------------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    100|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     87|
|Register         |        -|      -|     196|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     544|    898|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |                 Instance                |                Module                | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |matmult_fadd_32ns_32ns_32_5_full_dsp_U1  |matmult_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |matmult_fmul_32ns_32ns_32_4_max_dsp_U2   |matmult_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |Total                                    |                                      |        0|      5|  348|  711|
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_169_p2        |     +    |      0|  0|   7|           7|           1|
    |j_1_fu_181_p2        |     +    |      0|  0|   7|           7|           1|
    |k_1_fu_208_p2        |     +    |      0|  0|   7|           7|           1|
    |next_mul2_fu_157_p2  |     +    |      0|  0|  14|          14|           7|
    |next_mul_fu_229_p2   |     +    |      0|  0|  14|          14|           7|
    |tmp_2_fu_235_p2      |     +    |      0|  0|  14|          14|          14|
    |tmp_9_fu_191_p2      |     +    |      0|  0|  14|          14|          14|
    |tmp_s_fu_218_p2      |     +    |      0|  0|  14|          14|          14|
    |exitcond1_fu_175_p2  |   icmp   |      0|  0|   3|           7|           6|
    |exitcond2_fu_163_p2  |   icmp   |      0|  0|   3|           7|           6|
    |exitcond_fu_202_p2   |   icmp   |      0|  0|   3|           7|           6|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 100|         112|          77|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |   6|         14|    1|         14|
    |i_reg_77            |   7|          2|    7|         14|
    |j_reg_100           |   7|          2|    7|         14|
    |k_reg_124           |   7|          2|    7|         14|
    |phi_mul1_reg_88     |  14|          2|   14|         28|
    |phi_mul_reg_135     |  14|          2|   14|         28|
    |storemerge_reg_111  |  32|          2|   32|         64|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  87|         26|   82|        176|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |  13|   0|   13|          0|
    |i_1_reg_253         |   7|   0|    7|          0|
    |i_reg_77            |   7|   0|    7|          0|
    |j_1_reg_261         |   7|   0|    7|          0|
    |j_reg_100           |   7|   0|    7|          0|
    |k_1_reg_279         |   7|   0|    7|          0|
    |k_reg_124           |   7|   0|    7|          0|
    |next_mul2_reg_245   |  14|   0|   14|          0|
    |next_mul_reg_289    |  14|   0|   14|          0|
    |out_addr_reg_271    |  14|   0|   14|          0|
    |phi_mul1_reg_88     |  14|   0|   14|          0|
    |phi_mul_reg_135     |  14|   0|   14|          0|
    |storemerge_reg_111  |  32|   0|   32|          0|
    |tmp_2_cast_reg_266  |   7|   0|   14|          7|
    |tmp_6_reg_309       |  32|   0|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 196|   0|  203|          7|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    matmult   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    matmult   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    matmult   | return value |
|ap_done         | out |    1| ap_ctrl_hs |    matmult   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    matmult   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    matmult   | return value |
|a_address0      | out |   14|  ap_memory |       a      |     array    |
|a_ce0           | out |    1|  ap_memory |       a      |     array    |
|a_q0            |  in |   32|  ap_memory |       a      |     array    |
|b_address0      | out |   14|  ap_memory |       b      |     array    |
|b_ce0           | out |    1|  ap_memory |       b      |     array    |
|b_q0            |  in |   32|  ap_memory |       b      |     array    |
|out_r_address0  | out |   14|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_14 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([10000 x float]* %a) nounwind, !map !14

ST_1: stg_15 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([10000 x float]* %b) nounwind, !map !20

ST_1: stg_16 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([10000 x float]* %out_r) nounwind, !map !24

ST_1: stg_17 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @matmult_str) nounwind

ST_1: stg_18 [1/1] 1.57ns
:4  br label %1


 <State 2>: 1.97ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i7 [ 0, %0 ], [ %i_1, %8 ]

ST_2: phi_mul1 [1/1] 0.00ns
:1  %phi_mul1 = phi i14 [ 0, %0 ], [ %next_mul2, %8 ]

ST_2: next_mul2 [1/1] 1.96ns
:2  %next_mul2 = add i14 %phi_mul1, 100

ST_2: exitcond2 [1/1] 1.97ns
:3  %exitcond2 = icmp eq i7 %i, -28

ST_2: empty [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_2: i_1 [1/1] 1.72ns
:5  %i_1 = add i7 %i, 1

ST_2: stg_25 [1/1] 0.00ns
:6  br i1 %exitcond2, label %9, label %2

ST_2: stg_26 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str) nounwind

ST_2: tmp_1 [1/1] 0.00ns
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str) nounwind

ST_2: stg_28 [1/1] 1.57ns
:2  br label %3

ST_2: stg_29 [1/1] 0.00ns
:0  ret void


 <State 3>: 1.97ns
ST_3: j [1/1] 0.00ns
:0  %j = phi i7 [ 0, %2 ], [ %j_1, %7 ]

ST_3: exitcond1 [1/1] 1.97ns
:1  %exitcond1 = icmp eq i7 %j, -28

ST_3: empty_2 [1/1] 0.00ns
:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_3: j_1 [1/1] 1.72ns
:3  %j_1 = add i7 %j, 1

ST_3: stg_34 [1/1] 0.00ns
:4  br i1 %exitcond1, label %8, label %4

ST_3: stg_35 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str1) nounwind

ST_3: tmp_4 [1/1] 0.00ns
:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str1) nounwind

ST_3: tmp_2_cast [1/1] 0.00ns
:2  %tmp_2_cast = zext i7 %j to i14

ST_3: tmp_9 [1/1] 1.96ns
:3  %tmp_9 = add i14 %phi_mul1, %tmp_2_cast

ST_3: tmp_9_cast [1/1] 0.00ns
:4  %tmp_9_cast = zext i14 %tmp_9 to i64

ST_3: out_addr [1/1] 0.00ns
:5  %out_addr = getelementptr [10000 x float]* %out_r, i64 0, i64 %tmp_9_cast

ST_3: stg_41 [1/1] 1.57ns
:6  br label %5

ST_3: empty_5 [1/1] 0.00ns
:0  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str, i32 %tmp_1) nounwind

ST_3: stg_43 [1/1] 0.00ns
:1  br label %1


 <State 4>: 4.67ns
ST_4: storemerge [1/1] 0.00ns
:0  %storemerge = phi float [ 0.000000e+00, %4 ], [ %tmp_7, %6 ]

ST_4: k [1/1] 0.00ns
:1  %k = phi i7 [ 0, %4 ], [ %k_1, %6 ]

ST_4: phi_mul [1/1] 0.00ns
:2  %phi_mul = phi i14 [ 0, %4 ], [ %next_mul, %6 ]

ST_4: stg_47 [1/1] 2.71ns
:3  store float %storemerge, float* %out_addr, align 4

ST_4: exitcond [1/1] 1.97ns
:4  %exitcond = icmp eq i7 %k, -28

ST_4: empty_3 [1/1] 0.00ns
:5  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_4: k_1 [1/1] 1.72ns
:6  %k_1 = add i7 %k, 1

ST_4: stg_51 [1/1] 0.00ns
:7  br i1 %exitcond, label %7, label %6

ST_4: tmp_5_cast [1/1] 0.00ns
:1  %tmp_5_cast = zext i7 %k to i14

ST_4: tmp_s [1/1] 1.96ns
:2  %tmp_s = add i14 %phi_mul1, %tmp_5_cast

ST_4: tmp_10_cast [1/1] 0.00ns
:3  %tmp_10_cast = zext i14 %tmp_s to i64

ST_4: a_addr [1/1] 0.00ns
:4  %a_addr = getelementptr [10000 x float]* %a, i64 0, i64 %tmp_10_cast

ST_4: next_mul [1/1] 1.96ns
:5  %next_mul = add i14 %phi_mul, 100

ST_4: tmp_2 [1/1] 1.96ns
:6  %tmp_2 = add i14 %phi_mul, %tmp_2_cast

ST_4: tmp_12_cast [1/1] 0.00ns
:7  %tmp_12_cast = zext i14 %tmp_2 to i64

ST_4: b_addr [1/1] 0.00ns
:8  %b_addr = getelementptr [10000 x float]* %b, i64 0, i64 %tmp_12_cast

ST_4: a_load [2/2] 2.71ns
:9  %a_load = load float* %a_addr, align 4

ST_4: b_load [2/2] 2.71ns
:10  %b_load = load float* %b_addr, align 4

ST_4: empty_4 [1/1] 0.00ns
:0  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str1, i32 %tmp_4) nounwind

ST_4: stg_63 [1/1] 0.00ns
:1  br label %3


 <State 5>: 8.41ns
ST_5: a_load [1/2] 2.71ns
:9  %a_load = load float* %a_addr, align 4

ST_5: b_load [1/2] 2.71ns
:10  %b_load = load float* %b_addr, align 4

ST_5: tmp_6 [4/4] 5.70ns
:11  %tmp_6 = fmul float %a_load, %b_load


 <State 6>: 5.70ns
ST_6: tmp_6 [3/4] 5.70ns
:11  %tmp_6 = fmul float %a_load, %b_load


 <State 7>: 5.70ns
ST_7: tmp_6 [2/4] 5.70ns
:11  %tmp_6 = fmul float %a_load, %b_load


 <State 8>: 5.70ns
ST_8: tmp_6 [1/4] 5.70ns
:11  %tmp_6 = fmul float %a_load, %b_load


 <State 9>: 7.26ns
ST_9: tmp_7 [5/5] 7.26ns
:12  %tmp_7 = fadd float %storemerge, %tmp_6


 <State 10>: 7.26ns
ST_10: tmp_7 [4/5] 7.26ns
:12  %tmp_7 = fadd float %storemerge, %tmp_6


 <State 11>: 7.26ns
ST_11: tmp_7 [3/5] 7.26ns
:12  %tmp_7 = fadd float %storemerge, %tmp_6


 <State 12>: 7.26ns
ST_12: tmp_7 [2/5] 7.26ns
:12  %tmp_7 = fadd float %storemerge, %tmp_6


 <State 13>: 7.26ns
ST_13: stg_74 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str2) nounwind

ST_13: tmp_7 [1/5] 7.26ns
:12  %tmp_7 = fadd float %storemerge, %tmp_6

ST_13: stg_76 [1/1] 0.00ns
:13  br label %5



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_14      (specbitsmap      ) [ 00000000000000]
stg_15      (specbitsmap      ) [ 00000000000000]
stg_16      (specbitsmap      ) [ 00000000000000]
stg_17      (spectopmodule    ) [ 00000000000000]
stg_18      (br               ) [ 01111111111111]
i           (phi              ) [ 00100000000000]
phi_mul1    (phi              ) [ 00111111111111]
next_mul2   (add              ) [ 01111111111111]
exitcond2   (icmp             ) [ 00111111111111]
empty       (speclooptripcount) [ 00000000000000]
i_1         (add              ) [ 01111111111111]
stg_25      (br               ) [ 00000000000000]
stg_26      (specloopname     ) [ 00000000000000]
tmp_1       (specregionbegin  ) [ 00011111111111]
stg_28      (br               ) [ 00111111111111]
stg_29      (ret              ) [ 00000000000000]
j           (phi              ) [ 00010000000000]
exitcond1   (icmp             ) [ 00111111111111]
empty_2     (speclooptripcount) [ 00000000000000]
j_1         (add              ) [ 00111111111111]
stg_34      (br               ) [ 00000000000000]
stg_35      (specloopname     ) [ 00000000000000]
tmp_4       (specregionbegin  ) [ 00001111111111]
tmp_2_cast  (zext             ) [ 00001111111111]
tmp_9       (add              ) [ 00000000000000]
tmp_9_cast  (zext             ) [ 00000000000000]
out_addr    (getelementptr    ) [ 00001111111111]
stg_41      (br               ) [ 00111111111111]
empty_5     (specregionend    ) [ 00000000000000]
stg_43      (br               ) [ 01111111111111]
storemerge  (phi              ) [ 00001111111111]
k           (phi              ) [ 00001000000000]
phi_mul     (phi              ) [ 00001000000000]
stg_47      (store            ) [ 00000000000000]
exitcond    (icmp             ) [ 00111111111111]
empty_3     (speclooptripcount) [ 00000000000000]
k_1         (add              ) [ 00111111111111]
stg_51      (br               ) [ 00000000000000]
tmp_5_cast  (zext             ) [ 00000000000000]
tmp_s       (add              ) [ 00000000000000]
tmp_10_cast (zext             ) [ 00000000000000]
a_addr      (getelementptr    ) [ 00000100000000]
next_mul    (add              ) [ 00111111111111]
tmp_2       (add              ) [ 00000000000000]
tmp_12_cast (zext             ) [ 00000000000000]
b_addr      (getelementptr    ) [ 00000100000000]
empty_4     (specregionend    ) [ 00000000000000]
stg_63      (br               ) [ 00111111111111]
a_load      (load             ) [ 00000011100000]
b_load      (load             ) [ 00000011100000]
tmp_6       (fmul             ) [ 00000000011111]
stg_74      (specloopname     ) [ 00000000000000]
tmp_7       (fadd             ) [ 00111111111111]
stg_76      (br               ) [ 00111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matmult_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="out_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="14" slack="0"/>
<pin id="46" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/3 "/>
</bind>
</comp>

<comp id="49" class="1004" name="stg_47_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="14" slack="1"/>
<pin id="51" dir="0" index="1" bw="32" slack="0"/>
<pin id="52" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_47/4 "/>
</bind>
</comp>

<comp id="53" class="1004" name="a_addr_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="32" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="14" slack="0"/>
<pin id="57" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/4 "/>
</bind>
</comp>

<comp id="60" class="1004" name="b_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="14" slack="0"/>
<pin id="64" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/4 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="14" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="70" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/4 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="14" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/4 "/>
</bind>
</comp>

<comp id="77" class="1005" name="i_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="7" slack="1"/>
<pin id="79" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="81" class="1004" name="i_phi_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="1"/>
<pin id="83" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="7" slack="0"/>
<pin id="85" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="88" class="1005" name="phi_mul1_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="14" slack="1"/>
<pin id="90" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="phi_mul1_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="1"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="14" slack="0"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/2 "/>
</bind>
</comp>

<comp id="100" class="1005" name="j_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="7" slack="1"/>
<pin id="102" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="j_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="7" slack="0"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="111" class="1005" name="storemerge_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="1"/>
<pin id="113" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="storemerge_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="32" slack="1"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/4 "/>
</bind>
</comp>

<comp id="124" class="1005" name="k_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="7" slack="1"/>
<pin id="126" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="k_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="7" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="135" class="1005" name="phi_mul_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="14" slack="1"/>
<pin id="137" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="phi_mul_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="14" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="5"/>
<pin id="148" dir="0" index="1" bw="32" slack="1"/>
<pin id="149" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_7/9 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="157" class="1004" name="next_mul2_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="14" slack="0"/>
<pin id="159" dir="0" index="1" bw="8" slack="0"/>
<pin id="160" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="exitcond2_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="0"/>
<pin id="165" dir="0" index="1" bw="7" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="i_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="7" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="exitcond1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="0" index="1" bw="7" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="j_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="7" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_2_cast_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="7" slack="0"/>
<pin id="189" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_9_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="14" slack="1"/>
<pin id="193" dir="0" index="1" bw="7" slack="0"/>
<pin id="194" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_9_cast_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="14" slack="0"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="exitcond_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="7" slack="0"/>
<pin id="204" dir="0" index="1" bw="7" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="k_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="7" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_5_cast_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="7" slack="0"/>
<pin id="216" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_s_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="14" slack="2"/>
<pin id="220" dir="0" index="1" bw="7" slack="0"/>
<pin id="221" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_10_cast_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="14" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="next_mul_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="14" slack="0"/>
<pin id="231" dir="0" index="1" bw="8" slack="0"/>
<pin id="232" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_2_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="14" slack="0"/>
<pin id="237" dir="0" index="1" bw="7" slack="1"/>
<pin id="238" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_12_cast_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="14" slack="0"/>
<pin id="242" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/4 "/>
</bind>
</comp>

<comp id="245" class="1005" name="next_mul2_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="14" slack="0"/>
<pin id="247" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="253" class="1005" name="i_1_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="7" slack="0"/>
<pin id="255" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="261" class="1005" name="j_1_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="7" slack="0"/>
<pin id="263" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="266" class="1005" name="tmp_2_cast_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="14" slack="1"/>
<pin id="268" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_cast "/>
</bind>
</comp>

<comp id="271" class="1005" name="out_addr_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="14" slack="1"/>
<pin id="273" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="out_addr "/>
</bind>
</comp>

<comp id="279" class="1005" name="k_1_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="7" slack="0"/>
<pin id="281" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="284" class="1005" name="a_addr_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="14" slack="1"/>
<pin id="286" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="289" class="1005" name="next_mul_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="14" slack="0"/>
<pin id="291" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="294" class="1005" name="b_addr_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="14" slack="1"/>
<pin id="296" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="299" class="1005" name="a_load_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="304" class="1005" name="b_load_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="309" class="1005" name="tmp_6_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="314" class="1005" name="tmp_7_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="34" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="34" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="34" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="53" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="76"><net_src comp="60" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="77" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="92" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="38" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="115" pin="4"/><net_sink comp="49" pin=1"/></net>

<net id="123"><net_src comp="115" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="111" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="67" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="72" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="92" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="16" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="81" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="18" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="81" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="104" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="18" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="104" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="104" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="88" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="187" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="206"><net_src comp="128" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="18" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="128" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="128" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="88" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="214" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="233"><net_src comp="139" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="16" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="139" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="235" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="248"><net_src comp="157" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="256"><net_src comp="169" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="264"><net_src comp="181" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="269"><net_src comp="187" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="274"><net_src comp="42" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="282"><net_src comp="208" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="287"><net_src comp="53" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="292"><net_src comp="229" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="297"><net_src comp="60" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="302"><net_src comp="67" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="307"><net_src comp="72" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="312"><net_src comp="151" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="317"><net_src comp="146" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="115" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {4 }
 - Input state : 
	Port: matmult : a | {4 5 }
	Port: matmult : b | {4 5 }
  - Chain level:
	State 1
	State 2
		next_mul2 : 1
		exitcond2 : 1
		i_1 : 1
		stg_25 : 2
	State 3
		exitcond1 : 1
		j_1 : 1
		stg_34 : 2
		tmp_2_cast : 1
		tmp_9 : 2
		tmp_9_cast : 3
		out_addr : 4
	State 4
		stg_47 : 1
		exitcond : 1
		k_1 : 1
		stg_51 : 2
		tmp_5_cast : 1
		tmp_s : 2
		tmp_10_cast : 3
		a_addr : 4
		next_mul : 1
		tmp_2 : 1
		tmp_12_cast : 2
		b_addr : 3
		a_load : 5
		b_load : 4
	State 5
		tmp_6 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_146     |    2    |   205   |   390   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_151     |    3    |   143   |   321   |
|----------|--------------------|---------|---------|---------|
|          |  next_mul2_fu_157  |    0    |    0    |    14   |
|          |     i_1_fu_169     |    0    |    0    |    7    |
|          |     j_1_fu_181     |    0    |    0    |    7    |
|    add   |    tmp_9_fu_191    |    0    |    0    |    14   |
|          |     k_1_fu_208     |    0    |    0    |    7    |
|          |    tmp_s_fu_218    |    0    |    0    |    14   |
|          |   next_mul_fu_229  |    0    |    0    |    14   |
|          |    tmp_2_fu_235    |    0    |    0    |    14   |
|----------|--------------------|---------|---------|---------|
|          |  exitcond2_fu_163  |    0    |    0    |    3    |
|   icmp   |  exitcond1_fu_175  |    0    |    0    |    3    |
|          |   exitcond_fu_202  |    0    |    0    |    3    |
|----------|--------------------|---------|---------|---------|
|          |  tmp_2_cast_fu_187 |    0    |    0    |    0    |
|          |  tmp_9_cast_fu_197 |    0    |    0    |    0    |
|   zext   |  tmp_5_cast_fu_214 |    0    |    0    |    0    |
|          | tmp_10_cast_fu_224 |    0    |    0    |    0    |
|          | tmp_12_cast_fu_240 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    5    |   348   |   811   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  a_addr_reg_284  |   14   |
|  a_load_reg_299  |   32   |
|  b_addr_reg_294  |   14   |
|  b_load_reg_304  |   32   |
|    i_1_reg_253   |    7   |
|     i_reg_77     |    7   |
|    j_1_reg_261   |    7   |
|     j_reg_100    |    7   |
|    k_1_reg_279   |    7   |
|     k_reg_124    |    7   |
| next_mul2_reg_245|   14   |
| next_mul_reg_289 |   14   |
| out_addr_reg_271 |   14   |
|  phi_mul1_reg_88 |   14   |
|  phi_mul_reg_135 |   14   |
|storemerge_reg_111|   32   |
|tmp_2_cast_reg_266|   14   |
|   tmp_6_reg_309  |   32   |
|   tmp_7_reg_314  |   32   |
+------------------+--------+
|       Total      |   314  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_67  |  p0  |   2  |  14  |   28   ||    14   |
|  grp_access_fu_72  |  p0  |   2  |  14  |   28   ||    14   |
|   phi_mul1_reg_88  |  p0  |   2  |  14  |   28   ||    14   |
| storemerge_reg_111 |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_151     |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_151     |  p1  |   2  |  32  |   64   ||    32   |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   276  ||  9.426  ||   138   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   811  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   138  |
|  Register |    -   |    -   |   314  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    9   |   662  |   949  |
+-----------+--------+--------+--------+--------+
