#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x59ed7eb21e60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x59ed7eafc2c0 .scope module, "tb_viterbi_level0_simple" "tb_viterbi_level0_simple" 3 6;
 .timescale -9 -12;
P_0x59ed7eb0d720 .param/l "CLOCK_PERIOD" 0 3 17, +C4<00000000000000000000000000001010>;
P_0x59ed7eb0d760 .param/l "D" 0 3 12, +C4<00000000000000000000000000000110>;
P_0x59ed7eb0d7a0 .param/l "G0_OCT" 0 3 14, C4<00000111>;
P_0x59ed7eb0d7e0 .param/l "G1_OCT" 0 3 15, C4<00000101>;
P_0x59ed7eb0d820 .param/l "K" 0 3 9, +C4<00000000000000000000000000000011>;
P_0x59ed7eb0d860 .param/l "L_FRAME" 0 3 18, +C4<00000000000000000000000001000000>;
P_0x59ed7eb0d8a0 .param/l "M" 0 3 10, +C4<000000000000000000000000000000010>;
P_0x59ed7eb0d8e0 .param/l "NBIT_EXPECTED" 0 3 21, +C4<00000000000000000000000000000111100>;
P_0x59ed7eb0d920 .param/l "NSYM_FRAME" 0 3 20, +C4<0000000000000000000000000001000010>;
P_0x59ed7eb0d960 .param/l "NUM_FRAMES" 0 3 19, +C4<00000000000000000000000000001010>;
P_0x59ed7eb0d9a0 .param/l "S" 0 3 11, +C4<0000000000000000000000000000000100>;
P_0x59ed7eb0d9e0 .param/l "WM" 0 3 13, +C4<00000000000000000000000000000110>;
v0x59ed7eb4e210_0 .var "clk", 0 0;
v0x59ed7eb4e2d0_0 .net "dec_bit", 0 0, L_0x59ed7eb62680;  1 drivers
v0x59ed7eb4e390_0 .net "dec_bit_valid", 0 0, L_0x59ed7eb62570;  1 drivers
v0x59ed7eb4e430_0 .var/i "dec_idx", 31 0;
v0x59ed7eb4e4d0 .array "decoded", 59 0, 0 0;
v0x59ed7eb4e570_0 .var/i "errors", 31 0;
v0x59ed7eb4e610_0 .var "exp_bit", 0 0;
v0x59ed7eb4e6d0 .array "expected", 599 0, 0 0;
v0x59ed7eb4e770_0 .var "force_state0", 0 0;
v0x59ed7eb4e8a0_0 .var/i "frame", 31 0;
v0x59ed7eb4e980_0 .var/i "frame_errors", 31 0;
v0x59ed7eb4ea60_0 .var/i "i", 31 0;
v0x59ed7eb4eb40_0 .var "rst", 0 0;
v0x59ed7eb4ec70_0 .var "rx_sym", 1 0;
v0x59ed7eb4ed30_0 .net "rx_sym_ready", 0 0, L_0x59ed7eb4f390;  1 drivers
v0x59ed7eb4edd0_0 .var "rx_sym_valid", 0 0;
v0x59ed7eb4eea0_0 .var "sym", 1 0;
v0x59ed7eb4ef40_0 .var/i "sym_count", 31 0;
v0x59ed7eb4f000_0 .var/i "sym_idx", 31 0;
v0x59ed7eb4f0e0 .array "symbols", 659 0, 1 0;
v0x59ed7eb4f1a0_0 .var/i "tb_accepts", 31 0;
v0x59ed7eb4f280_0 .var/i "total_bits", 31 0;
S_0x59ed7eafb200 .scope module, "dut" "tt_um_viterbi_core" 3 46, 4 3 0, S_0x59ed7eafc2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rx_sym_valid";
    .port_info 3 /OUTPUT 1 "rx_sym_ready";
    .port_info 4 /INPUT 2 "rx_sym";
    .port_info 5 /OUTPUT 1 "dec_bit_valid";
    .port_info 6 /OUTPUT 1 "dec_bit";
    .port_info 7 /INPUT 1 "force_state0";
P_0x59ed7ea968b0 .param/l "D" 0 4 5, +C4<00000000000000000000000000000110>;
P_0x59ed7ea968f0 .param/l "G0_OCT" 0 4 7, +C4<00000000000000000000000000000111>;
P_0x59ed7ea96930 .param/l "G1_OCT" 0 4 8, +C4<00000000000000000000000000000101>;
P_0x59ed7ea96970 .param/l "K" 0 4 4, +C4<00000000000000000000000000000011>;
P_0x59ed7ea969b0 .param/l "M" 1 4 26, +C4<00000000000000000000000000000010>;
P_0x59ed7ea969f0 .param/l "MSB_MASK" 1 4 215, C4<10>;
P_0x59ed7ea96a30 .param/l "S" 1 4 27, +C4<00000000000000000000000000000100>;
P_0x59ed7ea96a70 .param/l "TRACE_CYCLES" 1 4 29, +C4<00000000000000000000000000001000>;
P_0x59ed7ea96ab0 .param/l "TRACE_W" 1 4 30, +C4<00000000000000000000000000000011>;
P_0x59ed7ea96af0 .param/l "Wb" 1 4 28, +C4<00000000000000000000000000000010>;
P_0x59ed7ea96b30 .param/l "Wm" 0 4 6, +C4<00000000000000000000000000000110>;
enum0x59ed7ea60200 .enum4 (2)
   "ST_IDLE" 2'b00,
   "ST_SWEEP" 2'b01,
   "ST_COMMIT" 2'b10,
   "ST_TRACE" 2'b11
 ;
L_0x59ed7eb1d910 .functor AND 1, v0x59ed7eb4edd0_0, L_0x59ed7eb4f390, C4<1>, C4<1>;
L_0x59ed7ea76d70 .functor AND 1, L_0x59ed7eb5fc60, L_0x59ed7eb5fd50, C4<1>, C4<1>;
L_0x59ed7ea76c00 .functor BUFZ 2, L_0x59ed7eb60060, C4<00>, C4<00>, C4<00>;
L_0x765bf3a4b2a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
L_0x59ed7eab7d30 .functor OR 2, L_0x59ed7eb60060, L_0x765bf3a4b2a0, C4<00>, C4<00>;
L_0x59ed7eb62570 .functor BUFZ 1, v0x59ed7eb49cb0_0, C4<0>, C4<0>, C4<0>;
L_0x59ed7eb62680 .functor BUFZ 1, v0x59ed7eb49bf0_0, C4<0>, C4<0>, C4<0>;
L_0x765bf3a4b018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x59ed7eb4aec0_0 .net/2u *"_ivl_0", 1 0, L_0x765bf3a4b018;  1 drivers
L_0x765bf3a4b0a8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x59ed7eb4afc0_0 .net/2u *"_ivl_10", 31 0, L_0x765bf3a4b0a8;  1 drivers
L_0x765bf3a4b0f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x59ed7eb4b0a0_0 .net/2u *"_ivl_14", 1 0, L_0x765bf3a4b0f0;  1 drivers
L_0x765bf3a4b138 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x59ed7eb4b190_0 .net/2u *"_ivl_18", 1 0, L_0x765bf3a4b138;  1 drivers
L_0x765bf3a4b180 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x59ed7eb4b270_0 .net/2u *"_ivl_22", 1 0, L_0x765bf3a4b180;  1 drivers
L_0x765bf3a4b1c8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x59ed7eb4b3a0_0 .net/2u *"_ivl_26", 1 0, L_0x765bf3a4b1c8;  1 drivers
v0x59ed7eb4b480_0 .net *"_ivl_28", 0 0, L_0x59ed7eb5fc60;  1 drivers
L_0x765bf3a4b210 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x59ed7eb4b540_0 .net/2u *"_ivl_30", 2 0, L_0x765bf3a4b210;  1 drivers
v0x59ed7eb4b620_0 .net *"_ivl_32", 0 0, L_0x59ed7eb5fd50;  1 drivers
v0x59ed7eb4b6e0_0 .net *"_ivl_38", 0 0, L_0x59ed7eb5ff30;  1 drivers
L_0x765bf3a4b258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59ed7eb4b7c0_0 .net *"_ivl_40", 0 0, L_0x765bf3a4b258;  1 drivers
v0x59ed7eb4b8a0_0 .net/2u *"_ivl_44", 1 0, L_0x765bf3a4b2a0;  1 drivers
L_0x765bf3a4b600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x59ed7eb4b980_0 .net/2u *"_ivl_52", 1 0, L_0x765bf3a4b600;  1 drivers
v0x59ed7eb4ba60_0 .net *"_ivl_6", 31 0, L_0x59ed7eb4f4a0;  1 drivers
L_0x765bf3a4b060 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x59ed7eb4bb40_0 .net *"_ivl_9", 29 0, L_0x765bf3a4b060;  1 drivers
v0x59ed7eb4bc20_0 .net "accept_sym", 0 0, L_0x59ed7eb1d910;  1 drivers
v0x59ed7eb4bce0_0 .net "base_pred", 1 0, L_0x59ed7eb60060;  1 drivers
v0x59ed7eb4bed0_0 .var "best_metric", 5 0;
v0x59ed7eb4bfb0_0 .var "best_state", 1 0;
v0x59ed7eb4c090_0 .net "bm0", 1 0, L_0x59ed7eb60da0;  1 drivers
v0x59ed7eb4c150_0 .net "bm1", 1 0, L_0x59ed7eb60f00;  1 drivers
v0x59ed7eb4c260_0 .net "clk", 0 0, v0x59ed7eb4e210_0;  1 drivers
v0x59ed7eb4c300_0 .var/i "dbg_accepts", 31 0;
v0x59ed7eb4c3e0_0 .net "dec_bit", 0 0, L_0x59ed7eb62680;  alias, 1 drivers
v0x59ed7eb4c4a0_0 .net "dec_bit_valid", 0 0, L_0x59ed7eb62570;  alias, 1 drivers
v0x59ed7eb4c560_0 .net "exp0", 1 0, v0x59ed7eb45890_0;  1 drivers
v0x59ed7eb4c620_0 .net "exp1", 1 0, v0x59ed7eb46380_0;  1 drivers
v0x59ed7eb4c6e0_0 .net "force_state0", 0 0, v0x59ed7eb4e770_0;  1 drivers
v0x59ed7eb4c780_0 .var "init_frame_pulse", 0 0;
v0x59ed7eb4c820_0 .var "init_pending", 0 0;
v0x59ed7eb4c8c0_0 .net "last_idx", 0 0, L_0x59ed7eb5f670;  1 drivers
v0x59ed7eb4c960_0 .net "p0", 1 0, L_0x59ed7ea76c00;  1 drivers
v0x59ed7eb4ca70_0 .net "p1", 1 0, L_0x59ed7eab7d30;  1 drivers
v0x59ed7eb4cb80_0 .net "pm0", 5 0, v0x59ed7eb472e0_0;  1 drivers
v0x59ed7eb4cc90_0 .net "pm1", 5 0, v0x59ed7eb473b0_0;  1 drivers
v0x59ed7eb4cda0_0 .net "pm_out", 5 0, L_0x59ed7eb618e0;  1 drivers
v0x59ed7eb4ceb0_0 .net "pm_wr_en", 0 0, L_0x59ed7eb5f7e0;  1 drivers
v0x59ed7eb4cf50_0 .net "prev_bank_sel", 0 0, v0x59ed7eb47090_0;  1 drivers
v0x59ed7eb4cff0_0 .net "rst", 0 0, v0x59ed7eb4eb40_0;  1 drivers
v0x59ed7eb4d090_0 .net "rx_sym", 1 0, v0x59ed7eb4ec70_0;  1 drivers
v0x59ed7eb4d130_0 .var "rx_sym_q", 1 0;
v0x59ed7eb4d1f0_0 .net "rx_sym_ready", 0 0, L_0x59ed7eb4f390;  alias, 1 drivers
v0x59ed7eb4d2b0_0 .net "rx_sym_valid", 0 0, v0x59ed7eb4edd0_0;  1 drivers
v0x59ed7eb4d370_0 .net "s_end_mux", 1 0, L_0x59ed7eb61ca0;  1 drivers
v0x59ed7eb4d430_0 .var "s_end_state", 1 0;
v0x59ed7eb4d4f0_0 .var "state", 1 0;
v0x59ed7eb4d5d0_0 .var "state_next", 1 0;
v0x59ed7eb4d6b0_0 .var "surv_row", 3 0;
v0x59ed7eb4d770_0 .net "surv_sel", 0 0, L_0x59ed7eb61750;  1 drivers
v0x59ed7eb4d810_0 .net "surv_wr_en", 0 0, L_0x59ed7eb5f9f0;  1 drivers
v0x59ed7eb4d8b0_0 .net "surv_wr_ptr", 2 0, v0x59ed7eb489f0_0;  1 drivers
v0x59ed7eb4d9a0_0 .net "swap_banks", 0 0, L_0x59ed7eb5fb30;  1 drivers
v0x59ed7eb4da40_0 .var "sweep_idx", 1 0;
v0x59ed7eb4db10_0 .net "tb_dec_bit", 0 0, v0x59ed7eb49bf0_0;  1 drivers
v0x59ed7eb4dbe0_0 .net "tb_dec_valid", 0 0, v0x59ed7eb49cb0_0;  1 drivers
v0x59ed7eb4dcb0_0 .net "tb_state", 1 0, v0x59ed7eb4a670_0;  1 drivers
v0x59ed7eb4dda0_0 .net "tb_time", 2 0, v0x59ed7eb4a890_0;  1 drivers
v0x59ed7eb4de90_0 .var "trace_ctr", 2 0;
v0x59ed7eb4df30_0 .net "trace_done", 0 0, L_0x59ed7ea76d70;  1 drivers
v0x59ed7eb4dfd0_0 .net "trace_surv_bit", 0 0, L_0x59ed7eb61bb0;  1 drivers
E_0x59ed7ea9e290 .event anyedge, v0x59ed7eb4d4f0_0, v0x59ed7eb4bc20_0, v0x59ed7eb4c8c0_0, v0x59ed7eb4df30_0;
L_0x59ed7eb4f390 .cmp/eq 2, v0x59ed7eb4d4f0_0, L_0x765bf3a4b018;
L_0x59ed7eb4f4a0 .concat [ 2 30 0 0], v0x59ed7eb4da40_0, L_0x765bf3a4b060;
L_0x59ed7eb5f670 .cmp/eq 32, L_0x59ed7eb4f4a0, L_0x765bf3a4b0a8;
L_0x59ed7eb5f7e0 .cmp/eq 2, v0x59ed7eb4d4f0_0, L_0x765bf3a4b0f0;
L_0x59ed7eb5f9f0 .cmp/eq 2, v0x59ed7eb4d4f0_0, L_0x765bf3a4b138;
L_0x59ed7eb5fb30 .cmp/eq 2, v0x59ed7eb4d4f0_0, L_0x765bf3a4b180;
L_0x59ed7eb5fc60 .cmp/eq 2, v0x59ed7eb4d4f0_0, L_0x765bf3a4b1c8;
L_0x59ed7eb5fd50 .cmp/eq 3, v0x59ed7eb4de90_0, L_0x765bf3a4b210;
L_0x59ed7eb5ff30 .part v0x59ed7eb4da40_0, 1, 1;
L_0x59ed7eb60060 .concat [ 1 1 0 0], L_0x59ed7eb5ff30, L_0x765bf3a4b258;
L_0x59ed7eb61ca0 .functor MUXZ 2, v0x59ed7eb4d430_0, L_0x765bf3a4b600, v0x59ed7eb4e770_0, C4<>;
S_0x59ed7eb11740 .scope module, "acs" "acs_core" 4 255, 5 1 0, S_0x59ed7eafb200;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "pm0";
    .port_info 1 /INPUT 6 "pm1";
    .port_info 2 /INPUT 2 "bm0";
    .port_info 3 /INPUT 2 "bm1";
    .port_info 4 /OUTPUT 6 "pm_out";
    .port_info 5 /OUTPUT 1 "surv";
P_0x59ed7eb2dc80 .param/l "Wb" 0 5 3, +C4<00000000000000000000000000000010>;
P_0x59ed7eb2dcc0 .param/l "Wm" 0 5 2, +C4<00000000000000000000000000000110>;
L_0x765bf3a4b498 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x59ed7eb1c740_0 .net/2u *"_ivl_0", 2 0, L_0x765bf3a4b498;  1 drivers
L_0x765bf3a4b528 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x59ed7eb1cf20_0 .net/2u *"_ivl_10", 2 0, L_0x765bf3a4b528;  1 drivers
v0x59ed7eb1cff0_0 .net *"_ivl_12", 4 0, L_0x59ed7eb613c0;  1 drivers
v0x59ed7eb1da70_0 .net *"_ivl_14", 5 0, L_0x59ed7eb61520;  1 drivers
L_0x765bf3a4b570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59ed7eb1db40_0 .net *"_ivl_17", 0 0, L_0x765bf3a4b570;  1 drivers
v0x59ed7eb0d5a0_0 .net *"_ivl_2", 4 0, L_0x59ed7eb61080;  1 drivers
v0x59ed7eb426c0_0 .net *"_ivl_4", 5 0, L_0x59ed7eb61120;  1 drivers
L_0x765bf3a4b4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59ed7eb427a0_0 .net *"_ivl_7", 0 0, L_0x765bf3a4b4e0;  1 drivers
v0x59ed7eb42880_0 .net "bm0", 1 0, L_0x59ed7eb60da0;  alias, 1 drivers
v0x59ed7eb42960_0 .net "bm1", 1 0, L_0x59ed7eb60f00;  alias, 1 drivers
v0x59ed7eb42a40_0 .net "metric0", 5 0, L_0x59ed7eb61260;  1 drivers
v0x59ed7eb42b20_0 .net "metric1", 5 0, L_0x59ed7eb61660;  1 drivers
v0x59ed7eb42c00_0 .net "pm0", 5 0, v0x59ed7eb472e0_0;  alias, 1 drivers
v0x59ed7eb42ce0_0 .net "pm1", 5 0, v0x59ed7eb473b0_0;  alias, 1 drivers
v0x59ed7eb42dc0_0 .net "pm_out", 5 0, L_0x59ed7eb618e0;  alias, 1 drivers
v0x59ed7eb42ea0_0 .net "surv", 0 0, L_0x59ed7eb61750;  alias, 1 drivers
L_0x59ed7eb61080 .concat [ 2 3 0 0], L_0x59ed7eb60da0, L_0x765bf3a4b498;
L_0x59ed7eb61120 .concat [ 5 1 0 0], L_0x59ed7eb61080, L_0x765bf3a4b4e0;
L_0x59ed7eb61260 .arith/sum 6, v0x59ed7eb472e0_0, L_0x59ed7eb61120;
L_0x59ed7eb613c0 .concat [ 2 3 0 0], L_0x59ed7eb60f00, L_0x765bf3a4b528;
L_0x59ed7eb61520 .concat [ 5 1 0 0], L_0x59ed7eb613c0, L_0x765bf3a4b570;
L_0x59ed7eb61660 .arith/sum 6, v0x59ed7eb473b0_0, L_0x59ed7eb61520;
L_0x59ed7eb61750 .cmp/gt 6, L_0x59ed7eb61260, L_0x59ed7eb61660;
L_0x59ed7eb618e0 .functor MUXZ 6, L_0x59ed7eb61260, L_0x59ed7eb61660, L_0x59ed7eb61750, C4<>;
S_0x59ed7eb43020 .scope module, "branch_metric_hd" "branch_metric" 4 244, 6 3 0, S_0x59ed7eafb200;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "rx_sym";
    .port_info 1 /INPUT 2 "exp_sym0";
    .port_info 2 /INPUT 2 "exp_sym1";
    .port_info 3 /OUTPUT 2 "bm0";
    .port_info 4 /OUTPUT 2 "bm1";
P_0x59ed7eb431d0 .param/l "Wb" 0 6 4, +C4<00000000000000000000000000000010>;
L_0x59ed7eb60da0 .functor BUFZ 2, L_0x59ed7eb606f0, C4<00>, C4<00>, C4<00>;
L_0x59ed7eb60f00 .functor BUFZ 2, L_0x59ed7eb60d00, C4<00>, C4<00>, C4<00>;
v0x59ed7eb44a60_0 .net "bm0", 1 0, L_0x59ed7eb60da0;  alias, 1 drivers
v0x59ed7eb44b50_0 .net "bm0_raw", 1 0, L_0x59ed7eb606f0;  1 drivers
v0x59ed7eb44c20_0 .net "bm1", 1 0, L_0x59ed7eb60f00;  alias, 1 drivers
v0x59ed7eb44d20_0 .net "bm1_raw", 1 0, L_0x59ed7eb60d00;  1 drivers
v0x59ed7eb44df0_0 .net "exp_sym0", 1 0, v0x59ed7eb45890_0;  alias, 1 drivers
v0x59ed7eb44e90_0 .net "exp_sym1", 1 0, v0x59ed7eb46380_0;  alias, 1 drivers
v0x59ed7eb44f60_0 .net "rx_sym", 1 0, v0x59ed7eb4d130_0;  1 drivers
S_0x59ed7eb43320 .scope module, "ham0" "ham2" 6 16, 7 1 0, S_0x59ed7eb43020;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 2 "c";
L_0x59ed7eab7bf0 .functor XOR 2, v0x59ed7eb4d130_0, v0x59ed7eb45890_0, C4<00>, C4<00>;
v0x59ed7eb43570_0 .net *"_ivl_11", 0 0, L_0x59ed7eb604b0;  1 drivers
v0x59ed7eb43670_0 .net *"_ivl_12", 1 0, L_0x59ed7eb60550;  1 drivers
L_0x765bf3a4b378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59ed7eb43750_0 .net/2u *"_ivl_2", 0 0, L_0x765bf3a4b378;  1 drivers
v0x59ed7eb43840_0 .net *"_ivl_5", 0 0, L_0x59ed7eb60320;  1 drivers
v0x59ed7eb43920_0 .net *"_ivl_6", 1 0, L_0x59ed7eb603c0;  1 drivers
L_0x765bf3a4b3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59ed7eb43a50_0 .net/2u *"_ivl_8", 0 0, L_0x765bf3a4b3c0;  1 drivers
v0x59ed7eb43b30_0 .net "a", 1 0, v0x59ed7eb4d130_0;  alias, 1 drivers
v0x59ed7eb43c10_0 .net "b", 1 0, v0x59ed7eb45890_0;  alias, 1 drivers
v0x59ed7eb43cf0_0 .net "c", 1 0, L_0x59ed7eb606f0;  alias, 1 drivers
v0x59ed7eb43dd0_0 .net "x", 1 0, L_0x59ed7eab7bf0;  1 drivers
L_0x59ed7eb60320 .part L_0x59ed7eab7bf0, 1, 1;
L_0x59ed7eb603c0 .concat [ 1 1 0 0], L_0x59ed7eb60320, L_0x765bf3a4b378;
L_0x59ed7eb604b0 .part L_0x59ed7eab7bf0, 0, 1;
L_0x59ed7eb60550 .concat [ 1 1 0 0], L_0x59ed7eb604b0, L_0x765bf3a4b3c0;
L_0x59ed7eb606f0 .arith/sum 2, L_0x59ed7eb603c0, L_0x59ed7eb60550;
S_0x59ed7eb43f30 .scope module, "ham1" "ham2" 6 22, 7 1 0, S_0x59ed7eb43020;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 2 "c";
L_0x59ed7eaa4450 .functor XOR 2, v0x59ed7eb4d130_0, v0x59ed7eb46380_0, C4<00>, C4<00>;
v0x59ed7eb44110_0 .net *"_ivl_11", 0 0, L_0x59ed7eb60af0;  1 drivers
v0x59ed7eb44210_0 .net *"_ivl_12", 1 0, L_0x59ed7eb60b90;  1 drivers
L_0x765bf3a4b408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59ed7eb442f0_0 .net/2u *"_ivl_2", 0 0, L_0x765bf3a4b408;  1 drivers
v0x59ed7eb443b0_0 .net *"_ivl_5", 0 0, L_0x59ed7eb60910;  1 drivers
v0x59ed7eb44490_0 .net *"_ivl_6", 1 0, L_0x59ed7eb609b0;  1 drivers
L_0x765bf3a4b450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59ed7eb445c0_0 .net/2u *"_ivl_8", 0 0, L_0x765bf3a4b450;  1 drivers
v0x59ed7eb446a0_0 .net "a", 1 0, v0x59ed7eb4d130_0;  alias, 1 drivers
v0x59ed7eb44760_0 .net "b", 1 0, v0x59ed7eb46380_0;  alias, 1 drivers
v0x59ed7eb44820_0 .net "c", 1 0, L_0x59ed7eb60d00;  alias, 1 drivers
v0x59ed7eb44900_0 .net "x", 1 0, L_0x59ed7eaa4450;  1 drivers
L_0x59ed7eb60910 .part L_0x59ed7eaa4450, 1, 1;
L_0x59ed7eb609b0 .concat [ 1 1 0 0], L_0x59ed7eb60910, L_0x765bf3a4b408;
L_0x59ed7eb60af0 .part L_0x59ed7eaa4450, 0, 1;
L_0x59ed7eb60b90 .concat [ 1 1 0 0], L_0x59ed7eb60af0, L_0x765bf3a4b450;
L_0x59ed7eb60d00 .arith/sum 2, L_0x59ed7eb609b0, L_0x59ed7eb60b90;
S_0x59ed7eb450d0 .scope module, "expect0" "expected_bits" 4 226, 8 16 0, S_0x59ed7eafb200;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "pred";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 2 "expected";
P_0x59ed7eb452b0 .param/l "G0_MASK" 1 8 29, C4<111>;
P_0x59ed7eb452f0 .param/l "G0_OCT" 0 8 19, +C4<00000000000000000000000000000111>;
P_0x59ed7eb45330 .param/l "G1_MASK" 1 8 30, C4<101>;
P_0x59ed7eb45370 .param/l "G1_OCT" 0 8 20, +C4<00000000000000000000000000000101>;
P_0x59ed7eb453b0 .param/l "K" 0 8 17, +C4<00000000000000000000000000000011>;
P_0x59ed7eb453f0 .param/l "M" 0 8 18, +C4<000000000000000000000000000000010>;
L_0x765bf3a4b2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59ed7eb457b0_0 .net "b", 0 0, L_0x765bf3a4b2e8;  1 drivers
v0x59ed7eb45890_0 .var "expected", 1 0;
v0x59ed7eb459a0_0 .net "pred", 1 0, L_0x59ed7ea76c00;  alias, 1 drivers
v0x59ed7eb45a60_0 .var "reg_vec", 2 0;
E_0x59ed7ea9e5d0 .event anyedge, v0x59ed7eb459a0_0, v0x59ed7eb457b0_0, v0x59ed7eb45a60_0;
S_0x59ed7eb45bc0 .scope module, "expect1" "expected_bits" 4 236, 8 16 0, S_0x59ed7eafb200;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "pred";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 2 "expected";
P_0x59ed7eb45da0 .param/l "G0_MASK" 1 8 29, C4<111>;
P_0x59ed7eb45de0 .param/l "G0_OCT" 0 8 19, +C4<00000000000000000000000000000111>;
P_0x59ed7eb45e20 .param/l "G1_MASK" 1 8 30, C4<101>;
P_0x59ed7eb45e60 .param/l "G1_OCT" 0 8 20, +C4<00000000000000000000000000000101>;
P_0x59ed7eb45ea0 .param/l "K" 0 8 17, +C4<00000000000000000000000000000011>;
P_0x59ed7eb45ee0 .param/l "M" 0 8 18, +C4<000000000000000000000000000000010>;
L_0x765bf3a4b330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x59ed7eb462a0_0 .net "b", 0 0, L_0x765bf3a4b330;  1 drivers
v0x59ed7eb46380_0 .var "expected", 1 0;
v0x59ed7eb46490_0 .net "pred", 1 0, L_0x59ed7eab7d30;  alias, 1 drivers
v0x59ed7eb46550_0 .var "reg_vec", 2 0;
E_0x59ed7ea5ec30 .event anyedge, v0x59ed7eb46490_0, v0x59ed7eb462a0_0, v0x59ed7eb46550_0;
S_0x59ed7eb466b0 .scope module, "pm_buffer" "pm_bank" 4 267, 9 1 0, S_0x59ed7eafb200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "init_frame";
    .port_info 3 /INPUT 2 "rd_idx0";
    .port_info 4 /INPUT 2 "rd_idx1";
    .port_info 5 /INPUT 1 "wr_en";
    .port_info 6 /INPUT 2 "wr_idx";
    .port_info 7 /INPUT 6 "wr_pm";
    .port_info 8 /INPUT 1 "swap_banks";
    .port_info 9 /OUTPUT 6 "rd_pm0";
    .port_info 10 /OUTPUT 6 "rd_pm1";
    .port_info 11 /OUTPUT 1 "prev_A";
P_0x59ed7eb1ea10 .param/l "K" 0 9 2, +C4<00000000000000000000000000000011>;
P_0x59ed7eb1ea50 .param/l "M" 0 9 3, +C4<000000000000000000000000000000010>;
P_0x59ed7eb1ea90 .param/l "S" 0 9 4, +C4<0000000000000000000000000000000100>;
P_0x59ed7eb1ead0 .param/l "Wm" 0 9 5, +C4<00000000000000000000000000000110>;
v0x59ed7eb46ad0 .array "bank0", 3 0, 5 0;
v0x59ed7eb46c60 .array "bank1", 3 0, 5 0;
v0x59ed7eb46dd0_0 .net "clk", 0 0, v0x59ed7eb4e210_0;  alias, 1 drivers
v0x59ed7eb46ea0_0 .var/i "i", 31 0;
v0x59ed7eb46f80_0 .net "init_frame", 0 0, v0x59ed7eb4c780_0;  1 drivers
v0x59ed7eb47090_0 .var "prev_A", 0 0;
v0x59ed7eb47150_0 .net "rd_idx0", 1 0, L_0x59ed7ea76c00;  alias, 1 drivers
v0x59ed7eb47210_0 .net "rd_idx1", 1 0, L_0x59ed7eab7d30;  alias, 1 drivers
v0x59ed7eb472e0_0 .var "rd_pm0", 5 0;
v0x59ed7eb473b0_0 .var "rd_pm1", 5 0;
v0x59ed7eb47480_0 .net "rst", 0 0, v0x59ed7eb4eb40_0;  alias, 1 drivers
v0x59ed7eb47520_0 .net "swap_banks", 0 0, L_0x59ed7eb5fb30;  alias, 1 drivers
v0x59ed7eb475e0_0 .net "wr_en", 0 0, L_0x59ed7eb5f7e0;  alias, 1 drivers
v0x59ed7eb476a0_0 .net "wr_idx", 1 0, v0x59ed7eb4da40_0;  1 drivers
v0x59ed7eb47780_0 .net "wr_pm", 5 0, L_0x59ed7eb618e0;  alias, 1 drivers
E_0x59ed7eb2dac0 .event posedge, v0x59ed7eb46dd0_0;
v0x59ed7eb46ad0_0 .array/port v0x59ed7eb46ad0, 0;
v0x59ed7eb46ad0_1 .array/port v0x59ed7eb46ad0, 1;
E_0x59ed7eb2cee0/0 .event anyedge, v0x59ed7eb47090_0, v0x59ed7eb459a0_0, v0x59ed7eb46ad0_0, v0x59ed7eb46ad0_1;
v0x59ed7eb46ad0_2 .array/port v0x59ed7eb46ad0, 2;
v0x59ed7eb46ad0_3 .array/port v0x59ed7eb46ad0, 3;
v0x59ed7eb46c60_0 .array/port v0x59ed7eb46c60, 0;
E_0x59ed7eb2cee0/1 .event anyedge, v0x59ed7eb46ad0_2, v0x59ed7eb46ad0_3, v0x59ed7eb46490_0, v0x59ed7eb46c60_0;
v0x59ed7eb46c60_1 .array/port v0x59ed7eb46c60, 1;
v0x59ed7eb46c60_2 .array/port v0x59ed7eb46c60, 2;
v0x59ed7eb46c60_3 .array/port v0x59ed7eb46c60, 3;
E_0x59ed7eb2cee0/2 .event anyedge, v0x59ed7eb46c60_1, v0x59ed7eb46c60_2, v0x59ed7eb46c60_3;
E_0x59ed7eb2cee0 .event/or E_0x59ed7eb2cee0/0, E_0x59ed7eb2cee0/1, E_0x59ed7eb2cee0/2;
S_0x59ed7eb479d0 .scope module, "surv_mem" "survivor_mem" 4 286, 10 1 0, S_0x59ed7eafb200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 4 "surv_row";
    .port_info 4 /OUTPUT 3 "wr_ptr";
    .port_info 5 /INPUT 2 "rd_state";
    .port_info 6 /INPUT 3 "rd_time";
    .port_info 7 /OUTPUT 1 "surv_bit";
P_0x59ed7eb236b0 .param/l "D" 0 10 6, +C4<00000000000000000000000000000110>;
P_0x59ed7eb236f0 .param/l "K" 0 10 2, +C4<00000000000000000000000000000011>;
P_0x59ed7eb23730 .param/l "M" 0 10 3, +C4<000000000000000000000000000000010>;
P_0x59ed7eb23770 .param/l "S" 0 10 4, +C4<0000000000000000000000000000000100>;
P_0x59ed7eb237b0 .param/l "Wm" 0 10 5, +C4<00000000000000000000000000000110>;
v0x59ed7eb47f00_0 .net *"_ivl_0", 3 0, L_0x59ed7eb619d0;  1 drivers
v0x59ed7eb48000_0 .net *"_ivl_2", 3 0, L_0x59ed7eb61a70;  1 drivers
L_0x765bf3a4b5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59ed7eb480e0_0 .net *"_ivl_5", 0 0, L_0x765bf3a4b5b8;  1 drivers
v0x59ed7eb481d0_0 .net "clk", 0 0, v0x59ed7eb4e210_0;  alias, 1 drivers
v0x59ed7eb482a0_0 .var/i "i", 31 0;
v0x59ed7eb483b0 .array "mem", 5 0, 3 0;
v0x59ed7eb48470_0 .net "rd_state", 1 0, v0x59ed7eb4a670_0;  alias, 1 drivers
v0x59ed7eb48550_0 .net "rd_time", 2 0, v0x59ed7eb4a890_0;  alias, 1 drivers
v0x59ed7eb48630_0 .net "rst", 0 0, v0x59ed7eb4eb40_0;  alias, 1 drivers
v0x59ed7eb486d0_0 .net "surv_bit", 0 0, L_0x59ed7eb61bb0;  alias, 1 drivers
v0x59ed7eb48770_0 .net "surv_row", 3 0, v0x59ed7eb4d6b0_0;  1 drivers
v0x59ed7eb48850_0 .var/i "wr_count", 31 0;
v0x59ed7eb48930_0 .net "wr_en", 0 0, L_0x59ed7eb5f9f0;  alias, 1 drivers
v0x59ed7eb489f0_0 .var "wr_ptr", 2 0;
L_0x59ed7eb619d0 .array/port v0x59ed7eb483b0, L_0x59ed7eb61a70;
L_0x59ed7eb61a70 .concat [ 3 1 0 0], v0x59ed7eb4a890_0, L_0x765bf3a4b5b8;
L_0x59ed7eb61bb0 .part/v L_0x59ed7eb619d0, v0x59ed7eb4a670_0, 1;
S_0x59ed7eb48bd0 .scope module, "tb_core" "traceback_v2" 4 302, 11 3 0, S_0x59ed7eafb200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 3 "wr_ptr";
    .port_info 3 /INPUT 2 "s_end";
    .port_info 4 /INPUT 1 "force_state0";
    .port_info 5 /OUTPUT 3 "tb_time";
    .port_info 6 /OUTPUT 2 "tb_state";
    .port_info 7 /INPUT 1 "tb_surv_bit";
    .port_info 8 /OUTPUT 1 "dec_bit_valid";
    .port_info 9 /OUTPUT 1 "dec_bit";
P_0x59ed7eb48d60 .param/l "CNT_W" 1 11 24, +C4<00000000000000000000000000000011>;
P_0x59ed7eb48da0 .param/l "D" 0 11 6, +C4<00000000000000000000000000000110>;
P_0x59ed7eb48de0 .param/l "K" 0 11 4, +C4<00000000000000000000000000000111>;
P_0x59ed7eb48e20 .param/l "M" 0 11 5, +C4<00000000000000000000000000000010>;
P_0x59ed7eb48e60 .param/l "TIME_W" 1 11 23, +C4<00000000000000000000000000000011>;
enum0x59ed7eadfb00 .enum4 (2)
   "TB_IDLE" 2'b00,
   "TB_PRIME" 2'b01,
   "TB_RUN" 2'b10
 ;
L_0x59ed7eb61300 .functor AND 1, L_0x59ed7eb61de0, L_0x59ed7eb61e80, C4<1>, C4<1>;
L_0x59ed7eb62460 .functor OR 2, L_0x59ed7eb622f0, L_0x59ed7eb620b0, C4<00>, C4<00>;
v0x59ed7eb493c0_0 .net *"_ivl_1", 0 0, L_0x59ed7eb61de0;  1 drivers
L_0x765bf3a4b6d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x59ed7eb494a0_0 .net/2u *"_ivl_12", 1 0, L_0x765bf3a4b6d8;  1 drivers
v0x59ed7eb49580_0 .net *"_ivl_16", 1 0, L_0x59ed7eb622f0;  1 drivers
v0x59ed7eb49670_0 .net *"_ivl_18", 0 0, L_0x59ed7eb62220;  1 drivers
v0x59ed7eb49750_0 .net *"_ivl_2", 0 0, L_0x59ed7eb61e80;  1 drivers
L_0x765bf3a4b720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59ed7eb49860_0 .net *"_ivl_20", 0 0, L_0x765bf3a4b720;  1 drivers
L_0x765bf3a4b648 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x59ed7eb49940_0 .net/2u *"_ivl_6", 2 0, L_0x765bf3a4b648;  1 drivers
v0x59ed7eb49a20_0 .net "clk", 0 0, v0x59ed7eb4e210_0;  alias, 1 drivers
v0x59ed7eb49b10_0 .var "current_state", 1 0;
v0x59ed7eb49bf0_0 .var "dec_bit", 0 0;
v0x59ed7eb49cb0_0 .var "dec_bit_valid", 0 0;
v0x59ed7eb49d70_0 .net "force_state0", 0 0, v0x59ed7eb4e770_0;  alias, 1 drivers
v0x59ed7eb49e30_0 .net "msb_insert", 1 0, L_0x59ed7eb620b0;  1 drivers
L_0x765bf3a4b690 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x59ed7eb49f10_0 .net "msb_mask", 1 0, L_0x765bf3a4b690;  1 drivers
v0x59ed7eb49ff0_0 .net "next_state", 1 0, L_0x59ed7eb62460;  1 drivers
v0x59ed7eb4a0d0_0 .net "rst", 0 0, v0x59ed7eb4eb40_0;  alias, 1 drivers
v0x59ed7eb4a170_0 .net "s_end", 1 0, L_0x59ed7eb61ca0;  alias, 1 drivers
v0x59ed7eb4a250_0 .var "start_pending", 0 0;
v0x59ed7eb4a310_0 .var "start_state", 1 0;
v0x59ed7eb4a3f0_0 .var "start_time", 2 0;
v0x59ed7eb4a4d0_0 .var "surv_bit_q", 0 0;
v0x59ed7eb4a590_0 .var "tb_mode", 1 0;
v0x59ed7eb4a670_0 .var "tb_state", 1 0;
v0x59ed7eb4a730_0 .var "tb_step", 2 0;
v0x59ed7eb4a7f0_0 .net "tb_surv_bit", 0 0, L_0x59ed7eb61bb0;  alias, 1 drivers
v0x59ed7eb4a890_0 .var "tb_time", 2 0;
v0x59ed7eb4a930_0 .var "warmup_count", 2 0;
v0x59ed7eb4a9f0_0 .net "warmup_done", 0 0, L_0x59ed7eb61fc0;  1 drivers
v0x59ed7eb4aab0_0 .net "wr_ptr", 2 0, v0x59ed7eb489f0_0;  alias, 1 drivers
v0x59ed7eb4aba0_0 .net "wr_ptr_advanced", 0 0, L_0x59ed7eb61300;  1 drivers
v0x59ed7eb4ac40_0 .var "wr_ptr_prev", 2 0;
E_0x59ed7eb49320 .event posedge, v0x59ed7eb47480_0, v0x59ed7eb46dd0_0;
L_0x59ed7eb61de0 .reduce/nor v0x59ed7eb4eb40_0;
L_0x59ed7eb61e80 .cmp/ne 3, v0x59ed7eb489f0_0, v0x59ed7eb4ac40_0;
L_0x59ed7eb61fc0 .cmp/ge 3, v0x59ed7eb4a930_0, L_0x765bf3a4b648;
L_0x59ed7eb620b0 .functor MUXZ 2, L_0x765bf3a4b6d8, L_0x765bf3a4b690, v0x59ed7eb4a4d0_0, C4<>;
L_0x59ed7eb62220 .part v0x59ed7eb49b10_0, 1, 1;
L_0x59ed7eb622f0 .concat [ 1 1 0 0], L_0x59ed7eb62220, L_0x765bf3a4b720;
    .scope S_0x59ed7eb450d0;
T_0 ;
    %wait E_0x59ed7ea9e5d0;
    %load/vec4 v0x59ed7eb459a0_0;
    %load/vec4 v0x59ed7eb457b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x59ed7eb45a60_0, 0, 3;
    %load/vec4 v0x59ed7eb45a60_0;
    %pushi/vec4 7, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59ed7eb45890_0, 4, 1;
    %load/vec4 v0x59ed7eb45a60_0;
    %pushi/vec4 5, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59ed7eb45890_0, 4, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x59ed7eb45bc0;
T_1 ;
    %wait E_0x59ed7ea5ec30;
    %load/vec4 v0x59ed7eb46490_0;
    %load/vec4 v0x59ed7eb462a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x59ed7eb46550_0, 0, 3;
    %load/vec4 v0x59ed7eb46550_0;
    %pushi/vec4 7, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59ed7eb46380_0, 4, 1;
    %load/vec4 v0x59ed7eb46550_0;
    %pushi/vec4 5, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59ed7eb46380_0, 4, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x59ed7eb466b0;
T_2 ;
    %wait E_0x59ed7eb2cee0;
    %load/vec4 v0x59ed7eb47090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x59ed7eb47150_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x59ed7eb46ad0, 4;
    %store/vec4 v0x59ed7eb472e0_0, 0, 6;
    %load/vec4 v0x59ed7eb47210_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x59ed7eb46ad0, 4;
    %store/vec4 v0x59ed7eb473b0_0, 0, 6;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x59ed7eb47150_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x59ed7eb46c60, 4;
    %store/vec4 v0x59ed7eb472e0_0, 0, 6;
    %load/vec4 v0x59ed7eb47210_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x59ed7eb46c60, 4;
    %store/vec4 v0x59ed7eb473b0_0, 0, 6;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x59ed7eb466b0;
T_3 ;
    %wait E_0x59ed7eb2dac0;
    %load/vec4 v0x59ed7eb47480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59ed7eb46ea0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x59ed7eb46ea0_0;
    %pad/s 34;
    %cmpi/s 4, 0, 34;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x59ed7eb46ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59ed7eb46ad0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x59ed7eb46ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59ed7eb46c60, 0, 4;
    %load/vec4 v0x59ed7eb46ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59ed7eb46ea0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59ed7eb47090_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x59ed7eb46f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x59ed7eb47090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59ed7eb46c60, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x59ed7eb46ea0_0, 0, 32;
T_3.8 ;
    %load/vec4 v0x59ed7eb46ea0_0;
    %pad/s 34;
    %cmpi/s 4, 0, 34;
    %jmp/0xz T_3.9, 5;
    %pushi/vec4 63, 0, 6;
    %ix/getv/s 3, v0x59ed7eb46ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59ed7eb46c60, 0, 4;
    %load/vec4 v0x59ed7eb46ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59ed7eb46ea0_0, 0, 32;
    %jmp T_3.8;
T_3.9 ;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59ed7eb46ad0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x59ed7eb46ea0_0, 0, 32;
T_3.10 ;
    %load/vec4 v0x59ed7eb46ea0_0;
    %pad/s 34;
    %cmpi/s 4, 0, 34;
    %jmp/0xz T_3.11, 5;
    %pushi/vec4 63, 0, 6;
    %ix/getv/s 3, v0x59ed7eb46ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59ed7eb46ad0, 0, 4;
    %load/vec4 v0x59ed7eb46ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59ed7eb46ea0_0, 0, 32;
    %jmp T_3.10;
T_3.11 ;
T_3.7 ;
T_3.4 ;
    %load/vec4 v0x59ed7eb475e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %load/vec4 v0x59ed7eb47090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %load/vec4 v0x59ed7eb47780_0;
    %load/vec4 v0x59ed7eb476a0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59ed7eb46c60, 0, 4;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x59ed7eb47780_0;
    %load/vec4 v0x59ed7eb476a0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59ed7eb46ad0, 0, 4;
T_3.15 ;
T_3.12 ;
    %load/vec4 v0x59ed7eb47520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %load/vec4 v0x59ed7eb47090_0;
    %inv;
    %assign/vec4 v0x59ed7eb47090_0, 0;
T_3.16 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x59ed7eb479d0;
T_4 ;
    %wait E_0x59ed7eb2dac0;
    %load/vec4 v0x59ed7eb48630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x59ed7eb489f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59ed7eb482a0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x59ed7eb482a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x59ed7eb482a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59ed7eb483b0, 0, 4;
    %load/vec4 v0x59ed7eb482a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59ed7eb482a0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59ed7eb48850_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x59ed7eb48930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x59ed7eb48770_0;
    %load/vec4 v0x59ed7eb489f0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59ed7eb483b0, 0, 4;
    %load/vec4 v0x59ed7eb489f0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x59ed7eb489f0_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x59ed7eb489f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x59ed7eb489f0_0, 0;
T_4.7 ;
    %load/vec4 v0x59ed7eb48850_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x59ed7eb48850_0, 0;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x59ed7eb479d0;
T_5 ;
    %vpi_call/w 10 52 "$display", "SURVIVOR_MEM: writes=%0d", v0x59ed7eb48850_0 {0 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x59ed7eb48bd0;
T_6 ;
    %wait E_0x59ed7eb49320;
    %load/vec4 v0x59ed7eb4a0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x59ed7eb4ac40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x59ed7eb4a3f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59ed7eb4a310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59ed7eb4a250_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x59ed7eb4a930_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x59ed7eb4a730_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59ed7eb4a590_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59ed7eb49b10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x59ed7eb4a890_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59ed7eb4a670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59ed7eb49cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59ed7eb49bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59ed7eb4a4d0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59ed7eb49cb0_0, 0;
    %load/vec4 v0x59ed7eb4a7f0_0;
    %assign/vec4 v0x59ed7eb4a4d0_0, 0;
    %load/vec4 v0x59ed7eb4aba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x59ed7eb4aab0_0;
    %assign/vec4 v0x59ed7eb4ac40_0, 0;
    %load/vec4 v0x59ed7eb4aab0_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.4, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_6.5, 8;
T_6.4 ; End of true expr.
    %load/vec4 v0x59ed7eb4aab0_0;
    %subi 1, 0, 3;
    %jmp/0 T_6.5, 8;
 ; End of false expr.
    %blend;
T_6.5;
    %assign/vec4 v0x59ed7eb4a3f0_0, 0;
    %load/vec4 v0x59ed7eb49d70_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.6, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_6.7, 8;
T_6.6 ; End of true expr.
    %load/vec4 v0x59ed7eb4a170_0;
    %jmp/0 T_6.7, 8;
 ; End of false expr.
    %blend;
T_6.7;
    %assign/vec4 v0x59ed7eb4a310_0, 0;
    %load/vec4 v0x59ed7eb4a930_0;
    %cmpi/u 6, 0, 3;
    %jmp/0xz  T_6.8, 5;
    %load/vec4 v0x59ed7eb4a930_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x59ed7eb4a930_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59ed7eb4a250_0, 0;
T_6.9 ;
T_6.2 ;
    %load/vec4 v0x59ed7eb4a590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59ed7eb4a590_0, 0;
    %jmp T_6.14;
T_6.10 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x59ed7eb4a730_0, 0;
    %load/vec4 v0x59ed7eb4a250_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.17, 9;
    %load/vec4 v0x59ed7eb4a9f0_0;
    %and;
T_6.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59ed7eb4a250_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x59ed7eb4a590_0, 0;
    %load/vec4 v0x59ed7eb4a3f0_0;
    %assign/vec4 v0x59ed7eb4a890_0, 0;
    %load/vec4 v0x59ed7eb4a310_0;
    %assign/vec4 v0x59ed7eb4a670_0, 0;
    %load/vec4 v0x59ed7eb4a310_0;
    %assign/vec4 v0x59ed7eb49b10_0, 0;
T_6.15 ;
    %jmp T_6.14;
T_6.11 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x59ed7eb4a590_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x59ed7eb4a730_0, 0;
    %jmp T_6.14;
T_6.12 ;
    %load/vec4 v0x59ed7eb49ff0_0;
    %assign/vec4 v0x59ed7eb49b10_0, 0;
    %load/vec4 v0x59ed7eb49ff0_0;
    %assign/vec4 v0x59ed7eb4a670_0, 0;
    %load/vec4 v0x59ed7eb4a890_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.18, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_6.19, 8;
T_6.18 ; End of true expr.
    %load/vec4 v0x59ed7eb4a890_0;
    %subi 1, 0, 3;
    %jmp/0 T_6.19, 8;
 ; End of false expr.
    %blend;
T_6.19;
    %assign/vec4 v0x59ed7eb4a890_0, 0;
    %load/vec4 v0x59ed7eb4a730_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x59ed7eb4a730_0, 0;
    %load/vec4 v0x59ed7eb4a730_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_6.20, 4;
    %load/vec4 v0x59ed7eb4a4d0_0;
    %assign/vec4 v0x59ed7eb49bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59ed7eb49cb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59ed7eb4a590_0, 0;
T_6.20 ;
    %jmp T_6.14;
T_6.14 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x59ed7eafb200;
T_7 ;
    %end;
    .thread T_7;
    .scope S_0x59ed7eafb200;
T_8 ;
    %wait E_0x59ed7eb49320;
    %load/vec4 v0x59ed7eb4cff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59ed7eb4d4f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59ed7eb4c300_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x59ed7eb4d5d0_0;
    %assign/vec4 v0x59ed7eb4d4f0_0, 0;
    %load/vec4 v0x59ed7eb4bc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x59ed7eb4c300_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x59ed7eb4c300_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x59ed7eafb200;
T_9 ;
Ewait_0 .event/or E_0x59ed7ea9e290, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x59ed7eb4d4f0_0;
    %store/vec4 v0x59ed7eb4d5d0_0, 0, 2;
    %load/vec4 v0x59ed7eb4d4f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x59ed7eb4d5d0_0, 0, 2;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0x59ed7eb4bc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x59ed7eb4d5d0_0, 0, 2;
T_9.6 ;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x59ed7eb4c8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x59ed7eb4d5d0_0, 0, 2;
T_9.8 ;
    %jmp T_9.5;
T_9.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x59ed7eb4d5d0_0, 0, 2;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x59ed7eb4df30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x59ed7eb4d5d0_0, 0, 2;
T_9.10 ;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x59ed7eafb200;
T_10 ;
    %wait E_0x59ed7eb49320;
    %load/vec4 v0x59ed7eb4cff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x59ed7eb4de90_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x59ed7eb4d4f0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_10.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x59ed7eb4de90_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x59ed7eb4d4f0_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_10.6, 4;
    %load/vec4 v0x59ed7eb4de90_0;
    %pushi/vec4 7, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x59ed7eb4de90_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x59ed7eb4de90_0, 0;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x59ed7eafb200;
T_11 ;
    %wait E_0x59ed7eb49320;
    %load/vec4 v0x59ed7eb4cff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59ed7eb4d130_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x59ed7eb4bc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x59ed7eb4d090_0;
    %assign/vec4 v0x59ed7eb4d130_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x59ed7eafb200;
T_12 ;
    %wait E_0x59ed7eb49320;
    %load/vec4 v0x59ed7eb4cff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59ed7eb4da40_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x59ed7eb4bc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59ed7eb4da40_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x59ed7eb4d4f0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x59ed7eb4c8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x59ed7eb4da40_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x59ed7eb4da40_0, 0;
T_12.6 ;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x59ed7eafb200;
T_13 ;
    %wait E_0x59ed7eb49320;
    %load/vec4 v0x59ed7eb4cff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59ed7eb4d6b0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x59ed7eb4bc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59ed7eb4d6b0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x59ed7eb4d4f0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0x59ed7eb4d770_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x59ed7eb4da40_0;
    %assign/vec4/off/d v0x59ed7eb4d6b0_0, 4, 5;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x59ed7eafb200;
T_14 ;
    %wait E_0x59ed7eb49320;
    %load/vec4 v0x59ed7eb4cff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v0x59ed7eb4bed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59ed7eb4bfb0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x59ed7eb4bc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v0x59ed7eb4bed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59ed7eb4bfb0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x59ed7eb4d4f0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0x59ed7eb4cda0_0;
    %load/vec4 v0x59ed7eb4bed0_0;
    %cmp/u;
    %jmp/0xz  T_14.6, 5;
    %load/vec4 v0x59ed7eb4cda0_0;
    %assign/vec4 v0x59ed7eb4bed0_0, 0;
    %load/vec4 v0x59ed7eb4da40_0;
    %assign/vec4 v0x59ed7eb4bfb0_0, 0;
T_14.6 ;
T_14.4 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x59ed7eafb200;
T_15 ;
    %wait E_0x59ed7eb49320;
    %load/vec4 v0x59ed7eb4cff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59ed7eb4d430_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x59ed7eb4d4f0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x59ed7eb4bfb0_0;
    %assign/vec4 v0x59ed7eb4d430_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x59ed7eafb200;
T_16 ;
    %wait E_0x59ed7eb49320;
    %load/vec4 v0x59ed7eb4cff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59ed7eb4c820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59ed7eb4c780_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59ed7eb4c780_0, 0;
    %load/vec4 v0x59ed7eb4bc20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.4, 9;
    %load/vec4 v0x59ed7eb4c820_0;
    %and;
T_16.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59ed7eb4c780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59ed7eb4c820_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x59ed7eafb200;
T_17 ;
    %vpi_call/w 4 320 "$display", "VITERBI_CORE: accepted_symbols=%0d", v0x59ed7eb4c300_0 {0 0 0};
    %end;
    .thread T_17, $final;
    .scope S_0x59ed7eafc2c0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59ed7eb4e210_0, 0, 1;
T_18.0 ;
    %delay 5000, 0;
    %load/vec4 v0x59ed7eb4e210_0;
    %inv;
    %store/vec4 v0x59ed7eb4e210_0, 0, 1;
    %jmp T_18.0;
    %end;
    .thread T_18;
    .scope S_0x59ed7eafc2c0;
T_19 ;
    %vpi_call/w 3 84 "$display", "=================================================" {0 0 0};
    %vpi_call/w 3 85 "$display", "Viterbi Decoder Test - Level 0: Noiseless" {0 0 0};
    %vpi_call/w 3 86 "$display", "K=%0d, M=%0d, S=%0d, D=%0d", P_0x59ed7eb0d820, P_0x59ed7eb0d8a0, P_0x59ed7eb0d9a0, P_0x59ed7eb0d760 {0 0 0};
    %vpi_call/w 3 87 "$display", "G0=%03o, G1=%03o (octal)", P_0x59ed7eb0d7a0, P_0x59ed7eb0d7e0 {0 0 0};
    %vpi_call/w 3 88 "$display", "Frame: %0d bits, %0d symbols", P_0x59ed7eb0d860, P_0x59ed7eb0d920 {0 0 0};
    %vpi_call/w 3 89 "$display", "Expected: %0d bits (first %0d dropped)", P_0x59ed7eb0d8e0, P_0x59ed7eb0d760 {0 0 0};
    %vpi_call/w 3 90 "$display", "=================================================\012" {0 0 0};
    %vpi_call/w 3 93 "$readmemh", "symbols.mem", v0x59ed7eb4f0e0 {0 0 0};
    %vpi_call/w 3 94 "$readmemh", "expected.mem", v0x59ed7eb4e6d0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59ed7eb4e210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59ed7eb4eb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59ed7eb4edd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59ed7eb4e770_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59ed7eb4e570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59ed7eb4f280_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59ed7eb4f1a0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_19.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_19.1, 5;
    %jmp/1 T_19.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x59ed7eb2dac0;
    %jmp T_19.0;
T_19.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59ed7eb4eb40_0, 0, 1;
    %wait E_0x59ed7eb2dac0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59ed7eb4e8a0_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x59ed7eb4e8a0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_19.3, 5;
    %vpi_call/w 3 111 "$display", "Frame %0d:", v0x59ed7eb4e8a0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59ed7eb4e430_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59ed7eb4ef40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59ed7eb4f000_0, 0, 32;
T_19.4 ;
    %load/vec4 v0x59ed7eb4f000_0;
    %pad/s 34;
    %cmpi/s 66, 0, 34;
    %jmp/0xz T_19.5, 5;
    %load/vec4 v0x59ed7eb4e8a0_0;
    %pad/s 34;
    %muli 66, 0, 34;
    %load/vec4 v0x59ed7eb4f000_0;
    %pad/s 34;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x59ed7eb4f0e0, 4;
    %store/vec4 v0x59ed7eb4eea0_0, 0, 2;
T_19.6 ;
    %load/vec4 v0x59ed7eb4ed30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_19.7, 8;
    %wait E_0x59ed7eb2dac0;
    %load/vec4 v0x59ed7eb4e390_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.10, 9;
    %load/vec4 v0x59ed7eb4e430_0;
    %pad/s 35;
    %cmpi/s 60, 0, 35;
    %flag_get/vec4 5;
    %and;
T_19.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.8, 8;
    %load/vec4 v0x59ed7eb4e2d0_0;
    %ix/getv/s 4, v0x59ed7eb4e430_0;
    %store/vec4a v0x59ed7eb4e4d0, 4, 0;
    %load/vec4 v0x59ed7eb4e430_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59ed7eb4e430_0, 0, 32;
T_19.8 ;
    %jmp T_19.6;
T_19.7 ;
    %load/vec4 v0x59ed7eb4eea0_0;
    %store/vec4 v0x59ed7eb4ec70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59ed7eb4edd0_0, 0, 1;
    %wait E_0x59ed7eb2dac0;
    %load/vec4 v0x59ed7eb4e390_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.13, 9;
    %load/vec4 v0x59ed7eb4e430_0;
    %pad/s 35;
    %cmpi/s 60, 0, 35;
    %flag_get/vec4 5;
    %and;
T_19.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.11, 8;
    %load/vec4 v0x59ed7eb4e2d0_0;
    %ix/getv/s 4, v0x59ed7eb4e430_0;
    %store/vec4a v0x59ed7eb4e4d0, 4, 0;
    %load/vec4 v0x59ed7eb4e430_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59ed7eb4e430_0, 0, 32;
T_19.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59ed7eb4edd0_0, 0, 1;
    %load/vec4 v0x59ed7eb4ef40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59ed7eb4ef40_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x59ed7eb4f000_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x59ed7eb4f000_0, 0, 32;
    %jmp T_19.4;
T_19.5 ;
    %vpi_call/w 3 150 "$display", "  Sent %0d symbols", v0x59ed7eb4ef40_0 {0 0 0};
    %pushi/vec4 100, 0, 32;
T_19.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_19.15, 5;
    %jmp/1 T_19.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x59ed7eb2dac0;
    %load/vec4 v0x59ed7eb4e390_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.18, 9;
    %load/vec4 v0x59ed7eb4e430_0;
    %pad/s 35;
    %cmpi/s 60, 0, 35;
    %flag_get/vec4 5;
    %and;
T_19.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.16, 8;
    %load/vec4 v0x59ed7eb4e2d0_0;
    %ix/getv/s 4, v0x59ed7eb4e430_0;
    %store/vec4a v0x59ed7eb4e4d0, 4, 0;
    %load/vec4 v0x59ed7eb4e430_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59ed7eb4e430_0, 0, 32;
T_19.16 ;
    %jmp T_19.14;
T_19.15 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59ed7eb4e980_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59ed7eb4ea60_0, 0, 32;
T_19.19 ;
    %load/vec4 v0x59ed7eb4ea60_0;
    %pad/s 35;
    %cmpi/s 60, 0, 35;
    %jmp/0xz T_19.20, 5;
    %load/vec4 v0x59ed7eb4e8a0_0;
    %pad/s 35;
    %muli 60, 0, 35;
    %load/vec4 v0x59ed7eb4ea60_0;
    %pad/s 35;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x59ed7eb4e6d0, 4;
    %store/vec4 v0x59ed7eb4e610_0, 0, 1;
    %load/vec4 v0x59ed7eb4ea60_0;
    %load/vec4 v0x59ed7eb4e430_0;
    %cmp/s;
    %jmp/0xz  T_19.21, 5;
    %ix/getv/s 4, v0x59ed7eb4ea60_0;
    %load/vec4a v0x59ed7eb4e4d0, 4;
    %load/vec4 v0x59ed7eb4e610_0;
    %cmp/ne;
    %jmp/0xz  T_19.23, 6;
    %load/vec4 v0x59ed7eb4e980_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59ed7eb4e980_0, 0, 32;
    %load/vec4 v0x59ed7eb4e980_0;
    %cmpi/s 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_19.25, 5;
    %vpi_call/w 3 169 "$display", "  Error at bit %0d: got=%b exp=%b", v0x59ed7eb4ea60_0, &A<v0x59ed7eb4e4d0, v0x59ed7eb4ea60_0 >, v0x59ed7eb4e610_0 {0 0 0};
T_19.25 ;
T_19.23 ;
    %jmp T_19.22;
T_19.21 ;
    %load/vec4 v0x59ed7eb4e980_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59ed7eb4e980_0, 0, 32;
    %load/vec4 v0x59ed7eb4e980_0;
    %cmpi/s 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_19.27, 5;
    %vpi_call/w 3 175 "$display", "  Missing bit %0d (expected=%b)", v0x59ed7eb4ea60_0, v0x59ed7eb4e610_0 {0 0 0};
T_19.27 ;
T_19.22 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x59ed7eb4ea60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x59ed7eb4ea60_0, 0, 32;
    %jmp T_19.19;
T_19.20 ;
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x59ed7eb4e980_0;
    %cvt/rv/s;
    %mul/wr;
    %pushi/vec4 60, 0, 35;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 3 180 "$display", "  Decoded %0d bits, %0d errors (%.1f%%)", v0x59ed7eb4e430_0, v0x59ed7eb4e980_0, W<0,r> {0 1 0};
    %load/vec4 v0x59ed7eb4e570_0;
    %load/vec4 v0x59ed7eb4e980_0;
    %add;
    %store/vec4 v0x59ed7eb4e570_0, 0, 32;
    %load/vec4 v0x59ed7eb4f280_0;
    %pad/s 35;
    %addi 60, 0, 35;
    %pad/s 32;
    %store/vec4 v0x59ed7eb4f280_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x59ed7eb4e8a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x59ed7eb4e8a0_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %vpi_call/w 3 188 "$display", "\012=================================================" {0 0 0};
    %vpi_call/w 3 189 "$display", "LEVEL 0 Complete" {0 0 0};
    %vpi_call/w 3 190 "$display", "Total errors: %0d / %0d bits", v0x59ed7eb4e570_0, v0x59ed7eb4f280_0 {0 0 0};
    %pushi/real 1073741824, 4066; load=1.00000
    %load/vec4 v0x59ed7eb4e570_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x59ed7eb4f280_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 3 191 "$display", "BER: %.6f", W<0,r> {0 1 0};
    %load/vec4 v0x59ed7eb4e570_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.29, 4;
    %vpi_call/w 3 194 "$display", "*** PASS - Perfect decoding! ***" {0 0 0};
    %jmp T_19.30;
T_19.29 ;
    %vpi_call/w 3 196 "$display", "*** FAIL ***" {0 0 0};
T_19.30 ;
    %vpi_call/w 3 198 "$display", "=================================================" {0 0 0};
    %vpi_call/w 3 200 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x59ed7eafc2c0;
T_20 ;
    %wait E_0x59ed7eb2dac0;
    %load/vec4 v0x59ed7eb4edd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.2, 9;
    %load/vec4 v0x59ed7eb4ed30_0;
    %and;
T_20.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x59ed7eb4f1a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x59ed7eb4f1a0_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x59ed7eafc2c0;
T_21 ;
    %vpi_call/w 3 210 "$display", "TB: total accepted symbols = %0d", v0x59ed7eb4f1a0_0 {0 0 0};
    %end;
    .thread T_21, $final;
    .scope S_0x59ed7eafc2c0;
T_22 ;
    %delay 1000000000, 0;
    %vpi_call/w 3 216 "$display", "ERROR: Test timeout!" {0 0 0};
    %vpi_call/w 3 217 "$finish" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "./tb_viterbi_level0_simple.v";
    "../src/viterbi_core.v";
    "../src/acs_core.v";
    "../src/branch_metric.v";
    "../src/ham2.v";
    "../src/expected_bits.v";
    "../src/pm_bank.v";
    "../src/survivor_mem.v";
    "../src/traceback_v2.v";
