{
    "title": "A Machine Learning Approach to Improving Timing Consistency between Global Route and Detailed Route. (arXiv:2305.06917v1 [cs.AR])",
    "abstract": "Due to the unavailability of routing information in design stages prior to detailed routing (DR), the tasks of timing prediction and optimization pose major challenges. Inaccurate timing prediction wastes design effort, hurts circuit performance, and may lead to design failure. This work focuses on timing prediction after clock tree synthesis and placement legalization, which is the earliest opportunity to time and optimize a \"complete\" netlist. The paper first documents that having \"oracle knowledge\" of the final post-DR parasitics enables post-global routing (GR) optimization to produce improved final timing outcomes. To bridge the gap between GR-based parasitic and timing estimation and post-DR results during post-GR optimization, machine learning (ML)-based models are proposed, including the use of features for macro blockages for accurate predictions for designs with macros. Based on a set of experimental evaluations, it is demonstrated that these models show higher accuracy than ",
    "link": "http://arxiv.org/abs/2305.06917",
    "context": "Title: A Machine Learning Approach to Improving Timing Consistency between Global Route and Detailed Route. (arXiv:2305.06917v1 [cs.AR])\nAbstract: Due to the unavailability of routing information in design stages prior to detailed routing (DR), the tasks of timing prediction and optimization pose major challenges. Inaccurate timing prediction wastes design effort, hurts circuit performance, and may lead to design failure. This work focuses on timing prediction after clock tree synthesis and placement legalization, which is the earliest opportunity to time and optimize a \"complete\" netlist. The paper first documents that having \"oracle knowledge\" of the final post-DR parasitics enables post-global routing (GR) optimization to produce improved final timing outcomes. To bridge the gap between GR-based parasitic and timing estimation and post-DR results during post-GR optimization, machine learning (ML)-based models are proposed, including the use of features for macro blockages for accurate predictions for designs with macros. Based on a set of experimental evaluations, it is demonstrated that these models show higher accuracy than ",
    "path": "papers/23/05/2305.06917.json",
    "total_tokens": 922,
    "translated_abstract": "由于在详细路由（DR）之前的设计阶段中缺乏路由信息，因此时序预测和优化任务面临重大挑战。 不准确的时间预测会浪费设计工作，损害电路性能，并可能导致设计失败。 本文重点关注在时钟树合成和放置规则化之后进行时序预测和优化的问题，这是时序和优化“完整”净列表现的最早机会。本文首先记录了对最终后DR寄生物知识的“神谕知识”使后全局路由（GR）优化能够产生改进的最终时间结果。为了在后GR优化过程中填平GR的寄生物和时序估计与后DR结果之间的差距，我们提出了基于机器学习（ML）的模型，其中包括使用宏块阻塞的特征来准确预测具有宏块设计的结果。通过一系列实验评估，证明这些模型比现有的基于经验公式的方法具有更高的准确性。",
    "tldr": "本研究提出了一种机器学习方法来提高全局路由和详细路由之间的时间一致性，其中使用特征来预测设计中的宏块情况。经过实验评估，证明该方法相比现有方法更准确。"
}