Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Thu Nov 27 00:23:16 2025
| Host         : gabor.encs.concordia.ca running 64-bit AlmaLinux release 9.6 (Sage Margay)
| Command      : report_control_sets -verbose -file cpu_control_sets_placed.rpt
| Design       : cpu
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    39 |
|    Minimum number of control sets                        |    39 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     3 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    39 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    38 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               5 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1216 |          410 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |     Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pc_reg/q_reg[3]_6[0]  | reset_IBUF       |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | pc_reg/q_reg[3]_26[0] | reset_IBUF       |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | pc_reg/q_reg[3]_27[0] | reset_IBUF       |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | pc_reg/q_reg[3]_28[0] | reset_IBUF       |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | pc_reg/q_reg[3]_29[0] | reset_IBUF       |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | pc_reg/q_reg[3]_3[0]  | reset_IBUF       |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | pc_reg/q_reg[3]_30[0] | reset_IBUF       |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | pc_reg/q_reg[3]_4[0]  | reset_IBUF       |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | pc_reg/q_reg[3]_5[0]  | reset_IBUF       |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | pc_reg/q_reg[3]_24[0] | reset_IBUF       |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | pc_reg/q_reg[3]_7[0]  | reset_IBUF       |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | pc_reg/q_reg[3]_8[0]  | reset_IBUF       |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | pc_reg/q_reg[3]_9[0]  | reset_IBUF       |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG | pc_reg/q_reg[4]_2[0]  | reset_IBUF       |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | pc_reg/q_reg[4]_3[0]  | reset_IBUF       |               25 |             32 |         1.28 |
|  clk_IBUF_BUFG | pc_reg/q_reg[4]_4[0]  | reset_IBUF       |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | pc_reg/q_reg[4]_5[0]  | reset_IBUF       |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | pc_reg/q_reg[4]_6[0]  | reset_IBUF       |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | pc_reg/q_reg[4]_7[0]  | reset_IBUF       |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | pc_reg/q_reg[3]_16[0] | reset_IBUF       |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | pc_reg/E[0]           | reset_IBUF       |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | pc_reg/q_reg[3]_0[0]  | reset_IBUF       |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | pc_reg/q_reg[3]_1[0]  | reset_IBUF       |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | pc_reg/q_reg[3]_10[0] | reset_IBUF       |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | pc_reg/q_reg[3]_11[0] | reset_IBUF       |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | pc_reg/q_reg[3]_12[0] | reset_IBUF       |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | pc_reg/q_reg[3]_13[0] | reset_IBUF       |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | pc_reg/q_reg[3]_14[0] | reset_IBUF       |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | pc_reg/q_reg[3]_15[0] | reset_IBUF       |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | pc_reg/q_reg[3]_25[0] | reset_IBUF       |               29 |             32 |         1.10 |
|  clk_IBUF_BUFG | pc_reg/q_reg[3]_17[0] | reset_IBUF       |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | pc_reg/q_reg[3]_18[0] | reset_IBUF       |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | pc_reg/q_reg[3]_19[0] | reset_IBUF       |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | pc_reg/q_reg[3]_2[0]  | reset_IBUF       |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | pc_reg/q_reg[3]_20[0] | reset_IBUF       |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | pc_reg/q_reg[3]_21[0] | reset_IBUF       |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG | pc_reg/q_reg[3]_22[0] | reset_IBUF       |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | pc_reg/q_reg[3]_23[0] | reset_IBUF       |               15 |             32 |         2.13 |
+----------------+-----------------------+------------------+------------------+----------------+--------------+


