\section{Output Compare management functions}
\label{group__TIM__Group2}\index{Output Compare management functions@{Output Compare management functions}}


Output Compare management functions.  


\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C1\+Init} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def} $\ast$T\+I\+M\+\_\+\+O\+C\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the T\+I\+Mx Channel1 according to the specified parameters in the T\+I\+M\+\_\+\+O\+C\+Init\+Struct. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C2\+Init} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def} $\ast$T\+I\+M\+\_\+\+O\+C\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the T\+I\+Mx Channel2 according to the specified parameters in the T\+I\+M\+\_\+\+O\+C\+Init\+Struct. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C3\+Init} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def} $\ast$T\+I\+M\+\_\+\+O\+C\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the T\+I\+Mx Channel3 according to the specified parameters in the T\+I\+M\+\_\+\+O\+C\+Init\+Struct. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C4\+Init} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def} $\ast$T\+I\+M\+\_\+\+O\+C\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the T\+I\+Mx Channel4 according to the specified parameters in the T\+I\+M\+\_\+\+O\+C\+Init\+Struct. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C\+Struct\+Init} (\textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def} $\ast$T\+I\+M\+\_\+\+O\+C\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each T\+I\+M\+\_\+\+O\+C\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Select\+O\+CxM} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Channel, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Mode)
\begin{DoxyCompactList}\small\item\em Selects the T\+IM Output Compare Mode. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Set\+Compare1} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint32\+\_\+t Compare1)
\begin{DoxyCompactList}\small\item\em Sets the T\+I\+Mx Capture Compare1 Register value. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Set\+Compare2} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint32\+\_\+t Compare2)
\begin{DoxyCompactList}\small\item\em Sets the T\+I\+Mx Capture Compare2 Register value. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Set\+Compare3} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint32\+\_\+t Compare3)
\begin{DoxyCompactList}\small\item\em Sets the T\+I\+Mx Capture Compare3 Register value. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Set\+Compare4} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint32\+\_\+t Compare4)
\begin{DoxyCompactList}\small\item\em Sets the T\+I\+Mx Capture Compare4 Register value. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Forced\+O\+C1\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Forced\+Action)
\begin{DoxyCompactList}\small\item\em Forces the T\+I\+Mx output 1 waveform to active or inactive level. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Forced\+O\+C2\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Forced\+Action)
\begin{DoxyCompactList}\small\item\em Forces the T\+I\+Mx output 2 waveform to active or inactive level. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Forced\+O\+C3\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Forced\+Action)
\begin{DoxyCompactList}\small\item\em Forces the T\+I\+Mx output 3 waveform to active or inactive level. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Forced\+O\+C4\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Forced\+Action)
\begin{DoxyCompactList}\small\item\em Forces the T\+I\+Mx output 4 waveform to active or inactive level. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C1\+Preload\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Preload)
\begin{DoxyCompactList}\small\item\em Enables or disables the T\+I\+Mx peripheral Preload register on C\+C\+R1. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C2\+Preload\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Preload)
\begin{DoxyCompactList}\small\item\em Enables or disables the T\+I\+Mx peripheral Preload register on C\+C\+R2. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C3\+Preload\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Preload)
\begin{DoxyCompactList}\small\item\em Enables or disables the T\+I\+Mx peripheral Preload register on C\+C\+R3. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C4\+Preload\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Preload)
\begin{DoxyCompactList}\small\item\em Enables or disables the T\+I\+Mx peripheral Preload register on C\+C\+R4. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C1\+Fast\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Fast)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx Output Compare 1 Fast feature. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C2\+Fast\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Fast)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx Output Compare 2 Fast feature. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C3\+Fast\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Fast)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx Output Compare 3 Fast feature. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C4\+Fast\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Fast)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx Output Compare 4 Fast feature. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Clear\+O\+C1\+Ref} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Clear)
\begin{DoxyCompactList}\small\item\em Clears or safeguards the O\+C\+R\+E\+F1 signal on an external event. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Clear\+O\+C2\+Ref} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Clear)
\begin{DoxyCompactList}\small\item\em Clears or safeguards the O\+C\+R\+E\+F2 signal on an external event. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Clear\+O\+C3\+Ref} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Clear)
\begin{DoxyCompactList}\small\item\em Clears or safeguards the O\+C\+R\+E\+F3 signal on an external event. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Clear\+O\+C4\+Ref} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Clear)
\begin{DoxyCompactList}\small\item\em Clears or safeguards the O\+C\+R\+E\+F4 signal on an external event. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C1\+Polarity\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Polarity)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx channel 1 polarity. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C1\+N\+Polarity\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+N\+Polarity)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx Channel 1N polarity. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C2\+Polarity\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Polarity)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx channel 2 polarity. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C2\+N\+Polarity\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+N\+Polarity)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx Channel 2N polarity. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C3\+Polarity\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Polarity)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx channel 3 polarity. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C3\+N\+Polarity\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+N\+Polarity)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx Channel 3N polarity. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C4\+Polarity\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Polarity)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx channel 4 polarity. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+C\+Cx\+Cmd} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Channel, uint16\+\_\+t T\+I\+M\+\_\+\+C\+Cx)
\begin{DoxyCompactList}\small\item\em Enables or disables the T\+IM Capture Compare Channel x. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+C\+Cx\+N\+Cmd} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Channel, uint16\+\_\+t T\+I\+M\+\_\+\+C\+CxN)
\begin{DoxyCompactList}\small\item\em Enables or disables the T\+IM Capture Compare Channel xN. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Output Compare management functions. 

\begin{DoxyVerb} ===============================================================================
                        Output Compare management functions
 ===============================================================================  
   
       ===================================================================      
              TIM Driver: how to use it in Output Compare Mode
       =================================================================== 
       To use the Timer in Output Compare mode, the following steps are mandatory:
       
       1. Enable TIM clock using RCC_APBxPeriphClockCmd(RCC_APBxPeriph_TIMx, ENABLE) function
       
       2. Configure the TIM pins by configuring the corresponding GPIO pins
       
       2. Configure the Time base unit as described in the first part of this driver, 
          if needed, else the Timer will run with the default configuration:
          - Autoreload value = 0xFFFF
          - Prescaler value = 0x0000
          - Counter mode = Up counting
          - Clock Division = TIM_CKD_DIV1
          
       3. Fill the TIM_OCInitStruct with the desired parameters including:
          - The TIM Output Compare mode: TIM_OCMode
          - TIM Output State: TIM_OutputState
          - TIM Pulse value: TIM_Pulse
          - TIM Output Compare Polarity : TIM_OCPolarity
       
       4. Call TIM_OCxInit(TIMx, &TIM_OCInitStruct) to configure the desired channel with the 
          corresponding configuration
       
       5. Call the TIM_Cmd(ENABLE) function to enable the TIM counter.
       
       Note1: All other functions can be used separately to modify, if needed,
              a specific feature of the Timer. 
          
       Note2: In case of PWM mode, this function is mandatory:
              TIM_OCxPreloadConfig(TIMx, TIM_OCPreload_ENABLE); 
              
       Note3: If the corresponding interrupt or DMA request are needed, the user should:
                1. Enable the NVIC (or the DMA) to use the TIM interrupts (or DMA requests). 
                2. Enable the corresponding interrupt (or DMA request) using the function 
                   TIM_ITConfig(TIMx, TIM_IT_CCx) (or TIM_DMA_Cmd(TIMx, TIM_DMA_CCx))   \end{DoxyVerb}
 

\subsection{Function Documentation}
\mbox{\label{group__TIM__Group2_ga3ecc4647d9ede261beb5e0535cf29ebb}} 
\index{Output Compare management functions@{Output Compare management functions}!T\+I\+M\+\_\+\+C\+Cx\+Cmd@{T\+I\+M\+\_\+\+C\+Cx\+Cmd}}
\index{T\+I\+M\+\_\+\+C\+Cx\+Cmd@{T\+I\+M\+\_\+\+C\+Cx\+Cmd}!Output Compare management functions@{Output Compare management functions}}
\subsubsection{T\+I\+M\+\_\+\+C\+Cx\+Cmd()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+C\+Cx\+Cmd (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+Channel,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+C\+Cx }\end{DoxyParamCaption})}



Enables or disables the T\+IM Capture Compare Channel x. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 except 6 and 7, to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+Channel} & specifies the T\+IM Channel This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+Channel\+\_\+1\+: T\+IM Channel 1 \item T\+I\+M\+\_\+\+Channel\+\_\+2\+: T\+IM Channel 2 \item T\+I\+M\+\_\+\+Channel\+\_\+3\+: T\+IM Channel 3 \item T\+I\+M\+\_\+\+Channel\+\_\+4\+: T\+IM Channel 4 \end{DoxyItemize}
\\
\hline
{\em T\+I\+M\+\_\+\+C\+Cx} & specifies the T\+IM Channel C\+CxE bit new state. This parameter can be\+: T\+I\+M\+\_\+\+C\+Cx\+\_\+\+Enable or T\+I\+M\+\_\+\+C\+Cx\+\_\+\+Disable. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1778} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01779 \{
01780   uint16\_t tmp = 0;
01781 
01782   \textcolor{comment}{/* Check the parameters */}
01783   assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
01784   assert_param(IS_TIM_CHANNEL(TIM\_Channel));
01785   assert_param(IS_TIM_CCX(TIM\_CCx));
01786 
01787   tmp = CCER_CCE_SET << TIM\_Channel;
01788 
01789   \textcolor{comment}{/* Reset the CCxE Bit */}
01790   TIMx->CCER &= (uint16\_t)~ tmp;
01791 
01792   \textcolor{comment}{/* Set or reset the CCxE Bit */} 
01793   TIMx->CCER |=  (uint16\_t)(TIM\_CCx << TIM\_Channel);
01794 \}
\end{DoxyCode}
\mbox{\label{group__TIM__Group2_ga304ff7c8a1615498da749bf2507e9f2b}} 
\index{Output Compare management functions@{Output Compare management functions}!T\+I\+M\+\_\+\+C\+Cx\+N\+Cmd@{T\+I\+M\+\_\+\+C\+Cx\+N\+Cmd}}
\index{T\+I\+M\+\_\+\+C\+Cx\+N\+Cmd@{T\+I\+M\+\_\+\+C\+Cx\+N\+Cmd}!Output Compare management functions@{Output Compare management functions}}
\subsubsection{T\+I\+M\+\_\+\+C\+Cx\+N\+Cmd()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+C\+Cx\+N\+Cmd (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+Channel,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+C\+CxN }\end{DoxyParamCaption})}



Enables or disables the T\+IM Capture Compare Channel xN. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+Channel} & specifies the T\+IM Channel This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+Channel\+\_\+1\+: T\+IM Channel 1 \item T\+I\+M\+\_\+\+Channel\+\_\+2\+: T\+IM Channel 2 \item T\+I\+M\+\_\+\+Channel\+\_\+3\+: T\+IM Channel 3 \end{DoxyItemize}
\\
\hline
{\em T\+I\+M\+\_\+\+C\+CxN} & specifies the T\+IM Channel C\+Cx\+NE bit new state. This parameter can be\+: T\+I\+M\+\_\+\+C\+Cx\+N\+\_\+\+Enable or T\+I\+M\+\_\+\+C\+Cx\+N\+\_\+\+Disable. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1808} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01809 \{
01810   uint16\_t tmp = 0;
01811 
01812   \textcolor{comment}{/* Check the parameters */}
01813   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
01814   assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM\_Channel));
01815   assert_param(IS_TIM_CCXN(TIM\_CCxN));
01816 
01817   tmp = CCER_CCNE_SET << TIM\_Channel;
01818 
01819   \textcolor{comment}{/* Reset the CCxNE Bit */}
01820   TIMx->CCER &= (uint16\_t) ~tmp;
01821 
01822   \textcolor{comment}{/* Set or reset the CCxNE Bit */} 
01823   TIMx->CCER |=  (uint16\_t)(TIM\_CCxN << TIM\_Channel);
01824 \}
\end{DoxyCode}
\mbox{\label{group__TIM__Group2_ga34e926cd8a99cfcc7480b2d6de5118b6}} 
\index{Output Compare management functions@{Output Compare management functions}!T\+I\+M\+\_\+\+Clear\+O\+C1\+Ref@{T\+I\+M\+\_\+\+Clear\+O\+C1\+Ref}}
\index{T\+I\+M\+\_\+\+Clear\+O\+C1\+Ref@{T\+I\+M\+\_\+\+Clear\+O\+C1\+Ref}!Output Compare management functions@{Output Compare management functions}}
\subsubsection{T\+I\+M\+\_\+\+Clear\+O\+C1\+Ref()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Clear\+O\+C1\+Ref (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+Clear }\end{DoxyParamCaption})}



Clears or safeguards the O\+C\+R\+E\+F1 signal on an external event. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 except 6 and 7, to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Clear} & new state of the Output Compare Clear Enable Bit. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+Clear\+\_\+\+Enable\+: T\+IM Output clear enable \item T\+I\+M\+\_\+\+O\+C\+Clear\+\_\+\+Disable\+: T\+IM Output clear disable \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1468} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01469 \{
01470   uint16\_t tmpccmr1 = 0;
01471 
01472   \textcolor{comment}{/* Check the parameters */}
01473   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
01474   assert_param(IS_TIM_OCCLEAR_STATE(TIM\_OCClear));
01475 
01476   tmpccmr1 = TIMx->CCMR1;
01477 
01478   \textcolor{comment}{/* Reset the OC1CE Bit */}
01479   tmpccmr1 &= (uint16\_t)~TIM_CCMR1_OC1CE;
01480 
01481   \textcolor{comment}{/* Enable or Disable the Output Compare Clear Bit */}
01482   tmpccmr1 |= TIM\_OCClear;
01483 
01484   \textcolor{comment}{/* Write to TIMx CCMR1 register */}
01485   TIMx->CCMR1 = tmpccmr1;
01486 \}
\end{DoxyCode}
\mbox{\label{group__TIM__Group2_gac474ebc815d24c8a589969e0c68b27b0}} 
\index{Output Compare management functions@{Output Compare management functions}!T\+I\+M\+\_\+\+Clear\+O\+C2\+Ref@{T\+I\+M\+\_\+\+Clear\+O\+C2\+Ref}}
\index{T\+I\+M\+\_\+\+Clear\+O\+C2\+Ref@{T\+I\+M\+\_\+\+Clear\+O\+C2\+Ref}!Output Compare management functions@{Output Compare management functions}}
\subsubsection{T\+I\+M\+\_\+\+Clear\+O\+C2\+Ref()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Clear\+O\+C2\+Ref (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+Clear }\end{DoxyParamCaption})}



Clears or safeguards the O\+C\+R\+E\+F2 signal on an external event. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Clear} & new state of the Output Compare Clear Enable Bit. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+Clear\+\_\+\+Enable\+: T\+IM Output clear enable \item T\+I\+M\+\_\+\+O\+C\+Clear\+\_\+\+Disable\+: T\+IM Output clear disable \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1498} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01499 \{
01500   uint16\_t tmpccmr1 = 0;
01501 
01502   \textcolor{comment}{/* Check the parameters */}
01503   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
01504   assert_param(IS_TIM_OCCLEAR_STATE(TIM\_OCClear));
01505 
01506   tmpccmr1 = TIMx->CCMR1;
01507 
01508   \textcolor{comment}{/* Reset the OC2CE Bit */}
01509   tmpccmr1 &= (uint16\_t)~TIM_CCMR1_OC2CE;
01510 
01511   \textcolor{comment}{/* Enable or Disable the Output Compare Clear Bit */}
01512   tmpccmr1 |= (uint16\_t)(TIM\_OCClear << 8);
01513 
01514   \textcolor{comment}{/* Write to TIMx CCMR1 register */}
01515   TIMx->CCMR1 = tmpccmr1;
01516 \}
\end{DoxyCode}
\mbox{\label{group__TIM__Group2_ga0bd9476a14bd346c319945ec4fa2bc67}} 
\index{Output Compare management functions@{Output Compare management functions}!T\+I\+M\+\_\+\+Clear\+O\+C3\+Ref@{T\+I\+M\+\_\+\+Clear\+O\+C3\+Ref}}
\index{T\+I\+M\+\_\+\+Clear\+O\+C3\+Ref@{T\+I\+M\+\_\+\+Clear\+O\+C3\+Ref}!Output Compare management functions@{Output Compare management functions}}
\subsubsection{T\+I\+M\+\_\+\+Clear\+O\+C3\+Ref()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Clear\+O\+C3\+Ref (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+Clear }\end{DoxyParamCaption})}



Clears or safeguards the O\+C\+R\+E\+F3 signal on an external event. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Clear} & new state of the Output Compare Clear Enable Bit. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+Clear\+\_\+\+Enable\+: T\+IM Output clear enable \item T\+I\+M\+\_\+\+O\+C\+Clear\+\_\+\+Disable\+: T\+IM Output clear disable \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1527} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01528 \{
01529   uint16\_t tmpccmr2 = 0;
01530 
01531   \textcolor{comment}{/* Check the parameters */}
01532   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
01533   assert_param(IS_TIM_OCCLEAR_STATE(TIM\_OCClear));
01534 
01535   tmpccmr2 = TIMx->CCMR2;
01536 
01537   \textcolor{comment}{/* Reset the OC3CE Bit */}
01538   tmpccmr2 &= (uint16\_t)~TIM_CCMR2_OC3CE;
01539 
01540   \textcolor{comment}{/* Enable or Disable the Output Compare Clear Bit */}
01541   tmpccmr2 |= TIM\_OCClear;
01542 
01543   \textcolor{comment}{/* Write to TIMx CCMR2 register */}
01544   TIMx->CCMR2 = tmpccmr2;
01545 \}
\end{DoxyCode}
\mbox{\label{group__TIM__Group2_gaeee5fa66b26e7c6f71850272dc3028f3}} 
\index{Output Compare management functions@{Output Compare management functions}!T\+I\+M\+\_\+\+Clear\+O\+C4\+Ref@{T\+I\+M\+\_\+\+Clear\+O\+C4\+Ref}}
\index{T\+I\+M\+\_\+\+Clear\+O\+C4\+Ref@{T\+I\+M\+\_\+\+Clear\+O\+C4\+Ref}!Output Compare management functions@{Output Compare management functions}}
\subsubsection{T\+I\+M\+\_\+\+Clear\+O\+C4\+Ref()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Clear\+O\+C4\+Ref (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+Clear }\end{DoxyParamCaption})}



Clears or safeguards the O\+C\+R\+E\+F4 signal on an external event. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Clear} & new state of the Output Compare Clear Enable Bit. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+Clear\+\_\+\+Enable\+: T\+IM Output clear enable \item T\+I\+M\+\_\+\+O\+C\+Clear\+\_\+\+Disable\+: T\+IM Output clear disable \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1556} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01557 \{
01558   uint16\_t tmpccmr2 = 0;
01559 
01560   \textcolor{comment}{/* Check the parameters */}
01561   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
01562   assert_param(IS_TIM_OCCLEAR_STATE(TIM\_OCClear));
01563 
01564   tmpccmr2 = TIMx->CCMR2;
01565 
01566   \textcolor{comment}{/* Reset the OC4CE Bit */}
01567   tmpccmr2 &= (uint16\_t)~TIM_CCMR2_OC4CE;
01568 
01569   \textcolor{comment}{/* Enable or Disable the Output Compare Clear Bit */}
01570   tmpccmr2 |= (uint16\_t)(TIM\_OCClear << 8);
01571 
01572   \textcolor{comment}{/* Write to TIMx CCMR2 register */}
01573   TIMx->CCMR2 = tmpccmr2;
01574 \}
\end{DoxyCode}
\mbox{\label{group__TIM__Group2_ga4f58c12e6493a0d8b9555c9097b831d6}} 
\index{Output Compare management functions@{Output Compare management functions}!T\+I\+M\+\_\+\+Forced\+O\+C1\+Config@{T\+I\+M\+\_\+\+Forced\+O\+C1\+Config}}
\index{T\+I\+M\+\_\+\+Forced\+O\+C1\+Config@{T\+I\+M\+\_\+\+Forced\+O\+C1\+Config}!Output Compare management functions@{Output Compare management functions}}
\subsubsection{T\+I\+M\+\_\+\+Forced\+O\+C1\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Forced\+O\+C1\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+Forced\+Action }\end{DoxyParamCaption})}



Forces the T\+I\+Mx output 1 waveform to active or inactive level. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 except 6 and 7, to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+Forced\+Action} & specifies the forced Action to be set to the output waveform. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+Forced\+Action\+\_\+\+Active\+: Force active level on O\+C1\+R\+EF \item T\+I\+M\+\_\+\+Forced\+Action\+\_\+\+In\+Active\+: Force inactive level on O\+C1\+R\+EF. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1116} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01117 \{
01118   uint16\_t tmpccmr1 = 0;
01119 
01120   \textcolor{comment}{/* Check the parameters */}
01121   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
01122   assert_param(IS_TIM_FORCED_ACTION(TIM\_ForcedAction));
01123   tmpccmr1 = TIMx->CCMR1;
01124 
01125   \textcolor{comment}{/* Reset the OC1M Bits */}
01126   tmpccmr1 &= (uint16\_t)~TIM_CCMR1_OC1M;
01127 
01128   \textcolor{comment}{/* Configure The Forced output Mode */}
01129   tmpccmr1 |= TIM\_ForcedAction;
01130 
01131   \textcolor{comment}{/* Write to TIMx CCMR1 register */}
01132   TIMx->CCMR1 = tmpccmr1;
01133 \}
\end{DoxyCode}
\mbox{\label{group__TIM__Group2_ga3d2902b6fbab8dd55cd531055ffcc63d}} 
\index{Output Compare management functions@{Output Compare management functions}!T\+I\+M\+\_\+\+Forced\+O\+C2\+Config@{T\+I\+M\+\_\+\+Forced\+O\+C2\+Config}}
\index{T\+I\+M\+\_\+\+Forced\+O\+C2\+Config@{T\+I\+M\+\_\+\+Forced\+O\+C2\+Config}!Output Compare management functions@{Output Compare management functions}}
\subsubsection{T\+I\+M\+\_\+\+Forced\+O\+C2\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Forced\+O\+C2\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+Forced\+Action }\end{DoxyParamCaption})}



Forces the T\+I\+Mx output 2 waveform to active or inactive level. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+Forced\+Action} & specifies the forced Action to be set to the output waveform. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+Forced\+Action\+\_\+\+Active\+: Force active level on O\+C2\+R\+EF \item T\+I\+M\+\_\+\+Forced\+Action\+\_\+\+In\+Active\+: Force inactive level on O\+C2\+R\+EF. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1145} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01146 \{
01147   uint16\_t tmpccmr1 = 0;
01148 
01149   \textcolor{comment}{/* Check the parameters */}
01150   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
01151   assert_param(IS_TIM_FORCED_ACTION(TIM\_ForcedAction));
01152   tmpccmr1 = TIMx->CCMR1;
01153 
01154   \textcolor{comment}{/* Reset the OC2M Bits */}
01155   tmpccmr1 &= (uint16\_t)~TIM_CCMR1_OC2M;
01156 
01157   \textcolor{comment}{/* Configure The Forced output Mode */}
01158   tmpccmr1 |= (uint16\_t)(TIM\_ForcedAction << 8);
01159 
01160   \textcolor{comment}{/* Write to TIMx CCMR1 register */}
01161   TIMx->CCMR1 = tmpccmr1;
01162 \}
\end{DoxyCode}
\mbox{\label{group__TIM__Group2_ga920b0fb4ca44fceffd1c3e441feebd8f}} 
\index{Output Compare management functions@{Output Compare management functions}!T\+I\+M\+\_\+\+Forced\+O\+C3\+Config@{T\+I\+M\+\_\+\+Forced\+O\+C3\+Config}}
\index{T\+I\+M\+\_\+\+Forced\+O\+C3\+Config@{T\+I\+M\+\_\+\+Forced\+O\+C3\+Config}!Output Compare management functions@{Output Compare management functions}}
\subsubsection{T\+I\+M\+\_\+\+Forced\+O\+C3\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Forced\+O\+C3\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+Forced\+Action }\end{DoxyParamCaption})}



Forces the T\+I\+Mx output 3 waveform to active or inactive level. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+Forced\+Action} & specifies the forced Action to be set to the output waveform. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+Forced\+Action\+\_\+\+Active\+: Force active level on O\+C3\+R\+EF \item T\+I\+M\+\_\+\+Forced\+Action\+\_\+\+In\+Active\+: Force inactive level on O\+C3\+R\+EF. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1173} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01174 \{
01175   uint16\_t tmpccmr2 = 0;
01176 
01177   \textcolor{comment}{/* Check the parameters */}
01178   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
01179   assert_param(IS_TIM_FORCED_ACTION(TIM\_ForcedAction));
01180 
01181   tmpccmr2 = TIMx->CCMR2;
01182 
01183   \textcolor{comment}{/* Reset the OC1M Bits */}
01184   tmpccmr2 &= (uint16\_t)~TIM_CCMR2_OC3M;
01185 
01186   \textcolor{comment}{/* Configure The Forced output Mode */}
01187   tmpccmr2 |= TIM\_ForcedAction;
01188 
01189   \textcolor{comment}{/* Write to TIMx CCMR2 register */}
01190   TIMx->CCMR2 = tmpccmr2;
01191 \}
\end{DoxyCode}
\mbox{\label{group__TIM__Group2_gaf0a0bbe74251e56d4b835d20b0a3aa63}} 
\index{Output Compare management functions@{Output Compare management functions}!T\+I\+M\+\_\+\+Forced\+O\+C4\+Config@{T\+I\+M\+\_\+\+Forced\+O\+C4\+Config}}
\index{T\+I\+M\+\_\+\+Forced\+O\+C4\+Config@{T\+I\+M\+\_\+\+Forced\+O\+C4\+Config}!Output Compare management functions@{Output Compare management functions}}
\subsubsection{T\+I\+M\+\_\+\+Forced\+O\+C4\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Forced\+O\+C4\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+Forced\+Action }\end{DoxyParamCaption})}



Forces the T\+I\+Mx output 4 waveform to active or inactive level. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+Forced\+Action} & specifies the forced Action to be set to the output waveform. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+Forced\+Action\+\_\+\+Active\+: Force active level on O\+C4\+R\+EF \item T\+I\+M\+\_\+\+Forced\+Action\+\_\+\+In\+Active\+: Force inactive level on O\+C4\+R\+EF. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1202} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01203 \{
01204   uint16\_t tmpccmr2 = 0;
01205 
01206   \textcolor{comment}{/* Check the parameters */}
01207   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
01208   assert_param(IS_TIM_FORCED_ACTION(TIM\_ForcedAction));
01209   tmpccmr2 = TIMx->CCMR2;
01210 
01211   \textcolor{comment}{/* Reset the OC2M Bits */}
01212   tmpccmr2 &= (uint16\_t)~TIM_CCMR2_OC4M;
01213 
01214   \textcolor{comment}{/* Configure The Forced output Mode */}
01215   tmpccmr2 |= (uint16\_t)(TIM\_ForcedAction << 8);
01216 
01217   \textcolor{comment}{/* Write to TIMx CCMR2 register */}
01218   TIMx->CCMR2 = tmpccmr2;
01219 \}
\end{DoxyCode}
\mbox{\label{group__TIM__Group2_gaec82031ca62f31f5483195c09752a83a}} 
\index{Output Compare management functions@{Output Compare management functions}!T\+I\+M\+\_\+\+O\+C1\+Fast\+Config@{T\+I\+M\+\_\+\+O\+C1\+Fast\+Config}}
\index{T\+I\+M\+\_\+\+O\+C1\+Fast\+Config@{T\+I\+M\+\_\+\+O\+C1\+Fast\+Config}!Output Compare management functions@{Output Compare management functions}}
\subsubsection{T\+I\+M\+\_\+\+O\+C1\+Fast\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C1\+Fast\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+Fast }\end{DoxyParamCaption})}



Configures the T\+I\+Mx Output Compare 1 Fast feature. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 except 6 and 7, to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Fast} & new state of the Output Compare Fast Enable Bit. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+Fast\+\_\+\+Enable\+: T\+IM output compare fast enable \item T\+I\+M\+\_\+\+O\+C\+Fast\+\_\+\+Disable\+: T\+IM output compare fast disable \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1347} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01348 \{
01349   uint16\_t tmpccmr1 = 0;
01350 
01351   \textcolor{comment}{/* Check the parameters */}
01352   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
01353   assert_param(IS_TIM_OCFAST_STATE(TIM\_OCFast));
01354 
01355   \textcolor{comment}{/* Get the TIMx CCMR1 register value */}
01356   tmpccmr1 = TIMx->CCMR1;
01357 
01358   \textcolor{comment}{/* Reset the OC1FE Bit */}
01359   tmpccmr1 &= (uint16\_t)~TIM_CCMR1_OC1FE;
01360 
01361   \textcolor{comment}{/* Enable or Disable the Output Compare Fast Bit */}
01362   tmpccmr1 |= TIM\_OCFast;
01363 
01364   \textcolor{comment}{/* Write to TIMx CCMR1 */}
01365   TIMx->CCMR1 = tmpccmr1;
01366 \}
\end{DoxyCode}
\mbox{\label{group__TIM__Group2_gafcdb6ff00158862aef7fed5e7a554a3e}} 
\index{Output Compare management functions@{Output Compare management functions}!T\+I\+M\+\_\+\+O\+C1\+Init@{T\+I\+M\+\_\+\+O\+C1\+Init}}
\index{T\+I\+M\+\_\+\+O\+C1\+Init@{T\+I\+M\+\_\+\+O\+C1\+Init}!Output Compare management functions@{Output Compare management functions}}
\subsubsection{T\+I\+M\+\_\+\+O\+C1\+Init()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C1\+Init (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{\textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def} $\ast$}]{T\+I\+M\+\_\+\+O\+C\+Init\+Struct }\end{DoxyParamCaption})}



Initializes the T\+I\+Mx Channel1 according to the specified parameters in the T\+I\+M\+\_\+\+O\+C\+Init\+Struct. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 except 6 and 7, to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Init\+Struct} & pointer to a \doxyref{T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def}{p.}{structTIM__OCInitTypeDef} structure that contains the configuration information for the specified T\+IM peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 665} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



References \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+Idle\+State}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+Mode}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+N\+Idle\+State}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+N\+Polarity}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+Polarity}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+Output\+N\+State}, and \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+Output\+State}.


\begin{DoxyCode}
00666 \{
00667   uint16\_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
00668    
00669   \textcolor{comment}{/* Check the parameters */}
00670   assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
00671   assert_param(IS_TIM_OC_MODE(TIM\_OCInitStruct->TIM_OCMode));
00672   assert_param(IS_TIM_OUTPUT_STATE(TIM\_OCInitStruct->TIM_OutputState));
00673   assert_param(IS_TIM_OC_POLARITY(TIM\_OCInitStruct->TIM_OCPolarity));   
00674 
00675   \textcolor{comment}{/* Disable the Channel 1: Reset the CC1E Bit */}
00676   TIMx->CCER &= (uint16\_t)~TIM_CCER_CC1E;
00677   
00678   \textcolor{comment}{/* Get the TIMx CCER register value */}
00679   tmpccer = TIMx->CCER;
00680   \textcolor{comment}{/* Get the TIMx CR2 register value */}
00681   tmpcr2 =  TIMx->CR2;
00682   
00683   \textcolor{comment}{/* Get the TIMx CCMR1 register value */}
00684   tmpccmrx = TIMx->CCMR1;
00685     
00686   \textcolor{comment}{/* Reset the Output Compare Mode Bits */}
00687   tmpccmrx &= (uint16\_t)~TIM_CCMR1_OC1M;
00688   tmpccmrx &= (uint16\_t)~TIM_CCMR1_CC1S;
00689   \textcolor{comment}{/* Select the Output Compare Mode */}
00690   tmpccmrx |= TIM\_OCInitStruct->TIM_OCMode;
00691   
00692   \textcolor{comment}{/* Reset the Output Polarity level */}
00693   tmpccer &= (uint16\_t)~TIM_CCER_CC1P;
00694   \textcolor{comment}{/* Set the Output Compare Polarity */}
00695   tmpccer |= TIM\_OCInitStruct->TIM_OCPolarity;
00696   
00697   \textcolor{comment}{/* Set the Output State */}
00698   tmpccer |= TIM\_OCInitStruct->TIM_OutputState;
00699     
00700   \textcolor{keywordflow}{if}((TIMx == TIM1) || (TIMx == TIM8))
00701   \{
00702     assert_param(IS_TIM_OUTPUTN_STATE(TIM\_OCInitStruct->TIM_OutputNState));
00703     assert_param(IS_TIM_OCN_POLARITY(TIM\_OCInitStruct->TIM_OCNPolarity));
00704     assert_param(IS_TIM_OCNIDLE_STATE(TIM\_OCInitStruct->TIM_OCNIdleState));
00705     assert_param(IS_TIM_OCIDLE_STATE(TIM\_OCInitStruct->TIM_OCIdleState));
00706     
00707     \textcolor{comment}{/* Reset the Output N Polarity level */}
00708     tmpccer &= (uint16\_t)~TIM_CCER_CC1NP;
00709     \textcolor{comment}{/* Set the Output N Polarity */}
00710     tmpccer |= TIM\_OCInitStruct->TIM_OCNPolarity;
00711     \textcolor{comment}{/* Reset the Output N State */}
00712     tmpccer &= (uint16\_t)~TIM_CCER_CC1NE;
00713     
00714     \textcolor{comment}{/* Set the Output N State */}
00715     tmpccer |= TIM\_OCInitStruct->TIM_OutputNState;
00716     \textcolor{comment}{/* Reset the Output Compare and Output Compare N IDLE State */}
00717     tmpcr2 &= (uint16\_t)~TIM_CR2_OIS1;
00718     tmpcr2 &= (uint16\_t)~TIM_CR2_OIS1N;
00719     \textcolor{comment}{/* Set the Output Idle state */}
00720     tmpcr2 |= TIM\_OCInitStruct->TIM_OCIdleState;
00721     \textcolor{comment}{/* Set the Output N Idle state */}
00722     tmpcr2 |= TIM\_OCInitStruct->TIM_OCNIdleState;
00723   \}
00724   \textcolor{comment}{/* Write to TIMx CR2 */}
00725   TIMx->CR2 = tmpcr2;
00726   
00727   \textcolor{comment}{/* Write to TIMx CCMR1 */}
00728   TIMx->CCMR1 = tmpccmrx;
00729   
00730   \textcolor{comment}{/* Set the Capture Compare Register value */}
00731   TIMx->CCR1 = TIM\_OCInitStruct->TIM_Pulse;
00732   
00733   \textcolor{comment}{/* Write to TIMx CCER */}
00734   TIMx->CCER = tmpccer;
00735 \}
\end{DoxyCode}
\mbox{\label{group__TIM__Group2_ga3cb91578e7dd34ea7d09862482960445}} 
\index{Output Compare management functions@{Output Compare management functions}!T\+I\+M\+\_\+\+O\+C1\+N\+Polarity\+Config@{T\+I\+M\+\_\+\+O\+C1\+N\+Polarity\+Config}}
\index{T\+I\+M\+\_\+\+O\+C1\+N\+Polarity\+Config@{T\+I\+M\+\_\+\+O\+C1\+N\+Polarity\+Config}!Output Compare management functions@{Output Compare management functions}}
\subsubsection{T\+I\+M\+\_\+\+O\+C1\+N\+Polarity\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C1\+N\+Polarity\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+N\+Polarity }\end{DoxyParamCaption})}



Configures the T\+I\+Mx Channel 1N polarity. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+N\+Polarity} & specifies the O\+C1N Polarity This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+N\+Polarity\+\_\+\+High\+: Output Compare active high \item T\+I\+M\+\_\+\+O\+C\+N\+Polarity\+\_\+\+Low\+: Output Compare active low \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1612} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01613 \{
01614   uint16\_t tmpccer = 0;
01615   \textcolor{comment}{/* Check the parameters */}
01616   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
01617   assert_param(IS_TIM_OCN_POLARITY(TIM\_OCNPolarity));
01618    
01619   tmpccer = TIMx->CCER;
01620 
01621   \textcolor{comment}{/* Set or Reset the CC1NP Bit */}
01622   tmpccer &= (uint16\_t)~TIM_CCER_CC1NP;
01623   tmpccer |= TIM\_OCNPolarity;
01624 
01625   \textcolor{comment}{/* Write to TIMx CCER register */}
01626   TIMx->CCER = tmpccer;
01627 \}
\end{DoxyCode}
\mbox{\label{group__TIM__Group2_ga03878f78163485c8a3508cff2111c297}} 
\index{Output Compare management functions@{Output Compare management functions}!T\+I\+M\+\_\+\+O\+C1\+Polarity\+Config@{T\+I\+M\+\_\+\+O\+C1\+Polarity\+Config}}
\index{T\+I\+M\+\_\+\+O\+C1\+Polarity\+Config@{T\+I\+M\+\_\+\+O\+C1\+Polarity\+Config}!Output Compare management functions@{Output Compare management functions}}
\subsubsection{T\+I\+M\+\_\+\+O\+C1\+Polarity\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C1\+Polarity\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+Polarity }\end{DoxyParamCaption})}



Configures the T\+I\+Mx channel 1 polarity. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 except 6 and 7, to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Polarity} & specifies the O\+C1 Polarity This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+Polarity\+\_\+\+High\+: Output Compare active high \item T\+I\+M\+\_\+\+O\+C\+Polarity\+\_\+\+Low\+: Output Compare active low \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1585} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01586 \{
01587   uint16\_t tmpccer = 0;
01588 
01589   \textcolor{comment}{/* Check the parameters */}
01590   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
01591   assert_param(IS_TIM_OC_POLARITY(TIM\_OCPolarity));
01592 
01593   tmpccer = TIMx->CCER;
01594 
01595   \textcolor{comment}{/* Set or Reset the CC1P Bit */}
01596   tmpccer &= (uint16\_t)(~TIM_CCER_CC1P);
01597   tmpccer |= TIM\_OCPolarity;
01598 
01599   \textcolor{comment}{/* Write to TIMx CCER register */}
01600   TIMx->CCER = tmpccer;
01601 \}
\end{DoxyCode}
\mbox{\label{group__TIM__Group2_ga60e6c29ad8f919bef616cf8e3306dd64}} 
\index{Output Compare management functions@{Output Compare management functions}!T\+I\+M\+\_\+\+O\+C1\+Preload\+Config@{T\+I\+M\+\_\+\+O\+C1\+Preload\+Config}}
\index{T\+I\+M\+\_\+\+O\+C1\+Preload\+Config@{T\+I\+M\+\_\+\+O\+C1\+Preload\+Config}!Output Compare management functions@{Output Compare management functions}}
\subsubsection{T\+I\+M\+\_\+\+O\+C1\+Preload\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C1\+Preload\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+Preload }\end{DoxyParamCaption})}



Enables or disables the T\+I\+Mx peripheral Preload register on C\+C\+R1. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 except 6 and 7, to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Preload} & new state of the T\+I\+Mx peripheral Preload register This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+Preload\+\_\+\+Enable \item T\+I\+M\+\_\+\+O\+C\+Preload\+\_\+\+Disable \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1230} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01231 \{
01232   uint16\_t tmpccmr1 = 0;
01233 
01234   \textcolor{comment}{/* Check the parameters */}
01235   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
01236   assert_param(IS_TIM_OCPRELOAD_STATE(TIM\_OCPreload));
01237 
01238   tmpccmr1 = TIMx->CCMR1;
01239 
01240   \textcolor{comment}{/* Reset the OC1PE Bit */}
01241   tmpccmr1 &= (uint16\_t)(~TIM_CCMR1_OC1PE);
01242 
01243   \textcolor{comment}{/* Enable or Disable the Output Compare Preload feature */}
01244   tmpccmr1 |= TIM\_OCPreload;
01245 
01246   \textcolor{comment}{/* Write to TIMx CCMR1 register */}
01247   TIMx->CCMR1 = tmpccmr1;
01248 \}
\end{DoxyCode}
\mbox{\label{group__TIM__Group2_ga413359c87f46c69f1ffe2dc8fb3a65e7}} 
\index{Output Compare management functions@{Output Compare management functions}!T\+I\+M\+\_\+\+O\+C2\+Fast\+Config@{T\+I\+M\+\_\+\+O\+C2\+Fast\+Config}}
\index{T\+I\+M\+\_\+\+O\+C2\+Fast\+Config@{T\+I\+M\+\_\+\+O\+C2\+Fast\+Config}!Output Compare management functions@{Output Compare management functions}}
\subsubsection{T\+I\+M\+\_\+\+O\+C2\+Fast\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C2\+Fast\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+Fast }\end{DoxyParamCaption})}



Configures the T\+I\+Mx Output Compare 2 Fast feature. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Fast} & new state of the Output Compare Fast Enable Bit. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+Fast\+\_\+\+Enable\+: T\+IM output compare fast enable \item T\+I\+M\+\_\+\+O\+C\+Fast\+\_\+\+Disable\+: T\+IM output compare fast disable \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1378} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01379 \{
01380   uint16\_t tmpccmr1 = 0;
01381 
01382   \textcolor{comment}{/* Check the parameters */}
01383   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
01384   assert_param(IS_TIM_OCFAST_STATE(TIM\_OCFast));
01385 
01386   \textcolor{comment}{/* Get the TIMx CCMR1 register value */}
01387   tmpccmr1 = TIMx->CCMR1;
01388 
01389   \textcolor{comment}{/* Reset the OC2FE Bit */}
01390   tmpccmr1 &= (uint16\_t)(~TIM_CCMR1_OC2FE);
01391 
01392   \textcolor{comment}{/* Enable or Disable the Output Compare Fast Bit */}
01393   tmpccmr1 |= (uint16\_t)(TIM\_OCFast << 8);
01394 
01395   \textcolor{comment}{/* Write to TIMx CCMR1 */}
01396   TIMx->CCMR1 = tmpccmr1;
01397 \}
\end{DoxyCode}
\mbox{\label{group__TIM__Group2_ga2017455121d910d6ff63ac6f219842c5}} 
\index{Output Compare management functions@{Output Compare management functions}!T\+I\+M\+\_\+\+O\+C2\+Init@{T\+I\+M\+\_\+\+O\+C2\+Init}}
\index{T\+I\+M\+\_\+\+O\+C2\+Init@{T\+I\+M\+\_\+\+O\+C2\+Init}!Output Compare management functions@{Output Compare management functions}}
\subsubsection{T\+I\+M\+\_\+\+O\+C2\+Init()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C2\+Init (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{\textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def} $\ast$}]{T\+I\+M\+\_\+\+O\+C\+Init\+Struct }\end{DoxyParamCaption})}



Initializes the T\+I\+Mx Channel2 according to the specified parameters in the T\+I\+M\+\_\+\+O\+C\+Init\+Struct. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Init\+Struct} & pointer to a \doxyref{T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def}{p.}{structTIM__OCInitTypeDef} structure that contains the configuration information for the specified T\+IM peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 746} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



References \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+Idle\+State}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+Mode}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+N\+Idle\+State}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+N\+Polarity}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+Polarity}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+Output\+N\+State}, and \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+Output\+State}.


\begin{DoxyCode}
00747 \{
00748   uint16\_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
00749    
00750   \textcolor{comment}{/* Check the parameters */}
00751   assert_param(IS_TIM_LIST2_PERIPH(TIMx)); 
00752   assert_param(IS_TIM_OC_MODE(TIM\_OCInitStruct->TIM_OCMode));
00753   assert_param(IS_TIM_OUTPUT_STATE(TIM\_OCInitStruct->TIM_OutputState));
00754   assert_param(IS_TIM_OC_POLARITY(TIM\_OCInitStruct->TIM_OCPolarity));   
00755 
00756   \textcolor{comment}{/* Disable the Channel 2: Reset the CC2E Bit */}
00757   TIMx->CCER &= (uint16\_t)~TIM_CCER_CC2E;
00758   
00759   \textcolor{comment}{/* Get the TIMx CCER register value */}  
00760   tmpccer = TIMx->CCER;
00761   \textcolor{comment}{/* Get the TIMx CR2 register value */}
00762   tmpcr2 =  TIMx->CR2;
00763   
00764   \textcolor{comment}{/* Get the TIMx CCMR1 register value */}
00765   tmpccmrx = TIMx->CCMR1;
00766     
00767   \textcolor{comment}{/* Reset the Output Compare mode and Capture/Compare selection Bits */}
00768   tmpccmrx &= (uint16\_t)~TIM_CCMR1_OC2M;
00769   tmpccmrx &= (uint16\_t)~TIM_CCMR1_CC2S;
00770   
00771   \textcolor{comment}{/* Select the Output Compare Mode */}
00772   tmpccmrx |= (uint16\_t)(TIM\_OCInitStruct->TIM_OCMode << 8);
00773   
00774   \textcolor{comment}{/* Reset the Output Polarity level */}
00775   tmpccer &= (uint16\_t)~TIM_CCER_CC2P;
00776   \textcolor{comment}{/* Set the Output Compare Polarity */}
00777   tmpccer |= (uint16\_t)(TIM\_OCInitStruct->TIM_OCPolarity << 4);
00778   
00779   \textcolor{comment}{/* Set the Output State */}
00780   tmpccer |= (uint16\_t)(TIM\_OCInitStruct->TIM_OutputState << 4);
00781     
00782   \textcolor{keywordflow}{if}((TIMx == TIM1) || (TIMx == TIM8))
00783   \{
00784     assert_param(IS_TIM_OUTPUTN_STATE(TIM\_OCInitStruct->TIM_OutputNState));
00785     assert_param(IS_TIM_OCN_POLARITY(TIM\_OCInitStruct->TIM_OCNPolarity));
00786     assert_param(IS_TIM_OCNIDLE_STATE(TIM\_OCInitStruct->TIM_OCNIdleState));
00787     assert_param(IS_TIM_OCIDLE_STATE(TIM\_OCInitStruct->TIM_OCIdleState));
00788     
00789     \textcolor{comment}{/* Reset the Output N Polarity level */}
00790     tmpccer &= (uint16\_t)~TIM_CCER_CC2NP;
00791     \textcolor{comment}{/* Set the Output N Polarity */}
00792     tmpccer |= (uint16\_t)(TIM\_OCInitStruct->TIM_OCNPolarity << 4);
00793     \textcolor{comment}{/* Reset the Output N State */}
00794     tmpccer &= (uint16\_t)~TIM_CCER_CC2NE;
00795     
00796     \textcolor{comment}{/* Set the Output N State */}
00797     tmpccer |= (uint16\_t)(TIM\_OCInitStruct->TIM_OutputNState << 4);
00798     \textcolor{comment}{/* Reset the Output Compare and Output Compare N IDLE State */}
00799     tmpcr2 &= (uint16\_t)~TIM_CR2_OIS2;
00800     tmpcr2 &= (uint16\_t)~TIM_CR2_OIS2N;
00801     \textcolor{comment}{/* Set the Output Idle state */}
00802     tmpcr2 |= (uint16\_t)(TIM\_OCInitStruct->TIM_OCIdleState << 2);
00803     \textcolor{comment}{/* Set the Output N Idle state */}
00804     tmpcr2 |= (uint16\_t)(TIM\_OCInitStruct->TIM_OCNIdleState << 2);
00805   \}
00806   \textcolor{comment}{/* Write to TIMx CR2 */}
00807   TIMx->CR2 = tmpcr2;
00808   
00809   \textcolor{comment}{/* Write to TIMx CCMR1 */}
00810   TIMx->CCMR1 = tmpccmrx;
00811   
00812   \textcolor{comment}{/* Set the Capture Compare Register value */}
00813   TIMx->CCR2 = TIM\_OCInitStruct->TIM_Pulse;
00814   
00815   \textcolor{comment}{/* Write to TIMx CCER */}
00816   TIMx->CCER = tmpccer;
00817 \}
\end{DoxyCode}
\mbox{\label{group__TIM__Group2_ga2fa6ea3a89f446b52b4e699272b70cad}} 
\index{Output Compare management functions@{Output Compare management functions}!T\+I\+M\+\_\+\+O\+C2\+N\+Polarity\+Config@{T\+I\+M\+\_\+\+O\+C2\+N\+Polarity\+Config}}
\index{T\+I\+M\+\_\+\+O\+C2\+N\+Polarity\+Config@{T\+I\+M\+\_\+\+O\+C2\+N\+Polarity\+Config}!Output Compare management functions@{Output Compare management functions}}
\subsubsection{T\+I\+M\+\_\+\+O\+C2\+N\+Polarity\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C2\+N\+Polarity\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+N\+Polarity }\end{DoxyParamCaption})}



Configures the T\+I\+Mx Channel 2N polarity. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+N\+Polarity} & specifies the O\+C2N Polarity This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+N\+Polarity\+\_\+\+High\+: Output Compare active high \item T\+I\+M\+\_\+\+O\+C\+N\+Polarity\+\_\+\+Low\+: Output Compare active low \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1666} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01667 \{
01668   uint16\_t tmpccer = 0;
01669 
01670   \textcolor{comment}{/* Check the parameters */}
01671   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
01672   assert_param(IS_TIM_OCN_POLARITY(TIM\_OCNPolarity));
01673   
01674   tmpccer = TIMx->CCER;
01675 
01676   \textcolor{comment}{/* Set or Reset the CC2NP Bit */}
01677   tmpccer &= (uint16\_t)~TIM_CCER_CC2NP;
01678   tmpccer |= (uint16\_t)(TIM\_OCNPolarity << 4);
01679 
01680   \textcolor{comment}{/* Write to TIMx CCER register */}
01681   TIMx->CCER = tmpccer;
01682 \}
\end{DoxyCode}
\mbox{\label{group__TIM__Group2_ga6831cacaac1ef50291af94db94450797}} 
\index{Output Compare management functions@{Output Compare management functions}!T\+I\+M\+\_\+\+O\+C2\+Polarity\+Config@{T\+I\+M\+\_\+\+O\+C2\+Polarity\+Config}}
\index{T\+I\+M\+\_\+\+O\+C2\+Polarity\+Config@{T\+I\+M\+\_\+\+O\+C2\+Polarity\+Config}!Output Compare management functions@{Output Compare management functions}}
\subsubsection{T\+I\+M\+\_\+\+O\+C2\+Polarity\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C2\+Polarity\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+Polarity }\end{DoxyParamCaption})}



Configures the T\+I\+Mx channel 2 polarity. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Polarity} & specifies the O\+C2 Polarity This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+Polarity\+\_\+\+High\+: Output Compare active high \item T\+I\+M\+\_\+\+O\+C\+Polarity\+\_\+\+Low\+: Output Compare active low \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1639} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01640 \{
01641   uint16\_t tmpccer = 0;
01642 
01643   \textcolor{comment}{/* Check the parameters */}
01644   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
01645   assert_param(IS_TIM_OC_POLARITY(TIM\_OCPolarity));
01646 
01647   tmpccer = TIMx->CCER;
01648 
01649   \textcolor{comment}{/* Set or Reset the CC2P Bit */}
01650   tmpccer &= (uint16\_t)(~TIM_CCER_CC2P);
01651   tmpccer |= (uint16\_t)(TIM\_OCPolarity << 4);
01652 
01653   \textcolor{comment}{/* Write to TIMx CCER register */}
01654   TIMx->CCER = tmpccer;
01655 \}
\end{DoxyCode}
\mbox{\label{group__TIM__Group2_ga75b4614c6dd2cd52f2c5becdb6590c10}} 
\index{Output Compare management functions@{Output Compare management functions}!T\+I\+M\+\_\+\+O\+C2\+Preload\+Config@{T\+I\+M\+\_\+\+O\+C2\+Preload\+Config}}
\index{T\+I\+M\+\_\+\+O\+C2\+Preload\+Config@{T\+I\+M\+\_\+\+O\+C2\+Preload\+Config}!Output Compare management functions@{Output Compare management functions}}
\subsubsection{T\+I\+M\+\_\+\+O\+C2\+Preload\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C2\+Preload\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+Preload }\end{DoxyParamCaption})}



Enables or disables the T\+I\+Mx peripheral Preload register on C\+C\+R2. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Preload} & new state of the T\+I\+Mx peripheral Preload register This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+Preload\+\_\+\+Enable \item T\+I\+M\+\_\+\+O\+C\+Preload\+\_\+\+Disable \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1260} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01261 \{
01262   uint16\_t tmpccmr1 = 0;
01263 
01264   \textcolor{comment}{/* Check the parameters */}
01265   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
01266   assert_param(IS_TIM_OCPRELOAD_STATE(TIM\_OCPreload));
01267 
01268   tmpccmr1 = TIMx->CCMR1;
01269 
01270   \textcolor{comment}{/* Reset the OC2PE Bit */}
01271   tmpccmr1 &= (uint16\_t)(~TIM_CCMR1_OC2PE);
01272 
01273   \textcolor{comment}{/* Enable or Disable the Output Compare Preload feature */}
01274   tmpccmr1 |= (uint16\_t)(TIM\_OCPreload << 8);
01275 
01276   \textcolor{comment}{/* Write to TIMx CCMR1 register */}
01277   TIMx->CCMR1 = tmpccmr1;
01278 \}
\end{DoxyCode}
\mbox{\label{group__TIM__Group2_gab2f3698e6e56bd9b0a4be7056ba789e1}} 
\index{Output Compare management functions@{Output Compare management functions}!T\+I\+M\+\_\+\+O\+C3\+Fast\+Config@{T\+I\+M\+\_\+\+O\+C3\+Fast\+Config}}
\index{T\+I\+M\+\_\+\+O\+C3\+Fast\+Config@{T\+I\+M\+\_\+\+O\+C3\+Fast\+Config}!Output Compare management functions@{Output Compare management functions}}
\subsubsection{T\+I\+M\+\_\+\+O\+C3\+Fast\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C3\+Fast\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+Fast }\end{DoxyParamCaption})}



Configures the T\+I\+Mx Output Compare 3 Fast feature. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Fast} & new state of the Output Compare Fast Enable Bit. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+Fast\+\_\+\+Enable\+: T\+IM output compare fast enable \item T\+I\+M\+\_\+\+O\+C\+Fast\+\_\+\+Disable\+: T\+IM output compare fast disable \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1408} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01409 \{
01410   uint16\_t tmpccmr2 = 0;
01411   
01412   \textcolor{comment}{/* Check the parameters */}
01413   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
01414   assert_param(IS_TIM_OCFAST_STATE(TIM\_OCFast));
01415 
01416   \textcolor{comment}{/* Get the TIMx CCMR2 register value */}
01417   tmpccmr2 = TIMx->CCMR2;
01418 
01419   \textcolor{comment}{/* Reset the OC3FE Bit */}
01420   tmpccmr2 &= (uint16\_t)~TIM_CCMR2_OC3FE;
01421 
01422   \textcolor{comment}{/* Enable or Disable the Output Compare Fast Bit */}
01423   tmpccmr2 |= TIM\_OCFast;
01424 
01425   \textcolor{comment}{/* Write to TIMx CCMR2 */}
01426   TIMx->CCMR2 = tmpccmr2;
01427 \}
\end{DoxyCode}
\mbox{\label{group__TIM__Group2_ga90d4a358d4e6d4c5ed17dc1d6beb5f30}} 
\index{Output Compare management functions@{Output Compare management functions}!T\+I\+M\+\_\+\+O\+C3\+Init@{T\+I\+M\+\_\+\+O\+C3\+Init}}
\index{T\+I\+M\+\_\+\+O\+C3\+Init@{T\+I\+M\+\_\+\+O\+C3\+Init}!Output Compare management functions@{Output Compare management functions}}
\subsubsection{T\+I\+M\+\_\+\+O\+C3\+Init()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C3\+Init (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{\textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def} $\ast$}]{T\+I\+M\+\_\+\+O\+C\+Init\+Struct }\end{DoxyParamCaption})}



Initializes the T\+I\+Mx Channel3 according to the specified parameters in the T\+I\+M\+\_\+\+O\+C\+Init\+Struct. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Init\+Struct} & pointer to a \doxyref{T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def}{p.}{structTIM__OCInitTypeDef} structure that contains the configuration information for the specified T\+IM peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 827} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



References \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+Idle\+State}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+Mode}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+N\+Idle\+State}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+N\+Polarity}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+Polarity}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+Output\+N\+State}, and \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+Output\+State}.


\begin{DoxyCode}
00828 \{
00829   uint16\_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
00830    
00831   \textcolor{comment}{/* Check the parameters */}
00832   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
00833   assert_param(IS_TIM_OC_MODE(TIM\_OCInitStruct->TIM_OCMode));
00834   assert_param(IS_TIM_OUTPUT_STATE(TIM\_OCInitStruct->TIM_OutputState));
00835   assert_param(IS_TIM_OC_POLARITY(TIM\_OCInitStruct->TIM_OCPolarity));   
00836 
00837   \textcolor{comment}{/* Disable the Channel 3: Reset the CC2E Bit */}
00838   TIMx->CCER &= (uint16\_t)~TIM_CCER_CC3E;
00839   
00840   \textcolor{comment}{/* Get the TIMx CCER register value */}
00841   tmpccer = TIMx->CCER;
00842   \textcolor{comment}{/* Get the TIMx CR2 register value */}
00843   tmpcr2 =  TIMx->CR2;
00844   
00845   \textcolor{comment}{/* Get the TIMx CCMR2 register value */}
00846   tmpccmrx = TIMx->CCMR2;
00847     
00848   \textcolor{comment}{/* Reset the Output Compare mode and Capture/Compare selection Bits */}
00849   tmpccmrx &= (uint16\_t)~TIM_CCMR2_OC3M;
00850   tmpccmrx &= (uint16\_t)~TIM_CCMR2_CC3S;  
00851   \textcolor{comment}{/* Select the Output Compare Mode */}
00852   tmpccmrx |= TIM\_OCInitStruct->TIM_OCMode;
00853   
00854   \textcolor{comment}{/* Reset the Output Polarity level */}
00855   tmpccer &= (uint16\_t)~TIM_CCER_CC3P;
00856   \textcolor{comment}{/* Set the Output Compare Polarity */}
00857   tmpccer |= (uint16\_t)(TIM\_OCInitStruct->TIM_OCPolarity << 8);
00858   
00859   \textcolor{comment}{/* Set the Output State */}
00860   tmpccer |= (uint16\_t)(TIM\_OCInitStruct->TIM_OutputState << 8);
00861     
00862   \textcolor{keywordflow}{if}((TIMx == TIM1) || (TIMx == TIM8))
00863   \{
00864     assert_param(IS_TIM_OUTPUTN_STATE(TIM\_OCInitStruct->TIM_OutputNState));
00865     assert_param(IS_TIM_OCN_POLARITY(TIM\_OCInitStruct->TIM_OCNPolarity));
00866     assert_param(IS_TIM_OCNIDLE_STATE(TIM\_OCInitStruct->TIM_OCNIdleState));
00867     assert_param(IS_TIM_OCIDLE_STATE(TIM\_OCInitStruct->TIM_OCIdleState));
00868     
00869     \textcolor{comment}{/* Reset the Output N Polarity level */}
00870     tmpccer &= (uint16\_t)~TIM_CCER_CC3NP;
00871     \textcolor{comment}{/* Set the Output N Polarity */}
00872     tmpccer |= (uint16\_t)(TIM\_OCInitStruct->TIM_OCNPolarity << 8);
00873     \textcolor{comment}{/* Reset the Output N State */}
00874     tmpccer &= (uint16\_t)~TIM_CCER_CC3NE;
00875     
00876     \textcolor{comment}{/* Set the Output N State */}
00877     tmpccer |= (uint16\_t)(TIM\_OCInitStruct->TIM_OutputNState << 8);
00878     \textcolor{comment}{/* Reset the Output Compare and Output Compare N IDLE State */}
00879     tmpcr2 &= (uint16\_t)~TIM_CR2_OIS3;
00880     tmpcr2 &= (uint16\_t)~TIM_CR2_OIS3N;
00881     \textcolor{comment}{/* Set the Output Idle state */}
00882     tmpcr2 |= (uint16\_t)(TIM\_OCInitStruct->TIM_OCIdleState << 4);
00883     \textcolor{comment}{/* Set the Output N Idle state */}
00884     tmpcr2 |= (uint16\_t)(TIM\_OCInitStruct->TIM_OCNIdleState << 4);
00885   \}
00886   \textcolor{comment}{/* Write to TIMx CR2 */}
00887   TIMx->CR2 = tmpcr2;
00888   
00889   \textcolor{comment}{/* Write to TIMx CCMR2 */}
00890   TIMx->CCMR2 = tmpccmrx;
00891   
00892   \textcolor{comment}{/* Set the Capture Compare Register value */}
00893   TIMx->CCR3 = TIM\_OCInitStruct->TIM_Pulse;
00894   
00895   \textcolor{comment}{/* Write to TIMx CCER */}
00896   TIMx->CCER = tmpccer;
00897 \}
\end{DoxyCode}
\mbox{\label{group__TIM__Group2_gac710acc5b682e892584fc6f089f61dc2}} 
\index{Output Compare management functions@{Output Compare management functions}!T\+I\+M\+\_\+\+O\+C3\+N\+Polarity\+Config@{T\+I\+M\+\_\+\+O\+C3\+N\+Polarity\+Config}}
\index{T\+I\+M\+\_\+\+O\+C3\+N\+Polarity\+Config@{T\+I\+M\+\_\+\+O\+C3\+N\+Polarity\+Config}!Output Compare management functions@{Output Compare management functions}}
\subsubsection{T\+I\+M\+\_\+\+O\+C3\+N\+Polarity\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C3\+N\+Polarity\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+N\+Polarity }\end{DoxyParamCaption})}



Configures the T\+I\+Mx Channel 3N polarity. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+N\+Polarity} & specifies the O\+C3N Polarity This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+N\+Polarity\+\_\+\+High\+: Output Compare active high \item T\+I\+M\+\_\+\+O\+C\+N\+Polarity\+\_\+\+Low\+: Output Compare active low \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1720} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01721 \{
01722   uint16\_t tmpccer = 0;
01723  
01724   \textcolor{comment}{/* Check the parameters */}
01725   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
01726   assert_param(IS_TIM_OCN_POLARITY(TIM\_OCNPolarity));
01727     
01728   tmpccer = TIMx->CCER;
01729 
01730   \textcolor{comment}{/* Set or Reset the CC3NP Bit */}
01731   tmpccer &= (uint16\_t)~TIM_CCER_CC3NP;
01732   tmpccer |= (uint16\_t)(TIM\_OCNPolarity << 8);
01733 
01734   \textcolor{comment}{/* Write to TIMx CCER register */}
01735   TIMx->CCER = tmpccer;
01736 \}
\end{DoxyCode}
\mbox{\label{group__TIM__Group2_ga1ef43b03fe666495e80aac9741ae7ab0}} 
\index{Output Compare management functions@{Output Compare management functions}!T\+I\+M\+\_\+\+O\+C3\+Polarity\+Config@{T\+I\+M\+\_\+\+O\+C3\+Polarity\+Config}}
\index{T\+I\+M\+\_\+\+O\+C3\+Polarity\+Config@{T\+I\+M\+\_\+\+O\+C3\+Polarity\+Config}!Output Compare management functions@{Output Compare management functions}}
\subsubsection{T\+I\+M\+\_\+\+O\+C3\+Polarity\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C3\+Polarity\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+Polarity }\end{DoxyParamCaption})}



Configures the T\+I\+Mx channel 3 polarity. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Polarity} & specifies the O\+C3 Polarity This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+Polarity\+\_\+\+High\+: Output Compare active high \item T\+I\+M\+\_\+\+O\+C\+Polarity\+\_\+\+Low\+: Output Compare active low \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1693} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01694 \{
01695   uint16\_t tmpccer = 0;
01696 
01697   \textcolor{comment}{/* Check the parameters */}
01698   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
01699   assert_param(IS_TIM_OC_POLARITY(TIM\_OCPolarity));
01700 
01701   tmpccer = TIMx->CCER;
01702 
01703   \textcolor{comment}{/* Set or Reset the CC3P Bit */}
01704   tmpccer &= (uint16\_t)~TIM_CCER_CC3P;
01705   tmpccer |= (uint16\_t)(TIM\_OCPolarity << 8);
01706 
01707   \textcolor{comment}{/* Write to TIMx CCER register */}
01708   TIMx->CCER = tmpccer;
01709 \}
\end{DoxyCode}
\mbox{\label{group__TIM__Group2_ga8b2391685a519e60e596b7d596f86f09}} 
\index{Output Compare management functions@{Output Compare management functions}!T\+I\+M\+\_\+\+O\+C3\+Preload\+Config@{T\+I\+M\+\_\+\+O\+C3\+Preload\+Config}}
\index{T\+I\+M\+\_\+\+O\+C3\+Preload\+Config@{T\+I\+M\+\_\+\+O\+C3\+Preload\+Config}!Output Compare management functions@{Output Compare management functions}}
\subsubsection{T\+I\+M\+\_\+\+O\+C3\+Preload\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C3\+Preload\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+Preload }\end{DoxyParamCaption})}



Enables or disables the T\+I\+Mx peripheral Preload register on C\+C\+R3. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Preload} & new state of the T\+I\+Mx peripheral Preload register This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+Preload\+\_\+\+Enable \item T\+I\+M\+\_\+\+O\+C\+Preload\+\_\+\+Disable \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1289} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01290 \{
01291   uint16\_t tmpccmr2 = 0;
01292 
01293   \textcolor{comment}{/* Check the parameters */}
01294   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
01295   assert_param(IS_TIM_OCPRELOAD_STATE(TIM\_OCPreload));
01296 
01297   tmpccmr2 = TIMx->CCMR2;
01298 
01299   \textcolor{comment}{/* Reset the OC3PE Bit */}
01300   tmpccmr2 &= (uint16\_t)(~TIM_CCMR2_OC3PE);
01301 
01302   \textcolor{comment}{/* Enable or Disable the Output Compare Preload feature */}
01303   tmpccmr2 |= TIM\_OCPreload;
01304 
01305   \textcolor{comment}{/* Write to TIMx CCMR2 register */}
01306   TIMx->CCMR2 = tmpccmr2;
01307 \}
\end{DoxyCode}
\mbox{\label{group__TIM__Group2_ga58279a04e8ea5333f1079d3cce8dde12}} 
\index{Output Compare management functions@{Output Compare management functions}!T\+I\+M\+\_\+\+O\+C4\+Fast\+Config@{T\+I\+M\+\_\+\+O\+C4\+Fast\+Config}}
\index{T\+I\+M\+\_\+\+O\+C4\+Fast\+Config@{T\+I\+M\+\_\+\+O\+C4\+Fast\+Config}!Output Compare management functions@{Output Compare management functions}}
\subsubsection{T\+I\+M\+\_\+\+O\+C4\+Fast\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C4\+Fast\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+Fast }\end{DoxyParamCaption})}



Configures the T\+I\+Mx Output Compare 4 Fast feature. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Fast} & new state of the Output Compare Fast Enable Bit. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+Fast\+\_\+\+Enable\+: T\+IM output compare fast enable \item T\+I\+M\+\_\+\+O\+C\+Fast\+\_\+\+Disable\+: T\+IM output compare fast disable \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1438} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01439 \{
01440   uint16\_t tmpccmr2 = 0;
01441 
01442   \textcolor{comment}{/* Check the parameters */}
01443   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
01444   assert_param(IS_TIM_OCFAST_STATE(TIM\_OCFast));
01445 
01446   \textcolor{comment}{/* Get the TIMx CCMR2 register value */}
01447   tmpccmr2 = TIMx->CCMR2;
01448 
01449   \textcolor{comment}{/* Reset the OC4FE Bit */}
01450   tmpccmr2 &= (uint16\_t)(~TIM_CCMR2_OC4FE);
01451 
01452   \textcolor{comment}{/* Enable or Disable the Output Compare Fast Bit */}
01453   tmpccmr2 |= (uint16\_t)(TIM\_OCFast << 8);
01454 
01455   \textcolor{comment}{/* Write to TIMx CCMR2 */}
01456   TIMx->CCMR2 = tmpccmr2;
01457 \}
\end{DoxyCode}
\mbox{\label{group__TIM__Group2_ga64571ebbb58cac39a9e760050175f11c}} 
\index{Output Compare management functions@{Output Compare management functions}!T\+I\+M\+\_\+\+O\+C4\+Init@{T\+I\+M\+\_\+\+O\+C4\+Init}}
\index{T\+I\+M\+\_\+\+O\+C4\+Init@{T\+I\+M\+\_\+\+O\+C4\+Init}!Output Compare management functions@{Output Compare management functions}}
\subsubsection{T\+I\+M\+\_\+\+O\+C4\+Init()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C4\+Init (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{\textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def} $\ast$}]{T\+I\+M\+\_\+\+O\+C\+Init\+Struct }\end{DoxyParamCaption})}



Initializes the T\+I\+Mx Channel4 according to the specified parameters in the T\+I\+M\+\_\+\+O\+C\+Init\+Struct. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Init\+Struct} & pointer to a \doxyref{T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def}{p.}{structTIM__OCInitTypeDef} structure that contains the configuration information for the specified T\+IM peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 907} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



References \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+Idle\+State}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+Mode}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+Polarity}, and \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+Output\+State}.


\begin{DoxyCode}
00908 \{
00909   uint16\_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
00910    
00911   \textcolor{comment}{/* Check the parameters */}
00912   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
00913   assert_param(IS_TIM_OC_MODE(TIM\_OCInitStruct->TIM_OCMode));
00914   assert_param(IS_TIM_OUTPUT_STATE(TIM\_OCInitStruct->TIM_OutputState));
00915   assert_param(IS_TIM_OC_POLARITY(TIM\_OCInitStruct->TIM_OCPolarity));   
00916 
00917   \textcolor{comment}{/* Disable the Channel 4: Reset the CC4E Bit */}
00918   TIMx->CCER &= (uint16\_t)~TIM_CCER_CC4E;
00919   
00920   \textcolor{comment}{/* Get the TIMx CCER register value */}
00921   tmpccer = TIMx->CCER;
00922   \textcolor{comment}{/* Get the TIMx CR2 register value */}
00923   tmpcr2 =  TIMx->CR2;
00924   
00925   \textcolor{comment}{/* Get the TIMx CCMR2 register value */}
00926   tmpccmrx = TIMx->CCMR2;
00927     
00928   \textcolor{comment}{/* Reset the Output Compare mode and Capture/Compare selection Bits */}
00929   tmpccmrx &= (uint16\_t)~TIM_CCMR2_OC4M;
00930   tmpccmrx &= (uint16\_t)~TIM_CCMR2_CC4S;
00931   
00932   \textcolor{comment}{/* Select the Output Compare Mode */}
00933   tmpccmrx |= (uint16\_t)(TIM\_OCInitStruct->TIM_OCMode << 8);
00934   
00935   \textcolor{comment}{/* Reset the Output Polarity level */}
00936   tmpccer &= (uint16\_t)~TIM_CCER_CC4P;
00937   \textcolor{comment}{/* Set the Output Compare Polarity */}
00938   tmpccer |= (uint16\_t)(TIM\_OCInitStruct->TIM_OCPolarity << 12);
00939   
00940   \textcolor{comment}{/* Set the Output State */}
00941   tmpccer |= (uint16\_t)(TIM\_OCInitStruct->TIM_OutputState << 12);
00942   
00943   \textcolor{keywordflow}{if}((TIMx == TIM1) || (TIMx == TIM8))
00944   \{
00945     assert_param(IS_TIM_OCIDLE_STATE(TIM\_OCInitStruct->TIM_OCIdleState));
00946     \textcolor{comment}{/* Reset the Output Compare IDLE State */}
00947     tmpcr2 &=(uint16\_t) ~TIM_CR2_OIS4;
00948     \textcolor{comment}{/* Set the Output Idle state */}
00949     tmpcr2 |= (uint16\_t)(TIM\_OCInitStruct->TIM_OCIdleState << 6);
00950   \}
00951   \textcolor{comment}{/* Write to TIMx CR2 */}
00952   TIMx->CR2 = tmpcr2;
00953   
00954   \textcolor{comment}{/* Write to TIMx CCMR2 */}  
00955   TIMx->CCMR2 = tmpccmrx;
00956     
00957   \textcolor{comment}{/* Set the Capture Compare Register value */}
00958   TIMx->CCR4 = TIM\_OCInitStruct->TIM_Pulse;
00959   
00960   \textcolor{comment}{/* Write to TIMx CCER */}
00961   TIMx->CCER = tmpccer;
00962 \}
\end{DoxyCode}
\mbox{\label{group__TIM__Group2_gad678410f7c7244f83daad93ce9d1056e}} 
\index{Output Compare management functions@{Output Compare management functions}!T\+I\+M\+\_\+\+O\+C4\+Polarity\+Config@{T\+I\+M\+\_\+\+O\+C4\+Polarity\+Config}}
\index{T\+I\+M\+\_\+\+O\+C4\+Polarity\+Config@{T\+I\+M\+\_\+\+O\+C4\+Polarity\+Config}!Output Compare management functions@{Output Compare management functions}}
\subsubsection{T\+I\+M\+\_\+\+O\+C4\+Polarity\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C4\+Polarity\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+Polarity }\end{DoxyParamCaption})}



Configures the T\+I\+Mx channel 4 polarity. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Polarity} & specifies the O\+C4 Polarity This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+Polarity\+\_\+\+High\+: Output Compare active high \item T\+I\+M\+\_\+\+O\+C\+Polarity\+\_\+\+Low\+: Output Compare active low \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1747} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01748 \{
01749   uint16\_t tmpccer = 0;
01750 
01751   \textcolor{comment}{/* Check the parameters */}
01752   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
01753   assert_param(IS_TIM_OC_POLARITY(TIM\_OCPolarity));
01754 
01755   tmpccer = TIMx->CCER;
01756 
01757   \textcolor{comment}{/* Set or Reset the CC4P Bit */}
01758   tmpccer &= (uint16\_t)~TIM_CCER_CC4P;
01759   tmpccer |= (uint16\_t)(TIM\_OCPolarity << 12);
01760 
01761   \textcolor{comment}{/* Write to TIMx CCER register */}
01762   TIMx->CCER = tmpccer;
01763 \}
\end{DoxyCode}
\mbox{\label{group__TIM__Group2_ga8bf4dfb35ff0c7b494dd96579f50b1ec}} 
\index{Output Compare management functions@{Output Compare management functions}!T\+I\+M\+\_\+\+O\+C4\+Preload\+Config@{T\+I\+M\+\_\+\+O\+C4\+Preload\+Config}}
\index{T\+I\+M\+\_\+\+O\+C4\+Preload\+Config@{T\+I\+M\+\_\+\+O\+C4\+Preload\+Config}!Output Compare management functions@{Output Compare management functions}}
\subsubsection{T\+I\+M\+\_\+\+O\+C4\+Preload\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C4\+Preload\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+Preload }\end{DoxyParamCaption})}



Enables or disables the T\+I\+Mx peripheral Preload register on C\+C\+R4. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Preload} & new state of the T\+I\+Mx peripheral Preload register This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+Preload\+\_\+\+Enable \item T\+I\+M\+\_\+\+O\+C\+Preload\+\_\+\+Disable \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1318} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01319 \{
01320   uint16\_t tmpccmr2 = 0;
01321 
01322   \textcolor{comment}{/* Check the parameters */}
01323   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
01324   assert_param(IS_TIM_OCPRELOAD_STATE(TIM\_OCPreload));
01325 
01326   tmpccmr2 = TIMx->CCMR2;
01327 
01328   \textcolor{comment}{/* Reset the OC4PE Bit */}
01329   tmpccmr2 &= (uint16\_t)(~TIM_CCMR2_OC4PE);
01330 
01331   \textcolor{comment}{/* Enable or Disable the Output Compare Preload feature */}
01332   tmpccmr2 |= (uint16\_t)(TIM\_OCPreload << 8);
01333 
01334   \textcolor{comment}{/* Write to TIMx CCMR2 register */}
01335   TIMx->CCMR2 = tmpccmr2;
01336 \}
\end{DoxyCode}
\mbox{\label{group__TIM__Group2_ga394683c78ae02837882e36014e11643e}} 
\index{Output Compare management functions@{Output Compare management functions}!T\+I\+M\+\_\+\+O\+C\+Struct\+Init@{T\+I\+M\+\_\+\+O\+C\+Struct\+Init}}
\index{T\+I\+M\+\_\+\+O\+C\+Struct\+Init@{T\+I\+M\+\_\+\+O\+C\+Struct\+Init}!Output Compare management functions@{Output Compare management functions}}
\subsubsection{T\+I\+M\+\_\+\+O\+C\+Struct\+Init()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C\+Struct\+Init (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def} $\ast$}]{T\+I\+M\+\_\+\+O\+C\+Init\+Struct }\end{DoxyParamCaption})}



Fills each T\+I\+M\+\_\+\+O\+C\+Init\+Struct member with its default value. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+M\+\_\+\+O\+C\+Init\+Struct} & pointer to a \doxyref{T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def}{p.}{structTIM__OCInitTypeDef} structure which will be initialized. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 970} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



References \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+Idle\+State}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+Mode}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+N\+Idle\+State}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+N\+Polarity}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+Polarity}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+Output\+N\+State}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+Output\+State}, and \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+Pulse}.


\begin{DoxyCode}
00971 \{
00972   \textcolor{comment}{/* Set the default configuration */}
00973   TIM\_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
00974   TIM\_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
00975   TIM\_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
00976   TIM\_OCInitStruct->TIM_Pulse = 0x00000000;
00977   TIM\_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
00978   TIM\_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
00979   TIM\_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
00980   TIM\_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
00981 \}
\end{DoxyCode}
\mbox{\label{group__TIM__Group2_ga83ea0af5a7c1af521236ce5e4d2c42b0}} 
\index{Output Compare management functions@{Output Compare management functions}!T\+I\+M\+\_\+\+Select\+O\+CxM@{T\+I\+M\+\_\+\+Select\+O\+CxM}}
\index{T\+I\+M\+\_\+\+Select\+O\+CxM@{T\+I\+M\+\_\+\+Select\+O\+CxM}!Output Compare management functions@{Output Compare management functions}}
\subsubsection{T\+I\+M\+\_\+\+Select\+O\+Cx\+M()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Select\+O\+CxM (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+Channel,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+Mode }\end{DoxyParamCaption})}



Selects the T\+IM Output Compare Mode. 

\begin{DoxyNote}{Note}
This function disables the selected channel before changing the Output Compare Mode. If needed, user has to enable this channel using \doxyref{T\+I\+M\+\_\+\+C\+Cx\+Cmd()}{p.}{group__TIM__Group2_ga3ecc4647d9ede261beb5e0535cf29ebb} and \doxyref{T\+I\+M\+\_\+\+C\+Cx\+N\+Cmd()}{p.}{group__TIM__Group2_ga304ff7c8a1615498da749bf2507e9f2b} functions. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 except 6 and 7, to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+Channel} & specifies the T\+IM Channel This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+Channel\+\_\+1\+: T\+IM Channel 1 \item T\+I\+M\+\_\+\+Channel\+\_\+2\+: T\+IM Channel 2 \item T\+I\+M\+\_\+\+Channel\+\_\+3\+: T\+IM Channel 3 \item T\+I\+M\+\_\+\+Channel\+\_\+4\+: T\+IM Channel 4 \end{DoxyItemize}
\\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Mode} & specifies the T\+IM Output Compare Mode. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+Mode\+\_\+\+Timing \item T\+I\+M\+\_\+\+O\+C\+Mode\+\_\+\+Active \item T\+I\+M\+\_\+\+O\+C\+Mode\+\_\+\+Toggle \item T\+I\+M\+\_\+\+O\+C\+Mode\+\_\+\+P\+W\+M1 \item T\+I\+M\+\_\+\+O\+C\+Mode\+\_\+\+P\+W\+M2 \item T\+I\+M\+\_\+\+Forced\+Action\+\_\+\+Active \item T\+I\+M\+\_\+\+Forced\+Action\+\_\+\+In\+Active \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1006} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01007 \{
01008   uint32\_t tmp = 0;
01009   uint16\_t tmp1 = 0;
01010 
01011   \textcolor{comment}{/* Check the parameters */}
01012   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
01013   assert_param(IS_TIM_CHANNEL(TIM\_Channel));
01014   assert_param(IS_TIM_OCM(TIM\_OCMode));
01015 
01016   tmp = (uint32\_t) TIMx;
01017   tmp += CCMR_OFFSET;
01018 
01019   tmp1 = CCER_CCE_SET << (uint16\_t)TIM\_Channel;
01020 
01021   \textcolor{comment}{/* Disable the Channel: Reset the CCxE Bit */}
01022   TIMx->CCER &= (uint16\_t) ~tmp1;
01023 
01024   \textcolor{keywordflow}{if}((TIM\_Channel == TIM_Channel_1) ||(TIM\_Channel == TIM_Channel_3))
01025   \{
01026     tmp += (TIM\_Channel>>1);
01027 
01028     \textcolor{comment}{/* Reset the OCxM bits in the CCMRx register */}
01029     *(\_\_IO uint32\_t *) tmp &= CCMR_OC13M_MASK;
01030    
01031     \textcolor{comment}{/* Configure the OCxM bits in the CCMRx register */}
01032     *(\_\_IO uint32\_t *) tmp |= TIM\_OCMode;
01033   \}
01034   \textcolor{keywordflow}{else}
01035   \{
01036     tmp += (uint16\_t)(TIM\_Channel - (uint16\_t)4)>> (uint16\_t)1;
01037 
01038     \textcolor{comment}{/* Reset the OCxM bits in the CCMRx register */}
01039     *(\_\_IO uint32\_t *) tmp &= CCMR_OC24M_MASK;
01040     
01041     \textcolor{comment}{/* Configure the OCxM bits in the CCMRx register */}
01042     *(\_\_IO uint32\_t *) tmp |= (uint16\_t)(TIM\_OCMode << 8);
01043   \}
01044 \}
\end{DoxyCode}
\mbox{\label{group__TIM__Group2_ga48631e66c32bb905946664f4722b2546}} 
\index{Output Compare management functions@{Output Compare management functions}!T\+I\+M\+\_\+\+Set\+Compare1@{T\+I\+M\+\_\+\+Set\+Compare1}}
\index{T\+I\+M\+\_\+\+Set\+Compare1@{T\+I\+M\+\_\+\+Set\+Compare1}!Output Compare management functions@{Output Compare management functions}}
\subsubsection{T\+I\+M\+\_\+\+Set\+Compare1()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Set\+Compare1 (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint32\+\_\+t}]{Compare1 }\end{DoxyParamCaption})}



Sets the T\+I\+Mx Capture Compare1 Register value. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 except 6 and 7, to select the T\+IM peripheral. \\
\hline
{\em Compare1} & specifies the Capture Compare1 register new value. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1052} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01053 \{
01054   \textcolor{comment}{/* Check the parameters */}
01055   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
01056 
01057   \textcolor{comment}{/* Set the Capture Compare1 Register value */}
01058   TIMx->CCR1 = Compare1;
01059 \}
\end{DoxyCode}
\mbox{\label{group__TIM__Group2_ga3de36754f3ba5d46b9ef2bf8e77575c7}} 
\index{Output Compare management functions@{Output Compare management functions}!T\+I\+M\+\_\+\+Set\+Compare2@{T\+I\+M\+\_\+\+Set\+Compare2}}
\index{T\+I\+M\+\_\+\+Set\+Compare2@{T\+I\+M\+\_\+\+Set\+Compare2}!Output Compare management functions@{Output Compare management functions}}
\subsubsection{T\+I\+M\+\_\+\+Set\+Compare2()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Set\+Compare2 (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint32\+\_\+t}]{Compare2 }\end{DoxyParamCaption})}



Sets the T\+I\+Mx Capture Compare2 Register value. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the T\+IM peripheral. \\
\hline
{\em Compare2} & specifies the Capture Compare2 register new value. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1068} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01069 \{
01070   \textcolor{comment}{/* Check the parameters */}
01071   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
01072 
01073   \textcolor{comment}{/* Set the Capture Compare2 Register value */}
01074   TIMx->CCR2 = Compare2;
01075 \}
\end{DoxyCode}
\mbox{\label{group__TIM__Group2_gac372fbbbbc20329802659dd6c6b4e051}} 
\index{Output Compare management functions@{Output Compare management functions}!T\+I\+M\+\_\+\+Set\+Compare3@{T\+I\+M\+\_\+\+Set\+Compare3}}
\index{T\+I\+M\+\_\+\+Set\+Compare3@{T\+I\+M\+\_\+\+Set\+Compare3}!Output Compare management functions@{Output Compare management functions}}
\subsubsection{T\+I\+M\+\_\+\+Set\+Compare3()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Set\+Compare3 (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint32\+\_\+t}]{Compare3 }\end{DoxyParamCaption})}



Sets the T\+I\+Mx Capture Compare3 Register value. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5 or 8 to select the T\+IM peripheral. \\
\hline
{\em Compare3} & specifies the Capture Compare3 register new value. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1083} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01084 \{
01085   \textcolor{comment}{/* Check the parameters */}
01086   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
01087 
01088   \textcolor{comment}{/* Set the Capture Compare3 Register value */}
01089   TIMx->CCR3 = Compare3;
01090 \}
\end{DoxyCode}
\mbox{\label{group__TIM__Group2_ga99ba6c2afa87a239c9d32a49762b4245}} 
\index{Output Compare management functions@{Output Compare management functions}!T\+I\+M\+\_\+\+Set\+Compare4@{T\+I\+M\+\_\+\+Set\+Compare4}}
\index{T\+I\+M\+\_\+\+Set\+Compare4@{T\+I\+M\+\_\+\+Set\+Compare4}!Output Compare management functions@{Output Compare management functions}}
\subsubsection{T\+I\+M\+\_\+\+Set\+Compare4()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Set\+Compare4 (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint32\+\_\+t}]{Compare4 }\end{DoxyParamCaption})}



Sets the T\+I\+Mx Capture Compare4 Register value. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5 or 8 to select the T\+IM peripheral. \\
\hline
{\em Compare4} & specifies the Capture Compare4 register new value. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1098} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01099 \{
01100   \textcolor{comment}{/* Check the parameters */}
01101   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
01102 
01103   \textcolor{comment}{/* Set the Capture Compare4 Register value */}
01104   TIMx->CCR4 = Compare4;
01105 \}
\end{DoxyCode}
