Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Aug 16 10:04:38 2024
| Host         : ykpc running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MemController_timing_summary_routed.rpt -pb MemController_timing_summary_routed.pb -rpx MemController_timing_summary_routed.rpx -warn_on_violation
| Design       : MemController
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    57          
TIMING-18  Warning           Missing input or output delay  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (57)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (146)
5. checking no_input_delay (2)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (57)
-------------------------
 There are 39 register/latch pins with no clock driven by root clock pin: nolabel_line76/clk_rx_uart_out_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: nolabel_line76/clk_tx_uart_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (146)
--------------------------------------------------
 There are 146 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.366        0.000                      0                  445        0.055        0.000                      0                  445        4.500        0.000                       0                   140  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.366        0.000                      0                  445        0.055        0.000                      0                  445        4.500        0.000                       0                   140  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.366ns  (required time - arrival time)
  Source:                 time_out_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_out_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 1.014ns (20.081%)  route 4.036ns (79.919%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.569     5.090    clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  time_out_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.518     5.608 f  time_out_counter_reg[19]/Q
                         net (fo=2, routed)           0.655     6.264    nolabel_line102/time_out_counter[0]_i_2_3[2]
    SLICE_X9Y6           LUT4 (Prop_lut4_I1_O)        0.124     6.388 f  nolabel_line102/time_out_counter[0]_i_4/O
                         net (fo=1, routed)           1.163     7.551    nolabel_line102/time_out_counter[0]_i_4_n_0
    SLICE_X7Y4           LUT6 (Prop_lut6_I1_O)        0.124     7.675 f  nolabel_line102/time_out_counter[0]_i_2/O
                         net (fo=3, routed)           0.739     8.414    nolabel_line102/time_out_counter[0]_i_2_n_0
    SLICE_X8Y0           LUT2 (Prop_lut2_I0_O)        0.124     8.538 f  nolabel_line102/FSM_sequential_state[2]_i_2/O
                         net (fo=4, routed)           0.724     9.262    nolabel_line102/time_out_counter_reg[0]
    SLICE_X7Y3           LUT3 (Prop_lut3_I2_O)        0.124     9.386 r  nolabel_line102/time_out_counter[26]_i_1/O
                         net (fo=26, routed)          0.754    10.140    nolabel_line102_n_21
    SLICE_X8Y5           FDRE                                         r  time_out_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.450    14.791    clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  time_out_counter_reg[13]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y5           FDRE (Setup_fdre_C_R)       -0.524    14.506    time_out_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                         -10.140    
  -------------------------------------------------------------------
                         slack                                  4.366    

Slack (MET) :             4.366ns  (required time - arrival time)
  Source:                 time_out_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_out_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 1.014ns (20.081%)  route 4.036ns (79.919%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.569     5.090    clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  time_out_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.518     5.608 f  time_out_counter_reg[19]/Q
                         net (fo=2, routed)           0.655     6.264    nolabel_line102/time_out_counter[0]_i_2_3[2]
    SLICE_X9Y6           LUT4 (Prop_lut4_I1_O)        0.124     6.388 f  nolabel_line102/time_out_counter[0]_i_4/O
                         net (fo=1, routed)           1.163     7.551    nolabel_line102/time_out_counter[0]_i_4_n_0
    SLICE_X7Y4           LUT6 (Prop_lut6_I1_O)        0.124     7.675 f  nolabel_line102/time_out_counter[0]_i_2/O
                         net (fo=3, routed)           0.739     8.414    nolabel_line102/time_out_counter[0]_i_2_n_0
    SLICE_X8Y0           LUT2 (Prop_lut2_I0_O)        0.124     8.538 f  nolabel_line102/FSM_sequential_state[2]_i_2/O
                         net (fo=4, routed)           0.724     9.262    nolabel_line102/time_out_counter_reg[0]
    SLICE_X7Y3           LUT3 (Prop_lut3_I2_O)        0.124     9.386 r  nolabel_line102/time_out_counter[26]_i_1/O
                         net (fo=26, routed)          0.754    10.140    nolabel_line102_n_21
    SLICE_X8Y5           FDRE                                         r  time_out_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.450    14.791    clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  time_out_counter_reg[14]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y5           FDRE (Setup_fdre_C_R)       -0.524    14.506    time_out_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                         -10.140    
  -------------------------------------------------------------------
                         slack                                  4.366    

Slack (MET) :             4.366ns  (required time - arrival time)
  Source:                 time_out_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_out_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 1.014ns (20.081%)  route 4.036ns (79.919%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.569     5.090    clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  time_out_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.518     5.608 f  time_out_counter_reg[19]/Q
                         net (fo=2, routed)           0.655     6.264    nolabel_line102/time_out_counter[0]_i_2_3[2]
    SLICE_X9Y6           LUT4 (Prop_lut4_I1_O)        0.124     6.388 f  nolabel_line102/time_out_counter[0]_i_4/O
                         net (fo=1, routed)           1.163     7.551    nolabel_line102/time_out_counter[0]_i_4_n_0
    SLICE_X7Y4           LUT6 (Prop_lut6_I1_O)        0.124     7.675 f  nolabel_line102/time_out_counter[0]_i_2/O
                         net (fo=3, routed)           0.739     8.414    nolabel_line102/time_out_counter[0]_i_2_n_0
    SLICE_X8Y0           LUT2 (Prop_lut2_I0_O)        0.124     8.538 f  nolabel_line102/FSM_sequential_state[2]_i_2/O
                         net (fo=4, routed)           0.724     9.262    nolabel_line102/time_out_counter_reg[0]
    SLICE_X7Y3           LUT3 (Prop_lut3_I2_O)        0.124     9.386 r  nolabel_line102/time_out_counter[26]_i_1/O
                         net (fo=26, routed)          0.754    10.140    nolabel_line102_n_21
    SLICE_X8Y5           FDRE                                         r  time_out_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.450    14.791    clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  time_out_counter_reg[15]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y5           FDRE (Setup_fdre_C_R)       -0.524    14.506    time_out_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                         -10.140    
  -------------------------------------------------------------------
                         slack                                  4.366    

Slack (MET) :             4.366ns  (required time - arrival time)
  Source:                 time_out_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_out_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 1.014ns (20.081%)  route 4.036ns (79.919%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.569     5.090    clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  time_out_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.518     5.608 f  time_out_counter_reg[19]/Q
                         net (fo=2, routed)           0.655     6.264    nolabel_line102/time_out_counter[0]_i_2_3[2]
    SLICE_X9Y6           LUT4 (Prop_lut4_I1_O)        0.124     6.388 f  nolabel_line102/time_out_counter[0]_i_4/O
                         net (fo=1, routed)           1.163     7.551    nolabel_line102/time_out_counter[0]_i_4_n_0
    SLICE_X7Y4           LUT6 (Prop_lut6_I1_O)        0.124     7.675 f  nolabel_line102/time_out_counter[0]_i_2/O
                         net (fo=3, routed)           0.739     8.414    nolabel_line102/time_out_counter[0]_i_2_n_0
    SLICE_X8Y0           LUT2 (Prop_lut2_I0_O)        0.124     8.538 f  nolabel_line102/FSM_sequential_state[2]_i_2/O
                         net (fo=4, routed)           0.724     9.262    nolabel_line102/time_out_counter_reg[0]
    SLICE_X7Y3           LUT3 (Prop_lut3_I2_O)        0.124     9.386 r  nolabel_line102/time_out_counter[26]_i_1/O
                         net (fo=26, routed)          0.754    10.140    nolabel_line102_n_21
    SLICE_X8Y5           FDRE                                         r  time_out_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.450    14.791    clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  time_out_counter_reg[16]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y5           FDRE (Setup_fdre_C_R)       -0.524    14.506    time_out_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                         -10.140    
  -------------------------------------------------------------------
                         slack                                  4.366    

Slack (MET) :             4.371ns  (required time - arrival time)
  Source:                 time_out_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_out_counter_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 1.010ns (19.341%)  route 4.212ns (80.659%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.569     5.090    clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  time_out_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.518     5.608 f  time_out_counter_reg[19]/Q
                         net (fo=2, routed)           0.655     6.264    nolabel_line102/time_out_counter[0]_i_2_3[2]
    SLICE_X9Y6           LUT4 (Prop_lut4_I1_O)        0.124     6.388 f  nolabel_line102/time_out_counter[0]_i_4/O
                         net (fo=1, routed)           1.163     7.551    nolabel_line102/time_out_counter[0]_i_4_n_0
    SLICE_X7Y4           LUT6 (Prop_lut6_I1_O)        0.124     7.675 f  nolabel_line102/time_out_counter[0]_i_2/O
                         net (fo=3, routed)           0.739     8.414    nolabel_line102/time_out_counter[0]_i_2_n_0
    SLICE_X8Y0           LUT2 (Prop_lut2_I0_O)        0.124     8.538 f  nolabel_line102/FSM_sequential_state[2]_i_2/O
                         net (fo=4, routed)           0.724     9.262    nolabel_line102/time_out_counter_reg[0]
    SLICE_X7Y3           LUT5 (Prop_lut5_I1_O)        0.120     9.382 r  nolabel_line102/time_out_counter[26]_i_2/O
                         net (fo=26, routed)          0.931    10.312    nolabel_line102_n_17
    SLICE_X8Y6           FDRE                                         r  time_out_counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.450    14.791    clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  time_out_counter_reg[17]/C
                         clock pessimism              0.299    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X8Y6           FDRE (Setup_fdre_C_CE)      -0.372    14.683    time_out_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                  4.371    

Slack (MET) :             4.371ns  (required time - arrival time)
  Source:                 time_out_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_out_counter_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 1.010ns (19.341%)  route 4.212ns (80.659%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.569     5.090    clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  time_out_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.518     5.608 f  time_out_counter_reg[19]/Q
                         net (fo=2, routed)           0.655     6.264    nolabel_line102/time_out_counter[0]_i_2_3[2]
    SLICE_X9Y6           LUT4 (Prop_lut4_I1_O)        0.124     6.388 f  nolabel_line102/time_out_counter[0]_i_4/O
                         net (fo=1, routed)           1.163     7.551    nolabel_line102/time_out_counter[0]_i_4_n_0
    SLICE_X7Y4           LUT6 (Prop_lut6_I1_O)        0.124     7.675 f  nolabel_line102/time_out_counter[0]_i_2/O
                         net (fo=3, routed)           0.739     8.414    nolabel_line102/time_out_counter[0]_i_2_n_0
    SLICE_X8Y0           LUT2 (Prop_lut2_I0_O)        0.124     8.538 f  nolabel_line102/FSM_sequential_state[2]_i_2/O
                         net (fo=4, routed)           0.724     9.262    nolabel_line102/time_out_counter_reg[0]
    SLICE_X7Y3           LUT5 (Prop_lut5_I1_O)        0.120     9.382 r  nolabel_line102/time_out_counter[26]_i_2/O
                         net (fo=26, routed)          0.931    10.312    nolabel_line102_n_17
    SLICE_X8Y6           FDRE                                         r  time_out_counter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.450    14.791    clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  time_out_counter_reg[18]/C
                         clock pessimism              0.299    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X8Y6           FDRE (Setup_fdre_C_CE)      -0.372    14.683    time_out_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                  4.371    

Slack (MET) :             4.371ns  (required time - arrival time)
  Source:                 time_out_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_out_counter_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 1.010ns (19.341%)  route 4.212ns (80.659%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.569     5.090    clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  time_out_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.518     5.608 f  time_out_counter_reg[19]/Q
                         net (fo=2, routed)           0.655     6.264    nolabel_line102/time_out_counter[0]_i_2_3[2]
    SLICE_X9Y6           LUT4 (Prop_lut4_I1_O)        0.124     6.388 f  nolabel_line102/time_out_counter[0]_i_4/O
                         net (fo=1, routed)           1.163     7.551    nolabel_line102/time_out_counter[0]_i_4_n_0
    SLICE_X7Y4           LUT6 (Prop_lut6_I1_O)        0.124     7.675 f  nolabel_line102/time_out_counter[0]_i_2/O
                         net (fo=3, routed)           0.739     8.414    nolabel_line102/time_out_counter[0]_i_2_n_0
    SLICE_X8Y0           LUT2 (Prop_lut2_I0_O)        0.124     8.538 f  nolabel_line102/FSM_sequential_state[2]_i_2/O
                         net (fo=4, routed)           0.724     9.262    nolabel_line102/time_out_counter_reg[0]
    SLICE_X7Y3           LUT5 (Prop_lut5_I1_O)        0.120     9.382 r  nolabel_line102/time_out_counter[26]_i_2/O
                         net (fo=26, routed)          0.931    10.312    nolabel_line102_n_17
    SLICE_X8Y6           FDRE                                         r  time_out_counter_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.450    14.791    clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  time_out_counter_reg[19]/C
                         clock pessimism              0.299    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X8Y6           FDRE (Setup_fdre_C_CE)      -0.372    14.683    time_out_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                  4.371    

Slack (MET) :             4.371ns  (required time - arrival time)
  Source:                 time_out_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_out_counter_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 1.010ns (19.341%)  route 4.212ns (80.659%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.569     5.090    clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  time_out_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.518     5.608 f  time_out_counter_reg[19]/Q
                         net (fo=2, routed)           0.655     6.264    nolabel_line102/time_out_counter[0]_i_2_3[2]
    SLICE_X9Y6           LUT4 (Prop_lut4_I1_O)        0.124     6.388 f  nolabel_line102/time_out_counter[0]_i_4/O
                         net (fo=1, routed)           1.163     7.551    nolabel_line102/time_out_counter[0]_i_4_n_0
    SLICE_X7Y4           LUT6 (Prop_lut6_I1_O)        0.124     7.675 f  nolabel_line102/time_out_counter[0]_i_2/O
                         net (fo=3, routed)           0.739     8.414    nolabel_line102/time_out_counter[0]_i_2_n_0
    SLICE_X8Y0           LUT2 (Prop_lut2_I0_O)        0.124     8.538 f  nolabel_line102/FSM_sequential_state[2]_i_2/O
                         net (fo=4, routed)           0.724     9.262    nolabel_line102/time_out_counter_reg[0]
    SLICE_X7Y3           LUT5 (Prop_lut5_I1_O)        0.120     9.382 r  nolabel_line102/time_out_counter[26]_i_2/O
                         net (fo=26, routed)          0.931    10.312    nolabel_line102_n_17
    SLICE_X8Y6           FDRE                                         r  time_out_counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.450    14.791    clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  time_out_counter_reg[20]/C
                         clock pessimism              0.299    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X8Y6           FDRE (Setup_fdre_C_CE)      -0.372    14.683    time_out_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                  4.371    

Slack (MET) :             4.382ns  (required time - arrival time)
  Source:                 time_out_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_out_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 1.014ns (20.139%)  route 4.021ns (79.861%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.569     5.090    clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  time_out_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.518     5.608 f  time_out_counter_reg[19]/Q
                         net (fo=2, routed)           0.655     6.264    nolabel_line102/time_out_counter[0]_i_2_3[2]
    SLICE_X9Y6           LUT4 (Prop_lut4_I1_O)        0.124     6.388 f  nolabel_line102/time_out_counter[0]_i_4/O
                         net (fo=1, routed)           1.163     7.551    nolabel_line102/time_out_counter[0]_i_4_n_0
    SLICE_X7Y4           LUT6 (Prop_lut6_I1_O)        0.124     7.675 f  nolabel_line102/time_out_counter[0]_i_2/O
                         net (fo=3, routed)           0.739     8.414    nolabel_line102/time_out_counter[0]_i_2_n_0
    SLICE_X8Y0           LUT2 (Prop_lut2_I0_O)        0.124     8.538 f  nolabel_line102/FSM_sequential_state[2]_i_2/O
                         net (fo=4, routed)           0.724     9.262    nolabel_line102/time_out_counter_reg[0]
    SLICE_X7Y3           LUT3 (Prop_lut3_I2_O)        0.124     9.386 r  nolabel_line102/time_out_counter[26]_i_1/O
                         net (fo=26, routed)          0.740    10.125    nolabel_line102_n_21
    SLICE_X8Y2           FDRE                                         r  time_out_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.451    14.792    clk_IBUF_BUFG
    SLICE_X8Y2           FDRE                                         r  time_out_counter_reg[1]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X8Y2           FDRE (Setup_fdre_C_R)       -0.524    14.507    time_out_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  4.382    

Slack (MET) :             4.382ns  (required time - arrival time)
  Source:                 time_out_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_out_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 1.014ns (20.139%)  route 4.021ns (79.861%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.569     5.090    clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  time_out_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.518     5.608 f  time_out_counter_reg[19]/Q
                         net (fo=2, routed)           0.655     6.264    nolabel_line102/time_out_counter[0]_i_2_3[2]
    SLICE_X9Y6           LUT4 (Prop_lut4_I1_O)        0.124     6.388 f  nolabel_line102/time_out_counter[0]_i_4/O
                         net (fo=1, routed)           1.163     7.551    nolabel_line102/time_out_counter[0]_i_4_n_0
    SLICE_X7Y4           LUT6 (Prop_lut6_I1_O)        0.124     7.675 f  nolabel_line102/time_out_counter[0]_i_2/O
                         net (fo=3, routed)           0.739     8.414    nolabel_line102/time_out_counter[0]_i_2_n_0
    SLICE_X8Y0           LUT2 (Prop_lut2_I0_O)        0.124     8.538 f  nolabel_line102/FSM_sequential_state[2]_i_2/O
                         net (fo=4, routed)           0.724     9.262    nolabel_line102/time_out_counter_reg[0]
    SLICE_X7Y3           LUT3 (Prop_lut3_I2_O)        0.124     9.386 r  nolabel_line102/time_out_counter[26]_i_1/O
                         net (fo=26, routed)          0.740    10.125    nolabel_line102_n_21
    SLICE_X8Y2           FDRE                                         r  time_out_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.451    14.792    clk_IBUF_BUFG
    SLICE_X8Y2           FDRE                                         r  time_out_counter_reg[2]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X8Y2           FDRE (Setup_fdre_C_R)       -0.524    14.507    time_out_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  4.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mem_write_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.613%)  route 0.266ns (65.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X9Y2           FDRE                                         r  mem_write_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141     1.591 r  mem_write_data_reg[2]/Q
                         net (fo=4, routed)           0.266     1.857    memory_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X0Y3          RAMB18E1                                     r  memory_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.877     2.005    memory_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  memory_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.803    memory_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 mem_write_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (38.004%)  route 0.268ns (61.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X8Y1           FDRE                                         r  mem_write_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDRE (Prop_fdre_C_Q)         0.164     1.614 r  mem_write_data_reg[10]/Q
                         net (fo=4, routed)           0.268     1.882    memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[10]
    RAMB18_X0Y2          RAMB18E1                                     r  memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.878     2.006    memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     1.804    memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 mem_write_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.148ns (35.378%)  route 0.270ns (64.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X8Y1           FDRE                                         r  mem_write_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDRE (Prop_fdre_C_Q)         0.148     1.598 r  mem_write_data_reg[9]/Q
                         net (fo=4, routed)           0.270     1.868    memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB18_X0Y2          RAMB18E1                                     r  memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.878     2.006    memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.243     1.751    memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 nolabel_line102/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_write_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.387%)  route 0.068ns (32.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.567     1.450    nolabel_line102/clk_IBUF_BUFG
    SLICE_X9Y1           FDRE                                         r  nolabel_line102/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.141     1.591 r  nolabel_line102/data_out_reg[2]/Q
                         net (fo=3, routed)           0.068     1.659    data_store[2]
    SLICE_X8Y1           FDRE                                         r  mem_write_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.837     1.964    clk_IBUF_BUFG
    SLICE_X8Y1           FDRE                                         r  mem_write_data_reg[10]/C
                         clock pessimism             -0.501     1.463    
    SLICE_X8Y1           FDRE (Hold_fdre_C_D)         0.075     1.538    mem_write_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 mem_write_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.148ns (34.918%)  route 0.276ns (65.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X8Y1           FDRE                                         r  mem_write_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDRE (Prop_fdre_C_Q)         0.148     1.598 r  mem_write_data_reg[8]/Q
                         net (fo=4, routed)           0.276     1.874    memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8]
    RAMB18_X0Y2          RAMB18E1                                     r  memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.878     2.006    memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.243     1.751    memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mem_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.332%)  route 0.237ns (62.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.566     1.449    clk_IBUF_BUFG
    SLICE_X9Y3           FDRE                                         r  mem_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  mem_address_reg[2]/Q
                         net (fo=8, routed)           0.237     1.827    memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y2          RAMB18E1                                     r  memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.878     2.006    memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.691    memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mem_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.332%)  route 0.237ns (62.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.566     1.449    clk_IBUF_BUFG
    SLICE_X9Y3           FDRE                                         r  mem_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  mem_address_reg[2]/Q
                         net (fo=8, routed)           0.237     1.827    memory_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y3          RAMB18E1                                     r  memory_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.878     2.006    memory_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  memory_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.691    memory_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mem_write_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.148ns (33.842%)  route 0.289ns (66.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X8Y1           FDRE                                         r  mem_write_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDRE (Prop_fdre_C_Q)         0.148     1.598 r  mem_write_data_reg[8]/Q
                         net (fo=4, routed)           0.289     1.887    memory_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8]
    RAMB18_X0Y3          RAMB18E1                                     r  memory_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.878     2.006    memory_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  memory_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.243     1.751    memory_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 nolabel_line102/data_reg_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line102/data_reg_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.594     1.477    nolabel_line102/clk_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  nolabel_line102/data_reg_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  nolabel_line102/data_reg_reg[3][2]/Q
                         net (fo=1, routed)           0.057     1.676    nolabel_line102/data_reg_reg[3]_0[2]
    SLICE_X4Y2           LUT4 (Prop_lut4_I3_O)        0.045     1.721 r  nolabel_line102/data_reg[2][2]_i_1/O
                         net (fo=1, routed)           0.000     1.721    nolabel_line102/p_0_in[2]
    SLICE_X4Y2           FDRE                                         r  nolabel_line102/data_reg_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.865     1.992    nolabel_line102/clk_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  nolabel_line102/data_reg_reg[2][2]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X4Y2           FDRE (Hold_fdre_C_D)         0.092     1.582    nolabel_line102/data_reg_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mem_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.179%)  route 0.238ns (62.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.566     1.449    clk_IBUF_BUFG
    SLICE_X9Y3           FDRE                                         r  mem_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  mem_address_reg[2]/Q
                         net (fo=8, routed)           0.238     1.828    memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y2          RAMB18E1                                     r  memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.877     2.005    memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.690    memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    memory_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3    memory_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3    memory_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0    memory_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0    memory_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y1    memory_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y1    memory_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y0     FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y0     FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y0     FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y1    FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y1    FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y0    FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y0    FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y1    enable_get_ram_data_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y1    enable_get_ram_data_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y2    enable_rams_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y2    enable_rams_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y0     FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y0     FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y1    FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y1    FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y0    FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y0    FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y1    enable_get_ram_data_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y1    enable_get_ram_data_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y2    enable_rams_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y2    enable_rams_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           147 Endpoints
Min Delay           147 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line93/tx_out_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            tx_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.326ns  (logic 3.974ns (47.725%)  route 4.353ns (52.275%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDSE                         0.000     0.000 r  nolabel_line93/tx_out_reg/C
    SLICE_X13Y4          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  nolabel_line93/tx_out_reg/Q
                         net (fo=1, routed)           4.353     4.809    tx_out_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     8.326 r  tx_out_OBUF_inst/O
                         net (fo=0)                   0.000     8.326    tx_out
    A18                                                               r  tx_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_in
                            (input port)
  Destination:            nolabel_line85/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.457ns  (logic 1.726ns (26.735%)  route 4.730ns (73.265%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx_in (IN)
                         net (fo=0)                   0.000     0.000    rx_in
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_in_IBUF_inst/O
                         net (fo=27, routed)          3.880     5.337    nolabel_line85/rx_in_IBUF
    SLICE_X2Y3           LUT6 (Prop_lut6_I2_O)        0.124     5.461 r  nolabel_line85/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.850     6.311    nolabel_line85/FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y3           LUT5 (Prop_lut5_I1_O)        0.146     6.457 r  nolabel_line85/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.457    nolabel_line85/FSM_sequential_state[1]_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  nolabel_line85/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_in
                            (input port)
  Destination:            nolabel_line85/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.435ns  (logic 1.704ns (26.485%)  route 4.730ns (73.515%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx_in (IN)
                         net (fo=0)                   0.000     0.000    rx_in
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_in_IBUF_inst/O
                         net (fo=27, routed)          3.880     5.337    nolabel_line85/rx_in_IBUF
    SLICE_X2Y3           LUT6 (Prop_lut6_I2_O)        0.124     5.461 r  nolabel_line85/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.850     6.311    nolabel_line85/FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y3           LUT3 (Prop_lut3_I1_O)        0.124     6.435 r  nolabel_line85/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.435    nolabel_line85/FSM_sequential_state[0]_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  nolabel_line85/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_in
                            (input port)
  Destination:            nolabel_line85/boud_counter_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.081ns  (logic 1.573ns (25.870%)  route 4.508ns (74.130%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx_in (IN)
                         net (fo=0)                   0.000     0.000    rx_in
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_in_IBUF_inst/O
                         net (fo=27, routed)          3.496     4.953    nolabel_line85/rx_in_IBUF
    SLICE_X2Y3           LUT5 (Prop_lut5_I0_O)        0.117     5.070 r  nolabel_line85/boud_counter[15]_i_1/O
                         net (fo=16, routed)          1.012     6.081    nolabel_line85/boud_counter
    SLICE_X2Y0           FDRE                                         r  nolabel_line85/boud_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_in
                            (input port)
  Destination:            nolabel_line85/boud_counter_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.081ns  (logic 1.573ns (25.870%)  route 4.508ns (74.130%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx_in (IN)
                         net (fo=0)                   0.000     0.000    rx_in
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_in_IBUF_inst/O
                         net (fo=27, routed)          3.496     4.953    nolabel_line85/rx_in_IBUF
    SLICE_X2Y3           LUT5 (Prop_lut5_I0_O)        0.117     5.070 r  nolabel_line85/boud_counter[15]_i_1/O
                         net (fo=16, routed)          1.012     6.081    nolabel_line85/boud_counter
    SLICE_X2Y0           FDRE                                         r  nolabel_line85/boud_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_in
                            (input port)
  Destination:            nolabel_line85/boud_counter_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.035ns  (logic 1.573ns (26.068%)  route 4.462ns (73.932%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx_in (IN)
                         net (fo=0)                   0.000     0.000    rx_in
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_in_IBUF_inst/O
                         net (fo=27, routed)          3.496     4.953    nolabel_line85/rx_in_IBUF
    SLICE_X2Y3           LUT5 (Prop_lut5_I0_O)        0.117     5.070 r  nolabel_line85/boud_counter[15]_i_1/O
                         net (fo=16, routed)          0.965     6.035    nolabel_line85/boud_counter
    SLICE_X2Y1           FDRE                                         r  nolabel_line85/boud_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_in
                            (input port)
  Destination:            nolabel_line85/boud_counter_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.035ns  (logic 1.573ns (26.068%)  route 4.462ns (73.932%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx_in (IN)
                         net (fo=0)                   0.000     0.000    rx_in
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_in_IBUF_inst/O
                         net (fo=27, routed)          3.496     4.953    nolabel_line85/rx_in_IBUF
    SLICE_X2Y3           LUT5 (Prop_lut5_I0_O)        0.117     5.070 r  nolabel_line85/boud_counter[15]_i_1/O
                         net (fo=16, routed)          0.965     6.035    nolabel_line85/boud_counter
    SLICE_X2Y1           FDRE                                         r  nolabel_line85/boud_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_in
                            (input port)
  Destination:            nolabel_line85/boud_counter_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.030ns  (logic 1.573ns (26.090%)  route 4.457ns (73.910%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx_in (IN)
                         net (fo=0)                   0.000     0.000    rx_in
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_in_IBUF_inst/O
                         net (fo=27, routed)          3.496     4.953    nolabel_line85/rx_in_IBUF
    SLICE_X2Y3           LUT5 (Prop_lut5_I0_O)        0.117     5.070 r  nolabel_line85/boud_counter[15]_i_1/O
                         net (fo=16, routed)          0.960     6.030    nolabel_line85/boud_counter
    SLICE_X0Y2           FDRE                                         r  nolabel_line85/boud_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_in
                            (input port)
  Destination:            nolabel_line85/boud_counter_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.030ns  (logic 1.573ns (26.090%)  route 4.457ns (73.910%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx_in (IN)
                         net (fo=0)                   0.000     0.000    rx_in
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_in_IBUF_inst/O
                         net (fo=27, routed)          3.496     4.953    nolabel_line85/rx_in_IBUF
    SLICE_X2Y3           LUT5 (Prop_lut5_I0_O)        0.117     5.070 r  nolabel_line85/boud_counter[15]_i_1/O
                         net (fo=16, routed)          0.960     6.030    nolabel_line85/boud_counter
    SLICE_X0Y2           FDRE                                         r  nolabel_line85/boud_counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_in
                            (input port)
  Destination:            nolabel_line85/boud_counter_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.030ns  (logic 1.573ns (26.090%)  route 4.457ns (73.910%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  rx_in (IN)
                         net (fo=0)                   0.000     0.000    rx_in
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rx_in_IBUF_inst/O
                         net (fo=27, routed)          3.496     4.953    nolabel_line85/rx_in_IBUF
    SLICE_X2Y3           LUT5 (Prop_lut5_I0_O)        0.117     5.070 r  nolabel_line85/boud_counter[15]_i_1/O
                         net (fo=16, routed)          0.960     6.030    nolabel_line85/boud_counter
    SLICE_X0Y2           FDRE                                         r  nolabel_line85/boud_counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line85/data_reg_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            nolabel_line85/data_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.939%)  route 0.134ns (51.061%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDSE                         0.000     0.000 r  nolabel_line85/data_reg_reg[4]/C
    SLICE_X3Y2           FDSE (Prop_fdse_C_Q)         0.128     0.128 r  nolabel_line85/data_reg_reg[4]/Q
                         net (fo=2, routed)           0.134     0.262    nolabel_line85/data_reg_reg_n_0_[4]
    SLICE_X3Y0           FDRE                                         r  nolabel_line85/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line85/data_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line85/data_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.128ns (46.701%)  route 0.146ns (53.299%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE                         0.000     0.000 r  nolabel_line85/data_reg_reg[7]/C
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line85/data_reg_reg[7]/Q
                         net (fo=2, routed)           0.146     0.274    nolabel_line85/data_reg_reg_n_0_[7]
    SLICE_X1Y2           FDRE                                         r  nolabel_line85/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line93/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line93/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDRE                         0.000     0.000 r  nolabel_line93/FSM_onehot_state_reg[3]/C
    SLICE_X10Y3          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  nolabel_line93/FSM_onehot_state_reg[3]/Q
                         net (fo=4, routed)           0.124     0.288    nolabel_line93/FSM_onehot_state_reg_n_0_[3]
    SLICE_X10Y3          FDSE                                         r  nolabel_line93/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line85/data_reg_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            nolabel_line85/data_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.128ns (40.283%)  route 0.190ns (59.717%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDSE                         0.000     0.000 r  nolabel_line85/data_reg_reg[6]/C
    SLICE_X3Y2           FDSE (Prop_fdse_C_Q)         0.128     0.128 r  nolabel_line85/data_reg_reg[6]/Q
                         net (fo=2, routed)           0.190     0.318    nolabel_line85/data_reg_reg_n_0_[6]
    SLICE_X3Y0           FDRE                                         r  nolabel_line85/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line85/bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line85/bit_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.428%)  route 0.132ns (41.572%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE                         0.000     0.000 r  nolabel_line85/bit_counter_reg[1]/C
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line85/bit_counter_reg[1]/Q
                         net (fo=4, routed)           0.132     0.273    nolabel_line85/bit_counter_reg_n_0_[1]
    SLICE_X3Y3           LUT6 (Prop_lut6_I1_O)        0.045     0.318 r  nolabel_line85/bit_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     0.318    nolabel_line85/bit_counter[3]_i_2_n_0
    SLICE_X3Y3           FDRE                                         r  nolabel_line85/bit_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line85/data_reg_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            nolabel_line85/data_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.141ns (44.143%)  route 0.178ns (55.857%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDSE                         0.000     0.000 r  nolabel_line85/data_reg_reg[1]/C
    SLICE_X3Y2           FDSE (Prop_fdse_C_Q)         0.141     0.141 r  nolabel_line85/data_reg_reg[1]/Q
                         net (fo=2, routed)           0.178     0.319    nolabel_line85/data_reg_reg_n_0_[1]
    SLICE_X3Y0           FDRE                                         r  nolabel_line85/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line85/data_reg_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            nolabel_line85/data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.756%)  route 0.181ns (56.244%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDSE                         0.000     0.000 r  nolabel_line85/data_reg_reg[3]/C
    SLICE_X3Y2           FDSE (Prop_fdse_C_Q)         0.141     0.141 r  nolabel_line85/data_reg_reg[3]/Q
                         net (fo=2, routed)           0.181     0.322    nolabel_line85/data_reg_reg_n_0_[3]
    SLICE_X3Y0           FDRE                                         r  nolabel_line85/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line85/data_reg_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            nolabel_line85/data_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.644%)  route 0.182ns (56.356%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDSE                         0.000     0.000 r  nolabel_line85/data_reg_reg[5]/C
    SLICE_X3Y2           FDSE (Prop_fdse_C_Q)         0.141     0.141 r  nolabel_line85/data_reg_reg[5]/Q
                         net (fo=2, routed)           0.182     0.323    nolabel_line85/data_reg_reg_n_0_[5]
    SLICE_X3Y0           FDRE                                         r  nolabel_line85/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line85/data_reg_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            nolabel_line85/data_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.637%)  route 0.148ns (44.363%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDSE                         0.000     0.000 r  nolabel_line85/data_reg_reg[1]/C
    SLICE_X3Y2           FDSE (Prop_fdse_C_Q)         0.141     0.141 r  nolabel_line85/data_reg_reg[1]/Q
                         net (fo=2, routed)           0.148     0.289    nolabel_line85/data_reg_reg_n_0_[1]
    SLICE_X3Y2           LUT2 (Prop_lut2_I0_O)        0.045     0.334 r  nolabel_line85/data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.334    nolabel_line85/data_reg[0]_i_1_n_0
    SLICE_X3Y2           FDSE                                         r  nolabel_line85/data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line93/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            nolabel_line93/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.164ns (45.733%)  route 0.195ns (54.267%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDSE                         0.000     0.000 r  nolabel_line93/FSM_onehot_state_reg[0]/C
    SLICE_X10Y3          FDSE (Prop_fdse_C_Q)         0.164     0.164 r  nolabel_line93/FSM_onehot_state_reg[0]/Q
                         net (fo=14, routed)          0.195     0.359    nolabel_line93/FSM_onehot_state_reg_n_0_[0]
    SLICE_X10Y3          FDRE                                         r  nolabel_line93/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.328ns  (logic 3.965ns (54.110%)  route 3.363ns (45.890%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X9Y0           FDRE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.456     5.547 r  FSM_sequential_state_reg[0]/Q
                         net (fo=28, routed)          3.363     8.910    state_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         3.509    12.419 r  state_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.419    state[0]
    V19                                                               r  state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.214ns  (logic 4.027ns (55.819%)  route 3.187ns (44.181%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X10Y1          FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  FSM_sequential_state_reg[1]/Q
                         net (fo=27, routed)          3.187     8.796    state_OBUF[1]
    W18                  OBUF (Prop_obuf_I_O)         3.509    12.305 r  state_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.305    state[1]
    W18                                                               r  state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line102/data_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_ptr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.958ns  (logic 3.986ns (57.285%)  route 2.972ns (42.715%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.635     5.156    nolabel_line102/clk_IBUF_BUFG
    SLICE_X5Y3           FDRE                                         r  nolabel_line102/data_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  nolabel_line102/data_pointer_reg[1]/Q
                         net (fo=9, routed)           2.972     8.584    buffer_ptr_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.114 r  buffer_ptr_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.114    buffer_ptr[1]
    E19                                                               r  buffer_ptr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.794ns  (logic 4.032ns (59.357%)  route 2.761ns (40.643%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X10Y0          FDRE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  FSM_sequential_state_reg[2]/Q
                         net (fo=26, routed)          2.761     8.370    state_OBUF[2]
    U15                  OBUF (Prop_obuf_I_O)         3.514    11.885 r  state_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.885    state[2]
    U15                                                               r  state[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line102/data_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_ptr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.690ns  (logic 3.961ns (69.610%)  route 1.729ns (30.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.635     5.156    nolabel_line102/clk_IBUF_BUFG
    SLICE_X5Y3           FDRE                                         r  nolabel_line102/data_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  nolabel_line102/data_pointer_reg[0]/Q
                         net (fo=9, routed)           1.729     7.341    buffer_ptr_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    10.846 r  buffer_ptr_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.846    buffer_ptr[0]
    U16                                                               r  buffer_ptr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/send_end_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.934ns  (logic 0.704ns (36.394%)  route 1.230ns (63.606%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X13Y2          FDRE                                         r  send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  send_command_reg/Q
                         net (fo=5, routed)           0.932     6.480    nolabel_line93/send_command_reg
    SLICE_X12Y4          LUT6 (Prop_lut6_I1_O)        0.124     6.604 r  nolabel_line93/send_end_i_2/O
                         net (fo=1, routed)           0.298     6.902    nolabel_line93/send_end_i_2_n_0
    SLICE_X14Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.026 r  nolabel_line93/send_end_i_1/O
                         net (fo=1, routed)           0.000     7.026    nolabel_line93/send_end_i_1_n_0
    SLICE_X14Y4          FDRE                                         r  nolabel_line93/send_end_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/FSM_onehot_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.854ns  (logic 0.580ns (31.286%)  route 1.274ns (68.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X13Y2          FDRE                                         r  send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  send_command_reg/Q
                         net (fo=5, routed)           0.792     6.340    nolabel_line93/send_command_reg
    SLICE_X12Y3          LUT5 (Prop_lut5_I1_O)        0.124     6.464 r  nolabel_line93/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.482     6.945    nolabel_line93/FSM_onehot_state[3]_i_1_n_0
    SLICE_X10Y3          FDSE                                         r  nolabel_line93/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/FSM_onehot_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.854ns  (logic 0.580ns (31.286%)  route 1.274ns (68.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X13Y2          FDRE                                         r  send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  send_command_reg/Q
                         net (fo=5, routed)           0.792     6.340    nolabel_line93/send_command_reg
    SLICE_X12Y3          LUT5 (Prop_lut5_I1_O)        0.124     6.464 r  nolabel_line93/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.482     6.945    nolabel_line93/FSM_onehot_state[3]_i_1_n_0
    SLICE_X10Y3          FDRE                                         r  nolabel_line93/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/FSM_onehot_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.854ns  (logic 0.580ns (31.286%)  route 1.274ns (68.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X13Y2          FDRE                                         r  send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  send_command_reg/Q
                         net (fo=5, routed)           0.792     6.340    nolabel_line93/send_command_reg
    SLICE_X12Y3          LUT5 (Prop_lut5_I1_O)        0.124     6.464 r  nolabel_line93/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.482     6.945    nolabel_line93/FSM_onehot_state[3]_i_1_n_0
    SLICE_X10Y3          FDRE                                         r  nolabel_line93/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/FSM_onehot_state_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.854ns  (logic 0.580ns (31.286%)  route 1.274ns (68.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X13Y2          FDRE                                         r  send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  send_command_reg/Q
                         net (fo=5, routed)           0.792     6.340    nolabel_line93/send_command_reg
    SLICE_X12Y3          LUT5 (Prop_lut5_I1_O)        0.124     6.464 r  nolabel_line93/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.482     6.945    nolabel_line93/FSM_onehot_state[3]_i_1_n_0
    SLICE_X10Y3          FDRE                                         r  nolabel_line93/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sending_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/data_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.186ns (58.840%)  route 0.130ns (41.160%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.566     1.449    clk_IBUF_BUFG
    SLICE_X11Y3          FDRE                                         r  sending_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  sending_data_reg[0]/Q
                         net (fo=1, routed)           0.130     1.720    nolabel_line93/Q[0]
    SLICE_X12Y3          LUT5 (Prop_lut5_I4_O)        0.045     1.765 r  nolabel_line93/data_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.765    nolabel_line93/data_reg__0[0]
    SLICE_X12Y3          FDRE                                         r  nolabel_line93/data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sending_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/data_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.209ns (61.631%)  route 0.130ns (38.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.566     1.449    clk_IBUF_BUFG
    SLICE_X10Y4          FDRE                                         r  sending_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  sending_data_reg[6]/Q
                         net (fo=1, routed)           0.130     1.743    nolabel_line93/Q[6]
    SLICE_X12Y4          LUT5 (Prop_lut5_I4_O)        0.045     1.788 r  nolabel_line93/data_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.788    nolabel_line93/data_reg__0[6]
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sending_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/data_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.438%)  route 0.169ns (47.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.566     1.449    clk_IBUF_BUFG
    SLICE_X11Y3          FDRE                                         r  sending_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  sending_data_reg[3]/Q
                         net (fo=1, routed)           0.169     1.759    nolabel_line93/Q[3]
    SLICE_X12Y2          LUT5 (Prop_lut5_I4_O)        0.045     1.804 r  nolabel_line93/data_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.804    nolabel_line93/data_reg__0[3]
    SLICE_X12Y2          FDRE                                         r  nolabel_line93/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sending_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/data_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.186ns (46.371%)  route 0.215ns (53.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X11Y2          FDRE                                         r  sending_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  sending_data_reg[4]/Q
                         net (fo=1, routed)           0.215     1.806    nolabel_line93/Q[4]
    SLICE_X12Y2          LUT5 (Prop_lut5_I4_O)        0.045     1.851 r  nolabel_line93/data_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.851    nolabel_line93/data_reg__0[4]
    SLICE_X12Y2          FDRE                                         r  nolabel_line93/data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sending_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/data_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.186ns (46.256%)  route 0.216ns (53.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.566     1.449    clk_IBUF_BUFG
    SLICE_X11Y4          FDRE                                         r  sending_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  sending_data_reg[5]/Q
                         net (fo=1, routed)           0.216     1.806    nolabel_line93/Q[5]
    SLICE_X12Y4          LUT5 (Prop_lut5_I4_O)        0.045     1.851 r  nolabel_line93/data_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.851    nolabel_line93/data_reg__0[5]
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/bit_counter_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.186ns (41.835%)  route 0.259ns (58.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X13Y2          FDRE                                         r  send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  send_command_reg/Q
                         net (fo=5, routed)           0.143     1.734    nolabel_line93/send_command_reg
    SLICE_X12Y1          LUT6 (Prop_lut6_I1_O)        0.045     1.779 r  nolabel_line93/bit_counter[3]_i_1__0/O
                         net (fo=4, routed)           0.116     1.895    nolabel_line93/bit_counter
    SLICE_X12Y1          FDRE                                         r  nolabel_line93/bit_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/bit_counter_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.186ns (41.835%)  route 0.259ns (58.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X13Y2          FDRE                                         r  send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  send_command_reg/Q
                         net (fo=5, routed)           0.143     1.734    nolabel_line93/send_command_reg
    SLICE_X12Y1          LUT6 (Prop_lut6_I1_O)        0.045     1.779 r  nolabel_line93/bit_counter[3]_i_1__0/O
                         net (fo=4, routed)           0.116     1.895    nolabel_line93/bit_counter
    SLICE_X12Y1          FDRE                                         r  nolabel_line93/bit_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/bit_counter_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.186ns (41.835%)  route 0.259ns (58.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X13Y2          FDRE                                         r  send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  send_command_reg/Q
                         net (fo=5, routed)           0.143     1.734    nolabel_line93/send_command_reg
    SLICE_X12Y1          LUT6 (Prop_lut6_I1_O)        0.045     1.779 r  nolabel_line93/bit_counter[3]_i_1__0/O
                         net (fo=4, routed)           0.116     1.895    nolabel_line93/bit_counter
    SLICE_X12Y1          FDRE                                         r  nolabel_line93/bit_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/bit_counter_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.186ns (41.835%)  route 0.259ns (58.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X13Y2          FDRE                                         r  send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  send_command_reg/Q
                         net (fo=5, routed)           0.143     1.734    nolabel_line93/send_command_reg
    SLICE_X12Y1          LUT6 (Prop_lut6_I1_O)        0.045     1.779 r  nolabel_line93/bit_counter[3]_i_1__0/O
                         net (fo=4, routed)           0.116     1.895    nolabel_line93/bit_counter
    SLICE_X12Y1          FDRE                                         r  nolabel_line93/bit_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sending_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line93/data_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.209ns (46.744%)  route 0.238ns (53.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.566     1.449    clk_IBUF_BUFG
    SLICE_X10Y4          FDRE                                         r  sending_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  sending_data_reg[7]/Q
                         net (fo=1, routed)           0.238     1.851    nolabel_line93/Q[7]
    SLICE_X12Y4          LUT2 (Prop_lut2_I1_O)        0.045     1.896 r  nolabel_line93/data_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     1.896    nolabel_line93/data_reg__0[7]
    SLICE_X12Y4          FDRE                                         r  nolabel_line93/data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           221 Endpoints
Min Delay           221 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            time_out_counter_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.922ns  (logic 1.729ns (24.980%)  route 5.193ns (75.020%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=76, routed)          2.955     4.406    nolabel_line102/reset_IBUF
    SLICE_X8Y0           LUT4 (Prop_lut4_I0_O)        0.124     4.530 r  nolabel_line102/time_out_counter[26]_i_4/O
                         net (fo=3, routed)           1.307     5.838    nolabel_line102/time_out_counter[26]_i_4_n_0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.154     5.992 r  nolabel_line102/time_out_counter[26]_i_2/O
                         net (fo=26, routed)          0.931     6.922    nolabel_line102_n_17
    SLICE_X8Y6           FDRE                                         r  time_out_counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.450     4.791    clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  time_out_counter_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            time_out_counter_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.922ns  (logic 1.729ns (24.980%)  route 5.193ns (75.020%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=76, routed)          2.955     4.406    nolabel_line102/reset_IBUF
    SLICE_X8Y0           LUT4 (Prop_lut4_I0_O)        0.124     4.530 r  nolabel_line102/time_out_counter[26]_i_4/O
                         net (fo=3, routed)           1.307     5.838    nolabel_line102/time_out_counter[26]_i_4_n_0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.154     5.992 r  nolabel_line102/time_out_counter[26]_i_2/O
                         net (fo=26, routed)          0.931     6.922    nolabel_line102_n_17
    SLICE_X8Y6           FDRE                                         r  time_out_counter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.450     4.791    clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  time_out_counter_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            time_out_counter_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.922ns  (logic 1.729ns (24.980%)  route 5.193ns (75.020%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=76, routed)          2.955     4.406    nolabel_line102/reset_IBUF
    SLICE_X8Y0           LUT4 (Prop_lut4_I0_O)        0.124     4.530 r  nolabel_line102/time_out_counter[26]_i_4/O
                         net (fo=3, routed)           1.307     5.838    nolabel_line102/time_out_counter[26]_i_4_n_0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.154     5.992 r  nolabel_line102/time_out_counter[26]_i_2/O
                         net (fo=26, routed)          0.931     6.922    nolabel_line102_n_17
    SLICE_X8Y6           FDRE                                         r  time_out_counter_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.450     4.791    clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  time_out_counter_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            time_out_counter_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.922ns  (logic 1.729ns (24.980%)  route 5.193ns (75.020%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=76, routed)          2.955     4.406    nolabel_line102/reset_IBUF
    SLICE_X8Y0           LUT4 (Prop_lut4_I0_O)        0.124     4.530 r  nolabel_line102/time_out_counter[26]_i_4/O
                         net (fo=3, routed)           1.307     5.838    nolabel_line102/time_out_counter[26]_i_4_n_0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.154     5.992 r  nolabel_line102/time_out_counter[26]_i_2/O
                         net (fo=26, routed)          0.931     6.922    nolabel_line102_n_17
    SLICE_X8Y6           FDRE                                         r  time_out_counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.450     4.791    clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  time_out_counter_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            time_out_counter_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.880ns  (logic 1.729ns (25.135%)  route 5.151ns (74.865%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=76, routed)          2.955     4.406    nolabel_line102/reset_IBUF
    SLICE_X8Y0           LUT4 (Prop_lut4_I0_O)        0.124     4.530 r  nolabel_line102/time_out_counter[26]_i_4/O
                         net (fo=3, routed)           1.307     5.838    nolabel_line102/time_out_counter[26]_i_4_n_0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.154     5.992 r  nolabel_line102/time_out_counter[26]_i_2/O
                         net (fo=26, routed)          0.888     6.880    nolabel_line102_n_17
    SLICE_X8Y7           FDRE                                         r  time_out_counter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.449     4.790    clk_IBUF_BUFG
    SLICE_X8Y7           FDRE                                         r  time_out_counter_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            time_out_counter_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.880ns  (logic 1.729ns (25.135%)  route 5.151ns (74.865%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=76, routed)          2.955     4.406    nolabel_line102/reset_IBUF
    SLICE_X8Y0           LUT4 (Prop_lut4_I0_O)        0.124     4.530 r  nolabel_line102/time_out_counter[26]_i_4/O
                         net (fo=3, routed)           1.307     5.838    nolabel_line102/time_out_counter[26]_i_4_n_0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.154     5.992 r  nolabel_line102/time_out_counter[26]_i_2/O
                         net (fo=26, routed)          0.888     6.880    nolabel_line102_n_17
    SLICE_X8Y7           FDRE                                         r  time_out_counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.449     4.790    clk_IBUF_BUFG
    SLICE_X8Y7           FDRE                                         r  time_out_counter_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            time_out_counter_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.880ns  (logic 1.729ns (25.135%)  route 5.151ns (74.865%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=76, routed)          2.955     4.406    nolabel_line102/reset_IBUF
    SLICE_X8Y0           LUT4 (Prop_lut4_I0_O)        0.124     4.530 r  nolabel_line102/time_out_counter[26]_i_4/O
                         net (fo=3, routed)           1.307     5.838    nolabel_line102/time_out_counter[26]_i_4_n_0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.154     5.992 r  nolabel_line102/time_out_counter[26]_i_2/O
                         net (fo=26, routed)          0.888     6.880    nolabel_line102_n_17
    SLICE_X8Y7           FDRE                                         r  time_out_counter_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.449     4.790    clk_IBUF_BUFG
    SLICE_X8Y7           FDRE                                         r  time_out_counter_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            time_out_counter_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.880ns  (logic 1.729ns (25.135%)  route 5.151ns (74.865%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=76, routed)          2.955     4.406    nolabel_line102/reset_IBUF
    SLICE_X8Y0           LUT4 (Prop_lut4_I0_O)        0.124     4.530 r  nolabel_line102/time_out_counter[26]_i_4/O
                         net (fo=3, routed)           1.307     5.838    nolabel_line102/time_out_counter[26]_i_4_n_0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.154     5.992 r  nolabel_line102/time_out_counter[26]_i_2/O
                         net (fo=26, routed)          0.888     6.880    nolabel_line102_n_17
    SLICE_X8Y7           FDRE                                         r  time_out_counter_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.449     4.790    clk_IBUF_BUFG
    SLICE_X8Y7           FDRE                                         r  time_out_counter_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            time_out_counter_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.830ns  (logic 1.729ns (25.316%)  route 5.101ns (74.684%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=76, routed)          2.955     4.406    nolabel_line102/reset_IBUF
    SLICE_X8Y0           LUT4 (Prop_lut4_I0_O)        0.124     4.530 r  nolabel_line102/time_out_counter[26]_i_4/O
                         net (fo=3, routed)           1.307     5.838    nolabel_line102/time_out_counter[26]_i_4_n_0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.154     5.992 r  nolabel_line102/time_out_counter[26]_i_2/O
                         net (fo=26, routed)          0.839     6.830    nolabel_line102_n_17
    SLICE_X8Y8           FDRE                                         r  time_out_counter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.449     4.790    clk_IBUF_BUFG
    SLICE_X8Y8           FDRE                                         r  time_out_counter_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            time_out_counter_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.830ns  (logic 1.729ns (25.316%)  route 5.101ns (74.684%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=76, routed)          2.955     4.406    nolabel_line102/reset_IBUF
    SLICE_X8Y0           LUT4 (Prop_lut4_I0_O)        0.124     4.530 r  nolabel_line102/time_out_counter[26]_i_4/O
                         net (fo=3, routed)           1.307     5.838    nolabel_line102/time_out_counter[26]_i_4_n_0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.154     5.992 r  nolabel_line102/time_out_counter[26]_i_2/O
                         net (fo=26, routed)          0.839     6.830    nolabel_line102_n_17
    SLICE_X8Y8           FDRE                                         r  time_out_counter_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.449     4.790    clk_IBUF_BUFG
    SLICE_X8Y8           FDRE                                         r  time_out_counter_reg[26]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line85/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line102/data_reg_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.827%)  route 0.174ns (55.173%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE                         0.000     0.000 r  nolabel_line85/data_out_reg[7]/C
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line85/data_out_reg[7]/Q
                         net (fo=4, routed)           0.174     0.315    nolabel_line102/data_reg_reg[3][7]_0[7]
    SLICE_X5Y2           FDRE                                         r  nolabel_line102/data_reg_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.865     1.992    nolabel_line102/clk_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  nolabel_line102/data_reg_reg[3][7]/C

Slack:                    inf
  Source:                 nolabel_line85/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line102/data_reg_reg[3][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.883%)  route 0.193ns (60.117%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE                         0.000     0.000 r  nolabel_line85/data_out_reg[6]/C
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line85/data_out_reg[6]/Q
                         net (fo=4, routed)           0.193     0.321    nolabel_line102/data_reg_reg[3][7]_0[6]
    SLICE_X5Y2           FDRE                                         r  nolabel_line102/data_reg_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.865     1.992    nolabel_line102/clk_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  nolabel_line102/data_reg_reg[3][6]/C

Slack:                    inf
  Source:                 nolabel_line85/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line102/data_reg_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.341%)  route 0.192ns (57.659%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE                         0.000     0.000 r  nolabel_line85/data_out_reg[1]/C
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line85/data_out_reg[1]/Q
                         net (fo=4, routed)           0.192     0.333    nolabel_line102/data_reg_reg[3][7]_0[1]
    SLICE_X5Y2           FDRE                                         r  nolabel_line102/data_reg_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.865     1.992    nolabel_line102/clk_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  nolabel_line102/data_reg_reg[3][1]/C

Slack:                    inf
  Source:                 nolabel_line85/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line102/data_reg_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.490%)  route 0.199ns (58.510%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE                         0.000     0.000 r  nolabel_line85/data_out_reg[4]/C
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line85/data_out_reg[4]/Q
                         net (fo=4, routed)           0.199     0.340    nolabel_line102/data_reg_reg[3][7]_0[4]
    SLICE_X5Y2           FDRE                                         r  nolabel_line102/data_reg_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.865     1.992    nolabel_line102/clk_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  nolabel_line102/data_reg_reg[3][4]/C

Slack:                    inf
  Source:                 nolabel_line85/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line102/data_reg_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.057%)  route 0.239ns (62.943%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE                         0.000     0.000 r  nolabel_line85/data_out_reg[0]/C
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line85/data_out_reg[0]/Q
                         net (fo=4, routed)           0.239     0.380    nolabel_line102/data_reg_reg[3][7]_0[0]
    SLICE_X5Y2           FDRE                                         r  nolabel_line102/data_reg_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.865     1.992    nolabel_line102/clk_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  nolabel_line102/data_reg_reg[3][0]/C

Slack:                    inf
  Source:                 nolabel_line85/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line102/data_reg_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.057%)  route 0.259ns (66.943%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE                         0.000     0.000 r  nolabel_line85/data_out_reg[5]/C
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line85/data_out_reg[5]/Q
                         net (fo=4, routed)           0.259     0.387    nolabel_line102/data_reg_reg[3][7]_0[5]
    SLICE_X5Y2           FDRE                                         r  nolabel_line102/data_reg_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.865     1.992    nolabel_line102/clk_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  nolabel_line102/data_reg_reg[3][5]/C

Slack:                    inf
  Source:                 nolabel_line85/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line102/data_reg_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.991%)  route 0.210ns (53.009%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE                         0.000     0.000 r  nolabel_line85/data_out_reg[2]/C
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line85/data_out_reg[2]/Q
                         net (fo=4, routed)           0.210     0.351    nolabel_line102/data_reg_reg[3][7]_0[2]
    SLICE_X6Y1           LUT4 (Prop_lut4_I0_O)        0.045     0.396 r  nolabel_line102/data_reg[0][2]_i_1/O
                         net (fo=1, routed)           0.000     0.396    nolabel_line102/data_reg[0][2]_i_1_n_0
    SLICE_X6Y1           FDRE                                         r  nolabel_line102/data_reg_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.865     1.992    nolabel_line102/clk_IBUF_BUFG
    SLICE_X6Y1           FDRE                                         r  nolabel_line102/data_reg_reg[0][2]/C

Slack:                    inf
  Source:                 nolabel_line85/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line102/data_reg_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.153%)  route 0.217ns (53.847%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE                         0.000     0.000 r  nolabel_line85/data_out_reg[4]/C
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line85/data_out_reg[4]/Q
                         net (fo=4, routed)           0.217     0.358    nolabel_line102/data_reg_reg[3][7]_0[4]
    SLICE_X6Y1           LUT4 (Prop_lut4_I0_O)        0.045     0.403 r  nolabel_line102/data_reg[0][4]_i_1/O
                         net (fo=1, routed)           0.000     0.403    nolabel_line102/data_reg[0][4]_i_1_n_0
    SLICE_X6Y1           FDRE                                         r  nolabel_line102/data_reg_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.865     1.992    nolabel_line102/clk_IBUF_BUFG
    SLICE_X6Y1           FDRE                                         r  nolabel_line102/data_reg_reg[0][4]/C

Slack:                    inf
  Source:                 nolabel_line85/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line102/data_reg_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.337%)  route 0.224ns (54.663%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE                         0.000     0.000 r  nolabel_line85/data_out_reg[3]/C
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line85/data_out_reg[3]/Q
                         net (fo=4, routed)           0.224     0.365    nolabel_line102/data_reg_reg[3][7]_0[3]
    SLICE_X5Y1           LUT4 (Prop_lut4_I0_O)        0.045     0.410 r  nolabel_line102/data_reg[1][3]_i_1/O
                         net (fo=1, routed)           0.000     0.410    nolabel_line102/data_reg[1][3]_i_1_n_0
    SLICE_X5Y1           FDRE                                         r  nolabel_line102/data_reg_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.865     1.992    nolabel_line102/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  nolabel_line102/data_reg_reg[1][3]/C

Slack:                    inf
  Source:                 nolabel_line85/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line102/data_reg_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.869%)  route 0.229ns (55.131%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE                         0.000     0.000 r  nolabel_line85/data_out_reg[2]/C
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line85/data_out_reg[2]/Q
                         net (fo=4, routed)           0.229     0.370    nolabel_line102/data_reg_reg[3][7]_0[2]
    SLICE_X4Y2           LUT4 (Prop_lut4_I0_O)        0.045     0.415 r  nolabel_line102/data_reg[2][2]_i_1/O
                         net (fo=1, routed)           0.000     0.415    nolabel_line102/p_0_in[2]
    SLICE_X4Y2           FDRE                                         r  nolabel_line102/data_reg_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.865     1.992    nolabel_line102/clk_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  nolabel_line102/data_reg_reg[2][2]/C





