/*
 * Copyright (c) 2018-2021, NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */
//#include <t234-common-modules/tegra234-camera-imx390-a00_otocam.dtsi>
#include <t234-common-modules/tegra234-camera-ox08b40-a00.dtsi>
#include "dt-bindings/clock/tegra234-clock.h"

#define CAM0_RST_L	TEGRA234_MAIN_GPIO(H, 3)
#define CAM0_PWDN	TEGRA234_MAIN_GPIO(H, 6)
#define CAM1_PWDN	TEGRA234_MAIN_GPIO(AC, 0)
#define CAM1_RST_L	TEGRA234_MAIN_GPIO(AC, 2)
#define CAM2_PWDN	TEGRA234_MAIN_GPIO(H, 3)
#define CAM3_PWDN	TEGRA234_MAIN_GPIO(AC, 1)
#define CAMERA_I2C_MUX_BUS(x) (0x1E + x)

/* camera control gpio definitions */

/ {
	gpio@2200000 {
		camera-control-output-low {
			gpio-hog;
			output-low;
			gpios = <CAM0_PWDN 0  CAM1_PWDN 0
				 CAM2_PWDN 0  CAM3_PWDN 0>;
			label = "Deser0-pwdn", "Deser1-pwdn",
				"Deser2-pwdn", "Deser3-pwdn";
		};
	};

	i2c@3180000 {
		tca9543@72 {
			compatible = "nxp,pca9543";
			reg = <0x72>;
			#address-cells = <1>;
			#size-cells = <0>;
			skip_mux_detect = "yes";
			vif-supply = <&p3737_vdd_1v8_sys>;
			vcc-supply = <&p3737_vdd_1v8_sys>;
			vcc-pullup-supply = <&battery_reg>;
			force_bus_start = <CAMERA_I2C_MUX_BUS(0)>;
			
			i2c@0 {
				reg = <0>;
				i2c-mux,deselect-on-exit;
				#address-cells = <1>;
				#size-cells = <0>;
				max929x_a@48 {
					compatible = "nvidia,max929x";
					//streams = "yuv8";
					reg = <0x48>;
					deser-index = <0>;
					channel = "a";
					pwdn-gpios = <&tegra_main_gpio CAM0_PWDN GPIO_ACTIVE_HIGH>;
					//csi-mode = "2x4";
					//max-src = <2>;
					//fsync-gpio = <6>; //fsync gpio on 9296
					//reset-gpios = <&tegra_main_gpio CAM0_PWDN GPIO_ACTIVE_HIGH>;
					//reset-gpios = <&tegra_main_gpio CAM0_RST_L GPIO_ACTIVE_HIGH>;
				};
				ox08b40_a@23 {
					/* Define any required hw resources needed by driver */
					/* ie. clocks, io pins, power sources */
					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
							 <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
					clock-names = "extperiph1", "pllp_grtba";
					mclk = "extperiph1";
					phy-num = <1>; // PHY Y
					mode = "master";
					def-addr = <0x23>;
					channel = "a";
				};
			};
                        i2c@1 {
                                reg = <1>;
                                i2c-mux,deselect-on-exit;
                                #address-cells = <1>;
                                #size-cells = <0>;
                                max929x_c@48 {
                                        compatible = "nvidia,max929x";
                                        //streams = "yuv8";
                                        reg = <0x48>;
                                        deser-index = <1>;
                                        channel = "c";
                                        pwdn-gpios = <&tegra_main_gpio CAM1_PWDN GPIO_ACTIVE_HIGH>;
                                        //csi-mode = "2x4";
                                        //max-src = <2>;
                                        //fsync-gpio = <6>; //fsync gpio on 9296
                                        //reset-gpios = <&tegra_main_gpio CAM0_PWDN GPIO_ACTIVE_HIGH>;
                                        //reset-gpios = <&tegra_main_gpio CAM0_RST_L GPIO_ACTIVE_HIGH>;
                                };
                                ox08b40_c@23 {
                                        /* Define any required hw resources needed by driver */
                                        /* ie. clocks, io pins, power sources */
                                        clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
                                                         <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
                                        clock-names = "extperiph1", "pllp_grtba";
                                        mclk = "extperiph1";
                                        phy-num = <1>; // PHY Y
                                        mode = "master";
                                        def-addr = <0x23>;
                                        channel = "c";
                                };
                        };
		};
                tca9543@73 {
                        compatible = "nxp,pca9543";
                        reg = <0>;
                        #address-cells = <1>;
                        #size-cells = <0>;
                        skip_mux_detect = "yes";
                        vif-supply = <&p3737_vdd_1v8_sys>;
                        vcc-supply = <&p3737_vdd_1v8_sys>;
                        vcc-pullup-supply = <&battery_reg>;
                        force_bus_start = <CAMERA_I2C_MUX_BUS(2)>;

                        i2c@0 {
                                reg = <0>;
                                i2c-mux,deselect-on-exit;
                                #address-cells = <1>;
                                #size-cells = <0>;
                                max929x_e@48 {
                                        compatible = "nvidia,max929x";
                                        reg = <0x48>;
                                        deser-index = <2>;
                                        channel = "e";
                                        pwdn-gpios = <&tegra_main_gpio CAM2_PWDN GPIO_ACTIVE_HIGH>;
                                };
                                ox08b40_e@23 {
                                        clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
                                                         <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
                                        clock-names = "extperiph1", "pllp_grtba";
                                        mclk = "extperiph1";
                                        phy-num = <1>; // PHY Y
                                        mode = "master";
                                        def-addr = <0x23>;
                                        channel = "e";
                                };
                        };
                        i2c@1 {
                                reg = <1>;
                                i2c-mux,deselect-on-exit;
                                #address-cells = <1>;
                                #size-cells = <0>;
                                max929x_g@48 {
                                        compatible = "nvidia,max929x";
                                        //streams = "yuv8";
                                        reg = <0x48>;
                                        deser-index = <3>;
                                        channel = "g";
                                        pwdn-gpios = <&tegra_main_gpio CAM3_PWDN GPIO_ACTIVE_HIGH>;
                                        //csi-mode = "2x4";
                                        //max-src = <2>;
                                        //fsync-gpio = <6>; //fsync gpio on 9296
                                        //reset-gpios = <&tegra_main_gpio CAM0_PWDN GPIO_ACTIVE_HIGH>;
                                        //reset-gpios = <&tegra_main_gpio CAM0_RST_L GPIO_ACTIVE_HIGH>;
                                };
                                ox08b40_g@23 {
                                        clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
                                                         <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
                                        clock-names = "extperiph1", "pllp_grtba";
                                        mclk = "extperiph1";
                                        phy-num = <1>; // PHY Y
                                        mode = "master";
                                        def-addr = <0x23>;
                                        channel = "g";
                                };
                        };
                };

	};
};



