../../design/common/common_pkg.sv
../../design/core/include/core_pkg.sv
../../design/debug/src/debug_pkg.sv
../../design/debug/src/dm.sv
../../design/debug/src/dtm.sv
../../design/buses/src/buses.sv
../../design/core/c_ext/c_dec.sv
../../design/soc_top/src/soc_top.sv
../../design/debug/src/debug_top.sv
../../design/core/c_ext/c_controller.sv
../../design/interconnect/src/avalon_interconnect.sv
../../design/core/alu/src/alu.sv
../../design/core/fpu/src/fpnew_top_gate.v
../../design/uncore/i2c/src/i2c.sv
../../design/uncore/spi/src/spi.sv
../../design/core/alu/src/divider.sv
../../design/core/alu/src/zba_zbb.sv
../../design/core/control_path/src/decoder.sv
../../design/core/imm_gen/src/imm_gen.sv
../../design/uncore/pwm/src/pwm_top.sv
../../design/core/avalon_master/src/core2avl.sv
../../design/core/core_top/src/core_top.sv
../../design/core/csr_unit/src/csr_unit.sv
../../design/core/regfile/src/reg_file.sv
../../design/uncore/gpio/src/gpio_top.sv
../../design/uncore/uart/src/uart_top.sv
../../design/uncore/timer/src/timer_top.sv
../../design/core/stall_unit/src/stall_line.sv
../../design/core/branch/src/branch_comp.sv
../../design/core/program_counter/src/program_counter.sv
../../design/core/forwarding_unit/src/forwarding_logic.sv
../../design/uncore/i2c/src/i2c_master_bit_ctrl.sv
../../design/uncore/i2c/src/i2c_master_byte_ctrl.sv
../../design/core/branch/src/branch_target_address.sv
../../design/core/interrupt/interrupt_ctrl.sv
../../design/uncore/plic/src/plic.v
../../design/uncore/plic/src/PLIC_TOP.v
../../design/uncore/plic/src/IP_Handling.v
../../design/uncore/plic/src/gateway.v
../../design/uncore/plic/src/comparator.v
../../design/uncore/crc/src/crc_avalon_wrap.v
../../design/uncore/crc/src/lfsr.v
../../design/uncore/crc/src/lfsr_crc.v
../../design/uncore/plic/src/clic.v