Layer Pairs Export File for PCB: C:\Users\simon\Desktop\UNI\VHDL\Uni_Projektas\FPGA_ADC_SHIELD_PCB2\MainBoard.PcbDoc
LayersSetName=Top_Bot_Thru_Holes|DrillFile=mainboard.txt|DrillLayers=gtl,gbl
