<module name="MPU_PRCM_CM_C0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_CPU0_CLKSTCTRL" acronym="CM_CPU0_CLKSTCTRL" offset="0x0" width="32" description="This register enables the CPU domain power state transition. It controls the HW supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also holds 1 status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x0" description="Controls the full domain transition of the CPU domain." range="" rwaccess="RW">
      <bitenum value="0" id="NO_SLEEP" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may, however, occur."/>
      <bitenum value="1" id="RESERVED" token="CLKTRCTRL_1" description="Reserved"/>
      <bitenum value="2" id="SW_WKUP" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wakeup transition on the domain.0x1: Reserved"/>
      <bitenum value="3" id="HW_AUTO" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_CPU0_CPU0_CLKCTRL" acronym="CM_CPU0_CPU0_CLKCTRL" offset="0x20" width="32" description="This register manages the CPU clocks.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="0" end="0" resetval="0x1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="STBYST_0_r" description="Module is functional (not in standby)."/>
      <bitenum value="1" id="STANDBY" token="STBYST_1_r" description="Module is in standby."/>
    </bitfield>
  </register>
</module>
