// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _CAT_I_I_I_O_HH_
#define _CAT_I_I_I_O_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct CAT_I_I_I_O : public sc_module {
    // Port declarations 26
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<4> > x0_digits_data_address0;
    sc_out< sc_logic > x0_digits_data_ce0;
    sc_in< sc_lv<32> > x0_digits_data_q0;
    sc_in< sc_lv<7> > x1_tmp_bits_read;
    sc_out< sc_lv<4> > x1_digits_data_address0;
    sc_out< sc_logic > x1_digits_data_ce0;
    sc_in< sc_lv<32> > x1_digits_data_q0;
    sc_out< sc_lv<4> > x2_digits_data_address0;
    sc_out< sc_logic > x2_digits_data_ce0;
    sc_in< sc_lv<32> > x2_digits_data_q0;
    sc_out< sc_lv<5> > w_digits_data_address0;
    sc_out< sc_logic > w_digits_data_ce0;
    sc_out< sc_logic > w_digits_data_we0;
    sc_out< sc_lv<32> > w_digits_data_d0;
    sc_in< sc_lv<32> > w_digits_data_q0;
    sc_out< sc_lv<5> > w_digits_data_address1;
    sc_out< sc_logic > w_digits_data_ce1;
    sc_out< sc_logic > w_digits_data_we1;
    sc_out< sc_lv<32> > w_digits_data_d1;
    sc_in< sc_lv<32> > w_digits_data_q1;


    // Module declarations
    CAT_I_I_I_O(sc_module_name name);
    SC_HAS_PROCESS(CAT_I_I_I_O);

    ~CAT_I_I_I_O();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<11> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<2> > tmp_0_reg_179;
    sc_signal< sc_lv<5> > j1_0_reg_191;
    sc_signal< sc_lv<5> > i2_0_reg_202;
    sc_signal< sc_lv<2> > tmp_1_reg_214;
    sc_signal< sc_lv<6> > j1_1_reg_226;
    sc_signal< sc_lv<5> > i3_0_reg_237;
    sc_signal< sc_lv<32> > reg_249;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln169_reg_499;
    sc_signal< sc_lv<32> > reg_249_pp0_iter2_reg;
    sc_signal< sc_lv<32> > reg_249_pp1_iter2_reg;
    sc_signal< bool > ap_block_state14_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state15_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state16_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state17_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state18_pp1_stage0_iter4;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<1> > icmp_ln185_reg_554;
    sc_signal< sc_lv<6> > j_fu_265_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln162_fu_254_p2;
    sc_signal< sc_lv<1> > icmp_ln164_fu_271_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<5> > i_fu_277_p2;
    sc_signal< sc_lv<5> > i_reg_484;
    sc_signal< sc_lv<64> > zext_ln164_fu_283_p1;
    sc_signal< sc_lv<64> > zext_ln164_reg_489;
    sc_signal< sc_lv<1> > icmp_ln169_fu_288_p2;
    sc_signal< sc_lv<1> > icmp_ln169_reg_499_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln169_reg_499_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln169_reg_499_pp0_iter3_reg;
    sc_signal< sc_lv<5> > i_10_fu_294_p2;
    sc_signal< sc_lv<5> > i_10_reg_503;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<5> > w_digits_data_addr_7_reg_508;
    sc_signal< sc_lv<5> > w_digits_data_addr_7_reg_508_pp0_iter1_reg;
    sc_signal< sc_lv<5> > w_digits_data_addr_7_reg_508_pp0_iter2_reg;
    sc_signal< sc_lv<5> > w_digits_data_addr_7_reg_508_pp0_iter3_reg;
    sc_signal< sc_lv<5> > j_4_fu_305_p2;
    sc_signal< sc_lv<32> > x1_digits_data_load_reg_524;
    sc_signal< sc_lv<33> > add_ln175_fu_324_p2;
    sc_signal< sc_lv<33> > add_ln175_reg_529;
    sc_signal< sc_lv<32> > add_ln176_fu_353_p2;
    sc_signal< sc_lv<32> > add_ln176_reg_534;
    sc_signal< sc_lv<2> > trunc_ln_reg_539;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<5> > w_digits_data_addr_6_reg_544;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<32> > add_ln180_1_fu_381_p2;
    sc_signal< sc_lv<32> > add_ln180_1_reg_549;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<1> > icmp_ln185_fu_387_p2;
    sc_signal< sc_lv<1> > icmp_ln185_reg_554_pp1_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln185_reg_554_pp1_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln185_reg_554_pp1_iter3_reg;
    sc_signal< sc_lv<5> > i_11_fu_393_p2;
    sc_signal< sc_lv<5> > i_11_reg_558;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<5> > w_digits_data_addr_8_reg_563;
    sc_signal< sc_lv<5> > w_digits_data_addr_8_reg_563_pp1_iter1_reg;
    sc_signal< sc_lv<5> > w_digits_data_addr_8_reg_563_pp1_iter2_reg;
    sc_signal< sc_lv<5> > w_digits_data_addr_8_reg_563_pp1_iter3_reg;
    sc_signal< sc_lv<6> > j_5_fu_404_p2;
    sc_signal< sc_lv<32> > x2_digits_data_load_reg_579;
    sc_signal< sc_lv<33> > add_ln191_fu_423_p2;
    sc_signal< sc_lv<33> > add_ln191_reg_584;
    sc_signal< sc_lv<32> > add_ln192_fu_452_p2;
    sc_signal< sc_lv<32> > add_ln192_reg_589;
    sc_signal< sc_lv<2> > trunc_ln8_reg_594;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state14;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_lv<6> > j_0_reg_157;
    sc_signal< sc_lv<5> > i_0_reg_168;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<2> > ap_phi_mux_tmp_0_phi_fu_183_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_i2_0_phi_fu_206_p4;
    sc_signal< sc_lv<2> > ap_phi_mux_tmp_1_phi_fu_218_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_i3_0_phi_fu_241_p4;
    sc_signal< sc_lv<64> > zext_ln162_fu_260_p1;
    sc_signal< sc_lv<64> > zext_ln175_1_fu_300_p1;
    sc_signal< sc_lv<64> > zext_ln174_fu_311_p1;
    sc_signal< sc_lv<64> > zext_ln191_1_fu_399_p1;
    sc_signal< sc_lv<64> > zext_ln190_fu_410_p1;
    sc_signal< sc_lv<33> > zext_ln175_fu_316_p1;
    sc_signal< sc_lv<33> > zext_ln174_1_fu_320_p1;
    sc_signal< sc_lv<34> > zext_ln175_2_fu_338_p1;
    sc_signal< sc_lv<34> > zext_ln169_fu_330_p1;
    sc_signal< sc_lv<32> > zext_ln174_2_fu_334_p1;
    sc_signal< sc_lv<32> > add_ln176_1_fu_347_p2;
    sc_signal< sc_lv<34> > tmp_fu_341_p2;
    sc_signal< sc_lv<7> > zext_ln180_fu_368_p1;
    sc_signal< sc_lv<7> > add_ln180_fu_372_p2;
    sc_signal< sc_lv<32> > sext_ln180_fu_377_p1;
    sc_signal< sc_lv<33> > zext_ln191_fu_415_p1;
    sc_signal< sc_lv<33> > zext_ln190_1_fu_419_p1;
    sc_signal< sc_lv<34> > zext_ln191_2_fu_437_p1;
    sc_signal< sc_lv<34> > zext_ln185_fu_429_p1;
    sc_signal< sc_lv<32> > zext_ln190_2_fu_433_p1;
    sc_signal< sc_lv<32> > add_ln192_1_fu_446_p2;
    sc_signal< sc_lv<34> > tmp_7_fu_440_p2;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<11> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<11> ap_ST_fsm_state1;
    static const sc_lv<11> ap_ST_fsm_state2;
    static const sc_lv<11> ap_ST_fsm_state3;
    static const sc_lv<11> ap_ST_fsm_state4;
    static const sc_lv<11> ap_ST_fsm_pp0_stage0;
    static const sc_lv<11> ap_ST_fsm_state10;
    static const sc_lv<11> ap_ST_fsm_state11;
    static const sc_lv<11> ap_ST_fsm_state12;
    static const sc_lv<11> ap_ST_fsm_state13;
    static const sc_lv<11> ap_ST_fsm_pp1_stage0;
    static const sc_lv<11> ap_ST_fsm_state19;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<6> ap_const_lv6_10;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<5> ap_const_lv5_8;
    static const sc_lv<64> ap_const_lv64_18;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_A;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln175_fu_324_p2();
    void thread_add_ln176_1_fu_347_p2();
    void thread_add_ln176_fu_353_p2();
    void thread_add_ln180_1_fu_381_p2();
    void thread_add_ln180_fu_372_p2();
    void thread_add_ln191_fu_423_p2();
    void thread_add_ln192_1_fu_446_p2();
    void thread_add_ln192_fu_452_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state14_pp1_stage0_iter0();
    void thread_ap_block_state15_pp1_stage0_iter1();
    void thread_ap_block_state16_pp1_stage0_iter2();
    void thread_ap_block_state17_pp1_stage0_iter3();
    void thread_ap_block_state18_pp1_stage0_iter4();
    void thread_ap_block_state5_pp0_stage0_iter0();
    void thread_ap_block_state6_pp0_stage0_iter1();
    void thread_ap_block_state7_pp0_stage0_iter2();
    void thread_ap_block_state8_pp0_stage0_iter3();
    void thread_ap_block_state9_pp0_stage0_iter4();
    void thread_ap_condition_pp0_exit_iter0_state5();
    void thread_ap_condition_pp1_exit_iter0_state14();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_i2_0_phi_fu_206_p4();
    void thread_ap_phi_mux_i3_0_phi_fu_241_p4();
    void thread_ap_phi_mux_tmp_0_phi_fu_183_p4();
    void thread_ap_phi_mux_tmp_1_phi_fu_218_p4();
    void thread_ap_ready();
    void thread_i_10_fu_294_p2();
    void thread_i_11_fu_393_p2();
    void thread_i_fu_277_p2();
    void thread_icmp_ln162_fu_254_p2();
    void thread_icmp_ln164_fu_271_p2();
    void thread_icmp_ln169_fu_288_p2();
    void thread_icmp_ln185_fu_387_p2();
    void thread_j_4_fu_305_p2();
    void thread_j_5_fu_404_p2();
    void thread_j_fu_265_p2();
    void thread_sext_ln180_fu_377_p1();
    void thread_tmp_7_fu_440_p2();
    void thread_tmp_fu_341_p2();
    void thread_w_digits_data_addr_6_reg_544();
    void thread_w_digits_data_address0();
    void thread_w_digits_data_address1();
    void thread_w_digits_data_ce0();
    void thread_w_digits_data_ce1();
    void thread_w_digits_data_d0();
    void thread_w_digits_data_d1();
    void thread_w_digits_data_we0();
    void thread_w_digits_data_we1();
    void thread_x0_digits_data_address0();
    void thread_x0_digits_data_ce0();
    void thread_x1_digits_data_address0();
    void thread_x1_digits_data_ce0();
    void thread_x2_digits_data_address0();
    void thread_x2_digits_data_ce0();
    void thread_zext_ln162_fu_260_p1();
    void thread_zext_ln164_fu_283_p1();
    void thread_zext_ln169_fu_330_p1();
    void thread_zext_ln174_1_fu_320_p1();
    void thread_zext_ln174_2_fu_334_p1();
    void thread_zext_ln174_fu_311_p1();
    void thread_zext_ln175_1_fu_300_p1();
    void thread_zext_ln175_2_fu_338_p1();
    void thread_zext_ln175_fu_316_p1();
    void thread_zext_ln180_fu_368_p1();
    void thread_zext_ln185_fu_429_p1();
    void thread_zext_ln190_1_fu_419_p1();
    void thread_zext_ln190_2_fu_433_p1();
    void thread_zext_ln190_fu_410_p1();
    void thread_zext_ln191_1_fu_399_p1();
    void thread_zext_ln191_2_fu_437_p1();
    void thread_zext_ln191_fu_415_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
