INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:21:23 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.008ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/ldq_port_idx_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/stq_data_4_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.700ns  (clk rise@6.700ns - clk rise@0.000ns)
  Data Path Delay:        6.648ns  (logic 2.621ns (39.428%)  route 4.027ns (60.572%))
  Logic Levels:           18  (CARRY4=11 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.183 - 6.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1980, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X18Y141        FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_port_idx_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y141        FDRE (Prop_fdre_C_Q)         0.254     0.762 f  lsq3/handshake_lsq_lsq3_core/ldq_port_idx_1_q_reg[1]/Q
                         net (fo=30, routed)          0.381     1.143    lsq3/handshake_lsq_lsq3_core/ldq_port_idx_1_q[1]
    SLICE_X14Y141        LUT3 (Prop_lut3_I2_O)        0.043     1.186 r  lsq3/handshake_lsq_lsq3_core/dataReg[31]_i_17__1/O
                         net (fo=1, routed)           0.376     1.562    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/entry_allocated_for_port_1[0]
    SLICE_X17Y141        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     1.804 r  lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.804    lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_10_n_0
    SLICE_X17Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.853 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.853    lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_reg_i_10_n_0
    SLICE_X17Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.902 r  lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.902    lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_11_n_0
    SLICE_X17Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     2.055 f  lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_reg_i_11/O[1]
                         net (fo=2, routed)           0.277     2.332    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01[13]
    SLICE_X19Y143        LUT5 (Prop_lut5_I1_O)        0.119     2.451 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q_i_6/O
                         net (fo=33, routed)          0.428     2.880    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/oldest_entry_allocated_per_port_5_0
    SLICE_X19Y144        LUT4 (Prop_lut4_I1_O)        0.043     2.923 r  lsq3/handshake_lsq_lsq3_core/dataReg[13]_i_4__1/O
                         net (fo=1, routed)           0.167     3.090    lsq3/handshake_lsq_lsq3_core/dataReg[13]_i_4__1_n_0
    SLICE_X18Y143        LUT5 (Prop_lut5_I4_O)        0.043     3.133 r  lsq3/handshake_lsq_lsq3_core/dataReg[13]_i_3__2/O
                         net (fo=1, routed)           0.097     3.230    lsq3/handshake_lsq_lsq3_core/dataReg[13]_i_3__2_n_0
    SLICE_X18Y143        LUT6 (Prop_lut6_I5_O)        0.043     3.273 r  lsq3/handshake_lsq_lsq3_core/dataReg[13]_i_1__2/O
                         net (fo=3, routed)           0.471     3.743    load0/data_tehb/control/D[13]
    SLICE_X18Y139        LUT3 (Prop_lut3_I2_O)        0.050     3.793 r  load0/data_tehb/control/result_carry__2_i_3/O
                         net (fo=1, routed)           0.326     4.119    addi1/outs_reg[16]_0[1]
    SLICE_X16Y138        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.329     4.448 r  addi1/result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.448    addi1/result_carry__2_n_0
    SLICE_X16Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     4.550 r  addi1/result_carry__3/O[0]
                         net (fo=2, routed)           0.445     4.995    addi1/dataReg_reg[19][0]
    SLICE_X15Y137        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.338     5.333 r  addi1/result__93_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.333    addi1/result__93_carry__3_n_0
    SLICE_X15Y138        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.114     5.447 r  addi1/result__93_carry__4/O[2]
                         net (fo=3, routed)           0.360     5.807    addi7/O181[21]
    SLICE_X14Y138        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.320     6.127 r  addi7/result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.127    addi7/result_carry__4_n_0
    SLICE_X14Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.177 r  addi7/result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.177    addi7/result_carry__5_n_0
    SLICE_X14Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     6.336 r  addi7/result_carry__6/O[1]
                         net (fo=2, routed)           0.363     6.699    buffer11/fifo/Memory_reg[0][31]_0[30]
    SLICE_X17Y133        LUT3 (Prop_lut3_I0_O)        0.121     6.820 r  buffer11/fifo/stq_data_0_q[30]_i_1/O
                         net (fo=8, routed)           0.336     7.156    lsq2/handshake_lsq_lsq2_core/stq_data_0_q_reg[31]_0[30]
    SLICE_X16Y133        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/stq_data_4_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.700     6.700 r  
                                                      0.000     6.700 r  clk (IN)
                         net (fo=1980, unset)         0.483     7.183    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X16Y133        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/stq_data_4_q_reg[30]/C
                         clock pessimism              0.000     7.183    
                         clock uncertainty           -0.035     7.147    
    SLICE_X16Y133        FDRE (Setup_fdre_C_D)        0.000     7.147    lsq2/handshake_lsq_lsq2_core/stq_data_4_q_reg[30]
  -------------------------------------------------------------------
                         required time                          7.147    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                 -0.008    




