{
  "name": "arch::tsc_freq",
  "safe": true,
  "callees": {
    "core::sync::atomic::AtomicU64::load": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Loads a value from the atomic integer.\n\n `load` takes an [`Ordering`] argument which describes the memory ordering of this operation.\n Possible values are [`SeqCst`], [`Acquire`] and [`Relaxed`].\n\n # Panics\n\n Panics if `order` is [`Release`] or [`AcqRel`].\n\n # Examples\n\n ```\n\n\n assert_eq!(some_var.load(Ordering::Relaxed), 5);\n ```\n",
      "adt": {}
    }
  },
  "adts": {
    "core::sync::atomic::AtomicU64": [
      "Ref"
    ],
    "core::sync::atomic::Ordering": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "ostd::arch::tsc_freq"
  },
  "span": "ostd/src/arch/x86/mod.rs:111:1: 115:2",
  "src": "pub fn tsc_freq() -> u64 {\n    use core::sync::atomic::Ordering;\n\n    kernel::tsc::TSC_FREQ.load(Ordering::Acquire)\n}",
  "mir": "fn arch::tsc_freq() -> u64 {\n    let mut _0: u64;\n    let mut _1: &core::sync::atomic::AtomicU64;\n    let mut _2: core::sync::atomic::Ordering;\n    bb0: {\n        StorageLive(_1);\n        _1 = {alloc367: &core::sync::atomic::AtomicU64};\n        StorageLive(_2);\n        _2 = core::sync::atomic::Ordering::Acquire;\n        _0 = core::sync::atomic::AtomicU64::load(move _1, move _2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_2);\n        StorageDead(_1);\n        return;\n    }\n}\n",
  "doc": " Returns the frequency of TSC. The unit is Hz.\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}