/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta64x32m4fw (user specify : ts6n16ffcllsvta64x32m4fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 11:59:49*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta64x32m4fw_ssgnp0p765v0c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 11:59:49" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : 0.000000 ;
    nom_voltage         : 0.765000 ;

    voltage_map(VDD, 0.765000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ssgnp0p765v0c"){
        process     : 1 ;
        temperature : 0.000000 ;
        voltage     : 0.765000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ssgnp0p765v0c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }



    type (AA_5_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 6 ;
        bit_from  : 5 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_5_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 6 ;
        bit_from  : 5 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA64X32M4FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 6 ;
        word_width      : 32 ;
    }
    functional_peak_current : 60456.500000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 1912.749600 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007320;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.880205, 0.896911, 0.916690, 0.948192, 0.997263" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.880205, 0.896911, 0.916690, 0.948192, 0.997263" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.792184, 0.807220, 0.825021, 0.853373, 0.897537" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.792184, 0.807220, 0.825021, 0.853373, 0.897537" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.880205, 0.896911, 0.916690, 0.948192, 0.997263" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.880205, 0.896911, 0.916690, 0.948192, 0.997263" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.792184, 0.807220, 0.825021, 0.853373, 0.897537" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.792184, 0.807220, 0.825021, 0.853373, 0.897537" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004102") ;
            }
            fall_power("scalar") {
                values ("0.004102") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007132;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.880205, 0.896911, 0.916690, 0.948192, 0.997263" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.880205, 0.896911, 0.916690, 0.948192, 0.997263" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.792184, 0.807220, 0.825021, 0.853373, 0.897537" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.792184, 0.807220, 0.825021, 0.853373, 0.897537" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.880205, 0.896911, 0.916690, 0.948192, 0.997263" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.880205, 0.896911, 0.916690, 0.948192, 0.997263" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.792184, 0.807220, 0.825021, 0.853373, 0.897537" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.792184, 0.807220, 0.825021, 0.853373, 0.897537" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004102") ;
            }
            fall_power("scalar") {
                values ("0.004102") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.001684;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.880205, 0.896911, 0.916690, 0.948192, 0.997263" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.880205, 0.896911, 0.916690, 0.948192, 0.997263" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.792184, 0.807220, 0.825021, 0.853373, 0.897537" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.792184, 0.807220, 0.825021, 0.853373, 0.897537" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.880205, 0.896911, 0.916690, 0.948192, 0.997263" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.880205, 0.896911, 0.916690, 0.948192, 0.997263" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.792184, 0.807220, 0.825021, 0.853373, 0.897537" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.792184, 0.807220, 0.825021, 0.853373, 0.897537" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004102") ;
            }
            fall_power("scalar") {
                values ("0.004102") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004039 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.151044, 0.167750, 0.187529, 0.219031, 0.268102" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.275023, 0.291729, 0.311507, 0.343010, 0.392080" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.880205, 0.896911, 0.916690, 0.948192, 0.997263" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.880205, 0.896911, 0.916690, 0.948192, 0.997263" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("0.880205" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("1.207820") ;
            }
            fall_power("scalar") {
                values ("0.134202") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("1.139850") ;
            }
            fall_power("scalar") {
                values ("0.126650") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("1.173835") ;
            }
            fall_power("scalar") {
                values ("0.130426") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.006510") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001826 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.231840, 0.247138, 0.267347, 0.305454, 0.370854",\
              "0.217657, 0.232955, 0.253164, 0.291271, 0.356670",\
              "0.200542, 0.215840, 0.236049, 0.274156, 0.339556",\
              "0.174290, 0.189588, 0.209797, 0.247905, 0.313304",\
              "0.136391, 0.151689, 0.171898, 0.210005, 0.275405"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.231840, 0.247138, 0.267347, 0.305454, 0.370854",\
              "0.217657, 0.232955, 0.253164, 0.291271, 0.356670",\
              "0.200542, 0.215840, 0.236049, 0.274156, 0.339556",\
              "0.174290, 0.189588, 0.209797, 0.247905, 0.313304",\
              "0.136391, 0.151689, 0.171898, 0.210005, 0.275405"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.126975, 0.120208, 0.111057, 0.098149, 0.080000",\
              "0.149516, 0.142748, 0.133597, 0.120690, 0.101851",\
              "0.176984, 0.170217, 0.161066, 0.148158, 0.129320",\
              "0.219380, 0.212612, 0.203461, 0.190554, 0.171715",\
              "0.285683, 0.278915, 0.269764, 0.256856, 0.238018"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.126975, 0.120208, 0.111057, 0.098149, 0.080000",\
              "0.149516, 0.142748, 0.133597, 0.120690, 0.101851",\
              "0.176984, 0.170217, 0.161066, 0.148158, 0.129320",\
              "0.219380, 0.212612, 0.203461, 0.190554, 0.171715",\
              "0.285683, 0.278915, 0.269764, 0.256856, 0.238018"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004102") ;
            }
            fall_power("scalar") {
                values ("0.004102") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_5_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001252 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.173258, 0.188443, 0.208661, 0.244653, 0.303410",\
              "0.157369, 0.172554, 0.192772, 0.228765, 0.287522",\
              "0.137836, 0.153021, 0.173239, 0.209232, 0.267989",\
              "0.107562, 0.122747, 0.142965, 0.178958, 0.237715",\
              "0.060115, 0.075300, 0.095517, 0.131510, 0.190267"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.173258, 0.188443, 0.208661, 0.244653, 0.303410",\
              "0.157369, 0.172554, 0.192772, 0.228765, 0.287522",\
              "0.137836, 0.153021, 0.173239, 0.209232, 0.267989",\
              "0.107562, 0.122747, 0.142965, 0.178958, 0.237715",\
              "0.060115, 0.075300, 0.095517, 0.131510, 0.190267"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.234451, 0.228010, 0.218934, 0.205503, 0.186047",\
              "0.256991, 0.250551, 0.241475, 0.228044, 0.208587",\
              "0.284459, 0.278019, 0.268944, 0.255512, 0.236056",\
              "0.326855, 0.320415, 0.311339, 0.297908, 0.278451",\
              "0.393158, 0.386717, 0.377642, 0.364210, 0.344754"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.234451, 0.228010, 0.218934, 0.205503, 0.186047",\
              "0.256991, 0.250551, 0.241475, 0.228044, 0.208587",\
              "0.284459, 0.278019, 0.268944, 0.255512, 0.236056",\
              "0.326855, 0.320415, 0.311339, 0.297908, 0.278451",\
              "0.393158, 0.386717, 0.377642, 0.364210, 0.344754"\
               ) ;
            }
        }

        
        pin(AA[5:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.031789") ;
            }
            fall_power("scalar") {
                values ("0.031789") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001611 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.119126, 0.136196, 0.158387, 0.197298, 0.261995",\
              "0.103238, 0.120308, 0.142499, 0.181410, 0.246107",\
              "0.083705, 0.100775, 0.122966, 0.161877, 0.226574",\
              "0.053431, 0.070501, 0.092692, 0.131603, 0.196300",\
              "0.005983, 0.023053, 0.045244, 0.084155, 0.148852"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.119126, 0.136196, 0.158387, 0.197298, 0.261995",\
              "0.103238, 0.120308, 0.142499, 0.181410, 0.246107",\
              "0.083705, 0.100775, 0.122966, 0.161877, 0.226574",\
              "0.053431, 0.070501, 0.092692, 0.131603, 0.196300",\
              "0.005983, 0.023053, 0.045244, 0.084155, 0.148852"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.312224, 0.294646, 0.272443, 0.234647, 0.181836",\
              "0.328324, 0.310746, 0.288543, 0.250747, 0.197936",\
              "0.347945, 0.330366, 0.308164, 0.270367, 0.217557",\
              "0.378227, 0.360649, 0.338446, 0.300650, 0.247839",\
              "0.425586, 0.408008, 0.385805, 0.348009, 0.295198"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.312224, 0.294646, 0.272443, 0.234647, 0.181836",\
              "0.328324, 0.310746, 0.288543, 0.250747, 0.197936",\
              "0.347945, 0.330366, 0.308164, 0.270367, 0.217557",\
              "0.378227, 0.360649, 0.338446, 0.300650, 0.247839",\
              "0.425586, 0.408008, 0.385805, 0.348009, 0.295198"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.011028") ;
            }
            fall_power("scalar") {
                values ("0.011028") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001696 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.134388, 0.151462, 0.173874, 0.213466, 0.279387",\
              "0.120205, 0.137279, 0.159691, 0.199283, 0.265203",\
              "0.103090, 0.120164, 0.142576, 0.182168, 0.248088",\
              "0.076839, 0.093912, 0.116324, 0.155916, 0.221837",\
              "0.038940, 0.056013, 0.078425, 0.118017, 0.183938"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.134388, 0.151462, 0.173874, 0.213466, 0.279387",\
              "0.120205, 0.137279, 0.159691, 0.199283, 0.265203",\
              "0.103090, 0.120164, 0.142576, 0.182168, 0.248088",\
              "0.076839, 0.093912, 0.116324, 0.155916, 0.221837",\
              "0.038940, 0.056013, 0.078425, 0.118017, 0.183938"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.254240, 0.238118, 0.218398, 0.186583, 0.133792",\
              "0.270340, 0.254219, 0.234499, 0.202683, 0.149892",\
              "0.289961, 0.273839, 0.254119, 0.222304, 0.169513",\
              "0.320243, 0.304122, 0.284402, 0.252586, 0.199795",\
              "0.367603, 0.351481, 0.331761, 0.299945, 0.247154"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.254240, 0.238118, 0.218398, 0.186583, 0.133792",\
              "0.270340, 0.254219, 0.234499, 0.202683, 0.149892",\
              "0.289961, 0.273839, 0.254119, 0.222304, 0.169513",\
              "0.320243, 0.304122, 0.284402, 0.252586, 0.199795",\
              "0.367603, 0.351481, 0.331761, 0.299945, 0.247154"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.007620") ;
            }
            fall_power("scalar") {
                values ("0.007620") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004054 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.100000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.270029, 0.277782, 0.283433, 0.290763, 0.300140" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.653843, 0.661595, 0.667246, 0.674576, 0.874000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.653843, 0.661595, 0.667246, 0.674576, 0.874000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.653843" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.679696") ;
            }
            fall_power("scalar") {
                values ("1.019546") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.007157") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001827 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.255582, 0.271531, 0.292098, 0.330658, 0.395930",\
              "0.238677, 0.254626, 0.275194, 0.313753, 0.379025",\
              "0.219970, 0.235919, 0.256486, 0.295045, 0.360317",\
              "0.193602, 0.209551, 0.230118, 0.268677, 0.333949",\
              "0.152272, 0.168221, 0.188788, 0.227347, 0.292619"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.255582, 0.271531, 0.292098, 0.330658, 0.395930",\
              "0.238677, 0.254626, 0.275194, 0.313753, 0.379025",\
              "0.219970, 0.235919, 0.256486, 0.295045, 0.360317",\
              "0.193602, 0.209551, 0.230118, 0.268677, 0.333949",\
              "0.152272, 0.168221, 0.188788, 0.227347, 0.292619"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.124032, 0.117168, 0.107915, 0.094775, 0.080000",\
              "0.134425, 0.127560, 0.118307, 0.105167, 0.086103",\
              "0.142471, 0.135607, 0.126353, 0.113214, 0.094149",\
              "0.152765, 0.145900, 0.136647, 0.123507, 0.104443",\
              "0.166081, 0.159217, 0.149963, 0.136824, 0.117759"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.124032, 0.117168, 0.107915, 0.094775, 0.080000",\
              "0.134425, 0.127560, 0.118307, 0.105167, 0.086103",\
              "0.142471, 0.135607, 0.126353, 0.113214, 0.094149",\
              "0.152765, 0.145900, 0.136647, 0.123507, 0.104443",\
              "0.166081, 0.159217, 0.149963, 0.136824, 0.117759"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004721") ;
            }
            fall_power("scalar") {
                values ("0.004721") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_5_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001248 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.185897, 0.197257, 0.209969, 0.229059, 0.254467",\
              "0.178455, 0.189815, 0.202527, 0.221617, 0.247025",\
              "0.172684, 0.184044, 0.196756, 0.215846, 0.241254",\
              "0.165358, 0.176718, 0.189430, 0.208520, 0.233928",\
              "0.155812, 0.167171, 0.179883, 0.198973, 0.224381"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.185897, 0.197257, 0.209969, 0.229059, 0.254467",\
              "0.178455, 0.189815, 0.202527, 0.221617, 0.247025",\
              "0.172684, 0.184044, 0.196756, 0.215846, 0.241254",\
              "0.165358, 0.176718, 0.189430, 0.208520, 0.233928",\
              "0.155812, 0.167171, 0.179883, 0.198973, 0.224381"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.159503, 0.154192, 0.148875, 0.140996, 0.129851",\
              "0.169896, 0.164584, 0.159267, 0.151389, 0.140244",\
              "0.177942, 0.172631, 0.167313, 0.159435, 0.148290",\
              "0.188236, 0.182924, 0.177607, 0.169729, 0.158584",\
              "0.201552, 0.196241, 0.190923, 0.183045, 0.171900"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.159503, 0.154192, 0.148875, 0.140996, 0.129851",\
              "0.169896, 0.164584, 0.159267, 0.151389, 0.140244",\
              "0.177942, 0.172631, 0.167313, 0.159435, 0.148290",\
              "0.188236, 0.182924, 0.177607, 0.169729, 0.158584",\
              "0.201552, 0.196241, 0.190923, 0.183045, 0.171900"\
               ) ;
            }
        }

        
        pin(AB[5:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.031789") ;
            }
            fall_power("scalar") {
                values ("0.031789") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.316770, 0.351970, 0.384770, 0.448929, 0.576661",\
              "0.324522, 0.359722, 0.392523, 0.456682, 0.584413",\
              "0.330174, 0.365373, 0.398174, 0.462333, 0.590064",\
              "0.337504, 0.372703, 0.405504, 0.469663, 0.597394",\
              "0.346881, 0.382081, 0.414882, 0.479041, 0.606772"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.316770, 0.351970, 0.384770, 0.448929, 0.576661",\
              "0.324522, 0.359722, 0.392523, 0.456682, 0.584413",\
              "0.330174, 0.365373, 0.398174, 0.462333, 0.590064",\
              "0.337504, 0.372703, 0.405504, 0.469663, 0.597394",\
              "0.346881, 0.382081, 0.414882, 0.479041, 0.606772"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.177815, 0.200018, 0.223311, 0.267130, 0.354056",\
              "0.185198, 0.207401, 0.230694, 0.274514, 0.361439",\
              "0.190580, 0.212783, 0.236076, 0.279896, 0.366821",\
              "0.197561, 0.219764, 0.243058, 0.286876, 0.373802",\
              "0.206492, 0.228695, 0.251989, 0.295808, 0.382734"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.177815, 0.200018, 0.223311, 0.267130, 0.354056",\
              "0.185198, 0.207401, 0.230694, 0.274514, 0.361439",\
              "0.190580, 0.212783, 0.236076, 0.279896, 0.366821",\
              "0.197561, 0.219764, 0.243058, 0.286876, 0.373802",\
              "0.206492, 0.228695, 0.251989, 0.295808, 0.382734"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.022465, 0.072802, 0.133457, 0.256920, 0.510525" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.022465, 0.072802, 0.133457, 0.256920, 0.510525" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.015352, 0.052477, 0.094448, 0.180272, 0.354720" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.015352, 0.052477, 0.094448, 0.180272, 0.354720" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.003467, 0.003467, 0.003467, 0.003467, 0.003467") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 0.316155;
  }
  


}   /* cell() */

}   /* library() */

