Fitter report for de0_vga_qsys
Wed Feb 15 22:22:10 2012
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. Dual Purpose and Dedicated Pins
 18. I/O Bank Usage
 19. All Package Pins
 20. PLL Summary
 21. PLL Usage
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. Fitter DSP Block Usage Summary
 30. DSP Block Details
 31. Interconnect Usage Summary
 32. LAB Logic Elements
 33. LAB-wide Signals
 34. LAB Signals Sourced
 35. LAB Signals Sourced Out
 36. LAB Distinct Inputs
 37. I/O Rules Summary
 38. I/O Rules Details
 39. I/O Rules Matrix
 40. Fitter Device Options
 41. Operating Settings and Conditions
 42. Estimated Delay Added for Hold Timing Summary
 43. Estimated Delay Added for Hold Timing Details
 44. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+------------------------------------+------------------------------------------+
; Fitter Status                      ; Successful - Wed Feb 15 22:22:10 2012    ;
; Quartus II 32-bit Version          ; 11.1 Build 173 11/01/2011 SJ Web Edition ;
; Revision Name                      ; de0_vga_qsys                             ;
; Top-level Entity Name              ; de0_vga_qsys                             ;
; Family                             ; Cyclone III                              ;
; Device                             ; EP3C16F484C6                             ;
; Timing Models                      ; Final                                    ;
; Total logic elements               ; 3,710 / 15,408 ( 24 % )                  ;
;     Total combinational functions  ; 3,051 / 15,408 ( 20 % )                  ;
;     Dedicated logic registers      ; 2,457 / 15,408 ( 16 % )                  ;
; Total registers                    ; 2525                                     ;
; Total pins                         ; 62 / 347 ( 18 % )                        ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 46,720 / 516,096 ( 9 % )                 ;
; Embedded Multiplier 9-bit elements ; 4 / 112 ( 4 % )                          ;
; Total PLLs                         ; 1 / 4 ( 25 % )                           ;
+------------------------------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP3C16F484C6                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; Off                                   ; Off                                   ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; RAM Bit Reservation (Cyclone III)                                          ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------+
; I/O Assignment Warnings                ;
+---------------+------------------------+
; Pin Name      ; Reason                 ;
+---------------+------------------------+
; LEDG[0]       ; Missing drive strength ;
; LEDG[1]       ; Missing drive strength ;
; LEDG[2]       ; Missing drive strength ;
; LEDG[3]       ; Missing drive strength ;
; LEDG[4]       ; Missing drive strength ;
; LEDG[5]       ; Missing drive strength ;
; LEDG[6]       ; Missing drive strength ;
; LEDG[7]       ; Missing drive strength ;
; LEDG[8]       ; Missing drive strength ;
; LEDG[9]       ; Missing drive strength ;
; DRAM_CLK      ; Missing drive strength ;
; DRAM_CKE      ; Missing drive strength ;
; DRAM_ADDR[0]  ; Missing drive strength ;
; DRAM_ADDR[1]  ; Missing drive strength ;
; DRAM_ADDR[2]  ; Missing drive strength ;
; DRAM_ADDR[3]  ; Missing drive strength ;
; DRAM_ADDR[4]  ; Missing drive strength ;
; DRAM_ADDR[5]  ; Missing drive strength ;
; DRAM_ADDR[6]  ; Missing drive strength ;
; DRAM_ADDR[7]  ; Missing drive strength ;
; DRAM_ADDR[8]  ; Missing drive strength ;
; DRAM_ADDR[9]  ; Missing drive strength ;
; DRAM_ADDR[10] ; Missing drive strength ;
; DRAM_ADDR[11] ; Missing drive strength ;
; DRAM_BA[0]    ; Missing drive strength ;
; DRAM_BA[1]    ; Missing drive strength ;
; DRAM_CS_N     ; Missing drive strength ;
; DRAM_CAS_N    ; Missing drive strength ;
; DRAM_RAS_N    ; Missing drive strength ;
; DRAM_WE_N     ; Missing drive strength ;
; DRAM_UDQM     ; Missing drive strength ;
; DRAM_LDQM     ; Missing drive strength ;
; DRAM_DQ[0]    ; Missing drive strength ;
; DRAM_DQ[1]    ; Missing drive strength ;
; DRAM_DQ[2]    ; Missing drive strength ;
; DRAM_DQ[3]    ; Missing drive strength ;
; DRAM_DQ[4]    ; Missing drive strength ;
; DRAM_DQ[5]    ; Missing drive strength ;
; DRAM_DQ[6]    ; Missing drive strength ;
; DRAM_DQ[7]    ; Missing drive strength ;
; DRAM_DQ[8]    ; Missing drive strength ;
; DRAM_DQ[9]    ; Missing drive strength ;
; DRAM_DQ[10]   ; Missing drive strength ;
; DRAM_DQ[11]   ; Missing drive strength ;
; DRAM_DQ[12]   ; Missing drive strength ;
; DRAM_DQ[13]   ; Missing drive strength ;
; DRAM_DQ[14]   ; Missing drive strength ;
; DRAM_DQ[15]   ; Missing drive strength ;
+---------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[0]                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[0]                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[0]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[1]                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[1]                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[1]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[2]                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[2]                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[2]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[3]                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[3]                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[3]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[4]                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[4]                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[4]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[5]                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[5]                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[5]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[6]                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[6]                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[6]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[7]                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[7]                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[7]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[8]                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[8]                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[8]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[9]                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[9]                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[9]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[10]                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[10]                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[10]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[11]                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[11]                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[11]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[12]                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[12]                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[12]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[13]                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[13]                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[13]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[14]                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[14]                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[14]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[15]                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[15]                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[15]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[0] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[0] ; PORTBDATAOUT     ;                       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[1] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[1] ; PORTBDATAOUT     ;                       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[2] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[2] ; PORTBDATAOUT     ;                       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[3] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[3] ; PORTBDATAOUT     ;                       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[4] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[4] ; PORTBDATAOUT     ;                       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[5] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[5] ; PORTBDATAOUT     ;                       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[6] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[6] ; PORTBDATAOUT     ;                       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[7] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[7] ; PORTBDATAOUT     ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_addr[0]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[0]~output                                                                                                                                                                                                                ; I                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_addr[1]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[1]~output                                                                                                                                                                                                                ; I                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_addr[2]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[2]~output                                                                                                                                                                                                                ; I                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_addr[3]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[3]~output                                                                                                                                                                                                                ; I                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_addr[4]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[4]~output                                                                                                                                                                                                                ; I                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_addr[5]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[5]~output                                                                                                                                                                                                                ; I                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_addr[6]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[6]~output                                                                                                                                                                                                                ; I                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_addr[7]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[7]~output                                                                                                                                                                                                                ; I                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_addr[8]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[8]~output                                                                                                                                                                                                                ; I                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_addr[9]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[9]~output                                                                                                                                                                                                                ; I                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_addr[10]                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[10]~output                                                                                                                                                                                                               ; I                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_addr[11]                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[11]~output                                                                                                                                                                                                               ; I                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_bank[0]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[0]~output                                                                                                                                                                                                                  ; I                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_bank[1]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[1]~output                                                                                                                                                                                                                  ; I                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_cmd[0]                                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:qsys_system_0|system_sdram_0:sdram_0|m_cmd[0]~_Duplicate_1                                                                                                                                                                  ; Q                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_cmd[0]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_WE_N~output                                                                                                                                                                                                                   ; I                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_cmd[0]                                                                ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                    ;                  ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_cmd[1]                                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:qsys_system_0|system_sdram_0:sdram_0|m_cmd[1]~_Duplicate_1                                                                                                                                                                  ; Q                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_cmd[1]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CAS_N~output                                                                                                                                                                                                                  ; I                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_cmd[1]                                                                ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                    ;                  ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_cmd[2]                                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:qsys_system_0|system_sdram_0:sdram_0|m_cmd[2]~_Duplicate_1                                                                                                                                                                  ; Q                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_cmd[2]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_RAS_N~output                                                                                                                                                                                                                  ; I                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_cmd[2]                                                                ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                    ;                  ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_cmd[3]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CS_N~output                                                                                                                                                                                                                   ; I                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_cmd[3]                                                                ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                    ;                  ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_data[0]                                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:qsys_system_0|system_sdram_0:sdram_0|m_data[0]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_data[0]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                  ; I                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_data[1]                                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:qsys_system_0|system_sdram_0:sdram_0|m_data[1]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_data[1]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                  ; I                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_data[2]                                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:qsys_system_0|system_sdram_0:sdram_0|m_data[2]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_data[2]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                  ; I                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_data[3]                                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:qsys_system_0|system_sdram_0:sdram_0|m_data[3]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_data[3]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                  ; I                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_data[4]                                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:qsys_system_0|system_sdram_0:sdram_0|m_data[4]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_data[4]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                  ; I                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_data[5]                                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:qsys_system_0|system_sdram_0:sdram_0|m_data[5]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_data[5]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                  ; I                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_data[6]                                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:qsys_system_0|system_sdram_0:sdram_0|m_data[6]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_data[6]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                  ; I                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_data[7]                                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:qsys_system_0|system_sdram_0:sdram_0|m_data[7]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_data[7]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                  ; I                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_data[8]                                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:qsys_system_0|system_sdram_0:sdram_0|m_data[8]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_data[8]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                  ; I                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_data[9]                                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:qsys_system_0|system_sdram_0:sdram_0|m_data[9]~_Duplicate_1                                                                                                                                                                 ; Q                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_data[9]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                  ; I                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_data[10]                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:qsys_system_0|system_sdram_0:sdram_0|m_data[10]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_data[10]                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                 ; I                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_data[11]                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:qsys_system_0|system_sdram_0:sdram_0|m_data[11]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_data[11]                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                 ; I                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_data[12]                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:qsys_system_0|system_sdram_0:sdram_0|m_data[12]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_data[12]                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                 ; I                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_data[13]                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:qsys_system_0|system_sdram_0:sdram_0|m_data[13]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_data[13]                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                 ; I                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_data[14]                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:qsys_system_0|system_sdram_0:sdram_0|m_data[14]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_data[14]                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                 ; I                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_data[15]                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:qsys_system_0|system_sdram_0:sdram_0|m_data[15]~_Duplicate_1                                                                                                                                                                ; Q                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_data[15]                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                 ; I                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_dqm[0]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_LDQM~output                                                                                                                                                                                                                   ; I                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_dqm[1]                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_UDQM~output                                                                                                                                                                                                                   ; I                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe                                                                      ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_1                                                                                                                                                                        ; Q                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe                                                                      ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                  ; OE               ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe                                                                      ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                    ;                  ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_1                                                         ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_2                                                                                                                                                                        ; Q                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_1                                                         ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                  ; OE               ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_1                                                         ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                    ;                  ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_2                                                         ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_3                                                                                                                                                                        ; Q                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_2                                                         ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                  ; OE               ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_2                                                         ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                    ;                  ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_3                                                         ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_4                                                                                                                                                                        ; Q                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_3                                                         ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                  ; OE               ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_3                                                         ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                    ;                  ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_4                                                         ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_5                                                                                                                                                                        ; Q                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_4                                                         ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                  ; OE               ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_4                                                         ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                    ;                  ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_5                                                         ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_6                                                                                                                                                                        ; Q                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_5                                                         ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                  ; OE               ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_5                                                         ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                    ;                  ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_6                                                         ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_7                                                                                                                                                                        ; Q                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_6                                                         ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                  ; OE               ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_6                                                         ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                    ;                  ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_7                                                         ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_8                                                                                                                                                                        ; Q                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_7                                                         ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                  ; OE               ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_7                                                         ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                    ;                  ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_8                                                         ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_9                                                                                                                                                                        ; Q                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_8                                                         ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                  ; OE               ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_8                                                         ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                    ;                  ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_9                                                         ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_10                                                                                                                                                                       ; Q                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_9                                                         ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                  ; OE               ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_9                                                         ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                    ;                  ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_10                                                        ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_11                                                                                                                                                                       ; Q                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_10                                                        ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                 ; OE               ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_10                                                        ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                    ;                  ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_11                                                        ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_12                                                                                                                                                                       ; Q                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_11                                                        ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                 ; OE               ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_11                                                        ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                    ;                  ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_12                                                        ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_13                                                                                                                                                                       ; Q                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_12                                                        ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                 ; OE               ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_12                                                        ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                    ;                  ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_13                                                        ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_14                                                                                                                                                                       ; Q                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_13                                                        ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                 ; OE               ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_13                                                        ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                    ;                  ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_14                                                        ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_15                                                                                                                                                                       ; Q                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_14                                                        ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                 ; OE               ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_14                                                        ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                    ;                  ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_15                                                        ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                 ; OE               ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_15                                                        ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                    ;                  ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|za_data[0]                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[0]~input                                                                                                                                                                                                                   ; O                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|za_data[1]                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[1]~input                                                                                                                                                                                                                   ; O                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|za_data[2]                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[2]~input                                                                                                                                                                                                                   ; O                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|za_data[3]                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[3]~input                                                                                                                                                                                                                   ; O                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|za_data[4]                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[4]~input                                                                                                                                                                                                                   ; O                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|za_data[5]                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[5]~input                                                                                                                                                                                                                   ; O                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|za_data[6]                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[6]~input                                                                                                                                                                                                                   ; O                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|za_data[7]                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[7]~input                                                                                                                                                                                                                   ; O                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|za_data[8]                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[8]~input                                                                                                                                                                                                                   ; O                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|za_data[9]                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[9]~input                                                                                                                                                                                                                   ; O                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|za_data[10]                                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[10]~input                                                                                                                                                                                                                  ; O                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|za_data[11]                                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[11]~input                                                                                                                                                                                                                  ; O                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|za_data[12]                                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[12]~input                                                                                                                                                                                                                  ; O                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|za_data[13]                                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[13]~input                                                                                                                                                                                                                  ; O                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|za_data[14]                                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[14]~input                                                                                                                                                                                                                  ; O                ;                       ;
; system:qsys_system_0|system_sdram_0:sdram_0|za_data[15]                                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[15]~input                                                                                                                                                                                                                  ; O                ;                       ;
+---------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                         ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+
; Location                    ;                ;              ; CLOCK_50_2       ; PIN_B12       ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_ADDR[12]    ; PIN_C8        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[0]       ; PIN_P7        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[10]      ; PIN_N1        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[11]      ; PIN_M3        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[12]      ; PIN_M2        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[13]      ; PIN_M1        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[14]      ; PIN_L7        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[15]      ; PIN_L6        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[16]      ; PIN_AA2       ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[17]      ; PIN_M5        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[18]      ; PIN_M6        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[19]      ; PIN_P1        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[1]       ; PIN_P5        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[20]      ; PIN_P3        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[21]      ; PIN_R2        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[2]       ; PIN_P6        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[3]       ; PIN_N7        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[4]       ; PIN_N5        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[5]       ; PIN_N6        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[6]       ; PIN_M8        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[7]       ; PIN_M4        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[8]       ; PIN_P2        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_ADDR[9]       ; PIN_N2        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_BYTE_N        ; PIN_AA1       ; QSF Assignment             ;
; Location                    ;                ;              ; FL_CE_N          ; PIN_N8        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_DQ15_AM1      ; PIN_Y2        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_DQ[0]         ; PIN_R7        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_DQ[10]        ; PIN_T4        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_DQ[11]        ; PIN_U2        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_DQ[12]        ; PIN_V1        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_DQ[13]        ; PIN_V4        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_DQ[14]        ; PIN_W2        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_DQ[1]         ; PIN_P8        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_DQ[2]         ; PIN_R8        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_DQ[3]         ; PIN_U1        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_DQ[4]         ; PIN_V2        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_DQ[5]         ; PIN_V3        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_DQ[6]         ; PIN_W1        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_DQ[7]         ; PIN_Y1        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_DQ[8]         ; PIN_T5        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_DQ[9]         ; PIN_T7        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_OE_N          ; PIN_R6        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_RST_N         ; PIN_R1        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_RY            ; PIN_M7        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_WE_N          ; PIN_P4        ; QSF Assignment             ;
; Location                    ;                ;              ; FL_WP_N          ; PIN_T3        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[0]        ; PIN_AB16      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[10]       ; PIN_AB8       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[11]       ; PIN_AA8       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[12]       ; PIN_AB5       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[13]       ; PIN_AA5       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[14]       ; PIN_AB4       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[15]       ; PIN_AA4       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[16]       ; PIN_V14       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[17]       ; PIN_U14       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[18]       ; PIN_Y13       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[19]       ; PIN_W13       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[1]        ; PIN_AA16      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[20]       ; PIN_U13       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[21]       ; PIN_V12       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[22]       ; PIN_R10       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[23]       ; PIN_V11       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[24]       ; PIN_Y10       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[25]       ; PIN_W10       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[26]       ; PIN_T8        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[27]       ; PIN_V8        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[28]       ; PIN_W7        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[29]       ; PIN_W6        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[2]        ; PIN_AA15      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[30]       ; PIN_V5        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[31]       ; PIN_U7        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[3]        ; PIN_AB15      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[4]        ; PIN_AA14      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[5]        ; PIN_AB14      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[6]        ; PIN_AB13      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[7]        ; PIN_AA13      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[8]        ; PIN_AB10      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[9]        ; PIN_AA10      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[0]        ; PIN_AA20      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[10]       ; PIN_U15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[11]       ; PIN_T15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[12]       ; PIN_W15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[13]       ; PIN_V15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[14]       ; PIN_AB9       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[15]       ; PIN_AA9       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[16]       ; PIN_AA7       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[17]       ; PIN_AB7       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[18]       ; PIN_T14       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[19]       ; PIN_R14       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[1]        ; PIN_AB20      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[20]       ; PIN_U12       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[21]       ; PIN_T12       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[22]       ; PIN_R11       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[23]       ; PIN_R12       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[24]       ; PIN_U10       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[25]       ; PIN_T10       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[26]       ; PIN_U9        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[27]       ; PIN_T9        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[28]       ; PIN_Y7        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[29]       ; PIN_U8        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[2]        ; PIN_AA19      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[30]       ; PIN_V6        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[31]       ; PIN_V7        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[3]        ; PIN_AB19      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[4]        ; PIN_AB18      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[5]        ; PIN_AA18      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[6]        ; PIN_AA17      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[7]        ; PIN_AB17      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[8]        ; PIN_Y17       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[9]        ; PIN_W17       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_CLKIN_N0    ; PIN_AB12      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_CLKIN_N1    ; PIN_AB11      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_CLKIN_P0    ; PIN_AA12      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_CLKIN_P1    ; PIN_AA11      ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_CLKOUT_N0   ; PIN_AB3       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_CLKOUT_N1   ; PIN_R16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_CLKOUT_P0   ; PIN_AA3       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_CLKOUT_P1   ; PIN_T16       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX0[0]          ; PIN_E11       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX0[1]          ; PIN_F11       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX0[2]          ; PIN_H12       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX0[3]          ; PIN_H13       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX0[4]          ; PIN_G12       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX0[5]          ; PIN_F12       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX0[6]          ; PIN_F13       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX0[7]          ; PIN_D13       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX1[0]          ; PIN_A13       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX1[1]          ; PIN_B13       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX1[2]          ; PIN_C13       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX1[3]          ; PIN_A14       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX1[4]          ; PIN_B14       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX1[5]          ; PIN_E14       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX1[6]          ; PIN_A15       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX1[7]          ; PIN_B15       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX2[0]          ; PIN_D15       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX2[1]          ; PIN_A16       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX2[2]          ; PIN_B16       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX2[3]          ; PIN_E15       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX2[4]          ; PIN_A17       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX2[5]          ; PIN_B17       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX2[6]          ; PIN_F14       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX2[7]          ; PIN_A18       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX3[0]          ; PIN_B18       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX3[1]          ; PIN_F15       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX3[2]          ; PIN_A19       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX3[3]          ; PIN_B19       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX3[4]          ; PIN_C19       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX3[5]          ; PIN_D19       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX3[6]          ; PIN_G15       ; QSF Assignment             ;
; Location                    ;                ;              ; HEX3[7]          ; PIN_G16       ; QSF Assignment             ;
; Location                    ;                ;              ; LCD_BLON         ; PIN_F21       ; QSF Assignment             ;
; Location                    ;                ;              ; LCD_DATA[0]      ; PIN_D22       ; QSF Assignment             ;
; Location                    ;                ;              ; LCD_DATA[1]      ; PIN_D21       ; QSF Assignment             ;
; Location                    ;                ;              ; LCD_DATA[2]      ; PIN_C22       ; QSF Assignment             ;
; Location                    ;                ;              ; LCD_DATA[3]      ; PIN_C21       ; QSF Assignment             ;
; Location                    ;                ;              ; LCD_DATA[4]      ; PIN_B22       ; QSF Assignment             ;
; Location                    ;                ;              ; LCD_DATA[5]      ; PIN_B21       ; QSF Assignment             ;
; Location                    ;                ;              ; LCD_DATA[6]      ; PIN_D20       ; QSF Assignment             ;
; Location                    ;                ;              ; LCD_DATA[7]      ; PIN_C20       ; QSF Assignment             ;
; Location                    ;                ;              ; LCD_EN           ; PIN_E21       ; QSF Assignment             ;
; Location                    ;                ;              ; LCD_RS           ; PIN_F22       ; QSF Assignment             ;
; Location                    ;                ;              ; LCD_RW           ; PIN_E22       ; QSF Assignment             ;
; Location                    ;                ;              ; PS2_KBCLK        ; PIN_P22       ; QSF Assignment             ;
; Location                    ;                ;              ; PS2_KBDAT        ; PIN_P21       ; QSF Assignment             ;
; Location                    ;                ;              ; PS2_MSCLK        ; PIN_R21       ; QSF Assignment             ;
; Location                    ;                ;              ; PS2_MSDAT        ; PIN_R22       ; QSF Assignment             ;
; Location                    ;                ;              ; SD_CLK           ; PIN_Y21       ; QSF Assignment             ;
; Location                    ;                ;              ; SD_CMD           ; PIN_Y22       ; QSF Assignment             ;
; Location                    ;                ;              ; SD_DAT0          ; PIN_AA22      ; QSF Assignment             ;
; Location                    ;                ;              ; SD_DAT3          ; PIN_W21       ; QSF Assignment             ;
; Location                    ;                ;              ; SD_WP_N          ; PIN_W20       ; QSF Assignment             ;
; Location                    ;                ;              ; UART_CTS         ; PIN_V21       ; QSF Assignment             ;
; Location                    ;                ;              ; UART_RTS         ; PIN_V22       ; QSF Assignment             ;
; Location                    ;                ;              ; UART_RXD         ; PIN_U22       ; QSF Assignment             ;
; Location                    ;                ;              ; UART_TXD         ; PIN_U21       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_B[0]         ; PIN_K22       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_B[1]         ; PIN_K21       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_B[2]         ; PIN_J22       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_B[3]         ; PIN_K18       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_G[0]         ; PIN_H22       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_G[1]         ; PIN_J17       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_G[2]         ; PIN_K17       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_G[3]         ; PIN_J21       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_HS           ; PIN_L21       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_R[0]         ; PIN_H19       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_R[1]         ; PIN_H17       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_R[2]         ; PIN_H20       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_R[3]         ; PIN_H21       ; QSF Assignment             ;
; Location                    ;                ;              ; VGA_VS           ; PIN_L22       ; QSF Assignment             ;
; I/O Standard                ;                ;              ; CLOCK_50_2       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; DRAM_ADDR[12]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_ADDR[0]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_ADDR[10]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_ADDR[11]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_ADDR[12]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_ADDR[13]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_ADDR[14]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_ADDR[15]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_ADDR[16]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_ADDR[17]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_ADDR[18]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_ADDR[19]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_ADDR[1]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_ADDR[20]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_ADDR[21]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_ADDR[2]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_ADDR[3]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_ADDR[4]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_ADDR[5]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_ADDR[6]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_ADDR[7]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_ADDR[8]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_ADDR[9]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_BYTE_N        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_CE_N          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_DQ15_AM1      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_DQ[0]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_DQ[10]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_DQ[11]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_DQ[12]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_DQ[13]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_DQ[14]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_DQ[1]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_DQ[2]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_DQ[3]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_DQ[4]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_DQ[5]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_DQ[6]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_DQ[7]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_DQ[8]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_DQ[9]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_OE_N          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_RST_N         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_RY            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_WE_N          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; FL_WP_N          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_0[0]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_0[10]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_0[11]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_0[12]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_0[13]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_0[14]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_0[15]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_0[16]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_0[17]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_0[18]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_0[19]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_0[1]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_0[20]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_0[21]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_0[22]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_0[23]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_0[24]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_0[25]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_0[26]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_0[27]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_0[28]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_0[29]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_0[2]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_0[30]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_0[31]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_0[3]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_0[4]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_0[5]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_0[6]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_0[7]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_0[8]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_0[9]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_1[0]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_1[10]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_1[11]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_1[12]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_1[13]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_1[14]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_1[15]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_1[16]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_1[17]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_1[18]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_1[19]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_1[1]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_1[20]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_1[21]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_1[22]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_1[23]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_1[24]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_1[25]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_1[26]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_1[27]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_1[28]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_1[29]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_1[2]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_1[30]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_1[31]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_1[3]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_1[4]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_1[5]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_1[6]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_1[7]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_1[8]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_1[9]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_CLKIN_N0    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_CLKIN_N1    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_CLKIN_P0    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_CLKIN_P1    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_CLKOUT_N0   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_CLKOUT_N1   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_CLKOUT_P0   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; GPIO_CLKOUT_P1   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; HEX0[0]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; HEX0[1]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; HEX0[2]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; HEX0[3]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; HEX0[4]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; HEX0[5]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; HEX0[6]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; HEX0[7]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; HEX1[0]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; HEX1[1]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; HEX1[2]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; HEX1[3]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; HEX1[4]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; HEX1[5]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; HEX1[6]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; HEX1[7]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; HEX2[0]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; HEX2[1]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; HEX2[2]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; HEX2[3]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; HEX2[4]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; HEX2[5]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; HEX2[6]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; HEX2[7]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; HEX3[0]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; HEX3[1]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; HEX3[2]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; HEX3[3]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; HEX3[4]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; HEX3[5]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; HEX3[6]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; HEX3[7]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; LCD_BLON         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; LCD_DATA[0]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; LCD_DATA[1]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; LCD_DATA[2]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; LCD_DATA[3]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; LCD_DATA[4]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; LCD_DATA[5]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; LCD_DATA[6]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; LCD_DATA[7]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; LCD_EN           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; LCD_RS           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; LCD_RW           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; PS2_KBCLK        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; PS2_KBDAT        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; PS2_MSCLK        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; PS2_MSDAT        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; SD_CLK           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; SD_CMD           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; SD_DAT0          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; SD_DAT3          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; SD_WP_N          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; UART_CTS         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; UART_RTS         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; UART_RXD         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; UART_TXD         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; VGA_B[0]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; VGA_B[1]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; VGA_B[2]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; VGA_B[3]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; VGA_G[0]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; VGA_G[1]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; VGA_G[2]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; VGA_G[3]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; VGA_HS           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; VGA_R[0]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; VGA_R[1]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; VGA_R[2]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; VGA_R[3]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ;                ;              ; VGA_VS           ; 3.3-V LVTTL   ; QSF Assignment             ;
; Fast Input Register         ; system_sdram_0 ;              ; za_data[0]       ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_0 ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_0 ;              ; za_data[10]      ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_0 ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_0 ;              ; za_data[11]      ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_0 ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_0 ;              ; za_data[12]      ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_0 ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_0 ;              ; za_data[13]      ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_0 ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_0 ;              ; za_data[14]      ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_0 ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_0 ;              ; za_data[15]      ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_0 ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_0 ;              ; za_data[1]       ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_0 ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_0 ;              ; za_data[2]       ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_0 ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_0 ;              ; za_data[3]       ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_0 ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_0 ;              ; za_data[4]       ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_0 ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_0 ;              ; za_data[5]       ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_0 ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_0 ;              ; za_data[6]       ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_0 ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_0 ;              ; za_data[7]       ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_0 ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_0 ;              ; za_data[8]       ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_0 ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_0 ;              ; za_data[9]       ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram_0 ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; system_sdram_0 ;              ; m_addr[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; system_sdram_0 ;              ; m_addr[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; system_sdram_0 ;              ; m_addr[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; system_sdram_0 ;              ; m_addr[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; system_sdram_0 ;              ; m_addr[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; system_sdram_0 ;              ; m_addr[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; system_sdram_0 ;              ; m_addr[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; system_sdram_0 ;              ; m_addr[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; system_sdram_0 ;              ; m_addr[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; system_sdram_0 ;              ; m_addr[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; system_sdram_0 ;              ; m_addr[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; system_sdram_0 ;              ; m_addr[9]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; system_sdram_0 ;              ; m_bank[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; system_sdram_0 ;              ; m_bank[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; system_sdram_0 ;              ; m_cmd[0]         ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; system_sdram_0 ;              ; m_cmd[1]         ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; system_sdram_0 ;              ; m_cmd[2]         ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; system_sdram_0 ;              ; m_cmd[3]         ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; system_sdram_0 ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; system_sdram_0 ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; system_sdram_0 ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; system_sdram_0 ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; system_sdram_0 ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; system_sdram_0 ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; system_sdram_0 ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; system_sdram_0 ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; system_sdram_0 ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; system_sdram_0 ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; system_sdram_0 ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; system_sdram_0 ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; system_sdram_0 ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; system_sdram_0 ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; system_sdram_0 ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; system_sdram_0 ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; system_sdram_0 ;              ; m_dqm[0]         ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; system_sdram_0 ;              ; m_dqm[1]         ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram_0 ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram_0 ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram_0 ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram_0 ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram_0 ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram_0 ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram_0 ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram_0 ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram_0 ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram_0 ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram_0 ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram_0 ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram_0 ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram_0 ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram_0 ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram_0 ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 5873 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 5873 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 5442    ; 0                 ; N/A                     ; Source File       ;
; pzdyqx:nabboc                  ; 190     ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 228     ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 13      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/darius/Projects/altera/de0_vga/hw/de0_vga_qsys/de0_vga_qsys.pin.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                                                     ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                               ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Total logic elements                        ; 3,710 / 15,408 ( 24 % )                                                                             ;
;     -- Combinational with no register       ; 1253                                                                                                ;
;     -- Register only                        ; 659                                                                                                 ;
;     -- Combinational with a register        ; 1798                                                                                                ;
;                                             ;                                                                                                     ;
; Logic element usage by number of LUT inputs ;                                                                                                     ;
;     -- 4 input functions                    ; 1478                                                                                                ;
;     -- 3 input functions                    ; 1052                                                                                                ;
;     -- <=2 input functions                  ; 521                                                                                                 ;
;     -- Register only                        ; 659                                                                                                 ;
;                                             ;                                                                                                     ;
; Logic elements by mode                      ;                                                                                                     ;
;     -- normal mode                          ; 2655                                                                                                ;
;     -- arithmetic mode                      ; 396                                                                                                 ;
;                                             ;                                                                                                     ;
; Total registers*                            ; 2,525 / 17,068 ( 15 % )                                                                             ;
;     -- Dedicated logic registers            ; 2,457 / 15,408 ( 16 % )                                                                             ;
;     -- I/O registers                        ; 68 / 1,660 ( 4 % )                                                                                  ;
;                                             ;                                                                                                     ;
; Total LABs:  partially or completely used   ; 292 / 963 ( 30 % )                                                                                  ;
; User inserted logic elements                ; 0                                                                                                   ;
; Virtual pins                                ; 0                                                                                                   ;
; I/O pins                                    ; 62 / 347 ( 18 % )                                                                                   ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )                                                                                      ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )                                                                                      ;
; Global signals                              ; 13                                                                                                  ;
; M9Ks                                        ; 11 / 56 ( 20 % )                                                                                    ;
; Total block memory bits                     ; 46,720 / 516,096 ( 9 % )                                                                            ;
; Total block memory implementation bits      ; 101,376 / 516,096 ( 20 % )                                                                          ;
; Embedded Multiplier 9-bit elements          ; 4 / 112 ( 4 % )                                                                                     ;
; PLLs                                        ; 1 / 4 ( 25 % )                                                                                      ;
; Global clocks                               ; 13 / 20 ( 65 % )                                                                                    ;
; JTAGs                                       ; 1 / 1 ( 100 % )                                                                                     ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                                                                                       ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                                                                                       ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                                                                                       ;
; Average interconnect usage (total/H/V)      ; 11% / 10% / 12%                                                                                     ;
; Peak interconnect usage (total/H/V)         ; 43% / 42% / 46%                                                                                     ;
; Maximum fan-out node                        ; system:qsys_system_0|system_sysclks:sysclks|system_sysclks_altpll_3pa2:sd1|wire_pll7_clk[0]~clkctrl ;
; Maximum fan-out                             ; 1531                                                                                                ;
; Highest non-global fan-out signal           ; system:qsys_system_0|system_cpu_0:cpu_0|W_stall~2                                                   ;
; Highest non-global fan-out                  ; 661                                                                                                 ;
; Total fan-out                               ; 20433                                                                                               ;
; Average fan-out                             ; 3.30                                                                                                ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                          ;
+----------------------------------------------+-----------------------+-----------------------+----------------------+--------------------------------+
; Statistic                                    ; Top                   ; pzdyqx:nabboc         ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+----------------------------------------------+-----------------------+-----------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                   ; Low                   ; Low                  ; Low                            ;
;                                              ;                       ;                       ;                      ;                                ;
; Total logic elements                         ; 3375 / 15408 ( 21 % ) ; 136 / 15408 ( < 1 % ) ; 199 / 15408 ( 1 % )  ; 0 / 15408 ( 0 % )              ;
;     -- Combinational with no register        ; 1078                  ; 64                    ; 111                  ; 0                              ;
;     -- Register only                         ; 580                   ; 20                    ; 59                   ; 0                              ;
;     -- Combinational with a register         ; 1717                  ; 52                    ; 29                   ; 0                              ;
;                                              ;                       ;                       ;                      ;                                ;
; Logic element usage by number of LUT inputs  ;                       ;                       ;                      ;                                ;
;     -- 4 input functions                     ; 1377                  ; 39                    ; 62                   ; 0                              ;
;     -- 3 input functions                     ; 969                   ; 29                    ; 54                   ; 0                              ;
;     -- <=2 input functions                   ; 449                   ; 48                    ; 24                   ; 0                              ;
;     -- Register only                         ; 580                   ; 20                    ; 59                   ; 0                              ;
;                                              ;                       ;                       ;                      ;                                ;
; Logic elements by mode                       ;                       ;                       ;                      ;                                ;
;     -- normal mode                           ; 2408                  ; 112                   ; 135                  ; 0                              ;
;     -- arithmetic mode                       ; 387                   ; 4                     ; 5                    ; 0                              ;
;                                              ;                       ;                       ;                      ;                                ;
; Total registers                              ; 2365                  ; 72                    ; 88                   ; 0                              ;
;     -- Dedicated logic registers             ; 2297 / 15408 ( 14 % ) ; 72 / 15408 ( < 1 % )  ; 88 / 15408 ( < 1 % ) ; 0 / 15408 ( 0 % )              ;
;     -- I/O registers                         ; 136                   ; 0                     ; 0                    ; 0                              ;
;                                              ;                       ;                       ;                      ;                                ;
; Total LABs:  partially or completely used    ; 265 / 963 ( 27 % )    ; 15 / 963 ( 1 % )      ; 16 / 963 ( 1 % )     ; 0 / 963 ( 0 % )                ;
;                                              ;                       ;                       ;                      ;                                ;
; Virtual pins                                 ; 0                     ; 0                     ; 0                    ; 0                              ;
; I/O pins                                     ; 62                    ; 0                     ; 0                    ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 4 / 112 ( 3 % )       ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )      ; 0 / 112 ( 0 % )                ;
; Total memory bits                            ; 46720                 ; 0                     ; 0                    ; 0                              ;
; Total RAM block bits                         ; 101376                ; 0                     ; 0                    ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                 ;
; M9K                                          ; 11 / 56 ( 19 % )      ; 0 / 56 ( 0 % )        ; 0 / 56 ( 0 % )       ; 0 / 56 ( 0 % )                 ;
; Clock control block                          ; 9 / 24 ( 37 % )       ; 2 / 24 ( 8 % )        ; 0 / 24 ( 0 % )       ; 2 / 24 ( 8 % )                 ;
; Double Data Rate I/O output circuitry        ; 36 / 336 ( 10 % )     ; 0 / 336 ( 0 % )       ; 0 / 336 ( 0 % )      ; 0 / 336 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 16 / 336 ( 4 % )      ; 0 / 336 ( 0 % )       ; 0 / 336 ( 0 % )      ; 0 / 336 ( 0 % )                ;
;                                              ;                       ;                       ;                      ;                                ;
; Connections                                  ;                       ;                       ;                      ;                                ;
;     -- Input Connections                     ; 2549                  ; 64                    ; 142                  ; 2                              ;
;     -- Registered Input Connections          ; 2375                  ; 38                    ; 96                   ; 0                              ;
;     -- Output Connections                    ; 302                   ; 5                     ; 187                  ; 2263                           ;
;     -- Registered Output Connections         ; 4                     ; 4                     ; 186                  ; 0                              ;
;                                              ;                       ;                       ;                      ;                                ;
; Internal Connections                         ;                       ;                       ;                      ;                                ;
;     -- Total Connections                     ; 19375                 ; 546                   ; 992                  ; 2273                           ;
;     -- Registered Connections                ; 8766                  ; 305                   ; 661                  ; 0                              ;
;                                              ;                       ;                       ;                      ;                                ;
; External Connections                         ;                       ;                       ;                      ;                                ;
;     -- Top                                   ; 224                   ; 52                    ; 310                  ; 2265                           ;
;     -- pzdyqx:nabboc                         ; 52                    ; 0                     ; 17                   ; 0                              ;
;     -- sld_hub:auto_hub                      ; 310                   ; 17                    ; 2                    ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 2265                  ; 0                     ; 0                    ; 0                              ;
;                                              ;                       ;                       ;                      ;                                ;
; Partition Interface                          ;                       ;                       ;                      ;                                ;
;     -- Input Ports                           ; 55                    ; 10                    ; 29                   ; 2                              ;
;     -- Output Ports                          ; 39                    ; 4                     ; 45                   ; 3                              ;
;     -- Bidir Ports                           ; 16                    ; 0                     ; 0                    ; 0                              ;
;                                              ;                       ;                       ;                      ;                                ;
; Registered Ports                             ;                       ;                       ;                      ;                                ;
;     -- Registered Input Ports                ; 0                     ; 5                     ; 3                    ; 0                              ;
;     -- Registered Output Ports               ; 0                     ; 3                     ; 35                   ; 0                              ;
;                                              ;                       ;                       ;                      ;                                ;
; Port Connectivity                            ;                       ;                       ;                      ;                                ;
;     -- Input Ports driven by GND             ; 0                     ; 0                     ; 13                   ; 0                              ;
;     -- Output Ports driven by GND            ; 0                     ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                     ; 0                     ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                     ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Source            ; 0                     ; 0                     ; 0                    ; 0                              ;
;     -- Output Ports with no Source           ; 0                     ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                     ; 2                     ; 1                    ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                     ; 0                     ; 24                   ; 0                              ;
+----------------------------------------------+-----------------------+-----------------------+----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                    ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLOCK_50 ; G21   ; 6        ; 41           ; 15           ; 0            ; 39                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; KEY[0]   ; H2    ; 1        ; 0            ; 21           ; 7            ; 10                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; KEY[1]   ; G3    ; 1        ; 0            ; 23           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; KEY[2]   ; F1    ; 1        ; 0            ; 23           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; SW[0]    ; J6    ; 1        ; 0            ; 24           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; SW[1]    ; H5    ; 1        ; 0            ; 27           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; SW[2]    ; H6    ; 1        ; 0            ; 25           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; SW[3]    ; G4    ; 1        ; 0            ; 23           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; SW[4]    ; G5    ; 1        ; 0            ; 27           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; SW[5]    ; J7    ; 1        ; 0            ; 22           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; SW[6]    ; H7    ; 1        ; 0            ; 25           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; SW[7]    ; E3    ; 1        ; 0            ; 26           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; SW[8]    ; E4    ; 1        ; 0            ; 26           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; SW[9]    ; D2    ; 1        ; 0            ; 25           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DRAM_ADDR[0]  ; C4    ; 8        ; 1            ; 29           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; B4    ; 8        ; 5            ; 29           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; A7    ; 8        ; 11           ; 29           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; A3    ; 8        ; 3            ; 29           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; B3    ; 8        ; 3            ; 29           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; C3    ; 8        ; 3            ; 29           ; 28           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; A5    ; 8        ; 7            ; 29           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; C6    ; 8        ; 5            ; 29           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; B6    ; 8        ; 11           ; 29           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; A6    ; 8        ; 11           ; 29           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; C7    ; 8        ; 9            ; 29           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; B7    ; 8        ; 11           ; 29           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; B5    ; 8        ; 7            ; 29           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; A4    ; 8        ; 5            ; 29           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; G8    ; 8        ; 5            ; 29           ; 28           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; E6    ; 8        ; 1            ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; E5    ; 8        ; 1            ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; G7    ; 8        ; 1            ; 29           ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_LDQM     ; E7    ; 8        ; 3            ; 29           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; F7    ; 8        ; 1            ; 29           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_UDQM     ; B8    ; 8        ; 14           ; 29           ; 28           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; D6    ; 8        ; 3            ; 29           ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[0]       ; J1    ; 1        ; 0            ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[1]       ; J2    ; 1        ; 0            ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[2]       ; J3    ; 1        ; 0            ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[3]       ; H1    ; 1        ; 0            ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[4]       ; F2    ; 1        ; 0            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[5]       ; E1    ; 1        ; 0            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[6]       ; C1    ; 1        ; 0            ; 26           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[7]       ; C2    ; 1        ; 0            ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[8]       ; B2    ; 1        ; 0            ; 27           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[9]       ; B1    ; 1        ; 0            ; 27           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+--------------------------------------------------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                         ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+--------------------------------------------------------------+---------------------+
; DRAM_DQ[0]  ; D10   ; 8        ; 16           ; 29           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; system:qsys_system_0|system_sdram_0:sdram_0|oe               ; -                   ;
; DRAM_DQ[10] ; A9    ; 8        ; 16           ; 29           ; 28           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_10 ; -                   ;
; DRAM_DQ[11] ; C10   ; 8        ; 14           ; 29           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_11 ; -                   ;
; DRAM_DQ[12] ; B10   ; 8        ; 16           ; 29           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_12 ; -                   ;
; DRAM_DQ[13] ; A10   ; 8        ; 16           ; 29           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_13 ; -                   ;
; DRAM_DQ[14] ; E10   ; 8        ; 16           ; 29           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_14 ; -                   ;
; DRAM_DQ[15] ; F10   ; 8        ; 7            ; 29           ; 28           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_15 ; -                   ;
; DRAM_DQ[1]  ; G10   ; 8        ; 9            ; 29           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_1  ; -                   ;
; DRAM_DQ[2]  ; H10   ; 8        ; 9            ; 29           ; 28           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_2  ; -                   ;
; DRAM_DQ[3]  ; E9    ; 8        ; 11           ; 29           ; 28           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_3  ; -                   ;
; DRAM_DQ[4]  ; F9    ; 8        ; 7            ; 29           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_4  ; -                   ;
; DRAM_DQ[5]  ; G9    ; 8        ; 9            ; 29           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_5  ; -                   ;
; DRAM_DQ[6]  ; H9    ; 8        ; 7            ; 29           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_6  ; -                   ;
; DRAM_DQ[7]  ; F8    ; 8        ; 5            ; 29           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_7  ; -                   ;
; DRAM_DQ[8]  ; A8    ; 8        ; 14           ; 29           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_8  ; -                   ;
; DRAM_DQ[9]  ; B9    ; 8        ; 14           ; 29           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_9  ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+--------------------------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                      ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; E4       ; DIFFIO_L2p, nRESET                       ; Use as regular IO        ; SW[8]                   ; Dual Purpose Pin          ;
; D1       ; DIFFIO_L4n, DATA1, ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L6p, FLASH_nCE, nCSO              ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; K6       ; nSTATUS                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; K2       ; DCLK                                     ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; K1       ; DATA0                                    ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; K5       ; nCONFIG                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; L5       ; TDI                                      ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; L2       ; TCK                                      ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; L1       ; TMS                                      ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; L4       ; TDO                                      ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; L3       ; nCE                                      ; -                        ; -                       ; Dedicated Programming Pin ;
; M18      ; CONF_DONE                                ; -                        ; -                       ; Dedicated Programming Pin ;
; M17      ; MSEL0                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; L18      ; MSEL1                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; L17      ; MSEL2                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; K20      ; MSEL3                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; K22      ; DIFFIO_R16n, nCEO                        ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T14p, PADD15                      ; Use as regular IO        ; DRAM_DQ[12]             ; Dual Purpose Pin          ;
; A9       ; DIFFIO_T13n, PADD16                      ; Use as regular IO        ; DRAM_DQ[10]             ; Dual Purpose Pin          ;
; B9       ; DIFFIO_T13p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO        ; DRAM_DQ[9]              ; Dual Purpose Pin          ;
; A8       ; DIFFIO_T12n, DATA2                       ; Use as regular IO        ; DRAM_DQ[8]              ; Dual Purpose Pin          ;
; B8       ; DIFFIO_T12p, DATA3                       ; Use as regular IO        ; DRAM_UDQM               ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T11n, PADD18                      ; Use as regular IO        ; DRAM_ADDR[11]           ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T11p, DATA4                       ; Use as regular IO        ; DRAM_ADDR[9]            ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T10n, PADD19                      ; Use as regular IO        ; DRAM_ADDR[7]            ; Dual Purpose Pin          ;
; B6       ; DIFFIO_T10p, DATA15                      ; Use as regular IO        ; DRAM_ADDR[6]            ; Dual Purpose Pin          ;
; C7       ; DIFFIO_T9p, DATA13                       ; Use as regular IO        ; DRAM_ADDR[8]            ; Dual Purpose Pin          ;
; A5       ; DATA5                                    ; Use as regular IO        ; DRAM_ADDR[4]            ; Dual Purpose Pin          ;
; F10      ; DIFFIO_T6p, DATA6                        ; Use as regular IO        ; DRAM_DQ[15]             ; Dual Purpose Pin          ;
; C6       ; DATA7                                    ; Use as regular IO        ; DRAM_ADDR[5]            ; Dual Purpose Pin          ;
; B4       ; DIFFIO_T5p, DATA8                        ; Use as regular IO        ; DRAM_ADDR[10]           ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T4n, DATA9                        ; Use as regular IO        ; DRAM_DQ[7]              ; Dual Purpose Pin          ;
; A3       ; DIFFIO_T3n, DATA10                       ; Use as regular IO        ; DRAM_ADDR[1]            ; Dual Purpose Pin          ;
; B3       ; DIFFIO_T3p, DATA11                       ; Use as regular IO        ; DRAM_ADDR[2]            ; Dual Purpose Pin          ;
; C4       ; DIFFIO_T2p, DATA12, DQS1T/CQ1T#,CDPCLK7  ; Use as regular IO        ; DRAM_ADDR[0]            ; Dual Purpose Pin          ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 27 / 33 ( 82 % ) ; 3.3V          ; --           ;
; 2        ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ;
; 3        ; 0 / 46 ( 0 % )   ; 2.5V          ; --           ;
; 4        ; 0 / 41 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 0 / 46 ( 0 % )   ; 2.5V          ; --           ;
; 6        ; 2 / 43 ( 5 % )   ; 3.3V          ; --           ;
; 7        ; 0 / 47 ( 0 % )   ; 2.5V          ; --           ;
; 8        ; 38 / 43 ( 88 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A3       ; 354        ; 8        ; DRAM_ADDR[1]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 350        ; 8        ; DRAM_BA[1]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 345        ; 8        ; DRAM_ADDR[4]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 336        ; 8        ; DRAM_ADDR[7]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 334        ; 8        ; DRAM_ADDR[11]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 332        ; 8        ; DRAM_DQ[8]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 328        ; 8        ; DRAM_DQ[10]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 326        ; 8        ; DRAM_DQ[13]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 321        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A12      ; 319        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 314        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 312        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 307        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ; 298        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A17      ; 296        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 291        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 290        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ; 284        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A21      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA2      ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA3      ; 102        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA4      ; 106        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA5      ; 108        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA7      ; 115        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 123        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ; 134        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA12     ; 136        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA13     ; 138        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA14     ; 140        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 145        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 149        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 151        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ; 163        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA19     ; 164        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ; 169        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 179        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ; 178        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB3      ; 103        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 107        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 109        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB7      ; 116        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 135        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 137        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB13     ; 139        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB14     ; 141        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 146        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 150        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 152        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 162        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 165        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 170        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ; 2          ; 1        ; LEDG[9]                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ; 1          ; 1        ; LEDG[8]                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B3       ; 355        ; 8        ; DRAM_ADDR[2]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 351        ; 8        ; DRAM_ADDR[10]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 346        ; 8        ; DRAM_BA[0]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 337        ; 8        ; DRAM_ADDR[6]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 335        ; 8        ; DRAM_ADDR[9]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 333        ; 8        ; DRAM_UDQM                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 329        ; 8        ; DRAM_DQ[9]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 327        ; 8        ; DRAM_DQ[12]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 322        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B12      ; 320        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 315        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 313        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ; 308        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B16      ; 299        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B17      ; 297        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ; 292        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 289        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ; 285        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B21      ; 269        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 268        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; LEDG[6]                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C2       ; 6          ; 1        ; LEDG[7]                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 358        ; 8        ; DRAM_ADDR[3]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ; 359        ; 8        ; DRAM_ADDR[0]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 349        ; 8        ; DRAM_ADDR[5]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ; 340        ; 8        ; DRAM_ADDR[8]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C8       ; 339        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C10      ; 330        ; 8        ; DRAM_DQ[11]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ; 309        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 300        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C17      ; 286        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 282        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 270        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 267        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 266        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 9          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D2       ; 8          ; 1        ; SW[9]                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D6       ; 356        ; 8        ; DRAM_WE_N                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D10      ; 324        ; 8        ; DRAM_DQ[0]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D12      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D13      ; 310        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D15      ; 293        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D17      ; 281        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D19      ; 283        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 271        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D21      ; 261        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D22      ; 260        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 14         ; 1        ; LEDG[5]                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ; 13         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 5          ; 1        ; SW[7]                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E4       ; 4          ; 1        ; SW[8]                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E5       ; 363        ; 8        ; DRAM_CLK                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E6       ; 362        ; 8        ; DRAM_CKE                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 357        ; 8        ; DRAM_LDQM                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E8       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E9       ; 338        ; 8        ; DRAM_DQ[3]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 325        ; 8        ; DRAM_DQ[14]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 317        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 316        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 311        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ; 301        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 294        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ; 275        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E18      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E21      ; 256        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 255        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 16         ; 1        ; KEY[2]                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 15         ; 1        ; LEDG[4]                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ; 360        ; 8        ; DRAM_RAS_N                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F8       ; 352        ; 8        ; DRAM_DQ[7]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 347        ; 8        ; DRAM_DQ[4]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ; 348        ; 8        ; DRAM_DQ[15]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F11      ; 318        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ; 302        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F13      ; 306        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F14      ; 279        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 276        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 274        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 272        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F19      ; 263        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 262        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 251        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 250        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 39         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G2       ; 38         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G3       ; 18         ; 1        ; KEY[1]                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G4       ; 17         ; 1        ; SW[3]                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G5       ; 3          ; 1        ; SW[4]                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G7       ; 361        ; 8        ; DRAM_CS_N                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G8       ; 353        ; 8        ; DRAM_CAS_N                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G9       ; 342        ; 8        ; DRAM_DQ[5]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G10      ; 341        ; 8        ; DRAM_DQ[1]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G11      ; 331        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G12      ; 305        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G13      ; 295        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 280        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G15      ; 278        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G16      ; 277        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G17      ; 273        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ; 264        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 226        ; 6        ; CLOCK_50                                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G22      ; 225        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H1       ; 26         ; 1        ; LEDG[3]                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H2       ; 25         ; 1        ; KEY[0]                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H5       ; 0          ; 1        ; SW[1]                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H6       ; 11         ; 1        ; SW[2]                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H7       ; 10         ; 1        ; SW[6]                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ; 344        ; 8        ; DRAM_DQ[6]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; H10      ; 343        ; 8        ; DRAM_DQ[2]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; H11      ; 323        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H12      ; 304        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 303        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 288        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 287        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H16      ; 259        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H17      ; 265        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 257        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H19      ; 254        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 253        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 246        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H22      ; 245        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 29         ; 1        ; LEDG[0]                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 28         ; 1        ; LEDG[1]                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 27         ; 1        ; LEDG[2]                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J4       ; 24         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 12         ; 1        ; SW[0]                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J7       ; 22         ; 1        ; SW[5]                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ; 238        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 243        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J17      ; 258        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J18      ; 249        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J20      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J21      ; 242        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J22      ; 241        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 31         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; K2       ; 30         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; K3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K5       ; 32         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 19         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ; 236        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 244        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K17      ; 247        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K18      ; 248        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 237        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K20      ; 231        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 240        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 239        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 35         ; 1        ; altera_reserved_tms                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; L2       ; 34         ; 1        ; altera_reserved_tck                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; L3       ; 37         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1        ; altera_reserved_tdo                                       ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; L5       ; 33         ; 1        ; altera_reserved_tdi                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; L6       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L8       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ; 233        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 232        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L17      ; 230        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 229        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L21      ; 235        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L22      ; 234        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 47         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M6       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M7       ; 65         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 66         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ; 195        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ; 222        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M17      ; 228        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 227        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ; 221        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M20      ; 220        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M21      ; 219        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 218        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 48         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N5       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ; 64         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N7       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N8       ; 67         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ; 189        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 196        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 205        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N17      ; 214        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N18      ; 215        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 213        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 212        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N21      ; 217        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 216        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 53         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 52         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 63         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P7       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P8       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ; 180        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 192        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 193        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P17      ; 197        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P18      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 208        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P21      ; 211        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 210        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 55         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 54         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R5       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R9       ; 88         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 90         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 97         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 98         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 153        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 175        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R16      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R17      ; 194        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R18      ; 203        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ; 204        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R20      ; 200        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ; 207        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 206        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 41         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T2       ; 40         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T3       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T7       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T8       ; 89         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 91         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 121        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 148        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ; 160        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 161        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ; 171        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T17      ; 181        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T18      ; 182        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 224        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 223        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U1       ; 60         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ; 94         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ; 95         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U9       ; 112        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U10      ; 122        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U11      ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U12      ; 147        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U13      ; 156        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U14      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U15      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U19      ; 188        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 187        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 202        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 201        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 62         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 61         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V3       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 93         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ; 92         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V7       ; 105        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 113        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 119        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V10      ; 120        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V12      ; 142        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V13      ; 154        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 157        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 158        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 168        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 199        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 198        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 69         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 68         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W5       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W6       ; 104        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 110        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 114        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W10      ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W11      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W12      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W13      ; 143        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W14      ; 155        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W15      ; 159        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W17      ; 166        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W19      ; 184        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W20      ; 183        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ; 191        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 190        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 71         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y2       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y3       ; 99         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 96         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y6       ; 101        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 111        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y8       ; 117        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 144        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y17      ; 167        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y21      ; 186        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y22      ; 185        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                     ;
+-------------------------------+---------------------------------------------------------------------------------+
; Name                          ; system:qsys_system_0|system_sysclks:sysclks|system_sysclks_altpll_3pa2:sd1|pll7 ;
+-------------------------------+---------------------------------------------------------------------------------+
; SDC pin name                  ; qsys_system_0|sysclks|sd1|pll7                                                  ;
; PLL mode                      ; Normal                                                                          ;
; Compensate clock              ; clock0                                                                          ;
; Compensated input/output pins ; --                                                                              ;
; Switchover type               ; --                                                                              ;
; Input frequency 0             ; 50.0 MHz                                                                        ;
; Input frequency 1             ; --                                                                              ;
; Nominal PFD frequency         ; 50.0 MHz                                                                        ;
; Nominal VCO frequency         ; 500.0 MHz                                                                       ;
; VCO post scale                ; 2                                                                               ;
; VCO frequency control         ; Auto                                                                            ;
; VCO phase shift step          ; 250 ps                                                                          ;
; VCO multiply                  ; --                                                                              ;
; VCO divide                    ; --                                                                              ;
; Freq min lock                 ; 30.0 MHz                                                                        ;
; Freq max lock                 ; 65.02 MHz                                                                       ;
; M VCO Tap                     ; 4                                                                               ;
; M Initial                     ; 2                                                                               ;
; M value                       ; 10                                                                              ;
; N value                       ; 1                                                                               ;
; Charge pump current           ; setting 1                                                                       ;
; Loop filter resistance        ; setting 27                                                                      ;
; Loop filter capacitance       ; setting 0                                                                       ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                            ;
; Bandwidth type                ; Medium                                                                          ;
; Real time reconfigurable      ; Off                                                                             ;
; Scan chain MIF file           ; --                                                                              ;
; Preserve PLL counter order    ; Off                                                                             ;
; PLL location                  ; PLL_2                                                                           ;
; Inclk0 signal                 ; CLOCK_50                                                                        ;
; Inclk1 signal                 ; --                                                                              ;
; Inclk0 signal type            ; Dedicated Pin                                                                   ;
; Inclk1 signal type            ; --                                                                              ;
+-------------------------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------+
; Name                                                                                        ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                          ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------+
; system:qsys_system_0|system_sysclks:sysclks|system_sysclks_altpll_3pa2:sd1|wire_pll7_clk[0] ; clock0       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)       ; 4.50 (250 ps)    ; 50/50      ; C0      ; 10            ; 5/5 Even   ; --            ; 2       ; 4       ; qsys_system_0|sysclks|sd1|pll7|clk[0] ;
; system:qsys_system_0|system_sysclks:sysclks|system_sysclks_altpll_3pa2:sd1|wire_pll7_clk[1] ; clock1       ; 1    ; 1   ; 50.0 MHz         ; -54 (-3000 ps) ; 4.50 (250 ps)    ; 50/50      ; C1      ; 10            ; 5/5 Even   ; --            ; 1       ; 0       ; qsys_system_0|sysclks|sd1|pll7|clk[1] ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                     ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                            ; Library Name ;
+----------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |de0_vga_qsys                                                                                                  ; 3710 (1)    ; 2457 (0)                  ; 68 (68)       ; 46720       ; 11   ; 4            ; 0       ; 2         ; 62   ; 0            ; 1253 (1)     ; 659 (0)           ; 1798 (0)         ; |de0_vga_qsys                                                                                                                                                                                                                                                                                                                  ;              ;
;    |pzdyqx:nabboc|                                                                                             ; 136 (0)     ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (0)       ; 20 (0)            ; 52 (0)           ; |de0_vga_qsys|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                    ;              ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                           ; 136 (13)    ; 72 (9)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (4)       ; 20 (5)            ; 52 (5)           ; |de0_vga_qsys|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                       ;              ;
;          |GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|                                       ; 53 (23)     ; 28 (8)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (15)      ; 0 (0)             ; 28 (8)           ; |de0_vga_qsys|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1                                                                                                                                                                                                         ;              ;
;             |JEQQ5299:YEAJ1936|                                                                                ; 30 (30)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 20 (20)          ; |de0_vga_qsys|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936                                                                                                                                                                                       ;              ;
;          |JEQQ5299:ESUL0435|                                                                                   ; 22 (22)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 13 (13)          ; |de0_vga_qsys|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435                                                                                                                                                                                                                                                     ;              ;
;          |JKWY9152:RUWH6717|                                                                                   ; 25 (25)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 11 (11)           ; 2 (2)            ; |de0_vga_qsys|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717                                                                                                                                                                                                                                                     ;              ;
;          |PUDL0439:VWQM3427|                                                                                   ; 23 (23)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 4 (4)             ; 5 (5)            ; |de0_vga_qsys|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427                                                                                                                                                                                                                                                     ;              ;
;    |sld_hub:auto_hub|                                                                                          ; 199 (138)   ; 88 (59)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 111 (79)     ; 59 (43)           ; 29 (21)          ; |de0_vga_qsys|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                 ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                                ; 27 (27)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 3 (3)             ; 8 (8)            ; |de0_vga_qsys|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                         ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                              ; 35 (35)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 13 (13)           ; 6 (6)            ; |de0_vga_qsys|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                       ;              ;
;    |system:qsys_system_0|                                                                                      ; 3374 (0)    ; 2297 (0)                  ; 0 (0)         ; 46720       ; 11   ; 4            ; 0       ; 2         ; 0    ; 0            ; 1077 (0)     ; 580 (0)           ; 1717 (0)         ; |de0_vga_qsys|system:qsys_system_0                                                                                                                                                                                                                                                                                             ;              ;
;       |altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|       ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 5 (5)            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                            ;              ;
;       |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                      ;              ;
;       |altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                  ; 186 (186)   ; 170 (170)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 80 (80)           ; 91 (91)          ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                       ;              ;
;       |altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 59 (59)     ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 5 (5)             ; 44 (44)          ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                         ;              ;
;       |altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|           ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 6 (6)            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                ;              ;
;       |altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|             ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                  ;              ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                   ; 133 (0)     ; 132 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 119 (0)           ; 13 (0)           ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                        ;              ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 133 (129)   ; 132 (128)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 119 (117)         ; 13 (11)          ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                               ;              ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                ;              ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                ;              ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                   ; 23 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 13 (0)            ; 9 (0)            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                        ;              ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 23 (19)     ; 22 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 13 (11)           ; 9 (8)            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                               ;              ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                ;              ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                ;              ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                   ; 73 (0)      ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 46 (0)            ; 26 (0)           ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                        ;              ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 73 (69)     ; 72 (68)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 46 (43)           ; 26 (26)          ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                               ;              ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                ;              ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                ;              ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                   ; 71 (0)      ; 70 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 38 (0)            ; 32 (0)           ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                        ;              ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 71 (67)     ; 70 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 38 (36)           ; 32 (32)          ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                               ;              ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                ;              ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                ;              ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                   ; 11 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 3 (0)             ; 7 (0)            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                        ;              ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 11 (7)      ; 10 (6)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (0)             ; 7 (7)            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                               ;              ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                ;              ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                ;              ;
;       |altera_avalon_st_handshake_clock_crosser:crosser|                                                       ; 63 (0)      ; 62 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 50 (0)            ; 12 (0)           ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                            ;              ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 63 (59)     ; 62 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 50 (48)           ; 12 (11)          ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                   ;              ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                    ;              ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |de0_vga_qsys|system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                    ;              ;
;       |altera_merlin_master_translator:cpu_0_data_master_translator|                                           ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_master_translator:cpu_0_data_master_translator                                                                                                                                                                                                                                ;              ;
;       |altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|            ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                 ;              ;
;       |altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|                         ; 12 (8)      ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (4)        ; 0 (0)             ; 6 (4)            ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                              ;              ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                       ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                ;              ;
;       |altera_merlin_slave_agent:sysclks_pll_slave_translator_avalon_universal_slave_0_agent|                  ; 3 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (2)        ; 0 (0)             ; 0 (0)            ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_slave_agent:sysclks_pll_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                       ;              ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_slave_agent:sysclks_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                         ;              ;
;       |altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|                                      ; 42 (42)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 36 (36)          ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator                                                                                                                                                                                                                           ;              ;
;       |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                ; 25 (25)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 24 (24)          ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                     ;              ;
;       |altera_merlin_slave_translator:sysclks_pll_slave_translator|                                            ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator                                                                                                                                                                                                                                 ;              ;
;       |altera_merlin_traffic_limiter:limiter|                                                                  ; 21 (21)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 8 (8)            ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                       ;              ;
;       |altera_merlin_width_adapter:width_adapter_001|                                                          ; 51 (51)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 48 (48)          ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                                                               ;              ;
;       |altera_merlin_width_adapter:width_adapter|                                                              ; 86 (86)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 83 (83)          ; |de0_vga_qsys|system:qsys_system_0|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                                                   ;              ;
;       |altera_reset_controller:rst_controller_001|                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; |de0_vga_qsys|system:qsys_system_0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                  ;              ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                          ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |de0_vga_qsys|system:qsys_system_0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                       ;              ;
;       |altera_reset_controller:rst_controller_002|                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; |de0_vga_qsys|system:qsys_system_0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                  ;              ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                          ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |de0_vga_qsys|system:qsys_system_0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                       ;              ;
;       |altera_reset_controller:rst_controller|                                                                 ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |de0_vga_qsys|system:qsys_system_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                      ;              ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                          ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |de0_vga_qsys|system:qsys_system_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                           ;              ;
;       |system_addr_router:addr_router|                                                                         ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |de0_vga_qsys|system:qsys_system_0|system_addr_router:addr_router                                                                                                                                                                                                                                                              ;              ;
;       |system_addr_router_001:addr_router_001|                                                                 ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |de0_vga_qsys|system:qsys_system_0|system_addr_router_001:addr_router_001                                                                                                                                                                                                                                                      ;              ;
;       |system_cmd_xbar_demux:cmd_xbar_demux|                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |de0_vga_qsys|system:qsys_system_0|system_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                        ;              ;
;       |system_cmd_xbar_demux_001:cmd_xbar_demux_001|                                                           ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 1 (1)            ; |de0_vga_qsys|system:qsys_system_0|system_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                                ;              ;
;       |system_cmd_xbar_mux:cmd_xbar_mux_001|                                                                   ; 55 (51)     ; 7 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (3)        ; 1 (0)             ; 49 (46)          ; |de0_vga_qsys|system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                                        ;              ;
;          |altera_merlin_arbitrator:arb|                                                                        ; 6 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 1 (1)             ; 3 (3)            ; |de0_vga_qsys|system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                           ;              ;
;             |altera_merlin_arb_adder:adder|                                                                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |de0_vga_qsys|system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                             ;              ;
;       |system_cmd_xbar_mux:cmd_xbar_mux|                                                                       ; 54 (51)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (46)      ; 1 (0)             ; 6 (3)            ; |de0_vga_qsys|system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                            ;              ;
;          |altera_merlin_arbitrator:arb|                                                                        ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; |de0_vga_qsys|system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                               ;              ;
;       |system_cpu_0:cpu_0|                                                                                     ; 1991 (1615) ; 1225 (1042)               ; 0 (0)         ; 45696       ; 9    ; 4            ; 0       ; 2         ; 0    ; 0            ; 737 (571)    ; 144 (95)          ; 1110 (949)       ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0                                                                                                                                                                                                                                                                          ;              ;
;          |lpm_add_sub:Add8|                                                                                    ; 66 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (0)       ; 0 (0)             ; 0 (0)            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|lpm_add_sub:Add8                                                                                                                                                                                                                                                         ;              ;
;             |add_sub_hui:auto_generated|                                                                       ; 66 (66)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (66)      ; 0 (0)             ; 0 (0)            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|lpm_add_sub:Add8|add_sub_hui:auto_generated                                                                                                                                                                                                                              ;              ;
;          |system_cpu_0_ic_data_module:system_cpu_0_ic_data|                                                    ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_ic_data_module:system_cpu_0_ic_data                                                                                                                                                                                                                         ;              ;
;             |altsyncram:the_altsyncram|                                                                        ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_ic_data_module:system_cpu_0_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                               ;              ;
;                |altsyncram_3id1:auto_generated|                                                                ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_ic_data_module:system_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_3id1:auto_generated                                                                                                                                                                ;              ;
;          |system_cpu_0_ic_tag_module:system_cpu_0_ic_tag|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2688        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_ic_tag_module:system_cpu_0_ic_tag                                                                                                                                                                                                                           ;              ;
;             |altsyncram:the_altsyncram|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2688        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_ic_tag_module:system_cpu_0_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                 ;              ;
;                |altsyncram_q0h1:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2688        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_ic_tag_module:system_cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_q0h1:auto_generated                                                                                                                                                                  ;              ;
;          |system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell                                                                                                                                                                                                                        ;              ;
;             |altmult_add:the_altmult_add_part_1|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1                                                                                                                                                                                     ;              ;
;                |mult_add_dfr2:auto_generated|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated                                                                                                                                                        ;              ;
;                   |ded_mult_br81:ded_mult1|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1                                                                                                                                ;              ;
;             |altmult_add:the_altmult_add_part_2|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2                                                                                                                                                                                     ;              ;
;                |mult_add_ffr2:auto_generated|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated                                                                                                                                                        ;              ;
;                   |ded_mult_br81:ded_mult1|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1                                                                                                                                ;              ;
;          |system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|                                                   ; 276 (28)    ; 182 (0)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (0)       ; 49 (0)            ; 161 (28)         ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci                                                                                                                                                                                                                        ;              ;
;             |system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|                ; 145 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (0)       ; 49 (0)            ; 47 (0)           ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper                                                                                                                                      ;              ;
;                |sld_virtual_jtag_basic:system_cpu_0_jtag_debug_module_phy|                                     ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:system_cpu_0_jtag_debug_module_phy                                                                            ;              ;
;                |system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|               ; 49 (45)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 38 (36)           ; 11 (9)           ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk                                                      ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;              ;
;                |system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|                     ; 94 (90)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (47)      ; 11 (7)            ; 36 (36)          ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck                                                            ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer        ;              ;
;             |system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|                                  ; 10 (10)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 3 (3)            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg                                                                                                                                                        ;              ;
;             |system_cpu_0_nios2_oci_break:the_system_cpu_0_nios2_oci_break|                                    ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_break:the_system_cpu_0_nios2_oci_break                                                                                                                                                          ;              ;
;             |system_cpu_0_nios2_oci_debug:the_system_cpu_0_nios2_oci_debug|                                    ; 10 (10)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_debug:the_system_cpu_0_nios2_oci_debug                                                                                                                                                          ;              ;
;             |system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|                                          ; 55 (55)     ; 44 (44)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 46 (46)          ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem                                                                                                                                                                ;              ;
;                |system_cpu_0_ociram_lpm_dram_bdp_component_module:system_cpu_0_ociram_lpm_dram_bdp_component|  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|system_cpu_0_ociram_lpm_dram_bdp_component_module:system_cpu_0_ociram_lpm_dram_bdp_component                                                                   ;              ;
;                   |altsyncram:the_altsyncram|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|system_cpu_0_ociram_lpm_dram_bdp_component_module:system_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                         ;              ;
;                      |altsyncram_p082:auto_generated|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|system_cpu_0_ociram_lpm_dram_bdp_component_module:system_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_p082:auto_generated          ;              ;
;          |system_cpu_0_register_bank_a_module:system_cpu_0_register_bank_a|                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_register_bank_a_module:system_cpu_0_register_bank_a                                                                                                                                                                                                         ;              ;
;             |altsyncram:the_altsyncram|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_register_bank_a_module:system_cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                               ;              ;
;                |altsyncram_vmg1:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_register_bank_a_module:system_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_vmg1:auto_generated                                                                                                                                                ;              ;
;          |system_cpu_0_register_bank_b_module:system_cpu_0_register_bank_b|                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_register_bank_b_module:system_cpu_0_register_bank_b                                                                                                                                                                                                         ;              ;
;             |altsyncram:the_altsyncram|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_register_bank_b_module:system_cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                               ;              ;
;                |altsyncram_0ng1:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_register_bank_b_module:system_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_0ng1:auto_generated                                                                                                                                                ;              ;
;          |system_cpu_0_test_bench:the_system_cpu_0_test_bench|                                                 ; 33 (33)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (33)      ; 0 (0)             ; 0 (0)            ; |de0_vga_qsys|system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_test_bench:the_system_cpu_0_test_bench                                                                                                                                                                                                                      ;              ;
;       |system_jtag_uart_0:jtag_uart_0|                                                                         ; 168 (39)    ; 104 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (16)      ; 28 (2)            ; 86 (20)          ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                              ;              ;
;          |alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|                                              ; 79 (79)     ; 51 (51)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 26 (26)           ; 26 (26)          ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                       ;              ;
;          |system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|                                         ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r                                                                                                                                                                                                  ;              ;
;             |scfifo:rfifo|                                                                                     ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                     ;              ;
;                |scfifo_aq21:auto_generated|                                                                    ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated                                                                                                                                                          ;              ;
;                   |a_dpfifo_h031:dpfifo|                                                                       ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                                                     ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                 ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                                                             ;              ;
;                         |cntr_4n7:count_usedw|                                                                 ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                                                        ;              ;
;                      |cntr_omb:rd_ptr_count|                                                                   ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                                                               ;              ;
;                      |cntr_omb:wr_ptr|                                                                         ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                                                     ;              ;
;                      |dpram_ek21:FIFOram|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                                                                  ;              ;
;                         |altsyncram_i0m1:altsyncram1|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                                                      ;              ;
;          |system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|                                         ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w                                                                                                                                                                                                  ;              ;
;             |scfifo:wfifo|                                                                                     ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                     ;              ;
;                |scfifo_aq21:auto_generated|                                                                    ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated                                                                                                                                                          ;              ;
;                   |a_dpfifo_h031:dpfifo|                                                                       ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                                                     ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                 ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                                                             ;              ;
;                         |cntr_4n7:count_usedw|                                                                 ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                                                        ;              ;
;                      |cntr_omb:rd_ptr_count|                                                                   ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                                                               ;              ;
;                      |cntr_omb:wr_ptr|                                                                         ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                                                     ;              ;
;                      |dpram_ek21:FIFOram|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                                                                  ;              ;
;                         |altsyncram_i0m1:altsyncram1|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_vga_qsys|system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                                                      ;              ;
;       |system_rsp_xbar_demux:rsp_xbar_demux|                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |de0_vga_qsys|system:qsys_system_0|system_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                        ;              ;
;       |system_rsp_xbar_mux:rsp_xbar_mux|                                                                       ; 33 (33)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |de0_vga_qsys|system:qsys_system_0|system_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                            ;              ;
;       |system_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                               ; 58 (58)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 58 (58)          ; |de0_vga_qsys|system:qsys_system_0|system_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                                    ;              ;
;       |system_sdram_0:sdram_0|                                                                                 ; 344 (235)   ; 204 (118)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 139 (134)    ; 43 (2)            ; 162 (78)         ; |de0_vga_qsys|system:qsys_system_0|system_sdram_0:sdram_0                                                                                                                                                                                                                                                                      ;              ;
;          |system_sdram_0_input_efifo_module:the_system_sdram_0_input_efifo_module|                             ; 132 (132)   ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 41 (41)           ; 86 (86)          ; |de0_vga_qsys|system:qsys_system_0|system_sdram_0:sdram_0|system_sdram_0_input_efifo_module:the_system_sdram_0_input_efifo_module                                                                                                                                                                                              ;              ;
;       |system_sysclks:sysclks|                                                                                 ; 12 (8)      ; 6 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (0)             ; 9 (7)            ; |de0_vga_qsys|system:qsys_system_0|system_sysclks:sysclks                                                                                                                                                                                                                                                                      ;              ;
;          |system_sysclks_altpll_3pa2:sd1|                                                                      ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |de0_vga_qsys|system:qsys_system_0|system_sysclks:sysclks|system_sysclks_altpll_3pa2:sd1                                                                                                                                                                                                                                       ;              ;
;          |system_sysclks_stdsync_sv6:stdsync2|                                                                 ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |de0_vga_qsys|system:qsys_system_0|system_sysclks:sysclks|system_sysclks_stdsync_sv6:stdsync2                                                                                                                                                                                                                                  ;              ;
;             |system_sysclks_dffpipe_l2c:dffpipe3|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |de0_vga_qsys|system:qsys_system_0|system_sysclks:sysclks|system_sysclks_stdsync_sv6:stdsync2|system_sysclks_dffpipe_l2c:dffpipe3                                                                                                                                                                                              ;              ;
+----------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                    ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+
; KEY[1]        ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; KEY[2]        ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[0]         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[1]         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[2]         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[3]         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[4]         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[5]         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[6]         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[7]         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[8]         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[9]         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[0]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[1]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[2]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[3]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[4]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[5]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[6]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[7]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[8]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[9]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_CLK      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_CKE      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_ADDR[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[2]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[3]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[4]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[5]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[6]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[7]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[8]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[9]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[10] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[11] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_BA[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_BA[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CS_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CAS_N    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_RAS_N    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_WE_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_UDQM     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_LDQM     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_DQ[0]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[1]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[2]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[3]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[4]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[5]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[6]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[7]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[8]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[9]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[10]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[11]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[12]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[13]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[14]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[15]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; KEY[0]        ; Input    ; --            ; (6) 2223 ps   ; --                    ; --       ; --       ;
; CLOCK_50      ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                       ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; KEY[1]                                                                                                                                                    ;                   ;         ;
; KEY[2]                                                                                                                                                    ;                   ;         ;
; SW[0]                                                                                                                                                     ;                   ;         ;
; SW[1]                                                                                                                                                     ;                   ;         ;
; SW[2]                                                                                                                                                     ;                   ;         ;
; SW[3]                                                                                                                                                     ;                   ;         ;
; SW[4]                                                                                                                                                     ;                   ;         ;
; SW[5]                                                                                                                                                     ;                   ;         ;
; SW[6]                                                                                                                                                     ;                   ;         ;
; SW[7]                                                                                                                                                     ;                   ;         ;
; SW[8]                                                                                                                                                     ;                   ;         ;
; SW[9]                                                                                                                                                     ;                   ;         ;
; DRAM_DQ[0]                                                                                                                                                ;                   ;         ;
; DRAM_DQ[1]                                                                                                                                                ;                   ;         ;
; DRAM_DQ[2]                                                                                                                                                ;                   ;         ;
; DRAM_DQ[3]                                                                                                                                                ;                   ;         ;
; DRAM_DQ[4]                                                                                                                                                ;                   ;         ;
; DRAM_DQ[5]                                                                                                                                                ;                   ;         ;
; DRAM_DQ[6]                                                                                                                                                ;                   ;         ;
; DRAM_DQ[7]                                                                                                                                                ;                   ;         ;
; DRAM_DQ[8]                                                                                                                                                ;                   ;         ;
; DRAM_DQ[9]                                                                                                                                                ;                   ;         ;
; DRAM_DQ[10]                                                                                                                                               ;                   ;         ;
; DRAM_DQ[11]                                                                                                                                               ;                   ;         ;
; DRAM_DQ[12]                                                                                                                                               ;                   ;         ;
; DRAM_DQ[13]                                                                                                                                               ;                   ;         ;
; DRAM_DQ[14]                                                                                                                                               ;                   ;         ;
; DRAM_DQ[15]                                                                                                                                               ;                   ;         ;
; KEY[0]                                                                                                                                                    ;                   ;         ;
;      - system:qsys_system_0|system_sysclks:sysclks|comb~0                                                                                                 ; 1                 ; 6       ;
;      - system:qsys_system_0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1                 ; 6       ;
;      - system:qsys_system_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; 1                 ; 6       ;
;      - system:qsys_system_0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1                 ; 6       ;
;      - system:qsys_system_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]      ; 1                 ; 6       ;
;      - system:qsys_system_0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1                 ; 6       ;
;      - system:qsys_system_0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1                 ; 6       ;
;      - system:qsys_system_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]      ; 1                 ; 6       ;
;      - system:qsys_system_0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1                 ; 6       ;
;      - system:qsys_system_0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1                 ; 6       ;
; CLOCK_50                                                                                                                                                  ;                   ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                 ; Location               ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                             ; PIN_G21                ; 38      ; Clock                                              ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; CLOCK_50                                                                                                                                                                                                                                                                             ; PIN_G21                ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; KEY[0]                                                                                                                                                                                                                                                                               ; PIN_H2                 ; 10      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~CLKDRUSER                                                                                                                                                                                                                                                       ; JTAG_X1_Y15_N0         ; 23      ; Clock                                              ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                       ; JTAG_X1_Y15_N0         ; 18      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                         ; JTAG_X1_Y15_N0         ; 174     ; Clock                                              ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                         ; JTAG_X1_Y15_N0         ; 26      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~UPDATEUSER                                                                                                                                                                                                                                                      ; JTAG_X1_Y15_N0         ; 5       ; Async. clear, Clock                                ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|BWHK8171_2                                                                                                                                                                                                                                ; FF_X29_Y22_N21         ; 2       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                               ; FF_X29_Y21_N17         ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[2]                                                                                                                                                                                                                               ; FF_X29_Y21_N7          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|BMIN0175[0]                                                                                                                                               ; FF_X39_Y14_N15         ; 19      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_0                                                                                                                                                                  ; FF_X32_Y18_N3          ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_1                                                                                                                                                                  ; FF_X32_Y18_N1          ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_2                                                                                                                                                                  ; FF_X31_Y18_N3          ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_3                                                                                                                                                                  ; FF_X31_Y18_N1          ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_4                                                                                                                                                                  ; FF_X31_Y19_N3          ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_5                                                                                                                                                                  ; FF_X31_Y19_N25         ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_6                                                                                                                                                                  ; FF_X32_Y26_N3          ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_7                                                                                                                                                                  ; FF_X32_Y26_N17         ; 20      ; Clock                                              ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|ZNXJ5711_0                                                                                                                                                                  ; LCCOMB_X39_Y14_N4      ; 17      ; Clock                                              ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|\SQHZ7915:13:AMGP4450_1                                                                                                                                                     ; LCCOMB_X32_Y18_N12     ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|HENC6638                                                                                                                                                                                                                ; LCCOMB_X11_Y16_N26     ; 9       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]~0                                                                                                                                                                                                           ; LCCOMB_X12_Y16_N8      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                               ; LCCOMB_X29_Y21_N20     ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                                             ; FF_X31_Y22_N9          ; 82      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irf_reg[1][0]~4                                                                                                                                                                                                                                                     ; LCCOMB_X31_Y21_N30     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irf_reg[2][0]~11                                                                                                                                                                                                                                                    ; LCCOMB_X31_Y22_N28     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irf_reg[3][0]~17                                                                                                                                                                                                                                                    ; LCCOMB_X31_Y22_N22     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irsr_reg[0]~6                                                                                                                                                                                                                                                       ; LCCOMB_X31_Y25_N16     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                                                                                    ; FF_X31_Y20_N21         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|node_ena~8                                                                                                                                                                                                                                                          ; LCCOMB_X32_Y22_N6      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|shadow_irf_reg[1][0]~3                                                                                                                                                                                                                                              ; LCCOMB_X30_Y20_N28     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|shadow_irf_reg[2][0]~10                                                                                                                                                                                                                                             ; LCCOMB_X30_Y20_N18     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|shadow_irf_reg[3][0]~16                                                                                                                                                                                                                                             ; LCCOMB_X30_Y20_N4      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~4                                                                                                                                                                                                                                ; LCCOMB_X31_Y25_N6      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]~12                                                                                                                                                                                                                          ; LCCOMB_X32_Y25_N28     ; 6       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]~13                                                                                                                                                                                                                          ; LCCOMB_X31_Y25_N4      ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                  ; FF_X32_Y22_N19         ; 15      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                 ; FF_X31_Y23_N7          ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                  ; FF_X31_Y23_N27         ; 45      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                  ; FF_X31_Y25_N3          ; 7       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                           ; LCCOMB_X32_Y22_N12     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                 ; FF_X32_Y22_N17         ; 22      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                  ; LCCOMB_X26_Y11_N8      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                      ; LCCOMB_X28_Y15_N16     ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208                                                                                                                                                                   ; LCCOMB_X21_Y27_N16     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~209                                                                                                                                                                   ; LCCOMB_X21_Y27_N26     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~210                                                                                                                                                                   ; LCCOMB_X21_Y27_N28     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211                                                                                                                                                                   ; LCCOMB_X21_Y27_N22     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~212                                                                                                                                                                   ; LCCOMB_X21_Y27_N8      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213                                                                                                                                                                   ; LCCOMB_X21_Y27_N10     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~214                                                                                                                                                                   ; LCCOMB_X21_Y27_N12     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~215                                                                                                                                                                   ; LCCOMB_X21_Y27_N30     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write                                                                                                                                                                     ; LCCOMB_X22_Y27_N22     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                   ; LCCOMB_X30_Y15_N6      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0                                                                                                                                                                   ; LCCOMB_X30_Y15_N8      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0                                                                                                                                                                   ; LCCOMB_X30_Y15_N4      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0                                                                                                                                                                   ; LCCOMB_X31_Y16_N18     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0                                                                                                                                                                   ; LCCOMB_X31_Y16_N30     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0                                                                                                                                                                   ; LCCOMB_X31_Y16_N24     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0                                                                                                                                                                   ; LCCOMB_X31_Y16_N26     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~2                                                                                                                                                               ; LCCOMB_X30_Y15_N24     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0                                                                                                                                                          ; LCCOMB_X21_Y9_N26      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~2                                                                                                                                                    ; LCCOMB_X20_Y16_N24     ; 63      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                      ; LCCOMB_X20_Y16_N22     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                      ; LCCOMB_X28_Y15_N12     ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                      ; LCCOMB_X28_Y15_N20     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                      ; LCCOMB_X21_Y9_N22      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                        ; LCCOMB_X26_Y13_N6      ; 29      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                       ; LCCOMB_X29_Y15_N30     ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|altera_merlin_traffic_limiter:limiter|always1~0                                                                                                                                                                                                                 ; LCCOMB_X24_Y13_N22     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|altera_merlin_traffic_limiter:limiter|response_accepted~0                                                                                                                                                                                                       ; LCCOMB_X23_Y12_N8      ; 6       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|altera_merlin_traffic_limiter:limiter|save_dest_id~0                                                                                                                                                                                                            ; LCCOMB_X24_Y13_N24     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_001|always9~2                                                                                                                                                                                                         ; LCCOMB_X28_Y15_N10     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter|data_reg[11]~0                                                                                                                                                                                                        ; LCCOMB_X14_Y18_N20     ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                               ; FF_X30_Y14_N1          ; 72      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                   ; FF_X29_Y13_N17         ; 331     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; system:qsys_system_0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                   ; FF_X12_Y14_N7          ; 455     ; Async. clear, Async. load                          ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; system:qsys_system_0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                   ; FF_X12_Y14_N7          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                       ; FF_X12_Y14_N9          ; 35      ; Async. clear                                       ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                         ; LCCOMB_X30_Y14_N14     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux_001|update_grant~0                                                                                                                                                                                                             ; LCCOMB_X30_Y14_N28     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                             ; LCCOMB_X26_Y12_N14     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux|src_data[46]                                                                                                                                                                                                                   ; LCCOMB_X26_Y12_N22     ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux|update_grant~1                                                                                                                                                                                                                 ; LCCOMB_X26_Y12_N10     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|Add19~5                                                                                                                                                                                                                                      ; LCCOMB_X28_Y16_N22     ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_ic_fill_starting~1                                                                                                                                                                                                                         ; LCCOMB_X19_Y13_N26     ; 25      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_src1_hazard_M                                                                                                                                                                                                                              ; LCCOMB_X23_Y14_N4      ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_src2_hazard_M                                                                                                                                                                                                                              ; LCCOMB_X24_Y14_N18     ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_iw[4]                                                                                                                                                                                                                                      ; FF_X24_Y15_N11         ; 47      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|Equal184~0                                                                                                                                                                                                                                   ; LCCOMB_X24_Y15_N10     ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_ctrl_div                                                                                                                                                                                                                                   ; FF_X19_Y12_N25         ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_accumulate_quotient_bits~0                                                                                                                                                                                                             ; LCCOMB_X29_Y19_N24     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_quot_en                                                                                                                                                                                                                                ; LCCOMB_X24_Y18_N22     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_rem_en                                                                                                                                                                                                                                 ; LCCOMB_X29_Y19_N2      ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_stall                                                                                                                                                                                                                                  ; FF_X19_Y16_N25         ; 71      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_stall_d3                                                                                                                                                                                                                               ; FF_X16_Y23_N1          ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_rot_rn[3]                                                                                                                                                                                                                                  ; FF_X28_Y16_N27         ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_status_reg_pie~2                                                                                                                                                                                                                           ; LCCOMB_X19_Y13_N4      ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_wr_dst_reg                                                                                                                                                                                                                                 ; FF_X22_Y14_N27         ; 5       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|W_stall~2                                                                                                                                                                                                                                    ; LCCOMB_X19_Y16_N14     ; 661     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                            ; LCCOMB_X29_Y13_N16     ; 1048    ; Async. clear                                       ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|i_readdatavalid_d1                                                                                                                                                                                                                           ; FF_X17_Y12_N9          ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_ap_offset[1]~0                                                                                                                                                                                                                       ; LCCOMB_X23_Y13_N16     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_dp_offset_en~0                                                                                                                                                                                                                       ; LCCOMB_X15_Y12_N20     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_valid_bits_en                                                                                                                                                                                                                        ; LCCOMB_X17_Y13_N22     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_tag_clr_valid_bits_nxt~2                                                                                                                                                                                                                  ; LCCOMB_X17_Y13_N12     ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_tag_wraddress[0]~5                                                                                                                                                                                                                        ; LCCOMB_X17_Y13_N26     ; 7       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_tag_wren                                                                                                                                                                                                                                  ; LCCOMB_X15_Y12_N16     ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_ic_data_module:system_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_3id1:auto_generated|ram_block1a0~0                                                                                                                     ; LCCOMB_X19_Y16_N6      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:system_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0                            ; LCCOMB_X30_Y10_N20     ; 39      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:system_cpu_0_jtag_debug_module_phy|virtual_state_uir~0                            ; LCCOMB_X31_Y13_N24     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|jxuir                    ; FF_X31_Y13_N9          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a     ; LCCOMB_X31_Y12_N4      ; 14      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0   ; LCCOMB_X30_Y13_N10     ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b     ; LCCOMB_X31_Y13_N26     ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0 ; LCCOMB_X30_Y13_N8      ; 64      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe        ; FF_X31_Y13_N31         ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[2]~13                       ; LCCOMB_X31_Y12_N16     ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[34]~31                      ; LCCOMB_X31_Y10_N0      ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[36]~21                      ; LCCOMB_X31_Y10_N28     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                            ; LCCOMB_X24_Y12_N6      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|MonDReg[0]~11                                                                                                                      ; LCCOMB_X31_Y12_N20     ; 29      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|MonDReg[23]~13                                                                                                                     ; LCCOMB_X31_Y13_N28     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|MonWr                                                                                                                              ; FF_X31_Y13_N11         ; 3       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|comb~1                                                                                                                             ; LCCOMB_X27_Y13_N22     ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                   ; LCCOMB_X24_Y23_N30     ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                             ; LCCOMB_X27_Y24_N14     ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1                                                                                                                                                           ; LCCOMB_X27_Y24_N10     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write~0                                                                                                                                                                   ; LCCOMB_X27_Y24_N28     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|fifo_rd~0                                                                                                                                                                                                                        ; LCCOMB_X23_Y23_N12     ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                          ; FF_X22_Y23_N5          ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|ien_AF~0                                                                                                                                                                                                                         ; LCCOMB_X22_Y23_N28     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|r_val~0                                                                                                                                                                                                                          ; LCCOMB_X24_Y23_N14     ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                           ; FF_X22_Y23_N31         ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                             ; LCCOMB_X23_Y23_N30     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                             ; LCCOMB_X21_Y23_N0      ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                         ; LCCOMB_X23_Y23_N24     ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_sdram_0:sdram_0|Selector27~6                                                                                                                                                                                                                             ; LCCOMB_X10_Y14_N12     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_sdram_0:sdram_0|Selector34~4                                                                                                                                                                                                                             ; LCCOMB_X11_Y14_N14     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_sdram_0:sdram_0|WideOr16~0                                                                                                                                                                                                                               ; LCCOMB_X11_Y19_N4      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_sdram_0:sdram_0|active_rnw~3                                                                                                                                                                                                                             ; LCCOMB_X12_Y14_N6      ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_sdram_0:sdram_0|f_select                                                                                                                                                                                                                                 ; LCCOMB_X11_Y15_N0      ; 25      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_addr[0]~2                                                                                                                                                                                                                              ; LCCOMB_X12_Y14_N26     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_state.000000010                                                                                                                                                                                                                        ; FF_X11_Y17_N13         ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_state.000010000                                                                                                                                                                                                                        ; FF_X9_Y14_N31          ; 61      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_state.001000000                                                                                                                                                                                                                        ; FF_X11_Y17_N7          ; 19      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe                                                                                                                                                                                                                                       ; DDIOOECELL_X16_Y29_N5  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_1                                                                                                                                                                                                                          ; DDIOOECELL_X9_Y29_N19  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_10                                                                                                                                                                                                                         ; DDIOOECELL_X16_Y29_N33 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_11                                                                                                                                                                                                                         ; DDIOOECELL_X14_Y29_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_12                                                                                                                                                                                                                         ; DDIOOECELL_X16_Y29_N26 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_13                                                                                                                                                                                                                         ; DDIOOECELL_X16_Y29_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_14                                                                                                                                                                                                                         ; DDIOOECELL_X16_Y29_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_15                                                                                                                                                                                                                         ; DDIOOECELL_X7_Y29_N33  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_2                                                                                                                                                                                                                          ; DDIOOECELL_X9_Y29_N33  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_3                                                                                                                                                                                                                          ; DDIOOECELL_X11_Y29_N33 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_4                                                                                                                                                                                                                          ; DDIOOECELL_X7_Y29_N26  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_5                                                                                                                                                                                                                          ; DDIOOECELL_X9_Y29_N26  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_6                                                                                                                                                                                                                          ; DDIOOECELL_X7_Y29_N5   ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_7                                                                                                                                                                                                                          ; DDIOOECELL_X5_Y29_N26  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_8                                                                                                                                                                                                                          ; DDIOOECELL_X14_Y29_N26 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_sdram_0:sdram_0|oe~_Duplicate_9                                                                                                                                                                                                                          ; DDIOOECELL_X14_Y29_N5  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_sdram_0:sdram_0|system_sdram_0_input_efifo_module:the_system_sdram_0_input_efifo_module|entry_0[40]~0                                                                                                                                                    ; LCCOMB_X11_Y18_N18     ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_sdram_0:sdram_0|system_sdram_0_input_efifo_module:the_system_sdram_0_input_efifo_module|entry_1[40]~0                                                                                                                                                    ; LCCOMB_X11_Y18_N8      ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:qsys_system_0|system_sysclks:sysclks|comb~0                                                                                                                                                                                                                                   ; LCCOMB_X12_Y14_N28     ; 2       ; Async. clear                                       ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; system:qsys_system_0|system_sysclks:sysclks|system_sysclks_altpll_3pa2:sd1|wire_pll7_clk[0]                                                                                                                                                                                          ; PLL_2                  ; 1525    ; Clock                                              ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; system:qsys_system_0|system_sysclks:sysclks|system_sysclks_altpll_3pa2:sd1|wire_pll7_clk[1]                                                                                                                                                                                          ; PLL_2                  ; 730     ; Clock                                              ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; system:qsys_system_0|system_sysclks:sysclks|system_sysclks_altpll_3pa2:sd1|wire_pll7_locked                                                                                                                                                                                          ; PLL_2                  ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                               ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                           ; PIN_G21            ; 38      ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; altera_internal_jtag~CLKDRUSER                                                                                                                     ; JTAG_X1_Y15_N0     ; 23      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                       ; JTAG_X1_Y15_N0     ; 174     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~UPDATEUSER                                                                                                                    ; JTAG_X1_Y15_N0     ; 5       ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_7                                ; FF_X32_Y26_N17     ; 20      ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|ZNXJ5711_0                                ; LCCOMB_X39_Y14_N4  ; 17      ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; system:qsys_system_0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X29_Y13_N17     ; 331     ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; system:qsys_system_0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X12_Y14_N7      ; 455     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; system:qsys_system_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; FF_X12_Y14_N9      ; 35      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; system:qsys_system_0|system_cpu_0:cpu_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                          ; LCCOMB_X29_Y13_N16 ; 1048    ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; system:qsys_system_0|system_sysclks:sysclks|comb~0                                                                                                 ; LCCOMB_X12_Y14_N28 ; 2       ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; system:qsys_system_0|system_sysclks:sysclks|system_sysclks_altpll_3pa2:sd1|wire_pll7_clk[0]                                                        ; PLL_2              ; 1525    ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; system:qsys_system_0|system_sysclks:sysclks|system_sysclks_altpll_3pa2:sd1|wire_pll7_clk[1]                                                        ; PLL_2              ; 730     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                 ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; system:qsys_system_0|system_cpu_0:cpu_0|W_stall~2                                                                                                                                                                                                                                    ; 661     ;
; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                                             ; 82      ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_ctrl_src2_choose_imm                                                                                                                                                                                                                       ; 73      ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                               ; 72      ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_stall                                                                                                                                                                                                                                  ; 71      ;
; system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[1]                                                                                                                                                                                                             ; 70      ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0 ; 64      ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~2                                                                                                                                                    ; 63      ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_rem[19]~0                                                                                                                                                                                                                              ; 62      ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_state.000010000                                                                                                                                                                                                                        ; 61      ;
; system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                                                                                                                 ; 53      ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1                                                                                                                                                           ; 49      ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0                                                                                                                                                           ; 49      ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0                                                                                                                   ; 49      ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src1_hazard_M                                                                                                                                                                                                                              ; 48      ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_wr_data_unfiltered[0]~1                                                                                                                                                                                                                    ; 48      ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_wr_data_unfiltered[0]~0                                                                                                                                                                                                                    ; 48      ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_iw[4]                                                                                                                                                                                                                                      ; 47      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                  ; 45      ;
; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                       ; 42      ;
; system:qsys_system_0|system_sdram_0:sdram_0|system_sdram_0_input_efifo_module:the_system_sdram_0_input_efifo_module|rd_address                                                                                                                                                       ; 42      ;
; system:qsys_system_0|system_sdram_0:sdram_0|system_sdram_0_input_efifo_module:the_system_sdram_0_input_efifo_module|entry_0[40]~0                                                                                                                                                    ; 41      ;
; system:qsys_system_0|system_sdram_0:sdram_0|system_sdram_0_input_efifo_module:the_system_sdram_0_input_efifo_module|entry_1[40]~0                                                                                                                                                    ; 41      ;
; system:qsys_system_0|system_sdram_0:sdram_0|active_rnw~3                                                                                                                                                                                                                             ; 41      ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2_hazard_M                                                                                                                                                                                                                              ; 40      ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe        ; 39      ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter|data_reg[11]~0                                                                                                                                                                                                        ; 39      ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:system_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0                            ; 39      ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_iw[21]                                                                                                                                                                                                                                     ; 38      ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_kill~2                                                                                                                                                                                                                                     ; 37      ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_iw[2]                                                                                                                                                                                                                                      ; 36      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                  ; 35      ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_pc[12]~0                                                                                                                                                                                                                                   ; 35      ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_ctrl_alu_subtract                                                                                                                                                                                                                          ; 34      ;
; system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux|src_data[46]                                                                                                                                                                                                                   ; 34      ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b     ; 34      ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                      ; 33      ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_rem_en                                                                                                                                                                                                                                 ; 33      ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_pipe_flush_waddr[13]~1                                                                                                                                                                                                                     ; 33      ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_pipe_flush_waddr[13]~0                                                                                                                                                                                                                     ; 33      ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_div_negate_result                                                                                                                                                                                                                          ; 33      ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                         ; 33      ;
; system:qsys_system_0|system_rsp_xbar_demux:rsp_xbar_demux|src0_valid                                                                                                                                                                                                                 ; 33      ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_compare_op[0]                                                                                                                                                                                                                              ; 33      ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_compare_op[1]                                                                                                                                                                                                                              ; 33      ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_ctrl_logic                                                                                                                                                                                                                                 ; 33      ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|MonAReg[10]                                                                                                                        ; 33      ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                      ; 32      ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_div_negate_src2~0                                                                                                                                                                                                                          ; 32      ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_rot_rn[3]                                                                                                                                                                                                                                  ; 32      ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_rot_rn[2]                                                                                                                                                                                                                                  ; 32      ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_accumulate_quotient_bits~0                                                                                                                                                                                                             ; 32      ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_rot_rn[4]                                                                                                                                                                                                                                  ; 32      ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_quot_en                                                                                                                                                                                                                                ; 32      ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                         ; 32      ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_iw[6]~0                                                                                                                                                                                                                                    ; 32      ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_src1_hazard_M                                                                                                                                                                                                                              ; 32      ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_src1_hazard_W                                                                                                                                                                                                                              ; 32      ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_stall_d3                                                                                                                                                                                                                               ; 32      ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_rot_fill_bit                                                                                                                                                                                                                               ; 32      ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_src2_hazard_M                                                                                                                                                                                                                              ; 32      ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_src2_hazard_W                                                                                                                                                                                                                              ; 32      ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_iw[5]                                                                                                                                                                                                                                      ; 32      ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_alu_result~0                                                                                                                                                                                                                               ; 32      ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|jdo[36]                  ; 32      ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|jdo[37]                  ; 32      ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_state.000000010                                                                                                                                                                                                                        ; 32      ;
; system:qsys_system_0|system_cpu_0:cpu_0|Add19~5                                                                                                                                                                                                                                      ; 32      ;
; system:qsys_system_0|system_cpu_0:cpu_0|Add19~3                                                                                                                                                                                                                                      ; 32      ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_reg_readdata~1                                                                                                         ; 31      ;
; system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[0]                                                                                                                                                                                                             ; 30      ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_iw[4]                                                                                                                                                                                                                                      ; 29      ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                        ; 29      ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|MonDReg[0]~11                                                                                                                      ; 29      ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_ctrl_div                                                                                                                                                                                                                                   ; 28      ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_ctrl_break                                                                                                                                                                                                                                 ; 27      ;
; system:qsys_system_0|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|read_latency_shift_reg[0]                                                                                                                                                                     ; 27      ;
; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                       ; 26      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                         ; 26      ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_ctrl_crst                                                                                                                                                                                                                                  ; 26      ;
; system:qsys_system_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                                                               ; 26      ;
; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                     ; 25      ;
; system:qsys_system_0|system_sdram_0:sdram_0|f_select                                                                                                                                                                                                                                 ; 25      ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_ctrl_exception                                                                                                                                                                                                                             ; 25      ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_iw[16]                                                                                                                                                                                                                                     ; 25      ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_ic_fill_starting~1                                                                                                                                                                                                                         ; 25      ;
; system:qsys_system_0|system_sdram_0:sdram_0|refresh_request                                                                                                                                                                                                                          ; 25      ;
; system:qsys_system_0|system_cpu_0:cpu_0|av_sign_bit~2                                                                                                                                                                                                                                ; 24      ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_ctrl_ld_signed                                                                                                                                                                                                                             ; 24      ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_ctrl_br_cond_nxt~1                                                                                                                                                                                                                         ; 24      ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_iw[11]                                                                                                                                                                                                                                     ; 24      ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_iw[14]                                                                                                                                                                                                                                     ; 24      ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_ctrl_retaddr                                                                                                                                                                                                                               ; 24      ;
; system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                                                     ; 24      ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_iw[15]                                                                                                                                                                                                                                     ; 23      ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_iw[3]                                                                                                                                                                                                                                      ; 23      ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                 ; 22      ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_iw[0]                                                                                                                                                                                                                                      ; 22      ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                      ; 22      ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_state.000000001                                                                                                                                                                                                                        ; 22      ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_iw[1]                                                                                                                                                                                                                                      ; 21      ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                             ; 21      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                         ; 20      ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_ctrl_shift_rot_right                                                                                                                                                                                                                       ; 20      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|BMIN0175[0]                                                                                                                                               ; 19      ;
; system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                                                                                                                 ; 19      ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_state.001000000                                                                                                                                                                                                                        ; 19      ;
; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                       ; 18      ;
; ~GND                                                                                                                                                                                                                                                                                 ; 18      ;
; system:qsys_system_0|system_sdram_0:sdram_0|always5~2                                                                                                                                                                                                                                ; 18      ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[34]~31                      ; 18      ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_iw[12]                                                                                                                                                                                                                                     ; 18      ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                  ; 18      ;
; system:qsys_system_0|system_sdram_0:sdram_0|init_done                                                                                                                                                                                                                                ; 18      ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2                                                                                                                                                           ; 17      ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_ctrl_hi_imm16~0                                                                                                                                                                                                                            ; 17      ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_iw[4]                                                                                                                                                                                                                                      ; 17      ;
; system:qsys_system_0|system_cpu_0:cpu_0|d_write~reg0                                                                                                                                                                                                                                 ; 17      ;
; system:qsys_system_0|system_sdram_0:sdram_0|system_sdram_0_input_efifo_module:the_system_sdram_0_input_efifo_module|entries[1]                                                                                                                                                       ; 17      ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_001|always9~2                                                                                                                                                                                                         ; 16      ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~215                                                                                                                                                                   ; 16      ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~214                                                                                                                                                                   ; 16      ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213                                                                                                                                                                   ; 16      ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~212                                                                                                                                                                   ; 16      ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211                                                                                                                                                                   ; 16      ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~210                                                                                                                                                                   ; 16      ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~209                                                                                                                                                                   ; 16      ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208                                                                                                                                                                   ; 16      ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                           ; 16      ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr~29                          ; 16      ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_ctrl_unsigned_lo_imm16~11                                                                                                                                                                                                                  ; 16      ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_src2_imm[15]~9                                                                                                                                                                                                                             ; 16      ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_iw[3]                                                                                                                                                                                                                                      ; 16      ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                          ; 16      ;
; system:qsys_system_0|system_sdram_0:sdram_0|WideOr9~0                                                                                                                                                                                                                                ; 16      ;
; system:qsys_system_0|system_sdram_0:sdram_0|system_sdram_0_input_efifo_module:the_system_sdram_0_input_efifo_module|entries[0]                                                                                                                                                       ; 16      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                  ; 15      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                               ; 15      ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_ctrl_hi_imm16~1                                                                                                                                                                                                                            ; 15      ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0   ; 15      ;
; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                         ; 14      ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                         ; 14      ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a     ; 14      ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_state.100000000                                                                                                                                                                                                                        ; 14      ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_state.000001000                                                                                                                                                                                                                        ; 14      ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src2[0]~0                                                                                                                                                                                                                              ; 14      ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src2[1]~1                                                                                                                                                                                                                              ; 14      ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src2[2]~2                                                                                                                                                                                                                              ; 14      ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src2[3]~3                                                                                                                                                                                                                              ; 14      ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src2[4]~4                                                                                                                                                                                                                              ; 14      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|BMIN0175[0]                                                                                                                                                                                                             ; 13      ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_ic_fill_starting_d1                                                                                                                                                                                                                        ; 13      ;
; system:qsys_system_0|system_cpu_0:cpu_0|av_ld_data_aligned_or_div[7]~0                                                                                                                                                                                                               ; 13      ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                 ; 13      ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[2]~13                       ; 13      ;
; system:qsys_system_0|system_sdram_0:sdram_0|i_state.011                                                                                                                                                                                                                              ; 13      ;
; system:qsys_system_0|system_sdram_0:sdram_0|i_state.000                                                                                                                                                                                                                              ; 13      ;
; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                         ; 12      ;
; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                         ; 12      ;
; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                         ; 12      ;
; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                         ; 12      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                 ; 12      ;
; system:qsys_system_0|system_rsp_xbar_demux:rsp_xbar_demux|src1_valid                                                                                                                                                                                                                 ; 12      ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write                                                                                                                                                                     ; 12      ;
; system:qsys_system_0|system_cpu_0:cpu_0|av_ld_data_aligned_or_div[7]~1                                                                                                                                                                                                               ; 12      ;
; system:qsys_system_0|system_cpu_0:cpu_0|Equal4~2                                                                                                                                                                                                                                     ; 12      ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                 ; 12      ;
; system:qsys_system_0|system_cpu_0:cpu_0|i_read~reg0                                                                                                                                                                                                                                  ; 12      ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_addr[0]~2                                                                                                                                                                                                                              ; 12      ;
; system:qsys_system_0|system_cpu_0:cpu_0|i_readdatavalid_d1                                                                                                                                                                                                                           ; 11      ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_iw[13]                                                                                                                                                                                                                                     ; 11      ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|r_val~0                                                                                                                                                                                                                          ; 11      ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|fifo_rd~0                                                                                                                                                                                                                        ; 11      ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_pipe_flush                                                                                                                                                                                                                                 ; 11      ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_alu_result[1]                                                                                                                                                                                                                              ; 11      ;
; system:qsys_system_0|system_cpu_0:cpu_0|d_read~reg0                                                                                                                                                                                                                                  ; 11      ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                       ; 11      ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                  ; 11      ;
; system:qsys_system_0|system_sdram_0:sdram_0|Equal0~3                                                                                                                                                                                                                                 ; 11      ;
; system:qsys_system_0|system_sdram_0:sdram_0|i_state.101                                                                                                                                                                                                                              ; 11      ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                 ; 11      ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_state.000000100                                                                                                                                                                                                                        ; 11      ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_addr[0]~0                                                                                                                                                                                                                              ; 11      ;
; system:qsys_system_0|system_sdram_0:sdram_0|pending~11                                                                                                                                                                                                                               ; 11      ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[31]~15                                                                                                                                                                                                                            ; 11      ;
; KEY[0]~input                                                                                                                                                                                                                                                                         ; 10      ;
; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                       ; 10      ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_dp_offset_nxt[0]~3                                                                                                                                                                                                                   ; 10      ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_dp_offset_nxt[2]~2                                                                                                                                                                                                                   ; 10      ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_dp_offset_nxt[1]~0                                                                                                                                                                                                                   ; 10      ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                 ; 10      ;
; system:qsys_system_0|system_cpu_0:cpu_0|hbreak_enabled                                                                                                                                                                                                                               ; 10      ;
; system:qsys_system_0|system_sdram_0:sdram_0|i_state.010                                                                                                                                                                                                                              ; 10      ;
; system:qsys_system_0|system_sdram_0:sdram_0|i_addr[11]                                                                                                                                                                                                                               ; 10      ;
; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                         ; 9       ;
; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                         ; 9       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|HENC6638                                                                                                                                                                                                                ; 9       ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                    ; 9       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_discover_quotient_bits                                                                                                                                                                                                                 ; 9       ;
; system:qsys_system_0|system_cpu_0:cpu_0|Equal4~3                                                                                                                                                                                                                                     ; 9       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_wr_data_unfiltered[9]~51                                                                                                                                                                                                                   ; 9       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_wr_data_unfiltered[10]~49                                                                                                                                                                                                                  ; 9       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_wr_data_unfiltered[11]~47                                                                                                                                                                                                                  ; 9       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_wr_data_unfiltered[12]~45                                                                                                                                                                                                                  ; 9       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_wr_data_unfiltered[13]~43                                                                                                                                                                                                                  ; 9       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_wr_data_unfiltered[14]~41                                                                                                                                                                                                                  ; 9       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_wr_data_unfiltered[15]~39                                                                                                                                                                                                                  ; 9       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_wr_data_unfiltered[1]~19                                                                                                                                                                                                                   ; 9       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_wr_data_unfiltered[2]~17                                                                                                                                                                                                                   ; 9       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_wr_data_unfiltered[3]~15                                                                                                                                                                                                                   ; 9       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_wr_data_unfiltered[4]~13                                                                                                                                                                                                                   ; 9       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_wr_data_unfiltered[5]~11                                                                                                                                                                                                                   ; 9       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_wr_data_unfiltered[6]~9                                                                                                                                                                                                                    ; 9       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_wr_data_unfiltered[7]~7                                                                                                                                                                                                                    ; 9       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_wr_data_unfiltered[8]~5                                                                                                                                                                                                                    ; 9       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_wr_data_unfiltered[0]~3                                                                                                                                                                                                                    ; 9       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_alu_result[2]                                                                                                                                                                                                                              ; 9       ;
; system:qsys_system_0|altera_merlin_master_translator:cpu_0_data_master_translator|uav_read~0                                                                                                                                                                                         ; 9       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                     ; 9       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_count[1]                                                                                                                                                                                                                               ; 9       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_state.010000000                                                                                                                                                                                                                        ; 9       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[16]~0                                                                                                                                                                                                                             ; 9       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[17]~1                                                                                                                                                                                                                             ; 9       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[18]~2                                                                                                                                                                                                                             ; 9       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[19]~3                                                                                                                                                                                                                             ; 9       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[20]~4                                                                                                                                                                                                                             ; 9       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[21]~5                                                                                                                                                                                                                             ; 9       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[22]~6                                                                                                                                                                                                                             ; 9       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[23]~7                                                                                                                                                                                                                             ; 9       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[24]~8                                                                                                                                                                                                                             ; 9       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|MonAReg[4]                                                                                                                         ; 9       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|MonAReg[3]                                                                                                                         ; 9       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|MonAReg[2]                                                                                                                         ; 9       ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                                        ; 9       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                                                ; 8       ;
; sld_hub:auto_hub|irsr_reg[2]~2                                                                                                                                                                                                                                                       ; 8       ;
; sld_hub:auto_hub|irsr_reg[2]~1                                                                                                                                                                                                                                                       ; 8       ;
; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                    ; 8       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|Equal9~0                                                                                                                                                  ; 8       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                             ; 8       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                                                             ; 8       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                                                             ; 8       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                      ; 8       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2                                                                                                                                                                     ; 8       ;
; system:qsys_system_0|system_sdram_0:sdram_0|za_data[9]                                                                                                                                                                                                                               ; 8       ;
; system:qsys_system_0|system_sdram_0:sdram_0|za_data[1]                                                                                                                                                                                                                               ; 8       ;
; system:qsys_system_0|system_sdram_0:sdram_0|za_data[10]                                                                                                                                                                                                                              ; 8       ;
; system:qsys_system_0|system_sdram_0:sdram_0|za_data[2]                                                                                                                                                                                                                               ; 8       ;
; system:qsys_system_0|system_sdram_0:sdram_0|za_data[11]                                                                                                                                                                                                                              ; 8       ;
; system:qsys_system_0|system_sdram_0:sdram_0|za_data[3]                                                                                                                                                                                                                               ; 8       ;
; system:qsys_system_0|system_sdram_0:sdram_0|za_data[12]                                                                                                                                                                                                                              ; 8       ;
; system:qsys_system_0|system_sdram_0:sdram_0|za_data[4]                                                                                                                                                                                                                               ; 8       ;
; system:qsys_system_0|system_sdram_0:sdram_0|za_data[13]                                                                                                                                                                                                                              ; 8       ;
; system:qsys_system_0|system_sdram_0:sdram_0|za_data[5]                                                                                                                                                                                                                               ; 8       ;
; system:qsys_system_0|system_sdram_0:sdram_0|za_data[14]                                                                                                                                                                                                                              ; 8       ;
; system:qsys_system_0|system_sdram_0:sdram_0|za_data[6]                                                                                                                                                                                                                               ; 8       ;
; system:qsys_system_0|system_sdram_0:sdram_0|za_data[7]                                                                                                                                                                                                                               ; 8       ;
; system:qsys_system_0|system_sdram_0:sdram_0|za_data[15]                                                                                                                                                                                                                              ; 8       ;
; system:qsys_system_0|system_sdram_0:sdram_0|za_data[8]                                                                                                                                                                                                                               ; 8       ;
; system:qsys_system_0|system_sdram_0:sdram_0|za_data[0]                                                                                                                                                                                                                               ; 8       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write~0                                                                                                                                                                   ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_valid_bits_en                                                                                                                                                                                                                        ; 8       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                                                                                                 ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_tag_clr_valid_bits_nxt~2                                                                                                                                                                                                                  ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_rot_pass2                                                                                                                                                                                                                                  ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_rot_sel_fill2                                                                                                                                                                                                                              ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_rot_pass3                                                                                                                                                                                                                                  ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_rot_sel_fill3                                                                                                                                                                                                                              ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|Equal2~0                                                                                                                                                                                                                                     ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_rot_pass1                                                                                                                                                                                                                                  ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_rot_sel_fill1                                                                                                                                                                                                                              ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_wr_data_unfiltered[25]~65                                                                                                                                                                                                                  ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_wr_data_unfiltered[26]~63                                                                                                                                                                                                                  ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_wr_data_unfiltered[27]~61                                                                                                                                                                                                                  ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_wr_data_unfiltered[28]~59                                                                                                                                                                                                                  ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_wr_data_unfiltered[29]~57                                                                                                                                                                                                                  ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_wr_data_unfiltered[30]~55                                                                                                                                                                                                                  ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_wr_data_unfiltered[31]~53                                                                                                                                                                                                                  ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_rot_pass0                                                                                                                                                                                                                                  ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_rot_sel_fill0                                                                                                                                                                                                                              ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_ctrl_b_not_src~1                                                                                                                                                                                                                           ; 8       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                 ; 8       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                 ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|Equal184~0                                                                                                                                                                                                                                   ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src1[9]~15                                                                                                                                                                                                                                 ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src1[10]~14                                                                                                                                                                                                                                ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src1[11]~13                                                                                                                                                                                                                                ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src1[12]~12                                                                                                                                                                                                                                ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src1[13]~11                                                                                                                                                                                                                                ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src1[14]~10                                                                                                                                                                                                                                ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src1[15]~9                                                                                                                                                                                                                                 ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_wr_data_unfiltered[24]~21                                                                                                                                                                                                                  ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src1[2]~6                                                                                                                                                                                                                                  ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src1[3]~5                                                                                                                                                                                                                                  ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src1[4]~4                                                                                                                                                                                                                                  ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src1[5]~3                                                                                                                                                                                                                                  ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src1[6]~2                                                                                                                                                                                                                                  ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src1[7]~1                                                                                                                                                                                                                                  ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src1[8]~0                                                                                                                                                                                                                                  ; 8       ;
; system:qsys_system_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                              ; 8       ;
; system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                    ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_line[3]                                                                                                                                                                                                                              ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_line[2]                                                                                                                                                                                                                              ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_line[1]                                                                                                                                                                                                                              ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_line[0]                                                                                                                                                                                                                              ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_line[5]                                                                                                                                                                                                                              ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_line[4]                                                                                                                                                                                                                              ; 8       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                 ; 8       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                                                                                                 ; 8       ;
; system:qsys_system_0|system_addr_router:addr_router|Equal1~4                                                                                                                                                                                                                         ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_line[6]                                                                                                                                                                                                                              ; 8       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                                                                                                                                 ; 8       ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter|out_endofpacket~0                                                                                                                                                                                                     ; 8       ;
; system:qsys_system_0|system_sdram_0:sdram_0|system_sdram_0_input_efifo_module:the_system_sdram_0_input_efifo_module|Equal1~0                                                                                                                                                         ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[25]~9                                                                                                                                                                                                                             ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[26]~10                                                                                                                                                                                                                            ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[27]~11                                                                                                                                                                                                                            ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[28]~12                                                                                                                                                                                                                            ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[29]~13                                                                                                                                                                                                                            ; 8       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src1[30]~14                                                                                                                                                                                                                            ; 8       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                  ; 7       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                             ; 7       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[0]                                                                                                                                                                                                             ; 7       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                                                             ; 7       ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|rf_source_data[60]                                                                                                                                                               ; 7       ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_tag_wraddress[0]~5                                                                                                                                                                                                                        ; 7       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                          ; 7       ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_dp_offset[0]                                                                                                                                                                                                                         ; 7       ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_ap_offset[1]~0                                                                                                                                                                                                                       ; 7       ;
; system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[70]                                                                                                                                                                                                               ; 7       ;
; system:qsys_system_0|altera_merlin_traffic_limiter:limiter|cmd_sink_ready~1                                                                                                                                                                                                          ; 7       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_wr_data_unfiltered[16]~37                                                                                                                                                                                                                  ; 7       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_wr_data_unfiltered[17]~35                                                                                                                                                                                                                  ; 7       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_wr_data_unfiltered[18]~33                                                                                                                                                                                                                  ; 7       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_wr_data_unfiltered[19]~31                                                                                                                                                                                                                  ; 7       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_wr_data_unfiltered[20]~29                                                                                                                                                                                                                  ; 7       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_wr_data_unfiltered[21]~27                                                                                                                                                                                                                  ; 7       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_wr_data_unfiltered[22]~25                                                                                                                                                                                                                  ; 7       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_wr_data_unfiltered[23]~23                                                                                                                                                                                                                  ; 7       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src1[0]~8                                                                                                                                                                                                                                  ; 7       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src1[1]~7                                                                                                                                                                                                                                  ; 7       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                          ; 7       ;
; system:qsys_system_0|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready                                                                                                                                                            ; 7       ;
; system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux|src_data[38]                                                                                                                                                                                                                   ; 7       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                               ; 7       ;
; system:qsys_system_0|altera_merlin_master_translator:cpu_0_data_master_translator|read_accepted                                                                                                                                                                                      ; 7       ;
; system:qsys_system_0|system_sdram_0:sdram_0|i_count[1]                                                                                                                                                                                                                               ; 7       ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|cp_ready~0                                                                                                                                                                       ; 7       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                                                                        ; 7       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                          ; 7       ;
; system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux_001|WideOr1                                                                                                                                                                                                                    ; 7       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:system_cpu_0_jtag_debug_module_phy|virtual_state_cdr                              ; 7       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_state.000100000                                                                                                                                                                                                                        ; 7       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]~13                                                                                                                                                                                                                          ; 6       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]~12                                                                                                                                                                                                                          ; 6       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                             ; 6       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                             ; 6       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                             ; 6       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                             ; 6       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[6]                                                                                                                                                                                                             ; 6       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[0]                                                                                                                                               ; 6       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[1]                                                                                                                                                                                                             ; 6       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                             ; 6       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_status_reg_pie~2                                                                                                                                                                                                                           ; 6       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_next~21                                                                                                                                                                                                                                ; 6       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                             ; 6       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_ic_tag_rd_addr_nxt[6]~13                                                                                                                                                                                                                   ; 6       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_ic_tag_rd_addr_nxt[5]~11                                                                                                                                                                                                                   ; 6       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_ic_tag_rd_addr_nxt[4]~9                                                                                                                                                                                                                    ; 6       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_ic_tag_rd_addr_nxt[3]~7                                                                                                                                                                                                                    ; 6       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_ic_tag_rd_addr_nxt[2]~5                                                                                                                                                                                                                    ; 6       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_ic_tag_rd_addr_nxt[1]~3                                                                                                                                                                                                                    ; 6       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_ic_tag_rd_addr_nxt[0]~1                                                                                                                                                                                                                    ; 6       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_ctrl_shift_rot_left                                                                                                                                                                                                                        ; 6       ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_dp_offset[1]                                                                                                                                                                                                                         ; 6       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_ctrl_unsigned_lo_imm16~9                                                                                                                                                                                                                   ; 6       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_ctrl_div_signed_nxt~0                                                                                                                                                                                                                      ; 6       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                ; 6       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[0]                                         ; 6       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                     ; 6       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|av_waitrequest~2                                                                                                                                                                                                                 ; 6       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_hbreak_req                                                                                                                                                                                                                                 ; 6       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_st_data[1]                                                                                                                                                                                                                                 ; 6       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                 ; 6       ;
; system:qsys_system_0|altera_merlin_traffic_limiter:limiter|response_accepted~0                                                                                                                                                                                                       ; 6       ;
; system:qsys_system_0|system_cpu_0:cpu_0|latched_oci_tb_hbreak_req                                                                                                                                                                                                                    ; 6       ;
; system:qsys_system_0|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|wait_latency_counter[1]~0                                                                                                                                                                     ; 6       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_valid_from_E                                                                                                                                                                                                                               ; 6       ;
; system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux|WideOr1                                                                                                                                                                                                                        ; 6       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid                                                                                                                                                        ; 6       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~2                                                                                                                                                               ; 6       ;
; system:qsys_system_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                     ; 6       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_alu_result[4]                                                                                                                                                                                                                              ; 6       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_alu_result[11]                                                                                                                                                                                                                             ; 6       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_st_data[0]                                                                                                                                                                                                                                 ; 6       ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_001|out_valid~0                                                                                                                                                                                                       ; 6       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                                                                  ; 6       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                 ; 6       ;
; system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                           ; 6       ;
; system:qsys_system_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                                                 ; 6       ;
; sld_hub:auto_hub|shadow_irf_reg[3][0]~16                                                                                                                                                                                                                                             ; 5       ;
; sld_hub:auto_hub|shadow_irf_reg[2][0]~10                                                                                                                                                                                                                                             ; 5       ;
; sld_hub:auto_hub|shadow_irf_reg[1][0]~3                                                                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|irsr_reg[0]~6                                                                                                                                                                                                                                                       ; 5       ;
; sld_hub:auto_hub|node_ena_proc~0                                                                                                                                                                                                                                                     ; 5       ;
; sld_hub:auto_hub|irf_reg[3][0]~17                                                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|irf_reg[2][0]~11                                                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|irf_reg[1][0]~4                                                                                                                                                                                                                                                     ; 5       ;
; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                                                                                                       ; 5       ;
; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                                                                                                       ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[7]                                                                                                                                                                                                             ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[4]                                                                                                                                                                                                             ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[9]                                                                                                                                                                                                             ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[2]                                                                                                                                                                                                             ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]~0                                                                                                                                                                                                           ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                                                                                                             ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[2]                                                                                                                                                                                                                               ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[10]                                                                                                                                              ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[1]                                                                                                                                               ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[4]                                                                                                                                               ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[7]                                                                                                                                               ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_ic_fill_starting~1_wirecell                                                                                                                                                                                                                ; 5       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0                                                                                                                                                                   ; 5       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0                                                                                                                                                                   ; 5       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0                                                                                                                                                                   ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|clr_break_line                                                                                                                                                                                                                               ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_iw[8]                                                                                                                                                                                                                                      ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_iw[7]                                                                                                                                                                                                                                      ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_iw[6]                                                                                                                                                                                                                                      ; 5       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0                                                                                                                                                                   ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_ic_data_rd_addr_nxt[2]~5                                                                                                                                                                                                                   ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_ic_data_rd_addr_nxt[1]~3                                                                                                                                                                                                                   ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_ic_data_rd_addr_nxt[0]~1                                                                                                                                                                                                                   ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|Equal0~2                                                                                                                   ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_dst_regnum[0]~2                                                                                                                                                                                                                            ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_status_reg_pie                                                                                                                                                                                                                             ; 5       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[0]                                         ; 5       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[3]                                         ; 5       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[4]                                         ; 5       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[5]                                         ; 5       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[1]                                         ; 5       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[2]                                         ; 5       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0                                                                                                                                                                   ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_dp_offset[2]                                                                                                                                                                                                                         ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_pc[1]                                                                                                                                                                                                                                      ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_pc[0]                                                                                                                                                                                                                                      ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_iw[18]                                                                                                                                                                                                                                     ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_iw[19]                                                                                                                                                                                                                                     ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_iw[20]                                                                                                                                                                                                                                     ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_iw[7]                                                                                                                                                                                                                                      ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_wrctl_data_ienable_reg_irq0~3                                                                                                                                                                                                              ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2[31]~10                                                                                                                                                                                                                                ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_dst_regnum[2]                                                                                                                                                                                                                              ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_dst_regnum[3]                                                                                                                                                                                                                              ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_dst_regnum[0]                                                                                                                                                                                                                              ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_dst_regnum[1]                                                                                                                                                                                                                              ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_wr_dst_reg                                                                                                                                                                                                                                 ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_dst_regnum[4]                                                                                                                                                                                                                              ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_iw[25]                                                                                                                                                                                                                                     ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_iw[24]                                                                                                                                                                                                                                     ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_iw[23]                                                                                                                                                                                                                                     ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_iw[22]                                                                                                                                                                                                                                     ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_iw[26]                                                                                                                                                                                                                                     ; 5       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[1]                                         ; 5       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[2]                                         ; 5       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[3]                                         ; 5       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[4]                                         ; 5       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[5]                                         ; 5       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                 ; 5       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0                                                                                                                                                                   ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_iw[14]                                                                                                                                                                                                                                     ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_iw[13]                                                                                                                                                                                                                                     ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_iw[15]                                                                                                                                                                                                                                     ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_iw[16]                                                                                                                                                                                                                                     ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_iw[12]                                                                                                                                                                                                                                     ; 5       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1                                                                                                                                                           ; 5       ;
; system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                              ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_shift_rot_stall                                                                                                                                                                                                                            ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|Equal0~1                                                                                                                   ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|Equal0~0                                                                                                                   ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_ap_offset[0]                                                                                                                                                                                                                         ; 5       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                   ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_alu_result[3]                                                                                                                                                                                                                              ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_alu_result[9]                                                                                                                                                                                                                              ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_alu_result[10]                                                                                                                                                                                                                             ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_alu_result[12]                                                                                                                                                                                                                             ; 5       ;
; system:qsys_system_0|system_addr_router_001:addr_router_001|Equal1~3                                                                                                                                                                                                                 ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_alu_result[5]                                                                                                                                                                                                                              ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_alu_result[6]                                                                                                                                                                                                                              ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_alu_result[7]                                                                                                                                                                                                                              ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_alu_result[8]                                                                                                                                                                                                                              ; 5       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|jupdate~0                                                                                                                                                                 ; 5       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift~6                                                                                                                                                                ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|jdo[35]                  ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|Equal0~0                                                                                                                           ; 5       ;
; system:qsys_system_0|system_sdram_0:sdram_0|i_count[2]                                                                                                                                                                                                                               ; 5       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                                                                                                                                 ; 5       ;
; system:qsys_system_0|system_sdram_0:sdram_0|comb~0                                                                                                                                                                                                                                   ; 5       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                           ; 5       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                               ; 5       ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|WideOr0                                                                                                                                                                          ; 5       ;
; system:qsys_system_0|system_sysclks:sysclks|wire_pfdena_reg_ena~0                                                                                                                                                                                                                    ; 5       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                          ; 5       ;
; system:qsys_system_0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                   ; 5       ;
; system:qsys_system_0|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                                                                                                                                                                 ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src2[9]~9                                                                                                                                                                                                                              ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src2[10]~10                                                                                                                                                                                                                            ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src2[11]~11                                                                                                                                                                                                                            ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src2[12]~12                                                                                                                                                                                                                            ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src2[13]~13                                                                                                                                                                                                                            ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src2[14]~14                                                                                                                                                                                                                            ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src2[15]~15                                                                                                                                                                                                                            ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|lpm_add_sub:Add8|add_sub_hui:auto_generated|result_int[2]~4                                                                                                                                                                                  ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|lpm_add_sub:Add8|add_sub_hui:auto_generated|result_int[1]~2                                                                                                                                                                                  ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src2[5]~5                                                                                                                                                                                                                              ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src2[6]~6                                                                                                                                                                                                                              ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src2[7]~7                                                                                                                                                                                                                              ; 5       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_src2[8]~8                                                                                                                                                                                                                              ; 5       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~4                                                                                                                                                                                                                                ; 4       ;
; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|reset_ena_reg_proc~0                                                                                                                                                                                                                                                ; 4       ;
; sld_hub:auto_hub|Equal9~0                                                                                                                                                                                                                                                            ; 4       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                 ; 4       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                                                             ; 4       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                  ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|Equal5~0                                                                                                                                                                                                                ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[8]                                                                                                                                                                                                             ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[5]                                                                                                                                                                                                             ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[10]                                                                                                                                                                                                            ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[3]                                                                                                                                                                                                             ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|Equal6~0                                                                                                                                                  ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|Equal3~0                                                                                                                                                  ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                               ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                                                                                                  ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[11]                                                                                                                                              ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[14]                                                                                                                                              ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[2]                                                                                                                                               ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[5]                                                                                                                                               ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[8]                                                                                                                                               ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|Equal4~7                                                                                                                                                                                                                                     ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_ctrl_jmp_indirect                                                                                                                                                                                                                          ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_ctrl_wrctl_inst                                                                                                                                                                                                                            ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_ic_data_module:system_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_3id1:auto_generated|ram_block1a0~0                                                                                                                     ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_do_sub                                                                                                                                                                                                                                 ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_den[0]                                                                                                                                                                                                                                 ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_dp_offset_en~0                                                                                                                                                                                                                       ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_ctrl_rot                                                                                                                                                                                                                                   ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_ctrl_div_signed                                                                                                                                                                                                                            ; 4       ;
; system:qsys_system_0|altera_merlin_traffic_limiter:limiter|always1~0                                                                                                                                                                                                                 ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_ap_cnt[0]                                                                                                                                                                                                                            ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_pc[21]                                                                                                                                                                                                                                     ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_pc[20]                                                                                                                                                                                                                                     ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_pc[19]                                                                                                                                                                                                                                     ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_pc[18]                                                                                                                                                                                                                                     ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_pc[17]                                                                                                                                                                                                                                     ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_pc[16]                                                                                                                                                                                                                                     ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_pc[15]                                                                                                                                                                                                                                     ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_pc[14]                                                                                                                                                                                                                                     ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_pc[13]                                                                                                                                                                                                                                     ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_pc[12]                                                                                                                                                                                                                                     ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_pc[11]                                                                                                                                                                                                                                     ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_pc[10]                                                                                                                                                                                                                                     ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_pc[22]                                                                                                                                                                                                                                     ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_issue                                                                                                                                                                                                                                      ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_iw[17]                                                                                                                                                                                                                                     ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_iw[6]                                                                                                                                                                                                                                      ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_rot_mask[1]                                                                                                                                                                                                                                ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_rot_mask[2]                                                                                                                                                                                                                                ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_iw[8]                                                                                                                                                                                                                                      ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_rot_mask[3]                                                                                                                                                                                                                                ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_rot_mask[4]                                                                                                                                                                                                                                ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_rot_mask[5]                                                                                                                                                                                                                                ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_rot_mask[6]                                                                                                                                                                                                                                ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_rot_mask[7]                                                                                                                                                                                                                                ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_iw[27]                                                                                                                                                                                                                                     ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_iw[28]                                                                                                                                                                                                                                     ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_ctrl_implicit_dst_retaddr~0                                                                                                                                                                                                                ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2[31]~11                                                                                                                                                                                                                                ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2_imm[31]                                                                                                                                                                                                                               ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_rot_mask[0]                                                                                                                                                                                                                                ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_cnt[0]                                                                                                                                                                                                                                 ; 4       ;
; system:qsys_system_0|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|av_begintransfer~2                                                                                                                                                                            ; 4       ;
; system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux|update_grant~1                                                                                                                                                                                                                 ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_pc[2]                                                                                                                                                                                                                                      ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_pc[1]                                                                                                                                                                                                                                      ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_pc[0]                                                                                                                                                                                                                                      ; 4       ;
; system:qsys_system_0|altera_merlin_traffic_limiter:limiter|save_dest_id~0                                                                                                                                                                                                            ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_iw[11]                                                                                                                                                                                                                                     ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_valid~0                                                                                                                                                                                                                                    ; 4       ;
; system:qsys_system_0|system_rsp_xbar_mux_001:rsp_xbar_mux_001|WideOr1                                                                                                                                                                                                                ; 4       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                            ; 4       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                           ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_iw[3]                                                                                                                                                                                                                                      ; 4       ;
; system:qsys_system_0|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|wait_latency_counter[0]                                                                                                                                                                       ; 4       ;
; system:qsys_system_0|system_cmd_xbar_demux:cmd_xbar_demux|src0_valid~0                                                                                                                                                                                                               ; 4       ;
; system:qsys_system_0|system_cmd_xbar_demux_001:cmd_xbar_demux_001|src0_valid~0                                                                                                                                                                                                       ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_ap_offset[1]                                                                                                                                                                                                                         ; 4       ;
; system:qsys_system_0|system_sdram_0:sdram_0|i_count[0]                                                                                                                                                                                                                               ; 4       ;
; system:qsys_system_0|system_sdram_0:sdram_0|i_refs[0]                                                                                                                                                                                                                                ; 4       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                        ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_tag[0]                                                                                                                                                                                                                               ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_tag[1]                                                                                                                                                                                                                               ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_tag[2]                                                                                                                                                                                                                               ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_tag[3]                                                                                                                                                                                                                               ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_tag[4]                                                                                                                                                                                                                               ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_tag[5]                                                                                                                                                                                                                               ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_tag[6]                                                                                                                                                                                                                               ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_tag[7]                                                                                                                                                                                                                               ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_tag[8]                                                                                                                                                                                                                               ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_tag[9]                                                                                                                                                                                                                               ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_tag[10]                                                                                                                                                                                                                              ; 4       ;
; system:qsys_system_0|system_addr_router_001:addr_router_001|Equal3~1                                                                                                                                                                                                                 ; 4       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                                                                        ; 4       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                              ; 4       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                             ; 4       ;
; system:qsys_system_0|system_sdram_0:sdram_0|i_count[1]~0                                                                                                                                                                                                                             ; 4       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                    ; 4       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                    ; 4       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                                                  ; 4       ;
; system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux_001|update_grant~0                                                                                                                                                                                                             ; 4       ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                              ; 4       ;
; system:qsys_system_0|altera_merlin_slave_agent:sysclks_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                ; 4       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                    ; 4       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                           ; 4       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                               ; 4       ;
; system:qsys_system_0|altera_merlin_slave_translator:sysclks_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                          ; 4       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                  ; 4       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                           ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:system_cpu_0_jtag_debug_module_phy|virtual_state_uir~0                            ; 4       ;
; system:qsys_system_0|system_sdram_0:sdram_0|i_state.111                                                                                                                                                                                                                              ; 4       ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|nonposted_write_endofpacket~0                                                                                                                                                    ; 4       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                            ; 4       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                ; 4       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                           ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|Mux37~0                        ; 4       ;
; system:qsys_system_0|system_sdram_0:sdram_0|WideOr16~0                                                                                                                                                                                                                               ; 4       ;
; system:qsys_system_0|system_sdram_0:sdram_0|system_sdram_0_input_efifo_module:the_system_sdram_0_input_efifo_module|rd_data[40]~1                                                                                                                                                    ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[31]                         ; 4       ;
; system:qsys_system_0|altera_merlin_traffic_limiter:limiter|pending_response_count[2]                                                                                                                                                                                                 ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_st_data[16]~8                                                                                                                                                                                                                              ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_st_data[17]~9                                                                                                                                                                                                                              ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_st_data[18]~10                                                                                                                                                                                                                             ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_st_data[19]~11                                                                                                                                                                                                                             ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_st_data[20]~12                                                                                                                                                                                                                             ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_st_data[21]~13                                                                                                                                                                                                                             ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_st_data[22]~14                                                                                                                                                                                                                             ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_st_data[23]~15                                                                                                                                                                                                                             ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_st_data[9]~1                                                                                                                                                                                                                               ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_st_data[10]~2                                                                                                                                                                                                                              ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_st_data[11]~3                                                                                                                                                                                                                              ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_st_data[12]~4                                                                                                                                                                                                                              ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_st_data[13]~5                                                                                                                                                                                                                              ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_st_data[14]~6                                                                                                                                                                                                                              ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_st_data[15]~7                                                                                                                                                                                                                              ; 4       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_st_data[8]~0                                                                                                                                                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|shadow_irf_reg[1][0]~1                                                                                                                                                                                                                                              ; 3       ;
; sld_hub:auto_hub|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                           ; 3       ;
; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|node_ena~8                                                                                                                                                                                                                                                          ; 3       ;
; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                                 ; 3       ;
; sld_hub:auto_hub|irf_reg[2][0]~10                                                                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|irf_reg[1][0]~3                                                                                                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|irf_reg[1][0]~2                                                                                                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|irf_reg[1][0]~1                                                                                                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                    ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|Equal8~0                                                                                                                                                                                                                ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|Equal3~0                                                                                                                                                                                                                ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[11]                                                                                                                                                                                                            ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|Equal0~1                                                                                                                                                  ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|Equal0~0                                                                                                                                                  ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|Equal0~0                                                                                                                                                                                                                ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|ZIVV0726                                                                                                                                                                                                                                  ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[15]                                                                                                                                              ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[13]                                                                                                                                              ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[12]                                                                                                                                              ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[17]                                                                                                                                              ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[3]                                                                                                                                               ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[6]                                                                                                                                               ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[9]                                                                                                                                               ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[18]                                                                                                                                              ; 3       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_next~22                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|system_sdram_0:sdram_0|pending                                                                                                                                                                                                                                  ; 3       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[9]                                                                                                                                                            ; 3       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[1]                                                                                                                                                            ; 3       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[10]                                                                                                                                                           ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|jdo[23]                  ; 3       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[2]                                                                                                                                                            ; 3       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[11]                                                                                                                                                           ; 3       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[3]                                                                                                                                                            ; 3       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[12]                                                                                                                                                           ; 3       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[4]                                                                                                                                                            ; 3       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[13]                                                                                                                                                           ; 3       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[5]                                                                                                                                                            ; 3       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[14]                                                                                                                                                           ; 3       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[6]                                                                                                                                                            ; 3       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[7]                                                                                                                                                            ; 3       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[15]                                                                                                                                                           ; 3       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[8]                                                                                                                                                            ; 3       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[0]                                                                                                                                                            ; 3       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|ien_AF~0                                                                                                                                                                                                                         ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|jdo[24]                  ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|jdo[18]                  ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|jdo[19]                  ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_ienable_reg_irq0                                                                                                                                                                                                                           ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_bstatus_reg_pie                                                                                                                                                                                                                            ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_estatus_reg_pie                                                                                                                                                                                                                            ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_st_data[6]                                                                                                                                                                                                                                 ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_st_data[5]                                                                                                                                                                                                                                 ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_st_data[4]                                                                                                                                                                                                                                 ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_st_data[3]                                                                                                                                                                                                                                 ; 3       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                                                                                    ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_debug:the_system_cpu_0_nios2_oci_debug|monitor_error                                                                                                                ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|jdo[22]                  ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_st_data[2]                                                                                                                                                                                                                                 ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|MonDReg[23]~13                                                                                                                     ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_ap_cnt[1]                                                                                                                                                                                                                            ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_ctrl_invalidate_i                                                                                                                                                                                                                          ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_pc[9]                                                                                                                                                                                                                                      ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_pc[8]                                                                                                                                                                                                                                      ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_pc[7]                                                                                                                                                                                                                                      ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_pc[6]                                                                                                                                                                                                                                      ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_pc[4]                                                                                                                                                                                                                                      ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_pc[5]                                                                                                                                                                                                                                      ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_pc[3]                                                                                                                                                                                                                                      ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_br_pred_taken~1                                                                                                                                                                                                                            ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_pc[2]                                                                                                                                                                                                                                      ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_avalon_reg:the_system_cpu_0_nios2_avalon_reg|oci_single_step_mode                                                                                                       ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|jdo[20]                  ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|jdo[21]                  ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_op_rdctl~0                                                                                                                                                                                                                                 ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_iw[9]                                                                                                                                                                                                                                      ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_iw[10]                                                                                                                                                                                                                                     ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_ctrl_a_not_src~0                                                                                                                                                                                                                           ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_iw[29]                                                                                                                                                                                                                                     ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_iw[30]                                                                                                                                                                                                                                     ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_iw[31]                                                                                                                                                                                                                                     ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|d_readdata_d1[31]                                                                                                                                                                                                                            ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|d_readdata_d1[23]                                                                                                                                                                                                                            ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_ctrl_cmp~1                                                                                                                                                                                                                                 ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_dst_regnum[4]                                                                                                                                                                                                                              ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_dst_regnum[2]                                                                                                                                                                                                                              ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_dst_regnum[3]                                                                                                                                                                                                                              ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_dst_regnum[0]                                                                                                                                                                                                                              ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_dst_regnum[1]                                                                                                                                                                                                                              ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_wr_dst_reg~0                                                                                                                                                                                                                               ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2[25]~23                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2_imm[25]                                                                                                                                                                                                                               ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2[25]~22                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2[26]~21                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2_imm[26]                                                                                                                                                                                                                               ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2[26]~20                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2[27]~19                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2_imm[27]                                                                                                                                                                                                                               ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2[27]~18                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2[28]~17                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2_imm[28]                                                                                                                                                                                                                               ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2[28]~16                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2[29]~15                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2_imm[29]                                                                                                                                                                                                                               ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2[29]~14                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2[30]~13                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2_imm[30]                                                                                                                                                                                                                               ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2[30]~12                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_st_data[7]                                                                                                                                                                                                                                 ; 3       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                     ; 3       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift~11                                                                                                                                                               ; 3       ;
; system:qsys_system_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                              ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_shift_rot_cnt[0]                                                                                                                                                                                                                           ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_mul_cnt[1]                                                                                                                                                                                                                                 ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|jdo[31]                  ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|jdo[30]                  ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|jdo[29]                  ; 3       ;
; system:qsys_system_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                    ; 3       ;
; system:qsys_system_0|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0                                                                                                                                                   ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_pc[6]                                                                                                                                                                                                                                      ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_pc[5]                                                                                                                                                                                                                                      ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_pc[4]                                                                                                                                                                                                                                      ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_pc[3]                                                                                                                                                                                                                                      ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_pc[8]                                                                                                                                                                                                                                      ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_pc[7]                                                                                                                                                                                                                                      ; 3       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                 ; 3       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                            ; 3       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                           ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_pc[10]                                                                                                                                                                                                                                     ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_pc[9]                                                                                                                                                                                                                                      ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_pc[11]                                                                                                                                                                                                                                     ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_pc[12]                                                                                                                                                                                                                                     ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_pc[13]                                                                                                                                                                                                                                     ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_pc[14]                                                                                                                                                                                                                                     ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_pc[15]                                                                                                                                                                                                                                     ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_pc[16]                                                                                                                                                                                                                                     ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_pc[17]                                                                                                                                                                                                                                     ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_pc[18]                                                                                                                                                                                                                                     ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_pc[19]                                                                                                                                                                                                                                     ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_pc[20]                                                                                                                                                                                                                                     ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_pc[21]                                                                                                                                                                                                                                     ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_active                                                                                                                                                                                                                               ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|D_pc[22]                                                                                                                                                                                                                                     ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_valid~1                                                                                                                                                                                                                                    ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|hbreak_req~0                                                                                                                                                                                                                                 ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_debug:the_system_cpu_0_nios2_oci_debug|jtag_break                                                                                                                   ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_op_eret~0                                                                                                                                                                                                                                  ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_valid_from_D                                                                                                                                                                                                                               ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2[16]~9                                                                                                                                                                                                                                 ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2[17]~8                                                                                                                                                                                                                                 ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2[18]~7                                                                                                                                                                                                                                 ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2[19]~6                                                                                                                                                                                                                                 ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2[20]~5                                                                                                                                                                                                                                 ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2[21]~4                                                                                                                                                                                                                                 ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2[22]~3                                                                                                                                                                                                                                 ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2[23]~2                                                                                                                                                                                                                                 ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2_imm[16]                                                                                                                                                                                                                               ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2_imm[17]                                                                                                                                                                                                                               ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2_imm[18]                                                                                                                                                                                                                               ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2_imm[19]                                                                                                                                                                                                                               ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2_imm[20]                                                                                                                                                                                                                               ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2_imm[21]                                                                                                                                                                                                                               ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2_imm[22]                                                                                                                                                                                                                               ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2_imm[23]                                                                                                                                                                                                                               ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2[24]~1                                                                                                                                                                                                                                 ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2_imm[24]                                                                                                                                                                                                                               ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|E_src2[24]~0                                                                                                                                                                                                                                 ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_alu_result[0]                                                                                                                                                                                                                              ; 3       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                      ; 3       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                                                    ; 3       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                                                            ; 3       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                   ; 3       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                            ; 3       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                           ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|jdo[25]                  ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|comb~2                                                                                                                             ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|jdo[17]                  ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|jdo[28]                  ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|jdo[27]                  ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|jdo[34]                  ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|jdo[26]                  ; 3       ;
; system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux|src_data[45]                                                                                                                                                                                                                   ; 3       ;
; system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux|src_data[44]                                                                                                                                                                                                                   ; 3       ;
; system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux|src_data[43]                                                                                                                                                                                                                   ; 3       ;
; system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux|src_data[42]                                                                                                                                                                                                                   ; 3       ;
; system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux|src_data[41]                                                                                                                                                                                                                   ; 3       ;
; system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux|src_data[40]                                                                                                                                                                                                                   ; 3       ;
; system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux|src_data[39]                                                                                                                                                                                                                   ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|MonWr                                                                                                                              ; 3       ;
; system:qsys_system_0|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|wait_latency_counter[1]                                                                                                                                                                       ; 3       ;
; system:qsys_system_0|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0                                                                                                                                                          ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_ap_offset[2]                                                                                                                                                                                                                         ; 3       ;
; system:qsys_system_0|system_sdram_0:sdram_0|i_count[1]~1                                                                                                                                                                                                                             ; 3       ;
; system:qsys_system_0|system_sdram_0:sdram_0|i_refs[1]                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|system_sdram_0:sdram_0|i_refs[2]                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|altera_merlin_width_adapter:width_adapter_001|p1_ready                                                                                                                                                                                                          ; 3       ;
; system:qsys_system_0|altera_merlin_traffic_limiter:limiter|last_dest_id[0]                                                                                                                                                                                                           ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_tag[11]                                                                                                                                                                                                                              ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|ic_fill_tag[12]                                                                                                                                                                                                                              ; 3       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                        ; 3       ;
; system:qsys_system_0|system_cmd_xbar_demux_001:cmd_xbar_demux_001|sink_ready~1                                                                                                                                                                                                       ; 3       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                    ; 3       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0                                                                                                                                                             ; 3       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data~2                                                                                                                                                    ; 3       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                    ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_alu_result[13]                                                                                                                                                                                                                             ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_alu_result[14]                                                                                                                                                                                                                             ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_alu_result[15]                                                                                                                                                                                                                             ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_alu_result[16]                                                                                                                                                                                                                             ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_alu_result[17]                                                                                                                                                                                                                             ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_alu_result[18]                                                                                                                                                                                                                             ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_alu_result[19]                                                                                                                                                                                                                             ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_alu_result[20]                                                                                                                                                                                                                             ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_alu_result[21]                                                                                                                                                                                                                             ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_alu_result[22]                                                                                                                                                                                                                             ; 3       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                                                                   ; 3       ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                            ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_debug:the_system_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|ir[0]                    ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|enable_action_strobe     ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_sysclk:the_system_cpu_0_jtag_debug_module_sysclk|ir[1]                    ; 3       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_count[0]                                                                                                                                                                                                                               ; 3       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                                                                                                                                                  ; 3       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                            ; 3       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                            ; 3       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0                                                                                                                                                                      ; 3       ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|nonposted_write_endofpacket~1                                                                                                                                                    ; 3       ;
; system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux_001|last_cycle~0                                                                                                                                                                                                               ; 3       ;
; system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder|full_adder.cout[0]~0                                                                                                                                            ; 3       ;
; system:qsys_system_0|system_cmd_xbar_mux:cmd_xbar_mux_001|request~0                                                                                                                                                                                                                  ; 3       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                            ; 3       ;
; system:qsys_system_0|altera_avalon_sc_fifo:sysclks_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0                                                                                                                                                                ; 3       ;
; system:qsys_system_0|system_sdram_0:sdram_0|i_state.001                                                                                                                                                                                                                              ; 3       ;
; system:qsys_system_0|system_sdram_0:sdram_0|Selector24~0                                                                                                                                                                                                                             ; 3       ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|m0_write~0                                                                                                                                                                       ; 3       ;
; system:qsys_system_0|system_sdram_0:sdram_0|system_sdram_0_input_efifo_module:the_system_sdram_0_input_efifo_module|wr_address                                                                                                                                                       ; 3       ;
; system:qsys_system_0|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|local_read~0                                                                                                                                                                     ; 3       ;
; system:qsys_system_0|system_sdram_0:sdram_0|Selector25~5                                                                                                                                                                                                                             ; 3       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                               ; 3       ;
; system:qsys_system_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                            ; 3       ;
; system:qsys_system_0|system_sdram_0:sdram_0|WideOr8~0                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|system_sdram_0:sdram_0|m_next.010000000                                                                                                                                                                                                                         ; 3       ;
; system:qsys_system_0|system_sdram_0:sdram_0|f_pop                                                                                                                                                                                                                                    ; 3       ;
; system:qsys_system_0|system_sdram_0:sdram_0|active_cs_n                                                                                                                                                                                                                              ; 3       ;
; system:qsys_system_0|system_sdram_0:sdram_0|system_sdram_0_input_efifo_module:the_system_sdram_0_input_efifo_module|rd_data[39]~2                                                                                                                                                    ; 3       ;
; system:qsys_system_0|system_sdram_0:sdram_0|system_sdram_0_input_efifo_module:the_system_sdram_0_input_efifo_module|rd_data[26]~0                                                                                                                                                    ; 3       ;
; system:qsys_system_0|system_sdram_0:sdram_0|active_rnw                                                                                                                                                                                                                               ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[15]                         ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_norm_cnt[5]                                                                                                                                                                                                                            ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_den[1]                                                                                                                                                                                                                                 ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_den[2]                                                                                                                                                                                                                                 ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_den[3]                                                                                                                                                                                                                                 ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_den[4]                                                                                                                                                                                                                                 ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_den[5]                                                                                                                                                                                                                                 ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_den[6]                                                                                                                                                                                                                                 ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_den[7]                                                                                                                                                                                                                                 ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_den[8]                                                                                                                                                                                                                                 ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_den[9]                                                                                                                                                                                                                                 ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_den[10]                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_den[11]                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_den[12]                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_den[13]                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_den[14]                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_den[15]                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_den[16]                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_den[17]                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_den[18]                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_den[19]                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_den[20]                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_den[21]                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_den[22]                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_den[23]                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_den[24]                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_den[25]                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_den[26]                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_den[27]                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_den[28]                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_den[29]                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_den[30]                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_div_den[31]                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[7]                          ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_pc_plus_one[9]~18                                                                                                                                                                                                                          ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_pc_plus_one[8]~16                                                                                                                                                                                                                          ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_pc_plus_one[7]~14                                                                                                                                                                                                                          ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_pc_plus_one[6]~12                                                                                                                                                                                                                          ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_pc_plus_one[5]~10                                                                                                                                                                                                                          ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_pc_plus_one[4]~8                                                                                                                                                                                                                           ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_pc_plus_one[3]~6                                                                                                                                                                                                                           ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_pc_plus_one[2]~4                                                                                                                                                                                                                           ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_pc_plus_one[1]~2                                                                                                                                                                                                                           ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|F_pc_plus_one[0]~0                                                                                                                                                                                                                           ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|M_st_data[10]                                                                                                                                                                                                                                ; 3       ;
; system:qsys_system_0|altera_merlin_traffic_limiter:limiter|pending_response_count[3]                                                                                                                                                                                                 ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[35]                         ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|MonAReg[9]                                                                                                                         ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|MonAReg[8]                                                                                                                         ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|MonAReg[7]                                                                                                                         ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|MonAReg[6]                                                                                                                         ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|MonAReg[5]                                                                                                                         ; 3       ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[0]                          ; 3       ;
; sld_hub:auto_hub|shadow_irf_reg[2][0]~9                                                                                                                                                                                                                                              ; 2       ;
; sld_hub:auto_hub|hub_mode_reg[2]~2                                                                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|Equal3~1                                                                                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~1                                                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|irf_proc~0                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|Equal0~1                                                                                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|Equal0~0                                                                                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|node_ena_proc~1                                                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|node_ena~5                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|Equal3~0                                                                                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                  ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|\SQHZ7915:13:AMGP4450_1                                                                                                                                                     ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_0                                                                                                                                                                  ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_1                                                                                                                                                                  ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_2                                                                                                                                                                  ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_3                                                                                                                                                                  ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_4                                                                                                                                                                  ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_5                                                                                                                                                                  ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|Equal12~0                                                                                                                                                 ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_6                                                                                                                                                                  ; 2       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------+----------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                               ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                      ; Location                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------+----------------------------------------------------------------+
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_ic_data_module:system_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_3id1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4    ; None                                     ; M9K_X13_Y15_N0, M9K_X13_Y16_N0, M9K_X13_Y14_N0, M9K_X13_Y17_N0 ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_ic_tag_module:system_cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_q0h1:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 21           ; 128          ; 21           ; yes                    ; no                      ; yes                    ; no                      ; 2688  ; 128                         ; 21                          ; 128                         ; 21                          ; 2688                ; 1    ; system_cpu_0_ic_tag_ram.mif              ; M9K_X13_Y13_N0                                                 ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_ocimem:the_system_cpu_0_nios2_ocimem|system_cpu_0_ociram_lpm_dram_bdp_component_module:system_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_p082:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; Single Clock ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 2    ; system_cpu_0_ociram_default_contents.mif ; M9K_X25_Y12_N0, M9K_X25_Y11_N0                                 ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_register_bank_a_module:system_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_vmg1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; system_cpu_0_rf_ram_a.mif                ; M9K_X25_Y18_N0                                                 ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_register_bank_b_module:system_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_0ng1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; system_cpu_0_rf_ram_b.mif                ; M9K_X25_Y19_N0                                                 ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                     ; M9K_X25_Y24_N0                                                 ;
; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                     ; M9K_X25_Y23_N0                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------+----------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 112               ;
; Simple Multipliers (18-bit)           ; 2           ; 1                   ; 56                ;
; Embedded Multiplier Blocks            ; 2           ; --                  ; 56                ;
; Embedded Multiplier 9-bit elements    ; 4           ; 2                   ; 112               ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 2           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                           ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2 ;                            ; DSPMULT_X18_Y20_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_mult_cell:the_system_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2 ;                            ; DSPMULT_X18_Y19_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+------------------------------------------------------+
; Interconnect Usage Summary                           ;
+----------------------------+-------------------------+
; Interconnect Resource Type ; Usage                   ;
+----------------------------+-------------------------+
; Block interconnects        ; 5,904 / 47,787 ( 12 % ) ;
; C16 interconnects          ; 81 / 1,804 ( 4 % )      ;
; C4 interconnects           ; 3,873 / 31,272 ( 12 % ) ;
; Direct links               ; 780 / 47,787 ( 2 % )    ;
; Global clocks              ; 13 / 20 ( 65 % )        ;
; Local interconnects        ; 1,661 / 15,408 ( 11 % ) ;
; R24 interconnects          ; 93 / 1,775 ( 5 % )      ;
; R4 interconnects           ; 4,494 / 41,310 ( 11 % ) ;
+----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.71) ; Number of LABs  (Total = 292) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 21                            ;
; 2                                           ; 10                            ;
; 3                                           ; 5                             ;
; 4                                           ; 7                             ;
; 5                                           ; 5                             ;
; 6                                           ; 13                            ;
; 7                                           ; 4                             ;
; 8                                           ; 3                             ;
; 9                                           ; 2                             ;
; 10                                          ; 6                             ;
; 11                                          ; 3                             ;
; 12                                          ; 3                             ;
; 13                                          ; 3                             ;
; 14                                          ; 7                             ;
; 15                                          ; 13                            ;
; 16                                          ; 187                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.54) ; Number of LABs  (Total = 292) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 196                           ;
; 1 Clock                            ; 254                           ;
; 1 Clock enable                     ; 125                           ;
; 1 Sync. clear                      ; 8                             ;
; 1 Sync. load                       ; 52                            ;
; 2 Async. clears                    ; 30                            ;
; 2 Clock enables                    ; 52                            ;
; 2 Clocks                           ; 26                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 20.23) ; Number of LABs  (Total = 292) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 6                             ;
; 2                                            ; 16                            ;
; 3                                            ; 2                             ;
; 4                                            ; 7                             ;
; 5                                            ; 3                             ;
; 6                                            ; 5                             ;
; 7                                            ; 2                             ;
; 8                                            ; 4                             ;
; 9                                            ; 1                             ;
; 10                                           ; 5                             ;
; 11                                           ; 7                             ;
; 12                                           ; 10                            ;
; 13                                           ; 2                             ;
; 14                                           ; 1                             ;
; 15                                           ; 2                             ;
; 16                                           ; 6                             ;
; 17                                           ; 3                             ;
; 18                                           ; 6                             ;
; 19                                           ; 9                             ;
; 20                                           ; 15                            ;
; 21                                           ; 16                            ;
; 22                                           ; 8                             ;
; 23                                           ; 9                             ;
; 24                                           ; 28                            ;
; 25                                           ; 23                            ;
; 26                                           ; 14                            ;
; 27                                           ; 16                            ;
; 28                                           ; 22                            ;
; 29                                           ; 10                            ;
; 30                                           ; 12                            ;
; 31                                           ; 9                             ;
; 32                                           ; 12                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.80) ; Number of LABs  (Total = 292) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 26                            ;
; 2                                               ; 13                            ;
; 3                                               ; 7                             ;
; 4                                               ; 9                             ;
; 5                                               ; 8                             ;
; 6                                               ; 19                            ;
; 7                                               ; 12                            ;
; 8                                               ; 22                            ;
; 9                                               ; 23                            ;
; 10                                              ; 18                            ;
; 11                                              ; 27                            ;
; 12                                              ; 15                            ;
; 13                                              ; 13                            ;
; 14                                              ; 11                            ;
; 15                                              ; 18                            ;
; 16                                              ; 29                            ;
; 17                                              ; 9                             ;
; 18                                              ; 2                             ;
; 19                                              ; 2                             ;
; 20                                              ; 1                             ;
; 21                                              ; 0                             ;
; 22                                              ; 1                             ;
; 23                                              ; 0                             ;
; 24                                              ; 4                             ;
; 25                                              ; 1                             ;
; 26                                              ; 0                             ;
; 27                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 18.37) ; Number of LABs  (Total = 292) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 3                             ;
; 2                                            ; 2                             ;
; 3                                            ; 18                            ;
; 4                                            ; 9                             ;
; 5                                            ; 5                             ;
; 6                                            ; 9                             ;
; 7                                            ; 6                             ;
; 8                                            ; 11                            ;
; 9                                            ; 7                             ;
; 10                                           ; 5                             ;
; 11                                           ; 8                             ;
; 12                                           ; 5                             ;
; 13                                           ; 11                            ;
; 14                                           ; 10                            ;
; 15                                           ; 6                             ;
; 16                                           ; 7                             ;
; 17                                           ; 7                             ;
; 18                                           ; 11                            ;
; 19                                           ; 12                            ;
; 20                                           ; 11                            ;
; 21                                           ; 9                             ;
; 22                                           ; 6                             ;
; 23                                           ; 14                            ;
; 24                                           ; 7                             ;
; 25                                           ; 11                            ;
; 26                                           ; 9                             ;
; 27                                           ; 14                            ;
; 28                                           ; 2                             ;
; 29                                           ; 8                             ;
; 30                                           ; 7                             ;
; 31                                           ; 4                             ;
; 32                                           ; 7                             ;
; 33                                           ; 18                            ;
; 34                                           ; 12                            ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 62           ; 36           ; 62           ; 0            ; 0            ; 66        ; 62           ; 0            ; 66        ; 66        ; 0            ; 0            ; 0            ; 0            ; 30           ; 0            ; 0            ; 30           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 66        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 30           ; 4            ; 66           ; 66           ; 0         ; 4            ; 66           ; 0         ; 0         ; 66           ; 66           ; 66           ; 66           ; 36           ; 66           ; 66           ; 36           ; 66           ; 66           ; 66           ; 66           ; 66           ; 66           ; 66           ; 66           ; 66           ; 0         ; 66           ; 66           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_WE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_UDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_LDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 12.1              ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                      ; Destination Register                                                                                                                                                                                                                                                                                               ; Delay Added in ns ;
+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; altera_reserved_tck                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                                                                                           ; 5.278             ;
; sld_hub:auto_hub|virtual_ir_scan_reg ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                                                                                           ; 5.278             ;
; altera_reserved_tck                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                           ; 5.075             ;
; sld_hub:auto_hub|virtual_ir_scan_reg ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                           ; 5.075             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[5]                                                        ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[2]                                                        ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[22]                                                       ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[29]                                                       ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[30]                                                       ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[31]                                                       ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[32]                                                       ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[33]                                                       ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[26]                                                       ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[34]                                                       ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[27]                                                       ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[28]                                                       ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[17]                                                       ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|DRsize.100                                                   ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[25]                                                       ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                             ; 4.799             ;
; altera_reserved_tck                  ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                                                                           ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                    ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[21]                                                       ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[20]                                                       ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[6]                                                        ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[18]                                                       ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                             ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                            ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                   ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                             ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[19]                                                       ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[7]                                                        ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[8]                                                        ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[0]                                                        ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[16]                                                       ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                             ; 4.799             ;
; altera_reserved_tck                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[24]                                                       ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[3]                                                        ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                             ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                             ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[35]                                                       ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[23]                                                       ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                             ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                             ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[9]                                                        ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[11]                                                       ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[10]                                                       ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[15]                                                       ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[14]                                                       ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[13]                                                       ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[12]                                                       ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|DRsize.010                                                   ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|ir_out[0]                                                    ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|ir_out[1]                                                    ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                ; 4.799             ;
; altera_reserved_tck                  ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                                                                                                                  ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|sr[1]                                                        ; 4.799             ;
; altera_reserved_tck                  ; system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_jtag_debug_module_wrapper:the_system_cpu_0_jtag_debug_module_wrapper|system_cpu_0_jtag_debug_module_tck:the_system_cpu_0_jtag_debug_module_tck|DRsize.000                                                   ; 4.799             ;
; altera_reserved_tck                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                ; 4.799             ;
; altera_reserved_tck                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                ; 4.799             ;
; altera_reserved_tck                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                               ; 4.799             ;
; altera_reserved_tck                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                               ; 4.799             ;
; altera_reserved_tck                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                              ; 4.799             ;
; altera_reserved_tck                  ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                                           ; 4.799             ;
; altera_reserved_tck                  ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                                           ; 4.799             ;
; altera_reserved_tck                  ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                                           ; 4.799             ;
; altera_reserved_tck                  ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                                           ; 4.799             ;
; altera_reserved_tck                  ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                                                                                           ; 4.799             ;
; altera_reserved_tck                  ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                           ; 4.799             ;
; altera_reserved_tck                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                              ; 4.799             ;
; altera_reserved_tck                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                               ; 4.799             ;
; altera_reserved_tck                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                ; 4.799             ;
; altera_reserved_tck                  ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                     ; 4.799             ;
; altera_reserved_tck                  ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                     ; 4.799             ;
; altera_reserved_tck                  ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                     ; 4.799             ;
; altera_reserved_tck                  ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                     ; 4.799             ;
; altera_reserved_tck                  ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                     ; 4.799             ;
; altera_reserved_tck                  ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                     ; 4.799             ;
; altera_reserved_tck                  ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                     ; 4.799             ;
; altera_reserved_tck                  ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                     ; 4.799             ;
; altera_reserved_tck                  ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                     ; 4.799             ;
+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Fitter
    Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition
    Info: Processing started: Wed Feb 15 22:21:32 2012
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off de0_vga_qsys -c de0_vga_qsys
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP3C16F484C6 for design "de0_vga_qsys"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "system:qsys_system_0|system_sysclks:sysclks|system_sysclks_altpll_3pa2:sd1|pll7" as Cyclone III PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for system:qsys_system_0|system_sysclks:sysclks|system_sysclks_altpll_3pa2:sd1|wire_pll7_clk[0] port
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for system:qsys_system_0|system_sysclks:sysclks|system_sysclks_altpll_3pa2:sd1|wire_pll7_clk[1] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP3C40F484C6 is compatible
    Info (176445): Device EP3C55F484C6 is compatible
    Info (176445): Device EP3C80F484C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location K22
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical AMGP4450_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_1]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_2]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_3]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_4]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_5]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_6]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_7]
        Info (332166): set_disable_timing [get_cells -hierarchical ZNXJ5711_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_reset_controller.sdc'
Warning (332174): Ignored filter at altera_reset_controller.sdc(17): *|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|aclr could not be matched with a pin
Warning (332049): Ignored set_false_path at altera_reset_controller.sdc(17): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_pins -compatibility_mode -nocase *|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|aclr]
Info (332104): Reading SDC File: 'system/synthesis/submodules/system_cpu_0.sdc'
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: qsys_system_0|sysclks|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: qsys_system_0|sysclks|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN G21 (CLK4, DIFFCLK_2p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
Info (176353): Automatically promoted node system:qsys_system_0|system_sysclks:sysclks|system_sysclks_altpll_3pa2:sd1|wire_pll7_clk[0] (placed in counter C0 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node system:qsys_system_0|system_sysclks:sysclks|system_sysclks_altpll_3pa2:sd1|wire_pll7_clk[1] (placed in counter C1 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node altera_internal_jtag~CLKDRUSER 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_7 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_7~0
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|ZNXJ5711_0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node altera_internal_jtag~UPDATEUSER 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|HENC6638
Info (176353): Automatically promoted node system:qsys_system_0|system_cpu_0:cpu_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_debug:the_system_cpu_0_nios2_oci_debug|resetlatch~0
Info (176353): Automatically promoted node system:qsys_system_0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node system:qsys_system_0|system_sdram_0:sdram_0|active_rnw~3
        Info (176357): Destination node system:qsys_system_0|system_sdram_0:sdram_0|active_cs_n~0
        Info (176357): Destination node system:qsys_system_0|system_sdram_0:sdram_0|i_refs[0]
        Info (176357): Destination node system:qsys_system_0|system_sdram_0:sdram_0|i_refs[2]
        Info (176357): Destination node system:qsys_system_0|system_sdram_0:sdram_0|i_refs[1]
Info (176353): Automatically promoted node system:qsys_system_0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node system:qsys_system_0|system_cpu_0:cpu_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0
        Info (176357): Destination node system:qsys_system_0|system_cpu_0:cpu_0|system_cpu_0_nios2_oci:the_system_cpu_0_nios2_oci|system_cpu_0_nios2_oci_debug:the_system_cpu_0_nios2_oci_debug|jtag_break~0
Info (176353): Automatically promoted node system:qsys_system_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node system:qsys_system_0|system_sysclks:sysclks|comb~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Extra Info (176273): Performing register packing on registers with non-logic cell location assignments
Extra Info (176274): Completed register packing on registers with non-logic cell location assignments
Extra Info (176236): Started Fast Input/Output/OE register processing
Warning (176225): Can't pack node system:qsys_system_0|system_sdram_0:sdram_0|m_data[0]~_Duplicate_1 to I/O pin
    Warning (176267): Can't pack node system:qsys_system_0|system_sdram_0:sdram_0|m_data[0]~_Duplicate_1 -- no packable connection between output pin and register
Warning (176225): Can't pack node system:qsys_system_0|system_sdram_0:sdram_0|m_data[1]~_Duplicate_1 to I/O pin
    Warning (176267): Can't pack node system:qsys_system_0|system_sdram_0:sdram_0|m_data[1]~_Duplicate_1 -- no packable connection between output pin and register
Warning (176225): Can't pack node system:qsys_system_0|system_sdram_0:sdram_0|m_data[2]~_Duplicate_1 to I/O pin
    Warning (176267): Can't pack node system:qsys_system_0|system_sdram_0:sdram_0|m_data[2]~_Duplicate_1 -- no packable connection between output pin and register
Warning (176225): Can't pack node system:qsys_system_0|system_sdram_0:sdram_0|m_data[3]~_Duplicate_1 to I/O pin
    Warning (176267): Can't pack node system:qsys_system_0|system_sdram_0:sdram_0|m_data[3]~_Duplicate_1 -- no packable connection between output pin and register
Warning (176225): Can't pack node system:qsys_system_0|system_sdram_0:sdram_0|m_data[4]~_Duplicate_1 to I/O pin
    Warning (176267): Can't pack node system:qsys_system_0|system_sdram_0:sdram_0|m_data[4]~_Duplicate_1 -- no packable connection between output pin and register
Warning (176225): Can't pack node system:qsys_system_0|system_sdram_0:sdram_0|m_data[5]~_Duplicate_1 to I/O pin
    Warning (176267): Can't pack node system:qsys_system_0|system_sdram_0:sdram_0|m_data[5]~_Duplicate_1 -- no packable connection between output pin and register
Warning (176225): Can't pack node system:qsys_system_0|system_sdram_0:sdram_0|m_data[6]~_Duplicate_1 to I/O pin
    Warning (176267): Can't pack node system:qsys_system_0|system_sdram_0:sdram_0|m_data[6]~_Duplicate_1 -- no packable connection between output pin and register
Warning (176225): Can't pack node system:qsys_system_0|system_sdram_0:sdram_0|m_data[7]~_Duplicate_1 to I/O pin
    Warning (176267): Can't pack node system:qsys_system_0|system_sdram_0:sdram_0|m_data[7]~_Duplicate_1 -- no packable connection between output pin and register
Warning (176225): Can't pack node system:qsys_system_0|system_sdram_0:sdram_0|m_data[8]~_Duplicate_1 to I/O pin
    Warning (176267): Can't pack node system:qsys_system_0|system_sdram_0:sdram_0|m_data[8]~_Duplicate_1 -- no packable connection between output pin and register
Warning (176225): Can't pack node system:qsys_system_0|system_sdram_0:sdram_0|m_data[9]~_Duplicate_1 to I/O pin
    Warning (176267): Can't pack node system:qsys_system_0|system_sdram_0:sdram_0|m_data[9]~_Duplicate_1 -- no packable connection between output pin and register
Warning (176225): Can't pack node system:qsys_system_0|system_sdram_0:sdram_0|m_data[10]~_Duplicate_1 to I/O pin
    Warning (176267): Can't pack node system:qsys_system_0|system_sdram_0:sdram_0|m_data[10]~_Duplicate_1 -- no packable connection between output pin and register
Warning (176225): Can't pack node system:qsys_system_0|system_sdram_0:sdram_0|m_data[11]~_Duplicate_1 to I/O pin
    Warning (176267): Can't pack node system:qsys_system_0|system_sdram_0:sdram_0|m_data[11]~_Duplicate_1 -- no packable connection between output pin and register
Warning (176225): Can't pack node system:qsys_system_0|system_sdram_0:sdram_0|m_data[12]~_Duplicate_1 to I/O pin
    Warning (176267): Can't pack node system:qsys_system_0|system_sdram_0:sdram_0|m_data[12]~_Duplicate_1 -- no packable connection between output pin and register
Warning (176225): Can't pack node system:qsys_system_0|system_sdram_0:sdram_0|m_data[13]~_Duplicate_1 to I/O pin
    Warning (176267): Can't pack node system:qsys_system_0|system_sdram_0:sdram_0|m_data[13]~_Duplicate_1 -- no packable connection between output pin and register
Warning (176225): Can't pack node system:qsys_system_0|system_sdram_0:sdram_0|m_data[14]~_Duplicate_1 to I/O pin
    Warning (176267): Can't pack node system:qsys_system_0|system_sdram_0:sdram_0|m_data[14]~_Duplicate_1 -- no packable connection between output pin and register
Warning (176225): Can't pack node system:qsys_system_0|system_sdram_0:sdram_0|m_data[15]~_Duplicate_1 to I/O pin
    Warning (176267): Can't pack node system:qsys_system_0|system_sdram_0:sdram_0|m_data[15]~_Duplicate_1 -- no packable connection between output pin and register
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Input Register=ON" to "*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Extra Info (176237): Finished Fast Input/Output/OE register processing
Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density
Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type EC
    Extra Info (176218): Packed 16 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 52 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 50 register duplicates
Warning (15064): PLL "system:qsys_system_0|system_sysclks:sysclks|system_sysclks_altpll_3pa2:sd1|pll7" output port clk[1] feeds output pin "DRAM_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15709): Ignored I/O standard assignments to the following nodes
    Warning (15710): Ignored I/O standard assignment to node "CLOCK_50_2"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[12]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[0]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[10]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[11]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[12]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[13]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[14]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[15]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[16]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[17]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[18]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[19]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[1]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[20]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[21]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[2]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[3]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[4]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[5]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[6]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[7]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[8]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[9]"
    Warning (15710): Ignored I/O standard assignment to node "FL_BYTE_N"
    Warning (15710): Ignored I/O standard assignment to node "FL_CE_N"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ15_AM1"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[0]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[10]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[11]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[12]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[13]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[14]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[1]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[2]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[3]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[4]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[5]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[6]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[7]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[8]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[9]"
    Warning (15710): Ignored I/O standard assignment to node "FL_OE_N"
    Warning (15710): Ignored I/O standard assignment to node "FL_RST_N"
    Warning (15710): Ignored I/O standard assignment to node "FL_RY"
    Warning (15710): Ignored I/O standard assignment to node "FL_WE_N"
    Warning (15710): Ignored I/O standard assignment to node "FL_WP_N"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[0]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[10]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[11]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[12]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[13]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[14]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[15]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[16]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[17]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[18]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[19]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[1]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[20]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[21]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[22]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[23]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[24]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[25]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[26]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[27]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[28]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[29]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[2]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[30]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[31]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[3]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[4]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[5]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[6]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[7]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[8]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[9]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[0]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[10]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[11]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[12]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[13]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[14]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[15]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[16]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[17]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[18]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[19]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[1]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[20]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[21]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[22]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[23]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[24]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[25]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[26]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[27]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[28]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[29]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[2]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[30]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[31]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[3]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[4]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[5]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[6]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[7]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[8]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[9]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_CLKIN_N0"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_CLKIN_N1"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_CLKIN_P0"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_CLKIN_P1"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_CLKOUT_N0"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_CLKOUT_N1"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_CLKOUT_P0"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_CLKOUT_P1"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[6]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[7]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[6]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[7]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[6]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[7]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[6]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[7]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_BLON"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[0]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[1]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[2]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[3]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[4]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[5]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[6]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[7]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_EN"
    Warning (15710): Ignored I/O standard assignment to node "LCD_RS"
    Warning (15710): Ignored I/O standard assignment to node "LCD_RW"
    Warning (15710): Ignored I/O standard assignment to node "PS2_KBCLK"
    Warning (15710): Ignored I/O standard assignment to node "PS2_KBDAT"
    Warning (15710): Ignored I/O standard assignment to node "PS2_MSCLK"
    Warning (15710): Ignored I/O standard assignment to node "PS2_MSDAT"
    Warning (15710): Ignored I/O standard assignment to node "SD_CLK"
    Warning (15710): Ignored I/O standard assignment to node "SD_CMD"
    Warning (15710): Ignored I/O standard assignment to node "SD_DAT0"
    Warning (15710): Ignored I/O standard assignment to node "SD_DAT3"
    Warning (15710): Ignored I/O standard assignment to node "SD_WP_N"
    Warning (15710): Ignored I/O standard assignment to node "UART_CTS"
    Warning (15710): Ignored I/O standard assignment to node "UART_RTS"
    Warning (15710): Ignored I/O standard assignment to node "UART_RXD"
    Warning (15710): Ignored I/O standard assignment to node "UART_TXD"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[0]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[1]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[2]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[3]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[0]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[1]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[2]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[3]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_HS"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[0]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[1]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[2]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[3]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_VS"
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "CLOCK_50_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_BYTE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ15_AM1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WP_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_CLKIN_N0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_CLKIN_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_CLKIN_P0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_CLKIN_P1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_CLKOUT_N0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_CLKOUT_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_CLKOUT_P0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_CLKOUT_P1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_BLON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RW" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_KBCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_KBDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_MSCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_MSDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_WP_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_CTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:08
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 9% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19
Info (170194): Fitter routing operations ending: elapsed time is 00:00:09
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 30 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin KEY[1] uses I/O standard 3.3-V LVTTL at G3
    Info (169178): Pin KEY[2] uses I/O standard 3.3-V LVTTL at F1
    Info (169178): Pin SW[0] uses I/O standard 3.3-V LVTTL at J6
    Info (169178): Pin SW[1] uses I/O standard 3.3-V LVTTL at H5
    Info (169178): Pin SW[2] uses I/O standard 3.3-V LVTTL at H6
    Info (169178): Pin SW[3] uses I/O standard 3.3-V LVTTL at G4
    Info (169178): Pin SW[4] uses I/O standard 3.3-V LVTTL at G5
    Info (169178): Pin SW[5] uses I/O standard 3.3-V LVTTL at J7
    Info (169178): Pin SW[6] uses I/O standard 3.3-V LVTTL at H7
    Info (169178): Pin SW[7] uses I/O standard 3.3-V LVTTL at E3
    Info (169178): Pin SW[8] uses I/O standard 3.3-V LVTTL at E4
    Info (169178): Pin SW[9] uses I/O standard 3.3-V LVTTL at D2
    Info (169178): Pin DRAM_DQ[0] uses I/O standard 3.3-V LVTTL at D10
    Info (169178): Pin DRAM_DQ[1] uses I/O standard 3.3-V LVTTL at G10
    Info (169178): Pin DRAM_DQ[2] uses I/O standard 3.3-V LVTTL at H10
    Info (169178): Pin DRAM_DQ[3] uses I/O standard 3.3-V LVTTL at E9
    Info (169178): Pin DRAM_DQ[4] uses I/O standard 3.3-V LVTTL at F9
    Info (169178): Pin DRAM_DQ[5] uses I/O standard 3.3-V LVTTL at G9
    Info (169178): Pin DRAM_DQ[6] uses I/O standard 3.3-V LVTTL at H9
    Info (169178): Pin DRAM_DQ[7] uses I/O standard 3.3-V LVTTL at F8
    Info (169178): Pin DRAM_DQ[8] uses I/O standard 3.3-V LVTTL at A8
    Info (169178): Pin DRAM_DQ[9] uses I/O standard 3.3-V LVTTL at B9
    Info (169178): Pin DRAM_DQ[10] uses I/O standard 3.3-V LVTTL at A9
    Info (169178): Pin DRAM_DQ[11] uses I/O standard 3.3-V LVTTL at C10
    Info (169178): Pin DRAM_DQ[12] uses I/O standard 3.3-V LVTTL at B10
    Info (169178): Pin DRAM_DQ[13] uses I/O standard 3.3-V LVTTL at A10
    Info (169178): Pin DRAM_DQ[14] uses I/O standard 3.3-V LVTTL at E10
    Info (169178): Pin DRAM_DQ[15] uses I/O standard 3.3-V LVTTL at F10
    Info (169178): Pin KEY[0] uses I/O standard 3.3-V LVTTL at H2
    Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at G21
Info: Quartus II 32-bit Fitter was successful. 0 errors, 433 warnings
    Info: Peak virtual memory: 429 megabytes
    Info: Processing ended: Wed Feb 15 22:22:13 2012
    Info: Elapsed time: 00:00:41
    Info: Total CPU time (on all processors): 00:00:40


