ISim log file
Running: /home/ise/Single-Board-Computer/SBC-Address-Router/AddressDecoder_Bench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/ise/Single-Board-Computer/SBC-Address-Router/AddressDecoder_Bench_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
at 5 ns: Error: did not reject
at 5 ns: Error: output enable not enabled on address strobe
at 10 ns: Error: write enable asserted
at 10 ns: Error: duart read/write asserted
at 10 ns: Error: berr & chip select signals not latched up
at 10 ns: Error: dtack asserted
at 15 ns: Error: did not reject
at 15 ns: Error: output enable not enabled on address strobe
at 20 ns: Error: write enable asserted
at 20 ns: Error: duart read/write asserted
at 20 ns: Error: berr & chip select signals not latched up
at 20 ns: Error: dtack asserted
at 25 ns: Error: did not reject
at 25 ns: Error: output enable not enabled on address strobe
at 30 ns: Error: write enable asserted
at 30 ns: Error: duart read/write asserted
at 30 ns: Error: berr & chip select signals not latched up
at 30 ns: Error: dtack asserted
at 35 ns: Error: dtack is asserted
at 35 ns: Error: output enable not enabled on address strobe
at 40 ns: Error: write enable asserted
at 40 ns: Error: duart read/write asserted
at 40 ns: Error: dtack asserted
at 45 ns: Error: did not reject
at 45 ns: Error: output enable not enabled on address strobe
at 50 ns: Error: write enable asserted
at 50 ns: Error: duart read/write asserted
at 50 ns: Error: berr & chip select signals not latched up
at 50 ns: Error: dtack asserted
at 55 ns: Error: ram low write
at 55 ns: Error: output enable not enabled on address strobe
at 60 ns: Error: write enable asserted
at 60 ns: Error: duart read/write asserted
at 60 ns: Error: berr & chip select signals not latched up
at 60 ns: Error: dtack asserted
at 65 ns: Error: ram high write
at 65 ns: Error: output enable not enabled on address strobe
at 70 ns: Error: write enable asserted
at 70 ns: Error: duart read/write asserted
at 70 ns: Error: berr & chip select signals not latched up
at 70 ns: Error: dtack asserted
at 75 ns: Error: dtack is asserted
at 75 ns: Error: output enable not enabled on address strobe
at 80 ns: Error: write enable asserted
at 80 ns: Error: duart read/write asserted
at 80 ns: Error: dtack asserted
at 85 ns: Error: did not reject
at 85 ns: Error: output enable not enabled on address strobe
at 90 ns: Error: write enable asserted
at 90 ns: Error: duart read/write asserted
at 90 ns: Error: berr & chip select signals not latched up
at 90 ns: Error: dtack asserted
at 95 ns: Error: output enable not enabled on address strobe
at 100 ns: Error: write enable asserted
at 100 ns: Error: duart read/write asserted
at 100 ns: Error: berr & chip select signals not latched up
at 100 ns: Error: dtack asserted
at 105 ns: Error: did not reject
at 105 ns: Error: output enable not enabled on address strobe
at 110 ns: Error: write enable asserted
at 110 ns: Error: duart read/write asserted
at 110 ns: Error: berr & chip select signals not latched up
at 110 ns: Error: dtack asserted
at 115 ns: Error: duart write no selection
at 115 ns: Error: output enable not enabled on address strobe
at 120 ns: Error: write enable asserted
at 120 ns: Error: duart read/write asserted
at 120 ns: Error: berr & chip select signals not latched up
at 120 ns: Error: dtack asserted
at 125 ns: Error: did not reject
at 125 ns: Error: output enable not enabled on address strobe
at 130 ns: Error: write enable asserted
at 130 ns: Error: duart read/write asserted
at 130 ns: Error: dtack asserted
at 135 ns: Error: did not reject
at 135 ns: Error: output enable not enabled on address strobe
at 140 ns: Error: write enable asserted
at 140 ns: Error: duart read/write asserted
at 140 ns: Error: dtack asserted
at 145 ns: Error: did not reject
at 145 ns: Error: output enable not enabled on address strobe
at 150 ns: Error: write enable asserted
at 150 ns: Error: duart read/write asserted
at 150 ns: Error: dtack asserted
at 155 ns: Error: dtack is asserted
at 155 ns: Error: output enable not enabled on address strobe
at 160 ns: Error: write enable asserted
at 160 ns: Error: duart read/write asserted
at 160 ns: Error: dtack asserted
at 165 ns: Error: did not reject
at 165 ns: Error: output enable not enabled on address strobe
at 170 ns: Error: berr & chip select signals not latched up
at 170 ns: Error: dtack asserted
at 175 ns: Error: rom low read
at 175 ns: Error: output enable not enabled on address strobe
at 180 ns: Error: berr & chip select signals not latched up
at 180 ns: Error: dtack asserted
at 185 ns: Error: rom high read
at 185 ns: Error: output enable not enabled on address strobe
at 190 ns: Error: berr & chip select signals not latched up
at 190 ns: Error: dtack asserted
at 195 ns: Error: dtack is asserted
at 195 ns: Error: output enable not enabled on address strobe
at 200 ns: Error: dtack asserted
at 205 ns: Error: did not reject
at 205 ns: Error: output enable not enabled on address strobe
at 210 ns: Error: berr & chip select signals not latched up
at 210 ns: Error: dtack asserted
at 215 ns: Error: ram low read
at 215 ns: Error: output enable not enabled on address strobe
at 220 ns: Error: berr & chip select signals not latched up
at 220 ns: Error: dtack asserted
at 225 ns: Error: ram high read
at 225 ns: Error: output enable not enabled on address strobe
at 230 ns: Error: berr & chip select signals not latched up
at 230 ns: Error: dtack asserted
at 235 ns: Error: dtack is asserted
at 235 ns: Error: output enable not enabled on address strobe
at 240 ns: Error: dtack asserted
at 245 ns: Error: did not reject
at 245 ns: Error: output enable not enabled on address strobe
at 250 ns: Error: berr & chip select signals not latched up
at 250 ns: Error: dtack asserted
at 255 ns: Error: output enable not enabled on address strobe
at 260 ns: Error: berr & chip select signals not latched up
at 260 ns: Error: dtack asserted
at 265 ns: Error: did not reject
at 265 ns: Error: output enable not enabled on address strobe
at 270 ns: Error: berr & chip select signals not latched up
at 270 ns: Error: dtack asserted
at 275 ns: Error: duart read no selection
at 275 ns: Error: output enable not enabled on address strobe
at 280 ns: Error: berr & chip select signals not latched up
at 280 ns: Error: dtack asserted
at 285 ns: Error: did not reject
at 285 ns: Error: output enable not enabled on address strobe
at 290 ns: Error: dtack asserted
at 295 ns: Error: did not reject
at 295 ns: Error: output enable not enabled on address strobe
at 300 ns: Error: dtack asserted
at 305 ns: Error: did not reject
at 305 ns: Error: output enable not enabled on address strobe
at 310 ns: Error: dtack asserted
at 315 ns: Error: dtack is asserted
at 315 ns: Error: output enable not enabled on address strobe
at 320 ns: Error: dtack asserted
at 320 ns: Note: accepted (/addressdecoder_bench/).
# exit 0
