

================================================================
== Vitis HLS Report for 'dut_Pipeline_Store_vertice_loop'
================================================================
* Date:           Sun Nov 13 17:17:50 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        betweenness.prj
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3538|     3538|  11.782 us|  11.782 us|  3538|  3538|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Store_vertice_loop  |     3536|     3536|         3|          1|          1|  3535|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       79|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       61|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       61|      124|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln145_fu_140_p2               |         +|   0|  0|  19|          12|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op32_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln145_fu_134_p2              |      icmp|   0|  0|  12|          12|          11|
    |icmp_ln146_fu_150_p2              |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln148_fu_156_p2              |      icmp|   0|  0|  20|          32|          32|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  79|          92|          81|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   12|         24|
    |gmem0_blk_n_R            |   9|          2|    1|          2|
    |i_fu_68                  |   9|          2|   12|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   27|         54|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_1_reg_193                       |  12|   0|   12|          0|
    |i_cast1_reg_210                   |  12|   0|   64|         52|
    |i_fu_68                           |  12|   0|   12|          0|
    |icmp_ln145_reg_198                |   1|   0|    1|          0|
    |icmp_ln146_reg_202                |   1|   0|    1|          0|
    |icmp_ln146_reg_202_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln148_reg_206                |   1|   0|    1|          0|
    |trunc_ln147_reg_215               |  16|   0|   16|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  61|   0|  113|         52|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+----------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  dut_Pipeline_Store_vertice_loop|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  dut_Pipeline_Store_vertice_loop|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  dut_Pipeline_Store_vertice_loop|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  dut_Pipeline_Store_vertice_loop|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  dut_Pipeline_Store_vertice_loop|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  dut_Pipeline_Store_vertice_loop|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   32|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   32|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|   13|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                            gmem0|       pointer|
|sext_ln145            |   in|   62|     ap_none|                       sext_ln145|        scalar|
|add                   |   in|   32|     ap_none|                              add|        scalar|
|numVert               |   in|   32|     ap_none|                          numVert|        scalar|
|offset_buf_address0   |  out|   12|   ap_memory|                       offset_buf|         array|
|offset_buf_ce0        |  out|    1|   ap_memory|                       offset_buf|         array|
|offset_buf_we0        |  out|    1|   ap_memory|                       offset_buf|         array|
|offset_buf_d0         |  out|   16|   ap_memory|                       offset_buf|         array|
|btwn_buf_address0     |  out|   12|   ap_memory|                         btwn_buf|         array|
|btwn_buf_ce0          |  out|    1|   ap_memory|                         btwn_buf|         array|
|btwn_buf_we0          |  out|    1|   ap_memory|                         btwn_buf|         array|
|btwn_buf_d0           |  out|   32|   ap_memory|                         btwn_buf|         array|
+----------------------+-----+-----+------------+---------------------------------+--------------+

