{"Source Block": ["hdl/library/data_offload/data_offload_fsm.v@131:141@HdlIdDef", "  wire                        rd_init_req_neg_s;\n  wire                        rd_init_ack_s;\n  wire [WR_ADDRESS_WIDTH-1:0] rd_wr_last_addr_s;\n  wire [WR_DATA_WIDTH/8-1:0]  rd_wr_last_tkeep_s;\n  wire                        wr_sync_internal_s;\n  wire                        rd_sync_internal_s;\n  wire                        wr_sync_external_s;\n  wire                        rd_sync_external_s;\n  wire                        wr_oneshot;\n\n  (* DONT_TOUCH = \"TRUE\" *) reg [1:0] wr_fsm_state = 2'b00;\n"], "Clone Blocks": [["hdl/library/data_offload/data_offload_fsm.v@132:142", "  wire                        rd_init_ack_s;\n  wire [WR_ADDRESS_WIDTH-1:0] rd_wr_last_addr_s;\n  wire [WR_DATA_WIDTH/8-1:0]  rd_wr_last_tkeep_s;\n  wire                        wr_sync_internal_s;\n  wire                        rd_sync_internal_s;\n  wire                        wr_sync_external_s;\n  wire                        rd_sync_external_s;\n  wire                        wr_oneshot;\n\n  (* DONT_TOUCH = \"TRUE\" *) reg [1:0] wr_fsm_state = 2'b00;\n  (* DONT_TOUCH = \"TRUE\" *) reg [1:0] rd_fsm_state = 2'b00;\n"], ["hdl/library/data_offload/data_offload_fsm.v@127:137", "  wire                        wr_isempty_s;\n  wire                        rd_empty_s;\n  wire                        rd_wr_last_s;\n  wire                        rd_init_req_s;\n  wire                        rd_init_req_neg_s;\n  wire                        rd_init_ack_s;\n  wire [WR_ADDRESS_WIDTH-1:0] rd_wr_last_addr_s;\n  wire [WR_DATA_WIDTH/8-1:0]  rd_wr_last_tkeep_s;\n  wire                        wr_sync_internal_s;\n  wire                        rd_sync_internal_s;\n  wire                        wr_sync_external_s;\n"], ["hdl/library/data_offload/data_offload_fsm.v@130:140", "  wire                        rd_init_req_s;\n  wire                        rd_init_req_neg_s;\n  wire                        rd_init_ack_s;\n  wire [WR_ADDRESS_WIDTH-1:0] rd_wr_last_addr_s;\n  wire [WR_DATA_WIDTH/8-1:0]  rd_wr_last_tkeep_s;\n  wire                        wr_sync_internal_s;\n  wire                        rd_sync_internal_s;\n  wire                        wr_sync_external_s;\n  wire                        rd_sync_external_s;\n  wire                        wr_oneshot;\n\n"], ["hdl/library/data_offload/data_offload_fsm.v@133:143", "  wire [WR_ADDRESS_WIDTH-1:0] rd_wr_last_addr_s;\n  wire [WR_DATA_WIDTH/8-1:0]  rd_wr_last_tkeep_s;\n  wire                        wr_sync_internal_s;\n  wire                        rd_sync_internal_s;\n  wire                        wr_sync_external_s;\n  wire                        rd_sync_external_s;\n  wire                        wr_oneshot;\n\n  (* DONT_TOUCH = \"TRUE\" *) reg [1:0] wr_fsm_state = 2'b00;\n  (* DONT_TOUCH = \"TRUE\" *) reg [1:0] rd_fsm_state = 2'b00;\n\n"], ["hdl/library/data_offload/data_offload_fsm.v@129:139", "  wire                        rd_wr_last_s;\n  wire                        rd_init_req_s;\n  wire                        rd_init_req_neg_s;\n  wire                        rd_init_ack_s;\n  wire [WR_ADDRESS_WIDTH-1:0] rd_wr_last_addr_s;\n  wire [WR_DATA_WIDTH/8-1:0]  rd_wr_last_tkeep_s;\n  wire                        wr_sync_internal_s;\n  wire                        rd_sync_internal_s;\n  wire                        wr_sync_external_s;\n  wire                        rd_sync_external_s;\n  wire                        wr_oneshot;\n"], ["hdl/library/data_offload/data_offload_fsm.v@128:138", "  wire                        rd_empty_s;\n  wire                        rd_wr_last_s;\n  wire                        rd_init_req_s;\n  wire                        rd_init_req_neg_s;\n  wire                        rd_init_ack_s;\n  wire [WR_ADDRESS_WIDTH-1:0] rd_wr_last_addr_s;\n  wire [WR_DATA_WIDTH/8-1:0]  rd_wr_last_tkeep_s;\n  wire                        wr_sync_internal_s;\n  wire                        rd_sync_internal_s;\n  wire                        wr_sync_external_s;\n  wire                        rd_sync_external_s;\n"], ["hdl/library/data_offload/data_offload_fsm.v@134:144", "  wire [WR_DATA_WIDTH/8-1:0]  rd_wr_last_tkeep_s;\n  wire                        wr_sync_internal_s;\n  wire                        rd_sync_internal_s;\n  wire                        wr_sync_external_s;\n  wire                        rd_sync_external_s;\n  wire                        wr_oneshot;\n\n  (* DONT_TOUCH = \"TRUE\" *) reg [1:0] wr_fsm_state = 2'b00;\n  (* DONT_TOUCH = \"TRUE\" *) reg [1:0] rd_fsm_state = 2'b00;\n\n  // Mealy state machine for write control\n"], ["hdl/library/data_offload/data_offload_fsm.v@125:135", "  wire                        wr_init_ack_s;\n  wire                        rd_isfull_s;\n  wire                        wr_isempty_s;\n  wire                        rd_empty_s;\n  wire                        rd_wr_last_s;\n  wire                        rd_init_req_s;\n  wire                        rd_init_req_neg_s;\n  wire                        rd_init_ack_s;\n  wire [WR_ADDRESS_WIDTH-1:0] rd_wr_last_addr_s;\n  wire [WR_DATA_WIDTH/8-1:0]  rd_wr_last_tkeep_s;\n  wire                        wr_sync_internal_s;\n"], ["hdl/library/data_offload/data_offload_fsm.v@126:136", "  wire                        rd_isfull_s;\n  wire                        wr_isempty_s;\n  wire                        rd_empty_s;\n  wire                        rd_wr_last_s;\n  wire                        rd_init_req_s;\n  wire                        rd_init_req_neg_s;\n  wire                        rd_init_ack_s;\n  wire [WR_ADDRESS_WIDTH-1:0] rd_wr_last_addr_s;\n  wire [WR_DATA_WIDTH/8-1:0]  rd_wr_last_tkeep_s;\n  wire                        wr_sync_internal_s;\n  wire                        rd_sync_internal_s;\n"]], "Diff Content": {"Delete": [[136, "  wire                        rd_sync_internal_s;\n"]], "Add": []}}