Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 234 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 234 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port : cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is overriding PARAMETER C_MEMSIZE value to 0x1000 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is overriding PARAMETER C_MEMSIZE value to 0x1000 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is overriding PARAMETER C_MEMSIZE value to 0x1000 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is overriding PARAMETER C_MEMSIZE value to 0x1000 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: FCLK_RESET1_N, CONNECTOR: processing_system7_0_FCLK_RESET1_N - floating connection - D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.mhs line 125 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_2.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!
Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 234 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 234 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 234 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 234 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 234 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 234 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port : cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is overriding PARAMETER C_MEMSIZE value to 0x1000 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is overriding PARAMETER C_MEMSIZE value to 0x1000 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is overriding PARAMETER C_MEMSIZE value to 0x1000 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is overriding PARAMETER C_MEMSIZE value to 0x1000 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: FCLK_RESET1_N, CONNECTOR: processing_system7_0_FCLK_RESET1_N - floating connection - D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.mhs line 125 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_2.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Mon Apr 14 13:27:33 2014
 make -f base_sys.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang verilog -intstyle pa   -toplevel no -ti base_sys_i -msg __xps/ise/xmsgprops.lst base_sys.mhs

Command Line: platgen -p xc7z020clg484-1 -lang verilog -intstyle pa -toplevel no
-ti base_sys_i -msg __xps/ise/xmsgprops.lst base_sys.mhs 

Parse
D:/minibench/scgra/scgra2x2_1k/scgra2x2_1k.srcs/sources_1/edk/base_sys/base_sys.
mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 156 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 182 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 208 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 234 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 156 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 182 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 208 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 234 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool
   is overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 4
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: FCLK_RESET1_N, CONNECTOR:
   processing_system7_0_FCLK_RESET1_N - floating connection -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 125 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_2.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:cgra2x2 INSTANCE:cgra2x2_0 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 260 - Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 37 - Copying cache implementation netlist
IPNAME:axi_bram_ctrl INSTANCE:axi_bram_ctrl_0 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 129 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 148 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:axi_bram_ctrl_0_bram_block_1 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 156 - Copying cache implementation netlist
IPNAME:axi_bram_ctrl INSTANCE:axi_bram_ctrl_1 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 163 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:axi_bram_ctrl_1_bram_block_1 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 182 - Copying cache implementation netlist
IPNAME:axi_bram_ctrl INSTANCE:axi_bram_ctrl_2 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 189 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:axi_bram_ctrl_2_bram_block_1 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 208 - Copying cache implementation netlist
IPNAME:axi_bram_ctrl INSTANCE:axi_bram_ctrl_3 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 215 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:axi_bram_ctrl_3_bram_block_1 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 234 - Copying cache implementation netlist
IPNAME:acc_ctrl INSTANCE:acc_ctrl_0 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 241 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_2 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 252 - Copying cache implementation netlist
IPNAME:cgra2x2 INSTANCE:cgra2x2_0 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 260 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:axi_bram_ctrl_0_bram_block_1 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 156 - elaborating IP
IPNAME:bram_block INSTANCE:axi_bram_ctrl_1_bram_block_1 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 182 - elaborating IP
IPNAME:bram_block INSTANCE:axi_bram_ctrl_2_bram_block_1 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 208 - elaborating IP
IPNAME:bram_block INSTANCE:axi_bram_ctrl_3_bram_block_1 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 234 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:acc_ctrl_0 -
D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.
mhs line 241 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/base_sys.ucf file.

Rebuilding cache ...

Total run time: 34.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "base_sys_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <C:/EDA/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/EDA/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 234 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 234 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 234 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 234 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Deleting Internal port processing_system7_0:FCLK_CLK1 
Deleting Internal port cgra2x2_0:Clk 
Deleting Internal port acc_ctrl_0:Acc_Start 
Deleting Internal port cgra2x2_0:Computation_Start 
Deleting Internal port acc_ctrl_0:Acc_Done 
Deleting Internal port cgra2x2_0:Computation_Done 
cgra2x2_0 has been deleted from the project
cgra2x2_0 has been added to the project
Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
Overriding Xilinx file <TextEditor.cfg> with local file <C:/EDA/14.7/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Mon Apr 14 13:55:04 2014
 make -f base_sys.make netlistclean started...
rm -f implementation/base_sys.ngc
rm -f implementation/base_sys_processing_system7_0_wrapper.ngc implementation/base_sys_axi_bram_ctrl_0_wrapper.ngc implementation/base_sys_axi_interconnect_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_0_bram_block_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_1_bram_block_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_2_wrapper.ngc implementation/base_sys_axi_bram_ctrl_2_bram_block_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_3_wrapper.ngc implementation/base_sys_axi_bram_ctrl_3_bram_block_1_wrapper.ngc implementation/base_sys_acc_ctrl_0_wrapper.ngc implementation/base_sys_axi_interconnect_2_wrapper.ngc implementation/base_sys_cgra2x2_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/base_sys.bmm
rm -rf implementation/cache
Done!
Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 234 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 234 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 234 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 156 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 182 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 208 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 234 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\_xps_tempmhsfilename.mhs line 147 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\_xps_tempmhsfilename.mhs line 173 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\_xps_tempmhsfilename.mhs line 199 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\_xps_tempmhsfilename.mhs line 225 
Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
Overriding Xilinx file <TextEditor.cfg> with local file <C:/EDA/14.7/ISE_DS/EDK/data/TextEditor.cfg>
The project's MHS file has changed on disk.
ERROR:EDK - D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_sys.mhs line 11	Only version 2.1.0 is supported.
ERROR:EDK:2751 - Version 3.1.0 is not supported. Only supported version is 2.1.0
ERROR:EDK:2751 - Version 3.1.0 is not supported. Only supported version is 2.1.0
WARNING:UtilitiesC:159 - Message file "usenglish/_SSNAME.msg" wasn't found.
Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
Deleting Internal port processing_system7_0:FCLK_CLK1 
Deleting Internal port cgra2x2_0:Clk 
Deleting Internal port processing_system7_0:FCLK_RESET1_N 
Deleting Internal port cgra2x2_0:Resetn 
Deleting Internal port acc_ctrl_0:Acc_Start 
Deleting Internal port cgra2x2_0:Computation_Start 
Deleting Internal port acc_ctrl_0:Acc_Done 
Deleting Internal port cgra2x2_0:Computation_Done 
cgra2x2_0 has been deleted from the project
cgra2x2_0 has been added to the project

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_2.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Tue Apr 15 20:33:48 2014
 make -f base_sys.make netlistclean started...
rm -f implementation/base_sys.ngc
rm -f implementation/base_sys_processing_system7_0_wrapper.ngc implementation/base_sys_axi_bram_ctrl_0_wrapper.ngc implementation/base_sys_axi_interconnect_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_0_bram_block_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_1_bram_block_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_2_wrapper.ngc implementation/base_sys_axi_bram_ctrl_2_bram_block_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_3_wrapper.ngc implementation/base_sys_axi_bram_ctrl_3_bram_block_1_wrapper.ngc implementation/base_sys_acc_ctrl_0_wrapper.ngc implementation/base_sys_axi_interconnect_2_wrapper.ngc implementation/base_sys_cgra2x2_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/base_sys.bmm
rm -rf implementation/cache
Done!
Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port : cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is overriding PARAMETER C_MEMSIZE value to 0x1000 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is overriding PARAMETER C_MEMSIZE value to 0x1000 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is overriding PARAMETER C_MEMSIZE value to 0x1000 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is overriding PARAMETER C_MEMSIZE value to 0x1000 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_2.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Tue Apr 15 21:53:37 2014
 make -f base_sys.make netlistclean started...
rm -f implementation/base_sys.ngc
rm -f implementation/base_sys_processing_system7_0_wrapper.ngc implementation/base_sys_axi_bram_ctrl_0_wrapper.ngc implementation/base_sys_axi_interconnect_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_0_bram_block_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_1_bram_block_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_2_wrapper.ngc implementation/base_sys_axi_bram_ctrl_2_bram_block_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_3_wrapper.ngc implementation/base_sys_axi_bram_ctrl_3_bram_block_1_wrapper.ngc implementation/base_sys_acc_ctrl_0_wrapper.ngc implementation/base_sys_axi_interconnect_2_wrapper.ngc implementation/base_sys_cgra2x2_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/base_sys.bmm
rm -rf implementation/cache
Done!
Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\_xps_tempmhsfilename.mhs line 146 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\_xps_tempmhsfilename.mhs line 172 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\_xps_tempmhsfilename.mhs line 198 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\_xps_tempmhsfilename.mhs line 224 
Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\_xps_tempmhsfilename.mhs line 146 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\_xps_tempmhsfilename.mhs line 172 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\_xps_tempmhsfilename.mhs line 198 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\_xps_tempmhsfilename.mhs line 224 
Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\_xps_tempmhsfilename.mhs line 146 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\_xps_tempmhsfilename.mhs line 172 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\_xps_tempmhsfilename.mhs line 198 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\_xps_tempmhsfilename.mhs line 224 
Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
Deleting Internal port processing_system7_0:FCLK_CLK1 
Deleting Internal port cgra2x2_0:Clk 
Deleting Internal port acc_ctrl_0:Acc_Start 
Deleting Internal port cgra2x2_0:Computation_Start 
Deleting Internal port acc_ctrl_0:Acc_Done 
Deleting Internal port cgra2x2_0:Computation_Done 
cgra2x2_0 has been deleted from the project
cgra2x2_0 has been added to the project

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_2.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Wed Apr 16 15:14:35 2014
 make -f base_sys.make netlistclean started...
rm -f implementation/base_sys.ngc
rm -f implementation/base_sys_processing_system7_0_wrapper.ngc implementation/base_sys_axi_bram_ctrl_0_wrapper.ngc implementation/base_sys_axi_interconnect_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_0_bram_block_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_1_bram_block_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_2_wrapper.ngc implementation/base_sys_axi_bram_ctrl_2_bram_block_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_3_wrapper.ngc implementation/base_sys_axi_bram_ctrl_3_bram_block_1_wrapper.ngc implementation/base_sys_acc_ctrl_0_wrapper.ngc implementation/base_sys_axi_interconnect_2_wrapper.ngc implementation/base_sys_cgra2x2_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/base_sys.bmm
rm -rf implementation/cache
Done!
Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Deleting Internal port processing_system7_0:FCLK_CLK1 
Deleting Internal port cgra2x2_0:Clk 
Deleting Internal port acc_ctrl_0:Acc_Start 
Deleting Internal port cgra2x2_0:Computation_Start 
Deleting Internal port acc_ctrl_0:Acc_Done 
Deleting Internal port cgra2x2_0:Computation_Done 
cgra2x2_0 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\_xps_tempmhsfilename.mhs line 145 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\_xps_tempmhsfilename.mhs line 170 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\_xps_tempmhsfilename.mhs line 195 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\_xps_tempmhsfilename.mhs line 220 
Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
cgra2x2_0 has been added to the project

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_2.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Fri Apr 18 15:27:56 2014
 make -f base_sys.make netlistclean started...
rm -f implementation/base_sys.ngc
rm -f implementation/base_sys_processing_system7_0_wrapper.ngc implementation/base_sys_axi_bram_ctrl_0_wrapper.ngc implementation/base_sys_axi_interconnect_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_0_bram_block_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_1_bram_block_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_2_wrapper.ngc implementation/base_sys_axi_bram_ctrl_2_bram_block_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_3_wrapper.ngc implementation/base_sys_axi_bram_ctrl_3_bram_block_1_wrapper.ngc implementation/base_sys_acc_ctrl_0_wrapper.ngc implementation/base_sys_axi_interconnect_2_wrapper.ngc implementation/base_sys_cgra2x2_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/base_sys.bmm
rm -rf implementation/cache
Done!
Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui

********************************************************************************
At Local date and time: Fri May 02 14:39:55 2014
 make -f base_sys.make netlistclean started...
rm -f implementation/base_sys.ngc
rm -f implementation/base_sys_processing_system7_0_wrapper.ngc implementation/base_sys_axi_bram_ctrl_0_wrapper.ngc implementation/base_sys_axi_interconnect_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_0_bram_block_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_1_bram_block_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_2_wrapper.ngc implementation/base_sys_axi_bram_ctrl_2_bram_block_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_3_wrapper.ngc implementation/base_sys_axi_bram_ctrl_3_bram_block_1_wrapper.ngc implementation/base_sys_acc_ctrl_0_wrapper.ngc implementation/base_sys_axi_interconnect_2_wrapper.ngc implementation/base_sys_cgra2x2_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/base_sys.bmm
rm -rf implementation/cache
Done!
Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40000fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40010fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40020fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40030fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x1000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui

********************************************************************************
At Local date and time: Fri May 02 15:26:19 2014
 make -f base_sys.make netlistclean started...
rm -f implementation/base_sys.ngc
rm -f implementation/base_sys_processing_system7_0_wrapper.ngc implementation/base_sys_axi_bram_ctrl_0_wrapper.ngc implementation/base_sys_axi_interconnect_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_0_bram_block_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_1_bram_block_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_2_wrapper.ngc implementation/base_sys_axi_bram_ctrl_2_bram_block_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_3_wrapper.ngc implementation/base_sys_axi_bram_ctrl_3_bram_block_1_wrapper.ngc implementation/base_sys_acc_ctrl_0_wrapper.ngc implementation/base_sys_axi_interconnect_2_wrapper.ngc implementation/base_sys_cgra2x2_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/base_sys.bmm
rm -rf implementation/cache
Done!

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port : cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40001fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40011fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40023fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40033fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is overriding PARAMETER C_MEMSIZE value to 0x2000 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is overriding PARAMETER C_MEMSIZE value to 0x2000 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is overriding PARAMETER C_MEMSIZE value to 0x4000 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is overriding PARAMETER C_MEMSIZE value to 0x4000 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_2.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!
Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40001fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40011fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40023fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40033fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40001fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40011fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40023fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40033fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40001fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40011fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40023fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40033fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40001fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40011fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40023fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40033fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40001fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40011fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40023fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40033fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40001fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40011fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40023fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40033fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui

********************************************************************************
At Local date and time: Sat May 17 17:32:01 2014
 make -f base_sys.make netlistclean started...
rm -f implementation/base_sys.ngc
rm -f implementation/base_sys_processing_system7_0_wrapper.ngc implementation/base_sys_axi_bram_ctrl_0_wrapper.ngc implementation/base_sys_axi_interconnect_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_0_bram_block_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_1_bram_block_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_2_wrapper.ngc implementation/base_sys_axi_bram_ctrl_2_bram_block_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_3_wrapper.ngc implementation/base_sys_axi_bram_ctrl_3_bram_block_1_wrapper.ngc implementation/base_sys_acc_ctrl_0_wrapper.ngc implementation/base_sys_axi_interconnect_2_wrapper.ngc implementation/base_sys_cgra2x2_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/base_sys.bmm
rm -rf implementation/cache
Done!

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port : cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40001fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40011fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40023fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40033fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is overriding PARAMETER C_MEMSIZE value to 0x2000 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is overriding PARAMETER C_MEMSIZE value to 0x2000 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is overriding PARAMETER C_MEMSIZE value to 0x4000 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is overriding PARAMETER C_MEMSIZE value to 0x4000 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_2.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!
Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40001fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40011fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40023fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40033fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40001fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40011fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40023fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40033fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40001fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40011fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40023fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40033fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40001fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40011fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40023fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40033fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40001fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40011fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40023fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40033fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40001fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40011fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40023fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40033fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2_1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40001fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40011fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40023fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40033fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40001fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40011fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40023fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40033fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40001fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40011fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40023fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40033fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\_xps_tempmhsfilename.mhs line 146 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\_xps_tempmhsfilename.mhs line 172 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\_xps_tempmhsfilename.mhs line 198 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\_xps_tempmhsfilename.mhs line 224 
Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
Deleting Internal port processing_system7_0:FCLK_CLK1 
Deleting Internal port cgra2x2_0:Clk 
Deleting Internal port acc_ctrl_0:Acc_Start 
Deleting Internal port cgra2x2_0:Computation_Start 
Deleting Internal port acc_ctrl_0:Acc_Done 
Deleting Internal port cgra2x2_0:Computation_Done 
cgra2x2_0 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
cgra2x2_0 has been added to the project
cgra2x2_0 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
cgra2x2_0 has been added to the project

********************************************************************************
At Local date and time: Thu Aug 07 13:15:41 2014
 make -f base_sys.make netlistclean started...
rm -f implementation/base_sys.ngc
rm -f implementation/base_sys_processing_system7_0_wrapper.ngc implementation/base_sys_axi_bram_ctrl_0_wrapper.ngc implementation/base_sys_axi_interconnect_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_0_bram_block_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_1_bram_block_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_2_wrapper.ngc implementation/base_sys_axi_bram_ctrl_2_bram_block_1_wrapper.ngc implementation/base_sys_axi_bram_ctrl_3_wrapper.ngc implementation/base_sys_axi_bram_ctrl_3_bram_block_1_wrapper.ngc implementation/base_sys_acc_ctrl_0_wrapper.ngc implementation/base_sys_axi_interconnect_2_wrapper.ngc implementation/base_sys_cgra2x2_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/base_sys.bmm
rm -rf implementation/cache
Done!

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40000000-0x40001fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40011fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40023fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40033fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_2.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!
Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40001fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40011fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40023fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40033fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40001fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40011fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40023fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40033fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40001fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40011fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40023fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40033fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_0_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 155 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_1_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 181 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_2_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 207 
WARNING:EDK - IPNAME: bram_block, INSTANCE: axi_bram_ctrl_3_bram_block_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\base_s
   ys.mhs line 233 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40001fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40011fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40023fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40033fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40001fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40011fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40023fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40033fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_0
   3_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_
   a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port0_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port1_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port2_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   cgra2x2_0:Port3_Clk. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40000000-0x40001fff) axi_bram_ctrl_0	axi_interconnect_1
  (0x40010000-0x40011fff) axi_bram_ctrl_1	axi_interconnect_1
  (0x40020000-0x40023fff) axi_bram_ctrl_2	axi_interconnect_1
  (0x40030000-0x40033fff) axi_bram_ctrl_3	axi_interconnect_1
  (0xbc400000-0xbc400fff) acc_ctrl_0	axi_interconnect_2
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_1_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_2_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:axi_bram_ctrl_3_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data
   \bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_2.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\EDA\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\synthesis\processing_system7_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for processing_system7_0
D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\synthesis\axi_bram_ctrl_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for axi_bram_ctrl_0
D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\synthesis\axi_interconnect_1_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for axi_interconnect_1
D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\synthesis\axi_bram_ctrl_0_bram_block_1_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for axi_bram_ctrl_0_bram_block_1
D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\synthesis\axi_bram_ctrl_1_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for axi_bram_ctrl_1
D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\synthesis\axi_bram_ctrl_1_bram_block_1_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for axi_bram_ctrl_1_bram_block_1
D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\synthesis\axi_bram_ctrl_2_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for axi_bram_ctrl_2
D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\synthesis\axi_bram_ctrl_2_bram_block_1_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for axi_bram_ctrl_2_bram_block_1
D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\synthesis\axi_bram_ctrl_3_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for axi_bram_ctrl_3
D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\synthesis\axi_bram_ctrl_3_bram_block_1_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for axi_bram_ctrl_3_bram_block_1
D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\synthesis\acc_ctrl_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for acc_ctrl_0
D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\synthesis\axi_interconnect_2_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for axi_interconnect_2
D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\synthesis\cgra2x2_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for cgra2x2_0
WARNING:EDK:1820 - Memory unit containing axi_bram_ctrl_0 axi_bram_ctrl_1 axi_bram_ctrl_1_bram_block_1 axi_bram_ctrl_2 axi_bram_ctrl_2_bram_block_1 axi_bram_ctrl_3 axi_bram_ctrl_3_bram_block_1 cgra2x2_0 axi_bram_ctrl_0_bram_block_1  has an unusual number of BRAMS
Bus interface PORT2 on Memory Controller cgra2x2_0 could not be placed
Bus interface PORT3 on Memory Controller cgra2x2_0 could not be placed
Generated Block Diagram.
Rasterizing processing_system7_0.jpg.....
Rasterizing axi_bram_ctrl_0.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing axi_bram_ctrl_0_bram_block_1.jpg.....
Rasterizing axi_bram_ctrl_1.jpg.....
Rasterizing axi_bram_ctrl_1_bram_block_1.jpg.....
Rasterizing axi_bram_ctrl_2.jpg.....
Rasterizing axi_bram_ctrl_2_bram_block_1.jpg.....
Rasterizing axi_bram_ctrl_3.jpg.....
Rasterizing axi_bram_ctrl_3_bram_block_1.jpg.....
Rasterizing acc_ctrl_0.jpg.....
Rasterizing axi_interconnect_2.jpg.....
Rasterizing cgra2x2_0.jpg.....
Rasterizing base_sys_blkd.jpg.....
Report generated.
Writing filter settings....
Done writing filter settings to:
	D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.filters
Done writing Tab View settings to:
	D:\minibench\scgra\scgra2x2-1k\scgra2x2_1k.srcs\sources_1\edk\base_sys\etc\base_sys.gui
