// Seed: 19842692
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_4 ? id_2 : 1'b0;
  wire id_6, id_7;
  wire id_8;
  always @(id_1) $display(1);
  assign module_2.id_0 = 0;
endmodule
module module_1;
  wor id_1 = 1 * id_1 - id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign id_1 = 1;
  assign id_1 = id_1;
endmodule
module module_2 (
    output uwire id_0,
    output wire  id_1,
    input  uwire id_2
);
  wor id_4 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
