// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/* Copyright (c) 22020 Nuclei System Technologies */

/* Clock frequency (in Hz) of the PCB crystal for rtcclk */
#define RTCCLK_FREQ		32768

/dts-v1/;

/ {
  #address-cells = <2>;
  #size-cells = <2>;
  compatible = "nuclei,ux600";
  model = "nuclei,ux600";

  chosen {
     bootargs = "earlycon=sbi";
     stdout-path = "serial0";
  };

  cpus {
    #address-cells = <1>;
    #size-cells = <0>;
    timebase-frequency = <RTCCLK_FREQ>;
    cpu0: cpu@0 {
      device_type = "cpu";
      reg = <0>;
      status = "okay";
      compatible = "riscv";
      riscv,isa = "rv64imac";
      mmu-type = "riscv,sv39";
      clock-frequency = <8000000>;
      cpu0_intc: interrupt-controller {
        #interrupt-cells = <1>;
        interrupt-controller;
        compatible = "riscv,cpu-intc";
      };
    };
  };

  memory@A0000000 {
    device_type = "memory";
    reg = <0x0 0xA0000000 0x0 0x10000000>;
  };

  soc {
    #address-cells = <2>;
    #size-cells = <2>;
    compatible = "nuclei,ux600", "simple-bus";
    ranges;
  };

	hfclk: hfclk {
		#clock-cells = <0>;
		compatible = "fixed-clock";
		clock-frequency = <8000000>;
		clock-output-names = "hfclk";
	};

  console {
		u-boot,dm-pre-reloc;
		compatible = "sbi,console";
  };

  plic0: interrupt-controller@8000000 {
		#interrupt-cells = <1>;
		compatible = "riscv,plic0";
		interrupt-controller;
        riscv,ndev = <53>;
		interrupts-extended =
			<&cpu0_intc 11 &cpu0_intc 9>;
		reg = <0x0 0x8000000 0x0 0x4000000>;
	};

	uart0: serial@10013000 {
        compatible = "sifive,uart0";
        reg = <0x0 0x10013000 0x0 0x1000>;
        interrupt-parent = <&plic0>;
        interrupts = <4>;
        status = "disabled";
	};

	uart1: serial@10023000 {
        compatible = "sifive,uart0";
        reg = <0x0 0x10023000 0x0 0x1000>;
        interrupt-parent = <&plic0>;
        interrupts = <5>;
        status = "okay";
	};

		qspi0: spi@10014000 {
			compatible = "sifive,spi0";
			reg = <0x0 0x10014000 0x0 0x1000>;
			#interrupt-parent = <&plic0>;
			#interrupts = <51>;
			clocks = <&hfclk>;
			num-cs = <1>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "okay";

			flash@0 {
				compatible = "gd25q32", "jedec,spi-nor";
				reg = <0>;
				spi-max-frequency = <1000000>;
		//		m25p,fast-read;
				#spi-tx-bus-width = <1>;
				#spi-rx-bus-width = <1>;
			};
		};

		qspi2: spi@10034000 {
			compatible = "sifive,spi0";
			reg = <0x0 0x10034000 0x0 0x1000>;
			#interrupt-parent = <&plic0>;
			#interrupts = <6>;
			clocks = <&hfclk>;
			num-cs = <1>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "okay";

			mmc@0 {
				compatible = "mmc-spi-slot";
				reg = <0>;
				spi-max-frequency = <8000000>;
				voltage-ranges = <3300 3300>;
				disable-wp;
			};
		};


};
