<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="conv1" language="c" vlnv="xilinx.com:hls:conv1:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false">
      <port name="M_AXI_DATA_INPUT" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_DATA_WEIGHT" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_DATA_BIAS" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_DATA_OUTPUT" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_CTL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x00000000"/>
      <arg name="input_r" addressQualifier="1" id="0" port="M_AXI_DATA_INPUT" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type="float"/>
      <arg name="weights" addressQualifier="1" id="1" port="M_AXI_DATA_WEIGHT" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4" type="float"/>
      <arg name="bias" addressQualifier="1" id="2" port="M_AXI_DATA_BIAS" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type="float[]"/>
      <arg name="output_r" addressQualifier="1" id="3" port="M_AXI_DATA_OUTPUT" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type="float"/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
