

================================================================
== Vitis HLS Report for 'sha_update'
================================================================
* Date:           Thu Apr  3 20:46:15 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SHA
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  2.844 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    50803|    57395|  0.406 ms|  0.459 ms|  50803|  57395|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |                          |               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |         Instance         |     Module    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_local_memcpy_fu_88    |local_memcpy   |        1|       49|  8.000 ns|  0.392 us|    1|   49|       no|
        |grp_sha_transform_fu_100  |sha_transform  |      395|      395|  3.160 us|  3.160 us|  395|  395|       no|
        +--------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |                     |  Latency (cycles) | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name      |   min   |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |- sha_update_label4  |    50800|    57344|  400 ~ 448|          -|          -|  127 ~ 128|        no|
        +---------------------+---------+---------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     378|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        0|     -|     1263|    2339|    0|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     156|    -|
|Register             |        -|     -|      127|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|     1390|    2873|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------+---------+----+------+------+-----+
    |         Instance         |     Module    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------+---------------+---------+----+------+------+-----+
    |grp_local_memcpy_fu_88    |local_memcpy   |        0|   0|   108|   407|    0|
    |grp_sha_transform_fu_100  |sha_transform  |        0|   0|  1155|  1932|    0|
    +--------------------------+---------------+---------+----+------+------+-----+
    |Total                     |               |        0|   0|  1263|  2339|    0|
    +--------------------------+---------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln156_fu_118_p2       |         +|   0|  0|  39|          32|          32|
    |add_ln157_fu_134_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln160_fu_168_p2       |         +|   0|  0|  39|          32|          32|
    |add_ln163_fu_239_p2       |         +|   0|  0|  39|          32|           7|
    |add_ln168_fu_233_p2       |         +|   0|  0|  39|          32|           8|
    |icmp_ln156_fu_124_p2      |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln163_1_fu_219_p2    |      icmp|   0|  0|  33|          26|           1|
    |icmp_ln163_fu_184_p2      |      icmp|   0|  0|  33|          26|           1|
    |select_ln156_fu_140_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln170_1_fu_286_p3  |    select|   0|  0|  14|           1|          14|
    |select_ln170_fu_279_p3    |    select|   0|  0|  32|           1|          32|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 378|         247|         192|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  37|          7|    1|          7|
    |buffer_r_ce0                 |   9|          2|    1|          2|
    |buffer_r_ce1                 |   9|          2|    1|          2|
    |count_addr_02_fu_72          |   9|          2|   32|         64|
    |grp_local_memcpy_fu_88_idx1  |  14|          3|   14|         42|
    |grp_local_memcpy_fu_88_n     |  14|          3|   32|         96|
    |idx_fu_68                    |   9|          2|   32|         64|
    |sha_info_count_hi_o          |   9|          2|   32|         64|
    |sha_info_count_lo_o          |   9|          2|   32|         64|
    |sha_info_data_address0       |  14|          3|    4|         12|
    |sha_info_data_ce0            |  14|          3|    1|          3|
    |sha_info_data_we0            |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 156|         33|  183|        422|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   6|   0|    6|          0|
    |count_addr_02_fu_72                    |  32|   0|   32|          0|
    |grp_local_memcpy_fu_88_ap_start_reg    |   1|   0|    1|          0|
    |grp_sha_transform_fu_100_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln163_reg_320                     |   1|   0|    1|          0|
    |idx_fu_68                              |  32|   0|   32|          0|
    |select_ln170_1_reg_339                 |   8|   0|   14|          6|
    |select_ln170_reg_334                   |  32|   0|   32|          0|
    |trunc_ln163_reg_329                    |  14|   0|   14|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 127|   0|  133|          6|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|         sha_update|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|         sha_update|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|         sha_update|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|         sha_update|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|         sha_update|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|         sha_update|  return value|
|buffer_r_address0           |  out|   14|   ap_memory|           buffer_r|         array|
|buffer_r_ce0                |  out|    1|   ap_memory|           buffer_r|         array|
|buffer_r_q0                 |   in|    8|   ap_memory|           buffer_r|         array|
|buffer_r_address1           |  out|   14|   ap_memory|           buffer_r|         array|
|buffer_r_ce1                |  out|    1|   ap_memory|           buffer_r|         array|
|buffer_r_q1                 |   in|    8|   ap_memory|           buffer_r|         array|
|buffer_offset               |   in|    1|     ap_none|      buffer_offset|        scalar|
|count                       |   in|   32|     ap_none|              count|        scalar|
|sha_info_count_lo_i         |   in|   32|     ap_ovld|  sha_info_count_lo|       pointer|
|sha_info_count_lo_o         |  out|   32|     ap_ovld|  sha_info_count_lo|       pointer|
|sha_info_count_lo_o_ap_vld  |  out|    1|     ap_ovld|  sha_info_count_lo|       pointer|
|sha_info_count_hi_i         |   in|   32|     ap_ovld|  sha_info_count_hi|       pointer|
|sha_info_count_hi_o         |  out|   32|     ap_ovld|  sha_info_count_hi|       pointer|
|sha_info_count_hi_o_ap_vld  |  out|    1|     ap_ovld|  sha_info_count_hi|       pointer|
|sha_info_data_address0      |  out|    4|   ap_memory|      sha_info_data|         array|
|sha_info_data_ce0           |  out|    1|   ap_memory|      sha_info_data|         array|
|sha_info_data_we0           |  out|    1|   ap_memory|      sha_info_data|         array|
|sha_info_data_d0            |  out|   32|   ap_memory|      sha_info_data|         array|
|sha_info_data_q0            |   in|   32|   ap_memory|      sha_info_data|         array|
|sha_info_digest_address0    |  out|    3|   ap_memory|    sha_info_digest|         array|
|sha_info_digest_ce0         |  out|    1|   ap_memory|    sha_info_digest|         array|
|sha_info_digest_we0         |  out|    1|   ap_memory|    sha_info_digest|         array|
|sha_info_digest_d0          |  out|   32|   ap_memory|    sha_info_digest|         array|
|sha_info_digest_q0          |   in|   32|   ap_memory|    sha_info_digest|         array|
|sha_info_digest_address1    |  out|    3|   ap_memory|    sha_info_digest|         array|
|sha_info_digest_ce1         |  out|    1|   ap_memory|    sha_info_digest|         array|
|sha_info_digest_we1         |  out|    1|   ap_memory|    sha_info_digest|         array|
|sha_info_digest_d1          |  out|   32|   ap_memory|    sha_info_digest|         array|
|sha_info_digest_q1          |   in|   32|   ap_memory|    sha_info_digest|         array|
+----------------------------+-----+-----+------------+-------------------+--------------+

