{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1478463007140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478463007142 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 06 15:10:07 2016 " "Processing started: Sun Nov 06 15:10:07 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478463007142 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463007142 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6_BF -c lab6_BF " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6_BF -c lab6_BF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463007142 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1478463007332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/testbench.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478463013683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_bf.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6_bf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_BF " "Found entity 1: lab6_BF" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478463013685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013685 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6_BF " "Elaborating entity \"lab6_BF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1478463013699 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "aa lab6_BF.sv(32) " "Verilog HDL warning at lab6_BF.sv(32): object aa used but never assigned" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 32 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1478463013700 "|lab6_BF"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bb lab6_BF.sv(33) " "Verilog HDL warning at lab6_BF.sv(33): object bb used but never assigned" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 33 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1478463013700 "|lab6_BF"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "cc lab6_BF.sv(34) " "Verilog HDL warning at lab6_BF.sv(34): object cc used but never assigned" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 34 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1478463013700 "|lab6_BF"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dd lab6_BF.sv(35) " "Verilog HDL warning at lab6_BF.sv(35): object dd used but never assigned" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 35 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1478463013700 "|lab6_BF"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ee lab6_BF.sv(36) " "Verilog HDL warning at lab6_BF.sv(36): object ee used but never assigned" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 36 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1478463013700 "|lab6_BF"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ff lab6_BF.sv(37) " "Verilog HDL warning at lab6_BF.sv(37): object ff used but never assigned" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 37 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1478463013700 "|lab6_BF"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "gg lab6_BF.sv(38) " "Verilog HDL warning at lab6_BF.sv(38): object gg used but never assigned" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 38 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1478463013700 "|lab6_BF"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "hh lab6_BF.sv(39) " "Verilog HDL warning at lab6_BF.sv(39): object hh used but never assigned" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 39 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1478463013700 "|lab6_BF"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "lab6_BF.sv(103) " "Verilog HDL Case Statement warning at lab6_BF.sv(103): can't check case statement for completeness because the case expression has too many possible states" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 103 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1478463013702 "|lab6_BF"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aa lab6_BF.sv(100) " "Verilog HDL Always Construct warning at lab6_BF.sv(100): inferring latch(es) for variable \"aa\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1478463013703 "|lab6_BF"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bb lab6_BF.sv(100) " "Verilog HDL Always Construct warning at lab6_BF.sv(100): inferring latch(es) for variable \"bb\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1478463013703 "|lab6_BF"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cc lab6_BF.sv(100) " "Verilog HDL Always Construct warning at lab6_BF.sv(100): inferring latch(es) for variable \"cc\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1478463013703 "|lab6_BF"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dd lab6_BF.sv(100) " "Verilog HDL Always Construct warning at lab6_BF.sv(100): inferring latch(es) for variable \"dd\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1478463013703 "|lab6_BF"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ee lab6_BF.sv(100) " "Verilog HDL Always Construct warning at lab6_BF.sv(100): inferring latch(es) for variable \"ee\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1478463013703 "|lab6_BF"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ff lab6_BF.sv(100) " "Verilog HDL Always Construct warning at lab6_BF.sv(100): inferring latch(es) for variable \"ff\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1478463013703 "|lab6_BF"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "gg lab6_BF.sv(100) " "Verilog HDL Always Construct warning at lab6_BF.sv(100): inferring latch(es) for variable \"gg\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1478463013703 "|lab6_BF"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hh lab6_BF.sv(100) " "Verilog HDL Always Construct warning at lab6_BF.sv(100): inferring latch(es) for variable \"hh\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1478463013703 "|lab6_BF"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "lab6_BF.sv(100) " "SystemVerilog RTL Coding error at lab6_BF.sv(100): always_comb construct does not infer purely combinational logic." {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1478463013703 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hh\[0\] lab6_BF.sv(100) " "Inferred latch for \"hh\[0\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013706 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hh\[1\] lab6_BF.sv(100) " "Inferred latch for \"hh\[1\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013706 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hh\[2\] lab6_BF.sv(100) " "Inferred latch for \"hh\[2\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013706 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hh\[3\] lab6_BF.sv(100) " "Inferred latch for \"hh\[3\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013706 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hh\[4\] lab6_BF.sv(100) " "Inferred latch for \"hh\[4\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013706 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hh\[5\] lab6_BF.sv(100) " "Inferred latch for \"hh\[5\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013706 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hh\[6\] lab6_BF.sv(100) " "Inferred latch for \"hh\[6\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013706 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gg\[0\] lab6_BF.sv(100) " "Inferred latch for \"gg\[0\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013706 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gg\[1\] lab6_BF.sv(100) " "Inferred latch for \"gg\[1\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013706 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gg\[2\] lab6_BF.sv(100) " "Inferred latch for \"gg\[2\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013706 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gg\[3\] lab6_BF.sv(100) " "Inferred latch for \"gg\[3\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013706 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gg\[4\] lab6_BF.sv(100) " "Inferred latch for \"gg\[4\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013706 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gg\[5\] lab6_BF.sv(100) " "Inferred latch for \"gg\[5\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013706 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gg\[6\] lab6_BF.sv(100) " "Inferred latch for \"gg\[6\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013706 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff\[0\] lab6_BF.sv(100) " "Inferred latch for \"ff\[0\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013706 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff\[1\] lab6_BF.sv(100) " "Inferred latch for \"ff\[1\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013706 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff\[2\] lab6_BF.sv(100) " "Inferred latch for \"ff\[2\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013706 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff\[3\] lab6_BF.sv(100) " "Inferred latch for \"ff\[3\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013706 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff\[4\] lab6_BF.sv(100) " "Inferred latch for \"ff\[4\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013706 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff\[5\] lab6_BF.sv(100) " "Inferred latch for \"ff\[5\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013706 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff\[6\] lab6_BF.sv(100) " "Inferred latch for \"ff\[6\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013706 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ee\[0\] lab6_BF.sv(100) " "Inferred latch for \"ee\[0\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013706 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ee\[1\] lab6_BF.sv(100) " "Inferred latch for \"ee\[1\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013707 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ee\[2\] lab6_BF.sv(100) " "Inferred latch for \"ee\[2\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013707 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ee\[3\] lab6_BF.sv(100) " "Inferred latch for \"ee\[3\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013707 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ee\[4\] lab6_BF.sv(100) " "Inferred latch for \"ee\[4\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013707 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ee\[5\] lab6_BF.sv(100) " "Inferred latch for \"ee\[5\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013707 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ee\[6\] lab6_BF.sv(100) " "Inferred latch for \"ee\[6\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013707 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dd\[0\] lab6_BF.sv(100) " "Inferred latch for \"dd\[0\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013707 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dd\[1\] lab6_BF.sv(100) " "Inferred latch for \"dd\[1\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013707 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dd\[2\] lab6_BF.sv(100) " "Inferred latch for \"dd\[2\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013707 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dd\[3\] lab6_BF.sv(100) " "Inferred latch for \"dd\[3\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013707 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dd\[4\] lab6_BF.sv(100) " "Inferred latch for \"dd\[4\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013707 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dd\[5\] lab6_BF.sv(100) " "Inferred latch for \"dd\[5\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013707 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dd\[6\] lab6_BF.sv(100) " "Inferred latch for \"dd\[6\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013707 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cc\[0\] lab6_BF.sv(100) " "Inferred latch for \"cc\[0\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013707 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cc\[1\] lab6_BF.sv(100) " "Inferred latch for \"cc\[1\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013707 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cc\[2\] lab6_BF.sv(100) " "Inferred latch for \"cc\[2\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013707 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cc\[3\] lab6_BF.sv(100) " "Inferred latch for \"cc\[3\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013707 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cc\[4\] lab6_BF.sv(100) " "Inferred latch for \"cc\[4\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013707 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cc\[5\] lab6_BF.sv(100) " "Inferred latch for \"cc\[5\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013707 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cc\[6\] lab6_BF.sv(100) " "Inferred latch for \"cc\[6\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013707 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bb\[0\] lab6_BF.sv(100) " "Inferred latch for \"bb\[0\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013707 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bb\[1\] lab6_BF.sv(100) " "Inferred latch for \"bb\[1\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013707 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bb\[2\] lab6_BF.sv(100) " "Inferred latch for \"bb\[2\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013707 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bb\[3\] lab6_BF.sv(100) " "Inferred latch for \"bb\[3\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013707 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bb\[4\] lab6_BF.sv(100) " "Inferred latch for \"bb\[4\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013708 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bb\[5\] lab6_BF.sv(100) " "Inferred latch for \"bb\[5\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013708 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bb\[6\] lab6_BF.sv(100) " "Inferred latch for \"bb\[6\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013708 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aa\[0\] lab6_BF.sv(100) " "Inferred latch for \"aa\[0\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013708 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aa\[1\] lab6_BF.sv(100) " "Inferred latch for \"aa\[1\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013708 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aa\[2\] lab6_BF.sv(100) " "Inferred latch for \"aa\[2\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013708 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aa\[3\] lab6_BF.sv(100) " "Inferred latch for \"aa\[3\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013708 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aa\[4\] lab6_BF.sv(100) " "Inferred latch for \"aa\[4\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013708 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aa\[5\] lab6_BF.sv(100) " "Inferred latch for \"aa\[5\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013708 "|lab6_BF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aa\[6\] lab6_BF.sv(100) " "Inferred latch for \"aa\[6\]\" at lab6_BF.sv(100)" {  } { { "lab6_BF.sv" "" { Text "C:/Users/bfaure/Files/School/Fall 2016/Digital System Design/Simulations/lab6_BF/lab6_BF.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013708 "|lab6_BF"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1478463013712 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 18 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "816 " "Peak virtual memory: 816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478463013954 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 06 15:10:13 2016 " "Processing ended: Sun Nov 06 15:10:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478463013954 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478463013954 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478463013954 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463013954 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 18 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 18 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1478463014557 ""}
