Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Nov  8 16:44:54 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 230 register/latch pins with no clock driven by root clock pin: clkgen/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 456 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.678       -9.462                      6                 2703        0.057        0.000                      0                 2703        4.020        0.000                       0                  1281  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.678       -9.462                      6                 2703        0.057        0.000                      0                 2703        4.020        0.000                       0                  1281  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            6  Failing Endpoints,  Worst Slack       -1.678ns,  Total Violation       -9.462ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.678ns  (required time - arrival time)
  Source:                 u_pet_jump/jump_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pet_jump/jump_offset_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.737ns  (logic 6.617ns (56.379%)  route 5.120ns (43.621%))
  Logic Levels:           23  (CARRY4=14 LUT2=2 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.627     5.148    u_pet_jump/clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  u_pet_jump/jump_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  u_pet_jump/jump_counter_reg[1]/Q
                         net (fo=78, routed)          0.942     6.546    u_pet_jump/jump_counter_reg[1]
    SLICE_X2Y97          LUT5 (Prop_lut5_I1_O)        0.124     6.670 r  u_pet_jump/i__carry_i_6/O
                         net (fo=1, routed)           0.000     6.670    u_pet_jump/i__carry_i_6_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.046 r  u_pet_jump/i__carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.046    u_pet_jump/i__carry_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.369 r  u_pet_jump/i__carry__0_i_3/O[1]
                         net (fo=23, routed)          0.708     8.077    u_pet_jump/jump_offset2[8]
    SLICE_X7Y96          LUT2 (Prop_lut2_I1_O)        0.306     8.383 r  u_pet_jump/i___23_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.383    u_pet_jump/i___23_carry__0_i_5_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.933 r  u_pet_jump/jump_offset1_inferred__0/i___23_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.933    u_pet_jump/jump_offset1_inferred__0/i___23_carry__0_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.047 r  u_pet_jump/jump_offset1_inferred__0/i___23_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.047    u_pet_jump/jump_offset1_inferred__0/i___23_carry__1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.360 r  u_pet_jump/jump_offset1_inferred__0/i___23_carry__2/O[3]
                         net (fo=3, routed)           0.457     9.816    u_pet_jump/jump_offset1_inferred__0/i___23_carry__2_n_4
    SLICE_X6Y98          LUT5 (Prop_lut5_I3_O)        0.306    10.122 r  u_pet_jump/i___69_carry__3_i_3/O
                         net (fo=2, routed)           0.492    10.614    u_pet_jump/i___69_carry__3_i_3_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I0_O)        0.124    10.738 r  u_pet_jump/i___69_carry__3_i_7/O
                         net (fo=1, routed)           0.000    10.738    u_pet_jump/i___69_carry__3_i_7_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.288 r  u_pet_jump/jump_offset1_inferred__0/i___69_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.288    u_pet_jump/jump_offset1_inferred__0/i___69_carry__3_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.402 r  u_pet_jump/jump_offset1_inferred__0/i___69_carry__4/CO[3]
                         net (fo=1, routed)           0.001    11.403    u_pet_jump/jump_offset1_inferred__0/i___69_carry__4_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.631 r  u_pet_jump/jump_offset1_inferred__0/i___69_carry__5/CO[2]
                         net (fo=3, routed)           0.602    12.232    u_pet_jump/jump_offset1_inferred__0/i___69_carry__5_n_1
    SLICE_X3Y100         LUT2 (Prop_lut2_I1_O)        0.313    12.545 r  u_pet_jump/i___127_carry__1_i_4/O
                         net (fo=1, routed)           0.000    12.545    u_pet_jump/i___127_carry__1_i_4_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.077 r  u_pet_jump/jump_offset1_inferred__0/i___127_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.077    u_pet_jump/jump_offset1_inferred__0/i___127_carry__1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.234 f  u_pet_jump/jump_offset1_inferred__0/i___127_carry__2/CO[1]
                         net (fo=23, routed)          0.390    13.624    u_pet_jump/jump_offset1_inferred__0/i___127_carry__2_n_2
    SLICE_X4Y101         LUT6 (Prop_lut6_I5_O)        0.329    13.953 r  u_pet_jump/i___158_carry__2_i_1/O
                         net (fo=18, routed)          0.590    14.543    u_pet_jump/i___158_carry__2_i_1_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.928 r  u_pet_jump/jump_offset1_inferred__0/i___158_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.928    u_pet_jump/jump_offset1_inferred__0/i___158_carry__3_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.042 r  u_pet_jump/jump_offset1_inferred__0/i___158_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.042    u_pet_jump/jump_offset1_inferred__0/i___158_carry__4_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.156 r  u_pet_jump/jump_offset1_inferred__0/i___158_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.156    u_pet_jump/jump_offset1_inferred__0/i___158_carry__5_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.384 r  u_pet_jump/jump_offset1_inferred__0/i___158_carry__6/CO[2]
                         net (fo=2, routed)           0.438    15.822    u_pet_jump/jump_offset1_inferred__0/i___158_carry__6_n_1
    SLICE_X4Y103         LUT3 (Prop_lut3_I0_O)        0.313    16.135 r  u_pet_jump/jump_offset[4]_i_3/O
                         net (fo=6, routed)           0.351    16.485    u_pet_jump/jump_offset[4]_i_3_n_0
    SLICE_X7Y102         LUT5 (Prop_lut5_I3_O)        0.124    16.609 r  u_pet_jump/jump_offset[1]_i_5/O
                         net (fo=1, routed)           0.151    16.761    u_pet_jump/jump_offset[1]_i_5_n_0
    SLICE_X7Y102         LUT6 (Prop_lut6_I3_O)        0.124    16.885 r  u_pet_jump/jump_offset[1]_i_1/O
                         net (fo=1, routed)           0.000    16.885    u_pet_jump/jump_offset[1]_i_1_n_0
    SLICE_X7Y102         FDRE                                         r  u_pet_jump/jump_offset_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.683    15.024    u_pet_jump/clk_IBUF_BUFG
    SLICE_X7Y102         FDRE                                         r  u_pet_jump/jump_offset_reg[1]/C
                         clock pessimism              0.187    15.211    
                         clock uncertainty           -0.035    15.176    
    SLICE_X7Y102         FDRE (Setup_fdre_C_D)        0.031    15.207    u_pet_jump/jump_offset_reg[1]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -16.885    
  -------------------------------------------------------------------
                         slack                                 -1.678    

Slack (VIOLATED) :        -1.669ns  (required time - arrival time)
  Source:                 u_pet_jump/jump_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pet_jump/jump_offset_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.728ns  (logic 6.617ns (56.422%)  route 5.111ns (43.578%))
  Logic Levels:           23  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.627     5.148    u_pet_jump/clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  u_pet_jump/jump_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  u_pet_jump/jump_counter_reg[1]/Q
                         net (fo=78, routed)          0.942     6.546    u_pet_jump/jump_counter_reg[1]
    SLICE_X2Y97          LUT5 (Prop_lut5_I1_O)        0.124     6.670 r  u_pet_jump/i__carry_i_6/O
                         net (fo=1, routed)           0.000     6.670    u_pet_jump/i__carry_i_6_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.046 r  u_pet_jump/i__carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.046    u_pet_jump/i__carry_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.369 r  u_pet_jump/i__carry__0_i_3/O[1]
                         net (fo=23, routed)          0.708     8.077    u_pet_jump/jump_offset2[8]
    SLICE_X7Y96          LUT2 (Prop_lut2_I1_O)        0.306     8.383 r  u_pet_jump/i___23_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.383    u_pet_jump/i___23_carry__0_i_5_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.933 r  u_pet_jump/jump_offset1_inferred__0/i___23_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.933    u_pet_jump/jump_offset1_inferred__0/i___23_carry__0_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.047 r  u_pet_jump/jump_offset1_inferred__0/i___23_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.047    u_pet_jump/jump_offset1_inferred__0/i___23_carry__1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.360 r  u_pet_jump/jump_offset1_inferred__0/i___23_carry__2/O[3]
                         net (fo=3, routed)           0.457     9.816    u_pet_jump/jump_offset1_inferred__0/i___23_carry__2_n_4
    SLICE_X6Y98          LUT5 (Prop_lut5_I3_O)        0.306    10.122 r  u_pet_jump/i___69_carry__3_i_3/O
                         net (fo=2, routed)           0.492    10.614    u_pet_jump/i___69_carry__3_i_3_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I0_O)        0.124    10.738 r  u_pet_jump/i___69_carry__3_i_7/O
                         net (fo=1, routed)           0.000    10.738    u_pet_jump/i___69_carry__3_i_7_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.288 r  u_pet_jump/jump_offset1_inferred__0/i___69_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.288    u_pet_jump/jump_offset1_inferred__0/i___69_carry__3_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.402 r  u_pet_jump/jump_offset1_inferred__0/i___69_carry__4/CO[3]
                         net (fo=1, routed)           0.001    11.403    u_pet_jump/jump_offset1_inferred__0/i___69_carry__4_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.631 r  u_pet_jump/jump_offset1_inferred__0/i___69_carry__5/CO[2]
                         net (fo=3, routed)           0.602    12.232    u_pet_jump/jump_offset1_inferred__0/i___69_carry__5_n_1
    SLICE_X3Y100         LUT2 (Prop_lut2_I1_O)        0.313    12.545 r  u_pet_jump/i___127_carry__1_i_4/O
                         net (fo=1, routed)           0.000    12.545    u_pet_jump/i___127_carry__1_i_4_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.077 r  u_pet_jump/jump_offset1_inferred__0/i___127_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.077    u_pet_jump/jump_offset1_inferred__0/i___127_carry__1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.234 f  u_pet_jump/jump_offset1_inferred__0/i___127_carry__2/CO[1]
                         net (fo=23, routed)          0.390    13.624    u_pet_jump/jump_offset1_inferred__0/i___127_carry__2_n_2
    SLICE_X4Y101         LUT6 (Prop_lut6_I5_O)        0.329    13.953 r  u_pet_jump/i___158_carry__2_i_1/O
                         net (fo=18, routed)          0.590    14.543    u_pet_jump/i___158_carry__2_i_1_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.928 r  u_pet_jump/jump_offset1_inferred__0/i___158_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.928    u_pet_jump/jump_offset1_inferred__0/i___158_carry__3_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.042 r  u_pet_jump/jump_offset1_inferred__0/i___158_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.042    u_pet_jump/jump_offset1_inferred__0/i___158_carry__4_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.156 r  u_pet_jump/jump_offset1_inferred__0/i___158_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.156    u_pet_jump/jump_offset1_inferred__0/i___158_carry__5_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.384 r  u_pet_jump/jump_offset1_inferred__0/i___158_carry__6/CO[2]
                         net (fo=2, routed)           0.438    15.822    u_pet_jump/jump_offset1_inferred__0/i___158_carry__6_n_1
    SLICE_X4Y103         LUT3 (Prop_lut3_I0_O)        0.313    16.135 r  u_pet_jump/jump_offset[4]_i_3/O
                         net (fo=6, routed)           0.334    16.469    u_pet_jump/jump_offset[4]_i_3_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I2_O)        0.124    16.593 r  u_pet_jump/jump_offset[3]_i_4/O
                         net (fo=1, routed)           0.159    16.752    u_pet_jump/jump_offset[3]_i_4_n_0
    SLICE_X4Y102         LUT4 (Prop_lut4_I2_O)        0.124    16.876 r  u_pet_jump/jump_offset[3]_i_1/O
                         net (fo=1, routed)           0.000    16.876    u_pet_jump/jump_offset[3]_i_1_n_0
    SLICE_X4Y102         FDRE                                         r  u_pet_jump/jump_offset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.683    15.024    u_pet_jump/clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  u_pet_jump/jump_offset_reg[3]/C
                         clock pessimism              0.187    15.211    
                         clock uncertainty           -0.035    15.176    
    SLICE_X4Y102         FDRE (Setup_fdre_C_D)        0.031    15.207    u_pet_jump/jump_offset_reg[3]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -16.876    
  -------------------------------------------------------------------
                         slack                                 -1.669    

Slack (VIOLATED) :        -1.653ns  (required time - arrival time)
  Source:                 u_pet_jump/jump_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pet_jump/jump_offset_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.761ns  (logic 6.493ns (55.206%)  route 5.268ns (44.794%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.627     5.148    u_pet_jump/clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  u_pet_jump/jump_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  u_pet_jump/jump_counter_reg[1]/Q
                         net (fo=78, routed)          0.942     6.546    u_pet_jump/jump_counter_reg[1]
    SLICE_X2Y97          LUT5 (Prop_lut5_I1_O)        0.124     6.670 r  u_pet_jump/i__carry_i_6/O
                         net (fo=1, routed)           0.000     6.670    u_pet_jump/i__carry_i_6_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.046 r  u_pet_jump/i__carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.046    u_pet_jump/i__carry_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.369 r  u_pet_jump/i__carry__0_i_3/O[1]
                         net (fo=23, routed)          0.708     8.077    u_pet_jump/jump_offset2[8]
    SLICE_X7Y96          LUT2 (Prop_lut2_I1_O)        0.306     8.383 r  u_pet_jump/i___23_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.383    u_pet_jump/i___23_carry__0_i_5_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.933 r  u_pet_jump/jump_offset1_inferred__0/i___23_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.933    u_pet_jump/jump_offset1_inferred__0/i___23_carry__0_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.047 r  u_pet_jump/jump_offset1_inferred__0/i___23_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.047    u_pet_jump/jump_offset1_inferred__0/i___23_carry__1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.360 r  u_pet_jump/jump_offset1_inferred__0/i___23_carry__2/O[3]
                         net (fo=3, routed)           0.457     9.816    u_pet_jump/jump_offset1_inferred__0/i___23_carry__2_n_4
    SLICE_X6Y98          LUT5 (Prop_lut5_I3_O)        0.306    10.122 r  u_pet_jump/i___69_carry__3_i_3/O
                         net (fo=2, routed)           0.492    10.614    u_pet_jump/i___69_carry__3_i_3_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I0_O)        0.124    10.738 r  u_pet_jump/i___69_carry__3_i_7/O
                         net (fo=1, routed)           0.000    10.738    u_pet_jump/i___69_carry__3_i_7_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.288 r  u_pet_jump/jump_offset1_inferred__0/i___69_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.288    u_pet_jump/jump_offset1_inferred__0/i___69_carry__3_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.402 r  u_pet_jump/jump_offset1_inferred__0/i___69_carry__4/CO[3]
                         net (fo=1, routed)           0.001    11.403    u_pet_jump/jump_offset1_inferred__0/i___69_carry__4_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.631 r  u_pet_jump/jump_offset1_inferred__0/i___69_carry__5/CO[2]
                         net (fo=3, routed)           0.602    12.232    u_pet_jump/jump_offset1_inferred__0/i___69_carry__5_n_1
    SLICE_X3Y100         LUT2 (Prop_lut2_I1_O)        0.313    12.545 r  u_pet_jump/i___127_carry__1_i_4/O
                         net (fo=1, routed)           0.000    12.545    u_pet_jump/i___127_carry__1_i_4_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.077 r  u_pet_jump/jump_offset1_inferred__0/i___127_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.077    u_pet_jump/jump_offset1_inferred__0/i___127_carry__1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.234 f  u_pet_jump/jump_offset1_inferred__0/i___127_carry__2/CO[1]
                         net (fo=23, routed)          0.390    13.624    u_pet_jump/jump_offset1_inferred__0/i___127_carry__2_n_2
    SLICE_X4Y101         LUT6 (Prop_lut6_I5_O)        0.329    13.953 r  u_pet_jump/i___158_carry__2_i_1/O
                         net (fo=18, routed)          0.590    14.543    u_pet_jump/i___158_carry__2_i_1_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.928 r  u_pet_jump/jump_offset1_inferred__0/i___158_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.928    u_pet_jump/jump_offset1_inferred__0/i___158_carry__3_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.042 r  u_pet_jump/jump_offset1_inferred__0/i___158_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.042    u_pet_jump/jump_offset1_inferred__0/i___158_carry__4_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.156 r  u_pet_jump/jump_offset1_inferred__0/i___158_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.156    u_pet_jump/jump_offset1_inferred__0/i___158_carry__5_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.384 r  u_pet_jump/jump_offset1_inferred__0/i___158_carry__6/CO[2]
                         net (fo=2, routed)           0.438    15.822    u_pet_jump/jump_offset1_inferred__0/i___158_carry__6_n_1
    SLICE_X4Y103         LUT3 (Prop_lut3_I0_O)        0.313    16.135 r  u_pet_jump/jump_offset[4]_i_3/O
                         net (fo=6, routed)           0.651    16.785    u_pet_jump/jump_offset[4]_i_3_n_0
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.124    16.909 r  u_pet_jump/jump_offset[4]_i_1/O
                         net (fo=1, routed)           0.000    16.909    u_pet_jump/jump_offset[4]_i_1_n_0
    SLICE_X6Y102         FDRE                                         r  u_pet_jump/jump_offset_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.683    15.024    u_pet_jump/clk_IBUF_BUFG
    SLICE_X6Y102         FDRE                                         r  u_pet_jump/jump_offset_reg[4]/C
                         clock pessimism              0.187    15.211    
                         clock uncertainty           -0.035    15.176    
    SLICE_X6Y102         FDRE (Setup_fdre_C_D)        0.081    15.257    u_pet_jump/jump_offset_reg[4]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                         -16.909    
  -------------------------------------------------------------------
                         slack                                 -1.653    

Slack (VIOLATED) :        -1.593ns  (required time - arrival time)
  Source:                 u_pet_jump/jump_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pet_jump/jump_offset_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.684ns  (logic 6.738ns (57.669%)  route 4.946ns (42.331%))
  Logic Levels:           23  (CARRY4=14 LUT2=2 LUT3=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.627     5.148    u_pet_jump/clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  u_pet_jump/jump_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  u_pet_jump/jump_counter_reg[1]/Q
                         net (fo=78, routed)          0.942     6.546    u_pet_jump/jump_counter_reg[1]
    SLICE_X2Y97          LUT5 (Prop_lut5_I1_O)        0.124     6.670 r  u_pet_jump/i__carry_i_6/O
                         net (fo=1, routed)           0.000     6.670    u_pet_jump/i__carry_i_6_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.046 r  u_pet_jump/i__carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.046    u_pet_jump/i__carry_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.369 r  u_pet_jump/i__carry__0_i_3/O[1]
                         net (fo=23, routed)          0.708     8.077    u_pet_jump/jump_offset2[8]
    SLICE_X7Y96          LUT2 (Prop_lut2_I1_O)        0.306     8.383 r  u_pet_jump/i___23_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.383    u_pet_jump/i___23_carry__0_i_5_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.933 r  u_pet_jump/jump_offset1_inferred__0/i___23_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.933    u_pet_jump/jump_offset1_inferred__0/i___23_carry__0_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.047 r  u_pet_jump/jump_offset1_inferred__0/i___23_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.047    u_pet_jump/jump_offset1_inferred__0/i___23_carry__1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.360 r  u_pet_jump/jump_offset1_inferred__0/i___23_carry__2/O[3]
                         net (fo=3, routed)           0.457     9.816    u_pet_jump/jump_offset1_inferred__0/i___23_carry__2_n_4
    SLICE_X6Y98          LUT5 (Prop_lut5_I3_O)        0.306    10.122 r  u_pet_jump/i___69_carry__3_i_3/O
                         net (fo=2, routed)           0.492    10.614    u_pet_jump/i___69_carry__3_i_3_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I0_O)        0.124    10.738 r  u_pet_jump/i___69_carry__3_i_7/O
                         net (fo=1, routed)           0.000    10.738    u_pet_jump/i___69_carry__3_i_7_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.288 r  u_pet_jump/jump_offset1_inferred__0/i___69_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.288    u_pet_jump/jump_offset1_inferred__0/i___69_carry__3_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.402 r  u_pet_jump/jump_offset1_inferred__0/i___69_carry__4/CO[3]
                         net (fo=1, routed)           0.001    11.403    u_pet_jump/jump_offset1_inferred__0/i___69_carry__4_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.631 r  u_pet_jump/jump_offset1_inferred__0/i___69_carry__5/CO[2]
                         net (fo=3, routed)           0.602    12.232    u_pet_jump/jump_offset1_inferred__0/i___69_carry__5_n_1
    SLICE_X3Y100         LUT2 (Prop_lut2_I1_O)        0.313    12.545 r  u_pet_jump/i___127_carry__1_i_4/O
                         net (fo=1, routed)           0.000    12.545    u_pet_jump/i___127_carry__1_i_4_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.077 r  u_pet_jump/jump_offset1_inferred__0/i___127_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.077    u_pet_jump/jump_offset1_inferred__0/i___127_carry__1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.234 f  u_pet_jump/jump_offset1_inferred__0/i___127_carry__2/CO[1]
                         net (fo=23, routed)          0.390    13.624    u_pet_jump/jump_offset1_inferred__0/i___127_carry__2_n_2
    SLICE_X4Y101         LUT6 (Prop_lut6_I5_O)        0.329    13.953 r  u_pet_jump/i___158_carry__2_i_1/O
                         net (fo=18, routed)          0.590    14.543    u_pet_jump/i___158_carry__2_i_1_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.928 r  u_pet_jump/jump_offset1_inferred__0/i___158_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.928    u_pet_jump/jump_offset1_inferred__0/i___158_carry__3_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.042 r  u_pet_jump/jump_offset1_inferred__0/i___158_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.042    u_pet_jump/jump_offset1_inferred__0/i___158_carry__4_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.156 r  u_pet_jump/jump_offset1_inferred__0/i___158_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.156    u_pet_jump/jump_offset1_inferred__0/i___158_carry__5_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.384 r  u_pet_jump/jump_offset1_inferred__0/i___158_carry__6/CO[2]
                         net (fo=2, routed)           0.438    15.822    u_pet_jump/jump_offset1_inferred__0/i___158_carry__6_n_1
    SLICE_X4Y103         LUT3 (Prop_lut3_I0_O)        0.313    16.135 r  u_pet_jump/jump_offset[4]_i_3/O
                         net (fo=6, routed)           0.328    16.463    u_pet_jump/jump_offset[4]_i_3_n_0
    SLICE_X7Y104         LUT6 (Prop_lut6_I4_O)        0.124    16.587 r  u_pet_jump/jump_offset[5]_i_10/O
                         net (fo=1, routed)           0.000    16.587    u_pet_jump/jump_offset[5]_i_10_n_0
    SLICE_X7Y104         MUXF7 (Prop_muxf7_I1_O)      0.245    16.832 r  u_pet_jump/jump_offset_reg[5]_i_3/O
                         net (fo=1, routed)           0.000    16.832    u_pet_jump/jump_offset_reg[5]_i_3_n_0
    SLICE_X7Y104         FDRE                                         r  u_pet_jump/jump_offset_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.682    15.023    u_pet_jump/clk_IBUF_BUFG
    SLICE_X7Y104         FDRE                                         r  u_pet_jump/jump_offset_reg[5]/C
                         clock pessimism              0.187    15.210    
                         clock uncertainty           -0.035    15.175    
    SLICE_X7Y104         FDRE (Setup_fdre_C_D)        0.064    15.239    u_pet_jump/jump_offset_reg[5]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -16.832    
  -------------------------------------------------------------------
                         slack                                 -1.593    

Slack (VIOLATED) :        -1.535ns  (required time - arrival time)
  Source:                 u_pet_jump/jump_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pet_jump/jump_offset_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.591ns  (logic 6.617ns (57.089%)  route 4.974ns (42.911%))
  Logic Levels:           23  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.627     5.148    u_pet_jump/clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  u_pet_jump/jump_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  u_pet_jump/jump_counter_reg[1]/Q
                         net (fo=78, routed)          0.942     6.546    u_pet_jump/jump_counter_reg[1]
    SLICE_X2Y97          LUT5 (Prop_lut5_I1_O)        0.124     6.670 r  u_pet_jump/i__carry_i_6/O
                         net (fo=1, routed)           0.000     6.670    u_pet_jump/i__carry_i_6_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.046 r  u_pet_jump/i__carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.046    u_pet_jump/i__carry_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.369 r  u_pet_jump/i__carry__0_i_3/O[1]
                         net (fo=23, routed)          0.708     8.077    u_pet_jump/jump_offset2[8]
    SLICE_X7Y96          LUT2 (Prop_lut2_I1_O)        0.306     8.383 r  u_pet_jump/i___23_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.383    u_pet_jump/i___23_carry__0_i_5_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.933 r  u_pet_jump/jump_offset1_inferred__0/i___23_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.933    u_pet_jump/jump_offset1_inferred__0/i___23_carry__0_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.047 r  u_pet_jump/jump_offset1_inferred__0/i___23_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.047    u_pet_jump/jump_offset1_inferred__0/i___23_carry__1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.360 r  u_pet_jump/jump_offset1_inferred__0/i___23_carry__2/O[3]
                         net (fo=3, routed)           0.457     9.816    u_pet_jump/jump_offset1_inferred__0/i___23_carry__2_n_4
    SLICE_X6Y98          LUT5 (Prop_lut5_I3_O)        0.306    10.122 r  u_pet_jump/i___69_carry__3_i_3/O
                         net (fo=2, routed)           0.492    10.614    u_pet_jump/i___69_carry__3_i_3_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I0_O)        0.124    10.738 r  u_pet_jump/i___69_carry__3_i_7/O
                         net (fo=1, routed)           0.000    10.738    u_pet_jump/i___69_carry__3_i_7_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.288 r  u_pet_jump/jump_offset1_inferred__0/i___69_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.288    u_pet_jump/jump_offset1_inferred__0/i___69_carry__3_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.402 r  u_pet_jump/jump_offset1_inferred__0/i___69_carry__4/CO[3]
                         net (fo=1, routed)           0.001    11.403    u_pet_jump/jump_offset1_inferred__0/i___69_carry__4_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.631 r  u_pet_jump/jump_offset1_inferred__0/i___69_carry__5/CO[2]
                         net (fo=3, routed)           0.602    12.232    u_pet_jump/jump_offset1_inferred__0/i___69_carry__5_n_1
    SLICE_X3Y100         LUT2 (Prop_lut2_I1_O)        0.313    12.545 r  u_pet_jump/i___127_carry__1_i_4/O
                         net (fo=1, routed)           0.000    12.545    u_pet_jump/i___127_carry__1_i_4_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.077 r  u_pet_jump/jump_offset1_inferred__0/i___127_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.077    u_pet_jump/jump_offset1_inferred__0/i___127_carry__1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.234 f  u_pet_jump/jump_offset1_inferred__0/i___127_carry__2/CO[1]
                         net (fo=23, routed)          0.390    13.624    u_pet_jump/jump_offset1_inferred__0/i___127_carry__2_n_2
    SLICE_X4Y101         LUT6 (Prop_lut6_I5_O)        0.329    13.953 r  u_pet_jump/i___158_carry__2_i_1/O
                         net (fo=18, routed)          0.590    14.543    u_pet_jump/i___158_carry__2_i_1_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.928 r  u_pet_jump/jump_offset1_inferred__0/i___158_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.928    u_pet_jump/jump_offset1_inferred__0/i___158_carry__3_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.042 r  u_pet_jump/jump_offset1_inferred__0/i___158_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.042    u_pet_jump/jump_offset1_inferred__0/i___158_carry__4_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.156 r  u_pet_jump/jump_offset1_inferred__0/i___158_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.156    u_pet_jump/jump_offset1_inferred__0/i___158_carry__5_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.384 r  u_pet_jump/jump_offset1_inferred__0/i___158_carry__6/CO[2]
                         net (fo=2, routed)           0.438    15.822    u_pet_jump/jump_offset1_inferred__0/i___158_carry__6_n_1
    SLICE_X4Y103         LUT3 (Prop_lut3_I0_O)        0.313    16.135 r  u_pet_jump/jump_offset[4]_i_3/O
                         net (fo=6, routed)           0.194    16.329    u_pet_jump/jump_offset[4]_i_3_n_0
    SLICE_X4Y103         LUT6 (Prop_lut6_I4_O)        0.124    16.453 r  u_pet_jump/jump_offset[2]_i_3/O
                         net (fo=1, routed)           0.162    16.614    u_pet_jump/jump_offset[2]_i_3_n_0
    SLICE_X4Y103         LUT4 (Prop_lut4_I1_O)        0.124    16.738 r  u_pet_jump/jump_offset[2]_i_1/O
                         net (fo=1, routed)           0.000    16.738    u_pet_jump/jump_offset[2]_i_1_n_0
    SLICE_X4Y103         FDRE                                         r  u_pet_jump/jump_offset_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.682    15.023    u_pet_jump/clk_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  u_pet_jump/jump_offset_reg[2]/C
                         clock pessimism              0.187    15.210    
                         clock uncertainty           -0.035    15.175    
    SLICE_X4Y103         FDRE (Setup_fdre_C_D)        0.029    15.204    u_pet_jump/jump_offset_reg[2]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                         -16.738    
  -------------------------------------------------------------------
                         slack                                 -1.535    

Slack (VIOLATED) :        -1.334ns  (required time - arrival time)
  Source:                 u_pet_jump/jump_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pet_jump/jump_offset_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.394ns  (logic 6.493ns (56.987%)  route 4.901ns (43.013%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.627     5.148    u_pet_jump/clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  u_pet_jump/jump_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  u_pet_jump/jump_counter_reg[1]/Q
                         net (fo=78, routed)          0.942     6.546    u_pet_jump/jump_counter_reg[1]
    SLICE_X2Y97          LUT5 (Prop_lut5_I1_O)        0.124     6.670 r  u_pet_jump/i__carry_i_6/O
                         net (fo=1, routed)           0.000     6.670    u_pet_jump/i__carry_i_6_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.046 r  u_pet_jump/i__carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.046    u_pet_jump/i__carry_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.369 r  u_pet_jump/i__carry__0_i_3/O[1]
                         net (fo=23, routed)          0.708     8.077    u_pet_jump/jump_offset2[8]
    SLICE_X7Y96          LUT2 (Prop_lut2_I1_O)        0.306     8.383 r  u_pet_jump/i___23_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.383    u_pet_jump/i___23_carry__0_i_5_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.933 r  u_pet_jump/jump_offset1_inferred__0/i___23_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.933    u_pet_jump/jump_offset1_inferred__0/i___23_carry__0_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.047 r  u_pet_jump/jump_offset1_inferred__0/i___23_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.047    u_pet_jump/jump_offset1_inferred__0/i___23_carry__1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.360 r  u_pet_jump/jump_offset1_inferred__0/i___23_carry__2/O[3]
                         net (fo=3, routed)           0.457     9.816    u_pet_jump/jump_offset1_inferred__0/i___23_carry__2_n_4
    SLICE_X6Y98          LUT5 (Prop_lut5_I3_O)        0.306    10.122 r  u_pet_jump/i___69_carry__3_i_3/O
                         net (fo=2, routed)           0.492    10.614    u_pet_jump/i___69_carry__3_i_3_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I0_O)        0.124    10.738 r  u_pet_jump/i___69_carry__3_i_7/O
                         net (fo=1, routed)           0.000    10.738    u_pet_jump/i___69_carry__3_i_7_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.288 r  u_pet_jump/jump_offset1_inferred__0/i___69_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.288    u_pet_jump/jump_offset1_inferred__0/i___69_carry__3_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.402 r  u_pet_jump/jump_offset1_inferred__0/i___69_carry__4/CO[3]
                         net (fo=1, routed)           0.001    11.403    u_pet_jump/jump_offset1_inferred__0/i___69_carry__4_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.631 r  u_pet_jump/jump_offset1_inferred__0/i___69_carry__5/CO[2]
                         net (fo=3, routed)           0.602    12.232    u_pet_jump/jump_offset1_inferred__0/i___69_carry__5_n_1
    SLICE_X3Y100         LUT2 (Prop_lut2_I1_O)        0.313    12.545 r  u_pet_jump/i___127_carry__1_i_4/O
                         net (fo=1, routed)           0.000    12.545    u_pet_jump/i___127_carry__1_i_4_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.077 r  u_pet_jump/jump_offset1_inferred__0/i___127_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.077    u_pet_jump/jump_offset1_inferred__0/i___127_carry__1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.234 f  u_pet_jump/jump_offset1_inferred__0/i___127_carry__2/CO[1]
                         net (fo=23, routed)          0.390    13.624    u_pet_jump/jump_offset1_inferred__0/i___127_carry__2_n_2
    SLICE_X4Y101         LUT6 (Prop_lut6_I5_O)        0.329    13.953 r  u_pet_jump/i___158_carry__2_i_1/O
                         net (fo=18, routed)          0.590    14.543    u_pet_jump/i___158_carry__2_i_1_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.928 r  u_pet_jump/jump_offset1_inferred__0/i___158_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.928    u_pet_jump/jump_offset1_inferred__0/i___158_carry__3_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.042 r  u_pet_jump/jump_offset1_inferred__0/i___158_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.042    u_pet_jump/jump_offset1_inferred__0/i___158_carry__4_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.156 r  u_pet_jump/jump_offset1_inferred__0/i___158_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.156    u_pet_jump/jump_offset1_inferred__0/i___158_carry__5_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.384 r  u_pet_jump/jump_offset1_inferred__0/i___158_carry__6/CO[2]
                         net (fo=2, routed)           0.569    15.953    u_pet_jump/jump_offset1_inferred__0/i___158_carry__6_n_1
    SLICE_X3Y102         LUT6 (Prop_lut6_I3_O)        0.313    16.266 r  u_pet_jump/jump_offset[0]_i_3/O
                         net (fo=1, routed)           0.151    16.418    u_pet_jump/jump_offset[0]_i_3_n_0
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.124    16.542 r  u_pet_jump/jump_offset[0]_i_1/O
                         net (fo=1, routed)           0.000    16.542    u_pet_jump/jump_offset[0]_i_1_n_0
    SLICE_X3Y102         FDRE                                         r  u_pet_jump/jump_offset_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.684    15.025    u_pet_jump/clk_IBUF_BUFG
    SLICE_X3Y102         FDRE                                         r  u_pet_jump/jump_offset_reg[0]/C
                         clock pessimism              0.187    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X3Y102         FDRE (Setup_fdre_C_D)        0.031    15.208    u_pet_jump/jump_offset_reg[0]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -16.542    
  -------------------------------------------------------------------
                         slack                                 -1.334    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 petStats/dead_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pet_jump/jump_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.480ns  (logic 1.056ns (11.139%)  route 8.424ns (88.861%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.541     5.062    petStats/clk_IBUF_BUFG
    SLICE_X49Y72         FDRE                                         r  petStats/dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  petStats/dead_reg/Q
                         net (fo=112, routed)         3.726     9.244    u_pet_jump/dead
    SLICE_X8Y101         LUT3 (Prop_lut3_I2_O)        0.148     9.392 r  u_pet_jump/jump_offset[5]_i_14/O
                         net (fo=1, routed)           1.964    11.355    u_mouse/mouse_left_sync_reg
    SLICE_X7Y144         LUT6 (Prop_lut6_I5_O)        0.328    11.683 r  u_mouse/jump_offset[5]_i_7/O
                         net (fo=3, routed)           1.944    13.627    u_pet_jump/ypos_reg[6]
    SLICE_X1Y101         LUT6 (Prop_lut6_I4_O)        0.124    13.751 r  u_pet_jump/jump_counter[0]_i_2/O
                         net (fo=5, routed)           0.791    14.542    u_pet_jump/jump_counter
    SLICE_X5Y97          FDRE                                         r  u_pet_jump/jump_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.508    14.849    u_pet_jump/clk_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  u_pet_jump/jump_counter_reg[0]/C
                         clock pessimism              0.187    15.036    
                         clock uncertainty           -0.035    15.000    
    SLICE_X5Y97          FDRE (Setup_fdre_C_CE)      -0.205    14.795    u_pet_jump/jump_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                         -14.542    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 petStats/dead_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pet_jump/jump_offset_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.645ns  (logic 1.056ns (10.949%)  route 8.589ns (89.051%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.541     5.062    petStats/clk_IBUF_BUFG
    SLICE_X49Y72         FDRE                                         r  petStats/dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  petStats/dead_reg/Q
                         net (fo=112, routed)         3.726     9.244    u_pet_jump/dead
    SLICE_X8Y101         LUT3 (Prop_lut3_I2_O)        0.148     9.392 r  u_pet_jump/jump_offset[5]_i_14/O
                         net (fo=1, routed)           1.964    11.355    u_mouse/mouse_left_sync_reg
    SLICE_X7Y144         LUT6 (Prop_lut6_I5_O)        0.328    11.683 r  u_mouse/jump_offset[5]_i_7/O
                         net (fo=3, routed)           2.151    13.834    u_pet_jump/ypos_reg[6]
    SLICE_X9Y102         LUT2 (Prop_lut2_I1_O)        0.124    13.958 r  u_pet_jump/jump_offset[5]_i_2/O
                         net (fo=6, routed)           0.749    14.707    u_pet_jump/jump_offset[5]_i_2_n_0
    SLICE_X3Y102         FDRE                                         r  u_pet_jump/jump_offset_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.684    15.025    u_pet_jump/clk_IBUF_BUFG
    SLICE_X3Y102         FDRE                                         r  u_pet_jump/jump_offset_reg[0]/C
                         clock pessimism              0.187    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X3Y102         FDRE (Setup_fdre_C_CE)      -0.205    14.972    u_pet_jump/jump_offset_reg[0]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -14.707    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 petStats/dead_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pet_jump/jump_offset_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.625ns  (logic 1.056ns (10.971%)  route 8.569ns (89.029%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.541     5.062    petStats/clk_IBUF_BUFG
    SLICE_X49Y72         FDRE                                         r  petStats/dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  petStats/dead_reg/Q
                         net (fo=112, routed)         3.726     9.244    u_pet_jump/dead
    SLICE_X8Y101         LUT3 (Prop_lut3_I2_O)        0.148     9.392 r  u_pet_jump/jump_offset[5]_i_14/O
                         net (fo=1, routed)           1.964    11.355    u_mouse/mouse_left_sync_reg
    SLICE_X7Y144         LUT6 (Prop_lut6_I5_O)        0.328    11.683 r  u_mouse/jump_offset[5]_i_7/O
                         net (fo=3, routed)           2.151    13.834    u_pet_jump/ypos_reg[6]
    SLICE_X9Y102         LUT2 (Prop_lut2_I1_O)        0.124    13.958 r  u_pet_jump/jump_offset[5]_i_2/O
                         net (fo=6, routed)           0.729    14.687    u_pet_jump/jump_offset[5]_i_2_n_0
    SLICE_X7Y104         FDRE                                         r  u_pet_jump/jump_offset_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.682    15.023    u_pet_jump/clk_IBUF_BUFG
    SLICE_X7Y104         FDRE                                         r  u_pet_jump/jump_offset_reg[5]/C
                         clock pessimism              0.187    15.210    
                         clock uncertainty           -0.035    15.175    
    SLICE_X7Y104         FDRE (Setup_fdre_C_CE)      -0.205    14.970    u_pet_jump/jump_offset_reg[5]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -14.687    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 petStats/dead_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pet_jump/jump_offset_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.605ns  (logic 1.056ns (10.995%)  route 8.549ns (89.005%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.541     5.062    petStats/clk_IBUF_BUFG
    SLICE_X49Y72         FDRE                                         r  petStats/dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  petStats/dead_reg/Q
                         net (fo=112, routed)         3.726     9.244    u_pet_jump/dead
    SLICE_X8Y101         LUT3 (Prop_lut3_I2_O)        0.148     9.392 r  u_pet_jump/jump_offset[5]_i_14/O
                         net (fo=1, routed)           1.964    11.355    u_mouse/mouse_left_sync_reg
    SLICE_X7Y144         LUT6 (Prop_lut6_I5_O)        0.328    11.683 r  u_mouse/jump_offset[5]_i_7/O
                         net (fo=3, routed)           2.151    13.834    u_pet_jump/ypos_reg[6]
    SLICE_X9Y102         LUT2 (Prop_lut2_I1_O)        0.124    13.958 r  u_pet_jump/jump_offset[5]_i_2/O
                         net (fo=6, routed)           0.708    14.666    u_pet_jump/jump_offset[5]_i_2_n_0
    SLICE_X4Y103         FDRE                                         r  u_pet_jump/jump_offset_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        1.682    15.023    u_pet_jump/clk_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  u_pet_jump/jump_offset_reg[2]/C
                         clock pessimism              0.187    15.210    
                         clock uncertainty           -0.035    15.175    
    SLICE_X4Y103         FDRE (Setup_fdre_C_CE)      -0.205    14.970    u_pet_jump/jump_offset_reg[2]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -14.666    
  -------------------------------------------------------------------
                         slack                                  0.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_pet_jump/frame_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pet_jump/frame_div_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.368ns (71.593%)  route 0.146ns (28.407%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.594     1.477    u_pet_jump/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  u_pet_jump/frame_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u_pet_jump/frame_div_counter_reg[0]/Q
                         net (fo=4, routed)           0.145     1.764    u_pet_jump/frame_div_counter_reg_n_0_[0]
    SLICE_X0Y99          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     1.937 r  u_pet_jump/frame_div_counter0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.937    u_pet_jump/frame_div_counter0_carry_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.991 r  u_pet_jump/frame_div_counter0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.991    u_pet_jump/data0[5]
    SLICE_X0Y100         FDRE                                         r  u_pet_jump/frame_div_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.951     2.079    u_pet_jump/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  u_pet_jump/frame_div_counter_reg[5]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    u_pet_jump/frame_div_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_pet_jump/frame_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pet_jump/frame_div_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.379ns (72.188%)  route 0.146ns (27.812%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.594     1.477    u_pet_jump/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  u_pet_jump/frame_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u_pet_jump/frame_div_counter_reg[0]/Q
                         net (fo=4, routed)           0.145     1.764    u_pet_jump/frame_div_counter_reg_n_0_[0]
    SLICE_X0Y99          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     1.937 r  u_pet_jump/frame_div_counter0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.937    u_pet_jump/frame_div_counter0_carry_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.002 r  u_pet_jump/frame_div_counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     2.002    u_pet_jump/data0[7]
    SLICE_X0Y100         FDRE                                         r  u_pet_jump/frame_div_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.951     2.079    u_pet_jump/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  u_pet_jump/frame_div_counter_reg[7]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    u_pet_jump/frame_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_led_warn/div_5hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_led_warn/div_5hz_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.299ns (61.844%)  route 0.184ns (38.156%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.563     1.446    u_led_warn/clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  u_led_warn/div_5hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  u_led_warn/div_5hz_reg[0]/Q
                         net (fo=3, routed)           0.184     1.772    u_led_warn/div_5hz_reg_n_0_[0]
    SLICE_X46Y49         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.930 r  u_led_warn/div_5hz_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.930    u_led_warn/data0[1]
    SLICE_X46Y49         FDRE                                         r  u_led_warn/div_5hz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.835     1.962    u_led_warn/clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  u_led_warn/div_5hz_reg[1]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X46Y49         FDRE (Hold_fdre_C_D)         0.134     1.852    u_led_warn/div_5hz_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_led_warn/div_5hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_led_warn/div_5hz_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.313ns (62.918%)  route 0.184ns (37.082%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.563     1.446    u_led_warn/clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  u_led_warn/div_5hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  u_led_warn/div_5hz_reg[0]/Q
                         net (fo=3, routed)           0.184     1.772    u_led_warn/div_5hz_reg_n_0_[0]
    SLICE_X46Y49         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.172     1.944 r  u_led_warn/div_5hz_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.944    u_led_warn/data0[3]
    SLICE_X46Y49         FDRE                                         r  u_led_warn/div_5hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.835     1.962    u_led_warn/clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  u_led_warn/div_5hz_reg[3]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X46Y49         FDRE (Hold_fdre_C_D)         0.134     1.852    u_led_warn/div_5hz_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_pet_jump/frame_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pet_jump/frame_div_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.404ns (73.452%)  route 0.146ns (26.548%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.594     1.477    u_pet_jump/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  u_pet_jump/frame_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u_pet_jump/frame_div_counter_reg[0]/Q
                         net (fo=4, routed)           0.145     1.764    u_pet_jump/frame_div_counter_reg_n_0_[0]
    SLICE_X0Y99          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     1.937 r  u_pet_jump/frame_div_counter0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.937    u_pet_jump/frame_div_counter0_carry_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.027 r  u_pet_jump/frame_div_counter0_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.027    u_pet_jump/data0[6]
    SLICE_X0Y100         FDRE                                         r  u_pet_jump/frame_div_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.951     2.079    u_pet_jump/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  u_pet_jump/frame_div_counter_reg[6]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    u_pet_jump/frame_div_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_pet_jump/frame_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pet_jump/frame_div_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.404ns (73.452%)  route 0.146ns (26.548%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.594     1.477    u_pet_jump/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  u_pet_jump/frame_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u_pet_jump/frame_div_counter_reg[0]/Q
                         net (fo=4, routed)           0.145     1.764    u_pet_jump/frame_div_counter_reg_n_0_[0]
    SLICE_X0Y99          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     1.937 r  u_pet_jump/frame_div_counter0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.937    u_pet_jump/frame_div_counter0_carry_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.027 r  u_pet_jump/frame_div_counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.027    u_pet_jump/data0[8]
    SLICE_X0Y100         FDRE                                         r  u_pet_jump/frame_div_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.951     2.079    u_pet_jump/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  u_pet_jump/frame_div_counter_reg[8]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    u_pet_jump/frame_div_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_pet_jump/frame_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pet_jump/frame_div_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.407ns (73.596%)  route 0.146ns (26.404%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.594     1.477    u_pet_jump/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  u_pet_jump/frame_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u_pet_jump/frame_div_counter_reg[0]/Q
                         net (fo=4, routed)           0.145     1.764    u_pet_jump/frame_div_counter_reg_n_0_[0]
    SLICE_X0Y99          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     1.937 r  u_pet_jump/frame_div_counter0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.937    u_pet_jump/frame_div_counter0_carry_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.976 r  u_pet_jump/frame_div_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.976    u_pet_jump/frame_div_counter0_carry__0_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.030 r  u_pet_jump/frame_div_counter0_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.030    u_pet_jump/data0[9]
    SLICE_X0Y101         FDRE                                         r  u_pet_jump/frame_div_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.951     2.079    u_pet_jump/clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  u_pet_jump/frame_div_counter_reg[9]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.935    u_pet_jump/frame_div_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 u_led_warn/wave_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_led_warn/wave_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.564     1.447    u_led_warn/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  u_led_warn/wave_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  u_led_warn/wave_counter_reg[22]/Q
                         net (fo=2, routed)           0.127     1.738    u_led_warn/wave_counter_reg[22]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  u_led_warn/wave_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    u_led_warn/wave_counter_reg[20]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.947 r  u_led_warn/wave_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.947    u_led_warn/wave_counter_reg[24]_i_1_n_7
    SLICE_X42Y50         FDRE                                         r  u_led_warn/wave_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.832     1.959    u_led_warn/clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  u_led_warn/wave_counter_reg[24]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    u_led_warn/wave_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_led_warn/div_5hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_led_warn/div_5hz_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.325ns (63.792%)  route 0.184ns (36.208%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.563     1.446    u_led_warn/clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  u_led_warn/div_5hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  u_led_warn/div_5hz_reg[0]/Q
                         net (fo=3, routed)           0.184     1.772    u_led_warn/div_5hz_reg_n_0_[0]
    SLICE_X46Y49         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.184     1.956 r  u_led_warn/div_5hz_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.956    u_led_warn/data0[2]
    SLICE_X46Y49         FDRE                                         r  u_led_warn/div_5hz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.835     1.962    u_led_warn/clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  u_led_warn/div_5hz_reg[2]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X46Y49         FDRE (Hold_fdre_C_D)         0.134     1.852    u_led_warn/div_5hz_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u_pet_jump/frame_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pet_jump/frame_div_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.418ns (74.111%)  route 0.146ns (25.889%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.594     1.477    u_pet_jump/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  u_pet_jump/frame_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u_pet_jump/frame_div_counter_reg[0]/Q
                         net (fo=4, routed)           0.145     1.764    u_pet_jump/frame_div_counter_reg_n_0_[0]
    SLICE_X0Y99          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     1.937 r  u_pet_jump/frame_div_counter0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.937    u_pet_jump/frame_div_counter0_carry_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.976 r  u_pet_jump/frame_div_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.976    u_pet_jump/frame_div_counter0_carry__0_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.041 r  u_pet_jump/frame_div_counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.041    u_pet_jump/data0[11]
    SLICE_X0Y101         FDRE                                         r  u_pet_jump/frame_div_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1280, routed)        0.951     2.079    u_pet_jump/clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  u_pet_jump/frame_div_counter_reg[11]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.935    u_pet_jump/frame_div_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y63   btn_det/btnC_prev_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y63   btn_det/btnC_sync_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y63   btn_det/btnC_sync_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y63   btn_det/btnC_sync_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y68   btn_det/btnD_prev_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y68   btn_det/btnD_sync_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y68   btn_det/btnD_sync_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y68   btn_det/btnD_sync_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y69   btn_det/btnL_prev_reg/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91   u_flappy/rand_reg[9]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91   u_flappy/rand_reg[9]_srl4/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y139   u_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y140   u_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[11]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y140   u_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[12]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y139   u_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[14]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y139   u_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[15]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y140   u_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[16]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y139   u_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y139   u_mouse/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91   u_flappy/rand_reg[9]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91   u_flappy/rand_reg[9]_srl4/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y66   btn_det/btnL_sync_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y77   btn_det/btnU_prev_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y77   btn_det/btnU_prev_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y77   btn_det/btnU_sync_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y77   btn_det/btnU_sync_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y77   btn_det/btnU_sync_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y77   btn_det/btnU_sync_reg[2]/C
High Pulse Width  Slow    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X37Y65   btn_det/cntC_reg[10]/C



