<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_83c8b570</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_83c8b570'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_83c8b570')">rsnoc_z_H_R_G_T2_U_U_83c8b570</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 29.47</td>
<td class="s5 cl rt"><a href="mod2193.html#Line" > 59.68</a></td>
<td class="s1 cl rt"><a href="mod2193.html#Cond" > 12.50</a></td>
<td class="s0 cl rt"><a href="mod2193.html#Toggle" >  2.61</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2193.html#Branch" > 43.10</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg_25_09_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg_25_09_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2193.html#inst_tag_196374"  onclick="showContent('inst_tag_196374')">config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.TransportToGeneric</a></td>
<td class="s2 cl rt"> 29.47</td>
<td class="s5 cl rt"><a href="mod2193.html#Line" > 59.68</a></td>
<td class="s1 cl rt"><a href="mod2193.html#Cond" > 12.50</a></td>
<td class="s0 cl rt"><a href="mod2193.html#Toggle" >  2.61</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2193.html#Branch" > 43.10</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_83c8b570'>
<hr>
<a name="inst_tag_196374"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_196374" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 29.47</td>
<td class="s5 cl rt"><a href="mod2193.html#Line" > 59.68</a></td>
<td class="s1 cl rt"><a href="mod2193.html#Cond" > 12.50</a></td>
<td class="s0 cl rt"><a href="mod2193.html#Toggle" >  2.61</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2193.html#Branch" > 43.10</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 31.65</td>
<td class="s6 cl rt"> 68.32</td>
<td class="s2 cl rt"> 27.27</td>
<td class="s0 cl rt">  6.04</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 56.62</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2713.html#inst_tag_251876" >SPI_mem_ahb_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1548.html#inst_tag_110994" id="tag_urg_inst_110994">Ib</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod177.html#inst_tag_13513" id="tag_urg_inst_13513">Ica</a></td>
<td class="s7 cl rt"> 79.32</td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 36.36</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod895.html#inst_tag_68963" id="tag_urg_inst_68963">If</a></td>
<td class="s3 cl rt"> 37.44</td>
<td class="s7 cl rt"> 70.37</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  4.95</td>
<td class="s0 cl rt">  0.00</td>
<td class="s6 cl rt"> 61.90</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2056.html#inst_tag_179998" id="tag_urg_inst_179998">Ifpa</a></td>
<td class="s0 cl rt">  2.46</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.46</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod671.html#inst_tag_38779" id="tag_urg_inst_38779">Io</a></td>
<td class="s0 cl rt">  4.72</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.72</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1022.html#inst_tag_74429" id="tag_urg_inst_74429">Ip</a></td>
<td class="s1 cl rt"> 10.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1631_0.html#inst_tag_131559" id="tag_urg_inst_131559">Irspp</a></td>
<td class="s0 cl rt">  8.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1140.html#inst_tag_78036" id="tag_urg_inst_78036">It</a></td>
<td class="s0 cl rt">  2.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod798.html#inst_tag_47490" id="tag_urg_inst_47490">ucibdffbb39c1</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod980.html#inst_tag_70760" id="tag_urg_inst_70760">upc</a></td>
<td class="s2 cl rt"> 22.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 22.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1141.html#inst_tag_78044" id="tag_urg_inst_78044">upc_0</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1386.html#inst_tag_87331" id="tag_urg_inst_87331">ups</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_3.html#inst_tag_240604" id="tag_urg_inst_240604">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1980_1.html#inst_tag_178751" id="tag_urg_inst_178751">ursrsg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod745.html#inst_tag_40183" id="tag_urg_inst_40183">uua3f77e29</a></td>
<td class="s0 cl rt">  6.54</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  6.54</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1076.html#inst_tag_76324" id="tag_urg_inst_76324">uud68a6ffd66</a></td>
<td class="s0 cl rt">  8.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_83c8b570'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2193.html" >rsnoc_z_H_R_G_T2_U_U_83c8b570</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>62</td><td>37</td><td>59.68</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75479</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75484</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>75490</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75498</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75503</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75520</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75526</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>75530</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>75555</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75644</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>75722</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>75733</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>75922</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>75927</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>76035</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
75478                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
75479      1/1          		if ( ! Sys_Clk_RstN )
75480      1/1          			u_77fb &lt;= #1.0 ( 6'b0 );
75481      1/1          		else if ( u_d27a )
75482      <font color = "red">0/1     ==>  			u_77fb &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );</font>
                        MISSING_ELSE
75483                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
75484      1/1          		if ( ! Sys_Clk_RstN )
75485      1/1          			u_f0c &lt;= #1.0 ( 3'b0 );
75486      1/1          		else if ( u_d27a )
75487      <font color = "red">0/1     ==>  			u_f0c &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );</font>
                        MISSING_ELSE
75488                   	assign uu_cc5c_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
75489                   	always @( Req1_OpcT or uu_cc5c_caseSel ) begin
75490      1/1          		case ( uu_cc5c_caseSel )
75491      <font color = "red">0/1     ==>  			2'b01   : u_cc5c = 4'b0000 ;</font>
75492      <font color = "red">0/1     ==>  			2'b10   : u_cc5c = 4'b0100 ;</font>
75493      1/1          			2'b0    : u_cc5c = Req1_OpcT ;
75494      <font color = "red">0/1     ==>  			default : u_cc5c = 4'b0000 ;</font>
75495                   		endcase
75496                   	end
75497                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
75498      1/1          		if ( ! Sys_Clk_RstN )
75499      1/1          			u_5ebf &lt;= #1.0 ( 4'b0 );
75500      1/1          		else if ( u_d27a )
75501      <font color = "red">0/1     ==>  			u_5ebf &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );</font>
                        MISSING_ELSE
75502                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
75503      1/1          		if ( ! Sys_Clk_RstN )
75504      1/1          			u_ad45 &lt;= #1.0 ( 8'b0 );
75505      1/1          		else if ( u_d27a )
75506      <font color = "red">0/1     ==>  			u_ad45 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );</font>
                        MISSING_ELSE
75507                   	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg(
75508                   		.Clk( Sys_Clk )
75509                   	,	.Clk_ClkS( Sys_Clk_ClkS )
75510                   	,	.Clk_En( Sys_Clk_En )
75511                   	,	.Clk_EnS( Sys_Clk_EnS )
75512                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
75513                   	,	.Clk_RstN( Sys_Clk_RstN )
75514                   	,	.Clk_Tm( Sys_Clk_Tm )
75515                   	,	.O( u_bb4d )
75516                   	,	.Reset( NextRsp1 )
75517                   	,	.Set( CxtEn &amp; CxtId )
75518                   	);
75519                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
75520      1/1          		if ( ! Sys_Clk_RstN )
75521      1/1          			u_81cc &lt;= #1.0 ( 2'b0 );
75522      1/1          		else if ( u_d27a )
75523      <font color = "red">0/1     ==>  			u_81cc &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );</font>
                        MISSING_ELSE
75524                   	rsnoc_z_T_C_S_C_L_R_C_Ibdffbb39c1_L17 ucibdffbb39c1( .I_1615141343210( Req1_RouteIdZ ) , .O( Req1_RouteId ) );
75525                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
75526      1/1          		if ( ! Sys_Clk_RstN )
75527      1/1          			u_cfef &lt;= #1.0 ( 9'b0 );
75528      1/1          		else if ( u_d27a )
75529      <font color = "red">0/1     ==>  			u_cfef &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );</font>
                        MISSING_ELSE
75530      1/1          	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
75531      1/1          			1'b1    : u_1002 = Cxt_0 ;
75532      <font color = "red">0/1     ==>  			default : u_1002 = 33'b0 ;</font>
75533                   		endcase
75534                   	end
75535                   	rsnoc_z_H_R_U_B_B_A264 Ib(
75536                   		.Addr( CxtRsp1_Addr4Be ) , .Be( RspBe ) , .First( Rsp_Head ) , .Last( Rsp_Last ) , .Len1( CxtRsp1_Len1 )
75537                   	);
75538                   	rsnoc_z_H_R_N_T_U_P_Pc_b163e57e upc(
75539                   		.Be( Rsp_Be ) , .Data( Rsp_Data ) , .LastWord( Rsp_DataLast ) , .Payload( Rsp_Pld ) , .WordErr( Rsp_DataErr )
75540                   	);
75541                   	assign uRsp_Status_caseSel =
75542                   		{			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; ~ Rsp_Head
75543                   			,				( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
75544                   					&amp;	Rsp2_Status == 2'b01
75545                   				&amp;
75546                   				Rsp_Last
75547                   			,			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
75548                   				&amp;	( ~ ( Rsp2_Status == 2'b01 ) | ~ Rsp_Last )
75549                   			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 ) &amp; Rsp2_Status == 2'b01
75550                   			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
75551                   				&amp;	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
75552                   		}
75553                   		;
75554                   	always @( uRsp_Status_caseSel ) begin
75555      1/1          		case ( uRsp_Status_caseSel )
75556      <font color = "red">0/1     ==>  			5'b00001 : Rsp_Status = 2'b10 ;</font>
75557      <font color = "red">0/1     ==>  			5'b00010 : Rsp_Status = 2'b01 ;</font>
75558      <font color = "red">0/1     ==>  			5'b00100 : Rsp_Status = 2'b10 ;</font>
75559      <font color = "red">0/1     ==>  			5'b01000 : Rsp_Status = 2'b01 ;</font>
75560      1/1          			5'b10000 : Rsp_Status = 2'b10 ;
75561      <font color = "red">0/1     ==>  			default  : Rsp_Status = 2'b00 ;</font>
75562                   		endcase
75563                   	end
75564                   	rsnoc_z_H_R_G_T2_P_U_46867fd8 Ip(
75565                   		.Cxt_AddLd0( CxtPkt_AddLd0 )
75566                   	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
75567                   	,	.Cxt_Echo( CxtPkt_Echo )
75568                   	,	.Cxt_Head( CxtPkt_Head )
75569                   	,	.Cxt_Len1( CxtPkt_Len1 )
75570                   	,	.Cxt_OpcT( CxtPkt_OpcT )
75571                   	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
75572                   	,	.CxtUsed( CxtUsed )
75573                   	,	.Rx_CxtId( 1'b1 )
75574                   	,	.Rx_Head( RxPkt_Head )
75575                   	,	.Rx_Last( RxPkt_Last )
75576                   	,	.Rx_Opc( RxPkt_Opc )
75577                   	,	.Rx_Pld( RxPkt_Pld )
75578                   	,	.Rx_Rdy( RxPkt_Rdy )
75579                   	,	.Rx_Status( RxPkt_Status )
75580                   	,	.Rx_Vld( RxPkt_Vld )
75581                   	,	.Sys_Clk( Sys_Clk )
75582                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
75583                   	,	.Sys_Clk_En( Sys_Clk_En )
75584                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
75585                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
75586                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
75587                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
75588                   	,	.Sys_Pwr_Idle( )
75589                   	,	.Sys_Pwr_WakeUp( )
75590                   	,	.Tx_Data( TxPkt_Data )
75591                   	,	.Tx_Head( TxPkt_Head )
75592                   	,	.Tx_Rdy( TxPkt_Rdy )
75593                   	,	.Tx_Tail( TxPkt_Tail )
75594                   	,	.Tx_Vld( TxPkt_Vld )
75595                   	,	.TxCxtId( TxPktCxtId )
75596                   	,	.TxLast( TxPktLast )
75597                   	);
75598                   	assign NextTxPkt = TxPkt_Vld &amp; TxPkt_Rdy;
75599                   	assign CtxFreeId = TxPktCxtId &amp; { 1 { ( NextTxPkt &amp; TxPktLast ) }  };
75600                   	assign CxtFreeVld = NextTxPkt &amp; TxPktLast;
75601                   	rsnoc_z_H_R_U_C_C_A_480bbe15 Ica(
75602                   		.CxtUsed( CxtUsed )
75603                   	,	.FreeCxt( CtxFreeId )
75604                   	,	.FreeVld( CxtFreeVld )
75605                   	,	.NewCxt( CxtId )
75606                   	,	.NewRdy( CxtRdy )
75607                   	,	.NewVld( CxtEn )
75608                   	,	.Sys_Clk( Sys_Clk )
75609                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
75610                   	,	.Sys_Clk_En( Sys_Clk_En )
75611                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
75612                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
75613                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
75614                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
75615                   	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
75616                   	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
75617                   	);
75618                   	assign Req1_AddMdL = Req1_AddNttp [31:8];
75619                   	rsnoc_z_H_R_G_T2_O_U_772eaf51 Io(
75620                   		.Cxt_0( Cxt_0 )
75621                   	,	.CxtUsed( CxtUsed )
75622                   	,	.Rdy( OrdRdy )
75623                   	,	.Req_AddLd0( Req1_AddLd0 )
75624                   	,	.Req_AddMdL( Req1_AddMdL )
75625                   	,	.Req_Len1( Req1_Len1 )
75626                   	,	.Req_OpcT( Req1_OpcT )
75627                   	,	.Req_RouteId( Req1_RouteId )
75628                   	,	.Req_Strm( 1'b0 )
75629                   	,	.ReqRdy( TrnRdy )
75630                   	,	.ReqVld( ReqHead &amp; TrnVld &amp; ~ Req1_Urg )
75631                   	,	.Sys_Clk( Sys_Clk )
75632                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
75633                   	,	.Sys_Clk_En( Sys_Clk_En )
75634                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
75635                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
75636                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
75637                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
75638                   	,	.Sys_Pwr_Idle( )
75639                   	,	.Sys_Pwr_WakeUp( )
75640                   	);
75641                   	assign TrnGate = ReqHead &amp; ( ~ CxtRdy | ~ OrdRdy ) &amp; ~ ( Req1_Urg );
75642                   	assign TrnRdy = ReqRdy &amp; ~ TrnGate;
75643                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
75644      1/1          		if ( ! Sys_Clk_RstN )
75645      1/1          			ReqHead &lt;= #1.0 ( 1'b1 );
75646      1/1          		else if ( NextTrn )
75647      <font color = "red">0/1     ==>  			ReqHead &lt;= #1.0 ( Pld_Last );</font>
                        MISSING_ELSE
75648                   	rsnoc_z_H_R_G_T2_T_U_46867fd8 It(
75649                   		.AddrBase( IdInfo_0_AddrBase )
75650                   	,	.Cmd_Echo( Req1_Echo )
75651                   	,	.Cmd_KeyId( Req1_KeyId )
75652                   	,	.Cmd_Len1( Req1_Len1 )
75653                   	,	.Cmd_Lock( Req1_Lock )
75654                   	,	.Cmd_OpcT( Req1_OpcT )
75655                   	,	.Cmd_RawAddr( Req1_RawAddr )
75656                   	,	.Cmd_RouteId( Req1_RouteId )
75657                   	,	.Cmd_Status( Req1_Status )
75658                   	,	.Cmd_User( Req1_User )
75659                   	,	.HitId( Translation_0_Id )
75660                   	,	.Pld_Data( Pld_Data )
75661                   	,	.Pld_Last( Pld_Last )
75662                   	,	.Rdy( TrnRdy )
75663                   	,	.Rx_Data( RxErr_Data )
75664                   	,	.Rx_Head( RxErr_Head )
75665                   	,	.Rx_Rdy( RxErr_Rdy )
75666                   	,	.Rx_Tail( RxErr_Tail )
75667                   	,	.Rx_Vld( RxErr_Vld )
75668                   	,	.Sys_Clk( Sys_Clk )
75669                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
75670                   	,	.Sys_Clk_En( Sys_Clk_En )
75671                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
75672                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
75673                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
75674                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
75675                   	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
75676                   	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
75677                   	,	.Vld( TrnVld )
75678                   	);
75679                   	assign Req1_Addr = Req1_RawAddr;
75680                   	assign PipeIn_Addr = Req1_Addr;
75681                   	assign u_cb9b_0 = PipeIn_Addr;
75682                   	assign WrapTrRd = Req1_OpcT == 4'b0001;
75683                   	assign WrapTrWr = Req1_OpcT == 4'b0101;
75684                   	assign u_c4ee = Req1_Len1 [5:2];
75685                   	assign WrapGn = ( WrapTrRd | WrapTrWr ) &amp; ~ ( u_c4ee == 4'b0 );
75686                   	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
75687                   	assign PipeIn_BurstType = Req1_BurstType;
75688                   	assign u_cb9b_1 = PipeIn_BurstType;
75689                   	assign u_cb9b_11 = PipeIn_Opc;
75690                   	assign PipeIn_Urg = Req1_Urg;
75691                   	assign u_cb9b_17 = PipeIn_Urg;
75692                   	assign PipeIn_User = Req1_User;
75693                   	assign u_cb9b_19 = PipeIn_User;
75694                   	assign PipeIn_Data = Pld_Data;
75695                   	assign u_cb9b_2 = PipeIn_Data;
75696                   	assign Req1_Fail = Req1_Status == 2'b11;
75697                   	assign PipeIn_Fail = Req1_Fail;
75698                   	assign u_cb9b_4 = PipeIn_Fail;
75699                   	assign PipeIn_Head = ReqHead;
75700                   	assign u_cb9b_6 = PipeIn_Head;
75701                   	assign PipeIn_Last = Pld_Last;
75702                   	assign u_cb9b_7 = PipeIn_Last;
75703                   	assign PipeIn_Len1 = Req1_Len1;
75704                   	assign u_cb9b_8 = PipeIn_Len1;
75705                   	assign PipeIn_Lock = Req1_Lock;
75706                   	assign u_cb9b_9 = PipeIn_Lock;
75707                   	assign ReqVld = TrnVld &amp; ~ TrnGate;
75708                   	assign PostRdy = GenLcl_Req_Rdy;
75709                   	assign PipeOut_Urg = u_d4d9_17;
75710                   	assign PipeOut_Head = u_d4d9_6;
75711                   	assign PipeOutHead = PipeOut_Head;
75712                   	assign PipeOutRdy = PostRdy | PipeOut_Urg &amp; PipeOutHead;
75713                   	assign uReq1_Opc_caseSel =
75714                   		{		Req1_OpcT == 4'b0110
75715                   			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
75716                   			,	Req1_OpcT == 4'b0011
75717                   			,	Req1_OpcT == 4'b0010
75718                   			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
75719                   		}
75720                   		;
75721                   	always @( uReq1_Opc_caseSel ) begin
75722      1/1          		case ( uReq1_Opc_caseSel )
75723      1/1          			5'b00001 : Req1_Opc = 3'b000 ;
75724      <font color = "red">0/1     ==>  			5'b00010 : Req1_Opc = 3'b010 ;</font>
75725      <font color = "red">0/1     ==>  			5'b00100 : Req1_Opc = 3'b001 ;</font>
75726      <font color = "red">0/1     ==>  			5'b01000 : Req1_Opc = 3'b100 ;</font>
75727      <font color = "red">0/1     ==>  			5'b10000 : Req1_Opc = 3'b101 ;</font>
75728      <font color = "red">0/1     ==>  			default  : Req1_Opc = 3'b000 ;</font>
75729                   		endcase
75730                   	end
75731                   	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
75732                   	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
75733      1/1          		case ( uPipeIn_Opc_caseSel )
75734      <font color = "red">0/1     ==>  			3'b001  : PipeIn_Opc = 3'b000 ;</font>
75735      <font color = "red">0/1     ==>  			3'b010  : PipeIn_Opc = 3'b000 ;</font>
75736      <font color = "red">0/1     ==>  			3'b100  : PipeIn_Opc = 3'b100 ;</font>
75737      1/1          			3'b0    : PipeIn_Opc = Req1_Opc ;
75738      <font color = "red">0/1     ==>  			default : PipeIn_Opc = 3'b000 ;</font>
75739                   		endcase
75740                   	end
75741                   	rsnoc_z_H_R_U_P_N_e5534060_A32138010116103001101080 Ifpa(
75742                   		.Rx_0( u_cb9b_0 )
75743                   	,	.Rx_1( u_cb9b_1 )
75744                   	,	.Rx_11( u_cb9b_11 )
75745                   	,	.Rx_14( 1'b0 )
75746                   	,	.Rx_15( 1'b0 )
75747                   	,	.Rx_17( u_cb9b_17 )
75748                   	,	.Rx_19( u_cb9b_19 )
75749                   	,	.Rx_2( u_cb9b_2 )
75750                   	,	.Rx_4( u_cb9b_4 )
75751                   	,	.Rx_6( u_cb9b_6 )
75752                   	,	.Rx_7( u_cb9b_7 )
75753                   	,	.Rx_8( u_cb9b_8 )
75754                   	,	.Rx_9( u_cb9b_9 )
75755                   	,	.RxRdy( ReqRdy )
75756                   	,	.RxVld( ReqVld )
75757                   	,	.Sys_Clk( Sys_Clk )
75758                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
75759                   	,	.Sys_Clk_En( Sys_Clk_En )
75760                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
75761                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
75762                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
75763                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
75764                   	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
75765                   	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
75766                   	,	.Tx_0( u_d4d9_0 )
75767                   	,	.Tx_1( u_d4d9_1 )
75768                   	,	.Tx_11( u_d4d9_11 )
75769                   	,	.Tx_14( u_d4d9_14 )
75770                   	,	.Tx_15( u_d4d9_15 )
75771                   	,	.Tx_17( u_d4d9_17 )
75772                   	,	.Tx_19( u_d4d9_19 )
75773                   	,	.Tx_2( u_d4d9_2 )
75774                   	,	.Tx_4( u_d4d9_4 )
75775                   	,	.Tx_6( u_d4d9_6 )
75776                   	,	.Tx_7( u_d4d9_7 )
75777                   	,	.Tx_8( u_d4d9_8 )
75778                   	,	.Tx_9( u_d4d9_9 )
75779                   	,	.TxRdy( PipeOutRdy )
75780                   	,	.TxVld( PipeOutVld )
75781                   	);
75782                   	assign PipeOut_Addr = u_d4d9_0;
75783                   	assign GenLcl_Req_Addr = PipeOut_Addr;
75784                   	assign PipeOut_Data = u_d4d9_2;
75785                   	assign MyDatum = PipeOut_Data [35:0];
75786                   	assign MyData = { 2'b0 , MyDatum };
75787                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups(
75788                   		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
75789                   	);
75790                   	assign PipeOut_Fail = u_d4d9_4;
75791                   	assign NullBe = PipeOut_Fail;
75792                   	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );
75793                   	assign GenLcl_Req_Vld = PostVld;
75794                   	assign PipeOut_Last = u_d4d9_7;
75795                   	assign GenLcl_Req_Last = PipeOut_Last;
75796                   	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;
75797                   	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 4 { NullBePld }  };
75798                   	assign PipeOut_BurstType = u_d4d9_1;
75799                   	assign GenLcl_Req_BurstType = PipeOut_BurstType;
75800                   	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 32 { NullBePld }  };
75801                   	assign PipeOut_Len1 = u_d4d9_8;
75802                   	assign GenLcl_Req_Len1 = PipeOut_Len1;
75803                   	assign PipeOut_Lock = u_d4d9_9;
75804                   	assign GenLcl_Req_Lock = PipeOut_Lock;
75805                   	assign PipeOut_Opc = u_d4d9_11;
75806                   	assign GenLcl_Req_Opc = PipeOut_Opc;
75807                   	assign PipeOut_SeqUnOrdered = u_d4d9_14;
75808                   	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
75809                   	assign PipeOut_SeqUnique = u_d4d9_15;
75810                   	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
75811                   	assign PipeOut_User = u_d4d9_19;
75812                   	assign GenLcl_Req_User = PipeOut_User;
75813                   	assign Rsp0_Rdy = Rsp1_Rdy;
75814                   	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
75815                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
75816                   		.Clk( Sys_Clk )
75817                   	,	.Clk_ClkS( Sys_Clk_ClkS )
75818                   	,	.Clk_En( Sys_Clk_En )
75819                   	,	.Clk_EnS( Sys_Clk_EnS )
75820                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
75821                   	,	.Clk_RstN( Sys_Clk_RstN )
75822                   	,	.Clk_Tm( Sys_Clk_Tm )
75823                   	,	.En( GenLcl_Req_Vld )
75824                   	,	.O( u_43f9 )
75825                   	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
75826                   	,	.Set( NullBe &amp; PipeOutHead )
75827                   	);
75828                   	rsnoc_z_H_R_G_U_P_U_a3f77e29 uua3f77e29(
75829                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
75830                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
75831                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
75832                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
75833                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
75834                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
75835                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
75836                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
75837                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
75838                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
75839                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
75840                   	,	.GenLcl_Req_User( GenLcl_Req_User )
75841                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
75842                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
75843                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
75844                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
75845                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
75846                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
75847                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
75848                   	,	.GenPrt_Req_Addr( u_Req_Addr )
75849                   	,	.GenPrt_Req_Be( u_Req_Be )
75850                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
75851                   	,	.GenPrt_Req_Data( u_Req_Data )
75852                   	,	.GenPrt_Req_Last( u_Req_Last )
75853                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
75854                   	,	.GenPrt_Req_Lock( u_Req_Lock )
75855                   	,	.GenPrt_Req_Opc( u_Req_Opc )
75856                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
75857                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
75858                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
75859                   	,	.GenPrt_Req_User( u_Req_User )
75860                   	,	.GenPrt_Req_Vld( u_Req_Vld )
75861                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
75862                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
75863                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
75864                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
75865                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
75866                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
75867                   	);
75868                   	rsnoc_z_H_R_G_U_Q_U_d68a6ffd66 uud68a6ffd66(
75869                   		.GenLcl_Req_Addr( u_Req_Addr )
75870                   	,	.GenLcl_Req_Be( u_Req_Be )
75871                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
75872                   	,	.GenLcl_Req_Data( u_Req_Data )
75873                   	,	.GenLcl_Req_Last( u_Req_Last )
75874                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
75875                   	,	.GenLcl_Req_Lock( u_Req_Lock )
75876                   	,	.GenLcl_Req_Opc( u_Req_Opc )
75877                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
75878                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
75879                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
75880                   	,	.GenLcl_Req_User( u_Req_User )
75881                   	,	.GenLcl_Req_Vld( u_Req_Vld )
75882                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
75883                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
75884                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
75885                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
75886                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
75887                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
75888                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
75889                   	,	.GenPrt_Req_Be( Gen_Req_Be )
75890                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
75891                   	,	.GenPrt_Req_Data( Gen_Req_Data )
75892                   	,	.GenPrt_Req_Last( Gen_Req_Last )
75893                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
75894                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
75895                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
75896                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
75897                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
75898                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
75899                   	,	.GenPrt_Req_User( Gen_Req_User )
75900                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
75901                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
75902                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
75903                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
75904                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
75905                   	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
75906                   	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
75907                   	,	.Sys_Clk( Sys_Clk )
75908                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
75909                   	,	.Sys_Clk_En( Sys_Clk_En )
75910                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
75911                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
75912                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
75913                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
75914                   	,	.Sys_Pwr_Idle( u_70_Idle )
75915                   	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
75916                   	);
75917                   	assign IdInfo_0_Id = Translation_0_Id;
75918                   	assign IdInfo_1_Id = Req1_KeyId;
75919                   	assign u_b16a = u_236 ? 2'b11 : 2'b0;
75920                   	rsnoc_z_H_R_U_A_Pc_I1 upc_0( .I( CxtUsed ) , .O( u_236 ) );
75921                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
75922      1/1          		if ( ! Sys_Clk_RstN )
75923      1/1          			Load &lt;= #1.0 ( 2'b0 );
75924      1/1          		else	Load &lt;= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
75925                   	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle &amp; Pwr_Err_Idle &amp; Pwr_FwdPostAlloc_Idle &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle;
75926                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
75927      1/1          		if ( ! Sys_Clk_RstN )
75928      1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
75929      1/1          		else	NoPendingTrans &lt;= #1.0 ( Sys_Pwr_Idle );
75930                   	assign RxInt_Rdy = RxIn_Rdy;
75931                   	assign Rx_Rdy = RxInt_Rdy;
75932                   	assign WakeUp_Rx = Rx_Vld;
75933                   	assign Sys_Pwr_WakeUp = WakeUp_Rx;
75934                   	assign u_5446 = RxIn_Data [110:94];
75935                   	assign Translation_0_Aperture = u_5446 [16:5];
75936                   	assign TxBypData = TxIn_Data [37:0];
75937                   	assign TxLcl_Data =
75938                   		{			{	TxIn_Data [111]
75939                   			,	TxIn_Data [110:94]
75940                   			,	TxIn_Data [93:90]
75941                   			,	TxIn_Data [89:88]
75942                   			,	TxIn_Data [87:81]
75943                   			,	TxIn_Data [80:49]
75944                   			,	TxIn_Data [48:41]
75945                   			,	TxIn_Data [40:38]
75946                   			}
75947                   		,
75948                   		TxBypData
75949                   		};
75950                   	assign Tx_Data = { TxLcl_Data [111:38] , TxLcl_Data [37:0] };
75951                   	assign TxLcl_Head = TxIn_Head;
75952                   	assign Tx_Head = TxLcl_Head;
75953                   	assign TxLcl_Tail = TxIn_Tail;
75954                   	assign Tx_Tail = TxLcl_Tail;
75955                   	assign TxLcl_Vld = TxIn_Vld;
75956                   	assign Tx_Vld = TxLcl_Vld;
75957                   	assign WakeUp_Other = 1'b0;
75958                   	assign u_6807_Data_Datum3_Byte = TxIn_Data [34:27];
75959                   	assign Dbg_Tx_Data_Datum3_Byte = u_6807_Data_Datum3_Byte;
75960                   	assign u_6807_Data_Datum2_Be = TxIn_Data [26];
75961                   	assign Dbg_Tx_Data_Datum2_Be = u_6807_Data_Datum2_Be;
75962                   	assign u_6807_Data_Datum2_Byte = TxIn_Data [25:18];
75963                   	assign Dbg_Tx_Data_Datum2_Byte = u_6807_Data_Datum2_Byte;
75964                   	assign u_6807_Hdr_Status = TxIn_Data [89:88];
75965                   	assign Dbg_Tx_Hdr_Status = u_6807_Hdr_Status;
75966                   	assign u_6807_Hdr_Addr = TxIn_Data [80:49];
75967                   	assign Dbg_Tx_Hdr_Addr = u_6807_Hdr_Addr;
75968                   	assign u_6807_Hdr_Lock = TxIn_Data [111];
75969                   	assign Dbg_Tx_Hdr_Lock = u_6807_Hdr_Lock;
75970                   	assign u_6807_Hdr_Echo = TxIn_Data [40:38];
75971                   	assign Dbg_Tx_Hdr_Echo = u_6807_Hdr_Echo;
75972                   	assign u_6807_Hdr_Len1 = TxIn_Data [87:81];
75973                   	assign Dbg_Tx_Hdr_Len1 = u_6807_Hdr_Len1;
75974                   	assign u_6807_Hdr_User = TxIn_Data [48:41];
75975                   	assign Dbg_Tx_Hdr_User = u_6807_Hdr_User;
75976                   	assign u_6807_Hdr_Opc = TxIn_Data [93:90];
75977                   	assign Dbg_Tx_Hdr_Opc = u_6807_Hdr_Opc;
75978                   	assign u_6807_Hdr_RouteId = TxIn_Data [110:94];
75979                   	assign Dbg_Tx_Hdr_RouteId = u_6807_Hdr_RouteId;
75980                   	assign u_3ded_Data_Last = RxIn_Data [37];
75981                   	assign Dbg_Rx_Data_Last = u_3ded_Data_Last;
75982                   	assign u_3ded_Data_Err = RxIn_Data [36];
75983                   	assign Dbg_Rx_Data_Err = u_3ded_Data_Err;
75984                   	assign u_3ded_Data_Datum1_Be = RxIn_Data [17];
75985                   	assign Dbg_Rx_Data_Datum1_Be = u_3ded_Data_Datum1_Be;
75986                   	assign u_3ded_Data_Datum1_Byte = RxIn_Data [16:9];
75987                   	assign Dbg_Rx_Data_Datum1_Byte = u_3ded_Data_Datum1_Byte;
75988                   	assign u_3ded_Data_Datum0_Be = RxIn_Data [8];
75989                   	assign Dbg_Rx_Data_Datum0_Be = u_3ded_Data_Datum0_Be;
75990                   	assign u_3ded_Data_Datum0_Byte = RxIn_Data [7:0];
75991                   	assign Dbg_Rx_Data_Datum0_Byte = u_3ded_Data_Datum0_Byte;
75992                   	assign u_3ded_Data_Datum3_Be = RxIn_Data [35];
75993                   	assign Dbg_Rx_Data_Datum3_Be = u_3ded_Data_Datum3_Be;
75994                   	assign u_3ded_Data_Datum3_Byte = RxIn_Data [34:27];
75995                   	assign Dbg_Rx_Data_Datum3_Byte = u_3ded_Data_Datum3_Byte;
75996                   	assign u_3ded_Data_Datum2_Be = RxIn_Data [26];
75997                   	assign Dbg_Rx_Data_Datum2_Be = u_3ded_Data_Datum2_Be;
75998                   	assign u_3ded_Data_Datum2_Byte = RxIn_Data [25:18];
75999                   	assign Dbg_Rx_Data_Datum2_Byte = u_3ded_Data_Datum2_Byte;
76000                   	assign u_3ded_Hdr_Status = RxIn_Data [89:88];
76001                   	assign Dbg_Rx_Hdr_Status = u_3ded_Hdr_Status;
76002                   	assign u_3ded_Hdr_Addr = RxIn_Data [80:49];
76003                   	assign Dbg_Rx_Hdr_Addr = u_3ded_Hdr_Addr;
76004                   	assign u_3ded_Hdr_Lock = RxIn_Data [111];
76005                   	assign Dbg_Rx_Hdr_Lock = u_3ded_Hdr_Lock;
76006                   	assign u_3ded_Hdr_Echo = RxIn_Data [40:38];
76007                   	assign Dbg_Rx_Hdr_Echo = u_3ded_Hdr_Echo;
76008                   	assign u_3ded_Hdr_Len1 = RxIn_Data [87:81];
76009                   	assign Dbg_Rx_Hdr_Len1 = u_3ded_Hdr_Len1;
76010                   	assign u_3ded_Hdr_User = RxIn_Data [48:41];
76011                   	assign Dbg_Rx_Hdr_User = u_3ded_Hdr_User;
76012                   	assign u_3ded_Hdr_Opc = RxIn_Data [93:90];
76013                   	assign Dbg_Rx_Hdr_Opc = u_3ded_Hdr_Opc;
76014                   	assign u_3ded_Hdr_RouteId = RxIn_Data [110:94];
76015                   	assign Dbg_Rx_Hdr_RouteId = u_3ded_Hdr_RouteId;
76016                   	assign u_6807_Data_Last = TxIn_Data [37];
76017                   	assign Dbg_Tx_Data_Last = u_6807_Data_Last;
76018                   	assign u_6807_Data_Err = TxIn_Data [36];
76019                   	assign Dbg_Tx_Data_Err = u_6807_Data_Err;
76020                   	assign u_6807_Data_Datum1_Be = TxIn_Data [17];
76021                   	assign Dbg_Tx_Data_Datum1_Be = u_6807_Data_Datum1_Be;
76022                   	assign u_6807_Data_Datum1_Byte = TxIn_Data [16:9];
76023                   	assign Dbg_Tx_Data_Datum1_Byte = u_6807_Data_Datum1_Byte;
76024                   	assign u_6807_Data_Datum0_Be = TxIn_Data [8];
76025                   	assign Dbg_Tx_Data_Datum0_Be = u_6807_Data_Datum0_Be;
76026                   	assign u_6807_Data_Datum0_Byte = TxIn_Data [7:0];
76027                   	assign Dbg_Tx_Data_Datum0_Byte = u_6807_Data_Datum0_Byte;
76028                   	assign u_6807_Data_Datum3_Be = TxIn_Data [35];
76029                   	assign Dbg_Tx_Data_Datum3_Be = u_6807_Data_Datum3_Be;
76030                   	assign u_5ddf = CxtUsed;
76031                   	assign IllRsp = u_5ddf == 1'b0 &amp; Rsp0_Vld;
76032                   	// synopsys translate_off
76033                   	// synthesis translate_off
76034                   	always @( posedge Sys_Clk )
76035      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
76036      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
76037      <font color = "grey">unreachable  </font>				dontStop = 0;
76038      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
76039      <font color = "grey">unreachable  </font>				if (!dontStop) begin
76040      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - No context associated to the response.&quot; );
76041      <font color = "grey">unreachable  </font>					$stop;
76042                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
76043                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2193.html" >rsnoc_z_H_R_G_T2_U_U_83c8b570</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>16</td><td>2</td><td>12.50</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>16</td><td>2</td><td>12.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       75482
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       75487
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       75501
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       75506
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       75523
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       75529
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       75686
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       75919
 EXPRESSION (u_236 ? 2'b11 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2193.html" >rsnoc_z_H_R_G_T2_U_U_83c8b570</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">4</td>
<td class="rt">7.41  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1036</td>
<td class="rt">27</td>
<td class="rt">2.61  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">518</td>
<td class="rt">15</td>
<td class="rt">2.90  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">518</td>
<td class="rt">12</td>
<td class="rt">2.32  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">54</td>
<td class="rt">4</td>
<td class="rt">7.41  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1036</td>
<td class="rt">27</td>
<td class="rt">2.61  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">518</td>
<td class="rt">15</td>
<td class="rt">2.90  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">518</td>
<td class="rt">12</td>
<td class="rt">2.32  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Id[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[111:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Id[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[111:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2193.html" >rsnoc_z_H_R_G_T2_U_U_83c8b570</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">58</td>
<td class="rt">25</td>
<td class="rt">43.10 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">75686</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">75919</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">75479</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">75484</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">75490</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">75498</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">75503</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">75520</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">75526</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">75530</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">75555</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75644</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">75722</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">75733</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">75922</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">75927</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75686      	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75919      	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75479      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
75480      			u_77fb <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
75481      		else if ( u_d27a )
           		     <font color = "red">-2-</font>  
75482      			u_77fb <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75484      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
75485      			u_f0c <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
75486      		else if ( u_d27a )
           		     <font color = "red">-2-</font>  
75487      			u_f0c <= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
           			                         <font color = "red">-3-</font>  
           			                         <font color = "red">==></font>  
           			                         <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75490      		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
75491      			2'b01   : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
75492      			2'b10   : u_cc5c = 4'b0100 ;
           <font color = "red">			==></font>
75493      			2'b0    : u_cc5c = Req1_OpcT ;
           <font color = "green">			==></font>
75494      			default : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75498      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
75499      			u_5ebf <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
75500      		else if ( u_d27a )
           		     <font color = "red">-2-</font>  
75501      			u_5ebf <= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75503      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
75504      			u_ad45 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
75505      		else if ( u_d27a )
           		     <font color = "red">-2-</font>  
75506      			u_ad45 <= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75520      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
75521      			u_81cc <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
75522      		else if ( u_d27a )
           		     <font color = "red">-2-</font>  
75523      			u_81cc <= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75526      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
75527      			u_cfef <= #1.0 ( 9'b0 );
           <font color = "green">			==></font>
75528      		else if ( u_d27a )
           		     <font color = "red">-2-</font>  
75529      			u_cfef <= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75530      	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
           	                           <font color = "red">-1-</font>               		               
75531      			1'b1    : u_1002 = Cxt_0 ;
           <font color = "green">			==></font>
75532      			default : u_1002 = 33'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75555      		case ( uRsp_Status_caseSel )
           		<font color = "red">-1-</font>                   
75556      			5'b00001 : Rsp_Status = 2'b10 ;
           <font color = "red">			==></font>
75557      			5'b00010 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
75558      			5'b00100 : Rsp_Status = 2'b10 ;
           <font color = "red">			==></font>
75559      			5'b01000 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
75560      			5'b10000 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
75561      			default  : Rsp_Status = 2'b00 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>5'b00001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75644      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
75645      			ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
75646      		else if ( NextTrn )
           		     <font color = "red">-2-</font>  
75647      			ReqHead <= #1.0 ( Pld_Last );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75722      		case ( uReq1_Opc_caseSel )
           		<font color = "red">-1-</font>                 
75723      			5'b00001 : Req1_Opc = 3'b000 ;
           <font color = "green">			==></font>
75724      			5'b00010 : Req1_Opc = 3'b010 ;
           <font color = "red">			==></font>
75725      			5'b00100 : Req1_Opc = 3'b001 ;
           <font color = "red">			==></font>
75726      			5'b01000 : Req1_Opc = 3'b100 ;
           <font color = "red">			==></font>
75727      			5'b10000 : Req1_Opc = 3'b101 ;
           <font color = "red">			==></font>
75728      			default  : Req1_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b10000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75733      		case ( uPipeIn_Opc_caseSel )
           		<font color = "red">-1-</font>                   
75734      			3'b001  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
75735      			3'b010  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
75736      			3'b100  : PipeIn_Opc = 3'b100 ;
           <font color = "red">			==></font>
75737      			3'b0    : PipeIn_Opc = Req1_Opc ;
           <font color = "green">			==></font>
75738      			default : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75922      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
75923      			Load <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
75924      		else	Load <= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75927      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
75928      			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
75929      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_196374">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_83c8b570">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
