INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/CNN/CNN.srcs/sources_1/new/DenseAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DenseAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/MSc.-CNN-Acceleration-on-FPGA-/RTL Inference Model/Mobilenetv1 Lite.srcs/sources_1/new/Adder_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_testbench
