Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Feb 11 20:18:24 2025
| Host         : DESKTOP-S2GG9RF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mult1_timing_summary_routed.rpt -pb mult1_timing_summary_routed.pb -rpx mult1_timing_summary_routed.rpx -warn_on_violation
| Design       : mult1
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  26          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (26)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (78)
5. checking no_input_delay (10)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (26)
-------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (78)
-------------------------------------------------
 There are 78 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   84          inf        0.000                      0                   84           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rezultat_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rezultat[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.204ns  (logic 3.149ns (60.513%)  route 2.055ns (39.487%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE                         0.000     0.000 r  rezultat_reg[7]/C
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  rezultat_reg[7]/Q
                         net (fo=1, routed)           2.055     2.511    rezultat_OBUF[7]
    Y9                   OBUF (Prop_obuf_I_O)         2.693     5.204 r  rezultat_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.204    rezultat[7]
    Y9                                                                r  rezultat[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rezultat_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rezultat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.197ns  (logic 3.132ns (60.276%)  route 2.064ns (39.724%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE                         0.000     0.000 r  rezultat_reg[6]/C
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  rezultat_reg[6]/Q
                         net (fo=1, routed)           2.064     2.520    rezultat_OBUF[6]
    Y8                   OBUF (Prop_obuf_I_O)         2.676     5.197 r  rezultat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.197    rezultat[6]
    Y8                                                                r  rezultat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rezultat_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rezultat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.088ns  (logic 3.171ns (62.323%)  route 1.917ns (37.677%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE                         0.000     0.000 r  rezultat_reg[5]/C
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  rezultat_reg[5]/Q
                         net (fo=1, routed)           1.917     2.373    rezultat_OBUF[5]
    V8                   OBUF (Prop_obuf_I_O)         2.715     5.088 r  rezultat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.088    rezultat[5]
    V8                                                                r  rezultat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gata_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            gata
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.086ns  (logic 3.179ns (62.505%)  route 1.907ns (37.495%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE                         0.000     0.000 r  gata_reg/C
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  gata_reg/Q
                         net (fo=1, routed)           1.907     2.425    gata_OBUF
    Y7                   OBUF (Prop_obuf_I_O)         2.661     5.086 r  gata_OBUF_inst/O
                         net (fo=0)                   0.000     5.086    gata
    Y7                                                                r  gata (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rezultat_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rezultat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.039ns  (logic 3.171ns (62.929%)  route 1.868ns (37.071%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE                         0.000     0.000 r  rezultat_reg[4]/C
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  rezultat_reg[4]/Q
                         net (fo=1, routed)           1.868     2.324    rezultat_OBUF[4]
    W8                   OBUF (Prop_obuf_I_O)         2.715     5.039 r  rezultat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.039    rezultat[4]
    W8                                                                r  rezultat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rezultat_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rezultat[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.011ns  (logic 3.102ns (61.912%)  route 1.909ns (38.088%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE                         0.000     0.000 r  rezultat_reg[8]/C
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  rezultat_reg[8]/Q
                         net (fo=1, routed)           1.909     2.365    rezultat_OBUF[8]
    Y6                   OBUF (Prop_obuf_I_O)         2.646     5.011 r  rezultat_OBUF[8]_inst/O
                         net (fo=0)                   0.000     5.011    rezultat[8]
    Y6                                                                r  rezultat[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            FSM_onehot_stare_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.623ns  (logic 1.459ns (40.268%)  route 2.164ns (59.732%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    W11                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  start_IBUF_inst/O
                         net (fo=4, routed)           1.125     2.140    start_IBUF
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.116     2.256 r  FSM_onehot_stare[2]_i_2/O
                         net (fo=1, routed)           0.659     2.915    FSM_onehot_stare[2]_i_2_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I1_O)        0.328     3.243 r  FSM_onehot_stare[2]_i_1/O
                         net (fo=3, routed)           0.379     3.623    FSM_onehot_stare[2]_i_1_n_0
    SLICE_X0Y13          FDPE                                         r  FSM_onehot_stare_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            FSM_onehot_stare_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.623ns  (logic 1.459ns (40.268%)  route 2.164ns (59.732%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    W11                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  start_IBUF_inst/O
                         net (fo=4, routed)           1.125     2.140    start_IBUF
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.116     2.256 r  FSM_onehot_stare[2]_i_2/O
                         net (fo=1, routed)           0.659     2.915    FSM_onehot_stare[2]_i_2_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I1_O)        0.328     3.243 r  FSM_onehot_stare[2]_i_1/O
                         net (fo=3, routed)           0.379     3.623    FSM_onehot_stare[2]_i_1_n_0
    SLICE_X0Y13          FDCE                                         r  FSM_onehot_stare_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            FSM_onehot_stare_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.623ns  (logic 1.459ns (40.268%)  route 2.164ns (59.732%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    W11                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  start_IBUF_inst/O
                         net (fo=4, routed)           1.125     2.140    start_IBUF
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.116     2.256 r  FSM_onehot_stare[2]_i_2/O
                         net (fo=1, routed)           0.659     2.915    FSM_onehot_stare[2]_i_2_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I1_O)        0.328     3.243 r  FSM_onehot_stare[2]_i_1/O
                         net (fo=3, routed)           0.379     3.623    FSM_onehot_stare[2]_i_1_n_0
    SLICE_X0Y13          FDCE                                         r  FSM_onehot_stare_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            multiplicator_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 1.157ns (32.712%)  route 2.381ns (67.288%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    Y13                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  b_IBUF[0]_inst/O
                         net (fo=1, routed)           1.582     2.616    b_IBUF[0]
    SLICE_X0Y13          LUT4 (Prop_lut4_I0_O)        0.124     2.740 r  multiplicator[0]_i_1/O
                         net (fo=1, routed)           0.798     3.538    multiplicator[0]
    SLICE_X1Y12          FDCE                                         r  multiplicator_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 prod_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rezultat_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.222ns  (logic 0.148ns (66.589%)  route 0.074ns (33.411%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  prod_reg[7]/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  prod_reg[7]/Q
                         net (fo=3, routed)           0.074     0.222    prod[7]
    SLICE_X1Y11          FDCE                                         r  rezultat_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_stare_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gata_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.164ns (55.162%)  route 0.133ns (44.838%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  FSM_onehot_stare_reg[2]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_onehot_stare_reg[2]/Q
                         net (fo=9, routed)           0.133     0.297    FSM_onehot_stare_reg_n_0_[2]
    SLICE_X0Y14          FDCE                                         r  gata_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_stare_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rezultat_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.164ns (45.864%)  route 0.194ns (54.136%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  FSM_onehot_stare_reg[2]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_onehot_stare_reg[2]/Q
                         net (fo=9, routed)           0.194     0.358    FSM_onehot_stare_reg_n_0_[2]
    SLICE_X1Y14          FDCE                                         r  rezultat_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prod_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rezultat_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.164ns (45.218%)  route 0.199ns (54.782%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  prod_reg[4]/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  prod_reg[4]/Q
                         net (fo=3, routed)           0.199     0.363    prod[4]
    SLICE_X1Y11          FDCE                                         r  rezultat_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contor_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contor_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE                         0.000     0.000 r  contor_reg[0]/C
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  contor_reg[0]/Q
                         net (fo=4, routed)           0.179     0.320    contor_reg_n_0_[0]
    SLICE_X1Y13          LUT2 (Prop_lut2_I1_O)        0.045     0.365 r  contor[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    contor[0]_i_1_n_0
    SLICE_X1Y13          FDCE                                         r  contor_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contor_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contor_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE                         0.000     0.000 r  contor_reg[0]/C
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  contor_reg[0]/Q
                         net (fo=4, routed)           0.181     0.322    contor_reg_n_0_[0]
    SLICE_X1Y13          LUT4 (Prop_lut4_I2_O)        0.043     0.365 r  contor[2]_i_2/O
                         net (fo=1, routed)           0.000     0.365    contor[2]
    SLICE_X1Y13          FDCE                                         r  contor_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contor_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contor_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.625%)  route 0.181ns (49.375%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE                         0.000     0.000 r  contor_reg[0]/C
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  contor_reg[0]/Q
                         net (fo=4, routed)           0.181     0.322    contor_reg_n_0_[0]
    SLICE_X1Y13          LUT3 (Prop_lut3_I2_O)        0.045     0.367 r  contor[1]_i_1/O
                         net (fo=1, routed)           0.000     0.367    contor[1]
    SLICE_X1Y13          FDCE                                         r  contor_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplicator_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            multiplicator_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.246ns (66.261%)  route 0.125ns (33.739%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE                         0.000     0.000 r  multiplicator_reg[2]/C
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  multiplicator_reg[2]/Q
                         net (fo=1, routed)           0.125     0.273    multiplicator_reg_n_0_[2]
    SLICE_X0Y12          LUT4 (Prop_lut4_I2_O)        0.098     0.371 r  multiplicator[1]_i_1/O
                         net (fo=1, routed)           0.000     0.371    multiplicator[1]
    SLICE_X0Y12          FDCE                                         r  multiplicator_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_stare_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rezultat_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.164ns (43.989%)  route 0.209ns (56.011%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  FSM_onehot_stare_reg[2]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_onehot_stare_reg[2]/Q
                         net (fo=9, routed)           0.209     0.373    FSM_onehot_stare_reg_n_0_[2]
    SLICE_X1Y11          FDCE                                         r  rezultat_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_stare_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rezultat_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.164ns (43.989%)  route 0.209ns (56.011%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  FSM_onehot_stare_reg[2]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_onehot_stare_reg[2]/Q
                         net (fo=9, routed)           0.209     0.373    FSM_onehot_stare_reg_n_0_[2]
    SLICE_X1Y11          FDCE                                         r  rezultat_reg[5]/CE
  -------------------------------------------------------------------    -------------------





