{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "14", "@year": "2019", "@timestamp": "2019-11-14T07:49:53.000053-05:00", "@month": "11"}, "ait:date-sort": {"@day": "01", "@year": "2010", "@month": "12"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"city-group": "Tallinn", "country": "Estonia", "@afid": "60068861", "@country": "est", "organization": [{"$": "CED"}, {"$": "Tallinn University of Technology"}], "affiliation-id": {"@afid": "60068861"}}, "author": [{"ce:given-name": "Dmitri", "preferred-name": {"ce:given-name": "Dmitri", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "@auid": "34880539500", "ce:indexed-name": "Mihhailov D."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "@auid": "35582415700", "ce:indexed-name": "Sudnitson A."}]}, {"affiliation": {"city-group": "Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "DETI/IEETA/HIPEAC"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336"}, {"@afid": "60024825"}]}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}], "citation-title": "Application-specific hardware accelerator for implementing recursive sorting algorithms", "abstracts": "The paper is dedicated to hardware accelerators for data sorting using tree-based recursive algorithms. Since recursive calls are not directly supported by hardware description languages, they are implemented using the model of a hierarchical finite state machine. The paper presents new results in: 1) computational models and hardware architectures; 2) optimization and parallel execution of recursive sorting algorithms; 3) the analysis and comparison of alternative and competitive techniques for implementation of recursive sorting algorithms both in hardware and software. Experiments with the proposed FPGA-based hardware accelerators demonstrate that the performance of sorting operations is increased compared to known implementations. \u00a9 2010 IEEE.", "correspondence": {"affiliation": {"city-group": "Tallinn", "country": "Estonia", "@country": "est", "organization": [{"$": "CED"}, {"$": "Tallinn University of Technology"}]}, "person": {"ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}}, "citation-info": {"citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Proc. - Int. Conf. Field-Programmable Technol., FPT", "@country": "usa", "issuetitle": "Proceedings - 2010 International Conference on Field-Programmable Technology, FPT'10", "volisspag": {"pagerange": {"@first": "269", "@last": "272"}}, "@type": "p", "publicationyear": {"@first": "2010"}, "isbn": {"$": "9781424489817", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpagerange": "var.pagings"}, "confevent": {"confname": "2010 International Conference on Field-Programmable Technology, FPT'10", "confcatnumber": "CFP10528-PRT", "conflocation": {"city-group": "Beijing", "@country": "chn"}, "confcode": "83699", "confdate": {"enddate": {"@day": "10", "@year": "2010", "@month": "12"}, "startdate": {"@day": "08", "@year": "2010", "@month": "12"}}}}}, "sourcetitle": "Proceedings - 2010 International Conference on Field-Programmable Technology, FPT'10", "article-number": "5681486", "@srcid": "19700187635", "publicationdate": {"year": "2010", "date-text": {"@xfab-added": "true", "$": "2010"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1703"}, {"$": "1706"}]}, {"@type": "CPXCLASS", "classification": [{"classification-code": "605", "classification-description": "Small Tools and Hardware"}, {"classification-code": "721.3", "classification-description": "Computer Circuits"}, {"classification-code": "722", "classification-description": "Computer Hardware"}, {"classification-code": "723", "classification-description": "Computer Software, Data Handling and Applications"}, {"classification-code": "921", "classification-description": "Applied Mathematics"}, {"classification-code": "921.4", "classification-description": "Combinatorial Mathematics, Includes Graph Theory, Set Theory"}]}, {"@type": "GEOCLASS", "classification": {"classification-code": "Related Topics"}}, {"@type": "SUBJABBR", "classification": "COMP"}]}}}, "item-info": {"copyright": {"$": "Copyright 2011 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "07", "@year": "2011", "@month": "02"}}, "itemidlist": {"itemid": [{"$": "361200322", "@idtype": "PUI"}, {"$": "20110613644134", "@idtype": "CPX"}, {"$": "79551516134", "@idtype": "SCP"}, {"$": "79551516134", "@idtype": "SGR"}], "ce:doi": "10.1109/FPT.2010.5681486"}}, "tail": {"bibliography": {"@refcount": "15", "reference": [{"ref-fulltext": "T.H. Cormen, C.E. Leiserson, R.L. Rivest, and C. Stain, Introduction to Algorithms, 2nd edition, MIT Press, 2002.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "refd-itemidlist": {"itemid": {"$": "0004116989", "@idtype": "SGR"}}, "ref-text": "2nd edition, MIT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.H.", "@_fa": "true", "ce:surname": "Cormen", "ce:indexed-name": "Cormen T.H."}, {"@seq": "2", "ce:initials": "C.E.", "@_fa": "true", "ce:surname": "Leiserson", "ce:indexed-name": "Leiserson C.E."}, {"@seq": "3", "ce:initials": "R.L.", "@_fa": "true", "ce:surname": "Rivest", "ce:indexed-name": "Rivest R.L."}, {"@seq": "4", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Stain", "ce:indexed-name": "Stain C."}]}, "ref-sourcetitle": "Introduction to Algorithms"}}, {"ref-fulltext": "V. Sklyarov, \"FPGA-based implementation of recursive algorithms, \" Microprocessors and Microsystems. Special Issue on FPGAs: Applications and Designs, vol. 28/5-6, pp. 197-211, 2004.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "FPGA-based implementation of recursive algorithms"}, "refd-itemidlist": {"itemid": {"$": "2642529592", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "28", "@issue": "5-6"}, "pagerange": {"@first": "197", "@last": "211"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Microprocessors and Microsystems. Special Issue on FPGAs: Applications and Designs"}}, {"ref-fulltext": "S.A. Edwards, \"Design Languages for Embedded Systems\", Computer Science Technical Report CUCS-009-03, Columbia University, May, 2003.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Design languages for embedded systems"}, "refd-itemidlist": {"itemid": {"$": "5444241981", "@idtype": "SGR"}}, "ref-text": "May", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.A.", "@_fa": "true", "ce:surname": "Edwards", "ce:indexed-name": "Edwards S.A."}]}, "ref-sourcetitle": "Computer Science Technical Report CUCS-009-03, Columbia University"}}, {"ref-fulltext": "H.T. Sun, \"First Failure Data Capture in Embedded System\", Proceedings of IEEE IIT, 2007, May 17-20, Chicago, USA, pp. 183- 187, 2007.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-title": {"ref-titletext": "First failure data capture in embedded system"}, "refd-itemidlist": {"itemid": {"$": "47649089883", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "183", "@last": "187"}}, "ref-text": "May 17-20, Chicago, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "H.T.", "@_fa": "true", "ce:surname": "Sun", "ce:indexed-name": "Sun H.T."}]}, "ref-sourcetitle": "Proceedings of IEEE IIT, 2007"}}, {"ref-fulltext": "T. Maruyama, M. Takagi, and T. Hoshino, \"Hardware implementation techniques for recursive calls and loops\", Proc. 9th Int. Workshop on Field-Programmable Logic and Applications - FPL'99, Glasgow, UK, 1999, pp. 450-455.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Hardware implementation techniques for recursive calls and loops"}, "refd-itemidlist": {"itemid": {"$": "84862137248", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "450", "@last": "455"}}, "ref-text": "Glasgow, UK", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Maruyama", "ce:indexed-name": "Maruyama T."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Takagi", "ce:indexed-name": "Takagi M."}, {"@seq": "3", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Hoshino", "ce:indexed-name": "Hoshino T."}]}, "ref-sourcetitle": "Proc. 9th Int. Workshop on Field-Programmable Logic and Applications - FPL'99"}}, {"ref-fulltext": "T. Maruyama and T. Hoshino, \"A C to HDL compiler for pipeline processing on FPGAs\", Proc. IEEE Symposium on Field- Programmable Custom Computing Machines - FCCM'2000, CA, USA, 2000, pp. 101-110.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "A C to HDL compiler for pipeline processing on FPGAs"}, "refd-itemidlist": {"itemid": {"$": "84949747058", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "101", "@last": "110"}}, "ref-text": "CA, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Maruyama", "ce:indexed-name": "Maruyama T."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Hoshino", "ce:indexed-name": "Hoshino T."}]}, "ref-sourcetitle": "Proc. IEEE Symposium on Field- Programmable Custom Computing Machines - FCCM'2000"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, and B. Pimentel, \"FPGA-based Implementation and Comparison of Recursive and Iterative Algorithms\", Proc. 15th Int. Conference on Field-Programmable Logic and Applications - FPL'2005, Finland, 2005, pp. 235-240.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "ref-title": {"ref-titletext": "FPGA-based implementation and comparison of recursive and iterative algorithms"}, "refd-itemidlist": {"itemid": {"$": "33746910626", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "235", "@last": "240"}}, "ref-text": "Finland", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}]}, "ref-sourcetitle": "Proc. 15th Int. Conference on Field-Programmable Logic and Applications - FPL'2005"}}, {"ref-fulltext": "G. Ferizis and H. ElGindy, \"Mapping recursive functions to reconfigurable hardware\", Proc. 16th Int. Conference on Field Programmable Logic and Applications - FPL'06, Madrid, Spain, 2006, pp. 283-288.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "Mapping recursive functions to reconfigurable hardware"}, "refd-itemidlist": {"itemid": {"$": "46249119945", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "283", "@last": "288"}}, "ref-text": "Madrid, Spain", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Ferizis", "ce:indexed-name": "Ferizis G."}, {"@seq": "2", "ce:initials": "H.", "@_fa": "true", "ce:surname": "ElGindy", "ce:indexed-name": "ElGindy H."}]}, "ref-sourcetitle": "Proc. 16th Int. Conference on Field Programmable Logic and Applications - FPL'06"}}, {"ref-fulltext": "S. Ninos and A. Dollas, \"Modeling recursion data structures for FPGAbased implementation\", Proc.18th Int. Conference on Field Programmable Logic and Applications - FPL'08, Heidelberg, Germany, 2008, pp. 11-16.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Modeling recursion data structures for FPGAbased implementation"}, "refd-itemidlist": {"itemid": {"$": "54949107023", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "11", "@last": "16"}}, "ref-text": "Heidelberg, Germany", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Ninos", "ce:indexed-name": "Ninos S."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Dollas", "ce:indexed-name": "Dollas A."}]}, "ref-sourcetitle": "Proc.18th Int. Conference on Field Programmable Logic and Applications - FPL'08"}}, {"ref-fulltext": "S.A. Edwards, \"The Challenges of Synthesizing Hardware from C-Like Languages\", IEEE Design & Test of Computers, vol. 23, issue 5, September-October 2006, pp. 375-386.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "The challenges of synthesizing hardware from C-Like languages"}, "refd-itemidlist": {"itemid": {"$": "33947148542", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "23", "@issue": "5"}, "pagerange": {"@first": "375", "@last": "386"}}, "ref-text": "September-October", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.A.", "@_fa": "true", "ce:surname": "Edwards", "ce:indexed-name": "Edwards S.A."}]}, "ref-sourcetitle": "IEEE Design & Test of Computers"}}, {"ref-fulltext": "J.V. Nobble, \"Recurses!\", Computing in Science & Engineering, May/June 2003, vol. 5, issue 3, pp. 76-81.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Recurses!"}, "refd-itemidlist": {"itemid": {"$": "0037883291", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "5", "@issue": "3"}, "pagerange": {"@first": "76", "@last": "81"}}, "ref-text": "May/June", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.V.", "@_fa": "true", "ce:surname": "Nobble", "ce:indexed-name": "Nobble J.V."}]}, "ref-sourcetitle": "Computing in Science & Engineering"}}, {"ref-fulltext": "G. Stitt and J. Villarreal, \"Recursion flattering\", Proc. 18th ACM Great Lakes symposium on VLSI - GLSVLSI'08, FL, USA, 2008, pp. 131- 134.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Recursion flattering"}, "refd-itemidlist": {"itemid": {"$": "56749083221", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "131", "@last": "134"}}, "ref-text": "FL, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Stitt", "ce:indexed-name": "Stitt G."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Villarreal", "ce:indexed-name": "Villarreal J."}]}, "ref-sourcetitle": "Proc. 18th ACM Great Lakes Symposium on VLSI - GLSVLSI'08"}}, {"ref-fulltext": "R. Rugina and M. Rinard, \"Recursion unrolling for divide and conquer programs\", Proc. 13th Int. Workshop on Languages and Compilers for Parallel Computing - LCPC'2000, NY, USA, 2000, pp. 34-48.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "Recursion unrolling for divide and conquer programs"}, "refd-itemidlist": {"itemid": {"$": "84958744342", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "34", "@last": "48"}}, "ref-text": "NY, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Rugina", "ce:indexed-name": "Rugina R."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Rinard", "ce:indexed-name": "Rinard M."}]}, "ref-sourcetitle": "Proc. 13th Int. Workshop on Languages and Compilers for Parallel Computing - LCPC'2000"}}, {"ref-fulltext": "I. Skliarova and V. Sklyarov, \"Recursion in Reconfigurable Computing: a Survey of Implementation Approaches\", Proc. 19th Int. Conference on Field Programmable Logic and Applications - FPL'2009, Prague, Czech Republic, 2009, pp. 224-229.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Recursion in reconfigurable computing: A survey of implementation approaches"}, "refd-itemidlist": {"itemid": {"$": "70449926237", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "224", "@last": "229"}}, "ref-text": "Prague, Czech Republic", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Proc. 19th Int. Conference on Field Programmable Logic and Applications - FPL'2009"}}, {"ref-fulltext": "V. Sklyarov, \"Hierarchical Finite-State Machines and their Use for Digital Control\", IEEE Transactions on VLSI Systems, 1999, vol. 7, no. 2, pp. 222-228.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Hierarchical finite-state machines and their use for digital control"}, "refd-itemidlist": {"itemid": {"$": "0032636941", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "2"}, "pagerange": {"@first": "222", "@last": "228"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "IEEE Transactions on VLSI Systems"}}]}}}}, "affiliation": [{"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, {"affiliation-city": "Tallinn", "@id": "60068861", "affilname": "Tallinna Tehnika\u00fclikool", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861", "affiliation-country": "Estonia"}], "coredata": {"srctype": "p", "eid": "2-s2.0-79551516134", "dc:description": "The paper is dedicated to hardware accelerators for data sorting using tree-based recursive algorithms. Since recursive calls are not directly supported by hardware description languages, they are implemented using the model of a hierarchical finite state machine. The paper presents new results in: 1) computational models and hardware architectures; 2) optimization and parallel execution of recursive sorting algorithms; 3) the analysis and comparison of alternative and competitive techniques for implementation of recursive sorting algorithms both in hardware and software. Experiments with the proposed FPGA-based hardware accelerators demonstrate that the performance of sorting operations is increased compared to known implementations. \u00a9 2010 IEEE.", "prism:coverDate": "2010-12-01", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/79551516134", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Dmitri", "preferred-name": {"ce:given-name": "Dmitri", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "1", "ce:initials": "D.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Mihhailov", "@auid": "34880539500", "author-url": "https://api.elsevier.com/content/author/author_id/34880539500", "ce:indexed-name": "Mihhailov D."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/79551516134"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=79551516134&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=79551516134&origin=inward"}], "prism:isbn": "9781424489817", "prism:publicationName": "Proceedings - 2010 International Conference on Field-Programmable Technology, FPT'10", "source-id": "19700187635", "citedby-count": "3", "subtype": "cp", "prism:pageRange": "269-272", "dc:title": "Application-specific hardware accelerator for implementing recursive sorting algorithms", "prism:endingPage": "272", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/FPT.2010.5681486", "prism:startingPage": "269", "article-number": "5681486", "dc:identifier": "SCOPUS_ID:79551516134"}, "idxterms": {"mainterm": [{"$": "Application-specific hardware", "@weight": "a", "@candidate": "n"}, {"$": "Computational model", "@weight": "a", "@candidate": "n"}, {"$": "Data sorting", "@weight": "a", "@candidate": "n"}, {"$": "Hardware accelerators", "@weight": "a", "@candidate": "n"}, {"$": "Hardware and software", "@weight": "a", "@candidate": "n"}, {"$": "Hardware architecture", "@weight": "a", "@candidate": "n"}, {"$": "Hardware description languages", "@weight": "a", "@candidate": "n"}, {"$": "Hierarchical finite state machines", "@weight": "a", "@candidate": "n"}, {"$": "New results", "@weight": "a", "@candidate": "n"}, {"$": "Parallel executions", "@weight": "a", "@candidate": "n"}, {"$": "Recursive algorithms", "@weight": "a", "@candidate": "n"}, {"$": "Sorting algorithm", "@weight": "a", "@candidate": "n"}, {"$": "Tree-based", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": null, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Computational Theory and Mathematics", "@code": "1703", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Computer Science Applications", "@code": "1706", "@abbrev": "COMP"}]}, "authors": {"author": [{"ce:given-name": "Dmitri", "preferred-name": {"ce:given-name": "Dmitri", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "1", "ce:initials": "D.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Mihhailov", "@auid": "34880539500", "author-url": "https://api.elsevier.com/content/author/author_id/34880539500", "ce:indexed-name": "Mihhailov D."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "3", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Sudnitson", "@auid": "35582415700", "author-url": "https://api.elsevier.com/content/author/author_id/35582415700", "ce:indexed-name": "Sudnitson A."}]}}