$date
	Thu Dec 26 15:59:35 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Capacity_tb $end
$var wire 3 ! out [2:0] $end
$var reg 4 " in [3:0] $end
$scope module UUT $end
$var wire 1 # and_out1 $end
$var wire 1 $ and_out2 $end
$var wire 4 % in [3:0] $end
$var wire 1 & not_in0 $end
$var wire 1 ' not_in1 $end
$var wire 1 ( not_in2 $end
$var wire 1 ) not_in3 $end
$var wire 1 * or1 $end
$var wire 1 + or2 $end
$var wire 1 , or3 $end
$var wire 1 - or4 $end
$var wire 1 . or5 $end
$var wire 1 / xor_out1 $end
$var wire 3 0 out [2:0] $end
$upscope $end
$upscope $end
$scope module Location_tb $end
$var wire 3 1 encoded [2:0] $end
$var reg 4 2 in [3:0] $end
$scope module UUT $end
$var wire 1 3 and0 $end
$var wire 1 4 and1 $end
$var wire 1 5 and2 $end
$var wire 4 6 in [3:0] $end
$var wire 1 7 not_in0 $end
$var wire 1 8 not_in1 $end
$var wire 1 9 not_in2 $end
$var wire 1 : not_in3 $end
$var wire 3 ; encoded [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 ;
1:
19
18
07
b1 6
05
04
13
b1 2
b1 1
b1 0
0/
1.
1-
1,
0+
1*
1)
1(
1'
0&
b1 %
0$
0#
b1 "
b1 !
$end
#100000
b0 1
b0 ;
17
03
1&
0,
0-
0.
b0 !
b0 0
b0 2
b0 6
b0 "
b0 %
#200000
b1 !
b1 0
09
0(
1+
1,
1.
1/
b100 2
b100 6
b100 "
b100 %
#300000
1#
0:
19
08
0'
1(
0)
1-
b10 !
b10 0
b1010 2
b1010 6
b1010 "
b1010 %
#400000
0#
0*
09
07
04
b101 1
b101 ;
0&
0(
1$
0/
b100 !
b100 0
b1111 2
b1111 6
b1111 "
b1111 %
#500000
1#
1*
17
b0 1
b0 ;
1&
0$
b11 !
b11 0
b1110 2
b1110 6
b1110 "
b1110 %
#600000
b11 1
b11 ;
15
1:
07
b111 2
b111 6
