Analysis & Synthesis report for Entry
Sun Jan 19 22:17:40 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |Entry|currentState
 10. State Machine - |Entry|nextState
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for Vram:e_vram|altsyncram:altsyncram_component|altsyncram_j4p3:auto_generated
 17. Source assignments for Ram:e_ram|altsyncram:altsyncram_component|altsyncram_ugr3:auto_generated
 18. Parameter Settings for User Entity Instance: Vram:e_vram|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: Ram:e_ram|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: VgaGenerator:e_vgaController
 21. Parameter Settings for User Entity Instance: VgaGenerator:e_vgaController|clockDivider:e_clockDivider
 22. Parameter Settings for User Entity Instance: Disp4x7Seg:e_disp4x7seg|clockDivider:e_clockDivider
 23. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 24. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 25. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 26. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 27. altsyncram Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "Disp4x7Seg:e_disp4x7seg"
 29. Port Connectivity Checks: "VgaGenerator:e_vgaController"
 30. Port Connectivity Checks: "Vram:e_vram"
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jan 19 22:17:40 2025          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; Entry                                          ;
; Top-level Entity Name              ; Entry                                          ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 3,720                                          ;
;     Total combinational functions  ; 3,441                                          ;
;     Dedicated logic registers      ; 709                                            ;
; Total registers                    ; 709                                            ;
; Total pins                         ; 27                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 34,816                                         ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; Entry              ; Entry              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------+---------+
; initRAM.mif                      ; yes             ; User Memory Initialization File  ; E:/chip8/fpga/initRAM.mif                                                       ;         ;
; vram.vhd                         ; yes             ; User Wizard-Generated File       ; E:/chip8/fpga/vram.vhd                                                          ;         ;
; vgaGenerator.vhd                 ; yes             ; User VHDL File                   ; E:/chip8/fpga/vgaGenerator.vhd                                                  ;         ;
; ram.vhd                          ; yes             ; User Wizard-Generated File       ; E:/chip8/fpga/ram.vhd                                                           ;         ;
; entry.vhd                        ; yes             ; User VHDL File                   ; E:/chip8/fpga/entry.vhd                                                         ;         ;
; disp4x7Seg_Types.vhd             ; yes             ; User VHDL File                   ; E:/chip8/fpga/disp4x7Seg_Types.vhd                                              ;         ;
; disp4x7Seg.vhd                   ; yes             ; User VHDL File                   ; E:/chip8/fpga/disp4x7Seg.vhd                                                    ;         ;
; clockDivider.vhd                 ; yes             ; User VHDL File                   ; E:/chip8/fpga/clockDivider.vhd                                                  ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_j4p3.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/chip8/fpga/db/altsyncram_j4p3.tdf                                            ;         ;
; db/altsyncram_ugr3.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/chip8/fpga/db/altsyncram_ugr3.tdf                                            ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_q9m.tdf            ; yes             ; Auto-Generated Megafunction      ; E:/chip8/fpga/db/lpm_divide_q9m.tdf                                             ;         ;
; db/sign_div_unsign_fkh.tdf       ; yes             ; Auto-Generated Megafunction      ; E:/chip8/fpga/db/sign_div_unsign_fkh.tdf                                        ;         ;
; db/alt_u_div_i4f.tdf             ; yes             ; Auto-Generated Megafunction      ; E:/chip8/fpga/db/alt_u_div_i4f.tdf                                              ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction      ; E:/chip8/fpga/db/add_sub_7pc.tdf                                                ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction      ; E:/chip8/fpga/db/add_sub_8pc.tdf                                                ;         ;
; db/lpm_divide_jhm.tdf            ; yes             ; Auto-Generated Megafunction      ; E:/chip8/fpga/db/lpm_divide_jhm.tdf                                             ;         ;
; db/sign_div_unsign_bkh.tdf       ; yes             ; Auto-Generated Megafunction      ; E:/chip8/fpga/db/sign_div_unsign_bkh.tdf                                        ;         ;
; db/alt_u_div_a4f.tdf             ; yes             ; Auto-Generated Megafunction      ; E:/chip8/fpga/db/alt_u_div_a4f.tdf                                              ;         ;
; db/lpm_divide_mhm.tdf            ; yes             ; Auto-Generated Megafunction      ; E:/chip8/fpga/db/lpm_divide_mhm.tdf                                             ;         ;
; db/sign_div_unsign_ekh.tdf       ; yes             ; Auto-Generated Megafunction      ; E:/chip8/fpga/db/sign_div_unsign_ekh.tdf                                        ;         ;
; db/alt_u_div_g4f.tdf             ; yes             ; Auto-Generated Megafunction      ; E:/chip8/fpga/db/alt_u_div_g4f.tdf                                              ;         ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimated Total logic elements              ; 3,720              ;
;                                             ;                    ;
; Total combinational functions               ; 3441               ;
; Logic element usage by number of LUT inputs ;                    ;
;     -- 4 input functions                    ; 2098               ;
;     -- 3 input functions                    ; 743                ;
;     -- <=2 input functions                  ; 600                ;
;                                             ;                    ;
; Logic elements by mode                      ;                    ;
;     -- normal mode                          ; 3027               ;
;     -- arithmetic mode                      ; 414                ;
;                                             ;                    ;
; Total registers                             ; 709                ;
;     -- Dedicated logic registers            ; 709                ;
;     -- I/O registers                        ; 0                  ;
;                                             ;                    ;
; I/O pins                                    ; 27                 ;
; Total memory bits                           ; 34816              ;
;                                             ;                    ;
; Embedded Multiplier 9-bit elements          ; 0                  ;
;                                             ;                    ;
; Maximum fan-out node                        ; in_clk_50mhz~input ;
; Maximum fan-out                             ; 759                ;
; Total fan-out                               ; 15281              ;
; Average fan-out                             ; 3.57               ;
+---------------------------------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                    ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |Entry                                    ; 3441 (3143)         ; 709 (669)                 ; 34816       ; 0            ; 0       ; 0         ; 27   ; 0            ; |Entry                                                                                                 ; Entry               ; work         ;
;    |Disp4x7Seg:e_disp4x7seg|              ; 49 (20)             ; 19 (2)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Entry|Disp4x7Seg:e_disp4x7seg                                                                         ; Disp4x7Seg          ; work         ;
;       |clockDivider:e_clockDivider|       ; 29 (29)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Entry|Disp4x7Seg:e_disp4x7seg|clockDivider:e_clockDivider                                             ; clockDivider        ; work         ;
;    |Ram:e_ram|                            ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Entry|Ram:e_ram                                                                                       ; Ram                 ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Entry|Ram:e_ram|altsyncram:altsyncram_component                                                       ; altsyncram          ; work         ;
;          |altsyncram_ugr3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Entry|Ram:e_ram|altsyncram:altsyncram_component|altsyncram_ugr3:auto_generated                        ; altsyncram_ugr3     ; work         ;
;    |VgaGenerator:e_vgaController|         ; 41 (40)             ; 21 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Entry|VgaGenerator:e_vgaController                                                                    ; VgaGenerator        ; work         ;
;       |clockDivider:e_clockDivider|       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Entry|VgaGenerator:e_vgaController|clockDivider:e_clockDivider                                        ; clockDivider        ; work         ;
;    |Vram:e_vram|                          ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Entry|Vram:e_vram                                                                                     ; Vram                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Entry|Vram:e_vram|altsyncram:altsyncram_component                                                     ; altsyncram          ; work         ;
;          |altsyncram_j4p3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Entry|Vram:e_vram|altsyncram:altsyncram_component|altsyncram_j4p3:auto_generated                      ; altsyncram_j4p3     ; work         ;
;    |lpm_divide:Div0|                      ; 60 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Entry|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_jhm:auto_generated|     ; 60 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Entry|lpm_divide:Div0|lpm_divide_jhm:auto_generated                                                   ; lpm_divide_jhm      ; work         ;
;          |sign_div_unsign_bkh:divider|    ; 60 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Entry|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh ; work         ;
;             |alt_u_div_a4f:divider|       ; 60 (60)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Entry|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider ; alt_u_div_a4f       ; work         ;
;    |lpm_divide:Div1|                      ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Entry|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_mhm:auto_generated|     ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Entry|lpm_divide:Div1|lpm_divide_mhm:auto_generated                                                   ; lpm_divide_mhm      ; work         ;
;          |sign_div_unsign_ekh:divider|    ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Entry|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_ekh:divider                       ; sign_div_unsign_ekh ; work         ;
;             |alt_u_div_g4f:divider|       ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Entry|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_g4f:divider ; alt_u_div_g4f       ; work         ;
;    |lpm_divide:Mod0|                      ; 81 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Entry|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_q9m:auto_generated|     ; 81 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Entry|lpm_divide:Mod0|lpm_divide_q9m:auto_generated                                                   ; lpm_divide_q9m      ; work         ;
;          |sign_div_unsign_fkh:divider|    ; 81 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Entry|lpm_divide:Mod0|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider                       ; sign_div_unsign_fkh ; work         ;
;             |alt_u_div_i4f:divider|       ; 81 (81)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Entry|lpm_divide:Mod0|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider ; alt_u_div_i4f       ; work         ;
;    |lpm_divide:Mod1|                      ; 42 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Entry|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_q9m:auto_generated|     ; 42 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Entry|lpm_divide:Mod1|lpm_divide_q9m:auto_generated                                                   ; lpm_divide_q9m      ; work         ;
;          |sign_div_unsign_fkh:divider|    ; 42 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Entry|lpm_divide:Mod1|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider                       ; sign_div_unsign_fkh ; work         ;
;             |alt_u_div_i4f:divider|       ; 42 (42)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Entry|lpm_divide:Mod1|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider ; alt_u_div_i4f       ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                ;
+---------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------+
; Name                                                                                  ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF         ;
+---------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------+
; Ram:e_ram|altsyncram:altsyncram_component|altsyncram_ugr3:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port    ; 4096         ; 8            ; --           ; --           ; 32768 ; initRAM.mif ;
; Vram:e_vram|altsyncram:altsyncram_component|altsyncram_j4p3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 32           ; 64           ; 32           ; 64           ; 2048  ; None        ;
+---------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Entry|currentState                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------+--------------------------+--------------------------+-----------------------------------+--------------------------------------------+-----------------------------------+--------------------------------------------+--------------------------+----------------------------+------------------------------------+------------------------------------+-----------------------------------+-------------------------+----------------------------------------------+-------------------------------------------+------------------------------------------+---------------------------------+
; Name                                         ; currentState.TState_BCD2 ; currentState.TState_BCD1 ; currentState.TState_SaveReg_Store ; currentState.TState_SaveReg_PrepareAddress ; currentState.TState_LoadReg_Store ; currentState.TState_LoadReg_PrepareAddress ; currentState.TState_Call ; currentState.TState_Return ; currentState.TState_Draw_Increment ; currentState.TState_Draw_WriteLine ; currentState.TState_Draw_ReadLine ; currentState.TState_Cls ; currentState.TState_Fetch_ParseAndInitOpcode ; currentState.TState_Fetch_StoreSecondByte ; currentState.TState_Fetch_StoreFirstByte ; currentState.TState_Fetch_Begin ;
+----------------------------------------------+--------------------------+--------------------------+-----------------------------------+--------------------------------------------+-----------------------------------+--------------------------------------------+--------------------------+----------------------------+------------------------------------+------------------------------------+-----------------------------------+-------------------------+----------------------------------------------+-------------------------------------------+------------------------------------------+---------------------------------+
; currentState.TState_Fetch_Begin              ; 0                        ; 0                        ; 0                                 ; 0                                          ; 0                                 ; 0                                          ; 0                        ; 0                          ; 0                                  ; 0                                  ; 0                                 ; 0                       ; 0                                            ; 0                                         ; 0                                        ; 0                               ;
; currentState.TState_Fetch_StoreFirstByte     ; 0                        ; 0                        ; 0                                 ; 0                                          ; 0                                 ; 0                                          ; 0                        ; 0                          ; 0                                  ; 0                                  ; 0                                 ; 0                       ; 0                                            ; 0                                         ; 1                                        ; 1                               ;
; currentState.TState_Fetch_StoreSecondByte    ; 0                        ; 0                        ; 0                                 ; 0                                          ; 0                                 ; 0                                          ; 0                        ; 0                          ; 0                                  ; 0                                  ; 0                                 ; 0                       ; 0                                            ; 1                                         ; 0                                        ; 1                               ;
; currentState.TState_Fetch_ParseAndInitOpcode ; 0                        ; 0                        ; 0                                 ; 0                                          ; 0                                 ; 0                                          ; 0                        ; 0                          ; 0                                  ; 0                                  ; 0                                 ; 0                       ; 1                                            ; 0                                         ; 0                                        ; 1                               ;
; currentState.TState_Cls                      ; 0                        ; 0                        ; 0                                 ; 0                                          ; 0                                 ; 0                                          ; 0                        ; 0                          ; 0                                  ; 0                                  ; 0                                 ; 1                       ; 0                                            ; 0                                         ; 0                                        ; 1                               ;
; currentState.TState_Draw_ReadLine            ; 0                        ; 0                        ; 0                                 ; 0                                          ; 0                                 ; 0                                          ; 0                        ; 0                          ; 0                                  ; 0                                  ; 1                                 ; 0                       ; 0                                            ; 0                                         ; 0                                        ; 1                               ;
; currentState.TState_Draw_WriteLine           ; 0                        ; 0                        ; 0                                 ; 0                                          ; 0                                 ; 0                                          ; 0                        ; 0                          ; 0                                  ; 1                                  ; 0                                 ; 0                       ; 0                                            ; 0                                         ; 0                                        ; 1                               ;
; currentState.TState_Draw_Increment           ; 0                        ; 0                        ; 0                                 ; 0                                          ; 0                                 ; 0                                          ; 0                        ; 0                          ; 1                                  ; 0                                  ; 0                                 ; 0                       ; 0                                            ; 0                                         ; 0                                        ; 1                               ;
; currentState.TState_Return                   ; 0                        ; 0                        ; 0                                 ; 0                                          ; 0                                 ; 0                                          ; 0                        ; 1                          ; 0                                  ; 0                                  ; 0                                 ; 0                       ; 0                                            ; 0                                         ; 0                                        ; 1                               ;
; currentState.TState_Call                     ; 0                        ; 0                        ; 0                                 ; 0                                          ; 0                                 ; 0                                          ; 1                        ; 0                          ; 0                                  ; 0                                  ; 0                                 ; 0                       ; 0                                            ; 0                                         ; 0                                        ; 1                               ;
; currentState.TState_LoadReg_PrepareAddress   ; 0                        ; 0                        ; 0                                 ; 0                                          ; 0                                 ; 1                                          ; 0                        ; 0                          ; 0                                  ; 0                                  ; 0                                 ; 0                       ; 0                                            ; 0                                         ; 0                                        ; 1                               ;
; currentState.TState_LoadReg_Store            ; 0                        ; 0                        ; 0                                 ; 0                                          ; 1                                 ; 0                                          ; 0                        ; 0                          ; 0                                  ; 0                                  ; 0                                 ; 0                       ; 0                                            ; 0                                         ; 0                                        ; 1                               ;
; currentState.TState_SaveReg_PrepareAddress   ; 0                        ; 0                        ; 0                                 ; 1                                          ; 0                                 ; 0                                          ; 0                        ; 0                          ; 0                                  ; 0                                  ; 0                                 ; 0                       ; 0                                            ; 0                                         ; 0                                        ; 1                               ;
; currentState.TState_SaveReg_Store            ; 0                        ; 0                        ; 1                                 ; 0                                          ; 0                                 ; 0                                          ; 0                        ; 0                          ; 0                                  ; 0                                  ; 0                                 ; 0                       ; 0                                            ; 0                                         ; 0                                        ; 1                               ;
; currentState.TState_BCD1                     ; 0                        ; 1                        ; 0                                 ; 0                                          ; 0                                 ; 0                                          ; 0                        ; 0                          ; 0                                  ; 0                                  ; 0                                 ; 0                       ; 0                                            ; 0                                         ; 0                                        ; 1                               ;
; currentState.TState_BCD2                     ; 1                        ; 0                        ; 0                                 ; 0                                          ; 0                                 ; 0                                          ; 0                        ; 0                          ; 0                                  ; 0                                  ; 0                                 ; 0                       ; 0                                            ; 0                                         ; 0                                        ; 1                               ;
+----------------------------------------------+--------------------------+--------------------------+-----------------------------------+--------------------------------------------+-----------------------------------+--------------------------------------------+--------------------------+----------------------------+------------------------------------+------------------------------------+-----------------------------------+-------------------------+----------------------------------------------+-------------------------------------------+------------------------------------------+---------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Entry|nextState                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+-----------------------+-----------------------+--------------------------------+-----------------------------------------+--------------------------------+-----------------------------------------+-----------------------+-------------------------+---------------------------------+---------------------------------+--------------------------------+----------------------+-------------------------------------------+----------------------------------------+---------------------------------------+------------------------------+
; Name                                      ; nextState.TState_BCD2 ; nextState.TState_BCD1 ; nextState.TState_SaveReg_Store ; nextState.TState_SaveReg_PrepareAddress ; nextState.TState_LoadReg_Store ; nextState.TState_LoadReg_PrepareAddress ; nextState.TState_Call ; nextState.TState_Return ; nextState.TState_Draw_Increment ; nextState.TState_Draw_WriteLine ; nextState.TState_Draw_ReadLine ; nextState.TState_Cls ; nextState.TState_Fetch_ParseAndInitOpcode ; nextState.TState_Fetch_StoreSecondByte ; nextState.TState_Fetch_StoreFirstByte ; nextState.TState_Fetch_Begin ;
+-------------------------------------------+-----------------------+-----------------------+--------------------------------+-----------------------------------------+--------------------------------+-----------------------------------------+-----------------------+-------------------------+---------------------------------+---------------------------------+--------------------------------+----------------------+-------------------------------------------+----------------------------------------+---------------------------------------+------------------------------+
; nextState.TState_Fetch_Begin              ; 0                     ; 0                     ; 0                              ; 0                                       ; 0                              ; 0                                       ; 0                     ; 0                       ; 0                               ; 0                               ; 0                              ; 0                    ; 0                                         ; 0                                      ; 0                                     ; 0                            ;
; nextState.TState_Fetch_StoreFirstByte     ; 0                     ; 0                     ; 0                              ; 0                                       ; 0                              ; 0                                       ; 0                     ; 0                       ; 0                               ; 0                               ; 0                              ; 0                    ; 0                                         ; 0                                      ; 1                                     ; 1                            ;
; nextState.TState_Fetch_StoreSecondByte    ; 0                     ; 0                     ; 0                              ; 0                                       ; 0                              ; 0                                       ; 0                     ; 0                       ; 0                               ; 0                               ; 0                              ; 0                    ; 0                                         ; 1                                      ; 0                                     ; 1                            ;
; nextState.TState_Fetch_ParseAndInitOpcode ; 0                     ; 0                     ; 0                              ; 0                                       ; 0                              ; 0                                       ; 0                     ; 0                       ; 0                               ; 0                               ; 0                              ; 0                    ; 1                                         ; 0                                      ; 0                                     ; 1                            ;
; nextState.TState_Cls                      ; 0                     ; 0                     ; 0                              ; 0                                       ; 0                              ; 0                                       ; 0                     ; 0                       ; 0                               ; 0                               ; 0                              ; 1                    ; 0                                         ; 0                                      ; 0                                     ; 1                            ;
; nextState.TState_Draw_ReadLine            ; 0                     ; 0                     ; 0                              ; 0                                       ; 0                              ; 0                                       ; 0                     ; 0                       ; 0                               ; 0                               ; 1                              ; 0                    ; 0                                         ; 0                                      ; 0                                     ; 1                            ;
; nextState.TState_Draw_WriteLine           ; 0                     ; 0                     ; 0                              ; 0                                       ; 0                              ; 0                                       ; 0                     ; 0                       ; 0                               ; 1                               ; 0                              ; 0                    ; 0                                         ; 0                                      ; 0                                     ; 1                            ;
; nextState.TState_Draw_Increment           ; 0                     ; 0                     ; 0                              ; 0                                       ; 0                              ; 0                                       ; 0                     ; 0                       ; 1                               ; 0                               ; 0                              ; 0                    ; 0                                         ; 0                                      ; 0                                     ; 1                            ;
; nextState.TState_Return                   ; 0                     ; 0                     ; 0                              ; 0                                       ; 0                              ; 0                                       ; 0                     ; 1                       ; 0                               ; 0                               ; 0                              ; 0                    ; 0                                         ; 0                                      ; 0                                     ; 1                            ;
; nextState.TState_Call                     ; 0                     ; 0                     ; 0                              ; 0                                       ; 0                              ; 0                                       ; 1                     ; 0                       ; 0                               ; 0                               ; 0                              ; 0                    ; 0                                         ; 0                                      ; 0                                     ; 1                            ;
; nextState.TState_LoadReg_PrepareAddress   ; 0                     ; 0                     ; 0                              ; 0                                       ; 0                              ; 1                                       ; 0                     ; 0                       ; 0                               ; 0                               ; 0                              ; 0                    ; 0                                         ; 0                                      ; 0                                     ; 1                            ;
; nextState.TState_LoadReg_Store            ; 0                     ; 0                     ; 0                              ; 0                                       ; 1                              ; 0                                       ; 0                     ; 0                       ; 0                               ; 0                               ; 0                              ; 0                    ; 0                                         ; 0                                      ; 0                                     ; 1                            ;
; nextState.TState_SaveReg_PrepareAddress   ; 0                     ; 0                     ; 0                              ; 1                                       ; 0                              ; 0                                       ; 0                     ; 0                       ; 0                               ; 0                               ; 0                              ; 0                    ; 0                                         ; 0                                      ; 0                                     ; 1                            ;
; nextState.TState_SaveReg_Store            ; 0                     ; 0                     ; 1                              ; 0                                       ; 0                              ; 0                                       ; 0                     ; 0                       ; 0                               ; 0                               ; 0                              ; 0                    ; 0                                         ; 0                                      ; 0                                     ; 1                            ;
; nextState.TState_BCD1                     ; 0                     ; 1                     ; 0                              ; 0                                       ; 0                              ; 0                                       ; 0                     ; 0                       ; 0                               ; 0                               ; 0                              ; 0                    ; 0                                         ; 0                                      ; 0                                     ; 1                            ;
; nextState.TState_BCD2                     ; 1                     ; 0                     ; 0                              ; 0                                       ; 0                              ; 0                                       ; 0                     ; 0                       ; 0                               ; 0                               ; 0                              ; 0                    ; 0                                         ; 0                                      ; 0                                     ; 1                            ;
+-------------------------------------------+-----------------------+-----------------------+--------------------------------+-----------------------------------------+--------------------------------+-----------------------------------------+-----------------------+-------------------------+---------------------------------+---------------------------------+--------------------------------+----------------------+-------------------------------------------+----------------------------------------+---------------------------------------+------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                           ;
+---------------------------------------------------------------------+----------------------------------------+
; Register name                                                       ; Reason for Removal                     ;
+---------------------------------------------------------------------+----------------------------------------+
; vga_outColor[1]                                                     ; Stuck at GND due to stuck port data_in ;
; prev_keyPress[4..15]                                                ; Stuck at GND due to stuck port data_in ;
; VgaGenerator:e_vgaController|clockDivider:e_clockDivider|counter[0] ; Stuck at GND due to stuck port data_in ;
; reg_i[12..15]                                                       ; Lost fanout                            ;
; reg_pc[12..15]                                                      ; Lost fanout                            ;
; stack~36                                                            ; Lost fanout                            ;
; stack~52                                                            ; Lost fanout                            ;
; stack~68                                                            ; Lost fanout                            ;
; stack~84                                                            ; Lost fanout                            ;
; stack~100                                                           ; Lost fanout                            ;
; stack~116                                                           ; Lost fanout                            ;
; stack~132                                                           ; Lost fanout                            ;
; stack~148                                                           ; Lost fanout                            ;
; stack~164                                                           ; Lost fanout                            ;
; stack~180                                                           ; Lost fanout                            ;
; stack~196                                                           ; Lost fanout                            ;
; stack~212                                                           ; Lost fanout                            ;
; stack~228                                                           ; Lost fanout                            ;
; stack~244                                                           ; Lost fanout                            ;
; stack~260                                                           ; Lost fanout                            ;
; stack~276                                                           ; Lost fanout                            ;
; stack~35                                                            ; Lost fanout                            ;
; stack~51                                                            ; Lost fanout                            ;
; stack~67                                                            ; Lost fanout                            ;
; stack~83                                                            ; Lost fanout                            ;
; stack~99                                                            ; Lost fanout                            ;
; stack~115                                                           ; Lost fanout                            ;
; stack~131                                                           ; Lost fanout                            ;
; stack~147                                                           ; Lost fanout                            ;
; stack~163                                                           ; Lost fanout                            ;
; stack~179                                                           ; Lost fanout                            ;
; stack~195                                                           ; Lost fanout                            ;
; stack~211                                                           ; Lost fanout                            ;
; stack~227                                                           ; Lost fanout                            ;
; stack~243                                                           ; Lost fanout                            ;
; stack~259                                                           ; Lost fanout                            ;
; stack~275                                                           ; Lost fanout                            ;
; stack~34                                                            ; Lost fanout                            ;
; stack~50                                                            ; Lost fanout                            ;
; stack~66                                                            ; Lost fanout                            ;
; stack~82                                                            ; Lost fanout                            ;
; stack~98                                                            ; Lost fanout                            ;
; stack~114                                                           ; Lost fanout                            ;
; stack~130                                                           ; Lost fanout                            ;
; stack~146                                                           ; Lost fanout                            ;
; stack~162                                                           ; Lost fanout                            ;
; stack~178                                                           ; Lost fanout                            ;
; stack~194                                                           ; Lost fanout                            ;
; stack~210                                                           ; Lost fanout                            ;
; stack~226                                                           ; Lost fanout                            ;
; stack~242                                                           ; Lost fanout                            ;
; stack~258                                                           ; Lost fanout                            ;
; stack~274                                                           ; Lost fanout                            ;
; stack~33                                                            ; Lost fanout                            ;
; stack~49                                                            ; Lost fanout                            ;
; stack~65                                                            ; Lost fanout                            ;
; stack~81                                                            ; Lost fanout                            ;
; stack~97                                                            ; Lost fanout                            ;
; stack~113                                                           ; Lost fanout                            ;
; stack~129                                                           ; Lost fanout                            ;
; stack~145                                                           ; Lost fanout                            ;
; stack~161                                                           ; Lost fanout                            ;
; stack~177                                                           ; Lost fanout                            ;
; stack~193                                                           ; Lost fanout                            ;
; stack~209                                                           ; Lost fanout                            ;
; stack~225                                                           ; Lost fanout                            ;
; stack~241                                                           ; Lost fanout                            ;
; stack~257                                                           ; Lost fanout                            ;
; stack~273                                                           ; Lost fanout                            ;
; stack_pointer[4..31]                                                ; Lost fanout                            ;
; Total Number of Removed Registers = 114                             ;                                        ;
+---------------------------------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                ;
+------------------+---------------------------+---------------------------------------------------------------------------------------------+
; Register name    ; Reason for Removal        ; Registers Removed due to This Register                                                      ;
+------------------+---------------------------+---------------------------------------------------------------------------------------------+
; prev_keyPress[4] ; Stuck at GND              ; reg_pc[15], reg_pc[14], reg_pc[13], reg_pc[12], stack~116, stack~180, stack~196, stack~212, ;
;                  ; due to stuck port data_in ; stack~244, stack~131, stack~179, stack~195, stack~211, stack~259, stack~114, stack~130,     ;
;                  ;                           ; stack~146, stack~178, stack~258, stack~113, stack~145, stack~177, stack~193, stack~241      ;
; reg_i[15]        ; Lost Fanouts              ; reg_i[14], reg_i[13], reg_i[12]                                                             ;
+------------------+---------------------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 709   ;
; Number of registers using Synchronous Clear  ; 116   ;
; Number of registers using Synchronous Load   ; 178   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 570   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; current_opcode[9]                      ; 58      ;
; current_opcode[4]                      ; 59      ;
; current_opcode[12]                     ; 48      ;
; current_opcode[13]                     ; 51      ;
; reg_pc[9]                              ; 8       ;
; Total number of inverted registers = 5 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Entry|reg_delay[1]                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Entry|vram_a_addr[4]               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Entry|nextState_delay[7]           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Entry|reg_i[13]                    ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; |Entry|reg_i[10]                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Entry|stack_pointer[26]            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |Entry|draw_counter[24]             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |Entry|cls_counter[29]              ;
; 7:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |Entry|regLoadSave_counter[15]      ;
; 21:1               ; 8 bits    ; 112 LEs       ; 96 LEs               ; 16 LEs                 ; Yes        ; |Entry|ram_data[2]                  ;
; 10:1               ; 11 bits   ; 66 LEs        ; 22 LEs               ; 44 LEs                 ; Yes        ; |Entry|ram_addr[5]                  ;
; 14:1               ; 6 bits    ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |Entry|regs_generic[14][5]          ;
; 14:1               ; 6 bits    ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |Entry|regs_generic[13][5]          ;
; 14:1               ; 6 bits    ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |Entry|regs_generic[12][6]          ;
; 14:1               ; 6 bits    ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |Entry|regs_generic[11][6]          ;
; 14:1               ; 6 bits    ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |Entry|regs_generic[10][6]          ;
; 14:1               ; 6 bits    ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |Entry|regs_generic[9][1]           ;
; 14:1               ; 6 bits    ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |Entry|regs_generic[8][5]           ;
; 14:1               ; 6 bits    ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |Entry|regs_generic[7][4]           ;
; 14:1               ; 6 bits    ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |Entry|regs_generic[6][1]           ;
; 14:1               ; 6 bits    ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |Entry|regs_generic[5][3]           ;
; 14:1               ; 6 bits    ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |Entry|regs_generic[4][1]           ;
; 14:1               ; 6 bits    ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |Entry|regs_generic[3][1]           ;
; 14:1               ; 6 bits    ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |Entry|regs_generic[2][6]           ;
; 14:1               ; 6 bits    ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |Entry|regs_generic[1][5]           ;
; 14:1               ; 6 bits    ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |Entry|regs_generic[0][3]           ;
; 44:1               ; 4 bits    ; 116 LEs       ; 8 LEs                ; 108 LEs                ; Yes        ; |Entry|reg_pc[15]                   ;
; 44:1               ; 9 bits    ; 261 LEs       ; 18 LEs               ; 243 LEs                ; Yes        ; |Entry|reg_pc[4]                    ;
; 40:1               ; 7 bits    ; 182 LEs       ; 35 LEs               ; 147 LEs                ; Yes        ; |Entry|regs_generic[15][5]          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Entry|Disp4x7Seg:e_disp4x7seg|Mux6 ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |Entry|regs_generic                 ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Entry|Mux29                        ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Entry|Mux38                        ;
; 6:1                ; 12 bits   ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; No         ; |Entry|nextState                    ;
; 20:1               ; 3 bits    ; 39 LEs        ; 18 LEs               ; 21 LEs                 ; No         ; |Entry|nextState                    ;
; 9:1                ; 6 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Entry|regs_generic                 ;
; 9:1                ; 12 bits   ; 72 LEs        ; 60 LEs               ; 12 LEs                 ; No         ; |Entry|Add3                         ;
; 9:1                ; 12 bits   ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; No         ; |Entry|Add3                         ;
; 62:1               ; 2 bits    ; 82 LEs        ; 82 LEs               ; 0 LEs                  ; No         ; |Entry|Mux52                        ;
; 63:1               ; 2 bits    ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |Entry|Mux48                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for Vram:e_vram|altsyncram:altsyncram_component|altsyncram_j4p3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for Ram:e_ram|altsyncram:altsyncram_component|altsyncram_ugr3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Vram:e_vram|altsyncram:altsyncram_component ;
+------------------------------------+-----------------+-----------------------------------+
; Parameter Name                     ; Value           ; Type                              ;
+------------------------------------+-----------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1               ; Untyped                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT ; Untyped                           ;
; WIDTH_A                            ; 64              ; Signed Integer                    ;
; WIDTHAD_A                          ; 5               ; Signed Integer                    ;
; NUMWORDS_A                         ; 32              ; Signed Integer                    ;
; OUTDATA_REG_A                      ; CLOCK0          ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE            ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                           ;
; WIDTH_B                            ; 64              ; Signed Integer                    ;
; WIDTHAD_B                          ; 5               ; Signed Integer                    ;
; NUMWORDS_B                         ; 32              ; Signed Integer                    ;
; INDATA_REG_B                       ; CLOCK0          ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0          ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0          ; Untyped                           ;
; OUTDATA_REG_B                      ; CLOCK0          ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE            ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1               ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1               ; Signed Integer                    ;
; RAM_BLOCK_TYPE                     ; AUTO            ; Untyped                           ;
; BYTE_SIZE                          ; 8               ; Signed Integer                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA        ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA        ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA        ; Untyped                           ;
; INIT_FILE                          ; initVRAM.hex    ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0               ; Signed Integer                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS          ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS          ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS          ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS          ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN ; Untyped                           ;
; ENABLE_ECC                         ; FALSE           ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE           ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3               ; Signed Integer                    ;
; DEVICE_FAMILY                      ; Cyclone IV E    ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_j4p3 ; Untyped                           ;
+------------------------------------+-----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Ram:e_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                    ;
; WIDTH_A                            ; 8                    ; Signed Integer             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Signed Integer             ;
; WIDTHAD_B                          ; 1                    ; Signed Integer             ;
; NUMWORDS_B                         ; 0                    ; Signed Integer             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; initRAM.mif          ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_ugr3      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VgaGenerator:e_vgaController ;
+-------------------+----------+--------------------------------------------+
; Parameter Name    ; Value    ; Type                                       ;
+-------------------+----------+--------------------------------------------+
; clkfreq           ; 50000000 ; Signed Integer                             ;
; pixelfreq         ; 25175000 ; Signed Integer                             ;
; hsync_visiblearea ; 640      ; Signed Integer                             ;
; hsync_frontporch  ; 16       ; Signed Integer                             ;
; hsync_syncpulse   ; 96       ; Signed Integer                             ;
; hsync_backporch   ; 48       ; Signed Integer                             ;
; vsync_visiblearea ; 480      ; Signed Integer                             ;
; vsync_frontporch  ; 11       ; Signed Integer                             ;
; vsync_syncpulse   ; 2        ; Signed Integer                             ;
; vsync_backporch   ; 31       ; Signed Integer                             ;
+-------------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VgaGenerator:e_vgaController|clockDivider:e_clockDivider ;
+----------------+----------+---------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                      ;
+----------------+----------+---------------------------------------------------------------------------+
; inclock_speed  ; 50000000 ; Signed Integer                                                            ;
; outclock_speed ; 25175000 ; Signed Integer                                                            ;
+----------------+----------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Disp4x7Seg:e_disp4x7seg|clockDivider:e_clockDivider ;
+----------------+----------+----------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                 ;
+----------------+----------+----------------------------------------------------------------------+
; inclock_speed  ; 50000000 ; Signed Integer                                                       ;
; outclock_speed ; 1000     ; Signed Integer                                                       ;
+----------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                ;
; LPM_WIDTHD             ; 8              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_q9m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                ;
; LPM_WIDTHD             ; 8              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_q9m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_mhm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 2                                           ;
; Entity Instance                           ; Vram:e_vram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                             ;
;     -- WIDTH_A                            ; 64                                          ;
;     -- NUMWORDS_A                         ; 32                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 64                                          ;
;     -- NUMWORDS_B                         ; 32                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                      ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                    ;
; Entity Instance                           ; Ram:e_ram|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                 ;
;     -- WIDTH_A                            ; 8                                           ;
;     -- NUMWORDS_A                         ; 4096                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 0                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
+-------------------------------------------+---------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "Disp4x7Seg:e_disp4x7seg" ;
+---------------+-------+----------+------------------+
; Port          ; Type  ; Severity ; Details          ;
+---------------+-------+----------+------------------+
; in_7seg[3][0] ; Input ; Info     ; Stuck at GND     ;
; in_7seg[2][0] ; Input ; Info     ; Stuck at GND     ;
; in_7seg[1][0] ; Input ; Info     ; Stuck at GND     ;
; in_7seg[0][0] ; Input ; Info     ; Stuck at GND     ;
+---------------+-------+----------+------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VgaGenerator:e_vgaController"                                                                   ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; out_isdisplaying ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "Vram:e_vram"  ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; data_b ; Input ; Info     ; Stuck at GND ;
; wren_b ; Input ; Info     ; Stuck at GND ;
+--------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 27                          ;
; cycloneiii_ff         ; 709                         ;
;     ENA               ; 318                         ;
;     ENA SCLR          ; 74                          ;
;     ENA SLD           ; 178                         ;
;     SCLR              ; 42                          ;
;     plain             ; 97                          ;
; cycloneiii_lcell_comb ; 3454                        ;
;     arith             ; 414                         ;
;         2 data inputs ; 274                         ;
;         3 data inputs ; 140                         ;
;     normal            ; 3040                        ;
;         0 data inputs ; 18                          ;
;         1 data inputs ; 40                          ;
;         2 data inputs ; 281                         ;
;         3 data inputs ; 603                         ;
;         4 data inputs ; 2098                        ;
; cycloneiii_ram_block  ; 72                          ;
;                       ;                             ;
; Max LUT depth         ; 58.00                       ;
; Average LUT depth     ; 21.89                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Sun Jan 19 22:17:21 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off chip8 -c Entry
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file vram.vhd
    Info (12022): Found design unit 1: Vram-SYN File: E:/chip8/fpga/vram.vhd Line: 59
    Info (12023): Found entity 1: Vram File: E:/chip8/fpga/vram.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file vgagenerator.vhd
    Info (12022): Found design unit 1: VgaGenerator-behaviour File: E:/chip8/fpga/vgaGenerator.vhd Line: 34
    Info (12023): Found entity 1: VgaGenerator File: E:/chip8/fpga/vgaGenerator.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: Ram-SYN File: E:/chip8/fpga/ram.vhd Line: 55
    Info (12023): Found entity 1: Ram File: E:/chip8/fpga/ram.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file entry.vhd
    Info (12022): Found design unit 1: Entry-behaviour File: E:/chip8/fpga/entry.vhd Line: 28
    Info (12023): Found entity 1: Entry File: E:/chip8/fpga/entry.vhd Line: 9
Info (12021): Found 2 design units, including 0 entities, in source file disp4x7seg_types.vhd
    Info (12022): Found design unit 1: Disp4x7Seg_Types File: E:/chip8/fpga/disp4x7Seg_Types.vhd Line: 6
    Info (12022): Found design unit 2: Disp4x7Seg_Types-body File: E:/chip8/fpga/disp4x7Seg_Types.vhd Line: 49
Info (12021): Found 2 design units, including 1 entities, in source file disp4x7seg.vhd
    Info (12022): Found design unit 1: Disp4x7Seg-behaviour File: E:/chip8/fpga/disp4x7Seg.vhd Line: 19
    Info (12023): Found entity 1: Disp4x7Seg File: E:/chip8/fpga/disp4x7Seg.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file clockdivider.vhd
    Info (12022): Found design unit 1: clockDivider-behaviour File: E:/chip8/fpga/clockDivider.vhd Line: 16
    Info (12023): Found entity 1: clockDivider File: E:/chip8/fpga/clockDivider.vhd Line: 5
Info (12127): Elaborating entity "Entry" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at entry.vhd(100): used explicit default value for signal "notBuzzer" because signal was never assigned a value File: E:/chip8/fpga/entry.vhd Line: 100
Warning (10036): Verilog HDL or VHDL warning at entry.vhd(105): object "vga_isDisplaying" assigned a value but never read File: E:/chip8/fpga/entry.vhd Line: 105
Info (12128): Elaborating entity "Vram" for hierarchy "Vram:e_vram" File: E:/chip8/fpga/entry.vhd Line: 201
Info (12128): Elaborating entity "altsyncram" for hierarchy "Vram:e_vram|altsyncram:altsyncram_component" File: E:/chip8/fpga/vram.vhd Line: 68
Info (12130): Elaborated megafunction instantiation "Vram:e_vram|altsyncram:altsyncram_component" File: E:/chip8/fpga/vram.vhd Line: 68
Info (12133): Instantiated megafunction "Vram:e_vram|altsyncram:altsyncram_component" with the following parameter: File: E:/chip8/fpga/vram.vhd Line: 68
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "initVRAM.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_b" = "OLD_DATA"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_b" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j4p3.tdf
    Info (12023): Found entity 1: altsyncram_j4p3 File: E:/chip8/fpga/db/altsyncram_j4p3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_j4p3" for hierarchy "Vram:e_vram|altsyncram:altsyncram_component|altsyncram_j4p3:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File E:/chip8/fpga/initVRAM.hex -- setting all initial values to 0 File: E:/chip8/fpga/vram.vhd Line: 68
Info (12128): Elaborating entity "Ram" for hierarchy "Ram:e_ram" File: E:/chip8/fpga/entry.vhd Line: 215
Info (12128): Elaborating entity "altsyncram" for hierarchy "Ram:e_ram|altsyncram:altsyncram_component" File: E:/chip8/fpga/ram.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "Ram:e_ram|altsyncram:altsyncram_component" File: E:/chip8/fpga/ram.vhd Line: 62
Info (12133): Instantiated megafunction "Ram:e_ram|altsyncram:altsyncram_component" with the following parameter: File: E:/chip8/fpga/ram.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "initRAM.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ugr3.tdf
    Info (12023): Found entity 1: altsyncram_ugr3 File: E:/chip8/fpga/db/altsyncram_ugr3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ugr3" for hierarchy "Ram:e_ram|altsyncram:altsyncram_component|altsyncram_ugr3:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113028): 3319 out of 4096 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 2 warnings found, and 2 warnings are reported. File: E:/chip8/fpga/initRAM.mif Line: 1
    Warning (113027): Addresses ranging from 80 to 511 are not initialized File: E:/chip8/fpga/initRAM.mif Line: 1
    Warning (113027): Addresses ranging from 1209 to 4095 are not initialized File: E:/chip8/fpga/initRAM.mif Line: 1
Info (12128): Elaborating entity "VgaGenerator" for hierarchy "VgaGenerator:e_vgaController" File: E:/chip8/fpga/entry.vhd Line: 225
Info (12128): Elaborating entity "clockDivider" for hierarchy "VgaGenerator:e_vgaController|clockDivider:e_clockDivider" File: E:/chip8/fpga/vgaGenerator.vhd Line: 59
Info (12128): Elaborating entity "Disp4x7Seg" for hierarchy "Disp4x7Seg:e_disp4x7seg" File: E:/chip8/fpga/entry.vhd Line: 255
Info (12128): Elaborating entity "clockDivider" for hierarchy "Disp4x7Seg:e_disp4x7seg|clockDivider:e_clockDivider" File: E:/chip8/fpga/disp4x7Seg.vhd Line: 35
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "stack" is uninferred due to asynchronous read logic File: E:/chip8/fpga/entry.vhd Line: 154
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: E:/chip8/fpga/entry.vhd Line: 630
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: E:/chip8/fpga/entry.vhd Line: 630
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: E:/chip8/fpga/entry.vhd Line: 505
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: E:/chip8/fpga/entry.vhd Line: 637
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod1" File: E:/chip8/fpga/entry.vhd Line: 630
Info (12133): Instantiated megafunction "lpm_divide:Mod1" with the following parameter: File: E:/chip8/fpga/entry.vhd Line: 630
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf
    Info (12023): Found entity 1: lpm_divide_q9m File: E:/chip8/fpga/db/lpm_divide_q9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fkh File: E:/chip8/fpga/db/sign_div_unsign_fkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf
    Info (12023): Found entity 1: alt_u_div_i4f File: E:/chip8/fpga/db/alt_u_div_i4f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: E:/chip8/fpga/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: E:/chip8/fpga/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: E:/chip8/fpga/entry.vhd Line: 630
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: E:/chip8/fpga/entry.vhd Line: 630
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf
    Info (12023): Found entity 1: lpm_divide_jhm File: E:/chip8/fpga/db/lpm_divide_jhm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: E:/chip8/fpga/db/sign_div_unsign_bkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf
    Info (12023): Found entity 1: alt_u_div_a4f File: E:/chip8/fpga/db/alt_u_div_a4f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: E:/chip8/fpga/entry.vhd Line: 505
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: E:/chip8/fpga/entry.vhd Line: 505
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div1" File: E:/chip8/fpga/entry.vhd Line: 637
Info (12133): Instantiated megafunction "lpm_divide:Div1" with the following parameter: File: E:/chip8/fpga/entry.vhd Line: 637
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf
    Info (12023): Found entity 1: lpm_divide_mhm File: E:/chip8/fpga/db/lpm_divide_mhm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ekh File: E:/chip8/fpga/db/sign_div_unsign_ekh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf
    Info (12023): Found entity 1: alt_u_div_g4f File: E:/chip8/fpga/db/alt_u_div_g4f.tdf Line: 27
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "out_buzzer" is stuck at VCC File: E:/chip8/fpga/entry.vhd Line: 16
    Warning (13410): Pin "out_7seg[0]" is stuck at VCC File: E:/chip8/fpga/entry.vhd Line: 19
    Warning (13410): Pin "out_vgaRGB[1]" is stuck at GND File: E:/chip8/fpga/entry.vhd Line: 24
Info (286030): Timing-Driven Synthesis is running
Info (17049): 100 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3842 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 22 output pins
    Info (21061): Implemented 3743 logic cells
    Info (21064): Implemented 72 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4910 megabytes
    Info: Processing ended: Sun Jan 19 22:17:40 2025
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:29


