<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>ADDSUBPD—Packed Double-FP Add/Subtract</title>
</head>
<body>
<h1 id="addsubpd-packed-double-fp-add-subtract">ADDSUBPD—Packed Double-FP Add/Subtract</h1>
<table>
<tr>
	<td>Opcode/Instruction</td>
	<td>Op/En</td>
	<td>64/32-bit Mode</td>
	<td>CPUID Feature Flag</td>
	<td>Description</td>
</tr>
<tr>
	<td>66 0F D0 /r</td>
	<td>RM</td>
	<td>V/V</td>
	<td>SSE3</td>
	<td>Add/subtract double-precision floating-point ADDSUBPD xmm1, xmm2/m128</td>
</tr>
<tr>
	<td>VEX.NDS.128.66.0F.WIG D0 /r</td>
	<td>RVM</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Add/subtract packed double-precision VADDSUBPD xmm1, xmm2, xmm3/m128xmm2 and stores result in xmm1.</td>
</tr>
<tr>
	<td>VEX.NDS.256.66.0F.WIG D0 /r</td>
	<td>RVM</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Add / subtract packed double-precision VADDSUBPD ymm1, ymm2, ymm3/m256ymm2 and stores result in ymm1.</td>
</tr>
</table>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td>
</tr>
<tr>
	<td>RM</td>
	<td>ModRM:reg (r, w)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
	<td>NA</td>
</tr>
<tr>
	<td>RVM</td>
	<td>ModRM:reg (w)</td>
	<td>VEX.vvvv (r)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>Adds odd-numbered double-precision floating-point values of the first source operand (second operand) with the corresponding double-precision floating-point values from the second source operand (third operand); stores the result in the odd-numbered values of the destination operand (first operand). Subtracts the even-numbered double-precision floating-point values from the second source operand from the corresponding double-precision floating values in the first source operand; stores the result into the even-numbered values of the destination operand.</p>
<p>In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15). 128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified. See Figure 3-3. VEX.128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed. VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.</p>
<p>ADDSUBPD xmm1, xmm2/m128</p>
<table>
<tr>
	<td>[127:64]</td>
	<td>[63:0]</td>
	<td>xmm2/m128</td>
</tr>
</table>
<p>RESULT:</p>
<table>
<tr>
	<td>xmm1[127:64] + xmm2/m128[127:64]</td>
	<td>xmm1[63:0] - xmm2/m128[63:0]xmm1</td>
</tr>
<tr>
	<td>[127:64]</td>
	<td>[63:0]</td>
</tr>
<tr>
	<td>Figure 3-3.</td>
	<td>ADDSUBPD—Packed Double-FP Add/Subtract</td>
</tr>
</table>
<h2 id="operation">Operation</h2>
<pre>ADDSUBPD (128-bit Legacy SSE version)
DEST[63:0] ← DEST[63:0] - SRC[63:0]
DEST[127:64] ← DEST[127:64] + SRC[127:64]
DEST[VLMAX-1:128] (Unmodified)
VADDSUBPD (VEX.128 encoded version)
DEST[63:0] ← SRC1[63:0] - SRC2[63:0]
DEST[127:64] ← SRC1[127:64] + SRC2[127:64]
DEST[VLMAX-1:128] ← 0
VADDSUBPD (VEX.256 encoded version)
DEST[63:0] ← SRC1[63:0] - SRC2[63:0]
DEST[127:64] ← SRC1[127:64] + SRC2[127:64]
DEST[191:128] ← SRC1[191:128] - SRC2[191:128]
DEST[255:192] ← SRC1[255:192] + SRC2[255:192]
</pre>
<h2 id="intel-c-c---compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent</h2>
<table>
<tr>
	<td>ADDSUBPD:</td>
	<td>__m128d _mm_addsub_pd(__m128d a, __m128d b)</td>
</tr>
<tr>
	<td>VADDSUBPD:</td>
	<td>__m256d _mm256_addsub_pd (__m256d a, __m256d b)</td>
</tr>
</table>
<h2 id="exceptions">Exceptions</h2>
<p>When the source operand is a memory operand, it must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated.</p>
<h2 id="simd-floating-point-exceptions">SIMD Floating-Point Exceptions</h2>
<p>Overflow, Underflow, Invalid, Precision, Denormal.</p>
<h2 id="other-exceptions">Other Exceptions</h2>
<p>See Exceptions Type 2.</p>
</body>
</html>
