

================================================================
== Vitis HLS Report for 'extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22'
================================================================
* Date:           Sun Mar 17 14:02:20 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ExtendedKalmanFilter
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.811 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       63|       63|  0.252 us|  0.252 us|   63|   63|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_128_22  |       61|       61|        61|          1|          1|     2|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     802|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      36|    -|
|Register         |        -|    -|    1278|      64|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|    1278|     902|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------------+---------+----+---+----+-----+
    |              Instance              |             Module            | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------------------+-------------------------------+---------+----+---+----+-----+
    |ddiv_64ns_64ns_64_59_no_dsp_1_U387  |ddiv_64ns_64ns_64_59_no_dsp_1  |        0|   0|  0|   0|    0|
    |ddiv_64ns_64ns_64_59_no_dsp_1_U388  |ddiv_64ns_64ns_64_59_no_dsp_1  |        0|   0|  0|   0|    0|
    |ddiv_64ns_64ns_64_59_no_dsp_1_U389  |ddiv_64ns_64ns_64_59_no_dsp_1  |        0|   0|  0|   0|    0|
    |ddiv_64ns_64ns_64_59_no_dsp_1_U390  |ddiv_64ns_64ns_64_59_no_dsp_1  |        0|   0|  0|   0|    0|
    +------------------------------------+-------------------------------+---------+----+---+----+-----+
    |Total                               |                               |        0|   0|  0|   0|    0|
    +------------------------------------+-------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln128_fu_302_p2        |         +|   0|  0|  11|           3|           2|
    |icmp_ln131_1_fu_258_p2     |      icmp|   0|  0|  11|           2|           3|
    |icmp_ln131_fu_296_p2       |      icmp|   0|  0|  10|           2|           1|
    |select_ln131_10_fu_373_p3  |    select|   0|  0|  64|           1|          64|
    |select_ln131_11_fu_379_p3  |    select|   0|  0|  64|           1|          64|
    |select_ln131_1_fu_272_p3   |    select|   0|  0|  64|           1|          64|
    |select_ln131_2_fu_280_p3   |    select|   0|  0|  64|           1|          64|
    |select_ln131_3_fu_288_p3   |    select|   0|  0|  64|           1|          64|
    |select_ln131_4_fu_337_p3   |    select|   0|  0|  64|           1|          64|
    |select_ln131_5_fu_343_p3   |    select|   0|  0|  64|           1|          64|
    |select_ln131_6_fu_349_p3   |    select|   0|  0|  64|           1|          64|
    |select_ln131_7_fu_355_p3   |    select|   0|  0|  64|           1|          64|
    |select_ln131_8_fu_361_p3   |    select|   0|  0|  64|           1|          64|
    |select_ln131_9_fu_367_p3   |    select|   0|  0|  64|           1|          64|
    |select_ln131_fu_264_p3     |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 802|          20|         776|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    3|          6|
    |i_fu_70                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter59_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |div_1_1_reg_586                    |  64|   0|   64|          0|
    |div_1_reg_580                      |  64|   0|   64|          0|
    |div_reg_568                        |  64|   0|   64|          0|
    |div_s_reg_574                      |  64|   0|   64|          0|
    |i_fu_70                            |   3|   0|    3|          0|
    |icmp_ln131_reg_556                 |   1|   0|    1|          0|
    |mux_case_0243446_fu_74             |  64|   0|   64|          0|
    |mux_case_0251458_fu_90             |  64|   0|   64|          0|
    |mux_case_1245449_fu_78             |  64|   0|   64|          0|
    |mux_case_1253461_fu_94             |  64|   0|   64|          0|
    |mux_case_2247452_fu_82             |  64|   0|   64|          0|
    |mux_case_2255464_fu_98             |  64|   0|   64|          0|
    |mux_case_3249455_fu_86             |  64|   0|   64|          0|
    |mux_case_3257467_fu_102            |  64|   0|   64|          0|
    |select_ln131_1_reg_541             |  64|   0|   64|          0|
    |select_ln131_2_reg_546             |  64|   0|   64|          0|
    |select_ln131_3_reg_551             |  64|   0|   64|          0|
    |select_ln131_reg_536               |  64|   0|   64|          0|
    |tmp_reg_532                        |   1|   0|    1|          0|
    |icmp_ln131_reg_556                 |  64|  32|    1|          0|
    |tmp_reg_532                        |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1278|  64| 1152|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+-----------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  extendedKalmanFilter_Pipeline_VITIS_LOOP_128_22|  return value|
|temp1_2_0_0381_reload        |   in|   64|     ap_none|                            temp1_2_0_0381_reload|        scalar|
|temp1_0_0377_reload          |   in|   64|     ap_none|                              temp1_0_0377_reload|        scalar|
|S_0_0_2_reload               |   in|   64|     ap_none|                                   S_0_0_2_reload|        scalar|
|temp1_2_1_0382_reload        |   in|   64|     ap_none|                            temp1_2_1_0382_reload|        scalar|
|temp1_1288_0378_reload       |   in|   64|     ap_none|                           temp1_1288_0378_reload|        scalar|
|S_1_1_0_reload               |   in|   64|     ap_none|                                   S_1_1_0_reload|        scalar|
|temp1_3_0_0383_reload        |   in|   64|     ap_none|                            temp1_3_0_0383_reload|        scalar|
|temp1_1_0_0379_reload        |   in|   64|     ap_none|                            temp1_1_0_0379_reload|        scalar|
|temp1_3_1_0384_reload        |   in|   64|     ap_none|                            temp1_3_1_0384_reload|        scalar|
|temp1_1_1_0380_reload        |   in|   64|     ap_none|                            temp1_1_1_0380_reload|        scalar|
|mux_case_3257467_out         |  out|   64|      ap_vld|                             mux_case_3257467_out|       pointer|
|mux_case_3257467_out_ap_vld  |  out|    1|      ap_vld|                             mux_case_3257467_out|       pointer|
|mux_case_2255464_out         |  out|   64|      ap_vld|                             mux_case_2255464_out|       pointer|
|mux_case_2255464_out_ap_vld  |  out|    1|      ap_vld|                             mux_case_2255464_out|       pointer|
|mux_case_1253461_out         |  out|   64|      ap_vld|                             mux_case_1253461_out|       pointer|
|mux_case_1253461_out_ap_vld  |  out|    1|      ap_vld|                             mux_case_1253461_out|       pointer|
|mux_case_0251458_out         |  out|   64|      ap_vld|                             mux_case_0251458_out|       pointer|
|mux_case_0251458_out_ap_vld  |  out|    1|      ap_vld|                             mux_case_0251458_out|       pointer|
|mux_case_3249455_out         |  out|   64|      ap_vld|                             mux_case_3249455_out|       pointer|
|mux_case_3249455_out_ap_vld  |  out|    1|      ap_vld|                             mux_case_3249455_out|       pointer|
|mux_case_2247452_out         |  out|   64|      ap_vld|                             mux_case_2247452_out|       pointer|
|mux_case_2247452_out_ap_vld  |  out|    1|      ap_vld|                             mux_case_2247452_out|       pointer|
|mux_case_1245449_out         |  out|   64|      ap_vld|                             mux_case_1245449_out|       pointer|
|mux_case_1245449_out_ap_vld  |  out|    1|      ap_vld|                             mux_case_1245449_out|       pointer|
|mux_case_0243446_out         |  out|   64|      ap_vld|                             mux_case_0243446_out|       pointer|
|mux_case_0243446_out_ap_vld  |  out|    1|      ap_vld|                             mux_case_0243446_out|       pointer|
+-----------------------------+-----+-----+------------+-------------------------------------------------+--------------+

