Flow report for cpu
Wed Nov 13 19:36:05 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Wed Nov 13 19:36:05 2019       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; cpu                                         ;
; Top-level Entity Name              ; cpu                                         ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE6E22C8                                 ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,302 / 6,272 ( 21 % )                      ;
;     Total combinational functions  ; 1,245 / 6,272 ( 20 % )                      ;
;     Dedicated logic registers      ; 431 / 6,272 ( 7 % )                         ;
; Total registers                    ; 431                                         ;
; Total pins                         ; 13 / 92 ( 14 % )                            ;
; Total virtual pins                 ; 136                                         ;
; Total memory bits                  ; 6,144 / 276,480 ( 2 % )                     ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                              ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 11/13/2019 19:21:53 ;
; Main task         ; Compilation         ;
; Revision Name     ; cpu                 ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                           ;
+-------------------------------------+---------------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                                 ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+---------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 1095315695930.157364411306112         ; --            ; --          ; --             ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; On                                    ; --            ; --          ; eda_simulation ;
; EDA_NETLIST_WRITER_OUTPUT_DIR       ; D:/GitHub/quartus/t3/simulation/qsim/ ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                           ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)             ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE                      ; 1 ps                                  ; --            ; --          ; eda_simulation ;
; ENABLE_SIGNALTAP                    ; On                                    ; --            ; --          ; --             ;
; IP_TOOL_NAME                        ; LPM_CONSTANT                          ; --            ; --          ; --             ;
; IP_TOOL_NAME                        ; LPM_CONSTANT                          ; --            ; --          ; --             ;
; IP_TOOL_NAME                        ; LPM_CONSTANT                          ; --            ; --          ; --             ;
; IP_TOOL_NAME                        ; LPM_CONSTANT                          ; --            ; --          ; --             ;
; IP_TOOL_NAME                        ; LPM_CONSTANT                          ; --            ; --          ; --             ;
; IP_TOOL_NAME                        ; LPM_CONSTANT                          ; --            ; --          ; --             ;
; IP_TOOL_NAME                        ; LPM_CONSTANT                          ; --            ; --          ; --             ;
; IP_TOOL_VERSION                     ; 13.1                                  ; --            ; --          ; --             ;
; IP_TOOL_VERSION                     ; 13.1                                  ; --            ; --          ; --             ;
; IP_TOOL_VERSION                     ; 13.1                                  ; --            ; --          ; --             ;
; IP_TOOL_VERSION                     ; 13.1                                  ; --            ; --          ; --             ;
; IP_TOOL_VERSION                     ; 13.1                                  ; --            ; --          ; --             ;
; IP_TOOL_VERSION                     ; 13.1                                  ; --            ; --          ; --             ;
; IP_TOOL_VERSION                     ; 13.1                                  ; --            ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                    ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                     ; --            ; --          ; --             ;
; MISC_FILE                           ; lpm_constant0.bsf                     ; --            ; --          ; --             ;
; MISC_FILE                           ; lpm_constant0.cmp                     ; --            ; --          ; --             ;
; MISC_FILE                           ; lpm_constant2.bsf                     ; --            ; --          ; --             ;
; MISC_FILE                           ; lpm_constant2.cmp                     ; --            ; --          ; --             ;
; MISC_FILE                           ; lpm_constant3.bsf                     ; --            ; --          ; --             ;
; MISC_FILE                           ; lpm_constant3.cmp                     ; --            ; --          ; --             ;
; MISC_FILE                           ; lpm_constantor.bsf                    ; --            ; --          ; --             ;
; MISC_FILE                           ; lpm_constantor.cmp                    ; --            ; --          ; --             ;
; MISC_FILE                           ; lpm_constantnor.bsf                   ; --            ; --          ; --             ;
; MISC_FILE                           ; lpm_constantnor.cmp                   ; --            ; --          ; --             ;
; MISC_FILE                           ; lpm_constantxor.bsf                   ; --            ; --          ; --             ;
; MISC_FILE                           ; lpm_constantxor.cmp                   ; --            ; --          ; --             ;
; MISC_FILE                           ; lpm_constantslt.bsf                   ; --            ; --          ; --             ;
; MISC_FILE                           ; lpm_constantslt.cmp                   ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                              ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                 ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; POST_FIT                              ; --            ; --          ; Top            ;
; USE_SIGNALTAP_FILE                  ; output_files/stp1.stp                 ; --            ; --          ; --             ;
+-------------------------------------+---------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:09     ; 1.8                     ; 4712 MB             ; 00:00:10                           ;
; Partition Merge           ; 00:00:01     ; 1.0                     ; 4662 MB             ; 00:00:01                           ;
; Analysis & Synthesis      ; 00:00:03     ; 1.0                     ; 4704 MB             ; 00:00:02                           ;
; Partition Merge           ; 00:00:01     ; 1.0                     ; 4661 MB             ; 00:00:01                           ;
; Fitter                    ; 00:00:06     ; 1.6                     ; 5575 MB             ; 00:00:07                           ;
; Assembler                 ; 00:00:00     ; 1.0                     ; 4605 MB             ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.0                     ; 4718 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4568 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 4567 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4599 MB             ; 00:00:02                           ;
; Analysis & Synthesis      ; 00:00:09     ; 1.7                     ; 4729 MB             ; 00:00:10                           ;
; Partition Merge           ; 00:00:01     ; 1.0                     ; 4661 MB             ; 00:00:01                           ;
; Fitter                    ; 00:00:06     ; 1.0                     ; 5567 MB             ; 00:00:07                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 4605 MB             ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.0                     ; 4714 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4573 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4568 MB             ; 00:00:01                           ;
; Analysis & Synthesis      ; 00:00:08     ; 1.8                     ; 4728 MB             ; 00:00:10                           ;
; Partition Merge           ; 00:00:00     ; 1.0                     ; 4661 MB             ; 00:00:01                           ;
; Fitter                    ; 00:00:08     ; 2.1                     ; 5577 MB             ; 00:00:07                           ;
; Assembler                 ; 00:00:00     ; 1.0                     ; 4605 MB             ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.0                     ; 4718 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4572 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 4573 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 4567 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 4567 MB             ; 00:00:01                           ;
; Analysis & Synthesis      ; 00:00:03     ; 1.0                     ; 4709 MB             ; 00:00:02                           ;
; Partition Merge           ; 00:00:01     ; 1.0                     ; 4661 MB             ; 00:00:01                           ;
; Analysis & Synthesis      ; 00:00:02     ; 1.0                     ; 4708 MB             ; 00:00:02                           ;
; Partition Merge           ; 00:00:01     ; 1.0                     ; 4662 MB             ; 00:00:01                           ;
; Fitter                    ; 00:00:05     ; 1.0                     ; 5559 MB             ; 00:00:06                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 4605 MB             ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.0                     ; 4720 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 4573 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 4572 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 4593 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 4572 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4593 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 4572 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 4588 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4572 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 4588 MB             ; 00:00:01                           ;
; Total                     ; 00:01:27     ; --                      ; --                  ; 00:01:46                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; Partition Merge           ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; Analysis & Synthesis      ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; Partition Merge           ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; Analysis & Synthesis      ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; Partition Merge           ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; Analysis & Synthesis      ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; Partition Merge           ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; Analysis & Synthesis      ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; Partition Merge           ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; Analysis & Synthesis      ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; Partition Merge           ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-8SA4V3V  ; Windows 7 ; 6.2        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu
quartus_cdb --read_settings_files=off --write_settings_files=off cpu -c cpu --merge=on
quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu
quartus_cdb --read_settings_files=off --write_settings_files=off cpu -c cpu --merge=on
quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu
quartus_asm --read_settings_files=off --write_settings_files=off cpu -c cpu
quartus_sta cpu -c cpu
quartus_eda --read_settings_files=off --write_settings_files=off cpu -c cpu
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog cpu -c cpu --vector_source=D:/Github/asamplecpu/t6/Waveform3.vwf --testbench_file=D:/Github/asamplecpu/t6/simulation/qsim/Waveform3.vwf.vt
quartus_eda --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=D:/Github/asamplecpu/t6/simulation/qsim/ cpu -c cpu
quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu
quartus_cdb --read_settings_files=off --write_settings_files=off cpu -c cpu --merge=on
quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu
quartus_asm --read_settings_files=off --write_settings_files=off cpu -c cpu
quartus_sta cpu -c cpu
quartus_eda --read_settings_files=off --write_settings_files=off cpu -c cpu
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog cpu -c cpu --vector_source=D:/Github/asamplecpu/t6/Waveform3.vwf --testbench_file=D:/Github/asamplecpu/t6/simulation/qsim/Waveform3.vwf.vt
quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu
quartus_cdb --read_settings_files=off --write_settings_files=off cpu -c cpu --merge=on
quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu
quartus_asm --read_settings_files=off --write_settings_files=off cpu -c cpu
quartus_sta cpu -c cpu
quartus_eda --read_settings_files=off --write_settings_files=off cpu -c cpu
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog cpu -c cpu --vector_source=D:/Github/asamplecpu/t6/Waveform3.vwf --testbench_file=D:/Github/asamplecpu/t6/simulation/qsim/Waveform3.vwf.vt
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog cpu -c cpu --vector_source=D:/Github/asamplecpu/t6/Waveform3.vwf --testbench_file=D:/Github/asamplecpu/t6/simulation/modelsim/Waveform3.vwf.vt
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog cpu -c cpu --vector_source=D:/Github/asamplecpu/t6/Waveform3.vwf --testbench_file=D:/Github/asamplecpu/t6/simulation/qsim/Waveform3.vwf.vt
quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu
quartus_cdb --read_settings_files=off --write_settings_files=off cpu -c cpu --merge=on
quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu
quartus_cdb --read_settings_files=off --write_settings_files=off cpu -c cpu --merge=on
quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu
quartus_asm --read_settings_files=off --write_settings_files=off cpu -c cpu
quartus_sta cpu -c cpu
quartus_eda --read_settings_files=off --write_settings_files=off cpu -c cpu
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog cpu -c cpu --vector_source=D:/Github/asamplecpu/t6/Waveform3.vwf --testbench_file=D:/Github/asamplecpu/t6/simulation/qsim/Waveform3.vwf.vt
quartus_eda --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=D:/Github/asamplecpu/t6/simulation/qsim/ cpu -c cpu
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog cpu -c cpu --vector_source=D:/Github/asamplecpu/t6/Waveform3.vwf --testbench_file=D:/Github/asamplecpu/t6/simulation/qsim/Waveform3.vwf.vt
quartus_eda --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=D:/Github/asamplecpu/t6/simulation/qsim/ cpu -c cpu
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog cpu -c cpu --vector_source=D:/Github/asamplecpu/t6/Waveform3.vwf --testbench_file=D:/Github/asamplecpu/t6/simulation/qsim/Waveform3.vwf.vt
quartus_eda --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=D:/Github/asamplecpu/t6/simulation/qsim/ cpu -c cpu
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog cpu -c cpu --vector_source=D:/Github/asamplecpu/t6/Waveform3.vwf --testbench_file=D:/Github/asamplecpu/t6/simulation/qsim/Waveform3.vwf.vt
quartus_eda --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=D:/Github/asamplecpu/t6/simulation/qsim/ cpu -c cpu



