[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~OPR1read|OPR1read>io_datas1out",
    "sources":[
      "~OPR1read|OPR1read>io_datas1in"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~OPR1read|OPR1read>io_addrs1out",
    "sources":[
      "~OPR1read|OPR1read>io_instruction_addr1"
    ]
  }
]