design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../../project_LCD16BY2.gen/sources_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../ipstatic/ipshared/d0f7"incdir="../../../ipstatic/ipshared/d0f7"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../../project_LCD16BY2.gen/sources_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../ipstatic/ipshared/d0f7"incdir="../../../ipstatic/ipshared/d0f7"
glbl.v,Verilog,xil_defaultlib,glbl.v
