#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001fd2ef145d0 .scope module, "tb" "tb" 2 2;
 .timescale 0 0;
P_000001fd2ef14760 .param/l "AWIDTH_INSTR" 0 2 5, +C4<00000000000000000000000000100000>;
P_000001fd2ef14798 .param/l "DEPTH" 0 2 4, +C4<00000000000000000000000000100100>;
P_000001fd2ef147d0 .param/l "IWIDTH" 0 2 3, +C4<00000000000000000000000000100000>;
P_000001fd2ef14808 .param/l "PC_WIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
v000001fd2ef96880_0 .var "fi_alu_pc_value", 31 0;
v000001fd2ef967e0_0 .var "fi_change_pc", 0 0;
v000001fd2ef96c40_0 .var "fi_clk", 0 0;
v000001fd2ef97280_0 .var "fi_i_ce", 0 0;
v000001fd2ef970a0_0 .var "fi_i_flush", 0 0;
v000001fd2ef96060_0 .var "fi_i_stall", 0 0;
v000001fd2ef97000_0 .net "fi_o_addr_instr", 31 0, v000001fd2ef94a10_0;  1 drivers
v000001fd2ef96560_0 .net "fi_o_ce", 0 0, v000001fd2ef94f10_0;  1 drivers
v000001fd2ef95d40_0 .net "fi_o_flush", 0 0, v000001fd2ef94d30_0;  1 drivers
v000001fd2ef966a0_0 .net "fi_o_instr_fetch", 31 0, v000001fd2ef94b50_0;  1 drivers
v000001fd2ef962e0_0 .net "fi_o_stall", 0 0, v000001fd2ef95870_0;  1 drivers
v000001fd2ef96b00_0 .net "fi_pc", 31 0, v000001fd2ef94c90_0;  1 drivers
v000001fd2ef96ce0_0 .var "fi_rst", 0 0;
v000001fd2ef975a0_0 .var/i "i", 31 0;
S_000001fd2ef14c70 .scope task, "display" "display" 2 63, 2 63 0, S_000001fd2ef145d0;
 .timescale 0 0;
v000001fd2eecbb00_0 .var/i "counter", 31 0;
E_000001fd2ef110a0 .event posedge, v000001fd2ef2b850_0;
TD_tb.display ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fd2ef975a0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001fd2ef975a0_0;
    %load/vec4 v000001fd2eecbb00_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %wait E_000001fd2ef110a0;
    %vpi_call 2 67 "$display", $time, " ", "addr = %d, instruction = %h, syn = %b, ack = %b", v000001fd2ef975a0_0, v000001fd2ef966a0_0, v000001fd2ef95c00_0, v000001fd2ef96e20_0 {0 0 0};
    %load/vec4 v000001fd2ef975a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fd2ef975a0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000001fd2ef14e00 .scope module, "fi" "fetch_i" 2 25, 3 6 0, S_000001fd2ef145d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "fi_clk";
    .port_info 1 /INPUT 1 "fi_rst";
    .port_info 2 /OUTPUT 32 "fi_o_instr_fetch";
    .port_info 3 /OUTPUT 32 "fi_o_addr_instr";
    .port_info 4 /INPUT 1 "fi_change_pc";
    .port_info 5 /INPUT 32 "fi_alu_pc_value";
    .port_info 6 /OUTPUT 32 "fi_pc";
    .port_info 7 /INPUT 1 "fi_i_stall";
    .port_info 8 /OUTPUT 1 "fi_o_stall";
    .port_info 9 /OUTPUT 1 "fi_o_ce";
    .port_info 10 /INPUT 1 "fi_i_flush";
    .port_info 11 /OUTPUT 1 "fi_o_flush";
    .port_info 12 /INPUT 1 "fi_i_ce";
P_000001fd2ef30a60 .param/l "AWIDTH_INSTR" 0 3 9, +C4<00000000000000000000000000100000>;
P_000001fd2ef30a98 .param/l "DEPTH" 0 3 8, +C4<00000000000000000000000000100100>;
P_000001fd2ef30ad0 .param/l "IWIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
P_000001fd2ef30b08 .param/l "PC_WIDTH" 0 3 10, +C4<00000000000000000000000000100000>;
v000001fd2ef954b0_0 .net "fi_alu_pc_value", 31 0, v000001fd2ef96880_0;  1 drivers
v000001fd2ef95550_0 .net "fi_change_pc", 0 0, v000001fd2ef967e0_0;  1 drivers
v000001fd2ef95980_0 .net "fi_clk", 0 0, v000001fd2ef96c40_0;  1 drivers
v000001fd2ef96600_0 .net "fi_i_ce", 0 0, v000001fd2ef97280_0;  1 drivers
v000001fd2ef95ca0_0 .net "fi_i_flush", 0 0, v000001fd2ef970a0_0;  1 drivers
v000001fd2ef96240_0 .net "fi_i_stall", 0 0, v000001fd2ef96060_0;  1 drivers
v000001fd2ef95c00_0 .net "fi_i_syn", 0 0, v000001fd2ef94ab0_0;  1 drivers
v000001fd2ef96e20_0 .net "fi_o_ack", 0 0, v000001fd2ef95370_0;  1 drivers
v000001fd2ef96100_0 .net "fi_o_addr_instr", 31 0, v000001fd2ef94a10_0;  alias, 1 drivers
v000001fd2ef96f60_0 .net "fi_o_ce", 0 0, v000001fd2ef94f10_0;  alias, 1 drivers
v000001fd2ef97460_0 .net "fi_o_flush", 0 0, v000001fd2ef94d30_0;  alias, 1 drivers
v000001fd2ef961a0_0 .net "fi_o_instr_fetch", 31 0, v000001fd2ef94b50_0;  alias, 1 drivers
v000001fd2ef95a20_0 .net "fi_o_instr_mem", 31 0, v000001fd2ef95410_0;  1 drivers
v000001fd2ef97500_0 .net "fi_o_stall", 0 0, v000001fd2ef95870_0;  alias, 1 drivers
v000001fd2ef96740_0 .net "fi_pc", 31 0, v000001fd2ef94c90_0;  alias, 1 drivers
v000001fd2ef96ec0_0 .net "fi_rst", 0 0, v000001fd2ef96ce0_0;  1 drivers
S_000001fd2ef30b50 .scope module, "f" "instruction_fetch" 3 48, 4 4 0, S_000001fd2ef14e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "f_clk";
    .port_info 1 /INPUT 1 "f_rst";
    .port_info 2 /INPUT 32 "f_i_instr";
    .port_info 3 /OUTPUT 32 "f_o_instr";
    .port_info 4 /OUTPUT 32 "f_o_addr_instr";
    .port_info 5 /INPUT 1 "f_change_pc";
    .port_info 6 /INPUT 32 "f_alu_pc_value";
    .port_info 7 /OUTPUT 32 "f_pc";
    .port_info 8 /OUTPUT 1 "f_o_syn";
    .port_info 9 /INPUT 1 "f_i_ack";
    .port_info 10 /INPUT 1 "f_i_stall";
    .port_info 11 /OUTPUT 1 "f_o_ce";
    .port_info 12 /OUTPUT 1 "f_o_stall";
    .port_info 13 /INPUT 1 "f_i_flush";
    .port_info 14 /OUTPUT 1 "f_o_flush";
    .port_info 15 /INPUT 1 "f_i_ce";
P_000001fd2eee3310 .param/l "AWIDTH_INSTR" 0 4 6, +C4<00000000000000000000000000100000>;
P_000001fd2eee3348 .param/l "IWIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_000001fd2eee3380 .param/l "PC_WIDTH" 0 4 7, +C4<00000000000000000000000000100000>;
L_000001fd2ef29da0 .functor OR 1, v000001fd2ef95870_0, v000001fd2ef96060_0, C4<0>, C4<0>;
L_000001fd2ef2a0b0 .functor AND 1, v000001fd2ef95730_0, L_000001fd2ef96380, C4<1>, C4<1>;
L_000001fd2ef2a510 .functor OR 1, L_000001fd2ef29da0, L_000001fd2ef2a0b0, C4<0>, C4<0>;
v000001fd2ef14f90_0 .net *"_ivl_1", 0 0, L_000001fd2ef29da0;  1 drivers
v000001fd2eee3480_0 .net *"_ivl_3", 0 0, L_000001fd2ef96380;  1 drivers
v000001fd2ef14850_0 .net *"_ivl_5", 0 0, L_000001fd2ef2a0b0;  1 drivers
v000001fd2ef30df0_0 .var "ce", 0 0;
v000001fd2ef2b670_0 .var "ce_d", 0 0;
v000001fd2ef2b710_0 .net "f_alu_pc_value", 31 0, v000001fd2ef96880_0;  alias, 1 drivers
v000001fd2ef2b7b0_0 .net "f_change_pc", 0 0, v000001fd2ef967e0_0;  alias, 1 drivers
v000001fd2ef2b850_0 .net "f_clk", 0 0, v000001fd2ef96c40_0;  alias, 1 drivers
v000001fd2ef2b8f0_0 .net "f_i_ack", 0 0, v000001fd2ef95370_0;  alias, 1 drivers
v000001fd2ef94e70_0 .net "f_i_ce", 0 0, v000001fd2ef97280_0;  alias, 1 drivers
v000001fd2ef952d0_0 .net "f_i_flush", 0 0, v000001fd2ef970a0_0;  alias, 1 drivers
v000001fd2ef957d0_0 .net "f_i_instr", 31 0, v000001fd2ef95410_0;  alias, 1 drivers
v000001fd2ef95690_0 .net "f_i_stall", 0 0, v000001fd2ef96060_0;  alias, 1 drivers
v000001fd2ef94a10_0 .var "f_o_addr_instr", 31 0;
v000001fd2ef94f10_0 .var "f_o_ce", 0 0;
v000001fd2ef94d30_0 .var "f_o_flush", 0 0;
v000001fd2ef94b50_0 .var "f_o_instr", 31 0;
v000001fd2ef95870_0 .var "f_o_stall", 0 0;
v000001fd2ef94ab0_0 .var "f_o_syn", 0 0;
v000001fd2ef94c90_0 .var "f_pc", 31 0;
v000001fd2ef94bf0_0 .net "f_rst", 0 0, v000001fd2ef96ce0_0;  alias, 1 drivers
v000001fd2ef94dd0_0 .var "init_done", 0 0;
v000001fd2ef94fb0_0 .var "prev_pc", 31 0;
v000001fd2ef95730_0 .var "req", 0 0;
v000001fd2ef95050_0 .net "stall", 0 0, L_000001fd2ef2a510;  1 drivers
E_000001fd2ef11560/0 .event negedge, v000001fd2ef94bf0_0;
E_000001fd2ef11560/1 .event posedge, v000001fd2ef2b850_0;
E_000001fd2ef11560 .event/or E_000001fd2ef11560/0, E_000001fd2ef11560/1;
L_000001fd2ef96380 .reduce/nor v000001fd2ef95370_0;
S_000001fd2eee2d60 .scope module, "t" "transmit" 3 36, 5 4 0, S_000001fd2ef14e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "t_rst";
    .port_info 2 /INPUT 1 "t_i_syn";
    .port_info 3 /OUTPUT 32 "t_o_instr";
    .port_info 4 /OUTPUT 1 "t_o_ack";
P_000001fd2eee2ef0 .param/l "DEPTH" 0 5 6, +C4<00000000000000000000000000100100>;
P_000001fd2eee2f28 .param/l "DWIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_000001fd2eee2f60 .param/l "IWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v000001fd2ef95190_0 .var/i "counter", 31 0;
v000001fd2ef950f0 .array "mem_instr", 35 0, 31 0;
v000001fd2ef95230_0 .net "t_clk", 0 0, v000001fd2ef96c40_0;  alias, 1 drivers
v000001fd2ef955f0_0 .net "t_i_syn", 0 0, v000001fd2ef94ab0_0;  alias, 1 drivers
v000001fd2ef95370_0 .var "t_o_ack", 0 0;
v000001fd2ef95410_0 .var "t_o_instr", 31 0;
v000001fd2ef94970_0 .net "t_rst", 0 0, v000001fd2ef96ce0_0;  alias, 1 drivers
S_000001fd2eee2fa0 .scope task, "reset" "reset" 2 55, 2 55 0, S_000001fd2ef145d0;
 .timescale 0 0;
v000001fd2ef96ba0_0 .var/i "counter", 31 0;
TD_tb.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd2ef96ce0_0, 0, 1;
    %load/vec4 v000001fd2ef96ba0_0;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.3, 5;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001fd2ef110a0;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd2ef96ce0_0, 0, 1;
    %end;
    .scope S_000001fd2eee2d60;
T_2 ;
    %wait E_000001fd2ef11560;
    %load/vec4 v000001fd2ef94970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fd2ef95190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd2ef95370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fd2ef95410_0, 0;
    %vpi_call 5 26 "$readmemh", "./source/instr.txt", v000001fd2ef950f0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000100011 {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001fd2ef955f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %ix/getv/s 4, v000001fd2ef95190_0;
    %load/vec4a v000001fd2ef950f0, 4;
    %assign/vec4 v000001fd2ef95410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd2ef95370_0, 0;
    %load/vec4 v000001fd2ef95190_0;
    %cmpi/s 35, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_2.4, 8;
    %load/vec4 v000001fd2ef95190_0;
    %addi 1, 0, 32;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %assign/vec4 v000001fd2ef95190_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd2ef95370_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001fd2ef30b50;
T_3 ;
    %wait E_000001fd2ef11560;
    %load/vec4 v000001fd2ef94bf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd2ef95870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd2ef30df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd2ef2b670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd2ef94f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd2ef94d30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fd2ef94b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fd2ef94c90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fd2ef94fb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fd2ef94a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd2ef94ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd2ef95730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd2ef94dd0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001fd2ef94dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd2ef94dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd2ef30df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd2ef95730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd2ef94ab0_0, 0;
    %load/vec4 v000001fd2ef94c90_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001fd2ef94c90_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001fd2ef952d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd2ef95730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd2ef95870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd2ef94d30_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000001fd2ef2b7b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.8, 9;
    %load/vec4 v000001fd2ef95690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_3.9, 9;
    %load/vec4 v000001fd2ef95870_0;
    %or;
T_3.9;
    %nor/r;
    %and;
T_3.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd2ef30df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd2ef95870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd2ef94d30_0, 0;
    %load/vec4 v000001fd2ef95730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd2ef95730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd2ef94ab0_0, 0;
    %load/vec4 v000001fd2ef94c90_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001fd2ef94c90_0, 0;
T_3.10 ;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v000001fd2ef94e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd2ef30df0_0, 0;
    %load/vec4 v000001fd2ef95730_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.16, 9;
    %load/vec4 v000001fd2ef95690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_3.17, 9;
    %load/vec4 v000001fd2ef95870_0;
    %or;
T_3.17;
    %nor/r;
    %and;
T_3.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd2ef95730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd2ef94ab0_0, 0;
    %load/vec4 v000001fd2ef94c90_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001fd2ef94c90_0, 0;
T_3.14 ;
T_3.12 ;
T_3.7 ;
T_3.5 ;
    %load/vec4 v000001fd2ef2b8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %load/vec4 v000001fd2ef94fb0_0;
    %assign/vec4 v000001fd2ef94a10_0, 0;
    %load/vec4 v000001fd2ef957d0_0;
    %assign/vec4 v000001fd2ef94b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd2ef94d30_0, 0;
    %load/vec4 v000001fd2ef94c90_0;
    %assign/vec4 v000001fd2ef94fb0_0, 0;
    %load/vec4 v000001fd2ef2b7b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_3.22, 8;
    %load/vec4 v000001fd2ef952d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.22;
    %jmp/0xz  T_3.20, 8;
    %load/vec4 v000001fd2ef2b710_0;
    %assign/vec4 v000001fd2ef94c90_0, 0;
T_3.20 ;
    %load/vec4 v000001fd2ef30df0_0;
    %assign/vec4 v000001fd2ef2b670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd2ef95730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd2ef94ab0_0, 0;
    %load/vec4 v000001fd2ef30df0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.26, 10;
    %load/vec4 v000001fd2ef95690_0;
    %nor/r;
    %and;
T_3.26;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.25, 9;
    %load/vec4 v000001fd2ef95870_0;
    %nor/r;
    %and;
T_3.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.23, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd2ef95730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd2ef94ab0_0, 0;
    %load/vec4 v000001fd2ef94c90_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001fd2ef94c90_0, 0;
T_3.23 ;
T_3.18 ;
    %load/vec4 v000001fd2ef95050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd2ef94f10_0, 0;
    %jmp T_3.28;
T_3.27 ;
    %load/vec4 v000001fd2ef2b670_0;
    %assign/vec4 v000001fd2ef94f10_0, 0;
T_3.28 ;
    %load/vec4 v000001fd2ef95690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.29, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd2ef95870_0, 0;
    %jmp T_3.30;
T_3.29 ;
    %load/vec4 v000001fd2ef952d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.31, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd2ef95870_0, 0;
T_3.31 ;
T_3.30 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001fd2ef145d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd2ef96c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd2ef96060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd2ef970a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd2ef97280_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fd2ef975a0_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_000001fd2ef145d0;
T_5 ;
    %delay 5, 0;
    %load/vec4 v000001fd2ef96c40_0;
    %inv;
    %store/vec4 v000001fd2ef96c40_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000001fd2ef145d0;
T_6 ;
    %vpi_call 2 51 "$dumpfile", "./waveform/fetch_stage.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001fd2ef145d0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001fd2ef145d0;
T_7 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001fd2ef96ba0_0, 0, 32;
    %fork TD_tb.reset, S_000001fd2eee2fa0;
    %join;
    %wait E_000001fd2ef110a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd2ef97280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd2ef96060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd2ef970a0_0, 0, 1;
    %pushi/vec4 36, 0, 32;
    %store/vec4 v000001fd2eecbb00_0, 0, 32;
    %fork TD_tb.display, S_000001fd2ef14c70;
    %join;
    %delay 200, 0;
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    ".\test\tb_fetch_stage.v";
    "././source/fetch_stage.v";
    "././source/fetch_instruction.v";
    "././source/transmit_instruction.v";
