#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Jan 17 06:58:15 2024
# Process ID: 22008
# Current directory: C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.runs/synth_1
# Command line: vivado.exe -log demonstration.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source demonstration.tcl
# Log file: C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.runs/synth_1/demonstration.vds
# Journal file: C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.runs/synth_1\vivado.jou
# Running On: DESKTOP-C79CDTU, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16987 MB
#-----------------------------------------------------------
source demonstration.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 414.148 ; gain = 97.676
Command: read_checkpoint -auto_incremental -incremental C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/utils_1/imports/synth_1/top_layer.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/utils_1/imports/synth_1/top_layer.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top demonstration -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29532
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'o_interruptAcknowledge', assumed default net type 'wire' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/top_layer.v:58]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1223.879 ; gain = 407.602
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'demonstration' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slowed/cortex_m0.srcs/sources_1/new/demonstration.v:23]
INFO: [Synth 8-6157] synthesizing module 'delay_clock' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slowed/cortex_m0.srcs/sources_1/new/delay_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'delay_clock' (0#1) [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slowed/cortex_m0.srcs/sources_1/new/delay_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'top_layer' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/top_layer.v:23]
INFO: [Synth 8-6157] synthesizing module 'nvic' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/nvic.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/nvic.v:57]
INFO: [Synth 8-6155] done synthesizing module 'nvic' (0#1) [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/nvic.v:23]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'r16' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/r16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'r16' (0#1) [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/r16.v:23]
INFO: [Synth 8-6157] synthesizing module 'flg' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/flg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'flg' (0#1) [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/flg.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory_block' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/memory_block.v:23]
INFO: [Synth 8-6157] synthesizing module 'rom' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/rom.v:23]
INFO: [Synth 8-3876] $readmem data file 'rom.mem' is read successfully [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/rom.v:37]
INFO: [Synth 8-6155] done synthesizing module 'rom' (0#1) [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/rom.v:23]
INFO: [Synth 8-6157] synthesizing module 'ram' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/ram.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ram' (0#1) [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/ram.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory_block' (0#1) [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/memory_block.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/alu.v:24]
	Parameter OPCODE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/alu.v:24]
INFO: [Synth 8-6157] synthesizing module 'rgf' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/rgf.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rgf' (0#1) [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/rgf.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/datapath.v:141]
INFO: [Synth 8-226] default block is never used [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/datapath.v:156]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/control_unit.v:24]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/control_unit.v:24]
INFO: [Synth 8-6155] done synthesizing module 'top_layer' (0#1) [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/top_layer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'demonstration' (0#1) [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slowed/cortex_m0.srcs/sources_1/new/demonstration.v:23]
WARNING: [Synth 8-6014] Unused sequential element r_instructions_reg was removed.  [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/control_unit.v:88]
WARNING: [Synth 8-6014] Unused sequential element r_state_reg was removed.  [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/control_unit.v:103]
WARNING: [Synth 8-7129] Port i_instructions[7] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_instructions[6] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_instructions[5] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_instructions[4] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_instructions[3] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_instructions[2] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_instructions[1] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_instructions[0] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_interrupt_active in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_flg[3] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_flg[2] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_flg[0] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_address[31] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_address[30] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_address[29] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_address[28] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_address[27] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_address[26] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_address[25] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_address[24] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_address[23] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_address[22] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_address[21] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_address[20] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_address[19] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_address[18] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_address[17] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_address[16] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module r16 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1341.188 ; gain = 524.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1341.188 ; gain = 524.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1341.188 ; gain = 524.910
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1341.188 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slowed/cortex_m0.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slowed/cortex_m0.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slowed/cortex_m0.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/demonstration_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/demonstration_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1401.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1401.223 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1401.223 ; gain = 584.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1401.223 ; gain = 584.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1401.223 ; gain = 584.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/utils_1/imports/synth_1/top_layer.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1401.223 ; gain = 584.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1401.223 ; gain = 584.945
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_nstate_reg' in module 'nvic'
INFO: [Synth 8-802] inferred FSM for state register 'r_nstate_reg' in module 'control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                 PENDING |                              001 |                              001
             ISR_EXECUTE |                              010 |                              010
                ISR_WAIT |                              011 |                              011
              UNSTACKING |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_nstate_reg' using encoding 'sequential' in module 'nvic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   START |                             0001 |                               11
                   FETCH |                             0010 |                               00
                  DECODE |                             0100 |                               01
                 EXECUTE |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_nstate_reg' using encoding 'one-hot' in module 'control_unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1401.223 ; gain = 584.945
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 82    
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   8 Input   33 Bit        Muxes := 3     
	   2 Input   33 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 364   
	   4 Input   32 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 2     
	   5 Input    8 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 5     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 31    
	   5 Input    1 Bit        Muxes := 7     
	   8 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'tli_7/nvic/r_highestPrio_reg[7]/Q' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/nvic.v:55]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/nvic.v:55]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/nvic.v:55]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'tli_7/nvic/r_highestPrio_reg[6]/Q' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/nvic.v:55]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/nvic.v:55]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/nvic.v:55]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'tli_7/nvic/r_highestPrio_reg[5]/Q' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/nvic.v:55]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/nvic.v:55]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/nvic.v:55]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'tli_7/nvic/r_highestPrio_reg[4]/Q' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/nvic.v:55]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/nvic.v:55]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/nvic.v:55]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'tli_7/nvic/r_highestPrio_reg[3]/Q' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/nvic.v:55]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/nvic.v:55]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/nvic.v:55]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'tli_7/nvic/r_highestPrio_reg[2]/Q' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/nvic.v:55]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/nvic.v:55]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/nvic.v:55]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'tli_7/nvic/r_highestPrio_reg[1]/Q' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/nvic.v:55]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/nvic.v:55]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/nvic.v:55]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'tli_7/nvic/r_highestPrio_reg[0]/Q' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/nvic.v:55]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/nvic.v:55]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.srcs/sources_1/new/nvic.v:55]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[15][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[14][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[13][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[12][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[11][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[10][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[9][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[8][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[15][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[14][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[13][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[12][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[11][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[10][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[9][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[8][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[15][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[14][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[13][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[12][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[11][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[10][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[9][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[8][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[15][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[14][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[13][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[12][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[11][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[10][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[9][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[8][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[15][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[14][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[13][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[12][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[11][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[10][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[9][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[8][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[15][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[14][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[13][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[12][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[11][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[10][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[9][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[8][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[15][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[14][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[13][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[12][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[11][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[10][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[9][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[8][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[15][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[14][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[13][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[12][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[11][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[10][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[9][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[8][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[15][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[14][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[13][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[12][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[11][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[10][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[9][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[8][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[15][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[14][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[13][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[12][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[11][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[10][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[9][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[8][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[15][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[14][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[13][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[12][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[11][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[10][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[9][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[8][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[15][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[14][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[13][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[12][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[11][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[10][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[9][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[8][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[15][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[14][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[13][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_register/\r_reg_reg[12][12] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:01:15 . Memory (MB): peak = 1401.223 ; gain = 584.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|rom         | r_rom      | 4096x16       | LUT            | 
|rom         | p_0_out    | 4096x16       | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:01:21 . Memory (MB): peak = 1401.223 ; gain = 584.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:28 . Memory (MB): peak = 1433.984 ; gain = 617.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:01:31 . Memory (MB): peak = 1438.953 ; gain = 622.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:36 . Memory (MB): peak = 1453.691 ; gain = 637.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:36 . Memory (MB): peak = 1453.691 ; gain = 637.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:37 . Memory (MB): peak = 1453.691 ; gain = 637.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:37 . Memory (MB): peak = 1453.691 ; gain = 637.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:37 . Memory (MB): peak = 1453.691 ; gain = 637.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:01:37 . Memory (MB): peak = 1453.691 ; gain = 637.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    28|
|3     |LUT1   |     2|
|4     |LUT2   |   145|
|5     |LUT3   |  1509|
|6     |LUT4   |   510|
|7     |LUT5   |   610|
|8     |LUT6   |  1949|
|9     |MUXF7  |   163|
|10    |FDCE   |  1400|
|11    |FDPE   |  1286|
|12    |FDRE   |    33|
|13    |LDC    |  1281|
|14    |IBUF   |     4|
|15    |OBUF   |     5|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:37 . Memory (MB): peak = 1453.691 ; gain = 637.414
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 25 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:01:35 . Memory (MB): peak = 1453.691 ; gain = 577.379
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:01:38 . Memory (MB): peak = 1453.691 ; gain = 637.414
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1453.691 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1472 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1453.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1281 instances were transformed.
  LDC => LDCE: 1281 instances

Synth Design complete, checksum: 8532c615
INFO: [Common 17-83] Releasing license: Synthesis
157 Infos, 33 Warnings, 25 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:44 . Memory (MB): peak = 1453.691 ; gain = 1014.648
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/aluno/Documents/cortex-m0-v6/cortex-m0-slwd/cortex_m0.runs/synth_1/demonstration.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file demonstration_utilization_synth.rpt -pb demonstration_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 17 07:00:10 2024...
