$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 32 # srcA [31:0] $end
  $var wire 32 $ srcB [31:0] $end
  $var wire 4 % aluControl [3:0] $end
  $var wire 1 & zero $end
  $scope module branchUnit $end
   $var wire 32 ' DATA_WIDTH [31:0] $end
   $var wire 32 # srcA [31:0] $end
   $var wire 32 $ srcB [31:0] $end
   $var wire 4 % aluControl [3:0] $end
   $var wire 1 & zero $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b00000000000000000000000000001010 #
b00000000000000000000000000001010 $
b0000 %
0&
b00000000000000000000000000100000 '
