ARM GAS  C:\Users\ZULEIG~1\AppData\Local\Temp\ccjDDVqz.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f0xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f0xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB343:
   1:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f0xx_hal_msp.c **** /**
   3:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f0xx_hal_msp.c ****   * @file         stm32f0xx_hal_msp.c
   5:Core/Src/stm32f0xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f0xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f0xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f0xx_hal_msp.c ****   *
  10:Core/Src/stm32f0xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f0xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f0xx_hal_msp.c ****   *
  13:Core/Src/stm32f0xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f0xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f0xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f0xx_hal_msp.c ****   *
  17:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f0xx_hal_msp.c ****   */
  19:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f0xx_hal_msp.c **** 
  21:Core/Src/stm32f0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f0xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f0xx_hal_msp.c **** 
  25:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f0xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim2_ch1;
  27:Core/Src/stm32f0xx_hal_msp.c **** 
  28:Core/Src/stm32f0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f0xx_hal_msp.c **** 
  31:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f0xx_hal_msp.c **** 
ARM GAS  C:\Users\ZULEIG~1\AppData\Local\Temp\ccjDDVqz.s 			page 2


  33:Core/Src/stm32f0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f0xx_hal_msp.c **** 
  36:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f0xx_hal_msp.c **** 
  38:Core/Src/stm32f0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f0xx_hal_msp.c **** 
  41:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f0xx_hal_msp.c **** 
  43:Core/Src/stm32f0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f0xx_hal_msp.c **** 
  46:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f0xx_hal_msp.c **** 
  48:Core/Src/stm32f0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f0xx_hal_msp.c **** 
  51:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f0xx_hal_msp.c **** 
  53:Core/Src/stm32f0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f0xx_hal_msp.c **** 
  56:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f0xx_hal_msp.c **** 
  58:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f0xx_hal_msp.c **** 
  60:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f0xx_hal_msp.c **** 
  62:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32f0xx_hal_msp.c ****                     /**
  64:Core/Src/stm32f0xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32f0xx_hal_msp.c ****   */
  66:Core/Src/stm32f0xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32f0xx_hal_msp.c **** {
  27              		.loc 1 67 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              		.cfi_def_cfa_offset 8
  68:Core/Src/stm32f0xx_hal_msp.c **** 
  69:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  70:Core/Src/stm32f0xx_hal_msp.c **** 
  71:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  72:Core/Src/stm32f0xx_hal_msp.c **** 
  73:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  34              		.loc 1 73 3 view .LVU1
  35              	.LBB2:
  36              		.loc 1 73 3 view .LVU2
  37              		.loc 1 73 3 view .LVU3
  38 0002 0A4B     		ldr	r3, .L2
  39 0004 9969     		ldr	r1, [r3, #24]
  40 0006 0122     		movs	r2, #1
  41 0008 1143     		orrs	r1, r2
  42 000a 9961     		str	r1, [r3, #24]
ARM GAS  C:\Users\ZULEIG~1\AppData\Local\Temp\ccjDDVqz.s 			page 3


  43              		.loc 1 73 3 view .LVU4
  44 000c 9969     		ldr	r1, [r3, #24]
  45 000e 0A40     		ands	r2, r1
  46 0010 0092     		str	r2, [sp]
  47              		.loc 1 73 3 view .LVU5
  48 0012 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 73 3 view .LVU6
  74:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 74 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 74 3 view .LVU8
  54              		.loc 1 74 3 view .LVU9
  55 0014 DA69     		ldr	r2, [r3, #28]
  56 0016 8021     		movs	r1, #128
  57 0018 4905     		lsls	r1, r1, #21
  58 001a 0A43     		orrs	r2, r1
  59 001c DA61     		str	r2, [r3, #28]
  60              		.loc 1 74 3 view .LVU10
  61 001e DB69     		ldr	r3, [r3, #28]
  62 0020 0B40     		ands	r3, r1
  63 0022 0193     		str	r3, [sp, #4]
  64              		.loc 1 74 3 view .LVU11
  65 0024 019B     		ldr	r3, [sp, #4]
  66              	.LBE3:
  67              		.loc 1 74 3 view .LVU12
  75:Core/Src/stm32f0xx_hal_msp.c **** 
  76:Core/Src/stm32f0xx_hal_msp.c ****   /* System interrupt init*/
  77:Core/Src/stm32f0xx_hal_msp.c **** 
  78:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  79:Core/Src/stm32f0xx_hal_msp.c **** 
  80:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  81:Core/Src/stm32f0xx_hal_msp.c **** }
  68              		.loc 1 81 1 is_stmt 0 view .LVU13
  69 0026 02B0     		add	sp, sp, #8
  70              		@ sp needed
  71 0028 7047     		bx	lr
  72              	.L3:
  73 002a C046     		.align	2
  74              	.L2:
  75 002c 00100240 		.word	1073876992
  76              		.cfi_endproc
  77              	.LFE343:
  79              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_TIM_Base_MspInit
  82              		.syntax unified
  83              		.code	16
  84              		.thumb_func
  86              	HAL_TIM_Base_MspInit:
  87              	.LVL0:
  88              	.LFB344:
  82:Core/Src/stm32f0xx_hal_msp.c **** 
  83:Core/Src/stm32f0xx_hal_msp.c **** /**
  84:Core/Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  85:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
  86:Core/Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
ARM GAS  C:\Users\ZULEIG~1\AppData\Local\Temp\ccjDDVqz.s 			page 4


  87:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
  88:Core/Src/stm32f0xx_hal_msp.c **** */
  89:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  90:Core/Src/stm32f0xx_hal_msp.c **** {
  89              		.loc 1 90 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 8
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		.loc 1 90 1 is_stmt 0 view .LVU15
  94 0000 10B5     		push	{r4, lr}
  95              		.cfi_def_cfa_offset 8
  96              		.cfi_offset 4, -8
  97              		.cfi_offset 14, -4
  98 0002 82B0     		sub	sp, sp, #8
  99              		.cfi_def_cfa_offset 16
 100 0004 0400     		movs	r4, r0
  91:Core/Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 101              		.loc 1 91 3 is_stmt 1 view .LVU16
 102              		.loc 1 91 15 is_stmt 0 view .LVU17
 103 0006 0368     		ldr	r3, [r0]
 104              		.loc 1 91 5 view .LVU18
 105 0008 8022     		movs	r2, #128
 106 000a D205     		lsls	r2, r2, #23
 107 000c 9342     		cmp	r3, r2
 108 000e 04D0     		beq	.L8
  92:Core/Src/stm32f0xx_hal_msp.c ****   {
  93:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  94:Core/Src/stm32f0xx_hal_msp.c **** 
  95:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
  96:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
  97:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
  98:Core/Src/stm32f0xx_hal_msp.c **** 
  99:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM2 DMA Init */
 100:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM2_CH1 Init */
 101:Core/Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Instance = DMA1_Channel5;
 102:Core/Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 103:Core/Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 104:Core/Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 105:Core/Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 106:Core/Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 107:Core/Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 108:Core/Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 109:Core/Src/stm32f0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 110:Core/Src/stm32f0xx_hal_msp.c ****     {
 111:Core/Src/stm32f0xx_hal_msp.c ****       Error_Handler();
 112:Core/Src/stm32f0xx_hal_msp.c ****     }
 113:Core/Src/stm32f0xx_hal_msp.c **** 
 114:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 115:Core/Src/stm32f0xx_hal_msp.c **** 
 116:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 117:Core/Src/stm32f0xx_hal_msp.c **** 
 118:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 119:Core/Src/stm32f0xx_hal_msp.c ****   }
 120:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 109              		.loc 1 120 8 is_stmt 1 view .LVU19
 110              		.loc 1 120 10 is_stmt 0 view .LVU20
 111 0010 1A4A     		ldr	r2, .L11
ARM GAS  C:\Users\ZULEIG~1\AppData\Local\Temp\ccjDDVqz.s 			page 5


 112 0012 9342     		cmp	r3, r2
 113 0014 27D0     		beq	.L9
 114              	.LVL1:
 115              	.L4:
 121:Core/Src/stm32f0xx_hal_msp.c ****   {
 122:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 123:Core/Src/stm32f0xx_hal_msp.c **** 
 124:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 125:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 126:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 127:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 128:Core/Src/stm32f0xx_hal_msp.c **** 
 129:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 130:Core/Src/stm32f0xx_hal_msp.c ****   }
 131:Core/Src/stm32f0xx_hal_msp.c **** 
 132:Core/Src/stm32f0xx_hal_msp.c **** }
 116              		.loc 1 132 1 view .LVU21
 117 0016 02B0     		add	sp, sp, #8
 118              		@ sp needed
 119              	.LVL2:
 120              		.loc 1 132 1 view .LVU22
 121 0018 10BD     		pop	{r4, pc}
 122              	.LVL3:
 123              	.L8:
  97:Core/Src/stm32f0xx_hal_msp.c **** 
 124              		.loc 1 97 5 is_stmt 1 view .LVU23
 125              	.LBB4:
  97:Core/Src/stm32f0xx_hal_msp.c **** 
 126              		.loc 1 97 5 view .LVU24
  97:Core/Src/stm32f0xx_hal_msp.c **** 
 127              		.loc 1 97 5 view .LVU25
 128 001a 194A     		ldr	r2, .L11+4
 129 001c D169     		ldr	r1, [r2, #28]
 130 001e 0123     		movs	r3, #1
 131 0020 1943     		orrs	r1, r3
 132 0022 D161     		str	r1, [r2, #28]
  97:Core/Src/stm32f0xx_hal_msp.c **** 
 133              		.loc 1 97 5 view .LVU26
 134 0024 D269     		ldr	r2, [r2, #28]
 135 0026 1340     		ands	r3, r2
 136 0028 0093     		str	r3, [sp]
  97:Core/Src/stm32f0xx_hal_msp.c **** 
 137              		.loc 1 97 5 view .LVU27
 138 002a 009B     		ldr	r3, [sp]
 139              	.LBE4:
  97:Core/Src/stm32f0xx_hal_msp.c **** 
 140              		.loc 1 97 5 view .LVU28
 101:Core/Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 141              		.loc 1 101 5 view .LVU29
 101:Core/Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 142              		.loc 1 101 28 is_stmt 0 view .LVU30
 143 002c 1548     		ldr	r0, .L11+8
 144              	.LVL4:
 101:Core/Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 145              		.loc 1 101 28 view .LVU31
 146 002e 164B     		ldr	r3, .L11+12
 147 0030 0360     		str	r3, [r0]
ARM GAS  C:\Users\ZULEIG~1\AppData\Local\Temp\ccjDDVqz.s 			page 6


 102:Core/Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 148              		.loc 1 102 5 is_stmt 1 view .LVU32
 102:Core/Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 149              		.loc 1 102 34 is_stmt 0 view .LVU33
 150 0032 1023     		movs	r3, #16
 151 0034 4360     		str	r3, [r0, #4]
 103:Core/Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 152              		.loc 1 103 5 is_stmt 1 view .LVU34
 103:Core/Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 153              		.loc 1 103 34 is_stmt 0 view .LVU35
 154 0036 0023     		movs	r3, #0
 155 0038 8360     		str	r3, [r0, #8]
 104:Core/Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 156              		.loc 1 104 5 is_stmt 1 view .LVU36
 104:Core/Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 157              		.loc 1 104 31 is_stmt 0 view .LVU37
 158 003a 8022     		movs	r2, #128
 159 003c C260     		str	r2, [r0, #12]
 105:Core/Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 160              		.loc 1 105 5 is_stmt 1 view .LVU38
 105:Core/Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 161              		.loc 1 105 44 is_stmt 0 view .LVU39
 162 003e 8132     		adds	r2, r2, #129
 163 0040 FF32     		adds	r2, r2, #255
 164 0042 0261     		str	r2, [r0, #16]
 106:Core/Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 165              		.loc 1 106 5 is_stmt 1 view .LVU40
 106:Core/Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 166              		.loc 1 106 41 is_stmt 0 view .LVU41
 167 0044 8022     		movs	r2, #128
 168 0046 1201     		lsls	r2, r2, #4
 169 0048 4261     		str	r2, [r0, #20]
 107:Core/Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 170              		.loc 1 107 5 is_stmt 1 view .LVU42
 107:Core/Src/stm32f0xx_hal_msp.c ****     hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 171              		.loc 1 107 29 is_stmt 0 view .LVU43
 172 004a 2022     		movs	r2, #32
 173 004c 8261     		str	r2, [r0, #24]
 108:Core/Src/stm32f0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 174              		.loc 1 108 5 is_stmt 1 view .LVU44
 108:Core/Src/stm32f0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 175              		.loc 1 108 33 is_stmt 0 view .LVU45
 176 004e C361     		str	r3, [r0, #28]
 109:Core/Src/stm32f0xx_hal_msp.c ****     {
 177              		.loc 1 109 5 is_stmt 1 view .LVU46
 109:Core/Src/stm32f0xx_hal_msp.c ****     {
 178              		.loc 1 109 9 is_stmt 0 view .LVU47
 179 0050 FFF7FEFF 		bl	HAL_DMA_Init
 180              	.LVL5:
 109:Core/Src/stm32f0xx_hal_msp.c ****     {
 181              		.loc 1 109 8 discriminator 1 view .LVU48
 182 0054 0028     		cmp	r0, #0
 183 0056 03D1     		bne	.L10
 184              	.L6:
 114:Core/Src/stm32f0xx_hal_msp.c **** 
 185              		.loc 1 114 5 is_stmt 1 view .LVU49
 114:Core/Src/stm32f0xx_hal_msp.c **** 
ARM GAS  C:\Users\ZULEIG~1\AppData\Local\Temp\ccjDDVqz.s 			page 7


 186              		.loc 1 114 5 view .LVU50
 187 0058 0A4B     		ldr	r3, .L11+8
 188 005a 6362     		str	r3, [r4, #36]
 114:Core/Src/stm32f0xx_hal_msp.c **** 
 189              		.loc 1 114 5 view .LVU51
 190 005c 5C62     		str	r4, [r3, #36]
 114:Core/Src/stm32f0xx_hal_msp.c **** 
 191              		.loc 1 114 5 view .LVU52
 192 005e DAE7     		b	.L4
 193              	.L10:
 111:Core/Src/stm32f0xx_hal_msp.c ****     }
 194              		.loc 1 111 7 view .LVU53
 195 0060 FFF7FEFF 		bl	Error_Handler
 196              	.LVL6:
 197 0064 F8E7     		b	.L6
 198              	.LVL7:
 199              	.L9:
 126:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 200              		.loc 1 126 5 view .LVU54
 201              	.LBB5:
 126:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 202              		.loc 1 126 5 view .LVU55
 126:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 203              		.loc 1 126 5 view .LVU56
 204 0066 064A     		ldr	r2, .L11+4
 205 0068 D169     		ldr	r1, [r2, #28]
 206 006a 0223     		movs	r3, #2
 207 006c 1943     		orrs	r1, r3
 208 006e D161     		str	r1, [r2, #28]
 126:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 209              		.loc 1 126 5 view .LVU57
 210 0070 D269     		ldr	r2, [r2, #28]
 211 0072 1340     		ands	r3, r2
 212 0074 0193     		str	r3, [sp, #4]
 126:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 213              		.loc 1 126 5 view .LVU58
 214 0076 019B     		ldr	r3, [sp, #4]
 215              	.LBE5:
 126:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 216              		.loc 1 126 5 discriminator 1 view .LVU59
 217              		.loc 1 132 1 is_stmt 0 view .LVU60
 218 0078 CDE7     		b	.L4
 219              	.L12:
 220 007a C046     		.align	2
 221              	.L11:
 222 007c 00040040 		.word	1073742848
 223 0080 00100240 		.word	1073876992
 224 0084 00000000 		.word	hdma_tim2_ch1
 225 0088 58000240 		.word	1073872984
 226              		.cfi_endproc
 227              	.LFE344:
 229              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 230              		.align	1
 231              		.global	HAL_TIM_MspPostInit
 232              		.syntax unified
 233              		.code	16
 234              		.thumb_func
ARM GAS  C:\Users\ZULEIG~1\AppData\Local\Temp\ccjDDVqz.s 			page 8


 236              	HAL_TIM_MspPostInit:
 237              	.LVL8:
 238              	.LFB345:
 133:Core/Src/stm32f0xx_hal_msp.c **** 
 134:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 135:Core/Src/stm32f0xx_hal_msp.c **** {
 239              		.loc 1 135 1 is_stmt 1 view -0
 240              		.cfi_startproc
 241              		@ args = 0, pretend = 0, frame = 24
 242              		@ frame_needed = 0, uses_anonymous_args = 0
 243              		.loc 1 135 1 is_stmt 0 view .LVU62
 244 0000 10B5     		push	{r4, lr}
 245              		.cfi_def_cfa_offset 8
 246              		.cfi_offset 4, -8
 247              		.cfi_offset 14, -4
 248 0002 86B0     		sub	sp, sp, #24
 249              		.cfi_def_cfa_offset 32
 250 0004 0400     		movs	r4, r0
 136:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 251              		.loc 1 136 3 is_stmt 1 view .LVU63
 252              		.loc 1 136 20 is_stmt 0 view .LVU64
 253 0006 1422     		movs	r2, #20
 254 0008 0021     		movs	r1, #0
 255 000a 01A8     		add	r0, sp, #4
 256              	.LVL9:
 257              		.loc 1 136 20 view .LVU65
 258 000c FFF7FEFF 		bl	memset
 259              	.LVL10:
 137:Core/Src/stm32f0xx_hal_msp.c ****   if(htim->Instance==TIM3)
 260              		.loc 1 137 3 is_stmt 1 view .LVU66
 261              		.loc 1 137 10 is_stmt 0 view .LVU67
 262 0010 2268     		ldr	r2, [r4]
 263              		.loc 1 137 5 view .LVU68
 264 0012 0C4B     		ldr	r3, .L16
 265 0014 9A42     		cmp	r2, r3
 266 0016 01D0     		beq	.L15
 267              	.L13:
 138:Core/Src/stm32f0xx_hal_msp.c ****   {
 139:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 140:Core/Src/stm32f0xx_hal_msp.c **** 
 141:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 142:Core/Src/stm32f0xx_hal_msp.c **** 
 143:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 144:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 145:Core/Src/stm32f0xx_hal_msp.c ****     PB0     ------> TIM3_CH3
 146:Core/Src/stm32f0xx_hal_msp.c ****     */
 147:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 148:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 149:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 150:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 151:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 152:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 153:Core/Src/stm32f0xx_hal_msp.c **** 
 154:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 155:Core/Src/stm32f0xx_hal_msp.c **** 
 156:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 157:Core/Src/stm32f0xx_hal_msp.c ****   }
ARM GAS  C:\Users\ZULEIG~1\AppData\Local\Temp\ccjDDVqz.s 			page 9


 158:Core/Src/stm32f0xx_hal_msp.c **** 
 159:Core/Src/stm32f0xx_hal_msp.c **** }
 268              		.loc 1 159 1 view .LVU69
 269 0018 06B0     		add	sp, sp, #24
 270              		@ sp needed
 271              	.LVL11:
 272              		.loc 1 159 1 view .LVU70
 273 001a 10BD     		pop	{r4, pc}
 274              	.LVL12:
 275              	.L15:
 143:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 276              		.loc 1 143 5 is_stmt 1 view .LVU71
 277              	.LBB6:
 143:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 278              		.loc 1 143 5 view .LVU72
 143:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 279              		.loc 1 143 5 view .LVU73
 280 001c 0A4B     		ldr	r3, .L16+4
 281 001e 5A69     		ldr	r2, [r3, #20]
 282 0020 8021     		movs	r1, #128
 283 0022 C902     		lsls	r1, r1, #11
 284 0024 0A43     		orrs	r2, r1
 285 0026 5A61     		str	r2, [r3, #20]
 143:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 286              		.loc 1 143 5 view .LVU74
 287 0028 5B69     		ldr	r3, [r3, #20]
 288 002a 0B40     		ands	r3, r1
 289 002c 0093     		str	r3, [sp]
 143:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 290              		.loc 1 143 5 view .LVU75
 291 002e 009B     		ldr	r3, [sp]
 292              	.LBE6:
 143:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 293              		.loc 1 143 5 view .LVU76
 147:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 294              		.loc 1 147 5 view .LVU77
 147:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 295              		.loc 1 147 25 is_stmt 0 view .LVU78
 296 0030 0123     		movs	r3, #1
 297 0032 0193     		str	r3, [sp, #4]
 148:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 298              		.loc 1 148 5 is_stmt 1 view .LVU79
 148:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 299              		.loc 1 148 26 is_stmt 0 view .LVU80
 300 0034 0222     		movs	r2, #2
 301 0036 0292     		str	r2, [sp, #8]
 149:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 302              		.loc 1 149 5 is_stmt 1 view .LVU81
 150:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 303              		.loc 1 150 5 view .LVU82
 151:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 304              		.loc 1 151 5 view .LVU83
 151:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 305              		.loc 1 151 31 is_stmt 0 view .LVU84
 306 0038 0593     		str	r3, [sp, #20]
 152:Core/Src/stm32f0xx_hal_msp.c **** 
 307              		.loc 1 152 5 is_stmt 1 view .LVU85
ARM GAS  C:\Users\ZULEIG~1\AppData\Local\Temp\ccjDDVqz.s 			page 10


 308 003a 01A9     		add	r1, sp, #4
 309 003c 0348     		ldr	r0, .L16+8
 310 003e FFF7FEFF 		bl	HAL_GPIO_Init
 311              	.LVL13:
 312              		.loc 1 159 1 is_stmt 0 view .LVU86
 313 0042 E9E7     		b	.L13
 314              	.L17:
 315              		.align	2
 316              	.L16:
 317 0044 00040040 		.word	1073742848
 318 0048 00100240 		.word	1073876992
 319 004c 00040048 		.word	1207960576
 320              		.cfi_endproc
 321              	.LFE345:
 323              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 324              		.align	1
 325              		.global	HAL_TIM_Base_MspDeInit
 326              		.syntax unified
 327              		.code	16
 328              		.thumb_func
 330              	HAL_TIM_Base_MspDeInit:
 331              	.LVL14:
 332              	.LFB346:
 160:Core/Src/stm32f0xx_hal_msp.c **** /**
 161:Core/Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 162:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 163:Core/Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 164:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 165:Core/Src/stm32f0xx_hal_msp.c **** */
 166:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 167:Core/Src/stm32f0xx_hal_msp.c **** {
 333              		.loc 1 167 1 is_stmt 1 view -0
 334              		.cfi_startproc
 335              		@ args = 0, pretend = 0, frame = 0
 336              		@ frame_needed = 0, uses_anonymous_args = 0
 337              		.loc 1 167 1 is_stmt 0 view .LVU88
 338 0000 10B5     		push	{r4, lr}
 339              		.cfi_def_cfa_offset 8
 340              		.cfi_offset 4, -8
 341              		.cfi_offset 14, -4
 168:Core/Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 342              		.loc 1 168 3 is_stmt 1 view .LVU89
 343              		.loc 1 168 15 is_stmt 0 view .LVU90
 344 0002 0368     		ldr	r3, [r0]
 345              		.loc 1 168 5 view .LVU91
 346 0004 8022     		movs	r2, #128
 347 0006 D205     		lsls	r2, r2, #23
 348 0008 9342     		cmp	r3, r2
 349 000a 03D0     		beq	.L21
 169:Core/Src/stm32f0xx_hal_msp.c ****   {
 170:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 171:Core/Src/stm32f0xx_hal_msp.c **** 
 172:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 173:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 174:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 175:Core/Src/stm32f0xx_hal_msp.c **** 
 176:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM2 DMA DeInit */
ARM GAS  C:\Users\ZULEIG~1\AppData\Local\Temp\ccjDDVqz.s 			page 11


 177:Core/Src/stm32f0xx_hal_msp.c ****     HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC1]);
 178:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 179:Core/Src/stm32f0xx_hal_msp.c **** 
 180:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 181:Core/Src/stm32f0xx_hal_msp.c ****   }
 182:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 350              		.loc 1 182 8 is_stmt 1 view .LVU92
 351              		.loc 1 182 10 is_stmt 0 view .LVU93
 352 000c 094A     		ldr	r2, .L23
 353 000e 9342     		cmp	r3, r2
 354 0010 09D0     		beq	.L22
 355              	.LVL15:
 356              	.L18:
 183:Core/Src/stm32f0xx_hal_msp.c ****   {
 184:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 185:Core/Src/stm32f0xx_hal_msp.c **** 
 186:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 187:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 188:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 189:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 190:Core/Src/stm32f0xx_hal_msp.c **** 
 191:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 192:Core/Src/stm32f0xx_hal_msp.c ****   }
 193:Core/Src/stm32f0xx_hal_msp.c **** 
 194:Core/Src/stm32f0xx_hal_msp.c **** }
 357              		.loc 1 194 1 view .LVU94
 358              		@ sp needed
 359 0012 10BD     		pop	{r4, pc}
 360              	.LVL16:
 361              	.L21:
 174:Core/Src/stm32f0xx_hal_msp.c **** 
 362              		.loc 1 174 5 is_stmt 1 view .LVU95
 363 0014 084A     		ldr	r2, .L23+4
 364 0016 D369     		ldr	r3, [r2, #28]
 365 0018 0121     		movs	r1, #1
 366 001a 8B43     		bics	r3, r1
 367 001c D361     		str	r3, [r2, #28]
 177:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 368              		.loc 1 177 5 view .LVU96
 369 001e 406A     		ldr	r0, [r0, #36]
 370              	.LVL17:
 177:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 371              		.loc 1 177 5 is_stmt 0 view .LVU97
 372 0020 FFF7FEFF 		bl	HAL_DMA_DeInit
 373              	.LVL18:
 374 0024 F5E7     		b	.L18
 375              	.LVL19:
 376              	.L22:
 188:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 377              		.loc 1 188 5 is_stmt 1 view .LVU98
 378 0026 044A     		ldr	r2, .L23+4
 379 0028 D369     		ldr	r3, [r2, #28]
 380 002a 0221     		movs	r1, #2
 381 002c 8B43     		bics	r3, r1
 382 002e D361     		str	r3, [r2, #28]
 383              		.loc 1 194 1 is_stmt 0 view .LVU99
 384 0030 EFE7     		b	.L18
ARM GAS  C:\Users\ZULEIG~1\AppData\Local\Temp\ccjDDVqz.s 			page 12


 385              	.L24:
 386 0032 C046     		.align	2
 387              	.L23:
 388 0034 00040040 		.word	1073742848
 389 0038 00100240 		.word	1073876992
 390              		.cfi_endproc
 391              	.LFE346:
 393              		.text
 394              	.Letext0:
 395              		.file 2 "C:/Users/Zuleigha Patel/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpa
 396              		.file 3 "C:/Users/Zuleigha Patel/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpa
 397              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f051x8.h"
 398              		.file 5 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 399              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 400              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 401              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 402              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h"
 403              		.file 10 "Core/Inc/main.h"
 404              		.file 11 "<built-in>"
ARM GAS  C:\Users\ZULEIG~1\AppData\Local\Temp\ccjDDVqz.s 			page 13


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f0xx_hal_msp.c
C:\Users\ZULEIG~1\AppData\Local\Temp\ccjDDVqz.s:19     .text.HAL_MspInit:00000000 $t
C:\Users\ZULEIG~1\AppData\Local\Temp\ccjDDVqz.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\ZULEIG~1\AppData\Local\Temp\ccjDDVqz.s:75     .text.HAL_MspInit:0000002c $d
C:\Users\ZULEIG~1\AppData\Local\Temp\ccjDDVqz.s:80     .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\ZULEIG~1\AppData\Local\Temp\ccjDDVqz.s:86     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\ZULEIG~1\AppData\Local\Temp\ccjDDVqz.s:222    .text.HAL_TIM_Base_MspInit:0000007c $d
C:\Users\ZULEIG~1\AppData\Local\Temp\ccjDDVqz.s:230    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\ZULEIG~1\AppData\Local\Temp\ccjDDVqz.s:236    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\ZULEIG~1\AppData\Local\Temp\ccjDDVqz.s:317    .text.HAL_TIM_MspPostInit:00000044 $d
C:\Users\ZULEIG~1\AppData\Local\Temp\ccjDDVqz.s:324    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\ZULEIG~1\AppData\Local\Temp\ccjDDVqz.s:330    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\ZULEIG~1\AppData\Local\Temp\ccjDDVqz.s:388    .text.HAL_TIM_Base_MspDeInit:00000034 $d

UNDEFINED SYMBOLS
HAL_DMA_Init
Error_Handler
hdma_tim2_ch1
memset
HAL_GPIO_Init
HAL_DMA_DeInit
