{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641575320302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641575320302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 07 19:08:40 2022 " "Processing started: Fri Jan 07 19:08:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641575320302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641575320302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter9to0 -c counter9to0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off counter9to0 -c counter9to0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641575320302 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641575320771 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641575320771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter9to0.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter9to0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter9to0 " "Found entity 1: counter9to0" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641575331465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641575331465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T0down counter9to0.sv(9) " "Verilog HDL Implicit Net warning at counter9to0.sv(9): created implicit net for \"T0down\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1down counter9to0.sv(9) " "Verilog HDL Implicit Net warning at counter9to0.sv(9): created implicit net for \"T1down\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2down counter9to0.sv(9) " "Verilog HDL Implicit Net warning at counter9to0.sv(9): created implicit net for \"T2down\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T3down counter9to0.sv(9) " "Verilog HDL Implicit Net warning at counter9to0.sv(9): created implicit net for \"T3down\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T0up counter9to0.sv(11) " "Verilog HDL Implicit Net warning at counter9to0.sv(11): created implicit net for \"T0up\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1up counter9to0.sv(11) " "Verilog HDL Implicit Net warning at counter9to0.sv(11): created implicit net for \"T1up\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2up counter9to0.sv(11) " "Verilog HDL Implicit Net warning at counter9to0.sv(11): created implicit net for \"T2up\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T3up counter9to0.sv(11) " "Verilog HDL Implicit Net warning at counter9to0.sv(11): created implicit net for \"T3up\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T0 counter9to0.sv(14) " "Verilog HDL Implicit Net warning at counter9to0.sv(14): created implicit net for \"T0\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1 counter9to0.sv(15) " "Verilog HDL Implicit Net warning at counter9to0.sv(15): created implicit net for \"T1\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2 counter9to0.sv(16) " "Verilog HDL Implicit Net warning at counter9to0.sv(16): created implicit net for \"T2\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T3 counter9to0.sv(17) " "Verilog HDL Implicit Net warning at counter9to0.sv(17): created implicit net for \"T3\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A01 counter9to0.sv(19) " "Verilog HDL Implicit Net warning at counter9to0.sv(19): created implicit net for \"A01\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A0bar counter9to0.sv(19) " "Verilog HDL Implicit Net warning at counter9to0.sv(19): created implicit net for \"A0bar\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A11 counter9to0.sv(20) " "Verilog HDL Implicit Net warning at counter9to0.sv(20): created implicit net for \"A11\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1bar counter9to0.sv(20) " "Verilog HDL Implicit Net warning at counter9to0.sv(20): created implicit net for \"A1bar\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A21 counter9to0.sv(21) " "Verilog HDL Implicit Net warning at counter9to0.sv(21): created implicit net for \"A21\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A2bar counter9to0.sv(21) " "Verilog HDL Implicit Net warning at counter9to0.sv(21): created implicit net for \"A2bar\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A31 counter9to0.sv(22) " "Verilog HDL Implicit Net warning at counter9to0.sv(22): created implicit net for \"A31\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331467 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A3bar counter9to0.sv(22) " "Verilog HDL Implicit Net warning at counter9to0.sv(22): created implicit net for \"A3bar\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331467 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter9to0 " "Elaborating entity \"counter9to0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641575331497 ""}
{ "Warning" "WSGN_SEARCH_FILE" "down_logic9.sv 1 1 " "Using design file down_logic9.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 down_logic9 " "Found entity 1: down_logic9" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/down_logic9.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641575331521 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641575331521 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A0bar down_logic9.sv(4) " "Verilog HDL Implicit Net warning at down_logic9.sv(4): created implicit net for \"A0bar\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/down_logic9.sv" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331521 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1bar down_logic9.sv(5) " "Verilog HDL Implicit Net warning at down_logic9.sv(5): created implicit net for \"A1bar\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/down_logic9.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331521 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A3bar down_logic9.sv(6) " "Verilog HDL Implicit Net warning at down_logic9.sv(6): created implicit net for \"A3bar\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/down_logic9.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331522 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A2bar down_logic9.sv(7) " "Verilog HDL Implicit Net warning at down_logic9.sv(7): created implicit net for \"A2bar\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/down_logic9.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331522 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t1 down_logic9.sv(10) " "Verilog HDL Implicit Net warning at down_logic9.sv(10): created implicit net for \"t1\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/down_logic9.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331522 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t2 down_logic9.sv(11) " "Verilog HDL Implicit Net warning at down_logic9.sv(11): created implicit net for \"t2\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/down_logic9.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331522 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t3 down_logic9.sv(12) " "Verilog HDL Implicit Net warning at down_logic9.sv(12): created implicit net for \"t3\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/down_logic9.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331522 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t4 down_logic9.sv(13) " "Verilog HDL Implicit Net warning at down_logic9.sv(13): created implicit net for \"t4\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/down_logic9.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331522 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p2 down_logic9.sv(17) " "Verilog HDL Implicit Net warning at down_logic9.sv(17): created implicit net for \"p2\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/down_logic9.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331522 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p3 down_logic9.sv(18) " "Verilog HDL Implicit Net warning at down_logic9.sv(18): created implicit net for \"p3\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/down_logic9.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331522 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1 down_logic9.sv(19) " "Verilog HDL Implicit Net warning at down_logic9.sv(19): created implicit net for \"p1\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/down_logic9.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331522 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y1 down_logic9.sv(23) " "Verilog HDL Implicit Net warning at down_logic9.sv(23): created implicit net for \"y1\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/down_logic9.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331522 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y2 down_logic9.sv(24) " "Verilog HDL Implicit Net warning at down_logic9.sv(24): created implicit net for \"y2\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/down_logic9.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331522 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y3 down_logic9.sv(25) " "Verilog HDL Implicit Net warning at down_logic9.sv(25): created implicit net for \"y3\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/down_logic9.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_logic9 down_logic9:d1 " "Elaborating entity \"down_logic9\" for hierarchy \"down_logic9:d1\"" {  } { { "counter9to0.sv" "d1" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331523 ""}
{ "Warning" "WSGN_SEARCH_FILE" "up_logic9.sv 1 1 " "Using design file up_logic9.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 up_logic9 " "Found entity 1: up_logic9" {  } { { "up_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/up_logic9.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641575331550 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641575331550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A2bar up_logic9.sv(4) " "Verilog HDL Implicit Net warning at up_logic9.sv(4): created implicit net for \"A2bar\"" {  } { { "up_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/up_logic9.sv" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1bar up_logic9.sv(5) " "Verilog HDL Implicit Net warning at up_logic9.sv(5): created implicit net for \"A1bar\"" {  } { { "up_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/up_logic9.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A0bar up_logic9.sv(6) " "Verilog HDL Implicit Net warning at up_logic9.sv(6): created implicit net for \"A0bar\"" {  } { { "up_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/up_logic9.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331551 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A3bar up_logic9.sv(7) " "Verilog HDL Implicit Net warning at up_logic9.sv(7): created implicit net for \"A3bar\"" {  } { { "up_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/up_logic9.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331551 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s1 up_logic9.sv(8) " "Verilog HDL Implicit Net warning at up_logic9.sv(8): created implicit net for \"s1\"" {  } { { "up_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/up_logic9.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331551 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s2 up_logic9.sv(9) " "Verilog HDL Implicit Net warning at up_logic9.sv(9): created implicit net for \"s2\"" {  } { { "up_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/up_logic9.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331551 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p2 up_logic9.sv(12) " "Verilog HDL Implicit Net warning at up_logic9.sv(12): created implicit net for \"p2\"" {  } { { "up_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/up_logic9.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331551 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1 up_logic9.sv(13) " "Verilog HDL Implicit Net warning at up_logic9.sv(13): created implicit net for \"p1\"" {  } { { "up_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/up_logic9.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331551 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t1 up_logic9.sv(16) " "Verilog HDL Implicit Net warning at up_logic9.sv(16): created implicit net for \"t1\"" {  } { { "up_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/up_logic9.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331551 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t2 up_logic9.sv(17) " "Verilog HDL Implicit Net warning at up_logic9.sv(17): created implicit net for \"t2\"" {  } { { "up_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/up_logic9.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331551 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t3 up_logic9.sv(18) " "Verilog HDL Implicit Net warning at up_logic9.sv(18): created implicit net for \"t3\"" {  } { { "up_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/up_logic9.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_logic9 up_logic9:up1 " "Elaborating entity \"up_logic9\" for hierarchy \"up_logic9:up1\"" {  } { { "counter9to0.sv" "up1" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331551 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mix4to1.sv 1 1 " "Using design file mix4to1.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mix4to1 " "Found entity 1: mix4to1" {  } { { "mix4to1.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/mix4to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641575331577 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641575331577 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s0bar mix4to1.sv(7) " "Verilog HDL Implicit Net warning at mix4to1.sv(7): created implicit net for \"s0bar\"" {  } { { "mix4to1.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/mix4to1.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mix4to1 mix4to1:mix5 " "Elaborating entity \"mix4to1\" for hierarchy \"mix4to1:mix5\"" {  } { { "counter9to0.sv" "mix5" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331577 ""}
{ "Warning" "WSGN_SEARCH_FILE" "t_ff.sv 1 1 " "Using design file t_ff.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 t_ff " "Found entity 1: t_ff" {  } { { "t_ff.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/t_ff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641575331603 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641575331603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D t_ff.sv(3) " "Verilog HDL Implicit Net warning at t_ff.sv(3): created implicit net for \"D\"" {  } { { "t_ff.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/t_ff.sv" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_ff t_ff:ff1 " "Elaborating entity \"t_ff\" for hierarchy \"t_ff:ff1\"" {  } { { "counter9to0.sv" "ff1" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331604 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_ff.sv 1 1 " "Using design file d_ff.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/d_ff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641575331626 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641575331626 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "setbar d_ff.sv(3) " "Verilog HDL Implicit Net warning at d_ff.sv(3): created implicit net for \"setbar\"" {  } { { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/d_ff.sv" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetbar d_ff.sv(4) " "Verilog HDL Implicit Net warning at d_ff.sv(4): created implicit net for \"resetbar\"" {  } { { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/d_ff.sv" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t1 d_ff.sv(5) " "Verilog HDL Implicit Net warning at d_ff.sv(5): created implicit net for \"t1\"" {  } { { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/d_ff.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t2 d_ff.sv(5) " "Verilog HDL Implicit Net warning at d_ff.sv(5): created implicit net for \"t2\"" {  } { { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/d_ff.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t4 d_ff.sv(5) " "Verilog HDL Implicit Net warning at d_ff.sv(5): created implicit net for \"t4\"" {  } { { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/d_ff.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t3 d_ff.sv(7) " "Verilog HDL Implicit Net warning at d_ff.sv(7): created implicit net for \"t3\"" {  } { { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/d_ff.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff t_ff:ff1\|d_ff:ff " "Elaborating entity \"d_ff\" for hierarchy \"t_ff:ff1\|d_ff:ff\"" {  } { { "t_ff.sv" "ff" { Text "C:/Users/ahmed/Desktop/New folder/t_ff.sv" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331627 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mix1.sv 1 1 " "Using design file mix1.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mix1 " "Found entity 1: mix1" {  } { { "mix1.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/mix1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641575331654 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641575331654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mix1 mix1:mix11 " "Elaborating entity \"mix1\" for hierarchy \"mix1:mix11\"" {  } { { "counter9to0.sv" "mix11" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575331654 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1641575332272 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1641575332985 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641575332985 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641575333024 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641575333024 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1641575333024 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641575333024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641575333043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 07 19:08:53 2022 " "Processing ended: Fri Jan 07 19:08:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641575333043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641575333043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641575333043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641575333043 ""}
