

================================================================
== Vivado HLS Report for 'soft_max'
================================================================
* Date:           Mon Apr 11 23:40:31 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        backprop_1649738179_45301
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.362 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       82|       82| 0.820 us | 0.820 us |   82|   82|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       30|       30|        21|          5|          1|     3|    yes   |
        |- Loop 2  |       48|       48|        47|          1|          1|     3|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 21
  * Pipeline-1: initiation interval (II) = 1, depth = 47


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 71
* Pipeline : 2
  Pipeline-0 : II = 5, D = 21, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
  Pipeline-1 : II = 1, D = 47, States = { 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 23 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 2 
23 --> 24 
24 --> 71 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 24 
71 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%v1_2_read_1 = call double @_ssdm_op_Read.ap_auto.double(double %v1_2_read)" [../ML_in.cpp:4]   --->   Operation 72 'read' 'v1_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%v1_1_read_1 = call double @_ssdm_op_Read.ap_auto.double(double %v1_1_read)" [../ML_in.cpp:4]   --->   Operation 73 'read' 'v1_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%v1_0_read_1 = call double @_ssdm_op_Read.ap_auto.double(double %v1_0_read)" [../ML_in.cpp:4]   --->   Operation 74 'read' 'v1_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%v0_2_read_1 = call double @_ssdm_op_Read.ap_auto.double(double %v0_2_read)" [../ML_in.cpp:4]   --->   Operation 75 'read' 'v0_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%v0_1_read_1 = call double @_ssdm_op_Read.ap_auto.double(double %v0_1_read)" [../ML_in.cpp:4]   --->   Operation 76 'read' 'v0_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%v0_0_read_1 = call double @_ssdm_op_Read.ap_auto.double(double %v0_0_read)" [../ML_in.cpp:4]   --->   Operation 77 'read' 'v0_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.46ns)   --->   "br label %1" [../ML_in.cpp:14]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%v10 = phi double [ 0.000000e+00, %0 ], [ %v9, %hls_label_0 ]"   --->   Operation 79 'phi' 'v10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%v4_0 = phi i2 [ 0, %0 ], [ %v4, %hls_label_0 ]"   --->   Operation 80 'phi' 'v4_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.50ns)   --->   "%icmp_ln14 = icmp eq i2 %v4_0, -1" [../ML_in.cpp:14]   --->   Operation 81 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 82 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.63ns)   --->   "%v4 = add i2 %v4_0, 1" [../ML_in.cpp:14]   --->   Operation 83 'add' 'v4' <Predicate = true> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %.preheader.preheader, label %hls_label_0" [../ML_in.cpp:14]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.35ns)   --->   "%v6 = call double @_ssdm_op_Mux.ap_auto.3double.i2(double %v1_0_read_1, double %v1_1_read_1, double %v1_2_read_1, i2 %v4_0)" [../ML_in.cpp:17]   --->   Operation 85 'mux' 'v6' <Predicate = (!icmp_ln14)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.36>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln18 = bitcast double %v6 to i64" [../ML_in.cpp:18]   --->   Operation 86 'bitcast' 'bitcast_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.80ns)   --->   "%xor_ln18 = xor i64 %bitcast_ln18, -9223372036854775808" [../ML_in.cpp:18]   --->   Operation 87 'xor' 'xor_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%v7 = bitcast i64 %xor_ln18 to double" [../ML_in.cpp:18]   --->   Operation 88 'bitcast' 'v7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 89 [15/15] (7.55ns)   --->   "%v8 = call double @llvm.exp.f64(double %v7)" [../ML_in.cpp:19]   --->   Operation 89 'dexp' 'v8' <Predicate = (!icmp_ln14)> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.55>
ST_4 : Operation 90 [14/15] (7.55ns)   --->   "%v8 = call double @llvm.exp.f64(double %v7)" [../ML_in.cpp:19]   --->   Operation 90 'dexp' 'v8' <Predicate = (!icmp_ln14)> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.55>
ST_5 : Operation 91 [13/15] (7.55ns)   --->   "%v8 = call double @llvm.exp.f64(double %v7)" [../ML_in.cpp:19]   --->   Operation 91 'dexp' 'v8' <Predicate = (!icmp_ln14)> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.55>
ST_6 : Operation 92 [12/15] (7.55ns)   --->   "%v8 = call double @llvm.exp.f64(double %v7)" [../ML_in.cpp:19]   --->   Operation 92 'dexp' 'v8' <Predicate = (!icmp_ln14)> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.55>
ST_7 : Operation 93 [11/15] (7.55ns)   --->   "%v8 = call double @llvm.exp.f64(double %v7)" [../ML_in.cpp:19]   --->   Operation 93 'dexp' 'v8' <Predicate = (!icmp_ln14)> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.55>
ST_8 : Operation 94 [10/15] (7.55ns)   --->   "%v8 = call double @llvm.exp.f64(double %v7)" [../ML_in.cpp:19]   --->   Operation 94 'dexp' 'v8' <Predicate = (!icmp_ln14)> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.55>
ST_9 : Operation 95 [9/15] (7.55ns)   --->   "%v8 = call double @llvm.exp.f64(double %v7)" [../ML_in.cpp:19]   --->   Operation 95 'dexp' 'v8' <Predicate = (!icmp_ln14)> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.55>
ST_10 : Operation 96 [8/15] (7.55ns)   --->   "%v8 = call double @llvm.exp.f64(double %v7)" [../ML_in.cpp:19]   --->   Operation 96 'dexp' 'v8' <Predicate = (!icmp_ln14)> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.55>
ST_11 : Operation 97 [7/15] (7.55ns)   --->   "%v8 = call double @llvm.exp.f64(double %v7)" [../ML_in.cpp:19]   --->   Operation 97 'dexp' 'v8' <Predicate = (!icmp_ln14)> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.55>
ST_12 : Operation 98 [6/15] (7.55ns)   --->   "%v8 = call double @llvm.exp.f64(double %v7)" [../ML_in.cpp:19]   --->   Operation 98 'dexp' 'v8' <Predicate = (!icmp_ln14)> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.55>
ST_13 : Operation 99 [5/15] (7.55ns)   --->   "%v8 = call double @llvm.exp.f64(double %v7)" [../ML_in.cpp:19]   --->   Operation 99 'dexp' 'v8' <Predicate = (!icmp_ln14)> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.55>
ST_14 : Operation 100 [4/15] (7.55ns)   --->   "%v8 = call double @llvm.exp.f64(double %v7)" [../ML_in.cpp:19]   --->   Operation 100 'dexp' 'v8' <Predicate = (!icmp_ln14)> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.55>
ST_15 : Operation 101 [3/15] (7.55ns)   --->   "%v8 = call double @llvm.exp.f64(double %v7)" [../ML_in.cpp:19]   --->   Operation 101 'dexp' 'v8' <Predicate = (!icmp_ln14)> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.55>
ST_16 : Operation 102 [2/15] (7.55ns)   --->   "%v8 = call double @llvm.exp.f64(double %v7)" [../ML_in.cpp:19]   --->   Operation 102 'dexp' 'v8' <Predicate = (!icmp_ln14)> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.55>
ST_17 : Operation 103 [1/15] (7.55ns)   --->   "%v8 = call double @llvm.exp.f64(double %v7)" [../ML_in.cpp:19]   --->   Operation 103 'dexp' 'v8' <Predicate = (!icmp_ln14)> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.51>
ST_18 : Operation 104 [5/5] (7.51ns)   --->   "%v9 = fadd double %v10, %v8" [../ML_in.cpp:20]   --->   Operation 104 'dadd' 'v9' <Predicate = (!icmp_ln14)> <Delay = 7.51> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 7.51> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.51>
ST_19 : Operation 105 [4/5] (7.51ns)   --->   "%v9 = fadd double %v10, %v8" [../ML_in.cpp:20]   --->   Operation 105 'dadd' 'v9' <Predicate = (!icmp_ln14)> <Delay = 7.51> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 7.51> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.51>
ST_20 : Operation 106 [3/5] (7.51ns)   --->   "%v9 = fadd double %v10, %v8" [../ML_in.cpp:20]   --->   Operation 106 'dadd' 'v9' <Predicate = (!icmp_ln14)> <Delay = 7.51> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 7.51> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.51>
ST_21 : Operation 107 [2/5] (7.51ns)   --->   "%v9 = fadd double %v10, %v8" [../ML_in.cpp:20]   --->   Operation 107 'dadd' 'v9' <Predicate = (!icmp_ln14)> <Delay = 7.51> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 7.51> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.51>
ST_22 : Operation 108 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [../ML_in.cpp:14]   --->   Operation 108 'specregionbegin' 'tmp' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../ML_in.cpp:15]   --->   Operation 109 'specpipeline' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 110 [1/5] (7.51ns)   --->   "%v9 = fadd double %v10, %v8" [../ML_in.cpp:20]   --->   Operation 110 'dadd' 'v9' <Predicate = (!icmp_ln14)> <Delay = 7.51> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 7.51> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 111 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp)" [../ML_in.cpp:23]   --->   Operation 111 'specregionend' 'empty_46' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 112 [1/1] (0.00ns)   --->   "br label %1" [../ML_in.cpp:14]   --->   Operation 112 'br' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 23 <SV = 2> <Delay = 0.46>
ST_23 : Operation 113 [1/1] (0.00ns)   --->   "%v15_1 = alloca double"   --->   Operation 113 'alloca' 'v15_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 114 [1/1] (0.00ns)   --->   "%write_flag_0 = alloca i1"   --->   Operation 114 'alloca' 'write_flag_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 115 [1/1] (0.00ns)   --->   "%write_flag8_0 = alloca i1"   --->   Operation 115 'alloca' 'write_flag8_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 116 [1/1] (0.00ns)   --->   "%v15_2 = alloca double"   --->   Operation 116 'alloca' 'v15_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 117 [1/1] (0.00ns)   --->   "%v15_3 = alloca double"   --->   Operation 117 'alloca' 'v15_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 118 [1/1] (0.00ns)   --->   "%write_flag4_0 = alloca i1"   --->   Operation 118 'alloca' 'write_flag4_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 119 [1/1] (0.46ns)   --->   "store i1 false, i1* %write_flag4_0" [../ML_in.cpp:25]   --->   Operation 119 'store' <Predicate = true> <Delay = 0.46>
ST_23 : Operation 120 [1/1] (0.46ns)   --->   "store i1 false, i1* %write_flag8_0" [../ML_in.cpp:25]   --->   Operation 120 'store' <Predicate = true> <Delay = 0.46>
ST_23 : Operation 121 [1/1] (0.46ns)   --->   "store i1 false, i1* %write_flag_0" [../ML_in.cpp:25]   --->   Operation 121 'store' <Predicate = true> <Delay = 0.46>
ST_23 : Operation 122 [1/1] (0.46ns)   --->   "br label %.preheader" [../ML_in.cpp:25]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.46>

State 24 <SV = 3> <Delay = 1.35>
ST_24 : Operation 123 [1/1] (0.00ns)   --->   "%v11_0 = phi i2 [ %v11, %hls_label_1_end ], [ 0, %.preheader.preheader ]"   --->   Operation 123 'phi' 'v11_0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 124 [1/1] (0.50ns)   --->   "%icmp_ln25 = icmp eq i2 %v11_0, -1" [../ML_in.cpp:25]   --->   Operation 124 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 125 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 125 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 126 [1/1] (0.63ns)   --->   "%v11 = add i2 %v11_0, 1" [../ML_in.cpp:25]   --->   Operation 126 'add' 'v11' <Predicate = true> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %2, label %hls_label_1_begin" [../ML_in.cpp:25]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 128 [1/1] (1.35ns)   --->   "%v12 = call double @_ssdm_op_Mux.ap_auto.3double.i2(double %v1_0_read_1, double %v1_1_read_1, double %v1_2_read_1, i2 %v11_0)" [../ML_in.cpp:27]   --->   Operation 128 'mux' 'v12' <Predicate = (!icmp_ln25)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 129 [1/1] (0.98ns)   --->   "switch i2 %v11_0, label %branch2 [
    i2 0, label %hls_label_1_begin.hls_label_1_end_crit_edge
    i2 1, label %branch1
  ]" [../ML_in.cpp:31]   --->   Operation 129 'switch' <Predicate = (!icmp_ln25)> <Delay = 0.98>

State 25 <SV = 4> <Delay = 8.36>
ST_25 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast double %v12 to i64" [../ML_in.cpp:28]   --->   Operation 130 'bitcast' 'bitcast_ln28' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 131 [1/1] (0.80ns)   --->   "%xor_ln28 = xor i64 %bitcast_ln28, -9223372036854775808" [../ML_in.cpp:28]   --->   Operation 131 'xor' 'xor_ln28' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 132 [1/1] (0.00ns)   --->   "%v13 = bitcast i64 %xor_ln28 to double" [../ML_in.cpp:28]   --->   Operation 132 'bitcast' 'v13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 133 [15/15] (7.55ns)   --->   "%v14 = call double @llvm.exp.f64(double %v13)" [../ML_in.cpp:29]   --->   Operation 133 'dexp' 'v14' <Predicate = true> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 5> <Delay = 7.55>
ST_26 : Operation 134 [14/15] (7.55ns)   --->   "%v14 = call double @llvm.exp.f64(double %v13)" [../ML_in.cpp:29]   --->   Operation 134 'dexp' 'v14' <Predicate = true> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 6> <Delay = 7.55>
ST_27 : Operation 135 [13/15] (7.55ns)   --->   "%v14 = call double @llvm.exp.f64(double %v13)" [../ML_in.cpp:29]   --->   Operation 135 'dexp' 'v14' <Predicate = true> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 7> <Delay = 7.55>
ST_28 : Operation 136 [12/15] (7.55ns)   --->   "%v14 = call double @llvm.exp.f64(double %v13)" [../ML_in.cpp:29]   --->   Operation 136 'dexp' 'v14' <Predicate = true> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 8> <Delay = 7.55>
ST_29 : Operation 137 [11/15] (7.55ns)   --->   "%v14 = call double @llvm.exp.f64(double %v13)" [../ML_in.cpp:29]   --->   Operation 137 'dexp' 'v14' <Predicate = true> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 9> <Delay = 7.55>
ST_30 : Operation 138 [10/15] (7.55ns)   --->   "%v14 = call double @llvm.exp.f64(double %v13)" [../ML_in.cpp:29]   --->   Operation 138 'dexp' 'v14' <Predicate = true> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 10> <Delay = 7.55>
ST_31 : Operation 139 [9/15] (7.55ns)   --->   "%v14 = call double @llvm.exp.f64(double %v13)" [../ML_in.cpp:29]   --->   Operation 139 'dexp' 'v14' <Predicate = true> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 11> <Delay = 7.55>
ST_32 : Operation 140 [8/15] (7.55ns)   --->   "%v14 = call double @llvm.exp.f64(double %v13)" [../ML_in.cpp:29]   --->   Operation 140 'dexp' 'v14' <Predicate = true> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 12> <Delay = 7.55>
ST_33 : Operation 141 [7/15] (7.55ns)   --->   "%v14 = call double @llvm.exp.f64(double %v13)" [../ML_in.cpp:29]   --->   Operation 141 'dexp' 'v14' <Predicate = true> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 13> <Delay = 7.55>
ST_34 : Operation 142 [6/15] (7.55ns)   --->   "%v14 = call double @llvm.exp.f64(double %v13)" [../ML_in.cpp:29]   --->   Operation 142 'dexp' 'v14' <Predicate = true> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 14> <Delay = 7.55>
ST_35 : Operation 143 [5/15] (7.55ns)   --->   "%v14 = call double @llvm.exp.f64(double %v13)" [../ML_in.cpp:29]   --->   Operation 143 'dexp' 'v14' <Predicate = true> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 15> <Delay = 7.55>
ST_36 : Operation 144 [4/15] (7.55ns)   --->   "%v14 = call double @llvm.exp.f64(double %v13)" [../ML_in.cpp:29]   --->   Operation 144 'dexp' 'v14' <Predicate = true> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 16> <Delay = 7.55>
ST_37 : Operation 145 [3/15] (7.55ns)   --->   "%v14 = call double @llvm.exp.f64(double %v13)" [../ML_in.cpp:29]   --->   Operation 145 'dexp' 'v14' <Predicate = true> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 17> <Delay = 7.55>
ST_38 : Operation 146 [2/15] (7.55ns)   --->   "%v14 = call double @llvm.exp.f64(double %v13)" [../ML_in.cpp:29]   --->   Operation 146 'dexp' 'v14' <Predicate = true> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 18> <Delay = 7.55>
ST_39 : Operation 147 [1/15] (7.55ns)   --->   "%v14 = call double @llvm.exp.f64(double %v13)" [../ML_in.cpp:29]   --->   Operation 147 'dexp' 'v14' <Predicate = true> <Delay = 7.55> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 14> <II = 1> <Delay = 7.55> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 19> <Delay = 6.77>
ST_40 : Operation 148 [31/31] (6.77ns)   --->   "%v15 = fdiv double %v14, %v10" [../ML_in.cpp:30]   --->   Operation 148 'ddiv' 'v15' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 20> <Delay = 6.77>
ST_41 : Operation 149 [30/31] (6.77ns)   --->   "%v15 = fdiv double %v14, %v10" [../ML_in.cpp:30]   --->   Operation 149 'ddiv' 'v15' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 21> <Delay = 6.77>
ST_42 : Operation 150 [29/31] (6.77ns)   --->   "%v15 = fdiv double %v14, %v10" [../ML_in.cpp:30]   --->   Operation 150 'ddiv' 'v15' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 22> <Delay = 6.77>
ST_43 : Operation 151 [28/31] (6.77ns)   --->   "%v15 = fdiv double %v14, %v10" [../ML_in.cpp:30]   --->   Operation 151 'ddiv' 'v15' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 23> <Delay = 6.77>
ST_44 : Operation 152 [27/31] (6.77ns)   --->   "%v15 = fdiv double %v14, %v10" [../ML_in.cpp:30]   --->   Operation 152 'ddiv' 'v15' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 24> <Delay = 6.77>
ST_45 : Operation 153 [26/31] (6.77ns)   --->   "%v15 = fdiv double %v14, %v10" [../ML_in.cpp:30]   --->   Operation 153 'ddiv' 'v15' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 25> <Delay = 6.77>
ST_46 : Operation 154 [25/31] (6.77ns)   --->   "%v15 = fdiv double %v14, %v10" [../ML_in.cpp:30]   --->   Operation 154 'ddiv' 'v15' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 26> <Delay = 6.77>
ST_47 : Operation 155 [24/31] (6.77ns)   --->   "%v15 = fdiv double %v14, %v10" [../ML_in.cpp:30]   --->   Operation 155 'ddiv' 'v15' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 27> <Delay = 6.77>
ST_48 : Operation 156 [23/31] (6.77ns)   --->   "%v15 = fdiv double %v14, %v10" [../ML_in.cpp:30]   --->   Operation 156 'ddiv' 'v15' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 28> <Delay = 6.77>
ST_49 : Operation 157 [22/31] (6.77ns)   --->   "%v15 = fdiv double %v14, %v10" [../ML_in.cpp:30]   --->   Operation 157 'ddiv' 'v15' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 29> <Delay = 6.77>
ST_50 : Operation 158 [21/31] (6.77ns)   --->   "%v15 = fdiv double %v14, %v10" [../ML_in.cpp:30]   --->   Operation 158 'ddiv' 'v15' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 30> <Delay = 6.77>
ST_51 : Operation 159 [20/31] (6.77ns)   --->   "%v15 = fdiv double %v14, %v10" [../ML_in.cpp:30]   --->   Operation 159 'ddiv' 'v15' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 31> <Delay = 6.77>
ST_52 : Operation 160 [19/31] (6.77ns)   --->   "%v15 = fdiv double %v14, %v10" [../ML_in.cpp:30]   --->   Operation 160 'ddiv' 'v15' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 32> <Delay = 6.77>
ST_53 : Operation 161 [18/31] (6.77ns)   --->   "%v15 = fdiv double %v14, %v10" [../ML_in.cpp:30]   --->   Operation 161 'ddiv' 'v15' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 33> <Delay = 6.77>
ST_54 : Operation 162 [17/31] (6.77ns)   --->   "%v15 = fdiv double %v14, %v10" [../ML_in.cpp:30]   --->   Operation 162 'ddiv' 'v15' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 34> <Delay = 6.77>
ST_55 : Operation 163 [16/31] (6.77ns)   --->   "%v15 = fdiv double %v14, %v10" [../ML_in.cpp:30]   --->   Operation 163 'ddiv' 'v15' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 35> <Delay = 6.77>
ST_56 : Operation 164 [15/31] (6.77ns)   --->   "%v15 = fdiv double %v14, %v10" [../ML_in.cpp:30]   --->   Operation 164 'ddiv' 'v15' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 36> <Delay = 6.77>
ST_57 : Operation 165 [14/31] (6.77ns)   --->   "%v15 = fdiv double %v14, %v10" [../ML_in.cpp:30]   --->   Operation 165 'ddiv' 'v15' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 37> <Delay = 6.77>
ST_58 : Operation 166 [13/31] (6.77ns)   --->   "%v15 = fdiv double %v14, %v10" [../ML_in.cpp:30]   --->   Operation 166 'ddiv' 'v15' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 38> <Delay = 6.77>
ST_59 : Operation 167 [12/31] (6.77ns)   --->   "%v15 = fdiv double %v14, %v10" [../ML_in.cpp:30]   --->   Operation 167 'ddiv' 'v15' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 39> <Delay = 6.77>
ST_60 : Operation 168 [11/31] (6.77ns)   --->   "%v15 = fdiv double %v14, %v10" [../ML_in.cpp:30]   --->   Operation 168 'ddiv' 'v15' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 40> <Delay = 6.77>
ST_61 : Operation 169 [10/31] (6.77ns)   --->   "%v15 = fdiv double %v14, %v10" [../ML_in.cpp:30]   --->   Operation 169 'ddiv' 'v15' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 41> <Delay = 6.77>
ST_62 : Operation 170 [9/31] (6.77ns)   --->   "%v15 = fdiv double %v14, %v10" [../ML_in.cpp:30]   --->   Operation 170 'ddiv' 'v15' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 42> <Delay = 6.77>
ST_63 : Operation 171 [8/31] (6.77ns)   --->   "%v15 = fdiv double %v14, %v10" [../ML_in.cpp:30]   --->   Operation 171 'ddiv' 'v15' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 43> <Delay = 6.77>
ST_64 : Operation 172 [7/31] (6.77ns)   --->   "%v15 = fdiv double %v14, %v10" [../ML_in.cpp:30]   --->   Operation 172 'ddiv' 'v15' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 44> <Delay = 6.77>
ST_65 : Operation 173 [6/31] (6.77ns)   --->   "%v15 = fdiv double %v14, %v10" [../ML_in.cpp:30]   --->   Operation 173 'ddiv' 'v15' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 45> <Delay = 6.77>
ST_66 : Operation 174 [5/31] (6.77ns)   --->   "%v15 = fdiv double %v14, %v10" [../ML_in.cpp:30]   --->   Operation 174 'ddiv' 'v15' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 46> <Delay = 6.77>
ST_67 : Operation 175 [4/31] (6.77ns)   --->   "%v15 = fdiv double %v14, %v10" [../ML_in.cpp:30]   --->   Operation 175 'ddiv' 'v15' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 47> <Delay = 6.77>
ST_68 : Operation 176 [3/31] (6.77ns)   --->   "%v15 = fdiv double %v14, %v10" [../ML_in.cpp:30]   --->   Operation 176 'ddiv' 'v15' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 48> <Delay = 6.77>
ST_69 : Operation 177 [2/31] (6.77ns)   --->   "%v15 = fdiv double %v14, %v10" [../ML_in.cpp:30]   --->   Operation 177 'ddiv' 'v15' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 49> <Delay = 6.77>
ST_70 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [../ML_in.cpp:25]   --->   Operation 178 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../ML_in.cpp:26]   --->   Operation 179 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 180 [1/31] (6.77ns)   --->   "%v15 = fdiv double %v14, %v10" [../ML_in.cpp:30]   --->   Operation 180 'ddiv' 'v15' <Predicate = true> <Delay = 6.77> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 181 [1/1] (0.46ns)   --->   "store i1 true, i1* %write_flag4_0" [../ML_in.cpp:31]   --->   Operation 181 'store' <Predicate = (v11_0 == 1)> <Delay = 0.46>
ST_70 : Operation 182 [1/1] (0.00ns)   --->   "store double %v15, double* %v15_2" [../ML_in.cpp:31]   --->   Operation 182 'store' <Predicate = (v11_0 == 1)> <Delay = 0.00>
ST_70 : Operation 183 [1/1] (0.00ns)   --->   "br label %hls_label_1_end" [../ML_in.cpp:31]   --->   Operation 183 'br' <Predicate = (v11_0 == 1)> <Delay = 0.00>
ST_70 : Operation 184 [1/1] (0.00ns)   --->   "store double %v15, double* %v15_3" [../ML_in.cpp:31]   --->   Operation 184 'store' <Predicate = (v11_0 == 0)> <Delay = 0.00>
ST_70 : Operation 185 [1/1] (0.46ns)   --->   "store i1 true, i1* %write_flag_0" [../ML_in.cpp:31]   --->   Operation 185 'store' <Predicate = (v11_0 == 0)> <Delay = 0.46>
ST_70 : Operation 186 [1/1] (0.00ns)   --->   "br label %hls_label_1_end" [../ML_in.cpp:31]   --->   Operation 186 'br' <Predicate = (v11_0 == 0)> <Delay = 0.00>
ST_70 : Operation 187 [1/1] (0.46ns)   --->   "store i1 true, i1* %write_flag8_0" [../ML_in.cpp:31]   --->   Operation 187 'store' <Predicate = (v11_0 != 0 & v11_0 != 1)> <Delay = 0.46>
ST_70 : Operation 188 [1/1] (0.00ns)   --->   "store double %v15, double* %v15_1" [../ML_in.cpp:31]   --->   Operation 188 'store' <Predicate = (v11_0 != 0 & v11_0 != 1)> <Delay = 0.00>
ST_70 : Operation 189 [1/1] (0.00ns)   --->   "br label %hls_label_1_end" [../ML_in.cpp:31]   --->   Operation 189 'br' <Predicate = (v11_0 != 0 & v11_0 != 1)> <Delay = 0.00>
ST_70 : Operation 190 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_s)" [../ML_in.cpp:32]   --->   Operation 190 'specregionend' 'empty_48' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_70 : Operation 191 [1/1] (0.00ns)   --->   "br label %.preheader" [../ML_in.cpp:25]   --->   Operation 191 'br' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 71 <SV = 4> <Delay = 1.17>
ST_71 : Operation 192 [1/1] (0.00ns)   --->   "%v15_1_load = load double* %v15_1" [../ML_in.cpp:33]   --->   Operation 192 'load' 'v15_1_load' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 193 [1/1] (0.00ns)   --->   "%write_flag_0_load = load i1* %write_flag_0" [../ML_in.cpp:33]   --->   Operation 193 'load' 'write_flag_0_load' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 194 [1/1] (0.00ns)   --->   "%write_flag8_0_load = load i1* %write_flag8_0" [../ML_in.cpp:33]   --->   Operation 194 'load' 'write_flag8_0_load' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 195 [1/1] (0.00ns)   --->   "%v15_2_load = load double* %v15_2" [../ML_in.cpp:33]   --->   Operation 195 'load' 'v15_2_load' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 196 [1/1] (0.00ns)   --->   "%v15_3_load = load double* %v15_3" [../ML_in.cpp:33]   --->   Operation 196 'load' 'v15_3_load' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 197 [1/1] (0.00ns)   --->   "%write_flag4_0_load = load i1* %write_flag4_0" [../ML_in.cpp:33]   --->   Operation 197 'load' 'write_flag4_0_load' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 198 [1/1] (1.17ns)   --->   "%select_ln33 = select i1 %write_flag_0_load, double %v15_3_load, double %v0_0_read_1" [../ML_in.cpp:33]   --->   Operation 198 'select' 'select_ln33' <Predicate = true> <Delay = 1.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 199 [1/1] (1.17ns)   --->   "%select_ln33_1 = select i1 %write_flag4_0_load, double %v15_2_load, double %v0_1_read_1" [../ML_in.cpp:33]   --->   Operation 199 'select' 'select_ln33_1' <Predicate = true> <Delay = 1.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 200 [1/1] (1.17ns)   --->   "%select_ln33_2 = select i1 %write_flag8_0_load, double %v15_1_load, double %v0_2_read_1" [../ML_in.cpp:33]   --->   Operation 200 'select' 'select_ln33_2' <Predicate = true> <Delay = 1.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 201 [1/1] (0.00ns)   --->   "%mrv = insertvalue { double, double, double } undef, double %select_ln33, 0" [../ML_in.cpp:33]   --->   Operation 201 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 202 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { double, double, double } %mrv, double %select_ln33_1, 1" [../ML_in.cpp:33]   --->   Operation 202 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 203 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { double, double, double } %mrv_1, double %select_ln33_2, 2" [../ML_in.cpp:33]   --->   Operation 203 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 204 [1/1] (0.00ns)   --->   "ret { double, double, double } %mrv_2" [../ML_in.cpp:33]   --->   Operation 204 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.466ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v9') with incoming values : ('v9', ../ML_in.cpp:20) [15]  (0.466 ns)

 <State 2>: 1.36ns
The critical path consists of the following:
	'phi' operation ('v4') with incoming values : ('v4', ../ML_in.cpp:14) [16]  (0 ns)
	'mux' operation ('v6', ../ML_in.cpp:17) [24]  (1.36 ns)

 <State 3>: 8.36ns
The critical path consists of the following:
	'xor' operation ('xor_ln18', ../ML_in.cpp:18) [26]  (0.806 ns)
	'dexp' operation ('v8', ../ML_in.cpp:19) [28]  (7.56 ns)

 <State 4>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('v8', ../ML_in.cpp:19) [28]  (7.56 ns)

 <State 5>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('v8', ../ML_in.cpp:19) [28]  (7.56 ns)

 <State 6>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('v8', ../ML_in.cpp:19) [28]  (7.56 ns)

 <State 7>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('v8', ../ML_in.cpp:19) [28]  (7.56 ns)

 <State 8>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('v8', ../ML_in.cpp:19) [28]  (7.56 ns)

 <State 9>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('v8', ../ML_in.cpp:19) [28]  (7.56 ns)

 <State 10>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('v8', ../ML_in.cpp:19) [28]  (7.56 ns)

 <State 11>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('v8', ../ML_in.cpp:19) [28]  (7.56 ns)

 <State 12>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('v8', ../ML_in.cpp:19) [28]  (7.56 ns)

 <State 13>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('v8', ../ML_in.cpp:19) [28]  (7.56 ns)

 <State 14>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('v8', ../ML_in.cpp:19) [28]  (7.56 ns)

 <State 15>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('v8', ../ML_in.cpp:19) [28]  (7.56 ns)

 <State 16>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('v8', ../ML_in.cpp:19) [28]  (7.56 ns)

 <State 17>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('v8', ../ML_in.cpp:19) [28]  (7.56 ns)

 <State 18>: 7.52ns
The critical path consists of the following:
	'dadd' operation ('v9', ../ML_in.cpp:20) [29]  (7.52 ns)

 <State 19>: 7.52ns
The critical path consists of the following:
	'dadd' operation ('v9', ../ML_in.cpp:20) [29]  (7.52 ns)

 <State 20>: 7.52ns
The critical path consists of the following:
	'dadd' operation ('v9', ../ML_in.cpp:20) [29]  (7.52 ns)

 <State 21>: 7.52ns
The critical path consists of the following:
	'dadd' operation ('v9', ../ML_in.cpp:20) [29]  (7.52 ns)

 <State 22>: 7.52ns
The critical path consists of the following:
	'dadd' operation ('v9', ../ML_in.cpp:20) [29]  (7.52 ns)

 <State 23>: 0.466ns
The critical path consists of the following:
	'alloca' operation ('write_flag_0') [34]  (0 ns)
	'store' operation ('store_ln25', ../ML_in.cpp:25) of constant 0 on local variable 'write_flag_0' [41]  (0.466 ns)

 <State 24>: 1.36ns
The critical path consists of the following:
	'phi' operation ('v11') with incoming values : ('v11', ../ML_in.cpp:25) [44]  (0 ns)
	'mux' operation ('v12', ../ML_in.cpp:27) [52]  (1.36 ns)

 <State 25>: 8.36ns
The critical path consists of the following:
	'xor' operation ('xor_ln28', ../ML_in.cpp:28) [54]  (0.806 ns)
	'dexp' operation ('v14', ../ML_in.cpp:29) [56]  (7.56 ns)

 <State 26>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('v14', ../ML_in.cpp:29) [56]  (7.56 ns)

 <State 27>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('v14', ../ML_in.cpp:29) [56]  (7.56 ns)

 <State 28>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('v14', ../ML_in.cpp:29) [56]  (7.56 ns)

 <State 29>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('v14', ../ML_in.cpp:29) [56]  (7.56 ns)

 <State 30>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('v14', ../ML_in.cpp:29) [56]  (7.56 ns)

 <State 31>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('v14', ../ML_in.cpp:29) [56]  (7.56 ns)

 <State 32>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('v14', ../ML_in.cpp:29) [56]  (7.56 ns)

 <State 33>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('v14', ../ML_in.cpp:29) [56]  (7.56 ns)

 <State 34>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('v14', ../ML_in.cpp:29) [56]  (7.56 ns)

 <State 35>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('v14', ../ML_in.cpp:29) [56]  (7.56 ns)

 <State 36>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('v14', ../ML_in.cpp:29) [56]  (7.56 ns)

 <State 37>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('v14', ../ML_in.cpp:29) [56]  (7.56 ns)

 <State 38>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('v14', ../ML_in.cpp:29) [56]  (7.56 ns)

 <State 39>: 7.56ns
The critical path consists of the following:
	'dexp' operation ('v14', ../ML_in.cpp:29) [56]  (7.56 ns)

 <State 40>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('v15', ../ML_in.cpp:30) [57]  (6.78 ns)

 <State 41>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('v15', ../ML_in.cpp:30) [57]  (6.78 ns)

 <State 42>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('v15', ../ML_in.cpp:30) [57]  (6.78 ns)

 <State 43>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('v15', ../ML_in.cpp:30) [57]  (6.78 ns)

 <State 44>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('v15', ../ML_in.cpp:30) [57]  (6.78 ns)

 <State 45>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('v15', ../ML_in.cpp:30) [57]  (6.78 ns)

 <State 46>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('v15', ../ML_in.cpp:30) [57]  (6.78 ns)

 <State 47>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('v15', ../ML_in.cpp:30) [57]  (6.78 ns)

 <State 48>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('v15', ../ML_in.cpp:30) [57]  (6.78 ns)

 <State 49>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('v15', ../ML_in.cpp:30) [57]  (6.78 ns)

 <State 50>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('v15', ../ML_in.cpp:30) [57]  (6.78 ns)

 <State 51>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('v15', ../ML_in.cpp:30) [57]  (6.78 ns)

 <State 52>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('v15', ../ML_in.cpp:30) [57]  (6.78 ns)

 <State 53>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('v15', ../ML_in.cpp:30) [57]  (6.78 ns)

 <State 54>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('v15', ../ML_in.cpp:30) [57]  (6.78 ns)

 <State 55>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('v15', ../ML_in.cpp:30) [57]  (6.78 ns)

 <State 56>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('v15', ../ML_in.cpp:30) [57]  (6.78 ns)

 <State 57>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('v15', ../ML_in.cpp:30) [57]  (6.78 ns)

 <State 58>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('v15', ../ML_in.cpp:30) [57]  (6.78 ns)

 <State 59>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('v15', ../ML_in.cpp:30) [57]  (6.78 ns)

 <State 60>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('v15', ../ML_in.cpp:30) [57]  (6.78 ns)

 <State 61>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('v15', ../ML_in.cpp:30) [57]  (6.78 ns)

 <State 62>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('v15', ../ML_in.cpp:30) [57]  (6.78 ns)

 <State 63>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('v15', ../ML_in.cpp:30) [57]  (6.78 ns)

 <State 64>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('v15', ../ML_in.cpp:30) [57]  (6.78 ns)

 <State 65>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('v15', ../ML_in.cpp:30) [57]  (6.78 ns)

 <State 66>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('v15', ../ML_in.cpp:30) [57]  (6.78 ns)

 <State 67>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('v15', ../ML_in.cpp:30) [57]  (6.78 ns)

 <State 68>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('v15', ../ML_in.cpp:30) [57]  (6.78 ns)

 <State 69>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('v15', ../ML_in.cpp:30) [57]  (6.78 ns)

 <State 70>: 6.78ns
The critical path consists of the following:
	'ddiv' operation ('v15', ../ML_in.cpp:30) [57]  (6.78 ns)
	'store' operation ('store_ln31', ../ML_in.cpp:31) of variable 'v15', ../ML_in.cpp:30 on local variable 'v15' [64]  (0 ns)

 <State 71>: 1.17ns
The critical path consists of the following:
	'load' operation ('v15_1_load', ../ML_in.cpp:33) on local variable 'v15' [75]  (0 ns)
	'select' operation ('v0[2]', ../ML_in.cpp:33) [83]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
