
C8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003950  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  08003a60  08003a60  00013a60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003ab0  08003ab0  00020064  2**0
                  CONTENTS
  4 .ARM          00000000  08003ab0  08003ab0  00020064  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003ab0  08003ab0  00020064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003ab0  08003ab0  00013ab0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003ab4  08003ab4  00013ab4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000064  20000000  08003ab8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000fd8  20000064  08003b1c  00020064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000103c  08003b1c  0002103c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008d  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a71a  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000225d  00000000  00000000  0002a7ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000be0  00000000  00000000  0002ca48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000909  00000000  00000000  0002d628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018ad6  00000000  00000000  0002df31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d92f  00000000  00000000  00046a07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008eb20  00000000  00000000  00054336  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002ff4  00000000  00000000  000e2e58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  000e5e4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000064 	.word	0x20000064
 800012c:	00000000 	.word	0x00000000
 8000130:	08003a48 	.word	0x08003a48

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000068 	.word	0x20000068
 800014c:	08003a48 	.word	0x08003a48

08000150 <__aeabi_frsub>:
 8000150:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__addsf3>
 8000156:	bf00      	nop

08000158 <__aeabi_fsub>:
 8000158:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0800015c <__addsf3>:
 800015c:	0042      	lsls	r2, r0, #1
 800015e:	bf1f      	itttt	ne
 8000160:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000164:	ea92 0f03 	teqne	r2, r3
 8000168:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800016c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000170:	d06a      	beq.n	8000248 <__addsf3+0xec>
 8000172:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000176:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800017a:	bfc1      	itttt	gt
 800017c:	18d2      	addgt	r2, r2, r3
 800017e:	4041      	eorgt	r1, r0
 8000180:	4048      	eorgt	r0, r1
 8000182:	4041      	eorgt	r1, r0
 8000184:	bfb8      	it	lt
 8000186:	425b      	neglt	r3, r3
 8000188:	2b19      	cmp	r3, #25
 800018a:	bf88      	it	hi
 800018c:	4770      	bxhi	lr
 800018e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000192:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000196:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800019a:	bf18      	it	ne
 800019c:	4240      	negne	r0, r0
 800019e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001a2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001a6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001aa:	bf18      	it	ne
 80001ac:	4249      	negne	r1, r1
 80001ae:	ea92 0f03 	teq	r2, r3
 80001b2:	d03f      	beq.n	8000234 <__addsf3+0xd8>
 80001b4:	f1a2 0201 	sub.w	r2, r2, #1
 80001b8:	fa41 fc03 	asr.w	ip, r1, r3
 80001bc:	eb10 000c 	adds.w	r0, r0, ip
 80001c0:	f1c3 0320 	rsb	r3, r3, #32
 80001c4:	fa01 f103 	lsl.w	r1, r1, r3
 80001c8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001cc:	d502      	bpl.n	80001d4 <__addsf3+0x78>
 80001ce:	4249      	negs	r1, r1
 80001d0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001d8:	d313      	bcc.n	8000202 <__addsf3+0xa6>
 80001da:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001de:	d306      	bcc.n	80001ee <__addsf3+0x92>
 80001e0:	0840      	lsrs	r0, r0, #1
 80001e2:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e6:	f102 0201 	add.w	r2, r2, #1
 80001ea:	2afe      	cmp	r2, #254	; 0xfe
 80001ec:	d251      	bcs.n	8000292 <__addsf3+0x136>
 80001ee:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80001f2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f6:	bf08      	it	eq
 80001f8:	f020 0001 	biceq.w	r0, r0, #1
 80001fc:	ea40 0003 	orr.w	r0, r0, r3
 8000200:	4770      	bx	lr
 8000202:	0049      	lsls	r1, r1, #1
 8000204:	eb40 0000 	adc.w	r0, r0, r0
 8000208:	3a01      	subs	r2, #1
 800020a:	bf28      	it	cs
 800020c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000210:	d2ed      	bcs.n	80001ee <__addsf3+0x92>
 8000212:	fab0 fc80 	clz	ip, r0
 8000216:	f1ac 0c08 	sub.w	ip, ip, #8
 800021a:	ebb2 020c 	subs.w	r2, r2, ip
 800021e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000222:	bfaa      	itet	ge
 8000224:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000228:	4252      	neglt	r2, r2
 800022a:	4318      	orrge	r0, r3
 800022c:	bfbc      	itt	lt
 800022e:	40d0      	lsrlt	r0, r2
 8000230:	4318      	orrlt	r0, r3
 8000232:	4770      	bx	lr
 8000234:	f092 0f00 	teq	r2, #0
 8000238:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 800023c:	bf06      	itte	eq
 800023e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000242:	3201      	addeq	r2, #1
 8000244:	3b01      	subne	r3, #1
 8000246:	e7b5      	b.n	80001b4 <__addsf3+0x58>
 8000248:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800024c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000250:	bf18      	it	ne
 8000252:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000256:	d021      	beq.n	800029c <__addsf3+0x140>
 8000258:	ea92 0f03 	teq	r2, r3
 800025c:	d004      	beq.n	8000268 <__addsf3+0x10c>
 800025e:	f092 0f00 	teq	r2, #0
 8000262:	bf08      	it	eq
 8000264:	4608      	moveq	r0, r1
 8000266:	4770      	bx	lr
 8000268:	ea90 0f01 	teq	r0, r1
 800026c:	bf1c      	itt	ne
 800026e:	2000      	movne	r0, #0
 8000270:	4770      	bxne	lr
 8000272:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000276:	d104      	bne.n	8000282 <__addsf3+0x126>
 8000278:	0040      	lsls	r0, r0, #1
 800027a:	bf28      	it	cs
 800027c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000280:	4770      	bx	lr
 8000282:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000286:	bf3c      	itt	cc
 8000288:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 800028c:	4770      	bxcc	lr
 800028e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000292:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000296:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800029a:	4770      	bx	lr
 800029c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002a0:	bf16      	itet	ne
 80002a2:	4608      	movne	r0, r1
 80002a4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a8:	4601      	movne	r1, r0
 80002aa:	0242      	lsls	r2, r0, #9
 80002ac:	bf06      	itte	eq
 80002ae:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002b2:	ea90 0f01 	teqeq	r0, r1
 80002b6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002ba:	4770      	bx	lr

080002bc <__aeabi_ui2f>:
 80002bc:	f04f 0300 	mov.w	r3, #0
 80002c0:	e004      	b.n	80002cc <__aeabi_i2f+0x8>
 80002c2:	bf00      	nop

080002c4 <__aeabi_i2f>:
 80002c4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002c8:	bf48      	it	mi
 80002ca:	4240      	negmi	r0, r0
 80002cc:	ea5f 0c00 	movs.w	ip, r0
 80002d0:	bf08      	it	eq
 80002d2:	4770      	bxeq	lr
 80002d4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002d8:	4601      	mov	r1, r0
 80002da:	f04f 0000 	mov.w	r0, #0
 80002de:	e01c      	b.n	800031a <__aeabi_l2f+0x2a>

080002e0 <__aeabi_ul2f>:
 80002e0:	ea50 0201 	orrs.w	r2, r0, r1
 80002e4:	bf08      	it	eq
 80002e6:	4770      	bxeq	lr
 80002e8:	f04f 0300 	mov.w	r3, #0
 80002ec:	e00a      	b.n	8000304 <__aeabi_l2f+0x14>
 80002ee:	bf00      	nop

080002f0 <__aeabi_l2f>:
 80002f0:	ea50 0201 	orrs.w	r2, r0, r1
 80002f4:	bf08      	it	eq
 80002f6:	4770      	bxeq	lr
 80002f8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80002fc:	d502      	bpl.n	8000304 <__aeabi_l2f+0x14>
 80002fe:	4240      	negs	r0, r0
 8000300:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000304:	ea5f 0c01 	movs.w	ip, r1
 8000308:	bf02      	ittt	eq
 800030a:	4684      	moveq	ip, r0
 800030c:	4601      	moveq	r1, r0
 800030e:	2000      	moveq	r0, #0
 8000310:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000314:	bf08      	it	eq
 8000316:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800031a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800031e:	fabc f28c 	clz	r2, ip
 8000322:	3a08      	subs	r2, #8
 8000324:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000328:	db10      	blt.n	800034c <__aeabi_l2f+0x5c>
 800032a:	fa01 fc02 	lsl.w	ip, r1, r2
 800032e:	4463      	add	r3, ip
 8000330:	fa00 fc02 	lsl.w	ip, r0, r2
 8000334:	f1c2 0220 	rsb	r2, r2, #32
 8000338:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800033c:	fa20 f202 	lsr.w	r2, r0, r2
 8000340:	eb43 0002 	adc.w	r0, r3, r2
 8000344:	bf08      	it	eq
 8000346:	f020 0001 	biceq.w	r0, r0, #1
 800034a:	4770      	bx	lr
 800034c:	f102 0220 	add.w	r2, r2, #32
 8000350:	fa01 fc02 	lsl.w	ip, r1, r2
 8000354:	f1c2 0220 	rsb	r2, r2, #32
 8000358:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800035c:	fa21 f202 	lsr.w	r2, r1, r2
 8000360:	eb43 0002 	adc.w	r0, r3, r2
 8000364:	bf08      	it	eq
 8000366:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800036a:	4770      	bx	lr

0800036c <__aeabi_fmul>:
 800036c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000370:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000374:	bf1e      	ittt	ne
 8000376:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800037a:	ea92 0f0c 	teqne	r2, ip
 800037e:	ea93 0f0c 	teqne	r3, ip
 8000382:	d06f      	beq.n	8000464 <__aeabi_fmul+0xf8>
 8000384:	441a      	add	r2, r3
 8000386:	ea80 0c01 	eor.w	ip, r0, r1
 800038a:	0240      	lsls	r0, r0, #9
 800038c:	bf18      	it	ne
 800038e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000392:	d01e      	beq.n	80003d2 <__aeabi_fmul+0x66>
 8000394:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000398:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800039c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003a0:	fba0 3101 	umull	r3, r1, r0, r1
 80003a4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003a8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003ac:	bf3e      	ittt	cc
 80003ae:	0049      	lslcc	r1, r1, #1
 80003b0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b4:	005b      	lslcc	r3, r3, #1
 80003b6:	ea40 0001 	orr.w	r0, r0, r1
 80003ba:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003be:	2afd      	cmp	r2, #253	; 0xfd
 80003c0:	d81d      	bhi.n	80003fe <__aeabi_fmul+0x92>
 80003c2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003c6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003ca:	bf08      	it	eq
 80003cc:	f020 0001 	biceq.w	r0, r0, #1
 80003d0:	4770      	bx	lr
 80003d2:	f090 0f00 	teq	r0, #0
 80003d6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003da:	bf08      	it	eq
 80003dc:	0249      	lsleq	r1, r1, #9
 80003de:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003e2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e6:	3a7f      	subs	r2, #127	; 0x7f
 80003e8:	bfc2      	ittt	gt
 80003ea:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80003ee:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003f2:	4770      	bxgt	lr
 80003f4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003f8:	f04f 0300 	mov.w	r3, #0
 80003fc:	3a01      	subs	r2, #1
 80003fe:	dc5d      	bgt.n	80004bc <__aeabi_fmul+0x150>
 8000400:	f112 0f19 	cmn.w	r2, #25
 8000404:	bfdc      	itt	le
 8000406:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800040a:	4770      	bxle	lr
 800040c:	f1c2 0200 	rsb	r2, r2, #0
 8000410:	0041      	lsls	r1, r0, #1
 8000412:	fa21 f102 	lsr.w	r1, r1, r2
 8000416:	f1c2 0220 	rsb	r2, r2, #32
 800041a:	fa00 fc02 	lsl.w	ip, r0, r2
 800041e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000422:	f140 0000 	adc.w	r0, r0, #0
 8000426:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800042a:	bf08      	it	eq
 800042c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000430:	4770      	bx	lr
 8000432:	f092 0f00 	teq	r2, #0
 8000436:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800043a:	bf02      	ittt	eq
 800043c:	0040      	lsleq	r0, r0, #1
 800043e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000442:	3a01      	subeq	r2, #1
 8000444:	d0f9      	beq.n	800043a <__aeabi_fmul+0xce>
 8000446:	ea40 000c 	orr.w	r0, r0, ip
 800044a:	f093 0f00 	teq	r3, #0
 800044e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000452:	bf02      	ittt	eq
 8000454:	0049      	lsleq	r1, r1, #1
 8000456:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800045a:	3b01      	subeq	r3, #1
 800045c:	d0f9      	beq.n	8000452 <__aeabi_fmul+0xe6>
 800045e:	ea41 010c 	orr.w	r1, r1, ip
 8000462:	e78f      	b.n	8000384 <__aeabi_fmul+0x18>
 8000464:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000468:	ea92 0f0c 	teq	r2, ip
 800046c:	bf18      	it	ne
 800046e:	ea93 0f0c 	teqne	r3, ip
 8000472:	d00a      	beq.n	800048a <__aeabi_fmul+0x11e>
 8000474:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000478:	bf18      	it	ne
 800047a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800047e:	d1d8      	bne.n	8000432 <__aeabi_fmul+0xc6>
 8000480:	ea80 0001 	eor.w	r0, r0, r1
 8000484:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000488:	4770      	bx	lr
 800048a:	f090 0f00 	teq	r0, #0
 800048e:	bf17      	itett	ne
 8000490:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000494:	4608      	moveq	r0, r1
 8000496:	f091 0f00 	teqne	r1, #0
 800049a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800049e:	d014      	beq.n	80004ca <__aeabi_fmul+0x15e>
 80004a0:	ea92 0f0c 	teq	r2, ip
 80004a4:	d101      	bne.n	80004aa <__aeabi_fmul+0x13e>
 80004a6:	0242      	lsls	r2, r0, #9
 80004a8:	d10f      	bne.n	80004ca <__aeabi_fmul+0x15e>
 80004aa:	ea93 0f0c 	teq	r3, ip
 80004ae:	d103      	bne.n	80004b8 <__aeabi_fmul+0x14c>
 80004b0:	024b      	lsls	r3, r1, #9
 80004b2:	bf18      	it	ne
 80004b4:	4608      	movne	r0, r1
 80004b6:	d108      	bne.n	80004ca <__aeabi_fmul+0x15e>
 80004b8:	ea80 0001 	eor.w	r0, r0, r1
 80004bc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004c0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004c4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004c8:	4770      	bx	lr
 80004ca:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004ce:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004d2:	4770      	bx	lr

080004d4 <__aeabi_fdiv>:
 80004d4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004dc:	bf1e      	ittt	ne
 80004de:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004e2:	ea92 0f0c 	teqne	r2, ip
 80004e6:	ea93 0f0c 	teqne	r3, ip
 80004ea:	d069      	beq.n	80005c0 <__aeabi_fdiv+0xec>
 80004ec:	eba2 0203 	sub.w	r2, r2, r3
 80004f0:	ea80 0c01 	eor.w	ip, r0, r1
 80004f4:	0249      	lsls	r1, r1, #9
 80004f6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004fa:	d037      	beq.n	800056c <__aeabi_fdiv+0x98>
 80004fc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000500:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000504:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000508:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800050c:	428b      	cmp	r3, r1
 800050e:	bf38      	it	cc
 8000510:	005b      	lslcc	r3, r3, #1
 8000512:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000516:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800051a:	428b      	cmp	r3, r1
 800051c:	bf24      	itt	cs
 800051e:	1a5b      	subcs	r3, r3, r1
 8000520:	ea40 000c 	orrcs.w	r0, r0, ip
 8000524:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000528:	bf24      	itt	cs
 800052a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000532:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000536:	bf24      	itt	cs
 8000538:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800053c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000540:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000544:	bf24      	itt	cs
 8000546:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800054a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054e:	011b      	lsls	r3, r3, #4
 8000550:	bf18      	it	ne
 8000552:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000556:	d1e0      	bne.n	800051a <__aeabi_fdiv+0x46>
 8000558:	2afd      	cmp	r2, #253	; 0xfd
 800055a:	f63f af50 	bhi.w	80003fe <__aeabi_fmul+0x92>
 800055e:	428b      	cmp	r3, r1
 8000560:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000564:	bf08      	it	eq
 8000566:	f020 0001 	biceq.w	r0, r0, #1
 800056a:	4770      	bx	lr
 800056c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000570:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000574:	327f      	adds	r2, #127	; 0x7f
 8000576:	bfc2      	ittt	gt
 8000578:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800057c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000580:	4770      	bxgt	lr
 8000582:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000586:	f04f 0300 	mov.w	r3, #0
 800058a:	3a01      	subs	r2, #1
 800058c:	e737      	b.n	80003fe <__aeabi_fmul+0x92>
 800058e:	f092 0f00 	teq	r2, #0
 8000592:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000596:	bf02      	ittt	eq
 8000598:	0040      	lsleq	r0, r0, #1
 800059a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800059e:	3a01      	subeq	r2, #1
 80005a0:	d0f9      	beq.n	8000596 <__aeabi_fdiv+0xc2>
 80005a2:	ea40 000c 	orr.w	r0, r0, ip
 80005a6:	f093 0f00 	teq	r3, #0
 80005aa:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005ae:	bf02      	ittt	eq
 80005b0:	0049      	lsleq	r1, r1, #1
 80005b2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005b6:	3b01      	subeq	r3, #1
 80005b8:	d0f9      	beq.n	80005ae <__aeabi_fdiv+0xda>
 80005ba:	ea41 010c 	orr.w	r1, r1, ip
 80005be:	e795      	b.n	80004ec <__aeabi_fdiv+0x18>
 80005c0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c4:	ea92 0f0c 	teq	r2, ip
 80005c8:	d108      	bne.n	80005dc <__aeabi_fdiv+0x108>
 80005ca:	0242      	lsls	r2, r0, #9
 80005cc:	f47f af7d 	bne.w	80004ca <__aeabi_fmul+0x15e>
 80005d0:	ea93 0f0c 	teq	r3, ip
 80005d4:	f47f af70 	bne.w	80004b8 <__aeabi_fmul+0x14c>
 80005d8:	4608      	mov	r0, r1
 80005da:	e776      	b.n	80004ca <__aeabi_fmul+0x15e>
 80005dc:	ea93 0f0c 	teq	r3, ip
 80005e0:	d104      	bne.n	80005ec <__aeabi_fdiv+0x118>
 80005e2:	024b      	lsls	r3, r1, #9
 80005e4:	f43f af4c 	beq.w	8000480 <__aeabi_fmul+0x114>
 80005e8:	4608      	mov	r0, r1
 80005ea:	e76e      	b.n	80004ca <__aeabi_fmul+0x15e>
 80005ec:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80005f0:	bf18      	it	ne
 80005f2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80005f6:	d1ca      	bne.n	800058e <__aeabi_fdiv+0xba>
 80005f8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80005fc:	f47f af5c 	bne.w	80004b8 <__aeabi_fmul+0x14c>
 8000600:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000604:	f47f af3c 	bne.w	8000480 <__aeabi_fmul+0x114>
 8000608:	e75f      	b.n	80004ca <__aeabi_fmul+0x15e>
 800060a:	bf00      	nop

0800060c <__gesf2>:
 800060c:	f04f 3cff 	mov.w	ip, #4294967295
 8000610:	e006      	b.n	8000620 <__cmpsf2+0x4>
 8000612:	bf00      	nop

08000614 <__lesf2>:
 8000614:	f04f 0c01 	mov.w	ip, #1
 8000618:	e002      	b.n	8000620 <__cmpsf2+0x4>
 800061a:	bf00      	nop

0800061c <__cmpsf2>:
 800061c:	f04f 0c01 	mov.w	ip, #1
 8000620:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000624:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000628:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800062c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000630:	bf18      	it	ne
 8000632:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000636:	d011      	beq.n	800065c <__cmpsf2+0x40>
 8000638:	b001      	add	sp, #4
 800063a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800063e:	bf18      	it	ne
 8000640:	ea90 0f01 	teqne	r0, r1
 8000644:	bf58      	it	pl
 8000646:	ebb2 0003 	subspl.w	r0, r2, r3
 800064a:	bf88      	it	hi
 800064c:	17c8      	asrhi	r0, r1, #31
 800064e:	bf38      	it	cc
 8000650:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000654:	bf18      	it	ne
 8000656:	f040 0001 	orrne.w	r0, r0, #1
 800065a:	4770      	bx	lr
 800065c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000660:	d102      	bne.n	8000668 <__cmpsf2+0x4c>
 8000662:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000666:	d105      	bne.n	8000674 <__cmpsf2+0x58>
 8000668:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800066c:	d1e4      	bne.n	8000638 <__cmpsf2+0x1c>
 800066e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000672:	d0e1      	beq.n	8000638 <__cmpsf2+0x1c>
 8000674:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000678:	4770      	bx	lr
 800067a:	bf00      	nop

0800067c <__aeabi_cfrcmple>:
 800067c:	4684      	mov	ip, r0
 800067e:	4608      	mov	r0, r1
 8000680:	4661      	mov	r1, ip
 8000682:	e7ff      	b.n	8000684 <__aeabi_cfcmpeq>

08000684 <__aeabi_cfcmpeq>:
 8000684:	b50f      	push	{r0, r1, r2, r3, lr}
 8000686:	f7ff ffc9 	bl	800061c <__cmpsf2>
 800068a:	2800      	cmp	r0, #0
 800068c:	bf48      	it	mi
 800068e:	f110 0f00 	cmnmi.w	r0, #0
 8000692:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000694 <__aeabi_fcmpeq>:
 8000694:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000698:	f7ff fff4 	bl	8000684 <__aeabi_cfcmpeq>
 800069c:	bf0c      	ite	eq
 800069e:	2001      	moveq	r0, #1
 80006a0:	2000      	movne	r0, #0
 80006a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a6:	bf00      	nop

080006a8 <__aeabi_fcmplt>:
 80006a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006ac:	f7ff ffea 	bl	8000684 <__aeabi_cfcmpeq>
 80006b0:	bf34      	ite	cc
 80006b2:	2001      	movcc	r0, #1
 80006b4:	2000      	movcs	r0, #0
 80006b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ba:	bf00      	nop

080006bc <__aeabi_fcmple>:
 80006bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006c0:	f7ff ffe0 	bl	8000684 <__aeabi_cfcmpeq>
 80006c4:	bf94      	ite	ls
 80006c6:	2001      	movls	r0, #1
 80006c8:	2000      	movhi	r0, #0
 80006ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ce:	bf00      	nop

080006d0 <__aeabi_fcmpge>:
 80006d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d4:	f7ff ffd2 	bl	800067c <__aeabi_cfrcmple>
 80006d8:	bf94      	ite	ls
 80006da:	2001      	movls	r0, #1
 80006dc:	2000      	movhi	r0, #0
 80006de:	f85d fb08 	ldr.w	pc, [sp], #8
 80006e2:	bf00      	nop

080006e4 <__aeabi_fcmpgt>:
 80006e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e8:	f7ff ffc8 	bl	800067c <__aeabi_cfrcmple>
 80006ec:	bf34      	ite	cc
 80006ee:	2001      	movcc	r0, #1
 80006f0:	2000      	movcs	r0, #0
 80006f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f6:	bf00      	nop

080006f8 <__aeabi_f2uiz>:
 80006f8:	0042      	lsls	r2, r0, #1
 80006fa:	d20e      	bcs.n	800071a <__aeabi_f2uiz+0x22>
 80006fc:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000700:	d30b      	bcc.n	800071a <__aeabi_f2uiz+0x22>
 8000702:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000706:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800070a:	d409      	bmi.n	8000720 <__aeabi_f2uiz+0x28>
 800070c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000710:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000714:	fa23 f002 	lsr.w	r0, r3, r2
 8000718:	4770      	bx	lr
 800071a:	f04f 0000 	mov.w	r0, #0
 800071e:	4770      	bx	lr
 8000720:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000724:	d101      	bne.n	800072a <__aeabi_f2uiz+0x32>
 8000726:	0242      	lsls	r2, r0, #9
 8000728:	d102      	bne.n	8000730 <__aeabi_f2uiz+0x38>
 800072a:	f04f 30ff 	mov.w	r0, #4294967295
 800072e:	4770      	bx	lr
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	4770      	bx	lr
 8000736:	bf00      	nop

08000738 <DC_voidInit>:
#include "../Src/DIO_interface.h"
#include "../Src/RCC_interface.h"
#include "../Src/RCC_private.h"

void DC_voidInit()
{
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0
    RCC_voidEnablePeripheralClock(APB2_BUS, TIM1_RCC);
 800073c:	210b      	movs	r1, #11
 800073e:	2002      	movs	r0, #2
 8000740:	f000 fa04 	bl	8000b4c <RCC_voidEnablePeripheralClock>
    RCC_voidEnablePeripheralClock(APB2_BUS, DIOA_RCC);
 8000744:	2102      	movs	r1, #2
 8000746:	2002      	movs	r0, #2
 8000748:	f000 fa00 	bl	8000b4c <RCC_voidEnablePeripheralClock>
    RCC_voidEnablePeripheralClock(APB2_BUS, DC_PORT_RCC);
 800074c:	2103      	movs	r1, #3
 800074e:	2002      	movs	r0, #2
 8000750:	f000 f9fc 	bl	8000b4c <RCC_voidEnablePeripheralClock>

    MDIO_voidSetPinDirection(DC_PORT, DC_IN1_PIN, OUTPUT_SPEED_2MHZ_PP);
 8000754:	2202      	movs	r2, #2
 8000756:	2100      	movs	r1, #0
 8000758:	2002      	movs	r0, #2
 800075a:	f000 f847 	bl	80007ec <MDIO_voidSetPinDirection>
    MDIO_voidSetPinDirection(DC_PORT, DC_IN2_PIN, OUTPUT_SPEED_2MHZ_PP);
 800075e:	2202      	movs	r2, #2
 8000760:	2101      	movs	r1, #1
 8000762:	2002      	movs	r0, #2
 8000764:	f000 f842 	bl	80007ec <MDIO_voidSetPinDirection>

    MDIO_voidSetPinDirection(DIOA, PIN8, OUTPUT_SPEED_50MHZ_AFPP);
 8000768:	220b      	movs	r2, #11
 800076a:	2108      	movs	r1, #8
 800076c:	2001      	movs	r0, #1
 800076e:	f000 f83d 	bl	80007ec <MDIO_voidSetPinDirection>

    TIM1_voidInit();
 8000772:	f000 fa75 	bl	8000c60 <TIM1_voidInit>
}
 8000776:	bf00      	nop
 8000778:	bd80      	pop	{r7, pc}
	...

0800077c <DC_voidSetSpeed>:

void DC_voidSetSpeed(u8 speed)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b082      	sub	sp, #8
 8000780:	af00      	add	r7, sp, #0
 8000782:	4603      	mov	r3, r0
 8000784:	71fb      	strb	r3, [r7, #7]
    TIM1_voidGeneratePwm(PWM_CHANNEL_1, speed / 100.0f);
 8000786:	79fb      	ldrb	r3, [r7, #7]
 8000788:	4618      	mov	r0, r3
 800078a:	f7ff fd9b 	bl	80002c4 <__aeabi_i2f>
 800078e:	4603      	mov	r3, r0
 8000790:	4907      	ldr	r1, [pc, #28]	; (80007b0 <DC_voidSetSpeed+0x34>)
 8000792:	4618      	mov	r0, r3
 8000794:	f7ff fe9e 	bl	80004d4 <__aeabi_fdiv>
 8000798:	4603      	mov	r3, r0
 800079a:	4619      	mov	r1, r3
 800079c:	2001      	movs	r0, #1
 800079e:	f000 fadf 	bl	8000d60 <TIM1_voidGeneratePwm>
    TIM1_voidStart();
 80007a2:	f000 fad3 	bl	8000d4c <TIM1_voidStart>
}
 80007a6:	bf00      	nop
 80007a8:	3708      	adds	r7, #8
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	42c80000 	.word	0x42c80000

080007b4 <DC_voidStart>:

void DC_voidStart()
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	af00      	add	r7, sp, #0
    MDIO_voidSetPinValue(DC_PORT, DC_IN1_PIN, DIO_HIGH);
 80007b8:	2201      	movs	r2, #1
 80007ba:	2100      	movs	r1, #0
 80007bc:	2002      	movs	r0, #2
 80007be:	f000 f8f1 	bl	80009a4 <MDIO_voidSetPinValue>
    MDIO_voidSetPinValue(DC_PORT, DC_IN2_PIN, DIO_LOW);
 80007c2:	2200      	movs	r2, #0
 80007c4:	2101      	movs	r1, #1
 80007c6:	2002      	movs	r0, #2
 80007c8:	f000 f8ec 	bl	80009a4 <MDIO_voidSetPinValue>
}
 80007cc:	bf00      	nop
 80007ce:	bd80      	pop	{r7, pc}

080007d0 <DC_voidStop>:

void DC_voidStop()
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	af00      	add	r7, sp, #0
    MDIO_voidSetPinValue(DC_PORT, DC_IN1_PIN, DIO_LOW);
 80007d4:	2200      	movs	r2, #0
 80007d6:	2100      	movs	r1, #0
 80007d8:	2002      	movs	r0, #2
 80007da:	f000 f8e3 	bl	80009a4 <MDIO_voidSetPinValue>
    MDIO_voidSetPinValue(DC_PORT, DC_IN2_PIN, DIO_LOW);
 80007de:	2200      	movs	r2, #0
 80007e0:	2101      	movs	r1, #1
 80007e2:	2002      	movs	r0, #2
 80007e4:	f000 f8de 	bl	80009a4 <MDIO_voidSetPinValue>
 80007e8:	bf00      	nop
 80007ea:	bd80      	pop	{r7, pc}

080007ec <MDIO_voidSetPinDirection>:
#include "DIO_private.h"
#include "DIO_config.h"
#include "../Common/bit_math.h"

void MDIO_voidSetPinDirection(u8 Copy_u8Port, u8 Copy_u8Pin, u8 u8Copy_u8Mode)
{
 80007ec:	b480      	push	{r7}
 80007ee:	b083      	sub	sp, #12
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	4603      	mov	r3, r0
 80007f4:	71fb      	strb	r3, [r7, #7]
 80007f6:	460b      	mov	r3, r1
 80007f8:	71bb      	strb	r3, [r7, #6]
 80007fa:	4613      	mov	r3, r2
 80007fc:	717b      	strb	r3, [r7, #5]
	switch (Copy_u8Port)
 80007fe:	79fb      	ldrb	r3, [r7, #7]
 8000800:	2b03      	cmp	r3, #3
 8000802:	f000 8082 	beq.w	800090a <MDIO_voidSetPinDirection+0x11e>
 8000806:	2b03      	cmp	r3, #3
 8000808:	f300 80c0 	bgt.w	800098c <MDIO_voidSetPinDirection+0x1a0>
 800080c:	2b01      	cmp	r3, #1
 800080e:	d002      	beq.n	8000816 <MDIO_voidSetPinDirection+0x2a>
 8000810:	2b02      	cmp	r3, #2
 8000812:	d03e      	beq.n	8000892 <MDIO_voidSetPinDirection+0xa6>
			GPIOC->CRH &= ~(0b1111 << 4 * Copy_u8Pin);
			GPIOC->CRH |= (u8Copy_u8Mode << 4 * Copy_u8Pin);
		}
		break;
	}
}
 8000814:	e0ba      	b.n	800098c <MDIO_voidSetPinDirection+0x1a0>
		if (Copy_u8Pin <= 7)
 8000816:	79bb      	ldrb	r3, [r7, #6]
 8000818:	2b07      	cmp	r3, #7
 800081a:	d817      	bhi.n	800084c <MDIO_voidSetPinDirection+0x60>
			GPIOA->CRL &= ~(0b1111 << 4 * Copy_u8Pin);
 800081c:	4b5e      	ldr	r3, [pc, #376]	; (8000998 <MDIO_voidSetPinDirection+0x1ac>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	79ba      	ldrb	r2, [r7, #6]
 8000822:	0092      	lsls	r2, r2, #2
 8000824:	210f      	movs	r1, #15
 8000826:	fa01 f202 	lsl.w	r2, r1, r2
 800082a:	43d2      	mvns	r2, r2
 800082c:	4611      	mov	r1, r2
 800082e:	4a5a      	ldr	r2, [pc, #360]	; (8000998 <MDIO_voidSetPinDirection+0x1ac>)
 8000830:	400b      	ands	r3, r1
 8000832:	6013      	str	r3, [r2, #0]
			GPIOA->CRL |= (u8Copy_u8Mode << 4 * Copy_u8Pin);
 8000834:	4b58      	ldr	r3, [pc, #352]	; (8000998 <MDIO_voidSetPinDirection+0x1ac>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	7979      	ldrb	r1, [r7, #5]
 800083a:	79ba      	ldrb	r2, [r7, #6]
 800083c:	0092      	lsls	r2, r2, #2
 800083e:	fa01 f202 	lsl.w	r2, r1, r2
 8000842:	4611      	mov	r1, r2
 8000844:	4a54      	ldr	r2, [pc, #336]	; (8000998 <MDIO_voidSetPinDirection+0x1ac>)
 8000846:	430b      	orrs	r3, r1
 8000848:	6013      	str	r3, [r2, #0]
		break;
 800084a:	e09a      	b.n	8000982 <MDIO_voidSetPinDirection+0x196>
		else if (Copy_u8Pin > 7 && Copy_u8Pin <= 15)
 800084c:	79bb      	ldrb	r3, [r7, #6]
 800084e:	2b07      	cmp	r3, #7
 8000850:	f240 8097 	bls.w	8000982 <MDIO_voidSetPinDirection+0x196>
 8000854:	79bb      	ldrb	r3, [r7, #6]
 8000856:	2b0f      	cmp	r3, #15
 8000858:	f200 8093 	bhi.w	8000982 <MDIO_voidSetPinDirection+0x196>
			Copy_u8Pin -= 8;
 800085c:	79bb      	ldrb	r3, [r7, #6]
 800085e:	3b08      	subs	r3, #8
 8000860:	71bb      	strb	r3, [r7, #6]
			GPIOA->CRH &= ~(0b1111 << 4 * Copy_u8Pin);
 8000862:	4b4d      	ldr	r3, [pc, #308]	; (8000998 <MDIO_voidSetPinDirection+0x1ac>)
 8000864:	685b      	ldr	r3, [r3, #4]
 8000866:	79ba      	ldrb	r2, [r7, #6]
 8000868:	0092      	lsls	r2, r2, #2
 800086a:	210f      	movs	r1, #15
 800086c:	fa01 f202 	lsl.w	r2, r1, r2
 8000870:	43d2      	mvns	r2, r2
 8000872:	4611      	mov	r1, r2
 8000874:	4a48      	ldr	r2, [pc, #288]	; (8000998 <MDIO_voidSetPinDirection+0x1ac>)
 8000876:	400b      	ands	r3, r1
 8000878:	6053      	str	r3, [r2, #4]
			GPIOA->CRH |= (u8Copy_u8Mode << 4 * Copy_u8Pin);
 800087a:	4b47      	ldr	r3, [pc, #284]	; (8000998 <MDIO_voidSetPinDirection+0x1ac>)
 800087c:	685b      	ldr	r3, [r3, #4]
 800087e:	7979      	ldrb	r1, [r7, #5]
 8000880:	79ba      	ldrb	r2, [r7, #6]
 8000882:	0092      	lsls	r2, r2, #2
 8000884:	fa01 f202 	lsl.w	r2, r1, r2
 8000888:	4611      	mov	r1, r2
 800088a:	4a43      	ldr	r2, [pc, #268]	; (8000998 <MDIO_voidSetPinDirection+0x1ac>)
 800088c:	430b      	orrs	r3, r1
 800088e:	6053      	str	r3, [r2, #4]
		break;
 8000890:	e077      	b.n	8000982 <MDIO_voidSetPinDirection+0x196>
		if (Copy_u8Pin <= 7)
 8000892:	79bb      	ldrb	r3, [r7, #6]
 8000894:	2b07      	cmp	r3, #7
 8000896:	d817      	bhi.n	80008c8 <MDIO_voidSetPinDirection+0xdc>
			GPIOB->CRL &= ~(0b1111 << 4 * Copy_u8Pin);
 8000898:	4b40      	ldr	r3, [pc, #256]	; (800099c <MDIO_voidSetPinDirection+0x1b0>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	79ba      	ldrb	r2, [r7, #6]
 800089e:	0092      	lsls	r2, r2, #2
 80008a0:	210f      	movs	r1, #15
 80008a2:	fa01 f202 	lsl.w	r2, r1, r2
 80008a6:	43d2      	mvns	r2, r2
 80008a8:	4611      	mov	r1, r2
 80008aa:	4a3c      	ldr	r2, [pc, #240]	; (800099c <MDIO_voidSetPinDirection+0x1b0>)
 80008ac:	400b      	ands	r3, r1
 80008ae:	6013      	str	r3, [r2, #0]
			GPIOB->CRL |= (u8Copy_u8Mode << 4 * Copy_u8Pin);
 80008b0:	4b3a      	ldr	r3, [pc, #232]	; (800099c <MDIO_voidSetPinDirection+0x1b0>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	7979      	ldrb	r1, [r7, #5]
 80008b6:	79ba      	ldrb	r2, [r7, #6]
 80008b8:	0092      	lsls	r2, r2, #2
 80008ba:	fa01 f202 	lsl.w	r2, r1, r2
 80008be:	4611      	mov	r1, r2
 80008c0:	4a36      	ldr	r2, [pc, #216]	; (800099c <MDIO_voidSetPinDirection+0x1b0>)
 80008c2:	430b      	orrs	r3, r1
 80008c4:	6013      	str	r3, [r2, #0]
		break;
 80008c6:	e05e      	b.n	8000986 <MDIO_voidSetPinDirection+0x19a>
		else if (Copy_u8Pin > 7 && Copy_u8Pin <= 15)
 80008c8:	79bb      	ldrb	r3, [r7, #6]
 80008ca:	2b07      	cmp	r3, #7
 80008cc:	d95b      	bls.n	8000986 <MDIO_voidSetPinDirection+0x19a>
 80008ce:	79bb      	ldrb	r3, [r7, #6]
 80008d0:	2b0f      	cmp	r3, #15
 80008d2:	d858      	bhi.n	8000986 <MDIO_voidSetPinDirection+0x19a>
			Copy_u8Pin -= 8;
 80008d4:	79bb      	ldrb	r3, [r7, #6]
 80008d6:	3b08      	subs	r3, #8
 80008d8:	71bb      	strb	r3, [r7, #6]
			GPIOB->CRH &= ~(0b1111 << 4 * Copy_u8Pin);
 80008da:	4b30      	ldr	r3, [pc, #192]	; (800099c <MDIO_voidSetPinDirection+0x1b0>)
 80008dc:	685b      	ldr	r3, [r3, #4]
 80008de:	79ba      	ldrb	r2, [r7, #6]
 80008e0:	0092      	lsls	r2, r2, #2
 80008e2:	210f      	movs	r1, #15
 80008e4:	fa01 f202 	lsl.w	r2, r1, r2
 80008e8:	43d2      	mvns	r2, r2
 80008ea:	4611      	mov	r1, r2
 80008ec:	4a2b      	ldr	r2, [pc, #172]	; (800099c <MDIO_voidSetPinDirection+0x1b0>)
 80008ee:	400b      	ands	r3, r1
 80008f0:	6053      	str	r3, [r2, #4]
			GPIOB->CRH |= (u8Copy_u8Mode << 4 * Copy_u8Pin);
 80008f2:	4b2a      	ldr	r3, [pc, #168]	; (800099c <MDIO_voidSetPinDirection+0x1b0>)
 80008f4:	685b      	ldr	r3, [r3, #4]
 80008f6:	7979      	ldrb	r1, [r7, #5]
 80008f8:	79ba      	ldrb	r2, [r7, #6]
 80008fa:	0092      	lsls	r2, r2, #2
 80008fc:	fa01 f202 	lsl.w	r2, r1, r2
 8000900:	4611      	mov	r1, r2
 8000902:	4a26      	ldr	r2, [pc, #152]	; (800099c <MDIO_voidSetPinDirection+0x1b0>)
 8000904:	430b      	orrs	r3, r1
 8000906:	6053      	str	r3, [r2, #4]
		break;
 8000908:	e03d      	b.n	8000986 <MDIO_voidSetPinDirection+0x19a>
		if (Copy_u8Pin <= 7)
 800090a:	79bb      	ldrb	r3, [r7, #6]
 800090c:	2b07      	cmp	r3, #7
 800090e:	d817      	bhi.n	8000940 <MDIO_voidSetPinDirection+0x154>
			GPIOC->CRL &= ~(0b1111 << 4 * Copy_u8Pin);
 8000910:	4b23      	ldr	r3, [pc, #140]	; (80009a0 <MDIO_voidSetPinDirection+0x1b4>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	79ba      	ldrb	r2, [r7, #6]
 8000916:	0092      	lsls	r2, r2, #2
 8000918:	210f      	movs	r1, #15
 800091a:	fa01 f202 	lsl.w	r2, r1, r2
 800091e:	43d2      	mvns	r2, r2
 8000920:	4611      	mov	r1, r2
 8000922:	4a1f      	ldr	r2, [pc, #124]	; (80009a0 <MDIO_voidSetPinDirection+0x1b4>)
 8000924:	400b      	ands	r3, r1
 8000926:	6013      	str	r3, [r2, #0]
			GPIOC->CRL |= (u8Copy_u8Mode << 4 * Copy_u8Pin);
 8000928:	4b1d      	ldr	r3, [pc, #116]	; (80009a0 <MDIO_voidSetPinDirection+0x1b4>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	7979      	ldrb	r1, [r7, #5]
 800092e:	79ba      	ldrb	r2, [r7, #6]
 8000930:	0092      	lsls	r2, r2, #2
 8000932:	fa01 f202 	lsl.w	r2, r1, r2
 8000936:	4611      	mov	r1, r2
 8000938:	4a19      	ldr	r2, [pc, #100]	; (80009a0 <MDIO_voidSetPinDirection+0x1b4>)
 800093a:	430b      	orrs	r3, r1
 800093c:	6013      	str	r3, [r2, #0]
		break;
 800093e:	e024      	b.n	800098a <MDIO_voidSetPinDirection+0x19e>
		else if (Copy_u8Pin > 7 && Copy_u8Pin <= 15)
 8000940:	79bb      	ldrb	r3, [r7, #6]
 8000942:	2b07      	cmp	r3, #7
 8000944:	d921      	bls.n	800098a <MDIO_voidSetPinDirection+0x19e>
 8000946:	79bb      	ldrb	r3, [r7, #6]
 8000948:	2b0f      	cmp	r3, #15
 800094a:	d81e      	bhi.n	800098a <MDIO_voidSetPinDirection+0x19e>
			Copy_u8Pin -= 8;
 800094c:	79bb      	ldrb	r3, [r7, #6]
 800094e:	3b08      	subs	r3, #8
 8000950:	71bb      	strb	r3, [r7, #6]
			GPIOC->CRH &= ~(0b1111 << 4 * Copy_u8Pin);
 8000952:	4b13      	ldr	r3, [pc, #76]	; (80009a0 <MDIO_voidSetPinDirection+0x1b4>)
 8000954:	685b      	ldr	r3, [r3, #4]
 8000956:	79ba      	ldrb	r2, [r7, #6]
 8000958:	0092      	lsls	r2, r2, #2
 800095a:	210f      	movs	r1, #15
 800095c:	fa01 f202 	lsl.w	r2, r1, r2
 8000960:	43d2      	mvns	r2, r2
 8000962:	4611      	mov	r1, r2
 8000964:	4a0e      	ldr	r2, [pc, #56]	; (80009a0 <MDIO_voidSetPinDirection+0x1b4>)
 8000966:	400b      	ands	r3, r1
 8000968:	6053      	str	r3, [r2, #4]
			GPIOC->CRH |= (u8Copy_u8Mode << 4 * Copy_u8Pin);
 800096a:	4b0d      	ldr	r3, [pc, #52]	; (80009a0 <MDIO_voidSetPinDirection+0x1b4>)
 800096c:	685b      	ldr	r3, [r3, #4]
 800096e:	7979      	ldrb	r1, [r7, #5]
 8000970:	79ba      	ldrb	r2, [r7, #6]
 8000972:	0092      	lsls	r2, r2, #2
 8000974:	fa01 f202 	lsl.w	r2, r1, r2
 8000978:	4611      	mov	r1, r2
 800097a:	4a09      	ldr	r2, [pc, #36]	; (80009a0 <MDIO_voidSetPinDirection+0x1b4>)
 800097c:	430b      	orrs	r3, r1
 800097e:	6053      	str	r3, [r2, #4]
		break;
 8000980:	e003      	b.n	800098a <MDIO_voidSetPinDirection+0x19e>
		break;
 8000982:	bf00      	nop
 8000984:	e002      	b.n	800098c <MDIO_voidSetPinDirection+0x1a0>
		break;
 8000986:	bf00      	nop
 8000988:	e000      	b.n	800098c <MDIO_voidSetPinDirection+0x1a0>
		break;
 800098a:	bf00      	nop
}
 800098c:	bf00      	nop
 800098e:	370c      	adds	r7, #12
 8000990:	46bd      	mov	sp, r7
 8000992:	bc80      	pop	{r7}
 8000994:	4770      	bx	lr
 8000996:	bf00      	nop
 8000998:	40010800 	.word	0x40010800
 800099c:	40010c00 	.word	0x40010c00
 80009a0:	40011000 	.word	0x40011000

080009a4 <MDIO_voidSetPinValue>:
void MDIO_voidSetPinValue(u8 Copy_u8Port, u8 Copy_u8Pin, u8 u8Copy_u8Value)
{
 80009a4:	b480      	push	{r7}
 80009a6:	b083      	sub	sp, #12
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	4603      	mov	r3, r0
 80009ac:	71fb      	strb	r3, [r7, #7]
 80009ae:	460b      	mov	r3, r1
 80009b0:	71bb      	strb	r3, [r7, #6]
 80009b2:	4613      	mov	r3, r2
 80009b4:	717b      	strb	r3, [r7, #5]

	switch (Copy_u8Port)
 80009b6:	79fb      	ldrb	r3, [r7, #7]
 80009b8:	2b03      	cmp	r3, #3
 80009ba:	d040      	beq.n	8000a3e <MDIO_voidSetPinValue+0x9a>
 80009bc:	2b03      	cmp	r3, #3
 80009be:	dc60      	bgt.n	8000a82 <MDIO_voidSetPinValue+0xde>
 80009c0:	2b01      	cmp	r3, #1
 80009c2:	d002      	beq.n	80009ca <MDIO_voidSetPinValue+0x26>
 80009c4:	2b02      	cmp	r3, #2
 80009c6:	d01d      	beq.n	8000a04 <MDIO_voidSetPinValue+0x60>
		{
			CLR_BIT(GPIOC->ODR, Copy_u8Pin);
		}
		break;
	}
}
 80009c8:	e05b      	b.n	8000a82 <MDIO_voidSetPinValue+0xde>
		if (u8Copy_u8Value == DIO_HIGH)
 80009ca:	797b      	ldrb	r3, [r7, #5]
 80009cc:	2b01      	cmp	r3, #1
 80009ce:	d10a      	bne.n	80009e6 <MDIO_voidSetPinValue+0x42>
			SET_BIT(GPIOA->ODR, Copy_u8Pin);
 80009d0:	4b2e      	ldr	r3, [pc, #184]	; (8000a8c <MDIO_voidSetPinValue+0xe8>)
 80009d2:	68db      	ldr	r3, [r3, #12]
 80009d4:	79ba      	ldrb	r2, [r7, #6]
 80009d6:	2101      	movs	r1, #1
 80009d8:	fa01 f202 	lsl.w	r2, r1, r2
 80009dc:	4611      	mov	r1, r2
 80009de:	4a2b      	ldr	r2, [pc, #172]	; (8000a8c <MDIO_voidSetPinValue+0xe8>)
 80009e0:	430b      	orrs	r3, r1
 80009e2:	60d3      	str	r3, [r2, #12]
		break;
 80009e4:	e048      	b.n	8000a78 <MDIO_voidSetPinValue+0xd4>
		else if (u8Copy_u8Value == DIO_LOW)
 80009e6:	797b      	ldrb	r3, [r7, #5]
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d145      	bne.n	8000a78 <MDIO_voidSetPinValue+0xd4>
			CLR_BIT(GPIOA->ODR, Copy_u8Pin);
 80009ec:	4b27      	ldr	r3, [pc, #156]	; (8000a8c <MDIO_voidSetPinValue+0xe8>)
 80009ee:	68db      	ldr	r3, [r3, #12]
 80009f0:	79ba      	ldrb	r2, [r7, #6]
 80009f2:	2101      	movs	r1, #1
 80009f4:	fa01 f202 	lsl.w	r2, r1, r2
 80009f8:	43d2      	mvns	r2, r2
 80009fa:	4611      	mov	r1, r2
 80009fc:	4a23      	ldr	r2, [pc, #140]	; (8000a8c <MDIO_voidSetPinValue+0xe8>)
 80009fe:	400b      	ands	r3, r1
 8000a00:	60d3      	str	r3, [r2, #12]
		break;
 8000a02:	e039      	b.n	8000a78 <MDIO_voidSetPinValue+0xd4>
		if (u8Copy_u8Value == DIO_HIGH)
 8000a04:	797b      	ldrb	r3, [r7, #5]
 8000a06:	2b01      	cmp	r3, #1
 8000a08:	d10a      	bne.n	8000a20 <MDIO_voidSetPinValue+0x7c>
			SET_BIT(GPIOB->ODR, Copy_u8Pin);
 8000a0a:	4b21      	ldr	r3, [pc, #132]	; (8000a90 <MDIO_voidSetPinValue+0xec>)
 8000a0c:	68db      	ldr	r3, [r3, #12]
 8000a0e:	79ba      	ldrb	r2, [r7, #6]
 8000a10:	2101      	movs	r1, #1
 8000a12:	fa01 f202 	lsl.w	r2, r1, r2
 8000a16:	4611      	mov	r1, r2
 8000a18:	4a1d      	ldr	r2, [pc, #116]	; (8000a90 <MDIO_voidSetPinValue+0xec>)
 8000a1a:	430b      	orrs	r3, r1
 8000a1c:	60d3      	str	r3, [r2, #12]
		break;
 8000a1e:	e02d      	b.n	8000a7c <MDIO_voidSetPinValue+0xd8>
		else if (u8Copy_u8Value == DIO_LOW)
 8000a20:	797b      	ldrb	r3, [r7, #5]
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d12a      	bne.n	8000a7c <MDIO_voidSetPinValue+0xd8>
			CLR_BIT(GPIOB->ODR, Copy_u8Pin);
 8000a26:	4b1a      	ldr	r3, [pc, #104]	; (8000a90 <MDIO_voidSetPinValue+0xec>)
 8000a28:	68db      	ldr	r3, [r3, #12]
 8000a2a:	79ba      	ldrb	r2, [r7, #6]
 8000a2c:	2101      	movs	r1, #1
 8000a2e:	fa01 f202 	lsl.w	r2, r1, r2
 8000a32:	43d2      	mvns	r2, r2
 8000a34:	4611      	mov	r1, r2
 8000a36:	4a16      	ldr	r2, [pc, #88]	; (8000a90 <MDIO_voidSetPinValue+0xec>)
 8000a38:	400b      	ands	r3, r1
 8000a3a:	60d3      	str	r3, [r2, #12]
		break;
 8000a3c:	e01e      	b.n	8000a7c <MDIO_voidSetPinValue+0xd8>
		if (u8Copy_u8Value == DIO_HIGH)
 8000a3e:	797b      	ldrb	r3, [r7, #5]
 8000a40:	2b01      	cmp	r3, #1
 8000a42:	d10a      	bne.n	8000a5a <MDIO_voidSetPinValue+0xb6>
			SET_BIT(GPIOC->ODR, Copy_u8Pin);
 8000a44:	4b13      	ldr	r3, [pc, #76]	; (8000a94 <MDIO_voidSetPinValue+0xf0>)
 8000a46:	68db      	ldr	r3, [r3, #12]
 8000a48:	79ba      	ldrb	r2, [r7, #6]
 8000a4a:	2101      	movs	r1, #1
 8000a4c:	fa01 f202 	lsl.w	r2, r1, r2
 8000a50:	4611      	mov	r1, r2
 8000a52:	4a10      	ldr	r2, [pc, #64]	; (8000a94 <MDIO_voidSetPinValue+0xf0>)
 8000a54:	430b      	orrs	r3, r1
 8000a56:	60d3      	str	r3, [r2, #12]
		break;
 8000a58:	e012      	b.n	8000a80 <MDIO_voidSetPinValue+0xdc>
		else if (u8Copy_u8Value == DIO_LOW)
 8000a5a:	797b      	ldrb	r3, [r7, #5]
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d10f      	bne.n	8000a80 <MDIO_voidSetPinValue+0xdc>
			CLR_BIT(GPIOC->ODR, Copy_u8Pin);
 8000a60:	4b0c      	ldr	r3, [pc, #48]	; (8000a94 <MDIO_voidSetPinValue+0xf0>)
 8000a62:	68db      	ldr	r3, [r3, #12]
 8000a64:	79ba      	ldrb	r2, [r7, #6]
 8000a66:	2101      	movs	r1, #1
 8000a68:	fa01 f202 	lsl.w	r2, r1, r2
 8000a6c:	43d2      	mvns	r2, r2
 8000a6e:	4611      	mov	r1, r2
 8000a70:	4a08      	ldr	r2, [pc, #32]	; (8000a94 <MDIO_voidSetPinValue+0xf0>)
 8000a72:	400b      	ands	r3, r1
 8000a74:	60d3      	str	r3, [r2, #12]
		break;
 8000a76:	e003      	b.n	8000a80 <MDIO_voidSetPinValue+0xdc>
		break;
 8000a78:	bf00      	nop
 8000a7a:	e002      	b.n	8000a82 <MDIO_voidSetPinValue+0xde>
		break;
 8000a7c:	bf00      	nop
 8000a7e:	e000      	b.n	8000a82 <MDIO_voidSetPinValue+0xde>
		break;
 8000a80:	bf00      	nop
}
 8000a82:	bf00      	nop
 8000a84:	370c      	adds	r7, #12
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bc80      	pop	{r7}
 8000a8a:	4770      	bx	lr
 8000a8c:	40010800 	.word	0x40010800
 8000a90:	40010c00 	.word	0x40010c00
 8000a94:	40011000 	.word	0x40011000

08000a98 <MDIO_u8GetPinValue>:
u8 MDIO_u8GetPinValue(u8 Copy_u8Port, u8 Copy_u8Pin)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	b085      	sub	sp, #20
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	460a      	mov	r2, r1
 8000aa2:	71fb      	strb	r3, [r7, #7]
 8000aa4:	4613      	mov	r3, r2
 8000aa6:	71bb      	strb	r3, [r7, #6]

	u8 LOC_u8Result = 0;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	73fb      	strb	r3, [r7, #15]

	switch (Copy_u8Port)
 8000aac:	79fb      	ldrb	r3, [r7, #7]
 8000aae:	2b03      	cmp	r3, #3
 8000ab0:	d01a      	beq.n	8000ae8 <MDIO_u8GetPinValue+0x50>
 8000ab2:	2b03      	cmp	r3, #3
 8000ab4:	dc22      	bgt.n	8000afc <MDIO_u8GetPinValue+0x64>
 8000ab6:	2b01      	cmp	r3, #1
 8000ab8:	d002      	beq.n	8000ac0 <MDIO_u8GetPinValue+0x28>
 8000aba:	2b02      	cmp	r3, #2
 8000abc:	d00a      	beq.n	8000ad4 <MDIO_u8GetPinValue+0x3c>
 8000abe:	e01d      	b.n	8000afc <MDIO_u8GetPinValue+0x64>
	{
	case DIOA:
		LOC_u8Result = GET_BIT(GPIOA->IDR, Copy_u8Pin);
 8000ac0:	4b11      	ldr	r3, [pc, #68]	; (8000b08 <MDIO_u8GetPinValue+0x70>)
 8000ac2:	689a      	ldr	r2, [r3, #8]
 8000ac4:	79bb      	ldrb	r3, [r7, #6]
 8000ac6:	fa22 f303 	lsr.w	r3, r2, r3
 8000aca:	b2db      	uxtb	r3, r3
 8000acc:	f003 0301 	and.w	r3, r3, #1
 8000ad0:	73fb      	strb	r3, [r7, #15]

		break;
 8000ad2:	e013      	b.n	8000afc <MDIO_u8GetPinValue+0x64>
	case DIOB:

		LOC_u8Result = GET_BIT(GPIOB->IDR, Copy_u8Pin);
 8000ad4:	4b0d      	ldr	r3, [pc, #52]	; (8000b0c <MDIO_u8GetPinValue+0x74>)
 8000ad6:	689a      	ldr	r2, [r3, #8]
 8000ad8:	79bb      	ldrb	r3, [r7, #6]
 8000ada:	fa22 f303 	lsr.w	r3, r2, r3
 8000ade:	b2db      	uxtb	r3, r3
 8000ae0:	f003 0301 	and.w	r3, r3, #1
 8000ae4:	73fb      	strb	r3, [r7, #15]

		break;
 8000ae6:	e009      	b.n	8000afc <MDIO_u8GetPinValue+0x64>
	case DIOC:

		LOC_u8Result = GET_BIT(GPIOC->IDR, Copy_u8Pin);
 8000ae8:	4b09      	ldr	r3, [pc, #36]	; (8000b10 <MDIO_u8GetPinValue+0x78>)
 8000aea:	689a      	ldr	r2, [r3, #8]
 8000aec:	79bb      	ldrb	r3, [r7, #6]
 8000aee:	fa22 f303 	lsr.w	r3, r2, r3
 8000af2:	b2db      	uxtb	r3, r3
 8000af4:	f003 0301 	and.w	r3, r3, #1
 8000af8:	73fb      	strb	r3, [r7, #15]

		break;
 8000afa:	bf00      	nop
	}
	return LOC_u8Result;
 8000afc:	7bfb      	ldrb	r3, [r7, #15]
}
 8000afe:	4618      	mov	r0, r3
 8000b00:	3714      	adds	r7, #20
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bc80      	pop	{r7}
 8000b06:	4770      	bx	lr
 8000b08:	40010800 	.word	0x40010800
 8000b0c:	40010c00 	.word	0x40010c00
 8000b10:	40011000 	.word	0x40011000

08000b14 <RCC_voidInitSysClock>:
#include "RCC_interface.h"
#include "RCC_private.h"
#include "RCC_config.h"

void RCC_voidInitSysClock(void)
{
 8000b14:	b480      	push	{r7}
 8000b16:	af00      	add	r7, sp, #0
	RCC_CR = 0x00000081; /* Enable HSI + Trimming = 0 */
	RCC_CFGR = 0x00000000;

#elif RCC_CLOCK_TYPE == RCC_PLL
#if RCC_PLL_INPUT == RCC_PLL_IN_HSI_DIV_2
	RCC_CFGR |= (0b10 << 0);
 8000b18:	4b0a      	ldr	r3, [pc, #40]	; (8000b44 <RCC_voidInitSysClock+0x30>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	4a09      	ldr	r2, [pc, #36]	; (8000b44 <RCC_voidInitSysClock+0x30>)
 8000b1e:	f043 0302 	orr.w	r3, r3, #2
 8000b22:	6013      	str	r3, [r2, #0]
	RCC_CFGR |= (0b0111 << 18);
 8000b24:	4b07      	ldr	r3, [pc, #28]	; (8000b44 <RCC_voidInitSysClock+0x30>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	4a06      	ldr	r2, [pc, #24]	; (8000b44 <RCC_voidInitSysClock+0x30>)
 8000b2a:	f443 13e0 	orr.w	r3, r3, #1835008	; 0x1c0000
 8000b2e:	6013      	str	r3, [r2, #0]
	// RCC_CFGR|=(0b100<<8);
	// RCC_CFGR|=(0b101<<11);
	RCC_CR |= (1 << 24);
 8000b30:	4b05      	ldr	r3, [pc, #20]	; (8000b48 <RCC_voidInitSysClock+0x34>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	4a04      	ldr	r2, [pc, #16]	; (8000b48 <RCC_voidInitSysClock+0x34>)
 8000b36:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000b3a:	6013      	str	r3, [r2, #0]
#endif

#else
#error("You chosed Wrong Clock type")
#endif
}
 8000b3c:	bf00      	nop
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bc80      	pop	{r7}
 8000b42:	4770      	bx	lr
 8000b44:	40021004 	.word	0x40021004
 8000b48:	40021000 	.word	0x40021000

08000b4c <RCC_voidEnablePeripheralClock>:

//==============================================================================================================

void RCC_voidEnablePeripheralClock(u8 Copy_u8BusId, u8 Copy_u8PeripheralId)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	b083      	sub	sp, #12
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	4603      	mov	r3, r0
 8000b54:	460a      	mov	r2, r1
 8000b56:	71fb      	strb	r3, [r7, #7]
 8000b58:	4613      	mov	r3, r2
 8000b5a:	71bb      	strb	r3, [r7, #6]

	if (Copy_u8BusId <= 31)
 8000b5c:	79fb      	ldrb	r3, [r7, #7]
 8000b5e:	2b1f      	cmp	r3, #31
 8000b60:	d82a      	bhi.n	8000bb8 <RCC_voidEnablePeripheralClock+0x6c>
	{
		switch (Copy_u8BusId)
 8000b62:	79fb      	ldrb	r3, [r7, #7]
 8000b64:	2b02      	cmp	r3, #2
 8000b66:	d01c      	beq.n	8000ba2 <RCC_voidEnablePeripheralClock+0x56>
 8000b68:	2b02      	cmp	r3, #2
 8000b6a:	dc25      	bgt.n	8000bb8 <RCC_voidEnablePeripheralClock+0x6c>
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d002      	beq.n	8000b76 <RCC_voidEnablePeripheralClock+0x2a>
 8000b70:	2b01      	cmp	r3, #1
 8000b72:	d00b      	beq.n	8000b8c <RCC_voidEnablePeripheralClock+0x40>

	else
	{
		/* Return Error*/
	}
}
 8000b74:	e020      	b.n	8000bb8 <RCC_voidEnablePeripheralClock+0x6c>
			SET_BIT(RCC_AHBENR, Copy_u8PeripheralId);
 8000b76:	4b13      	ldr	r3, [pc, #76]	; (8000bc4 <RCC_voidEnablePeripheralClock+0x78>)
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	79ba      	ldrb	r2, [r7, #6]
 8000b7c:	2101      	movs	r1, #1
 8000b7e:	fa01 f202 	lsl.w	r2, r1, r2
 8000b82:	4611      	mov	r1, r2
 8000b84:	4a0f      	ldr	r2, [pc, #60]	; (8000bc4 <RCC_voidEnablePeripheralClock+0x78>)
 8000b86:	430b      	orrs	r3, r1
 8000b88:	6013      	str	r3, [r2, #0]
			break;
 8000b8a:	e015      	b.n	8000bb8 <RCC_voidEnablePeripheralClock+0x6c>
			SET_BIT(RCC_APB1ENR, Copy_u8PeripheralId);
 8000b8c:	4b0e      	ldr	r3, [pc, #56]	; (8000bc8 <RCC_voidEnablePeripheralClock+0x7c>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	79ba      	ldrb	r2, [r7, #6]
 8000b92:	2101      	movs	r1, #1
 8000b94:	fa01 f202 	lsl.w	r2, r1, r2
 8000b98:	4611      	mov	r1, r2
 8000b9a:	4a0b      	ldr	r2, [pc, #44]	; (8000bc8 <RCC_voidEnablePeripheralClock+0x7c>)
 8000b9c:	430b      	orrs	r3, r1
 8000b9e:	6013      	str	r3, [r2, #0]
			break;
 8000ba0:	e00a      	b.n	8000bb8 <RCC_voidEnablePeripheralClock+0x6c>
			SET_BIT(RCC_APB2ENR, Copy_u8PeripheralId);
 8000ba2:	4b0a      	ldr	r3, [pc, #40]	; (8000bcc <RCC_voidEnablePeripheralClock+0x80>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	79ba      	ldrb	r2, [r7, #6]
 8000ba8:	2101      	movs	r1, #1
 8000baa:	fa01 f202 	lsl.w	r2, r1, r2
 8000bae:	4611      	mov	r1, r2
 8000bb0:	4a06      	ldr	r2, [pc, #24]	; (8000bcc <RCC_voidEnablePeripheralClock+0x80>)
 8000bb2:	430b      	orrs	r3, r1
 8000bb4:	6013      	str	r3, [r2, #0]
			break;
 8000bb6:	bf00      	nop
}
 8000bb8:	bf00      	nop
 8000bba:	370c      	adds	r7, #12
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bc80      	pop	{r7}
 8000bc0:	4770      	bx	lr
 8000bc2:	bf00      	nop
 8000bc4:	40021014 	.word	0x40021014
 8000bc8:	4002101c 	.word	0x4002101c
 8000bcc:	40021018 	.word	0x40021018

08000bd0 <SERVO_voidInit>:
#include "../Src/DIO_interface.h"
#include "../Src/RCC_interface.h"
#include "../Src/RCC_private.h"

void SERVO_voidInit()
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	af00      	add	r7, sp, #0
    RCC_voidEnablePeripheralClock(APB1_BUS, TIM2_RCC);
 8000bd4:	2100      	movs	r1, #0
 8000bd6:	2001      	movs	r0, #1
 8000bd8:	f7ff ffb8 	bl	8000b4c <RCC_voidEnablePeripheralClock>
    RCC_voidEnablePeripheralClock(APB2_BUS, SERVO_PORT_RCC);
 8000bdc:	2102      	movs	r1, #2
 8000bde:	2002      	movs	r0, #2
 8000be0:	f7ff ffb4 	bl	8000b4c <RCC_voidEnablePeripheralClock>

    MDIO_voidSetPinDirection(SERVO_PORT, PIN0, OUTPUT_SPEED_50MHZ_AFPP);
 8000be4:	220b      	movs	r2, #11
 8000be6:	2100      	movs	r1, #0
 8000be8:	2001      	movs	r0, #1
 8000bea:	f7ff fdff 	bl	80007ec <MDIO_voidSetPinDirection>
    MDIO_voidSetPinDirection(SERVO_PORT, PIN1, OUTPUT_SPEED_50MHZ_AFPP);
 8000bee:	220b      	movs	r2, #11
 8000bf0:	2101      	movs	r1, #1
 8000bf2:	2001      	movs	r0, #1
 8000bf4:	f7ff fdfa 	bl	80007ec <MDIO_voidSetPinDirection>
    MDIO_voidSetPinDirection(SERVO_PORT, PIN2, OUTPUT_SPEED_50MHZ_AFPP);
 8000bf8:	220b      	movs	r2, #11
 8000bfa:	2102      	movs	r1, #2
 8000bfc:	2001      	movs	r0, #1
 8000bfe:	f7ff fdf5 	bl	80007ec <MDIO_voidSetPinDirection>
    MDIO_voidSetPinDirection(SERVO_PORT, PIN3, OUTPUT_SPEED_50MHZ_AFPP);
 8000c02:	220b      	movs	r2, #11
 8000c04:	2103      	movs	r1, #3
 8000c06:	2001      	movs	r0, #1
 8000c08:	f7ff fdf0 	bl	80007ec <MDIO_voidSetPinDirection>

    TIM2_voidInit();
 8000c0c:	f000 f8da 	bl	8000dc4 <TIM2_voidInit>
}
 8000c10:	bf00      	nop
 8000c12:	bd80      	pop	{r7, pc}

08000c14 <SERVO_voidSetAngle>:

void SERVO_voidSetAngle(u8 servoNumber, u16 angle)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b082      	sub	sp, #8
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	460a      	mov	r2, r1
 8000c1e:	71fb      	strb	r3, [r7, #7]
 8000c20:	4613      	mov	r3, r2
 8000c22:	80bb      	strh	r3, [r7, #4]
    TIM2_voidGeneratePwm(servoNumber, (0.094f / 180) * angle + 0.03f);
 8000c24:	88bb      	ldrh	r3, [r7, #4]
 8000c26:	4618      	mov	r0, r3
 8000c28:	f7ff fb4c 	bl	80002c4 <__aeabi_i2f>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	490a      	ldr	r1, [pc, #40]	; (8000c58 <SERVO_voidSetAngle+0x44>)
 8000c30:	4618      	mov	r0, r3
 8000c32:	f7ff fb9b 	bl	800036c <__aeabi_fmul>
 8000c36:	4603      	mov	r3, r0
 8000c38:	4908      	ldr	r1, [pc, #32]	; (8000c5c <SERVO_voidSetAngle+0x48>)
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f7ff fa8e 	bl	800015c <__addsf3>
 8000c40:	4603      	mov	r3, r0
 8000c42:	461a      	mov	r2, r3
 8000c44:	79fb      	ldrb	r3, [r7, #7]
 8000c46:	4611      	mov	r1, r2
 8000c48:	4618      	mov	r0, r3
 8000c4a:	f000 f937 	bl	8000ebc <TIM2_voidGeneratePwm>
}
 8000c4e:	bf00      	nop
 8000c50:	3708      	adds	r7, #8
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	3a08e5bd 	.word	0x3a08e5bd
 8000c5c:	3cf5c28f 	.word	0x3cf5c28f

08000c60 <TIM1_voidInit>:
TIM_MasterConfigTypeDef sMasterConfig = {0};
TIM_OC_InitTypeDef sConfigOC = {0};
TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};

void TIM1_voidInit()
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	af00      	add	r7, sp, #0
    htim11.Instance = TIM1;
 8000c64:	4b33      	ldr	r3, [pc, #204]	; (8000d34 <TIM1_voidInit+0xd4>)
 8000c66:	4a34      	ldr	r2, [pc, #208]	; (8000d38 <TIM1_voidInit+0xd8>)
 8000c68:	601a      	str	r2, [r3, #0]
    htim11.Init.Prescaler = 16;
 8000c6a:	4b32      	ldr	r3, [pc, #200]	; (8000d34 <TIM1_voidInit+0xd4>)
 8000c6c:	2210      	movs	r2, #16
 8000c6e:	605a      	str	r2, [r3, #4]
    htim11.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8000c70:	4b30      	ldr	r3, [pc, #192]	; (8000d34 <TIM1_voidInit+0xd4>)
 8000c72:	2220      	movs	r2, #32
 8000c74:	609a      	str	r2, [r3, #8]
    htim11.Init.Period = 45000;
 8000c76:	4b2f      	ldr	r3, [pc, #188]	; (8000d34 <TIM1_voidInit+0xd4>)
 8000c78:	f64a 72c8 	movw	r2, #45000	; 0xafc8
 8000c7c:	60da      	str	r2, [r3, #12]
    htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c7e:	4b2d      	ldr	r3, [pc, #180]	; (8000d34 <TIM1_voidInit+0xd4>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	611a      	str	r2, [r3, #16]
    htim11.Init.RepetitionCounter = 0;
 8000c84:	4b2b      	ldr	r3, [pc, #172]	; (8000d34 <TIM1_voidInit+0xd4>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	615a      	str	r2, [r3, #20]
    htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c8a:	4b2a      	ldr	r3, [pc, #168]	; (8000d34 <TIM1_voidInit+0xd4>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	619a      	str	r2, [r3, #24]
    HAL_TIM_Base_Init(&htim11);
 8000c90:	4828      	ldr	r0, [pc, #160]	; (8000d34 <TIM1_voidInit+0xd4>)
 8000c92:	f000 ff03 	bl	8001a9c <HAL_TIM_Base_Init>
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c96:	4b29      	ldr	r3, [pc, #164]	; (8000d3c <TIM1_voidInit+0xdc>)
 8000c98:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000c9c:	601a      	str	r2, [r3, #0]
    HAL_TIM_ConfigClockSource(&htim11, &sClockSourceConfig);
 8000c9e:	4927      	ldr	r1, [pc, #156]	; (8000d3c <TIM1_voidInit+0xdc>)
 8000ca0:	4824      	ldr	r0, [pc, #144]	; (8000d34 <TIM1_voidInit+0xd4>)
 8000ca2:	f001 f96f 	bl	8001f84 <HAL_TIM_ConfigClockSource>
    HAL_TIM_PWM_Init(&htim11);
 8000ca6:	4823      	ldr	r0, [pc, #140]	; (8000d34 <TIM1_voidInit+0xd4>)
 8000ca8:	f000 ffb8 	bl	8001c1c <HAL_TIM_PWM_Init>
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cac:	4b24      	ldr	r3, [pc, #144]	; (8000d40 <TIM1_voidInit+0xe0>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	601a      	str	r2, [r3, #0]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cb2:	4b23      	ldr	r3, [pc, #140]	; (8000d40 <TIM1_voidInit+0xe0>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	605a      	str	r2, [r3, #4]
    HAL_TIMEx_MasterConfigSynchronization(&htim11, &sMasterConfig);
 8000cb8:	4921      	ldr	r1, [pc, #132]	; (8000d40 <TIM1_voidInit+0xe0>)
 8000cba:	481e      	ldr	r0, [pc, #120]	; (8000d34 <TIM1_voidInit+0xd4>)
 8000cbc:	f001 fcce 	bl	800265c <HAL_TIMEx_MasterConfigSynchronization>
    sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8000cc0:	4b20      	ldr	r3, [pc, #128]	; (8000d44 <TIM1_voidInit+0xe4>)
 8000cc2:	2270      	movs	r2, #112	; 0x70
 8000cc4:	601a      	str	r2, [r3, #0]
    sConfigOC.Pulse = 0;
 8000cc6:	4b1f      	ldr	r3, [pc, #124]	; (8000d44 <TIM1_voidInit+0xe4>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	605a      	str	r2, [r3, #4]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ccc:	4b1d      	ldr	r3, [pc, #116]	; (8000d44 <TIM1_voidInit+0xe4>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	609a      	str	r2, [r3, #8]
    sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000cd2:	4b1c      	ldr	r3, [pc, #112]	; (8000d44 <TIM1_voidInit+0xe4>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	60da      	str	r2, [r3, #12]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000cd8:	4b1a      	ldr	r3, [pc, #104]	; (8000d44 <TIM1_voidInit+0xe4>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	611a      	str	r2, [r3, #16]
    sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000cde:	4b19      	ldr	r3, [pc, #100]	; (8000d44 <TIM1_voidInit+0xe4>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	615a      	str	r2, [r3, #20]
    sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000ce4:	4b17      	ldr	r3, [pc, #92]	; (8000d44 <TIM1_voidInit+0xe4>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	619a      	str	r2, [r3, #24]
    HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1);
 8000cea:	2200      	movs	r2, #0
 8000cec:	4915      	ldr	r1, [pc, #84]	; (8000d44 <TIM1_voidInit+0xe4>)
 8000cee:	4811      	ldr	r0, [pc, #68]	; (8000d34 <TIM1_voidInit+0xd4>)
 8000cf0:	f001 f886 	bl	8001e00 <HAL_TIM_PWM_ConfigChannel>
    sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000cf4:	4b14      	ldr	r3, [pc, #80]	; (8000d48 <TIM1_voidInit+0xe8>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	601a      	str	r2, [r3, #0]
    sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000cfa:	4b13      	ldr	r3, [pc, #76]	; (8000d48 <TIM1_voidInit+0xe8>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	605a      	str	r2, [r3, #4]
    sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000d00:	4b11      	ldr	r3, [pc, #68]	; (8000d48 <TIM1_voidInit+0xe8>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	609a      	str	r2, [r3, #8]
    sBreakDeadTimeConfig.DeadTime = 0;
 8000d06:	4b10      	ldr	r3, [pc, #64]	; (8000d48 <TIM1_voidInit+0xe8>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	60da      	str	r2, [r3, #12]
    sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000d0c:	4b0e      	ldr	r3, [pc, #56]	; (8000d48 <TIM1_voidInit+0xe8>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	611a      	str	r2, [r3, #16]
    sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000d12:	4b0d      	ldr	r3, [pc, #52]	; (8000d48 <TIM1_voidInit+0xe8>)
 8000d14:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000d18:	615a      	str	r2, [r3, #20]
    sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000d1a:	4b0b      	ldr	r3, [pc, #44]	; (8000d48 <TIM1_voidInit+0xe8>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	61da      	str	r2, [r3, #28]
    HAL_TIMEx_ConfigBreakDeadTime(&htim11, &sBreakDeadTimeConfig);
 8000d20:	4909      	ldr	r1, [pc, #36]	; (8000d48 <TIM1_voidInit+0xe8>)
 8000d22:	4804      	ldr	r0, [pc, #16]	; (8000d34 <TIM1_voidInit+0xd4>)
 8000d24:	f001 fcf8 	bl	8002718 <HAL_TIMEx_ConfigBreakDeadTime>
    HAL_TIM_MspPostInit(&htim11);
 8000d28:	4802      	ldr	r0, [pc, #8]	; (8000d34 <TIM1_voidInit+0xd4>)
 8000d2a:	f000 fc85 	bl	8001638 <HAL_TIM_MspPostInit>
}
 8000d2e:	bf00      	nop
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	20000080 	.word	0x20000080
 8000d38:	40012c00 	.word	0x40012c00
 8000d3c:	200000c8 	.word	0x200000c8
 8000d40:	200000d8 	.word	0x200000d8
 8000d44:	200000e0 	.word	0x200000e0
 8000d48:	200000fc 	.word	0x200000fc

08000d4c <TIM1_voidStart>:

void TIM1_voidStart()
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
 8000d50:	2100      	movs	r1, #0
 8000d52:	4802      	ldr	r0, [pc, #8]	; (8000d5c <TIM1_voidStart+0x10>)
 8000d54:	f000 ffb2 	bl	8001cbc <HAL_TIM_PWM_Start>
}
 8000d58:	bf00      	nop
 8000d5a:	bd80      	pop	{r7, pc}
 8000d5c:	20000080 	.word	0x20000080

08000d60 <TIM1_voidGeneratePwm>:
{
    return TIM1_CNT & MASK_16_BITS;
}

void TIM1_voidGeneratePwm(u8 channel, f32 dutyCycle)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b084      	sub	sp, #16
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	4603      	mov	r3, r0
 8000d68:	6039      	str	r1, [r7, #0]
 8000d6a:	71fb      	strb	r3, [r7, #7]
    u16 compareValue = 45000 * (1 - dutyCycle) - 1;
 8000d6c:	6839      	ldr	r1, [r7, #0]
 8000d6e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8000d72:	f7ff f9f1 	bl	8000158 <__aeabi_fsub>
 8000d76:	4603      	mov	r3, r0
 8000d78:	490f      	ldr	r1, [pc, #60]	; (8000db8 <TIM1_voidGeneratePwm+0x58>)
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f7ff faf6 	bl	800036c <__aeabi_fmul>
 8000d80:	4603      	mov	r3, r0
 8000d82:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8000d86:	4618      	mov	r0, r3
 8000d88:	f7ff f9e6 	bl	8000158 <__aeabi_fsub>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	4618      	mov	r0, r3
 8000d90:	f7ff fcb2 	bl	80006f8 <__aeabi_f2uiz>
 8000d94:	4603      	mov	r3, r0
 8000d96:	81fb      	strh	r3, [r7, #14]
    switch (channel)
 8000d98:	79fb      	ldrb	r3, [r7, #7]
 8000d9a:	2b01      	cmp	r3, #1
 8000d9c:	d108      	bne.n	8000db0 <TIM1_voidGeneratePwm+0x50>
    {
    case PWM_CHANNEL_1:
        sConfigOC.Pulse = compareValue;
 8000d9e:	89fb      	ldrh	r3, [r7, #14]
 8000da0:	4a06      	ldr	r2, [pc, #24]	; (8000dbc <TIM1_voidGeneratePwm+0x5c>)
 8000da2:	6053      	str	r3, [r2, #4]
        HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1);
 8000da4:	2200      	movs	r2, #0
 8000da6:	4905      	ldr	r1, [pc, #20]	; (8000dbc <TIM1_voidGeneratePwm+0x5c>)
 8000da8:	4805      	ldr	r0, [pc, #20]	; (8000dc0 <TIM1_voidGeneratePwm+0x60>)
 8000daa:	f001 f829 	bl	8001e00 <HAL_TIM_PWM_ConfigChannel>
        break;
 8000dae:	bf00      	nop
    }
}
 8000db0:	bf00      	nop
 8000db2:	3710      	adds	r7, #16
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	472fc800 	.word	0x472fc800
 8000dbc:	200000e0 	.word	0x200000e0
 8000dc0:	20000080 	.word	0x20000080

08000dc4 <TIM2_voidInit>:
TIM_MasterConfigTypeDef sMasterConfig2 = {0};
TIM_OC_InitTypeDef sConfigOC2 = {0};
TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig2 = {0};

void TIM2_voidInit()
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b086      	sub	sp, #24
 8000dc8:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000dca:	f107 0308 	add.w	r3, r7, #8
 8000dce:	2200      	movs	r2, #0
 8000dd0:	601a      	str	r2, [r3, #0]
 8000dd2:	605a      	str	r2, [r3, #4]
 8000dd4:	609a      	str	r2, [r3, #8]
 8000dd6:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dd8:	463b      	mov	r3, r7
 8000dda:	2200      	movs	r2, #0
 8000ddc:	601a      	str	r2, [r3, #0]
 8000dde:	605a      	str	r2, [r3, #4]
	htim22.Instance = TIM2;
 8000de0:	4b29      	ldr	r3, [pc, #164]	; (8000e88 <TIM2_voidInit+0xc4>)
 8000de2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000de6:	601a      	str	r2, [r3, #0]
	htim22.Init.Prescaler = 16;
 8000de8:	4b27      	ldr	r3, [pc, #156]	; (8000e88 <TIM2_voidInit+0xc4>)
 8000dea:	2210      	movs	r2, #16
 8000dec:	605a      	str	r2, [r3, #4]
	htim22.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dee:	4b26      	ldr	r3, [pc, #152]	; (8000e88 <TIM2_voidInit+0xc4>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	609a      	str	r2, [r3, #8]
	htim22.Init.Period = 45000;
 8000df4:	4b24      	ldr	r3, [pc, #144]	; (8000e88 <TIM2_voidInit+0xc4>)
 8000df6:	f64a 72c8 	movw	r2, #45000	; 0xafc8
 8000dfa:	60da      	str	r2, [r3, #12]
	htim22.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dfc:	4b22      	ldr	r3, [pc, #136]	; (8000e88 <TIM2_voidInit+0xc4>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	611a      	str	r2, [r3, #16]
	htim22.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000e02:	4b21      	ldr	r3, [pc, #132]	; (8000e88 <TIM2_voidInit+0xc4>)
 8000e04:	2280      	movs	r2, #128	; 0x80
 8000e06:	619a      	str	r2, [r3, #24]
	HAL_TIM_Base_Init(&htim22);
 8000e08:	481f      	ldr	r0, [pc, #124]	; (8000e88 <TIM2_voidInit+0xc4>)
 8000e0a:	f000 fe47 	bl	8001a9c <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e0e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e12:	60bb      	str	r3, [r7, #8]
	HAL_TIM_ConfigClockSource(&htim22, &sClockSourceConfig);
 8000e14:	f107 0308 	add.w	r3, r7, #8
 8000e18:	4619      	mov	r1, r3
 8000e1a:	481b      	ldr	r0, [pc, #108]	; (8000e88 <TIM2_voidInit+0xc4>)
 8000e1c:	f001 f8b2 	bl	8001f84 <HAL_TIM_ConfigClockSource>
	HAL_TIM_PWM_Init(&htim22);
 8000e20:	4819      	ldr	r0, [pc, #100]	; (8000e88 <TIM2_voidInit+0xc4>)
 8000e22:	f000 fefb 	bl	8001c1c <HAL_TIM_PWM_Init>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e26:	2300      	movs	r3, #0
 8000e28:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	607b      	str	r3, [r7, #4]
	HAL_TIMEx_MasterConfigSynchronization(&htim22, &sMasterConfig);
 8000e2e:	463b      	mov	r3, r7
 8000e30:	4619      	mov	r1, r3
 8000e32:	4815      	ldr	r0, [pc, #84]	; (8000e88 <TIM2_voidInit+0xc4>)
 8000e34:	f001 fc12 	bl	800265c <HAL_TIMEx_MasterConfigSynchronization>
	sConfigOC2.OCMode = TIM_OCMODE_PWM2;
 8000e38:	4b14      	ldr	r3, [pc, #80]	; (8000e8c <TIM2_voidInit+0xc8>)
 8000e3a:	2270      	movs	r2, #112	; 0x70
 8000e3c:	601a      	str	r2, [r3, #0]
	sConfigOC2.Pulse = 0;
 8000e3e:	4b13      	ldr	r3, [pc, #76]	; (8000e8c <TIM2_voidInit+0xc8>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	605a      	str	r2, [r3, #4]
	sConfigOC2.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e44:	4b11      	ldr	r3, [pc, #68]	; (8000e8c <TIM2_voidInit+0xc8>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	609a      	str	r2, [r3, #8]
	sConfigOC2.OCFastMode = TIM_OCFAST_DISABLE;
 8000e4a:	4b10      	ldr	r3, [pc, #64]	; (8000e8c <TIM2_voidInit+0xc8>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	611a      	str	r2, [r3, #16]
	HAL_TIM_PWM_ConfigChannel(&htim22, &sConfigOC2, TIM_CHANNEL_1);
 8000e50:	2200      	movs	r2, #0
 8000e52:	490e      	ldr	r1, [pc, #56]	; (8000e8c <TIM2_voidInit+0xc8>)
 8000e54:	480c      	ldr	r0, [pc, #48]	; (8000e88 <TIM2_voidInit+0xc4>)
 8000e56:	f000 ffd3 	bl	8001e00 <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_PWM_ConfigChannel(&htim22, &sConfigOC2, TIM_CHANNEL_2);
 8000e5a:	2204      	movs	r2, #4
 8000e5c:	490b      	ldr	r1, [pc, #44]	; (8000e8c <TIM2_voidInit+0xc8>)
 8000e5e:	480a      	ldr	r0, [pc, #40]	; (8000e88 <TIM2_voidInit+0xc4>)
 8000e60:	f000 ffce 	bl	8001e00 <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_PWM_ConfigChannel(&htim22, &sConfigOC2, TIM_CHANNEL_3);
 8000e64:	2208      	movs	r2, #8
 8000e66:	4909      	ldr	r1, [pc, #36]	; (8000e8c <TIM2_voidInit+0xc8>)
 8000e68:	4807      	ldr	r0, [pc, #28]	; (8000e88 <TIM2_voidInit+0xc4>)
 8000e6a:	f000 ffc9 	bl	8001e00 <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_PWM_ConfigChannel(&htim22, &sConfigOC2, TIM_CHANNEL_4);
 8000e6e:	220c      	movs	r2, #12
 8000e70:	4906      	ldr	r1, [pc, #24]	; (8000e8c <TIM2_voidInit+0xc8>)
 8000e72:	4805      	ldr	r0, [pc, #20]	; (8000e88 <TIM2_voidInit+0xc4>)
 8000e74:	f000 ffc4 	bl	8001e00 <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_MspPostInit(&htim22);
 8000e78:	4803      	ldr	r0, [pc, #12]	; (8000e88 <TIM2_voidInit+0xc4>)
 8000e7a:	f000 fbdd 	bl	8001638 <HAL_TIM_MspPostInit>
}
 8000e7e:	bf00      	nop
 8000e80:	3718      	adds	r7, #24
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	2000011c 	.word	0x2000011c
 8000e8c:	20000164 	.word	0x20000164

08000e90 <TIM2_voidStart>:

void TIM2_voidStart()
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim22, TIM_CHANNEL_1);
 8000e94:	2100      	movs	r1, #0
 8000e96:	4808      	ldr	r0, [pc, #32]	; (8000eb8 <TIM2_voidStart+0x28>)
 8000e98:	f000 ff10 	bl	8001cbc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim22, TIM_CHANNEL_2);
 8000e9c:	2104      	movs	r1, #4
 8000e9e:	4806      	ldr	r0, [pc, #24]	; (8000eb8 <TIM2_voidStart+0x28>)
 8000ea0:	f000 ff0c 	bl	8001cbc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim22, TIM_CHANNEL_3);
 8000ea4:	2108      	movs	r1, #8
 8000ea6:	4804      	ldr	r0, [pc, #16]	; (8000eb8 <TIM2_voidStart+0x28>)
 8000ea8:	f000 ff08 	bl	8001cbc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim22, TIM_CHANNEL_4);
 8000eac:	210c      	movs	r1, #12
 8000eae:	4802      	ldr	r0, [pc, #8]	; (8000eb8 <TIM2_voidStart+0x28>)
 8000eb0:	f000 ff04 	bl	8001cbc <HAL_TIM_PWM_Start>
}
 8000eb4:	bf00      	nop
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	2000011c 	.word	0x2000011c

08000ebc <TIM2_voidGeneratePwm>:
{
	return TIMER_2->TIM_CNT;
}

void TIM2_voidGeneratePwm(u8 channel, f32 dutyCycle)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b084      	sub	sp, #16
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	6039      	str	r1, [r7, #0]
 8000ec6:	71fb      	strb	r3, [r7, #7]
	u16 compareValue = 45000 * (1 - dutyCycle) - 1;
 8000ec8:	6839      	ldr	r1, [r7, #0]
 8000eca:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8000ece:	f7ff f943 	bl	8000158 <__aeabi_fsub>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	491e      	ldr	r1, [pc, #120]	; (8000f50 <TIM2_voidGeneratePwm+0x94>)
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f7ff fa48 	bl	800036c <__aeabi_fmul>
 8000edc:	4603      	mov	r3, r0
 8000ede:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	f7ff f938 	bl	8000158 <__aeabi_fsub>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	4618      	mov	r0, r3
 8000eec:	f7ff fc04 	bl	80006f8 <__aeabi_f2uiz>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	81fb      	strh	r3, [r7, #14]
	sConfigOC2.Pulse = compareValue;
 8000ef4:	89fb      	ldrh	r3, [r7, #14]
 8000ef6:	4a17      	ldr	r2, [pc, #92]	; (8000f54 <TIM2_voidGeneratePwm+0x98>)
 8000ef8:	6053      	str	r3, [r2, #4]
	switch (channel)
 8000efa:	79fb      	ldrb	r3, [r7, #7]
 8000efc:	3b01      	subs	r3, #1
 8000efe:	2b03      	cmp	r3, #3
 8000f00:	d822      	bhi.n	8000f48 <TIM2_voidGeneratePwm+0x8c>
 8000f02:	a201      	add	r2, pc, #4	; (adr r2, 8000f08 <TIM2_voidGeneratePwm+0x4c>)
 8000f04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f08:	08000f19 	.word	0x08000f19
 8000f0c:	08000f25 	.word	0x08000f25
 8000f10:	08000f31 	.word	0x08000f31
 8000f14:	08000f3d 	.word	0x08000f3d
	{
	case PWM_CHANNEL_1:
		HAL_TIM_PWM_ConfigChannel(&htim22, &sConfigOC2, TIM_CHANNEL_1);
 8000f18:	2200      	movs	r2, #0
 8000f1a:	490e      	ldr	r1, [pc, #56]	; (8000f54 <TIM2_voidGeneratePwm+0x98>)
 8000f1c:	480e      	ldr	r0, [pc, #56]	; (8000f58 <TIM2_voidGeneratePwm+0x9c>)
 8000f1e:	f000 ff6f 	bl	8001e00 <HAL_TIM_PWM_ConfigChannel>
		break;
 8000f22:	e011      	b.n	8000f48 <TIM2_voidGeneratePwm+0x8c>
	case PWM_CHANNEL_2:
		HAL_TIM_PWM_ConfigChannel(&htim22, &sConfigOC2, TIM_CHANNEL_2);
 8000f24:	2204      	movs	r2, #4
 8000f26:	490b      	ldr	r1, [pc, #44]	; (8000f54 <TIM2_voidGeneratePwm+0x98>)
 8000f28:	480b      	ldr	r0, [pc, #44]	; (8000f58 <TIM2_voidGeneratePwm+0x9c>)
 8000f2a:	f000 ff69 	bl	8001e00 <HAL_TIM_PWM_ConfigChannel>
		break;
 8000f2e:	e00b      	b.n	8000f48 <TIM2_voidGeneratePwm+0x8c>
	case PWM_CHANNEL_3:
		HAL_TIM_PWM_ConfigChannel(&htim22, &sConfigOC2, TIM_CHANNEL_3);
 8000f30:	2208      	movs	r2, #8
 8000f32:	4908      	ldr	r1, [pc, #32]	; (8000f54 <TIM2_voidGeneratePwm+0x98>)
 8000f34:	4808      	ldr	r0, [pc, #32]	; (8000f58 <TIM2_voidGeneratePwm+0x9c>)
 8000f36:	f000 ff63 	bl	8001e00 <HAL_TIM_PWM_ConfigChannel>
		break;
 8000f3a:	e005      	b.n	8000f48 <TIM2_voidGeneratePwm+0x8c>
	case PWM_CHANNEL_4:
		HAL_TIM_PWM_ConfigChannel(&htim22, &sConfigOC2, TIM_CHANNEL_4);
 8000f3c:	220c      	movs	r2, #12
 8000f3e:	4905      	ldr	r1, [pc, #20]	; (8000f54 <TIM2_voidGeneratePwm+0x98>)
 8000f40:	4805      	ldr	r0, [pc, #20]	; (8000f58 <TIM2_voidGeneratePwm+0x9c>)
 8000f42:	f000 ff5d 	bl	8001e00 <HAL_TIM_PWM_ConfigChannel>
		break;
 8000f46:	bf00      	nop
	}
}
 8000f48:	bf00      	nop
 8000f4a:	3710      	adds	r7, #16
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	472fc800 	.word	0x472fc800
 8000f54:	20000164 	.word	0x20000164
 8000f58:	2000011c 	.word	0x2000011c

08000f5c <TIM3_voidInit>:
TIM_HandleTypeDef htim33;
TIM_ClockConfigTypeDef sClockSourceConfig3 = {0};
TIM_MasterConfigTypeDef sMasterConfig3 = {0};

void TIM3_voidInit()
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
    htim33.Instance = TIM3;
 8000f60:	4b14      	ldr	r3, [pc, #80]	; (8000fb4 <TIM3_voidInit+0x58>)
 8000f62:	4a15      	ldr	r2, [pc, #84]	; (8000fb8 <TIM3_voidInit+0x5c>)
 8000f64:	601a      	str	r2, [r3, #0]
    htim33.Init.Prescaler = 72;
 8000f66:	4b13      	ldr	r3, [pc, #76]	; (8000fb4 <TIM3_voidInit+0x58>)
 8000f68:	2248      	movs	r2, #72	; 0x48
 8000f6a:	605a      	str	r2, [r3, #4]
    htim33.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f6c:	4b11      	ldr	r3, [pc, #68]	; (8000fb4 <TIM3_voidInit+0x58>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	609a      	str	r2, [r3, #8]
    htim33.Init.Period = 65535;
 8000f72:	4b10      	ldr	r3, [pc, #64]	; (8000fb4 <TIM3_voidInit+0x58>)
 8000f74:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000f78:	60da      	str	r2, [r3, #12]
    htim33.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f7a:	4b0e      	ldr	r3, [pc, #56]	; (8000fb4 <TIM3_voidInit+0x58>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	611a      	str	r2, [r3, #16]
    htim33.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f80:	4b0c      	ldr	r3, [pc, #48]	; (8000fb4 <TIM3_voidInit+0x58>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	619a      	str	r2, [r3, #24]
    HAL_TIM_Base_Init(&htim33);
 8000f86:	480b      	ldr	r0, [pc, #44]	; (8000fb4 <TIM3_voidInit+0x58>)
 8000f88:	f000 fd88 	bl	8001a9c <HAL_TIM_Base_Init>
    sClockSourceConfig3.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f8c:	4b0b      	ldr	r3, [pc, #44]	; (8000fbc <TIM3_voidInit+0x60>)
 8000f8e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000f92:	601a      	str	r2, [r3, #0]
    HAL_TIM_ConfigClockSource(&htim33, &sClockSourceConfig3);
 8000f94:	4909      	ldr	r1, [pc, #36]	; (8000fbc <TIM3_voidInit+0x60>)
 8000f96:	4807      	ldr	r0, [pc, #28]	; (8000fb4 <TIM3_voidInit+0x58>)
 8000f98:	f000 fff4 	bl	8001f84 <HAL_TIM_ConfigClockSource>
    sMasterConfig3.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f9c:	4b08      	ldr	r3, [pc, #32]	; (8000fc0 <TIM3_voidInit+0x64>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	601a      	str	r2, [r3, #0]
    sMasterConfig3.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fa2:	4b07      	ldr	r3, [pc, #28]	; (8000fc0 <TIM3_voidInit+0x64>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	605a      	str	r2, [r3, #4]
    HAL_TIMEx_MasterConfigSynchronization(&htim33, &sMasterConfig3);
 8000fa8:	4905      	ldr	r1, [pc, #20]	; (8000fc0 <TIM3_voidInit+0x64>)
 8000faa:	4802      	ldr	r0, [pc, #8]	; (8000fb4 <TIM3_voidInit+0x58>)
 8000fac:	f001 fb56 	bl	800265c <HAL_TIMEx_MasterConfigSynchronization>
}
 8000fb0:	bf00      	nop
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	20000180 	.word	0x20000180
 8000fb8:	40000400 	.word	0x40000400
 8000fbc:	200001c8 	.word	0x200001c8
 8000fc0:	200001d8 	.word	0x200001d8

08000fc4 <TIM3_voidStart>:

void TIM3_voidStart()
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
    HAL_TIM_Base_Start(&htim33);
 8000fc8:	4802      	ldr	r0, [pc, #8]	; (8000fd4 <TIM3_voidStart+0x10>)
 8000fca:	f000 fdb7 	bl	8001b3c <HAL_TIM_Base_Start>
}
 8000fce:	bf00      	nop
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	20000180 	.word	0x20000180

08000fd8 <TIM3_voidStop>:

void TIM3_voidStop()
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
    HAL_TIM_Base_Stop(&htim33);
 8000fdc:	4802      	ldr	r0, [pc, #8]	; (8000fe8 <TIM3_voidStop+0x10>)
 8000fde:	f000 fdf7 	bl	8001bd0 <HAL_TIM_Base_Stop>
}
 8000fe2:	bf00      	nop
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	20000180 	.word	0x20000180

08000fec <TIM3_voidSetTimerValue>:

void TIM3_voidSetTimerValue(u16 value)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b083      	sub	sp, #12
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	80fb      	strh	r3, [r7, #6]
    TIM3_CNT = value;
 8000ff6:	4a04      	ldr	r2, [pc, #16]	; (8001008 <TIM3_voidSetTimerValue+0x1c>)
 8000ff8:	88fb      	ldrh	r3, [r7, #6]
 8000ffa:	6013      	str	r3, [r2, #0]
}
 8000ffc:	bf00      	nop
 8000ffe:	370c      	adds	r7, #12
 8001000:	46bd      	mov	sp, r7
 8001002:	bc80      	pop	{r7}
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop
 8001008:	40000424 	.word	0x40000424

0800100c <TIM3_u16GetTimerValue>:

u16 TIM3_u16GetTimerValue()
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0
    return TIM3_CNT & MASK_16_BITS;
 8001010:	4b03      	ldr	r3, [pc, #12]	; (8001020 <TIM3_u16GetTimerValue+0x14>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	b29b      	uxth	r3, r3
}
 8001016:	4618      	mov	r0, r3
 8001018:	46bd      	mov	sp, r7
 800101a:	bc80      	pop	{r7}
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop
 8001020:	40000424 	.word	0x40000424

08001024 <TIM3_voidDelay>:

void TIM3_voidDelay(f32 delayTime)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b088      	sub	sp, #32
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
    f32 tickTime = TIM3_PRESCALER / (f32)CLOCK;
 800102c:	4b50      	ldr	r3, [pc, #320]	; (8001170 <TIM3_voidDelay+0x14c>)
 800102e:	61bb      	str	r3, [r7, #24]
    f32 overflowTime = 65536 * tickTime;
 8001030:	f04f 418f 	mov.w	r1, #1199570944	; 0x47800000
 8001034:	69b8      	ldr	r0, [r7, #24]
 8001036:	f7ff f999 	bl	800036c <__aeabi_fmul>
 800103a:	4603      	mov	r3, r0
 800103c:	617b      	str	r3, [r7, #20]
    if (delayTime >= overflowTime)
 800103e:	6979      	ldr	r1, [r7, #20]
 8001040:	6878      	ldr	r0, [r7, #4]
 8001042:	f7ff fb45 	bl	80006d0 <__aeabi_fcmpge>
 8001046:	4603      	mov	r3, r0
 8001048:	2b00      	cmp	r3, #0
 800104a:	d06a      	beq.n	8001122 <TIM3_voidDelay+0xfe>
    {
        u32 numOfOverflows = delayTime / overflowTime, n = 0;
 800104c:	6979      	ldr	r1, [r7, #20]
 800104e:	6878      	ldr	r0, [r7, #4]
 8001050:	f7ff fa40 	bl	80004d4 <__aeabi_fdiv>
 8001054:	4603      	mov	r3, r0
 8001056:	4618      	mov	r0, r3
 8001058:	f7ff fb4e 	bl	80006f8 <__aeabi_f2uiz>
 800105c:	4603      	mov	r3, r0
 800105e:	613b      	str	r3, [r7, #16]
 8001060:	2300      	movs	r3, #0
 8001062:	61fb      	str	r3, [r7, #28]
        f32 fraction = delayTime - numOfOverflows * overflowTime;
 8001064:	6938      	ldr	r0, [r7, #16]
 8001066:	f7ff f929 	bl	80002bc <__aeabi_ui2f>
 800106a:	4603      	mov	r3, r0
 800106c:	6979      	ldr	r1, [r7, #20]
 800106e:	4618      	mov	r0, r3
 8001070:	f7ff f97c 	bl	800036c <__aeabi_fmul>
 8001074:	4603      	mov	r3, r0
 8001076:	4619      	mov	r1, r3
 8001078:	6878      	ldr	r0, [r7, #4]
 800107a:	f7ff f86d 	bl	8000158 <__aeabi_fsub>
 800107e:	4603      	mov	r3, r0
 8001080:	60fb      	str	r3, [r7, #12]
        TIM3_voidSetTimerValue(0);
 8001082:	2000      	movs	r0, #0
 8001084:	f7ff ffb2 	bl	8000fec <TIM3_voidSetTimerValue>
        while (n < numOfOverflows)
 8001088:	e013      	b.n	80010b2 <TIM3_voidDelay+0x8e>
        {
            TIM3_voidStart();
 800108a:	f7ff ff9b 	bl	8000fc4 <TIM3_voidStart>
            while (!GET_BIT(TIM3_SR, 0))
 800108e:	bf00      	nop
 8001090:	4b38      	ldr	r3, [pc, #224]	; (8001174 <TIM3_voidDelay+0x150>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	f003 0301 	and.w	r3, r3, #1
 8001098:	2b00      	cmp	r3, #0
 800109a:	d0f9      	beq.n	8001090 <TIM3_voidDelay+0x6c>
                ;
            TIM3_voidStop();
 800109c:	f7ff ff9c 	bl	8000fd8 <TIM3_voidStop>
            CLR_BIT(TIM3_SR, 0);
 80010a0:	4b34      	ldr	r3, [pc, #208]	; (8001174 <TIM3_voidDelay+0x150>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4a33      	ldr	r2, [pc, #204]	; (8001174 <TIM3_voidDelay+0x150>)
 80010a6:	f023 0301 	bic.w	r3, r3, #1
 80010aa:	6013      	str	r3, [r2, #0]
            n++;
 80010ac:	69fb      	ldr	r3, [r7, #28]
 80010ae:	3301      	adds	r3, #1
 80010b0:	61fb      	str	r3, [r7, #28]
        while (n < numOfOverflows)
 80010b2:	69fa      	ldr	r2, [r7, #28]
 80010b4:	693b      	ldr	r3, [r7, #16]
 80010b6:	429a      	cmp	r2, r3
 80010b8:	d3e7      	bcc.n	800108a <TIM3_voidDelay+0x66>
        }
        if (fraction)
 80010ba:	f04f 0100 	mov.w	r1, #0
 80010be:	68f8      	ldr	r0, [r7, #12]
 80010c0:	f7ff fae8 	bl	8000694 <__aeabi_fcmpeq>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d000      	beq.n	80010cc <TIM3_voidDelay+0xa8>
        while (!GET_BIT(TIM3_SR, 0))
            ;
        TIM3_voidStop();
        CLR_BIT(TIM3_SR, 0);
    }
}
 80010ca:	e04d      	b.n	8001168 <TIM3_voidDelay+0x144>
            TIM3_voidSetTimerValue(65536 - 65536 * (fraction / 10));
 80010cc:	492a      	ldr	r1, [pc, #168]	; (8001178 <TIM3_voidDelay+0x154>)
 80010ce:	68f8      	ldr	r0, [r7, #12]
 80010d0:	f7ff fa00 	bl	80004d4 <__aeabi_fdiv>
 80010d4:	4603      	mov	r3, r0
 80010d6:	f04f 418f 	mov.w	r1, #1199570944	; 0x47800000
 80010da:	4618      	mov	r0, r3
 80010dc:	f7ff f946 	bl	800036c <__aeabi_fmul>
 80010e0:	4603      	mov	r3, r0
 80010e2:	4619      	mov	r1, r3
 80010e4:	f04f 408f 	mov.w	r0, #1199570944	; 0x47800000
 80010e8:	f7ff f836 	bl	8000158 <__aeabi_fsub>
 80010ec:	4603      	mov	r3, r0
 80010ee:	4618      	mov	r0, r3
 80010f0:	f7ff fb02 	bl	80006f8 <__aeabi_f2uiz>
 80010f4:	4603      	mov	r3, r0
 80010f6:	b29b      	uxth	r3, r3
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff ff77 	bl	8000fec <TIM3_voidSetTimerValue>
            TIM3_voidStart();
 80010fe:	f7ff ff61 	bl	8000fc4 <TIM3_voidStart>
            while (!GET_BIT(TIM3_SR, 0))
 8001102:	bf00      	nop
 8001104:	4b1b      	ldr	r3, [pc, #108]	; (8001174 <TIM3_voidDelay+0x150>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f003 0301 	and.w	r3, r3, #1
 800110c:	2b00      	cmp	r3, #0
 800110e:	d0f9      	beq.n	8001104 <TIM3_voidDelay+0xe0>
            TIM3_voidStop();
 8001110:	f7ff ff62 	bl	8000fd8 <TIM3_voidStop>
            CLR_BIT(TIM3_SR, 0);
 8001114:	4b17      	ldr	r3, [pc, #92]	; (8001174 <TIM3_voidDelay+0x150>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	4a16      	ldr	r2, [pc, #88]	; (8001174 <TIM3_voidDelay+0x150>)
 800111a:	f023 0301 	bic.w	r3, r3, #1
 800111e:	6013      	str	r3, [r2, #0]
}
 8001120:	e022      	b.n	8001168 <TIM3_voidDelay+0x144>
        TIM3_voidSetTimerValue((overflowTime - delayTime) / tickTime);
 8001122:	6879      	ldr	r1, [r7, #4]
 8001124:	6978      	ldr	r0, [r7, #20]
 8001126:	f7ff f817 	bl	8000158 <__aeabi_fsub>
 800112a:	4603      	mov	r3, r0
 800112c:	69b9      	ldr	r1, [r7, #24]
 800112e:	4618      	mov	r0, r3
 8001130:	f7ff f9d0 	bl	80004d4 <__aeabi_fdiv>
 8001134:	4603      	mov	r3, r0
 8001136:	4618      	mov	r0, r3
 8001138:	f7ff fade 	bl	80006f8 <__aeabi_f2uiz>
 800113c:	4603      	mov	r3, r0
 800113e:	b29b      	uxth	r3, r3
 8001140:	4618      	mov	r0, r3
 8001142:	f7ff ff53 	bl	8000fec <TIM3_voidSetTimerValue>
        TIM3_voidStart();
 8001146:	f7ff ff3d 	bl	8000fc4 <TIM3_voidStart>
        while (!GET_BIT(TIM3_SR, 0))
 800114a:	bf00      	nop
 800114c:	4b09      	ldr	r3, [pc, #36]	; (8001174 <TIM3_voidDelay+0x150>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f003 0301 	and.w	r3, r3, #1
 8001154:	2b00      	cmp	r3, #0
 8001156:	d0f9      	beq.n	800114c <TIM3_voidDelay+0x128>
        TIM3_voidStop();
 8001158:	f7ff ff3e 	bl	8000fd8 <TIM3_voidStop>
        CLR_BIT(TIM3_SR, 0);
 800115c:	4b05      	ldr	r3, [pc, #20]	; (8001174 <TIM3_voidDelay+0x150>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4a04      	ldr	r2, [pc, #16]	; (8001174 <TIM3_voidDelay+0x150>)
 8001162:	f023 0301 	bic.w	r3, r3, #1
 8001166:	6013      	str	r3, [r2, #0]
}
 8001168:	bf00      	nop
 800116a:	3720      	adds	r7, #32
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}
 8001170:	360637bd 	.word	0x360637bd
 8001174:	40000410 	.word	0x40000410
 8001178:	41200000 	.word	0x41200000

0800117c <ULTRASONIC_voidInit>:
#include "../Src/DIO_interface.h"
#include "../Src/RCC_interface.h"
#include "../Src/RCC_private.h"

void ULTRASONIC_voidInit()
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
    RCC_voidEnablePeripheralClock(APB1_BUS, TIM3_RCC);
 8001180:	2101      	movs	r1, #1
 8001182:	2001      	movs	r0, #1
 8001184:	f7ff fce2 	bl	8000b4c <RCC_voidEnablePeripheralClock>
    RCC_voidEnablePeripheralClock(APB2_BUS, ULTRASONIC_PORT_RCC);
 8001188:	2102      	movs	r1, #2
 800118a:	2002      	movs	r0, #2
 800118c:	f7ff fcde 	bl	8000b4c <RCC_voidEnablePeripheralClock>
    TIM3_voidInit();
 8001190:	f7ff fee4 	bl	8000f5c <TIM3_voidInit>
    MDIO_voidSetPinDirection(ULTRASONIC_PORT, ULTRASONIC_TRIG, OUTPUT_SPEED_2MHZ_PP);
 8001194:	2202      	movs	r2, #2
 8001196:	2104      	movs	r1, #4
 8001198:	2001      	movs	r0, #1
 800119a:	f7ff fb27 	bl	80007ec <MDIO_voidSetPinDirection>
    MDIO_voidSetPinDirection(ULTRASONIC_PORT, ULTRASONIC_ECHO, INPUT_PULLUP_PULLDOWN);
 800119e:	2208      	movs	r2, #8
 80011a0:	2105      	movs	r1, #5
 80011a2:	2001      	movs	r0, #1
 80011a4:	f7ff fb22 	bl	80007ec <MDIO_voidSetPinDirection>
    MDIO_voidSetPinValue(ULTRASONIC_PORT, ULTRASONIC_ECHO, DIO_LOW);
 80011a8:	2200      	movs	r2, #0
 80011aa:	2105      	movs	r1, #5
 80011ac:	2001      	movs	r0, #1
 80011ae:	f7ff fbf9 	bl	80009a4 <MDIO_voidSetPinValue>
}
 80011b2:	bf00      	nop
 80011b4:	bd80      	pop	{r7, pc}
	...

080011b8 <ULTRASONIC_f32GetDistance>:

f32 ULTRASONIC_f32GetDistance()
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
    MDIO_voidSetPinValue(ULTRASONIC_PORT, ULTRASONIC_TRIG, DIO_HIGH);
 80011bc:	2201      	movs	r2, #1
 80011be:	2104      	movs	r1, #4
 80011c0:	2001      	movs	r0, #1
 80011c2:	f7ff fbef 	bl	80009a4 <MDIO_voidSetPinValue>
    TIM3_voidDelay(0.000015f);
 80011c6:	481e      	ldr	r0, [pc, #120]	; (8001240 <ULTRASONIC_f32GetDistance+0x88>)
 80011c8:	f7ff ff2c 	bl	8001024 <TIM3_voidDelay>
    MDIO_voidSetPinValue(ULTRASONIC_PORT, ULTRASONIC_TRIG, DIO_LOW);
 80011cc:	2200      	movs	r2, #0
 80011ce:	2104      	movs	r1, #4
 80011d0:	2001      	movs	r0, #1
 80011d2:	f7ff fbe7 	bl	80009a4 <MDIO_voidSetPinValue>
    while (!MDIO_u8GetPinValue(ULTRASONIC_PORT, ULTRASONIC_ECHO))
 80011d6:	bf00      	nop
 80011d8:	2105      	movs	r1, #5
 80011da:	2001      	movs	r0, #1
 80011dc:	f7ff fc5c 	bl	8000a98 <MDIO_u8GetPinValue>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d0f8      	beq.n	80011d8 <ULTRASONIC_f32GetDistance+0x20>
        ;
    TIM3_voidSetTimerValue(0);
 80011e6:	2000      	movs	r0, #0
 80011e8:	f7ff ff00 	bl	8000fec <TIM3_voidSetTimerValue>
    TIM3_voidStart();
 80011ec:	f7ff feea 	bl	8000fc4 <TIM3_voidStart>
    while (MDIO_u8GetPinValue(ULTRASONIC_PORT, ULTRASONIC_ECHO))
 80011f0:	e007      	b.n	8001202 <ULTRASONIC_f32GetDistance+0x4a>
        if (TIM3_u16GetTimerValue() > 11764)
 80011f2:	f7ff ff0b 	bl	800100c <TIM3_u16GetTimerValue>
 80011f6:	4603      	mov	r3, r0
 80011f8:	461a      	mov	r2, r3
 80011fa:	f642 53f4 	movw	r3, #11764	; 0x2df4
 80011fe:	429a      	cmp	r2, r3
 8001200:	d807      	bhi.n	8001212 <ULTRASONIC_f32GetDistance+0x5a>
    while (MDIO_u8GetPinValue(ULTRASONIC_PORT, ULTRASONIC_ECHO))
 8001202:	2105      	movs	r1, #5
 8001204:	2001      	movs	r0, #1
 8001206:	f7ff fc47 	bl	8000a98 <MDIO_u8GetPinValue>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d1f0      	bne.n	80011f2 <ULTRASONIC_f32GetDistance+0x3a>
 8001210:	e000      	b.n	8001214 <ULTRASONIC_f32GetDistance+0x5c>
            break;
 8001212:	bf00      	nop
    TIM3_voidStop();
 8001214:	f7ff fee0 	bl	8000fd8 <TIM3_voidStop>
    return 340.0f * TIM3_u16GetTimerValue() * 0.000001f;
 8001218:	f7ff fef8 	bl	800100c <TIM3_u16GetTimerValue>
 800121c:	4603      	mov	r3, r0
 800121e:	4618      	mov	r0, r3
 8001220:	f7ff f850 	bl	80002c4 <__aeabi_i2f>
 8001224:	4603      	mov	r3, r0
 8001226:	4907      	ldr	r1, [pc, #28]	; (8001244 <ULTRASONIC_f32GetDistance+0x8c>)
 8001228:	4618      	mov	r0, r3
 800122a:	f7ff f89f 	bl	800036c <__aeabi_fmul>
 800122e:	4603      	mov	r3, r0
 8001230:	4905      	ldr	r1, [pc, #20]	; (8001248 <ULTRASONIC_f32GetDistance+0x90>)
 8001232:	4618      	mov	r0, r3
 8001234:	f7ff f89a 	bl	800036c <__aeabi_fmul>
 8001238:	4603      	mov	r3, r0
 800123a:	4618      	mov	r0, r3
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	377ba882 	.word	0x377ba882
 8001244:	43aa0000 	.word	0x43aa0000
 8001248:	358637bd 	.word	0x358637bd

0800124c <USART_voidInit>:
#include "USART_interface.h"
#include "USART_private.h"
#include "../Common/bit_math.h"

void USART_voidInit()
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
    USART_CR1 = USART_CR1_MASK;
 8001250:	4b08      	ldr	r3, [pc, #32]	; (8001274 <USART_voidInit+0x28>)
 8001252:	f242 4220 	movw	r2, #9248	; 0x2420
 8001256:	601a      	str	r2, [r3, #0]
    USART_BRR = USART_BAUD_9600_MASK;
 8001258:	4b07      	ldr	r3, [pc, #28]	; (8001278 <USART_voidInit+0x2c>)
 800125a:	f640 62a6 	movw	r2, #3750	; 0xea6
 800125e:	601a      	str	r2, [r3, #0]
    USART_RX_ENABLE();
 8001260:	4b04      	ldr	r3, [pc, #16]	; (8001274 <USART_voidInit+0x28>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4a03      	ldr	r2, [pc, #12]	; (8001274 <USART_voidInit+0x28>)
 8001266:	f043 0304 	orr.w	r3, r3, #4
 800126a:	6013      	str	r3, [r2, #0]
}
 800126c:	bf00      	nop
 800126e:	46bd      	mov	sp, r7
 8001270:	bc80      	pop	{r7}
 8001272:	4770      	bx	lr
 8001274:	4001380c 	.word	0x4001380c
 8001278:	40013808 	.word	0x40013808

0800127c <USART_u8ReceiveData>:

u8 USART_u8ReceiveData()
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
    if (GET_BIT(USART_SR, RXNE_BIT))
 8001280:	4b07      	ldr	r3, [pc, #28]	; (80012a0 <USART_u8ReceiveData+0x24>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f003 0320 	and.w	r3, r3, #32
 8001288:	2b00      	cmp	r3, #0
 800128a:	d003      	beq.n	8001294 <USART_u8ReceiveData+0x18>
        return USART_DR & 0xFF;
 800128c:	4b05      	ldr	r3, [pc, #20]	; (80012a4 <USART_u8ReceiveData+0x28>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	b2db      	uxtb	r3, r3
 8001292:	e000      	b.n	8001296 <USART_u8ReceiveData+0x1a>
    else
        return EMPTY_DATA;
 8001294:	23ff      	movs	r3, #255	; 0xff
 8001296:	4618      	mov	r0, r3
 8001298:	46bd      	mov	sp, r7
 800129a:	bc80      	pop	{r7}
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	40013800 	.word	0x40013800
 80012a4:	40013804 	.word	0x40013804

080012a8 <appInit>:
static f32 distance = 4.0f;
static s8 speed = INITIAL_SPEED;
static volatile u8 data = EMPTY_DATA, angle = INITIAL_ANGLE, angle_temp = INITIAL_ANGLE;

void appInit()
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0
    RCC_voidInitSysClock();
 80012ac:	f7ff fc32 	bl	8000b14 <RCC_voidInitSysClock>
    RCC_voidEnablePeripheralClock(APB2_BUS, DIOA_RCC);
 80012b0:	2102      	movs	r1, #2
 80012b2:	2002      	movs	r0, #2
 80012b4:	f7ff fc4a 	bl	8000b4c <RCC_voidEnablePeripheralClock>
    RCC_voidEnablePeripheralClock(APB2_BUS, DIOB_RCC);
 80012b8:	2103      	movs	r1, #3
 80012ba:	2002      	movs	r0, #2
 80012bc:	f7ff fc46 	bl	8000b4c <RCC_voidEnablePeripheralClock>
    RCC_voidEnablePeripheralClock(APB2_BUS, USART1_RCC);
 80012c0:	210e      	movs	r1, #14
 80012c2:	2002      	movs	r0, #2
 80012c4:	f7ff fc42 	bl	8000b4c <RCC_voidEnablePeripheralClock>
    RCC_voidEnablePeripheralClock(APB2_BUS, TIM1_RCC);
 80012c8:	210b      	movs	r1, #11
 80012ca:	2002      	movs	r0, #2
 80012cc:	f7ff fc3e 	bl	8000b4c <RCC_voidEnablePeripheralClock>
    RCC_voidEnablePeripheralClock(APB1_BUS, TIM2_RCC);
 80012d0:	2100      	movs	r1, #0
 80012d2:	2001      	movs	r0, #1
 80012d4:	f7ff fc3a 	bl	8000b4c <RCC_voidEnablePeripheralClock>
    RCC_voidEnablePeripheralClock(APB1_BUS, TIM3_RCC);
 80012d8:	2101      	movs	r1, #1
 80012da:	2001      	movs	r0, #1
 80012dc:	f7ff fc36 	bl	8000b4c <RCC_voidEnablePeripheralClock>

    MDIO_voidSetPinDirection(DIOA, PIN10, INPUT_FLOATING);
 80012e0:	2204      	movs	r2, #4
 80012e2:	210a      	movs	r1, #10
 80012e4:	2001      	movs	r0, #1
 80012e6:	f7ff fa81 	bl	80007ec <MDIO_voidSetPinDirection>

    USART_voidInit();
 80012ea:	f7ff ffaf 	bl	800124c <USART_voidInit>
    DC_voidInit();
 80012ee:	f7ff fa23 	bl	8000738 <DC_voidInit>
    SERVO_voidInit();
 80012f2:	f7ff fc6d 	bl	8000bd0 <SERVO_voidInit>
    ULTRASONIC_voidInit();
 80012f6:	f7ff ff41 	bl	800117c <ULTRASONIC_voidInit>

    SERVO_voidSetAngle(SERVO_STEERING, INITIAL_ANGLE);
 80012fa:	215a      	movs	r1, #90	; 0x5a
 80012fc:	2001      	movs	r0, #1
 80012fe:	f7ff fc89 	bl	8000c14 <SERVO_voidSetAngle>
//    TIM3_voidDelay(5.0f);
}
 8001302:	bf00      	nop
 8001304:	bd80      	pop	{r7, pc}

08001306 <applyDriverProfile>:

void applyDriverProfile()
{
 8001306:	b580      	push	{r7, lr}
 8001308:	b082      	sub	sp, #8
 800130a:	af00      	add	r7, sp, #0
    u8 driver;
    do
    {
		driver = USART_u8ReceiveData();
 800130c:	f7ff ffb6 	bl	800127c <USART_u8ReceiveData>
 8001310:	4603      	mov	r3, r0
 8001312:	71fb      	strb	r3, [r7, #7]
		if (driver == DRIVER_1)
 8001314:	79fb      	ldrb	r3, [r7, #7]
 8001316:	2b7b      	cmp	r3, #123	; 0x7b
 8001318:	d10e      	bne.n	8001338 <applyDriverProfile+0x32>
		{
			SERVO_voidSetAngle(SERVO_RIGHT_MIRROR, 20);
 800131a:	2114      	movs	r1, #20
 800131c:	2002      	movs	r0, #2
 800131e:	f7ff fc79 	bl	8000c14 <SERVO_voidSetAngle>
			SERVO_voidSetAngle(SERVO_LEFT_MIRROR, 20);
 8001322:	2114      	movs	r1, #20
 8001324:	2003      	movs	r0, #3
 8001326:	f7ff fc75 	bl	8000c14 <SERVO_voidSetAngle>
			SERVO_voidSetAngle(SERVO_CHAIR, 20);
 800132a:	2114      	movs	r1, #20
 800132c:	2004      	movs	r0, #4
 800132e:	f7ff fc71 	bl	8000c14 <SERVO_voidSetAngle>
			TIM2_voidStart();
 8001332:	f7ff fdad 	bl	8000e90 <TIM2_voidStart>
			return;
 8001336:	e026      	b.n	8001386 <applyDriverProfile+0x80>
		}
		else if (driver == DRIVER_2)
 8001338:	79fb      	ldrb	r3, [r7, #7]
 800133a:	2b7c      	cmp	r3, #124	; 0x7c
 800133c:	d10e      	bne.n	800135c <applyDriverProfile+0x56>
		{
			SERVO_voidSetAngle(SERVO_RIGHT_MIRROR, 40);
 800133e:	2128      	movs	r1, #40	; 0x28
 8001340:	2002      	movs	r0, #2
 8001342:	f7ff fc67 	bl	8000c14 <SERVO_voidSetAngle>
			SERVO_voidSetAngle(SERVO_LEFT_MIRROR, 40);
 8001346:	2128      	movs	r1, #40	; 0x28
 8001348:	2003      	movs	r0, #3
 800134a:	f7ff fc63 	bl	8000c14 <SERVO_voidSetAngle>
			SERVO_voidSetAngle(SERVO_CHAIR, 40);
 800134e:	2128      	movs	r1, #40	; 0x28
 8001350:	2004      	movs	r0, #4
 8001352:	f7ff fc5f 	bl	8000c14 <SERVO_voidSetAngle>
			TIM2_voidStart();
 8001356:	f7ff fd9b 	bl	8000e90 <TIM2_voidStart>
			return;
 800135a:	e014      	b.n	8001386 <applyDriverProfile+0x80>
		}
		else if(driver == DRIVER_3)
 800135c:	79fb      	ldrb	r3, [r7, #7]
 800135e:	2b7d      	cmp	r3, #125	; 0x7d
 8001360:	d10e      	bne.n	8001380 <applyDriverProfile+0x7a>
		{
			SERVO_voidSetAngle(SERVO_RIGHT_MIRROR, 60);
 8001362:	213c      	movs	r1, #60	; 0x3c
 8001364:	2002      	movs	r0, #2
 8001366:	f7ff fc55 	bl	8000c14 <SERVO_voidSetAngle>
			SERVO_voidSetAngle(SERVO_LEFT_MIRROR, 60);
 800136a:	213c      	movs	r1, #60	; 0x3c
 800136c:	2003      	movs	r0, #3
 800136e:	f7ff fc51 	bl	8000c14 <SERVO_voidSetAngle>
			SERVO_voidSetAngle(SERVO_CHAIR, 60);
 8001372:	213c      	movs	r1, #60	; 0x3c
 8001374:	2004      	movs	r0, #4
 8001376:	f7ff fc4d 	bl	8000c14 <SERVO_voidSetAngle>
			TIM2_voidStart();
 800137a:	f7ff fd89 	bl	8000e90 <TIM2_voidStart>
			return;
 800137e:	e002      	b.n	8001386 <applyDriverProfile+0x80>
		}
    } while (driver == EMPTY_DATA);
 8001380:	79fb      	ldrb	r3, [r7, #7]
 8001382:	2bff      	cmp	r3, #255	; 0xff
 8001384:	d0c2      	beq.n	800130c <applyDriverProfile+0x6>
//    TIM2_voidStart();
}
 8001386:	3708      	adds	r7, #8
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}

0800138c <getDistance>:

void getDistance()
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b082      	sub	sp, #8
 8001390:	af00      	add	r7, sp, #0
    TickType_t xLastWakeTime;
    const TickType_t xFrequency = 200;
 8001392:	23c8      	movs	r3, #200	; 0xc8
 8001394:	607b      	str	r3, [r7, #4]
    xLastWakeTime = xTaskGetTickCount();
 8001396:	f001 fd8b 	bl	8002eb0 <xTaskGetTickCount>
 800139a:	4603      	mov	r3, r0
 800139c:	603b      	str	r3, [r7, #0]
    while (1)
    {
        distance = ULTRASONIC_f32GetDistance();
 800139e:	f7ff ff0b 	bl	80011b8 <ULTRASONIC_f32GetDistance>
 80013a2:	4603      	mov	r3, r0
 80013a4:	4a03      	ldr	r2, [pc, #12]	; (80013b4 <getDistance+0x28>)
 80013a6:	6013      	str	r3, [r2, #0]
        vTaskDelayUntil(&xLastWakeTime, xFrequency);
 80013a8:	463b      	mov	r3, r7
 80013aa:	6879      	ldr	r1, [r7, #4]
 80013ac:	4618      	mov	r0, r3
 80013ae:	f001 fbef 	bl	8002b90 <vTaskDelayUntil>
        distance = ULTRASONIC_f32GetDistance();
 80013b2:	e7f4      	b.n	800139e <getDistance+0x12>
 80013b4:	20000000 	.word	0x20000000

080013b8 <updateSpeedAndDirection>:
    }
}

void updateSpeedAndDirection()
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
    TickType_t xLastWakeTime;
    const TickType_t xFrequency = 100;
 80013be:	2364      	movs	r3, #100	; 0x64
 80013c0:	607b      	str	r3, [r7, #4]
    xLastWakeTime = xTaskGetTickCount();
 80013c2:	f001 fd75 	bl	8002eb0 <xTaskGetTickCount>
 80013c6:	4603      	mov	r3, r0
 80013c8:	603b      	str	r3, [r7, #0]
    while (1)
    {
        // processing distance and changing speed
        if (distance <= ACC_THRESHOLD)
 80013ca:	4b34      	ldr	r3, [pc, #208]	; (800149c <updateSpeedAndDirection+0xe4>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80013d2:	4618      	mov	r0, r3
 80013d4:	f7ff f972 	bl	80006bc <__aeabi_fcmple>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d009      	beq.n	80013f2 <updateSpeedAndDirection+0x3a>
            speed -= 10;
 80013de:	4b30      	ldr	r3, [pc, #192]	; (80014a0 <updateSpeedAndDirection+0xe8>)
 80013e0:	f993 3000 	ldrsb.w	r3, [r3]
 80013e4:	b2db      	uxtb	r3, r3
 80013e6:	3b0a      	subs	r3, #10
 80013e8:	b2db      	uxtb	r3, r3
 80013ea:	b25a      	sxtb	r2, r3
 80013ec:	4b2c      	ldr	r3, [pc, #176]	; (80014a0 <updateSpeedAndDirection+0xe8>)
 80013ee:	701a      	strb	r2, [r3, #0]
 80013f0:	e016      	b.n	8001420 <updateSpeedAndDirection+0x68>
        else if (distance <= AEB_THRESHOLD)
 80013f2:	4b2a      	ldr	r3, [pc, #168]	; (800149c <updateSpeedAndDirection+0xe4>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
 80013fa:	4618      	mov	r0, r3
 80013fc:	f7ff f95e 	bl	80006bc <__aeabi_fcmple>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d003      	beq.n	800140e <updateSpeedAndDirection+0x56>
            speed = 0;
 8001406:	4b26      	ldr	r3, [pc, #152]	; (80014a0 <updateSpeedAndDirection+0xe8>)
 8001408:	2200      	movs	r2, #0
 800140a:	701a      	strb	r2, [r3, #0]
 800140c:	e008      	b.n	8001420 <updateSpeedAndDirection+0x68>
        else
            speed += 5;
 800140e:	4b24      	ldr	r3, [pc, #144]	; (80014a0 <updateSpeedAndDirection+0xe8>)
 8001410:	f993 3000 	ldrsb.w	r3, [r3]
 8001414:	b2db      	uxtb	r3, r3
 8001416:	3305      	adds	r3, #5
 8001418:	b2db      	uxtb	r3, r3
 800141a:	b25a      	sxtb	r2, r3
 800141c:	4b20      	ldr	r3, [pc, #128]	; (80014a0 <updateSpeedAndDirection+0xe8>)
 800141e:	701a      	strb	r2, [r3, #0]

        // keeping speed in the range [0, MAX_SPEED]
        if (speed > MAX_SPEED)
 8001420:	4b1f      	ldr	r3, [pc, #124]	; (80014a0 <updateSpeedAndDirection+0xe8>)
 8001422:	f993 3000 	ldrsb.w	r3, [r3]
 8001426:	2b0f      	cmp	r3, #15
 8001428:	dd03      	ble.n	8001432 <updateSpeedAndDirection+0x7a>
            speed = MAX_SPEED;
 800142a:	4b1d      	ldr	r3, [pc, #116]	; (80014a0 <updateSpeedAndDirection+0xe8>)
 800142c:	220f      	movs	r2, #15
 800142e:	701a      	strb	r2, [r3, #0]
 8001430:	e007      	b.n	8001442 <updateSpeedAndDirection+0x8a>
        else if (speed < 0)
 8001432:	4b1b      	ldr	r3, [pc, #108]	; (80014a0 <updateSpeedAndDirection+0xe8>)
 8001434:	f993 3000 	ldrsb.w	r3, [r3]
 8001438:	2b00      	cmp	r3, #0
 800143a:	da02      	bge.n	8001442 <updateSpeedAndDirection+0x8a>
            speed = 0;
 800143c:	4b18      	ldr	r3, [pc, #96]	; (80014a0 <updateSpeedAndDirection+0xe8>)
 800143e:	2200      	movs	r2, #0
 8001440:	701a      	strb	r2, [r3, #0]

        // applying speed changes
        if (speed)
 8001442:	4b17      	ldr	r3, [pc, #92]	; (80014a0 <updateSpeedAndDirection+0xe8>)
 8001444:	f993 3000 	ldrsb.w	r3, [r3]
 8001448:	2b00      	cmp	r3, #0
 800144a:	d009      	beq.n	8001460 <updateSpeedAndDirection+0xa8>
        {
            DC_voidStart();
 800144c:	f7ff f9b2 	bl	80007b4 <DC_voidStart>
            DC_voidSetSpeed(speed);
 8001450:	4b13      	ldr	r3, [pc, #76]	; (80014a0 <updateSpeedAndDirection+0xe8>)
 8001452:	f993 3000 	ldrsb.w	r3, [r3]
 8001456:	b2db      	uxtb	r3, r3
 8001458:	4618      	mov	r0, r3
 800145a:	f7ff f98f 	bl	800077c <DC_voidSetSpeed>
 800145e:	e001      	b.n	8001464 <updateSpeedAndDirection+0xac>
        }
        else
            DC_voidStop();
 8001460:	f7ff f9b6 	bl	80007d0 <DC_voidStop>

        // adjusting steering angle
        if (angle_temp != angle)
 8001464:	4b0f      	ldr	r3, [pc, #60]	; (80014a4 <updateSpeedAndDirection+0xec>)
 8001466:	781b      	ldrb	r3, [r3, #0]
 8001468:	b2da      	uxtb	r2, r3
 800146a:	4b0f      	ldr	r3, [pc, #60]	; (80014a8 <updateSpeedAndDirection+0xf0>)
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	b2db      	uxtb	r3, r3
 8001470:	429a      	cmp	r2, r3
 8001472:	d00c      	beq.n	800148e <updateSpeedAndDirection+0xd6>
		{
			angle = angle_temp;
 8001474:	4b0b      	ldr	r3, [pc, #44]	; (80014a4 <updateSpeedAndDirection+0xec>)
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	b2da      	uxtb	r2, r3
 800147a:	4b0b      	ldr	r3, [pc, #44]	; (80014a8 <updateSpeedAndDirection+0xf0>)
 800147c:	701a      	strb	r2, [r3, #0]
			SERVO_voidSetAngle(SERVO_STEERING, angle);
 800147e:	4b0a      	ldr	r3, [pc, #40]	; (80014a8 <updateSpeedAndDirection+0xf0>)
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	b2db      	uxtb	r3, r3
 8001484:	b29b      	uxth	r3, r3
 8001486:	4619      	mov	r1, r3
 8001488:	2001      	movs	r0, #1
 800148a:	f7ff fbc3 	bl	8000c14 <SERVO_voidSetAngle>
		}

        vTaskDelayUntil(&xLastWakeTime, xFrequency);
 800148e:	463b      	mov	r3, r7
 8001490:	6879      	ldr	r1, [r7, #4]
 8001492:	4618      	mov	r0, r3
 8001494:	f001 fb7c 	bl	8002b90 <vTaskDelayUntil>
        if (distance <= ACC_THRESHOLD)
 8001498:	e797      	b.n	80013ca <updateSpeedAndDirection+0x12>
 800149a:	bf00      	nop
 800149c:	20000000 	.word	0x20000000
 80014a0:	20000004 	.word	0x20000004
 80014a4:	20000007 	.word	0x20000007
 80014a8:	20000006 	.word	0x20000006

080014ac <receiveUartFrame>:
    }
}

void receiveUartFrame()
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
    TickType_t xLastWakeTime;
    const TickType_t xFrequency = 100;
 80014b2:	2364      	movs	r3, #100	; 0x64
 80014b4:	607b      	str	r3, [r7, #4]
    xLastWakeTime = xTaskGetTickCount();
 80014b6:	f001 fcfb 	bl	8002eb0 <xTaskGetTickCount>
 80014ba:	4603      	mov	r3, r0
 80014bc:	603b      	str	r3, [r7, #0]
    while (1)
    {
    	USART_DR = 0xFF;
 80014be:	4b17      	ldr	r3, [pc, #92]	; (800151c <receiveUartFrame+0x70>)
 80014c0:	22ff      	movs	r2, #255	; 0xff
 80014c2:	601a      	str	r2, [r3, #0]
        data = USART_u8ReceiveData();
 80014c4:	f7ff feda 	bl	800127c <USART_u8ReceiveData>
 80014c8:	4603      	mov	r3, r0
 80014ca:	461a      	mov	r2, r3
 80014cc:	4b14      	ldr	r3, [pc, #80]	; (8001520 <receiveUartFrame+0x74>)
 80014ce:	701a      	strb	r2, [r3, #0]
        if (data != EMPTY_DATA)
 80014d0:	4b13      	ldr	r3, [pc, #76]	; (8001520 <receiveUartFrame+0x74>)
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	2bff      	cmp	r3, #255	; 0xff
 80014d8:	d01a      	beq.n	8001510 <receiveUartFrame+0x64>
        {
            if (data == DRIVER_ASLEEP)
 80014da:	4b11      	ldr	r3, [pc, #68]	; (8001520 <receiveUartFrame+0x74>)
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	2b7e      	cmp	r3, #126	; 0x7e
 80014e2:	d104      	bne.n	80014ee <receiveUartFrame+0x42>
            {
                DC_voidStop();
 80014e4:	f7ff f974 	bl	80007d0 <DC_voidStop>
                vTaskEndScheduler();
 80014e8:	f001 fc20 	bl	8002d2c <vTaskEndScheduler>
 80014ec:	e010      	b.n	8001510 <receiveUartFrame+0x64>
            }
            else if (data >= 32 && data <= 122)
 80014ee:	4b0c      	ldr	r3, [pc, #48]	; (8001520 <receiveUartFrame+0x74>)
 80014f0:	781b      	ldrb	r3, [r3, #0]
 80014f2:	b2db      	uxtb	r3, r3
 80014f4:	2b1f      	cmp	r3, #31
 80014f6:	d90b      	bls.n	8001510 <receiveUartFrame+0x64>
 80014f8:	4b09      	ldr	r3, [pc, #36]	; (8001520 <receiveUartFrame+0x74>)
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	b2db      	uxtb	r3, r3
 80014fe:	2b7a      	cmp	r3, #122	; 0x7a
 8001500:	d806      	bhi.n	8001510 <receiveUartFrame+0x64>
                angle_temp = data + 13;
 8001502:	4b07      	ldr	r3, [pc, #28]	; (8001520 <receiveUartFrame+0x74>)
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	b2db      	uxtb	r3, r3
 8001508:	330d      	adds	r3, #13
 800150a:	b2da      	uxtb	r2, r3
 800150c:	4b05      	ldr	r3, [pc, #20]	; (8001524 <receiveUartFrame+0x78>)
 800150e:	701a      	strb	r2, [r3, #0]
        }
        vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8001510:	463b      	mov	r3, r7
 8001512:	6879      	ldr	r1, [r7, #4]
 8001514:	4618      	mov	r0, r3
 8001516:	f001 fb3b 	bl	8002b90 <vTaskDelayUntil>
    	USART_DR = 0xFF;
 800151a:	e7d0      	b.n	80014be <receiveUartFrame+0x12>
 800151c:	40013804 	.word	0x40013804
 8001520:	20000005 	.word	0x20000005
 8001524:	20000007 	.word	0x20000007

08001528 <main>:
#include "../../Middlewares/Third_Party/FreeRTOS/Source/include/FreeRTOS.h"
#include "../../Middlewares/Third_Party/FreeRTOS/Source/include/task.h"
#include "DC_interface.h"

int main()
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af02      	add	r7, sp, #8
    appInit();
 800152e:	f7ff febb 	bl	80012a8 <appInit>
    applyDriverProfile();
 8001532:	f7ff fee8 	bl	8001306 <applyDriverProfile>
//    TIM2_voidStart();
    DC_voidSetSpeed(INITIAL_SPEED);
 8001536:	201e      	movs	r0, #30
 8001538:	f7ff f920 	bl	800077c <DC_voidSetSpeed>
    DC_voidStart();
 800153c:	f7ff f93a 	bl	80007b4 <DC_voidStart>

    xTaskCreate(getDistance, "Measuring Distance", configMINIMAL_STACK_SIZE, NULL, 4, NULL);
 8001540:	2300      	movs	r3, #0
 8001542:	9301      	str	r3, [sp, #4]
 8001544:	2304      	movs	r3, #4
 8001546:	9300      	str	r3, [sp, #0]
 8001548:	2300      	movs	r3, #0
 800154a:	2280      	movs	r2, #128	; 0x80
 800154c:	490d      	ldr	r1, [pc, #52]	; (8001584 <main+0x5c>)
 800154e:	480e      	ldr	r0, [pc, #56]	; (8001588 <main+0x60>)
 8001550:	f001 f9e2 	bl	8002918 <xTaskCreate>
    xTaskCreate(updateSpeedAndDirection, "Managing AEB and ACC", configMINIMAL_STACK_SIZE, NULL, 3, NULL);
 8001554:	2300      	movs	r3, #0
 8001556:	9301      	str	r3, [sp, #4]
 8001558:	2303      	movs	r3, #3
 800155a:	9300      	str	r3, [sp, #0]
 800155c:	2300      	movs	r3, #0
 800155e:	2280      	movs	r2, #128	; 0x80
 8001560:	490a      	ldr	r1, [pc, #40]	; (800158c <main+0x64>)
 8001562:	480b      	ldr	r0, [pc, #44]	; (8001590 <main+0x68>)
 8001564:	f001 f9d8 	bl	8002918 <xTaskCreate>
    xTaskCreate(receiveUartFrame, "Receiving Frames from ESP32", configMINIMAL_STACK_SIZE, NULL, 2, NULL);
 8001568:	2300      	movs	r3, #0
 800156a:	9301      	str	r3, [sp, #4]
 800156c:	2302      	movs	r3, #2
 800156e:	9300      	str	r3, [sp, #0]
 8001570:	2300      	movs	r3, #0
 8001572:	2280      	movs	r2, #128	; 0x80
 8001574:	4907      	ldr	r1, [pc, #28]	; (8001594 <main+0x6c>)
 8001576:	4808      	ldr	r0, [pc, #32]	; (8001598 <main+0x70>)
 8001578:	f001 f9ce 	bl	8002918 <xTaskCreate>
//    xTaskCreate(steeringControl, "Direction Control", configMINIMAL_STACK_SIZE, NULL, 1, NULL);

    vTaskStartScheduler();
 800157c:	f001 fb86 	bl	8002c8c <vTaskStartScheduler>
    while (1)
 8001580:	e7fe      	b.n	8001580 <main+0x58>
 8001582:	bf00      	nop
 8001584:	08003a60 	.word	0x08003a60
 8001588:	0800138d 	.word	0x0800138d
 800158c:	08003a74 	.word	0x08003a74
 8001590:	080013b9 	.word	0x080013b9
 8001594:	08003a8c 	.word	0x08003a8c
 8001598:	080014ad 	.word	0x080014ad

0800159c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800159c:	b480      	push	{r7}
 800159e:	b085      	sub	sp, #20
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a12      	ldr	r2, [pc, #72]	; (80015f4 <HAL_TIM_PWM_MspInit+0x58>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d10c      	bne.n	80015c8 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80015ae:	4b12      	ldr	r3, [pc, #72]	; (80015f8 <HAL_TIM_PWM_MspInit+0x5c>)
 80015b0:	699b      	ldr	r3, [r3, #24]
 80015b2:	4a11      	ldr	r2, [pc, #68]	; (80015f8 <HAL_TIM_PWM_MspInit+0x5c>)
 80015b4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80015b8:	6193      	str	r3, [r2, #24]
 80015ba:	4b0f      	ldr	r3, [pc, #60]	; (80015f8 <HAL_TIM_PWM_MspInit+0x5c>)
 80015bc:	699b      	ldr	r3, [r3, #24]
 80015be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80015c2:	60fb      	str	r3, [r7, #12]
 80015c4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80015c6:	e010      	b.n	80015ea <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM2)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80015d0:	d10b      	bne.n	80015ea <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015d2:	4b09      	ldr	r3, [pc, #36]	; (80015f8 <HAL_TIM_PWM_MspInit+0x5c>)
 80015d4:	69db      	ldr	r3, [r3, #28]
 80015d6:	4a08      	ldr	r2, [pc, #32]	; (80015f8 <HAL_TIM_PWM_MspInit+0x5c>)
 80015d8:	f043 0301 	orr.w	r3, r3, #1
 80015dc:	61d3      	str	r3, [r2, #28]
 80015de:	4b06      	ldr	r3, [pc, #24]	; (80015f8 <HAL_TIM_PWM_MspInit+0x5c>)
 80015e0:	69db      	ldr	r3, [r3, #28]
 80015e2:	f003 0301 	and.w	r3, r3, #1
 80015e6:	60bb      	str	r3, [r7, #8]
 80015e8:	68bb      	ldr	r3, [r7, #8]
}
 80015ea:	bf00      	nop
 80015ec:	3714      	adds	r7, #20
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bc80      	pop	{r7}
 80015f2:	4770      	bx	lr
 80015f4:	40012c00 	.word	0x40012c00
 80015f8:	40021000 	.word	0x40021000

080015fc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015fc:	b480      	push	{r7}
 80015fe:	b085      	sub	sp, #20
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	4a09      	ldr	r2, [pc, #36]	; (8001630 <HAL_TIM_Base_MspInit+0x34>)
 800160a:	4293      	cmp	r3, r2
 800160c:	d10b      	bne.n	8001626 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800160e:	4b09      	ldr	r3, [pc, #36]	; (8001634 <HAL_TIM_Base_MspInit+0x38>)
 8001610:	69db      	ldr	r3, [r3, #28]
 8001612:	4a08      	ldr	r2, [pc, #32]	; (8001634 <HAL_TIM_Base_MspInit+0x38>)
 8001614:	f043 0302 	orr.w	r3, r3, #2
 8001618:	61d3      	str	r3, [r2, #28]
 800161a:	4b06      	ldr	r3, [pc, #24]	; (8001634 <HAL_TIM_Base_MspInit+0x38>)
 800161c:	69db      	ldr	r3, [r3, #28]
 800161e:	f003 0302 	and.w	r3, r3, #2
 8001622:	60fb      	str	r3, [r7, #12]
 8001624:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001626:	bf00      	nop
 8001628:	3714      	adds	r7, #20
 800162a:	46bd      	mov	sp, r7
 800162c:	bc80      	pop	{r7}
 800162e:	4770      	bx	lr
 8001630:	40000400 	.word	0x40000400
 8001634:	40021000 	.word	0x40021000

08001638 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b088      	sub	sp, #32
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001640:	f107 0310 	add.w	r3, r7, #16
 8001644:	2200      	movs	r2, #0
 8001646:	601a      	str	r2, [r3, #0]
 8001648:	605a      	str	r2, [r3, #4]
 800164a:	609a      	str	r2, [r3, #8]
 800164c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	4a1f      	ldr	r2, [pc, #124]	; (80016d0 <HAL_TIM_MspPostInit+0x98>)
 8001654:	4293      	cmp	r3, r2
 8001656:	d119      	bne.n	800168c <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001658:	4b1e      	ldr	r3, [pc, #120]	; (80016d4 <HAL_TIM_MspPostInit+0x9c>)
 800165a:	699b      	ldr	r3, [r3, #24]
 800165c:	4a1d      	ldr	r2, [pc, #116]	; (80016d4 <HAL_TIM_MspPostInit+0x9c>)
 800165e:	f043 0304 	orr.w	r3, r3, #4
 8001662:	6193      	str	r3, [r2, #24]
 8001664:	4b1b      	ldr	r3, [pc, #108]	; (80016d4 <HAL_TIM_MspPostInit+0x9c>)
 8001666:	699b      	ldr	r3, [r3, #24]
 8001668:	f003 0304 	and.w	r3, r3, #4
 800166c:	60fb      	str	r3, [r7, #12]
 800166e:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001670:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001674:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001676:	2302      	movs	r3, #2
 8001678:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800167a:	2302      	movs	r3, #2
 800167c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800167e:	f107 0310 	add.w	r3, r7, #16
 8001682:	4619      	mov	r1, r3
 8001684:	4814      	ldr	r0, [pc, #80]	; (80016d8 <HAL_TIM_MspPostInit+0xa0>)
 8001686:	f000 f885 	bl	8001794 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800168a:	e01c      	b.n	80016c6 <HAL_TIM_MspPostInit+0x8e>
  else if(htim->Instance==TIM2)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001694:	d117      	bne.n	80016c6 <HAL_TIM_MspPostInit+0x8e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001696:	4b0f      	ldr	r3, [pc, #60]	; (80016d4 <HAL_TIM_MspPostInit+0x9c>)
 8001698:	699b      	ldr	r3, [r3, #24]
 800169a:	4a0e      	ldr	r2, [pc, #56]	; (80016d4 <HAL_TIM_MspPostInit+0x9c>)
 800169c:	f043 0304 	orr.w	r3, r3, #4
 80016a0:	6193      	str	r3, [r2, #24]
 80016a2:	4b0c      	ldr	r3, [pc, #48]	; (80016d4 <HAL_TIM_MspPostInit+0x9c>)
 80016a4:	699b      	ldr	r3, [r3, #24]
 80016a6:	f003 0304 	and.w	r3, r3, #4
 80016aa:	60bb      	str	r3, [r7, #8]
 80016ac:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80016ae:	230f      	movs	r3, #15
 80016b0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016b2:	2302      	movs	r3, #2
 80016b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b6:	2302      	movs	r3, #2
 80016b8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ba:	f107 0310 	add.w	r3, r7, #16
 80016be:	4619      	mov	r1, r3
 80016c0:	4805      	ldr	r0, [pc, #20]	; (80016d8 <HAL_TIM_MspPostInit+0xa0>)
 80016c2:	f000 f867 	bl	8001794 <HAL_GPIO_Init>
}
 80016c6:	bf00      	nop
 80016c8:	3720      	adds	r7, #32
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	40012c00 	.word	0x40012c00
 80016d4:	40021000 	.word	0x40021000
 80016d8:	40010800 	.word	0x40010800

080016dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80016e0:	e7fe      	b.n	80016e0 <NMI_Handler+0x4>

080016e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016e2:	b480      	push	{r7}
 80016e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016e6:	e7fe      	b.n	80016e6 <HardFault_Handler+0x4>

080016e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016e8:	b480      	push	{r7}
 80016ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016ec:	e7fe      	b.n	80016ec <MemManage_Handler+0x4>

080016ee <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016ee:	b480      	push	{r7}
 80016f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016f2:	e7fe      	b.n	80016f2 <BusFault_Handler+0x4>

080016f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016f8:	e7fe      	b.n	80016f8 <UsageFault_Handler+0x4>

080016fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016fa:	b480      	push	{r7}
 80016fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016fe:	bf00      	nop
 8001700:	46bd      	mov	sp, r7
 8001702:	bc80      	pop	{r7}
 8001704:	4770      	bx	lr

08001706 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001706:	b580      	push	{r7, lr}
 8001708:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800170a:	f000 f831 	bl	8001770 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800170e:	f001 ff53 	bl	80035b8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001712:	bf00      	nop
 8001714:	bd80      	pop	{r7, pc}

08001716 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001716:	b480      	push	{r7}
 8001718:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800171a:	bf00      	nop
 800171c:	46bd      	mov	sp, r7
 800171e:	bc80      	pop	{r7}
 8001720:	4770      	bx	lr
	...

08001724 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001724:	f7ff fff7 	bl	8001716 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001728:	480b      	ldr	r0, [pc, #44]	; (8001758 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800172a:	490c      	ldr	r1, [pc, #48]	; (800175c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800172c:	4a0c      	ldr	r2, [pc, #48]	; (8001760 <LoopFillZerobss+0x16>)
  movs r3, #0
 800172e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001730:	e002      	b.n	8001738 <LoopCopyDataInit>

08001732 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001732:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001734:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001736:	3304      	adds	r3, #4

08001738 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001738:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800173a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800173c:	d3f9      	bcc.n	8001732 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800173e:	4a09      	ldr	r2, [pc, #36]	; (8001764 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001740:	4c09      	ldr	r4, [pc, #36]	; (8001768 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001742:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001744:	e001      	b.n	800174a <LoopFillZerobss>

08001746 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001746:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001748:	3204      	adds	r2, #4

0800174a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800174a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800174c:	d3fb      	bcc.n	8001746 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800174e:	f002 f957 	bl	8003a00 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001752:	f7ff fee9 	bl	8001528 <main>
  bx lr
 8001756:	4770      	bx	lr
  ldr r0, =_sdata
 8001758:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800175c:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001760:	08003ab8 	.word	0x08003ab8
  ldr r2, =_sbss
 8001764:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8001768:	2000103c 	.word	0x2000103c

0800176c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800176c:	e7fe      	b.n	800176c <ADC1_2_IRQHandler>
	...

08001770 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001774:	4b05      	ldr	r3, [pc, #20]	; (800178c <HAL_IncTick+0x1c>)
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	461a      	mov	r2, r3
 800177a:	4b05      	ldr	r3, [pc, #20]	; (8001790 <HAL_IncTick+0x20>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	4413      	add	r3, r2
 8001780:	4a03      	ldr	r2, [pc, #12]	; (8001790 <HAL_IncTick+0x20>)
 8001782:	6013      	str	r3, [r2, #0]
}
 8001784:	bf00      	nop
 8001786:	46bd      	mov	sp, r7
 8001788:	bc80      	pop	{r7}
 800178a:	4770      	bx	lr
 800178c:	2000000c 	.word	0x2000000c
 8001790:	200001e0 	.word	0x200001e0

08001794 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001794:	b480      	push	{r7}
 8001796:	b08b      	sub	sp, #44	; 0x2c
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
 800179c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800179e:	2300      	movs	r3, #0
 80017a0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80017a2:	2300      	movs	r3, #0
 80017a4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017a6:	e169      	b.n	8001a7c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80017a8:	2201      	movs	r2, #1
 80017aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017ac:	fa02 f303 	lsl.w	r3, r2, r3
 80017b0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	69fa      	ldr	r2, [r7, #28]
 80017b8:	4013      	ands	r3, r2
 80017ba:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80017bc:	69ba      	ldr	r2, [r7, #24]
 80017be:	69fb      	ldr	r3, [r7, #28]
 80017c0:	429a      	cmp	r2, r3
 80017c2:	f040 8158 	bne.w	8001a76 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	4a9a      	ldr	r2, [pc, #616]	; (8001a34 <HAL_GPIO_Init+0x2a0>)
 80017cc:	4293      	cmp	r3, r2
 80017ce:	d05e      	beq.n	800188e <HAL_GPIO_Init+0xfa>
 80017d0:	4a98      	ldr	r2, [pc, #608]	; (8001a34 <HAL_GPIO_Init+0x2a0>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d875      	bhi.n	80018c2 <HAL_GPIO_Init+0x12e>
 80017d6:	4a98      	ldr	r2, [pc, #608]	; (8001a38 <HAL_GPIO_Init+0x2a4>)
 80017d8:	4293      	cmp	r3, r2
 80017da:	d058      	beq.n	800188e <HAL_GPIO_Init+0xfa>
 80017dc:	4a96      	ldr	r2, [pc, #600]	; (8001a38 <HAL_GPIO_Init+0x2a4>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d86f      	bhi.n	80018c2 <HAL_GPIO_Init+0x12e>
 80017e2:	4a96      	ldr	r2, [pc, #600]	; (8001a3c <HAL_GPIO_Init+0x2a8>)
 80017e4:	4293      	cmp	r3, r2
 80017e6:	d052      	beq.n	800188e <HAL_GPIO_Init+0xfa>
 80017e8:	4a94      	ldr	r2, [pc, #592]	; (8001a3c <HAL_GPIO_Init+0x2a8>)
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d869      	bhi.n	80018c2 <HAL_GPIO_Init+0x12e>
 80017ee:	4a94      	ldr	r2, [pc, #592]	; (8001a40 <HAL_GPIO_Init+0x2ac>)
 80017f0:	4293      	cmp	r3, r2
 80017f2:	d04c      	beq.n	800188e <HAL_GPIO_Init+0xfa>
 80017f4:	4a92      	ldr	r2, [pc, #584]	; (8001a40 <HAL_GPIO_Init+0x2ac>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d863      	bhi.n	80018c2 <HAL_GPIO_Init+0x12e>
 80017fa:	4a92      	ldr	r2, [pc, #584]	; (8001a44 <HAL_GPIO_Init+0x2b0>)
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d046      	beq.n	800188e <HAL_GPIO_Init+0xfa>
 8001800:	4a90      	ldr	r2, [pc, #576]	; (8001a44 <HAL_GPIO_Init+0x2b0>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d85d      	bhi.n	80018c2 <HAL_GPIO_Init+0x12e>
 8001806:	2b12      	cmp	r3, #18
 8001808:	d82a      	bhi.n	8001860 <HAL_GPIO_Init+0xcc>
 800180a:	2b12      	cmp	r3, #18
 800180c:	d859      	bhi.n	80018c2 <HAL_GPIO_Init+0x12e>
 800180e:	a201      	add	r2, pc, #4	; (adr r2, 8001814 <HAL_GPIO_Init+0x80>)
 8001810:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001814:	0800188f 	.word	0x0800188f
 8001818:	08001869 	.word	0x08001869
 800181c:	0800187b 	.word	0x0800187b
 8001820:	080018bd 	.word	0x080018bd
 8001824:	080018c3 	.word	0x080018c3
 8001828:	080018c3 	.word	0x080018c3
 800182c:	080018c3 	.word	0x080018c3
 8001830:	080018c3 	.word	0x080018c3
 8001834:	080018c3 	.word	0x080018c3
 8001838:	080018c3 	.word	0x080018c3
 800183c:	080018c3 	.word	0x080018c3
 8001840:	080018c3 	.word	0x080018c3
 8001844:	080018c3 	.word	0x080018c3
 8001848:	080018c3 	.word	0x080018c3
 800184c:	080018c3 	.word	0x080018c3
 8001850:	080018c3 	.word	0x080018c3
 8001854:	080018c3 	.word	0x080018c3
 8001858:	08001871 	.word	0x08001871
 800185c:	08001885 	.word	0x08001885
 8001860:	4a79      	ldr	r2, [pc, #484]	; (8001a48 <HAL_GPIO_Init+0x2b4>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d013      	beq.n	800188e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001866:	e02c      	b.n	80018c2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	68db      	ldr	r3, [r3, #12]
 800186c:	623b      	str	r3, [r7, #32]
          break;
 800186e:	e029      	b.n	80018c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	68db      	ldr	r3, [r3, #12]
 8001874:	3304      	adds	r3, #4
 8001876:	623b      	str	r3, [r7, #32]
          break;
 8001878:	e024      	b.n	80018c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	68db      	ldr	r3, [r3, #12]
 800187e:	3308      	adds	r3, #8
 8001880:	623b      	str	r3, [r7, #32]
          break;
 8001882:	e01f      	b.n	80018c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	68db      	ldr	r3, [r3, #12]
 8001888:	330c      	adds	r3, #12
 800188a:	623b      	str	r3, [r7, #32]
          break;
 800188c:	e01a      	b.n	80018c4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	689b      	ldr	r3, [r3, #8]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d102      	bne.n	800189c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001896:	2304      	movs	r3, #4
 8001898:	623b      	str	r3, [r7, #32]
          break;
 800189a:	e013      	b.n	80018c4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	689b      	ldr	r3, [r3, #8]
 80018a0:	2b01      	cmp	r3, #1
 80018a2:	d105      	bne.n	80018b0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018a4:	2308      	movs	r3, #8
 80018a6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	69fa      	ldr	r2, [r7, #28]
 80018ac:	611a      	str	r2, [r3, #16]
          break;
 80018ae:	e009      	b.n	80018c4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018b0:	2308      	movs	r3, #8
 80018b2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	69fa      	ldr	r2, [r7, #28]
 80018b8:	615a      	str	r2, [r3, #20]
          break;
 80018ba:	e003      	b.n	80018c4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80018bc:	2300      	movs	r3, #0
 80018be:	623b      	str	r3, [r7, #32]
          break;
 80018c0:	e000      	b.n	80018c4 <HAL_GPIO_Init+0x130>
          break;
 80018c2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80018c4:	69bb      	ldr	r3, [r7, #24]
 80018c6:	2bff      	cmp	r3, #255	; 0xff
 80018c8:	d801      	bhi.n	80018ce <HAL_GPIO_Init+0x13a>
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	e001      	b.n	80018d2 <HAL_GPIO_Init+0x13e>
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	3304      	adds	r3, #4
 80018d2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80018d4:	69bb      	ldr	r3, [r7, #24]
 80018d6:	2bff      	cmp	r3, #255	; 0xff
 80018d8:	d802      	bhi.n	80018e0 <HAL_GPIO_Init+0x14c>
 80018da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018dc:	009b      	lsls	r3, r3, #2
 80018de:	e002      	b.n	80018e6 <HAL_GPIO_Init+0x152>
 80018e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e2:	3b08      	subs	r3, #8
 80018e4:	009b      	lsls	r3, r3, #2
 80018e6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80018e8:	697b      	ldr	r3, [r7, #20]
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	210f      	movs	r1, #15
 80018ee:	693b      	ldr	r3, [r7, #16]
 80018f0:	fa01 f303 	lsl.w	r3, r1, r3
 80018f4:	43db      	mvns	r3, r3
 80018f6:	401a      	ands	r2, r3
 80018f8:	6a39      	ldr	r1, [r7, #32]
 80018fa:	693b      	ldr	r3, [r7, #16]
 80018fc:	fa01 f303 	lsl.w	r3, r1, r3
 8001900:	431a      	orrs	r2, r3
 8001902:	697b      	ldr	r3, [r7, #20]
 8001904:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800190e:	2b00      	cmp	r3, #0
 8001910:	f000 80b1 	beq.w	8001a76 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001914:	4b4d      	ldr	r3, [pc, #308]	; (8001a4c <HAL_GPIO_Init+0x2b8>)
 8001916:	699b      	ldr	r3, [r3, #24]
 8001918:	4a4c      	ldr	r2, [pc, #304]	; (8001a4c <HAL_GPIO_Init+0x2b8>)
 800191a:	f043 0301 	orr.w	r3, r3, #1
 800191e:	6193      	str	r3, [r2, #24]
 8001920:	4b4a      	ldr	r3, [pc, #296]	; (8001a4c <HAL_GPIO_Init+0x2b8>)
 8001922:	699b      	ldr	r3, [r3, #24]
 8001924:	f003 0301 	and.w	r3, r3, #1
 8001928:	60bb      	str	r3, [r7, #8]
 800192a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800192c:	4a48      	ldr	r2, [pc, #288]	; (8001a50 <HAL_GPIO_Init+0x2bc>)
 800192e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001930:	089b      	lsrs	r3, r3, #2
 8001932:	3302      	adds	r3, #2
 8001934:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001938:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800193a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800193c:	f003 0303 	and.w	r3, r3, #3
 8001940:	009b      	lsls	r3, r3, #2
 8001942:	220f      	movs	r2, #15
 8001944:	fa02 f303 	lsl.w	r3, r2, r3
 8001948:	43db      	mvns	r3, r3
 800194a:	68fa      	ldr	r2, [r7, #12]
 800194c:	4013      	ands	r3, r2
 800194e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	4a40      	ldr	r2, [pc, #256]	; (8001a54 <HAL_GPIO_Init+0x2c0>)
 8001954:	4293      	cmp	r3, r2
 8001956:	d013      	beq.n	8001980 <HAL_GPIO_Init+0x1ec>
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	4a3f      	ldr	r2, [pc, #252]	; (8001a58 <HAL_GPIO_Init+0x2c4>)
 800195c:	4293      	cmp	r3, r2
 800195e:	d00d      	beq.n	800197c <HAL_GPIO_Init+0x1e8>
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	4a3e      	ldr	r2, [pc, #248]	; (8001a5c <HAL_GPIO_Init+0x2c8>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d007      	beq.n	8001978 <HAL_GPIO_Init+0x1e4>
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	4a3d      	ldr	r2, [pc, #244]	; (8001a60 <HAL_GPIO_Init+0x2cc>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d101      	bne.n	8001974 <HAL_GPIO_Init+0x1e0>
 8001970:	2303      	movs	r3, #3
 8001972:	e006      	b.n	8001982 <HAL_GPIO_Init+0x1ee>
 8001974:	2304      	movs	r3, #4
 8001976:	e004      	b.n	8001982 <HAL_GPIO_Init+0x1ee>
 8001978:	2302      	movs	r3, #2
 800197a:	e002      	b.n	8001982 <HAL_GPIO_Init+0x1ee>
 800197c:	2301      	movs	r3, #1
 800197e:	e000      	b.n	8001982 <HAL_GPIO_Init+0x1ee>
 8001980:	2300      	movs	r3, #0
 8001982:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001984:	f002 0203 	and.w	r2, r2, #3
 8001988:	0092      	lsls	r2, r2, #2
 800198a:	4093      	lsls	r3, r2
 800198c:	68fa      	ldr	r2, [r7, #12]
 800198e:	4313      	orrs	r3, r2
 8001990:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001992:	492f      	ldr	r1, [pc, #188]	; (8001a50 <HAL_GPIO_Init+0x2bc>)
 8001994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001996:	089b      	lsrs	r3, r3, #2
 8001998:	3302      	adds	r3, #2
 800199a:	68fa      	ldr	r2, [r7, #12]
 800199c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d006      	beq.n	80019ba <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80019ac:	4b2d      	ldr	r3, [pc, #180]	; (8001a64 <HAL_GPIO_Init+0x2d0>)
 80019ae:	689a      	ldr	r2, [r3, #8]
 80019b0:	492c      	ldr	r1, [pc, #176]	; (8001a64 <HAL_GPIO_Init+0x2d0>)
 80019b2:	69bb      	ldr	r3, [r7, #24]
 80019b4:	4313      	orrs	r3, r2
 80019b6:	608b      	str	r3, [r1, #8]
 80019b8:	e006      	b.n	80019c8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80019ba:	4b2a      	ldr	r3, [pc, #168]	; (8001a64 <HAL_GPIO_Init+0x2d0>)
 80019bc:	689a      	ldr	r2, [r3, #8]
 80019be:	69bb      	ldr	r3, [r7, #24]
 80019c0:	43db      	mvns	r3, r3
 80019c2:	4928      	ldr	r1, [pc, #160]	; (8001a64 <HAL_GPIO_Init+0x2d0>)
 80019c4:	4013      	ands	r3, r2
 80019c6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d006      	beq.n	80019e2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80019d4:	4b23      	ldr	r3, [pc, #140]	; (8001a64 <HAL_GPIO_Init+0x2d0>)
 80019d6:	68da      	ldr	r2, [r3, #12]
 80019d8:	4922      	ldr	r1, [pc, #136]	; (8001a64 <HAL_GPIO_Init+0x2d0>)
 80019da:	69bb      	ldr	r3, [r7, #24]
 80019dc:	4313      	orrs	r3, r2
 80019de:	60cb      	str	r3, [r1, #12]
 80019e0:	e006      	b.n	80019f0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80019e2:	4b20      	ldr	r3, [pc, #128]	; (8001a64 <HAL_GPIO_Init+0x2d0>)
 80019e4:	68da      	ldr	r2, [r3, #12]
 80019e6:	69bb      	ldr	r3, [r7, #24]
 80019e8:	43db      	mvns	r3, r3
 80019ea:	491e      	ldr	r1, [pc, #120]	; (8001a64 <HAL_GPIO_Init+0x2d0>)
 80019ec:	4013      	ands	r3, r2
 80019ee:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d006      	beq.n	8001a0a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80019fc:	4b19      	ldr	r3, [pc, #100]	; (8001a64 <HAL_GPIO_Init+0x2d0>)
 80019fe:	685a      	ldr	r2, [r3, #4]
 8001a00:	4918      	ldr	r1, [pc, #96]	; (8001a64 <HAL_GPIO_Init+0x2d0>)
 8001a02:	69bb      	ldr	r3, [r7, #24]
 8001a04:	4313      	orrs	r3, r2
 8001a06:	604b      	str	r3, [r1, #4]
 8001a08:	e006      	b.n	8001a18 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001a0a:	4b16      	ldr	r3, [pc, #88]	; (8001a64 <HAL_GPIO_Init+0x2d0>)
 8001a0c:	685a      	ldr	r2, [r3, #4]
 8001a0e:	69bb      	ldr	r3, [r7, #24]
 8001a10:	43db      	mvns	r3, r3
 8001a12:	4914      	ldr	r1, [pc, #80]	; (8001a64 <HAL_GPIO_Init+0x2d0>)
 8001a14:	4013      	ands	r3, r2
 8001a16:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d021      	beq.n	8001a68 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001a24:	4b0f      	ldr	r3, [pc, #60]	; (8001a64 <HAL_GPIO_Init+0x2d0>)
 8001a26:	681a      	ldr	r2, [r3, #0]
 8001a28:	490e      	ldr	r1, [pc, #56]	; (8001a64 <HAL_GPIO_Init+0x2d0>)
 8001a2a:	69bb      	ldr	r3, [r7, #24]
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	600b      	str	r3, [r1, #0]
 8001a30:	e021      	b.n	8001a76 <HAL_GPIO_Init+0x2e2>
 8001a32:	bf00      	nop
 8001a34:	10320000 	.word	0x10320000
 8001a38:	10310000 	.word	0x10310000
 8001a3c:	10220000 	.word	0x10220000
 8001a40:	10210000 	.word	0x10210000
 8001a44:	10120000 	.word	0x10120000
 8001a48:	10110000 	.word	0x10110000
 8001a4c:	40021000 	.word	0x40021000
 8001a50:	40010000 	.word	0x40010000
 8001a54:	40010800 	.word	0x40010800
 8001a58:	40010c00 	.word	0x40010c00
 8001a5c:	40011000 	.word	0x40011000
 8001a60:	40011400 	.word	0x40011400
 8001a64:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001a68:	4b0b      	ldr	r3, [pc, #44]	; (8001a98 <HAL_GPIO_Init+0x304>)
 8001a6a:	681a      	ldr	r2, [r3, #0]
 8001a6c:	69bb      	ldr	r3, [r7, #24]
 8001a6e:	43db      	mvns	r3, r3
 8001a70:	4909      	ldr	r1, [pc, #36]	; (8001a98 <HAL_GPIO_Init+0x304>)
 8001a72:	4013      	ands	r3, r2
 8001a74:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a78:	3301      	adds	r3, #1
 8001a7a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	681a      	ldr	r2, [r3, #0]
 8001a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a82:	fa22 f303 	lsr.w	r3, r2, r3
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	f47f ae8e 	bne.w	80017a8 <HAL_GPIO_Init+0x14>
  }
}
 8001a8c:	bf00      	nop
 8001a8e:	bf00      	nop
 8001a90:	372c      	adds	r7, #44	; 0x2c
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bc80      	pop	{r7}
 8001a96:	4770      	bx	lr
 8001a98:	40010400 	.word	0x40010400

08001a9c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d101      	bne.n	8001aae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	e041      	b.n	8001b32 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ab4:	b2db      	uxtb	r3, r3
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d106      	bne.n	8001ac8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2200      	movs	r2, #0
 8001abe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001ac2:	6878      	ldr	r0, [r7, #4]
 8001ac4:	f7ff fd9a 	bl	80015fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2202      	movs	r2, #2
 8001acc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681a      	ldr	r2, [r3, #0]
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	3304      	adds	r3, #4
 8001ad8:	4619      	mov	r1, r3
 8001ada:	4610      	mov	r0, r2
 8001adc:	f000 fb1a 	bl	8002114 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2201      	movs	r2, #1
 8001aec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2201      	movs	r2, #1
 8001af4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2201      	movs	r2, #1
 8001afc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2201      	movs	r2, #1
 8001b04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2201      	movs	r2, #1
 8001b14:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2201      	movs	r2, #1
 8001b24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001b30:	2300      	movs	r3, #0
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	3708      	adds	r7, #8
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}
	...

08001b3c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b085      	sub	sp, #20
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b4a:	b2db      	uxtb	r3, r3
 8001b4c:	2b01      	cmp	r3, #1
 8001b4e:	d001      	beq.n	8001b54 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8001b50:	2301      	movs	r3, #1
 8001b52:	e032      	b.n	8001bba <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2202      	movs	r2, #2
 8001b58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4a18      	ldr	r2, [pc, #96]	; (8001bc4 <HAL_TIM_Base_Start+0x88>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d00e      	beq.n	8001b84 <HAL_TIM_Base_Start+0x48>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b6e:	d009      	beq.n	8001b84 <HAL_TIM_Base_Start+0x48>
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a14      	ldr	r2, [pc, #80]	; (8001bc8 <HAL_TIM_Base_Start+0x8c>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d004      	beq.n	8001b84 <HAL_TIM_Base_Start+0x48>
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4a13      	ldr	r2, [pc, #76]	; (8001bcc <HAL_TIM_Base_Start+0x90>)
 8001b80:	4293      	cmp	r3, r2
 8001b82:	d111      	bne.n	8001ba8 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	689b      	ldr	r3, [r3, #8]
 8001b8a:	f003 0307 	and.w	r3, r3, #7
 8001b8e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	2b06      	cmp	r3, #6
 8001b94:	d010      	beq.n	8001bb8 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	681a      	ldr	r2, [r3, #0]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f042 0201 	orr.w	r2, r2, #1
 8001ba4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ba6:	e007      	b.n	8001bb8 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	681a      	ldr	r2, [r3, #0]
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f042 0201 	orr.w	r2, r2, #1
 8001bb6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001bb8:	2300      	movs	r3, #0
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	3714      	adds	r7, #20
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bc80      	pop	{r7}
 8001bc2:	4770      	bx	lr
 8001bc4:	40012c00 	.word	0x40012c00
 8001bc8:	40000400 	.word	0x40000400
 8001bcc:	40000800 	.word	0x40000800

08001bd0 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b083      	sub	sp, #12
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	6a1a      	ldr	r2, [r3, #32]
 8001bde:	f241 1311 	movw	r3, #4369	; 0x1111
 8001be2:	4013      	ands	r3, r2
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d10f      	bne.n	8001c08 <HAL_TIM_Base_Stop+0x38>
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	6a1a      	ldr	r2, [r3, #32]
 8001bee:	f240 4344 	movw	r3, #1092	; 0x444
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d107      	bne.n	8001c08 <HAL_TIM_Base_Stop+0x38>
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	681a      	ldr	r2, [r3, #0]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f022 0201 	bic.w	r2, r2, #1
 8001c06:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8001c10:	2300      	movs	r3, #0
}
 8001c12:	4618      	mov	r0, r3
 8001c14:	370c      	adds	r7, #12
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bc80      	pop	{r7}
 8001c1a:	4770      	bx	lr

08001c1c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b082      	sub	sp, #8
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d101      	bne.n	8001c2e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e041      	b.n	8001cb2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c34:	b2db      	uxtb	r3, r3
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d106      	bne.n	8001c48 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001c42:	6878      	ldr	r0, [r7, #4]
 8001c44:	f7ff fcaa 	bl	800159c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2202      	movs	r2, #2
 8001c4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681a      	ldr	r2, [r3, #0]
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	3304      	adds	r3, #4
 8001c58:	4619      	mov	r1, r3
 8001c5a:	4610      	mov	r0, r2
 8001c5c:	f000 fa5a 	bl	8002114 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2201      	movs	r2, #1
 8001c64:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2201      	movs	r2, #1
 8001c6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2201      	movs	r2, #1
 8001c74:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2201      	movs	r2, #1
 8001c84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2201      	movs	r2, #1
 8001c94:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2201      	movs	r2, #1
 8001c9c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	2201      	movs	r2, #1
 8001cac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001cb0:	2300      	movs	r3, #0
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	3708      	adds	r7, #8
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}
	...

08001cbc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b084      	sub	sp, #16
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
 8001cc4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d109      	bne.n	8001ce0 <HAL_TIM_PWM_Start+0x24>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001cd2:	b2db      	uxtb	r3, r3
 8001cd4:	2b01      	cmp	r3, #1
 8001cd6:	bf14      	ite	ne
 8001cd8:	2301      	movne	r3, #1
 8001cda:	2300      	moveq	r3, #0
 8001cdc:	b2db      	uxtb	r3, r3
 8001cde:	e022      	b.n	8001d26 <HAL_TIM_PWM_Start+0x6a>
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	2b04      	cmp	r3, #4
 8001ce4:	d109      	bne.n	8001cfa <HAL_TIM_PWM_Start+0x3e>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001cec:	b2db      	uxtb	r3, r3
 8001cee:	2b01      	cmp	r3, #1
 8001cf0:	bf14      	ite	ne
 8001cf2:	2301      	movne	r3, #1
 8001cf4:	2300      	moveq	r3, #0
 8001cf6:	b2db      	uxtb	r3, r3
 8001cf8:	e015      	b.n	8001d26 <HAL_TIM_PWM_Start+0x6a>
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	2b08      	cmp	r3, #8
 8001cfe:	d109      	bne.n	8001d14 <HAL_TIM_PWM_Start+0x58>
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001d06:	b2db      	uxtb	r3, r3
 8001d08:	2b01      	cmp	r3, #1
 8001d0a:	bf14      	ite	ne
 8001d0c:	2301      	movne	r3, #1
 8001d0e:	2300      	moveq	r3, #0
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	e008      	b.n	8001d26 <HAL_TIM_PWM_Start+0x6a>
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001d1a:	b2db      	uxtb	r3, r3
 8001d1c:	2b01      	cmp	r3, #1
 8001d1e:	bf14      	ite	ne
 8001d20:	2301      	movne	r3, #1
 8001d22:	2300      	moveq	r3, #0
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d001      	beq.n	8001d2e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	e05e      	b.n	8001dec <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d104      	bne.n	8001d3e <HAL_TIM_PWM_Start+0x82>
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2202      	movs	r2, #2
 8001d38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001d3c:	e013      	b.n	8001d66 <HAL_TIM_PWM_Start+0xaa>
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	2b04      	cmp	r3, #4
 8001d42:	d104      	bne.n	8001d4e <HAL_TIM_PWM_Start+0x92>
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2202      	movs	r2, #2
 8001d48:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001d4c:	e00b      	b.n	8001d66 <HAL_TIM_PWM_Start+0xaa>
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	2b08      	cmp	r3, #8
 8001d52:	d104      	bne.n	8001d5e <HAL_TIM_PWM_Start+0xa2>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2202      	movs	r2, #2
 8001d58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001d5c:	e003      	b.n	8001d66 <HAL_TIM_PWM_Start+0xaa>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2202      	movs	r2, #2
 8001d62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	6839      	ldr	r1, [r7, #0]
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f000 fc50 	bl	8002614 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a1e      	ldr	r2, [pc, #120]	; (8001df4 <HAL_TIM_PWM_Start+0x138>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d107      	bne.n	8001d8e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001d8c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4a18      	ldr	r2, [pc, #96]	; (8001df4 <HAL_TIM_PWM_Start+0x138>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d00e      	beq.n	8001db6 <HAL_TIM_PWM_Start+0xfa>
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001da0:	d009      	beq.n	8001db6 <HAL_TIM_PWM_Start+0xfa>
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4a14      	ldr	r2, [pc, #80]	; (8001df8 <HAL_TIM_PWM_Start+0x13c>)
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d004      	beq.n	8001db6 <HAL_TIM_PWM_Start+0xfa>
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a12      	ldr	r2, [pc, #72]	; (8001dfc <HAL_TIM_PWM_Start+0x140>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d111      	bne.n	8001dda <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	689b      	ldr	r3, [r3, #8]
 8001dbc:	f003 0307 	and.w	r3, r3, #7
 8001dc0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	2b06      	cmp	r3, #6
 8001dc6:	d010      	beq.n	8001dea <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	681a      	ldr	r2, [r3, #0]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f042 0201 	orr.w	r2, r2, #1
 8001dd6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001dd8:	e007      	b.n	8001dea <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	681a      	ldr	r2, [r3, #0]
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f042 0201 	orr.w	r2, r2, #1
 8001de8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001dea:	2300      	movs	r3, #0
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	3710      	adds	r7, #16
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	40012c00 	.word	0x40012c00
 8001df8:	40000400 	.word	0x40000400
 8001dfc:	40000800 	.word	0x40000800

08001e00 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b086      	sub	sp, #24
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	60f8      	str	r0, [r7, #12]
 8001e08:	60b9      	str	r1, [r7, #8]
 8001e0a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e16:	2b01      	cmp	r3, #1
 8001e18:	d101      	bne.n	8001e1e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8001e1a:	2302      	movs	r3, #2
 8001e1c:	e0ae      	b.n	8001f7c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	2201      	movs	r2, #1
 8001e22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2b0c      	cmp	r3, #12
 8001e2a:	f200 809f 	bhi.w	8001f6c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8001e2e:	a201      	add	r2, pc, #4	; (adr r2, 8001e34 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8001e30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e34:	08001e69 	.word	0x08001e69
 8001e38:	08001f6d 	.word	0x08001f6d
 8001e3c:	08001f6d 	.word	0x08001f6d
 8001e40:	08001f6d 	.word	0x08001f6d
 8001e44:	08001ea9 	.word	0x08001ea9
 8001e48:	08001f6d 	.word	0x08001f6d
 8001e4c:	08001f6d 	.word	0x08001f6d
 8001e50:	08001f6d 	.word	0x08001f6d
 8001e54:	08001eeb 	.word	0x08001eeb
 8001e58:	08001f6d 	.word	0x08001f6d
 8001e5c:	08001f6d 	.word	0x08001f6d
 8001e60:	08001f6d 	.word	0x08001f6d
 8001e64:	08001f2b 	.word	0x08001f2b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	68b9      	ldr	r1, [r7, #8]
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f000 f9b2 	bl	80021d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	699a      	ldr	r2, [r3, #24]
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f042 0208 	orr.w	r2, r2, #8
 8001e82:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	699a      	ldr	r2, [r3, #24]
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f022 0204 	bic.w	r2, r2, #4
 8001e92:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	6999      	ldr	r1, [r3, #24]
 8001e9a:	68bb      	ldr	r3, [r7, #8]
 8001e9c:	691a      	ldr	r2, [r3, #16]
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	430a      	orrs	r2, r1
 8001ea4:	619a      	str	r2, [r3, #24]
      break;
 8001ea6:	e064      	b.n	8001f72 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	68b9      	ldr	r1, [r7, #8]
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f000 f9f8 	bl	80022a4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	699a      	ldr	r2, [r3, #24]
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001ec2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	699a      	ldr	r2, [r3, #24]
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001ed2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	6999      	ldr	r1, [r3, #24]
 8001eda:	68bb      	ldr	r3, [r7, #8]
 8001edc:	691b      	ldr	r3, [r3, #16]
 8001ede:	021a      	lsls	r2, r3, #8
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	430a      	orrs	r2, r1
 8001ee6:	619a      	str	r2, [r3, #24]
      break;
 8001ee8:	e043      	b.n	8001f72 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	68b9      	ldr	r1, [r7, #8]
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f000 fa41 	bl	8002378 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	69da      	ldr	r2, [r3, #28]
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f042 0208 	orr.w	r2, r2, #8
 8001f04:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	69da      	ldr	r2, [r3, #28]
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f022 0204 	bic.w	r2, r2, #4
 8001f14:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	69d9      	ldr	r1, [r3, #28]
 8001f1c:	68bb      	ldr	r3, [r7, #8]
 8001f1e:	691a      	ldr	r2, [r3, #16]
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	430a      	orrs	r2, r1
 8001f26:	61da      	str	r2, [r3, #28]
      break;
 8001f28:	e023      	b.n	8001f72 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	68b9      	ldr	r1, [r7, #8]
 8001f30:	4618      	mov	r0, r3
 8001f32:	f000 fa8b 	bl	800244c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	69da      	ldr	r2, [r3, #28]
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001f44:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	69da      	ldr	r2, [r3, #28]
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001f54:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	69d9      	ldr	r1, [r3, #28]
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	691b      	ldr	r3, [r3, #16]
 8001f60:	021a      	lsls	r2, r3, #8
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	430a      	orrs	r2, r1
 8001f68:	61da      	str	r2, [r3, #28]
      break;
 8001f6a:	e002      	b.n	8001f72 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	75fb      	strb	r3, [r7, #23]
      break;
 8001f70:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	2200      	movs	r2, #0
 8001f76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8001f7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	3718      	adds	r7, #24
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}

08001f84 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b084      	sub	sp, #16
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
 8001f8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f98:	2b01      	cmp	r3, #1
 8001f9a:	d101      	bne.n	8001fa0 <HAL_TIM_ConfigClockSource+0x1c>
 8001f9c:	2302      	movs	r3, #2
 8001f9e:	e0b4      	b.n	800210a <HAL_TIM_ConfigClockSource+0x186>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2202      	movs	r2, #2
 8001fac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	689b      	ldr	r3, [r3, #8]
 8001fb6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001fb8:	68bb      	ldr	r3, [r7, #8]
 8001fba:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001fbe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001fc6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	68ba      	ldr	r2, [r7, #8]
 8001fce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001fd8:	d03e      	beq.n	8002058 <HAL_TIM_ConfigClockSource+0xd4>
 8001fda:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001fde:	f200 8087 	bhi.w	80020f0 <HAL_TIM_ConfigClockSource+0x16c>
 8001fe2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001fe6:	f000 8086 	beq.w	80020f6 <HAL_TIM_ConfigClockSource+0x172>
 8001fea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001fee:	d87f      	bhi.n	80020f0 <HAL_TIM_ConfigClockSource+0x16c>
 8001ff0:	2b70      	cmp	r3, #112	; 0x70
 8001ff2:	d01a      	beq.n	800202a <HAL_TIM_ConfigClockSource+0xa6>
 8001ff4:	2b70      	cmp	r3, #112	; 0x70
 8001ff6:	d87b      	bhi.n	80020f0 <HAL_TIM_ConfigClockSource+0x16c>
 8001ff8:	2b60      	cmp	r3, #96	; 0x60
 8001ffa:	d050      	beq.n	800209e <HAL_TIM_ConfigClockSource+0x11a>
 8001ffc:	2b60      	cmp	r3, #96	; 0x60
 8001ffe:	d877      	bhi.n	80020f0 <HAL_TIM_ConfigClockSource+0x16c>
 8002000:	2b50      	cmp	r3, #80	; 0x50
 8002002:	d03c      	beq.n	800207e <HAL_TIM_ConfigClockSource+0xfa>
 8002004:	2b50      	cmp	r3, #80	; 0x50
 8002006:	d873      	bhi.n	80020f0 <HAL_TIM_ConfigClockSource+0x16c>
 8002008:	2b40      	cmp	r3, #64	; 0x40
 800200a:	d058      	beq.n	80020be <HAL_TIM_ConfigClockSource+0x13a>
 800200c:	2b40      	cmp	r3, #64	; 0x40
 800200e:	d86f      	bhi.n	80020f0 <HAL_TIM_ConfigClockSource+0x16c>
 8002010:	2b30      	cmp	r3, #48	; 0x30
 8002012:	d064      	beq.n	80020de <HAL_TIM_ConfigClockSource+0x15a>
 8002014:	2b30      	cmp	r3, #48	; 0x30
 8002016:	d86b      	bhi.n	80020f0 <HAL_TIM_ConfigClockSource+0x16c>
 8002018:	2b20      	cmp	r3, #32
 800201a:	d060      	beq.n	80020de <HAL_TIM_ConfigClockSource+0x15a>
 800201c:	2b20      	cmp	r3, #32
 800201e:	d867      	bhi.n	80020f0 <HAL_TIM_ConfigClockSource+0x16c>
 8002020:	2b00      	cmp	r3, #0
 8002022:	d05c      	beq.n	80020de <HAL_TIM_ConfigClockSource+0x15a>
 8002024:	2b10      	cmp	r3, #16
 8002026:	d05a      	beq.n	80020de <HAL_TIM_ConfigClockSource+0x15a>
 8002028:	e062      	b.n	80020f0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800203a:	f000 facc 	bl	80025d6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	689b      	ldr	r3, [r3, #8]
 8002044:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002046:	68bb      	ldr	r3, [r7, #8]
 8002048:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800204c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	68ba      	ldr	r2, [r7, #8]
 8002054:	609a      	str	r2, [r3, #8]
      break;
 8002056:	e04f      	b.n	80020f8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002068:	f000 fab5 	bl	80025d6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	689a      	ldr	r2, [r3, #8]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800207a:	609a      	str	r2, [r3, #8]
      break;
 800207c:	e03c      	b.n	80020f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800208a:	461a      	mov	r2, r3
 800208c:	f000 fa2c 	bl	80024e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	2150      	movs	r1, #80	; 0x50
 8002096:	4618      	mov	r0, r3
 8002098:	f000 fa83 	bl	80025a2 <TIM_ITRx_SetConfig>
      break;
 800209c:	e02c      	b.n	80020f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80020aa:	461a      	mov	r2, r3
 80020ac:	f000 fa4a 	bl	8002544 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	2160      	movs	r1, #96	; 0x60
 80020b6:	4618      	mov	r0, r3
 80020b8:	f000 fa73 	bl	80025a2 <TIM_ITRx_SetConfig>
      break;
 80020bc:	e01c      	b.n	80020f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80020ca:	461a      	mov	r2, r3
 80020cc:	f000 fa0c 	bl	80024e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	2140      	movs	r1, #64	; 0x40
 80020d6:	4618      	mov	r0, r3
 80020d8:	f000 fa63 	bl	80025a2 <TIM_ITRx_SetConfig>
      break;
 80020dc:	e00c      	b.n	80020f8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681a      	ldr	r2, [r3, #0]
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4619      	mov	r1, r3
 80020e8:	4610      	mov	r0, r2
 80020ea:	f000 fa5a 	bl	80025a2 <TIM_ITRx_SetConfig>
      break;
 80020ee:	e003      	b.n	80020f8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80020f0:	2301      	movs	r3, #1
 80020f2:	73fb      	strb	r3, [r7, #15]
      break;
 80020f4:	e000      	b.n	80020f8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80020f6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2201      	movs	r2, #1
 80020fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2200      	movs	r2, #0
 8002104:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002108:	7bfb      	ldrb	r3, [r7, #15]
}
 800210a:	4618      	mov	r0, r3
 800210c:	3710      	adds	r7, #16
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}
	...

08002114 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002114:	b480      	push	{r7}
 8002116:	b085      	sub	sp, #20
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
 800211c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	4a29      	ldr	r2, [pc, #164]	; (80021cc <TIM_Base_SetConfig+0xb8>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d00b      	beq.n	8002144 <TIM_Base_SetConfig+0x30>
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002132:	d007      	beq.n	8002144 <TIM_Base_SetConfig+0x30>
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	4a26      	ldr	r2, [pc, #152]	; (80021d0 <TIM_Base_SetConfig+0xbc>)
 8002138:	4293      	cmp	r3, r2
 800213a:	d003      	beq.n	8002144 <TIM_Base_SetConfig+0x30>
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	4a25      	ldr	r2, [pc, #148]	; (80021d4 <TIM_Base_SetConfig+0xc0>)
 8002140:	4293      	cmp	r3, r2
 8002142:	d108      	bne.n	8002156 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800214a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	68fa      	ldr	r2, [r7, #12]
 8002152:	4313      	orrs	r3, r2
 8002154:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	4a1c      	ldr	r2, [pc, #112]	; (80021cc <TIM_Base_SetConfig+0xb8>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d00b      	beq.n	8002176 <TIM_Base_SetConfig+0x62>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002164:	d007      	beq.n	8002176 <TIM_Base_SetConfig+0x62>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	4a19      	ldr	r2, [pc, #100]	; (80021d0 <TIM_Base_SetConfig+0xbc>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d003      	beq.n	8002176 <TIM_Base_SetConfig+0x62>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	4a18      	ldr	r2, [pc, #96]	; (80021d4 <TIM_Base_SetConfig+0xc0>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d108      	bne.n	8002188 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800217c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	68db      	ldr	r3, [r3, #12]
 8002182:	68fa      	ldr	r2, [r7, #12]
 8002184:	4313      	orrs	r3, r2
 8002186:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	695b      	ldr	r3, [r3, #20]
 8002192:	4313      	orrs	r3, r2
 8002194:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	68fa      	ldr	r2, [r7, #12]
 800219a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	689a      	ldr	r2, [r3, #8]
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	4a07      	ldr	r2, [pc, #28]	; (80021cc <TIM_Base_SetConfig+0xb8>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d103      	bne.n	80021bc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	691a      	ldr	r2, [r3, #16]
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2201      	movs	r2, #1
 80021c0:	615a      	str	r2, [r3, #20]
}
 80021c2:	bf00      	nop
 80021c4:	3714      	adds	r7, #20
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bc80      	pop	{r7}
 80021ca:	4770      	bx	lr
 80021cc:	40012c00 	.word	0x40012c00
 80021d0:	40000400 	.word	0x40000400
 80021d4:	40000800 	.word	0x40000800

080021d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80021d8:	b480      	push	{r7}
 80021da:	b087      	sub	sp, #28
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
 80021e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6a1b      	ldr	r3, [r3, #32]
 80021e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6a1b      	ldr	r3, [r3, #32]
 80021ec:	f023 0201 	bic.w	r2, r3, #1
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	699b      	ldr	r3, [r3, #24]
 80021fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002206:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	f023 0303 	bic.w	r3, r3, #3
 800220e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	68fa      	ldr	r2, [r7, #12]
 8002216:	4313      	orrs	r3, r2
 8002218:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	f023 0302 	bic.w	r3, r3, #2
 8002220:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	689b      	ldr	r3, [r3, #8]
 8002226:	697a      	ldr	r2, [r7, #20]
 8002228:	4313      	orrs	r3, r2
 800222a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	4a1c      	ldr	r2, [pc, #112]	; (80022a0 <TIM_OC1_SetConfig+0xc8>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d10c      	bne.n	800224e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002234:	697b      	ldr	r3, [r7, #20]
 8002236:	f023 0308 	bic.w	r3, r3, #8
 800223a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	68db      	ldr	r3, [r3, #12]
 8002240:	697a      	ldr	r2, [r7, #20]
 8002242:	4313      	orrs	r3, r2
 8002244:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	f023 0304 	bic.w	r3, r3, #4
 800224c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	4a13      	ldr	r2, [pc, #76]	; (80022a0 <TIM_OC1_SetConfig+0xc8>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d111      	bne.n	800227a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800225c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002264:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	695b      	ldr	r3, [r3, #20]
 800226a:	693a      	ldr	r2, [r7, #16]
 800226c:	4313      	orrs	r3, r2
 800226e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	699b      	ldr	r3, [r3, #24]
 8002274:	693a      	ldr	r2, [r7, #16]
 8002276:	4313      	orrs	r3, r2
 8002278:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	693a      	ldr	r2, [r7, #16]
 800227e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	68fa      	ldr	r2, [r7, #12]
 8002284:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	685a      	ldr	r2, [r3, #4]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	697a      	ldr	r2, [r7, #20]
 8002292:	621a      	str	r2, [r3, #32]
}
 8002294:	bf00      	nop
 8002296:	371c      	adds	r7, #28
 8002298:	46bd      	mov	sp, r7
 800229a:	bc80      	pop	{r7}
 800229c:	4770      	bx	lr
 800229e:	bf00      	nop
 80022a0:	40012c00 	.word	0x40012c00

080022a4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b087      	sub	sp, #28
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
 80022ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6a1b      	ldr	r3, [r3, #32]
 80022b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6a1b      	ldr	r3, [r3, #32]
 80022b8:	f023 0210 	bic.w	r2, r3, #16
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	699b      	ldr	r3, [r3, #24]
 80022ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80022d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80022da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	021b      	lsls	r3, r3, #8
 80022e2:	68fa      	ldr	r2, [r7, #12]
 80022e4:	4313      	orrs	r3, r2
 80022e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	f023 0320 	bic.w	r3, r3, #32
 80022ee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	689b      	ldr	r3, [r3, #8]
 80022f4:	011b      	lsls	r3, r3, #4
 80022f6:	697a      	ldr	r2, [r7, #20]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	4a1d      	ldr	r2, [pc, #116]	; (8002374 <TIM_OC2_SetConfig+0xd0>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d10d      	bne.n	8002320 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800230a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	68db      	ldr	r3, [r3, #12]
 8002310:	011b      	lsls	r3, r3, #4
 8002312:	697a      	ldr	r2, [r7, #20]
 8002314:	4313      	orrs	r3, r2
 8002316:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800231e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	4a14      	ldr	r2, [pc, #80]	; (8002374 <TIM_OC2_SetConfig+0xd0>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d113      	bne.n	8002350 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002328:	693b      	ldr	r3, [r7, #16]
 800232a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800232e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002330:	693b      	ldr	r3, [r7, #16]
 8002332:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002336:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	695b      	ldr	r3, [r3, #20]
 800233c:	009b      	lsls	r3, r3, #2
 800233e:	693a      	ldr	r2, [r7, #16]
 8002340:	4313      	orrs	r3, r2
 8002342:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	699b      	ldr	r3, [r3, #24]
 8002348:	009b      	lsls	r3, r3, #2
 800234a:	693a      	ldr	r2, [r7, #16]
 800234c:	4313      	orrs	r3, r2
 800234e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	693a      	ldr	r2, [r7, #16]
 8002354:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	68fa      	ldr	r2, [r7, #12]
 800235a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	685a      	ldr	r2, [r3, #4]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	697a      	ldr	r2, [r7, #20]
 8002368:	621a      	str	r2, [r3, #32]
}
 800236a:	bf00      	nop
 800236c:	371c      	adds	r7, #28
 800236e:	46bd      	mov	sp, r7
 8002370:	bc80      	pop	{r7}
 8002372:	4770      	bx	lr
 8002374:	40012c00 	.word	0x40012c00

08002378 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002378:	b480      	push	{r7}
 800237a:	b087      	sub	sp, #28
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
 8002380:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6a1b      	ldr	r3, [r3, #32]
 8002386:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6a1b      	ldr	r3, [r3, #32]
 800238c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	69db      	ldr	r3, [r3, #28]
 800239e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80023a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	f023 0303 	bic.w	r3, r3, #3
 80023ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	68fa      	ldr	r2, [r7, #12]
 80023b6:	4313      	orrs	r3, r2
 80023b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80023c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	689b      	ldr	r3, [r3, #8]
 80023c6:	021b      	lsls	r3, r3, #8
 80023c8:	697a      	ldr	r2, [r7, #20]
 80023ca:	4313      	orrs	r3, r2
 80023cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	4a1d      	ldr	r2, [pc, #116]	; (8002448 <TIM_OC3_SetConfig+0xd0>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d10d      	bne.n	80023f2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80023d6:	697b      	ldr	r3, [r7, #20]
 80023d8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80023dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	68db      	ldr	r3, [r3, #12]
 80023e2:	021b      	lsls	r3, r3, #8
 80023e4:	697a      	ldr	r2, [r7, #20]
 80023e6:	4313      	orrs	r3, r2
 80023e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80023ea:	697b      	ldr	r3, [r7, #20]
 80023ec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80023f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	4a14      	ldr	r2, [pc, #80]	; (8002448 <TIM_OC3_SetConfig+0xd0>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d113      	bne.n	8002422 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80023fa:	693b      	ldr	r3, [r7, #16]
 80023fc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002400:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002402:	693b      	ldr	r3, [r7, #16]
 8002404:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002408:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	695b      	ldr	r3, [r3, #20]
 800240e:	011b      	lsls	r3, r3, #4
 8002410:	693a      	ldr	r2, [r7, #16]
 8002412:	4313      	orrs	r3, r2
 8002414:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	699b      	ldr	r3, [r3, #24]
 800241a:	011b      	lsls	r3, r3, #4
 800241c:	693a      	ldr	r2, [r7, #16]
 800241e:	4313      	orrs	r3, r2
 8002420:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	693a      	ldr	r2, [r7, #16]
 8002426:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	68fa      	ldr	r2, [r7, #12]
 800242c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	685a      	ldr	r2, [r3, #4]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	697a      	ldr	r2, [r7, #20]
 800243a:	621a      	str	r2, [r3, #32]
}
 800243c:	bf00      	nop
 800243e:	371c      	adds	r7, #28
 8002440:	46bd      	mov	sp, r7
 8002442:	bc80      	pop	{r7}
 8002444:	4770      	bx	lr
 8002446:	bf00      	nop
 8002448:	40012c00 	.word	0x40012c00

0800244c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800244c:	b480      	push	{r7}
 800244e:	b087      	sub	sp, #28
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
 8002454:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6a1b      	ldr	r3, [r3, #32]
 800245a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6a1b      	ldr	r3, [r3, #32]
 8002460:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	69db      	ldr	r3, [r3, #28]
 8002472:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800247a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002482:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	021b      	lsls	r3, r3, #8
 800248a:	68fa      	ldr	r2, [r7, #12]
 800248c:	4313      	orrs	r3, r2
 800248e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002496:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	689b      	ldr	r3, [r3, #8]
 800249c:	031b      	lsls	r3, r3, #12
 800249e:	693a      	ldr	r2, [r7, #16]
 80024a0:	4313      	orrs	r3, r2
 80024a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	4a0f      	ldr	r2, [pc, #60]	; (80024e4 <TIM_OC4_SetConfig+0x98>)
 80024a8:	4293      	cmp	r3, r2
 80024aa:	d109      	bne.n	80024c0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80024ac:	697b      	ldr	r3, [r7, #20]
 80024ae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80024b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	695b      	ldr	r3, [r3, #20]
 80024b8:	019b      	lsls	r3, r3, #6
 80024ba:	697a      	ldr	r2, [r7, #20]
 80024bc:	4313      	orrs	r3, r2
 80024be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	697a      	ldr	r2, [r7, #20]
 80024c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	68fa      	ldr	r2, [r7, #12]
 80024ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	685a      	ldr	r2, [r3, #4]
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	693a      	ldr	r2, [r7, #16]
 80024d8:	621a      	str	r2, [r3, #32]
}
 80024da:	bf00      	nop
 80024dc:	371c      	adds	r7, #28
 80024de:	46bd      	mov	sp, r7
 80024e0:	bc80      	pop	{r7}
 80024e2:	4770      	bx	lr
 80024e4:	40012c00 	.word	0x40012c00

080024e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b087      	sub	sp, #28
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	60f8      	str	r0, [r7, #12]
 80024f0:	60b9      	str	r1, [r7, #8]
 80024f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	6a1b      	ldr	r3, [r3, #32]
 80024f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	6a1b      	ldr	r3, [r3, #32]
 80024fe:	f023 0201 	bic.w	r2, r3, #1
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	699b      	ldr	r3, [r3, #24]
 800250a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800250c:	693b      	ldr	r3, [r7, #16]
 800250e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002512:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	011b      	lsls	r3, r3, #4
 8002518:	693a      	ldr	r2, [r7, #16]
 800251a:	4313      	orrs	r3, r2
 800251c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	f023 030a 	bic.w	r3, r3, #10
 8002524:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002526:	697a      	ldr	r2, [r7, #20]
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	4313      	orrs	r3, r2
 800252c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	693a      	ldr	r2, [r7, #16]
 8002532:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	697a      	ldr	r2, [r7, #20]
 8002538:	621a      	str	r2, [r3, #32]
}
 800253a:	bf00      	nop
 800253c:	371c      	adds	r7, #28
 800253e:	46bd      	mov	sp, r7
 8002540:	bc80      	pop	{r7}
 8002542:	4770      	bx	lr

08002544 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002544:	b480      	push	{r7}
 8002546:	b087      	sub	sp, #28
 8002548:	af00      	add	r7, sp, #0
 800254a:	60f8      	str	r0, [r7, #12]
 800254c:	60b9      	str	r1, [r7, #8]
 800254e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	6a1b      	ldr	r3, [r3, #32]
 8002554:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	6a1b      	ldr	r3, [r3, #32]
 800255a:	f023 0210 	bic.w	r2, r3, #16
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	699b      	ldr	r3, [r3, #24]
 8002566:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002568:	693b      	ldr	r3, [r7, #16]
 800256a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800256e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	031b      	lsls	r3, r3, #12
 8002574:	693a      	ldr	r2, [r7, #16]
 8002576:	4313      	orrs	r3, r2
 8002578:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002580:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002582:	68bb      	ldr	r3, [r7, #8]
 8002584:	011b      	lsls	r3, r3, #4
 8002586:	697a      	ldr	r2, [r7, #20]
 8002588:	4313      	orrs	r3, r2
 800258a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	693a      	ldr	r2, [r7, #16]
 8002590:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	697a      	ldr	r2, [r7, #20]
 8002596:	621a      	str	r2, [r3, #32]
}
 8002598:	bf00      	nop
 800259a:	371c      	adds	r7, #28
 800259c:	46bd      	mov	sp, r7
 800259e:	bc80      	pop	{r7}
 80025a0:	4770      	bx	lr

080025a2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80025a2:	b480      	push	{r7}
 80025a4:	b085      	sub	sp, #20
 80025a6:	af00      	add	r7, sp, #0
 80025a8:	6078      	str	r0, [r7, #4]
 80025aa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	689b      	ldr	r3, [r3, #8]
 80025b0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025b8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80025ba:	683a      	ldr	r2, [r7, #0]
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	4313      	orrs	r3, r2
 80025c0:	f043 0307 	orr.w	r3, r3, #7
 80025c4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	68fa      	ldr	r2, [r7, #12]
 80025ca:	609a      	str	r2, [r3, #8]
}
 80025cc:	bf00      	nop
 80025ce:	3714      	adds	r7, #20
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bc80      	pop	{r7}
 80025d4:	4770      	bx	lr

080025d6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80025d6:	b480      	push	{r7}
 80025d8:	b087      	sub	sp, #28
 80025da:	af00      	add	r7, sp, #0
 80025dc:	60f8      	str	r0, [r7, #12]
 80025de:	60b9      	str	r1, [r7, #8]
 80025e0:	607a      	str	r2, [r7, #4]
 80025e2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	689b      	ldr	r3, [r3, #8]
 80025e8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80025ea:	697b      	ldr	r3, [r7, #20]
 80025ec:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80025f0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	021a      	lsls	r2, r3, #8
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	431a      	orrs	r2, r3
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	4313      	orrs	r3, r2
 80025fe:	697a      	ldr	r2, [r7, #20]
 8002600:	4313      	orrs	r3, r2
 8002602:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	697a      	ldr	r2, [r7, #20]
 8002608:	609a      	str	r2, [r3, #8]
}
 800260a:	bf00      	nop
 800260c:	371c      	adds	r7, #28
 800260e:	46bd      	mov	sp, r7
 8002610:	bc80      	pop	{r7}
 8002612:	4770      	bx	lr

08002614 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002614:	b480      	push	{r7}
 8002616:	b087      	sub	sp, #28
 8002618:	af00      	add	r7, sp, #0
 800261a:	60f8      	str	r0, [r7, #12]
 800261c:	60b9      	str	r1, [r7, #8]
 800261e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002620:	68bb      	ldr	r3, [r7, #8]
 8002622:	f003 031f 	and.w	r3, r3, #31
 8002626:	2201      	movs	r2, #1
 8002628:	fa02 f303 	lsl.w	r3, r2, r3
 800262c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	6a1a      	ldr	r2, [r3, #32]
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	43db      	mvns	r3, r3
 8002636:	401a      	ands	r2, r3
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	6a1a      	ldr	r2, [r3, #32]
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	f003 031f 	and.w	r3, r3, #31
 8002646:	6879      	ldr	r1, [r7, #4]
 8002648:	fa01 f303 	lsl.w	r3, r1, r3
 800264c:	431a      	orrs	r2, r3
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	621a      	str	r2, [r3, #32]
}
 8002652:	bf00      	nop
 8002654:	371c      	adds	r7, #28
 8002656:	46bd      	mov	sp, r7
 8002658:	bc80      	pop	{r7}
 800265a:	4770      	bx	lr

0800265c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800265c:	b480      	push	{r7}
 800265e:	b085      	sub	sp, #20
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
 8002664:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800266c:	2b01      	cmp	r3, #1
 800266e:	d101      	bne.n	8002674 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002670:	2302      	movs	r3, #2
 8002672:	e046      	b.n	8002702 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2201      	movs	r2, #1
 8002678:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2202      	movs	r2, #2
 8002680:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	689b      	ldr	r3, [r3, #8]
 8002692:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800269a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	68fa      	ldr	r2, [r7, #12]
 80026a2:	4313      	orrs	r3, r2
 80026a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	68fa      	ldr	r2, [r7, #12]
 80026ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a16      	ldr	r2, [pc, #88]	; (800270c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d00e      	beq.n	80026d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026c0:	d009      	beq.n	80026d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4a12      	ldr	r2, [pc, #72]	; (8002710 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d004      	beq.n	80026d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a10      	ldr	r2, [pc, #64]	; (8002714 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d10c      	bne.n	80026f0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80026dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	68ba      	ldr	r2, [r7, #8]
 80026e4:	4313      	orrs	r3, r2
 80026e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	68ba      	ldr	r2, [r7, #8]
 80026ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2201      	movs	r2, #1
 80026f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2200      	movs	r2, #0
 80026fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002700:	2300      	movs	r3, #0
}
 8002702:	4618      	mov	r0, r3
 8002704:	3714      	adds	r7, #20
 8002706:	46bd      	mov	sp, r7
 8002708:	bc80      	pop	{r7}
 800270a:	4770      	bx	lr
 800270c:	40012c00 	.word	0x40012c00
 8002710:	40000400 	.word	0x40000400
 8002714:	40000800 	.word	0x40000800

08002718 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002718:	b480      	push	{r7}
 800271a:	b085      	sub	sp, #20
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
 8002720:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8002722:	2300      	movs	r3, #0
 8002724:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800272c:	2b01      	cmp	r3, #1
 800272e:	d101      	bne.n	8002734 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8002730:	2302      	movs	r3, #2
 8002732:	e03d      	b.n	80027b0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2201      	movs	r2, #1
 8002738:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	68db      	ldr	r3, [r3, #12]
 8002746:	4313      	orrs	r3, r2
 8002748:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	4313      	orrs	r3, r2
 8002756:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	4313      	orrs	r3, r2
 8002764:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4313      	orrs	r3, r2
 8002772:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	691b      	ldr	r3, [r3, #16]
 800277e:	4313      	orrs	r3, r2
 8002780:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	695b      	ldr	r3, [r3, #20]
 800278c:	4313      	orrs	r3, r2
 800278e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	69db      	ldr	r3, [r3, #28]
 800279a:	4313      	orrs	r3, r2
 800279c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	68fa      	ldr	r2, [r7, #12]
 80027a4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2200      	movs	r2, #0
 80027aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80027ae:	2300      	movs	r3, #0
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	3714      	adds	r7, #20
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bc80      	pop	{r7}
 80027b8:	4770      	bx	lr

080027ba <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80027ba:	b480      	push	{r7}
 80027bc:	b083      	sub	sp, #12
 80027be:	af00      	add	r7, sp, #0
 80027c0:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	f103 0208 	add.w	r2, r3, #8
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	f04f 32ff 	mov.w	r2, #4294967295
 80027d2:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	f103 0208 	add.w	r2, r3, #8
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	f103 0208 	add.w	r2, r3, #8
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2200      	movs	r2, #0
 80027ec:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80027ee:	bf00      	nop
 80027f0:	370c      	adds	r7, #12
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bc80      	pop	{r7}
 80027f6:	4770      	bx	lr

080027f8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80027f8:	b480      	push	{r7}
 80027fa:	b083      	sub	sp, #12
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2200      	movs	r2, #0
 8002804:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002806:	bf00      	nop
 8002808:	370c      	adds	r7, #12
 800280a:	46bd      	mov	sp, r7
 800280c:	bc80      	pop	{r7}
 800280e:	4770      	bx	lr

08002810 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002810:	b480      	push	{r7}
 8002812:	b085      	sub	sp, #20
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
 8002818:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	68fa      	ldr	r2, [r7, #12]
 8002824:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	689a      	ldr	r2, [r3, #8]
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	689b      	ldr	r3, [r3, #8]
 8002832:	683a      	ldr	r2, [r7, #0]
 8002834:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	683a      	ldr	r2, [r7, #0]
 800283a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	687a      	ldr	r2, [r7, #4]
 8002840:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	1c5a      	adds	r2, r3, #1
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	601a      	str	r2, [r3, #0]
}
 800284c:	bf00      	nop
 800284e:	3714      	adds	r7, #20
 8002850:	46bd      	mov	sp, r7
 8002852:	bc80      	pop	{r7}
 8002854:	4770      	bx	lr

08002856 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002856:	b480      	push	{r7}
 8002858:	b085      	sub	sp, #20
 800285a:	af00      	add	r7, sp, #0
 800285c:	6078      	str	r0, [r7, #4]
 800285e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002866:	68bb      	ldr	r3, [r7, #8]
 8002868:	f1b3 3fff 	cmp.w	r3, #4294967295
 800286c:	d103      	bne.n	8002876 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	691b      	ldr	r3, [r3, #16]
 8002872:	60fb      	str	r3, [r7, #12]
 8002874:	e00c      	b.n	8002890 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	3308      	adds	r3, #8
 800287a:	60fb      	str	r3, [r7, #12]
 800287c:	e002      	b.n	8002884 <vListInsert+0x2e>
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	60fb      	str	r3, [r7, #12]
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	68ba      	ldr	r2, [r7, #8]
 800288c:	429a      	cmp	r2, r3
 800288e:	d2f6      	bcs.n	800287e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	685a      	ldr	r2, [r3, #4]
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	683a      	ldr	r2, [r7, #0]
 800289e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	68fa      	ldr	r2, [r7, #12]
 80028a4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	683a      	ldr	r2, [r7, #0]
 80028aa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	687a      	ldr	r2, [r7, #4]
 80028b0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	1c5a      	adds	r2, r3, #1
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	601a      	str	r2, [r3, #0]
}
 80028bc:	bf00      	nop
 80028be:	3714      	adds	r7, #20
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bc80      	pop	{r7}
 80028c4:	4770      	bx	lr

080028c6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80028c6:	b480      	push	{r7}
 80028c8:	b085      	sub	sp, #20
 80028ca:	af00      	add	r7, sp, #0
 80028cc:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	691b      	ldr	r3, [r3, #16]
 80028d2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	687a      	ldr	r2, [r7, #4]
 80028da:	6892      	ldr	r2, [r2, #8]
 80028dc:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	689b      	ldr	r3, [r3, #8]
 80028e2:	687a      	ldr	r2, [r7, #4]
 80028e4:	6852      	ldr	r2, [r2, #4]
 80028e6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	687a      	ldr	r2, [r7, #4]
 80028ee:	429a      	cmp	r2, r3
 80028f0:	d103      	bne.n	80028fa <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	689a      	ldr	r2, [r3, #8]
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2200      	movs	r2, #0
 80028fe:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	1e5a      	subs	r2, r3, #1
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
}
 800290e:	4618      	mov	r0, r3
 8002910:	3714      	adds	r7, #20
 8002912:	46bd      	mov	sp, r7
 8002914:	bc80      	pop	{r7}
 8002916:	4770      	bx	lr

08002918 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002918:	b580      	push	{r7, lr}
 800291a:	b08c      	sub	sp, #48	; 0x30
 800291c:	af04      	add	r7, sp, #16
 800291e:	60f8      	str	r0, [r7, #12]
 8002920:	60b9      	str	r1, [r7, #8]
 8002922:	603b      	str	r3, [r7, #0]
 8002924:	4613      	mov	r3, r2
 8002926:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002928:	88fb      	ldrh	r3, [r7, #6]
 800292a:	009b      	lsls	r3, r3, #2
 800292c:	4618      	mov	r0, r3
 800292e:	f000 fe87 	bl	8003640 <pvPortMalloc>
 8002932:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d00e      	beq.n	8002958 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800293a:	2098      	movs	r0, #152	; 0x98
 800293c:	f000 fe80 	bl	8003640 <pvPortMalloc>
 8002940:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002942:	69fb      	ldr	r3, [r7, #28]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d003      	beq.n	8002950 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002948:	69fb      	ldr	r3, [r7, #28]
 800294a:	697a      	ldr	r2, [r7, #20]
 800294c:	631a      	str	r2, [r3, #48]	; 0x30
 800294e:	e005      	b.n	800295c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002950:	6978      	ldr	r0, [r7, #20]
 8002952:	f000 ff39 	bl	80037c8 <vPortFree>
 8002956:	e001      	b.n	800295c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002958:	2300      	movs	r3, #0
 800295a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800295c:	69fb      	ldr	r3, [r7, #28]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d013      	beq.n	800298a <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002962:	88fa      	ldrh	r2, [r7, #6]
 8002964:	2300      	movs	r3, #0
 8002966:	9303      	str	r3, [sp, #12]
 8002968:	69fb      	ldr	r3, [r7, #28]
 800296a:	9302      	str	r3, [sp, #8]
 800296c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800296e:	9301      	str	r3, [sp, #4]
 8002970:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002972:	9300      	str	r3, [sp, #0]
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	68b9      	ldr	r1, [r7, #8]
 8002978:	68f8      	ldr	r0, [r7, #12]
 800297a:	f000 f80f 	bl	800299c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800297e:	69f8      	ldr	r0, [r7, #28]
 8002980:	f000 f89c 	bl	8002abc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002984:	2301      	movs	r3, #1
 8002986:	61bb      	str	r3, [r7, #24]
 8002988:	e002      	b.n	8002990 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800298a:	f04f 33ff 	mov.w	r3, #4294967295
 800298e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002990:	69bb      	ldr	r3, [r7, #24]
	}
 8002992:	4618      	mov	r0, r3
 8002994:	3720      	adds	r7, #32
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}
	...

0800299c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b088      	sub	sp, #32
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	60f8      	str	r0, [r7, #12]
 80029a4:	60b9      	str	r1, [r7, #8]
 80029a6:	607a      	str	r2, [r7, #4]
 80029a8:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80029aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80029b4:	3b01      	subs	r3, #1
 80029b6:	009b      	lsls	r3, r3, #2
 80029b8:	4413      	add	r3, r2
 80029ba:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80029bc:	69bb      	ldr	r3, [r7, #24]
 80029be:	f023 0307 	bic.w	r3, r3, #7
 80029c2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80029c4:	69bb      	ldr	r3, [r7, #24]
 80029c6:	f003 0307 	and.w	r3, r3, #7
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d00a      	beq.n	80029e4 <prvInitialiseNewTask+0x48>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80029ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029d2:	f383 8811 	msr	BASEPRI, r3
 80029d6:	f3bf 8f6f 	isb	sy
 80029da:	f3bf 8f4f 	dsb	sy
 80029de:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80029e0:	bf00      	nop
 80029e2:	e7fe      	b.n	80029e2 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80029e4:	2300      	movs	r3, #0
 80029e6:	61fb      	str	r3, [r7, #28]
 80029e8:	e012      	b.n	8002a10 <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80029ea:	68ba      	ldr	r2, [r7, #8]
 80029ec:	69fb      	ldr	r3, [r7, #28]
 80029ee:	4413      	add	r3, r2
 80029f0:	7819      	ldrb	r1, [r3, #0]
 80029f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80029f4:	69fb      	ldr	r3, [r7, #28]
 80029f6:	4413      	add	r3, r2
 80029f8:	3334      	adds	r3, #52	; 0x34
 80029fa:	460a      	mov	r2, r1
 80029fc:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80029fe:	68ba      	ldr	r2, [r7, #8]
 8002a00:	69fb      	ldr	r3, [r7, #28]
 8002a02:	4413      	add	r3, r2
 8002a04:	781b      	ldrb	r3, [r3, #0]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d006      	beq.n	8002a18 <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002a0a:	69fb      	ldr	r3, [r7, #28]
 8002a0c:	3301      	adds	r3, #1
 8002a0e:	61fb      	str	r3, [r7, #28]
 8002a10:	69fb      	ldr	r3, [r7, #28]
 8002a12:	2b0f      	cmp	r3, #15
 8002a14:	d9e9      	bls.n	80029ea <prvInitialiseNewTask+0x4e>
 8002a16:	e000      	b.n	8002a1a <prvInitialiseNewTask+0x7e>
		{
			break;
 8002a18:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002a1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002a22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a24:	2b06      	cmp	r3, #6
 8002a26:	d901      	bls.n	8002a2c <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002a28:	2306      	movs	r3, #6
 8002a2a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002a2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a2e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002a30:	62da      	str	r2, [r3, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
		pxNewTCB->uxMutexesHeld = 0;
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002a32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a34:	3304      	adds	r3, #4
 8002a36:	4618      	mov	r0, r3
 8002a38:	f7ff fede 	bl	80027f8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002a3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a3e:	3318      	adds	r3, #24
 8002a40:	4618      	mov	r0, r3
 8002a42:	f7ff fed9 	bl	80027f8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002a46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a4a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002a4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a4e:	f1c3 0207 	rsb	r2, r3, #7
 8002a52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a54:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002a56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a5a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002a5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a5e:	2200      	movs	r2, #0
 8002a60:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002a64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a66:	2200      	movs	r2, #0
 8002a68:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8002a6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a6e:	3344      	adds	r3, #68	; 0x44
 8002a70:	224c      	movs	r2, #76	; 0x4c
 8002a72:	2100      	movs	r1, #0
 8002a74:	4618      	mov	r0, r3
 8002a76:	f000 ffbb 	bl	80039f0 <memset>
 8002a7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a7c:	4a0c      	ldr	r2, [pc, #48]	; (8002ab0 <prvInitialiseNewTask+0x114>)
 8002a7e:	649a      	str	r2, [r3, #72]	; 0x48
 8002a80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a82:	4a0c      	ldr	r2, [pc, #48]	; (8002ab4 <prvInitialiseNewTask+0x118>)
 8002a84:	64da      	str	r2, [r3, #76]	; 0x4c
 8002a86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a88:	4a0b      	ldr	r2, [pc, #44]	; (8002ab8 <prvInitialiseNewTask+0x11c>)
 8002a8a:	651a      	str	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002a8c:	683a      	ldr	r2, [r7, #0]
 8002a8e:	68f9      	ldr	r1, [r7, #12]
 8002a90:	69b8      	ldr	r0, [r7, #24]
 8002a92:	f000 fc07 	bl	80032a4 <pxPortInitialiseStack>
 8002a96:	4602      	mov	r2, r0
 8002a98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a9a:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8002a9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d002      	beq.n	8002aa8 <prvInitialiseNewTask+0x10c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002aa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002aa4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002aa6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002aa8:	bf00      	nop
 8002aaa:	3720      	adds	r7, #32
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd80      	pop	{r7, pc}
 8002ab0:	20000f04 	.word	0x20000f04
 8002ab4:	20000f6c 	.word	0x20000f6c
 8002ab8:	20000fd4 	.word	0x20000fd4

08002abc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b082      	sub	sp, #8
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002ac4:	f000 fcfc 	bl	80034c0 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002ac8:	4b2a      	ldr	r3, [pc, #168]	; (8002b74 <prvAddNewTaskToReadyList+0xb8>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	3301      	adds	r3, #1
 8002ace:	4a29      	ldr	r2, [pc, #164]	; (8002b74 <prvAddNewTaskToReadyList+0xb8>)
 8002ad0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002ad2:	4b29      	ldr	r3, [pc, #164]	; (8002b78 <prvAddNewTaskToReadyList+0xbc>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d109      	bne.n	8002aee <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002ada:	4a27      	ldr	r2, [pc, #156]	; (8002b78 <prvAddNewTaskToReadyList+0xbc>)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002ae0:	4b24      	ldr	r3, [pc, #144]	; (8002b74 <prvAddNewTaskToReadyList+0xb8>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	2b01      	cmp	r3, #1
 8002ae6:	d110      	bne.n	8002b0a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002ae8:	f000 fb28 	bl	800313c <prvInitialiseTaskLists>
 8002aec:	e00d      	b.n	8002b0a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002aee:	4b23      	ldr	r3, [pc, #140]	; (8002b7c <prvAddNewTaskToReadyList+0xc0>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d109      	bne.n	8002b0a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002af6:	4b20      	ldr	r3, [pc, #128]	; (8002b78 <prvAddNewTaskToReadyList+0xbc>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d802      	bhi.n	8002b0a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002b04:	4a1c      	ldr	r2, [pc, #112]	; (8002b78 <prvAddNewTaskToReadyList+0xbc>)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002b0a:	4b1d      	ldr	r3, [pc, #116]	; (8002b80 <prvAddNewTaskToReadyList+0xc4>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	3301      	adds	r3, #1
 8002b10:	4a1b      	ldr	r2, [pc, #108]	; (8002b80 <prvAddNewTaskToReadyList+0xc4>)
 8002b12:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b18:	2201      	movs	r2, #1
 8002b1a:	409a      	lsls	r2, r3
 8002b1c:	4b19      	ldr	r3, [pc, #100]	; (8002b84 <prvAddNewTaskToReadyList+0xc8>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4313      	orrs	r3, r2
 8002b22:	4a18      	ldr	r2, [pc, #96]	; (8002b84 <prvAddNewTaskToReadyList+0xc8>)
 8002b24:	6013      	str	r3, [r2, #0]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b2a:	4613      	mov	r3, r2
 8002b2c:	009b      	lsls	r3, r3, #2
 8002b2e:	4413      	add	r3, r2
 8002b30:	009b      	lsls	r3, r3, #2
 8002b32:	4a15      	ldr	r2, [pc, #84]	; (8002b88 <prvAddNewTaskToReadyList+0xcc>)
 8002b34:	441a      	add	r2, r3
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	3304      	adds	r3, #4
 8002b3a:	4619      	mov	r1, r3
 8002b3c:	4610      	mov	r0, r2
 8002b3e:	f7ff fe67 	bl	8002810 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002b42:	f000 fced 	bl	8003520 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002b46:	4b0d      	ldr	r3, [pc, #52]	; (8002b7c <prvAddNewTaskToReadyList+0xc0>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d00e      	beq.n	8002b6c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002b4e:	4b0a      	ldr	r3, [pc, #40]	; (8002b78 <prvAddNewTaskToReadyList+0xbc>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d207      	bcs.n	8002b6c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002b5c:	4b0b      	ldr	r3, [pc, #44]	; (8002b8c <prvAddNewTaskToReadyList+0xd0>)
 8002b5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b62:	601a      	str	r2, [r3, #0]
 8002b64:	f3bf 8f4f 	dsb	sy
 8002b68:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002b6c:	bf00      	nop
 8002b6e:	3708      	adds	r7, #8
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}
 8002b74:	200002b8 	.word	0x200002b8
 8002b78:	200001e4 	.word	0x200001e4
 8002b7c:	200002c4 	.word	0x200002c4
 8002b80:	200002d4 	.word	0x200002d4
 8002b84:	200002c0 	.word	0x200002c0
 8002b88:	200001e8 	.word	0x200001e8
 8002b8c:	e000ed04 	.word	0xe000ed04

08002b90 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b08a      	sub	sp, #40	; 0x28
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
 8002b98:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d10a      	bne.n	8002bba <vTaskDelayUntil+0x2a>
	__asm volatile
 8002ba4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ba8:	f383 8811 	msr	BASEPRI, r3
 8002bac:	f3bf 8f6f 	isb	sy
 8002bb0:	f3bf 8f4f 	dsb	sy
 8002bb4:	617b      	str	r3, [r7, #20]
}
 8002bb6:	bf00      	nop
 8002bb8:	e7fe      	b.n	8002bb8 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d10a      	bne.n	8002bd6 <vTaskDelayUntil+0x46>
	__asm volatile
 8002bc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bc4:	f383 8811 	msr	BASEPRI, r3
 8002bc8:	f3bf 8f6f 	isb	sy
 8002bcc:	f3bf 8f4f 	dsb	sy
 8002bd0:	613b      	str	r3, [r7, #16]
}
 8002bd2:	bf00      	nop
 8002bd4:	e7fe      	b.n	8002bd4 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 8002bd6:	4b2a      	ldr	r3, [pc, #168]	; (8002c80 <vTaskDelayUntil+0xf0>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d00a      	beq.n	8002bf4 <vTaskDelayUntil+0x64>
	__asm volatile
 8002bde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002be2:	f383 8811 	msr	BASEPRI, r3
 8002be6:	f3bf 8f6f 	isb	sy
 8002bea:	f3bf 8f4f 	dsb	sy
 8002bee:	60fb      	str	r3, [r7, #12]
}
 8002bf0:	bf00      	nop
 8002bf2:	e7fe      	b.n	8002bf2 <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 8002bf4:	f000 f8b2 	bl	8002d5c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8002bf8:	4b22      	ldr	r3, [pc, #136]	; (8002c84 <vTaskDelayUntil+0xf4>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	683a      	ldr	r2, [r7, #0]
 8002c04:	4413      	add	r3, r2
 8002c06:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	6a3a      	ldr	r2, [r7, #32]
 8002c0e:	429a      	cmp	r2, r3
 8002c10:	d20b      	bcs.n	8002c2a <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	69fa      	ldr	r2, [r7, #28]
 8002c18:	429a      	cmp	r2, r3
 8002c1a:	d211      	bcs.n	8002c40 <vTaskDelayUntil+0xb0>
 8002c1c:	69fa      	ldr	r2, [r7, #28]
 8002c1e:	6a3b      	ldr	r3, [r7, #32]
 8002c20:	429a      	cmp	r2, r3
 8002c22:	d90d      	bls.n	8002c40 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8002c24:	2301      	movs	r3, #1
 8002c26:	627b      	str	r3, [r7, #36]	; 0x24
 8002c28:	e00a      	b.n	8002c40 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	69fa      	ldr	r2, [r7, #28]
 8002c30:	429a      	cmp	r2, r3
 8002c32:	d303      	bcc.n	8002c3c <vTaskDelayUntil+0xac>
 8002c34:	69fa      	ldr	r2, [r7, #28]
 8002c36:	6a3b      	ldr	r3, [r7, #32]
 8002c38:	429a      	cmp	r2, r3
 8002c3a:	d901      	bls.n	8002c40 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	69fa      	ldr	r2, [r7, #28]
 8002c44:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8002c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d006      	beq.n	8002c5a <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8002c4c:	69fa      	ldr	r2, [r7, #28]
 8002c4e:	6a3b      	ldr	r3, [r7, #32]
 8002c50:	1ad3      	subs	r3, r2, r3
 8002c52:	2100      	movs	r1, #0
 8002c54:	4618      	mov	r0, r3
 8002c56:	f000 fad1 	bl	80031fc <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8002c5a:	f000 f88d 	bl	8002d78 <xTaskResumeAll>
 8002c5e:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002c60:	69bb      	ldr	r3, [r7, #24]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d107      	bne.n	8002c76 <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 8002c66:	4b08      	ldr	r3, [pc, #32]	; (8002c88 <vTaskDelayUntil+0xf8>)
 8002c68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c6c:	601a      	str	r2, [r3, #0]
 8002c6e:	f3bf 8f4f 	dsb	sy
 8002c72:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002c76:	bf00      	nop
 8002c78:	3728      	adds	r7, #40	; 0x28
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	bf00      	nop
 8002c80:	200002e0 	.word	0x200002e0
 8002c84:	200002bc 	.word	0x200002bc
 8002c88:	e000ed04 	.word	0xe000ed04

08002c8c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b086      	sub	sp, #24
 8002c90:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8002c92:	4b1e      	ldr	r3, [pc, #120]	; (8002d0c <vTaskStartScheduler+0x80>)
 8002c94:	9301      	str	r3, [sp, #4]
 8002c96:	2300      	movs	r3, #0
 8002c98:	9300      	str	r3, [sp, #0]
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	2280      	movs	r2, #128	; 0x80
 8002c9e:	491c      	ldr	r1, [pc, #112]	; (8002d10 <vTaskStartScheduler+0x84>)
 8002ca0:	481c      	ldr	r0, [pc, #112]	; (8002d14 <vTaskStartScheduler+0x88>)
 8002ca2:	f7ff fe39 	bl	8002918 <xTaskCreate>
 8002ca6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	d11b      	bne.n	8002ce6 <vTaskStartScheduler+0x5a>
	__asm volatile
 8002cae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cb2:	f383 8811 	msr	BASEPRI, r3
 8002cb6:	f3bf 8f6f 	isb	sy
 8002cba:	f3bf 8f4f 	dsb	sy
 8002cbe:	60bb      	str	r3, [r7, #8]
}
 8002cc0:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8002cc2:	4b15      	ldr	r3, [pc, #84]	; (8002d18 <vTaskStartScheduler+0x8c>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	3344      	adds	r3, #68	; 0x44
 8002cc8:	4a14      	ldr	r2, [pc, #80]	; (8002d1c <vTaskStartScheduler+0x90>)
 8002cca:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002ccc:	4b14      	ldr	r3, [pc, #80]	; (8002d20 <vTaskStartScheduler+0x94>)
 8002cce:	f04f 32ff 	mov.w	r2, #4294967295
 8002cd2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002cd4:	4b13      	ldr	r3, [pc, #76]	; (8002d24 <vTaskStartScheduler+0x98>)
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8002cda:	4b13      	ldr	r3, [pc, #76]	; (8002d28 <vTaskStartScheduler+0x9c>)
 8002cdc:	2200      	movs	r2, #0
 8002cde:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002ce0:	f000 fb62 	bl	80033a8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8002ce4:	e00e      	b.n	8002d04 <vTaskStartScheduler+0x78>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cec:	d10a      	bne.n	8002d04 <vTaskStartScheduler+0x78>
	__asm volatile
 8002cee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cf2:	f383 8811 	msr	BASEPRI, r3
 8002cf6:	f3bf 8f6f 	isb	sy
 8002cfa:	f3bf 8f4f 	dsb	sy
 8002cfe:	607b      	str	r3, [r7, #4]
}
 8002d00:	bf00      	nop
 8002d02:	e7fe      	b.n	8002d02 <vTaskStartScheduler+0x76>
}
 8002d04:	bf00      	nop
 8002d06:	3710      	adds	r7, #16
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bd80      	pop	{r7, pc}
 8002d0c:	200002dc 	.word	0x200002dc
 8002d10:	08003aa8 	.word	0x08003aa8
 8002d14:	0800310d 	.word	0x0800310d
 8002d18:	200001e4 	.word	0x200001e4
 8002d1c:	20000060 	.word	0x20000060
 8002d20:	200002d8 	.word	0x200002d8
 8002d24:	200002c4 	.word	0x200002c4
 8002d28:	200002bc 	.word	0x200002bc

08002d2c <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b082      	sub	sp, #8
 8002d30:	af00      	add	r7, sp, #0
	__asm volatile
 8002d32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d36:	f383 8811 	msr	BASEPRI, r3
 8002d3a:	f3bf 8f6f 	isb	sy
 8002d3e:	f3bf 8f4f 	dsb	sy
 8002d42:	607b      	str	r3, [r7, #4]
}
 8002d44:	bf00      	nop
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
 8002d46:	4b04      	ldr	r3, [pc, #16]	; (8002d58 <vTaskEndScheduler+0x2c>)
 8002d48:	2200      	movs	r2, #0
 8002d4a:	601a      	str	r2, [r3, #0]
	vPortEndScheduler();
 8002d4c:	f000 fb9e 	bl	800348c <vPortEndScheduler>
}
 8002d50:	bf00      	nop
 8002d52:	3708      	adds	r7, #8
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bd80      	pop	{r7, pc}
 8002d58:	200002c4 	.word	0x200002c4

08002d5c <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8002d60:	4b04      	ldr	r3, [pc, #16]	; (8002d74 <vTaskSuspendAll+0x18>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	3301      	adds	r3, #1
 8002d66:	4a03      	ldr	r2, [pc, #12]	; (8002d74 <vTaskSuspendAll+0x18>)
 8002d68:	6013      	str	r3, [r2, #0]
}
 8002d6a:	bf00      	nop
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bc80      	pop	{r7}
 8002d70:	4770      	bx	lr
 8002d72:	bf00      	nop
 8002d74:	200002e0 	.word	0x200002e0

08002d78 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b084      	sub	sp, #16
 8002d7c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8002d82:	2300      	movs	r3, #0
 8002d84:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002d86:	4b41      	ldr	r3, [pc, #260]	; (8002e8c <xTaskResumeAll+0x114>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d10a      	bne.n	8002da4 <xTaskResumeAll+0x2c>
	__asm volatile
 8002d8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d92:	f383 8811 	msr	BASEPRI, r3
 8002d96:	f3bf 8f6f 	isb	sy
 8002d9a:	f3bf 8f4f 	dsb	sy
 8002d9e:	603b      	str	r3, [r7, #0]
}
 8002da0:	bf00      	nop
 8002da2:	e7fe      	b.n	8002da2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002da4:	f000 fb8c 	bl	80034c0 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002da8:	4b38      	ldr	r3, [pc, #224]	; (8002e8c <xTaskResumeAll+0x114>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	3b01      	subs	r3, #1
 8002dae:	4a37      	ldr	r2, [pc, #220]	; (8002e8c <xTaskResumeAll+0x114>)
 8002db0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002db2:	4b36      	ldr	r3, [pc, #216]	; (8002e8c <xTaskResumeAll+0x114>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d161      	bne.n	8002e7e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002dba:	4b35      	ldr	r3, [pc, #212]	; (8002e90 <xTaskResumeAll+0x118>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d05d      	beq.n	8002e7e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002dc2:	e02e      	b.n	8002e22 <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8002dc4:	4b33      	ldr	r3, [pc, #204]	; (8002e94 <xTaskResumeAll+0x11c>)
 8002dc6:	68db      	ldr	r3, [r3, #12]
 8002dc8:	68db      	ldr	r3, [r3, #12]
 8002dca:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	3318      	adds	r3, #24
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f7ff fd78 	bl	80028c6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	3304      	adds	r3, #4
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f7ff fd73 	bl	80028c6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002de4:	2201      	movs	r2, #1
 8002de6:	409a      	lsls	r2, r3
 8002de8:	4b2b      	ldr	r3, [pc, #172]	; (8002e98 <xTaskResumeAll+0x120>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4313      	orrs	r3, r2
 8002dee:	4a2a      	ldr	r2, [pc, #168]	; (8002e98 <xTaskResumeAll+0x120>)
 8002df0:	6013      	str	r3, [r2, #0]
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002df6:	4613      	mov	r3, r2
 8002df8:	009b      	lsls	r3, r3, #2
 8002dfa:	4413      	add	r3, r2
 8002dfc:	009b      	lsls	r3, r3, #2
 8002dfe:	4a27      	ldr	r2, [pc, #156]	; (8002e9c <xTaskResumeAll+0x124>)
 8002e00:	441a      	add	r2, r3
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	3304      	adds	r3, #4
 8002e06:	4619      	mov	r1, r3
 8002e08:	4610      	mov	r0, r2
 8002e0a:	f7ff fd01 	bl	8002810 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e12:	4b23      	ldr	r3, [pc, #140]	; (8002ea0 <xTaskResumeAll+0x128>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e18:	429a      	cmp	r2, r3
 8002e1a:	d302      	bcc.n	8002e22 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8002e1c:	4b21      	ldr	r3, [pc, #132]	; (8002ea4 <xTaskResumeAll+0x12c>)
 8002e1e:	2201      	movs	r2, #1
 8002e20:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002e22:	4b1c      	ldr	r3, [pc, #112]	; (8002e94 <xTaskResumeAll+0x11c>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d1cc      	bne.n	8002dc4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d001      	beq.n	8002e34 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002e30:	f000 f9c0 	bl	80031b4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8002e34:	4b1c      	ldr	r3, [pc, #112]	; (8002ea8 <xTaskResumeAll+0x130>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d010      	beq.n	8002e62 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002e40:	f000 f844 	bl	8002ecc <xTaskIncrementTick>
 8002e44:	4603      	mov	r3, r0
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d002      	beq.n	8002e50 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8002e4a:	4b16      	ldr	r3, [pc, #88]	; (8002ea4 <xTaskResumeAll+0x12c>)
 8002e4c:	2201      	movs	r2, #1
 8002e4e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	3b01      	subs	r3, #1
 8002e54:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d1f1      	bne.n	8002e40 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8002e5c:	4b12      	ldr	r3, [pc, #72]	; (8002ea8 <xTaskResumeAll+0x130>)
 8002e5e:	2200      	movs	r2, #0
 8002e60:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002e62:	4b10      	ldr	r3, [pc, #64]	; (8002ea4 <xTaskResumeAll+0x12c>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d009      	beq.n	8002e7e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002e6e:	4b0f      	ldr	r3, [pc, #60]	; (8002eac <xTaskResumeAll+0x134>)
 8002e70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e74:	601a      	str	r2, [r3, #0]
 8002e76:	f3bf 8f4f 	dsb	sy
 8002e7a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002e7e:	f000 fb4f 	bl	8003520 <vPortExitCritical>

	return xAlreadyYielded;
 8002e82:	68bb      	ldr	r3, [r7, #8]
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	3710      	adds	r7, #16
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bd80      	pop	{r7, pc}
 8002e8c:	200002e0 	.word	0x200002e0
 8002e90:	200002b8 	.word	0x200002b8
 8002e94:	200002a4 	.word	0x200002a4
 8002e98:	200002c0 	.word	0x200002c0
 8002e9c:	200001e8 	.word	0x200001e8
 8002ea0:	200001e4 	.word	0x200001e4
 8002ea4:	200002cc 	.word	0x200002cc
 8002ea8:	200002c8 	.word	0x200002c8
 8002eac:	e000ed04 	.word	0xe000ed04

08002eb0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b083      	sub	sp, #12
 8002eb4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8002eb6:	4b04      	ldr	r3, [pc, #16]	; (8002ec8 <xTaskGetTickCount+0x18>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8002ebc:	687b      	ldr	r3, [r7, #4]
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	370c      	adds	r7, #12
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bc80      	pop	{r7}
 8002ec6:	4770      	bx	lr
 8002ec8:	200002bc 	.word	0x200002bc

08002ecc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b086      	sub	sp, #24
 8002ed0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002ed6:	4b51      	ldr	r3, [pc, #324]	; (800301c <xTaskIncrementTick+0x150>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	f040 808d 	bne.w	8002ffa <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002ee0:	4b4f      	ldr	r3, [pc, #316]	; (8003020 <xTaskIncrementTick+0x154>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	3301      	adds	r3, #1
 8002ee6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002ee8:	4a4d      	ldr	r2, [pc, #308]	; (8003020 <xTaskIncrementTick+0x154>)
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002eee:	693b      	ldr	r3, [r7, #16]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d120      	bne.n	8002f36 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8002ef4:	4b4b      	ldr	r3, [pc, #300]	; (8003024 <xTaskIncrementTick+0x158>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d00a      	beq.n	8002f14 <xTaskIncrementTick+0x48>
	__asm volatile
 8002efe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f02:	f383 8811 	msr	BASEPRI, r3
 8002f06:	f3bf 8f6f 	isb	sy
 8002f0a:	f3bf 8f4f 	dsb	sy
 8002f0e:	603b      	str	r3, [r7, #0]
}
 8002f10:	bf00      	nop
 8002f12:	e7fe      	b.n	8002f12 <xTaskIncrementTick+0x46>
 8002f14:	4b43      	ldr	r3, [pc, #268]	; (8003024 <xTaskIncrementTick+0x158>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	60fb      	str	r3, [r7, #12]
 8002f1a:	4b43      	ldr	r3, [pc, #268]	; (8003028 <xTaskIncrementTick+0x15c>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a41      	ldr	r2, [pc, #260]	; (8003024 <xTaskIncrementTick+0x158>)
 8002f20:	6013      	str	r3, [r2, #0]
 8002f22:	4a41      	ldr	r2, [pc, #260]	; (8003028 <xTaskIncrementTick+0x15c>)
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	6013      	str	r3, [r2, #0]
 8002f28:	4b40      	ldr	r3, [pc, #256]	; (800302c <xTaskIncrementTick+0x160>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	3301      	adds	r3, #1
 8002f2e:	4a3f      	ldr	r2, [pc, #252]	; (800302c <xTaskIncrementTick+0x160>)
 8002f30:	6013      	str	r3, [r2, #0]
 8002f32:	f000 f93f 	bl	80031b4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002f36:	4b3e      	ldr	r3, [pc, #248]	; (8003030 <xTaskIncrementTick+0x164>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	693a      	ldr	r2, [r7, #16]
 8002f3c:	429a      	cmp	r2, r3
 8002f3e:	d34d      	bcc.n	8002fdc <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002f40:	4b38      	ldr	r3, [pc, #224]	; (8003024 <xTaskIncrementTick+0x158>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d101      	bne.n	8002f4e <xTaskIncrementTick+0x82>
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e000      	b.n	8002f50 <xTaskIncrementTick+0x84>
 8002f4e:	2300      	movs	r3, #0
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d004      	beq.n	8002f5e <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002f54:	4b36      	ldr	r3, [pc, #216]	; (8003030 <xTaskIncrementTick+0x164>)
 8002f56:	f04f 32ff 	mov.w	r2, #4294967295
 8002f5a:	601a      	str	r2, [r3, #0]
					break;
 8002f5c:	e03e      	b.n	8002fdc <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002f5e:	4b31      	ldr	r3, [pc, #196]	; (8003024 <xTaskIncrementTick+0x158>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	68db      	ldr	r3, [r3, #12]
 8002f64:	68db      	ldr	r3, [r3, #12]
 8002f66:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002f6e:	693a      	ldr	r2, [r7, #16]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d203      	bcs.n	8002f7e <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002f76:	4a2e      	ldr	r2, [pc, #184]	; (8003030 <xTaskIncrementTick+0x164>)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6013      	str	r3, [r2, #0]
						break;
 8002f7c:	e02e      	b.n	8002fdc <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002f7e:	68bb      	ldr	r3, [r7, #8]
 8002f80:	3304      	adds	r3, #4
 8002f82:	4618      	mov	r0, r3
 8002f84:	f7ff fc9f 	bl	80028c6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002f88:	68bb      	ldr	r3, [r7, #8]
 8002f8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d004      	beq.n	8002f9a <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	3318      	adds	r3, #24
 8002f94:	4618      	mov	r0, r3
 8002f96:	f7ff fc96 	bl	80028c6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002f9a:	68bb      	ldr	r3, [r7, #8]
 8002f9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	409a      	lsls	r2, r3
 8002fa2:	4b24      	ldr	r3, [pc, #144]	; (8003034 <xTaskIncrementTick+0x168>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	4a22      	ldr	r2, [pc, #136]	; (8003034 <xTaskIncrementTick+0x168>)
 8002faa:	6013      	str	r3, [r2, #0]
 8002fac:	68bb      	ldr	r3, [r7, #8]
 8002fae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fb0:	4613      	mov	r3, r2
 8002fb2:	009b      	lsls	r3, r3, #2
 8002fb4:	4413      	add	r3, r2
 8002fb6:	009b      	lsls	r3, r3, #2
 8002fb8:	4a1f      	ldr	r2, [pc, #124]	; (8003038 <xTaskIncrementTick+0x16c>)
 8002fba:	441a      	add	r2, r3
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	3304      	adds	r3, #4
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	4610      	mov	r0, r2
 8002fc4:	f7ff fc24 	bl	8002810 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fcc:	4b1b      	ldr	r3, [pc, #108]	; (800303c <xTaskIncrementTick+0x170>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fd2:	429a      	cmp	r2, r3
 8002fd4:	d3b4      	bcc.n	8002f40 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002fda:	e7b1      	b.n	8002f40 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002fdc:	4b17      	ldr	r3, [pc, #92]	; (800303c <xTaskIncrementTick+0x170>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fe2:	4915      	ldr	r1, [pc, #84]	; (8003038 <xTaskIncrementTick+0x16c>)
 8002fe4:	4613      	mov	r3, r2
 8002fe6:	009b      	lsls	r3, r3, #2
 8002fe8:	4413      	add	r3, r2
 8002fea:	009b      	lsls	r3, r3, #2
 8002fec:	440b      	add	r3, r1
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	2b01      	cmp	r3, #1
 8002ff2:	d907      	bls.n	8003004 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	617b      	str	r3, [r7, #20]
 8002ff8:	e004      	b.n	8003004 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8002ffa:	4b11      	ldr	r3, [pc, #68]	; (8003040 <xTaskIncrementTick+0x174>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	3301      	adds	r3, #1
 8003000:	4a0f      	ldr	r2, [pc, #60]	; (8003040 <xTaskIncrementTick+0x174>)
 8003002:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8003004:	4b0f      	ldr	r3, [pc, #60]	; (8003044 <xTaskIncrementTick+0x178>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d001      	beq.n	8003010 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 800300c:	2301      	movs	r3, #1
 800300e:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8003010:	697b      	ldr	r3, [r7, #20]
}
 8003012:	4618      	mov	r0, r3
 8003014:	3718      	adds	r7, #24
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop
 800301c:	200002e0 	.word	0x200002e0
 8003020:	200002bc 	.word	0x200002bc
 8003024:	2000029c 	.word	0x2000029c
 8003028:	200002a0 	.word	0x200002a0
 800302c:	200002d0 	.word	0x200002d0
 8003030:	200002d8 	.word	0x200002d8
 8003034:	200002c0 	.word	0x200002c0
 8003038:	200001e8 	.word	0x200001e8
 800303c:	200001e4 	.word	0x200001e4
 8003040:	200002c8 	.word	0x200002c8
 8003044:	200002cc 	.word	0x200002cc

08003048 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003048:	b480      	push	{r7}
 800304a:	b087      	sub	sp, #28
 800304c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800304e:	4b29      	ldr	r3, [pc, #164]	; (80030f4 <vTaskSwitchContext+0xac>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d003      	beq.n	800305e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003056:	4b28      	ldr	r3, [pc, #160]	; (80030f8 <vTaskSwitchContext+0xb0>)
 8003058:	2201      	movs	r2, #1
 800305a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800305c:	e044      	b.n	80030e8 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800305e:	4b26      	ldr	r3, [pc, #152]	; (80030f8 <vTaskSwitchContext+0xb0>)
 8003060:	2200      	movs	r2, #0
 8003062:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003064:	4b25      	ldr	r3, [pc, #148]	; (80030fc <vTaskSwitchContext+0xb4>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	fab3 f383 	clz	r3, r3
 8003070:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8003072:	7afb      	ldrb	r3, [r7, #11]
 8003074:	f1c3 031f 	rsb	r3, r3, #31
 8003078:	617b      	str	r3, [r7, #20]
 800307a:	4921      	ldr	r1, [pc, #132]	; (8003100 <vTaskSwitchContext+0xb8>)
 800307c:	697a      	ldr	r2, [r7, #20]
 800307e:	4613      	mov	r3, r2
 8003080:	009b      	lsls	r3, r3, #2
 8003082:	4413      	add	r3, r2
 8003084:	009b      	lsls	r3, r3, #2
 8003086:	440b      	add	r3, r1
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d10a      	bne.n	80030a4 <vTaskSwitchContext+0x5c>
	__asm volatile
 800308e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003092:	f383 8811 	msr	BASEPRI, r3
 8003096:	f3bf 8f6f 	isb	sy
 800309a:	f3bf 8f4f 	dsb	sy
 800309e:	607b      	str	r3, [r7, #4]
}
 80030a0:	bf00      	nop
 80030a2:	e7fe      	b.n	80030a2 <vTaskSwitchContext+0x5a>
 80030a4:	697a      	ldr	r2, [r7, #20]
 80030a6:	4613      	mov	r3, r2
 80030a8:	009b      	lsls	r3, r3, #2
 80030aa:	4413      	add	r3, r2
 80030ac:	009b      	lsls	r3, r3, #2
 80030ae:	4a14      	ldr	r2, [pc, #80]	; (8003100 <vTaskSwitchContext+0xb8>)
 80030b0:	4413      	add	r3, r2
 80030b2:	613b      	str	r3, [r7, #16]
 80030b4:	693b      	ldr	r3, [r7, #16]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	685a      	ldr	r2, [r3, #4]
 80030ba:	693b      	ldr	r3, [r7, #16]
 80030bc:	605a      	str	r2, [r3, #4]
 80030be:	693b      	ldr	r3, [r7, #16]
 80030c0:	685a      	ldr	r2, [r3, #4]
 80030c2:	693b      	ldr	r3, [r7, #16]
 80030c4:	3308      	adds	r3, #8
 80030c6:	429a      	cmp	r2, r3
 80030c8:	d104      	bne.n	80030d4 <vTaskSwitchContext+0x8c>
 80030ca:	693b      	ldr	r3, [r7, #16]
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	685a      	ldr	r2, [r3, #4]
 80030d0:	693b      	ldr	r3, [r7, #16]
 80030d2:	605a      	str	r2, [r3, #4]
 80030d4:	693b      	ldr	r3, [r7, #16]
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	68db      	ldr	r3, [r3, #12]
 80030da:	4a0a      	ldr	r2, [pc, #40]	; (8003104 <vTaskSwitchContext+0xbc>)
 80030dc:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80030de:	4b09      	ldr	r3, [pc, #36]	; (8003104 <vTaskSwitchContext+0xbc>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	3344      	adds	r3, #68	; 0x44
 80030e4:	4a08      	ldr	r2, [pc, #32]	; (8003108 <vTaskSwitchContext+0xc0>)
 80030e6:	6013      	str	r3, [r2, #0]
}
 80030e8:	bf00      	nop
 80030ea:	371c      	adds	r7, #28
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bc80      	pop	{r7}
 80030f0:	4770      	bx	lr
 80030f2:	bf00      	nop
 80030f4:	200002e0 	.word	0x200002e0
 80030f8:	200002cc 	.word	0x200002cc
 80030fc:	200002c0 	.word	0x200002c0
 8003100:	200001e8 	.word	0x200001e8
 8003104:	200001e4 	.word	0x200001e4
 8003108:	20000060 	.word	0x20000060

0800310c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b082      	sub	sp, #8
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003114:	f000 f848 	bl	80031a8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003118:	4b06      	ldr	r3, [pc, #24]	; (8003134 <prvIdleTask+0x28>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	2b01      	cmp	r3, #1
 800311e:	d9f9      	bls.n	8003114 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003120:	4b05      	ldr	r3, [pc, #20]	; (8003138 <prvIdleTask+0x2c>)
 8003122:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003126:	601a      	str	r2, [r3, #0]
 8003128:	f3bf 8f4f 	dsb	sy
 800312c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003130:	e7f0      	b.n	8003114 <prvIdleTask+0x8>
 8003132:	bf00      	nop
 8003134:	200001e8 	.word	0x200001e8
 8003138:	e000ed04 	.word	0xe000ed04

0800313c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b082      	sub	sp, #8
 8003140:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003142:	2300      	movs	r3, #0
 8003144:	607b      	str	r3, [r7, #4]
 8003146:	e00c      	b.n	8003162 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003148:	687a      	ldr	r2, [r7, #4]
 800314a:	4613      	mov	r3, r2
 800314c:	009b      	lsls	r3, r3, #2
 800314e:	4413      	add	r3, r2
 8003150:	009b      	lsls	r3, r3, #2
 8003152:	4a0f      	ldr	r2, [pc, #60]	; (8003190 <prvInitialiseTaskLists+0x54>)
 8003154:	4413      	add	r3, r2
 8003156:	4618      	mov	r0, r3
 8003158:	f7ff fb2f 	bl	80027ba <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	3301      	adds	r3, #1
 8003160:	607b      	str	r3, [r7, #4]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2b06      	cmp	r3, #6
 8003166:	d9ef      	bls.n	8003148 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003168:	480a      	ldr	r0, [pc, #40]	; (8003194 <prvInitialiseTaskLists+0x58>)
 800316a:	f7ff fb26 	bl	80027ba <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800316e:	480a      	ldr	r0, [pc, #40]	; (8003198 <prvInitialiseTaskLists+0x5c>)
 8003170:	f7ff fb23 	bl	80027ba <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003174:	4809      	ldr	r0, [pc, #36]	; (800319c <prvInitialiseTaskLists+0x60>)
 8003176:	f7ff fb20 	bl	80027ba <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800317a:	4b09      	ldr	r3, [pc, #36]	; (80031a0 <prvInitialiseTaskLists+0x64>)
 800317c:	4a05      	ldr	r2, [pc, #20]	; (8003194 <prvInitialiseTaskLists+0x58>)
 800317e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003180:	4b08      	ldr	r3, [pc, #32]	; (80031a4 <prvInitialiseTaskLists+0x68>)
 8003182:	4a05      	ldr	r2, [pc, #20]	; (8003198 <prvInitialiseTaskLists+0x5c>)
 8003184:	601a      	str	r2, [r3, #0]
}
 8003186:	bf00      	nop
 8003188:	3708      	adds	r7, #8
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}
 800318e:	bf00      	nop
 8003190:	200001e8 	.word	0x200001e8
 8003194:	20000274 	.word	0x20000274
 8003198:	20000288 	.word	0x20000288
 800319c:	200002a4 	.word	0x200002a4
 80031a0:	2000029c 	.word	0x2000029c
 80031a4:	200002a0 	.word	0x200002a0

080031a8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80031a8:	b480      	push	{r7}
 80031aa:	af00      	add	r7, sp, #0

			prvDeleteTCB( pxTCB );
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80031ac:	bf00      	nop
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bc80      	pop	{r7}
 80031b2:	4770      	bx	lr

080031b4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80031b4:	b480      	push	{r7}
 80031b6:	b083      	sub	sp, #12
 80031b8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80031ba:	4b0e      	ldr	r3, [pc, #56]	; (80031f4 <prvResetNextTaskUnblockTime+0x40>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d101      	bne.n	80031c8 <prvResetNextTaskUnblockTime+0x14>
 80031c4:	2301      	movs	r3, #1
 80031c6:	e000      	b.n	80031ca <prvResetNextTaskUnblockTime+0x16>
 80031c8:	2300      	movs	r3, #0
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d004      	beq.n	80031d8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80031ce:	4b0a      	ldr	r3, [pc, #40]	; (80031f8 <prvResetNextTaskUnblockTime+0x44>)
 80031d0:	f04f 32ff 	mov.w	r2, #4294967295
 80031d4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80031d6:	e008      	b.n	80031ea <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80031d8:	4b06      	ldr	r3, [pc, #24]	; (80031f4 <prvResetNextTaskUnblockTime+0x40>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	68db      	ldr	r3, [r3, #12]
 80031de:	68db      	ldr	r3, [r3, #12]
 80031e0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	4a04      	ldr	r2, [pc, #16]	; (80031f8 <prvResetNextTaskUnblockTime+0x44>)
 80031e8:	6013      	str	r3, [r2, #0]
}
 80031ea:	bf00      	nop
 80031ec:	370c      	adds	r7, #12
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bc80      	pop	{r7}
 80031f2:	4770      	bx	lr
 80031f4:	2000029c 	.word	0x2000029c
 80031f8:	200002d8 	.word	0x200002d8

080031fc <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b084      	sub	sp, #16
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
 8003204:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003206:	4b21      	ldr	r3, [pc, #132]	; (800328c <prvAddCurrentTaskToDelayedList+0x90>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800320c:	4b20      	ldr	r3, [pc, #128]	; (8003290 <prvAddCurrentTaskToDelayedList+0x94>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	3304      	adds	r3, #4
 8003212:	4618      	mov	r0, r3
 8003214:	f7ff fb57 	bl	80028c6 <uxListRemove>
 8003218:	4603      	mov	r3, r0
 800321a:	2b00      	cmp	r3, #0
 800321c:	d10b      	bne.n	8003236 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800321e:	4b1c      	ldr	r3, [pc, #112]	; (8003290 <prvAddCurrentTaskToDelayedList+0x94>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003224:	2201      	movs	r2, #1
 8003226:	fa02 f303 	lsl.w	r3, r2, r3
 800322a:	43da      	mvns	r2, r3
 800322c:	4b19      	ldr	r3, [pc, #100]	; (8003294 <prvAddCurrentTaskToDelayedList+0x98>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4013      	ands	r3, r2
 8003232:	4a18      	ldr	r2, [pc, #96]	; (8003294 <prvAddCurrentTaskToDelayedList+0x98>)
 8003234:	6013      	str	r3, [r2, #0]
	#else /* INCLUDE_vTaskSuspend */
	{
		/* Calculate the time at which the task should be woken if the event
		does not occur.  This may overflow but this doesn't matter, the kernel
		will manage it correctly. */
		xTimeToWake = xConstTickCount + xTicksToWait;
 8003236:	68fa      	ldr	r2, [r7, #12]
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	4413      	add	r3, r2
 800323c:	60bb      	str	r3, [r7, #8]

		/* The list item will be inserted in wake time order. */
		listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800323e:	4b14      	ldr	r3, [pc, #80]	; (8003290 <prvAddCurrentTaskToDelayedList+0x94>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	68ba      	ldr	r2, [r7, #8]
 8003244:	605a      	str	r2, [r3, #4]

		if( xTimeToWake < xConstTickCount )
 8003246:	68ba      	ldr	r2, [r7, #8]
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	429a      	cmp	r2, r3
 800324c:	d209      	bcs.n	8003262 <prvAddCurrentTaskToDelayedList+0x66>
		{
			/* Wake time has overflowed.  Place this item in the overflow list. */
			vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800324e:	4b12      	ldr	r3, [pc, #72]	; (8003298 <prvAddCurrentTaskToDelayedList+0x9c>)
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	4b0f      	ldr	r3, [pc, #60]	; (8003290 <prvAddCurrentTaskToDelayedList+0x94>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	3304      	adds	r3, #4
 8003258:	4619      	mov	r1, r3
 800325a:	4610      	mov	r0, r2
 800325c:	f7ff fafb 	bl	8002856 <vListInsert>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003260:	e010      	b.n	8003284 <prvAddCurrentTaskToDelayedList+0x88>
			vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003262:	4b0e      	ldr	r3, [pc, #56]	; (800329c <prvAddCurrentTaskToDelayedList+0xa0>)
 8003264:	681a      	ldr	r2, [r3, #0]
 8003266:	4b0a      	ldr	r3, [pc, #40]	; (8003290 <prvAddCurrentTaskToDelayedList+0x94>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	3304      	adds	r3, #4
 800326c:	4619      	mov	r1, r3
 800326e:	4610      	mov	r0, r2
 8003270:	f7ff faf1 	bl	8002856 <vListInsert>
			if( xTimeToWake < xNextTaskUnblockTime )
 8003274:	4b0a      	ldr	r3, [pc, #40]	; (80032a0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	68ba      	ldr	r2, [r7, #8]
 800327a:	429a      	cmp	r2, r3
 800327c:	d202      	bcs.n	8003284 <prvAddCurrentTaskToDelayedList+0x88>
				xNextTaskUnblockTime = xTimeToWake;
 800327e:	4a08      	ldr	r2, [pc, #32]	; (80032a0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003280:	68bb      	ldr	r3, [r7, #8]
 8003282:	6013      	str	r3, [r2, #0]
}
 8003284:	bf00      	nop
 8003286:	3710      	adds	r7, #16
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}
 800328c:	200002bc 	.word	0x200002bc
 8003290:	200001e4 	.word	0x200001e4
 8003294:	200002c0 	.word	0x200002c0
 8003298:	200002a0 	.word	0x200002a0
 800329c:	2000029c 	.word	0x2000029c
 80032a0:	200002d8 	.word	0x200002d8

080032a4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80032a4:	b480      	push	{r7}
 80032a6:	b085      	sub	sp, #20
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	60f8      	str	r0, [r7, #12]
 80032ac:	60b9      	str	r1, [r7, #8]
 80032ae:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	3b04      	subs	r3, #4
 80032b4:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80032bc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	3b04      	subs	r3, #4
 80032c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	f023 0201 	bic.w	r2, r3, #1
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	3b04      	subs	r3, #4
 80032d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80032d4:	4a08      	ldr	r2, [pc, #32]	; (80032f8 <pxPortInitialiseStack+0x54>)
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	3b14      	subs	r3, #20
 80032de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80032e0:	687a      	ldr	r2, [r7, #4]
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	3b20      	subs	r3, #32
 80032ea:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80032ec:	68fb      	ldr	r3, [r7, #12]
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	3714      	adds	r7, #20
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bc80      	pop	{r7}
 80032f6:	4770      	bx	lr
 80032f8:	080032fd 	.word	0x080032fd

080032fc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80032fc:	b480      	push	{r7}
 80032fe:	b085      	sub	sp, #20
 8003300:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8003302:	2300      	movs	r3, #0
 8003304:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003306:	4b12      	ldr	r3, [pc, #72]	; (8003350 <prvTaskExitError+0x54>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800330e:	d00a      	beq.n	8003326 <prvTaskExitError+0x2a>
	__asm volatile
 8003310:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003314:	f383 8811 	msr	BASEPRI, r3
 8003318:	f3bf 8f6f 	isb	sy
 800331c:	f3bf 8f4f 	dsb	sy
 8003320:	60fb      	str	r3, [r7, #12]
}
 8003322:	bf00      	nop
 8003324:	e7fe      	b.n	8003324 <prvTaskExitError+0x28>
	__asm volatile
 8003326:	f04f 0350 	mov.w	r3, #80	; 0x50
 800332a:	f383 8811 	msr	BASEPRI, r3
 800332e:	f3bf 8f6f 	isb	sy
 8003332:	f3bf 8f4f 	dsb	sy
 8003336:	60bb      	str	r3, [r7, #8]
}
 8003338:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800333a:	bf00      	nop
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d0fc      	beq.n	800333c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003342:	bf00      	nop
 8003344:	bf00      	nop
 8003346:	3714      	adds	r7, #20
 8003348:	46bd      	mov	sp, r7
 800334a:	bc80      	pop	{r7}
 800334c:	4770      	bx	lr
 800334e:	bf00      	nop
 8003350:	20000010 	.word	0x20000010
	...

08003360 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003360:	4b07      	ldr	r3, [pc, #28]	; (8003380 <pxCurrentTCBConst2>)
 8003362:	6819      	ldr	r1, [r3, #0]
 8003364:	6808      	ldr	r0, [r1, #0]
 8003366:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800336a:	f380 8809 	msr	PSP, r0
 800336e:	f3bf 8f6f 	isb	sy
 8003372:	f04f 0000 	mov.w	r0, #0
 8003376:	f380 8811 	msr	BASEPRI, r0
 800337a:	f04e 0e0d 	orr.w	lr, lr, #13
 800337e:	4770      	bx	lr

08003380 <pxCurrentTCBConst2>:
 8003380:	200001e4 	.word	0x200001e4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003384:	bf00      	nop
 8003386:	bf00      	nop

08003388 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8003388:	4806      	ldr	r0, [pc, #24]	; (80033a4 <prvPortStartFirstTask+0x1c>)
 800338a:	6800      	ldr	r0, [r0, #0]
 800338c:	6800      	ldr	r0, [r0, #0]
 800338e:	f380 8808 	msr	MSP, r0
 8003392:	b662      	cpsie	i
 8003394:	b661      	cpsie	f
 8003396:	f3bf 8f4f 	dsb	sy
 800339a:	f3bf 8f6f 	isb	sy
 800339e:	df00      	svc	0
 80033a0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80033a2:	bf00      	nop
 80033a4:	e000ed08 	.word	0xe000ed08

080033a8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b084      	sub	sp, #16
 80033ac:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80033ae:	4b32      	ldr	r3, [pc, #200]	; (8003478 <xPortStartScheduler+0xd0>)
 80033b0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	781b      	ldrb	r3, [r3, #0]
 80033b6:	b2db      	uxtb	r3, r3
 80033b8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	22ff      	movs	r2, #255	; 0xff
 80033be:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	781b      	ldrb	r3, [r3, #0]
 80033c4:	b2db      	uxtb	r3, r3
 80033c6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80033c8:	78fb      	ldrb	r3, [r7, #3]
 80033ca:	b2db      	uxtb	r3, r3
 80033cc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80033d0:	b2da      	uxtb	r2, r3
 80033d2:	4b2a      	ldr	r3, [pc, #168]	; (800347c <xPortStartScheduler+0xd4>)
 80033d4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80033d6:	4b2a      	ldr	r3, [pc, #168]	; (8003480 <xPortStartScheduler+0xd8>)
 80033d8:	2207      	movs	r2, #7
 80033da:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80033dc:	e009      	b.n	80033f2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80033de:	4b28      	ldr	r3, [pc, #160]	; (8003480 <xPortStartScheduler+0xd8>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	3b01      	subs	r3, #1
 80033e4:	4a26      	ldr	r2, [pc, #152]	; (8003480 <xPortStartScheduler+0xd8>)
 80033e6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80033e8:	78fb      	ldrb	r3, [r7, #3]
 80033ea:	b2db      	uxtb	r3, r3
 80033ec:	005b      	lsls	r3, r3, #1
 80033ee:	b2db      	uxtb	r3, r3
 80033f0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80033f2:	78fb      	ldrb	r3, [r7, #3]
 80033f4:	b2db      	uxtb	r3, r3
 80033f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033fa:	2b80      	cmp	r3, #128	; 0x80
 80033fc:	d0ef      	beq.n	80033de <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80033fe:	4b20      	ldr	r3, [pc, #128]	; (8003480 <xPortStartScheduler+0xd8>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f1c3 0307 	rsb	r3, r3, #7
 8003406:	2b04      	cmp	r3, #4
 8003408:	d00a      	beq.n	8003420 <xPortStartScheduler+0x78>
	__asm volatile
 800340a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800340e:	f383 8811 	msr	BASEPRI, r3
 8003412:	f3bf 8f6f 	isb	sy
 8003416:	f3bf 8f4f 	dsb	sy
 800341a:	60bb      	str	r3, [r7, #8]
}
 800341c:	bf00      	nop
 800341e:	e7fe      	b.n	800341e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003420:	4b17      	ldr	r3, [pc, #92]	; (8003480 <xPortStartScheduler+0xd8>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	021b      	lsls	r3, r3, #8
 8003426:	4a16      	ldr	r2, [pc, #88]	; (8003480 <xPortStartScheduler+0xd8>)
 8003428:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800342a:	4b15      	ldr	r3, [pc, #84]	; (8003480 <xPortStartScheduler+0xd8>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003432:	4a13      	ldr	r2, [pc, #76]	; (8003480 <xPortStartScheduler+0xd8>)
 8003434:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	b2da      	uxtb	r2, r3
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800343e:	4b11      	ldr	r3, [pc, #68]	; (8003484 <xPortStartScheduler+0xdc>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a10      	ldr	r2, [pc, #64]	; (8003484 <xPortStartScheduler+0xdc>)
 8003444:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003448:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800344a:	4b0e      	ldr	r3, [pc, #56]	; (8003484 <xPortStartScheduler+0xdc>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4a0d      	ldr	r2, [pc, #52]	; (8003484 <xPortStartScheduler+0xdc>)
 8003450:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8003454:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003456:	f000 f8d1 	bl	80035fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800345a:	4b0b      	ldr	r3, [pc, #44]	; (8003488 <xPortStartScheduler+0xe0>)
 800345c:	2200      	movs	r2, #0
 800345e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003460:	f7ff ff92 	bl	8003388 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003464:	f7ff fdf0 	bl	8003048 <vTaskSwitchContext>
	prvTaskExitError();
 8003468:	f7ff ff48 	bl	80032fc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800346c:	2300      	movs	r3, #0
}
 800346e:	4618      	mov	r0, r3
 8003470:	3710      	adds	r7, #16
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}
 8003476:	bf00      	nop
 8003478:	e000e400 	.word	0xe000e400
 800347c:	200002e4 	.word	0x200002e4
 8003480:	200002e8 	.word	0x200002e8
 8003484:	e000ed20 	.word	0xe000ed20
 8003488:	20000010 	.word	0x20000010

0800348c <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
 800348c:	b480      	push	{r7}
 800348e:	b083      	sub	sp, #12
 8003490:	af00      	add	r7, sp, #0
	/* Not implemented in ports where there is nothing to return to.
	Artificially force an assert. */
	configASSERT( uxCriticalNesting == 1000UL );
 8003492:	4b0a      	ldr	r3, [pc, #40]	; (80034bc <vPortEndScheduler+0x30>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800349a:	d00a      	beq.n	80034b2 <vPortEndScheduler+0x26>
	__asm volatile
 800349c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034a0:	f383 8811 	msr	BASEPRI, r3
 80034a4:	f3bf 8f6f 	isb	sy
 80034a8:	f3bf 8f4f 	dsb	sy
 80034ac:	607b      	str	r3, [r7, #4]
}
 80034ae:	bf00      	nop
 80034b0:	e7fe      	b.n	80034b0 <vPortEndScheduler+0x24>
}
 80034b2:	bf00      	nop
 80034b4:	370c      	adds	r7, #12
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bc80      	pop	{r7}
 80034ba:	4770      	bx	lr
 80034bc:	20000010 	.word	0x20000010

080034c0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80034c0:	b480      	push	{r7}
 80034c2:	b083      	sub	sp, #12
 80034c4:	af00      	add	r7, sp, #0
	__asm volatile
 80034c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034ca:	f383 8811 	msr	BASEPRI, r3
 80034ce:	f3bf 8f6f 	isb	sy
 80034d2:	f3bf 8f4f 	dsb	sy
 80034d6:	607b      	str	r3, [r7, #4]
}
 80034d8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80034da:	4b0f      	ldr	r3, [pc, #60]	; (8003518 <vPortEnterCritical+0x58>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	3301      	adds	r3, #1
 80034e0:	4a0d      	ldr	r2, [pc, #52]	; (8003518 <vPortEnterCritical+0x58>)
 80034e2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80034e4:	4b0c      	ldr	r3, [pc, #48]	; (8003518 <vPortEnterCritical+0x58>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	2b01      	cmp	r3, #1
 80034ea:	d10f      	bne.n	800350c <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80034ec:	4b0b      	ldr	r3, [pc, #44]	; (800351c <vPortEnterCritical+0x5c>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	b2db      	uxtb	r3, r3
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d00a      	beq.n	800350c <vPortEnterCritical+0x4c>
	__asm volatile
 80034f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034fa:	f383 8811 	msr	BASEPRI, r3
 80034fe:	f3bf 8f6f 	isb	sy
 8003502:	f3bf 8f4f 	dsb	sy
 8003506:	603b      	str	r3, [r7, #0]
}
 8003508:	bf00      	nop
 800350a:	e7fe      	b.n	800350a <vPortEnterCritical+0x4a>
	}
}
 800350c:	bf00      	nop
 800350e:	370c      	adds	r7, #12
 8003510:	46bd      	mov	sp, r7
 8003512:	bc80      	pop	{r7}
 8003514:	4770      	bx	lr
 8003516:	bf00      	nop
 8003518:	20000010 	.word	0x20000010
 800351c:	e000ed04 	.word	0xe000ed04

08003520 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003520:	b480      	push	{r7}
 8003522:	b083      	sub	sp, #12
 8003524:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003526:	4b11      	ldr	r3, [pc, #68]	; (800356c <vPortExitCritical+0x4c>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d10a      	bne.n	8003544 <vPortExitCritical+0x24>
	__asm volatile
 800352e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003532:	f383 8811 	msr	BASEPRI, r3
 8003536:	f3bf 8f6f 	isb	sy
 800353a:	f3bf 8f4f 	dsb	sy
 800353e:	607b      	str	r3, [r7, #4]
}
 8003540:	bf00      	nop
 8003542:	e7fe      	b.n	8003542 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8003544:	4b09      	ldr	r3, [pc, #36]	; (800356c <vPortExitCritical+0x4c>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	3b01      	subs	r3, #1
 800354a:	4a08      	ldr	r2, [pc, #32]	; (800356c <vPortExitCritical+0x4c>)
 800354c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800354e:	4b07      	ldr	r3, [pc, #28]	; (800356c <vPortExitCritical+0x4c>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d105      	bne.n	8003562 <vPortExitCritical+0x42>
 8003556:	2300      	movs	r3, #0
 8003558:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003560:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8003562:	bf00      	nop
 8003564:	370c      	adds	r7, #12
 8003566:	46bd      	mov	sp, r7
 8003568:	bc80      	pop	{r7}
 800356a:	4770      	bx	lr
 800356c:	20000010 	.word	0x20000010

08003570 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003570:	f3ef 8009 	mrs	r0, PSP
 8003574:	f3bf 8f6f 	isb	sy
 8003578:	4b0d      	ldr	r3, [pc, #52]	; (80035b0 <pxCurrentTCBConst>)
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003580:	6010      	str	r0, [r2, #0]
 8003582:	e92d 4008 	stmdb	sp!, {r3, lr}
 8003586:	f04f 0050 	mov.w	r0, #80	; 0x50
 800358a:	f380 8811 	msr	BASEPRI, r0
 800358e:	f7ff fd5b 	bl	8003048 <vTaskSwitchContext>
 8003592:	f04f 0000 	mov.w	r0, #0
 8003596:	f380 8811 	msr	BASEPRI, r0
 800359a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800359e:	6819      	ldr	r1, [r3, #0]
 80035a0:	6808      	ldr	r0, [r1, #0]
 80035a2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80035a6:	f380 8809 	msr	PSP, r0
 80035aa:	f3bf 8f6f 	isb	sy
 80035ae:	4770      	bx	lr

080035b0 <pxCurrentTCBConst>:
 80035b0:	200001e4 	.word	0x200001e4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80035b4:	bf00      	nop
 80035b6:	bf00      	nop

080035b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b082      	sub	sp, #8
 80035bc:	af00      	add	r7, sp, #0
	__asm volatile
 80035be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035c2:	f383 8811 	msr	BASEPRI, r3
 80035c6:	f3bf 8f6f 	isb	sy
 80035ca:	f3bf 8f4f 	dsb	sy
 80035ce:	607b      	str	r3, [r7, #4]
}
 80035d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80035d2:	f7ff fc7b 	bl	8002ecc <xTaskIncrementTick>
 80035d6:	4603      	mov	r3, r0
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d003      	beq.n	80035e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80035dc:	4b06      	ldr	r3, [pc, #24]	; (80035f8 <xPortSysTickHandler+0x40>)
 80035de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80035e2:	601a      	str	r2, [r3, #0]
 80035e4:	2300      	movs	r3, #0
 80035e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	f383 8811 	msr	BASEPRI, r3
}
 80035ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80035f0:	bf00      	nop
 80035f2:	3708      	adds	r7, #8
 80035f4:	46bd      	mov	sp, r7
 80035f6:	bd80      	pop	{r7, pc}
 80035f8:	e000ed04 	.word	0xe000ed04

080035fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80035fc:	b480      	push	{r7}
 80035fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003600:	4b0a      	ldr	r3, [pc, #40]	; (800362c <vPortSetupTimerInterrupt+0x30>)
 8003602:	2200      	movs	r2, #0
 8003604:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003606:	4b0a      	ldr	r3, [pc, #40]	; (8003630 <vPortSetupTimerInterrupt+0x34>)
 8003608:	2200      	movs	r2, #0
 800360a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800360c:	4b09      	ldr	r3, [pc, #36]	; (8003634 <vPortSetupTimerInterrupt+0x38>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4a09      	ldr	r2, [pc, #36]	; (8003638 <vPortSetupTimerInterrupt+0x3c>)
 8003612:	fba2 2303 	umull	r2, r3, r2, r3
 8003616:	099b      	lsrs	r3, r3, #6
 8003618:	4a08      	ldr	r2, [pc, #32]	; (800363c <vPortSetupTimerInterrupt+0x40>)
 800361a:	3b01      	subs	r3, #1
 800361c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800361e:	4b03      	ldr	r3, [pc, #12]	; (800362c <vPortSetupTimerInterrupt+0x30>)
 8003620:	2207      	movs	r2, #7
 8003622:	601a      	str	r2, [r3, #0]
}
 8003624:	bf00      	nop
 8003626:	46bd      	mov	sp, r7
 8003628:	bc80      	pop	{r7}
 800362a:	4770      	bx	lr
 800362c:	e000e010 	.word	0xe000e010
 8003630:	e000e018 	.word	0xe000e018
 8003634:	20000008 	.word	0x20000008
 8003638:	10624dd3 	.word	0x10624dd3
 800363c:	e000e014 	.word	0xe000e014

08003640 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b08a      	sub	sp, #40	; 0x28
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003648:	2300      	movs	r3, #0
 800364a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800364c:	f7ff fb86 	bl	8002d5c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003650:	4b58      	ldr	r3, [pc, #352]	; (80037b4 <pvPortMalloc+0x174>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d101      	bne.n	800365c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003658:	f000 f910 	bl	800387c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800365c:	4b56      	ldr	r3, [pc, #344]	; (80037b8 <pvPortMalloc+0x178>)
 800365e:	681a      	ldr	r2, [r3, #0]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	4013      	ands	r3, r2
 8003664:	2b00      	cmp	r3, #0
 8003666:	f040 808e 	bne.w	8003786 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d01d      	beq.n	80036ac <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8003670:	2208      	movs	r2, #8
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	4413      	add	r3, r2
 8003676:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	f003 0307 	and.w	r3, r3, #7
 800367e:	2b00      	cmp	r3, #0
 8003680:	d014      	beq.n	80036ac <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	f023 0307 	bic.w	r3, r3, #7
 8003688:	3308      	adds	r3, #8
 800368a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	f003 0307 	and.w	r3, r3, #7
 8003692:	2b00      	cmp	r3, #0
 8003694:	d00a      	beq.n	80036ac <pvPortMalloc+0x6c>
	__asm volatile
 8003696:	f04f 0350 	mov.w	r3, #80	; 0x50
 800369a:	f383 8811 	msr	BASEPRI, r3
 800369e:	f3bf 8f6f 	isb	sy
 80036a2:	f3bf 8f4f 	dsb	sy
 80036a6:	617b      	str	r3, [r7, #20]
}
 80036a8:	bf00      	nop
 80036aa:	e7fe      	b.n	80036aa <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d069      	beq.n	8003786 <pvPortMalloc+0x146>
 80036b2:	4b42      	ldr	r3, [pc, #264]	; (80037bc <pvPortMalloc+0x17c>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	687a      	ldr	r2, [r7, #4]
 80036b8:	429a      	cmp	r2, r3
 80036ba:	d864      	bhi.n	8003786 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80036bc:	4b40      	ldr	r3, [pc, #256]	; (80037c0 <pvPortMalloc+0x180>)
 80036be:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80036c0:	4b3f      	ldr	r3, [pc, #252]	; (80037c0 <pvPortMalloc+0x180>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80036c6:	e004      	b.n	80036d2 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80036c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ca:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80036cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80036d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	687a      	ldr	r2, [r7, #4]
 80036d8:	429a      	cmp	r2, r3
 80036da:	d903      	bls.n	80036e4 <pvPortMalloc+0xa4>
 80036dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d1f1      	bne.n	80036c8 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80036e4:	4b33      	ldr	r3, [pc, #204]	; (80037b4 <pvPortMalloc+0x174>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036ea:	429a      	cmp	r2, r3
 80036ec:	d04b      	beq.n	8003786 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80036ee:	6a3b      	ldr	r3, [r7, #32]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	2208      	movs	r2, #8
 80036f4:	4413      	add	r3, r2
 80036f6:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80036f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036fa:	681a      	ldr	r2, [r3, #0]
 80036fc:	6a3b      	ldr	r3, [r7, #32]
 80036fe:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003702:	685a      	ldr	r2, [r3, #4]
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	1ad2      	subs	r2, r2, r3
 8003708:	2308      	movs	r3, #8
 800370a:	005b      	lsls	r3, r3, #1
 800370c:	429a      	cmp	r2, r3
 800370e:	d91f      	bls.n	8003750 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003710:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	4413      	add	r3, r2
 8003716:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003718:	69bb      	ldr	r3, [r7, #24]
 800371a:	f003 0307 	and.w	r3, r3, #7
 800371e:	2b00      	cmp	r3, #0
 8003720:	d00a      	beq.n	8003738 <pvPortMalloc+0xf8>
	__asm volatile
 8003722:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003726:	f383 8811 	msr	BASEPRI, r3
 800372a:	f3bf 8f6f 	isb	sy
 800372e:	f3bf 8f4f 	dsb	sy
 8003732:	613b      	str	r3, [r7, #16]
}
 8003734:	bf00      	nop
 8003736:	e7fe      	b.n	8003736 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800373a:	685a      	ldr	r2, [r3, #4]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	1ad2      	subs	r2, r2, r3
 8003740:	69bb      	ldr	r3, [r7, #24]
 8003742:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003746:	687a      	ldr	r2, [r7, #4]
 8003748:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800374a:	69b8      	ldr	r0, [r7, #24]
 800374c:	f000 f8f8 	bl	8003940 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003750:	4b1a      	ldr	r3, [pc, #104]	; (80037bc <pvPortMalloc+0x17c>)
 8003752:	681a      	ldr	r2, [r3, #0]
 8003754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	1ad3      	subs	r3, r2, r3
 800375a:	4a18      	ldr	r2, [pc, #96]	; (80037bc <pvPortMalloc+0x17c>)
 800375c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800375e:	4b17      	ldr	r3, [pc, #92]	; (80037bc <pvPortMalloc+0x17c>)
 8003760:	681a      	ldr	r2, [r3, #0]
 8003762:	4b18      	ldr	r3, [pc, #96]	; (80037c4 <pvPortMalloc+0x184>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	429a      	cmp	r2, r3
 8003768:	d203      	bcs.n	8003772 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800376a:	4b14      	ldr	r3, [pc, #80]	; (80037bc <pvPortMalloc+0x17c>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4a15      	ldr	r2, [pc, #84]	; (80037c4 <pvPortMalloc+0x184>)
 8003770:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003774:	685a      	ldr	r2, [r3, #4]
 8003776:	4b10      	ldr	r3, [pc, #64]	; (80037b8 <pvPortMalloc+0x178>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	431a      	orrs	r2, r3
 800377c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800377e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003782:	2200      	movs	r2, #0
 8003784:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003786:	f7ff faf7 	bl	8002d78 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800378a:	69fb      	ldr	r3, [r7, #28]
 800378c:	f003 0307 	and.w	r3, r3, #7
 8003790:	2b00      	cmp	r3, #0
 8003792:	d00a      	beq.n	80037aa <pvPortMalloc+0x16a>
	__asm volatile
 8003794:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003798:	f383 8811 	msr	BASEPRI, r3
 800379c:	f3bf 8f6f 	isb	sy
 80037a0:	f3bf 8f4f 	dsb	sy
 80037a4:	60fb      	str	r3, [r7, #12]
}
 80037a6:	bf00      	nop
 80037a8:	e7fe      	b.n	80037a8 <pvPortMalloc+0x168>
	return pvReturn;
 80037aa:	69fb      	ldr	r3, [r7, #28]
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	3728      	adds	r7, #40	; 0x28
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}
 80037b4:	20000ef4 	.word	0x20000ef4
 80037b8:	20000f00 	.word	0x20000f00
 80037bc:	20000ef8 	.word	0x20000ef8
 80037c0:	20000eec 	.word	0x20000eec
 80037c4:	20000efc 	.word	0x20000efc

080037c8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b086      	sub	sp, #24
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d048      	beq.n	800386c <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80037da:	2308      	movs	r3, #8
 80037dc:	425b      	negs	r3, r3
 80037de:	697a      	ldr	r2, [r7, #20]
 80037e0:	4413      	add	r3, r2
 80037e2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80037e4:	697b      	ldr	r3, [r7, #20]
 80037e6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80037e8:	693b      	ldr	r3, [r7, #16]
 80037ea:	685a      	ldr	r2, [r3, #4]
 80037ec:	4b21      	ldr	r3, [pc, #132]	; (8003874 <vPortFree+0xac>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4013      	ands	r3, r2
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d10a      	bne.n	800380c <vPortFree+0x44>
	__asm volatile
 80037f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037fa:	f383 8811 	msr	BASEPRI, r3
 80037fe:	f3bf 8f6f 	isb	sy
 8003802:	f3bf 8f4f 	dsb	sy
 8003806:	60fb      	str	r3, [r7, #12]
}
 8003808:	bf00      	nop
 800380a:	e7fe      	b.n	800380a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800380c:	693b      	ldr	r3, [r7, #16]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d00a      	beq.n	800382a <vPortFree+0x62>
	__asm volatile
 8003814:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003818:	f383 8811 	msr	BASEPRI, r3
 800381c:	f3bf 8f6f 	isb	sy
 8003820:	f3bf 8f4f 	dsb	sy
 8003824:	60bb      	str	r3, [r7, #8]
}
 8003826:	bf00      	nop
 8003828:	e7fe      	b.n	8003828 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	685a      	ldr	r2, [r3, #4]
 800382e:	4b11      	ldr	r3, [pc, #68]	; (8003874 <vPortFree+0xac>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4013      	ands	r3, r2
 8003834:	2b00      	cmp	r3, #0
 8003836:	d019      	beq.n	800386c <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003838:	693b      	ldr	r3, [r7, #16]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d115      	bne.n	800386c <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	685a      	ldr	r2, [r3, #4]
 8003844:	4b0b      	ldr	r3, [pc, #44]	; (8003874 <vPortFree+0xac>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	43db      	mvns	r3, r3
 800384a:	401a      	ands	r2, r3
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003850:	f7ff fa84 	bl	8002d5c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	685a      	ldr	r2, [r3, #4]
 8003858:	4b07      	ldr	r3, [pc, #28]	; (8003878 <vPortFree+0xb0>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4413      	add	r3, r2
 800385e:	4a06      	ldr	r2, [pc, #24]	; (8003878 <vPortFree+0xb0>)
 8003860:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003862:	6938      	ldr	r0, [r7, #16]
 8003864:	f000 f86c 	bl	8003940 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8003868:	f7ff fa86 	bl	8002d78 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800386c:	bf00      	nop
 800386e:	3718      	adds	r7, #24
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}
 8003874:	20000f00 	.word	0x20000f00
 8003878:	20000ef8 	.word	0x20000ef8

0800387c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800387c:	b480      	push	{r7}
 800387e:	b085      	sub	sp, #20
 8003880:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003882:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003886:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003888:	4b27      	ldr	r3, [pc, #156]	; (8003928 <prvHeapInit+0xac>)
 800388a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	f003 0307 	and.w	r3, r3, #7
 8003892:	2b00      	cmp	r3, #0
 8003894:	d00c      	beq.n	80038b0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	3307      	adds	r3, #7
 800389a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	f023 0307 	bic.w	r3, r3, #7
 80038a2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80038a4:	68ba      	ldr	r2, [r7, #8]
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	1ad3      	subs	r3, r2, r3
 80038aa:	4a1f      	ldr	r2, [pc, #124]	; (8003928 <prvHeapInit+0xac>)
 80038ac:	4413      	add	r3, r2
 80038ae:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80038b4:	4a1d      	ldr	r2, [pc, #116]	; (800392c <prvHeapInit+0xb0>)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80038ba:	4b1c      	ldr	r3, [pc, #112]	; (800392c <prvHeapInit+0xb0>)
 80038bc:	2200      	movs	r2, #0
 80038be:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	68ba      	ldr	r2, [r7, #8]
 80038c4:	4413      	add	r3, r2
 80038c6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80038c8:	2208      	movs	r2, #8
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	1a9b      	subs	r3, r3, r2
 80038ce:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	f023 0307 	bic.w	r3, r3, #7
 80038d6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	4a15      	ldr	r2, [pc, #84]	; (8003930 <prvHeapInit+0xb4>)
 80038dc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80038de:	4b14      	ldr	r3, [pc, #80]	; (8003930 <prvHeapInit+0xb4>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	2200      	movs	r2, #0
 80038e4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80038e6:	4b12      	ldr	r3, [pc, #72]	; (8003930 <prvHeapInit+0xb4>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	2200      	movs	r2, #0
 80038ec:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	68fa      	ldr	r2, [r7, #12]
 80038f6:	1ad2      	subs	r2, r2, r3
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80038fc:	4b0c      	ldr	r3, [pc, #48]	; (8003930 <prvHeapInit+0xb4>)
 80038fe:	681a      	ldr	r2, [r3, #0]
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	4a0a      	ldr	r2, [pc, #40]	; (8003934 <prvHeapInit+0xb8>)
 800390a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	4a09      	ldr	r2, [pc, #36]	; (8003938 <prvHeapInit+0xbc>)
 8003912:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003914:	4b09      	ldr	r3, [pc, #36]	; (800393c <prvHeapInit+0xc0>)
 8003916:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800391a:	601a      	str	r2, [r3, #0]
}
 800391c:	bf00      	nop
 800391e:	3714      	adds	r7, #20
 8003920:	46bd      	mov	sp, r7
 8003922:	bc80      	pop	{r7}
 8003924:	4770      	bx	lr
 8003926:	bf00      	nop
 8003928:	200002ec 	.word	0x200002ec
 800392c:	20000eec 	.word	0x20000eec
 8003930:	20000ef4 	.word	0x20000ef4
 8003934:	20000efc 	.word	0x20000efc
 8003938:	20000ef8 	.word	0x20000ef8
 800393c:	20000f00 	.word	0x20000f00

08003940 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8003940:	b480      	push	{r7}
 8003942:	b085      	sub	sp, #20
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003948:	4b27      	ldr	r3, [pc, #156]	; (80039e8 <prvInsertBlockIntoFreeList+0xa8>)
 800394a:	60fb      	str	r3, [r7, #12]
 800394c:	e002      	b.n	8003954 <prvInsertBlockIntoFreeList+0x14>
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	60fb      	str	r3, [r7, #12]
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	687a      	ldr	r2, [r7, #4]
 800395a:	429a      	cmp	r2, r3
 800395c:	d8f7      	bhi.n	800394e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	68ba      	ldr	r2, [r7, #8]
 8003968:	4413      	add	r3, r2
 800396a:	687a      	ldr	r2, [r7, #4]
 800396c:	429a      	cmp	r2, r3
 800396e:	d108      	bne.n	8003982 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	685a      	ldr	r2, [r3, #4]
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	441a      	add	r2, r3
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	68ba      	ldr	r2, [r7, #8]
 800398c:	441a      	add	r2, r3
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	429a      	cmp	r2, r3
 8003994:	d118      	bne.n	80039c8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	4b14      	ldr	r3, [pc, #80]	; (80039ec <prvInsertBlockIntoFreeList+0xac>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	429a      	cmp	r2, r3
 80039a0:	d00d      	beq.n	80039be <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	685a      	ldr	r2, [r3, #4]
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	441a      	add	r2, r3
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	601a      	str	r2, [r3, #0]
 80039bc:	e008      	b.n	80039d0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80039be:	4b0b      	ldr	r3, [pc, #44]	; (80039ec <prvInsertBlockIntoFreeList+0xac>)
 80039c0:	681a      	ldr	r2, [r3, #0]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	601a      	str	r2, [r3, #0]
 80039c6:	e003      	b.n	80039d0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681a      	ldr	r2, [r3, #0]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80039d0:	68fa      	ldr	r2, [r7, #12]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	429a      	cmp	r2, r3
 80039d6:	d002      	beq.n	80039de <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	687a      	ldr	r2, [r7, #4]
 80039dc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80039de:	bf00      	nop
 80039e0:	3714      	adds	r7, #20
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bc80      	pop	{r7}
 80039e6:	4770      	bx	lr
 80039e8:	20000eec 	.word	0x20000eec
 80039ec:	20000ef4 	.word	0x20000ef4

080039f0 <memset>:
 80039f0:	4603      	mov	r3, r0
 80039f2:	4402      	add	r2, r0
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d100      	bne.n	80039fa <memset+0xa>
 80039f8:	4770      	bx	lr
 80039fa:	f803 1b01 	strb.w	r1, [r3], #1
 80039fe:	e7f9      	b.n	80039f4 <memset+0x4>

08003a00 <__libc_init_array>:
 8003a00:	b570      	push	{r4, r5, r6, lr}
 8003a02:	2600      	movs	r6, #0
 8003a04:	4d0c      	ldr	r5, [pc, #48]	; (8003a38 <__libc_init_array+0x38>)
 8003a06:	4c0d      	ldr	r4, [pc, #52]	; (8003a3c <__libc_init_array+0x3c>)
 8003a08:	1b64      	subs	r4, r4, r5
 8003a0a:	10a4      	asrs	r4, r4, #2
 8003a0c:	42a6      	cmp	r6, r4
 8003a0e:	d109      	bne.n	8003a24 <__libc_init_array+0x24>
 8003a10:	f000 f81a 	bl	8003a48 <_init>
 8003a14:	2600      	movs	r6, #0
 8003a16:	4d0a      	ldr	r5, [pc, #40]	; (8003a40 <__libc_init_array+0x40>)
 8003a18:	4c0a      	ldr	r4, [pc, #40]	; (8003a44 <__libc_init_array+0x44>)
 8003a1a:	1b64      	subs	r4, r4, r5
 8003a1c:	10a4      	asrs	r4, r4, #2
 8003a1e:	42a6      	cmp	r6, r4
 8003a20:	d105      	bne.n	8003a2e <__libc_init_array+0x2e>
 8003a22:	bd70      	pop	{r4, r5, r6, pc}
 8003a24:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a28:	4798      	blx	r3
 8003a2a:	3601      	adds	r6, #1
 8003a2c:	e7ee      	b.n	8003a0c <__libc_init_array+0xc>
 8003a2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a32:	4798      	blx	r3
 8003a34:	3601      	adds	r6, #1
 8003a36:	e7f2      	b.n	8003a1e <__libc_init_array+0x1e>
 8003a38:	08003ab0 	.word	0x08003ab0
 8003a3c:	08003ab0 	.word	0x08003ab0
 8003a40:	08003ab0 	.word	0x08003ab0
 8003a44:	08003ab4 	.word	0x08003ab4

08003a48 <_init>:
 8003a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a4a:	bf00      	nop
 8003a4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a4e:	bc08      	pop	{r3}
 8003a50:	469e      	mov	lr, r3
 8003a52:	4770      	bx	lr

08003a54 <_fini>:
 8003a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a56:	bf00      	nop
 8003a58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a5a:	bc08      	pop	{r3}
 8003a5c:	469e      	mov	lr, r3
 8003a5e:	4770      	bx	lr
