E:/Users/mtlang/Github/ECE552/HW5/D-Flip-Flop.v {1 {vlog -work HW5 -stats=none E:/Users/mtlang/Github/ECE552/HW5/D-Flip-Flop.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module dff

Top level modules:
	dff

} {} {}} E:/Users/mtlang/Github/ECE552/HW5/WriteDecoder_4_16.v {1 {vlog -work HW5 -stats=none E:/Users/mtlang/Github/ECE552/HW5/WriteDecoder_4_16.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module WriteDecoder_4_16

Top level modules:
	WriteDecoder_4_16

} {} {}} E:/Users/mtlang/Github/ECE552/HW5/temp_tb.sv {1 {vlog -work HW5 -sv -stats=none E:/Users/mtlang/Github/ECE552/HW5/temp_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016

} {} {}} E:/Users/mtlang/Github/ECE552/HW5/BitCell.v {1 {vlog -work HW5 -stats=none E:/Users/mtlang/Github/ECE552/HW5/BitCell.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module BitCell

Top level modules:
	BitCell

} {} {}} E:/Users/mtlang/Github/ECE552/HW5/ReadDecoder_4_16.v {1 {vlog -work HW5 -stats=none E:/Users/mtlang/Github/ECE552/HW5/ReadDecoder_4_16.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ReadDecoder_4_16

Top level modules:
	ReadDecoder_4_16

} {} {}} E:/Users/mtlang/Github/ECE552/HW5/RegisterFile_tb.sv {1 {vlog -work HW5 -sv -stats=none E:/Users/mtlang/Github/ECE552/HW5/RegisterFile_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016

} {} {}} E:/Users/mtlang/Github/ECE552/HW5/RegisterFile.v {1 {vlog -work HW5 -stats=none E:/Users/mtlang/Github/ECE552/HW5/RegisterFile.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016

} {} {}}
