<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1458" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1458{left:675px;bottom:68px;letter-spacing:0.1px;}
#t2_1458{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1458{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1458{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1458{left:69px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_1458{left:355px;bottom:918px;letter-spacing:0.12px;word-spacing:0.03px;}
#t7_1458{left:558px;bottom:925px;}
#t8_1458{left:69px;bottom:829px;letter-spacing:0.13px;}
#t9_1458{left:69px;bottom:807px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_1458{left:69px;bottom:790px;letter-spacing:-0.15px;word-spacing:-1.04px;}
#tb_1458{left:69px;bottom:773px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#tc_1458{left:69px;bottom:756px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#td_1458{left:69px;bottom:733px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#te_1458{left:69px;bottom:716px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_1458{left:69px;bottom:694px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_1458{left:69px;bottom:677px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_1458{left:69px;bottom:501px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#ti_1458{left:69px;bottom:484px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tj_1458{left:69px;bottom:461px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tk_1458{left:69px;bottom:444px;letter-spacing:-0.15px;word-spacing:-0.81px;}
#tl_1458{left:69px;bottom:428px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tm_1458{left:69px;bottom:401px;}
#tn_1458{left:95px;bottom:405px;letter-spacing:-0.16px;word-spacing:-1.28px;}
#to_1458{left:95px;bottom:388px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tp_1458{left:95px;bottom:371px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_1458{left:69px;bottom:345px;}
#tr_1458{left:95px;bottom:348px;letter-spacing:-0.19px;word-spacing:-0.49px;}
#ts_1458{left:69px;bottom:322px;}
#tt_1458{left:95px;bottom:325px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tu_1458{left:95px;bottom:309px;letter-spacing:-0.13px;}
#tv_1458{left:69px;bottom:286px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tw_1458{left:69px;bottom:269px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tx_1458{left:69px;bottom:246px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ty_1458{left:69px;bottom:223px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tz_1458{left:69px;bottom:206px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t10_1458{left:69px;bottom:189px;letter-spacing:-0.15px;word-spacing:-0.72px;}
#t11_1458{left:69px;bottom:173px;letter-spacing:-0.16px;word-spacing:-1.32px;}
#t12_1458{left:69px;bottom:156px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t13_1458{left:74px;bottom:1065px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t14_1458{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#t15_1458{left:343px;bottom:1065px;letter-spacing:-0.11px;}
#t16_1458{left:343px;bottom:1050px;letter-spacing:-0.09px;}
#t17_1458{left:381px;bottom:1065px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#t18_1458{left:381px;bottom:1050px;letter-spacing:-0.12px;}
#t19_1458{left:381px;bottom:1034px;letter-spacing:-0.15px;}
#t1a_1458{left:454px;bottom:1065px;letter-spacing:-0.12px;}
#t1b_1458{left:454px;bottom:1050px;letter-spacing:-0.11px;}
#t1c_1458{left:454px;bottom:1034px;letter-spacing:-0.12px;}
#t1d_1458{left:525px;bottom:1065px;letter-spacing:-0.13px;}
#t1e_1458{left:74px;bottom:1011px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1f_1458{left:74px;bottom:990px;letter-spacing:-0.13px;}
#t1g_1458{left:343px;bottom:1011px;}
#t1h_1458{left:381px;bottom:1011px;letter-spacing:-0.11px;}
#t1i_1458{left:454px;bottom:1011px;letter-spacing:-0.16px;}
#t1j_1458{left:525px;bottom:1011px;letter-spacing:-0.11px;}
#t1k_1458{left:525px;bottom:995px;letter-spacing:-0.12px;}
#t1l_1458{left:525px;bottom:978px;letter-spacing:-0.11px;}
#t1m_1458{left:87px;bottom:897px;letter-spacing:-0.15px;}
#t1n_1458{left:162px;bottom:897px;letter-spacing:-0.13px;}
#t1o_1458{left:263px;bottom:897px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1p_1458{left:422px;bottom:897px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1q_1458{left:580px;bottom:897px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1r_1458{left:737px;bottom:897px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1s_1458{left:101px;bottom:872px;}
#t1t_1458{left:168px;bottom:872px;letter-spacing:-0.17px;}
#t1u_1458{left:254px;bottom:872px;letter-spacing:-0.12px;}
#t1v_1458{left:443px;bottom:872px;letter-spacing:-0.17px;}
#t1w_1458{left:601px;bottom:872px;letter-spacing:-0.15px;}
#t1x_1458{left:758px;bottom:872px;letter-spacing:-0.12px;}
#t1y_1458{left:69px;bottom:116px;letter-spacing:-0.15px;}
#t1z_1458{left:91px;bottom:116px;letter-spacing:-0.16px;word-spacing:0.05px;}
#t20_1458{left:286px;bottom:635px;letter-spacing:0.12px;word-spacing:0.02px;}
#t21_1458{left:372px;bottom:635px;letter-spacing:0.13px;}
#t22_1458{left:76px;bottom:613px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#t23_1458{left:152px;bottom:613px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t24_1458{left:243px;bottom:613px;letter-spacing:-0.15px;word-spacing:-0.04px;}
#t25_1458{left:346px;bottom:613px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t26_1458{left:453px;bottom:613px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t27_1458{left:76px;bottom:588px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t28_1458{left:152px;bottom:588px;letter-spacing:-0.1px;}
#t29_1458{left:243px;bottom:588px;letter-spacing:-0.12px;}
#t2a_1458{left:347px;bottom:588px;letter-spacing:-0.13px;}
#t2b_1458{left:453px;bottom:588px;letter-spacing:-0.12px;word-spacing:-0.39px;}
#t2c_1458{left:76px;bottom:564px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2d_1458{left:152px;bottom:564px;letter-spacing:-0.1px;}
#t2e_1458{left:243px;bottom:564px;letter-spacing:-0.12px;}
#t2f_1458{left:347px;bottom:564px;letter-spacing:-0.12px;}
#t2g_1458{left:453px;bottom:564px;letter-spacing:-0.17px;}
#t2h_1458{left:76px;bottom:539px;letter-spacing:-0.12px;}
#t2i_1458{left:152px;bottom:539px;letter-spacing:-0.16px;}
#t2j_1458{left:243px;bottom:539px;letter-spacing:-0.12px;}
#t2k_1458{left:347px;bottom:539px;letter-spacing:-0.11px;}
#t2l_1458{left:453px;bottom:539px;letter-spacing:-0.14px;}

.s1_1458{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1458{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1458{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1458{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1458{font-size:12px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_1458{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s7_1458{font-size:21px;font-family:TimesNewRoman_5ke;color:#000;}
.s8_1458{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s9_1458{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1458" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_5ke;
	src: url("fonts/TimesNewRoman_5ke.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1458Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1458" style="-webkit-user-select: none;"><object width="935" height="1210" data="1458/1458.svg" type="image/svg+xml" id="pdf1458" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1458" class="t s1_1458">UMWAIT—User Level Monitor Wait </span>
<span id="t2_1458" class="t s2_1458">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1458" class="t s1_1458">4-724 </span><span id="t4_1458" class="t s1_1458">Vol. 2B </span>
<span id="t5_1458" class="t s3_1458">UMWAIT—User Level Monitor Wait </span>
<span id="t6_1458" class="t s4_1458">Instruction Operand Encoding </span>
<span id="t7_1458" class="t s5_1458">1 </span>
<span id="t8_1458" class="t s4_1458">Description </span>
<span id="t9_1458" class="t s6_1458">UMWAIT instructs the processor to enter an implementation-dependent optimized state while monitoring a range </span>
<span id="ta_1458" class="t s6_1458">of addresses. The optimized state may be either a light-weight power/performance optimized state or an improved </span>
<span id="tb_1458" class="t s6_1458">power/performance optimized state. The selection between the two states is governed by the explicit input register </span>
<span id="tc_1458" class="t s6_1458">bit[0] source operand. </span>
<span id="td_1458" class="t s6_1458">UMWAIT is available when CPUID.7.0:ECX.WAITPKG[bit 5] is enumerated as 1. UMWAIT may be executed at any </span>
<span id="te_1458" class="t s6_1458">privilege level. This instruction’s operation is the same in non-64-bit modes and in 64-bit mode. </span>
<span id="tf_1458" class="t s6_1458">The input register contains information such as the preferred optimized state the processor should enter as </span>
<span id="tg_1458" class="t s6_1458">described in the following table. Bits other than bit 0 are reserved and will result in #GP if nonzero. </span>
<span id="th_1458" class="t s6_1458">The instruction wakes up when the time-stamp counter reaches or exceeds the implicit EDX:EAX 64-bit input value </span>
<span id="ti_1458" class="t s6_1458">(if the monitoring hardware did not trigger beforehand). </span>
<span id="tj_1458" class="t s6_1458">Prior to executing the UMWAIT instruction, an operating system may specify the maximum delay it allows the </span>
<span id="tk_1458" class="t s6_1458">processor to suspend its operation. It can do so by writing TSC-quanta value to the following 32bit MSR (IA32_UM- </span>
<span id="tl_1458" class="t s6_1458">WAIT_CONTROL at MSR index E1H): </span>
<span id="tm_1458" class="t s7_1458">• </span><span id="tn_1458" class="t s6_1458">IA32_UMWAIT_CONTROL[31:2] — Determines the maximum time in TSC-quanta that the processor can reside </span>
<span id="to_1458" class="t s6_1458">in either C0.1 or C0.2. A zero value indicates no maximum time. The maximum time value is a 32-bit value </span>
<span id="tp_1458" class="t s6_1458">where the upper 30 bits come from this field and the lower two bits are zero. </span>
<span id="tq_1458" class="t s7_1458">• </span><span id="tr_1458" class="t s6_1458">IA32_UMWAIT_CONTROL[1] — Reserved. </span>
<span id="ts_1458" class="t s7_1458">• </span><span id="tt_1458" class="t s6_1458">IA32_UMWAIT_CONTROL[0] — C0.2 is not allowed by the OS. Value of “1” means all C0.2 requests revert to </span>
<span id="tu_1458" class="t s6_1458">C0.1. </span>
<span id="tv_1458" class="t s6_1458">If the processor that executed a UMWAIT instruction wakes due to the expiration of the operating system time- </span>
<span id="tw_1458" class="t s6_1458">limit, the instructions sets RFLAGS.CF; otherwise, that flag is cleared. </span>
<span id="tx_1458" class="t s6_1458">The UMWAIT instruction causes a transactional abort when used inside a transactional region. </span>
<span id="ty_1458" class="t s6_1458">The UMWAIT instruction operates with the UMONITOR instruction. The two instructions allow the definition of an </span>
<span id="tz_1458" class="t s6_1458">address at which to wait (UMONITOR) and an implementation-dependent optimized operation to perform while </span>
<span id="t10_1458" class="t s6_1458">waiting (UMWAIT). The execution of UMWAIT is a hint to the processor that it can enter an implementation-depen- </span>
<span id="t11_1458" class="t s6_1458">dent-optimized state while waiting for an event or a store operation to the address range armed by UMONITOR. The </span>
<span id="t12_1458" class="t s6_1458">UMWAIT instruction will not wait (will not enter an implementation-dependent optimized state) if any of the </span>
<span id="t13_1458" class="t s8_1458">Opcode / </span>
<span id="t14_1458" class="t s8_1458">Instruction </span>
<span id="t15_1458" class="t s8_1458">Op/ </span>
<span id="t16_1458" class="t s8_1458">En </span>
<span id="t17_1458" class="t s8_1458">64/32 bit </span>
<span id="t18_1458" class="t s8_1458">Mode </span>
<span id="t19_1458" class="t s8_1458">Support </span>
<span id="t1a_1458" class="t s8_1458">CPUID </span>
<span id="t1b_1458" class="t s8_1458">Feature </span>
<span id="t1c_1458" class="t s8_1458">Flag </span>
<span id="t1d_1458" class="t s8_1458">Description </span>
<span id="t1e_1458" class="t s9_1458">F2 0F AE /6 </span>
<span id="t1f_1458" class="t s9_1458">UMWAIT r32, &lt;edx&gt;, &lt;eax&gt; </span>
<span id="t1g_1458" class="t s9_1458">A </span><span id="t1h_1458" class="t s9_1458">V/V </span><span id="t1i_1458" class="t s9_1458">WAITPKG </span><span id="t1j_1458" class="t s9_1458">A hint that allows the processor to stop instruction </span>
<span id="t1k_1458" class="t s9_1458">execution and enter an implementation-dependent </span>
<span id="t1l_1458" class="t s9_1458">optimized state until occurrence of a class of events. </span>
<span id="t1m_1458" class="t s8_1458">Op/En </span><span id="t1n_1458" class="t s8_1458">Tuple </span><span id="t1o_1458" class="t s8_1458">Operand 1 </span><span id="t1p_1458" class="t s8_1458">Operand 2 </span><span id="t1q_1458" class="t s8_1458">Operand 3 </span><span id="t1r_1458" class="t s8_1458">Operand 4 </span>
<span id="t1s_1458" class="t s9_1458">A </span><span id="t1t_1458" class="t s9_1458">N/A </span><span id="t1u_1458" class="t s9_1458">ModRM:r/m (r) </span><span id="t1v_1458" class="t s9_1458">N/A </span><span id="t1w_1458" class="t s9_1458">N/A </span><span id="t1x_1458" class="t s9_1458">N/A </span>
<span id="t1y_1458" class="t s6_1458">1. </span><span id="t1z_1458" class="t s6_1458">The Mod field of the ModR/M byte must have value 11B. </span>
<span id="t20_1458" class="t s4_1458">Table 4-21. </span><span id="t21_1458" class="t s4_1458">UMWAIT Input Register Bit Definitions </span>
<span id="t22_1458" class="t s8_1458">Bit Value </span><span id="t23_1458" class="t s8_1458">State Name </span><span id="t24_1458" class="t s8_1458">Wakeup Time </span><span id="t25_1458" class="t s8_1458">Power Savings </span><span id="t26_1458" class="t s8_1458">Other Benefits </span>
<span id="t27_1458" class="t s9_1458">bit[0] = 0 </span><span id="t28_1458" class="t s9_1458">C0.2 </span><span id="t29_1458" class="t s9_1458">Slower </span><span id="t2a_1458" class="t s9_1458">Larger </span><span id="t2b_1458" class="t s9_1458">Improves performance of the other SMT thread(s) on the same core. </span>
<span id="t2c_1458" class="t s9_1458">bit[0] = 1 </span><span id="t2d_1458" class="t s9_1458">C0.1 </span><span id="t2e_1458" class="t s9_1458">Faster </span><span id="t2f_1458" class="t s9_1458">Smaller </span><span id="t2g_1458" class="t s9_1458">N/A </span>
<span id="t2h_1458" class="t s9_1458">bits[31:1] </span><span id="t2i_1458" class="t s9_1458">N/A </span><span id="t2j_1458" class="t s9_1458">N/A </span><span id="t2k_1458" class="t s9_1458">N/A </span><span id="t2l_1458" class="t s9_1458">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
