{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512022210732 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512022210751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 03:10:10 2017 " "Processing started: Thu Nov 30 03:10:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512022210751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022210751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mi3 -c mi3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mi3 -c mi3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022210751 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512022213674 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512022213675 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "mi3.qsys " "Elaborating Qsys system entity \"mi3.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022249949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.30.03:11:06 Progress: Loading mi3/mi3.qsys " "2017.11.30.03:11:06 Progress: Loading mi3/mi3.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022266312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.30.03:11:08 Progress: Reading input file " "2017.11.30.03:11:08 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022268466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.30.03:11:08 Progress: Adding a \[altera_avalon_pio 16.1\] " "2017.11.30.03:11:08 Progress: Adding a \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022268898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.30.03:11:09 Progress: Parameterizing module a " "2017.11.30.03:11:09 Progress: Parameterizing module a" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022269346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.30.03:11:09 Progress: Adding b \[altera_avalon_pio 16.1\] " "2017.11.30.03:11:09 Progress: Adding b \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022269356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.30.03:11:09 Progress: Parameterizing module b " "2017.11.30.03:11:09 Progress: Parameterizing module b" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022269358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.30.03:11:09 Progress: Adding botao \[altera_avalon_pio 16.1\] " "2017.11.30.03:11:09 Progress: Adding botao \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022269366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.30.03:11:09 Progress: Parameterizing module botao " "2017.11.30.03:11:09 Progress: Parameterizing module botao" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022269370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.30.03:11:09 Progress: Adding clk_0 \[clock_source 16.1\] " "2017.11.30.03:11:09 Progress: Adding clk_0 \[clock_source 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022269376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.30.03:11:12 Progress: Parameterizing module clk_0 " "2017.11.30.03:11:12 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022272598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.30.03:11:12 Progress: Adding dips \[altera_avalon_pio 16.1\] " "2017.11.30.03:11:12 Progress: Adding dips \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022272609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.30.03:11:12 Progress: Parameterizing module dips " "2017.11.30.03:11:12 Progress: Parameterizing module dips" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022272611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.30.03:11:12 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 16.1\] " "2017.11.30.03:11:12 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022272611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.30.03:11:12 Progress: Parameterizing module jtag_uart_0 " "2017.11.30.03:11:12 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022272742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.30.03:11:12 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 16.1\] " "2017.11.30.03:11:12 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022272749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.30.03:11:13 Progress: Parameterizing module nios2_gen2_0 " "2017.11.30.03:11:13 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022273719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.30.03:11:13 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\] " "2017.11.30.03:11:13 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022273740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.30.03:11:13 Progress: Parameterizing module onchip_memory2_0 " "2017.11.30.03:11:13 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022273878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.30.03:11:13 Progress: Adding produto \[altera_avalon_pio 16.1\] " "2017.11.30.03:11:13 Progress: Adding produto \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022273884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.30.03:11:13 Progress: Parameterizing module produto " "2017.11.30.03:11:13 Progress: Parameterizing module produto" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022273886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.30.03:11:13 Progress: Adding quociente \[altera_avalon_pio 16.1\] " "2017.11.30.03:11:13 Progress: Adding quociente \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022273894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.30.03:11:13 Progress: Parameterizing module quociente " "2017.11.30.03:11:13 Progress: Parameterizing module quociente" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022273895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.30.03:11:13 Progress: Adding resto \[altera_avalon_pio 16.1\] " "2017.11.30.03:11:13 Progress: Adding resto \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022273897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.30.03:11:13 Progress: Parameterizing module resto " "2017.11.30.03:11:13 Progress: Parameterizing module resto" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022273900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.30.03:11:13 Progress: Adding uart_0 \[altera_avalon_uart 16.1\] " "2017.11.30.03:11:13 Progress: Adding uart_0 \[altera_avalon_uart 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022273902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.30.03:11:14 Progress: Parameterizing module uart_0 " "2017.11.30.03:11:14 Progress: Parameterizing module uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022274010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.30.03:11:14 Progress: Building connections " "2017.11.30.03:11:14 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022274012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.30.03:11:14 Progress: Parameterizing connections " "2017.11.30.03:11:14 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022274218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.30.03:11:14 Progress: Validating " "2017.11.30.03:11:14 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022274230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.30.03:11:18 Progress: Done reading input file " "2017.11.30.03:11:18 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022278687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mi3.dips: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Mi3.dips: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022281241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mi3.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Mi3.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022281242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mi3.produto: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Mi3.produto: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022281243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mi3.quociente: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Mi3.quociente: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022281244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mi3.resto: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Mi3.resto: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022281245 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Mi3.uart_0: Interrupt sender uart_0.irq is not connected to an interrupt receiver " "Mi3.uart_0: Interrupt sender uart_0.irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022281252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mi3: Generating mi3 \"mi3\" for QUARTUS_SYNTH " "Mi3: Generating mi3 \"mi3\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022284483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "A: Starting RTL generation for module 'mi3_a' " "A: Starting RTL generation for module 'mi3_a'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022304503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "A:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mi3_a --dir=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0001_a_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0001_a_gen//mi3_a_component_configuration.pl  --do_build_sim=0  \] " "A:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mi3_a --dir=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0001_a_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0001_a_gen//mi3_a_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022304504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "A: Done RTL generation for module 'mi3_a' " "A: Done RTL generation for module 'mi3_a'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022305631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "A: \"mi3\" instantiated altera_avalon_pio \"a\" " "A: \"mi3\" instantiated altera_avalon_pio \"a\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022305655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Botao: Starting RTL generation for module 'mi3_botao' " "Botao: Starting RTL generation for module 'mi3_botao'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022305745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Botao:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mi3_botao --dir=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0002_botao_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0002_botao_gen//mi3_botao_component_configuration.pl  --do_build_sim=0  \] " "Botao:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mi3_botao --dir=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0002_botao_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0002_botao_gen//mi3_botao_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022305746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Botao: Done RTL generation for module 'mi3_botao' " "Botao: Done RTL generation for module 'mi3_botao'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022306648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Botao: \"mi3\" instantiated altera_avalon_pio \"botao\" " "Botao: \"mi3\" instantiated altera_avalon_pio \"botao\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022306664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dips: Starting RTL generation for module 'mi3_dips' " "Dips: Starting RTL generation for module 'mi3_dips'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022306735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dips:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mi3_dips --dir=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0003_dips_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0003_dips_gen//mi3_dips_component_configuration.pl  --do_build_sim=0  \] " "Dips:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mi3_dips --dir=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0003_dips_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0003_dips_gen//mi3_dips_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022306736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dips: Done RTL generation for module 'mi3_dips' " "Dips: Done RTL generation for module 'mi3_dips'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022307626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dips: \"mi3\" instantiated altera_avalon_pio \"dips\" " "Dips: \"mi3\" instantiated altera_avalon_pio \"dips\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022307640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'mi3_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'mi3_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022307733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=mi3_jtag_uart_0 --dir=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0004_jtag_uart_0_gen//mi3_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=mi3_jtag_uart_0 --dir=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0004_jtag_uart_0_gen//mi3_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022307733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'mi3_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'mi3_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022309026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"mi3\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"mi3\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022309050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"mi3\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"mi3\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022310175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'mi3_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'mi3_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022310252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=mi3_onchip_memory2_0 --dir=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0005_onchip_memory2_0_gen//mi3_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=mi3_onchip_memory2_0 --dir=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0005_onchip_memory2_0_gen//mi3_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022310253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'mi3_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'mi3_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022311281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"mi3\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"mi3\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022311295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Produto: Starting RTL generation for module 'mi3_produto' " "Produto: Starting RTL generation for module 'mi3_produto'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022311381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Produto:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mi3_produto --dir=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0006_produto_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0006_produto_gen//mi3_produto_component_configuration.pl  --do_build_sim=0  \] " "Produto:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mi3_produto --dir=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0006_produto_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0006_produto_gen//mi3_produto_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022311382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Produto: Done RTL generation for module 'mi3_produto' " "Produto: Done RTL generation for module 'mi3_produto'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022312289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Produto: \"mi3\" instantiated altera_avalon_pio \"produto\" " "Produto: \"mi3\" instantiated altera_avalon_pio \"produto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022312302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Starting RTL generation for module 'mi3_uart_0' " "Uart_0: Starting RTL generation for module 'mi3_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022312380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=mi3_uart_0 --dir=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0007_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0007_uart_0_gen//mi3_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Uart_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=mi3_uart_0 --dir=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0007_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0007_uart_0_gen//mi3_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022312381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Done RTL generation for module 'mi3_uart_0' " "Uart_0: Done RTL generation for module 'mi3_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022314321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: \"mi3\" instantiated altera_avalon_uart \"uart_0\" " "Uart_0: \"mi3\" instantiated altera_avalon_uart \"uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022314335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022323805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022324872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022325545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022326237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022326921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022327609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022328283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022328958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022329618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022330281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022330951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"mi3\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"mi3\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022339524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"mi3\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"mi3\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022339553 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"mi3\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"mi3\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022339576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'mi3_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'mi3_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022339625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=mi3_nios2_gen2_0_cpu --dir=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0010_cpu_gen//mi3_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=mi3_nios2_gen2_0_cpu --dir=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0010_cpu_gen//mi3_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022339625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.11.30 03:12:22 (*) Starting Nios II generation " "Cpu: # 2017.11.30 03:12:22 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022375678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.11.30 03:12:22 (*)   Checking for plaintext license. " "Cpu: # 2017.11.30 03:12:22 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022375678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.11.30 03:12:24 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/ " "Cpu: # 2017.11.30 03:12:24 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022375679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.11.30 03:12:24 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2017.11.30 03:12:24 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022375679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.11.30 03:12:24 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2017.11.30 03:12:24 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022375680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.11.30 03:12:24 (*)   Plaintext license not found. " "Cpu: # 2017.11.30 03:12:24 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022375680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.11.30 03:12:24 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2017.11.30 03:12:24 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022375681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.11.30 03:12:27 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/ " "Cpu: # 2017.11.30 03:12:27 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022375682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.11.30 03:12:27 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2017.11.30 03:12:27 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022375682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.11.30 03:12:27 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2017.11.30 03:12:27 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022375683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.11.30 03:12:27 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2017.11.30 03:12:27 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022375683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.11.30 03:12:27 (*)   Elaborating CPU configuration settings " "Cpu: # 2017.11.30 03:12:27 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022375684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.11.30 03:12:27 (*)   Creating all objects for CPU " "Cpu: # 2017.11.30 03:12:27 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022375684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.11.30 03:12:27 (*)     Testbench " "Cpu: # 2017.11.30 03:12:27 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022375685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.11.30 03:12:28 (*)     Instruction decoding " "Cpu: # 2017.11.30 03:12:28 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022375685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.11.30 03:12:28 (*)       Instruction fields " "Cpu: # 2017.11.30 03:12:28 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022375686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.11.30 03:12:29 (*)       Instruction decodes " "Cpu: # 2017.11.30 03:12:29 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022375687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.11.30 03:12:31 (*)       Signals for RTL simulation waveforms " "Cpu: # 2017.11.30 03:12:31 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022375687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.11.30 03:12:32 (*)       Instruction controls " "Cpu: # 2017.11.30 03:12:32 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022375688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.11.30 03:12:32 (*)     Pipeline frontend " "Cpu: # 2017.11.30 03:12:32 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022375689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.11.30 03:12:32 (*)     Pipeline backend " "Cpu: # 2017.11.30 03:12:32 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022375690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.11.30 03:12:44 (*)   Generating RTL from CPU objects " "Cpu: # 2017.11.30 03:12:44 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022375690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.11.30 03:12:52 (*)   Creating encrypted RTL " "Cpu: # 2017.11.30 03:12:52 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022375692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.11.30 03:12:55 (*) Done Nios II generation " "Cpu: # 2017.11.30 03:12:55 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022375693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'mi3_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'mi3_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022375694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022375776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022375812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022375822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022375832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022375842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022375855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022375896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022375937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022375976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022376013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\" " "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022376029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/16.1/mi3/db/ip/mi3/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/intelFPGA_lite/16.1/mi3/db/ip/mi3/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022376038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022376072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022376100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022376185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\" " "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022376281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/16.1/mi3/db/ip/mi3/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/16.1/mi3/db/ip/mi3/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022376285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022376310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022376335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022376434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/16.1/mi3/db/ip/mi3/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/16.1/mi3/db/ip/mi3/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022376439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022376529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/16.1/mi3/db/ip/mi3/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/16.1/mi3/db/ip/mi3/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022376536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022377637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022377662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mi3: Done \"mi3\" with 33 modules, 52 files " "Mi3: Done \"mi3\" with 33 modules, 52 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022377665 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "mi3.qsys " "Finished elaborating Qsys system entity \"mi3.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022379962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/mi3.v 1 1 " "Found 1 design units, including 1 entities, in source file mi3/synthesis/mi3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mi3 " "Found entity 1: mi3" {  } { { "mi3/synthesis/mi3.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/mi3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022380622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "mi3/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022380635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "mi3/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022380645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/mi3_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mi3_irq_mapper " "Found entity 1: mi3_irq_mapper" {  } { { "mi3/synthesis/submodules/mi3_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022380653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/mi3_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mi3_mm_interconnect_0 " "Found entity 1: mi3_mm_interconnect_0" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022380695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/mi3_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mi3_mm_interconnect_0_avalon_st_adapter " "Found entity 1: mi3_mm_interconnect_0_avalon_st_adapter" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022380706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/mi3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mi3_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: mi3_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022380714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mi3_mm_interconnect_0_rsp_mux_001 " "Found entity 1: mi3_mm_interconnect_0_rsp_mux_001" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022380727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file mi3/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "mi3/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380738 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "mi3/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022380738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mi3_mm_interconnect_0_rsp_mux " "Found entity 1: mi3_mm_interconnect_0_rsp_mux" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022380751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mi3_mm_interconnect_0_rsp_demux_003 " "Found entity 1: mi3_mm_interconnect_0_rsp_demux_003" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022380760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mi3_mm_interconnect_0_rsp_demux " "Found entity 1: mi3_mm_interconnect_0_rsp_demux" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022380769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mi3_mm_interconnect_0_cmd_mux_003 " "Found entity 1: mi3_mm_interconnect_0_cmd_mux_003" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022380779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mi3_mm_interconnect_0_cmd_mux " "Found entity 1: mi3_mm_interconnect_0_cmd_mux" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022380790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mi3_mm_interconnect_0_cmd_demux_001 " "Found entity 1: mi3_mm_interconnect_0_cmd_demux_001" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022380800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mi3_mm_interconnect_0_cmd_demux " "Found entity 1: mi3_mm_interconnect_0_cmd_demux" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022380810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "mi3/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022380823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file mi3/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "mi3/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380835 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "mi3/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022380835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "mi3/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022380851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "mi3/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022380861 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mi3_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at mi3_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0_router_005.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512022380869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mi3_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at mi3_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0_router_005.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512022380870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/mi3_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file mi3/synthesis/submodules/mi3_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mi3_mm_interconnect_0_router_005_default_decode " "Found entity 1: mi3_mm_interconnect_0_router_005_default_decode" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0_router_005.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380872 ""} { "Info" "ISGN_ENTITY_NAME" "2 mi3_mm_interconnect_0_router_005 " "Found entity 2: mi3_mm_interconnect_0_router_005" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0_router_005.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022380872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mi3_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at mi3_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512022380879 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mi3_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at mi3_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512022380880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/mi3_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file mi3/synthesis/submodules/mi3_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mi3_mm_interconnect_0_router_002_default_decode " "Found entity 1: mi3_mm_interconnect_0_router_002_default_decode" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380882 ""} { "Info" "ISGN_ENTITY_NAME" "2 mi3_mm_interconnect_0_router_002 " "Found entity 2: mi3_mm_interconnect_0_router_002" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022380882 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mi3_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at mi3_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512022380890 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mi3_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at mi3_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512022380890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/mi3_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file mi3/synthesis/submodules/mi3_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mi3_mm_interconnect_0_router_001_default_decode " "Found entity 1: mi3_mm_interconnect_0_router_001_default_decode" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380893 ""} { "Info" "ISGN_ENTITY_NAME" "2 mi3_mm_interconnect_0_router_001 " "Found entity 2: mi3_mm_interconnect_0_router_001" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022380893 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mi3_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at mi3_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512022380900 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mi3_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at mi3_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512022380901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/mi3_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mi3/synthesis/submodules/mi3_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mi3_mm_interconnect_0_router_default_decode " "Found entity 1: mi3_mm_interconnect_0_router_default_decode" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380904 ""} { "Info" "ISGN_ENTITY_NAME" "2 mi3_mm_interconnect_0_router " "Found entity 2: mi3_mm_interconnect_0_router" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022380904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "mi3/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022380916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "mi3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022380927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "mi3/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022380938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "mi3/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022380950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "mi3/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022380963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/mi3_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file mi3/synthesis/submodules/mi3_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mi3_uart_0_tx " "Found entity 1: mi3_uart_0_tx" {  } { { "mi3/synthesis/submodules/mi3_uart_0.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380980 ""} { "Info" "ISGN_ENTITY_NAME" "2 mi3_uart_0_rx_stimulus_source " "Found entity 2: mi3_uart_0_rx_stimulus_source" {  } { { "mi3/synthesis/submodules/mi3_uart_0.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_uart_0.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380980 ""} { "Info" "ISGN_ENTITY_NAME" "3 mi3_uart_0_rx " "Found entity 3: mi3_uart_0_rx" {  } { { "mi3/synthesis/submodules/mi3_uart_0.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_uart_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380980 ""} { "Info" "ISGN_ENTITY_NAME" "4 mi3_uart_0_regs " "Found entity 4: mi3_uart_0_regs" {  } { { "mi3/synthesis/submodules/mi3_uart_0.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_uart_0.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380980 ""} { "Info" "ISGN_ENTITY_NAME" "5 mi3_uart_0 " "Found entity 5: mi3_uart_0" {  } { { "mi3/synthesis/submodules/mi3_uart_0.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_uart_0.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022380980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/mi3_produto.v 1 1 " "Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_produto.v" { { "Info" "ISGN_ENTITY_NAME" "1 mi3_produto " "Found entity 1: mi3_produto" {  } { { "mi3/synthesis/submodules/mi3_produto.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_produto.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022380992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022380992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/mi3_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mi3_onchip_memory2_0 " "Found entity 1: mi3_onchip_memory2_0" {  } { { "mi3/synthesis/submodules/mi3_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022381002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022381002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/mi3_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mi3_nios2_gen2_0 " "Found entity 1: mi3_nios2_gen2_0" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022381012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022381012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mi3_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: mi3_nios2_gen2_0_cpu_ic_data_module" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383750 ""} { "Info" "ISGN_ENTITY_NAME" "2 mi3_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: mi3_nios2_gen2_0_cpu_ic_tag_module" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383750 ""} { "Info" "ISGN_ENTITY_NAME" "3 mi3_nios2_gen2_0_cpu_bht_module " "Found entity 3: mi3_nios2_gen2_0_cpu_bht_module" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383750 ""} { "Info" "ISGN_ENTITY_NAME" "4 mi3_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: mi3_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383750 ""} { "Info" "ISGN_ENTITY_NAME" "5 mi3_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: mi3_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383750 ""} { "Info" "ISGN_ENTITY_NAME" "6 mi3_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: mi3_nios2_gen2_0_cpu_dc_tag_module" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383750 ""} { "Info" "ISGN_ENTITY_NAME" "7 mi3_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: mi3_nios2_gen2_0_cpu_dc_data_module" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383750 ""} { "Info" "ISGN_ENTITY_NAME" "8 mi3_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: mi3_nios2_gen2_0_cpu_dc_victim_module" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383750 ""} { "Info" "ISGN_ENTITY_NAME" "9 mi3_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: mi3_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383750 ""} { "Info" "ISGN_ENTITY_NAME" "10 mi3_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: mi3_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383750 ""} { "Info" "ISGN_ENTITY_NAME" "11 mi3_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: mi3_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383750 ""} { "Info" "ISGN_ENTITY_NAME" "12 mi3_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: mi3_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383750 ""} { "Info" "ISGN_ENTITY_NAME" "13 mi3_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: mi3_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383750 ""} { "Info" "ISGN_ENTITY_NAME" "14 mi3_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: mi3_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383750 ""} { "Info" "ISGN_ENTITY_NAME" "15 mi3_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: mi3_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383750 ""} { "Info" "ISGN_ENTITY_NAME" "16 mi3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: mi3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383750 ""} { "Info" "ISGN_ENTITY_NAME" "17 mi3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: mi3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383750 ""} { "Info" "ISGN_ENTITY_NAME" "18 mi3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: mi3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383750 ""} { "Info" "ISGN_ENTITY_NAME" "19 mi3_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: mi3_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383750 ""} { "Info" "ISGN_ENTITY_NAME" "20 mi3_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: mi3_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383750 ""} { "Info" "ISGN_ENTITY_NAME" "21 mi3_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: mi3_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383750 ""} { "Info" "ISGN_ENTITY_NAME" "22 mi3_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: mi3_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383750 ""} { "Info" "ISGN_ENTITY_NAME" "23 mi3_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: mi3_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383750 ""} { "Info" "ISGN_ENTITY_NAME" "24 mi3_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: mi3_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383750 ""} { "Info" "ISGN_ENTITY_NAME" "25 mi3_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: mi3_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383750 ""} { "Info" "ISGN_ENTITY_NAME" "26 mi3_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: mi3_nios2_gen2_0_cpu_nios2_oci" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383750 ""} { "Info" "ISGN_ENTITY_NAME" "27 mi3_nios2_gen2_0_cpu " "Found entity 27: mi3_nios2_gen2_0_cpu" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022383750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 mi3_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: mi3_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022383764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 mi3_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: mi3_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022383775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 mi3_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: mi3_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022383787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 mi3_nios2_gen2_0_cpu_mult_cell " "Found entity 1: mi3_nios2_gen2_0_cpu_mult_cell" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022383799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mi3_nios2_gen2_0_cpu_test_bench " "Found entity 1: mi3_nios2_gen2_0_cpu_test_bench" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022383812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/mi3_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file mi3/synthesis/submodules/mi3_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mi3_jtag_uart_0_sim_scfifo_w " "Found entity 1: mi3_jtag_uart_0_sim_scfifo_w" {  } { { "mi3/synthesis/submodules/mi3_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383830 ""} { "Info" "ISGN_ENTITY_NAME" "2 mi3_jtag_uart_0_scfifo_w " "Found entity 2: mi3_jtag_uart_0_scfifo_w" {  } { { "mi3/synthesis/submodules/mi3_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383830 ""} { "Info" "ISGN_ENTITY_NAME" "3 mi3_jtag_uart_0_sim_scfifo_r " "Found entity 3: mi3_jtag_uart_0_sim_scfifo_r" {  } { { "mi3/synthesis/submodules/mi3_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383830 ""} { "Info" "ISGN_ENTITY_NAME" "4 mi3_jtag_uart_0_scfifo_r " "Found entity 4: mi3_jtag_uart_0_scfifo_r" {  } { { "mi3/synthesis/submodules/mi3_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383830 ""} { "Info" "ISGN_ENTITY_NAME" "5 mi3_jtag_uart_0 " "Found entity 5: mi3_jtag_uart_0" {  } { { "mi3/synthesis/submodules/mi3_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022383830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/mi3_dips.v 1 1 " "Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_dips.v" { { "Info" "ISGN_ENTITY_NAME" "1 mi3_dips " "Found entity 1: mi3_dips" {  } { { "mi3/synthesis/submodules/mi3_dips.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_dips.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022383842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/mi3_botao.v 1 1 " "Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_botao.v" { { "Info" "ISGN_ENTITY_NAME" "1 mi3_botao " "Found entity 1: mi3_botao" {  } { { "mi3/synthesis/submodules/mi3_botao.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_botao.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022383853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi3/synthesis/submodules/mi3_a.v 1 1 " "Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 mi3_a " "Found entity 1: mi3_a" {  } { { "mi3/synthesis/submodules/mi3_a.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_a.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022383865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mi.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mi " "Found entity 1: mi" {  } { { "mi.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/mi3/mi.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022383873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022383873 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/mi3.v C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/mi3.v " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/mi3.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/mi3.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022383880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/mi3.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/mi3.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022383881 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/altera_avalon_sc_fifo.v C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022383888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022383889 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/altera_avalon_st_pipeline_base.v C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022383896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022383897 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/altera_merlin_arbitrator.sv C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022383902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022383903 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/altera_merlin_burst_uncompressor.sv C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022383909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022383910 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/altera_merlin_master_agent.sv C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_master_agent.sv " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022383916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022383917 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/altera_merlin_master_translator.sv C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_master_translator.sv " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022383924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022383925 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/altera_merlin_reorder_memory.sv C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_reorder_memory.sv " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022383930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/altera_merlin_reorder_memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/altera_merlin_reorder_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022383931 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/altera_merlin_slave_agent.sv C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022383939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022383940 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/altera_merlin_slave_translator.sv C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022383946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022383947 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/altera_merlin_traffic_limiter.sv C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_traffic_limiter.sv " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/altera_merlin_traffic_limiter.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_traffic_limiter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022383953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/altera_merlin_traffic_limiter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/altera_merlin_traffic_limiter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022383954 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/altera_reset_controller.v C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_reset_controller.v " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022383961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022383962 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/altera_reset_synchronizer.v C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022383967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022383968 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_a.v C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_a.v " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_a.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_a.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022383974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/mi3_a.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_a.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022383974 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_botao.v C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_botao.v " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_botao.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_botao.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022383980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/mi3_botao.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_botao.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022383981 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_dips.v C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_dips.v " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_dips.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_dips.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022383987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/mi3_dips.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_dips.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022383987 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_irq_mapper.sv C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_irq_mapper.sv " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_irq_mapper.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022383993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/mi3_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022383994 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_jtag_uart_0.v C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_jtag_uart_0.v " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_jtag_uart_0.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_jtag_uart_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022383999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/mi3_jtag_uart_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_jtag_uart_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022384000 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0.v C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022384009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/mi3_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022384013 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_avalon_st_adapter.v C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022384019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/mi3_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022384020 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022384025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/mi3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022384026 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_cmd_demux.sv C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_demux.sv " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022384031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/mi3_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022384032 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_cmd_demux_001.sv C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_demux_001.sv " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022384038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/mi3_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022384039 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_cmd_mux.sv C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_mux.sv " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022384045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/mi3_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022384046 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_cmd_mux_003.sv C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_mux_003.sv " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_cmd_mux_003.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_mux_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022384052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/mi3_mm_interconnect_0_cmd_mux_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_mm_interconnect_0_cmd_mux_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022384053 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_router.sv C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router.sv " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022384058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/mi3_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022384059 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_router_001.sv C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router_001.sv " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022384064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/mi3_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022384065 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_router_002.sv C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router_002.sv " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022384071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/mi3_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022384072 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_router_005.sv C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router_005.sv " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_router_005.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router_005.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022384078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/mi3_mm_interconnect_0_router_005.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_mm_interconnect_0_router_005.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022384079 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_rsp_demux.sv C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_demux.sv " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022384085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/mi3_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022384085 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_rsp_demux_003.sv C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_demux_003.sv " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_rsp_demux_003.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_demux_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022384092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/mi3_mm_interconnect_0_rsp_demux_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_mm_interconnect_0_rsp_demux_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022384093 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_rsp_mux.sv C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_mux.sv " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022384098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/mi3_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022384099 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_rsp_mux_001.sv C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_mux_001.sv " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022384105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/mi3_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022384106 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_nios2_gen2_0.v C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0.v " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_nios2_gen2_0.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022384112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/mi3_nios2_gen2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_nios2_gen2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022384113 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_nios2_gen2_0_cpu.v C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_nios2_gen2_0_cpu.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022384215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/mi3_nios2_gen2_0_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_nios2_gen2_0_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022384219 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_nios2_gen2_0_cpu_debug_slave_sysclk.v C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_sysclk.v " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_nios2_gen2_0_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022384229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/mi3_nios2_gen2_0_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_nios2_gen2_0_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022384230 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_nios2_gen2_0_cpu_debug_slave_tck.v C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_tck.v " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_nios2_gen2_0_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022384237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/mi3_nios2_gen2_0_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_nios2_gen2_0_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022384238 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_nios2_gen2_0_cpu_debug_slave_wrapper.v C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_wrapper.v " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_nios2_gen2_0_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022384244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/mi3_nios2_gen2_0_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_nios2_gen2_0_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022384245 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_nios2_gen2_0_cpu_mult_cell.v C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_mult_cell.v " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_nios2_gen2_0_cpu_mult_cell.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_mult_cell.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022384250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/mi3_nios2_gen2_0_cpu_mult_cell.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_nios2_gen2_0_cpu_mult_cell.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022384251 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_nios2_gen2_0_cpu_test_bench.v C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_test_bench.v " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_nios2_gen2_0_cpu_test_bench.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022384257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/mi3_nios2_gen2_0_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_nios2_gen2_0_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022384258 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_onchip_memory2_0.v C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_onchip_memory2_0.v " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_onchip_memory2_0.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_onchip_memory2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022384264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/mi3_onchip_memory2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_onchip_memory2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022384265 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_produto.v C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_produto.v " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_produto.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_produto.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022384273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/mi3_produto.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_produto.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022384274 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_uart_0.v C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_uart_0.v " "File \"c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_uart_0.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_uart_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1512022384280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mi3/submodules/mi3_uart_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_uart_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022384281 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mi3 " "Elaborating entity \"mi3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512022384968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_a mi3_a:a " "Elaborating entity \"mi3_a\" for hierarchy \"mi3_a:a\"" {  } { { "mi3/synthesis/mi3.v" "a" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/mi3.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022385104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_botao mi3_botao:botao " "Elaborating entity \"mi3_botao\" for hierarchy \"mi3_botao:botao\"" {  } { { "mi3/synthesis/mi3.v" "botao" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/mi3.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022385155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_dips mi3_dips:dips " "Elaborating entity \"mi3_dips\" for hierarchy \"mi3_dips:dips\"" {  } { { "mi3/synthesis/mi3.v" "dips" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/mi3.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022385186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_jtag_uart_0 mi3_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"mi3_jtag_uart_0\" for hierarchy \"mi3_jtag_uart_0:jtag_uart_0\"" {  } { { "mi3/synthesis/mi3.v" "jtag_uart_0" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/mi3.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022385223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_jtag_uart_0_scfifo_w mi3_jtag_uart_0:jtag_uart_0\|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w " "Elaborating entity \"mi3_jtag_uart_0_scfifo_w\" for hierarchy \"mi3_jtag_uart_0:jtag_uart_0\|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w\"" {  } { { "mi3/synthesis/submodules/mi3_jtag_uart_0.v" "the_mi3_jtag_uart_0_scfifo_w" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022385271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo mi3_jtag_uart_0:jtag_uart_0\|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"mi3_jtag_uart_0:jtag_uart_0\|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "mi3/synthesis/submodules/mi3_jtag_uart_0.v" "wfifo" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022386029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mi3_jtag_uart_0:jtag_uart_0\|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"mi3_jtag_uart_0:jtag_uart_0\|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "mi3/synthesis/submodules/mi3_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022386056 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mi3_jtag_uart_0:jtag_uart_0\|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"mi3_jtag_uart_0:jtag_uart_0\|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022386057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022386057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022386057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022386057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022386057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022386057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022386057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022386057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022386057 ""}  } { { "mi3/synthesis/submodules/mi3_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512022386057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/intelFPGA_lite/16.1/mi3/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022386231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022386231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 mi3_jtag_uart_0:jtag_uart_0\|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"mi3_jtag_uart_0:jtag_uart_0\|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022386233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/intelFPGA_lite/16.1/mi3/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022386330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022386330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 mi3_jtag_uart_0:jtag_uart_0\|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"mi3_jtag_uart_0:jtag_uart_0\|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/intelFPGA_lite/16.1/mi3/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022386333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/intelFPGA_lite/16.1/mi3/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022386418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022386418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf mi3_jtag_uart_0:jtag_uart_0\|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"mi3_jtag_uart_0:jtag_uart_0\|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/intelFPGA_lite/16.1/mi3/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022386421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/intelFPGA_lite/16.1/mi3/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022386620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022386620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 mi3_jtag_uart_0:jtag_uart_0\|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"mi3_jtag_uart_0:jtag_uart_0\|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/intelFPGA_lite/16.1/mi3/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022386623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/intelFPGA_lite/16.1/mi3/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022386827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022386827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 mi3_jtag_uart_0:jtag_uart_0\|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"mi3_jtag_uart_0:jtag_uart_0\|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/intelFPGA_lite/16.1/mi3/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022386830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/intelFPGA_lite/16.1/mi3/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022387066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022387066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob mi3_jtag_uart_0:jtag_uart_0\|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"mi3_jtag_uart_0:jtag_uart_0\|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/16.1/mi3/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022387069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_jtag_uart_0_scfifo_r mi3_jtag_uart_0:jtag_uart_0\|mi3_jtag_uart_0_scfifo_r:the_mi3_jtag_uart_0_scfifo_r " "Elaborating entity \"mi3_jtag_uart_0_scfifo_r\" for hierarchy \"mi3_jtag_uart_0:jtag_uart_0\|mi3_jtag_uart_0_scfifo_r:the_mi3_jtag_uart_0_scfifo_r\"" {  } { { "mi3/synthesis/submodules/mi3_jtag_uart_0.v" "the_mi3_jtag_uart_0_scfifo_r" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022387110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic mi3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"mi3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "mi3/synthesis/submodules/mi3_jtag_uart_0.v" "mi3_jtag_uart_0_alt_jtag_atlantic" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022388040 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mi3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"mi3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "mi3/synthesis/submodules/mi3_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022388128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mi3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"mi3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022388128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022388128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022388128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022388128 ""}  } { { "mi3/synthesis/submodules/mi3_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512022388128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint mi3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"mi3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022390294 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mi3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst mi3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"mi3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"mi3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "mi3/synthesis/submodules/mi3_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022390323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint mi3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"mi3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022390406 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mi3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep mi3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"mi3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"mi3_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "mi3/synthesis/submodules/mi3_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022390453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_nios2_gen2_0 mi3_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"mi3_nios2_gen2_0\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\"" {  } { { "mi3/synthesis/mi3.v" "nios2_gen2_0" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/mi3.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022390469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_nios2_gen2_0_cpu mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu " "Elaborating entity \"mi3_nios2_gen2_0_cpu\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0.v" "cpu" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022390611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_nios2_gen2_0_cpu_test_bench mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_test_bench:the_mi3_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"mi3_nios2_gen2_0_cpu_test_bench\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_test_bench:the_mi3_nios2_gen2_0_cpu_test_bench\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "the_mi3_nios2_gen2_0_cpu_test_bench" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 5971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022392229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_nios2_gen2_0_cpu_ic_data_module mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_ic_data_module:mi3_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"mi3_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_ic_data_module:mi3_nios2_gen2_0_cpu_ic_data\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "mi3_nios2_gen2_0_cpu_ic_data" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 6973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022392388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_ic_data_module:mi3_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_ic_data_module:mi3_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022392686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/intelFPGA_lite/16.1/mi3/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022392917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022392917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_ic_data_module:mi3_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_ic_data_module:mi3_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022392919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_nios2_gen2_0_cpu_ic_tag_module mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_ic_tag_module:mi3_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"mi3_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_ic_tag_module:mi3_nios2_gen2_0_cpu_ic_tag\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "mi3_nios2_gen2_0_cpu_ic_tag" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 7039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022393087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_ic_tag_module:mi3_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_ic_tag_module:mi3_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022393266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ad1 " "Found entity 1: altsyncram_5ad1" {  } { { "db/altsyncram_5ad1.tdf" "" { Text "C:/intelFPGA_lite/16.1/mi3/db/altsyncram_5ad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022393486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022393486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ad1 mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_ic_tag_module:mi3_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5ad1:auto_generated " "Elaborating entity \"altsyncram_5ad1\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_ic_tag_module:mi3_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022393488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_nios2_gen2_0_cpu_bht_module mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_bht_module:mi3_nios2_gen2_0_cpu_bht " "Elaborating entity \"mi3_nios2_gen2_0_cpu_bht_module\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_bht_module:mi3_nios2_gen2_0_cpu_bht\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "mi3_nios2_gen2_0_cpu_bht" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 7237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022393621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_bht_module:mi3_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_bht_module:mi3_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022393684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "C:/intelFPGA_lite/16.1/mi3/db/altsyncram_97d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022393897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022393897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_bht_module:mi3_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_bht_module:mi3_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022393900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_nios2_gen2_0_cpu_register_bank_a_module mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_register_bank_a_module:mi3_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"mi3_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_register_bank_a_module:mi3_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "mi3_nios2_gen2_0_cpu_register_bank_a" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 8185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022394036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_register_bank_a_module:mi3_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_register_bank_a_module:mi3_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022394083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "C:/intelFPGA_lite/16.1/mi3/db/altsyncram_fic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022394313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022394313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_register_bank_a_module:mi3_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_register_bank_a_module:mi3_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022394316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_nios2_gen2_0_cpu_register_bank_b_module mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_register_bank_b_module:mi3_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"mi3_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_register_bank_b_module:mi3_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "mi3_nios2_gen2_0_cpu_register_bank_b" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 8203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022394475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_nios2_gen2_0_cpu_mult_cell mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"mi3_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "the_mi3_nios2_gen2_0_cpu_mult_cell" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 8788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022394545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022394744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/db/altera_mult_add_vkp2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022395001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022395001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022395009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "C:/intelFPGA_lite/16.1/mi3/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022395260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022395496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022395541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022395593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022395660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022395815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022395899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022395969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022396036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022396101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022396150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022396218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022396588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022396742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022396789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022396852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022396915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022396989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022397056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_nios2_gen2_0_cpu_dc_tag_module mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_dc_tag_module:mi3_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"mi3_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_dc_tag_module:mi3_nios2_gen2_0_cpu_dc_tag\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "mi3_nios2_gen2_0_cpu_dc_tag" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 9210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022399171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_dc_tag_module:mi3_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_dc_tag_module:mi3_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022399253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vfc1 " "Found entity 1: altsyncram_vfc1" {  } { { "db/altsyncram_vfc1.tdf" "" { Text "C:/intelFPGA_lite/16.1/mi3/db/altsyncram_vfc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022399475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022399475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vfc1 mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_dc_tag_module:mi3_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_vfc1:auto_generated " "Elaborating entity \"altsyncram_vfc1\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_dc_tag_module:mi3_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_vfc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022399477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_nios2_gen2_0_cpu_dc_data_module mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_dc_data_module:mi3_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"mi3_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_dc_data_module:mi3_nios2_gen2_0_cpu_dc_data\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "mi3_nios2_gen2_0_cpu_dc_data" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 9276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022399609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_dc_data_module:mi3_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_dc_data_module:mi3_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022399681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "C:/intelFPGA_lite/16.1/mi3/db/altsyncram_kdf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022399934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022399934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_dc_data_module:mi3_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_dc_data_module:mi3_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022399936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_nios2_gen2_0_cpu_dc_victim_module mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_dc_victim_module:mi3_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"mi3_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_dc_victim_module:mi3_nios2_gen2_0_cpu_dc_victim\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "mi3_nios2_gen2_0_cpu_dc_victim" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 9388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022400119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_dc_victim_module:mi3_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_dc_victim_module:mi3_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022400164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/intelFPGA_lite/16.1/mi3/db/altsyncram_r3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022400403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022400403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_dc_victim_module:mi3_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_dc_victim_module:mi3_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022400405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_nios2_gen2_0_cpu_nios2_oci mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"mi3_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "the_mi3_nios2_gen2_0_cpu_nios2_oci" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 10141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022400560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_nios2_gen2_0_cpu_nios2_oci_debug mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_nios2_oci_debug:the_mi3_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"mi3_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_nios2_oci_debug:the_mi3_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "the_mi3_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022400748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_nios2_oci_debug:the_mi3_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_nios2_oci_debug:the_mi3_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022400870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_nios2_gen2_0_cpu_nios2_oci_break mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_nios2_oci_break:the_mi3_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"mi3_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_nios2_oci_break:the_mi3_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "the_mi3_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022400982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_nios2_gen2_0_cpu_nios2_oci_xbrk mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_nios2_oci_xbrk:the_mi3_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"mi3_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_nios2_oci_xbrk:the_mi3_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "the_mi3_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022401204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_nios2_gen2_0_cpu_nios2_oci_dbrk mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_nios2_oci_dbrk:the_mi3_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"mi3_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_nios2_oci_dbrk:the_mi3_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "the_mi3_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022401326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_nios2_gen2_0_cpu_nios2_oci_itrace mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_nios2_oci_itrace:the_mi3_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"mi3_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_nios2_oci_itrace:the_mi3_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "the_mi3_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022401446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_nios2_gen2_0_cpu_nios2_oci_dtrace mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_nios2_oci_dtrace:the_mi3_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"mi3_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_nios2_oci_dtrace:the_mi3_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "the_mi3_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022401561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_nios2_gen2_0_cpu_nios2_oci_td_mode mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_nios2_oci_dtrace:the_mi3_nios2_gen2_0_cpu_nios2_oci_dtrace\|mi3_nios2_gen2_0_cpu_nios2_oci_td_mode:mi3_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"mi3_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_nios2_oci_dtrace:the_mi3_nios2_gen2_0_cpu_nios2_oci_dtrace\|mi3_nios2_gen2_0_cpu_nios2_oci_td_mode:mi3_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "mi3_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022401823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_nios2_gen2_0_cpu_nios2_oci_fifo mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_nios2_oci_fifo:the_mi3_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"mi3_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_nios2_oci_fifo:the_mi3_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "the_mi3_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022401929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_nios2_oci_fifo:the_mi3_nios2_gen2_0_cpu_nios2_oci_fifo\|mi3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_mi3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"mi3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_nios2_oci_fifo:the_mi3_nios2_gen2_0_cpu_nios2_oci_fifo\|mi3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_mi3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "the_mi3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022402141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_nios2_oci_fifo:the_mi3_nios2_gen2_0_cpu_nios2_oci_fifo\|mi3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_mi3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"mi3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_nios2_oci_fifo:the_mi3_nios2_gen2_0_cpu_nios2_oci_fifo\|mi3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_mi3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "the_mi3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022402253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_nios2_oci_fifo:the_mi3_nios2_gen2_0_cpu_nios2_oci_fifo\|mi3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_mi3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"mi3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_nios2_oci_fifo:the_mi3_nios2_gen2_0_cpu_nios2_oci_fifo\|mi3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_mi3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "the_mi3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022402377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_nios2_gen2_0_cpu_nios2_oci_pib mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_nios2_oci_pib:the_mi3_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"mi3_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_nios2_oci_pib:the_mi3_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "the_mi3_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022402485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_nios2_gen2_0_cpu_nios2_oci_im mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_nios2_oci_im:the_mi3_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"mi3_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_nios2_oci_im:the_mi3_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "the_mi3_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022402586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_nios2_gen2_0_cpu_nios2_avalon_reg mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"mi3_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022402717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_nios2_gen2_0_cpu_nios2_ocimem mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_nios2_ocimem:the_mi3_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"mi3_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_nios2_ocimem:the_mi3_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "the_mi3_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022402832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_nios2_gen2_0_cpu_ociram_sp_ram_module mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_nios2_ocimem:the_mi3_nios2_gen2_0_cpu_nios2_ocimem\|mi3_nios2_gen2_0_cpu_ociram_sp_ram_module:mi3_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"mi3_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_nios2_ocimem:the_mi3_nios2_gen2_0_cpu_nios2_ocimem\|mi3_nios2_gen2_0_cpu_ociram_sp_ram_module:mi3_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "mi3_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022403049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_nios2_ocimem:the_mi3_nios2_gen2_0_cpu_nios2_ocimem\|mi3_nios2_gen2_0_cpu_ociram_sp_ram_module:mi3_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_nios2_ocimem:the_mi3_nios2_gen2_0_cpu_nios2_ocimem\|mi3_nios2_gen2_0_cpu_ociram_sp_ram_module:mi3_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022403110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/intelFPGA_lite/16.1/mi3/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022403341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022403341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_nios2_ocimem:the_mi3_nios2_gen2_0_cpu_nios2_ocimem\|mi3_nios2_gen2_0_cpu_ociram_sp_ram_module:mi3_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_nios2_ocimem:the_mi3_nios2_gen2_0_cpu_nios2_ocimem\|mi3_nios2_gen2_0_cpu_ociram_sp_ram_module:mi3_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022403344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_nios2_gen2_0_cpu_debug_slave_wrapper mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"mi3_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022403424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_nios2_gen2_0_cpu_debug_slave_tck mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper\|mi3_nios2_gen2_0_cpu_debug_slave_tck:the_mi3_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"mi3_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper\|mi3_nios2_gen2_0_cpu_debug_slave_tck:the_mi3_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_mi3_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022403469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_nios2_gen2_0_cpu_debug_slave_sysclk mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper\|mi3_nios2_gen2_0_cpu_debug_slave_sysclk:the_mi3_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"mi3_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper\|mi3_nios2_gen2_0_cpu_debug_slave_sysclk:the_mi3_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_mi3_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022403620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mi3_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mi3_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_wrapper.v" "mi3_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022403842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mi3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mi3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022403873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mi3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mi3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022404197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mi3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci\|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mi3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022404617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_onchip_memory2_0 mi3_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"mi3_onchip_memory2_0\" for hierarchy \"mi3_onchip_memory2_0:onchip_memory2_0\"" {  } { { "mi3/synthesis/mi3.v" "onchip_memory2_0" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/mi3.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022404774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mi3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mi3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "mi3/synthesis/submodules/mi3_onchip_memory2_0.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022404938 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mi3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"mi3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "mi3/synthesis/submodules/mi3_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022404979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mi3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"mi3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022404979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex " "Parameter \"init_file\" = \"C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022404979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022404979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022404979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022404979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022404979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022404979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022404979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022404979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022404979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022404979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022404979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022404979 ""}  } { { "mi3/synthesis/submodules/mi3_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512022404979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ti1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ti1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ti1 " "Found entity 1: altsyncram_3ti1" {  } { { "db/altsyncram_3ti1.tdf" "" { Text "C:/intelFPGA_lite/16.1/mi3/db/altsyncram_3ti1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022405162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022405162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ti1 mi3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_3ti1:auto_generated " "Elaborating entity \"altsyncram_3ti1\" for hierarchy \"mi3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_3ti1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022405165 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "mi3_onchip_memory2_0.hex 640 10 " "Width of data items in \"mi3_onchip_memory2_0.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 640 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 mi3_onchip_memory2_0.hex " "Data at line (2) of memory initialization file \"mi3_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1512022405220 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 mi3_onchip_memory2_0.hex " "Data at line (3) of memory initialization file \"mi3_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1512022405220 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 mi3_onchip_memory2_0.hex " "Data at line (4) of memory initialization file \"mi3_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1512022405220 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 mi3_onchip_memory2_0.hex " "Data at line (5) of memory initialization file \"mi3_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1512022405220 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 mi3_onchip_memory2_0.hex " "Data at line (6) of memory initialization file \"mi3_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1512022405220 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 mi3_onchip_memory2_0.hex " "Data at line (7) of memory initialization file \"mi3_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1512022405220 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 mi3_onchip_memory2_0.hex " "Data at line (8) of memory initialization file \"mi3_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1512022405220 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 mi3_onchip_memory2_0.hex " "Data at line (9) of memory initialization file \"mi3_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1512022405220 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 mi3_onchip_memory2_0.hex " "Data at line (10) of memory initialization file \"mi3_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1512022405220 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 mi3_onchip_memory2_0.hex " "Data at line (11) of memory initialization file \"mi3_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1512022405220 ""}  } { { "C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1512022405220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_produto mi3_produto:produto " "Elaborating entity \"mi3_produto\" for hierarchy \"mi3_produto:produto\"" {  } { { "mi3/synthesis/mi3.v" "produto" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/mi3.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022405551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_uart_0 mi3_uart_0:uart_0 " "Elaborating entity \"mi3_uart_0\" for hierarchy \"mi3_uart_0:uart_0\"" {  } { { "mi3/synthesis/mi3.v" "uart_0" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/mi3.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022405610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_uart_0_tx mi3_uart_0:uart_0\|mi3_uart_0_tx:the_mi3_uart_0_tx " "Elaborating entity \"mi3_uart_0_tx\" for hierarchy \"mi3_uart_0:uart_0\|mi3_uart_0_tx:the_mi3_uart_0_tx\"" {  } { { "mi3/synthesis/submodules/mi3_uart_0.v" "the_mi3_uart_0_tx" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_uart_0.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022405645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_uart_0_rx mi3_uart_0:uart_0\|mi3_uart_0_rx:the_mi3_uart_0_rx " "Elaborating entity \"mi3_uart_0_rx\" for hierarchy \"mi3_uart_0:uart_0\|mi3_uart_0_rx:the_mi3_uart_0_rx\"" {  } { { "mi3/synthesis/submodules/mi3_uart_0.v" "the_mi3_uart_0_rx" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_uart_0.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022405690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_uart_0_rx_stimulus_source mi3_uart_0:uart_0\|mi3_uart_0_rx:the_mi3_uart_0_rx\|mi3_uart_0_rx_stimulus_source:the_mi3_uart_0_rx_stimulus_source " "Elaborating entity \"mi3_uart_0_rx_stimulus_source\" for hierarchy \"mi3_uart_0:uart_0\|mi3_uart_0_rx:the_mi3_uart_0_rx\|mi3_uart_0_rx_stimulus_source:the_mi3_uart_0_rx_stimulus_source\"" {  } { { "mi3/synthesis/submodules/mi3_uart_0.v" "the_mi3_uart_0_rx_stimulus_source" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_uart_0.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022405743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_uart_0_regs mi3_uart_0:uart_0\|mi3_uart_0_regs:the_mi3_uart_0_regs " "Elaborating entity \"mi3_uart_0_regs\" for hierarchy \"mi3_uart_0:uart_0\|mi3_uart_0_regs:the_mi3_uart_0_regs\"" {  } { { "mi3/synthesis/submodules/mi3_uart_0.v" "the_mi3_uart_0_regs" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_uart_0.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022405789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_mm_interconnect_0 mi3_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"mi3_mm_interconnect_0\" for hierarchy \"mi3_mm_interconnect_0:mm_interconnect_0\"" {  } { { "mi3/synthesis/mi3.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/mi3.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022405837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator mi3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"mi3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022407039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator mi3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"mi3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v" 942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022407092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mi3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mi3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v" 1006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022407152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mi3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mi3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v" 1070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022407218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mi3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mi3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v" 1134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022407283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mi3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dips_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mi3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dips_s1_translator\"" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0.v" "dips_s1_translator" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v" 1198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022407346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mi3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mi3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0.v" "uart_0_s1_translator" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v" 1646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022407486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent mi3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"mi3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v" 1727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022407549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent mi3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"mi3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v" 1808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022407606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent mi3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"mi3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v" 1892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022407660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor mi3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"mi3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "mi3/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022407733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo mi3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"mi3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v" 1933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022407791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_mm_interconnect_0_router mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_router:router " "Elaborating entity \"mi3_mm_interconnect_0_router\" for hierarchy \"mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_router:router\"" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v" 3199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022408291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_mm_interconnect_0_router_default_decode mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_router:router\|mi3_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"mi3_mm_interconnect_0_router_default_decode\" for hierarchy \"mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_router:router\|mi3_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022408407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_mm_interconnect_0_router_001 mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"mi3_mm_interconnect_0_router_001\" for hierarchy \"mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_router_001:router_001\"" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0.v" "router_001" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v" 3215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022408439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_mm_interconnect_0_router_001_default_decode mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_router_001:router_001\|mi3_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"mi3_mm_interconnect_0_router_001_default_decode\" for hierarchy \"mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_router_001:router_001\|mi3_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022408516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_mm_interconnect_0_router_002 mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"mi3_mm_interconnect_0_router_002\" for hierarchy \"mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_router_002:router_002\"" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0.v" "router_002" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022408555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_mm_interconnect_0_router_002_default_decode mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_router_002:router_002\|mi3_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"mi3_mm_interconnect_0_router_002_default_decode\" for hierarchy \"mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_router_002:router_002\|mi3_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022408599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_mm_interconnect_0_router_005 mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"mi3_mm_interconnect_0_router_005\" for hierarchy \"mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_router_005:router_005\"" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0.v" "router_005" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v" 3279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022408676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_mm_interconnect_0_router_005_default_decode mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_router_005:router_005\|mi3_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"mi3_mm_interconnect_0_router_005_default_decode\" for hierarchy \"mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_router_005:router_005\|mi3_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022408718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter mi3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"mi3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v" 3441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022408898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_mm_interconnect_0_cmd_demux mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"mi3_mm_interconnect_0_cmd_demux\" for hierarchy \"mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v" 3568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022408998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_mm_interconnect_0_cmd_demux_001 mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"mi3_mm_interconnect_0_cmd_demux_001\" for hierarchy \"mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v" 3597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022409092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_mm_interconnect_0_cmd_mux mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"mi3_mm_interconnect_0_cmd_mux\" for hierarchy \"mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v" 3620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022409140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022409206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "mi3/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022409241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_mm_interconnect_0_cmd_mux_003 mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"mi3_mm_interconnect_0_cmd_mux_003\" for hierarchy \"mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v" 3683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022409340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_mm_interconnect_0_rsp_demux mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"mi3_mm_interconnect_0_rsp_demux\" for hierarchy \"mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v" 3825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022409455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_mm_interconnect_0_rsp_demux_003 mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"mi3_mm_interconnect_0_rsp_demux_003\" for hierarchy \"mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v" 3888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022409535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_mm_interconnect_0_rsp_mux mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"mi3_mm_interconnect_0_rsp_mux\" for hierarchy \"mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v" 4084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022409663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_mux.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022409870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "mi3/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022409903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_mm_interconnect_0_rsp_mux_001 mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"mi3_mm_interconnect_0_rsp_mux_001\" for hierarchy \"mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v" 4113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022409933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022410012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "mi3/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022410051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_mm_interconnect_0_avalon_st_adapter mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"mi3_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v" 4142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022410087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_mm_interconnect_0_avalon_st_adapter_error_adapter_0 mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|mi3_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"mi3_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"mi3_mm_interconnect_0:mm_interconnect_0\|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|mi3_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "mi3/synthesis/submodules/mi3_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022410127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mi3_irq_mapper mi3_irq_mapper:irq_mapper " "Elaborating entity \"mi3_irq_mapper\" for hierarchy \"mi3_irq_mapper:irq_mapper\"" {  } { { "mi3/synthesis/mi3.v" "irq_mapper" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/mi3.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022410377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "mi3/synthesis/mi3.v" "rst_controller" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/mi3.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022410440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "mi3/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022410481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "mi3/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022410512 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_mi3_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_mi3_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "the_mi3_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1512022415467 "|mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_itrace:the_mi3_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1512022418456 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.11.30.03:13:54 Progress: Loading sld75bf76c9/alt_sld_fab_wrapper_hw.tcl " "2017.11.30.03:13:54 Progress: Loading sld75bf76c9/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022434341 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022443372 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022444045 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022450632 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022450993 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022451384 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022451844 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022451864 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022451867 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1512022452798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld75bf76c9/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld75bf76c9/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld75bf76c9/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/db/ip/sld75bf76c9/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022453538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022453538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022453854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022453854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022453863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022453863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022454040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022454040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/16.1/mi3/db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022454316 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/16.1/mi3/db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022454316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022454316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022454527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022454527 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1512022472853 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1512022472853 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1512022472853 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1512022472853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022473137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022473138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022473138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022473138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022473138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022473138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022473138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022473138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022473138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022473138 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512022473138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/intelFPGA_lite/16.1/mi3/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022473328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022473328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022473487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"mi3_nios2_gen2_0:nios2_gen2_0\|mi3_nios2_gen2_0_cpu:cpu\|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022473487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022473487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022473487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022473487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022473487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022473487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022473487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022473487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512022473487 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512022473487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/intelFPGA_lite/16.1/mi3/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512022473658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022473658 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "botao_export 0 " "Ignored assignment(s) for \"botao_export\[0\]\" because \"botao_export\" is not a bus or array" {  } { { "mi3/synthesis/mi3.v" "botao_export" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/mi3.v" 9 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1512022476329 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1512022477239 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1512022477239 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1512022477402 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1512022477402 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1512022477402 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1512022477402 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1512022477403 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1512022477460 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "mi3/synthesis/submodules/mi3_uart_0.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_uart_0.v" 44 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "mi3/synthesis/submodules/mi3_uart_0.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_uart_0.v" 61 -1 0 } } { "mi3/synthesis/submodules/mi3_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "mi3/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 7634 -1 0 } } { "mi3/synthesis/submodules/mi3_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_jtag_uart_0.v" 398 -1 0 } } { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 2618 -1 0 } } { "mi3/synthesis/submodules/mi3_uart_0.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_uart_0.v" 42 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 4044 -1 0 } } { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 5895 -1 0 } } { "mi3/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" 5814 -1 0 } } { "mi3/synthesis/submodules/mi3_uart_0.v" "" { Text "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_uart_0.v" 43 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1512022478123 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1512022478124 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022486348 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "70 " "70 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1512022496732 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022497697 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1512022498973 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1512022498973 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022499644 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/16.1/mi3/output_files/mi3.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/16.1/mi3/output_files/mi3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022503238 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512022508009 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512022508009 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4961 " "Implemented 4961 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "106 " "Implemented 106 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512022509865 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512022509865 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4520 " "Implemented 4520 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512022509865 ""} { "Info" "ICUT_CUT_TM_RAMS" "261 " "Implemented 261 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1512022509865 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1512022509865 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512022509865 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "834 " "Peak virtual memory: 834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512022510154 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 03:15:10 2017 " "Processing ended: Thu Nov 30 03:15:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512022510154 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:00 " "Elapsed time: 00:05:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512022510154 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:02 " "Total CPU time (on all processors): 00:08:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512022510154 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512022510154 ""}
