// Seed: 3059730041
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
  always @(*) #1;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    input uwire id_2,
    output uwire id_3
);
  always @(posedge 1 / id_2 or 1'b0) begin
    disable id_5;
  end
  wire id_6;
  assign id_3 = 1 == id_1;
  tri id_7 = 1;
  module_0(
      id_6, id_7, id_7, id_7, id_7
  );
endmodule
